// Copyright (C) 2018  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.


// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

//
// This file contains Slow Corner delays for the design using part EP4CE115F29C7,
// with speed grade 7, core voltage 1.2VmV, and temperature 0 Celsius
//

// 
// This SDF file should be used for ModelSim-Altera (Verilog) only
// 

(DELAYFILE
  (SDFVERSION "2.1")
  (DESIGN "memory")
  (DATE "11/23/2020 10:54:29")
  (VENDOR "Altera")
  (PROGRAM "Quartus Prime")
  (VERSION "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition")
  (DIVIDER .)
  (TIMESCALE 1 ps)

  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[0\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1589:1589:1589) (1522:1522:1522))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[1\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2182:2182:2182) (2161:2161:2161))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[2\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3015:3015:3015) (2857:2857:2857))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[3\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2970:2970:2970) (2805:2805:2805))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[4\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1221:1221:1221) (1215:1215:1215))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[5\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1444:1444:1444) (1347:1347:1347))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[6\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1171:1171:1171) (1080:1080:1080))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[7\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1168:1168:1168) (1090:1090:1090))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[8\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1196:1196:1196) (1117:1117:1117))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[9\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (981:981:981) (949:949:949))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[10\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1216:1216:1216) (1144:1144:1144))
        (IOPATH i o (2550:2550:2550) (2529:2529:2529))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[11\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2294:2294:2294) (2124:2124:2124))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[12\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2673:2673:2673) (2506:2506:2506))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[13\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2057:2057:2057) (1931:1931:1931))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[14\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (983:983:983) (955:955:955))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[15\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1492:1492:1492) (1403:1403:1403))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[16\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (994:994:994) (957:957:957))
        (IOPATH i o (3693:3693:3693) (3730:3730:3730))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[17\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2618:2618:2618) (2336:2336:2336))
        (IOPATH i o (2538:2538:2538) (2504:2504:2504))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[18\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1647:1647:1647) (1522:1522:1522))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[19\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2343:2343:2343) (2203:2203:2203))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[20\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2059:2059:2059) (1932:1932:1932))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[21\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2725:2725:2725) (2415:2415:2415))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[22\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2125:2125:2125) (1937:1937:1937))
        (IOPATH i o (2568:2568:2568) (2534:2534:2534))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[23\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2079:2079:2079) (1958:1958:1958))
        (IOPATH i o (2500:2500:2500) (2479:2479:2479))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[24\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2101:2101:2101) (1984:1984:1984))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[25\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1494:1494:1494) (1404:1404:1404))
        (IOPATH i o (2520:2520:2520) (2499:2499:2499))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[26\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1685:1685:1685) (1547:1547:1547))
        (IOPATH i o (2560:2560:2560) (2539:2539:2539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[27\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (2087:2087:2087) (1958:1958:1958))
        (IOPATH i o (2530:2530:2530) (2509:2509:2509))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[28\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1437:1437:1437) (1335:1335:1335))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[29\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1788:1788:1788) (1678:1678:1678))
        (IOPATH i o (2570:2570:2570) (2549:2549:2549))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[30\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (1175:1175:1175) (1089:1089:1089))
        (IOPATH i o (2540:2540:2540) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_obuf")
    (INSTANCE read\[31\]\~output)
    (DELAY
      (ABSOLUTE
        (PORT i (3692:3692:3692) (3513:3513:3513))
        (IOPATH i o (2510:2510:2510) (2489:2489:2489))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE mem_write\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2215w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3953:3953:3953) (4236:4236:4236))
        (PORT datab (3807:3807:3807) (4052:4052:4052))
        (PORT datac (3985:3985:3985) (4178:4178:4178))
        (PORT datad (4109:4109:4109) (4422:4422:4422))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE clk\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (704:704:704) (788:788:788))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_clkctrl")
    (INSTANCE clk\~inputclkctrl)
    (DELAY
      (ABSOLUTE
        (PORT inclk[0] (162:162:162) (156:156:156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2310w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3802:3802:3802) (4046:4046:4046))
        (PORT datac (3980:3980:3980) (4173:4173:4173))
        (PORT datad (4103:4103:4103) (4415:4415:4415))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[0\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE adress\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4410:4410:4410) (4636:4636:4636))
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6016:6016:6016) (6316:6316:6316))
        (PORT d[1] (8045:8045:8045) (8336:8336:8336))
        (PORT d[2] (7036:7036:7036) (7330:7330:7330))
        (PORT d[3] (7383:7383:7383) (7741:7741:7741))
        (PORT d[4] (7476:7476:7476) (7795:7795:7795))
        (PORT d[5] (5214:5214:5214) (5517:5517:5517))
        (PORT d[6] (4482:4482:4482) (4738:4738:4738))
        (PORT d[7] (8965:8965:8965) (9155:9155:9155))
        (PORT d[8] (5992:5992:5992) (6313:6313:6313))
        (PORT d[9] (5810:5810:5810) (6064:6064:6064))
        (PORT d[10] (7081:7081:7081) (7392:7392:7392))
        (PORT d[11] (6902:6902:6902) (6887:6887:6887))
        (PORT d[12] (8213:8213:8213) (8573:8573:8573))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2099:2099:2099))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (PORT d[0] (2679:2679:2679) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2270:2270:2270) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5993:5993:5993) (6292:6292:6292))
        (PORT d[1] (8086:8086:8086) (8376:8376:8376))
        (PORT d[2] (7012:7012:7012) (7306:7306:7306))
        (PORT d[3] (7385:7385:7385) (7741:7741:7741))
        (PORT d[4] (7453:7453:7453) (7771:7771:7771))
        (PORT d[5] (5216:5216:5216) (5517:5517:5517))
        (PORT d[6] (4484:4484:4484) (4738:4738:4738))
        (PORT d[7] (8967:8967:8967) (9155:9155:9155))
        (PORT d[8] (5994:5994:5994) (6313:6313:6313))
        (PORT d[9] (5812:5812:5812) (6064:6064:6064))
        (PORT d[10] (7083:7083:7083) (7392:7392:7392))
        (PORT d[11] (6904:6904:6904) (6887:6887:6887))
        (PORT d[12] (8215:8215:8215) (8573:8573:8573))
        (PORT clk (2225:2225:2225) (2221:2221:2221))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2221:2221:2221))
        (PORT d[0] (1784:1784:1784) (1670:1670:1670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a224.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2222:2222:2222))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_rtl_0\|auto_generated\|address_reg_b\[1\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1946:1946:1946))
        (PORT asdata (3999:3999:3999) (4211:4211:4211))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2195w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3952:3952:3952) (4234:4234:4234))
        (PORT datab (3809:3809:3809) (4054:4054:4054))
        (PORT datac (3987:3987:3987) (4180:4180:4180))
        (PORT datad (4110:4110:4110) (4424:4424:4424))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (343:343:343) (349:349:349))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2288w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4017:4017:4017) (4215:4215:4215))
        (PORT datac (3629:3629:3629) (3844:3844:3844))
        (PORT datad (4101:4101:4101) (4412:4412:4412))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4417:4417:4417) (4643:4643:4643))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5970:5970:5970) (6261:6261:6261))
        (PORT d[1] (8061:8061:8061) (8351:8351:8351))
        (PORT d[2] (7294:7294:7294) (7570:7570:7570))
        (PORT d[3] (7297:7297:7297) (7633:7633:7633))
        (PORT d[4] (7269:7269:7269) (7625:7625:7625))
        (PORT d[5] (7250:7250:7250) (7539:7539:7539))
        (PORT d[6] (4782:4782:4782) (5035:5035:5035))
        (PORT d[7] (8992:8992:8992) (9178:9178:9178))
        (PORT d[8] (5311:5311:5311) (5661:5661:5661))
        (PORT d[9] (5837:5837:5837) (6087:6087:6087))
        (PORT d[10] (7098:7098:7098) (7412:7412:7412))
        (PORT d[11] (6593:6593:6593) (6592:6592:6592))
        (PORT d[12] (8238:8238:8238) (8595:8595:8595))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2256:2256:2256) (2162:2162:2162))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (2799:2799:2799) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6268:6268:6268) (6536:6536:6536))
        (PORT d[1] (8064:8064:8064) (8353:8353:8353))
        (PORT d[2] (7030:7030:7030) (7322:7322:7322))
        (PORT d[3] (7299:7299:7299) (7633:7633:7633))
        (PORT d[4] (7271:7271:7271) (7625:7625:7625))
        (PORT d[5] (7252:7252:7252) (7539:7539:7539))
        (PORT d[6] (4784:4784:4784) (5035:5035:5035))
        (PORT d[7] (8994:8994:8994) (9178:9178:9178))
        (PORT d[8] (5313:5313:5313) (5661:5661:5661))
        (PORT d[9] (5839:5839:5839) (6087:6087:6087))
        (PORT d[10] (7100:7100:7100) (7412:7412:7412))
        (PORT d[11] (6595:6595:6595) (6592:6592:6592))
        (PORT d[12] (8240:8240:8240) (8595:8595:8595))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (2091:2091:2091) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a160.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_rtl_0\|auto_generated\|address_reg_b\[0\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1927:1927:1927) (1946:1946:1946))
        (PORT asdata (4351:4351:4351) (4541:4541:4541))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~3)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1706:1706:1706) (1546:1546:1546))
        (PORT datab (2570:2570:2570) (2525:2525:2525))
        (PORT datac (1822:1822:1822) (1730:1730:1730))
        (PORT datad (2929:2929:2929) (3027:3027:3027))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (312:312:312) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2165w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3960:3960:3960) (4245:4245:4245))
        (PORT datab (3799:3799:3799) (4042:4042:4042))
        (PORT datac (3977:3977:3977) (4169:4169:4169))
        (PORT datad (4100:4100:4100) (4411:4411:4411))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2255w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3798:3798:3798) (4041:4041:4041))
        (PORT datac (3976:3976:3976) (4168:4168:4168))
        (PORT datad (4099:4099:4099) (4410:4410:4410))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4396:4396:4396) (4619:4619:4619))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6309:6309:6309) (6578:6578:6578))
        (PORT d[1] (8060:8060:8060) (8353:8353:8353))
        (PORT d[2] (3977:3977:3977) (4200:4200:4200))
        (PORT d[3] (7393:7393:7393) (7745:7745:7745))
        (PORT d[4] (7466:7466:7466) (7778:7778:7778))
        (PORT d[5] (5203:5203:5203) (5504:5504:5504))
        (PORT d[6] (5095:5095:5095) (5329:5329:5329))
        (PORT d[7] (8961:8961:8961) (9155:9155:9155))
        (PORT d[8] (6026:6026:6026) (6345:6345:6345))
        (PORT d[9] (5789:5789:5789) (6038:6038:6038))
        (PORT d[10] (7395:7395:7395) (7699:7699:7699))
        (PORT d[11] (6936:6936:6936) (6921:6921:6921))
        (PORT d[12] (8405:8405:8405) (8734:8734:8734))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2447:2447:2447) (2282:2282:2282))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (3020:3020:3020) (2860:2860:2860))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6021:6021:6021) (6308:6308:6308))
        (PORT d[1] (8062:8062:8062) (8353:8353:8353))
        (PORT d[2] (4251:4251:4251) (4460:4460:4460))
        (PORT d[3] (7395:7395:7395) (7745:7745:7745))
        (PORT d[4] (7442:7442:7442) (7754:7754:7754))
        (PORT d[5] (5205:5205:5205) (5504:5504:5504))
        (PORT d[6] (5097:5097:5097) (5329:5329:5329))
        (PORT d[7] (8963:8963:8963) (9155:9155:9155))
        (PORT d[8] (6028:6028:6028) (6345:6345:6345))
        (PORT d[9] (5791:5791:5791) (6038:6038:6038))
        (PORT d[10] (7397:7397:7397) (7699:7699:7699))
        (PORT d[11] (6938:6938:6938) (6921:6921:6921))
        (PORT d[12] (8407:8407:8407) (8734:8734:8734))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (2114:2114:2114) (1997:1997:1997))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a64.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2138w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3956:3956:3956) (4240:4240:4240))
        (PORT datab (3804:3804:3804) (4048:4048:4048))
        (PORT datac (3981:3981:3981) (4174:4174:4174))
        (PORT datad (4105:4105:4105) (4417:4417:4417))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2226w\[3\])
    (DELAY
      (ABSOLUTE
        (PORT datab (3808:3808:3808) (4053:4053:4053))
        (PORT datac (3986:3986:3986) (4179:4179:4179))
        (PORT datad (4110:4110:4110) (4423:4423:4423))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3424:3424:3424) (3655:3655:3655))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6314:6314:6314) (6614:6614:6614))
        (PORT d[1] (5114:5114:5114) (5377:5377:5377))
        (PORT d[2] (5707:5707:5707) (6023:6023:6023))
        (PORT d[3] (7427:7427:7427) (7766:7766:7766))
        (PORT d[4] (7230:7230:7230) (7594:7594:7594))
        (PORT d[5] (4735:4735:4735) (4990:4990:4990))
        (PORT d[6] (4774:4774:4774) (5028:5028:5028))
        (PORT d[7] (6615:6615:6615) (6919:6919:6919))
        (PORT d[8] (6289:6289:6289) (6599:6599:6599))
        (PORT d[9] (6977:6977:6977) (7290:7290:7290))
        (PORT d[10] (6695:6695:6695) (7023:7023:7023))
        (PORT d[11] (10989:10989:10989) (10949:10949:10949))
        (PORT d[12] (7544:7544:7544) (7910:7910:7910))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5285:5285:5285))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (5917:5917:5917) (5836:5836:5836))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6095:6095:6095) (6424:6424:6424))
        (PORT d[1] (5119:5119:5119) (5381:5381:5381))
        (PORT d[2] (5721:5721:5721) (6032:6032:6032))
        (PORT d[3] (7429:7429:7429) (7766:7766:7766))
        (PORT d[4] (7232:7232:7232) (7594:7594:7594))
        (PORT d[5] (4737:4737:4737) (4990:4990:4990))
        (PORT d[6] (4776:4776:4776) (5028:5028:5028))
        (PORT d[7] (6617:6617:6617) (6919:6919:6919))
        (PORT d[8] (6291:6291:6291) (6599:6599:6599))
        (PORT d[9] (6979:6979:6979) (7290:7290:7290))
        (PORT d[10] (6697:6697:6697) (7023:7023:7023))
        (PORT d[11] (10991:10991:10991) (10949:10949:10949))
        (PORT d[12] (7546:7546:7546) (7910:7910:7910))
        (PORT clk (2217:2217:2217) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (PORT d[0] (5788:5788:5788) (5521:5521:5521))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a0.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3072:3072:3072))
        (PORT datab (1448:1448:1448) (1293:1293:1293))
        (PORT datac (673:673:673) (633:633:633))
        (PORT datad (2523:2523:2523) (2489:2489:2489))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2175w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3951:3951:3951) (4233:4233:4233))
        (PORT datab (3809:3809:3809) (4055:4055:4055))
        (PORT datac (3987:3987:3987) (4181:4181:4181))
        (PORT datad (4111:4111:4111) (4425:4425:4425))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2266w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3805:3805:3805) (4050:4050:4050))
        (PORT datac (3983:3983:3983) (4176:4176:4176))
        (PORT datad (4107:4107:4107) (4420:4420:4420))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4083:4083:4083) (4320:4320:4320))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6663:6663:6663))
        (PORT d[1] (4971:4971:4971) (5303:5303:5303))
        (PORT d[2] (5783:5783:5783) (6125:6125:6125))
        (PORT d[3] (4975:4975:4975) (5313:5313:5313))
        (PORT d[4] (5824:5824:5824) (6100:6100:6100))
        (PORT d[5] (4623:4623:4623) (4955:4955:4955))
        (PORT d[6] (4915:4915:4915) (5213:5213:5213))
        (PORT d[7] (8581:8581:8581) (8866:8866:8866))
        (PORT d[8] (6352:6352:6352) (6678:6678:6678))
        (PORT d[9] (5727:5727:5727) (6085:6085:6085))
        (PORT d[10] (6426:6426:6426) (6771:6771:6771))
        (PORT d[11] (10203:10203:10203) (10133:10133:10133))
        (PORT d[12] (5110:5110:5110) (5492:5492:5492))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5157:5157:5157) (5000:5000:5000))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (5700:5700:5700) (5554:5554:5554))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6071:6071:6071) (6391:6391:6391))
        (PORT d[1] (4973:4973:4973) (5303:5303:5303))
        (PORT d[2] (5760:5760:5760) (6101:6101:6101))
        (PORT d[3] (4977:4977:4977) (5313:5313:5313))
        (PORT d[4] (5570:5570:5570) (5871:5871:5871))
        (PORT d[5] (4625:4625:4625) (4955:4955:4955))
        (PORT d[6] (4917:4917:4917) (5213:5213:5213))
        (PORT d[7] (8583:8583:8583) (8866:8866:8866))
        (PORT d[8] (6354:6354:6354) (6678:6678:6678))
        (PORT d[9] (5729:5729:5729) (6085:6085:6085))
        (PORT d[10] (6428:6428:6428) (6771:6771:6771))
        (PORT d[11] (10205:10205:10205) (10133:10133:10133))
        (PORT d[12] (5112:5112:5112) (5492:5492:5492))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (4550:4550:4550) (4548:4548:4548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a96.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2155w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3959:3959:3959) (4243:4243:4243))
        (PORT datab (3801:3801:3801) (4044:4044:4044))
        (PORT datac (3978:3978:3978) (4171:4171:4171))
        (PORT datad (4101:4101:4101) (4413:4413:4413))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2244w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3810:3810:3810) (4056:4056:4056))
        (PORT datac (3988:3988:3988) (4182:4182:4182))
        (PORT datad (4112:4112:4112) (4426:4426:4426))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4347:4347:4347))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6785:6785:6785) (7099:7099:7099))
        (PORT d[1] (5661:5661:5661) (5975:5975:5975))
        (PORT d[2] (6529:6529:6529) (6868:6868:6868))
        (PORT d[3] (5158:5158:5158) (5441:5441:5441))
        (PORT d[4] (6219:6219:6219) (6509:6509:6509))
        (PORT d[5] (4264:4264:4264) (4576:4576:4576))
        (PORT d[6] (4916:4916:4916) (5214:5214:5214))
        (PORT d[7] (8965:8965:8965) (9240:9240:9240))
        (PORT d[8] (6963:6963:6963) (7270:7270:7270))
        (PORT d[9] (6589:6589:6589) (6912:6912:6912))
        (PORT d[10] (7080:7080:7080) (7405:7405:7405))
        (PORT d[11] (10582:10582:10582) (10502:10502:10502))
        (PORT d[12] (4741:4741:4741) (5092:5092:5092))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5362:5362:5362) (5149:5149:5149))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (5909:5909:5909) (5709:5709:5709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6813:6813:6813) (7125:7125:7125))
        (PORT d[1] (5307:5307:5307) (5623:5623:5623))
        (PORT d[2] (6505:6505:6505) (6842:6842:6842))
        (PORT d[3] (5160:5160:5160) (5441:5441:5441))
        (PORT d[4] (6274:6274:6274) (6558:6558:6558))
        (PORT d[5] (4266:4266:4266) (4576:4576:4576))
        (PORT d[6] (4918:4918:4918) (5214:5214:5214))
        (PORT d[7] (8967:8967:8967) (9240:9240:9240))
        (PORT d[8] (6965:6965:6965) (7270:7270:7270))
        (PORT d[9] (6591:6591:6591) (6912:6912:6912))
        (PORT d[10] (7082:7082:7082) (7405:7405:7405))
        (PORT d[11] (10584:10584:10584) (10502:10502:10502))
        (PORT d[12] (4743:4743:4743) (5092:5092:5092))
        (PORT clk (2208:2208:2208) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT d[0] (2304:2304:2304) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a32.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2960:2960:2960) (3071:3071:3071))
        (PORT datab (2018:2018:2018) (1857:1857:1857))
        (PORT datac (1741:1741:1741) (1583:1583:1583))
        (PORT datad (2523:2523:2523) (2490:2490:2490))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "dffeas")
    (INSTANCE data_rtl_0\|auto_generated\|address_reg_b\[2\])
    (DELAY
      (ABSOLUTE
        (PORT clk (1935:1935:1935) (1956:1956:1956))
        (PORT asdata (4321:4321:4321) (4605:4605:4605))
        (IOPATH (posedge clk) q (213:213:213) (213:213:213))
      )
    )
    (TIMINGCHECK
      (HOLD asdata (posedge clk) (171:171:171))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~2)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1867:1867:1867) (1801:1801:1801))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2205w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3950:3950:3950) (4232:4232:4232))
        (PORT datab (3811:3811:3811) (4057:4057:4057))
        (PORT datac (3989:3989:3989) (4183:4183:4183))
        (PORT datad (4113:4113:4113) (4427:4427:4427))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (311:311:311) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2205w\[3\]\~1)
    (DELAY
      (ABSOLUTE
        (PORT datab (3803:3803:3803) (4047:4047:4047))
        (PORT datac (3981:3981:3981) (4173:4173:4173))
        (PORT datad (4104:4104:4104) (4416:4416:4416))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4042:4042:4042) (4283:4283:4283))
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6333:6333:6333) (6622:6622:6622))
        (PORT d[1] (8392:8392:8392) (8666:8666:8666))
        (PORT d[2] (4551:4551:4551) (4746:4746:4746))
        (PORT d[3] (7390:7390:7390) (7750:7750:7750))
        (PORT d[4] (7617:7617:7617) (7966:7966:7966))
        (PORT d[5] (4936:4936:4936) (5257:5257:5257))
        (PORT d[6] (5062:5062:5062) (5301:5301:5301))
        (PORT d[7] (9306:9306:9306) (9479:9479:9479))
        (PORT d[8] (6331:6331:6331) (6645:6645:6645))
        (PORT d[9] (4209:4209:4209) (4519:4519:4519))
        (PORT d[10] (7428:7428:7428) (7731:7731:7731))
        (PORT d[11] (6911:6911:6911) (6897:6897:6897))
        (PORT d[12] (8563:8563:8563) (8906:8906:8906))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1972:1972:1972) (1860:1860:1860))
        (PORT clk (2271:2271:2271) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (PORT d[0] (2515:2515:2515) (2414:2414:2414))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2275:2275:2275) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6371:6371:6371) (6663:6663:6663))
        (PORT d[1] (8395:8395:8395) (8669:8669:8669))
        (PORT d[2] (4576:4576:4576) (4768:4768:4768))
        (PORT d[3] (7392:7392:7392) (7750:7750:7750))
        (PORT d[4] (7619:7619:7619) (7966:7966:7966))
        (PORT d[5] (4938:4938:4938) (5257:5257:5257))
        (PORT d[6] (5064:5064:5064) (5301:5301:5301))
        (PORT d[7] (9308:9308:9308) (9479:9479:9479))
        (PORT d[8] (6333:6333:6333) (6645:6645:6645))
        (PORT d[9] (4211:4211:4211) (4519:4519:4519))
        (PORT d[10] (7430:7430:7430) (7731:7731:7731))
        (PORT d[11] (6913:6913:6913) (6897:6897:6897))
        (PORT d[12] (8565:8565:8565) (8906:8906:8906))
        (PORT clk (2231:2231:2231) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2226:2226:2226))
        (PORT d[0] (1440:1440:1440) (1318:1318:1318))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a192.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2227:2227:2227))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|decode2\|w_anode2185w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3954:3954:3954) (4237:4237:4237))
        (PORT datab (3806:3806:3806) (4051:4051:4051))
        (PORT datac (3984:3984:3984) (4177:4177:4177))
        (PORT datad (4108:4108:4108) (4421:4421:4421))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|rden_decode_b\|w_anode2277w\[3\]\~0)
    (DELAY
      (ABSOLUTE
        (PORT datab (3801:3801:3801) (4045:4045:4045))
        (PORT datac (3979:3979:3979) (4172:4172:4172))
        (PORT datad (4102:4102:4102) (4414:4414:4414))
        (IOPATH datab combout (343:343:343) (339:339:339))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3815:3815:3815) (4078:4078:4078))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6761:6761:6761) (7063:7063:7063))
        (PORT d[1] (4992:4992:4992) (5322:5322:5322))
        (PORT d[2] (6527:6527:6527) (6865:6865:6865))
        (PORT d[3] (4887:4887:4887) (5190:5190:5190))
        (PORT d[4] (4604:4604:4604) (4923:4923:4923))
        (PORT d[5] (4302:4302:4302) (4614:4614:4614))
        (PORT d[6] (4875:4875:4875) (5174:5174:5174))
        (PORT d[7] (8950:8950:8950) (9224:9224:9224))
        (PORT d[8] (6645:6645:6645) (6965:6965:6965))
        (PORT d[9] (6608:6608:6608) (6927:6927:6927))
        (PORT d[10] (6743:6743:6743) (7085:7085:7085))
        (PORT d[11] (10548:10548:10548) (10470:10470:10470))
        (PORT d[12] (4747:4747:4747) (5099:5099:5099))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4658:4658:4658) (4647:4647:4647))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (5201:5201:5201) (5201:5201:5201))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6778:6778:6778) (7089:7089:7089))
        (PORT d[1] (4994:4994:4994) (5322:5322:5322))
        (PORT d[2] (6540:6540:6540) (6865:6865:6865))
        (PORT d[3] (4889:4889:4889) (5190:5190:5190))
        (PORT d[4] (4916:4916:4916) (5198:5198:5198))
        (PORT d[5] (4304:4304:4304) (4614:4614:4614))
        (PORT d[6] (4877:4877:4877) (5174:5174:5174))
        (PORT d[7] (8952:8952:8952) (9224:9224:9224))
        (PORT d[8] (6647:6647:6647) (6965:6965:6965))
        (PORT d[9] (6610:6610:6610) (6927:6927:6927))
        (PORT d[10] (6745:6745:6745) (7085:7085:7085))
        (PORT d[11] (10550:10550:10550) (10470:10470:10470))
        (PORT d[12] (4749:4749:4749) (5099:5099:5099))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (5252:5252:5252) (5196:5196:5196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a128.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~4)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2958:2958:2958) (3070:3070:3070))
        (PORT datab (1843:1843:1843) (1719:1719:1719))
        (PORT datac (1395:1395:1395) (1256:1256:1256))
        (PORT datad (2526:2526:2526) (2492:2492:2492))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[0\]\~5)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (1872:1872:1872) (1807:1807:1807))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[1\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (4020:4020:4020))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5025:5025:5025) (5372:5372:5372))
        (PORT d[1] (6443:6443:6443) (6790:6790:6790))
        (PORT d[2] (4549:4549:4549) (4853:4853:4853))
        (PORT d[3] (6074:6074:6074) (6458:6458:6458))
        (PORT d[4] (6145:6145:6145) (6515:6515:6515))
        (PORT d[5] (7049:7049:7049) (7288:7288:7288))
        (PORT d[6] (5775:5775:5775) (6022:6022:6022))
        (PORT d[7] (7306:7306:7306) (7613:7613:7613))
        (PORT d[8] (5978:5978:5978) (6302:6302:6302))
        (PORT d[9] (5622:5622:5622) (5969:5969:5969))
        (PORT d[10] (6722:6722:6722) (7054:7054:7054))
        (PORT d[11] (10040:10040:10040) (10030:10030:10030))
        (PORT d[12] (6210:6210:6210) (6613:6613:6613))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3942:3942:3942) (3931:3931:3931))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (4485:4485:4485) (4485:4485:4485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4999:4999:4999) (5349:5349:5349))
        (PORT d[1] (6718:6718:6718) (7046:7046:7046))
        (PORT d[2] (4633:4633:4633) (4947:4947:4947))
        (PORT d[3] (6076:6076:6076) (6458:6458:6458))
        (PORT d[4] (5838:5838:5838) (6225:6225:6225))
        (PORT d[5] (7051:7051:7051) (7288:7288:7288))
        (PORT d[6] (5777:5777:5777) (6022:6022:6022))
        (PORT d[7] (7308:7308:7308) (7613:7613:7613))
        (PORT d[8] (5980:5980:5980) (6302:6302:6302))
        (PORT d[9] (5624:5624:5624) (5969:5969:5969))
        (PORT d[10] (6724:6724:6724) (7054:7054:7054))
        (PORT d[11] (10042:10042:10042) (10030:10030:10030))
        (PORT d[12] (6212:6212:6212) (6613:6613:6613))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (3529:3529:3529) (3285:3285:3285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a193.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3082:3082:3082) (3306:3306:3306))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6002:6002:6002) (6310:6310:6310))
        (PORT d[1] (7049:7049:7049) (7375:7375:7375))
        (PORT d[2] (5986:5986:5986) (6313:6313:6313))
        (PORT d[3] (6629:6629:6629) (6976:6976:6976))
        (PORT d[4] (5818:5818:5818) (6185:6185:6185))
        (PORT d[5] (5932:5932:5932) (6254:6254:6254))
        (PORT d[6] (5531:5531:5531) (5815:5815:5815))
        (PORT d[7] (8062:8062:8062) (8279:8279:8279))
        (PORT d[8] (4930:4930:4930) (5273:5273:5273))
        (PORT d[9] (4814:4814:4814) (5091:5091:5091))
        (PORT d[10] (6088:6088:6088) (6431:6431:6431))
        (PORT d[11] (7778:7778:7778) (7704:7704:7704))
        (PORT d[12] (7246:7246:7246) (7636:7636:7636))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4734:4734:4734) (4751:4751:4751))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (5277:5277:5277) (5305:5305:5305))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6328:6328:6328) (6615:6615:6615))
        (PORT d[1] (7319:7319:7319) (7630:7630:7630))
        (PORT d[2] (6014:6014:6014) (6340:6340:6340))
        (PORT d[3] (6631:6631:6631) (6976:6976:6976))
        (PORT d[4] (6116:6116:6116) (6461:6461:6461))
        (PORT d[5] (5934:5934:5934) (6254:6254:6254))
        (PORT d[6] (5533:5533:5533) (5815:5815:5815))
        (PORT d[7] (8064:8064:8064) (8279:8279:8279))
        (PORT d[8] (4932:4932:4932) (5273:5273:5273))
        (PORT d[9] (4816:4816:4816) (5091:5091:5091))
        (PORT d[10] (6090:6090:6090) (6431:6431:6431))
        (PORT d[11] (7780:7780:7780) (7704:7704:7704))
        (PORT d[12] (7248:7248:7248) (7636:7636:7636))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (3764:3764:3764) (3691:3691:3691))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a129.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~10)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1221:1221:1221) (1138:1138:1138))
        (PORT datab (899:899:899) (811:811:811))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (3616:3616:3616) (3600:3600:3600))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3842:3842:3842) (4114:4114:4114))
        (PORT clk (2278:2278:2278) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6671:6671:6671) (6973:6973:6973))
        (PORT d[1] (4831:4831:4831) (5108:5108:5108))
        (PORT d[2] (6076:6076:6076) (6388:6388:6388))
        (PORT d[3] (8062:8062:8062) (8379:8379:8379))
        (PORT d[4] (7899:7899:7899) (8241:8241:8241))
        (PORT d[5] (4975:4975:4975) (5200:5200:5200))
        (PORT d[6] (5106:5106:5106) (5346:5346:5346))
        (PORT d[7] (6557:6557:6557) (6859:6859:6859))
        (PORT d[8] (6659:6659:6659) (6957:6957:6957))
        (PORT d[9] (7242:7242:7242) (7528:7528:7528))
        (PORT d[10] (7007:7007:7007) (7329:7329:7329))
        (PORT d[11] (6213:6213:6213) (6299:6299:6299))
        (PORT d[12] (5435:5435:5435) (5791:5791:5791))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5324:5324:5324) (5208:5208:5208))
        (PORT clk (2275:2275:2275) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2305:2305:2305))
        (PORT d[0] (5867:5867:5867) (5762:5762:5762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6940:6940:6940) (7221:7221:7221))
        (PORT d[1] (4841:4841:4841) (5101:5101:5101))
        (PORT d[2] (6071:6071:6071) (6378:6378:6378))
        (PORT d[3] (8064:8064:8064) (8379:8379:8379))
        (PORT d[4] (7588:7588:7588) (7949:7949:7949))
        (PORT d[5] (4977:4977:4977) (5200:5200:5200))
        (PORT d[6] (5108:5108:5108) (5346:5346:5346))
        (PORT d[7] (6559:6559:6559) (6859:6859:6859))
        (PORT d[8] (6661:6661:6661) (6957:6957:6957))
        (PORT d[9] (7244:7244:7244) (7528:7528:7528))
        (PORT d[10] (7009:7009:7009) (7329:7329:7329))
        (PORT d[11] (6215:6215:6215) (6299:6299:6299))
        (PORT d[12] (5437:5437:5437) (5791:5791:5791))
        (PORT clk (2230:2230:2230) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2230:2230:2230))
        (PORT d[0] (6382:6382:6382) (6104:6104:6104))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a1.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4138:4138:4138) (4387:4387:4387))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6405:6405:6405) (6716:6716:6716))
        (PORT d[1] (4979:4979:4979) (5310:5310:5310))
        (PORT d[2] (5817:5817:5817) (6163:6163:6163))
        (PORT d[3] (5547:5547:5547) (5850:5850:5850))
        (PORT d[4] (5542:5542:5542) (5846:5846:5846))
        (PORT d[5] (4636:4636:4636) (4969:4969:4969))
        (PORT d[6] (4868:4868:4868) (5166:5166:5166))
        (PORT d[7] (8273:8273:8273) (8572:8572:8572))
        (PORT d[8] (6315:6315:6315) (6644:6644:6644))
        (PORT d[9] (6657:6657:6657) (6972:6972:6972))
        (PORT d[10] (6459:6459:6459) (6801:6801:6801))
        (PORT d[11] (9897:9897:9897) (9836:9836:9836))
        (PORT d[12] (5104:5104:5104) (5485:5485:5485))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6047:6047:6047) (5834:5834:5834))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (6564:6564:6564) (6364:6364:6364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6109:6109:6109) (6439:6439:6439))
        (PORT d[1] (4991:4991:4991) (5308:5308:5308))
        (PORT d[2] (5794:5794:5794) (6139:6139:6139))
        (PORT d[3] (5549:5549:5549) (5850:5850:5850))
        (PORT d[4] (5594:5594:5594) (5896:5896:5896))
        (PORT d[5] (4638:4638:4638) (4969:4969:4969))
        (PORT d[6] (4870:4870:4870) (5166:5166:5166))
        (PORT d[7] (8275:8275:8275) (8572:8572:8572))
        (PORT d[8] (6317:6317:6317) (6644:6644:6644))
        (PORT d[9] (6659:6659:6659) (6972:6972:6972))
        (PORT d[10] (6461:6461:6461) (6801:6801:6801))
        (PORT d[11] (9899:9899:9899) (9836:9836:9836))
        (PORT d[12] (5106:5106:5106) (5485:5485:5485))
        (PORT clk (2183:2183:2183) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2182:2182:2182))
        (PORT d[0] (2887:2887:2887) (2818:2818:2818))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a65.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~7)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2959:2959:2959) (3070:3070:3070))
        (PORT datab (932:932:932) (870:870:870))
        (PORT datac (2082:2082:2082) (1927:1927:1927))
        (PORT datad (2524:2524:2524) (2490:2490:2490))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (4131:4131:4131))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6597:6597:6597))
        (PORT d[1] (5510:5510:5510) (5759:5759:5759))
        (PORT d[2] (6019:6019:6019) (6326:6326:6326))
        (PORT d[3] (7424:7424:7424) (7766:7766:7766))
        (PORT d[4] (7557:7557:7557) (7903:7903:7903))
        (PORT d[5] (4452:4452:4452) (4725:4725:4725))
        (PORT d[6] (4820:4820:4820) (5071:5071:5071))
        (PORT d[7] (6575:6575:6575) (6877:6877:6877))
        (PORT d[8] (6319:6319:6319) (6626:6626:6626))
        (PORT d[9] (7313:7313:7313) (7606:7606:7606))
        (PORT d[10] (6689:6689:6689) (7026:7026:7026))
        (PORT d[11] (11343:11343:11343) (11295:11295:11295))
        (PORT d[12] (7868:7868:7868) (8221:8221:8221))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4544:4544:4544))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (5305:5305:5305) (5098:5098:5098))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6617:6617:6617) (6903:6903:6903))
        (PORT d[1] (5461:5461:5461) (5710:5710:5710))
        (PORT d[2] (5705:5705:5705) (6009:6009:6009))
        (PORT d[3] (7426:7426:7426) (7766:7766:7766))
        (PORT d[4] (7258:7258:7258) (7622:7622:7622))
        (PORT d[5] (4454:4454:4454) (4725:4725:4725))
        (PORT d[6] (4822:4822:4822) (5071:5071:5071))
        (PORT d[7] (6577:6577:6577) (6877:6877:6877))
        (PORT d[8] (6321:6321:6321) (6626:6626:6626))
        (PORT d[9] (7315:7315:7315) (7606:7606:7606))
        (PORT d[10] (6691:6691:6691) (7026:7026:7026))
        (PORT d[11] (11345:11345:11345) (11295:11295:11295))
        (PORT d[12] (7870:7870:7870) (8221:8221:8221))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (3154:3154:3154) (3041:3041:3041))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a33.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4412:4412:4412))
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7044:7044:7044) (7327:7327:7327))
        (PORT d[1] (5328:5328:5328) (5648:5648:5648))
        (PORT d[2] (6462:6462:6462) (6788:6788:6788))
        (PORT d[3] (5152:5152:5152) (5437:5437:5437))
        (PORT d[4] (5220:5220:5220) (5506:5506:5506))
        (PORT d[5] (4262:4262:4262) (4572:4572:4572))
        (PORT d[6] (4899:4899:4899) (5198:5198:5198))
        (PORT d[7] (9227:9227:9227) (9487:9487:9487))
        (PORT d[8] (7003:7003:7003) (7314:7314:7314))
        (PORT d[9] (6630:6630:6630) (6953:6953:6953))
        (PORT d[10] (7062:7062:7062) (7388:7388:7388))
        (PORT d[11] (10877:10877:10877) (10790:10790:10790))
        (PORT d[12] (4688:4688:4688) (5046:5046:5046))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5263:5263:5263) (5141:5141:5141))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (PORT d[0] (5806:5806:5806) (5695:5695:5695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6747:6747:6747) (7052:7052:7052))
        (PORT d[1] (5330:5330:5330) (5646:5646:5646))
        (PORT d[2] (6439:6439:6439) (6764:6764:6764))
        (PORT d[3] (5154:5154:5154) (5437:5437:5437))
        (PORT d[4] (5248:5248:5248) (5532:5532:5532))
        (PORT d[5] (4264:4264:4264) (4572:4572:4572))
        (PORT d[6] (4901:4901:4901) (5198:5198:5198))
        (PORT d[7] (9229:9229:9229) (9487:9487:9487))
        (PORT d[8] (7005:7005:7005) (7314:7314:7314))
        (PORT d[9] (6632:6632:6632) (6953:6953:6953))
        (PORT d[10] (7064:7064:7064) (7388:7388:7388))
        (PORT d[11] (10879:10879:10879) (10790:10790:10790))
        (PORT d[12] (4690:4690:4690) (5046:5046:5046))
        (PORT clk (2213:2213:2213) (2212:2212:2212))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2212:2212:2212))
        (PORT d[0] (4516:4516:4516) (4512:4512:4512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a97.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~6)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2961:2961:2961) (3073:3073:3073))
        (PORT datab (688:688:688) (614:614:614))
        (PORT datac (1680:1680:1680) (1543:1543:1543))
        (PORT datad (2522:2522:2522) (2488:2488:2488))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~8)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (221:221:221) (247:247:247))
        (PORT datac (1872:1872:1872) (1807:1807:1807))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4137:4137:4137) (4418:4418:4418))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5640:5640:5640) (5942:5942:5942))
        (PORT d[1] (7718:7718:7718) (8025:8025:8025))
        (PORT d[2] (6986:6986:6986) (7280:7280:7280))
        (PORT d[3] (7271:7271:7271) (7590:7590:7590))
        (PORT d[4] (6938:6938:6938) (7305:7305:7305))
        (PORT d[5] (6906:6906:6906) (7202:7202:7202))
        (PORT d[6] (6367:6367:6367) (6593:6593:6593))
        (PORT d[7] (8687:8687:8687) (8885:8885:8885))
        (PORT d[8] (5353:5353:5353) (5691:5691:5691))
        (PORT d[9] (5520:5520:5520) (5784:5784:5784))
        (PORT d[10] (6768:6768:6768) (7092:7092:7092))
        (PORT d[11] (7524:7524:7524) (7479:7479:7479))
        (PORT d[12] (7912:7912:7912) (8281:8281:8281))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2117:2117:2117) (2087:2087:2087))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (3094:3094:3094) (3103:3103:3103))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5942:5942:5942) (6221:6221:6221))
        (PORT d[1] (7758:7758:7758) (8064:8064:8064))
        (PORT d[2] (6721:6721:6721) (7031:7031:7031))
        (PORT d[3] (7273:7273:7273) (7590:7590:7590))
        (PORT d[4] (6940:6940:6940) (7305:7305:7305))
        (PORT d[5] (6908:6908:6908) (7202:7202:7202))
        (PORT d[6] (6369:6369:6369) (6593:6593:6593))
        (PORT d[7] (8689:8689:8689) (8885:8885:8885))
        (PORT d[8] (5355:5355:5355) (5691:5691:5691))
        (PORT d[9] (5522:5522:5522) (5784:5784:5784))
        (PORT d[10] (6770:6770:6770) (7092:7092:7092))
        (PORT d[11] (7526:7526:7526) (7479:7479:7479))
        (PORT d[12] (7914:7914:7914) (8281:8281:8281))
        (PORT clk (2186:2186:2186) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (PORT d[0] (2110:2110:2110) (1980:1980:1980))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a225.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3513:3513:3513) (3767:3767:3767))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5465:5465:5465))
        (PORT d[1] (6726:6726:6726) (7055:7055:7055))
        (PORT d[2] (4984:4984:4984) (5298:5298:5298))
        (PORT d[3] (6043:6043:6043) (6415:6415:6415))
        (PORT d[4] (5419:5419:5419) (5805:5805:5805))
        (PORT d[5] (6530:6530:6530) (6819:6819:6819))
        (PORT d[6] (5430:5430:5430) (5683:5683:5683))
        (PORT d[7] (6949:6949:6949) (7267:7267:7267))
        (PORT d[8] (5658:5658:5658) (5993:5993:5993))
        (PORT d[9] (5292:5292:5292) (5648:5648:5648))
        (PORT d[10] (6378:6378:6378) (6713:6713:6713))
        (PORT d[11] (9665:9665:9665) (9666:9666:9666))
        (PORT d[12] (6155:6155:6155) (6556:6556:6556))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2994:2994:2994) (2930:2930:2930))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (3562:3562:3562) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5098:5098:5098) (5462:5462:5462))
        (PORT d[1] (6453:6453:6453) (6795:6795:6795))
        (PORT d[2] (4687:4687:4687) (5014:5014:5014))
        (PORT d[3] (6045:6045:6045) (6415:6415:6415))
        (PORT d[4] (5448:5448:5448) (5829:5829:5829))
        (PORT d[5] (6532:6532:6532) (6819:6819:6819))
        (PORT d[6] (5432:5432:5432) (5683:5683:5683))
        (PORT d[7] (6951:6951:6951) (7267:7267:7267))
        (PORT d[8] (5660:5660:5660) (5993:5993:5993))
        (PORT d[9] (5294:5294:5294) (5648:5648:5648))
        (PORT d[10] (6380:6380:6380) (6713:6713:6713))
        (PORT d[11] (9667:9667:9667) (9666:9666:9666))
        (PORT d[12] (6157:6157:6157) (6556:6556:6556))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (2799:2799:2799) (2831:2831:2831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a161.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~9)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1426:1426:1426) (1342:1342:1342))
        (PORT datab (1260:1260:1260) (1177:1177:1177))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (3617:3617:3617) (3601:3601:3601))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[1\]\~11)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3748:3748:3748) (3660:3660:3660))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (2138:2138:2138) (2023:2023:2023))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[2\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4033:4033:4033))
        (PORT clk (2266:2266:2266) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7354:7354:7354) (7644:7644:7644))
        (PORT d[1] (4188:4188:4188) (4462:4462:4462))
        (PORT d[2] (6785:6785:6785) (7087:7087:7087))
        (PORT d[3] (4984:4984:4984) (5328:5328:5328))
        (PORT d[4] (8623:8623:8623) (8949:8949:8949))
        (PORT d[5] (4723:4723:4723) (4948:4948:4948))
        (PORT d[6] (4080:4080:4080) (4326:4326:4326))
        (PORT d[7] (6929:6929:6929) (7225:7225:7225))
        (PORT d[8] (7350:7350:7350) (7633:7633:7633))
        (PORT d[9] (5197:5197:5197) (5474:5474:5474))
        (PORT d[10] (7691:7691:7691) (8000:8000:8000))
        (PORT d[11] (11974:11974:11974) (11898:11898:11898))
        (PORT d[12] (5795:5795:5795) (6158:6158:6158))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4760:4760:4760) (4545:4545:4545))
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2296:2296:2296))
        (PORT d[0] (5303:5303:5303) (5099:5099:5099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7643:7643:7643) (7906:7906:7906))
        (PORT d[1] (4162:4162:4162) (4442:4442:4442))
        (PORT d[2] (6773:6773:6773) (7061:7061:7061))
        (PORT d[3] (4986:4986:4986) (5328:5328:5328))
        (PORT d[4] (8301:8301:8301) (8648:8648:8648))
        (PORT d[5] (4725:4725:4725) (4948:4948:4948))
        (PORT d[6] (4082:4082:4082) (4326:4326:4326))
        (PORT d[7] (6931:6931:6931) (7225:7225:7225))
        (PORT d[8] (7352:7352:7352) (7633:7633:7633))
        (PORT d[9] (5199:5199:5199) (5474:5474:5474))
        (PORT d[10] (7693:7693:7693) (8000:8000:8000))
        (PORT d[11] (11976:11976:11976) (11898:11898:11898))
        (PORT d[12] (5797:5797:5797) (6158:6158:6158))
        (PORT clk (2221:2221:2221) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2218:2218:2218))
        (PORT d[0] (1109:1109:1109) (1006:1006:1006))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a34.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (4007:4007:4007))
        (PORT clk (2265:2265:2265) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7320:7320:7320) (7594:7594:7594))
        (PORT d[1] (5198:5198:5198) (5466:5466:5466))
        (PORT d[2] (6751:6751:6751) (7045:7045:7045))
        (PORT d[3] (4882:4882:4882) (5217:5217:5217))
        (PORT d[4] (8909:8909:8909) (9215:9215:9215))
        (PORT d[5] (4084:4084:4084) (4349:4349:4349))
        (PORT d[6] (4368:4368:4368) (4593:4593:4593))
        (PORT d[7] (7240:7240:7240) (7526:7526:7526))
        (PORT d[8] (7296:7296:7296) (7577:7577:7577))
        (PORT d[9] (5192:5192:5192) (5469:5469:5469))
        (PORT d[10] (7672:7672:7672) (7983:7983:7983))
        (PORT d[11] (5844:5844:5844) (5937:5937:5937))
        (PORT d[12] (5765:5765:5765) (6125:6125:6125))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1781:1781:1781) (1686:1686:1686))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2294:2294:2294))
        (PORT d[0] (2324:2324:2324) (2240:2240:2240))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7653:7653:7653) (7933:7933:7933))
        (PORT d[1] (4454:4454:4454) (4710:4710:4710))
        (PORT d[2] (6738:6738:6738) (7019:7019:7019))
        (PORT d[3] (4884:4884:4884) (5217:5217:5217))
        (PORT d[4] (8333:8333:8333) (8680:8680:8680))
        (PORT d[5] (4086:4086:4086) (4349:4349:4349))
        (PORT d[6] (4370:4370:4370) (4593:4593:4593))
        (PORT d[7] (7242:7242:7242) (7526:7526:7526))
        (PORT d[8] (7298:7298:7298) (7577:7577:7577))
        (PORT d[9] (5194:5194:5194) (5469:5469:5469))
        (PORT d[10] (7674:7674:7674) (7983:7983:7983))
        (PORT d[11] (5846:5846:5846) (5937:5937:5937))
        (PORT d[12] (5767:5767:5767) (6125:6125:6125))
        (PORT clk (2219:2219:2219) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2217:2217:2217))
        (PORT d[0] (1421:1421:1421) (1346:1346:1346))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a98.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~12)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1113:1113:1113))
        (PORT datab (1087:1087:1087) (1088:1088:1088))
        (PORT datac (1218:1218:1218) (1132:1132:1132))
        (PORT datad (1247:1247:1247) (1162:1162:1162))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4330:4330:4330))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7810:7810:7810) (8092:8092:8092))
        (PORT d[1] (4922:4922:4922) (5222:5222:5222))
        (PORT d[2] (7554:7554:7554) (7875:7875:7875))
        (PORT d[3] (4487:4487:4487) (4769:4769:4769))
        (PORT d[4] (6180:6180:6180) (6415:6415:6415))
        (PORT d[5] (3911:3911:3911) (4209:4209:4209))
        (PORT d[6] (4526:4526:4526) (4803:4803:4803))
        (PORT d[7] (9966:9966:9966) (10209:10209:10209))
        (PORT d[8] (7919:7919:7919) (8194:8194:8194))
        (PORT d[9] (7601:7601:7601) (7889:7889:7889))
        (PORT d[10] (7720:7720:7720) (8031:8031:8031))
        (PORT d[11] (11622:11622:11622) (11528:11528:11528))
        (PORT d[12] (4316:4316:4316) (4642:4642:4642))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7221:7221:7221) (7047:7047:7047))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (7764:7764:7764) (7601:7601:7601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7827:7827:7827) (8122:8122:8122))
        (PORT d[1] (4656:4656:4656) (4970:4970:4970))
        (PORT d[2] (7531:7531:7531) (7851:7851:7851))
        (PORT d[3] (4489:4489:4489) (4769:4769:4769))
        (PORT d[4] (6156:6156:6156) (6390:6390:6390))
        (PORT d[5] (3913:3913:3913) (4209:4209:4209))
        (PORT d[6] (4528:4528:4528) (4803:4803:4803))
        (PORT d[7] (9968:9968:9968) (10209:10209:10209))
        (PORT d[8] (7921:7921:7921) (8194:8194:8194))
        (PORT d[9] (7603:7603:7603) (7889:7889:7889))
        (PORT d[10] (7722:7722:7722) (8031:8031:8031))
        (PORT d[11] (11624:11624:11624) (11528:11528:11528))
        (PORT d[12] (4318:4318:4318) (4642:4642:4642))
        (PORT clk (2200:2200:2200) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2199:2199:2199))
        (PORT d[0] (4540:4540:4540) (4455:4455:4455))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a66.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (3997:3997:3997))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7641:7641:7641) (7908:7908:7908))
        (PORT d[1] (4418:4418:4418) (4670:4670:4670))
        (PORT d[2] (6727:6727:6727) (7030:7030:7030))
        (PORT d[3] (8124:8124:8124) (8443:8443:8443))
        (PORT d[4] (8001:8001:8001) (8363:8363:8363))
        (PORT d[5] (4327:4327:4327) (4562:4562:4562))
        (PORT d[6] (5094:5094:5094) (5339:5339:5339))
        (PORT d[7] (6928:6928:6928) (7224:7224:7224))
        (PORT d[8] (7317:7317:7317) (7600:7600:7600))
        (PORT d[9] (5196:5196:5196) (5473:5473:5473))
        (PORT d[10] (7387:7387:7387) (7711:7711:7711))
        (PORT d[11] (12006:12006:12006) (11939:11939:11939))
        (PORT d[12] (5786:5786:5786) (6148:6148:6148))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1616:1616:1616) (1502:1502:1502))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (2159:2159:2159) (2056:2056:2056))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7617:7617:7617) (7882:7882:7882))
        (PORT d[1] (5502:5502:5502) (5742:5742:5742))
        (PORT d[2] (6729:6729:6729) (7030:7030:7030))
        (PORT d[3] (8126:8126:8126) (8443:8443:8443))
        (PORT d[4] (8003:8003:8003) (8363:8363:8363))
        (PORT d[5] (4329:4329:4329) (4562:4562:4562))
        (PORT d[6] (5096:5096:5096) (5339:5339:5339))
        (PORT d[7] (6930:6930:6930) (7224:7224:7224))
        (PORT d[8] (7319:7319:7319) (7600:7600:7600))
        (PORT d[9] (5198:5198:5198) (5473:5473:5473))
        (PORT d[10] (7389:7389:7389) (7711:7711:7711))
        (PORT d[11] (12008:12008:12008) (11939:11939:11939))
        (PORT d[12] (5788:5788:5788) (6148:6148:6148))
        (PORT clk (2221:2221:2221) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (PORT d[0] (1281:1281:1281) (1122:1122:1122))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a2.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~13)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1084:1084:1084) (1115:1115:1115))
        (PORT datab (1426:1426:1426) (1385:1385:1385))
        (PORT datac (1048:1048:1048) (1052:1052:1052))
        (PORT datad (924:924:924) (856:856:856))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~14)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (278:278:278) (351:351:351))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4153:4153:4153) (4338:4338:4338))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7710:7710:7710) (7992:7992:7992))
        (PORT d[1] (5173:5173:5173) (5441:5441:5441))
        (PORT d[2] (3920:3920:3920) (4205:4205:4205))
        (PORT d[3] (4970:4970:4970) (5322:5322:5322))
        (PORT d[4] (8332:8332:8332) (8681:8681:8681))
        (PORT d[5] (4092:4092:4092) (4345:4345:4345))
        (PORT d[6] (5147:5147:5147) (5392:5392:5392))
        (PORT d[7] (7287:7287:7287) (7573:7573:7573))
        (PORT d[8] (7329:7329:7329) (7610:7610:7610))
        (PORT d[9] (5271:5271:5271) (5557:5557:5557))
        (PORT d[10] (7706:7706:7706) (8014:8014:8014))
        (PORT d[11] (6393:6393:6393) (6461:6461:6461))
        (PORT d[12] (6057:6057:6057) (6402:6402:6402))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2382:2382:2382) (2171:2171:2171))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (2925:2925:2925) (2725:2725:2725))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8018:8018:8018) (8274:8274:8274))
        (PORT d[1] (5150:5150:5150) (5417:5417:5417))
        (PORT d[2] (6729:6729:6729) (7022:7022:7022))
        (PORT d[3] (4972:4972:4972) (5322:5322:5322))
        (PORT d[4] (8334:8334:8334) (8681:8681:8681))
        (PORT d[5] (4094:4094:4094) (4345:4345:4345))
        (PORT d[6] (5149:5149:5149) (5392:5392:5392))
        (PORT d[7] (7289:7289:7289) (7573:7573:7573))
        (PORT d[8] (7331:7331:7331) (7610:7610:7610))
        (PORT d[9] (5273:5273:5273) (5557:5557:5557))
        (PORT d[10] (7708:7708:7708) (8014:8014:8014))
        (PORT d[11] (6395:6395:6395) (6461:6461:6461))
        (PORT d[12] (6059:6059:6059) (6402:6402:6402))
        (PORT clk (2217:2217:2217) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (PORT d[0] (1078:1078:1078) (966:966:966))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a194.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3784:3784:3784) (3985:3985:3985))
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7349:7349:7349) (7612:7612:7612))
        (PORT d[1] (4637:4637:4637) (4944:4944:4944))
        (PORT d[2] (6805:6805:6805) (7123:7123:7123))
        (PORT d[3] (5472:5472:5472) (5744:5744:5744))
        (PORT d[4] (4535:4535:4535) (4852:4852:4852))
        (PORT d[5] (4289:4289:4289) (4598:4598:4598))
        (PORT d[6] (4558:4558:4558) (4837:4837:4837))
        (PORT d[7] (9621:9621:9621) (9875:9875:9875))
        (PORT d[8] (7307:7307:7307) (7613:7613:7613))
        (PORT d[9] (7233:7233:7233) (7532:7532:7532))
        (PORT d[10] (7422:7422:7422) (7744:7744:7744))
        (PORT d[11] (11196:11196:11196) (11095:11095:11095))
        (PORT d[12] (4712:4712:4712) (5063:5063:5063))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5318:5318:5318) (5285:5285:5285))
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (PORT d[0] (5861:5861:5861) (5839:5839:5839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7325:7325:7325) (7586:7586:7586))
        (PORT d[1] (4890:4890:4890) (5163:5163:5163))
        (PORT d[2] (6782:6782:6782) (7099:7099:7099))
        (PORT d[3] (5474:5474:5474) (5744:5744:5744))
        (PORT d[4] (5568:5568:5568) (5847:5847:5847))
        (PORT d[5] (4291:4291:4291) (4598:4598:4598))
        (PORT d[6] (4560:4560:4560) (4837:4837:4837))
        (PORT d[7] (9623:9623:9623) (9875:9875:9875))
        (PORT d[8] (7309:7309:7309) (7613:7613:7613))
        (PORT d[9] (7235:7235:7235) (7532:7532:7532))
        (PORT d[10] (7424:7424:7424) (7744:7744:7744))
        (PORT d[11] (11198:11198:11198) (11095:11095:11095))
        (PORT d[12] (4714:4714:4714) (5063:5063:5063))
        (PORT clk (2216:2216:2216) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (PORT d[0] (5617:5617:5617) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a130.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~16)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1080:1080:1080) (1109:1109:1109))
        (PORT datab (1251:1251:1251) (1172:1172:1172))
        (PORT datac (1551:1551:1551) (1535:1535:1535))
        (PORT datad (967:967:967) (956:956:956))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4328:4328:4328))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7767:7767:7767) (8051:8051:8051))
        (PORT d[1] (4899:4899:4899) (5187:5187:5187))
        (PORT d[2] (7174:7174:7174) (7489:7489:7489))
        (PORT d[3] (6052:6052:6052) (6284:6284:6284))
        (PORT d[4] (5937:5937:5937) (6218:6218:6218))
        (PORT d[5] (4247:4247:4247) (4525:4525:4525))
        (PORT d[6] (4474:4474:4474) (4739:4739:4739))
        (PORT d[7] (9937:9937:9937) (10179:10179:10179))
        (PORT d[8] (7648:7648:7648) (7945:7945:7945))
        (PORT d[9] (7560:7560:7560) (7848:7848:7848))
        (PORT d[10] (7688:7688:7688) (7995:7995:7995))
        (PORT d[11] (11518:11518:11518) (11402:11402:11402))
        (PORT d[12] (4673:4673:4673) (5020:5020:5020))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2652:2652:2652) (2585:2585:2585))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (3195:3195:3195) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7459:7459:7459) (7756:7756:7756))
        (PORT d[1] (4646:4646:4646) (4959:4959:4959))
        (PORT d[2] (7151:7151:7151) (7466:7466:7466))
        (PORT d[3] (6054:6054:6054) (6284:6284:6284))
        (PORT d[4] (5964:5964:5964) (6245:6245:6245))
        (PORT d[5] (4249:4249:4249) (4525:4525:4525))
        (PORT d[6] (4476:4476:4476) (4739:4739:4739))
        (PORT d[7] (9939:9939:9939) (10179:10179:10179))
        (PORT d[8] (7650:7650:7650) (7945:7945:7945))
        (PORT d[9] (7562:7562:7562) (7848:7848:7848))
        (PORT d[10] (7690:7690:7690) (7995:7995:7995))
        (PORT d[11] (11520:11520:11520) (11402:11402:11402))
        (PORT d[12] (4675:4675:4675) (5020:5020:5020))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (2895:2895:2895) (2940:2940:2940))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a162.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3788:3788:3788) (4000:4000:4000))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7470:7470:7470) (7768:7768:7768))
        (PORT d[1] (4584:4584:4584) (4872:4872:4872))
        (PORT d[2] (7216:7216:7216) (7545:7545:7545))
        (PORT d[3] (5776:5776:5776) (6031:6031:6031))
        (PORT d[4] (5831:5831:5831) (6082:6082:6082))
        (PORT d[5] (4248:4248:4248) (4559:4559:4559))
        (PORT d[6] (4516:4516:4516) (4796:4796:4796))
        (PORT d[7] (9633:9633:9633) (9888:9888:9888))
        (PORT d[8] (7667:7667:7667) (7962:7962:7962))
        (PORT d[9] (7245:7245:7245) (7545:7545:7545))
        (PORT d[10] (7394:7394:7394) (7717:7717:7717))
        (PORT d[11] (11237:11237:11237) (11145:11145:11145))
        (PORT d[12] (4641:4641:4641) (4987:4987:4987))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3351:3351:3351) (3388:3388:3388))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (PORT d[0] (3894:3894:3894) (3942:3942:3942))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7497:7497:7497) (7794:7794:7794))
        (PORT d[1] (4574:4574:4574) (4876:4876:4876))
        (PORT d[2] (7193:7193:7193) (7521:7521:7521))
        (PORT d[3] (5778:5778:5778) (6031:6031:6031))
        (PORT d[4] (5563:5563:5563) (5839:5839:5839))
        (PORT d[5] (4250:4250:4250) (4559:4559:4559))
        (PORT d[6] (4518:4518:4518) (4796:4796:4796))
        (PORT d[7] (9635:9635:9635) (9888:9888:9888))
        (PORT d[8] (7669:7669:7669) (7962:7962:7962))
        (PORT d[9] (7247:7247:7247) (7545:7545:7545))
        (PORT d[10] (7396:7396:7396) (7717:7717:7717))
        (PORT d[11] (11239:11239:11239) (11145:11145:11145))
        (PORT d[12] (4643:4643:4643) (4987:4987:4987))
        (PORT clk (2204:2204:2204) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (PORT d[0] (5207:5207:5207) (4893:4893:4893))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a226.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~15)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1083:1083:1083) (1114:1114:1114))
        (PORT datab (1087:1087:1087) (1087:1087:1087))
        (PORT datac (1762:1762:1762) (1719:1719:1719))
        (PORT datad (1356:1356:1356) (1320:1320:1320))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[2\]\~17)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (283:283:283) (356:356:356))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[3\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3691:3691:3691) (3929:3929:3929))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7686:7686:7686) (7967:7967:7967))
        (PORT d[1] (4156:4156:4156) (4430:4430:4430))
        (PORT d[2] (4218:4218:4218) (4488:4488:4488))
        (PORT d[3] (5290:5290:5290) (5624:5624:5624))
        (PORT d[4] (4643:4643:4643) (4989:4989:4989))
        (PORT d[5] (4622:4622:4622) (4840:4840:4840))
        (PORT d[6] (5438:5438:5438) (5675:5675:5675))
        (PORT d[7] (7262:7262:7262) (7549:7549:7549))
        (PORT d[8] (7685:7685:7685) (7960:7960:7960))
        (PORT d[9] (5640:5640:5640) (5916:5916:5916))
        (PORT d[10] (7701:7701:7701) (8011:8011:8011))
        (PORT d[11] (6193:6193:6193) (6280:6280:6280))
        (PORT d[12] (6058:6058:6058) (6403:6403:6403))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2080:2080:2080) (1904:1904:1904))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (PORT d[0] (2346:2346:2346) (2205:2205:2205))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8014:8014:8014) (8286:8286:8286))
        (PORT d[1] (4140:4140:4140) (4404:4404:4404))
        (PORT d[2] (3921:3921:3921) (4205:4205:4205))
        (PORT d[3] (5292:5292:5292) (5624:5624:5624))
        (PORT d[4] (4673:4673:4673) (5013:5013:5013))
        (PORT d[5] (4624:4624:4624) (4840:4840:4840))
        (PORT d[6] (5440:5440:5440) (5675:5675:5675))
        (PORT d[7] (7264:7264:7264) (7549:7549:7549))
        (PORT d[8] (7687:7687:7687) (7960:7960:7960))
        (PORT d[9] (5642:5642:5642) (5916:5916:5916))
        (PORT d[10] (7703:7703:7703) (8011:8011:8011))
        (PORT d[11] (6195:6195:6195) (6280:6280:6280))
        (PORT d[12] (6060:6060:6060) (6403:6403:6403))
        (PORT clk (2216:2216:2216) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2214:2214:2214))
        (PORT d[0] (1464:1464:1464) (1337:1337:1337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a195.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4208:4208:4208) (4476:4476:4476))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7365:7365:7365) (7636:7636:7636))
        (PORT d[1] (6052:6052:6052) (6366:6366:6366))
        (PORT d[2] (5658:5658:5658) (5838:5838:5838))
        (PORT d[3] (5598:5598:5598) (5922:5922:5922))
        (PORT d[4] (4676:4676:4676) (5011:5011:5011))
        (PORT d[5] (5580:5580:5580) (5879:5879:5879))
        (PORT d[6] (5057:5057:5057) (5269:5269:5269))
        (PORT d[7] (7478:7478:7478) (7699:7699:7699))
        (PORT d[8] (7384:7384:7384) (7667:7667:7667))
        (PORT d[9] (5556:5556:5556) (5829:5829:5829))
        (PORT d[10] (5584:5584:5584) (5878:5878:5878))
        (PORT d[11] (5368:5368:5368) (5424:5424:5424))
        (PORT d[12] (6424:6424:6424) (6759:6759:6759))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1926:1926:1926) (1799:1799:1799))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (2469:2469:2469) (2353:2353:2353))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7691:7691:7691) (7940:7940:7940))
        (PORT d[1] (6029:6029:6029) (6343:6343:6343))
        (PORT d[2] (5685:5685:5685) (5862:5862:5862))
        (PORT d[3] (5600:5600:5600) (5922:5922:5922))
        (PORT d[4] (4678:4678:4678) (5011:5011:5011))
        (PORT d[5] (5582:5582:5582) (5879:5879:5879))
        (PORT d[6] (5059:5059:5059) (5269:5269:5269))
        (PORT d[7] (7480:7480:7480) (7699:7699:7699))
        (PORT d[8] (7386:7386:7386) (7667:7667:7667))
        (PORT d[9] (5558:5558:5558) (5829:5829:5829))
        (PORT d[10] (5586:5586:5586) (5878:5878:5878))
        (PORT d[11] (5370:5370:5370) (5424:5424:5424))
        (PORT d[12] (6426:6426:6426) (6759:6759:6759))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (1508:1508:1508) (1400:1400:1400))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a131.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~22)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1106:1106:1106))
        (PORT datab (1221:1221:1221) (1145:1145:1145))
        (PORT datac (1058:1058:1058) (1063:1063:1063))
        (PORT datad (1317:1317:1317) (1236:1236:1236))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4440:4440:4440) (4688:4688:4688))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7042:7042:7042) (7322:7322:7322))
        (PORT d[1] (6053:6053:6053) (6355:6355:6355))
        (PORT d[2] (5616:5616:5616) (5791:5791:5791))
        (PORT d[3] (5291:5291:5291) (5639:5639:5639))
        (PORT d[4] (4979:4979:4979) (5298:5298:5298))
        (PORT d[5] (5275:5275:5275) (5581:5581:5581))
        (PORT d[6] (4713:4713:4713) (4944:4944:4944))
        (PORT d[7] (7477:7477:7477) (7699:7699:7699))
        (PORT d[8] (7353:7353:7353) (7631:7631:7631))
        (PORT d[9] (5273:5273:5273) (5560:5560:5560))
        (PORT d[10] (5266:5266:5266) (5573:5573:5573))
        (PORT d[11] (6715:6715:6715) (6730:6730:6730))
        (PORT d[12] (6061:6061:6061) (6407:6407:6407))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1535:1535:1535) (1409:1409:1409))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (2078:2078:2078) (1963:1963:1963))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7044:7044:7044) (7322:7322:7322))
        (PORT d[1] (6019:6019:6019) (6331:6331:6331))
        (PORT d[2] (5643:5643:5643) (5818:5818:5818))
        (PORT d[3] (5293:5293:5293) (5639:5639:5639))
        (PORT d[4] (4956:4956:4956) (5274:5274:5274))
        (PORT d[5] (5277:5277:5277) (5581:5581:5581))
        (PORT d[6] (4715:4715:4715) (4944:4944:4944))
        (PORT d[7] (7479:7479:7479) (7699:7699:7699))
        (PORT d[8] (7355:7355:7355) (7631:7631:7631))
        (PORT d[9] (5275:5275:5275) (5560:5560:5560))
        (PORT d[10] (5268:5268:5268) (5573:5573:5573))
        (PORT d[11] (6717:6717:6717) (6730:6730:6730))
        (PORT d[12] (6063:6063:6063) (6407:6407:6407))
        (PORT clk (2209:2209:2209) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2207:2207:2207))
        (PORT d[0] (1112:1112:1112) (1004:1004:1004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a35.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3667:3667:3667) (3905:3905:3905))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6983:6983:6983) (7276:7276:7276))
        (PORT d[1] (4829:4829:4829) (5106:5106:5106))
        (PORT d[2] (6712:6712:6712) (7014:7014:7014))
        (PORT d[3] (8098:8098:8098) (8418:8418:8418))
        (PORT d[4] (8251:8251:8251) (8600:8600:8600))
        (PORT d[5] (4420:4420:4420) (4661:4661:4661))
        (PORT d[6] (4822:4822:4822) (5083:5083:5083))
        (PORT d[7] (6952:6952:6952) (7248:7248:7248))
        (PORT d[8] (6992:6992:6992) (7281:7281:7281))
        (PORT d[9] (4940:4940:4940) (5236:5236:5236))
        (PORT d[10] (7368:7368:7368) (7680:7680:7680))
        (PORT d[11] (12038:12038:12038) (11971:11971:11971))
        (PORT d[12] (5770:5770:5770) (6131:6131:6131))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2074:2074:2074) (1965:1965:1965))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (2617:2617:2617) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7348:7348:7348) (7635:7635:7635))
        (PORT d[1] (4806:4806:4806) (5082:5082:5082))
        (PORT d[2] (6401:6401:6401) (6709:6709:6709))
        (PORT d[3] (8100:8100:8100) (8418:8418:8418))
        (PORT d[4] (8002:8002:8002) (8362:8362:8362))
        (PORT d[5] (4422:4422:4422) (4661:4661:4661))
        (PORT d[6] (4824:4824:4824) (5083:5083:5083))
        (PORT d[7] (6954:6954:6954) (7248:7248:7248))
        (PORT d[8] (6994:6994:6994) (7281:7281:7281))
        (PORT d[9] (4942:4942:4942) (5236:5236:5236))
        (PORT d[10] (7370:7370:7370) (7680:7680:7680))
        (PORT d[11] (12040:12040:12040) (11971:11971:11971))
        (PORT d[12] (5772:5772:5772) (6131:6131:6131))
        (PORT clk (2221:2221:2221) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (PORT d[0] (873:873:873) (796:796:796))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a99.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~18)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1079:1079:1079) (1108:1108:1108))
        (PORT datab (1320:1320:1320) (1251:1251:1251))
        (PORT datac (1056:1056:1056) (1060:1060:1060))
        (PORT datad (1193:1193:1193) (1099:1099:1099))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4078:4078:4078))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4982:4982:4982) (5301:5301:5301))
        (PORT d[1] (7417:7417:7417) (7729:7729:7729))
        (PORT d[2] (6041:6041:6041) (6369:6369:6369))
        (PORT d[3] (6423:6423:6423) (6811:6811:6811))
        (PORT d[4] (6195:6195:6195) (6561:6561:6561))
        (PORT d[5] (6277:6277:6277) (6590:6590:6590))
        (PORT d[6] (5904:5904:5904) (6180:6180:6180))
        (PORT d[7] (8031:8031:8031) (8257:8257:8257))
        (PORT d[8] (5232:5232:5232) (5559:5559:5559))
        (PORT d[9] (4636:4636:4636) (4956:4956:4956))
        (PORT d[10] (6405:6405:6405) (6740:6740:6740))
        (PORT d[11] (7511:7511:7511) (7462:7462:7462))
        (PORT d[12] (7471:7471:7471) (7842:7842:7842))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5379:5379:5379) (5299:5299:5299))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT d[0] (5922:5922:5922) (5853:5853:5853))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4959:4959:4959) (5278:5278:5278))
        (PORT d[1] (7037:7037:7037) (7355:7355:7355))
        (PORT d[2] (6018:6018:6018) (6345:6345:6345))
        (PORT d[3] (6425:6425:6425) (6811:6811:6811))
        (PORT d[4] (6473:6473:6473) (6824:6824:6824))
        (PORT d[5] (6279:6279:6279) (6590:6590:6590))
        (PORT d[6] (5906:5906:5906) (6180:6180:6180))
        (PORT d[7] (8033:8033:8033) (8257:8257:8257))
        (PORT d[8] (5234:5234:5234) (5559:5559:5559))
        (PORT d[9] (4638:4638:4638) (4956:4956:4956))
        (PORT d[10] (6407:6407:6407) (6740:6740:6740))
        (PORT d[11] (7513:7513:7513) (7462:7462:7462))
        (PORT d[12] (7473:7473:7473) (7842:7842:7842))
        (PORT clk (2160:2160:2160) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2158:2158:2158))
        (PORT d[0] (5443:5443:5443) (5175:5175:5175))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a3.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4388:4388:4388))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4661:4661:4661) (4981:4981:4981))
        (PORT d[1] (6715:6715:6715) (7047:7047:7047))
        (PORT d[2] (5670:5670:5670) (6000:6000:6000))
        (PORT d[3] (7221:7221:7221) (7526:7526:7526))
        (PORT d[4] (5817:5817:5817) (6188:6188:6188))
        (PORT d[5] (5956:5956:5956) (6285:6285:6285))
        (PORT d[6] (5556:5556:5556) (5838:5838:5838))
        (PORT d[7] (7718:7718:7718) (7954:7954:7954))
        (PORT d[8] (5003:5003:5003) (5349:5349:5349))
        (PORT d[9] (5662:5662:5662) (5975:5975:5975))
        (PORT d[10] (6035:6035:6035) (6376:6376:6376))
        (PORT d[11] (10325:10325:10325) (10290:10290:10290))
        (PORT d[12] (7160:7160:7160) (7544:7544:7544))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (3569:3569:3569))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (4333:4333:4333) (4123:4123:4123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6046:6046:6046) (6350:6350:6350))
        (PORT d[1] (6717:6717:6717) (7047:7047:7047))
        (PORT d[2] (5647:5647:5647) (5976:5976:5976))
        (PORT d[3] (7223:7223:7223) (7526:7526:7526))
        (PORT d[4] (5819:5819:5819) (6188:6188:6188))
        (PORT d[5] (5958:5958:5958) (6285:6285:6285))
        (PORT d[6] (5558:5558:5558) (5838:5838:5838))
        (PORT d[7] (7720:7720:7720) (7954:7954:7954))
        (PORT d[8] (5005:5005:5005) (5349:5349:5349))
        (PORT d[9] (5664:5664:5664) (5975:5975:5975))
        (PORT d[10] (6037:6037:6037) (6376:6376:6376))
        (PORT d[11] (10327:10327:10327) (10290:10290:10290))
        (PORT d[12] (7162:7162:7162) (7544:7544:7544))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2453:2453:2453) (2364:2364:2364))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a67.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~19)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1172:1172:1172) (1057:1057:1057))
        (PORT datab (3643:3643:3643) (3634:3634:3634))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (1166:1166:1166) (1066:1066:1066))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~20)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (2140:2140:2140) (2029:2029:2029))
        (PORT datad (284:284:284) (357:357:357))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4180:4180:4180) (4448:4448:4448))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7042:7042:7042) (7320:7320:7320))
        (PORT d[1] (5674:5674:5674) (5991:5991:5991))
        (PORT d[2] (5241:5241:5241) (5422:5422:5422))
        (PORT d[3] (8049:8049:8049) (8383:8383:8383))
        (PORT d[4] (5003:5003:5003) (5331:5331:5331))
        (PORT d[5] (4929:4929:4929) (5243:5243:5243))
        (PORT d[6] (4695:4695:4695) (4917:4917:4917))
        (PORT d[7] (7136:7136:7136) (7364:7364:7364))
        (PORT d[8] (6983:6983:6983) (7274:7274:7274))
        (PORT d[9] (5216:5216:5216) (5499:5499:5499))
        (PORT d[10] (4598:4598:4598) (4919:4919:4919))
        (PORT d[11] (6359:6359:6359) (6378:6378:6378))
        (PORT d[12] (5701:5701:5701) (6047:6047:6047))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1863:1863:1863) (1728:1728:1728))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (2406:2406:2406) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7084:7084:7084) (7367:7367:7367))
        (PORT d[1] (5687:5687:5687) (5992:5992:5992))
        (PORT d[2] (5266:5266:5266) (5441:5441:5441))
        (PORT d[3] (8051:8051:8051) (8383:8383:8383))
        (PORT d[4] (5005:5005:5005) (5331:5331:5331))
        (PORT d[5] (4931:4931:4931) (5243:5243:5243))
        (PORT d[6] (4697:4697:4697) (4917:4917:4917))
        (PORT d[7] (7138:7138:7138) (7364:7364:7364))
        (PORT d[8] (6985:6985:6985) (7274:7274:7274))
        (PORT d[9] (5218:5218:5218) (5499:5499:5499))
        (PORT d[10] (4600:4600:4600) (4919:4919:4919))
        (PORT d[11] (6361:6361:6361) (6378:6378:6378))
        (PORT d[12] (5703:5703:5703) (6047:6047:6047))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (1174:1174:1174) (1092:1092:1092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a163.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4435:4435:4435))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7416:7416:7416) (7686:7686:7686))
        (PORT d[1] (6028:6028:6028) (6344:6344:6344))
        (PORT d[2] (5935:5935:5935) (6097:6097:6097))
        (PORT d[3] (5313:5313:5313) (5658:5658:5658))
        (PORT d[4] (5025:5025:5025) (5333:5333:5333))
        (PORT d[5] (5588:5588:5588) (5887:5887:5887))
        (PORT d[6] (5030:5030:5030) (5245:5245:5245))
        (PORT d[7] (7464:7464:7464) (7684:7684:7684))
        (PORT d[8] (7678:7678:7678) (7943:7943:7943))
        (PORT d[9] (5595:5595:5595) (5867:5867:5867))
        (PORT d[10] (5599:5599:5599) (5893:5893:5893))
        (PORT d[11] (7056:7056:7056) (7062:7062:7062))
        (PORT d[12] (6430:6430:6430) (6766:6766:6766))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2122:2122:2122) (2069:2069:2069))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (2665:2665:2665) (2623:2623:2623))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7689:7689:7689) (7940:7940:7940))
        (PORT d[1] (6030:6030:6030) (6344:6344:6344))
        (PORT d[2] (5644:5644:5644) (5824:5824:5824))
        (PORT d[3] (5315:5315:5315) (5658:5658:5658))
        (PORT d[4] (5016:5016:5016) (5333:5333:5333))
        (PORT d[5] (5590:5590:5590) (5887:5887:5887))
        (PORT d[6] (5032:5032:5032) (5245:5245:5245))
        (PORT d[7] (7466:7466:7466) (7684:7684:7684))
        (PORT d[8] (7680:7680:7680) (7943:7943:7943))
        (PORT d[9] (5597:5597:5597) (5867:5867:5867))
        (PORT d[10] (5601:5601:5601) (5893:5893:5893))
        (PORT d[11] (7058:7058:7058) (7062:7062:7062))
        (PORT d[12] (6432:6432:6432) (6766:6766:6766))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (1857:1857:1857) (1787:1787:1787))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a227.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~21)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1077:1077:1077) (1107:1107:1107))
        (PORT datab (897:897:897) (809:809:809))
        (PORT datac (1058:1058:1058) (1062:1062:1062))
        (PORT datad (1482:1482:1482) (1364:1364:1364))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[3\]\~23)
    (DELAY
      (ABSOLUTE
        (PORT dataa (424:424:424) (419:419:419))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (280:280:280) (353:353:353))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[4\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3636:3636:3636) (3851:3851:3851))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5289:5289:5289) (5621:5621:5621))
        (PORT d[1] (6780:6780:6780) (7120:7120:7120))
        (PORT d[2] (4712:4712:4712) (5047:5047:5047))
        (PORT d[3] (6123:6123:6123) (6505:6505:6505))
        (PORT d[4] (6424:6424:6424) (6768:6768:6768))
        (PORT d[5] (7383:7383:7383) (7612:7612:7612))
        (PORT d[6] (6113:6113:6113) (6347:6347:6347))
        (PORT d[7] (7597:7597:7597) (7893:7893:7893))
        (PORT d[8] (6299:6299:6299) (6610:6610:6610))
        (PORT d[9] (5966:5966:5966) (6303:6303:6303))
        (PORT d[10] (7072:7072:7072) (7390:7390:7390))
        (PORT d[11] (10338:10338:10338) (10318:10318:10318))
        (PORT d[12] (6540:6540:6540) (6930:6930:6930))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3137:3137:3137) (3083:3083:3083))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT d[0] (3680:3680:3680) (3637:3637:3637))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5417:5417:5417))
        (PORT d[1] (6807:6807:6807) (7147:7147:7147))
        (PORT d[2] (4699:4699:4699) (5022:5022:5022))
        (PORT d[3] (6125:6125:6125) (6505:6505:6505))
        (PORT d[4] (6169:6169:6169) (6543:6543:6543))
        (PORT d[5] (7385:7385:7385) (7612:7612:7612))
        (PORT d[6] (6115:6115:6115) (6347:6347:6347))
        (PORT d[7] (7599:7599:7599) (7893:7893:7893))
        (PORT d[8] (6301:6301:6301) (6610:6610:6610))
        (PORT d[9] (5968:5968:5968) (6303:6303:6303))
        (PORT d[10] (7074:7074:7074) (7390:7390:7390))
        (PORT d[11] (10340:10340:10340) (10318:10318:10318))
        (PORT d[12] (6542:6542:6542) (6930:6930:6930))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT d[0] (3183:3183:3183) (2953:2953:2953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a228.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3843:3843:3843))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4799:4799:4799) (5076:5076:5076))
        (PORT d[1] (6085:6085:6085) (6397:6397:6397))
        (PORT d[2] (5365:5365:5365) (5608:5608:5608))
        (PORT d[3] (6401:6401:6401) (6796:6796:6796))
        (PORT d[4] (5877:5877:5877) (6276:6276:6276))
        (PORT d[5] (5131:5131:5131) (5425:5425:5425))
        (PORT d[6] (4778:4778:4778) (5041:5041:5041))
        (PORT d[7] (7174:7174:7174) (7427:7427:7427))
        (PORT d[8] (4894:4894:4894) (5211:5211:5211))
        (PORT d[9] (5358:5358:5358) (5696:5696:5696))
        (PORT d[10] (5620:5620:5620) (5932:5932:5932))
        (PORT d[11] (9298:9298:9298) (9271:9271:9271))
        (PORT d[12] (5458:5458:5458) (5814:5814:5814))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2705:2705:2705))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (3288:3288:3288) (3259:3259:3259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4852:4852:4852) (5120:5120:5120))
        (PORT d[1] (6124:6124:6124) (6446:6446:6446))
        (PORT d[2] (5728:5728:5728) (5948:5948:5948))
        (PORT d[3] (6403:6403:6403) (6796:6796:6796))
        (PORT d[4] (5837:5837:5837) (6223:6223:6223))
        (PORT d[5] (5133:5133:5133) (5425:5425:5425))
        (PORT d[6] (4780:4780:4780) (5041:5041:5041))
        (PORT d[7] (7176:7176:7176) (7427:7427:7427))
        (PORT d[8] (4896:4896:4896) (5211:5211:5211))
        (PORT d[9] (5360:5360:5360) (5696:5696:5696))
        (PORT d[10] (5622:5622:5622) (5932:5932:5932))
        (PORT d[11] (9300:9300:9300) (9271:9271:9271))
        (PORT d[12] (5460:5460:5460) (5814:5814:5814))
        (PORT clk (2184:2184:2184) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (PORT d[0] (2274:2274:2274) (2232:2232:2232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a164.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~27)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1260:1260:1260) (1181:1181:1181))
        (PORT datab (2666:2666:2666) (2774:2774:2774))
        (PORT datac (2328:2328:2328) (2274:2274:2274))
        (PORT datad (3615:3615:3615) (3598:3598:3598))
        (IOPATH dataa combout (310:310:310) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3955:3955:3955) (4151:4151:4151))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5351:5351:5351))
        (PORT d[1] (5694:5694:5694) (6016:6016:6016))
        (PORT d[2] (5407:5407:5407) (5650:5650:5650))
        (PORT d[3] (6470:6470:6470) (6850:6850:6850))
        (PORT d[4] (6093:6093:6093) (6455:6455:6455))
        (PORT d[5] (4835:4835:4835) (5146:5146:5146))
        (PORT d[6] (4804:4804:4804) (5065:5065:5065))
        (PORT d[7] (7156:7156:7156) (7411:7411:7411))
        (PORT d[8] (4880:4880:4880) (5197:5197:5197))
        (PORT d[9] (5384:5384:5384) (5719:5719:5719))
        (PORT d[10] (5066:5066:5066) (5426:5426:5426))
        (PORT d[11] (9259:9259:9259) (9231:9231:9231))
        (PORT d[12] (5418:5418:5418) (5776:5776:5776))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6117:6117:6117) (6086:6086:6086))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (6660:6660:6660) (6640:6640:6640))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5146:5146:5146) (5397:5397:5397))
        (PORT d[1] (6047:6047:6047) (6362:6362:6362))
        (PORT d[2] (6025:6025:6025) (6228:6228:6228))
        (PORT d[3] (6472:6472:6472) (6850:6850:6850))
        (PORT d[4] (5767:5767:5767) (6158:6158:6158))
        (PORT d[5] (4837:4837:4837) (5146:5146:5146))
        (PORT d[6] (4806:4806:4806) (5065:5065:5065))
        (PORT d[7] (7158:7158:7158) (7411:7411:7411))
        (PORT d[8] (4882:4882:4882) (5197:5197:5197))
        (PORT d[9] (5386:5386:5386) (5719:5719:5719))
        (PORT d[10] (5068:5068:5068) (5426:5426:5426))
        (PORT d[11] (9261:9261:9261) (9231:9231:9231))
        (PORT d[12] (5420:5420:5420) (5776:5776:5776))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (6326:6326:6326) (6025:6025:6025))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a4.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3869:3869:3869))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (5432:5432:5432))
        (PORT d[1] (5752:5752:5752) (6094:6094:6094))
        (PORT d[2] (5625:5625:5625) (5931:5931:5931))
        (PORT d[3] (6154:6154:6154) (6446:6446:6446))
        (PORT d[4] (6180:6180:6180) (6447:6447:6447))
        (PORT d[5] (4639:4639:4639) (4974:4974:4974))
        (PORT d[6] (5234:5234:5234) (5547:5547:5547))
        (PORT d[7] (7646:7646:7646) (7972:7972:7972))
        (PORT d[8] (5637:5637:5637) (5968:5968:5968))
        (PORT d[9] (5676:5676:5676) (6022:6022:6022))
        (PORT d[10] (5425:5425:5425) (5803:5803:5803))
        (PORT d[11] (10115:10115:10115) (10026:10026:10026))
        (PORT d[12] (5079:5079:5079) (5455:5455:5455))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6934:6934:6934) (6657:6657:6657))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (7477:7477:7477) (7211:7211:7211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5382:5382:5382) (5714:5714:5714))
        (PORT d[1] (6074:6074:6074) (6407:6407:6407))
        (PORT d[2] (5627:5627:5627) (5931:5931:5931))
        (PORT d[3] (6156:6156:6156) (6446:6446:6446))
        (PORT d[4] (5587:5587:5587) (5889:5889:5889))
        (PORT d[5] (4641:4641:4641) (4974:4974:4974))
        (PORT d[6] (5236:5236:5236) (5547:5547:5547))
        (PORT d[7] (7648:7648:7648) (7972:7972:7972))
        (PORT d[8] (5639:5639:5639) (5968:5968:5968))
        (PORT d[9] (5678:5678:5678) (6022:6022:6022))
        (PORT d[10] (5427:5427:5427) (5803:5803:5803))
        (PORT d[11] (10117:10117:10117) (10026:10026:10026))
        (PORT d[12] (5081:5081:5081) (5455:5455:5455))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (3479:3479:3479) (3354:3354:3354))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a68.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~25)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1935:1935:1935) (1742:1742:1742))
        (PORT datab (1307:1307:1307) (1272:1272:1272))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (3608:3608:3608) (3591:3591:3591))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3654:3654:3654) (3859:3859:3859))
        (PORT clk (2188:2188:2188) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4561:4561:4561) (4849:4849:4849))
        (PORT d[1] (5013:5013:5013) (5353:5353:5353))
        (PORT d[2] (4852:4852:4852) (5148:5148:5148))
        (PORT d[3] (7114:7114:7114) (7488:7488:7488))
        (PORT d[4] (6297:6297:6297) (6711:6711:6711))
        (PORT d[5] (5491:5491:5491) (5768:5768:5768))
        (PORT d[6] (4815:4815:4815) (5075:5075:5075))
        (PORT d[7] (7789:7789:7789) (8029:8029:8029))
        (PORT d[8] (4592:4592:4592) (4912:4912:4912))
        (PORT d[9] (5050:5050:5050) (5402:5402:5402))
        (PORT d[10] (5675:5675:5675) (6010:6010:6010))
        (PORT d[11] (8929:8929:8929) (8909:8909:8909))
        (PORT d[12] (5042:5042:5042) (5402:5402:5402))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3833:3833:3833) (3533:3533:3533))
        (PORT clk (2185:2185:2185) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2218:2218:2218))
        (PORT d[0] (4376:4376:4376) (4087:4087:4087))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4588:4588:4588) (4872:4872:4872))
        (PORT d[1] (5040:5040:5040) (5377:5377:5377))
        (PORT d[2] (5134:5134:5134) (5413:5413:5413))
        (PORT d[3] (7116:7116:7116) (7488:7488:7488))
        (PORT d[4] (6274:6274:6274) (6684:6684:6684))
        (PORT d[5] (5493:5493:5493) (5768:5768:5768))
        (PORT d[6] (4817:4817:4817) (5075:5075:5075))
        (PORT d[7] (7791:7791:7791) (8029:8029:8029))
        (PORT d[8] (4594:4594:4594) (4912:4912:4912))
        (PORT d[9] (5052:5052:5052) (5402:5402:5402))
        (PORT d[10] (5677:5677:5677) (6010:6010:6010))
        (PORT d[11] (8931:8931:8931) (8909:8909:8909))
        (PORT d[12] (5044:5044:5044) (5402:5402:5402))
        (PORT clk (2143:2143:2143) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2140:2140:2140))
        (PORT d[0] (1954:1954:1954) (1901:1901:1901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a36.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3693:3693:3693) (3894:3894:3894))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5723:5723:5723) (6055:6055:6055))
        (PORT d[1] (5677:5677:5677) (6009:6009:6009))
        (PORT d[2] (5058:5058:5058) (5403:5403:5403))
        (PORT d[3] (5947:5947:5947) (6269:6269:6269))
        (PORT d[4] (6513:6513:6513) (6756:6756:6756))
        (PORT d[5] (4685:4685:4685) (5017:5017:5017))
        (PORT d[6] (5217:5217:5217) (5536:5536:5536))
        (PORT d[7] (7963:7963:7963) (8271:8271:8271))
        (PORT d[8] (5699:5699:5699) (6047:6047:6047))
        (PORT d[9] (6002:6002:6002) (6337:6337:6337))
        (PORT d[10] (5806:5806:5806) (6172:6172:6172))
        (PORT d[11] (9552:9552:9552) (9498:9498:9498))
        (PORT d[12] (5095:5095:5095) (5465:5465:5465))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4498:4498:4498) (4380:4380:4380))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT d[0] (4743:4743:4743) (4666:4666:4666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5384:5384:5384) (5720:5720:5720))
        (PORT d[1] (5654:5654:5654) (5986:5986:5986))
        (PORT d[2] (5035:5035:5035) (5379:5379:5379))
        (PORT d[3] (5949:5949:5949) (6269:6269:6269))
        (PORT d[4] (6530:6530:6530) (6782:6782:6782))
        (PORT d[5] (4687:4687:4687) (5017:5017:5017))
        (PORT d[6] (5219:5219:5219) (5536:5536:5536))
        (PORT d[7] (7965:7965:7965) (8271:8271:8271))
        (PORT d[8] (5701:5701:5701) (6047:6047:6047))
        (PORT d[9] (6004:6004:6004) (6337:6337:6337))
        (PORT d[10] (5808:5808:5808) (6172:6172:6172))
        (PORT d[11] (9554:9554:9554) (9498:9498:9498))
        (PORT d[12] (5097:5097:5097) (5465:5465:5465))
        (PORT clk (2140:2140:2140) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2139:2139:2139))
        (PORT d[0] (4058:4058:4058) (4030:4030:4030))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a100.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~24)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1630:1630:1630) (1571:1571:1571))
        (PORT datab (1972:1972:1972) (1804:1804:1804))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (3614:3614:3614) (3597:3597:3597))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~26)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3750:3750:3750) (3662:3662:3662))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (185:185:185) (212:212:212))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3672:3672:3672) (3878:3878:3878))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5072:5072:5072) (5439:5439:5439))
        (PORT d[1] (6088:6088:6088) (6439:6439:6439))
        (PORT d[2] (4686:4686:4686) (5015:5015:5015))
        (PORT d[3] (5729:5729:5729) (6122:6122:6122))
        (PORT d[4] (5762:5762:5762) (6125:6125:6125))
        (PORT d[5] (6522:6522:6522) (6809:6809:6809))
        (PORT d[6] (5461:5461:5461) (5715:5715:5715))
        (PORT d[7] (6967:6967:6967) (7284:7284:7284))
        (PORT d[8] (5657:5657:5657) (5992:5992:5992))
        (PORT d[9] (5620:5620:5620) (5951:5951:5951))
        (PORT d[10] (6384:6384:6384) (6720:6720:6720))
        (PORT d[11] (9681:9681:9681) (9680:9680:9680))
        (PORT d[12] (5836:5836:5836) (6249:6249:6249))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3604:3604:3604) (3610:3610:3610))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (4147:4147:4147) (4164:4164:4164))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5124:5124:5124) (5490:5490:5490))
        (PORT d[1] (6065:6065:6065) (6415:6415:6415))
        (PORT d[2] (4688:4688:4688) (5015:5015:5015))
        (PORT d[3] (5731:5731:5731) (6122:6122:6122))
        (PORT d[4] (5739:5739:5739) (6102:6102:6102))
        (PORT d[5] (6524:6524:6524) (6809:6809:6809))
        (PORT d[6] (5463:5463:5463) (5715:5715:5715))
        (PORT d[7] (6969:6969:6969) (7284:7284:7284))
        (PORT d[8] (5659:5659:5659) (5992:5992:5992))
        (PORT d[9] (5622:5622:5622) (5951:5951:5951))
        (PORT d[10] (6386:6386:6386) (6720:6720:6720))
        (PORT d[11] (9683:9683:9683) (9680:9680:9680))
        (PORT d[12] (5838:5838:5838) (6249:6249:6249))
        (PORT clk (2209:2209:2209) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT d[0] (3481:3481:3481) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a196.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3659:3659:3659) (3863:3863:3863))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5016:5016:5016) (5374:5374:5374))
        (PORT d[1] (6753:6753:6753) (7092:7092:7092))
        (PORT d[2] (4942:4942:4942) (5243:5243:5243))
        (PORT d[3] (6388:6388:6388) (6752:6752:6752))
        (PORT d[4] (5837:5837:5837) (6226:6226:6226))
        (PORT d[5] (7050:7050:7050) (7289:7289:7289))
        (PORT d[6] (5745:5745:5745) (5988:5988:5988))
        (PORT d[7] (7281:7281:7281) (7590:7590:7590))
        (PORT d[8] (4955:4955:4955) (5300:5300:5300))
        (PORT d[9] (5073:5073:5073) (5324:5324:5324))
        (PORT d[10] (6683:6683:6683) (7003:7003:7003))
        (PORT d[11] (10008:10008:10008) (9999:9999:9999))
        (PORT d[12] (6499:6499:6499) (6889:6889:6889))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5436:5436:5436) (5468:5468:5468))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (5979:5979:5979) (6022:6022:6022))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5026:5026:5026) (5367:5367:5367))
        (PORT d[1] (6757:6757:6757) (7095:7095:7095))
        (PORT d[2] (4689:4689:4689) (5019:5019:5019))
        (PORT d[3] (6390:6390:6390) (6752:6752:6752))
        (PORT d[4] (5839:5839:5839) (6226:6226:6226))
        (PORT d[5] (7052:7052:7052) (7289:7289:7289))
        (PORT d[6] (5747:5747:5747) (5988:5988:5988))
        (PORT d[7] (7283:7283:7283) (7590:7590:7590))
        (PORT d[8] (4957:4957:4957) (5300:5300:5300))
        (PORT d[9] (5075:5075:5075) (5324:5324:5324))
        (PORT d[10] (6685:6685:6685) (7003:7003:7003))
        (PORT d[11] (10010:10010:10010) (9999:9999:9999))
        (PORT d[12] (6501:6501:6501) (6889:6889:6889))
        (PORT clk (2181:2181:2181) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2180:2180:2180))
        (PORT d[0] (4787:4787:4787) (4695:4695:4695))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a132.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~28)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1586:1586:1586) (1478:1478:1478))
        (PORT datab (2667:2667:2667) (2774:2774:2774))
        (PORT datac (891:891:891) (819:819:819))
        (PORT datad (3605:3605:3605) (3588:3588:3588))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[4\]\~29)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (220:220:220) (246:246:246))
        (PORT datac (3713:3713:3713) (3625:3625:3625))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[5\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3507:3507:3507) (3763:3763:3763))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4840:4840:4840))
        (PORT d[1] (6023:6023:6023) (6337:6337:6337))
        (PORT d[2] (6045:6045:6045) (6253:6253:6253))
        (PORT d[3] (6756:6756:6756) (7139:7139:7139))
        (PORT d[4] (5921:5921:5921) (6335:6335:6335))
        (PORT d[5] (5147:5147:5147) (5445:5445:5445))
        (PORT d[6] (4445:4445:4445) (4714:4714:4714))
        (PORT d[7] (7471:7471:7471) (7720:7720:7720))
        (PORT d[8] (4561:4561:4561) (4868:4868:4868))
        (PORT d[9] (5055:5055:5055) (5406:5406:5406))
        (PORT d[10] (5321:5321:5321) (5664:5664:5664))
        (PORT d[11] (9280:9280:9280) (9252:9252:9252))
        (PORT d[12] (5090:5090:5090) (5455:5455:5455))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2680:2680:2680))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT d[0] (3294:3294:3294) (3234:3234:3234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4843:4843:4843))
        (PORT d[1] (5395:5395:5395) (5730:5730:5730))
        (PORT d[2] (5755:5755:5755) (5989:5989:5989))
        (PORT d[3] (6758:6758:6758) (7139:7139:7139))
        (PORT d[4] (6201:6201:6201) (6597:6597:6597))
        (PORT d[5] (5149:5149:5149) (5445:5445:5445))
        (PORT d[6] (4447:4447:4447) (4714:4714:4714))
        (PORT d[7] (7473:7473:7473) (7720:7720:7720))
        (PORT d[8] (4563:4563:4563) (4868:4868:4868))
        (PORT d[9] (5057:5057:5057) (5406:5406:5406))
        (PORT d[10] (5323:5323:5323) (5664:5664:5664))
        (PORT d[11] (9282:9282:9282) (9252:9252:9252))
        (PORT d[12] (5092:5092:5092) (5455:5455:5455))
        (PORT clk (2155:2155:2155) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2154:2154:2154))
        (PORT d[0] (3573:3573:3573) (3390:3390:3390))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a229.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4071:4071:4071) (4296:4296:4296))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5605:5605:5605))
        (PORT d[1] (6363:6363:6363) (6697:6697:6697))
        (PORT d[2] (5253:5253:5253) (5584:5584:5584))
        (PORT d[3] (6056:6056:6056) (6419:6419:6419))
        (PORT d[4] (5786:5786:5786) (6163:6163:6163))
        (PORT d[5] (5532:5532:5532) (5848:5848:5848))
        (PORT d[6] (5142:5142:5142) (5400:5400:5400))
        (PORT d[7] (7121:7121:7121) (7366:7366:7366))
        (PORT d[8] (5685:5685:5685) (6010:6010:6010))
        (PORT d[9] (5297:5297:5297) (5619:5619:5619))
        (PORT d[10] (5641:5641:5641) (5978:5978:5978))
        (PORT d[11] (9958:9958:9958) (9932:9932:9932))
        (PORT d[12] (6853:6853:6853) (7250:7250:7250))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2627:2627:2627) (2553:2553:2553))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2287:2287:2287))
        (PORT d[0] (3207:3207:3207) (3128:3128:3128))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5607:5607:5607) (5902:5902:5902))
        (PORT d[1] (6366:6366:6366) (6699:6699:6699))
        (PORT d[2] (5280:5280:5280) (5608:5608:5608))
        (PORT d[3] (6058:6058:6058) (6419:6419:6419))
        (PORT d[4] (5788:5788:5788) (6163:6163:6163))
        (PORT d[5] (5534:5534:5534) (5848:5848:5848))
        (PORT d[6] (5144:5144:5144) (5400:5400:5400))
        (PORT d[7] (7123:7123:7123) (7366:7366:7366))
        (PORT d[8] (5687:5687:5687) (6010:6010:6010))
        (PORT d[9] (5299:5299:5299) (5619:5619:5619))
        (PORT d[10] (5643:5643:5643) (5978:5978:5978))
        (PORT d[11] (9960:9960:9960) (9932:9932:9932))
        (PORT d[12] (6855:6855:6855) (7250:7250:7250))
        (PORT clk (2212:2212:2212) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2211:2211:2211))
        (PORT d[0] (2451:2451:2451) (2467:2467:2467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a165.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~33)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1911:1911:1911) (1704:1704:1704))
        (PORT datab (1656:1656:1656) (1544:1544:1544))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (3613:3613:3613) (3596:3596:3596))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4057:4057:4057) (4276:4276:4276))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6360:6360:6360) (6657:6657:6657))
        (PORT d[1] (7391:7391:7391) (7701:7701:7701))
        (PORT d[2] (6658:6658:6658) (6961:6961:6961))
        (PORT d[3] (6955:6955:6955) (7291:7291:7291))
        (PORT d[4] (6562:6562:6562) (6926:6926:6926))
        (PORT d[5] (6589:6589:6589) (6899:6899:6899))
        (PORT d[6] (5860:5860:5860) (6132:6132:6132))
        (PORT d[7] (8375:8375:8375) (8582:8582:8582))
        (PORT d[8] (5021:5021:5021) (5368:5368:5368))
        (PORT d[9] (5132:5132:5132) (5403:5403:5403))
        (PORT d[10] (6439:6439:6439) (6773:6773:6773))
        (PORT d[11] (7200:7200:7200) (7171:7171:7171))
        (PORT d[12] (7578:7578:7578) (7958:7958:7958))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2757:2757:2757) (2562:2562:2562))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (3300:3300:3300) (3116:3116:3116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6668:6668:6668) (6946:6946:6946))
        (PORT d[1] (7393:7393:7393) (7703:7703:7703))
        (PORT d[2] (6392:6392:6392) (6712:6712:6712))
        (PORT d[3] (6957:6957:6957) (7291:7291:7291))
        (PORT d[4] (6539:6539:6539) (6902:6902:6902))
        (PORT d[5] (6591:6591:6591) (6899:6899:6899))
        (PORT d[6] (5862:5862:5862) (6132:6132:6132))
        (PORT d[7] (8377:8377:8377) (8582:8582:8582))
        (PORT d[8] (5023:5023:5023) (5368:5368:5368))
        (PORT d[9] (5134:5134:5134) (5403:5403:5403))
        (PORT d[10] (6441:6441:6441) (6773:6773:6773))
        (PORT d[11] (7202:7202:7202) (7171:7171:7171))
        (PORT d[12] (7580:7580:7580) (7958:7958:7958))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT d[0] (2180:2180:2180) (2118:2118:2118))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a37.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3395:3395:3395) (3599:3599:3599))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5315:5315:5315) (5646:5646:5646))
        (PORT d[1] (6806:6806:6806) (7145:7145:7145))
        (PORT d[2] (4965:4965:4965) (5268:5268:5268))
        (PORT d[3] (6417:6417:6417) (6793:6793:6793))
        (PORT d[4] (6168:6168:6168) (6544:6544:6544))
        (PORT d[5] (7383:7383:7383) (7612:7612:7612))
        (PORT d[6] (6122:6122:6122) (6357:6357:6357))
        (PORT d[7] (7625:7625:7625) (7916:7916:7916))
        (PORT d[8] (6300:6300:6300) (6611:6611:6611))
        (PORT d[9] (5966:5966:5966) (6304:6304:6304))
        (PORT d[10] (7039:7039:7039) (7360:7360:7360))
        (PORT d[11] (10345:10345:10345) (10326:10326:10326))
        (PORT d[12] (6861:6861:6861) (7243:7243:7243))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3638:3638:3638) (3554:3554:3554))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (4181:4181:4181) (4108:4108:4108))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5064:5064:5064) (5418:5418:5418))
        (PORT d[1] (7088:7088:7088) (7410:7410:7410))
        (PORT d[2] (4690:4690:4690) (5025:5025:5025))
        (PORT d[3] (6419:6419:6419) (6793:6793:6793))
        (PORT d[4] (6170:6170:6170) (6544:6544:6544))
        (PORT d[5] (7385:7385:7385) (7612:7612:7612))
        (PORT d[6] (6124:6124:6124) (6357:6357:6357))
        (PORT d[7] (7627:7627:7627) (7916:7916:7916))
        (PORT d[8] (6302:6302:6302) (6611:6611:6611))
        (PORT d[9] (5968:5968:5968) (6304:6304:6304))
        (PORT d[10] (7041:7041:7041) (7360:7360:7360))
        (PORT d[11] (10347:10347:10347) (10326:10326:10326))
        (PORT d[12] (6863:6863:6863) (7243:7243:7243))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT d[0] (3742:3742:3742) (3687:3687:3687))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a101.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~30)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1606:1606:1606) (1490:1490:1490))
        (PORT datab (3640:3640:3640) (3629:3629:3629))
        (PORT datac (2624:2624:2624) (2742:2742:2742))
        (PORT datad (1221:1221:1221) (1132:1132:1132))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3480:3480:3480) (3730:3730:3730))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5357:5357:5357) (5682:5682:5682))
        (PORT d[1] (6080:6080:6080) (6417:6417:6417))
        (PORT d[2] (5676:5676:5676) (5982:5982:5982))
        (PORT d[3] (5944:5944:5944) (6265:6265:6265))
        (PORT d[4] (4929:4929:4929) (5267:5267:5267))
        (PORT d[5] (4636:4636:4636) (4967:4967:4967))
        (PORT d[6] (5229:5229:5229) (5541:5541:5541))
        (PORT d[7] (7620:7620:7620) (7945:7945:7945))
        (PORT d[8] (5702:5702:5702) (6047:6047:6047))
        (PORT d[9] (6019:6019:6019) (6352:6352:6352))
        (PORT d[10] (5753:5753:5753) (6118:6118:6118))
        (PORT d[11] (9179:9179:9179) (9135:9135:9135))
        (PORT d[12] (5074:5074:5074) (5455:5455:5455))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6412:6412:6412) (6185:6185:6185))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT d[0] (6955:6955:6955) (6739:6739:6739))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5090:5090:5090) (5444:5444:5444))
        (PORT d[1] (5325:5325:5325) (5658:5658:5658))
        (PORT d[2] (5653:5653:5653) (5956:5956:5956))
        (PORT d[3] (5946:5946:5946) (6265:6265:6265))
        (PORT d[4] (6183:6183:6183) (6447:6447:6447))
        (PORT d[5] (4638:4638:4638) (4967:4967:4967))
        (PORT d[6] (5231:5231:5231) (5541:5541:5541))
        (PORT d[7] (7622:7622:7622) (7945:7945:7945))
        (PORT d[8] (5704:5704:5704) (6047:6047:6047))
        (PORT d[9] (6021:6021:6021) (6352:6352:6352))
        (PORT d[10] (5755:5755:5755) (6118:6118:6118))
        (PORT d[11] (9181:9181:9181) (9135:9135:9135))
        (PORT d[12] (5076:5076:5076) (5455:5455:5455))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (2906:2906:2906) (2839:2839:2839))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a69.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3709:3709:3709) (3948:3948:3948))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5945:5945:5945) (6240:6240:6240))
        (PORT d[1] (6715:6715:6715) (7044:7044:7044))
        (PORT d[2] (5617:5617:5617) (5945:5945:5945))
        (PORT d[3] (6332:6332:6332) (6678:6678:6678))
        (PORT d[4] (5452:5452:5452) (5831:5831:5831))
        (PORT d[5] (5619:5619:5619) (5959:5959:5959))
        (PORT d[6] (5167:5167:5167) (5450:5450:5450))
        (PORT d[7] (6861:6861:6861) (7120:7120:7120))
        (PORT d[8] (5306:5306:5306) (5644:5644:5644))
        (PORT d[9] (5639:5639:5639) (5951:5951:5951))
        (PORT d[10] (5736:5736:5736) (6084:6084:6084))
        (PORT d[11] (10302:10302:10302) (10266:10266:10266))
        (PORT d[12] (6913:6913:6913) (7313:7313:7313))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6321:6321:6321) (6223:6223:6223))
        (PORT clk (2241:2241:2241) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2271:2271:2271))
        (PORT d[0] (6864:6864:6864) (6777:6777:6777))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5704:5704:5704) (6016:6016:6016))
        (PORT d[1] (6717:6717:6717) (7046:7046:7046))
        (PORT d[2] (5644:5644:5644) (5970:5970:5970))
        (PORT d[3] (6334:6334:6334) (6678:6678:6678))
        (PORT d[4] (5454:5454:5454) (5831:5831:5831))
        (PORT d[5] (5621:5621:5621) (5959:5959:5959))
        (PORT d[6] (5169:5169:5169) (5450:5450:5450))
        (PORT d[7] (6863:6863:6863) (7120:7120:7120))
        (PORT d[8] (5308:5308:5308) (5644:5644:5644))
        (PORT d[9] (5641:5641:5641) (5951:5951:5951))
        (PORT d[10] (5738:5738:5738) (6084:6084:6084))
        (PORT d[11] (10304:10304:10304) (10266:10266:10266))
        (PORT d[12] (6915:6915:6915) (7313:7313:7313))
        (PORT clk (2196:2196:2196) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2196:2196:2196))
        (PORT d[0] (6092:6092:6092) (5859:5859:5859))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a5.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~31)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1789:1789:1789) (1746:1746:1746))
        (PORT datab (1182:1182:1182) (1096:1096:1096))
        (PORT datac (2625:2625:2625) (2742:2742:2742))
        (PORT datad (3602:3602:3602) (3585:3585:3585))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~32)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3749:3749:3749) (3661:3661:3661))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3381:3381:3381) (3627:3627:3627))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5036:5036:5036) (5391:5391:5391))
        (PORT d[1] (5726:5726:5726) (6069:6069:6069))
        (PORT d[2] (4946:4946:4946) (5271:5271:5271))
        (PORT d[3] (5639:5639:5639) (5978:5978:5978))
        (PORT d[4] (4976:4976:4976) (5314:5314:5314))
        (PORT d[5] (4684:4684:4684) (5016:5016:5016))
        (PORT d[6] (5259:5259:5259) (5570:5570:5570))
        (PORT d[7] (7679:7679:7679) (8002:8002:8002))
        (PORT d[8] (5739:5739:5739) (6084:6084:6084))
        (PORT d[9] (5707:5707:5707) (6053:6053:6053))
        (PORT d[10] (5725:5725:5725) (6073:6073:6073))
        (PORT d[11] (8844:8844:8844) (8817:8817:8817))
        (PORT d[12] (5117:5117:5117) (5491:5491:5491))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4753:4753:4753) (4783:4783:4783))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (5296:5296:5296) (5337:5337:5337))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5023:5023:5023) (5365:5365:5365))
        (PORT d[1] (5753:5753:5753) (6096:6096:6096))
        (PORT d[2] (5218:5218:5218) (5523:5523:5523))
        (PORT d[3] (5641:5641:5641) (5978:5978:5978))
        (PORT d[4] (5586:5586:5586) (5886:5886:5886))
        (PORT d[5] (4686:4686:4686) (5016:5016:5016))
        (PORT d[6] (5261:5261:5261) (5570:5570:5570))
        (PORT d[7] (7681:7681:7681) (8002:8002:8002))
        (PORT d[8] (5741:5741:5741) (6084:6084:6084))
        (PORT d[9] (5709:5709:5709) (6053:6053:6053))
        (PORT d[10] (5727:5727:5727) (6073:6073:6073))
        (PORT d[11] (8846:8846:8846) (8817:8817:8817))
        (PORT d[12] (5119:5119:5119) (5491:5491:5491))
        (PORT clk (2171:2171:2171) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2170:2170:2170))
        (PORT d[0] (4899:4899:4899) (4843:4843:4843))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a133.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3056:3056:3056) (3285:3285:3285))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5418:5418:5418) (5771:5771:5771))
        (PORT d[1] (6428:6428:6428) (6770:6770:6770))
        (PORT d[2] (5329:5329:5329) (5626:5626:5626))
        (PORT d[3] (5648:5648:5648) (6022:6022:6022))
        (PORT d[4] (5725:5725:5725) (6092:6092:6092))
        (PORT d[5] (6474:6474:6474) (6758:6758:6758))
        (PORT d[6] (5451:5451:5451) (5704:5704:5704))
        (PORT d[7] (6927:6927:6927) (7244:7244:7244))
        (PORT d[8] (5683:5683:5683) (6015:6015:6015))
        (PORT d[9] (5653:5653:5653) (5997:5997:5997))
        (PORT d[10] (6369:6369:6369) (6703:6703:6703))
        (PORT d[11] (9607:9607:9607) (9601:9601:9601))
        (PORT d[12] (6097:6097:6097) (6490:6490:6490))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3308:3308:3308) (3331:3331:3331))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (3851:3851:3851) (3885:3885:3885))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5402:5402:5402) (5752:5752:5752))
        (PORT d[1] (6430:6430:6430) (6770:6770:6770))
        (PORT d[2] (5068:5068:5068) (5391:5391:5391))
        (PORT d[3] (5650:5650:5650) (6022:6022:6022))
        (PORT d[4] (5727:5727:5727) (6092:6092:6092))
        (PORT d[5] (6476:6476:6476) (6758:6758:6758))
        (PORT d[6] (5453:5453:5453) (5704:5704:5704))
        (PORT d[7] (6929:6929:6929) (7244:7244:7244))
        (PORT d[8] (5685:5685:5685) (6015:6015:6015))
        (PORT d[9] (5655:5655:5655) (5997:5997:5997))
        (PORT d[10] (6371:6371:6371) (6703:6703:6703))
        (PORT d[11] (9609:9609:9609) (9601:9601:9601))
        (PORT d[12] (6099:6099:6099) (6490:6490:6490))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (3258:3258:3258) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a197.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~34)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1389:1389:1389) (1365:1365:1365))
        (PORT datab (2666:2666:2666) (2774:2774:2774))
        (PORT datac (1506:1506:1506) (1411:1411:1411))
        (PORT datad (3612:3612:3612) (3595:3595:3595))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[5\]\~35)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3713:3713:3713) (3626:3626:3626))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[6\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4446:4446:4446) (4692:4692:4692))
        (PORT clk (2230:2230:2230) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4533:4533:4533) (4798:4798:4798))
        (PORT d[1] (3750:3750:3750) (3993:3993:3993))
        (PORT d[2] (4586:4586:4586) (4866:4866:4866))
        (PORT d[3] (3736:3736:3736) (3980:3980:3980))
        (PORT d[4] (4168:4168:4168) (4405:4405:4405))
        (PORT d[5] (4076:4076:4076) (4352:4352:4352))
        (PORT d[6] (3922:3922:3922) (4127:4127:4127))
        (PORT d[7] (5374:5374:5374) (5555:5555:5555))
        (PORT d[8] (4535:4535:4535) (4833:4833:4833))
        (PORT d[9] (5182:5182:5182) (5435:5435:5435))
        (PORT d[10] (5619:5619:5619) (5894:5894:5894))
        (PORT d[11] (4512:4512:4512) (4617:4617:4617))
        (PORT d[12] (3785:3785:3785) (4050:4050:4050))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3640:3640:3640) (3407:3407:3407))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2260:2260:2260))
        (PORT d[0] (4183:4183:4183) (3961:3961:3961))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4510:4510:4510) (4774:4774:4774))
        (PORT d[1] (3750:3750:3750) (3994:3994:3994))
        (PORT d[2] (4562:4562:4562) (4842:4842:4842))
        (PORT d[3] (3738:3738:3738) (3980:3980:3980))
        (PORT d[4] (3885:3885:3885) (4153:4153:4153))
        (PORT d[5] (4078:4078:4078) (4352:4352:4352))
        (PORT d[6] (3924:3924:3924) (4127:4127:4127))
        (PORT d[7] (5376:5376:5376) (5555:5555:5555))
        (PORT d[8] (4537:4537:4537) (4833:4833:4833))
        (PORT d[9] (5184:5184:5184) (5435:5435:5435))
        (PORT d[10] (5621:5621:5621) (5894:5894:5894))
        (PORT d[11] (4514:4514:4514) (4617:4617:4617))
        (PORT d[12] (3787:3787:3787) (4050:4050:4050))
        (PORT clk (2185:2185:2185) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2182:2182:2182))
        (PORT d[0] (3222:3222:3222) (3005:3005:3005))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a38.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4119:4119:4119) (4378:4378:4378))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4474:4474:4474) (4731:4731:4731))
        (PORT d[1] (3727:3727:3727) (3975:3975:3975))
        (PORT d[2] (4533:4533:4533) (4813:4813:4813))
        (PORT d[3] (3454:3454:3454) (3713:3713:3713))
        (PORT d[4] (3489:3489:3489) (3761:3761:3761))
        (PORT d[5] (4078:4078:4078) (4348:4348:4348))
        (PORT d[6] (6302:6302:6302) (6477:6477:6477))
        (PORT d[7] (4996:4996:4996) (5181:5181:5181))
        (PORT d[8] (4228:4228:4228) (4532:4532:4532))
        (PORT d[9] (4859:4859:4859) (5127:5127:5127))
        (PORT d[10] (5283:5283:5283) (5571:5571:5571))
        (PORT d[11] (4163:4163:4163) (4283:4283:4283))
        (PORT d[12] (4579:4579:4579) (4868:4868:4868))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4116:4116:4116))
        (PORT clk (2210:2210:2210) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2241:2241:2241))
        (PORT d[0] (4732:4732:4732) (4670:4670:4670))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2242:2242:2242))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4801:4801:4801) (5033:5033:5033))
        (PORT d[1] (3739:3739:3739) (3973:3973:3973))
        (PORT d[2] (4561:4561:4561) (4839:4839:4839))
        (PORT d[3] (3456:3456:3456) (3713:3713:3713))
        (PORT d[4] (3517:3517:3517) (3785:3785:3785))
        (PORT d[5] (4080:4080:4080) (4348:4348:4348))
        (PORT d[6] (6304:6304:6304) (6477:6477:6477))
        (PORT d[7] (4998:4998:4998) (5181:5181:5181))
        (PORT d[8] (4230:4230:4230) (4532:4532:4532))
        (PORT d[9] (4861:4861:4861) (5127:5127:5127))
        (PORT d[10] (5285:5285:5285) (5571:5571:5571))
        (PORT d[11] (4165:4165:4165) (4283:4283:4283))
        (PORT d[12] (4581:4581:4581) (4868:4868:4868))
        (PORT clk (2166:2166:2166) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2165:2165:2165))
        (PORT d[0] (4562:4562:4562) (4439:4439:4439))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a102.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2167:2167:2167) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~36)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3084:3084:3084) (2983:2983:2983))
        (PORT datab (696:696:696) (654:654:654))
        (PORT datac (872:872:872) (801:801:801))
        (PORT datad (2549:2549:2549) (2626:2626:2626))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4789:4789:4789) (5065:5065:5065))
        (PORT clk (2267:2267:2267) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6379:6379:6379) (6673:6673:6673))
        (PORT d[1] (4874:4874:4874) (5198:5198:5198))
        (PORT d[2] (4892:4892:4892) (5069:5069:5069))
        (PORT d[3] (7375:7375:7375) (7729:7729:7729))
        (PORT d[4] (7618:7618:7618) (7967:7967:7967))
        (PORT d[5] (4904:4904:4904) (5221:5221:5221))
        (PORT d[6] (4746:4746:4746) (4973:4973:4973))
        (PORT d[7] (9279:9279:9279) (9456:9456:9456))
        (PORT d[8] (6309:6309:6309) (6601:6601:6601))
        (PORT d[9] (4557:4557:4557) (4854:4854:4854))
        (PORT d[10] (7429:7429:7429) (7732:7732:7732))
        (PORT d[11] (7309:7309:7309) (7283:7283:7283))
        (PORT d[12] (8545:8545:8545) (8889:8889:8889))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5286:5286:5286) (5178:5178:5178))
        (PORT clk (2264:2264:2264) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2295:2295:2295))
        (PORT d[0] (5829:5829:5829) (5732:5732:5732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6356:6356:6356) (6650:6650:6650))
        (PORT d[1] (8407:8407:8407) (8678:8678:8678))
        (PORT d[2] (4618:4618:4618) (4813:4813:4813))
        (PORT d[3] (7377:7377:7377) (7729:7729:7729))
        (PORT d[4] (7865:7865:7865) (8199:8199:8199))
        (PORT d[5] (4906:4906:4906) (5221:5221:5221))
        (PORT d[6] (4748:4748:4748) (4973:4973:4973))
        (PORT d[7] (9281:9281:9281) (9456:9456:9456))
        (PORT d[8] (6311:6311:6311) (6601:6601:6601))
        (PORT d[9] (4559:4559:4559) (4854:4854:4854))
        (PORT d[10] (7431:7431:7431) (7732:7732:7732))
        (PORT d[11] (7311:7311:7311) (7283:7283:7283))
        (PORT d[12] (8547:8547:8547) (8889:8889:8889))
        (PORT clk (2220:2220:2220) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2219:2219:2219))
        (PORT d[0] (5749:5749:5749) (5501:5501:5501))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a6.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4559:4559:4559) (4860:4860:4860))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5667:5667:5667) (5968:5968:5968))
        (PORT d[1] (7732:7732:7732) (8041:8041:8041))
        (PORT d[2] (6727:6727:6727) (7040:7040:7040))
        (PORT d[3] (6708:6708:6708) (7078:7078:7078))
        (PORT d[4] (6939:6939:6939) (7303:7303:7303))
        (PORT d[5] (6972:6972:6972) (7276:7276:7276))
        (PORT d[6] (4420:4420:4420) (4687:4687:4687))
        (PORT d[7] (8660:8660:8660) (8861:8861:8861))
        (PORT d[8] (5691:5691:5691) (6016:6016:6016))
        (PORT d[9] (5526:5526:5526) (5792:5792:5792))
        (PORT d[10] (6769:6769:6769) (7093:7093:7093))
        (PORT d[11] (7921:7921:7921) (7867:7867:7867))
        (PORT d[12] (7895:7895:7895) (8266:8266:8266))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2839:2839:2839) (2663:2663:2663))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT d[0] (3382:3382:3382) (3217:3217:3217))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5951:5951:5951) (6237:6237:6237))
        (PORT d[1] (7734:7734:7734) (8041:8041:8041))
        (PORT d[2] (7024:7024:7024) (7317:7317:7317))
        (PORT d[3] (6710:6710:6710) (7078:7078:7078))
        (PORT d[4] (7186:7186:7186) (7538:7538:7538))
        (PORT d[5] (6974:6974:6974) (7276:7276:7276))
        (PORT d[6] (4422:4422:4422) (4687:4687:4687))
        (PORT d[7] (8662:8662:8662) (8861:8861:8861))
        (PORT d[8] (5693:5693:5693) (6016:6016:6016))
        (PORT d[9] (5528:5528:5528) (5792:5792:5792))
        (PORT d[10] (6771:6771:6771) (7093:7093:7093))
        (PORT d[11] (7923:7923:7923) (7867:7867:7867))
        (PORT d[12] (7897:7897:7897) (8266:8266:8266))
        (PORT clk (2192:2192:2192) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (PORT d[0] (2391:2391:2391) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a70.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~37)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1800:1800:1800) (1702:1702:1702))
        (PORT datab (1616:1616:1616) (1474:1474:1474))
        (PORT datac (2824:2824:2824) (2890:2890:2890))
        (PORT datad (3659:3659:3659) (3649:3649:3649))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~38)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (2315:2315:2315) (2296:2296:2296))
        (PORT datad (4236:4236:4236) (4207:4207:4207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3720:3720:3720) (3955:3955:3955))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5229:5229:5229) (5486:5486:5486))
        (PORT d[1] (4023:4023:4023) (4252:4252:4252))
        (PORT d[2] (5327:5327:5327) (5600:5600:5600))
        (PORT d[3] (3782:3782:3782) (4034:4034:4034))
        (PORT d[4] (4558:4558:4558) (4812:4812:4812))
        (PORT d[5] (4422:4422:4422) (4687:4687:4687))
        (PORT d[6] (4005:4005:4005) (4218:4218:4218))
        (PORT d[7] (5687:5687:5687) (5856:5856:5856))
        (PORT d[8] (5213:5213:5213) (5480:5480:5480))
        (PORT d[9] (5803:5803:5803) (6041:6041:6041))
        (PORT d[10] (2959:2959:2959) (3161:3161:3161))
        (PORT d[11] (5195:5195:5195) (5295:5295:5295))
        (PORT d[12] (4108:4108:4108) (4362:4362:4362))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5006:5006:5006))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (5637:5637:5637) (5560:5560:5560))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5266:5266:5266) (5510:5510:5510))
        (PORT d[1] (4993:4993:4993) (5169:5169:5169))
        (PORT d[2] (5281:5281:5281) (5554:5554:5554))
        (PORT d[3] (3784:3784:3784) (4034:4034:4034))
        (PORT d[4] (4559:4559:4559) (4810:4810:4810))
        (PORT d[5] (4424:4424:4424) (4687:4687:4687))
        (PORT d[6] (4007:4007:4007) (4218:4218:4218))
        (PORT d[7] (5689:5689:5689) (5856:5856:5856))
        (PORT d[8] (5215:5215:5215) (5480:5480:5480))
        (PORT d[9] (5805:5805:5805) (6041:6041:6041))
        (PORT d[10] (2961:2961:2961) (3161:3161:3161))
        (PORT d[11] (5197:5197:5197) (5295:5295:5295))
        (PORT d[12] (4110:4110:4110) (4362:4362:4362))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (4985:4985:4985) (4905:4905:4905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a166.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3045:3045:3045) (3256:3256:3256))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4958:4958:4958) (5247:5247:5247))
        (PORT d[1] (5850:5850:5850) (6085:6085:6085))
        (PORT d[2] (4526:4526:4526) (4795:4795:4795))
        (PORT d[3] (6657:6657:6657) (6959:6959:6959))
        (PORT d[4] (4161:4161:4161) (4410:4410:4410))
        (PORT d[5] (3770:3770:3770) (4022:4022:4022))
        (PORT d[6] (3933:3933:3933) (4139:4139:4139))
        (PORT d[7] (6017:6017:6017) (6191:6191:6191))
        (PORT d[8] (5129:5129:5129) (5388:5388:5388))
        (PORT d[9] (5465:5465:5465) (5709:5709:5709))
        (PORT d[10] (4507:4507:4507) (4760:4760:4760))
        (PORT d[11] (6201:6201:6201) (6285:6285:6285))
        (PORT d[12] (3830:3830:3830) (4084:4084:4084))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4934:4934:4934) (4818:4818:4818))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (5477:5477:5477) (5372:5372:5372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (5198:5198:5198))
        (PORT d[1] (4081:4081:4081) (4308:4308:4308))
        (PORT d[2] (4528:4528:4528) (4795:4795:4795))
        (PORT d[3] (6659:6659:6659) (6959:6959:6959))
        (PORT d[4] (3897:3897:3897) (4166:4166:4166))
        (PORT d[5] (3772:3772:3772) (4022:4022:4022))
        (PORT d[6] (3935:3935:3935) (4139:4139:4139))
        (PORT d[7] (6019:6019:6019) (6191:6191:6191))
        (PORT d[8] (5131:5131:5131) (5388:5388:5388))
        (PORT d[9] (5467:5467:5467) (5709:5709:5709))
        (PORT d[10] (4509:4509:4509) (4760:4760:4760))
        (PORT d[11] (6203:6203:6203) (6285:6285:6285))
        (PORT d[12] (3832:3832:3832) (4084:4084:4084))
        (PORT clk (2198:2198:2198) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (PORT d[0] (4488:4488:4488) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a230.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~39)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3085:3085:3085) (2984:2984:2984))
        (PORT datab (1009:1009:1009) (952:952:952))
        (PORT datac (1432:1432:1432) (1302:1302:1302))
        (PORT datad (2541:2541:2541) (2617:2617:2617))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3852:3852:3852) (4123:4123:4123))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4875:4875:4875) (5126:5126:5126))
        (PORT d[1] (7151:7151:7151) (7446:7446:7446))
        (PORT d[2] (4171:4171:4171) (4455:4455:4455))
        (PORT d[3] (6598:6598:6598) (6887:6887:6887))
        (PORT d[4] (6163:6163:6163) (6485:6485:6485))
        (PORT d[5] (6603:6603:6603) (6871:6871:6871))
        (PORT d[6] (5984:5984:5984) (6168:6168:6168))
        (PORT d[7] (8445:8445:8445) (8630:8630:8630))
        (PORT d[8] (4140:4140:4140) (4440:4440:4440))
        (PORT d[9] (4538:4538:4538) (4815:4815:4815))
        (PORT d[10] (4959:4959:4959) (5258:5258:5258))
        (PORT d[11] (4466:4466:4466) (4570:4570:4570))
        (PORT d[12] (4268:4268:4268) (4572:4572:4572))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2944:2944:2944) (2779:2779:2779))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (3487:3487:3487) (3333:3333:3333))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4902:4902:4902) (5150:5150:5150))
        (PORT d[1] (7128:7128:7128) (7423:7423:7423))
        (PORT d[2] (4198:4198:4198) (4482:4482:4482))
        (PORT d[3] (6600:6600:6600) (6887:6887:6887))
        (PORT d[4] (6165:6165:6165) (6485:6485:6485))
        (PORT d[5] (6605:6605:6605) (6871:6871:6871))
        (PORT d[6] (5986:5986:5986) (6168:6168:6168))
        (PORT d[7] (8447:8447:8447) (8630:8630:8630))
        (PORT d[8] (4142:4142:4142) (4440:4440:4440))
        (PORT d[9] (4540:4540:4540) (4815:4815:4815))
        (PORT d[10] (4961:4961:4961) (5258:5258:5258))
        (PORT d[11] (4468:4468:4468) (4570:4570:4570))
        (PORT d[12] (4270:4270:4270) (4572:4572:4572))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (2712:2712:2712) (2541:2541:2541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a134.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4035:4035:4035) (4254:4254:4254))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5532:5532:5532) (5772:5772:5772))
        (PORT d[1] (3633:3633:3633) (3847:3847:3847))
        (PORT d[2] (5573:5573:5573) (5827:5827:5827))
        (PORT d[3] (4138:4138:4138) (4377:4377:4377))
        (PORT d[4] (4562:4562:4562) (4802:4802:4802))
        (PORT d[5] (4723:4723:4723) (4973:4973:4973))
        (PORT d[6] (4352:4352:4352) (4556:4556:4556))
        (PORT d[7] (6020:6020:6020) (6174:6174:6174))
        (PORT d[8] (5209:5209:5209) (5478:5478:5478))
        (PORT d[9] (5829:5829:5829) (6059:6059:6059))
        (PORT d[10] (2770:2770:2770) (2964:2964:2964))
        (PORT d[11] (5502:5502:5502) (5574:5574:5574))
        (PORT d[12] (4427:4427:4427) (4666:4666:4666))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3165:3165:3165) (3142:3142:3142))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (3708:3708:3708) (3696:3696:3696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5559:5559:5559) (5796:5796:5796))
        (PORT d[1] (3637:3637:3637) (3846:3846:3846))
        (PORT d[2] (5600:5600:5600) (5850:5850:5850))
        (PORT d[3] (4140:4140:4140) (4377:4377:4377))
        (PORT d[4] (4579:4579:4579) (4827:4827:4827))
        (PORT d[5] (4725:4725:4725) (4973:4973:4973))
        (PORT d[6] (4354:4354:4354) (4556:4556:4556))
        (PORT d[7] (6022:6022:6022) (6174:6174:6174))
        (PORT d[8] (5211:5211:5211) (5478:5478:5478))
        (PORT d[9] (5831:5831:5831) (6059:6059:6059))
        (PORT d[10] (2772:2772:2772) (2964:2964:2964))
        (PORT d[11] (5504:5504:5504) (5574:5574:5574))
        (PORT d[12] (4429:4429:4429) (4666:4666:4666))
        (PORT clk (2210:2210:2210) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (PORT d[0] (3005:3005:3005) (2950:2950:2950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a198.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~40)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1017:1017:1017) (966:966:966))
        (PORT datab (1339:1339:1339) (1278:1278:1278))
        (PORT datac (3047:3047:3047) (2943:2943:2943))
        (PORT datad (2551:2551:2551) (2629:2629:2629))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[6\]\~41)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (189:189:189) (217:217:217))
        (PORT datad (4238:4238:4238) (4209:4209:4209))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[7\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3449:3449:3449) (3687:3687:3687))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3723:3723:3723) (3959:3959:3959))
        (PORT d[1] (4046:4046:4046) (4267:4267:4267))
        (PORT d[2] (4753:4753:4753) (4992:4992:4992))
        (PORT d[3] (5360:5360:5360) (5686:5686:5686))
        (PORT d[4] (3170:3170:3170) (3427:3427:3427))
        (PORT d[5] (3538:3538:3538) (3810:3810:3810))
        (PORT d[6] (3328:3328:3328) (3533:3533:3533))
        (PORT d[7] (7655:7655:7655) (7842:7842:7842))
        (PORT d[8] (3797:3797:3797) (4077:4077:4077))
        (PORT d[9] (5219:5219:5219) (5500:5500:5500))
        (PORT d[10] (3480:3480:3480) (3748:3748:3748))
        (PORT d[11] (6525:6525:6525) (6480:6480:6480))
        (PORT d[12] (5504:5504:5504) (5744:5744:5744))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3778:3778:3778) (3590:3590:3590))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT d[0] (4321:4321:4321) (4144:4144:4144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3985:3985:3985))
        (PORT d[1] (3712:3712:3712) (3940:3940:3940))
        (PORT d[2] (5029:5029:5029) (5250:5250:5250))
        (PORT d[3] (5362:5362:5362) (5686:5686:5686))
        (PORT d[4] (3172:3172:3172) (3427:3427:3427))
        (PORT d[5] (3540:3540:3540) (3810:3810:3810))
        (PORT d[6] (3330:3330:3330) (3533:3533:3533))
        (PORT d[7] (7657:7657:7657) (7842:7842:7842))
        (PORT d[8] (3799:3799:3799) (4077:4077:4077))
        (PORT d[9] (5221:5221:5221) (5500:5500:5500))
        (PORT d[10] (3482:3482:3482) (3748:3748:3748))
        (PORT d[11] (6527:6527:6527) (6480:6480:6480))
        (PORT d[12] (5506:5506:5506) (5744:5744:5744))
        (PORT clk (2144:2144:2144) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2140:2140:2140))
        (PORT d[0] (3572:3572:3572) (3287:3287:3287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a7.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3473:3473:3473) (3729:3729:3729))
        (PORT clk (2212:2212:2212) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4307:4307:4307))
        (PORT d[1] (3305:3305:3305) (3529:3529:3529))
        (PORT d[2] (5083:5083:5083) (5310:5310:5310))
        (PORT d[3] (5686:5686:5686) (5989:5989:5989))
        (PORT d[4] (3427:3427:3427) (3655:3655:3655))
        (PORT d[5] (3509:3509:3509) (3782:3782:3782))
        (PORT d[6] (3655:3655:3655) (3851:3851:3851))
        (PORT d[7] (7984:7984:7984) (8157:8157:8157))
        (PORT d[8] (4125:4125:4125) (4392:4392:4392))
        (PORT d[9] (5553:5553:5553) (5824:5824:5824))
        (PORT d[10] (5601:5601:5601) (5858:5858:5858))
        (PORT d[11] (6847:6847:6847) (6791:6791:6791))
        (PORT d[12] (5817:5817:5817) (6042:6042:6042))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (5666:5666:5666))
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2243:2243:2243))
        (PORT d[0] (6442:6442:6442) (6200:6200:6200))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2244:2244:2244))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4056:4056:4056) (4283:4283:4283))
        (PORT d[1] (3333:3333:3333) (3552:3552:3552))
        (PORT d[2] (5154:5154:5154) (5385:5385:5385))
        (PORT d[3] (5688:5688:5688) (5989:5989:5989))
        (PORT d[4] (3099:3099:3099) (3345:3345:3345))
        (PORT d[5] (3511:3511:3511) (3782:3782:3782))
        (PORT d[6] (3657:3657:3657) (3851:3851:3851))
        (PORT d[7] (7986:7986:7986) (8157:8157:8157))
        (PORT d[8] (4127:4127:4127) (4392:4392:4392))
        (PORT d[9] (5555:5555:5555) (5824:5824:5824))
        (PORT d[10] (5603:5603:5603) (5858:5858:5858))
        (PORT d[11] (6849:6849:6849) (6791:6791:6791))
        (PORT d[12] (5819:5819:5819) (6042:6042:6042))
        (PORT clk (2168:2168:2168) (2164:2164:2164))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2168:2168:2168) (2164:2164:2164))
        (PORT d[0] (4063:4063:4063) (3960:3960:3960))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a71.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2165:2165:2165))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~43)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3084:3084:3084) (2983:2983:2983))
        (PORT datab (2179:2179:2179) (2085:2085:2085))
        (PORT datac (1669:1669:1669) (1517:1517:1517))
        (PORT datad (2544:2544:2544) (2620:2620:2620))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3122:3122:3122) (3355:3355:3355))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4781:4781:4781))
        (PORT d[1] (4360:4360:4360) (4558:4558:4558))
        (PORT d[2] (4601:4601:4601) (4881:4881:4881))
        (PORT d[3] (3465:3465:3465) (3724:3724:3724))
        (PORT d[4] (3880:3880:3880) (4147:4147:4147))
        (PORT d[5] (4090:4090:4090) (4358:4358:4358))
        (PORT d[6] (6303:6303:6303) (6477:6477:6477))
        (PORT d[7] (4997:4997:4997) (5182:5182:5182))
        (PORT d[8] (4569:4569:4569) (4863:4863:4863))
        (PORT d[9] (5142:5142:5142) (5396:5396:5396))
        (PORT d[10] (5613:5613:5613) (5887:5887:5887))
        (PORT d[11] (4463:4463:4463) (4567:4567:4567))
        (PORT d[12] (3448:3448:3448) (3723:3723:3723))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4415:4415:4415))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (5047:5047:5047) (4969:4969:4969))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4558:4558:4558) (4811:4811:4811))
        (PORT d[1] (4310:4310:4310) (4511:4511:4511))
        (PORT d[2] (4554:4554:4554) (4835:4835:4835))
        (PORT d[3] (3467:3467:3467) (3724:3724:3724))
        (PORT d[4] (3857:3857:3857) (4120:4120:4120))
        (PORT d[5] (4092:4092:4092) (4358:4358:4358))
        (PORT d[6] (6305:6305:6305) (6477:6477:6477))
        (PORT d[7] (4999:4999:4999) (5182:5182:5182))
        (PORT d[8] (4571:4571:4571) (4863:4863:4863))
        (PORT d[9] (5144:5144:5144) (5396:5396:5396))
        (PORT d[10] (5615:5615:5615) (5887:5887:5887))
        (PORT d[11] (4465:4465:4465) (4567:4567:4567))
        (PORT d[12] (3450:3450:3450) (3723:3723:3723))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (4274:4274:4274) (4168:4168:4168))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a103.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3095:3095:3095) (3325:3325:3325))
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4882:4882:4882) (5146:5146:5146))
        (PORT d[1] (3694:3694:3694) (3939:3939:3939))
        (PORT d[2] (4964:4964:4964) (5241:5241:5241))
        (PORT d[3] (3458:3458:3458) (3725:3725:3725))
        (PORT d[4] (4223:4223:4223) (4486:4486:4486))
        (PORT d[5] (4100:4100:4100) (4378:4378:4378))
        (PORT d[6] (3650:3650:3650) (3873:3873:3873))
        (PORT d[7] (5354:5354:5354) (5532:5532:5532))
        (PORT d[8] (4865:4865:4865) (5155:5155:5155))
        (PORT d[9] (5495:5495:5495) (5743:5743:5743))
        (PORT d[10] (2992:2992:2992) (3197:3197:3197))
        (PORT d[11] (4844:4844:4844) (4949:4949:4949))
        (PORT d[12] (3795:3795:3795) (4060:4060:4060))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3632:3632:3632) (3400:3400:3400))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (PORT d[0] (4175:4175:4175) (3954:3954:3954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2270:2270:2270))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (5170:5170:5170))
        (PORT d[1] (4658:4658:4658) (4848:4848:4848))
        (PORT d[2] (4918:4918:4918) (5194:5194:5194))
        (PORT d[3] (3460:3460:3460) (3725:3725:3725))
        (PORT d[4] (4224:4224:4224) (4483:4483:4483))
        (PORT d[5] (4102:4102:4102) (4378:4378:4378))
        (PORT d[6] (3652:3652:3652) (3873:3873:3873))
        (PORT d[7] (5356:5356:5356) (5532:5532:5532))
        (PORT d[8] (4867:4867:4867) (5155:5155:5155))
        (PORT d[9] (5497:5497:5497) (5743:5743:5743))
        (PORT d[10] (2994:2994:2994) (3197:3197:3197))
        (PORT d[11] (4846:4846:4846) (4949:4949:4949))
        (PORT d[12] (3797:3797:3797) (4060:4060:4060))
        (PORT clk (2194:2194:2194) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (PORT d[0] (2901:2901:2901) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a39.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~42)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2595:2595:2595) (2662:2662:2662))
        (PORT datab (760:760:760) (712:712:712))
        (PORT datac (3048:3048:3048) (2944:2944:2944))
        (PORT datad (884:884:884) (808:808:808))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~44)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (4237:4237:4237) (4207:4207:4207))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3134:3134:3134) (3363:3363:3363))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4911:4911:4911) (5161:5161:5161))
        (PORT d[1] (3737:3737:3737) (3975:3975:3975))
        (PORT d[2] (4225:4225:4225) (4512:4512:4512))
        (PORT d[3] (6364:6364:6364) (6673:6673:6673))
        (PORT d[4] (6130:6130:6130) (6442:6442:6442))
        (PORT d[5] (4086:4086:4086) (4356:4356:4356))
        (PORT d[6] (5982:5982:5982) (6173:6173:6173))
        (PORT d[7] (4940:4940:4940) (5121:5121:5121))
        (PORT d[8] (4434:4434:4434) (4716:4716:4716))
        (PORT d[9] (4860:4860:4860) (5122:5122:5122))
        (PORT d[10] (5269:5269:5269) (5560:5560:5560))
        (PORT d[11] (5454:5454:5454) (5518:5518:5518))
        (PORT d[12] (3790:3790:3790) (4042:4042:4042))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2926:2926:2926) (2761:2761:2761))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (3469:3469:3469) (3315:3315:3315))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4888:4888:4888) (5138:5138:5138))
        (PORT d[1] (3748:3748:3748) (3972:3972:3972))
        (PORT d[2] (4542:4542:4542) (4807:4807:4807))
        (PORT d[3] (6366:6366:6366) (6673:6673:6673))
        (PORT d[4] (6427:6427:6427) (6718:6718:6718))
        (PORT d[5] (4088:4088:4088) (4356:4356:4356))
        (PORT d[6] (5984:5984:5984) (6173:6173:6173))
        (PORT d[7] (4942:4942:4942) (5121:5121:5121))
        (PORT d[8] (4436:4436:4436) (4716:4716:4716))
        (PORT d[9] (4862:4862:4862) (5122:5122:5122))
        (PORT d[10] (5271:5271:5271) (5560:5560:5560))
        (PORT d[11] (5456:5456:5456) (5518:5518:5518))
        (PORT d[12] (3792:3792:3792) (4042:4042:4042))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (2749:2749:2749) (2581:2581:2581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a135.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2745:2745:2745) (2932:2932:2932))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5467:5467:5467))
        (PORT d[1] (3337:3337:3337) (3573:3573:3573))
        (PORT d[2] (5313:5313:5313) (5587:5587:5587))
        (PORT d[3] (4134:4134:4134) (4371:4371:4371))
        (PORT d[4] (4577:4577:4577) (4820:4820:4820))
        (PORT d[5] (4751:4751:4751) (4997:4997:4997))
        (PORT d[6] (4351:4351:4351) (4556:4556:4556))
        (PORT d[7] (6039:6039:6039) (6192:6192:6192))
        (PORT d[8] (5175:5175:5175) (5446:5446:5446))
        (PORT d[9] (5844:5844:5844) (6080:6080:6080))
        (PORT d[10] (2736:2736:2736) (2934:2934:2934))
        (PORT d[11] (5174:5174:5174) (5271:5271:5271))
        (PORT d[12] (4459:4459:4459) (4696:4696:4696))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3491:3491:3491) (3450:3450:3450))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2284:2284:2284))
        (PORT d[0] (4034:4034:4034) (4004:4004:4004))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5232:5232:5232) (5467:5467:5467))
        (PORT d[1] (3365:3365:3365) (3597:3597:3597))
        (PORT d[2] (5290:5290:5290) (5563:5563:5563))
        (PORT d[3] (4136:4136:4136) (4371:4371:4371))
        (PORT d[4] (4594:4594:4594) (4846:4846:4846))
        (PORT d[5] (4753:4753:4753) (4997:4997:4997))
        (PORT d[6] (4353:4353:4353) (4556:4556:4556))
        (PORT d[7] (6041:6041:6041) (6192:6192:6192))
        (PORT d[8] (5177:5177:5177) (5446:5446:5446))
        (PORT d[9] (5846:5846:5846) (6080:6080:6080))
        (PORT d[10] (2738:2738:2738) (2934:2934:2934))
        (PORT d[11] (5176:5176:5176) (5271:5271:5271))
        (PORT d[12] (4461:4461:4461) (4696:4696:4696))
        (PORT clk (2209:2209:2209) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2207:2207:2207))
        (PORT d[0] (2693:2693:2693) (2662:2662:2662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a199.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~46)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1054:1054:1054) (993:993:993))
        (PORT datab (1277:1277:1277) (1176:1176:1176))
        (PORT datac (3047:3047:3047) (2943:2943:2943))
        (PORT datad (2547:2547:2547) (2624:2624:2624))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3801:3801:3801) (4038:4038:4038))
        (PORT clk (2221:2221:2221) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4317:4317:4317))
        (PORT d[1] (3682:3682:3682) (3903:3903:3903))
        (PORT d[2] (5423:5423:5423) (5630:5630:5630))
        (PORT d[3] (3082:3082:3082) (3326:3326:3326))
        (PORT d[4] (3117:3117:3117) (3368:3368:3368))
        (PORT d[5] (3517:3517:3517) (3791:3791:3791))
        (PORT d[6] (4002:4002:4002) (4191:4191:4191))
        (PORT d[7] (7974:7974:7974) (8151:8151:8151))
        (PORT d[8] (4431:4431:4431) (4685:4685:4685))
        (PORT d[9] (5865:5865:5865) (6123:6123:6123))
        (PORT d[10] (3514:3514:3514) (3786:3786:3786))
        (PORT d[11] (7152:7152:7152) (7088:7088:7088))
        (PORT d[12] (3739:3739:3739) (3953:3953:3953))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5625:5625:5625) (5432:5432:5432))
        (PORT clk (2218:2218:2218) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2252:2252:2252))
        (PORT d[0] (6168:6168:6168) (5986:5986:5986))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4090:4090:4090) (4317:4317:4317))
        (PORT d[1] (4029:4029:4029) (4242:4242:4242))
        (PORT d[2] (5144:5144:5144) (5368:5368:5368))
        (PORT d[3] (3084:3084:3084) (3326:3326:3326))
        (PORT d[4] (3119:3119:3119) (3368:3368:3368))
        (PORT d[5] (3519:3519:3519) (3791:3791:3791))
        (PORT d[6] (4004:4004:4004) (4191:4191:4191))
        (PORT d[7] (7976:7976:7976) (8151:8151:8151))
        (PORT d[8] (4433:4433:4433) (4685:4685:4685))
        (PORT d[9] (5867:5867:5867) (6123:6123:6123))
        (PORT d[10] (3516:3516:3516) (3786:3786:3786))
        (PORT d[11] (7154:7154:7154) (7088:7088:7088))
        (PORT d[12] (3741:3741:3741) (3953:3953:3953))
        (PORT clk (2177:2177:2177) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2173:2173:2173))
        (PORT d[0] (4866:4866:4866) (4808:4808:4808))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a231.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3120:3120:3120) (3353:3353:3353))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4909:4909:4909) (5171:5171:5171))
        (PORT d[1] (4944:4944:4944) (5123:5123:5123))
        (PORT d[2] (4923:4923:4923) (5203:5203:5203))
        (PORT d[3] (3485:3485:3485) (3751:3751:3751))
        (PORT d[4] (4483:4483:4483) (4701:4701:4701))
        (PORT d[5] (4101:4101:4101) (4379:4379:4379))
        (PORT d[6] (4300:4300:4300) (4483:4483:4483))
        (PORT d[7] (5691:5691:5691) (5863:5863:5863))
        (PORT d[8] (4872:4872:4872) (5162:5162:5162))
        (PORT d[9] (5478:5478:5478) (5727:5727:5727))
        (PORT d[10] (2992:2992:2992) (3196:3196:3196))
        (PORT d[11] (4879:4879:4879) (4984:4984:4984))
        (PORT d[12] (4107:4107:4107) (4359:4359:4359))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5410:5410:5410) (5310:5310:5310))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (5953:5953:5953) (5864:5864:5864))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5147:5147:5147))
        (PORT d[1] (4004:4004:4004) (4231:4231:4231))
        (PORT d[2] (5269:5269:5269) (5524:5524:5524))
        (PORT d[3] (3487:3487:3487) (3751:3751:3751))
        (PORT d[4] (4233:4233:4233) (4493:4493:4493))
        (PORT d[5] (4103:4103:4103) (4379:4379:4379))
        (PORT d[6] (4302:4302:4302) (4483:4483:4483))
        (PORT d[7] (5693:5693:5693) (5863:5863:5863))
        (PORT d[8] (4874:4874:4874) (5162:5162:5162))
        (PORT d[9] (5480:5480:5480) (5727:5727:5727))
        (PORT d[10] (2994:2994:2994) (3196:3196:3196))
        (PORT d[11] (4881:4881:4881) (4984:4984:4984))
        (PORT d[12] (4109:4109:4109) (4359:4359:4359))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (4970:4970:4970) (4896:4896:4896))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a167.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~45)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3085:3085:3085) (2984:2984:2984))
        (PORT datab (1771:1771:1771) (1648:1648:1648))
        (PORT datac (1280:1280:1280) (1206:1206:1206))
        (PORT datad (2542:2542:2542) (2619:2619:2619))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[7\]\~47)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (4233:4233:4233) (4204:4204:4204))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[8\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4061:4061:4061) (4299:4299:4299))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6044:6044:6044) (6362:6362:6362))
        (PORT d[1] (5999:5999:5999) (6317:6317:6317))
        (PORT d[2] (5818:5818:5818) (6152:6152:6152))
        (PORT d[3] (5545:5545:5545) (5848:5848:5848))
        (PORT d[4] (6872:6872:6872) (7117:7117:7117))
        (PORT d[5] (4643:4643:4643) (4976:4976:4976))
        (PORT d[6] (4913:4913:4913) (5211:5211:5211))
        (PORT d[7] (8291:8291:8291) (8588:8588:8588))
        (PORT d[8] (6024:6024:6024) (6364:6364:6364))
        (PORT d[9] (6647:6647:6647) (6962:6962:6962))
        (PORT d[10] (6108:6108:6108) (6468:6468:6468))
        (PORT d[11] (9875:9875:9875) (9815:9815:9815))
        (PORT d[12] (5050:5050:5050) (5420:5420:5420))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6325:6325:6325) (6081:6081:6081))
        (PORT clk (2215:2215:2215) (2242:2242:2242))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2246:2246:2246))
        (PORT d[0] (6868:6868:6868) (6635:6635:6635))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5708:5708:5708) (6031:6031:6031))
        (PORT d[1] (4980:4980:4980) (5312:5312:5312))
        (PORT d[2] (5809:5809:5809) (6152:6152:6152))
        (PORT d[3] (5547:5547:5547) (5848:5848:5848))
        (PORT d[4] (5542:5542:5542) (5839:5839:5839))
        (PORT d[5] (4645:4645:4645) (4976:4976:4976))
        (PORT d[6] (4915:4915:4915) (5211:5211:5211))
        (PORT d[7] (8293:8293:8293) (8588:8588:8588))
        (PORT d[8] (6026:6026:6026) (6364:6364:6364))
        (PORT d[9] (6649:6649:6649) (6962:6962:6962))
        (PORT d[10] (6110:6110:6110) (6468:6468:6468))
        (PORT d[11] (9877:9877:9877) (9815:9815:9815))
        (PORT d[12] (5052:5052:5052) (5420:5420:5420))
        (PORT clk (2171:2171:2171) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2170:2170:2170))
        (PORT d[0] (2890:2890:2890) (2815:2815:2815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a72.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3327:3327:3327) (3533:3533:3533))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (5450:5450:5450))
        (PORT d[1] (6721:6721:6721) (7049:7049:7049))
        (PORT d[2] (5657:5657:5657) (5947:5947:5947))
        (PORT d[3] (5802:5802:5802) (6193:6193:6193))
        (PORT d[4] (5808:5808:5808) (6195:6195:6195))
        (PORT d[5] (6531:6531:6531) (6820:6820:6820))
        (PORT d[6] (5793:5793:5793) (6039:6039:6039))
        (PORT d[7] (6949:6949:6949) (7268:7268:7268))
        (PORT d[8] (6003:6003:6003) (6324:6324:6324))
        (PORT d[9] (5629:5629:5629) (5975:5975:5975))
        (PORT d[10] (6688:6688:6688) (7020:7020:7020))
        (PORT d[11] (9660:9660:9660) (9657:9657:9657))
        (PORT d[12] (6202:6202:6202) (6603:6603:6603))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6071:6071:6071) (6031:6031:6031))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT d[0] (6614:6614:6614) (6585:6585:6585))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (5454:5454:5454))
        (PORT d[1] (6454:6454:6454) (6796:6796:6796))
        (PORT d[2] (5659:5659:5659) (5945:5945:5945))
        (PORT d[3] (5804:5804:5804) (6193:6193:6193))
        (PORT d[4] (5810:5810:5810) (6195:6195:6195))
        (PORT d[5] (6533:6533:6533) (6820:6820:6820))
        (PORT d[6] (5795:5795:5795) (6039:6039:6039))
        (PORT d[7] (6951:6951:6951) (7268:7268:7268))
        (PORT d[8] (6005:6005:6005) (6324:6324:6324))
        (PORT d[9] (5631:5631:5631) (5975:5975:5975))
        (PORT d[10] (6690:6690:6690) (7020:7020:7020))
        (PORT d[11] (9662:9662:9662) (9657:9657:9657))
        (PORT d[12] (6204:6204:6204) (6603:6603:6603))
        (PORT clk (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT d[0] (6111:6111:6111) (5884:5884:5884))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a8.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~49)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2860:2860:2860) (2929:2929:2929))
        (PORT datab (1672:1672:1672) (1607:1607:1607))
        (PORT datac (1298:1298:1298) (1223:1223:1223))
        (PORT datad (3662:3662:3662) (3653:3653:3653))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4417:4417:4417))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5986:5986:5986) (6303:6303:6303))
        (PORT d[1] (7890:7890:7890) (8205:8205:8205))
        (PORT d[2] (5390:5390:5390) (5712:5712:5712))
        (PORT d[3] (7383:7383:7383) (7718:7718:7718))
        (PORT d[4] (7170:7170:7170) (7519:7519:7519))
        (PORT d[5] (7879:7879:7879) (8121:8121:8121))
        (PORT d[6] (6772:6772:6772) (6995:6995:6995))
        (PORT d[7] (6946:6946:6946) (7234:7234:7234))
        (PORT d[8] (5994:5994:5994) (6311:6311:6311))
        (PORT d[9] (6956:6956:6956) (7268:7268:7268))
        (PORT d[10] (6382:6382:6382) (6725:6725:6725))
        (PORT d[11] (11004:11004:11004) (10966:10966:10966))
        (PORT d[12] (7487:7487:7487) (7849:7849:7849))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4633:4633:4633) (4396:4396:4396))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (5176:5176:5176) (4950:4950:4950))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (6089:6089:6089))
        (PORT d[1] (7907:7907:7907) (8231:8231:8231))
        (PORT d[2] (5377:5377:5377) (5686:5686:5686))
        (PORT d[3] (7385:7385:7385) (7718:7718:7718))
        (PORT d[4] (6859:6859:6859) (7227:7227:7227))
        (PORT d[5] (7881:7881:7881) (8121:8121:8121))
        (PORT d[6] (6774:6774:6774) (6995:6995:6995))
        (PORT d[7] (6948:6948:6948) (7234:7234:7234))
        (PORT d[8] (5996:5996:5996) (6311:6311:6311))
        (PORT d[9] (6958:6958:6958) (7268:7268:7268))
        (PORT d[10] (6384:6384:6384) (6725:6725:6725))
        (PORT d[11] (11006:11006:11006) (10966:10966:10966))
        (PORT d[12] (7489:7489:7489) (7849:7849:7849))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (2811:2811:2811) (2716:2716:2716))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a40.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3734:3734:3734) (3988:3988:3988))
        (PORT clk (2240:2240:2240) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6389:6389:6389) (6702:6702:6702))
        (PORT d[1] (5335:5335:5335) (5661:5661:5661))
        (PORT d[2] (6170:6170:6170) (6501:6501:6501))
        (PORT d[3] (5254:5254:5254) (5572:5572:5572))
        (PORT d[4] (6199:6199:6199) (6486:6486:6486))
        (PORT d[5] (4280:4280:4280) (4593:4593:4593))
        (PORT d[6] (4921:4921:4921) (5219:5219:5219))
        (PORT d[7] (8621:8621:8621) (8906:8906:8906))
        (PORT d[8] (6318:6318:6318) (6649:6649:6649))
        (PORT d[9] (7001:7001:7001) (7297:7297:7297))
        (PORT d[10] (6426:6426:6426) (6777:6777:6777))
        (PORT d[11] (10210:10210:10210) (10141:10141:10141))
        (PORT d[12] (5111:5111:5111) (5493:5493:5493))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4619:4619:4619) (4527:4527:4527))
        (PORT clk (2237:2237:2237) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2267:2267:2267))
        (PORT d[0] (5162:5162:5162) (5081:5081:5081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6426:6426:6426) (6742:6742:6742))
        (PORT d[1] (5337:5337:5337) (5661:5661:5661))
        (PORT d[2] (6137:6137:6137) (6479:6479:6479))
        (PORT d[3] (5256:5256:5256) (5572:5572:5572))
        (PORT d[4] (5926:5926:5926) (6227:6227:6227))
        (PORT d[5] (4282:4282:4282) (4593:4593:4593))
        (PORT d[6] (4923:4923:4923) (5219:5219:5219))
        (PORT d[7] (8623:8623:8623) (8906:8906:8906))
        (PORT d[8] (6320:6320:6320) (6649:6649:6649))
        (PORT d[9] (7003:7003:7003) (7297:7297:7297))
        (PORT d[10] (6428:6428:6428) (6777:6777:6777))
        (PORT d[11] (10212:10212:10212) (10141:10141:10141))
        (PORT d[12] (5113:5113:5113) (5493:5493:5493))
        (PORT clk (2192:2192:2192) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2192:2192:2192))
        (PORT d[0] (4549:4549:4549) (4547:4547:4547))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a104.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~48)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3714:3714:3714) (3696:3696:3696))
        (PORT datab (1337:1337:1337) (1257:1257:1257))
        (PORT datac (2824:2824:2824) (2890:2890:2890))
        (PORT datad (2034:2034:2034) (1888:1888:1888))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~50)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (3511:3511:3511) (3447:3447:3447))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4168:4168:4168) (4448:4448:4448))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5641:5641:5641) (5964:5964:5964))
        (PORT d[1] (7414:7414:7414) (7712:7712:7712))
        (PORT d[2] (5335:5335:5335) (5659:5659:5659))
        (PORT d[3] (7049:7049:7049) (7381:7381:7381))
        (PORT d[4] (6827:6827:6827) (7181:7181:7181))
        (PORT d[5] (7542:7542:7542) (7795:7795:7795))
        (PORT d[6] (6444:6444:6444) (6663:6663:6663))
        (PORT d[7] (7937:7937:7937) (8220:8220:8220))
        (PORT d[8] (5661:5661:5661) (5990:5990:5990))
        (PORT d[9] (6679:6679:6679) (7002:7002:7002))
        (PORT d[10] (6059:6059:6059) (6402:6402:6402))
        (PORT d[11] (10703:10703:10703) (10673:10673:10673))
        (PORT d[12] (7195:7195:7195) (7562:7562:7562))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5769:5769:5769) (5785:5785:5785))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (6312:6312:6312) (6339:6339:6339))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5947:5947:5947) (6246:6246:6246))
        (PORT d[1] (7390:7390:7390) (7687:7687:7687))
        (PORT d[2] (5033:5033:5033) (5363:5363:5363))
        (PORT d[3] (7051:7051:7051) (7381:7381:7381))
        (PORT d[4] (6529:6529:6529) (6900:6900:6900))
        (PORT d[5] (7544:7544:7544) (7795:7795:7795))
        (PORT d[6] (6446:6446:6446) (6663:6663:6663))
        (PORT d[7] (7939:7939:7939) (8220:8220:8220))
        (PORT d[8] (5663:5663:5663) (5990:5990:5990))
        (PORT d[9] (6681:6681:6681) (7002:7002:7002))
        (PORT d[10] (6061:6061:6061) (6402:6402:6402))
        (PORT d[11] (10705:10705:10705) (10673:10673:10673))
        (PORT d[12] (7197:7197:7197) (7562:7562:7562))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (4852:4852:4852) (4763:4763:4763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a136.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3660:3660:3660) (3884:3884:3884))
        (PORT clk (2230:2230:2230) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5085:5085:5085) (5441:5441:5441))
        (PORT d[1] (5726:5726:5726) (6067:6067:6067))
        (PORT d[2] (5359:5359:5359) (5678:5678:5678))
        (PORT d[3] (5872:5872:5872) (6183:6183:6183))
        (PORT d[4] (5863:5863:5863) (6142:6142:6142))
        (PORT d[5] (5274:5274:5274) (5598:5598:5598))
        (PORT d[6] (5245:5245:5245) (5559:5559:5559))
        (PORT d[7] (7313:7313:7313) (7649:7649:7649))
        (PORT d[8] (5734:5734:5734) (6082:6082:6082))
        (PORT d[9] (5653:5653:5653) (5996:5996:5996))
        (PORT d[10] (5733:5733:5733) (6091:6091:6091))
        (PORT d[11] (9501:9501:9501) (9440:9440:9440))
        (PORT d[12] (5116:5116:5116) (5487:5487:5487))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3538:3538:3538) (3510:3510:3510))
        (PORT clk (2227:2227:2227) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2258:2258:2258))
        (PORT d[0] (4081:4081:4081) (4064:4064:4064))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5087:5087:5087) (5443:5443:5443))
        (PORT d[1] (5713:5713:5713) (6038:6038:6038))
        (PORT d[2] (5039:5039:5039) (5377:5377:5377))
        (PORT d[3] (5874:5874:5874) (6183:6183:6183))
        (PORT d[4] (5540:5540:5540) (5840:5840:5840))
        (PORT d[5] (5276:5276:5276) (5598:5598:5598))
        (PORT d[6] (5247:5247:5247) (5559:5559:5559))
        (PORT d[7] (7315:7315:7315) (7649:7649:7649))
        (PORT d[8] (5736:5736:5736) (6082:6082:6082))
        (PORT d[9] (5655:5655:5655) (5996:5996:5996))
        (PORT d[10] (5735:5735:5735) (6091:6091:6091))
        (PORT d[11] (9503:9503:9503) (9440:9440:9440))
        (PORT d[12] (5118:5118:5118) (5487:5487:5487))
        (PORT clk (2183:2183:2183) (2182:2182:2182))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2182:2182:2182))
        (PORT d[0] (4379:4379:4379) (4017:4017:4017))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a200.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~52)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3716:3716:3716) (3700:3700:3700))
        (PORT datab (1040:1040:1040) (973:973:973))
        (PORT datac (2823:2823:2823) (2889:2889:2889))
        (PORT datad (1999:1999:1999) (1856:1856:1856))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4086:4086:4086) (4324:4324:4324))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6107:6107:6107) (6438:6438:6438))
        (PORT d[1] (5993:5993:5993) (6312:6312:6312))
        (PORT d[2] (5816:5816:5816) (6162:6162:6162))
        (PORT d[3] (5254:5254:5254) (5574:5574:5574))
        (PORT d[4] (5862:5862:5862) (6146:6146:6146))
        (PORT d[5] (4915:4915:4915) (5230:5230:5230))
        (PORT d[6] (4868:4868:4868) (5169:5169:5169))
        (PORT d[7] (8305:8305:8305) (8603:8603:8603))
        (PORT d[8] (6038:6038:6038) (6373:6373:6373))
        (PORT d[9] (6688:6688:6688) (7004:7004:7004))
        (PORT d[10] (6445:6445:6445) (6788:6788:6788))
        (PORT d[11] (9908:9908:9908) (9847:9847:9847))
        (PORT d[12] (5123:5123:5123) (5501:5501:5501))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3281:3281:3281) (3277:3277:3277))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT d[0] (3824:3824:3824) (3831:3831:3831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6402:6402:6402) (6712:6712:6712))
        (PORT d[1] (5338:5338:5338) (5646:5646:5646))
        (PORT d[2] (5829:5829:5829) (6162:6162:6162))
        (PORT d[3] (5256:5256:5256) (5574:5574:5574))
        (PORT d[4] (5559:5559:5559) (5859:5859:5859))
        (PORT d[5] (4917:4917:4917) (5230:5230:5230))
        (PORT d[6] (4870:4870:4870) (5169:5169:5169))
        (PORT d[7] (8307:8307:8307) (8603:8603:8603))
        (PORT d[8] (6040:6040:6040) (6373:6373:6373))
        (PORT d[9] (6690:6690:6690) (7004:7004:7004))
        (PORT d[10] (6447:6447:6447) (6788:6788:6788))
        (PORT d[11] (9910:9910:9910) (9847:9847:9847))
        (PORT d[12] (5125:5125:5125) (5501:5501:5501))
        (PORT clk (2178:2178:2178) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2176:2176:2176))
        (PORT d[0] (4842:4842:4842) (4512:4512:4512))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a232.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4361:4361:4361) (4582:4582:4582))
        (PORT clk (2204:2204:2204) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5748:5748:5748) (6084:6084:6084))
        (PORT d[1] (6390:6390:6390) (6710:6710:6710))
        (PORT d[2] (5439:5439:5439) (5789:5789:5789))
        (PORT d[3] (4969:4969:4969) (5301:5301:5301))
        (PORT d[4] (6854:6854:6854) (7098:7098:7098))
        (PORT d[5] (4632:4632:4632) (4965:4965:4965))
        (PORT d[6] (5174:5174:5174) (5455:5455:5455))
        (PORT d[7] (7944:7944:7944) (8254:8254:8254))
        (PORT d[8] (5995:5995:5995) (6333:6333:6333))
        (PORT d[9] (6353:6353:6353) (6674:6674:6674))
        (PORT d[10] (6098:6098:6098) (6457:6457:6457))
        (PORT d[11] (9561:9561:9561) (9508:9508:9508))
        (PORT d[12] (5069:5069:5069) (5443:5443:5443))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2723:2723:2723) (2643:2643:2643))
        (PORT clk (2201:2201:2201) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2233:2233:2233))
        (PORT d[0] (3240:3240:3240) (3171:3171:3171))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5776:5776:5776) (6110:6110:6110))
        (PORT d[1] (5713:5713:5713) (6045:6045:6045))
        (PORT d[2] (5452:5452:5452) (5787:5787:5787))
        (PORT d[3] (4971:4971:4971) (5301:5301:5301))
        (PORT d[4] (6538:6538:6538) (6793:6793:6793))
        (PORT d[5] (4634:4634:4634) (4965:4965:4965))
        (PORT d[6] (5176:5176:5176) (5455:5455:5455))
        (PORT d[7] (7946:7946:7946) (8254:8254:8254))
        (PORT d[8] (5997:5997:5997) (6333:6333:6333))
        (PORT d[9] (6355:6355:6355) (6674:6674:6674))
        (PORT d[10] (6100:6100:6100) (6457:6457:6457))
        (PORT d[11] (9563:9563:9563) (9508:9508:9508))
        (PORT d[12] (5071:5071:5071) (5443:5443:5443))
        (PORT clk (2158:2158:2158) (2156:2156:2156))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2156:2156:2156))
        (PORT d[0] (2509:2509:2509) (2536:2536:2536))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a168.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2157:2157:2157))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~51)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3716:3716:3716) (3700:3700:3700))
        (PORT datab (1863:1863:1863) (1786:1786:1786))
        (PORT datac (2823:2823:2823) (2889:2889:2889))
        (PORT datad (1422:1422:1422) (1301:1301:1301))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[8\]\~53)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3512:3512:3512) (3449:3449:3449))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[9\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3727:3727:3727) (3947:3947:3947))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4817:4817:4817) (5085:5085:5085))
        (PORT d[1] (6072:6072:6072) (6397:6397:6397))
        (PORT d[2] (5016:5016:5016) (5266:5266:5266))
        (PORT d[3] (6094:6094:6094) (6489:6489:6489))
        (PORT d[4] (6141:6141:6141) (6507:6507:6507))
        (PORT d[5] (5142:5142:5142) (5436:5436:5436))
        (PORT d[6] (4811:4811:4811) (5073:5073:5073))
        (PORT d[7] (6802:6802:6802) (7071:7071:7071))
        (PORT d[8] (4849:4849:4849) (5165:5165:5165))
        (PORT d[9] (5392:5392:5392) (5728:5728:5728))
        (PORT d[10] (5390:5390:5390) (5742:5742:5742))
        (PORT d[11] (9267:9267:9267) (9240:9240:9240))
        (PORT d[12] (5459:5459:5459) (5815:5815:5815))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6096:6096:6096) (6054:6054:6054))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (6639:6639:6639) (6608:6608:6608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4844:4844:4844) (5109:5109:5109))
        (PORT d[1] (6099:6099:6099) (6421:6421:6421))
        (PORT d[2] (5043:5043:5043) (5290:5290:5290))
        (PORT d[3] (6096:6096:6096) (6489:6489:6489))
        (PORT d[4] (5865:5865:5865) (6261:6261:6261))
        (PORT d[5] (5144:5144:5144) (5436:5436:5436))
        (PORT d[6] (4813:4813:4813) (5073:5073:5073))
        (PORT d[7] (6804:6804:6804) (7071:7071:7071))
        (PORT d[8] (4851:4851:4851) (5165:5165:5165))
        (PORT d[9] (5394:5394:5394) (5728:5728:5728))
        (PORT d[10] (5392:5392:5392) (5742:5742:5742))
        (PORT d[11] (9269:9269:9269) (9240:9240:9240))
        (PORT d[12] (5461:5461:5461) (5815:5815:5815))
        (PORT clk (2188:2188:2188) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (PORT d[0] (6026:6026:6026) (5736:5736:5736))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a9.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3965:3965:3965))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5687:5687:5687) (6017:6017:6017))
        (PORT d[1] (7173:7173:7173) (7511:7511:7511))
        (PORT d[2] (5055:5055:5055) (5386:5386:5386))
        (PORT d[3] (6465:6465:6465) (6838:6838:6838))
        (PORT d[4] (6805:6805:6805) (7158:7158:7158))
        (PORT d[5] (7774:7774:7774) (8015:8015:8015))
        (PORT d[6] (6471:6471:6471) (6701:6701:6701))
        (PORT d[7] (8294:8294:8294) (8557:8557:8557))
        (PORT d[8] (5628:5628:5628) (5957:5957:5957))
        (PORT d[9] (6318:6318:6318) (6651:6651:6651))
        (PORT d[10] (7376:7376:7376) (7672:7672:7672))
        (PORT d[11] (10669:10669:10669) (10640:10640:10640))
        (PORT d[12] (7146:7146:7146) (7518:7518:7518))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6295:6295:6295) (6054:6054:6054))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (6838:6838:6838) (6608:6608:6608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5733:5733:5733) (6066:6066:6066))
        (PORT d[1] (7446:7446:7446) (7765:7765:7765))
        (PORT d[2] (5042:5042:5042) (5360:5360:5360))
        (PORT d[3] (6467:6467:6467) (6838:6838:6838))
        (PORT d[4] (6494:6494:6494) (6866:6866:6866))
        (PORT d[5] (7776:7776:7776) (8015:8015:8015))
        (PORT d[6] (6473:6473:6473) (6701:6701:6701))
        (PORT d[7] (8296:8296:8296) (8557:8557:8557))
        (PORT d[8] (5630:5630:5630) (5957:5957:5957))
        (PORT d[9] (6320:6320:6320) (6651:6651:6651))
        (PORT d[10] (7378:7378:7378) (7672:7672:7672))
        (PORT d[11] (10671:10671:10671) (10640:10640:10640))
        (PORT d[12] (7148:7148:7148) (7518:7518:7518))
        (PORT clk (2181:2181:2181) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2180:2180:2180))
        (PORT d[0] (2801:2801:2801) (2696:2696:2696))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a73.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~55)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3714:3714:3714) (3697:3697:3697))
        (PORT datab (2912:2912:2912) (2710:2710:2710))
        (PORT datac (2824:2824:2824) (2890:2890:2890))
        (PORT datad (961:961:961) (906:906:906))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4026:4026:4026) (4209:4209:4209))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6040:6040:6040) (6356:6356:6356))
        (PORT d[1] (6391:6391:6391) (6711:6711:6711))
        (PORT d[2] (5440:5440:5440) (5790:5790:5790))
        (PORT d[3] (5235:5235:5235) (5554:5554:5554))
        (PORT d[4] (4922:4922:4922) (5260:5260:5260))
        (PORT d[5] (4632:4632:4632) (4971:4971:4971))
        (PORT d[6] (5192:5192:5192) (5474:5474:5474))
        (PORT d[7] (8251:8251:8251) (8548:8548:8548))
        (PORT d[8] (5997:5997:5997) (6334:6334:6334))
        (PORT d[9] (6320:6320:6320) (6644:6644:6644))
        (PORT d[10] (6139:6139:6139) (6499:6499:6499))
        (PORT d[11] (9867:9867:9867) (9807:9807:9807))
        (PORT d[12] (5091:5091:5091) (5460:5460:5460))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5038:5038:5038) (4817:4817:4817))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (5581:5581:5581) (5371:5371:5371))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5751:5751:5751) (6085:6085:6085))
        (PORT d[1] (5970:5970:5970) (6287:6287:6287))
        (PORT d[2] (5453:5453:5453) (5788:5788:5788))
        (PORT d[3] (5237:5237:5237) (5554:5554:5554))
        (PORT d[4] (5249:5249:5249) (5563:5563:5563))
        (PORT d[5] (4634:4634:4634) (4971:4971:4971))
        (PORT d[6] (5194:5194:5194) (5474:5474:5474))
        (PORT d[7] (8253:8253:8253) (8548:8548:8548))
        (PORT d[8] (5999:5999:5999) (6334:6334:6334))
        (PORT d[9] (6322:6322:6322) (6644:6644:6644))
        (PORT d[10] (6141:6141:6141) (6499:6499:6499))
        (PORT d[11] (9869:9869:9869) (9807:9807:9807))
        (PORT d[12] (5093:5093:5093) (5460:5460:5460))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (2194:2194:2194) (2116:2116:2116))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a41.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4066:4066:4066) (4265:4265:4265))
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4922:4922:4922) (5208:5208:5208))
        (PORT d[1] (5052:5052:5052) (5390:5390:5390))
        (PORT d[2] (5451:5451:5451) (5709:5709:5709))
        (PORT d[3] (7136:7136:7136) (7512:7512:7512))
        (PORT d[4] (6645:6645:6645) (7051:7051:7051))
        (PORT d[5] (5795:5795:5795) (6063:6063:6063))
        (PORT d[6] (5091:5091:5091) (5337:5337:5337))
        (PORT d[7] (7797:7797:7797) (8039:8039:8039))
        (PORT d[8] (4953:4953:4953) (5256:5256:5256))
        (PORT d[9] (5042:5042:5042) (5397:5397:5397))
        (PORT d[10] (5986:5986:5986) (6309:6309:6309))
        (PORT d[11] (9278:9278:9278) (9247:9247:9247))
        (PORT d[12] (5451:5451:5451) (5813:5813:5813))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4002:4002:4002))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2238:2238:2238))
        (PORT d[0] (4588:4588:4588) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (5232:5232:5232))
        (PORT d[1] (5304:5304:5304) (5622:5622:5622))
        (PORT d[2] (4913:4913:4913) (5208:5208:5208))
        (PORT d[3] (7138:7138:7138) (7512:7512:7512))
        (PORT d[4] (6622:6622:6622) (7027:7027:7027))
        (PORT d[5] (5797:5797:5797) (6063:6063:6063))
        (PORT d[6] (5093:5093:5093) (5337:5337:5337))
        (PORT d[7] (7799:7799:7799) (8039:8039:8039))
        (PORT d[8] (4955:4955:4955) (5256:5256:5256))
        (PORT d[9] (5044:5044:5044) (5397:5397:5397))
        (PORT d[10] (5988:5988:5988) (6309:6309:6309))
        (PORT d[11] (9280:9280:9280) (9247:9247:9247))
        (PORT d[12] (5453:5453:5453) (5813:5813:5813))
        (PORT clk (2163:2163:2163) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2158:2158:2158))
        (PORT d[0] (4367:4367:4367) (4367:4367:4367))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a105.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~54)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3715:3715:3715) (3698:3698:3698))
        (PORT datab (1586:1586:1586) (1539:1539:1539))
        (PORT datac (2823:2823:2823) (2889:2889:2889))
        (PORT datad (2078:2078:2078) (1835:1835:1835))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~56)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (3738:3738:3738) (3644:3644:3644))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3541:3541:3541))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5306:5306:5306) (5619:5619:5619))
        (PORT d[1] (7391:7391:7391) (7710:7710:7710))
        (PORT d[2] (6399:6399:6399) (6722:6722:6722))
        (PORT d[3] (7291:7291:7291) (7608:7608:7608))
        (PORT d[4] (6573:6573:6573) (6938:6938:6938))
        (PORT d[5] (6631:6631:6631) (6942:6942:6942))
        (PORT d[6] (6206:6206:6206) (6470:6470:6470))
        (PORT d[7] (8349:8349:8349) (8559:8559:8559))
        (PORT d[8] (5345:5345:5345) (5681:5681:5681))
        (PORT d[9] (5188:5188:5188) (5464:5464:5464))
        (PORT d[10] (6417:6417:6417) (6749:6749:6749))
        (PORT d[11] (7515:7515:7515) (7469:7469:7469))
        (PORT d[12] (7555:7555:7555) (7936:7936:7936))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4963:4963:4963) (4956:4956:4956))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (5506:5506:5506) (5510:5510:5510))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (5619:5619:5619))
        (PORT d[1] (7418:7418:7418) (7728:7728:7728))
        (PORT d[2] (6376:6376:6376) (6698:6698:6698))
        (PORT d[3] (7293:7293:7293) (7608:7608:7608))
        (PORT d[4] (6874:6874:6874) (7219:7219:7219))
        (PORT d[5] (6633:6633:6633) (6942:6942:6942))
        (PORT d[6] (6208:6208:6208) (6470:6470:6470))
        (PORT d[7] (8351:8351:8351) (8559:8559:8559))
        (PORT d[8] (5347:5347:5347) (5681:5681:5681))
        (PORT d[9] (5190:5190:5190) (5464:5464:5464))
        (PORT d[10] (6419:6419:6419) (6749:6749:6749))
        (PORT d[11] (7517:7517:7517) (7469:7469:7469))
        (PORT d[12] (7557:7557:7557) (7936:7936:7936))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (3604:3604:3604) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a137.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4805:4805:4805))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5116:5116:5116) (5473:5473:5473))
        (PORT d[1] (5370:5370:5370) (5714:5714:5714))
        (PORT d[2] (5070:5070:5070) (5411:5411:5411))
        (PORT d[3] (5290:5290:5290) (5641:5641:5641))
        (PORT d[4] (4965:4965:4965) (5311:5311:5311))
        (PORT d[5] (4959:4959:4959) (5298:5298:5298))
        (PORT d[6] (5246:5246:5246) (5559:5559:5559))
        (PORT d[7] (7345:7345:7345) (7680:7680:7680))
        (PORT d[8] (5702:5702:5702) (6052:6052:6052))
        (PORT d[9] (5320:5320:5320) (5674:5674:5674))
        (PORT d[10] (5709:5709:5709) (6064:6064:6064))
        (PORT d[11] (9183:9183:9183) (9147:9147:9147))
        (PORT d[12] (5121:5121:5121) (5494:5494:5494))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3551:3551:3551) (3523:3523:3523))
        (PORT clk (2232:2232:2232) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2263:2263:2263))
        (PORT d[0] (4094:4094:4094) (4077:4077:4077))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5346:5346:5346) (5689:5689:5689))
        (PORT d[1] (5372:5372:5372) (5714:5714:5714))
        (PORT d[2] (5046:5046:5046) (5385:5385:5385))
        (PORT d[3] (5292:5292:5292) (5641:5641:5641))
        (PORT d[4] (5266:5266:5266) (5588:5588:5588))
        (PORT d[5] (4961:4961:4961) (5298:5298:5298))
        (PORT d[6] (5248:5248:5248) (5559:5559:5559))
        (PORT d[7] (7347:7347:7347) (7680:7680:7680))
        (PORT d[8] (5704:5704:5704) (6052:6052:6052))
        (PORT d[9] (5322:5322:5322) (5674:5674:5674))
        (PORT d[10] (5711:5711:5711) (6064:6064:6064))
        (PORT d[11] (9185:9185:9185) (9147:9147:9147))
        (PORT d[12] (5123:5123:5123) (5494:5494:5494))
        (PORT clk (2188:2188:2188) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2187:2187:2187))
        (PORT d[0] (3919:3919:3919) (3601:3601:3601))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a201.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~58)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2881:2881:2881) (2942:2942:2942))
        (PORT datab (1387:1387:1387) (1310:1310:1310))
        (PORT datac (2841:2841:2841) (2621:2621:2621))
        (PORT datad (3160:3160:3160) (3059:3059:3059))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3025:3025:3025) (3223:3223:3223))
        (PORT clk (2252:2252:2252) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5336:5336:5336) (5657:5657:5657))
        (PORT d[1] (6949:6949:6949) (7233:7233:7233))
        (PORT d[2] (5305:5305:5305) (5639:5639:5639))
        (PORT d[3] (5769:5769:5769) (6158:6158:6158))
        (PORT d[4] (5746:5746:5746) (6115:6115:6115))
        (PORT d[5] (5610:5610:5610) (5948:5948:5948))
        (PORT d[6] (5174:5174:5174) (5454:5454:5454))
        (PORT d[7] (7423:7423:7423) (7647:7647:7647))
        (PORT d[8] (5299:5299:5299) (5634:5634:5634))
        (PORT d[9] (5287:5287:5287) (5614:5614:5614))
        (PORT d[10] (5376:5376:5376) (5735:5735:5735))
        (PORT d[11] (9989:9989:9989) (9968:9968:9968))
        (PORT d[12] (6529:6529:6529) (6944:6944:6944))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2947:2947:2947) (2848:2848:2848))
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2280:2280:2280))
        (PORT d[0] (3490:3490:3490) (3402:3402:3402))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2281:2281:2281))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5637:5637:5637) (5938:5938:5938))
        (PORT d[1] (6390:6390:6390) (6726:6726:6726))
        (PORT d[2] (5626:5626:5626) (5937:5937:5937))
        (PORT d[3] (5771:5771:5771) (6158:6158:6158))
        (PORT d[4] (5748:5748:5748) (6115:6115:6115))
        (PORT d[5] (5612:5612:5612) (5948:5948:5948))
        (PORT d[6] (5176:5176:5176) (5454:5454:5454))
        (PORT d[7] (7425:7425:7425) (7647:7647:7647))
        (PORT d[8] (5301:5301:5301) (5634:5634:5634))
        (PORT d[9] (5289:5289:5289) (5614:5614:5614))
        (PORT d[10] (5378:5378:5378) (5735:5735:5735))
        (PORT d[11] (9991:9991:9991) (9968:9968:9968))
        (PORT d[12] (6531:6531:6531) (6944:6944:6944))
        (PORT clk (2205:2205:2205) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2204:2204:2204))
        (PORT d[0] (2425:2425:2425) (2447:2447:2447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a169.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4290:4290:4290) (4458:4458:4458))
        (PORT clk (2196:2196:2196) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5381:5381:5381) (5719:5719:5719))
        (PORT d[1] (6081:6081:6081) (6418:6418:6418))
        (PORT d[2] (5057:5057:5057) (5402:5402:5402))
        (PORT d[3] (5950:5950:5950) (6271:6271:6271))
        (PORT d[4] (6512:6512:6512) (6766:6766:6766))
        (PORT d[5] (4678:4678:4678) (5011:5011:5011))
        (PORT d[6] (5250:5250:5250) (5559:5559:5559))
        (PORT d[7] (7924:7924:7924) (8232:8232:8232))
        (PORT d[8] (5681:5681:5681) (6031:6031:6031))
        (PORT d[9] (6033:6033:6033) (6367:6367:6367))
        (PORT d[10] (5767:5767:5767) (6133:6133:6133))
        (PORT d[11] (9478:9478:9478) (9423:9423:9423))
        (PORT d[12] (5071:5071:5071) (5444:5444:5444))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3559:3559:3559) (3538:3538:3538))
        (PORT clk (2193:2193:2193) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2223:2223:2223))
        (PORT d[0] (4102:4102:4102) (4092:4092:4092))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5408:5408:5408) (5745:5745:5745))
        (PORT d[1] (5639:5639:5639) (5967:5967:5967))
        (PORT d[2] (5070:5070:5070) (5402:5402:5402))
        (PORT d[3] (5952:5952:5952) (6271:6271:6271))
        (PORT d[4] (6525:6525:6525) (6766:6766:6766))
        (PORT d[5] (4680:4680:4680) (5011:5011:5011))
        (PORT d[6] (5252:5252:5252) (5559:5559:5559))
        (PORT d[7] (7926:7926:7926) (8232:8232:8232))
        (PORT d[8] (5683:5683:5683) (6031:6031:6031))
        (PORT d[9] (6035:6035:6035) (6367:6367:6367))
        (PORT d[10] (5769:5769:5769) (6133:6133:6133))
        (PORT d[11] (9480:9480:9480) (9423:9423:9423))
        (PORT d[12] (5073:5073:5073) (5444:5444:5444))
        (PORT clk (2148:2148:2148) (2148:2148:2148))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2148:2148:2148) (2148:2148:2148))
        (PORT d[0] (3873:3873:3873) (3565:3565:3565))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a233.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2149:2149:2149))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~57)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2882:2882:2882) (2943:2943:2943))
        (PORT datab (3199:3199:3199) (3104:3104:3104))
        (PORT datac (1327:1327:1327) (1260:1260:1260))
        (PORT datad (2190:2190:2190) (2093:2093:2093))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[9\]\~59)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1372:1372:1372) (1364:1364:1364))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (3116:3116:3116) (3024:3024:3024))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[10\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3107:3107:3107) (3345:3345:3345))
        (PORT clk (2238:2238:2238) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5685:5685:5685) (5999:5999:5999))
        (PORT d[1] (6959:6959:6959) (7255:7255:7255))
        (PORT d[2] (5684:5684:5684) (6012:6012:6012))
        (PORT d[3] (6914:6914:6914) (7247:7247:7247))
        (PORT d[4] (5799:5799:5799) (6153:6153:6153))
        (PORT d[5] (5916:5916:5916) (6246:6246:6246))
        (PORT d[6] (5168:5168:5168) (5451:5451:5451))
        (PORT d[7] (7742:7742:7742) (7975:7975:7975))
        (PORT d[8] (5646:5646:5646) (5960:5960:5960))
        (PORT d[9] (5653:5653:5653) (5966:5966:5966))
        (PORT d[10] (5745:5745:5745) (6094:6094:6094))
        (PORT d[11] (10291:10291:10291) (10257:10257:10257))
        (PORT d[12] (6863:6863:6863) (7266:7266:7266))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4039:4039:4039) (4064:4064:4064))
        (PORT clk (2235:2235:2235) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2267:2267:2267))
        (PORT d[0] (4582:4582:4582) (4618:4618:4618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5965:5965:5965) (6250:6250:6250))
        (PORT d[1] (6733:6733:6733) (7061:7061:7061))
        (PORT d[2] (5638:5638:5638) (5966:5966:5966))
        (PORT d[3] (6916:6916:6916) (7247:7247:7247))
        (PORT d[4] (5791:5791:5791) (6152:6152:6152))
        (PORT d[5] (5918:5918:5918) (6246:6246:6246))
        (PORT d[6] (5170:5170:5170) (5451:5451:5451))
        (PORT d[7] (7744:7744:7744) (7975:7975:7975))
        (PORT d[8] (5648:5648:5648) (5960:5960:5960))
        (PORT d[9] (5655:5655:5655) (5966:5966:5966))
        (PORT d[10] (5747:5747:5747) (6094:6094:6094))
        (PORT d[11] (10293:10293:10293) (10257:10257:10257))
        (PORT d[12] (6865:6865:6865) (7266:7266:7266))
        (PORT clk (2192:2192:2192) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2190:2190:2190))
        (PORT d[0] (2931:2931:2931) (2724:2724:2724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a202.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3475:3475:3475) (3702:3702:3702))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6679:6679:6679) (6958:6958:6958))
        (PORT d[1] (7684:7684:7684) (7980:7980:7980))
        (PORT d[2] (6373:6373:6373) (6698:6698:6698))
        (PORT d[3] (6711:6711:6711) (7082:7082:7082))
        (PORT d[4] (6572:6572:6572) (6939:6939:6939))
        (PORT d[5] (6598:6598:6598) (6909:6909:6909))
        (PORT d[6] (6257:6257:6257) (6518:6518:6518))
        (PORT d[7] (8348:8348:8348) (8558:8558:8558))
        (PORT d[8] (5357:5357:5357) (5691:5691:5691))
        (PORT d[9] (5180:5180:5180) (5454:5454:5454))
        (PORT d[10] (6439:6439:6439) (6774:6774:6774))
        (PORT d[11] (7531:7531:7531) (7485:7485:7485))
        (PORT d[12] (7528:7528:7528) (7911:7911:7911))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4677:4677:4677) (4701:4701:4701))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (PORT d[0] (5220:5220:5220) (5255:5255:5255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6706:6706:6706) (6983:6983:6983))
        (PORT d[1] (7409:7409:7409) (7718:7718:7718))
        (PORT d[2] (6695:6695:6695) (6998:6998:6998))
        (PORT d[3] (6713:6713:6713) (7082:7082:7082))
        (PORT d[4] (6574:6574:6574) (6939:6939:6939))
        (PORT d[5] (6600:6600:6600) (6909:6909:6909))
        (PORT d[6] (6259:6259:6259) (6518:6518:6518))
        (PORT d[7] (8350:8350:8350) (8558:8558:8558))
        (PORT d[8] (5359:5359:5359) (5691:5691:5691))
        (PORT d[9] (5182:5182:5182) (5454:5454:5454))
        (PORT d[10] (6441:6441:6441) (6774:6774:6774))
        (PORT d[11] (7533:7533:7533) (7485:7485:7485))
        (PORT d[12] (7530:7530:7530) (7911:7911:7911))
        (PORT clk (2180:2180:2180) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2176:2176:2176))
        (PORT d[0] (3304:3304:3304) (3260:3260:3260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a138.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~64)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1007:1007:1007) (957:957:957))
        (PORT datab (3189:3189:3189) (3093:3093:3093))
        (PORT datac (2844:2844:2844) (2902:2902:2902))
        (PORT datad (944:944:944) (892:892:892))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4633:4633:4633))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4596:4596:4596) (4913:4913:4913))
        (PORT d[1] (4845:4845:4845) (5129:5129:5129))
        (PORT d[2] (4615:4615:4615) (4941:4941:4941))
        (PORT d[3] (4956:4956:4956) (5253:5253:5253))
        (PORT d[4] (4619:4619:4619) (4934:4934:4934))
        (PORT d[5] (5540:5540:5540) (5833:5833:5833))
        (PORT d[6] (4870:4870:4870) (5157:5157:5157))
        (PORT d[7] (6290:6290:6290) (6520:6520:6520))
        (PORT d[8] (4690:4690:4690) (4916:4916:4916))
        (PORT d[9] (5422:5422:5422) (5788:5788:5788))
        (PORT d[10] (5035:5035:5035) (5388:5388:5388))
        (PORT d[11] (9243:9243:9243) (9226:9226:9226))
        (PORT d[12] (4681:4681:4681) (5018:5018:5018))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5842:5842:5842) (5575:5575:5575))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (PORT d[0] (6385:6385:6385) (6129:6129:6129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4623:4623:4623) (4937:4937:4937))
        (PORT d[1] (4555:4555:4555) (4854:4854:4854))
        (PORT d[2] (4617:4617:4617) (4941:4941:4941))
        (PORT d[3] (4958:4958:4958) (5253:5253:5253))
        (PORT d[4] (4606:4606:4606) (4908:4908:4908))
        (PORT d[5] (5542:5542:5542) (5833:5833:5833))
        (PORT d[6] (4872:4872:4872) (5157:5157:5157))
        (PORT d[7] (6292:6292:6292) (6520:6520:6520))
        (PORT d[8] (4692:4692:4692) (4916:4916:4916))
        (PORT d[9] (5424:5424:5424) (5788:5788:5788))
        (PORT d[10] (5037:5037:5037) (5388:5388:5388))
        (PORT d[11] (9245:9245:9245) (9226:9226:9226))
        (PORT d[12] (4683:4683:4683) (5018:5018:5018))
        (PORT clk (2178:2178:2178) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2174:2174:2174))
        (PORT d[0] (3174:3174:3174) (3085:3085:3085))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a74.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3073:3073:3073) (3310:3310:3310))
        (PORT clk (2256:2256:2256) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5328:5328:5328) (5648:5648:5648))
        (PORT d[1] (6664:6664:6664) (6987:6987:6987))
        (PORT d[2] (5321:5321:5321) (5653:5653:5653))
        (PORT d[3] (6019:6019:6019) (6380:6380:6380))
        (PORT d[4] (5762:5762:5762) (6137:6137:6137))
        (PORT d[5] (5594:5594:5594) (5931:5931:5931))
        (PORT d[6] (4823:4823:4823) (5113:5113:5113))
        (PORT d[7] (7141:7141:7141) (7387:7387:7387))
        (PORT d[8] (5680:5680:5680) (6002:6002:6002))
        (PORT d[9] (5311:5311:5311) (5637:5637:5637))
        (PORT d[10] (5634:5634:5634) (5971:5971:5971))
        (PORT d[11] (9949:9949:9949) (9925:9925:9925))
        (PORT d[12] (6834:6834:6834) (7233:7233:7233))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6023:6023:6023) (5942:5942:5942))
        (PORT clk (2253:2253:2253) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2283:2283:2283))
        (PORT d[0] (6566:6566:6566) (6496:6496:6496))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5355:5355:5355) (5674:5674:5674))
        (PORT d[1] (6357:6357:6357) (6692:6692:6692))
        (PORT d[2] (5274:5274:5274) (5606:5606:5606))
        (PORT d[3] (6021:6021:6021) (6380:6380:6380))
        (PORT d[4] (5786:5786:5786) (6157:6157:6157))
        (PORT d[5] (5596:5596:5596) (5931:5931:5931))
        (PORT d[6] (4825:4825:4825) (5113:5113:5113))
        (PORT d[7] (7143:7143:7143) (7387:7387:7387))
        (PORT d[8] (5682:5682:5682) (6002:6002:6002))
        (PORT d[9] (5313:5313:5313) (5637:5637:5637))
        (PORT d[10] (5636:5636:5636) (5971:5971:5971))
        (PORT d[11] (9951:9951:9951) (9925:9925:9925))
        (PORT d[12] (6836:6836:6836) (7233:7233:7233))
        (PORT clk (2208:2208:2208) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2208:2208:2208))
        (PORT d[0] (6707:6707:6707) (6436:6436:6436))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a10.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~61)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2535:2535:2535) (2232:2232:2232))
        (PORT datab (1387:1387:1387) (1345:1345:1345))
        (PORT datac (2844:2844:2844) (2903:2903:2903))
        (PORT datad (3161:3161:3161) (3060:3060:3060))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3142:3142:3142) (3379:3379:3379))
        (PORT clk (2205:2205:2205) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6352:6352:6352) (6647:6647:6647))
        (PORT d[1] (7059:7059:7059) (7386:7386:7386))
        (PORT d[2] (6040:6040:6040) (6368:6368:6368))
        (PORT d[3] (6973:6973:6973) (7307:7307:7307))
        (PORT d[4] (6194:6194:6194) (6562:6562:6562))
        (PORT d[5] (6243:6243:6243) (6558:6558:6558))
        (PORT d[6] (5877:5877:5877) (6154:6154:6154))
        (PORT d[7] (8036:8036:8036) (8256:8256:8256))
        (PORT d[8] (5013:5013:5013) (5360:5360:5360))
        (PORT d[9] (5994:5994:5994) (6296:6296:6296))
        (PORT d[10] (6085:6085:6085) (6427:6427:6427))
        (PORT d[11] (7499:7499:7499) (7450:7450:7450))
        (PORT d[12] (7222:7222:7222) (7614:7614:7614))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3952:3952:3952) (3880:3880:3880))
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2232:2232:2232))
        (PORT d[0] (4495:4495:4495) (4434:4434:4434))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6672:6672:6672))
        (PORT d[1] (7061:7061:7061) (7386:7386:7386))
        (PORT d[2] (6357:6357:6357) (6663:6663:6663))
        (PORT d[3] (6975:6975:6975) (7307:7307:7307))
        (PORT d[4] (6196:6196:6196) (6562:6562:6562))
        (PORT d[5] (6245:6245:6245) (6558:6558:6558))
        (PORT d[6] (5879:5879:5879) (6154:6154:6154))
        (PORT d[7] (8038:8038:8038) (8256:8256:8256))
        (PORT d[8] (5015:5015:5015) (5360:5360:5360))
        (PORT d[9] (5996:5996:5996) (6296:6296:6296))
        (PORT d[10] (6087:6087:6087) (6427:6427:6427))
        (PORT d[11] (7501:7501:7501) (7450:7450:7450))
        (PORT d[12] (7224:7224:7224) (7614:7614:7614))
        (PORT clk (2157:2157:2157) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2157:2157:2157) (2157:2157:2157))
        (PORT d[0] (3530:3530:3530) (3461:3461:3461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a106.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4115:4115:4115) (4364:4364:4364))
        (PORT clk (2222:2222:2222) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4954:4954:4954) (5255:5255:5255))
        (PORT d[1] (4859:4859:4859) (5136:5136:5136))
        (PORT d[2] (5546:5546:5546) (5816:5816:5816))
        (PORT d[3] (5242:5242:5242) (5522:5522:5522))
        (PORT d[4] (4906:4906:4906) (5203:5203:5203))
        (PORT d[5] (5210:5210:5210) (5526:5526:5526))
        (PORT d[6] (4877:4877:4877) (5170:5170:5170))
        (PORT d[7] (6642:6642:6642) (6857:6857:6857))
        (PORT d[8] (4704:4704:4704) (4947:4947:4947))
        (PORT d[9] (5448:5448:5448) (5820:5820:5820))
        (PORT d[10] (5384:5384:5384) (5720:5720:5720))
        (PORT d[11] (8944:8944:8944) (8935:8935:8935))
        (PORT d[12] (4622:4622:4622) (4957:4957:4957))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5149:5149:5149) (4951:4951:4951))
        (PORT clk (2219:2219:2219) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2253:2253:2253))
        (PORT d[0] (5692:5692:5692) (5505:5505:5505))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5261:5261:5261) (5540:5540:5540))
        (PORT d[1] (4570:4570:4570) (4867:4867:4867))
        (PORT d[2] (5563:5563:5563) (5842:5842:5842))
        (PORT d[3] (5244:5244:5244) (5522:5522:5522))
        (PORT d[4] (4882:4882:4882) (5177:5177:5177))
        (PORT d[5] (5212:5212:5212) (5526:5526:5526))
        (PORT d[6] (4879:4879:4879) (5170:5170:5170))
        (PORT d[7] (6644:6644:6644) (6857:6857:6857))
        (PORT d[8] (4706:4706:4706) (4947:4947:4947))
        (PORT d[9] (5450:5450:5450) (5820:5820:5820))
        (PORT d[10] (5386:5386:5386) (5720:5720:5720))
        (PORT d[11] (8946:8946:8946) (8935:8935:8935))
        (PORT d[12] (4624:4624:4624) (4957:4957:4957))
        (PORT clk (2178:2178:2178) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2174:2174:2174))
        (PORT d[0] (2586:2586:2586) (2515:2515:2515))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a42.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~60)
    (DELAY
      (ABSOLUTE
        (PORT dataa (977:977:977) (925:925:925))
        (PORT datab (2758:2758:2758) (2532:2532:2532))
        (PORT datac (2844:2844:2844) (2903:2903:2903))
        (PORT datad (3159:3159:3159) (3057:3057:3057))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~62)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (3117:3117:3117) (3024:3024:3024))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3456:3456:3456) (3683:3683:3683))
        (PORT clk (2226:2226:2226) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (6990:6990:6990))
        (PORT d[1] (7392:7392:7392) (7705:7705:7705))
        (PORT d[2] (6371:6371:6371) (6689:6689:6689))
        (PORT d[3] (6106:6106:6106) (6509:6509:6509))
        (PORT d[4] (6798:6798:6798) (7131:7131:7131))
        (PORT d[5] (6957:6957:6957) (7261:7261:7261))
        (PORT d[6] (6207:6207:6207) (6471:6471:6471))
        (PORT d[7] (8343:8343:8343) (8560:8560:8560))
        (PORT d[8] (5320:5320:5320) (5658:5658:5658))
        (PORT d[9] (5157:5157:5157) (5432:5432:5432))
        (PORT d[10] (6734:6734:6734) (7059:7059:7059))
        (PORT d[11] (7548:7548:7548) (7502:7502:7502))
        (PORT d[12] (7782:7782:7782) (8139:8139:8139))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2917:2917:2917) (2917:2917:2917))
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2255:2255:2255))
        (PORT d[0] (3460:3460:3460) (3471:3471:3471))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5333:5333:5333) (5634:5634:5634))
        (PORT d[1] (7394:7394:7394) (7705:7705:7705))
        (PORT d[2] (6347:6347:6347) (6665:6665:6665))
        (PORT d[3] (6108:6108:6108) (6509:6509:6509))
        (PORT d[4] (6775:6775:6775) (7108:7108:7108))
        (PORT d[5] (6959:6959:6959) (7261:7261:7261))
        (PORT d[6] (6209:6209:6209) (6471:6471:6471))
        (PORT d[7] (8345:8345:8345) (8560:8560:8560))
        (PORT d[8] (5322:5322:5322) (5658:5658:5658))
        (PORT d[9] (5159:5159:5159) (5432:5432:5432))
        (PORT d[10] (6736:6736:6736) (7059:7059:7059))
        (PORT d[11] (7550:7550:7550) (7502:7502:7502))
        (PORT d[12] (7784:7784:7784) (8139:8139:8139))
        (PORT clk (2180:2180:2180) (2178:2178:2178))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2178:2178:2178))
        (PORT d[0] (2137:2137:2137) (2010:2010:2010))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a234.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3078:3078:3078) (3312:3312:3312))
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4960:4960:4960) (5285:5285:5285))
        (PORT d[1] (6012:6012:6012) (6351:6351:6351))
        (PORT d[2] (4924:4924:4924) (5256:5256:5256))
        (PORT d[3] (6009:6009:6009) (6374:6374:6374))
        (PORT d[4] (6102:6102:6102) (6452:6452:6452))
        (PORT d[5] (5545:5545:5545) (5877:5877:5877))
        (PORT d[6] (5088:5088:5088) (5353:5353:5353))
        (PORT d[7] (6868:6868:6868) (7136:7136:7136))
        (PORT d[8] (5665:5665:5665) (5992:5992:5992))
        (PORT d[9] (4957:4957:4957) (5296:5296:5296))
        (PORT d[10] (5654:5654:5654) (5993:5993:5993))
        (PORT d[11] (9637:9637:9637) (9622:9622:9622))
        (PORT d[12] (6874:6874:6874) (7268:7268:7268))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2672:2672:2672) (2588:2588:2588))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (PORT d[0] (3215:3215:3215) (3142:3142:3142))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2291:2291:2291))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4938:4938:4938) (5265:5265:5265))
        (PORT d[1] (6011:6011:6011) (6351:6351:6351))
        (PORT d[2] (4926:4926:4926) (5256:5256:5256))
        (PORT d[3] (6011:6011:6011) (6374:6374:6374))
        (PORT d[4] (6054:6054:6054) (6405:6405:6405))
        (PORT d[5] (5547:5547:5547) (5877:5877:5877))
        (PORT d[6] (5090:5090:5090) (5353:5353:5353))
        (PORT d[7] (6870:6870:6870) (7136:7136:7136))
        (PORT d[8] (5667:5667:5667) (5992:5992:5992))
        (PORT d[9] (4959:4959:4959) (5296:5296:5296))
        (PORT d[10] (5656:5656:5656) (5993:5993:5993))
        (PORT d[11] (9639:9639:9639) (9622:9622:9622))
        (PORT d[12] (6876:6876:6876) (7268:7268:7268))
        (PORT clk (2215:2215:2215) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (PORT d[0] (2434:2434:2434) (2452:2452:2452))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a170.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~63)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1298:1298:1298) (1242:1242:1242))
        (PORT datab (1659:1659:1659) (1569:1569:1569))
        (PORT datac (2845:2845:2845) (2904:2904:2904))
        (PORT datad (3167:3167:3167) (3066:3066:3066))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[10\]\~65)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (3115:3115:3115) (3022:3022:3022))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[11\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3831:3831:3831) (4045:4045:4045))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8178:8178:8178) (8466:8466:8466))
        (PORT d[1] (4986:4986:4986) (5300:5300:5300))
        (PORT d[2] (7504:7504:7504) (7806:7806:7806))
        (PORT d[3] (4221:4221:4221) (4526:4526:4526))
        (PORT d[4] (4164:4164:4164) (4462:4462:4462))
        (PORT d[5] (3921:3921:3921) (4206:4206:4206))
        (PORT d[6] (5143:5143:5143) (5378:5378:5378))
        (PORT d[7] (10288:10288:10288) (10520:10520:10520))
        (PORT d[8] (7943:7943:7943) (8210:8210:8210))
        (PORT d[9] (7907:7907:7907) (8173:8173:8173))
        (PORT d[10] (8078:8078:8078) (8376:8376:8376))
        (PORT d[11] (11930:11930:11930) (11827:11827:11827))
        (PORT d[12] (4301:4301:4301) (4630:4630:4630))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3283:3283:3283) (3178:3178:3178))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (3826:3826:3826) (3732:3732:3732))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8190:8190:8190) (8464:8464:8464))
        (PORT d[1] (5038:5038:5038) (5350:5350:5350))
        (PORT d[2] (7481:7481:7481) (7783:7783:7783))
        (PORT d[3] (4223:4223:4223) (4526:4526:4526))
        (PORT d[4] (6289:6289:6289) (6559:6559:6559))
        (PORT d[5] (3923:3923:3923) (4206:4206:4206))
        (PORT d[6] (5145:5145:5145) (5378:5378:5378))
        (PORT d[7] (10290:10290:10290) (10520:10520:10520))
        (PORT d[8] (7945:7945:7945) (8210:8210:8210))
        (PORT d[9] (7909:7909:7909) (8173:8173:8173))
        (PORT d[10] (8080:8080:8080) (8376:8376:8376))
        (PORT d[11] (11932:11932:11932) (11827:11827:11827))
        (PORT d[12] (4303:4303:4303) (4630:4630:4630))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (3207:3207:3207) (3247:3247:3247))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a171.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3692:3692:3692))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8550:8550:8550) (8833:8833:8833))
        (PORT d[1] (5690:5690:5690) (5987:5987:5987))
        (PORT d[2] (4526:4526:4526) (4799:4799:4799))
        (PORT d[3] (4894:4894:4894) (5170:5170:5170))
        (PORT d[4] (4527:4527:4527) (4808:4808:4808))
        (PORT d[5] (4031:4031:4031) (4252:4252:4252))
        (PORT d[6] (6050:6050:6050) (6251:6251:6251))
        (PORT d[7] (4975:4975:4975) (5161:5161:5161))
        (PORT d[8] (5950:5950:5950) (6243:6243:6243))
        (PORT d[9] (4155:4155:4155) (4427:4427:4427))
        (PORT d[10] (4186:4186:4186) (4449:4449:4449))
        (PORT d[11] (12226:12226:12226) (12094:12094:12094))
        (PORT d[12] (4675:4675:4675) (4988:4988:4988))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3686:3686:3686) (3739:3739:3739))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT d[0] (4229:4229:4229) (4293:4293:4293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8578:8578:8578) (8859:8859:8859))
        (PORT d[1] (5692:5692:5692) (5987:5987:5987))
        (PORT d[2] (4620:4620:4620) (4899:4899:4899))
        (PORT d[3] (4896:4896:4896) (5170:5170:5170))
        (PORT d[4] (4187:4187:4187) (4489:4489:4489))
        (PORT d[5] (4033:4033:4033) (4252:4252:4252))
        (PORT d[6] (6052:6052:6052) (6251:6251:6251))
        (PORT d[7] (4977:4977:4977) (5161:5161:5161))
        (PORT d[8] (5952:5952:5952) (6243:6243:6243))
        (PORT d[9] (4157:4157:4157) (4427:4427:4427))
        (PORT d[10] (4188:4188:4188) (4449:4449:4449))
        (PORT d[11] (12228:12228:12228) (12094:12094:12094))
        (PORT d[12] (4677:4677:4677) (4988:4988:4988))
        (PORT clk (2170:2170:2170) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (PORT d[0] (5223:5223:5223) (4914:4914:4914))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a235.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~69)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2133:2133:2133) (1974:1974:1974))
        (PORT datab (2608:2608:2608) (2674:2674:2674))
        (PORT datac (2596:2596:2596) (2461:2461:2461))
        (PORT datad (1325:1325:1325) (1297:1297:1297))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4234:4234:4234) (4471:4471:4471))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8063:8063:8063) (8338:8338:8338))
        (PORT d[1] (5508:5508:5508) (5765:5765:5765))
        (PORT d[2] (4186:4186:4186) (4453:4453:4453))
        (PORT d[3] (5019:5019:5019) (5370:5370:5370))
        (PORT d[4] (5334:5334:5334) (5658:5658:5658))
        (PORT d[5] (4695:4695:4695) (4908:4908:4908))
        (PORT d[6] (5494:5494:5494) (5736:5736:5736))
        (PORT d[7] (7574:7574:7574) (7847:7847:7847))
        (PORT d[8] (7655:7655:7655) (7921:7921:7921))
        (PORT d[9] (5616:5616:5616) (5894:5894:5894))
        (PORT d[10] (7985:7985:7985) (8282:8282:8282))
        (PORT d[11] (6169:6169:6169) (6257:6257:6257))
        (PORT d[12] (6095:6095:6095) (6447:6447:6447))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2121:2121:2121) (1952:1952:1952))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (2664:2664:2664) (2506:2506:2506))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8332:8332:8332) (8586:8586:8586))
        (PORT d[1] (4442:4442:4442) (4684:4684:4684))
        (PORT d[2] (3899:3899:3899) (4183:4183:4183))
        (PORT d[3] (5021:5021:5021) (5370:5370:5370))
        (PORT d[4] (5021:5021:5021) (5363:5363:5363))
        (PORT d[5] (4697:4697:4697) (4908:4908:4908))
        (PORT d[6] (5496:5496:5496) (5736:5736:5736))
        (PORT d[7] (7576:7576:7576) (7847:7847:7847))
        (PORT d[8] (7657:7657:7657) (7921:7921:7921))
        (PORT d[9] (5618:5618:5618) (5894:5894:5894))
        (PORT d[10] (7987:7987:7987) (8282:8282:8282))
        (PORT d[11] (6171:6171:6171) (6257:6257:6257))
        (PORT d[12] (6097:6097:6097) (6447:6447:6447))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (1362:1362:1362) (1234:1234:1234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a43.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4187:4187:4187) (4386:4386:4386))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8203:8203:8203) (8493:8493:8493))
        (PORT d[1] (5334:5334:5334) (5637:5637:5637))
        (PORT d[2] (4250:4250:4250) (4547:4547:4547))
        (PORT d[3] (4558:4558:4558) (4847:4847:4847))
        (PORT d[4] (6602:6602:6602) (6863:6863:6863))
        (PORT d[5] (3875:3875:3875) (4162:4162:4162))
        (PORT d[6] (5090:5090:5090) (5331:5331:5331))
        (PORT d[7] (10264:10264:10264) (10498:10498:10498))
        (PORT d[8] (4940:4940:4940) (5272:5272:5272))
        (PORT d[9] (3830:3830:3830) (4115:4115:4115))
        (PORT d[10] (8376:8376:8376) (8657:8657:8657))
        (PORT d[11] (11911:11911:11911) (11796:11796:11796))
        (PORT d[12] (4576:4576:4576) (4862:4862:4862))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (5325:5325:5325))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (5968:5968:5968) (5879:5879:5879))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8796:8796:8796) (9050:9050:9050))
        (PORT d[1] (5336:5336:5336) (5637:5637:5637))
        (PORT d[2] (4227:4227:4227) (4523:4523:4523))
        (PORT d[3] (4560:4560:4560) (4847:4847:4847))
        (PORT d[4] (6629:6629:6629) (6889:6889:6889))
        (PORT d[5] (3877:3877:3877) (4162:4162:4162))
        (PORT d[6] (5092:5092:5092) (5331:5331:5331))
        (PORT d[7] (10266:10266:10266) (10498:10498:10498))
        (PORT d[8] (4942:4942:4942) (5272:5272:5272))
        (PORT d[9] (3832:3832:3832) (4115:4115:4115))
        (PORT d[10] (8378:8378:8378) (8657:8657:8657))
        (PORT d[11] (11913:11913:11913) (11796:11796:11796))
        (PORT d[12] (4578:4578:4578) (4862:4862:4862))
        (PORT clk (2189:2189:2189) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (PORT d[0] (4842:4842:4842) (4851:4851:4851))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a107.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~66)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1363:1363:1363) (1285:1285:1285))
        (PORT datab (2613:2613:2613) (2680:2680:2680))
        (PORT datac (2599:2599:2599) (2463:2463:2463))
        (PORT datad (1371:1371:1371) (1331:1331:1331))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3915:3915:3915) (4142:4142:4142))
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4437:4437:4437) (4684:4684:4684))
        (PORT d[1] (6438:6438:6438) (6751:6751:6751))
        (PORT d[2] (4252:4252:4252) (4534:4534:4534))
        (PORT d[3] (5674:5674:5674) (6009:6009:6009))
        (PORT d[4] (5410:5410:5410) (5732:5732:5732))
        (PORT d[5] (5969:5969:5969) (6261:6261:6261))
        (PORT d[6] (5343:5343:5343) (5548:5548:5548))
        (PORT d[7] (7762:7762:7762) (7973:7973:7973))
        (PORT d[8] (4532:4532:4532) (4825:4825:4825))
        (PORT d[9] (4190:4190:4190) (4473:4473:4473))
        (PORT d[10] (5914:5914:5914) (6204:6204:6204))
        (PORT d[11] (5152:5152:5152) (5232:5232:5232))
        (PORT d[12] (6755:6755:6755) (7077:7077:7077))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2783:2783:2783) (2602:2602:2602))
        (PORT clk (2247:2247:2247) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (PORT d[0] (3326:3326:3326) (3156:3156:3156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4464:4464:4464) (4710:4710:4710))
        (PORT d[1] (6415:6415:6415) (6727:6727:6727))
        (PORT d[2] (4205:4205:4205) (4488:4488:4488))
        (PORT d[3] (5676:5676:5676) (6009:6009:6009))
        (PORT d[4] (5412:5412:5412) (5730:5730:5730))
        (PORT d[5] (5971:5971:5971) (6261:6261:6261))
        (PORT d[6] (5345:5345:5345) (5548:5548:5548))
        (PORT d[7] (7764:7764:7764) (7973:7973:7973))
        (PORT d[8] (4534:4534:4534) (4825:4825:4825))
        (PORT d[9] (4192:4192:4192) (4473:4473:4473))
        (PORT d[10] (5916:5916:5916) (6204:6204:6204))
        (PORT d[11] (5154:5154:5154) (5232:5232:5232))
        (PORT d[12] (6757:6757:6757) (7077:7077:7077))
        (PORT clk (2207:2207:2207) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2202:2202:2202))
        (PORT d[0] (2277:2277:2277) (2093:2093:2093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a11.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3962:3962:3962) (4190:4190:4190))
        (PORT clk (2236:2236:2236) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4484:4484:4484) (4733:4733:4733))
        (PORT d[1] (6808:6808:6808) (7112:7112:7112))
        (PORT d[2] (4853:4853:4853) (5112:5112:5112))
        (PORT d[3] (6270:6270:6270) (6573:6573:6573))
        (PORT d[4] (5794:5794:5794) (6119:6119:6119))
        (PORT d[5] (6271:6271:6271) (6553:6553:6553))
        (PORT d[6] (5687:5687:5687) (5884:5884:5884))
        (PORT d[7] (8129:8129:8129) (8329:8329:8329))
        (PORT d[8] (4510:4510:4510) (4803:4803:4803))
        (PORT d[9] (4215:4215:4215) (4501:4501:4501))
        (PORT d[10] (4622:4622:4622) (4930:4930:4930))
        (PORT d[11] (4771:4771:4771) (4860:4860:4860))
        (PORT d[12] (7073:7073:7073) (7383:7383:7383))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6311:6311:6311) (6073:6073:6073))
        (PORT clk (2233:2233:2233) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2268:2268:2268))
        (PORT d[0] (6854:6854:6854) (6627:6627:6627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4486:4486:4486) (4733:4733:4733))
        (PORT d[1] (6785:6785:6785) (7089:7089:7089))
        (PORT d[2] (4588:4588:4588) (4863:4863:4863))
        (PORT d[3] (6272:6272:6272) (6573:6573:6573))
        (PORT d[4] (5771:5771:5771) (6096:6096:6096))
        (PORT d[5] (6273:6273:6273) (6553:6553:6553))
        (PORT d[6] (5689:5689:5689) (5884:5884:5884))
        (PORT d[7] (8131:8131:8131) (8329:8329:8329))
        (PORT d[8] (4512:4512:4512) (4803:4803:4803))
        (PORT d[9] (4217:4217:4217) (4501:4501:4501))
        (PORT d[10] (4624:4624:4624) (4930:4930:4930))
        (PORT d[11] (4773:4773:4773) (4860:4860:4860))
        (PORT d[12] (7075:7075:7075) (7383:7383:7383))
        (PORT clk (2193:2193:2193) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2188:2188:2188))
        (PORT d[0] (3737:3737:3737) (3622:3622:3622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a75.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~67)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1432:1432:1432) (1309:1309:1309))
        (PORT datab (1115:1115:1115) (995:995:995))
        (PORT datac (2598:2598:2598) (2463:2463:2463))
        (PORT datad (2565:2565:2565) (2643:2643:2643))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~68)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (3904:3904:3904) (3879:3879:3879))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4771:4771:4771))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8362:8362:8362) (8626:8626:8626))
        (PORT d[1] (4713:4713:4713) (4949:4949:4949))
        (PORT d[2] (4115:4115:4115) (4370:4370:4370))
        (PORT d[3] (5603:5603:5603) (5912:5912:5912))
        (PORT d[4] (5054:5054:5054) (5398:5398:5398))
        (PORT d[5] (4080:4080:4080) (4333:4333:4333))
        (PORT d[6] (5783:5783:5783) (6014:6014:6014))
        (PORT d[7] (7596:7596:7596) (7870:7870:7870))
        (PORT d[8] (7994:7994:7994) (8250:8250:8250))
        (PORT d[9] (3839:3839:3839) (4126:4126:4126))
        (PORT d[10] (4621:4621:4621) (4949:4949:4949))
        (PORT d[11] (6098:6098:6098) (6185:6185:6185))
        (PORT d[12] (6477:6477:6477) (6823:6823:6823))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4660:4660:4660) (4624:4624:4624))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (5203:5203:5203) (5178:5178:5178))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8364:8364:8364) (8626:8626:8626))
        (PORT d[1] (4448:4448:4448) (4701:4701:4701))
        (PORT d[2] (3908:3908:3908) (4187:4187:4187))
        (PORT d[3] (5605:5605:5605) (5912:5912:5912))
        (PORT d[4] (5056:5056:5056) (5398:5398:5398))
        (PORT d[5] (4082:4082:4082) (4333:4333:4333))
        (PORT d[6] (5785:5785:5785) (6014:6014:6014))
        (PORT d[7] (7598:7598:7598) (7870:7870:7870))
        (PORT d[8] (7996:7996:7996) (8250:8250:8250))
        (PORT d[9] (3841:3841:3841) (4126:4126:4126))
        (PORT d[10] (4623:4623:4623) (4949:4949:4949))
        (PORT d[11] (6100:6100:6100) (6185:6185:6185))
        (PORT d[12] (6479:6479:6479) (6823:6823:6823))
        (PORT clk (2206:2206:2206) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (PORT d[0] (3409:3409:3409) (3262:3262:3262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a139.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4176:4176:4176) (4374:4374:4374))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8180:8180:8180) (8457:8457:8457))
        (PORT d[1] (5281:5281:5281) (5577:5577:5577))
        (PORT d[2] (7900:7900:7900) (8213:8213:8213))
        (PORT d[3] (4567:4567:4567) (4852:4852:4852))
        (PORT d[4] (6612:6612:6612) (6872:6872:6872))
        (PORT d[5] (3882:3882:3882) (4171:4171:4171))
        (PORT d[6] (5401:5401:5401) (5623:5623:5623))
        (PORT d[7] (10296:10296:10296) (10528:10528:10528))
        (PORT d[8] (5255:5255:5255) (5567:5567:5567))
        (PORT d[9] (3816:3816:3816) (4100:4100:4100))
        (PORT d[10] (8046:8046:8046) (8345:8345:8345))
        (PORT d[11] (11963:11963:11963) (11860:11860:11860))
        (PORT d[12] (4339:4339:4339) (4667:4667:4667))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4697:4697:4697) (4640:4640:4640))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (5240:5240:5240) (5194:5194:5194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8197:8197:8197) (8484:8484:8484))
        (PORT d[1] (5014:5014:5014) (5325:5325:5325))
        (PORT d[2] (7876:7876:7876) (8187:8187:8187))
        (PORT d[3] (4569:4569:4569) (4852:4852:4852))
        (PORT d[4] (6624:6624:6624) (6872:6872:6872))
        (PORT d[5] (3884:3884:3884) (4171:4171:4171))
        (PORT d[6] (5403:5403:5403) (5623:5623:5623))
        (PORT d[7] (10298:10298:10298) (10528:10528:10528))
        (PORT d[8] (5257:5257:5257) (5567:5567:5567))
        (PORT d[9] (3818:3818:3818) (4100:4100:4100))
        (PORT d[10] (8048:8048:8048) (8345:8345:8345))
        (PORT d[11] (11965:11965:11965) (11860:11860:11860))
        (PORT d[12] (4341:4341:4341) (4667:4667:4667))
        (PORT clk (2193:2193:2193) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (PORT d[0] (3468:3468:3468) (3484:3484:3484))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a203.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~70)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2637:2637:2637) (2504:2504:2504))
        (PORT datab (2616:2616:2616) (2684:2684:2684))
        (PORT datac (1015:1015:1015) (958:958:958))
        (PORT datad (2047:2047:2047) (1899:1899:1899))
        (IOPATH dataa combout (349:349:349) (365:365:365))
        (IOPATH datab combout (350:350:350) (375:375:375))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[11\]\~71)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (3903:3903:3903) (3878:3878:3878))
        (PORT datad (191:191:191) (210:210:210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[12\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4278:4278:4278))
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7270:7270:7270) (7548:7548:7548))
        (PORT d[1] (4903:4903:4903) (5180:5180:5180))
        (PORT d[2] (6368:6368:6368) (6668:6668:6668))
        (PORT d[3] (7789:7789:7789) (8122:8122:8122))
        (PORT d[4] (7622:7622:7622) (7984:7984:7984))
        (PORT d[5] (4895:4895:4895) (5196:5196:5196))
        (PORT d[6] (4760:4760:4760) (5015:5015:5015))
        (PORT d[7] (6579:6579:6579) (6883:6883:6883))
        (PORT d[8] (6983:6983:6983) (7270:7270:7270))
        (PORT d[9] (4581:4581:4581) (4879:4879:4879))
        (PORT d[10] (7044:7044:7044) (7371:7371:7371))
        (PORT d[11] (6134:6134:6134) (6220:6220:6220))
        (PORT d[12] (8193:8193:8193) (8530:8530:8530))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1790:1790:1790) (1700:1700:1700))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (PORT d[0] (2333:2333:2333) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6997:6997:6997) (7290:7290:7290))
        (PORT d[1] (5181:5181:5181) (5439:5439:5439))
        (PORT d[2] (6370:6370:6370) (6668:6668:6668))
        (PORT d[3] (7791:7791:7791) (8122:8122:8122))
        (PORT d[4] (7624:7624:7624) (7984:7984:7984))
        (PORT d[5] (4897:4897:4897) (5196:5196:5196))
        (PORT d[6] (4762:4762:4762) (5015:5015:5015))
        (PORT d[7] (6581:6581:6581) (6883:6883:6883))
        (PORT d[8] (6985:6985:6985) (7270:7270:7270))
        (PORT d[9] (4583:4583:4583) (4879:4879:4879))
        (PORT d[10] (7046:7046:7046) (7371:7371:7371))
        (PORT d[11] (6136:6136:6136) (6220:6220:6220))
        (PORT d[12] (8195:8195:8195) (8530:8530:8530))
        (PORT clk (2232:2232:2232) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2231:2231:2231))
        (PORT d[0] (1572:1572:1572) (1461:1461:1461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a140.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4117:4117:4117) (4309:4309:4309))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7081:7081:7081) (7370:7370:7370))
        (PORT d[1] (5304:5304:5304) (5624:5624:5624))
        (PORT d[2] (6844:6844:6844) (7172:7172:7172))
        (PORT d[3] (4579:4579:4579) (4897:4897:4897))
        (PORT d[4] (5546:5546:5546) (5823:5823:5823))
        (PORT d[5] (4283:4283:4283) (4591:4591:4591))
        (PORT d[6] (4811:4811:4811) (5105:5105:5105))
        (PORT d[7] (9265:9265:9265) (9524:9524:9524))
        (PORT d[8] (6971:6971:6971) (7284:7284:7284))
        (PORT d[9] (6904:6904:6904) (7214:7214:7214))
        (PORT d[10] (7061:7061:7061) (7393:7393:7393))
        (PORT d[11] (10885:10885:10885) (10799:10799:10799))
        (PORT d[12] (4692:4692:4692) (5043:5043:5043))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4509:4509:4509))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (5073:5073:5073) (5063:5063:5063))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7098:7098:7098) (7396:7396:7396))
        (PORT d[1] (5356:5356:5356) (5673:5673:5673))
        (PORT d[2] (6856:6856:6856) (7172:7172:7172))
        (PORT d[3] (4581:4581:4581) (4897:4897:4897))
        (PORT d[4] (5223:5223:5223) (5507:5507:5507))
        (PORT d[5] (4285:4285:4285) (4591:4591:4591))
        (PORT d[6] (4813:4813:4813) (5105:5105:5105))
        (PORT d[7] (9267:9267:9267) (9524:9524:9524))
        (PORT d[8] (6973:6973:6973) (7284:7284:7284))
        (PORT d[9] (6906:6906:6906) (7214:7214:7214))
        (PORT d[10] (7063:7063:7063) (7393:7393:7393))
        (PORT d[11] (10887:10887:10887) (10799:10799:10799))
        (PORT d[12] (4694:4694:4694) (5043:5043:5043))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (4084:4084:4084) (4079:4079:4079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a204.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~76)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2958:2958:2958) (3071:3071:3071))
        (PORT datab (1029:1029:1029) (983:983:983))
        (PORT datac (1620:1620:1620) (1577:1577:1577))
        (PORT datad (2525:2525:2525) (2492:2492:2492))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3766:3766:3766) (3970:3970:3970))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6705:6705:6705) (7001:7001:7001))
        (PORT d[1] (5389:5389:5389) (5718:5718:5718))
        (PORT d[2] (6127:6127:6127) (6462:6462:6462))
        (PORT d[3] (5301:5301:5301) (5621:5621:5621))
        (PORT d[4] (4556:4556:4556) (4876:4876:4876))
        (PORT d[5] (4316:4316:4316) (4627:4627:4627))
        (PORT d[6] (4858:4858:4858) (5161:5161:5161))
        (PORT d[7] (8911:8911:8911) (9185:9185:9185))
        (PORT d[8] (6678:6678:6678) (6995:6995:6995))
        (PORT d[9] (6240:6240:6240) (6572:6572:6572))
        (PORT d[10] (6744:6744:6744) (7079:7079:7079))
        (PORT d[11] (10541:10541:10541) (10462:10462:10462))
        (PORT d[12] (4728:4728:4728) (5076:5076:5076))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3031:3031:3031) (2931:2931:2931))
        (PORT clk (2247:2247:2247) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2278:2278:2278))
        (PORT d[0] (3574:3574:3574) (3485:3485:3485))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2251:2251:2251) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6416:6416:6416) (6730:6730:6730))
        (PORT d[1] (5366:5366:5366) (5691:5691:5691))
        (PORT d[2] (6104:6104:6104) (6438:6438:6438))
        (PORT d[3] (5303:5303:5303) (5621:5621:5621))
        (PORT d[4] (4903:4903:4903) (5188:5188:5188))
        (PORT d[5] (4318:4318:4318) (4627:4627:4627))
        (PORT d[6] (4860:4860:4860) (5161:5161:5161))
        (PORT d[7] (8913:8913:8913) (9185:9185:9185))
        (PORT d[8] (6680:6680:6680) (6995:6995:6995))
        (PORT d[9] (6242:6242:6242) (6572:6572:6572))
        (PORT d[10] (6746:6746:6746) (7079:7079:7079))
        (PORT d[11] (10543:10543:10543) (10462:10462:10462))
        (PORT d[12] (4730:4730:4730) (5076:5076:5076))
        (PORT clk (2203:2203:2203) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2202:2202:2202))
        (PORT d[0] (2810:2810:2810) (2814:2814:2814))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a172.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4314:4314:4314))
        (PORT clk (2278:2278:2278) (2306:2306:2306))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6948:6948:6948))
        (PORT d[1] (4510:4510:4510) (4802:4802:4802))
        (PORT d[2] (6352:6352:6352) (6652:6652:6652))
        (PORT d[3] (7762:7762:7762) (8096:8096:8096))
        (PORT d[4] (7871:7871:7871) (8221:8221:8221))
        (PORT d[5] (4975:4975:4975) (5201:5201:5201))
        (PORT d[6] (5107:5107:5107) (5345:5345:5345))
        (PORT d[7] (6604:6604:6604) (6906:6906:6906))
        (PORT d[8] (6650:6650:6650) (6947:6947:6947))
        (PORT d[9] (4580:4580:4580) (4878:4878:4878))
        (PORT d[10] (7041:7041:7041) (7361:7361:7361))
        (PORT d[11] (6180:6180:6180) (6267:6267:6267))
        (PORT d[12] (8192:8192:8192) (8530:8530:8530))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1615:1615:1615) (1501:1501:1501))
        (PORT clk (2275:2275:2275) (2302:2302:2302))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2306:2306:2306))
        (PORT d[0] (2158:2158:2158) (2055:2055:2055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2307:2307:2307))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6965:6965:6965) (7245:7245:7245))
        (PORT d[1] (4872:4872:4872) (5145:5145:5145))
        (PORT d[2] (6054:6054:6054) (6365:6365:6365))
        (PORT d[3] (7764:7764:7764) (8096:8096:8096))
        (PORT d[4] (7623:7623:7623) (7983:7983:7983))
        (PORT d[5] (4977:4977:4977) (5201:5201:5201))
        (PORT d[6] (5109:5109:5109) (5345:5345:5345))
        (PORT d[7] (6606:6606:6606) (6906:6906:6906))
        (PORT d[8] (6652:6652:6652) (6947:6947:6947))
        (PORT d[9] (4582:4582:4582) (4878:4878:4878))
        (PORT d[10] (7043:7043:7043) (7361:7361:7361))
        (PORT d[11] (6182:6182:6182) (6267:6267:6267))
        (PORT d[12] (8194:8194:8194) (8530:8530:8530))
        (PORT clk (2231:2231:2231) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2230:2230:2230))
        (PORT d[0] (1173:1173:1173) (1082:1082:1082))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a236.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~75)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2954:2954:2954) (3066:3066:3066))
        (PORT datab (1681:1681:1681) (1539:1539:1539))
        (PORT datac (1194:1194:1194) (1110:1110:1110))
        (PORT datad (2528:2528:2528) (2495:2495:2495))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4310:4310:4310))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7030:7030:7030) (7327:7327:7327))
        (PORT d[1] (4879:4879:4879) (5157:5157:5157))
        (PORT d[2] (6426:6426:6426) (6726:6726:6726))
        (PORT d[3] (8096:8096:8096) (8415:8415:8415))
        (PORT d[4] (7965:7965:7965) (8328:8328:8328))
        (PORT d[5] (4384:4384:4384) (4631:4631:4631))
        (PORT d[6] (4810:4810:4810) (5069:5069:5069))
        (PORT d[7] (6580:6580:6580) (6883:6883:6883))
        (PORT d[8] (6948:6948:6948) (7236:7236:7236))
        (PORT d[9] (4869:4869:4869) (5160:5160:5160))
        (PORT d[10] (7351:7351:7351) (7664:7664:7664))
        (PORT d[11] (11644:11644:11644) (11582:11582:11582))
        (PORT d[12] (5091:5091:5091) (5469:5469:5469))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1562:1562:1562) (1448:1448:1448))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (PORT d[0] (2105:2105:2105) (2002:2002:2002))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7343:7343:7343) (7617:7617:7617))
        (PORT d[1] (5452:5452:5452) (5690:5690:5690))
        (PORT d[2] (6414:6414:6414) (6701:6701:6701))
        (PORT d[3] (8098:8098:8098) (8415:8415:8415))
        (PORT d[4] (7967:7967:7967) (8328:8328:8328))
        (PORT d[5] (4386:4386:4386) (4631:4631:4631))
        (PORT d[6] (4812:4812:4812) (5069:5069:5069))
        (PORT d[7] (6582:6582:6582) (6883:6883:6883))
        (PORT d[8] (6950:6950:6950) (7236:7236:7236))
        (PORT d[9] (4871:4871:4871) (5160:5160:5160))
        (PORT d[10] (7353:7353:7353) (7664:7664:7664))
        (PORT d[11] (11646:11646:11646) (11582:11582:11582))
        (PORT d[12] (5093:5093:5093) (5469:5469:5469))
        (PORT clk (2233:2233:2233) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2232:2232:2232))
        (PORT d[0] (6690:6690:6690) (6396:6396:6396))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a12.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (3997:3997:3997))
        (PORT clk (2276:2276:2276) (2303:2303:2303))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6623:6623:6623) (6913:6913:6913))
        (PORT d[1] (4538:4538:4538) (4830:4830:4830))
        (PORT d[2] (6093:6093:6093) (6401:6401:6401))
        (PORT d[3] (7765:7765:7765) (8095:8095:8095))
        (PORT d[4] (7594:7594:7594) (7955:7955:7955))
        (PORT d[5] (4967:4967:4967) (5192:5192:5192))
        (PORT d[6] (5133:5133:5133) (5368:5368:5368))
        (PORT d[7] (6504:6504:6504) (6778:6778:6778))
        (PORT d[8] (6626:6626:6626) (6925:6925:6925))
        (PORT d[9] (7285:7285:7285) (7582:7582:7582))
        (PORT d[10] (7026:7026:7026) (7347:7347:7347))
        (PORT d[11] (11312:11312:11312) (11261:11261:11261))
        (PORT d[12] (8173:8173:8173) (8509:8509:8509))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6963:6963:6963) (6694:6694:6694))
        (PORT clk (2273:2273:2273) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2276:2276:2276) (2303:2303:2303))
        (PORT d[0] (7506:7506:7506) (7248:7248:7248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2277:2277:2277) (2304:2304:2304))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6613:6613:6613) (6911:6911:6911))
        (PORT d[1] (4540:4540:4540) (4830:4830:4830))
        (PORT d[2] (6080:6080:6080) (6375:6375:6375))
        (PORT d[3] (7767:7767:7767) (8095:8095:8095))
        (PORT d[4] (7596:7596:7596) (7955:7955:7955))
        (PORT d[5] (4969:4969:4969) (5192:5192:5192))
        (PORT d[6] (5135:5135:5135) (5368:5368:5368))
        (PORT d[7] (6506:6506:6506) (6778:6778:6778))
        (PORT d[8] (6628:6628:6628) (6925:6925:6925))
        (PORT d[9] (7287:7287:7287) (7582:7582:7582))
        (PORT d[10] (7028:7028:7028) (7347:7347:7347))
        (PORT d[11] (11314:11314:11314) (11261:11261:11261))
        (PORT d[12] (8175:8175:8175) (8509:8509:8509))
        (PORT clk (2228:2228:2228) (2228:2228:2228))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2228:2228:2228))
        (PORT d[0] (2521:2521:2521) (2443:2443:2443))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a76.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2229:2229:2229))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~73)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2952:2952:2952) (3064:3064:3064))
        (PORT datab (1040:1040:1040) (997:997:997))
        (PORT datac (710:710:710) (669:669:669))
        (PORT datad (2529:2529:2529) (2497:2497:2497))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3797:3797:3797) (3999:3999:3999))
        (PORT clk (2247:2247:2247) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6731:6731:6731) (7031:7031:7031))
        (PORT d[1] (5338:5338:5338) (5666:5666:5666))
        (PORT d[2] (6172:6172:6172) (6515:6515:6515))
        (PORT d[3] (5300:5300:5300) (5621:5621:5621))
        (PORT d[4] (6204:6204:6204) (6491:6491:6491))
        (PORT d[5] (4305:4305:4305) (4616:4616:4616))
        (PORT d[6] (4868:4868:4868) (5166:5166:5166))
        (PORT d[7] (8603:8603:8603) (8891:8891:8891))
        (PORT d[8] (6633:6633:6633) (6950:6950:6950))
        (PORT d[9] (6961:6961:6961) (7259:7259:7259))
        (PORT d[10] (6776:6776:6776) (7109:7109:7109))
        (PORT d[11] (10235:10235:10235) (10165:10165:10165))
        (PORT d[12] (4707:4707:4707) (5058:5058:5058))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (4815:4815:4815))
        (PORT clk (2244:2244:2244) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2275:2275:2275))
        (PORT d[0] (5468:5468:5468) (5369:5369:5369))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6436:6436:6436) (6753:6753:6753))
        (PORT d[1] (5340:5340:5340) (5666:5666:5666))
        (PORT d[2] (6148:6148:6148) (6491:6491:6491))
        (PORT d[3] (5302:5302:5302) (5621:5621:5621))
        (PORT d[4] (5936:5936:5936) (6238:6238:6238))
        (PORT d[5] (4307:4307:4307) (4616:4616:4616))
        (PORT d[6] (4870:4870:4870) (5166:5166:5166))
        (PORT d[7] (8605:8605:8605) (8891:8891:8891))
        (PORT d[8] (6635:6635:6635) (6950:6950:6950))
        (PORT d[9] (6963:6963:6963) (7259:7259:7259))
        (PORT d[10] (6778:6778:6778) (7109:7109:7109))
        (PORT d[11] (10237:10237:10237) (10165:10165:10165))
        (PORT d[12] (4709:4709:4709) (5058:5058:5058))
        (PORT clk (2200:2200:2200) (2199:2199:2199))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2199:2199:2199))
        (PORT d[0] (4798:4798:4798) (4776:4776:4776))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a108.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4114:4114:4114) (4305:4305:4305))
        (PORT clk (2259:2259:2259) (2286:2286:2286))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7083:7083:7083) (7378:7378:7378))
        (PORT d[1] (5713:5713:5713) (6025:6025:6025))
        (PORT d[2] (6484:6484:6484) (6815:6815:6815))
        (PORT d[3] (5423:5423:5423) (5680:5680:5680))
        (PORT d[4] (4557:4557:4557) (4877:4877:4877))
        (PORT d[5] (4268:4268:4268) (4578:4578:4578))
        (PORT d[6] (4924:4924:4924) (5222:5222:5222))
        (PORT d[7] (8933:8933:8933) (9209:9209:9209))
        (PORT d[8] (6937:6937:6937) (7233:7233:7233))
        (PORT d[9] (6597:6597:6597) (6920:6920:6920))
        (PORT d[10] (7094:7094:7094) (7418:7418:7418))
        (PORT d[11] (10565:10565:10565) (10481:10481:10481))
        (PORT d[12] (4695:4695:4695) (5047:5047:5047))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5105:5105:5105) (4910:4910:4910))
        (PORT clk (2256:2256:2256) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2286:2286:2286))
        (PORT d[0] (5648:5648:5648) (5464:5464:5464))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2260:2260:2260) (2287:2287:2287))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6788:6788:6788) (7100:7100:7100))
        (PORT d[1] (5689:5689:5689) (6000:6000:6000))
        (PORT d[2] (6461:6461:6461) (6791:6791:6791))
        (PORT d[3] (5425:5425:5425) (5680:5680:5680))
        (PORT d[4] (4586:4586:4586) (4898:4898:4898))
        (PORT d[5] (4270:4270:4270) (4578:4578:4578))
        (PORT d[6] (4926:4926:4926) (5222:5222:5222))
        (PORT d[7] (8935:8935:8935) (9209:9209:9209))
        (PORT d[8] (6939:6939:6939) (7233:7233:7233))
        (PORT d[9] (6599:6599:6599) (6920:6920:6920))
        (PORT d[10] (7096:7096:7096) (7418:7418:7418))
        (PORT d[11] (10567:10567:10567) (10481:10481:10481))
        (PORT d[12] (4697:4697:4697) (5047:5047:5047))
        (PORT clk (2211:2211:2211) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2211:2211:2211))
        (PORT d[0] (2308:2308:2308) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a44.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2212:2212:2212))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~72)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2955:2955:2955) (3066:3066:3066))
        (PORT datab (1665:1665:1665) (1611:1611:1611))
        (PORT datac (1690:1690:1690) (1543:1543:1543))
        (PORT datad (2528:2528:2528) (2495:2495:2495))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~74)
    (DELAY
      (ABSOLUTE
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (1871:1871:1871) (1805:1805:1805))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[12\]\~77)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1903:1903:1903) (1839:1839:1839))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[13\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4066:4066:4066))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4553:4553:4553) (4812:4812:4812))
        (PORT d[1] (6758:6758:6758) (7062:7062:7062))
        (PORT d[2] (4594:4594:4594) (4872:4872:4872))
        (PORT d[3] (6010:6010:6010) (6334:6334:6334))
        (PORT d[4] (5805:5805:5805) (6135:6135:6135))
        (PORT d[5] (6304:6304:6304) (6586:6586:6586))
        (PORT d[6] (5663:5663:5663) (5862:5862:5862))
        (PORT d[7] (8078:8078:8078) (8274:8274:8274))
        (PORT d[8] (4201:4201:4201) (4508:4508:4508))
        (PORT d[9] (4499:4499:4499) (4771:4771:4771))
        (PORT d[10] (6221:6221:6221) (6494:6494:6494))
        (PORT d[11] (5152:5152:5152) (5230:5230:5230))
        (PORT d[12] (7080:7080:7080) (7391:7391:7391))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5190:5190:5190) (5213:5213:5213))
        (PORT clk (2216:2216:2216) (2243:2243:2243))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2247:2247:2247))
        (PORT d[0] (5733:5733:5733) (5767:5767:5767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2248:2248:2248))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4530:4530:4530) (4788:4788:4788))
        (PORT d[1] (6795:6795:6795) (7086:7086:7086))
        (PORT d[2] (4866:4866:4866) (5130:5130:5130))
        (PORT d[3] (6012:6012:6012) (6334:6334:6334))
        (PORT d[4] (5807:5807:5807) (6135:6135:6135))
        (PORT d[5] (6306:6306:6306) (6586:6586:6586))
        (PORT d[6] (5665:5665:5665) (5862:5862:5862))
        (PORT d[7] (8080:8080:8080) (8274:8274:8274))
        (PORT d[8] (4203:4203:4203) (4508:4508:4508))
        (PORT d[9] (4501:4501:4501) (4771:4771:4771))
        (PORT d[10] (6223:6223:6223) (6494:6494:6494))
        (PORT d[11] (5154:5154:5154) (5230:5230:5230))
        (PORT d[12] (7082:7082:7082) (7391:7391:7391))
        (PORT clk (2172:2172:2172) (2171:2171:2171))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2172:2172:2172) (2171:2171:2171))
        (PORT d[0] (3141:3141:3141) (3079:3079:3079))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a109.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2172:2172:2172))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3626:3626:3626))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5308:5308:5308) (5601:5601:5601))
        (PORT d[1] (6720:6720:6720) (6993:6993:6993))
        (PORT d[2] (5003:5003:5003) (5299:5299:5299))
        (PORT d[3] (5915:5915:5915) (6165:6165:6165))
        (PORT d[4] (4268:4268:4268) (4566:4566:4566))
        (PORT d[5] (4042:4042:4042) (4276:4276:4276))
        (PORT d[6] (4101:4101:4101) (4344:4344:4344))
        (PORT d[7] (4601:4601:4601) (4792:4792:4792))
        (PORT d[8] (5550:5550:5550) (5826:5826:5826))
        (PORT d[9] (3444:3444:3444) (3706:3706:3706))
        (PORT d[10] (4531:4531:4531) (4788:4788:4788))
        (PORT d[11] (6727:6727:6727) (6776:6776:6776))
        (PORT d[12] (6392:6392:6392) (6606:6606:6606))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4277:4277:4277))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (5159:5159:5159) (4831:4831:4831))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (5342:5342:5342))
        (PORT d[1] (6722:6722:6722) (6993:6993:6993))
        (PORT d[2] (5326:5326:5326) (5600:5600:5600))
        (PORT d[3] (5917:5917:5917) (6165:6165:6165))
        (PORT d[4] (3960:3960:3960) (4260:4260:4260))
        (PORT d[5] (4044:4044:4044) (4276:4276:4276))
        (PORT d[6] (4103:4103:4103) (4344:4344:4344))
        (PORT d[7] (4603:4603:4603) (4792:4792:4792))
        (PORT d[8] (5552:5552:5552) (5826:5826:5826))
        (PORT d[9] (3446:3446:3446) (3706:3706:3706))
        (PORT d[10] (4533:4533:4533) (4788:4788:4788))
        (PORT d[11] (6729:6729:6729) (6776:6776:6776))
        (PORT d[12] (6394:6394:6394) (6606:6606:6606))
        (PORT clk (2181:2181:2181) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (PORT d[0] (3563:3563:3563) (3373:3373:3373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a45.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~78)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1725:1725:1725) (1590:1590:1590))
        (PORT datab (1680:1680:1680) (1639:1639:1639))
        (PORT datac (3187:3187:3187) (3062:3062:3062))
        (PORT datad (2302:2302:2302) (2404:2404:2404))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3722:3722:3722) (3941:3941:3941))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8403:8403:8403) (8665:8665:8665))
        (PORT d[1] (4157:4157:4157) (4429:4429:4429))
        (PORT d[2] (3894:3894:3894) (4176:4176:4176))
        (PORT d[3] (5345:5345:5345) (5687:5687:5687))
        (PORT d[4] (5603:5603:5603) (5906:5906:5906))
        (PORT d[5] (4723:4723:4723) (4953:4953:4953))
        (PORT d[6] (5823:5823:5823) (6054:6054:6054))
        (PORT d[7] (7597:7597:7597) (7871:7871:7871))
        (PORT d[8] (7964:7964:7964) (8228:8228:8228))
        (PORT d[9] (4162:4162:4162) (4442:4442:4442))
        (PORT d[10] (4976:4976:4976) (5294:5294:5294))
        (PORT d[11] (5738:5738:5738) (5810:5810:5810))
        (PORT d[12] (6445:6445:6445) (6793:6793:6793))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6883:6883:6883) (6711:6711:6711))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT d[0] (7426:7426:7426) (7265:7265:7265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8354:8354:8354) (8616:8616:8616))
        (PORT d[1] (4464:4464:4464) (4716:4716:4716))
        (PORT d[2] (4130:4130:4130) (4385:4385:4385))
        (PORT d[3] (5347:5347:5347) (5687:5687:5687))
        (PORT d[4] (5382:5382:5382) (5718:5718:5718))
        (PORT d[5] (4725:4725:4725) (4953:4953:4953))
        (PORT d[6] (5825:5825:5825) (6054:6054:6054))
        (PORT d[7] (7599:7599:7599) (7871:7871:7871))
        (PORT d[8] (7966:7966:7966) (8228:8228:8228))
        (PORT d[9] (4164:4164:4164) (4442:4442:4442))
        (PORT d[10] (4978:4978:4978) (5294:5294:5294))
        (PORT d[11] (5740:5740:5740) (5810:5810:5810))
        (PORT d[12] (6447:6447:6447) (6793:6793:6793))
        (PORT clk (2202:2202:2202) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2200:2200:2200))
        (PORT d[0] (4407:4407:4407) (4285:4285:4285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a77.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4045:4045:4045) (4235:4235:4235))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4584:4584:4584))
        (PORT d[1] (4436:4436:4436) (4697:4697:4697))
        (PORT d[2] (4189:4189:4189) (4456:4456:4456))
        (PORT d[3] (5661:5661:5661) (5987:5987:5987))
        (PORT d[4] (5406:5406:5406) (5745:5745:5745))
        (PORT d[5] (5046:5046:5046) (5265:5265:5265))
        (PORT d[6] (6130:6130:6130) (6339:6339:6339))
        (PORT d[7] (7952:7952:7952) (8222:8222:8222))
        (PORT d[8] (4577:4577:4577) (4865:4865:4865))
        (PORT d[9] (4213:4213:4213) (4497:4497:4497))
        (PORT d[10] (5001:5001:5001) (5322:5322:5322))
        (PORT d[11] (5422:5422:5422) (5510:5510:5510))
        (PORT d[12] (6736:6736:6736) (7066:7066:7066))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5668:5668:5668) (5571:5571:5571))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (6211:6211:6211) (6125:6125:6125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4276:4276:4276) (4581:4581:4581))
        (PORT d[1] (4464:4464:4464) (4722:4722:4722))
        (PORT d[2] (3892:3892:3892) (4172:4172:4172))
        (PORT d[3] (5663:5663:5663) (5987:5987:5987))
        (PORT d[4] (5408:5408:5408) (5745:5745:5745))
        (PORT d[5] (5048:5048:5048) (5265:5265:5265))
        (PORT d[6] (6132:6132:6132) (6339:6339:6339))
        (PORT d[7] (7954:7954:7954) (8222:8222:8222))
        (PORT d[8] (4579:4579:4579) (4865:4865:4865))
        (PORT d[9] (4215:4215:4215) (4497:4497:4497))
        (PORT d[10] (5003:5003:5003) (5322:5322:5322))
        (PORT d[11] (5424:5424:5424) (5510:5510:5510))
        (PORT d[12] (6738:6738:6738) (7066:7066:7066))
        (PORT clk (2188:2188:2188) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (PORT d[0] (3370:3370:3370) (3107:3107:3107))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a13.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~79)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2636:2636:2636) (2503:2503:2503))
        (PORT datab (966:966:966) (921:921:921))
        (PORT datac (689:689:689) (645:645:645))
        (PORT datad (2567:2567:2567) (2645:2645:2645))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~80)
    (DELAY
      (ABSOLUTE
        (PORT dataa (981:981:981) (936:936:936))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (3905:3905:3905) (3879:3879:3879))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3649:3649:3649))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4246:4246:4246) (4552:4552:4552))
        (PORT d[1] (4789:4789:4789) (5043:5043:5043))
        (PORT d[2] (4167:4167:4167) (4430:4430:4430))
        (PORT d[3] (6008:6008:6008) (6325:6325:6325))
        (PORT d[4] (6327:6327:6327) (6627:6627:6627))
        (PORT d[5] (3750:3750:3750) (3992:3992:3992))
        (PORT d[6] (6145:6145:6145) (6363:6363:6363))
        (PORT d[7] (8287:8287:8287) (8549:8549:8549))
        (PORT d[8] (4570:4570:4570) (4857:4857:4857))
        (PORT d[9] (4501:4501:4501) (4775:4775:4775))
        (PORT d[10] (5287:5287:5287) (5594:5594:5594))
        (PORT d[11] (6475:6475:6475) (6555:6555:6555))
        (PORT d[12] (6739:6739:6739) (7066:7066:7066))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3663:3663:3663) (3563:3563:3563))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (4206:4206:4206) (4117:4117:4117))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4475:4475:4475) (4749:4749:4749))
        (PORT d[1] (4816:4816:4816) (5067:5067:5067))
        (PORT d[2] (3871:3871:3871) (4152:4152:4152))
        (PORT d[3] (6010:6010:6010) (6325:6325:6325))
        (PORT d[4] (6026:6026:6026) (6341:6341:6341))
        (PORT d[5] (3752:3752:3752) (3992:3992:3992))
        (PORT d[6] (6147:6147:6147) (6363:6363:6363))
        (PORT d[7] (8289:8289:8289) (8549:8549:8549))
        (PORT d[8] (4572:4572:4572) (4857:4857:4857))
        (PORT d[9] (4503:4503:4503) (4775:4775:4775))
        (PORT d[10] (5289:5289:5289) (5594:5594:5594))
        (PORT d[11] (6477:6477:6477) (6555:6555:6555))
        (PORT d[12] (6741:6741:6741) (7066:7066:7066))
        (PORT clk (2175:2175:2175) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2174:2174:2174))
        (PORT d[0] (5172:5172:5172) (5097:5097:5097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a237.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3624:3624:3624) (3840:3840:3840))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5609:5609:5609) (5882:5882:5882))
        (PORT d[1] (3791:3791:3791) (4054:4054:4054))
        (PORT d[2] (5395:5395:5395) (5687:5687:5687))
        (PORT d[3] (4792:4792:4792) (5030:5030:5030))
        (PORT d[4] (4590:4590:4590) (4873:4873:4873))
        (PORT d[5] (4367:4367:4367) (4583:4583:4583))
        (PORT d[6] (4368:4368:4368) (4590:4590:4590))
        (PORT d[7] (4653:4653:4653) (4840:4840:4840))
        (PORT d[8] (6355:6355:6355) (6572:6572:6572))
        (PORT d[9] (3754:3754:3754) (3999:3999:3999))
        (PORT d[10] (4883:4883:4883) (5133:5133:5133))
        (PORT d[11] (7063:7063:7063) (7101:7101:7101))
        (PORT d[12] (6443:6443:6443) (6658:6658:6658))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5794:5794:5794) (5602:5602:5602))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (6337:6337:6337) (6156:6156:6156))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5364:5364:5364) (5650:5650:5650))
        (PORT d[1] (3819:3819:3819) (4079:4079:4079))
        (PORT d[2] (5407:5407:5407) (5687:5687:5687))
        (PORT d[3] (4794:4794:4794) (5030:5030:5030))
        (PORT d[4] (4623:4623:4623) (4893:4893:4893))
        (PORT d[5] (4369:4369:4369) (4583:4583:4583))
        (PORT d[6] (4370:4370:4370) (4590:4590:4590))
        (PORT d[7] (4655:4655:4655) (4840:4840:4840))
        (PORT d[8] (6357:6357:6357) (6572:6572:6572))
        (PORT d[9] (3756:3756:3756) (3999:3999:3999))
        (PORT d[10] (4885:4885:4885) (5133:5133:5133))
        (PORT d[11] (7065:7065:7065) (7101:7101:7101))
        (PORT d[12] (6445:6445:6445) (6658:6658:6658))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (5341:5341:5341) (5185:5185:5185))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a173.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~81)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2355:2355:2355) (2447:2447:2447))
        (PORT datab (1317:1317:1317) (1239:1239:1239))
        (PORT datac (3186:3186:3186) (3060:3060:3060))
        (PORT datad (2195:2195:2195) (2113:2113:2113))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3231:3231:3231))
        (PORT clk (2262:2262:2262) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5538:5538:5538) (5794:5794:5794))
        (PORT d[1] (4700:4700:4700) (4897:4897:4897))
        (PORT d[2] (4893:4893:4893) (5149:5149:5149))
        (PORT d[3] (4376:4376:4376) (4592:4592:4592))
        (PORT d[4] (4856:4856:4856) (5082:5082:5082))
        (PORT d[5] (3287:3287:3287) (3509:3509:3509))
        (PORT d[6] (4570:4570:4570) (4725:4725:4725))
        (PORT d[7] (6272:6272:6272) (6434:6434:6434))
        (PORT d[8] (5789:5789:5789) (6023:6023:6023))
        (PORT d[9] (6073:6073:6073) (6285:6285:6285))
        (PORT d[10] (4084:4084:4084) (4315:4315:4315))
        (PORT d[11] (6848:6848:6848) (6903:6903:6903))
        (PORT d[12] (4515:4515:4515) (4746:4746:4746))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3539:3539:3539) (3535:3535:3535))
        (PORT clk (2259:2259:2259) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2291:2291:2291))
        (PORT d[0] (4082:4082:4082) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2292:2292:2292))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5283:5283:5283) (5562:5562:5562))
        (PORT d[1] (4406:4406:4406) (4621:4621:4621))
        (PORT d[2] (4908:4908:4908) (5173:5173:5173))
        (PORT d[3] (4378:4378:4378) (4592:4592:4592))
        (PORT d[4] (4570:4570:4570) (4815:4815:4815))
        (PORT d[5] (3289:3289:3289) (3509:3509:3509))
        (PORT d[6] (4572:4572:4572) (4725:4725:4725))
        (PORT d[7] (6274:6274:6274) (6434:6434:6434))
        (PORT d[8] (5791:5791:5791) (6023:6023:6023))
        (PORT d[9] (6075:6075:6075) (6285:6285:6285))
        (PORT d[10] (4086:4086:4086) (4315:4315:4315))
        (PORT d[11] (6850:6850:6850) (6903:6903:6903))
        (PORT d[12] (4517:4517:4517) (4746:4746:4746))
        (PORT clk (2216:2216:2216) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2214:2214:2214))
        (PORT d[0] (3286:3286:3286) (3197:3197:3197))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a205.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3769:3769:3769) (4017:4017:4017))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8778:8778:8778) (9036:9036:9036))
        (PORT d[1] (5604:5604:5604) (5879:5879:5879))
        (PORT d[2] (4517:4517:4517) (4784:4784:4784))
        (PORT d[3] (4592:4592:4592) (4881:4881:4881))
        (PORT d[4] (4172:4172:4172) (4471:4471:4471))
        (PORT d[5] (3875:3875:3875) (4162:4162:4162))
        (PORT d[6] (5751:5751:5751) (5957:5957:5957))
        (PORT d[7] (10555:10555:10555) (10771:10771:10771))
        (PORT d[8] (5632:5632:5632) (5933:5933:5933))
        (PORT d[9] (3870:3870:3870) (4155:4155:4155))
        (PORT d[10] (8389:8389:8389) (8668:8668:8668))
        (PORT d[11] (12256:12256:12256) (12136:12136:12136))
        (PORT d[12] (4577:4577:4577) (4863:4863:4863))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5201:5201:5201) (5237:5237:5237))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (5744:5744:5744) (5791:5791:5791))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8206:8206:8206) (8494:8494:8494))
        (PORT d[1] (5351:5351:5351) (5653:5653:5653))
        (PORT d[2] (4266:4266:4266) (4561:4561:4561))
        (PORT d[3] (4594:4594:4594) (4881:4881:4881))
        (PORT d[4] (4201:4201:4201) (4492:4492:4492))
        (PORT d[5] (3877:3877:3877) (4162:4162:4162))
        (PORT d[6] (5753:5753:5753) (5957:5957:5957))
        (PORT d[7] (10557:10557:10557) (10771:10771:10771))
        (PORT d[8] (5634:5634:5634) (5933:5933:5933))
        (PORT d[9] (3872:3872:3872) (4155:4155:4155))
        (PORT d[10] (8391:8391:8391) (8668:8668:8668))
        (PORT d[11] (12258:12258:12258) (12136:12136:12136))
        (PORT d[12] (4579:4579:4579) (4863:4863:4863))
        (PORT clk (2185:2185:2185) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2183:2183:2183))
        (PORT d[0] (3114:3114:3114) (2965:2965:2965))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a141.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~82)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2051:2051:2051) (1977:1977:1977))
        (PORT datab (2610:2610:2610) (2676:2676:2676))
        (PORT datac (2597:2597:2597) (2462:2462:2462))
        (PORT datad (1667:1667:1667) (1621:1621:1621))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[13\]\~83)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (254:254:254))
        (PORT datab (3932:3932:3932) (3902:3902:3902))
        (PORT datac (953:953:953) (921:921:921))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[14\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4357:4357:4357))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3982:3982:3982))
        (PORT d[1] (3349:3349:3349) (3586:3586:3586))
        (PORT d[2] (5058:5058:5058) (5278:5278:5278))
        (PORT d[3] (5359:5359:5359) (5685:5685:5685))
        (PORT d[4] (3171:3171:3171) (3428:3428:3428))
        (PORT d[5] (3513:3513:3513) (3787:3787:3787))
        (PORT d[6] (5040:5040:5040) (5222:5222:5222))
        (PORT d[7] (7331:7331:7331) (7529:7529:7529))
        (PORT d[8] (4062:4062:4062) (4309:4309:4309))
        (PORT d[9] (5211:5211:5211) (5491:5491:5491))
        (PORT d[10] (4930:4930:4930) (5221:5221:5221))
        (PORT d[11] (6543:6543:6543) (6501:6501:6501))
        (PORT d[12] (5522:5522:5522) (5767:5767:5767))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3883:3883:3883) (3607:3607:3607))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (4426:4426:4426) (4161:4161:4161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3958:3958:3958))
        (PORT d[1] (3402:3402:3402) (3630:3630:3630))
        (PORT d[2] (4765:4765:4765) (5001:5001:5001))
        (PORT d[3] (5361:5361:5361) (5685:5685:5685))
        (PORT d[4] (3173:3173:3173) (3428:3428:3428))
        (PORT d[5] (3515:3515:3515) (3787:3787:3787))
        (PORT d[6] (5042:5042:5042) (5222:5222:5222))
        (PORT d[7] (7333:7333:7333) (7529:7529:7529))
        (PORT d[8] (4064:4064:4064) (4309:4309:4309))
        (PORT d[9] (5213:5213:5213) (5491:5491:5491))
        (PORT d[10] (4932:4932:4932) (5221:5221:5221))
        (PORT d[11] (6545:6545:6545) (6501:6501:6501))
        (PORT d[12] (5524:5524:5524) (5767:5767:5767))
        (PORT clk (2135:2135:2135) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2132:2132:2132))
        (PORT d[0] (3083:3083:3083) (2937:2937:2937))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a142.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3775:3775:3775) (3888:3888:3888))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4949:4949:4949) (5245:5245:5245))
        (PORT d[1] (6662:6662:6662) (6929:6929:6929))
        (PORT d[2] (4977:4977:4977) (5274:5274:5274))
        (PORT d[3] (5827:5827:5827) (6060:6060:6060))
        (PORT d[4] (3982:3982:3982) (4283:4283:4283))
        (PORT d[5] (3994:3994:3994) (4228:4228:4228))
        (PORT d[6] (4081:4081:4081) (4326:4326:4326))
        (PORT d[7] (4601:4601:4601) (4792:4792:4792))
        (PORT d[8] (5516:5516:5516) (5794:5794:5794))
        (PORT d[9] (3429:3429:3429) (3691:3691:3691))
        (PORT d[10] (4490:4490:4490) (4747:4747:4747))
        (PORT d[11] (6730:6730:6730) (6784:6784:6784))
        (PORT d[12] (6135:6135:6135) (6364:6364:6364))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3565:3565:3565))
        (PORT clk (2218:2218:2218) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2251:2251:2251))
        (PORT d[0] (4105:4105:4105) (4119:4119:4119))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4683:4683:4683) (4997:4997:4997))
        (PORT d[1] (6396:6396:6396) (6677:6677:6677))
        (PORT d[2] (5303:5303:5303) (5580:5580:5580))
        (PORT d[3] (5829:5829:5829) (6060:6060:6060))
        (PORT d[4] (3970:3970:3970) (4257:4257:4257))
        (PORT d[5] (3996:3996:3996) (4228:4228:4228))
        (PORT d[6] (4083:4083:4083) (4326:4326:4326))
        (PORT d[7] (4603:4603:4603) (4792:4792:4792))
        (PORT d[8] (5518:5518:5518) (5794:5794:5794))
        (PORT d[9] (3431:3431:3431) (3691:3691:3691))
        (PORT d[10] (4492:4492:4492) (4747:4747:4747))
        (PORT d[11] (6732:6732:6732) (6784:6784:6784))
        (PORT d[12] (6137:6137:6137) (6364:6364:6364))
        (PORT clk (2176:2176:2176) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2173:2173:2173))
        (PORT d[0] (3021:3021:3021) (2994:2994:2994))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a206.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~88)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2085:2085:2085) (1943:1943:1943))
        (PORT datab (1794:1794:1794) (1650:1650:1650))
        (PORT datac (3187:3187:3187) (3062:3062:3062))
        (PORT datad (2303:2303:2303) (2405:2405:2405))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4780:4780:4780) (5015:5015:5015))
        (PORT clk (2217:2217:2217) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4087:4087:4087) (4316:4316:4316))
        (PORT d[1] (3664:3664:3664) (3883:3883:3883))
        (PORT d[2] (5090:5090:5090) (5317:5317:5317))
        (PORT d[3] (3067:3067:3067) (3301:3301:3301))
        (PORT d[4] (3118:3118:3118) (3369:3369:3369))
        (PORT d[5] (3516:3516:3516) (3790:3790:3790))
        (PORT d[6] (3969:3969:3969) (4158:4158:4158))
        (PORT d[7] (7984:7984:7984) (8158:8158:8158))
        (PORT d[8] (4125:4125:4125) (4393:4393:4393))
        (PORT d[9] (5554:5554:5554) (5824:5824:5824))
        (PORT d[10] (3708:3708:3708) (3960:3960:3960))
        (PORT d[11] (7145:7145:7145) (7081:7081:7081))
        (PORT d[12] (3122:3122:3122) (3380:3380:3380))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5886:5886:5886) (5690:5690:5690))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2248:2248:2248))
        (PORT d[0] (6668:6668:6668) (6454:6454:6454))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2249:2249:2249))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4377:4377:4377) (4574:4574:4574))
        (PORT d[1] (3692:3692:3692) (3907:3907:3907))
        (PORT d[2] (5079:5079:5079) (5306:5306:5306))
        (PORT d[3] (3069:3069:3069) (3301:3301:3301))
        (PORT d[4] (3136:3136:3136) (3380:3380:3380))
        (PORT d[5] (3518:3518:3518) (3790:3790:3790))
        (PORT d[6] (3971:3971:3971) (4158:4158:4158))
        (PORT d[7] (7986:7986:7986) (8158:8158:8158))
        (PORT d[8] (4127:4127:4127) (4393:4393:4393))
        (PORT d[9] (5556:5556:5556) (5824:5824:5824))
        (PORT d[10] (3710:3710:3710) (3960:3960:3960))
        (PORT d[11] (7147:7147:7147) (7081:7081:7081))
        (PORT d[12] (3124:3124:3124) (3380:3380:3380))
        (PORT clk (2173:2173:2173) (2169:2169:2169))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2173:2173:2173) (2169:2169:2169))
        (PORT d[0] (5139:5139:5139) (5062:5062:5062))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a238.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2170:2170:2170))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5094:5094:5094) (5312:5312:5312))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4769:4769:4769) (4982:4982:4982))
        (PORT d[1] (4027:4027:4027) (4238:4238:4238))
        (PORT d[2] (5722:5722:5722) (5927:5927:5927))
        (PORT d[3] (3709:3709:3709) (3915:3915:3915))
        (PORT d[4] (3075:3075:3075) (3321:3321:3321))
        (PORT d[5] (3838:3838:3838) (4101:4101:4101))
        (PORT d[6] (4288:4288:4288) (4462:4462:4462))
        (PORT d[7] (4953:4953:4953) (5149:5149:5149))
        (PORT d[8] (4452:4452:4452) (4709:4709:4709))
        (PORT d[9] (5888:5888:5888) (6148:6148:6148))
        (PORT d[10] (3836:3836:3836) (4092:4092:4092))
        (PORT d[11] (7459:7459:7459) (7379:7379:7379))
        (PORT d[12] (4058:4058:4058) (4261:4261:4261))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5944:5944:5944) (5829:5829:5829))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (PORT d[0] (6487:6487:6487) (6383:6383:6383))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4745:4745:4745) (4958:4958:4958))
        (PORT d[1] (4314:4314:4314) (4502:4502:4502))
        (PORT d[2] (5472:5472:5472) (5690:5690:5690))
        (PORT d[3] (3711:3711:3711) (3915:3915:3915))
        (PORT d[4] (3089:3089:3089) (3319:3319:3319))
        (PORT d[5] (3840:3840:3840) (4101:4101:4101))
        (PORT d[6] (4290:4290:4290) (4462:4462:4462))
        (PORT d[7] (4955:4955:4955) (5149:5149:5149))
        (PORT d[8] (4454:4454:4454) (4709:4709:4709))
        (PORT d[9] (5890:5890:5890) (6148:6148:6148))
        (PORT d[10] (3838:3838:3838) (4092:4092:4092))
        (PORT d[11] (7461:7461:7461) (7379:7379:7379))
        (PORT d[12] (4060:4060:4060) (4261:4261:4261))
        (PORT clk (2187:2187:2187) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2184:2184:2184))
        (PORT d[0] (5619:5619:5619) (5444:5444:5444))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a174.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~87)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3741:3741:3741) (3513:3513:3513))
        (PORT datab (404:404:404) (389:389:389))
        (PORT datac (716:716:716) (677:677:677))
        (PORT datad (2372:2372:2372) (2371:2371:2371))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3673:3673:3673) (3886:3886:3886))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4784:4784:4784))
        (PORT d[1] (5525:5525:5525) (5767:5767:5767))
        (PORT d[2] (4174:4174:4174) (4449:4449:4449))
        (PORT d[3] (6604:6604:6604) (6890:6890:6890))
        (PORT d[4] (6056:6056:6056) (6370:6370:6370))
        (PORT d[5] (5696:5696:5696) (5891:5891:5891))
        (PORT d[6] (6490:6490:6490) (6700:6700:6700))
        (PORT d[7] (5348:5348:5348) (5541:5541:5541))
        (PORT d[8] (4533:4533:4533) (4814:4814:4814))
        (PORT d[9] (5135:5135:5135) (5384:5384:5384))
        (PORT d[10] (5603:5603:5603) (5896:5896:5896))
        (PORT d[11] (5886:5886:5886) (5976:5976:5976))
        (PORT d[12] (3791:3791:3791) (4050:4050:4050))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5746:5746:5746) (5684:5684:5684))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (6289:6289:6289) (6238:6238:6238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4267:4267:4267) (4574:4574:4574))
        (PORT d[1] (5161:5161:5161) (5408:5408:5408))
        (PORT d[2] (3875:3875:3875) (4162:4162:4162))
        (PORT d[3] (6606:6606:6606) (6890:6890:6890))
        (PORT d[4] (6058:6058:6058) (6370:6370:6370))
        (PORT d[5] (5698:5698:5698) (5891:5891:5891))
        (PORT d[6] (6492:6492:6492) (6700:6700:6700))
        (PORT d[7] (5350:5350:5350) (5541:5541:5541))
        (PORT d[8] (4535:4535:4535) (4814:4814:4814))
        (PORT d[9] (5137:5137:5137) (5384:5384:5384))
        (PORT d[10] (5605:5605:5605) (5896:5896:5896))
        (PORT d[11] (5888:5888:5888) (5976:5976:5976))
        (PORT d[12] (3793:3793:3793) (4050:4050:4050))
        (PORT clk (2169:2169:2169) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2167:2167:2167))
        (PORT d[0] (2492:2492:2492) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a14.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3490:3490:3490) (3622:3622:3622))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4975:4975:4975) (5276:5276:5276))
        (PORT d[1] (6367:6367:6367) (6648:6648:6648))
        (PORT d[2] (4653:4653:4653) (4961:4961:4961))
        (PORT d[3] (5583:5583:5583) (5847:5847:5847))
        (PORT d[4] (4092:4092:4092) (4346:4346:4346))
        (PORT d[5] (4671:4671:4671) (4870:4870:4870))
        (PORT d[6] (6748:6748:6748) (6923:6923:6923))
        (PORT d[7] (4644:4644:4644) (4834:4834:4834))
        (PORT d[8] (5202:5202:5202) (5494:5494:5494))
        (PORT d[9] (3449:3449:3449) (3710:3710:3710))
        (PORT d[10] (4182:4182:4182) (4448:4448:4448))
        (PORT d[11] (6416:6416:6416) (6481:6481:6481))
        (PORT d[12] (5793:5793:5793) (6035:6035:6035))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7606:7606:7606) (7429:7429:7429))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (8149:8149:8149) (7983:7983:7983))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4727:4727:4727) (5043:5043:5043))
        (PORT d[1] (6369:6369:6369) (6648:6648:6648))
        (PORT d[2] (4680:4680:4680) (4985:4985:4985))
        (PORT d[3] (5585:5585:5585) (5847:5847:5847))
        (PORT d[4] (3825:3825:3825) (4095:4095:4095))
        (PORT d[5] (4673:4673:4673) (4870:4870:4870))
        (PORT d[6] (6750:6750:6750) (6923:6923:6923))
        (PORT d[7] (4646:4646:4646) (4834:4834:4834))
        (PORT d[8] (5204:5204:5204) (5494:5494:5494))
        (PORT d[9] (3451:3451:3451) (3710:3710:3710))
        (PORT d[10] (4184:4184:4184) (4448:4448:4448))
        (PORT d[11] (6418:6418:6418) (6481:6481:6481))
        (PORT d[12] (5795:5795:5795) (6035:6035:6035))
        (PORT clk (2158:2158:2158) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2157:2157:2157))
        (PORT d[0] (4178:4178:4178) (4089:4089:4089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a78.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~85)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2356:2356:2356) (2449:2449:2449))
        (PORT datab (1011:1011:1011) (946:946:946))
        (PORT datac (3186:3186:3186) (3061:3061:3061))
        (PORT datad (1317:1317:1317) (1288:1288:1288))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3645:3645:3645) (3853:3853:3853))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5193:5193:5193) (5462:5462:5462))
        (PORT d[1] (4052:4052:4052) (4284:4284:4284))
        (PORT d[2] (4856:4856:4856) (5121:5121:5121))
        (PORT d[3] (4345:4345:4345) (4558:4558:4558))
        (PORT d[4] (4537:4537:4537) (4783:4783:4783))
        (PORT d[5] (3794:3794:3794) (4048:4048:4048))
        (PORT d[6] (4253:4253:4253) (4430:4430:4430))
        (PORT d[7] (5946:5946:5946) (6117:6117:6117))
        (PORT d[8] (5152:5152:5152) (5412:5412:5412))
        (PORT d[9] (5777:5777:5777) (6005:6005:6005))
        (PORT d[10] (3768:3768:3768) (4016:4016:4016))
        (PORT d[11] (6539:6539:6539) (6615:6615:6615))
        (PORT d[12] (4443:4443:4443) (4675:4675:4675))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3279:3279:3279) (3054:3054:3054))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3822:3822:3822) (3608:3608:3608))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5209:5209:5209))
        (PORT d[1] (4079:4079:4079) (4307:4307:4307))
        (PORT d[2] (4558:4558:4558) (4833:4833:4833))
        (PORT d[3] (4347:4347:4347) (4558:4558:4558))
        (PORT d[4] (4264:4264:4264) (4526:4526:4526))
        (PORT d[5] (3796:3796:3796) (4048:4048:4048))
        (PORT d[6] (4255:4255:4255) (4430:4430:4430))
        (PORT d[7] (5948:5948:5948) (6117:6117:6117))
        (PORT d[8] (5154:5154:5154) (5412:5412:5412))
        (PORT d[9] (5779:5779:5779) (6005:6005:6005))
        (PORT d[10] (3770:3770:3770) (4016:4016:4016))
        (PORT d[11] (6541:6541:6541) (6615:6615:6615))
        (PORT d[12] (4445:4445:4445) (4675:4675:4675))
        (PORT clk (2210:2210:2210) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2207:2207:2207))
        (PORT d[0] (2949:2949:2949) (2753:2753:2753))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a46.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3715:3715:3715) (3924:3924:3924))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5132:5132:5132) (5383:5383:5383))
        (PORT d[1] (5524:5524:5524) (5769:5769:5769))
        (PORT d[2] (4248:4248:4248) (4524:4524:4524))
        (PORT d[3] (6341:6341:6341) (6657:6657:6657))
        (PORT d[4] (3840:3840:3840) (4105:4105:4105))
        (PORT d[5] (5975:5975:5975) (6156:6156:6156))
        (PORT d[6] (4007:4007:4007) (4213:4213:4213))
        (PORT d[7] (5649:5649:5649) (5835:5835:5835))
        (PORT d[8] (4844:4844:4844) (5116:5116:5116))
        (PORT d[9] (5136:5136:5136) (5388:5388:5388))
        (PORT d[10] (4156:4156:4156) (4417:4417:4417))
        (PORT d[11] (5836:5836:5836) (5920:5920:5920))
        (PORT d[12] (4091:4091:4091) (4339:4339:4339))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4110:4110:4110))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (4734:4734:4734) (4664:4664:4664))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4913:4913:4913))
        (PORT d[1] (5552:5552:5552) (5795:5795:5795))
        (PORT d[2] (4236:4236:4236) (4498:4498:4498))
        (PORT d[3] (6343:6343:6343) (6657:6657:6657))
        (PORT d[4] (3844:3844:3844) (4107:4107:4107))
        (PORT d[5] (5977:5977:5977) (6156:6156:6156))
        (PORT d[6] (4009:4009:4009) (4213:4213:4213))
        (PORT d[7] (5651:5651:5651) (5835:5835:5835))
        (PORT d[8] (4846:4846:4846) (5116:5116:5116))
        (PORT d[9] (5138:5138:5138) (5388:5388:5388))
        (PORT d[10] (4158:4158:4158) (4417:4417:4417))
        (PORT d[11] (5838:5838:5838) (5920:5920:5920))
        (PORT d[12] (4093:4093:4093) (4339:4339:4339))
        (PORT clk (2181:2181:2181) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2180:2180:2180))
        (PORT d[0] (3769:3769:3769) (3711:3711:3711))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a110.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~84)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1342:1342:1342) (1277:1277:1277))
        (PORT datab (958:958:958) (913:913:913))
        (PORT datac (3185:3185:3185) (3059:3059:3059))
        (PORT datad (2297:2297:2297) (2397:2397:2397))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~86)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datac (3981:3981:3981) (3967:3967:3967))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[14\]\~89)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (4021:4021:4021) (4001:4001:4001))
        (PORT datac (2303:2303:2303) (2076:2076:2076))
        (PORT datad (352:352:352) (337:337:337))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (369:369:369) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[15\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4024:4024:4024) (4245:4245:4245))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4216:4216:4216) (4527:4527:4527))
        (PORT d[1] (5160:5160:5160) (5404:5404:5404))
        (PORT d[2] (4492:4492:4492) (4742:4742:4742))
        (PORT d[3] (5990:5990:5990) (6308:6308:6308))
        (PORT d[4] (5725:5725:5725) (6053:6053:6053))
        (PORT d[5] (3721:3721:3721) (3954:3954:3954))
        (PORT d[6] (6434:6434:6434) (6641:6641:6641))
        (PORT d[7] (8255:8255:8255) (8508:8508:8508))
        (PORT d[8] (4189:4189:4189) (4491:4491:4491))
        (PORT d[9] (4545:4545:4545) (4815:4815:4815))
        (PORT d[10] (5315:5315:5315) (5622:5622:5622))
        (PORT d[11] (5533:5533:5533) (5631:5631:5631))
        (PORT d[12] (7091:7091:7091) (7417:7417:7417))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5747:5747:5747) (5734:5734:5734))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (6290:6290:6290) (6288:6288:6288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4227:4227:4227) (4520:4520:4520))
        (PORT d[1] (4800:4800:4800) (5053:5053:5053))
        (PORT d[2] (4493:4493:4493) (4739:4739:4739))
        (PORT d[3] (5992:5992:5992) (6308:6308:6308))
        (PORT d[4] (6011:6011:6011) (6322:6322:6322))
        (PORT d[5] (3723:3723:3723) (3954:3954:3954))
        (PORT d[6] (6436:6436:6436) (6641:6641:6641))
        (PORT d[7] (8257:8257:8257) (8508:8508:8508))
        (PORT d[8] (4191:4191:4191) (4491:4491:4491))
        (PORT d[9] (4547:4547:4547) (4815:4815:4815))
        (PORT d[10] (5317:5317:5317) (5622:5622:5622))
        (PORT d[11] (5535:5535:5535) (5631:5631:5631))
        (PORT d[12] (7093:7093:7093) (7417:7417:7417))
        (PORT clk (2160:2160:2160) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2159:2159:2159))
        (PORT d[0] (3316:3316:3316) (3144:3144:3144))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a143.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4274:4274:4274) (4479:4479:4479))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4862:4862:4862) (5132:5132:5132))
        (PORT d[1] (5852:5852:5852) (6079:6079:6079))
        (PORT d[2] (4235:4235:4235) (4515:4515:4515))
        (PORT d[3] (3383:3383:3383) (3622:3622:3622))
        (PORT d[4] (4153:4153:4153) (4401:4401:4401))
        (PORT d[5] (6009:6009:6009) (6186:6186:6186))
        (PORT d[6] (6807:6807:6807) (6996:6996:6996))
        (PORT d[7] (5650:5650:5650) (5836:5836:5836))
        (PORT d[8] (4819:4819:4819) (5092:5092:5092))
        (PORT d[9] (5488:5488:5488) (5730:5730:5730))
        (PORT d[10] (4125:4125:4125) (4386:4386:4386))
        (PORT d[11] (6191:6191:6191) (6274:6274:6274))
        (PORT d[12] (4157:4157:4157) (4404:4404:4404))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3522:3522:3522) (3527:3527:3527))
        (PORT clk (2230:2230:2230) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (PORT d[0] (4066:4066:4066) (4081:4081:4081))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4614:4614:4614) (4914:4914:4914))
        (PORT d[1] (5527:5527:5527) (5770:5770:5770))
        (PORT d[2] (4211:4211:4211) (4473:4473:4473))
        (PORT d[3] (3385:3385:3385) (3622:3622:3622))
        (PORT d[4] (3885:3885:3885) (4149:4149:4149))
        (PORT d[5] (6011:6011:6011) (6186:6186:6186))
        (PORT d[6] (6809:6809:6809) (6996:6996:6996))
        (PORT d[7] (5652:5652:5652) (5836:5836:5836))
        (PORT d[8] (4821:4821:4821) (5092:5092:5092))
        (PORT d[9] (5490:5490:5490) (5730:5730:5730))
        (PORT d[10] (4127:4127:4127) (4386:4386:4386))
        (PORT d[11] (6193:6193:6193) (6274:6274:6274))
        (PORT d[12] (4159:4159:4159) (4404:4404:4404))
        (PORT clk (2188:2188:2188) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (PORT d[0] (3311:3311:3311) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a207.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~94)
    (DELAY
      (ABSOLUTE
        (PORT dataa (738:738:738) (700:700:700))
        (PORT datab (2971:2971:2971) (2846:2846:2846))
        (PORT datac (2581:2581:2581) (2666:2666:2666))
        (PORT datad (903:903:903) (833:833:833))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (4045:4045:4045))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5632:5632:5632))
        (PORT d[1] (6991:6991:6991) (7238:7238:7238))
        (PORT d[2] (5015:5015:5015) (5314:5314:5314))
        (PORT d[3] (5941:5941:5941) (6190:6190:6190))
        (PORT d[4] (4624:4624:4624) (4901:4901:4901))
        (PORT d[5] (4050:4050:4050) (4285:4285:4285))
        (PORT d[6] (4050:4050:4050) (4284:4284:4284))
        (PORT d[7] (4644:4644:4644) (4835:4835:4835))
        (PORT d[8] (6076:6076:6076) (6306:6306:6306))
        (PORT d[9] (3484:3484:3484) (3746:3746:3746))
        (PORT d[10] (4540:4540:4540) (4797:4797:4797))
        (PORT d[11] (6751:6751:6751) (6806:6806:6806))
        (PORT d[12] (6122:6122:6122) (6354:6354:6354))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5509:5509:5509) (5400:5400:5400))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2260:2260:2260))
        (PORT d[0] (6052:6052:6052) (5954:5954:5954))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5043:5043:5043) (5352:5352:5352))
        (PORT d[1] (6737:6737:6737) (7010:7010:7010))
        (PORT d[2] (5052:5052:5052) (5338:5338:5338))
        (PORT d[3] (5943:5943:5943) (6190:6190:6190))
        (PORT d[4] (4287:4287:4287) (4585:4585:4585))
        (PORT d[5] (4052:4052:4052) (4285:4285:4285))
        (PORT d[6] (4052:4052:4052) (4284:4284:4284))
        (PORT d[7] (4646:4646:4646) (4835:4835:4835))
        (PORT d[8] (6078:6078:6078) (6306:6306:6306))
        (PORT d[9] (3486:3486:3486) (3746:3746:3746))
        (PORT d[10] (4542:4542:4542) (4797:4797:4797))
        (PORT d[11] (6753:6753:6753) (6806:6806:6806))
        (PORT d[12] (6124:6124:6124) (6354:6354:6354))
        (PORT clk (2185:2185:2185) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2183:2183:2183))
        (PORT d[0] (4833:4833:4833) (4673:4673:4673))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a239.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4649:4649:4649) (4872:4872:4872))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5575:5575:5575) (5835:5835:5835))
        (PORT d[1] (4350:4350:4350) (4572:4572:4572))
        (PORT d[2] (4931:4931:4931) (5196:5196:5196))
        (PORT d[3] (4364:4364:4364) (4573:4573:4573))
        (PORT d[4] (4572:4572:4572) (4807:4807:4807))
        (PORT d[5] (3366:3366:3366) (3589:3589:3589))
        (PORT d[6] (4268:4268:4268) (4444:4444:4444))
        (PORT d[7] (6301:6301:6301) (6471:6471:6471))
        (PORT d[8] (5486:5486:5486) (5737:5737:5737))
        (PORT d[9] (6101:6101:6101) (6310:6310:6310))
        (PORT d[10] (4079:4079:4079) (4309:4309:4309))
        (PORT d[11] (6778:6778:6778) (6831:6831:6831))
        (PORT d[12] (4541:4541:4541) (4770:4770:4770))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5366:5366:5366) (5253:5253:5253))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (5909:5909:5909) (5807:5807:5807))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5282:5282:5282) (5561:5561:5561))
        (PORT d[1] (4059:4059:4059) (4297:4297:4297))
        (PORT d[2] (4918:4918:4918) (5170:5170:5170))
        (PORT d[3] (4366:4366:4366) (4573:4573:4573))
        (PORT d[4] (4829:4829:4829) (5049:5049:5049))
        (PORT d[5] (3368:3368:3368) (3589:3589:3589))
        (PORT d[6] (4270:4270:4270) (4444:4444:4444))
        (PORT d[7] (6303:6303:6303) (6471:6471:6471))
        (PORT d[8] (5488:5488:5488) (5737:5737:5737))
        (PORT d[9] (6103:6103:6103) (6310:6310:6310))
        (PORT d[10] (4081:4081:4081) (4309:4309:4309))
        (PORT d[11] (6780:6780:6780) (6831:6831:6831))
        (PORT d[12] (4543:4543:4543) (4770:4770:4770))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (4692:4692:4692) (4614:4614:4614))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a175.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~93)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2098:2098:2098) (1923:1923:1923))
        (PORT datab (2971:2971:2971) (2845:2845:2845))
        (PORT datac (2581:2581:2581) (2664:2664:2664))
        (PORT datad (1294:1294:1294) (1229:1229:1229))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4277:4277:4277))
        (PORT clk (2222:2222:2222) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4931:4931:4931))
        (PORT d[1] (3764:3764:3764) (4014:4014:4014))
        (PORT d[2] (4216:4216:4216) (4492:4492:4492))
        (PORT d[3] (6314:6314:6314) (6632:6632:6632))
        (PORT d[4] (3574:3574:3574) (3841:3841:3841))
        (PORT d[5] (4016:4016:4016) (4228:4228:4228))
        (PORT d[6] (6756:6756:6756) (6949:6949:6949))
        (PORT d[7] (5673:5673:5673) (5858:5858:5858))
        (PORT d[8] (4797:4797:4797) (5068:5068:5068))
        (PORT d[9] (5136:5136:5136) (5385:5385:5385))
        (PORT d[10] (5636:5636:5636) (5927:5927:5927))
        (PORT d[11] (5861:5861:5861) (5952:5952:5952))
        (PORT d[12] (4076:4076:4076) (4323:4323:4323))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4806:4806:4806) (4709:4709:4709))
        (PORT clk (2219:2219:2219) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2250:2250:2250))
        (PORT d[0] (4995:4995:4995) (4916:4916:4916))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4582:4582:4582) (4882:4882:4882))
        (PORT d[1] (3748:3748:3748) (3989:3989:3989))
        (PORT d[2] (4192:4192:4192) (4466:4466:4466))
        (PORT d[3] (6316:6316:6316) (6632:6632:6632))
        (PORT d[4] (3576:3576:3576) (3841:3841:3841))
        (PORT d[5] (4018:4018:4018) (4228:4228:4228))
        (PORT d[6] (6758:6758:6758) (6949:6949:6949))
        (PORT d[7] (5675:5675:5675) (5858:5858:5858))
        (PORT d[8] (4799:4799:4799) (5068:5068:5068))
        (PORT d[9] (5138:5138:5138) (5385:5385:5385))
        (PORT d[10] (5638:5638:5638) (5927:5927:5927))
        (PORT d[11] (5863:5863:5863) (5952:5952:5952))
        (PORT d[12] (4078:4078:4078) (4323:4323:4323))
        (PORT clk (2175:2175:2175) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2174:2174:2174))
        (PORT d[0] (3816:3816:3816) (3744:3744:3744))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a111.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4160:4160:4160) (4312:4312:4312))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5277:5277:5277) (5560:5560:5560))
        (PORT d[1] (7013:7013:7013) (7271:7271:7271))
        (PORT d[2] (5314:5314:5314) (5593:5593:5593))
        (PORT d[3] (4483:4483:4483) (4749:4749:4749))
        (PORT d[4] (4625:4625:4625) (4910:4910:4910))
        (PORT d[5] (4328:4328:4328) (4547:4547:4547))
        (PORT d[6] (4338:4338:4338) (4561:4561:4561))
        (PORT d[7] (4548:4548:4548) (4737:4737:4737))
        (PORT d[8] (5851:5851:5851) (6104:6104:6104))
        (PORT d[9] (3743:3743:3743) (3988:3988:3988))
        (PORT d[10] (5220:5220:5220) (5452:5452:5452))
        (PORT d[11] (7057:7057:7057) (7095:7095:7095))
        (PORT d[12] (6437:6437:6437) (6652:6652:6652))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4247:4247:4247) (3924:3924:3924))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (4790:4790:4790) (4478:4478:4478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5012:5012:5012) (5311:5311:5311))
        (PORT d[1] (6746:6746:6746) (7019:7019:7019))
        (PORT d[2] (5390:5390:5390) (5679:5679:5679))
        (PORT d[3] (4485:4485:4485) (4749:4749:4749))
        (PORT d[4] (4324:4324:4324) (4623:4623:4623))
        (PORT d[5] (4330:4330:4330) (4547:4547:4547))
        (PORT d[6] (4340:4340:4340) (4561:4561:4561))
        (PORT d[7] (4550:4550:4550) (4737:4737:4737))
        (PORT d[8] (5853:5853:5853) (6104:6104:6104))
        (PORT d[9] (3745:3745:3745) (3988:3988:3988))
        (PORT d[10] (5222:5222:5222) (5452:5452:5452))
        (PORT d[11] (7059:7059:7059) (7095:7095:7095))
        (PORT d[12] (6439:6439:6439) (6652:6652:6652))
        (PORT clk (2193:2193:2193) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (PORT d[0] (3354:3354:3354) (3198:3198:3198))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a47.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~90)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2359:2359:2359) (2452:2452:2452))
        (PORT datab (3230:3230:3230) (3095:3095:3095))
        (PORT datac (676:676:676) (631:631:631))
        (PORT datad (2073:2073:2073) (1926:1926:1926))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3912:3912:3912) (4085:4085:4085))
        (PORT clk (2184:2184:2184) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4589:4589:4589) (4881:4881:4881))
        (PORT d[1] (6059:6059:6059) (6357:6357:6357))
        (PORT d[2] (4256:4256:4256) (4562:4562:4562))
        (PORT d[3] (5273:5273:5273) (5547:5547:5547))
        (PORT d[4] (5446:5446:5446) (5680:5680:5680))
        (PORT d[5] (4357:4357:4357) (4571:4571:4571))
        (PORT d[6] (6422:6422:6422) (6608:6608:6608))
        (PORT d[7] (4627:4627:4627) (4821:4821:4821))
        (PORT d[8] (4909:4909:4909) (5212:5212:5212))
        (PORT d[9] (4497:4497:4497) (4758:4758:4758))
        (PORT d[10] (4526:4526:4526) (4775:4775:4775))
        (PORT d[11] (6085:6085:6085) (6156:6156:6156))
        (PORT d[12] (5489:5489:5489) (5742:5742:5742))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7282:7282:7282) (7118:7118:7118))
        (PORT clk (2181:2181:2181) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2210:2210:2210))
        (PORT d[0] (7825:7825:7825) (7672:7672:7672))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4657:4657:4657))
        (PORT d[1] (6112:6112:6112) (6407:6407:6407))
        (PORT d[2] (4283:4283:4283) (4585:4585:4585))
        (PORT d[3] (5275:5275:5275) (5547:5547:5547))
        (PORT d[4] (5449:5449:5449) (5681:5681:5681))
        (PORT d[5] (4359:4359:4359) (4571:4571:4571))
        (PORT d[6] (6424:6424:6424) (6608:6608:6608))
        (PORT d[7] (4629:4629:4629) (4821:4821:4821))
        (PORT d[8] (4911:4911:4911) (5212:5212:5212))
        (PORT d[9] (4499:4499:4499) (4758:4758:4758))
        (PORT d[10] (4528:4528:4528) (4775:4775:4775))
        (PORT d[11] (6087:6087:6087) (6156:6156:6156))
        (PORT d[12] (5491:5491:5491) (5742:5742:5742))
        (PORT clk (2135:2135:2135) (2136:2136:2136))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2136:2136:2136))
        (PORT d[0] (4148:4148:4148) (4058:4058:4058))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a79.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2137:2137:2137))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4235:4235:4235))
        (PORT clk (2201:2201:2201) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4521:4521:4521) (4800:4800:4800))
        (PORT d[1] (3785:3785:3785) (4036:4036:4036))
        (PORT d[2] (4475:4475:4475) (4725:4725:4725))
        (PORT d[3] (5995:5995:5995) (6316:6316:6316))
        (PORT d[4] (6345:6345:6345) (6638:6638:6638))
        (PORT d[5] (5688:5688:5688) (5882:5882:5882))
        (PORT d[6] (6481:6481:6481) (6689:6689:6689))
        (PORT d[7] (5003:5003:5003) (5221:5221:5221))
        (PORT d[8] (4532:4532:4532) (4818:4818:4818))
        (PORT d[9] (4823:4823:4823) (5089:5089:5089))
        (PORT d[10] (5617:5617:5617) (5907:5907:5907))
        (PORT d[11] (5503:5503:5503) (5599:5599:5599))
        (PORT d[12] (7082:7082:7082) (7404:7404:7404))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5736:5736:5736) (5673:5673:5673))
        (PORT clk (2198:2198:2198) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2227:2227:2227))
        (PORT d[0] (6250:6250:6250) (6203:6203:6203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4258:4258:4258) (4563:4563:4563))
        (PORT d[1] (5177:5177:5177) (5422:5422:5422))
        (PORT d[2] (4502:4502:4502) (4751:4751:4751))
        (PORT d[3] (5997:5997:5997) (6316:6316:6316))
        (PORT d[4] (6322:6322:6322) (6614:6614:6614))
        (PORT d[5] (5690:5690:5690) (5882:5882:5882))
        (PORT d[6] (6483:6483:6483) (6689:6689:6689))
        (PORT d[7] (5005:5005:5005) (5221:5221:5221))
        (PORT d[8] (4534:4534:4534) (4818:4818:4818))
        (PORT d[9] (4825:4825:4825) (5089:5089:5089))
        (PORT d[10] (5619:5619:5619) (5907:5907:5907))
        (PORT d[11] (5505:5505:5505) (5599:5599:5599))
        (PORT d[12] (7084:7084:7084) (7404:7404:7404))
        (PORT clk (2152:2152:2152) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2153:2153:2153))
        (PORT d[0] (3093:3093:3093) (2844:2844:2844))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a15.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~91)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1632:1632:1632) (1572:1572:1572))
        (PORT datab (2971:2971:2971) (2845:2845:2845))
        (PORT datac (892:892:892) (824:824:824))
        (PORT datad (2543:2543:2543) (2606:2606:2606))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~92)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4021:4021:4021) (4011:4011:4011))
        (PORT datac (626:626:626) (591:591:591))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[15\]\~95)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (3975:3975:3975) (3973:3973:3973))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[16\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4110:4110:4110) (4356:4356:4356))
        (PORT clk (2215:2215:2215) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4204:4204:4204) (4511:4511:4511))
        (PORT d[1] (4797:4797:4797) (5052:5052:5052))
        (PORT d[2] (3766:3766:3766) (4026:4026:4026))
        (PORT d[3] (6014:6014:6014) (6332:6332:6332))
        (PORT d[4] (5745:5745:5745) (6077:6077:6077))
        (PORT d[5] (5367:5367:5367) (5572:5572:5572))
        (PORT d[6] (6146:6146:6146) (6364:6364:6364))
        (PORT d[7] (8288:8288:8288) (8550:8550:8550))
        (PORT d[8] (4523:4523:4523) (4810:4810:4810))
        (PORT d[9] (4570:4570:4570) (4839:4839:4839))
        (PORT d[10] (5320:5320:5320) (5625:5625:5625))
        (PORT d[11] (5524:5524:5524) (5620:5620:5620))
        (PORT d[12] (7041:7041:7041) (7359:7359:7359))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4796:4796:4796) (4687:4687:4687))
        (PORT clk (2212:2212:2212) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2244:2244:2244))
        (PORT d[0] (5339:5339:5339) (5241:5241:5241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4188:4188:4188) (4484:4484:4484))
        (PORT d[1] (4824:4824:4824) (5078:5078:5078))
        (PORT d[2] (4046:4046:4046) (4271:4271:4271))
        (PORT d[3] (6016:6016:6016) (6332:6332:6332))
        (PORT d[4] (5747:5747:5747) (6077:6077:6077))
        (PORT d[5] (5369:5369:5369) (5572:5572:5572))
        (PORT d[6] (6148:6148:6148) (6364:6364:6364))
        (PORT d[7] (8290:8290:8290) (8550:8550:8550))
        (PORT d[8] (4525:4525:4525) (4810:4810:4810))
        (PORT d[9] (4572:4572:4572) (4839:4839:4839))
        (PORT d[10] (5322:5322:5322) (5625:5625:5625))
        (PORT d[11] (5526:5526:5526) (5620:5620:5620))
        (PORT d[12] (7043:7043:7043) (7359:7359:7359))
        (PORT clk (2169:2169:2169) (2167:2167:2167))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2167:2167:2167))
        (PORT d[0] (3261:3261:3261) (3196:3196:3196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a112.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4378:4378:4378))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5159:5159:5159) (5413:5413:5413))
        (PORT d[1] (4077:4077:4077) (4308:4308:4308))
        (PORT d[2] (4580:4580:4580) (4855:4855:4855))
        (PORT d[3] (3724:3724:3724) (3966:3966:3966))
        (PORT d[4] (4549:4549:4549) (4795:4795:4795))
        (PORT d[5] (3825:3825:3825) (4079:4079:4079))
        (PORT d[6] (3959:3959:3959) (4168:4168:4168))
        (PORT d[7] (5972:5972:5972) (6153:6153:6153))
        (PORT d[8] (5151:5151:5151) (5411:5411:5411))
        (PORT d[9] (5777:5777:5777) (6006:6006:6006))
        (PORT d[10] (4437:4437:4437) (4682:4682:4682))
        (PORT d[11] (6530:6530:6530) (6605:6605:6605))
        (PORT d[12] (4475:4475:4475) (4705:4705:4705))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4103:4103:4103) (3816:3816:3816))
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2281:2281:2281))
        (PORT d[0] (4646:4646:4646) (4370:4370:4370))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5230:5230:5230))
        (PORT d[1] (4078:4078:4078) (4306:4306:4306))
        (PORT d[2] (4567:4567:4567) (4830:4830:4830))
        (PORT d[3] (3726:3726:3726) (3966:3966:3966))
        (PORT d[4] (4264:4264:4264) (4525:4525:4525))
        (PORT d[5] (3827:3827:3827) (4079:4079:4079))
        (PORT d[6] (3961:3961:3961) (4168:4168:4168))
        (PORT d[7] (5974:5974:5974) (6153:6153:6153))
        (PORT d[8] (5153:5153:5153) (5411:5411:5411))
        (PORT d[9] (5779:5779:5779) (6006:6006:6006))
        (PORT d[10] (4439:4439:4439) (4682:4682:4682))
        (PORT d[11] (6532:6532:6532) (6605:6605:6605))
        (PORT d[12] (4477:4477:4477) (4705:4705:4705))
        (PORT clk (2206:2206:2206) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2204:2204:2204))
        (PORT d[0] (2912:2912:2912) (2709:2709:2709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a48.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~96)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2597:2597:2597) (2652:2652:2652))
        (PORT datab (743:743:743) (696:696:696))
        (PORT datac (2929:2929:2929) (2815:2815:2815))
        (PORT datad (1233:1233:1233) (1142:1142:1142))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3791:3791:3791) (4051:4051:4051))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4249:4249:4249) (4559:4559:4559))
        (PORT d[1] (4446:4446:4446) (4702:4702:4702))
        (PORT d[2] (4161:4161:4161) (4416:4416:4416))
        (PORT d[3] (5686:5686:5686) (6011:6011:6011))
        (PORT d[4] (5636:5636:5636) (5939:5939:5939))
        (PORT d[5] (5012:5012:5012) (5232:5232:5232))
        (PORT d[6] (5813:5813:5813) (6040:6040:6040))
        (PORT d[7] (7951:7951:7951) (8221:8221:8221))
        (PORT d[8] (7979:7979:7979) (8231:8231:8231))
        (PORT d[9] (4218:4218:4218) (4506:4506:4506))
        (PORT d[10] (4968:4968:4968) (5289:5289:5289))
        (PORT d[11] (6148:6148:6148) (6237:6237:6237))
        (PORT d[12] (6735:6735:6735) (7065:7065:7065))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5425:5425:5425) (5347:5347:5347))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (5968:5968:5968) (5901:5901:5901))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4544:4544:4544) (4833:4833:4833))
        (PORT d[1] (4473:4473:4473) (4726:4726:4726))
        (PORT d[2] (3904:3904:3904) (4186:4186:4186))
        (PORT d[3] (5688:5688:5688) (6011:6011:6011))
        (PORT d[4] (5407:5407:5407) (5744:5744:5744))
        (PORT d[5] (5014:5014:5014) (5232:5232:5232))
        (PORT d[6] (5815:5815:5815) (6040:6040:6040))
        (PORT d[7] (7953:7953:7953) (8221:8221:8221))
        (PORT d[8] (7981:7981:7981) (8231:8231:8231))
        (PORT d[9] (4220:4220:4220) (4506:4506:4506))
        (PORT d[10] (4970:4970:4970) (5289:5289:5289))
        (PORT d[11] (6150:6150:6150) (6237:6237:6237))
        (PORT d[12] (6737:6737:6737) (7065:7065:7065))
        (PORT clk (2193:2193:2193) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (PORT d[0] (3646:3646:3646) (3366:3366:3366))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a16.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4541:4541:4541) (4685:4685:4685))
        (PORT clk (2216:2216:2216) (2245:2245:2245))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5004:5004:5004) (5304:5304:5304))
        (PORT d[1] (6368:6368:6368) (6653:6653:6653))
        (PORT d[2] (4690:4690:4690) (4998:4998:4998))
        (PORT d[3] (3870:3870:3870) (4162:4162:4162))
        (PORT d[4] (3959:3959:3959) (4247:4247:4247))
        (PORT d[5] (3677:3677:3677) (3923:3923:3923))
        (PORT d[6] (4119:4119:4119) (4363:4363:4363))
        (PORT d[7] (4594:4594:4594) (4792:4792:4792))
        (PORT d[8] (5191:5191:5191) (5477:5477:5477))
        (PORT d[9] (3406:3406:3406) (3664:3664:3664))
        (PORT d[10] (4167:4167:4167) (4435:4435:4435))
        (PORT d[11] (6424:6424:6424) (6491:6491:6491))
        (PORT d[12] (5832:5832:5832) (6072:6072:6072))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7301:7301:7301) (7135:7135:7135))
        (PORT clk (2213:2213:2213) (2241:2241:2241))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2216:2216:2216) (2245:2245:2245))
        (PORT d[0] (7844:7844:7844) (7689:7689:7689))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2246:2246:2246))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4711:4711:4711) (5030:5030:5030))
        (PORT d[1] (6420:6420:6420) (6703:6703:6703))
        (PORT d[2] (4667:4667:4667) (4974:4974:4974))
        (PORT d[3] (3872:3872:3872) (4162:4162:4162))
        (PORT d[4] (3950:3950:3950) (4247:4247:4247))
        (PORT d[5] (3679:3679:3679) (3923:3923:3923))
        (PORT d[6] (4121:4121:4121) (4363:4363:4363))
        (PORT d[7] (4596:4596:4596) (4792:4792:4792))
        (PORT d[8] (5193:5193:5193) (5477:5477:5477))
        (PORT d[9] (3408:3408:3408) (3664:3664:3664))
        (PORT d[10] (4169:4169:4169) (4435:4435:4435))
        (PORT d[11] (6426:6426:6426) (6491:6491:6491))
        (PORT d[12] (5834:5834:5834) (6072:6072:6072))
        (PORT clk (2170:2170:2170) (2168:2168:2168))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2168:2168:2168))
        (PORT d[0] (4211:4211:4211) (4123:4123:4123))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a80.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2171:2171:2171) (2169:2169:2169))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~97)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1245:1245:1245) (1167:1167:1167))
        (PORT datab (2968:2968:2968) (2841:2841:2841))
        (PORT datac (2579:2579:2579) (2662:2662:2662))
        (PORT datad (1637:1637:1637) (1490:1490:1490))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~98)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3975:3975:3975) (3973:3973:3973))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3599:3599:3599) (3782:3782:3782))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4465:4465:4465) (4726:4726:4726))
        (PORT d[1] (6257:6257:6257) (6515:6515:6515))
        (PORT d[2] (4249:4249:4249) (4539:4539:4539))
        (PORT d[3] (5204:5204:5204) (5466:5466:5466))
        (PORT d[4] (4832:4832:4832) (5101:5101:5101))
        (PORT d[5] (4348:4348:4348) (4561:4561:4561))
        (PORT d[6] (6108:6108:6108) (6312:6312:6312))
        (PORT d[7] (4636:4636:4636) (4830:4830:4830))
        (PORT d[8] (5237:5237:5237) (5522:5522:5522))
        (PORT d[9] (4490:4490:4490) (4752:4752:4752))
        (PORT d[10] (4486:4486:4486) (4736:4736:4736))
        (PORT d[11] (5730:5730:5730) (5806:5806:5806))
        (PORT d[12] (5205:5205:5205) (5471:5471:5471))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5154:5154:5154) (5181:5181:5181))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (5697:5697:5697) (5735:5735:5735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4151:4151:4151) (4438:4438:4438))
        (PORT d[1] (5694:5694:5694) (5993:5993:5993))
        (PORT d[2] (4235:4235:4235) (4512:4512:4512))
        (PORT d[3] (5206:5206:5206) (5466:5466:5466))
        (PORT d[4] (4834:4834:4834) (5101:5101:5101))
        (PORT d[5] (4350:4350:4350) (4561:4561:4561))
        (PORT d[6] (6110:6110:6110) (6312:6312:6312))
        (PORT d[7] (4638:4638:4638) (4830:4830:4830))
        (PORT d[8] (5239:5239:5239) (5522:5522:5522))
        (PORT d[9] (4492:4492:4492) (4752:4752:4752))
        (PORT d[10] (4488:4488:4488) (4736:4736:4736))
        (PORT d[11] (5732:5732:5732) (5806:5806:5806))
        (PORT d[12] (5207:5207:5207) (5471:5471:5471))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (2750:2750:2750) (2622:2622:2622))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a144.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4318:4318:4318))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4318:4318:4318) (4636:4636:4636))
        (PORT d[1] (6378:6378:6378) (6656:6656:6656))
        (PORT d[2] (4236:4236:4236) (4541:4541:4541))
        (PORT d[3] (4156:4156:4156) (4452:4452:4452))
        (PORT d[4] (4883:4883:4883) (5151:5151:5151))
        (PORT d[5] (4356:4356:4356) (4570:4570:4570))
        (PORT d[6] (6424:6424:6424) (6615:6615:6615))
        (PORT d[7] (4635:4635:4635) (4829:4829:4829))
        (PORT d[8] (5198:5198:5198) (5484:5484:5484))
        (PORT d[9] (4529:4529:4529) (4788:4788:4788))
        (PORT d[10] (4526:4526:4526) (4775:4775:4775))
        (PORT d[11] (6070:6070:6070) (6138:6138:6138))
        (PORT d[12] (5483:5483:5483) (5735:5735:5735))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3863:3863:3863) (3850:3850:3850))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT d[0] (4406:4406:4406) (4404:4404:4404))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4612:4612:4612))
        (PORT d[1] (6078:6078:6078) (6372:6372:6372))
        (PORT d[2] (4509:4509:4509) (4793:4793:4793))
        (PORT d[3] (4158:4158:4158) (4452:4452:4452))
        (PORT d[4] (4860:4860:4860) (5126:5126:5126))
        (PORT d[5] (4358:4358:4358) (4570:4570:4570))
        (PORT d[6] (6426:6426:6426) (6615:6615:6615))
        (PORT d[7] (4637:4637:4637) (4829:4829:4829))
        (PORT d[8] (5200:5200:5200) (5484:5484:5484))
        (PORT d[9] (4531:4531:4531) (4788:4788:4788))
        (PORT d[10] (4528:4528:4528) (4775:4775:4775))
        (PORT d[11] (6072:6072:6072) (6138:6138:6138))
        (PORT d[12] (5485:5485:5485) (5735:5735:5735))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (3696:3696:3696) (3654:3654:3654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a208.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~100)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1747:1747:1747) (1588:1588:1588))
        (PORT datab (2970:2970:2970) (2844:2844:2844))
        (PORT datac (1321:1321:1321) (1281:1281:1281))
        (PORT datad (2543:2543:2543) (2605:2605:2605))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3834:3834:3834) (4093:4093:4093))
        (PORT clk (2228:2228:2228) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4264:4264:4264) (4571:4571:4571))
        (PORT d[1] (4731:4731:4731) (4972:4972:4972))
        (PORT d[2] (4174:4174:4174) (4438:4438:4438))
        (PORT d[3] (5673:5673:5673) (6008:6008:6008))
        (PORT d[4] (6015:6015:6015) (6321:6321:6321))
        (PORT d[5] (5359:5359:5359) (5564:5564:5564))
        (PORT d[6] (6137:6137:6137) (6354:6354:6354))
        (PORT d[7] (8281:8281:8281) (8542:8542:8542))
        (PORT d[8] (4576:4576:4576) (4864:4864:4864))
        (PORT d[9] (4500:4500:4500) (4775:4775:4775))
        (PORT d[10] (5306:5306:5306) (5611:5611:5611))
        (PORT d[11] (5420:5420:5420) (5494:5494:5494))
        (PORT d[12] (6769:6769:6769) (7106:7106:7106))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3195:3195:3195) (3094:3094:3094))
        (PORT clk (2225:2225:2225) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2256:2256:2256))
        (PORT d[0] (3738:3738:3738) (3648:3648:3648))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4573:4573:4573))
        (PORT d[1] (4439:4439:4439) (4698:4698:4698))
        (PORT d[2] (3911:3911:3911) (4191:4191:4191))
        (PORT d[3] (5675:5675:5675) (6008:6008:6008))
        (PORT d[4] (5713:5713:5713) (6043:6043:6043))
        (PORT d[5] (5361:5361:5361) (5564:5564:5564))
        (PORT d[6] (6139:6139:6139) (6354:6354:6354))
        (PORT d[7] (8283:8283:8283) (8542:8542:8542))
        (PORT d[8] (4578:4578:4578) (4864:4864:4864))
        (PORT d[9] (4502:4502:4502) (4775:4775:4775))
        (PORT d[10] (5308:5308:5308) (5611:5611:5611))
        (PORT d[11] (5422:5422:5422) (5494:5494:5494))
        (PORT d[12] (6771:6771:6771) (7106:7106:7106))
        (PORT clk (2181:2181:2181) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2180:2180:2180))
        (PORT d[0] (5178:5178:5178) (5100:5100:5100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a240.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (4996:4996:4996))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5338:5338:5338) (5630:5630:5630))
        (PORT d[1] (6719:6719:6719) (6995:6995:6995))
        (PORT d[2] (5041:5041:5041) (5339:5339:5339))
        (PORT d[3] (4182:4182:4182) (4459:4459:4459))
        (PORT d[4] (4346:4346:4346) (4645:4645:4645))
        (PORT d[5] (4050:4050:4050) (4286:4286:4286))
        (PORT d[6] (4331:4331:4331) (4553:4553:4553))
        (PORT d[7] (4582:4582:4582) (4773:4773:4773))
        (PORT d[8] (6338:6338:6338) (6554:6554:6554))
        (PORT d[9] (3452:3452:3452) (3716:3716:3716))
        (PORT d[10] (4515:4515:4515) (4773:4773:4773))
        (PORT d[11] (6752:6752:6752) (6807:6807:6807))
        (PORT d[12] (6458:6458:6458) (6670:6670:6670))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6264:6264:6264) (6029:6029:6029))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (6807:6807:6807) (6583:6583:6583))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5045:5045:5045) (5355:5355:5355))
        (PORT d[1] (6771:6771:6771) (7045:7045:7045))
        (PORT d[2] (5018:5018:5018) (5316:5316:5316))
        (PORT d[3] (4184:4184:4184) (4459:4459:4459))
        (PORT d[4] (4333:4333:4333) (4619:4619:4619))
        (PORT d[5] (4052:4052:4052) (4286:4286:4286))
        (PORT d[6] (4333:4333:4333) (4553:4553:4553))
        (PORT d[7] (4584:4584:4584) (4773:4773:4773))
        (PORT d[8] (6340:6340:6340) (6554:6554:6554))
        (PORT d[9] (3454:3454:3454) (3716:3716:3716))
        (PORT d[10] (4517:4517:4517) (4773:4773:4773))
        (PORT d[11] (6754:6754:6754) (6807:6807:6807))
        (PORT d[12] (6460:6460:6460) (6670:6670:6670))
        (PORT clk (2189:2189:2189) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (PORT d[0] (5846:5846:5846) (5642:5642:5642))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a176.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~99)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1267:1267:1267) (1175:1175:1175))
        (PORT datab (2968:2968:2968) (2841:2841:2841))
        (PORT datac (2578:2578:2578) (2662:2662:2662))
        (PORT datad (2167:2167:2167) (2051:2051:2051))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[16\]\~101)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (3974:3974:3974) (3971:3971:3971))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[17\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (624:624:624) (708:708:708))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3541:3541:3541))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6599:6599:6599) (6852:6852:6852))
        (PORT d[1] (4190:4190:4190) (4450:4450:4450))
        (PORT d[2] (6899:6899:6899) (7128:7128:7128))
        (PORT d[3] (4260:4260:4260) (4566:4566:4566))
        (PORT d[4] (4924:4924:4924) (5195:5195:5195))
        (PORT d[5] (4887:4887:4887) (5191:5191:5191))
        (PORT d[6] (6166:6166:6166) (6410:6410:6410))
        (PORT d[7] (8212:8212:8212) (8361:8361:8361))
        (PORT d[8] (6538:6538:6538) (6678:6678:6678))
        (PORT d[9] (6676:6676:6676) (7001:7001:7001))
        (PORT d[10] (5737:5737:5737) (6096:6096:6096))
        (PORT d[11] (9920:9920:9920) (9880:9880:9880))
        (PORT d[12] (4277:4277:4277) (4596:4596:4596))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5555:5555:5555) (5209:5209:5209))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (6098:6098:6098) (5763:5763:5763))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6935:6935:6935) (7171:7171:7171))
        (PORT d[1] (4212:4212:4212) (4491:4491:4491))
        (PORT d[2] (6942:6942:6942) (7180:7180:7180))
        (PORT d[3] (4262:4262:4262) (4566:4566:4566))
        (PORT d[4] (4885:4885:4885) (5154:5154:5154))
        (PORT d[5] (4889:4889:4889) (5191:5191:5191))
        (PORT d[6] (6168:6168:6168) (6410:6410:6410))
        (PORT d[7] (8214:8214:8214) (8361:8361:8361))
        (PORT d[8] (6540:6540:6540) (6678:6678:6678))
        (PORT d[9] (6678:6678:6678) (7001:7001:7001))
        (PORT d[10] (5739:5739:5739) (6096:6096:6096))
        (PORT d[11] (9922:9922:9922) (9880:9880:9880))
        (PORT d[12] (4279:4279:4279) (4596:4596:4596))
        (PORT clk (2236:2236:2236) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2233:2233:2233))
        (PORT d[0] (3850:3850:3850) (3731:3731:3731))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a145.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3981:3981:3981) (4150:4150:4150))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4386:4386:4386))
        (PORT d[1] (5710:5710:5710) (6033:6033:6033))
        (PORT d[2] (6864:6864:6864) (7108:7108:7108))
        (PORT d[3] (4997:4997:4997) (5314:5314:5314))
        (PORT d[4] (4586:4586:4586) (4895:4895:4895))
        (PORT d[5] (5848:5848:5848) (6093:6093:6093))
        (PORT d[6] (5255:5255:5255) (5439:5439:5439))
        (PORT d[7] (6420:6420:6420) (6641:6641:6641))
        (PORT d[8] (6227:6227:6227) (6490:6490:6490))
        (PORT d[9] (7120:7120:7120) (7434:7434:7434))
        (PORT d[10] (7322:7322:7322) (7602:7602:7602))
        (PORT d[11] (9641:9641:9641) (9599:9599:9599))
        (PORT d[12] (4158:4158:4158) (4440:4440:4440))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2000:2000:2000) (1926:1926:1926))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (2543:2543:2543) (2480:2480:2480))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4130:4130:4130) (4386:4386:4386))
        (PORT d[1] (5722:5722:5722) (6032:6032:6032))
        (PORT d[2] (6556:6556:6556) (6798:6798:6798))
        (PORT d[3] (4999:4999:4999) (5314:5314:5314))
        (PORT d[4] (4598:4598:4598) (4892:4892:4892))
        (PORT d[5] (5850:5850:5850) (6093:6093:6093))
        (PORT d[6] (5257:5257:5257) (5439:5439:5439))
        (PORT d[7] (6422:6422:6422) (6641:6641:6641))
        (PORT d[8] (6229:6229:6229) (6490:6490:6490))
        (PORT d[9] (7122:7122:7122) (7434:7434:7434))
        (PORT d[10] (7324:7324:7324) (7602:7602:7602))
        (PORT d[11] (9643:9643:9643) (9599:9599:9599))
        (PORT d[12] (4160:4160:4160) (4440:4440:4440))
        (PORT clk (2196:2196:2196) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2192:2192:2192))
        (PORT d[0] (1822:1822:1822) (1709:1709:1709))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a209.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~106)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1878:1878:1878) (1672:1672:1672))
        (PORT datab (741:741:741) (716:716:716))
        (PORT datac (1506:1506:1506) (1556:1556:1556))
        (PORT datad (3820:3820:3820) (3723:3723:3723))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3978:3978:3978) (4147:4147:4147))
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3793:3793:3793) (4069:4069:4069))
        (PORT d[1] (5709:5709:5709) (6032:6032:6032))
        (PORT d[2] (6503:6503:6503) (6748:6748:6748))
        (PORT d[3] (4976:4976:4976) (5289:5289:5289))
        (PORT d[4] (4920:4920:4920) (5216:5216:5216))
        (PORT d[5] (5814:5814:5814) (6060:6060:6060))
        (PORT d[6] (5280:5280:5280) (5463:5463:5463))
        (PORT d[7] (9428:9428:9428) (9612:9612:9612))
        (PORT d[8] (6226:6226:6226) (6489:6489:6489))
        (PORT d[9] (6770:6770:6770) (7083:7083:7083))
        (PORT d[10] (7365:7365:7365) (7661:7661:7661))
        (PORT d[11] (9641:9641:9641) (9599:9599:9599))
        (PORT d[12] (3912:3912:3912) (4204:4204:4204))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1787:1787:1787) (1747:1747:1747))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (PORT d[0] (2330:2330:2330) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2272:2272:2272))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3795:3795:3795) (4069:4069:4069))
        (PORT d[1] (5686:5686:5686) (6008:6008:6008))
        (PORT d[2] (6572:6572:6572) (6822:6822:6822))
        (PORT d[3] (4978:4978:4978) (5289:5289:5289))
        (PORT d[4] (4912:4912:4912) (5221:5221:5221))
        (PORT d[5] (5816:5816:5816) (6060:6060:6060))
        (PORT d[6] (5282:5282:5282) (5463:5463:5463))
        (PORT d[7] (9430:9430:9430) (9612:9612:9612))
        (PORT d[8] (6228:6228:6228) (6489:6489:6489))
        (PORT d[9] (6772:6772:6772) (7083:7083:7083))
        (PORT d[10] (7367:7367:7367) (7661:7661:7661))
        (PORT d[11] (9643:9643:9643) (9599:9599:9599))
        (PORT d[12] (3914:3914:3914) (4204:4204:4204))
        (PORT clk (2196:2196:2196) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2192:2192:2192))
        (PORT d[0] (5172:5172:5172) (4935:4935:4935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a241.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3683:3683:3683) (3856:3856:3856))
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4118:4118:4118) (4374:4374:4374))
        (PORT d[1] (5963:5963:5963) (6272:6272:6272))
        (PORT d[2] (6809:6809:6809) (7037:7037:7037))
        (PORT d[3] (8445:8445:8445) (8771:8771:8771))
        (PORT d[4] (4926:4926:4926) (5235:5235:5235))
        (PORT d[5] (5803:5803:5803) (6047:6047:6047))
        (PORT d[6] (4948:4948:4948) (5143:5143:5143))
        (PORT d[7] (9452:9452:9452) (9634:9634:9634))
        (PORT d[8] (6247:6247:6247) (6509:6509:6509))
        (PORT d[9] (6733:6733:6733) (7046:7046:7046))
        (PORT d[10] (7312:7312:7312) (7591:7591:7591))
        (PORT d[11] (9629:9629:9629) (9586:9586:9586))
        (PORT d[12] (7065:7065:7065) (7369:7369:7369))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2669:2669:2669))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (PORT d[0] (3277:3277:3277) (3223:3223:3223))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2266:2266:2266) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4171:4171:4171) (4433:4433:4433))
        (PORT d[1] (5707:5707:5707) (6015:6015:6015))
        (PORT d[2] (6580:6580:6580) (6831:6831:6831))
        (PORT d[3] (8447:8447:8447) (8771:8771:8771))
        (PORT d[4] (4638:4638:4638) (4950:4950:4950))
        (PORT d[5] (5805:5805:5805) (6047:6047:6047))
        (PORT d[6] (4950:4950:4950) (5143:5143:5143))
        (PORT d[7] (9454:9454:9454) (9634:9634:9634))
        (PORT d[8] (6249:6249:6249) (6509:6509:6509))
        (PORT d[9] (6735:6735:6735) (7046:7046:7046))
        (PORT d[10] (7314:7314:7314) (7591:7591:7591))
        (PORT d[11] (9631:9631:9631) (9586:9586:9586))
        (PORT d[12] (7067:7067:7067) (7369:7369:7369))
        (PORT clk (2221:2221:2221) (2217:2217:2217))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2217:2217:2217))
        (PORT d[0] (1337:1337:1337) (1310:1310:1310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a177.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2218:2218:2218))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~105)
    (DELAY
      (ABSOLUTE
        (PORT dataa (725:725:725) (692:692:692))
        (PORT datab (753:753:753) (704:704:704))
        (PORT datac (1506:1506:1506) (1556:1556:1556))
        (PORT datad (3820:3820:3820) (3723:3723:3723))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3609:3609:3609) (3757:3757:3757))
        (PORT clk (2239:2239:2239) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3836:3836:3836) (4112:4112:4112))
        (PORT d[1] (5672:5672:5672) (5988:5988:5988))
        (PORT d[2] (6871:6871:6871) (7115:7115:7115))
        (PORT d[3] (4998:4998:4998) (5308:5308:5308))
        (PORT d[4] (4630:4630:4630) (4957:4957:4957))
        (PORT d[5] (5835:5835:5835) (6085:6085:6085))
        (PORT d[6] (5288:5288:5288) (5472:5472:5472))
        (PORT d[7] (5810:5810:5810) (6055:6055:6055))
        (PORT d[8] (6591:6591:6591) (6842:6842:6842))
        (PORT d[9] (7097:7097:7097) (7410:7410:7410))
        (PORT d[10] (7706:7706:7706) (7985:7985:7985))
        (PORT d[11] (9637:9637:9637) (9597:9597:9597))
        (PORT d[12] (4172:4172:4172) (4455:4455:4455))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5793:5793:5793) (5489:5489:5489))
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2270:2270:2270))
        (PORT d[0] (6336:6336:6336) (6043:6043:6043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3838:3838:3838) (4112:4112:4112))
        (PORT d[1] (5685:5685:5685) (5988:5988:5988))
        (PORT d[2] (6585:6585:6585) (6830:6830:6830))
        (PORT d[3] (5000:5000:5000) (5308:5308:5308))
        (PORT d[4] (4657:4657:4657) (4981:4981:4981))
        (PORT d[5] (5837:5837:5837) (6085:6085:6085))
        (PORT d[6] (5290:5290:5290) (5472:5472:5472))
        (PORT d[7] (5812:5812:5812) (6055:6055:6055))
        (PORT d[8] (6593:6593:6593) (6842:6842:6842))
        (PORT d[9] (7099:7099:7099) (7410:7410:7410))
        (PORT d[10] (7708:7708:7708) (7985:7985:7985))
        (PORT d[11] (9639:9639:9639) (9597:9597:9597))
        (PORT d[12] (4174:4174:4174) (4455:4455:4455))
        (PORT clk (2195:2195:2195) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2191:2191:2191))
        (PORT d[0] (3224:3224:3224) (3032:3032:3032))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a81.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3692:3692:3692) (3819:3819:3819))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6924:6924:6924) (7163:7163:7163))
        (PORT d[1] (4520:4520:4520) (4781:4781:4781))
        (PORT d[2] (6888:6888:6888) (7116:7116:7116))
        (PORT d[3] (4530:4530:4530) (4813:4813:4813))
        (PORT d[4] (4930:4930:4930) (5202:5202:5202))
        (PORT d[5] (4888:4888:4888) (5192:5192:5192))
        (PORT d[6] (6147:6147:6147) (6386:6386:6386))
        (PORT d[7] (8212:8212:8212) (8361:8361:8361))
        (PORT d[8] (6597:6597:6597) (6735:6735:6735))
        (PORT d[9] (6676:6676:6676) (7001:7001:7001))
        (PORT d[10] (5770:5770:5770) (6128:6128:6128))
        (PORT d[11] (9953:9953:9953) (9914:9914:9914))
        (PORT d[12] (4278:4278:4278) (4597:4597:4597))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4046:4046:4046))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (4734:4734:4734) (4600:4600:4600))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6925:6925:6925) (7161:7161:7161))
        (PORT d[1] (4225:4225:4225) (4503:4503:4503))
        (PORT d[2] (6932:6932:6932) (7167:7167:7167))
        (PORT d[3] (4532:4532:4532) (4813:4813:4813))
        (PORT d[4] (4917:4917:4917) (5176:5176:5176))
        (PORT d[5] (4890:4890:4890) (5192:5192:5192))
        (PORT d[6] (6149:6149:6149) (6386:6386:6386))
        (PORT d[7] (8214:8214:8214) (8361:8361:8361))
        (PORT d[8] (6599:6599:6599) (6735:6735:6735))
        (PORT d[9] (6678:6678:6678) (7001:7001:7001))
        (PORT d[10] (5772:5772:5772) (6128:6128:6128))
        (PORT d[11] (9955:9955:9955) (9914:9914:9914))
        (PORT d[12] (4280:4280:4280) (4597:4597:4597))
        (PORT clk (2236:2236:2236) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2233:2233:2233))
        (PORT d[0] (6573:6573:6573) (6043:6043:6043))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a17.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~103)
    (DELAY
      (ABSOLUTE
        (PORT dataa (762:762:762) (728:728:728))
        (PORT datab (3858:3858:3858) (3768:3768:3768))
        (PORT datac (1502:1502:1502) (1551:1551:1551))
        (PORT datad (1971:1971:1971) (1842:1842:1842))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3616:3616:3616) (3756:3756:3756))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4378:4378:4378))
        (PORT d[1] (6010:6010:6010) (6319:6319:6319))
        (PORT d[2] (7204:7204:7204) (7438:7438:7438))
        (PORT d[3] (4559:4559:4559) (4874:4874:4874))
        (PORT d[4] (4941:4941:4941) (5250:5250:5250))
        (PORT d[5] (6130:6130:6130) (6363:6363:6363))
        (PORT d[6] (5281:5281:5281) (5467:5467:5467))
        (PORT d[7] (6110:6110:6110) (6349:6349:6349))
        (PORT d[8] (6579:6579:6579) (6832:6832:6832))
        (PORT d[9] (7123:7123:7123) (7436:7436:7436))
        (PORT d[10] (7686:7686:7686) (7968:7968:7968))
        (PORT d[11] (9964:9964:9964) (9913:9913:9913))
        (PORT d[12] (4179:4179:4179) (4463:4463:4463))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4730:4730:4730) (4517:4517:4517))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (5273:5273:5273) (5071:5071:5071))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4098:4098:4098) (4354:4354:4354))
        (PORT d[1] (5996:5996:5996) (6290:6290:6290))
        (PORT d[2] (6925:6925:6925) (7166:7166:7166))
        (PORT d[3] (4561:4561:4561) (4874:4874:4874))
        (PORT d[4] (4649:4649:4649) (4972:4972:4972))
        (PORT d[5] (6132:6132:6132) (6363:6363:6363))
        (PORT d[6] (5283:5283:5283) (5467:5467:5467))
        (PORT d[7] (6112:6112:6112) (6349:6349:6349))
        (PORT d[8] (6581:6581:6581) (6832:6832:6832))
        (PORT d[9] (7125:7125:7125) (7436:7436:7436))
        (PORT d[10] (7688:7688:7688) (7968:7968:7968))
        (PORT d[11] (9966:9966:9966) (9913:9913:9913))
        (PORT d[12] (4181:4181:4181) (4463:4463:4463))
        (PORT clk (2193:2193:2193) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (PORT d[0] (2242:2242:2242) (2208:2208:2208))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a49.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3853:3853:3853) (3972:3972:3972))
        (PORT clk (2237:2237:2237) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4355:4355:4355))
        (PORT d[1] (6026:6026:6026) (6334:6334:6334))
        (PORT d[2] (7205:7205:7205) (7438:7438:7438))
        (PORT d[3] (5291:5291:5291) (5603:5603:5603))
        (PORT d[4] (4655:4655:4655) (4983:4983:4983))
        (PORT d[5] (6164:6164:6164) (6394:6394:6394))
        (PORT d[6] (3713:3713:3713) (3941:3941:3941))
        (PORT d[7] (6089:6089:6089) (6323:6323:6323))
        (PORT d[8] (6554:6554:6554) (6809:6809:6809))
        (PORT d[9] (7432:7432:7432) (7730:7730:7730))
        (PORT d[10] (7687:7687:7687) (7969:7969:7969))
        (PORT d[11] (9937:9937:9937) (9889:9889:9889))
        (PORT d[12] (4206:4206:4206) (4489:4489:4489))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4798:4798:4798) (4807:4807:4807))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2267:2267:2267))
        (PORT d[0] (5341:5341:5341) (5361:5361:5361))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4125:4125:4125) (4380:4380:4380))
        (PORT d[1] (6003:6003:6003) (6311:6311:6311))
        (PORT d[2] (6895:6895:6895) (7134:7134:7134))
        (PORT d[3] (5293:5293:5293) (5603:5603:5603))
        (PORT d[4] (4988:4988:4988) (5294:5294:5294))
        (PORT d[5] (6166:6166:6166) (6394:6394:6394))
        (PORT d[6] (3715:3715:3715) (3941:3941:3941))
        (PORT d[7] (6091:6091:6091) (6323:6323:6323))
        (PORT d[8] (6556:6556:6556) (6809:6809:6809))
        (PORT d[9] (7434:7434:7434) (7730:7730:7730))
        (PORT d[10] (7689:7689:7689) (7969:7969:7969))
        (PORT d[11] (9939:9939:9939) (9889:9889:9889))
        (PORT d[12] (4208:4208:4208) (4489:4489:4489))
        (PORT clk (2192:2192:2192) (2189:2189:2189))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2189:2189:2189))
        (PORT d[0] (4312:4312:4312) (4311:4311:4311))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a113.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~102)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1746:1746:1746) (1773:1773:1773))
        (PORT datab (742:742:742) (695:695:695))
        (PORT datac (3096:3096:3096) (3015:3015:3015))
        (PORT datad (689:689:689) (648:648:648))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~104)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3535:3535:3535) (3489:3489:3489))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datad (1226:1226:1226) (1158:1158:1158))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[17\]\~107)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (3504:3504:3504) (3449:3449:3449))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[18\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (652:652:652) (737:737:737))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4099:4099:4099) (4323:4323:4323))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4205:4205:4205) (4501:4501:4501))
        (PORT d[1] (5225:5225:5225) (5531:5531:5531))
        (PORT d[2] (4860:4860:4860) (5158:5158:5158))
        (PORT d[3] (7128:7128:7128) (7503:7503:7503))
        (PORT d[4] (6298:6298:6298) (6709:6709:6709))
        (PORT d[5] (5458:5458:5458) (5742:5742:5742))
        (PORT d[6] (4822:4822:4822) (5084:5084:5084))
        (PORT d[7] (8128:8128:8128) (8339:8339:8339))
        (PORT d[8] (4593:4593:4593) (4913:4913:4913))
        (PORT d[9] (5065:5065:5065) (5419:5419:5419))
        (PORT d[10] (5676:5676:5676) (6011:6011:6011))
        (PORT d[11] (9238:9238:9238) (9206:9206:9206))
        (PORT d[12] (5418:5418:5418) (5780:5780:5780))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5771:5771:5771) (5718:5718:5718))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT d[0] (6314:6314:6314) (6272:6272:6272))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4207:4207:4207) (4501:4501:4501))
        (PORT d[1] (5064:5064:5064) (5401:5401:5401))
        (PORT d[2] (5463:5463:5463) (5715:5715:5715))
        (PORT d[3] (7130:7130:7130) (7503:7503:7503))
        (PORT d[4] (6578:6578:6578) (6972:6972:6972))
        (PORT d[5] (5460:5460:5460) (5742:5742:5742))
        (PORT d[6] (4824:4824:4824) (5084:5084:5084))
        (PORT d[7] (8130:8130:8130) (8339:8339:8339))
        (PORT d[8] (4595:4595:4595) (4913:4913:4913))
        (PORT d[9] (5067:5067:5067) (5419:5419:5419))
        (PORT d[10] (5678:5678:5678) (6011:6011:6011))
        (PORT d[11] (9240:9240:9240) (9206:9206:9206))
        (PORT d[12] (5420:5420:5420) (5780:5780:5780))
        (PORT clk (2140:2140:2140) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2139:2139:2139))
        (PORT d[0] (7009:7009:7009) (6681:6681:6681))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a18.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3448:3448:3448) (3701:3701:3701))
        (PORT clk (2234:2234:2234) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4526:4526:4526) (4813:4813:4813))
        (PORT d[1] (5609:5609:5609) (5904:5904:5904))
        (PORT d[2] (5542:5542:5542) (5824:5824:5824))
        (PORT d[3] (7791:7791:7791) (8144:8144:8144))
        (PORT d[4] (7052:7052:7052) (7457:7457:7457))
        (PORT d[5] (4855:4855:4855) (5133:5133:5133))
        (PORT d[6] (4106:4106:4106) (4363:4363:4363))
        (PORT d[7] (8435:8435:8435) (8652:8652:8652))
        (PORT d[8] (5237:5237:5237) (5533:5533:5533))
        (PORT d[9] (5765:5765:5765) (6108:6108:6108))
        (PORT d[10] (6711:6711:6711) (7014:7014:7014))
        (PORT d[11] (8603:8603:8603) (8587:8587:8587))
        (PORT d[12] (6127:6127:6127) (6469:6469:6469))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5119:5119:5119) (4809:4809:4809))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2263:2263:2263))
        (PORT d[0] (5662:5662:5662) (5363:5363:5363))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2264:2264:2264))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4814:4814:4814) (5071:5071:5071))
        (PORT d[1] (5585:5585:5585) (5879:5879:5879))
        (PORT d[2] (5512:5512:5512) (5788:5788:5788))
        (PORT d[3] (7793:7793:7793) (8144:8144:8144))
        (PORT d[4] (7332:7332:7332) (7720:7720:7720))
        (PORT d[5] (4857:4857:4857) (5133:5133:5133))
        (PORT d[6] (4108:4108:4108) (4363:4363:4363))
        (PORT d[7] (8437:8437:8437) (8652:8652:8652))
        (PORT d[8] (5239:5239:5239) (5533:5533:5533))
        (PORT d[9] (5767:5767:5767) (6108:6108:6108))
        (PORT d[10] (6713:6713:6713) (7014:7014:7014))
        (PORT d[11] (8605:8605:8605) (8587:8587:8587))
        (PORT d[12] (6129:6129:6129) (6469:6469:6469))
        (PORT clk (2188:2188:2188) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2186:2186:2186))
        (PORT d[0] (3298:3298:3298) (3139:3139:3139))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a82.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~109)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1048:1048:1048) (986:986:986))
        (PORT datab (743:743:743) (695:695:695))
        (PORT datac (2882:2882:2882) (2842:2842:2842))
        (PORT datad (2181:2181:2181) (2214:2214:2214))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3436:3436:3436) (3680:3680:3680))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4467:4467:4467) (4746:4746:4746))
        (PORT d[1] (5023:5023:5023) (5357:5357:5357))
        (PORT d[2] (5193:5193:5193) (5482:5482:5482))
        (PORT d[3] (7756:7756:7756) (8102:8102:8102))
        (PORT d[4] (6675:6675:6675) (7083:7083:7083))
        (PORT d[5] (5778:5778:5778) (6049:6049:6049))
        (PORT d[6] (4479:4479:4479) (4723:4723:4723))
        (PORT d[7] (8117:8117:8117) (8343:8343:8343))
        (PORT d[8] (4915:4915:4915) (5223:5223:5223))
        (PORT d[9] (5423:5423:5423) (5773:5773:5773))
        (PORT d[10] (6010:6010:6010) (6334:6334:6334))
        (PORT d[11] (8578:8578:8578) (8552:8552:8552))
        (PORT d[12] (5797:5797:5797) (6149:6149:6149))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4338:4338:4338) (4301:4301:4301))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT d[0] (4909:4909:4909) (4878:4878:4878))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5260:5260:5260) (5527:5527:5527))
        (PORT d[1] (5025:5025:5025) (5357:5357:5357))
        (PORT d[2] (5249:5249:5249) (5536:5536:5536))
        (PORT d[3] (7758:7758:7758) (8102:8102:8102))
        (PORT d[4] (6957:6957:6957) (7349:7349:7349))
        (PORT d[5] (5780:5780:5780) (6049:6049:6049))
        (PORT d[6] (4481:4481:4481) (4723:4723:4723))
        (PORT d[7] (8119:8119:8119) (8343:8343:8343))
        (PORT d[8] (4917:4917:4917) (5223:5223:5223))
        (PORT d[9] (5425:5425:5425) (5773:5773:5773))
        (PORT d[10] (6012:6012:6012) (6334:6334:6334))
        (PORT d[11] (8580:8580:8580) (8552:8552:8552))
        (PORT d[12] (5799:5799:5799) (6149:6149:6149))
        (PORT clk (2169:2169:2169) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (PORT d[0] (4671:4671:4671) (4652:4652:4652))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a114.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3790:3790:3790) (4032:4032:4032))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4182:4182:4182) (4482:4482:4482))
        (PORT d[1] (4927:4927:4927) (5247:5247:5247))
        (PORT d[2] (5485:5485:5485) (5742:5742:5742))
        (PORT d[3] (7446:7446:7446) (7809:7809:7809))
        (PORT d[4] (6674:6674:6674) (7085:7085:7085))
        (PORT d[5] (5810:5810:5810) (6079:6079:6079))
        (PORT d[6] (5156:5156:5156) (5406:5406:5406))
        (PORT d[7] (8117:8117:8117) (8343:8343:8343))
        (PORT d[8] (5221:5221:5221) (5515:5515:5515))
        (PORT d[9] (5421:5421:5421) (5771:5771:5771))
        (PORT d[10] (6009:6009:6009) (6333:6333:6333))
        (PORT d[11] (9292:9292:9292) (9262:9262:9262))
        (PORT d[12] (5763:5763:5763) (6117:6117:6117))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4156:4156:4156) (3843:3843:3843))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT d[0] (4699:4699:4699) (4397:4397:4397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4184:4184:4184) (4482:4482:4482))
        (PORT d[1] (4929:4929:4929) (5247:5247:5247))
        (PORT d[2] (5487:5487:5487) (5744:5744:5744))
        (PORT d[3] (7448:7448:7448) (7809:7809:7809))
        (PORT d[4] (6651:6651:6651) (7058:7058:7058))
        (PORT d[5] (5812:5812:5812) (6079:6079:6079))
        (PORT d[6] (5158:5158:5158) (5406:5406:5406))
        (PORT d[7] (8119:8119:8119) (8343:8343:8343))
        (PORT d[8] (5223:5223:5223) (5515:5515:5515))
        (PORT d[9] (5423:5423:5423) (5771:5771:5771))
        (PORT d[10] (6011:6011:6011) (6333:6333:6333))
        (PORT d[11] (9294:9294:9294) (9262:9262:9262))
        (PORT d[12] (5765:5765:5765) (6117:6117:6117))
        (PORT clk (2163:2163:2163) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2160:2160:2160))
        (PORT d[0] (1908:1908:1908) (1862:1862:1862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a50.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~108)
    (DELAY
      (ABSOLUTE
        (PORT dataa (936:936:936) (873:873:873))
        (PORT datab (734:734:734) (686:686:686))
        (PORT datac (2884:2884:2884) (2846:2846:2846))
        (PORT datad (2183:2183:2183) (2217:2217:2217))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~110)
    (DELAY
      (ABSOLUTE
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (185:185:185) (212:212:212))
        (PORT datad (2826:2826:2826) (2763:2763:2763))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3040:3040:3040) (3264:3264:3264))
        (PORT clk (2208:2208:2208) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4218:4218:4218) (4506:4506:4506))
        (PORT d[1] (5351:5351:5351) (5678:5678:5678))
        (PORT d[2] (6021:6021:6021) (6230:6230:6230))
        (PORT d[3] (6750:6750:6750) (7133:7133:7133))
        (PORT d[4] (5920:5920:5920) (6337:6337:6337))
        (PORT d[5] (5178:5178:5178) (5464:5464:5464))
        (PORT d[6] (5012:5012:5012) (5256:5256:5256))
        (PORT d[7] (7462:7462:7462) (7711:7711:7711))
        (PORT d[8] (4560:4560:4560) (4874:4874:4874))
        (PORT d[9] (5031:5031:5031) (5383:5383:5383))
        (PORT d[10] (5039:5039:5039) (5398:5398:5398))
        (PORT d[11] (9240:9240:9240) (9211:9211:9211))
        (PORT d[12] (5073:5073:5073) (5438:5438:5438))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2768:2768:2768) (2724:2724:2724))
        (PORT clk (2205:2205:2205) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2238:2238:2238))
        (PORT d[0] (3311:3311:3311) (3278:3278:3278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5143:5143:5143) (5396:5396:5396))
        (PORT d[1] (5378:5378:5378) (5702:5702:5702))
        (PORT d[2] (6048:6048:6048) (6254:6254:6254))
        (PORT d[3] (6752:6752:6752) (7133:7133:7133))
        (PORT d[4] (5897:5897:5897) (6310:6310:6310))
        (PORT d[5] (5180:5180:5180) (5464:5464:5464))
        (PORT d[6] (5014:5014:5014) (5256:5256:5256))
        (PORT d[7] (7464:7464:7464) (7711:7711:7711))
        (PORT d[8] (4562:4562:4562) (4874:4874:4874))
        (PORT d[9] (5033:5033:5033) (5383:5383:5383))
        (PORT d[10] (5041:5041:5041) (5398:5398:5398))
        (PORT d[11] (9242:9242:9242) (9211:9211:9211))
        (PORT d[12] (5075:5075:5075) (5438:5438:5438))
        (PORT clk (2163:2163:2163) (2160:2160:2160))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2160:2160:2160))
        (PORT d[0] (2586:2586:2586) (2524:2524:2524))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a178.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2161:2161:2161))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3807:3807:3807) (4038:4038:4038))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4200:4200:4200) (4504:4504:4504))
        (PORT d[1] (5324:5324:5324) (5639:5639:5639))
        (PORT d[2] (5530:5530:5530) (5799:5799:5799))
        (PORT d[3] (7467:7467:7467) (7832:7832:7832))
        (PORT d[4] (7022:7022:7022) (7425:7425:7425))
        (PORT d[5] (6099:6099:6099) (6347:6347:6347))
        (PORT d[6] (4478:4478:4478) (4722:4722:4722))
        (PORT d[7] (8115:8115:8115) (8348:8348:8348))
        (PORT d[8] (5275:5275:5275) (5566:5566:5566))
        (PORT d[9] (5430:5430:5430) (5781:5781:5781))
        (PORT d[10] (6320:6320:6320) (6633:6633:6633))
        (PORT d[11] (8493:8493:8493) (8464:8464:8464))
        (PORT d[12] (5782:5782:5782) (6133:6133:6133))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2120:2120:2120) (2092:2092:2092))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (2663:2663:2663) (2646:2646:2646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4229:4229:4229) (4527:4527:4527))
        (PORT d[1] (5016:5016:5016) (5348:5348:5348))
        (PORT d[2] (5246:5246:5246) (5532:5532:5532))
        (PORT d[3] (7469:7469:7469) (7832:7832:7832))
        (PORT d[4] (7024:7024:7024) (7425:7425:7425))
        (PORT d[5] (6101:6101:6101) (6347:6347:6347))
        (PORT d[6] (4480:4480:4480) (4722:4722:4722))
        (PORT d[7] (8117:8117:8117) (8348:8348:8348))
        (PORT d[8] (5277:5277:5277) (5566:5566:5566))
        (PORT d[9] (5432:5432:5432) (5781:5781:5781))
        (PORT d[10] (6322:6322:6322) (6633:6633:6633))
        (PORT d[11] (8495:8495:8495) (8464:8464:8464))
        (PORT d[12] (5784:5784:5784) (6133:6133:6133))
        (PORT clk (2175:2175:2175) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2173:2173:2173))
        (PORT d[0] (4230:4230:4230) (4034:4034:4034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a242.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~111)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1519:1519:1519) (1421:1421:1421))
        (PORT datab (927:927:927) (863:863:863))
        (PORT datac (2887:2887:2887) (2849:2849:2849))
        (PORT datad (2186:2186:2186) (2220:2220:2220))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4092:4092:4092) (4305:4305:4305))
        (PORT clk (2202:2202:2202) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (5209:5209:5209))
        (PORT d[1] (5009:5009:5009) (5346:5346:5346))
        (PORT d[2] (5484:5484:5484) (5741:5741:5741))
        (PORT d[3] (7136:7136:7136) (7513:7513:7513))
        (PORT d[4] (6639:6639:6639) (7047:7047:7047))
        (PORT d[5] (5854:5854:5854) (6119:6119:6119))
        (PORT d[6] (5125:5125:5125) (5368:5368:5368))
        (PORT d[7] (8143:8143:8143) (8366:8366:8366))
        (PORT d[8] (4941:4941:4941) (5246:5246:5246))
        (PORT d[9] (5069:5069:5069) (5422:5422:5422))
        (PORT d[10] (6001:6001:6001) (6324:6324:6324))
        (PORT d[11] (9285:9285:9285) (9254:9254:9254))
        (PORT d[12] (5730:5730:5730) (6085:6085:6085))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2353:2353:2353))
        (PORT clk (2199:2199:2199) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2230:2230:2230))
        (PORT d[0] (2965:2965:2965) (2907:2907:2907))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4925:4925:4925) (5209:5209:5209))
        (PORT d[1] (5345:5345:5345) (5660:5660:5660))
        (PORT d[2] (5198:5198:5198) (5483:5483:5483))
        (PORT d[3] (7138:7138:7138) (7513:7513:7513))
        (PORT d[4] (6666:6666:6666) (7074:7074:7074))
        (PORT d[5] (5856:5856:5856) (6119:6119:6119))
        (PORT d[6] (5127:5127:5127) (5368:5368:5368))
        (PORT d[7] (8145:8145:8145) (8366:8366:8366))
        (PORT d[8] (4943:4943:4943) (5246:5246:5246))
        (PORT d[9] (5071:5071:5071) (5422:5422:5422))
        (PORT d[10] (6003:6003:6003) (6324:6324:6324))
        (PORT d[11] (9287:9287:9287) (9254:9254:9254))
        (PORT d[12] (5732:5732:5732) (6085:6085:6085))
        (PORT clk (2155:2155:2155) (2154:2154:2154))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2154:2154:2154))
        (PORT d[0] (2197:2197:2197) (2095:2095:2095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a210.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2155:2155:2155))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3466:3466:3466) (3722:3722:3722))
        (PORT clk (2236:2236:2236) (2267:2267:2267))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4794:4794:4794))
        (PORT d[1] (4997:4997:4997) (5333:5333:5333))
        (PORT d[2] (5820:5820:5820) (6075:6075:6075))
        (PORT d[3] (7468:7468:7468) (7833:7833:7833))
        (PORT d[4] (7015:7015:7015) (7421:7421:7421))
        (PORT d[5] (4490:4490:4490) (4774:4774:4774))
        (PORT d[6] (4444:4444:4444) (4688:4688:4688))
        (PORT d[7] (8461:8461:8461) (8675:8675:8675))
        (PORT d[8] (5263:5263:5263) (5555:5555:5555))
        (PORT d[9] (5390:5390:5390) (5731:5731:5731))
        (PORT d[10] (6335:6335:6335) (6648:6648:6648))
        (PORT d[11] (8636:8636:8636) (8618:8618:8618))
        (PORT d[12] (6086:6086:6086) (6429:6429:6429))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4340:4340:4340) (4350:4350:4350))
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2267:2267:2267))
        (PORT d[0] (4883:4883:4883) (4904:4904:4904))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2268:2268:2268))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4491:4491:4491) (4770:4770:4770))
        (PORT d[1] (5616:5616:5616) (5905:5905:5905))
        (PORT d[2] (5546:5546:5546) (5824:5824:5824))
        (PORT d[3] (7470:7470:7470) (7833:7833:7833))
        (PORT d[4] (7028:7028:7028) (7418:7418:7418))
        (PORT d[5] (4492:4492:4492) (4774:4774:4774))
        (PORT d[6] (4446:4446:4446) (4688:4688:4688))
        (PORT d[7] (8463:8463:8463) (8675:8675:8675))
        (PORT d[8] (5265:5265:5265) (5555:5555:5555))
        (PORT d[9] (5392:5392:5392) (5731:5731:5731))
        (PORT d[10] (6337:6337:6337) (6648:6648:6648))
        (PORT d[11] (8638:8638:8638) (8618:8618:8618))
        (PORT d[12] (6088:6088:6088) (6429:6429:6429))
        (PORT clk (2192:2192:2192) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2188:2188:2188))
        (PORT d[0] (4223:4223:4223) (4161:4161:4161))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a146.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~112)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2938:2938:2938) (2890:2890:2890))
        (PORT datab (741:741:741) (693:693:693))
        (PORT datac (588:588:588) (531:531:531))
        (PORT datad (2188:2188:2188) (2222:2222:2222))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[18\]\~113)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2859:2859:2859) (2805:2805:2805))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[19\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4192:4192:4192) (4279:4279:4279))
        (PORT clk (2206:2206:2206) (2237:2237:2237))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4302:4302:4302))
        (PORT d[1] (3739:3739:3739) (3970:3970:3970))
        (PORT d[2] (5100:5100:5100) (5335:5335:5335))
        (PORT d[3] (5703:5703:5703) (6021:6021:6021))
        (PORT d[4] (3129:3129:3129) (3376:3376:3376))
        (PORT d[5] (3527:3527:3527) (3799:3799:3799))
        (PORT d[6] (3648:3648:3648) (3842:3842:3842))
        (PORT d[7] (8010:8010:8010) (8181:8181:8181))
        (PORT d[8] (4150:4150:4150) (4416:4416:4416))
        (PORT d[9] (5545:5545:5545) (5815:5815:5815))
        (PORT d[10] (3410:3410:3410) (3675:3675:3675))
        (PORT d[11] (6864:6864:6864) (6809:6809:6809))
        (PORT d[12] (5816:5816:5816) (6041:6041:6041))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5883:5883:5883) (5678:5678:5678))
        (PORT clk (2203:2203:2203) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2237:2237:2237))
        (PORT d[0] (6426:6426:6426) (6232:6232:6232))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2238:2238:2238))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4097:4097:4097) (4328:4328:4328))
        (PORT d[1] (4019:4019:4019) (4232:4232:4232))
        (PORT d[2] (5097:5097:5097) (5321:5321:5321))
        (PORT d[3] (5705:5705:5705) (6021:6021:6021))
        (PORT d[4] (3131:3131:3131) (3376:3376:3376))
        (PORT d[5] (3529:3529:3529) (3799:3799:3799))
        (PORT d[6] (3650:3650:3650) (3842:3842:3842))
        (PORT d[7] (8012:8012:8012) (8181:8181:8181))
        (PORT d[8] (4152:4152:4152) (4416:4416:4416))
        (PORT d[9] (5547:5547:5547) (5815:5815:5815))
        (PORT d[10] (3412:3412:3412) (3675:3675:3675))
        (PORT d[11] (6866:6866:6866) (6809:6809:6809))
        (PORT d[12] (5818:5818:5818) (6041:6041:6041))
        (PORT clk (2162:2162:2162) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2158:2158:2158))
        (PORT d[0] (5146:5146:5146) (5066:5066:5066))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a243.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3210:3210:3210) (3358:3358:3358))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4762:4762:4762) (4976:4976:4976))
        (PORT d[1] (3718:3718:3718) (3938:3938:3938))
        (PORT d[2] (5419:5419:5419) (5640:5640:5640))
        (PORT d[3] (3063:3063:3063) (3296:3296:3296))
        (PORT d[4] (3118:3118:3118) (3366:3366:3366))
        (PORT d[5] (3837:3837:3837) (4100:4100:4100))
        (PORT d[6] (3977:3977:3977) (4158:4158:4158))
        (PORT d[7] (8285:8285:8285) (8444:8444:8444))
        (PORT d[8] (4452:4452:4452) (4708:4708:4708))
        (PORT d[9] (5887:5887:5887) (6147:6147:6147))
        (PORT d[10] (4012:4012:4012) (4243:4243:4243))
        (PORT d[11] (7161:7161:7161) (7089:7089:7089))
        (PORT d[12] (4024:4024:4024) (4229:4229:4229))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6003:6003:6003) (5887:5887:5887))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (6566:6566:6566) (6470:6470:6470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4764:4764:4764) (4974:4974:4974))
        (PORT d[1] (3720:3720:3720) (3939:3939:3939))
        (PORT d[2] (5468:5468:5468) (5681:5681:5681))
        (PORT d[3] (3065:3065:3065) (3296:3296:3296))
        (PORT d[4] (3120:3120:3120) (3366:3366:3366))
        (PORT d[5] (3839:3839:3839) (4100:4100:4100))
        (PORT d[6] (3979:3979:3979) (4158:4158:4158))
        (PORT d[7] (8287:8287:8287) (8444:8444:8444))
        (PORT d[8] (4454:4454:4454) (4708:4708:4708))
        (PORT d[9] (5889:5889:5889) (6147:6147:6147))
        (PORT d[10] (4014:4014:4014) (4243:4243:4243))
        (PORT d[11] (7163:7163:7163) (7089:7089:7089))
        (PORT d[12] (4026:4026:4026) (4229:4229:4229))
        (PORT clk (2184:2184:2184) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2180:2180:2180))
        (PORT d[0] (5938:5938:5938) (5748:5748:5748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a179.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~117)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2521:2521:2521))
        (PORT datab (1583:1583:1583) (1487:1487:1487))
        (PORT datac (2066:2066:2066) (2113:2113:2113))
        (PORT datad (1822:1822:1822) (1703:1703:1703))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2905:2905:2905) (3066:3066:3066))
        (PORT clk (2238:2238:2238) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5077:5077:5077) (5272:5272:5272))
        (PORT d[1] (4361:4361:4361) (4562:4562:4562))
        (PORT d[2] (6032:6032:6032) (6221:6221:6221))
        (PORT d[3] (3060:3060:3060) (3300:3300:3300))
        (PORT d[4] (2733:2733:2733) (2927:2927:2927))
        (PORT d[5] (4152:4152:4152) (4399:4399:4399))
        (PORT d[6] (4655:4655:4655) (4817:4817:4817))
        (PORT d[7] (5258:5258:5258) (5435:5435:5435))
        (PORT d[8] (4756:4756:4756) (4995:4995:4995))
        (PORT d[9] (6198:6198:6198) (6442:6442:6442))
        (PORT d[10] (4161:4161:4161) (4407:4407:4407))
        (PORT d[11] (7788:7788:7788) (7695:7695:7695))
        (PORT d[12] (4365:4365:4365) (4546:4546:4546))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2738:2738:2738) (2693:2693:2693))
        (PORT clk (2235:2235:2235) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2268:2268:2268))
        (PORT d[0] (3287:3287:3287) (3246:3246:3246))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5054:5054:5054) (5248:5248:5248))
        (PORT d[1] (4388:4388:4388) (4586:4586:4586))
        (PORT d[2] (5790:5790:5790) (5991:5991:5991))
        (PORT d[3] (3062:3062:3062) (3300:3300:3300))
        (PORT d[4] (2728:2728:2728) (2917:2917:2917))
        (PORT d[5] (4154:4154:4154) (4399:4399:4399))
        (PORT d[6] (4657:4657:4657) (4817:4817:4817))
        (PORT d[7] (5260:5260:5260) (5435:5435:5435))
        (PORT d[8] (4758:4758:4758) (4995:4995:4995))
        (PORT d[9] (6200:6200:6200) (6442:6442:6442))
        (PORT d[10] (4163:4163:4163) (4407:4407:4407))
        (PORT d[11] (7790:7790:7790) (7695:7695:7695))
        (PORT d[12] (4367:4367:4367) (4546:4546:4546))
        (PORT clk (2193:2193:2193) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2190:2190:2190))
        (PORT d[0] (2335:2335:2335) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a211.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6184:6184:6184) (6117:6117:6117))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4504:4504:4504) (4751:4751:4751))
        (PORT d[1] (4123:4123:4123) (4356:4356:4356))
        (PORT d[2] (4848:4848:4848) (5091:5091:5091))
        (PORT d[3] (4205:4205:4205) (4461:4461:4461))
        (PORT d[4] (3835:3835:3835) (4116:4116:4116))
        (PORT d[5] (4502:4502:4502) (4781:4781:4781))
        (PORT d[6] (4574:4574:4574) (4752:4752:4752))
        (PORT d[7] (6196:6196:6196) (6364:6364:6364))
        (PORT d[8] (3925:3925:3925) (4132:4132:4132))
        (PORT d[9] (5258:5258:5258) (5549:5549:5549))
        (PORT d[10] (4595:4595:4595) (4882:4882:4882))
        (PORT d[11] (10583:10583:10583) (10544:10544:10544))
        (PORT d[12] (4296:4296:4296) (4586:4586:4586))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (4543:4543:4543))
        (PORT clk (2219:2219:2219) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (PORT d[0] (5421:5421:5421) (5097:5097:5097))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4776:4776:4776))
        (PORT d[1] (3828:3828:3828) (4080:4080:4080))
        (PORT d[2] (4800:4800:4800) (5042:5042:5042))
        (PORT d[3] (4207:4207:4207) (4461:4461:4461))
        (PORT d[4] (3846:3846:3846) (4114:4114:4114))
        (PORT d[5] (4504:4504:4504) (4781:4781:4781))
        (PORT d[6] (4576:4576:4576) (4752:4752:4752))
        (PORT d[7] (6198:6198:6198) (6364:6364:6364))
        (PORT d[8] (3927:3927:3927) (4132:4132:4132))
        (PORT d[9] (5260:5260:5260) (5549:5549:5549))
        (PORT d[10] (4597:4597:4597) (4882:4882:4882))
        (PORT d[11] (10585:10585:10585) (10544:10544:10544))
        (PORT d[12] (4298:4298:4298) (4586:4586:4586))
        (PORT clk (2176:2176:2176) (2174:2174:2174))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (PORT d[0] (3144:3144:3144) (3036:3036:3036))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a147.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2175:2175:2175))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~118)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2521:2521:2521))
        (PORT datab (2108:2108:2108) (2145:2145:2145))
        (PORT datac (2460:2460:2460) (2309:2309:2309))
        (PORT datad (1739:1739:1739) (1628:1628:1628))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5522:5522:5522) (5500:5500:5500))
        (PORT clk (2240:2240:2240) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4206:4206:4206) (4461:4461:4461))
        (PORT d[1] (3798:3798:3798) (4058:4058:4058))
        (PORT d[2] (4454:4454:4454) (4693:4693:4693))
        (PORT d[3] (3892:3892:3892) (4172:4172:4172))
        (PORT d[4] (3838:3838:3838) (4110:4110:4110))
        (PORT d[5] (4490:4490:4490) (4767:4767:4767))
        (PORT d[6] (4207:4207:4207) (4407:4407:4407))
        (PORT d[7] (5921:5921:5921) (6107:6107:6107))
        (PORT d[8] (3683:3683:3683) (3902:3902:3902))
        (PORT d[9] (4923:4923:4923) (5226:5226:5226))
        (PORT d[10] (4559:4559:4559) (4850:4850:4850))
        (PORT d[11] (10611:10611:10611) (10574:10574:10574))
        (PORT d[12] (3974:3974:3974) (4281:4281:4281))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3744:3744:3744) (3578:3578:3578))
        (PORT clk (2237:2237:2237) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2272:2272:2272))
        (PORT d[0] (4287:4287:4287) (4132:4132:4132))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4514:4514:4514) (4747:4747:4747))
        (PORT d[1] (3813:3813:3813) (4066:4066:4066))
        (PORT d[2] (4472:4472:4472) (4719:4719:4719))
        (PORT d[3] (3894:3894:3894) (4172:4172:4172))
        (PORT d[4] (4181:4181:4181) (4441:4441:4441))
        (PORT d[5] (4492:4492:4492) (4767:4767:4767))
        (PORT d[6] (4209:4209:4209) (4407:4407:4407))
        (PORT d[7] (5923:5923:5923) (6107:6107:6107))
        (PORT d[8] (3685:3685:3685) (3902:3902:3902))
        (PORT d[9] (4925:4925:4925) (5226:5226:5226))
        (PORT d[10] (4561:4561:4561) (4850:4850:4850))
        (PORT d[11] (10613:10613:10613) (10574:10574:10574))
        (PORT d[12] (3976:3976:3976) (4281:4281:4281))
        (PORT clk (2197:2197:2197) (2192:2192:2192))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2192:2192:2192))
        (PORT d[0] (4047:4047:4047) (3638:3638:3638))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a19.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2193:2193:2193))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5812:5812:5812) (5771:5771:5771))
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4164:4164:4164) (4420:4420:4420))
        (PORT d[1] (3847:3847:3847) (4102:4102:4102))
        (PORT d[2] (4815:4815:4815) (5058:5058:5058))
        (PORT d[3] (4136:4136:4136) (4393:4393:4393))
        (PORT d[4] (4477:4477:4477) (4721:4721:4721))
        (PORT d[5] (4503:4503:4503) (4780:4780:4780))
        (PORT d[6] (4557:4557:4557) (4734:4734:4734))
        (PORT d[7] (5928:5928:5928) (6114:6114:6114))
        (PORT d[8] (3908:3908:3908) (4113:4113:4113))
        (PORT d[9] (4957:4957:4957) (5258:5258:5258))
        (PORT d[10] (4565:4565:4565) (4856:4856:4856))
        (PORT d[11] (10590:10590:10590) (10556:10556:10556))
        (PORT d[12] (3915:3915:3915) (4211:4211:4211))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6256:6256:6256) (6014:6014:6014))
        (PORT clk (2231:2231:2231) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (PORT d[0] (6773:6773:6773) (6545:6545:6545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4447:4447:4447))
        (PORT d[1] (3798:3798:3798) (4053:4053:4053))
        (PORT d[2] (4447:4447:4447) (4690:4690:4690))
        (PORT d[3] (4138:4138:4138) (4393:4393:4393))
        (PORT d[4] (4188:4188:4188) (4449:4449:4449))
        (PORT d[5] (4505:4505:4505) (4780:4780:4780))
        (PORT d[6] (4559:4559:4559) (4734:4734:4734))
        (PORT d[7] (5930:5930:5930) (6114:6114:6114))
        (PORT d[8] (3910:3910:3910) (4113:4113:4113))
        (PORT d[9] (4959:4959:4959) (5258:5258:5258))
        (PORT d[10] (4567:4567:4567) (4856:4856:4856))
        (PORT d[11] (10592:10592:10592) (10556:10556:10556))
        (PORT d[12] (3917:3917:3917) (4211:4211:4211))
        (PORT clk (2191:2191:2191) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2186:2186:2186))
        (PORT d[0] (3749:3749:3749) (3627:3627:3627))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a83.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~115)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1819:1819:1819) (1618:1618:1618))
        (PORT datab (2107:2107:2107) (2143:2143:2143))
        (PORT datac (2514:2514:2514) (2482:2482:2482))
        (PORT datad (2252:2252:2252) (2075:2075:2075))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3878:3878:3878) (3977:3977:3977))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4399:4399:4399) (4622:4622:4622))
        (PORT d[1] (3717:3717:3717) (3937:3937:3937))
        (PORT d[2] (5411:5411:5411) (5630:5630:5630))
        (PORT d[3] (3377:3377:3377) (3609:3609:3609))
        (PORT d[4] (3109:3109:3109) (3359:3359:3359))
        (PORT d[5] (3748:3748:3748) (3986:3986:3986))
        (PORT d[6] (4010:4010:4010) (4199:4199:4199))
        (PORT d[7] (8313:8313:8313) (8468:8468:8468))
        (PORT d[8] (4477:4477:4477) (4731:4731:4731))
        (PORT d[9] (5879:5879:5879) (6138:6138:6138))
        (PORT d[10] (3515:3515:3515) (3787:3787:3787))
        (PORT d[11] (7186:7186:7186) (7120:7120:7120))
        (PORT d[12] (4017:4017:4017) (4221:4221:4221))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5131:5131:5131) (4938:4938:4938))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (5674:5674:5674) (5492:5492:5492))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4426:4426:4426) (4647:4647:4647))
        (PORT d[1] (4022:4022:4022) (4230:4230:4230))
        (PORT d[2] (5438:5438:5438) (5654:5654:5654))
        (PORT d[3] (3379:3379:3379) (3609:3609:3609))
        (PORT d[4] (3393:3393:3393) (3616:3616:3616))
        (PORT d[5] (3750:3750:3750) (3986:3986:3986))
        (PORT d[6] (4012:4012:4012) (4199:4199:4199))
        (PORT d[7] (8315:8315:8315) (8468:8468:8468))
        (PORT d[8] (4479:4479:4479) (4731:4731:4731))
        (PORT d[9] (5881:5881:5881) (6138:6138:6138))
        (PORT d[10] (3517:3517:3517) (3787:3787:3787))
        (PORT d[11] (7188:7188:7188) (7120:7120:7120))
        (PORT d[12] (4019:4019:4019) (4221:4221:4221))
        (PORT clk (2180:2180:2180) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (PORT d[0] (3083:3083:3083) (3088:3088:3088))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a51.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3839:3839:3839) (3960:3960:3960))
        (PORT clk (2195:2195:2195) (2224:2224:2224))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3747:3747:3747) (3987:3987:3987))
        (PORT d[1] (3702:3702:3702) (3933:3933:3933))
        (PORT d[2] (4762:4762:4762) (5001:5001:5001))
        (PORT d[3] (5658:5658:5658) (5969:5969:5969))
        (PORT d[4] (3185:3185:3185) (3441:3441:3441))
        (PORT d[5] (3491:3491:3491) (3764:3764:3764))
        (PORT d[6] (3313:3313:3313) (3515:3515:3515))
        (PORT d[7] (7663:7663:7663) (7852:7852:7852))
        (PORT d[8] (3798:3798:3798) (4077:4077:4077))
        (PORT d[9] (5220:5220:5220) (5501:5501:5501))
        (PORT d[10] (5247:5247:5247) (5526:5526:5526))
        (PORT d[11] (6823:6823:6823) (6770:6770:6770))
        (PORT d[12] (5772:5772:5772) (5996:5996:5996))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5758:5758:5758) (5545:5545:5545))
        (PORT clk (2192:2192:2192) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2224:2224:2224))
        (PORT d[0] (6301:6301:6301) (6100:6100:6100))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2225:2225:2225))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4088:4088:4088) (4317:4317:4317))
        (PORT d[1] (4036:4036:4036) (4254:4254:4254))
        (PORT d[2] (4815:4815:4815) (5054:5054:5054))
        (PORT d[3] (5660:5660:5660) (5969:5969:5969))
        (PORT d[4] (3137:3137:3137) (3392:3392:3392))
        (PORT d[5] (3493:3493:3493) (3764:3764:3764))
        (PORT d[6] (3315:3315:3315) (3515:3515:3515))
        (PORT d[7] (7665:7665:7665) (7852:7852:7852))
        (PORT d[8] (3800:3800:3800) (4077:4077:4077))
        (PORT d[9] (5222:5222:5222) (5501:5501:5501))
        (PORT d[10] (5249:5249:5249) (5526:5526:5526))
        (PORT d[11] (6825:6825:6825) (6770:6770:6770))
        (PORT d[12] (5774:5774:5774) (5996:5996:5996))
        (PORT clk (2149:2149:2149) (2147:2147:2147))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2149:2149:2149) (2147:2147:2147))
        (PORT d[0] (5630:5630:5630) (5408:5408:5408))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a115.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2150:2150:2150) (2148:2148:2148))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~114)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1661:1661:1661) (1580:1580:1580))
        (PORT datab (2102:2102:2102) (2136:2136:2136))
        (PORT datac (2517:2517:2517) (2485:2485:2485))
        (PORT datad (1285:1285:1285) (1217:1217:1217))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~116)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3815:3815:3815) (3721:3721:3721))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[19\]\~119)
    (DELAY
      (ABSOLUTE
        (PORT dataa (222:222:222) (253:253:253))
        (PORT datab (220:220:220) (247:247:247))
        (PORT datac (184:184:184) (211:211:211))
        (PORT datad (3762:3762:3762) (3675:3675:3675))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[20\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3517:3517:3517) (3727:3727:3727))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3827:3827:3827) (4091:4091:4091))
        (PORT d[1] (5646:5646:5646) (5957:5957:5957))
        (PORT d[2] (5846:5846:5846) (6116:6116:6116))
        (PORT d[3] (8102:8102:8102) (8442:8442:8442))
        (PORT d[4] (7427:7427:7427) (7834:7834:7834))
        (PORT d[5] (5167:5167:5167) (5434:5434:5434))
        (PORT d[6] (4547:4547:4547) (4745:4745:4745))
        (PORT d[7] (8756:8756:8756) (8964:8964:8964))
        (PORT d[8] (5556:5556:5556) (5840:5840:5840))
        (PORT d[9] (6099:6099:6099) (6430:6430:6430))
        (PORT d[10] (6701:6701:6701) (7008:7008:7008))
        (PORT d[11] (8970:8970:8970) (8947:8947:8947))
        (PORT d[12] (6423:6423:6423) (6757:6757:6757))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2136:2136:2136) (2106:2106:2106))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (2679:2679:2679) (2660:2660:2660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3872:3872:3872) (4141:4141:4141))
        (PORT d[1] (5378:5378:5378) (5698:5698:5698))
        (PORT d[2] (6145:6145:6145) (6399:6399:6399))
        (PORT d[3] (8104:8104:8104) (8442:8442:8442))
        (PORT d[4] (7404:7404:7404) (7807:7807:7807))
        (PORT d[5] (5169:5169:5169) (5434:5434:5434))
        (PORT d[6] (4549:4549:4549) (4745:4745:4745))
        (PORT d[7] (8758:8758:8758) (8964:8964:8964))
        (PORT d[8] (5558:5558:5558) (5840:5840:5840))
        (PORT d[9] (6101:6101:6101) (6430:6430:6430))
        (PORT d[10] (6703:6703:6703) (7008:7008:7008))
        (PORT d[11] (8972:8972:8972) (8947:8947:8947))
        (PORT d[12] (6425:6425:6425) (6757:6757:6757))
        (PORT clk (2198:2198:2198) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (PORT d[0] (4546:4546:4546) (4338:4338:4338))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a244.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4430:4430:4430) (4586:4586:4586))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5645:5645:5645) (5953:5953:5953))
        (PORT d[1] (7716:7716:7716) (8019:8019:8019))
        (PORT d[2] (6692:6692:6692) (6996:6996:6996))
        (PORT d[3] (7319:7319:7319) (7654:7654:7654))
        (PORT d[4] (7134:7134:7134) (7456:7456:7456))
        (PORT d[5] (7270:7270:7270) (7558:7558:7558))
        (PORT d[6] (4743:4743:4743) (4996:4996:4996))
        (PORT d[7] (8655:8655:8655) (8862:8862:8862))
        (PORT d[8] (5655:5655:5655) (5984:5984:5984))
        (PORT d[9] (5482:5482:5482) (5748:5748:5748))
        (PORT d[10] (7065:7065:7065) (7379:7379:7379))
        (PORT d[11] (7896:7896:7896) (7844:7844:7844))
        (PORT d[12] (8094:8094:8094) (8437:8437:8437))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2262:2262:2262) (2158:2158:2158))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (2805:2805:2805) (2712:2712:2712))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5647:5647:5647) (5953:5953:5953))
        (PORT d[1] (7718:7718:7718) (8019:8019:8019))
        (PORT d[2] (6669:6669:6669) (6972:6972:6972))
        (PORT d[3] (7321:7321:7321) (7654:7654:7654))
        (PORT d[4] (7111:7111:7111) (7433:7433:7433))
        (PORT d[5] (7272:7272:7272) (7558:7558:7558))
        (PORT d[6] (4745:4745:4745) (4996:4996:4996))
        (PORT d[7] (8657:8657:8657) (8862:8862:8862))
        (PORT d[8] (5657:5657:5657) (5984:5984:5984))
        (PORT d[9] (5484:5484:5484) (5748:5748:5748))
        (PORT d[10] (7067:7067:7067) (7379:7379:7379))
        (PORT d[11] (7898:7898:7898) (7844:7844:7844))
        (PORT d[12] (8096:8096:8096) (8437:8437:8437))
        (PORT clk (2201:2201:2201) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (PORT d[0] (2084:2084:2084) (2089:2089:2089))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a180.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~123)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1222:1222:1222) (1144:1144:1144))
        (PORT datab (1705:1705:1705) (1551:1551:1551))
        (PORT datac (2893:2893:2893) (2858:2858:2858))
        (PORT datad (2193:2193:2193) (2227:2227:2227))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4158:4158:4158) (4343:4343:4343))
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5963:5963:5963) (6251:6251:6251))
        (PORT d[1] (7726:7726:7726) (8034:8034:8034))
        (PORT d[2] (6728:6728:6728) (7041:7041:7041))
        (PORT d[3] (6113:6113:6113) (6501:6501:6501))
        (PORT d[4] (7147:7147:7147) (7476:7476:7476))
        (PORT d[5] (6946:6946:6946) (7238:7238:7238))
        (PORT d[6] (4729:4729:4729) (4982:4982:4982))
        (PORT d[7] (8661:8661:8661) (8862:8862:8862))
        (PORT d[8] (5680:5680:5680) (6007:6007:6007))
        (PORT d[9] (5494:5494:5494) (5762:5762:5762))
        (PORT d[10] (6749:6749:6749) (7070:7070:7070))
        (PORT d[11] (7870:7870:7870) (7819:7819:7819))
        (PORT d[12] (7889:7889:7889) (8260:8260:8260))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2734:2734:2734) (2681:2681:2681))
        (PORT clk (2251:2251:2251) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (PORT d[0] (3277:3277:3277) (3235:3235:3235))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5990:5990:5990) (6277:6277:6277))
        (PORT d[1] (7728:7728:7728) (8034:8034:8034))
        (PORT d[2] (6705:6705:6705) (7017:7017:7017))
        (PORT d[3] (6115:6115:6115) (6501:6501:6501))
        (PORT d[4] (7123:7123:7123) (7452:7452:7452))
        (PORT d[5] (6948:6948:6948) (7238:7238:7238))
        (PORT d[6] (4731:4731:4731) (4982:4982:4982))
        (PORT d[7] (8663:8663:8663) (8862:8862:8862))
        (PORT d[8] (5682:5682:5682) (6007:6007:6007))
        (PORT d[9] (5496:5496:5496) (5762:5762:5762))
        (PORT d[10] (6751:6751:6751) (7070:7070:7070))
        (PORT d[11] (7872:7872:7872) (7819:7819:7819))
        (PORT d[12] (7891:7891:7891) (8260:8260:8260))
        (PORT clk (2209:2209:2209) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2206:2206:2206))
        (PORT d[0] (2033:2033:2033) (1880:1880:1880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a212.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3452:3452:3452) (3632:3632:3632))
        (PORT clk (2253:2253:2253) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5612:5612:5612) (5897:5897:5897))
        (PORT d[1] (4541:4541:4541) (4837:4837:4837))
        (PORT d[2] (5888:5888:5888) (6153:6153:6153))
        (PORT d[3] (4616:4616:4616) (4933:4933:4933))
        (PORT d[4] (5248:5248:5248) (5534:5534:5534))
        (PORT d[5] (5234:5234:5234) (5544:5544:5544))
        (PORT d[6] (5211:5211:5211) (5494:5494:5494))
        (PORT d[7] (7227:7227:7227) (7418:7418:7418))
        (PORT d[8] (5017:5017:5017) (5246:5246:5246))
        (PORT d[9] (5729:5729:5729) (6090:6090:6090))
        (PORT d[10] (5729:5729:5729) (6087:6087:6087))
        (PORT d[11] (8925:8925:8925) (8918:8918:8918))
        (PORT d[12] (4637:4637:4637) (4970:4970:4970))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5610:5610:5610) (5295:5295:5295))
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2283:2283:2283))
        (PORT d[0] (6153:6153:6153) (5849:5849:5849))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5891:5891:5891) (6146:6146:6146))
        (PORT d[1] (4555:4555:4555) (4849:4849:4849))
        (PORT d[2] (5890:5890:5890) (6153:6153:6153))
        (PORT d[3] (4618:4618:4618) (4933:4933:4933))
        (PORT d[4] (5225:5225:5225) (5510:5510:5510))
        (PORT d[5] (5236:5236:5236) (5544:5544:5544))
        (PORT d[6] (5213:5213:5213) (5494:5494:5494))
        (PORT d[7] (7229:7229:7229) (7418:7418:7418))
        (PORT d[8] (5019:5019:5019) (5246:5246:5246))
        (PORT d[9] (5731:5731:5731) (6090:6090:6090))
        (PORT d[10] (5731:5731:5731) (6087:6087:6087))
        (PORT d[11] (8927:8927:8927) (8918:8918:8918))
        (PORT d[12] (4639:4639:4639) (4970:4970:4970))
        (PORT clk (2208:2208:2208) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2205:2205:2205))
        (PORT d[0] (3882:3882:3882) (3806:3806:3806))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a148.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~124)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1442:1442:1442) (1309:1309:1309))
        (PORT datab (1797:1797:1797) (1610:1610:1610))
        (PORT datac (2891:2891:2891) (2855:2855:2855))
        (PORT datad (2190:2190:2190) (2225:2225:2225))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3487:3487:3487) (3698:3698:3698))
        (PORT clk (2243:2243:2243) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4139:4139:4139) (4392:4392:4392))
        (PORT d[1] (4131:4131:4131) (4405:4405:4405))
        (PORT d[2] (4469:4469:4469) (4721:4721:4721))
        (PORT d[3] (3887:3887:3887) (4160:4160:4160))
        (PORT d[4] (4457:4457:4457) (4701:4701:4701))
        (PORT d[5] (4427:4427:4427) (4690:4690:4690))
        (PORT d[6] (4047:4047:4047) (4291:4291:4291))
        (PORT d[7] (5875:5875:5875) (6061:6061:6061))
        (PORT d[8] (3699:3699:3699) (3950:3950:3950))
        (PORT d[9] (5182:5182:5182) (5454:5454:5454))
        (PORT d[10] (4287:4287:4287) (4594:4594:4594))
        (PORT d[11] (10657:10657:10657) (10620:10620:10620))
        (PORT d[12] (3941:3941:3941) (4249:4249:4249))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6233:6233:6233) (5987:5987:5987))
        (PORT clk (2240:2240:2240) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2277:2277:2277))
        (PORT d[0] (6776:6776:6776) (6541:6541:6541))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4191:4191:4191) (4442:4442:4442))
        (PORT d[1] (3820:3820:3820) (4075:4075:4075))
        (PORT d[2] (4496:4496:4496) (4745:4745:4745))
        (PORT d[3] (3889:3889:3889) (4160:4160:4160))
        (PORT d[4] (4152:4152:4152) (4401:4401:4401))
        (PORT d[5] (4429:4429:4429) (4690:4690:4690))
        (PORT d[6] (4049:4049:4049) (4291:4291:4291))
        (PORT d[7] (5877:5877:5877) (6061:6061:6061))
        (PORT d[8] (3701:3701:3701) (3950:3950:3950))
        (PORT d[9] (5184:5184:5184) (5454:5454:5454))
        (PORT d[10] (4289:4289:4289) (4594:4594:4594))
        (PORT d[11] (10659:10659:10659) (10620:10620:10620))
        (PORT d[12] (3943:3943:3943) (4249:4249:4249))
        (PORT clk (2202:2202:2202) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2195:2195:2195))
        (PORT d[0] (3716:3716:3716) (3594:3594:3594))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a84.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4440:4440:4440))
        (PORT clk (2234:2234:2234) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4129:4129:4129) (4391:4391:4391))
        (PORT d[1] (6011:6011:6011) (6321:6321:6321))
        (PORT d[2] (7478:7478:7478) (7684:7684:7684))
        (PORT d[3] (5637:5637:5637) (5932:5932:5932))
        (PORT d[4] (5002:5002:5002) (5327:5327:5327))
        (PORT d[5] (6141:6141:6141) (6375:6375:6375))
        (PORT d[6] (5589:5589:5589) (5755:5755:5755))
        (PORT d[7] (6388:6388:6388) (6613:6613:6613))
        (PORT d[8] (6907:6907:6907) (7141:7141:7141))
        (PORT d[9] (7419:7419:7419) (7719:7719:7719))
        (PORT d[10] (4273:4273:4273) (4587:4587:4587))
        (PORT d[11] (9959:9959:9959) (9905:9905:9905))
        (PORT d[12] (4501:4501:4501) (4774:4774:4774))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3575:3575:3575))
        (PORT clk (2231:2231:2231) (2260:2260:2260))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2264:2264:2264))
        (PORT d[0] (4288:4288:4288) (4129:4129:4129))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4131:4131:4131) (4391:4391:4391))
        (PORT d[1] (6048:6048:6048) (6345:6345:6345))
        (PORT d[2] (7181:7181:7181) (7402:7402:7402))
        (PORT d[3] (5639:5639:5639) (5932:5932:5932))
        (PORT d[4] (5004:5004:5004) (5320:5320:5320))
        (PORT d[5] (6143:6143:6143) (6375:6375:6375))
        (PORT d[6] (5591:5591:5591) (5755:5755:5755))
        (PORT d[7] (6390:6390:6390) (6613:6613:6613))
        (PORT d[8] (6909:6909:6909) (7141:7141:7141))
        (PORT d[9] (7421:7421:7421) (7719:7719:7719))
        (PORT d[10] (4275:4275:4275) (4587:4587:4587))
        (PORT d[11] (9961:9961:9961) (9905:9905:9905))
        (PORT d[12] (4503:4503:4503) (4774:4774:4774))
        (PORT clk (2189:2189:2189) (2186:2186:2186))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2186:2186:2186))
        (PORT d[0] (3312:3312:3312) (3048:3048:3048))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a20.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~121)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2090:2090:2090) (1891:1891:1891))
        (PORT datab (2103:2103:2103) (2138:2138:2138))
        (PORT datac (2516:2516:2516) (2484:2484:2484))
        (PORT datad (997:997:997) (942:942:942))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3935:3935:3935) (4159:4159:4159))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4455:4455:4455) (4702:4702:4702))
        (PORT d[1] (6411:6411:6411) (6719:6719:6719))
        (PORT d[2] (4387:4387:4387) (4625:4625:4625))
        (PORT d[3] (5925:5925:5925) (6204:6204:6204))
        (PORT d[4] (4976:4976:4976) (5298:5298:5298))
        (PORT d[5] (4456:4456:4456) (4710:4710:4710))
        (PORT d[6] (4344:4344:4344) (4553:4553:4553))
        (PORT d[7] (6716:6716:6716) (6928:6928:6928))
        (PORT d[8] (6866:6866:6866) (7104:7104:7104))
        (PORT d[9] (4229:4229:4229) (4542:4542:4542))
        (PORT d[10] (4550:4550:4550) (4851:4851:4851))
        (PORT d[11] (10294:10294:10294) (10233:10233:10233))
        (PORT d[12] (3529:3529:3529) (3809:3809:3809))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5028:5028:5028) (4796:4796:4796))
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (PORT d[0] (5571:5571:5571) (5350:5350:5350))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4457:4457:4457) (4702:4702:4702))
        (PORT d[1] (6388:6388:6388) (6695:6695:6695))
        (PORT d[2] (4389:4389:4389) (4625:4625:4625))
        (PORT d[3] (5927:5927:5927) (6204:6204:6204))
        (PORT d[4] (5004:5004:5004) (5323:5323:5323))
        (PORT d[5] (4458:4458:4458) (4710:4710:4710))
        (PORT d[6] (4346:4346:4346) (4553:4553:4553))
        (PORT d[7] (6718:6718:6718) (6928:6928:6928))
        (PORT d[8] (6868:6868:6868) (7104:7104:7104))
        (PORT d[9] (4231:4231:4231) (4542:4542:4542))
        (PORT d[10] (4552:4552:4552) (4851:4851:4851))
        (PORT d[11] (10296:10296:10296) (10233:10233:10233))
        (PORT d[12] (3531:3531:3531) (3809:3809:3809))
        (PORT clk (2180:2180:2180) (2177:2177:2177))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (PORT d[0] (2662:2662:2662) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a52.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2178:2178:2178))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3914:3914:3914) (4137:4137:4137))
        (PORT clk (2206:2206:2206) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4073:4073:4073) (4302:4302:4302))
        (PORT d[1] (3980:3980:3980) (4187:4187:4187))
        (PORT d[2] (4682:4682:4682) (4899:4899:4899))
        (PORT d[3] (6647:6647:6647) (6914:6914:6914))
        (PORT d[4] (3529:3529:3529) (3775:3775:3775))
        (PORT d[5] (4753:4753:4753) (5001:5001:5001))
        (PORT d[6] (4720:4720:4720) (4919:4919:4919))
        (PORT d[7] (7020:7020:7020) (7230:7230:7230))
        (PORT d[8] (3809:3809:3809) (4090:4090:4090))
        (PORT d[9] (4922:4922:4922) (5219:5219:5219))
        (PORT d[10] (4593:4593:4593) (4896:4896:4896))
        (PORT d[11] (6169:6169:6169) (6135:6135:6135))
        (PORT d[12] (5189:5189:5189) (5442:5442:5442))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6132:6132:6132) (5907:5907:5907))
        (PORT clk (2203:2203:2203) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2235:2235:2235))
        (PORT d[0] (6675:6675:6675) (6461:6461:6461))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3804:3804:3804) (4050:4050:4050))
        (PORT d[1] (3709:3709:3709) (3930:3930:3930))
        (PORT d[2] (4684:4684:4684) (4899:4899:4899))
        (PORT d[3] (6649:6649:6649) (6914:6914:6914))
        (PORT d[4] (3531:3531:3531) (3778:3778:3778))
        (PORT d[5] (4755:4755:4755) (5001:5001:5001))
        (PORT d[6] (4722:4722:4722) (4919:4919:4919))
        (PORT d[7] (7022:7022:7022) (7230:7230:7230))
        (PORT d[8] (3811:3811:3811) (4090:4090:4090))
        (PORT d[9] (4924:4924:4924) (5219:5219:5219))
        (PORT d[10] (4595:4595:4595) (4896:4896:4896))
        (PORT d[11] (6171:6171:6171) (6135:6135:6135))
        (PORT d[12] (5191:5191:5191) (5442:5442:5442))
        (PORT clk (2160:2160:2160) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2158:2158:2158))
        (PORT d[0] (5917:5917:5917) (5678:5678:5678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a116.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~120)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2550:2550:2550) (2521:2521:2521))
        (PORT datab (733:733:733) (685:685:685))
        (PORT datac (2065:2065:2065) (2113:2113:2113))
        (PORT datad (699:699:699) (662:662:662))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~122)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datad (3763:3763:3763) (3676:3676:3676))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[20\]\~125)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2856:2856:2856) (2801:2801:2801))
        (PORT datab (221:221:221) (248:248:248))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (2446:2446:2446) (2317:2317:2317))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[21\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (664:664:664) (748:748:748))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3826:3826:3826) (4025:4025:4025))
        (PORT clk (2282:2282:2282) (2313:2313:2313))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6735:6735:6735) (7027:7027:7027))
        (PORT d[1] (5608:5608:5608) (5924:5924:5924))
        (PORT d[2] (5230:5230:5230) (5410:5410:5410))
        (PORT d[3] (8039:8039:8039) (8372:8372:8372))
        (PORT d[4] (8123:8123:8123) (8415:8415:8415))
        (PORT d[5] (4916:4916:4916) (5229:5229:5229))
        (PORT d[6] (4391:4391:4391) (4629:4629:4629))
        (PORT d[7] (7134:7134:7134) (7363:7363:7363))
        (PORT d[8] (6695:6695:6695) (6998:6998:6998))
        (PORT d[9] (4921:4921:4921) (5212:5212:5212))
        (PORT d[10] (7728:7728:7728) (8013:8013:8013))
        (PORT d[11] (6320:6320:6320) (6339:6339:6339))
        (PORT d[12] (5720:5720:5720) (6068:6068:6068))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1931:1931:1931) (1818:1818:1818))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2313:2313:2313))
        (PORT d[0] (2474:2474:2474) (2372:2372:2372))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2314:2314:2314))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6712:6712:6712) (7004:7004:7004))
        (PORT d[1] (5635:5635:5635) (5951:5951:5951))
        (PORT d[2] (4965:4965:4965) (5160:5160:5160))
        (PORT d[3] (8041:8041:8041) (8372:8372:8372))
        (PORT d[4] (8099:8099:8099) (8391:8391:8391))
        (PORT d[5] (4918:4918:4918) (5229:5229:5229))
        (PORT d[6] (4393:4393:4393) (4629:4629:4629))
        (PORT d[7] (7136:7136:7136) (7363:7363:7363))
        (PORT d[8] (6697:6697:6697) (6998:6998:6998))
        (PORT d[9] (4923:4923:4923) (5212:5212:5212))
        (PORT d[10] (7730:7730:7730) (8013:8013:8013))
        (PORT d[11] (6322:6322:6322) (6339:6339:6339))
        (PORT d[12] (5722:5722:5722) (6068:6068:6068))
        (PORT clk (2238:2238:2238) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2234:2234:2234))
        (PORT d[0] (2096:2096:2096) (1949:1949:1949))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a213.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3619:3619:3619) (3771:3771:3771))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6566:6566:6566) (6820:6820:6820))
        (PORT d[1] (4195:4195:4195) (4479:4479:4479))
        (PORT d[2] (7179:7179:7179) (7400:7400:7400))
        (PORT d[3] (5566:5566:5566) (5840:5840:5840))
        (PORT d[4] (4592:4592:4592) (4877:4877:4877))
        (PORT d[5] (4875:4875:4875) (5176:5176:5176))
        (PORT d[6] (6137:6137:6137) (6385:6385:6385))
        (PORT d[7] (7894:7894:7894) (8054:8054:8054))
        (PORT d[8] (6254:6254:6254) (6401:6401:6401))
        (PORT d[9] (6702:6702:6702) (7017:7017:7017))
        (PORT d[10] (5742:5742:5742) (6099:6099:6099))
        (PORT d[11] (9607:9607:9607) (9573:9573:9573))
        (PORT d[12] (4308:4308:4308) (4628:4628:4628))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5543:5543:5543) (5195:5195:5195))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (6086:6086:6086) (5749:5749:5749))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6593:6593:6593) (6844:6844:6844))
        (PORT d[1] (4220:4220:4220) (4499:4499:4499))
        (PORT d[2] (6934:6934:6934) (7171:7171:7171))
        (PORT d[3] (5568:5568:5568) (5840:5840:5840))
        (PORT d[4] (4579:4579:4579) (4851:4851:4851))
        (PORT d[5] (4877:4877:4877) (5176:5176:5176))
        (PORT d[6] (6139:6139:6139) (6385:6385:6385))
        (PORT d[7] (7896:7896:7896) (8054:8054:8054))
        (PORT d[8] (6256:6256:6256) (6401:6401:6401))
        (PORT d[9] (6704:6704:6704) (7017:7017:7017))
        (PORT d[10] (5744:5744:5744) (6099:6099:6099))
        (PORT d[11] (9609:9609:9609) (9573:9573:9573))
        (PORT d[12] (4310:4310:4310) (4628:4628:4628))
        (PORT clk (2234:2234:2234) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2231:2231:2231))
        (PORT d[0] (4172:4172:4172) (4068:4068:4068))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a149.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~130)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1734:1734:1734) (1575:1575:1575))
        (PORT datab (2261:2261:2261) (2100:2100:2100))
        (PORT datac (1505:1505:1505) (1554:1554:1554))
        (PORT datad (3821:3821:3821) (3725:3725:3725))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4107:4107:4107) (4299:4299:4299))
        (PORT clk (2257:2257:2257) (2287:2287:2287))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7066:7066:7066) (7353:7353:7353))
        (PORT d[1] (5675:5675:5675) (5993:5993:5993))
        (PORT d[2] (5577:5577:5577) (5735:5735:5735))
        (PORT d[3] (8045:8045:8045) (8375:8375:8375))
        (PORT d[4] (4976:4976:4976) (5301:5301:5301))
        (PORT d[5] (5234:5234:5234) (5541:5541:5541))
        (PORT d[6] (4735:4735:4735) (4958:4958:4958))
        (PORT d[7] (7112:7112:7112) (7340:7340:7340))
        (PORT d[8] (7390:7390:7390) (7670:7670:7670))
        (PORT d[9] (5232:5232:5232) (5517:5517:5517))
        (PORT d[10] (5258:5258:5258) (5564:5564:5564))
        (PORT d[11] (6738:6738:6738) (6752:6752:6752))
        (PORT d[12] (6084:6084:6084) (6429:6429:6429))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1762:1762:1762) (1715:1715:1715))
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2287:2287:2287))
        (PORT d[0] (2305:2305:2305) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7060:7060:7060) (7337:7337:7337))
        (PORT d[1] (5652:5652:5652) (5969:5969:5969))
        (PORT d[2] (5307:5307:5307) (5482:5482:5482))
        (PORT d[3] (8047:8047:8047) (8375:8375:8375))
        (PORT d[4] (5003:5003:5003) (5321:5321:5321))
        (PORT d[5] (5236:5236:5236) (5541:5541:5541))
        (PORT d[6] (4737:4737:4737) (4958:4958:4958))
        (PORT d[7] (7114:7114:7114) (7340:7340:7340))
        (PORT d[8] (7392:7392:7392) (7670:7670:7670))
        (PORT d[9] (5234:5234:5234) (5517:5517:5517))
        (PORT d[10] (5260:5260:5260) (5564:5564:5564))
        (PORT d[11] (6740:6740:6740) (6752:6752:6752))
        (PORT d[12] (6086:6086:6086) (6429:6429:6429))
        (PORT clk (2212:2212:2212) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2209:2209:2209))
        (PORT d[0] (2136:2136:2136) (2054:2054:2054))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a245.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3765:3765:3765) (3960:3960:3960))
        (PORT clk (2281:2281:2281) (2311:2311:2311))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6335:6335:6335) (6628:6628:6628))
        (PORT d[1] (5267:5267:5267) (5582:5582:5582))
        (PORT d[2] (4855:4855:4855) (5039:5039:5039))
        (PORT d[3] (7722:7722:7722) (8062:8062:8062))
        (PORT d[4] (7797:7797:7797) (8099:8099:8099))
        (PORT d[5] (4878:4878:4878) (5193:5193:5193))
        (PORT d[6] (4739:4739:4739) (4965:4965:4965))
        (PORT d[7] (7087:7087:7087) (7304:7304:7304))
        (PORT d[8] (6703:6703:6703) (7005:7005:7005))
        (PORT d[9] (4580:4580:4580) (4878:4878:4878))
        (PORT d[10] (7733:7733:7733) (8027:8027:8027))
        (PORT d[11] (7284:7284:7284) (7261:7261:7261))
        (PORT d[12] (8710:8710:8710) (9019:9019:9019))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1679:1679:1679) (1573:1573:1573))
        (PORT clk (2278:2278:2278) (2307:2307:2307))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2311:2311:2311))
        (PORT d[0] (2222:2222:2222) (2127:2127:2127))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6337:6337:6337) (6628:6628:6628))
        (PORT d[1] (5244:5244:5244) (5558:5558:5558))
        (PORT d[2] (4604:4604:4604) (4800:4800:4800))
        (PORT d[3] (7724:7724:7724) (8062:8062:8062))
        (PORT d[4] (7774:7774:7774) (8075:8075:8075))
        (PORT d[5] (4880:4880:4880) (5193:5193:5193))
        (PORT d[6] (4741:4741:4741) (4965:4965:4965))
        (PORT d[7] (7089:7089:7089) (7304:7304:7304))
        (PORT d[8] (6705:6705:6705) (7005:7005:7005))
        (PORT d[9] (4582:4582:4582) (4878:4878:4878))
        (PORT d[10] (7735:7735:7735) (8027:8027:8027))
        (PORT d[11] (7286:7286:7286) (7261:7261:7261))
        (PORT d[12] (8712:8712:8712) (9019:9019:9019))
        (PORT clk (2236:2236:2236) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2233:2233:2233))
        (PORT d[0] (1231:1231:1231) (1157:1157:1157))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a181.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~129)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1870:1870:1870) (1710:1710:1710))
        (PORT datab (1798:1798:1798) (1641:1641:1641))
        (PORT datac (1503:1503:1503) (1552:1552:1552))
        (PORT datad (3823:3823:3823) (3727:3727:3727))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3783:3783:3783) (3982:3982:3982))
        (PORT clk (2282:2282:2282) (2312:2312:2312))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6709:6709:6709) (7002:7002:7002))
        (PORT d[1] (5279:5279:5279) (5595:5595:5595))
        (PORT d[2] (5238:5238:5238) (5419:5419:5419))
        (PORT d[3] (7704:7704:7704) (8046:8046:8046))
        (PORT d[4] (7957:7957:7957) (8293:8293:8293))
        (PORT d[5] (4924:4924:4924) (5235:5235:5235))
        (PORT d[6] (4422:4422:4422) (4664:4664:4664))
        (PORT d[7] (6777:6777:6777) (7011:7011:7011))
        (PORT d[8] (6710:6710:6710) (7013:7013:7013))
        (PORT d[9] (4881:4881:4881) (5171:5171:5171))
        (PORT d[10] (7767:7767:7767) (8061:8061:8061))
        (PORT d[11] (6333:6333:6333) (6355:6355:6355))
        (PORT d[12] (5670:5670:5670) (6014:6014:6014))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1816:1816:1816) (1738:1738:1738))
        (PORT clk (2279:2279:2279) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2282:2282:2282) (2312:2312:2312))
        (PORT d[0] (2359:2359:2359) (2292:2292:2292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2283:2283:2283) (2313:2313:2313))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6711:6711:6711) (7002:7002:7002))
        (PORT d[1] (5291:5291:5291) (5596:5596:5596))
        (PORT d[2] (5265:5265:5265) (5442:5442:5442))
        (PORT d[3] (7706:7706:7706) (8046:8046:8046))
        (PORT d[4] (8204:8204:8204) (8526:8526:8526))
        (PORT d[5] (4926:4926:4926) (5235:5235:5235))
        (PORT d[6] (4424:4424:4424) (4664:4664:4664))
        (PORT d[7] (6779:6779:6779) (7011:7011:7011))
        (PORT d[8] (6712:6712:6712) (7013:7013:7013))
        (PORT d[9] (4883:4883:4883) (5171:5171:5171))
        (PORT d[10] (7769:7769:7769) (8061:8061:8061))
        (PORT d[11] (6335:6335:6335) (6355:6355:6355))
        (PORT d[12] (5672:5672:5672) (6014:6014:6014))
        (PORT clk (2237:2237:2237) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2234:2234:2234))
        (PORT d[0] (1361:1361:1361) (1292:1292:1292))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a117.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2235:2235:2235))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4072:4072:4072) (4260:4260:4260))
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4442:4442:4442) (4687:4687:4687))
        (PORT d[1] (5322:5322:5322) (5644:5644:5644))
        (PORT d[2] (6547:6547:6547) (6792:6792:6792))
        (PORT d[3] (8445:8445:8445) (8770:8770:8770))
        (PORT d[4] (4659:4659:4659) (4985:4985:4985))
        (PORT d[5] (5508:5508:5508) (5768:5768:5768))
        (PORT d[6] (4916:4916:4916) (5110:5110:5110))
        (PORT d[7] (9436:9436:9436) (9618:9618:9618))
        (PORT d[8] (6255:6255:6255) (6516:6516:6516))
        (PORT d[9] (6726:6726:6726) (7038:7038:7038))
        (PORT d[10] (7380:7380:7380) (7672:7672:7672))
        (PORT d[11] (9293:9293:9293) (9258:9258:9258))
        (PORT d[12] (6755:6755:6755) (7068:7068:7068))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4739:4739:4739) (4532:4532:4532))
        (PORT clk (2261:2261:2261) (2291:2291:2291))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (PORT d[0] (5282:5282:5282) (5086:5086:5086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2296:2296:2296))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4430:4430:4430))
        (PORT d[1] (5335:5335:5335) (5644:5644:5644))
        (PORT d[2] (6267:6267:6267) (6530:6530:6530))
        (PORT d[3] (8447:8447:8447) (8770:8770:8770))
        (PORT d[4] (4661:4661:4661) (4985:4985:4985))
        (PORT d[5] (5510:5510:5510) (5768:5768:5768))
        (PORT d[6] (4918:4918:4918) (5110:5110:5110))
        (PORT d[7] (9438:9438:9438) (9618:9618:9618))
        (PORT d[8] (6257:6257:6257) (6516:6516:6516))
        (PORT d[9] (6728:6728:6728) (7038:7038:7038))
        (PORT d[10] (7382:7382:7382) (7672:7672:7672))
        (PORT d[11] (9295:9295:9295) (9258:9258:9258))
        (PORT d[12] (6757:6757:6757) (7068:7068:7068))
        (PORT clk (2220:2220:2220) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2216:2216:2216))
        (PORT d[0] (2230:2230:2230) (2196:2196:2196))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a53.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~126)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1500:1500:1500) (1363:1363:1363))
        (PORT datab (615:615:615) (568:568:568))
        (PORT datac (1502:1502:1502) (1551:1551:1551))
        (PORT datad (3824:3824:3824) (3728:3728:3728))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3618:3618:3618) (3768:3768:3768))
        (PORT clk (2278:2278:2278) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6262:6262:6262) (6526:6526:6526))
        (PORT d[1] (4524:4524:4524) (4821:4821:4821))
        (PORT d[2] (6564:6564:6564) (6807:6807:6807))
        (PORT d[3] (4266:4266:4266) (4570:4570:4570))
        (PORT d[4] (4558:4558:4558) (4842:4842:4842))
        (PORT d[5] (4776:4776:4776) (5073:5073:5073))
        (PORT d[6] (5844:5844:5844) (6105:6105:6105))
        (PORT d[7] (7900:7900:7900) (8065:8065:8065))
        (PORT d[8] (6195:6195:6195) (6344:6344:6344))
        (PORT d[9] (6371:6371:6371) (6714:6714:6714))
        (PORT d[10] (5695:5695:5695) (6048:6048:6048))
        (PORT d[11] (9573:9573:9573) (9541:9541:9541))
        (PORT d[12] (4307:4307:4307) (4627:4627:4627))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4149:4149:4149) (4002:4002:4002))
        (PORT clk (2275:2275:2275) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2278:2278:2278) (2308:2308:2308))
        (PORT d[0] (4692:4692:4692) (4556:4556:4556))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6605:6605:6605) (6854:6854:6854))
        (PORT d[1] (4579:4579:4579) (4872:4872:4872))
        (PORT d[2] (6607:6607:6607) (6859:6859:6859))
        (PORT d[3] (4268:4268:4268) (4570:4570:4570))
        (PORT d[4] (4572:4572:4572) (4858:4858:4858))
        (PORT d[5] (4778:4778:4778) (5073:5073:5073))
        (PORT d[6] (5846:5846:5846) (6105:6105:6105))
        (PORT d[7] (7902:7902:7902) (8065:8065:8065))
        (PORT d[8] (6197:6197:6197) (6344:6344:6344))
        (PORT d[9] (6373:6373:6373) (6714:6714:6714))
        (PORT d[10] (5697:5697:5697) (6048:6048:6048))
        (PORT d[11] (9575:9575:9575) (9541:9541:9541))
        (PORT d[12] (4309:4309:4309) (4627:4627:4627))
        (PORT clk (2233:2233:2233) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2230:2230:2230))
        (PORT d[0] (6287:6287:6287) (5765:5765:5765))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a21.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4105:4105:4105) (4288:4288:4288))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6718:6718:6718) (7006:7006:7006))
        (PORT d[1] (5673:5673:5673) (5980:5980:5980))
        (PORT d[2] (5194:5194:5194) (5369:5369:5369))
        (PORT d[3] (8063:8063:8063) (8391:8391:8391))
        (PORT d[4] (8135:8135:8135) (8425:8425:8425))
        (PORT d[5] (4896:4896:4896) (5209:5209:5209))
        (PORT d[6] (4411:4411:4411) (4653:4653:4653))
        (PORT d[7] (6149:6149:6149) (6380:6380:6380))
        (PORT d[8] (7029:7029:7029) (7323:7323:7323))
        (PORT d[9] (4926:4926:4926) (5217:5217:5217))
        (PORT d[10] (4936:4936:4936) (5249:5249:5249))
        (PORT d[11] (6359:6359:6359) (6378:6378:6378))
        (PORT d[12] (5732:5732:5732) (6081:6081:6081))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1311:1311:1311) (1208:1208:1208))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (1854:1854:1854) (1762:1762:1762))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6731:6731:6731) (7006:7006:7006))
        (PORT d[1] (5639:5639:5639) (5955:5955:5955))
        (PORT d[2] (4944:4944:4944) (5132:5132:5132))
        (PORT d[3] (8065:8065:8065) (8391:8391:8391))
        (PORT d[4] (8112:8112:8112) (8401:8401:8401))
        (PORT d[5] (4898:4898:4898) (5209:5209:5209))
        (PORT d[6] (4413:4413:4413) (4653:4653:4653))
        (PORT d[7] (6151:6151:6151) (6380:6380:6380))
        (PORT d[8] (7031:7031:7031) (7323:7323:7323))
        (PORT d[9] (4928:4928:4928) (5217:5217:5217))
        (PORT d[10] (4938:4938:4938) (5249:5249:5249))
        (PORT d[11] (6361:6361:6361) (6378:6378:6378))
        (PORT d[12] (5734:5734:5734) (6081:6081:6081))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (921:921:921) (838:838:838))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a85.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~127)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2117:2117:2117) (2041:2041:2041))
        (PORT datab (1410:1410:1410) (1367:1367:1367))
        (PORT datac (1505:1505:1505) (1554:1554:1554))
        (PORT datad (3821:3821:3821) (3725:3725:3725))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~128)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3531:3531:3531) (3484:3484:3484))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[21\]\~131)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3532:3532:3532) (3485:3485:3485))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (188:188:188) (206:206:206))
        (IOPATH dataa combout (367:367:367) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[22\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (674:674:674) (758:758:758))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3014:3014:3014) (3180:3180:3180))
        (PORT clk (2273:2273:2273) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6253:6253:6253) (6512:6512:6512))
        (PORT d[1] (4549:4549:4549) (4849:4849:4849))
        (PORT d[2] (6603:6603:6603) (6856:6856:6856))
        (PORT d[3] (5205:5205:5205) (5490:5490:5490))
        (PORT d[4] (4562:4562:4562) (4850:4850:4850))
        (PORT d[5] (4873:4873:4873) (5173:5173:5173))
        (PORT d[6] (5819:5819:5819) (6084:6084:6084))
        (PORT d[7] (7575:7575:7575) (7745:7745:7745))
        (PORT d[8] (5905:5905:5905) (6061:6061:6061))
        (PORT d[9] (6396:6396:6396) (6732:6732:6732))
        (PORT d[10] (5696:5696:5696) (6051:6051:6051))
        (PORT d[11] (9292:9292:9292) (9270:9270:9270))
        (PORT d[12] (4275:4275:4275) (4595:4595:4595))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6166:6166:6166) (5881:5881:5881))
        (PORT clk (2270:2270:2270) (2301:2301:2301))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2305:2305:2305))
        (PORT d[0] (6709:6709:6709) (6435:6435:6435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2306:2306:2306))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6257:6257:6257) (6518:6518:6518))
        (PORT d[1] (4576:4576:4576) (4873:4873:4873))
        (PORT d[2] (6580:6580:6580) (6831:6831:6831))
        (PORT d[3] (5207:5207:5207) (5490:5490:5490))
        (PORT d[4] (4236:4236:4236) (4532:4532:4532))
        (PORT d[5] (4875:4875:4875) (5173:5173:5173))
        (PORT d[6] (5821:5821:5821) (6084:6084:6084))
        (PORT d[7] (7577:7577:7577) (7745:7745:7745))
        (PORT d[8] (5907:5907:5907) (6061:6061:6061))
        (PORT d[9] (6398:6398:6398) (6732:6732:6732))
        (PORT d[10] (5698:5698:5698) (6051:6051:6051))
        (PORT d[11] (9294:9294:9294) (9270:9270:9270))
        (PORT d[12] (4277:4277:4277) (4595:4595:4595))
        (PORT clk (2230:2230:2230) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2230:2230:2230) (2225:2225:2225))
        (PORT d[0] (4086:4086:4086) (3979:3979:3979))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a86.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3048:3048:3048) (3217:3217:3217))
        (PORT clk (2268:2268:2268) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5938:5938:5938) (6214:6214:6214))
        (PORT d[1] (4528:4528:4528) (4827:4827:4827))
        (PORT d[2] (6231:6231:6231) (6485:6485:6485))
        (PORT d[3] (4611:4611:4611) (4927:4927:4927))
        (PORT d[4] (5568:5568:5568) (5838:5838:5838))
        (PORT d[5] (4846:4846:4846) (5151:5151:5151))
        (PORT d[6] (5527:5527:5527) (5800:5800:5800))
        (PORT d[7] (7587:7587:7587) (7768:7768:7768))
        (PORT d[8] (5323:5323:5323) (5533:5533:5533))
        (PORT d[9] (6050:6050:6050) (6402:6402:6402))
        (PORT d[10] (5761:5761:5761) (6114:6114:6114))
        (PORT d[11] (9251:9251:9251) (9231:9231:9231))
        (PORT d[12] (4315:4315:4315) (4631:4631:4631))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4488:4488:4488) (4334:4334:4334))
        (PORT clk (2265:2265:2265) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2299:2299:2299))
        (PORT d[0] (5005:5005:5005) (4862:4862:4862))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2269:2269:2269) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6222:6222:6222) (6468:6468:6468))
        (PORT d[1] (4581:4581:4581) (4877:4877:4877))
        (PORT d[2] (6274:6274:6274) (6537:6537:6537))
        (PORT d[3] (4613:4613:4613) (4927:4927:4927))
        (PORT d[4] (4270:4270:4270) (4569:4569:4569))
        (PORT d[5] (4848:4848:4848) (5151:5151:5151))
        (PORT d[6] (5529:5529:5529) (5800:5800:5800))
        (PORT d[7] (7589:7589:7589) (7768:7768:7768))
        (PORT d[8] (5325:5325:5325) (5533:5533:5533))
        (PORT d[9] (6052:6052:6052) (6402:6402:6402))
        (PORT d[10] (5763:5763:5763) (6114:6114:6114))
        (PORT d[11] (9253:9253:9253) (9231:9231:9231))
        (PORT d[12] (4317:4317:4317) (4631:4631:4631))
        (PORT clk (2224:2224:2224) (2220:2220:2220))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2220:2220:2220))
        (PORT d[0] (5955:5955:5955) (5467:5467:5467))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a22.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2221:2221:2221))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~133)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2155:2155:2155) (2025:2025:2025))
        (PORT datab (1815:1815:1815) (1699:1699:1699))
        (PORT datac (2885:2885:2885) (2846:2846:2846))
        (PORT datad (2184:2184:2184) (2218:2218:2218))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4023:4023:4023) (4194:4194:4194))
        (PORT clk (2253:2253:2253) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3819:3819:3819) (4092:4092:4092))
        (PORT d[1] (5321:5321:5321) (5642:5642:5642))
        (PORT d[2] (6214:6214:6214) (6479:6479:6479))
        (PORT d[3] (8438:8438:8438) (8763:8763:8763))
        (PORT d[4] (7797:7797:7797) (8194:8194:8194))
        (PORT d[5] (5513:5513:5513) (5765:5765:5765))
        (PORT d[6] (4939:4939:4939) (5132:5132:5132))
        (PORT d[7] (9094:9094:9094) (9291:9291:9291))
        (PORT d[8] (5884:5884:5884) (6156:6156:6156))
        (PORT d[9] (6709:6709:6709) (7020:7020:7020))
        (PORT d[10] (6997:6997:6997) (7292:7292:7292))
        (PORT d[11] (9299:9299:9299) (9266:9266:9266))
        (PORT d[12] (6793:6793:6793) (7120:7120:7120))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4759:4759:4759) (4735:4735:4735))
        (PORT clk (2250:2250:2250) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2282:2282:2282))
        (PORT d[0] (5302:5302:5302) (5289:5289:5289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4162:4162:4162) (4422:4422:4422))
        (PORT d[1] (5298:5298:5298) (5619:5619:5619))
        (PORT d[2] (6227:6227:6227) (6483:6483:6483))
        (PORT d[3] (8440:8440:8440) (8763:8763:8763))
        (PORT d[4] (8077:8077:8077) (8457:8457:8457))
        (PORT d[5] (5515:5515:5515) (5765:5765:5765))
        (PORT d[6] (4941:4941:4941) (5132:5132:5132))
        (PORT d[7] (9096:9096:9096) (9291:9291:9291))
        (PORT d[8] (5886:5886:5886) (6156:6156:6156))
        (PORT d[9] (6711:6711:6711) (7020:7020:7020))
        (PORT d[10] (6999:6999:6999) (7292:7292:7292))
        (PORT d[11] (9301:9301:9301) (9266:9266:9266))
        (PORT d[12] (6795:6795:6795) (7120:7120:7120))
        (PORT clk (2207:2207:2207) (2205:2205:2205))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2205:2205:2205))
        (PORT d[0] (4620:4620:4620) (4582:4582:4582))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a118.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2206:2206:2206))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4046:4046:4046) (4214:4214:4214))
        (PORT clk (2263:2263:2263) (2294:2294:2294))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4450:4450:4450) (4694:4694:4694))
        (PORT d[1] (5310:5310:5310) (5630:5630:5630))
        (PORT d[2] (6206:6206:6206) (6470:6470:6470))
        (PORT d[3] (8425:8425:8425) (8750:8750:8750))
        (PORT d[4] (7796:7796:7796) (8194:8194:8194))
        (PORT d[5] (5479:5479:5479) (5734:5734:5734))
        (PORT d[6] (4891:4891:4891) (5083:5083:5083))
        (PORT d[7] (9093:9093:9093) (9290:9290:9290))
        (PORT d[8] (5883:5883:5883) (6156:6156:6156))
        (PORT d[9] (6426:6426:6426) (6749:6749:6749))
        (PORT d[10] (6996:6996:6996) (7291:7291:7291))
        (PORT d[11] (9299:9299:9299) (9265:9265:9265))
        (PORT d[12] (6760:6760:6760) (7087:7087:7087))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4321:4321:4321) (4085:4085:4085))
        (PORT clk (2260:2260:2260) (2290:2290:2290))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2294:2294:2294))
        (PORT d[0] (4864:4864:4864) (4639:4639:4639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2295:2295:2295))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4148:4148:4148) (4407:4407:4407))
        (PORT d[1] (5287:5287:5287) (5606:5606:5606))
        (PORT d[2] (6239:6239:6239) (6496:6496:6496))
        (PORT d[3] (8427:8427:8427) (8750:8750:8750))
        (PORT d[4] (7773:7773:7773) (8169:8169:8169))
        (PORT d[5] (5481:5481:5481) (5734:5734:5734))
        (PORT d[6] (4893:4893:4893) (5083:5083:5083))
        (PORT d[7] (9095:9095:9095) (9290:9290:9290))
        (PORT d[8] (5885:5885:5885) (6156:6156:6156))
        (PORT d[9] (6428:6428:6428) (6749:6749:6749))
        (PORT d[10] (6998:6998:6998) (7291:7291:7291))
        (PORT d[11] (9301:9301:9301) (9265:9265:9265))
        (PORT d[12] (6762:6762:6762) (7087:7087:7087))
        (PORT clk (2219:2219:2219) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2215:2215:2215))
        (PORT d[0] (1919:1919:1919) (1861:1861:1861))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a54.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2220:2220:2220) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~132)
    (DELAY
      (ABSOLUTE
        (PORT dataa (933:933:933) (870:870:870))
        (PORT datab (699:699:699) (670:670:670))
        (PORT datac (1504:1504:1504) (1553:1553:1553))
        (PORT datad (3822:3822:3822) (3726:3726:3726))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~134)
    (DELAY
      (ABSOLUTE
        (PORT datab (1300:1300:1300) (1245:1245:1245))
        (PORT datac (185:185:185) (213:213:213))
        (PORT datad (3503:3503:3503) (3447:3447:3447))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3760:3760:3760) (3952:3952:3952))
        (PORT clk (2271:2271:2271) (2299:2299:2299))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6686:6686:6686) (6971:6971:6971))
        (PORT d[1] (5252:5252:5252) (5570:5570:5570))
        (PORT d[2] (4954:4954:4954) (5149:5149:5149))
        (PORT d[3] (7716:7716:7716) (8064:8064:8064))
        (PORT d[4] (7956:7956:7956) (8294:8294:8294))
        (PORT d[5] (4836:4836:4836) (5126:5126:5126))
        (PORT d[6] (4758:4758:4758) (4980:4980:4980))
        (PORT d[7] (6710:6710:6710) (6938:6938:6938))
        (PORT d[8] (6299:6299:6299) (6593:6593:6593))
        (PORT d[9] (4580:4580:4580) (4879:4879:4879))
        (PORT d[10] (7766:7766:7766) (8060:8060:8060))
        (PORT d[11] (5996:5996:5996) (6028:6028:6028))
        (PORT d[12] (5391:5391:5391) (5746:5746:5746))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1663:1663:1663) (1567:1567:1567))
        (PORT clk (2268:2268:2268) (2295:2295:2295))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2271:2271:2271) (2299:2299:2299))
        (PORT d[0] (2206:2206:2206) (2121:2121:2121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2272:2272:2272) (2300:2300:2300))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6725:6725:6725) (7015:7015:7015))
        (PORT d[1] (5290:5290:5290) (5595:5595:5595))
        (PORT d[2] (4981:4981:4981) (5175:5175:5175))
        (PORT d[3] (7718:7718:7718) (8064:8064:8064))
        (PORT d[4] (7958:7958:7958) (8294:8294:8294))
        (PORT d[5] (4838:4838:4838) (5126:5126:5126))
        (PORT d[6] (4760:4760:4760) (4980:4980:4980))
        (PORT d[7] (6712:6712:6712) (6938:6938:6938))
        (PORT d[8] (6301:6301:6301) (6593:6593:6593))
        (PORT d[9] (4582:4582:4582) (4879:4879:4879))
        (PORT d[10] (7768:7768:7768) (8060:8060:8060))
        (PORT d[11] (5998:5998:5998) (6028:6028:6028))
        (PORT d[12] (5393:5393:5393) (5746:5746:5746))
        (PORT clk (2224:2224:2224) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2223:2223:2223))
        (PORT d[0] (1778:1778:1778) (1646:1646:1646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a214.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2224:2224:2224))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3806:3806:3806) (3996:3996:3996))
        (PORT clk (2279:2279:2279) (2309:2309:2309))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6380:6380:6380) (6674:6674:6674))
        (PORT d[1] (5223:5223:5223) (5538:5538:5538))
        (PORT d[2] (3979:3979:3979) (4207:4207:4207))
        (PORT d[3] (7709:7709:7709) (8055:8055:8055))
        (PORT d[4] (7802:7802:7802) (8110:8110:8110))
        (PORT d[5] (4895:4895:4895) (5211:5211:5211))
        (PORT d[6] (4778:4778:4778) (5003:5003:5003))
        (PORT d[7] (9280:9280:9280) (9457:9457:9457))
        (PORT d[8] (6372:6372:6372) (6686:6686:6686))
        (PORT d[9] (4540:4540:4540) (4837:4837:4837))
        (PORT d[10] (7413:7413:7413) (7714:7714:7714))
        (PORT d[11] (7258:7258:7258) (7235:7235:7235))
        (PORT d[12] (8539:8539:8539) (8884:8884:8884))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2274:2274:2274) (2181:2181:2181))
        (PORT clk (2276:2276:2276) (2305:2305:2305))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2279:2279:2279) (2309:2309:2309))
        (PORT d[0] (2817:2817:2817) (2735:2735:2735))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2310:2310:2310))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6357:6357:6357) (6651:6651:6651))
        (PORT d[1] (5250:5250:5250) (5565:5565:5565))
        (PORT d[2] (4577:4577:4577) (4775:4775:4775))
        (PORT d[3] (7711:7711:7711) (8055:8055:8055))
        (PORT d[4] (7779:7779:7779) (8086:8086:8086))
        (PORT d[5] (4897:4897:4897) (5211:5211:5211))
        (PORT d[6] (4780:4780:4780) (5003:5003:5003))
        (PORT d[7] (9282:9282:9282) (9457:9457:9457))
        (PORT d[8] (6374:6374:6374) (6686:6686:6686))
        (PORT d[9] (4542:4542:4542) (4837:4837:4837))
        (PORT d[10] (7415:7415:7415) (7714:7714:7714))
        (PORT d[11] (7260:7260:7260) (7235:7235:7235))
        (PORT d[12] (8541:8541:8541) (8884:8884:8884))
        (PORT clk (2234:2234:2234) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2231:2231:2231))
        (PORT d[0] (1842:1842:1842) (1773:1773:1773))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a150.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2232:2232:2232))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~136)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1749:1749:1749) (1614:1614:1614))
        (PORT datab (3857:3857:3857) (3767:3767:3767))
        (PORT datac (1502:1502:1502) (1552:1552:1552))
        (PORT datad (1952:1952:1952) (1868:1868:1868))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3921:3921:3921))
        (PORT clk (2256:2256:2256) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4853:4853:4853) (5125:5125:5125))
        (PORT d[1] (5947:5947:5947) (6234:6234:6234))
        (PORT d[2] (5877:5877:5877) (6152:6152:6152))
        (PORT d[3] (8115:8115:8115) (8456:8456:8456))
        (PORT d[4] (7428:7428:7428) (7832:7832:7832))
        (PORT d[5] (5201:5201:5201) (5466:5466:5466))
        (PORT d[6] (4594:4594:4594) (4793:4793:4793))
        (PORT d[7] (8757:8757:8757) (8965:8965:8965))
        (PORT d[8] (5557:5557:5557) (5840:5840:5840))
        (PORT d[9] (6371:6371:6371) (6693:6693:6693))
        (PORT d[10] (6662:6662:6662) (6966:6966:6966))
        (PORT d[11] (8971:8971:8971) (8948:8948:8948))
        (PORT d[12] (6431:6431:6431) (6764:6764:6764))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2386:2386:2386) (2326:2326:2326))
        (PORT clk (2253:2253:2253) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2289:2289:2289))
        (PORT d[0] (2929:2929:2929) (2880:2880:2880))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (5125:5125:5125))
        (PORT d[1] (5949:5949:5949) (6234:6234:6234))
        (PORT d[2] (5900:5900:5900) (6167:6167:6167))
        (PORT d[3] (8117:8117:8117) (8456:8456:8456))
        (PORT d[4] (7708:7708:7708) (8094:8094:8094))
        (PORT d[5] (5203:5203:5203) (5466:5466:5466))
        (PORT d[6] (4596:4596:4596) (4793:4793:4793))
        (PORT d[7] (8759:8759:8759) (8965:8965:8965))
        (PORT d[8] (5559:5559:5559) (5840:5840:5840))
        (PORT d[9] (6373:6373:6373) (6693:6693:6693))
        (PORT d[10] (6664:6664:6664) (6966:6966:6966))
        (PORT d[11] (8973:8973:8973) (8948:8948:8948))
        (PORT d[12] (6433:6433:6433) (6764:6764:6764))
        (PORT clk (2214:2214:2214) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2208:2208:2208))
        (PORT d[0] (1665:1665:1665) (1619:1619:1619))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a182.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4067:4067:4067) (4231:4231:4231))
        (PORT clk (2262:2262:2262) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3861:3861:3861) (4139:4139:4139))
        (PORT d[1] (5290:5290:5290) (5613:5613:5613))
        (PORT d[2] (6185:6185:6185) (6446:6446:6446))
        (PORT d[3] (4572:4572:4572) (4885:4885:4885))
        (PORT d[4] (8067:8067:8067) (8447:8447:8447))
        (PORT d[5] (4456:4456:4456) (4737:4737:4737))
        (PORT d[6] (4602:4602:4602) (4803:4803:4803))
        (PORT d[7] (9118:9118:9118) (9314:9314:9314))
        (PORT d[8] (5909:5909:5909) (6179:6179:6179))
        (PORT d[9] (6393:6393:6393) (6717:6717:6717))
        (PORT d[10] (6987:6987:6987) (7281:7281:7281))
        (PORT d[11] (9292:9292:9292) (9258:9258:9258))
        (PORT d[12] (6727:6727:6727) (7055:7055:7055))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2771:2771:2771) (2707:2707:2707))
        (PORT clk (2259:2259:2259) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2292:2292:2292))
        (PORT d[0] (3314:3314:3314) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2263:2263:2263) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3888:3888:3888) (4163:4163:4163))
        (PORT d[1] (5718:5718:5718) (6027:6027:6027))
        (PORT d[2] (6219:6219:6219) (6480:6480:6480))
        (PORT d[3] (4574:4574:4574) (4885:4885:4885))
        (PORT d[4] (7789:7789:7789) (8184:8184:8184))
        (PORT d[5] (4458:4458:4458) (4737:4737:4737))
        (PORT d[6] (4604:4604:4604) (4803:4803:4803))
        (PORT d[7] (9120:9120:9120) (9314:9314:9314))
        (PORT d[8] (5911:5911:5911) (6179:6179:6179))
        (PORT d[9] (6395:6395:6395) (6717:6717:6717))
        (PORT d[10] (6989:6989:6989) (7281:7281:7281))
        (PORT d[11] (9294:9294:9294) (9258:9258:9258))
        (PORT d[12] (6729:6729:6729) (7055:7055:7055))
        (PORT clk (2217:2217:2217) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2214:2214:2214))
        (PORT d[0] (4855:4855:4855) (4633:4633:4633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a246.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2215:2215:2215))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~135)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1012:1012:1012) (963:963:963))
        (PORT datab (743:743:743) (696:696:696))
        (PORT datac (1503:1503:1503) (1552:1552:1552))
        (PORT datad (3823:3823:3823) (3727:3727:3727))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[22\]\~137)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3535:3535:3535) (3488:3488:3488))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (187:187:187) (215:215:215))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[23\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (634:634:634) (718:718:718))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3379:3379:3379) (3542:3542:3542))
        (PORT clk (2223:2223:2223) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4079:4079:4079) (4306:4306:4306))
        (PORT d[1] (6744:6744:6744) (7036:7036:7036))
        (PORT d[2] (4089:4089:4089) (4345:4345:4345))
        (PORT d[3] (6304:6304:6304) (6583:6583:6583))
        (PORT d[4] (5304:5304:5304) (5615:5615:5615))
        (PORT d[5] (4424:4424:4424) (4680:4680:4680))
        (PORT d[6] (4366:4366:4366) (4573:4573:4573))
        (PORT d[7] (6686:6686:6686) (6903:6903:6903))
        (PORT d[8] (4163:4163:4163) (4426:4426:4426))
        (PORT d[9] (4575:4575:4575) (4878:4878:4878))
        (PORT d[10] (4274:4274:4274) (4590:4590:4590))
        (PORT d[11] (5871:5871:5871) (5848:5848:5848))
        (PORT d[12] (4853:4853:4853) (5115:5115:5115))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6444:6444:6444) (6202:6202:6202))
        (PORT clk (2220:2220:2220) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2223:2223:2223) (2257:2257:2257))
        (PORT d[0] (6987:6987:6987) (6756:6756:6756))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2258:2258:2258))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3777:3777:3777) (4018:4018:4018))
        (PORT d[1] (6721:6721:6721) (7012:7012:7012))
        (PORT d[2] (4375:4375:4375) (4613:4613:4613))
        (PORT d[3] (6306:6306:6306) (6583:6583:6583))
        (PORT d[4] (5331:5331:5331) (5640:5640:5640))
        (PORT d[5] (4426:4426:4426) (4680:4680:4680))
        (PORT d[6] (4368:4368:4368) (4573:4573:4573))
        (PORT d[7] (6688:6688:6688) (6903:6903:6903))
        (PORT d[8] (4165:4165:4165) (4426:4426:4426))
        (PORT d[9] (4577:4577:4577) (4878:4878:4878))
        (PORT d[10] (4276:4276:4276) (4590:4590:4590))
        (PORT d[11] (5873:5873:5873) (5848:5848:5848))
        (PORT d[12] (4855:4855:4855) (5115:5115:5115))
        (PORT clk (2182:2182:2182) (2175:2175:2175))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2175:2175:2175))
        (PORT d[0] (4658:4658:4658) (4665:4665:4665))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a119.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2183:2183:2183) (2176:2176:2176))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3735:3735:3735) (3926:3926:3926))
        (PORT clk (2188:2188:2188) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3406:3406:3406) (3659:3659:3659))
        (PORT d[1] (3723:3723:3723) (3947:3947:3947))
        (PORT d[2] (4705:4705:4705) (4920:4920:4920))
        (PORT d[3] (5037:5037:5037) (5374:5374:5374))
        (PORT d[4] (3528:3528:3528) (3774:3774:3774))
        (PORT d[5] (3850:3850:3850) (4102:4102:4102))
        (PORT d[6] (4688:4688:4688) (4879:4879:4879))
        (PORT d[7] (7330:7330:7330) (7524:7524:7524))
        (PORT d[8] (3795:3795:3795) (4074:4074:4074))
        (PORT d[9] (4923:4923:4923) (5220:5220:5220))
        (PORT d[10] (4593:4593:4593) (4895:4895:4895))
        (PORT d[11] (6202:6202:6202) (6168:6168:6168))
        (PORT d[12] (5190:5190:5190) (5443:5443:5443))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5075:5075:5075) (4881:4881:4881))
        (PORT clk (2185:2185:2185) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2219:2219:2219))
        (PORT d[0] (5618:5618:5618) (5435:5435:5435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3408:3408:3408) (3659:3659:3659))
        (PORT d[1] (3725:3725:3725) (3945:3945:3945))
        (PORT d[2] (4707:4707:4707) (4920:4920:4920))
        (PORT d[3] (5039:5039:5039) (5374:5374:5374))
        (PORT d[4] (3530:3530:3530) (3774:3774:3774))
        (PORT d[5] (3852:3852:3852) (4102:4102:4102))
        (PORT d[6] (4690:4690:4690) (4879:4879:4879))
        (PORT d[7] (7332:7332:7332) (7524:7524:7524))
        (PORT d[8] (3797:3797:3797) (4074:4074:4074))
        (PORT d[9] (4925:4925:4925) (5220:5220:5220))
        (PORT d[10] (4595:4595:4595) (4895:4895:4895))
        (PORT d[11] (6204:6204:6204) (6168:6168:6168))
        (PORT d[12] (5192:5192:5192) (5443:5443:5443))
        (PORT clk (2144:2144:2144) (2140:2140:2140))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2140:2140:2140))
        (PORT d[0] (2992:2992:2992) (2947:2947:2947))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a55.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2141:2141:2141))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~138)
    (DELAY
      (ABSOLUTE
        (PORT dataa (618:618:618) (577:577:577))
        (PORT datab (2105:2105:2105) (2139:2139:2139))
        (PORT datac (2515:2515:2515) (2484:2484:2484))
        (PORT datad (1276:1276:1276) (1194:1194:1194))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3271:3271:3271) (3399:3399:3399))
        (PORT clk (2249:2249:2249) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (4134:4134:4134))
        (PORT d[1] (4087:4087:4087) (4325:4325:4325))
        (PORT d[2] (3846:3846:3846) (4129:4129:4129))
        (PORT d[3] (4192:4192:4192) (4441:4441:4441))
        (PORT d[4] (3875:3875:3875) (4157:4157:4157))
        (PORT d[5] (4464:4464:4464) (4739:4739:4739))
        (PORT d[6] (4092:4092:4092) (4333:4333:4333))
        (PORT d[7] (5570:5570:5570) (5770:5770:5770))
        (PORT d[8] (3938:3938:3938) (4129:4129:4129))
        (PORT d[9] (4842:4842:4842) (5141:5141:5141))
        (PORT d[10] (4253:4253:4253) (4561:4561:4561))
        (PORT d[11] (10598:10598:10598) (10563:10563:10563))
        (PORT d[12] (3966:3966:3966) (4272:4272:4272))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3780:3780:3780) (3618:3618:3618))
        (PORT clk (2246:2246:2246) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2281:2281:2281))
        (PORT d[0] (4323:4323:4323) (4172:4172:4172))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2282:2282:2282))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3871:3871:3871) (4134:4134:4134))
        (PORT d[1] (3795:3795:3795) (4050:4050:4050))
        (PORT d[2] (3848:3848:3848) (4129:4129:4129))
        (PORT d[3] (4194:4194:4194) (4441:4441:4441))
        (PORT d[4] (3861:3861:3861) (4131:4131:4131))
        (PORT d[5] (4466:4466:4466) (4739:4739:4739))
        (PORT d[6] (4094:4094:4094) (4333:4333:4333))
        (PORT d[7] (5572:5572:5572) (5770:5770:5770))
        (PORT d[8] (3940:3940:3940) (4129:4129:4129))
        (PORT d[9] (4844:4844:4844) (5141:5141:5141))
        (PORT d[10] (4255:4255:4255) (4561:4561:4561))
        (PORT d[11] (10600:10600:10600) (10563:10563:10563))
        (PORT d[12] (3968:3968:3968) (4272:4272:4272))
        (PORT clk (2206:2206:2206) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2201:2201:2201))
        (PORT d[0] (4360:4360:4360) (3936:3936:3936))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a23.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3422:3422:3422) (3598:3598:3598))
        (PORT clk (2227:2227:2227) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3472:3472:3472) (3728:3728:3728))
        (PORT d[1] (6731:6731:6731) (7024:7024:7024))
        (PORT d[2] (4400:4400:4400) (4639:4639:4639))
        (PORT d[3] (5976:5976:5976) (6268:6268:6268))
        (PORT d[4] (5633:5633:5633) (5930:5930:5930))
        (PORT d[5] (4423:4423:4423) (4679:4679:4679))
        (PORT d[6] (4384:4384:4384) (4593:4593:4593))
        (PORT d[7] (6690:6690:6690) (6905:6905:6905))
        (PORT d[8] (4137:4137:4137) (4403:4403:4403))
        (PORT d[9] (4566:4566:4566) (4868:4868:4868))
        (PORT d[10] (4613:4613:4613) (4906:4906:4906))
        (PORT d[11] (10609:10609:10609) (10529:10529:10529))
        (PORT d[12] (4852:4852:4852) (5114:5114:5114))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6226:6226:6226) (5936:5936:5936))
        (PORT clk (2224:2224:2224) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2261:2261:2261))
        (PORT d[0] (6769:6769:6769) (6490:6490:6490))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3499:3499:3499) (3752:3752:3752))
        (PORT d[1] (6707:6707:6707) (6999:6999:6999))
        (PORT d[2] (4101:4101:4101) (4354:4354:4354))
        (PORT d[3] (5978:5978:5978) (6268:6268:6268))
        (PORT d[4] (5677:5677:5677) (5981:5981:5981))
        (PORT d[5] (4425:4425:4425) (4679:4679:4679))
        (PORT d[6] (4386:4386:4386) (4593:4593:4593))
        (PORT d[7] (6692:6692:6692) (6905:6905:6905))
        (PORT d[8] (4139:4139:4139) (4403:4403:4403))
        (PORT d[9] (4568:4568:4568) (4868:4868:4868))
        (PORT d[10] (4615:4615:4615) (4906:4906:4906))
        (PORT d[11] (10611:10611:10611) (10529:10529:10529))
        (PORT d[12] (4854:4854:4854) (5114:5114:5114))
        (PORT clk (2186:2186:2186) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2179:2179:2179))
        (PORT d[0] (3702:3702:3702) (3592:3592:3592))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a87.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~139)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2181:2181:2181) (1963:1963:1963))
        (PORT datab (2109:2109:2109) (2146:2146:2146))
        (PORT datac (2513:2513:2513) (2481:2481:2481))
        (PORT datad (680:680:680) (638:638:638))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (391:391:391) (399:399:399))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~140)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datad (3768:3768:3768) (3681:3681:3681))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4220:4220:4220))
        (PORT clk (2180:2180:2180) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3697:3697:3697) (3932:3932:3932))
        (PORT d[1] (3731:3731:3731) (3954:3954:3954))
        (PORT d[2] (4736:4736:4736) (4972:4972:4972))
        (PORT d[3] (5005:5005:5005) (5344:5344:5344))
        (PORT d[4] (3545:3545:3545) (3791:3791:3791))
        (PORT d[5] (3806:3806:3806) (4061:4061:4061))
        (PORT d[6] (4999:4999:4999) (5182:5182:5182))
        (PORT d[7] (7337:7337:7337) (7531:7531:7531))
        (PORT d[8] (3782:3782:3782) (4048:4048:4048))
        (PORT d[9] (4886:4886:4886) (5179:5179:5179))
        (PORT d[10] (4594:4594:4594) (4896:4896:4896))
        (PORT d[11] (6503:6503:6503) (6462:6462:6462))
        (PORT d[12] (5458:5458:5458) (5699:5699:5699))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2443:2443:2443) (2381:2381:2381))
        (PORT clk (2177:2177:2177) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2210:2210:2210))
        (PORT d[0] (2986:2986:2986) (2935:2935:2935))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4128:4128:4128) (4362:4362:4362))
        (PORT d[1] (3708:3708:3708) (3930:3930:3930))
        (PORT d[2] (4441:4441:4441) (4692:4692:4692))
        (PORT d[3] (5007:5007:5007) (5344:5344:5344))
        (PORT d[4] (3497:3497:3497) (3741:3741:3741))
        (PORT d[5] (3808:3808:3808) (4061:4061:4061))
        (PORT d[6] (5001:5001:5001) (5182:5182:5182))
        (PORT d[7] (7339:7339:7339) (7531:7531:7531))
        (PORT d[8] (3784:3784:3784) (4048:4048:4048))
        (PORT d[9] (4888:4888:4888) (5179:5179:5179))
        (PORT d[10] (4596:4596:4596) (4896:4896:4896))
        (PORT d[11] (6505:6505:6505) (6462:6462:6462))
        (PORT d[12] (5460:5460:5460) (5699:5699:5699))
        (PORT clk (2135:2135:2135) (2132:2132:2132))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2135:2135:2135) (2132:2132:2132))
        (PORT d[0] (5764:5764:5764) (5646:5646:5646))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a247.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2136:2136:2136) (2133:2133:2133))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3410:3410:3410) (3587:3587:3587))
        (PORT clk (2233:2233:2233) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3447:3447:3447) (3694:3694:3694))
        (PORT d[1] (6412:6412:6412) (6720:6720:6720))
        (PORT d[2] (3780:3780:3780) (4055:4055:4055))
        (PORT d[3] (5890:5890:5890) (6160:6160:6160))
        (PORT d[4] (5359:5359:5359) (5680:5680:5680))
        (PORT d[5] (4440:4440:4440) (4694:4694:4694))
        (PORT d[6] (4377:4377:4377) (4586:4586:4586))
        (PORT d[7] (6690:6690:6690) (6904:6904:6904))
        (PORT d[8] (4170:4170:4170) (4434:4434:4434))
        (PORT d[9] (4550:4550:4550) (4850:4850:4850))
        (PORT d[10] (4252:4252:4252) (4566:4566:4566))
        (PORT d[11] (10564:10564:10564) (10487:10487:10487))
        (PORT d[12] (4858:4858:4858) (5121:5121:5121))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2800:2800:2800) (2750:2750:2750))
        (PORT clk (2230:2230:2230) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2265:2265:2265))
        (PORT d[0] (3343:3343:3343) (3304:3304:3304))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3493:3493:3493) (3742:3742:3742))
        (PORT d[1] (6425:6425:6425) (6720:6720:6720))
        (PORT d[2] (3782:3782:3782) (4060:4060:4060))
        (PORT d[3] (5892:5892:5892) (6160:6160:6160))
        (PORT d[4] (5336:5336:5336) (5656:5656:5656))
        (PORT d[5] (4442:4442:4442) (4694:4694:4694))
        (PORT d[6] (4379:4379:4379) (4586:4586:4586))
        (PORT d[7] (6692:6692:6692) (6904:6904:6904))
        (PORT d[8] (4172:4172:4172) (4434:4434:4434))
        (PORT d[9] (4552:4552:4552) (4850:4850:4850))
        (PORT d[10] (4254:4254:4254) (4566:4566:4566))
        (PORT d[11] (10566:10566:10566) (10487:10487:10487))
        (PORT d[12] (4860:4860:4860) (5121:5121:5121))
        (PORT clk (2190:2190:2190) (2185:2185:2185))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2185:2185:2185))
        (PORT d[0] (1910:1910:1910) (1867:1867:1867))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a183.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2186:2186:2186))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~141)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2551:2551:2551) (2522:2522:2522))
        (PORT datab (1024:1024:1024) (979:979:979))
        (PORT datac (2065:2065:2065) (2112:2112:2112))
        (PORT datad (880:880:880) (808:808:808))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3768:3768:3768) (3959:3959:3959))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4075:4075:4075) (4305:4305:4305))
        (PORT d[1] (3377:3377:3377) (3610:3610:3610))
        (PORT d[2] (4682:4682:4682) (4898:4898:4898))
        (PORT d[3] (6322:6322:6322) (6604:6604:6604))
        (PORT d[4] (5677:5677:5677) (5990:5990:5990))
        (PORT d[5] (4761:4761:4761) (4999:4999:4999))
        (PORT d[6] (4712:4712:4712) (4911:4911:4911))
        (PORT d[7] (7019:7019:7019) (7229:7229:7229))
        (PORT d[8] (3817:3817:3817) (4098:4098:4098))
        (PORT d[9] (4915:4915:4915) (5212:5212:5212))
        (PORT d[10] (4632:4632:4632) (4929:4929:4929))
        (PORT d[11] (6160:6160:6160) (6125:6125:6125))
        (PORT d[12] (5155:5155:5155) (5408:5408:5408))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2412:2412:2412) (2341:2341:2341))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (2955:2955:2955) (2895:2895:2895))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3803:3803:3803) (4046:4046:4046))
        (PORT d[1] (3354:3354:3354) (3586:3586:3586))
        (PORT d[2] (4150:4150:4150) (4405:4405:4405))
        (PORT d[3] (6324:6324:6324) (6604:6604:6604))
        (PORT d[4] (5704:5704:5704) (6015:6015:6015))
        (PORT d[5] (4763:4763:4763) (4999:4999:4999))
        (PORT d[6] (4714:4714:4714) (4911:4911:4911))
        (PORT d[7] (7021:7021:7021) (7229:7229:7229))
        (PORT d[8] (3819:3819:3819) (4098:4098:4098))
        (PORT d[9] (4917:4917:4917) (5212:5212:5212))
        (PORT d[10] (4634:4634:4634) (4929:4929:4929))
        (PORT d[11] (6162:6162:6162) (6125:6125:6125))
        (PORT d[12] (5157:5157:5157) (5408:5408:5408))
        (PORT clk (2155:2155:2155) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2153:2153:2153))
        (PORT d[0] (1946:1946:1946) (1868:1868:1868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a215.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3417:3417:3417) (3595:3595:3595))
        (PORT clk (2228:2228:2228) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3443:3443:3443) (3685:3685:3685))
        (PORT d[1] (6401:6401:6401) (6707:6707:6707))
        (PORT d[2] (4377:4377:4377) (4602:4602:4602))
        (PORT d[3] (5645:5645:5645) (5949:5949:5949))
        (PORT d[4] (5001:5001:5001) (5320:5320:5320))
        (PORT d[5] (4070:4070:4070) (4335:4335:4335))
        (PORT d[6] (4033:4033:4033) (4250:4250:4250))
        (PORT d[7] (6372:6372:6372) (6602:6602:6602))
        (PORT d[8] (6865:6865:6865) (7104:7104:7104))
        (PORT d[9] (4513:4513:4513) (4800:4800:4800))
        (PORT d[10] (4562:4562:4562) (4858:4858:4858))
        (PORT d[11] (10267:10267:10267) (10208:10208:10208))
        (PORT d[12] (4536:4536:4536) (4810:4810:4810))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4859:4859:4859) (4893:4893:4893))
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2259:2259:2259))
        (PORT d[0] (5402:5402:5402) (5447:5447:5447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2229:2229:2229) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3488:3488:3488) (3735:3735:3735))
        (PORT d[1] (6378:6378:6378) (6684:6684:6684))
        (PORT d[2] (4369:4369:4369) (4604:4604:4604))
        (PORT d[3] (5647:5647:5647) (5949:5949:5949))
        (PORT d[4] (5318:5318:5318) (5625:5625:5625))
        (PORT d[5] (4072:4072:4072) (4335:4335:4335))
        (PORT d[6] (4035:4035:4035) (4250:4250:4250))
        (PORT d[7] (6374:6374:6374) (6602:6602:6602))
        (PORT d[8] (6867:6867:6867) (7104:7104:7104))
        (PORT d[9] (4515:4515:4515) (4800:4800:4800))
        (PORT d[10] (4564:4564:4564) (4858:4858:4858))
        (PORT d[11] (10269:10269:10269) (10208:10208:10208))
        (PORT d[12] (4538:4538:4538) (4810:4810:4810))
        (PORT clk (2184:2184:2184) (2180:2180:2180))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2180:2180:2180))
        (PORT d[0] (3346:3346:3346) (3186:3186:3186))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a151.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2181:2181:2181))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~142)
    (DELAY
      (ABSOLUTE
        (PORT dataa (740:740:740) (702:702:702))
        (PORT datab (2109:2109:2109) (2145:2145:2145))
        (PORT datac (2513:2513:2513) (2481:2481:2481))
        (PORT datad (1017:1017:1017) (959:959:959))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[23\]\~143)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3764:3764:3764) (3677:3677:3677))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[24\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (632:632:632) (717:717:717))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4296:4296:4296) (4603:4603:4603))
        (PORT clk (2252:2252:2252) (2283:2283:2283))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4846:4846:4846) (5118:5118:5118))
        (PORT d[1] (5324:5324:5324) (5648:5648:5648))
        (PORT d[2] (5838:5838:5838) (6107:6107:6107))
        (PORT d[3] (7799:7799:7799) (8153:8153:8153))
        (PORT d[4] (7392:7392:7392) (7795:7795:7795))
        (PORT d[5] (4864:4864:4864) (5142:5142:5142))
        (PORT d[6] (4412:4412:4412) (4645:4645:4645))
        (PORT d[7] (8781:8781:8781) (8987:8987:8987))
        (PORT d[8] (5582:5582:5582) (5862:5862:5862))
        (PORT d[9] (5695:5695:5695) (6022:6022:6022))
        (PORT d[10] (6700:6700:6700) (7007:7007:7007))
        (PORT d[11] (8970:8970:8970) (8946:8946:8946))
        (PORT d[12] (6416:6416:6416) (6749:6749:6749))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4358:4358:4358) (4370:4370:4370))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2252:2252:2252) (2283:2283:2283))
        (PORT d[0] (4901:4901:4901) (4924:4924:4924))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2253:2253:2253) (2284:2284:2284))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4822:4822:4822) (5094:5094:5094))
        (PORT d[1] (5391:5391:5391) (5716:5716:5716))
        (PORT d[2] (5883:5883:5883) (6153:6153:6153))
        (PORT d[3] (7801:7801:7801) (8153:8153:8153))
        (PORT d[4] (7419:7419:7419) (7823:7823:7823))
        (PORT d[5] (4866:4866:4866) (5142:5142:5142))
        (PORT d[6] (4414:4414:4414) (4645:4645:4645))
        (PORT d[7] (8783:8783:8783) (8987:8987:8987))
        (PORT d[8] (5584:5584:5584) (5862:5862:5862))
        (PORT d[9] (5697:5697:5697) (6022:6022:6022))
        (PORT d[10] (6702:6702:6702) (7007:7007:7007))
        (PORT d[11] (8972:8972:8972) (8946:8946:8946))
        (PORT d[12] (6418:6418:6418) (6749:6749:6749))
        (PORT clk (2208:2208:2208) (2204:2204:2204))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2204:2204:2204))
        (PORT d[0] (4509:4509:4509) (4431:4431:4431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a152.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2205:2205:2205))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3382:3382:3382) (3601:3601:3601))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5066:5066:5066) (5430:5430:5430))
        (PORT d[1] (6417:6417:6417) (6765:6765:6765))
        (PORT d[2] (5632:5632:5632) (5922:5922:5922))
        (PORT d[3] (5778:5778:5778) (6169:6169:6169))
        (PORT d[4] (6116:6116:6116) (6486:6486:6486))
        (PORT d[5] (7041:7041:7041) (7280:7280:7280))
        (PORT d[6] (5807:5807:5807) (6053:6053:6053))
        (PORT d[7] (7260:7260:7260) (7566:7566:7566))
        (PORT d[8] (5978:5978:5978) (6301:6301:6301))
        (PORT d[9] (5616:5616:5616) (5962:5962:5962))
        (PORT d[10] (6754:6754:6754) (7085:7085:7085))
        (PORT d[11] (10006:10006:10006) (9997:9997:9997))
        (PORT d[12] (6210:6210:6210) (6612:6612:6612))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3626:3626:3626) (3628:3628:3628))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (4169:4169:4169) (4182:4182:4182))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5585:5585:5585) (5913:5913:5913))
        (PORT d[1] (6444:6444:6444) (6791:6791:6791))
        (PORT d[2] (4663:4663:4663) (4990:4990:4990))
        (PORT d[3] (5780:5780:5780) (6169:6169:6169))
        (PORT d[4] (5803:5803:5803) (6190:6190:6190))
        (PORT d[5] (7043:7043:7043) (7280:7280:7280))
        (PORT d[6] (5809:5809:5809) (6053:6053:6053))
        (PORT d[7] (7262:7262:7262) (7566:7566:7566))
        (PORT d[8] (5980:5980:5980) (6301:6301:6301))
        (PORT d[9] (5618:5618:5618) (5962:5962:5962))
        (PORT d[10] (6756:6756:6756) (7085:7085:7085))
        (PORT d[11] (10008:10008:10008) (9997:9997:9997))
        (PORT d[12] (6212:6212:6212) (6612:6612:6612))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (3497:3497:3497) (3253:3253:3253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a216.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~148)
    (DELAY
      (ABSOLUTE
        (PORT dataa (745:745:745) (707:707:707))
        (PORT datab (2889:2889:2889) (2755:2755:2755))
        (PORT datac (2886:2886:2886) (2848:2848:2848))
        (PORT datad (2185:2185:2185) (2219:2219:2219))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4049:4049:4049) (4287:4287:4287))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6293:6293:6293) (6597:6597:6597))
        (PORT d[1] (4564:4564:4564) (4851:4851:4851))
        (PORT d[2] (5742:5742:5742) (6060:6060:6060))
        (PORT d[3] (7719:7719:7719) (8045:8045:8045))
        (PORT d[4] (7534:7534:7534) (7880:7880:7880))
        (PORT d[5] (4757:4757:4757) (5007:5007:5007))
        (PORT d[6] (4820:4820:4820) (5072:5072:5072))
        (PORT d[7] (6615:6615:6615) (6918:6918:6918))
        (PORT d[8] (6323:6323:6323) (6629:6629:6629))
        (PORT d[9] (6942:6942:6942) (7247:7247:7247))
        (PORT d[10] (7010:7010:7010) (7317:7317:7317))
        (PORT d[11] (11335:11335:11335) (11287:11287:11287))
        (PORT d[12] (7801:7801:7801) (8148:8148:8148))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6651:6651:6651) (6399:6399:6399))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (7194:7194:7194) (6953:6953:6953))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (6733:6733:6733))
        (PORT d[1] (4538:4538:4538) (4828:4828:4828))
        (PORT d[2] (5729:5729:5729) (6034:6034:6034))
        (PORT d[3] (7721:7721:7721) (8045:8045:8045))
        (PORT d[4] (7224:7224:7224) (7588:7588:7588))
        (PORT d[5] (4759:4759:4759) (5007:5007:5007))
        (PORT d[6] (4822:4822:4822) (5072:5072:5072))
        (PORT d[7] (6617:6617:6617) (6918:6918:6918))
        (PORT d[8] (6325:6325:6325) (6629:6629:6629))
        (PORT d[9] (6944:6944:6944) (7247:7247:7247))
        (PORT d[10] (7012:7012:7012) (7317:7317:7317))
        (PORT d[11] (11337:11337:11337) (11287:11287:11287))
        (PORT d[12] (7803:7803:7803) (8148:8148:8148))
        (PORT clk (2221:2221:2221) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (PORT d[0] (2721:2721:2721) (2612:2612:2612))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a88.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4664:4664:4664) (4974:4974:4974))
        (PORT clk (2214:2214:2214) (2244:2244:2244))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4512:4512:4512) (4797:4797:4797))
        (PORT d[1] (5738:5738:5738) (6058:6058:6058))
        (PORT d[2] (5687:5687:5687) (5915:5915:5915))
        (PORT d[3] (6476:6476:6476) (6871:6871:6871))
        (PORT d[4] (5885:5885:5885) (6299:6299:6299))
        (PORT d[5] (5117:5117:5117) (5405:5405:5405))
        (PORT d[6] (4672:4672:4672) (4899:4899:4899))
        (PORT d[7] (7138:7138:7138) (7395:7395:7395))
        (PORT d[8] (4847:4847:4847) (5142:5142:5142))
        (PORT d[9] (5064:5064:5064) (5416:5416:5416))
        (PORT d[10] (5088:5088:5088) (5448:5448:5448))
        (PORT d[11] (8908:8908:8908) (8893:8893:8893))
        (PORT d[12] (5113:5113:5113) (5478:5478:5478))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6138:6138:6138) (6108:6108:6108))
        (PORT clk (2211:2211:2211) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2244:2244:2244))
        (PORT d[0] (6681:6681:6681) (6662:6662:6662))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2245:2245:2245))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5142:5142:5142) (5393:5393:5393))
        (PORT d[1] (5774:5774:5774) (6105:6105:6105))
        (PORT d[2] (5419:5419:5419) (5663:5663:5663))
        (PORT d[3] (6478:6478:6478) (6871:6871:6871))
        (PORT d[4] (5912:5912:5912) (6326:6326:6326))
        (PORT d[5] (5119:5119:5119) (5405:5405:5405))
        (PORT d[6] (4674:4674:4674) (4899:4899:4899))
        (PORT d[7] (7140:7140:7140) (7395:7395:7395))
        (PORT d[8] (4849:4849:4849) (5142:5142:5142))
        (PORT d[9] (5066:5066:5066) (5416:5416:5416))
        (PORT d[10] (5090:5090:5090) (5448:5448:5448))
        (PORT d[11] (8910:8910:8910) (8893:8893:8893))
        (PORT d[12] (5115:5115:5115) (5478:5478:5478))
        (PORT clk (2169:2169:2169) (2166:2166:2166))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2169:2169:2169) (2166:2166:2166))
        (PORT d[0] (6336:6336:6336) (6035:6035:6035))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a24.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2170:2170:2170) (2167:2167:2167))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~145)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2932:2932:2932) (2883:2883:2883))
        (PORT datab (1886:1886:1886) (1806:1806:1806))
        (PORT datac (1515:1515:1515) (1409:1409:1409))
        (PORT datad (2182:2182:2182) (2216:2216:2216))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4277:4277:4277) (4579:4579:4579))
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3844:3844:3844) (4114:4114:4114))
        (PORT d[1] (4915:4915:4915) (5241:5241:5241))
        (PORT d[2] (6211:6211:6211) (6465:6465:6465))
        (PORT d[3] (8122:8122:8122) (8463:8463:8463))
        (PORT d[4] (7769:7769:7769) (8165:8165:8165))
        (PORT d[5] (5195:5195:5195) (5469:5469:5469))
        (PORT d[6] (4569:4569:4569) (4770:4770:4770))
        (PORT d[7] (9103:9103:9103) (9298:9298:9298))
        (PORT d[8] (5921:5921:5921) (6189:6189:6189))
        (PORT d[9] (6385:6385:6385) (6708:6708:6708))
        (PORT d[10] (7013:7013:7013) (7303:7303:7303))
        (PORT d[11] (8966:8966:8966) (8941:8941:8941))
        (PORT d[12] (6441:6441:6441) (6772:6772:6772))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4746:4746:4746) (4720:4720:4720))
        (PORT clk (2246:2246:2246) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (PORT d[0] (5289:5289:5289) (5274:5274:5274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3889:3889:3889) (4163:4163:4163))
        (PORT d[1] (4944:4944:4944) (5265:5265:5265))
        (PORT d[2] (5880:5880:5880) (6153:6153:6153))
        (PORT d[3] (8124:8124:8124) (8463:8463:8463))
        (PORT d[4] (7771:7771:7771) (8165:8165:8165))
        (PORT d[5] (5197:5197:5197) (5469:5469:5469))
        (PORT d[6] (4571:4571:4571) (4770:4770:4770))
        (PORT d[7] (9105:9105:9105) (9298:9298:9298))
        (PORT d[8] (5923:5923:5923) (6189:6189:6189))
        (PORT d[9] (6387:6387:6387) (6708:6708:6708))
        (PORT d[10] (7015:7015:7015) (7303:7303:7303))
        (PORT d[11] (8968:8968:8968) (8941:8941:8941))
        (PORT d[12] (6443:6443:6443) (6772:6772:6772))
        (PORT clk (2203:2203:2203) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (PORT d[0] (4336:4336:4336) (4313:4313:4313))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a120.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4306:4306:4306) (4607:4607:4607))
        (PORT clk (2231:2231:2231) (2259:2259:2259))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4490:4490:4490) (4771:4771:4771))
        (PORT d[1] (5319:5319:5319) (5644:5644:5644))
        (PORT d[2] (5534:5534:5534) (5815:5815:5815))
        (PORT d[3] (7777:7777:7777) (8129:8129:8129))
        (PORT d[4] (7050:7050:7050) (7459:7459:7459))
        (PORT d[5] (4871:4871:4871) (5147:5147:5147))
        (PORT d[6] (4422:4422:4422) (4663:4663:4663))
        (PORT d[7] (8434:8434:8434) (8651:8651:8651))
        (PORT d[8] (5591:5591:5591) (5868:5868:5868))
        (PORT d[9] (5764:5764:5764) (6107:6107:6107))
        (PORT d[10] (6343:6343:6343) (6657:6657:6657))
        (PORT d[11] (8626:8626:8626) (8610:8610:8610))
        (PORT d[12] (6093:6093:6093) (6437:6437:6437))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4316:4316:4316) (4085:4085:4085))
        (PORT clk (2228:2228:2228) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2231:2231:2231) (2259:2259:2259))
        (PORT d[0] (4859:4859:4859) (4639:4639:4639))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2260:2260:2260))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4518:4518:4518) (4797:4797:4797))
        (PORT d[1] (5050:5050:5050) (5384:5384:5384))
        (PORT d[2] (5810:5810:5810) (6072:6072:6072))
        (PORT d[3] (7779:7779:7779) (8129:8129:8129))
        (PORT d[4] (7027:7027:7027) (7432:7432:7432))
        (PORT d[5] (4873:4873:4873) (5147:5147:5147))
        (PORT d[6] (4424:4424:4424) (4663:4663:4663))
        (PORT d[7] (8436:8436:8436) (8651:8651:8651))
        (PORT d[8] (5593:5593:5593) (5868:5868:5868))
        (PORT d[9] (5766:5766:5766) (6107:6107:6107))
        (PORT d[10] (6345:6345:6345) (6657:6657:6657))
        (PORT d[11] (8628:8628:8628) (8610:8610:8610))
        (PORT d[12] (6095:6095:6095) (6437:6437:6437))
        (PORT clk (2184:2184:2184) (2183:2183:2183))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2184:2184:2184) (2183:2183:2183))
        (PORT d[0] (1956:1956:1956) (1905:1905:1905))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a56.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2185:2185:2185) (2184:2184:2184))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~144)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2222:2222:2222) (2268:2268:2268))
        (PORT datab (1040:1040:1040) (996:996:996))
        (PORT datac (2890:2890:2890) (2854:2854:2854))
        (PORT datad (978:978:978) (923:923:923))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~146)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (252:252:252))
        (PORT datab (217:217:217) (244:244:244))
        (PORT datad (2830:2830:2830) (2767:2767:2767))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4653:4653:4653) (4966:4966:4966))
        (PORT clk (2187:2187:2187) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4560:4560:4560) (4847:4847:4847))
        (PORT d[1] (5355:5355:5355) (5679:5679:5679))
        (PORT d[2] (5138:5138:5138) (5409:5409:5409))
        (PORT d[3] (6806:6806:6806) (7193:7193:7193))
        (PORT d[4] (6262:6262:6262) (6673:6673:6673))
        (PORT d[5] (5458:5458:5458) (5735:5735:5735))
        (PORT d[6] (4781:4781:4781) (5041:5041:5041))
        (PORT d[7] (7810:7810:7810) (8043:8043:8043))
        (PORT d[8] (4616:4616:4616) (4934:4934:4934))
        (PORT d[9] (4931:4931:4931) (5271:5271:5271))
        (PORT d[10] (5667:5667:5667) (6001:6001:6001))
        (PORT d[11] (9321:9321:9321) (9292:9292:9292))
        (PORT d[12] (5031:5031:5031) (5391:5391:5391))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2782:2782:2782) (2711:2711:2711))
        (PORT clk (2184:2184:2184) (2211:2211:2211))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2215:2215:2215))
        (PORT d[0] (3325:3325:3325) (3265:3265:3265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2216:2216:2216))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4562:4562:4562) (4847:4847:4847))
        (PORT d[1] (5638:5638:5638) (5950:5950:5950))
        (PORT d[2] (4864:4864:4864) (5157:5157:5157))
        (PORT d[3] (6808:6808:6808) (7193:7193:7193))
        (PORT d[4] (6289:6289:6289) (6700:6700:6700))
        (PORT d[5] (5460:5460:5460) (5735:5735:5735))
        (PORT d[6] (4783:4783:4783) (5041:5041:5041))
        (PORT d[7] (7812:7812:7812) (8043:8043:8043))
        (PORT d[8] (4618:4618:4618) (4934:4934:4934))
        (PORT d[9] (4933:4933:4933) (5271:5271:5271))
        (PORT d[10] (5669:5669:5669) (6001:6001:6001))
        (PORT d[11] (9323:9323:9323) (9292:9292:9292))
        (PORT d[12] (5033:5033:5033) (5391:5391:5391))
        (PORT clk (2140:2140:2140) (2139:2139:2139))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2140:2140:2140) (2139:2139:2139))
        (PORT d[0] (3613:3613:3613) (3447:3447:3447))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a248.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2141:2141:2141) (2140:2140:2140))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4288:4288:4288) (4590:4590:4590))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4122:4122:4122) (4381:4381:4381))
        (PORT d[1] (5338:5338:5338) (5666:5666:5666))
        (PORT d[2] (5876:5876:5876) (6138:6138:6138))
        (PORT d[3] (7798:7798:7798) (8152:8152:8152))
        (PORT d[4] (7399:7399:7399) (7799:7799:7799))
        (PORT d[5] (4864:4864:4864) (5141:5141:5141))
        (PORT d[6] (4402:4402:4402) (4628:4628:4628))
        (PORT d[7] (8428:8428:8428) (8649:8649:8649))
        (PORT d[8] (5561:5561:5561) (5844:5844:5844))
        (PORT d[9] (5669:5669:5669) (5998:5998:5998))
        (PORT d[10] (6693:6693:6693) (6999:6999:6999))
        (PORT d[11] (8630:8630:8630) (8613:8613:8613))
        (PORT d[12] (6086:6086:6086) (6428:6428:6428))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2422:2422:2422) (2361:2361:2361))
        (PORT clk (2235:2235:2235) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2238:2238:2238) (2266:2266:2266))
        (PORT d[0] (2965:2965:2965) (2915:2915:2915))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2267:2267:2267))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4814:4814:4814))
        (PORT d[1] (5344:5344:5344) (5664:5664:5664))
        (PORT d[2] (5595:5595:5595) (5875:5875:5875))
        (PORT d[3] (7800:7800:7800) (8152:8152:8152))
        (PORT d[4] (7376:7376:7376) (7776:7776:7776))
        (PORT d[5] (4866:4866:4866) (5141:5141:5141))
        (PORT d[6] (4404:4404:4404) (4628:4628:4628))
        (PORT d[7] (8430:8430:8430) (8649:8649:8649))
        (PORT d[8] (5563:5563:5563) (5844:5844:5844))
        (PORT d[9] (5671:5671:5671) (5998:5998:5998))
        (PORT d[10] (6695:6695:6695) (6999:6999:6999))
        (PORT d[11] (8632:8632:8632) (8613:8613:8613))
        (PORT d[12] (6088:6088:6088) (6428:6428:6428))
        (PORT clk (2191:2191:2191) (2190:2190:2190))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2190:2190:2190))
        (PORT d[0] (2384:2384:2384) (2373:2373:2373))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a184.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2191:2191:2191))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~147)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1299:1299:1299) (1201:1201:1201))
        (PORT datab (1186:1186:1186) (1071:1071:1071))
        (PORT datac (2893:2893:2893) (2857:2857:2857))
        (PORT datad (2192:2192:2192) (2226:2226:2226))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[24\]\~149)
    (DELAY
      (ABSOLUTE
        (PORT dataa (221:221:221) (253:253:253))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (184:184:184) (212:212:212))
        (PORT datad (2831:2831:2831) (2768:2768:2768))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[25\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (642:642:642) (727:727:727))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3707:3707:3707) (3941:3941:3941))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8851:8851:8851) (9116:9116:9116))
        (PORT d[1] (5968:5968:5968) (6241:6241:6241))
        (PORT d[2] (8603:8603:8603) (8898:8898:8898))
        (PORT d[3] (4942:4942:4942) (5228:5228:5228))
        (PORT d[4] (5112:5112:5112) (5358:5358:5358))
        (PORT d[5] (4055:4055:4055) (4274:4274:4274))
        (PORT d[6] (6098:6098:6098) (6301:6301:6301))
        (PORT d[7] (4974:4974:4974) (5160:5160:5160))
        (PORT d[8] (5957:5957:5957) (6250:6250:6250))
        (PORT d[9] (4196:4196:4196) (4466:4466:4466))
        (PORT d[10] (4193:4193:4193) (4456:4456:4456))
        (PORT d[11] (5419:5419:5419) (5508:5508:5508))
        (PORT d[12] (4977:4977:4977) (5277:5277:5277))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3689:3689:3689) (3743:3743:3743))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (4232:4232:4232) (4297:4297:4297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8553:8553:8553) (8834:8834:8834))
        (PORT d[1] (5709:5709:5709) (6005:6005:6005))
        (PORT d[2] (8615:8615:8615) (8898:8898:8898))
        (PORT d[3] (4944:4944:4944) (5228:5228:5228))
        (PORT d[4] (4857:4857:4857) (5120:5120:5120))
        (PORT d[5] (4057:4057:4057) (4274:4274:4274))
        (PORT d[6] (6100:6100:6100) (6301:6301:6301))
        (PORT d[7] (4976:4976:4976) (5160:5160:5160))
        (PORT d[8] (5959:5959:5959) (6250:6250:6250))
        (PORT d[9] (4198:4198:4198) (4466:4466:4466))
        (PORT d[10] (4195:4195:4195) (4456:4456:4456))
        (PORT d[11] (5421:5421:5421) (5508:5508:5508))
        (PORT d[12] (4979:4979:4979) (5277:5277:5277))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (5408:5408:5408) (5046:5046:5046))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a249.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3762:3762:3762) (3997:3997:3997))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4554:4554:4554) (4813:4813:4813))
        (PORT d[1] (7099:7099:7099) (7394:7394:7394))
        (PORT d[2] (4595:4595:4595) (4873:4873:4873))
        (PORT d[3] (6036:6036:6036) (6360:6360:6360))
        (PORT d[4] (5806:5806:5806) (6133:6133:6133))
        (PORT d[5] (6581:6581:6581) (6849:6849:6849))
        (PORT d[6] (5664:5664:5664) (5863:5863:5863))
        (PORT d[7] (8438:8438:8438) (8621:8621:8621))
        (PORT d[8] (4463:4463:4463) (4726:4726:4726))
        (PORT d[9] (4539:4539:4539) (4809:4809:4809))
        (PORT d[10] (4917:4917:4917) (5216:5216:5216))
        (PORT d[11] (5133:5133:5133) (5213:5213:5213))
        (PORT d[12] (7047:7047:7047) (7361:7361:7361))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3523:3523:3523) (3421:3421:3421))
        (PORT clk (2221:2221:2221) (2248:2248:2248))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2252:2252:2252))
        (PORT d[0] (4066:4066:4066) (3975:3975:3975))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2253:2253:2253))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4531:4531:4531) (4789:4789:4789))
        (PORT d[1] (7111:7111:7111) (7391:7391:7391))
        (PORT d[2] (4572:4572:4572) (4849:4849:4849))
        (PORT d[3] (6038:6038:6038) (6360:6360:6360))
        (PORT d[4] (6104:6104:6104) (6408:6408:6408))
        (PORT d[5] (6583:6583:6583) (6849:6849:6849))
        (PORT d[6] (5666:5666:5666) (5863:5863:5863))
        (PORT d[7] (8440:8440:8440) (8621:8621:8621))
        (PORT d[8] (4465:4465:4465) (4726:4726:4726))
        (PORT d[9] (4541:4541:4541) (4809:4809:4809))
        (PORT d[10] (4919:4919:4919) (5216:5216:5216))
        (PORT d[11] (5135:5135:5135) (5213:5213:5213))
        (PORT d[12] (7049:7049:7049) (7361:7361:7361))
        (PORT clk (2177:2177:2177) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2176:2176:2176))
        (PORT d[0] (2746:2746:2746) (2678:2678:2678))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a185.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~153)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2033:2033:2033) (1894:1894:1894))
        (PORT datab (1702:1702:1702) (1554:1554:1554))
        (PORT datac (3185:3185:3185) (3060:3060:3060))
        (PORT datad (2299:2299:2299) (2400:2400:2400))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3987:3987:3987) (4203:4203:4203))
        (PORT clk (2227:2227:2227) (2256:2256:2256))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8830:8830:8830) (9087:9087:9087))
        (PORT d[1] (5331:5331:5331) (5637:5637:5637))
        (PORT d[2] (8214:8214:8214) (8516:8516:8516))
        (PORT d[3] (4593:4593:4593) (4882:4882:4882))
        (PORT d[4] (6925:6925:6925) (7166:7166:7166))
        (PORT d[5] (3871:3871:3871) (4158:4158:4158))
        (PORT d[6] (4450:4450:4450) (4701:4701:4701))
        (PORT d[7] (10600:10600:10600) (10812:10812:10812))
        (PORT d[8] (5607:5607:5607) (5909:5909:5909))
        (PORT d[9] (3838:3838:3838) (4124:4124:4124))
        (PORT d[10] (3816:3816:3816) (4090:4090:4090))
        (PORT d[11] (12255:12255:12255) (12137:12137:12137))
        (PORT d[12] (4622:4622:4622) (4936:4936:4936))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4108:4108:4108) (4091:4091:4091))
        (PORT clk (2224:2224:2224) (2252:2252:2252))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2227:2227:2227) (2256:2256:2256))
        (PORT d[0] (4349:4349:4349) (4368:4368:4368))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2228:2228:2228) (2257:2257:2257))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8806:8806:8806) (9061:9061:9061))
        (PORT d[1] (5384:5384:5384) (5687:5687:5687))
        (PORT d[2] (8251:8251:8251) (8540:8540:8540))
        (PORT d[3] (4595:4595:4595) (4882:4882:4882))
        (PORT d[4] (6636:6636:6636) (6895:6895:6895))
        (PORT d[5] (3873:3873:3873) (4158:4158:4158))
        (PORT d[6] (4452:4452:4452) (4701:4701:4701))
        (PORT d[7] (10602:10602:10602) (10812:10812:10812))
        (PORT d[8] (5609:5609:5609) (5909:5909:5909))
        (PORT d[9] (3840:3840:3840) (4124:4124:4124))
        (PORT d[10] (3818:3818:3818) (4090:4090:4090))
        (PORT d[11] (12257:12257:12257) (12137:12137:12137))
        (PORT d[12] (4624:4624:4624) (4936:4936:4936))
        (PORT clk (2181:2181:2181) (2179:2179:2179))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2179:2179:2179))
        (PORT d[0] (3466:3466:3466) (3470:3470:3470))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a217.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2182:2182:2182) (2180:2180:2180))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3975:3975:3975) (4186:4186:4186))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (9147:9147:9147) (9388:9388:9388))
        (PORT d[1] (5691:5691:5691) (5992:5992:5992))
        (PORT d[2] (8604:8604:8604) (8899:8899:8899))
        (PORT d[3] (4217:4217:4217) (4512:4512:4512))
        (PORT d[4] (4822:4822:4822) (5091:5091:5091))
        (PORT d[5] (4333:4333:4333) (4546:4546:4546))
        (PORT d[6] (6107:6107:6107) (6311:6311:6311))
        (PORT d[7] (4968:4968:4968) (5153:5153:5153))
        (PORT d[8] (5932:5932:5932) (6227:6227:6227))
        (PORT d[9] (4164:4164:4164) (4436:4436:4436))
        (PORT d[10] (4505:4505:4505) (4753:4753:4753))
        (PORT d[11] (5735:5735:5735) (5802:5802:5802))
        (PORT d[12] (4998:4998:4998) (5295:5295:5295))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5161:5161:5161) (5188:5188:5188))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (5704:5704:5704) (5742:5742:5742))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8866:8866:8866) (9118:9118:9118))
        (PORT d[1] (5743:5743:5743) (6042:6042:6042))
        (PORT d[2] (8581:8581:8581) (8875:8875:8875))
        (PORT d[3] (4219:4219:4219) (4512:4512:4512))
        (PORT d[4] (4850:4850:4850) (5115:5115:5115))
        (PORT d[5] (4335:4335:4335) (4546:4546:4546))
        (PORT d[6] (6109:6109:6109) (6311:6311:6311))
        (PORT d[7] (4970:4970:4970) (5153:5153:5153))
        (PORT d[8] (5934:5934:5934) (6227:6227:6227))
        (PORT d[9] (4166:4166:4166) (4436:4436:4436))
        (PORT d[10] (4507:4507:4507) (4753:4753:4753))
        (PORT d[11] (5737:5737:5737) (5802:5802:5802))
        (PORT d[12] (5000:5000:5000) (5295:5295:5295))
        (PORT clk (2158:2158:2158) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2157:2157:2157))
        (PORT d[0] (2768:2768:2768) (2634:2634:2634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a153.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~154)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2323:2323:2323) (2148:2148:2148))
        (PORT datab (2971:2971:2971) (2846:2846:2846))
        (PORT datac (2581:2581:2581) (2665:2665:2665))
        (PORT datad (2031:2031:2031) (1862:1862:1862))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3730:3730:3730) (3975:3975:3975))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3865:3865:3865) (4135:4135:4135))
        (PORT d[1] (7142:7142:7142) (7436:7436:7436))
        (PORT d[2] (3835:3835:3835) (4120:4120:4120))
        (PORT d[3] (6293:6293:6293) (6606:6606:6606))
        (PORT d[4] (6008:6008:6008) (6289:6289:6289))
        (PORT d[5] (6621:6621:6621) (6888:6888:6888))
        (PORT d[6] (6010:6010:6010) (6191:6191:6191))
        (PORT d[7] (8419:8419:8419) (8604:8604:8604))
        (PORT d[8] (4212:4212:4212) (4516:4516:4516))
        (PORT d[9] (4540:4540:4540) (4810:4810:4810))
        (PORT d[10] (4926:4926:4926) (5225:5225:5225))
        (PORT d[11] (5167:5167:5167) (5246:5246:5246))
        (PORT d[12] (7017:7017:7017) (7324:7324:7324))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2778:2778:2778) (2599:2599:2599))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (3321:3321:3321) (3153:3153:3153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3851:3851:3851) (4108:4108:4108))
        (PORT d[1] (7119:7119:7119) (7412:7412:7412))
        (PORT d[2] (4139:4139:4139) (4388:4388:4388))
        (PORT d[3] (6295:6295:6295) (6606:6606:6606))
        (PORT d[4] (5984:5984:5984) (6265:6265:6265))
        (PORT d[5] (6623:6623:6623) (6888:6888:6888))
        (PORT d[6] (6012:6012:6012) (6191:6191:6191))
        (PORT d[7] (8421:8421:8421) (8604:8604:8604))
        (PORT d[8] (4214:4214:4214) (4516:4516:4516))
        (PORT d[9] (4542:4542:4542) (4810:4810:4810))
        (PORT d[10] (4928:4928:4928) (5225:5225:5225))
        (PORT d[11] (5169:5169:5169) (5246:5246:5246))
        (PORT d[12] (7019:7019:7019) (7324:7324:7324))
        (PORT clk (2161:2161:2161) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2158:2158:2158))
        (PORT d[0] (2236:2236:2236) (2049:2049:2049))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a25.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4069:4069:4069) (4311:4311:4311))
        (PORT clk (2198:2198:2198) (2227:2227:2227))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4620:4620:4620) (4925:4925:4925))
        (PORT d[1] (6308:6308:6308) (6582:6582:6582))
        (PORT d[2] (4293:4293:4293) (4599:4599:4599))
        (PORT d[3] (5521:5521:5521) (5771:5771:5771))
        (PORT d[4] (5225:5225:5225) (5486:5486:5486))
        (PORT d[5] (3731:3731:3731) (3972:3972:3972))
        (PORT d[6] (6428:6428:6428) (6615:6615:6615))
        (PORT d[7] (4650:4650:4650) (4840:4840:4840))
        (PORT d[8] (5174:5174:5174) (5457:5457:5457))
        (PORT d[9] (3489:3489:3489) (3750:3750:3750))
        (PORT d[10] (4486:4486:4486) (4744:4744:4744))
        (PORT d[11] (6094:6094:6094) (6167:6167:6167))
        (PORT d[12] (5522:5522:5522) (5779:5779:5779))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7612:7612:7612) (7435:7435:7435))
        (PORT clk (2195:2195:2195) (2223:2223:2223))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2227:2227:2227))
        (PORT d[0] (8155:8155:8155) (7989:7989:7989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2228:2228:2228))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4349:4349:4349) (4673:4673:4673))
        (PORT d[1] (6038:6038:6038) (6325:6325:6325))
        (PORT d[2] (4270:4270:4270) (4575:4575:4575))
        (PORT d[3] (5523:5523:5523) (5771:5771:5771))
        (PORT d[4] (5487:5487:5487) (5717:5717:5717))
        (PORT d[5] (3733:3733:3733) (3972:3972:3972))
        (PORT d[6] (6430:6430:6430) (6615:6615:6615))
        (PORT d[7] (4652:4652:4652) (4840:4840:4840))
        (PORT d[8] (5176:5176:5176) (5457:5457:5457))
        (PORT d[9] (3491:3491:3491) (3750:3750:3750))
        (PORT d[10] (4488:4488:4488) (4744:4744:4744))
        (PORT d[11] (6096:6096:6096) (6167:6167:6167))
        (PORT d[12] (5524:5524:5524) (5779:5779:5779))
        (PORT clk (2152:2152:2152) (2150:2150:2150))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2152:2152:2152) (2150:2150:2150))
        (PORT d[0] (4199:4199:4199) (4099:4099:4099))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a89.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2153:2153:2153) (2151:2151:2151))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~151)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2864:2864:2864) (2734:2734:2734))
        (PORT datab (1739:1739:1739) (1587:1587:1587))
        (PORT datac (2580:2580:2580) (2664:2664:2664))
        (PORT datad (1452:1452:1452) (1300:1300:1300))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3752:3752:3752) (3982:3982:3982))
        (PORT clk (2255:2255:2255) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8039:8039:8039) (8313:8313:8313))
        (PORT d[1] (4131:4131:4131) (4408:4408:4408))
        (PORT d[2] (3853:3853:3853) (4131:4131:4131))
        (PORT d[3] (5602:5602:5602) (5912:5912:5912))
        (PORT d[4] (5368:5368:5368) (5695:5695:5695))
        (PORT d[5] (4661:4661:4661) (4876:4876:4876))
        (PORT d[6] (5495:5495:5495) (5737:5737:5737))
        (PORT d[7] (7621:7621:7621) (7894:7894:7894))
        (PORT d[8] (7665:7665:7665) (7937:7937:7937))
        (PORT d[9] (5590:5590:5590) (5860:5860:5860))
        (PORT d[10] (8019:8019:8019) (8313:8313:8313))
        (PORT d[11] (5791:5791:5791) (5889:5889:5889))
        (PORT d[12] (6436:6436:6436) (6783:6783:6783))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2751:2751:2751) (2666:2666:2666))
        (PORT clk (2252:2252:2252) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2285:2285:2285))
        (PORT d[0] (3294:3294:3294) (3220:3220:3220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8282:8282:8282) (8523:8523:8523))
        (PORT d[1] (4134:4134:4134) (4413:4413:4413))
        (PORT d[2] (3865:3865:3865) (4129:4129:4129))
        (PORT d[3] (5604:5604:5604) (5912:5912:5912))
        (PORT d[4] (5055:5055:5055) (5397:5397:5397))
        (PORT d[5] (4663:4663:4663) (4876:4876:4876))
        (PORT d[6] (5497:5497:5497) (5737:5737:5737))
        (PORT d[7] (7623:7623:7623) (7894:7894:7894))
        (PORT d[8] (7667:7667:7667) (7937:7937:7937))
        (PORT d[9] (5592:5592:5592) (5860:5860:5860))
        (PORT d[10] (8021:8021:8021) (8313:8313:8313))
        (PORT d[11] (5793:5793:5793) (5889:5889:5889))
        (PORT d[12] (6438:6438:6438) (6783:6783:6783))
        (PORT clk (2210:2210:2210) (2207:2207:2207))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2207:2207:2207))
        (PORT d[0] (2318:2318:2318) (2250:2250:2250))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a121.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2208:2208:2208))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4736:4736:4736))
        (PORT clk (2189:2189:2189) (2218:2218:2218))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4616:4616:4616) (4920:4920:4920))
        (PORT d[1] (6339:6339:6339) (6608:6608:6608))
        (PORT d[2] (4292:4292:4292) (4597:4597:4597))
        (PORT d[3] (5521:5521:5521) (5770:5770:5770))
        (PORT d[4] (5173:5173:5173) (5435:5435:5435))
        (PORT d[5] (4653:4653:4653) (4852:4852:4852))
        (PORT d[6] (6432:6432:6432) (6623:6623:6623))
        (PORT d[7] (4646:4646:4646) (4838:4838:4838))
        (PORT d[8] (5214:5214:5214) (5501:5501:5501))
        (PORT d[9] (3458:3458:3458) (3719:3719:3719))
        (PORT d[10] (3827:3827:3827) (4097:4097:4097))
        (PORT d[11] (6094:6094:6094) (6166:6166:6166))
        (PORT d[12] (5523:5523:5523) (5774:5774:5774))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5256:5256:5256) (4877:4877:4877))
        (PORT clk (2186:2186:2186) (2214:2214:2214))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2189:2189:2189) (2218:2218:2218))
        (PORT d[0] (5799:5799:5799) (5431:5431:5431))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2219:2219:2219))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4348:4348:4348) (4669:4669:4669))
        (PORT d[1] (6087:6087:6087) (6382:6382:6382))
        (PORT d[2] (4305:4305:4305) (4598:4598:4598))
        (PORT d[3] (5523:5523:5523) (5770:5770:5770))
        (PORT d[4] (5175:5175:5175) (5435:5435:5435))
        (PORT d[5] (4655:4655:4655) (4852:4852:4852))
        (PORT d[6] (6434:6434:6434) (6623:6623:6623))
        (PORT d[7] (4648:4648:4648) (4838:4838:4838))
        (PORT d[8] (5216:5216:5216) (5501:5501:5501))
        (PORT d[9] (3460:3460:3460) (3719:3719:3719))
        (PORT d[10] (3829:3829:3829) (4097:4097:4097))
        (PORT d[11] (6096:6096:6096) (6166:6166:6166))
        (PORT d[12] (5525:5525:5525) (5774:5774:5774))
        (PORT clk (2143:2143:2143) (2141:2141:2141))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2143:2143:2143) (2141:2141:2141))
        (PORT d[0] (3799:3799:3799) (3842:3842:3842))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a57.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2142:2142:2142))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~150)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1588:1588:1588) (1486:1486:1486))
        (PORT datab (2970:2970:2970) (2844:2844:2844))
        (PORT datac (2580:2580:2580) (2663:2663:2663))
        (PORT datad (1695:1695:1695) (1537:1537:1537))
        (IOPATH dataa combout (346:346:346) (357:357:357))
        (IOPATH datab combout (351:351:351) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~152)
    (DELAY
      (ABSOLUTE
        (PORT dataa (4024:4024:4024) (4013:4013:4013))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (186:186:186) (213:213:213))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (252:252:252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[25\]\~155)
    (DELAY
      (ABSOLUTE
        (PORT dataa (961:961:961) (927:927:927))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3970:3970:3970) (3966:3966:3966))
        (PORT datad (190:190:190) (209:209:209))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[26\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4380:4380:4380) (4569:4569:4569))
        (PORT clk (2224:2224:2224) (2254:2254:2254))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4547:4547:4547) (4812:4812:4812))
        (PORT d[1] (4278:4278:4278) (4480:4480:4480))
        (PORT d[2] (4560:4560:4560) (4841:4841:4841))
        (PORT d[3] (3441:3441:3441) (3697:3697:3697))
        (PORT d[4] (3898:3898:3898) (4169:4169:4169))
        (PORT d[5] (4080:4080:4080) (4342:4342:4342))
        (PORT d[6] (6287:6287:6287) (6462:6462:6462))
        (PORT d[7] (5300:5300:5300) (5476:5476:5476))
        (PORT d[8] (4559:4559:4559) (4856:4856:4856))
        (PORT d[9] (5181:5181:5181) (5434:5434:5434))
        (PORT d[10] (3128:3128:3128) (3369:3369:3369))
        (PORT d[11] (4478:4478:4478) (4583:4583:4583))
        (PORT d[12] (3770:3770:3770) (4033:4033:4033))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6351:6351:6351) (6113:6113:6113))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2254:2254:2254))
        (PORT d[0] (6894:6894:6894) (6667:6667:6667))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2255:2255:2255))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4524:4524:4524) (4789:4789:4789))
        (PORT d[1] (4280:4280:4280) (4480:4480:4480))
        (PORT d[2] (4531:4531:4531) (4807:4807:4807))
        (PORT d[3] (3443:3443:3443) (3697:3697:3697))
        (PORT d[4] (3852:3852:3852) (4120:4120:4120))
        (PORT d[5] (4082:4082:4082) (4342:4342:4342))
        (PORT d[6] (6289:6289:6289) (6462:6462:6462))
        (PORT d[7] (5302:5302:5302) (5476:5476:5476))
        (PORT d[8] (4561:4561:4561) (4856:4856:4856))
        (PORT d[9] (5183:5183:5183) (5434:5434:5434))
        (PORT d[10] (3130:3130:3130) (3369:3369:3369))
        (PORT d[11] (4480:4480:4480) (4583:4583:4583))
        (PORT d[12] (3772:3772:3772) (4033:4033:4033))
        (PORT clk (2179:2179:2179) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2176:2176:2176))
        (PORT d[0] (3749:3749:3749) (3634:3634:3634))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a90.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3958:3958:3958) (4144:4144:4144))
        (PORT clk (2174:2174:2174) (2202:2202:2202))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3421:3421:3421) (3678:3678:3678))
        (PORT d[1] (3707:3707:3707) (3931:3931:3931))
        (PORT d[2] (4744:4744:4744) (4972:4972:4972))
        (PORT d[3] (5324:5324:5324) (5649:5649:5649))
        (PORT d[4] (3478:3478:3478) (3724:3724:3724))
        (PORT d[5] (3546:3546:3546) (3819:3819:3819))
        (PORT d[6] (5032:5032:5032) (5214:5214:5214))
        (PORT d[7] (7337:7337:7337) (7532:7532:7532))
        (PORT d[8] (3836:3836:3836) (4110:4110:4110))
        (PORT d[9] (5197:5197:5197) (5476:5476:5476))
        (PORT d[10] (4957:4957:4957) (5244:5244:5244))
        (PORT d[11] (6510:6510:6510) (6469:6469:6469))
        (PORT d[12] (5495:5495:5495) (5740:5740:5740))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3745:3745:3745) (3557:3557:3557))
        (PORT clk (2171:2171:2171) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2174:2174:2174) (2202:2202:2202))
        (PORT d[0] (4288:4288:4288) (4111:4111:4111))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2203:2203:2203))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3450:3450:3450) (3701:3701:3701))
        (PORT d[1] (3734:3734:3734) (3957:3957:3957))
        (PORT d[2] (4467:4467:4467) (4710:4710:4710))
        (PORT d[3] (5326:5326:5326) (5649:5649:5649))
        (PORT d[4] (3505:3505:3505) (3748:3748:3748))
        (PORT d[5] (3548:3548:3548) (3819:3819:3819))
        (PORT d[6] (5034:5034:5034) (5214:5214:5214))
        (PORT d[7] (7339:7339:7339) (7532:7532:7532))
        (PORT d[8] (3838:3838:3838) (4110:4110:4110))
        (PORT d[9] (5199:5199:5199) (5476:5476:5476))
        (PORT d[10] (4959:4959:4959) (5244:5244:5244))
        (PORT d[11] (6512:6512:6512) (6469:6469:6469))
        (PORT d[12] (5497:5497:5497) (5740:5740:5740))
        (PORT clk (2127:2127:2127) (2126:2126:2126))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2127:2127:2127) (2126:2126:2126))
        (PORT d[0] (3324:3324:3324) (3055:3055:3055))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a26.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2128:2128:2128) (2127:2127:2127))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~157)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1402:1402:1402) (1274:1274:1274))
        (PORT datab (2385:2385:2385) (2129:2129:2129))
        (PORT datac (3187:3187:3187) (3063:3063:3063))
        (PORT datad (2304:2304:2304) (2406:2406:2406))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3532:3532:3532) (3696:3696:3696))
        (PORT clk (2239:2239:2239) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4837:4837:4837) (5109:5109:5109))
        (PORT d[1] (3749:3749:3749) (4005:4005:4005))
        (PORT d[2] (4510:4510:4510) (4778:4778:4778))
        (PORT d[3] (6682:6682:6682) (6984:6984:6984))
        (PORT d[4] (4181:4181:4181) (4430:4430:4430))
        (PORT d[5] (3430:3430:3430) (3695:3695:3695))
        (PORT d[6] (3967:3967:3967) (4177:4177:4177))
        (PORT d[7] (5636:5636:5636) (5825:5825:5825))
        (PORT d[8] (4820:4820:4820) (5093:5093:5093))
        (PORT d[9] (5464:5464:5464) (5708:5708:5708))
        (PORT d[10] (4500:4500:4500) (4752:4752:4752))
        (PORT d[11] (6225:6225:6225) (6309:6309:6309))
        (PORT d[12] (4125:4125:4125) (4373:4373:4373))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3884:3884:3884) (3616:3616:3616))
        (PORT clk (2236:2236:2236) (2264:2264:2264))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2239:2239:2239) (2268:2268:2268))
        (PORT d[0] (4427:4427:4427) (4170:4170:4170))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2240:2240:2240) (2269:2269:2269))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4597:4597:4597) (4895:4895:4895))
        (PORT d[1] (3802:3802:3802) (4053:4053:4053))
        (PORT d[2] (4213:4213:4213) (4493:4493:4493))
        (PORT d[3] (6684:6684:6684) (6984:6984:6984))
        (PORT d[4] (3896:3896:3896) (4161:4161:4161))
        (PORT d[5] (3432:3432:3432) (3695:3695:3695))
        (PORT d[6] (3969:3969:3969) (4177:4177:4177))
        (PORT d[7] (5638:5638:5638) (5825:5825:5825))
        (PORT d[8] (4822:4822:4822) (5093:5093:5093))
        (PORT d[9] (5466:5466:5466) (5708:5708:5708))
        (PORT d[10] (4502:4502:4502) (4752:4752:4752))
        (PORT d[11] (6227:6227:6227) (6309:6309:6309))
        (PORT d[12] (4127:4127:4127) (4373:4373:4373))
        (PORT clk (2193:2193:2193) (2191:2191:2191))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2191:2191:2191))
        (PORT d[0] (2608:2608:2608) (2421:2421:2421))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a58.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2194:2194:2194) (2192:2192:2192))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3665:3665:3665) (3863:3863:3863))
        (PORT clk (2211:2211:2211) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5009:5009:5009) (5309:5309:5309))
        (PORT d[1] (6639:6639:6639) (6894:6894:6894))
        (PORT d[2] (4689:4689:4689) (4997:4997:4997))
        (PORT d[3] (5610:5610:5610) (5874:5874:5874))
        (PORT d[4] (3932:3932:3932) (4229:4229:4229))
        (PORT d[5] (4094:4094:4094) (4319:4319:4319))
        (PORT d[6] (6749:6749:6749) (6924:6924:6924))
        (PORT d[7] (4598:4598:4598) (4790:4790:4790))
        (PORT d[8] (5236:5236:5236) (5526:5526:5526))
        (PORT d[9] (3434:3434:3434) (3695:3695:3695))
        (PORT d[10] (4192:4192:4192) (4459:4459:4459))
        (PORT d[11] (6393:6393:6393) (6449:6449:6449))
        (PORT d[12] (5790:5790:5790) (6036:6036:6036))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5062:5062:5062) (4959:4959:4959))
        (PORT clk (2208:2208:2208) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2238:2238:2238))
        (PORT d[0] (5605:5605:5605) (5513:5513:5513))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2212:2212:2212) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4710:4710:4710) (5027:5027:5027))
        (PORT d[1] (6386:6386:6386) (6666:6666:6666))
        (PORT d[2] (4702:4702:4702) (4998:4998:4998))
        (PORT d[3] (5612:5612:5612) (5874:5874:5874))
        (PORT d[4] (5487:5487:5487) (5730:5730:5730))
        (PORT d[5] (4096:4096:4096) (4319:4319:4319))
        (PORT d[6] (6751:6751:6751) (6924:6924:6924))
        (PORT d[7] (4600:4600:4600) (4790:4790:4790))
        (PORT d[8] (5238:5238:5238) (5526:5526:5526))
        (PORT d[9] (3436:3436:3436) (3695:3695:3695))
        (PORT d[10] (4194:4194:4194) (4459:4459:4459))
        (PORT d[11] (6395:6395:6395) (6449:6449:6449))
        (PORT d[12] (5792:5792:5792) (6036:6036:6036))
        (PORT clk (2163:2163:2163) (2163:2163:2163))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2163:2163:2163))
        (PORT d[0] (4440:4440:4440) (4291:4291:4291))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a122.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2164:2164:2164))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~156)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2351:2351:2351) (2442:2442:2442))
        (PORT datab (1025:1025:1025) (977:977:977))
        (PORT datac (3184:3184:3184) (3058:3058:3058))
        (PORT datad (1641:1641:1641) (1590:1590:1590))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~158)
    (DELAY
      (ABSOLUTE
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (3980:3980:3980) (3967:3967:3967))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4012:4012:4012) (4213:4213:4213))
        (PORT clk (2206:2206:2206) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4189:4189:4189) (4460:4460:4460))
        (PORT d[1] (4307:4307:4307) (4501:4501:4501))
        (PORT d[2] (4226:4226:4226) (4513:4513:4513))
        (PORT d[3] (3486:3486:3486) (3746:3746:3746))
        (PORT d[4] (3838:3838:3838) (4091:4091:4091))
        (PORT d[5] (4118:4118:4118) (4386:4386:4386))
        (PORT d[6] (6329:6329:6329) (6500:6500:6500))
        (PORT d[7] (5013:5013:5013) (5196:5196:5196))
        (PORT d[8] (4194:4194:4194) (4500:4500:4500))
        (PORT d[9] (4861:4861:4861) (5122:5122:5122))
        (PORT d[10] (5303:5303:5303) (5592:5592:5592))
        (PORT d[11] (5487:5487:5487) (5549:5549:5549))
        (PORT d[12] (3751:3751:3751) (4006:4006:4006))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4121:4121:4121) (4030:4030:4030))
        (PORT clk (2203:2203:2203) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2236:2236:2236))
        (PORT d[0] (4664:4664:4664) (4584:4584:4584))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2237:2237:2237))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4166:4166:4166) (4436:4436:4436))
        (PORT d[1] (4283:4283:4283) (4477:4477:4477))
        (PORT d[2] (4203:4203:4203) (4489:4489:4489))
        (PORT d[3] (3488:3488:3488) (3746:3746:3746))
        (PORT d[4] (3790:3790:3790) (4044:4044:4044))
        (PORT d[5] (4120:4120:4120) (4386:4386:4386))
        (PORT d[6] (6331:6331:6331) (6500:6500:6500))
        (PORT d[7] (5015:5015:5015) (5196:5196:5196))
        (PORT d[8] (4196:4196:4196) (4500:4500:4500))
        (PORT d[9] (4863:4863:4863) (5122:5122:5122))
        (PORT d[10] (5305:5305:5305) (5592:5592:5592))
        (PORT d[11] (5489:5489:5489) (5549:5549:5549))
        (PORT d[12] (3753:3753:3753) (4006:4006:4006))
        (PORT clk (2161:2161:2161) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2158:2158:2158))
        (PORT d[0] (3681:3681:3681) (3610:3610:3610))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a250.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2162:2162:2162) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3562:3562:3562) (3721:3721:3721))
        (PORT clk (2258:2258:2258) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5298:5298:5298) (5578:5578:5578))
        (PORT d[1] (4056:4056:4056) (4296:4296:4296))
        (PORT d[2] (4872:4872:4872) (5137:5137:5137))
        (PORT d[3] (4389:4389:4389) (4603:4603:4603))
        (PORT d[4] (4465:4465:4465) (4708:4708:4708))
        (PORT d[5] (3371:3371:3371) (3596:3596:3596))
        (PORT d[6] (3976:3976:3976) (4185:4185:4185))
        (PORT d[7] (6301:6301:6301) (6471:6471:6471))
        (PORT d[8] (5479:5479:5479) (5730:5730:5730))
        (PORT d[9] (5769:5769:5769) (6000:6000:6000))
        (PORT d[10] (3769:3769:3769) (4017:4017:4017))
        (PORT d[11] (6540:6540:6540) (6616:6616:6616))
        (PORT d[12] (4175:4175:4175) (4417:4417:4417))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5076:5076:5076) (4991:4991:4991))
        (PORT clk (2255:2255:2255) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2288:2288:2288))
        (PORT d[0] (5619:5619:5619) (5545:5545:5545))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2259:2259:2259) (2289:2289:2289))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5249:5249:5249) (5528:5528:5528))
        (PORT d[1] (4083:4083:4083) (4321:4321:4321))
        (PORT d[2] (4874:4874:4874) (5137:5137:5137))
        (PORT d[3] (4391:4391:4391) (4603:4603:4603))
        (PORT d[4] (4225:4225:4225) (4479:4479:4479))
        (PORT d[5] (3373:3373:3373) (3596:3596:3596))
        (PORT d[6] (3978:3978:3978) (4185:4185:4185))
        (PORT d[7] (6303:6303:6303) (6471:6471:6471))
        (PORT d[8] (5481:5481:5481) (5730:5730:5730))
        (PORT d[9] (5771:5771:5771) (6000:6000:6000))
        (PORT d[10] (3771:3771:3771) (4017:4017:4017))
        (PORT d[11] (6542:6542:6542) (6616:6616:6616))
        (PORT d[12] (4177:4177:4177) (4417:4417:4417))
        (PORT clk (2213:2213:2213) (2210:2210:2210))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2210:2210:2210))
        (PORT d[0] (4647:4647:4647) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a186.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2211:2211:2211))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~159)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1415:1415:1415) (1279:1279:1279))
        (PORT datab (1315:1315:1315) (1255:1255:1255))
        (PORT datac (3183:3183:3183) (3056:3056:3056))
        (PORT datad (2292:2292:2292) (2391:2391:2391))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4685:4685:4685) (4866:4866:4866))
        (PORT clk (2235:2235:2235) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4873:4873:4873) (5135:5135:5135))
        (PORT d[1] (4656:4656:4656) (4847:4847:4847))
        (PORT d[2] (4896:4896:4896) (5174:5174:5174))
        (PORT d[3] (3990:3990:3990) (4214:4214:4214))
        (PORT d[4] (3895:3895:3895) (4155:4155:4155))
        (PORT d[5] (4124:4124:4124) (4401:4401:4401))
        (PORT d[6] (3971:3971:3971) (4173:4173:4173))
        (PORT d[7] (5359:5359:5359) (5541:5541:5541))
        (PORT d[8] (4568:4568:4568) (4866:4866:4866))
        (PORT d[9] (5175:5175:5175) (5430:5430:5430))
        (PORT d[10] (5591:5591:5591) (5860:5860:5860))
        (PORT d[11] (4513:4513:4513) (4618:4618:4618))
        (PORT d[12] (3826:3826:3826) (4092:4092:4092))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3116:3116:3116) (3093:3093:3093))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2235:2235:2235) (2265:2265:2265))
        (PORT d[0] (3659:3659:3659) (3647:3647:3647))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4900:4900:4900) (5159:5159:5159))
        (PORT d[1] (4658:4658:4658) (4847:4847:4847))
        (PORT d[2] (4923:4923:4923) (5198:5198:5198))
        (PORT d[3] (3992:3992:3992) (4214:4214:4214))
        (PORT d[4] (3861:3861:3861) (4130:4130:4130))
        (PORT d[5] (4126:4126:4126) (4401:4401:4401))
        (PORT d[6] (3973:3973:3973) (4173:4173:4173))
        (PORT d[7] (5361:5361:5361) (5541:5541:5541))
        (PORT d[8] (4570:4570:4570) (4866:4866:4866))
        (PORT d[9] (5177:5177:5177) (5430:5430:5430))
        (PORT d[10] (5593:5593:5593) (5860:5860:5860))
        (PORT d[11] (4515:4515:4515) (4618:4618:4618))
        (PORT d[12] (3828:3828:3828) (4092:4092:4092))
        (PORT clk (2190:2190:2190) (2187:2187:2187))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2187:2187:2187))
        (PORT d[0] (3349:3349:3349) (3290:3290:3290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a218.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2188:2188:2188))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3591:3591:3591) (3754:3754:3754))
        (PORT clk (2207:2207:2207) (2235:2235:2235))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4529:4529:4529) (4809:4809:4809))
        (PORT d[1] (5158:5158:5158) (5407:5407:5407))
        (PORT d[2] (4526:4526:4526) (4776:4776:4776))
        (PORT d[3] (6291:6291:6291) (6609:6609:6609))
        (PORT d[4] (6049:6049:6049) (6364:6364:6364))
        (PORT d[5] (5663:5663:5663) (5859:5859:5859))
        (PORT d[6] (6490:6490:6490) (6699:6699:6699))
        (PORT d[7] (5308:5308:5308) (5508:5508:5508))
        (PORT d[8] (4546:4546:4546) (4829:4829:4829))
        (PORT d[9] (5162:5162:5162) (5408:5408:5408))
        (PORT d[10] (3744:3744:3744) (4012:4012:4012))
        (PORT d[11] (5852:5852:5852) (5942:5942:5942))
        (PORT d[12] (7347:7347:7347) (7646:7646:7646))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5395:5395:5395) (5401:5401:5401))
        (PORT clk (2204:2204:2204) (2231:2231:2231))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2235:2235:2235))
        (PORT d[0] (5938:5938:5938) (5955:5955:5955))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2236:2236:2236))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4266:4266:4266) (4573:4573:4573))
        (PORT d[1] (5185:5185:5185) (5433:5433:5433))
        (PORT d[2] (4503:4503:4503) (4750:4750:4750))
        (PORT d[3] (6293:6293:6293) (6609:6609:6609))
        (PORT d[4] (6057:6057:6057) (6369:6369:6369))
        (PORT d[5] (5665:5665:5665) (5859:5859:5859))
        (PORT d[6] (6492:6492:6492) (6699:6699:6699))
        (PORT d[7] (5310:5310:5310) (5508:5508:5508))
        (PORT d[8] (4548:4548:4548) (4829:4829:4829))
        (PORT d[9] (5164:5164:5164) (5408:5408:5408))
        (PORT d[10] (3746:3746:3746) (4012:4012:4012))
        (PORT d[11] (5854:5854:5854) (5942:5942:5942))
        (PORT d[12] (7349:7349:7349) (7646:7646:7646))
        (PORT clk (2160:2160:2160) (2159:2159:2159))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2160:2160:2160) (2159:2159:2159))
        (PORT d[0] (3297:3297:3297) (3125:3125:3125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a154.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2161:2161:2161) (2160:2160:2160))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~160)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1472:1472:1472) (1333:1333:1333))
        (PORT datab (1025:1025:1025) (961:961:961))
        (PORT datac (3183:3183:3183) (3057:3057:3057))
        (PORT datad (2293:2293:2293) (2392:2392:2392))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[26\]\~161)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (216:216:216) (242:242:242))
        (PORT datac (3980:3980:3980) (3966:3966:3966))
        (PORT datad (187:187:187) (205:205:205))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[27\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (662:662:662) (747:747:747))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3850:3850:3850) (4123:4123:4123))
        (PORT clk (2236:2236:2236) (2265:2265:2265))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4720:4720:4720) (4929:4929:4929))
        (PORT d[1] (4069:4069:4069) (4285:4285:4285))
        (PORT d[2] (6048:6048:6048) (6238:6238:6238))
        (PORT d[3] (3066:3066:3066) (3307:3307:3307))
        (PORT d[4] (3108:3108:3108) (3351:3351:3351))
        (PORT d[5] (4146:4146:4146) (4392:4392:4392))
        (PORT d[6] (4329:4329:4329) (4502:4502:4502))
        (PORT d[7] (4933:4933:4933) (5123:5123:5123))
        (PORT d[8] (4786:4786:4786) (5019:5019:5019))
        (PORT d[9] (6191:6191:6191) (6435:6435:6435))
        (PORT d[10] (3837:3837:3837) (4094:4094:4094))
        (PORT d[11] (7500:7500:7500) (7418:7418:7418))
        (PORT d[12] (4323:4323:4323) (4510:4510:4510))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2779:2779:2779) (2726:2726:2726))
        (PORT clk (2233:2233:2233) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2236:2236:2236) (2265:2265:2265))
        (PORT d[0] (3322:3322:3322) (3280:3280:3280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2237:2237:2237) (2266:2266:2266))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4748:4748:4748) (4954:4954:4954))
        (PORT d[1] (4071:4071:4071) (4287:4287:4287))
        (PORT d[2] (5803:5803:5803) (6007:6007:6007))
        (PORT d[3] (3068:3068:3068) (3307:3307:3307))
        (PORT d[4] (3083:3083:3083) (3327:3327:3327))
        (PORT d[5] (4148:4148:4148) (4392:4392:4392))
        (PORT d[6] (4331:4331:4331) (4502:4502:4502))
        (PORT d[7] (4935:4935:4935) (5123:5123:5123))
        (PORT d[8] (4788:4788:4788) (5019:5019:5019))
        (PORT d[9] (6193:6193:6193) (6435:6435:6435))
        (PORT d[10] (3839:3839:3839) (4094:4094:4094))
        (PORT d[11] (7502:7502:7502) (7418:7418:7418))
        (PORT d[12] (4325:4325:4325) (4510:4510:4510))
        (PORT clk (2190:2190:2190) (2188:2188:2188))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2190:2190:2190) (2188:2188:2188))
        (PORT d[0] (2326:2326:2326) (2267:2267:2267))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a219.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2191:2191:2191) (2189:2189:2189))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4198:4198:4198) (4496:4496:4496))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8054:8054:8054) (8328:8328:8328))
        (PORT d[1] (4498:4498:4498) (4757:4757:4757))
        (PORT d[2] (4203:4203:4203) (4469:4469:4469))
        (PORT d[3] (5043:5043:5043) (5394:5394:5394))
        (PORT d[4] (5027:5027:5027) (5367:5367:5367))
        (PORT d[5] (4356:4356:4356) (4599:4599:4599))
        (PORT d[6] (5485:5485:5485) (5726:5726:5726))
        (PORT d[7] (7263:7263:7263) (7550:7550:7550))
        (PORT d[8] (7624:7624:7624) (7895:7895:7895))
        (PORT d[9] (5648:5648:5648) (5924:5924:5924))
        (PORT d[10] (8004:8004:8004) (8299:8299:8299))
        (PORT d[11] (6168:6168:6168) (6256:6256:6256))
        (PORT d[12] (3892:3892:3892) (4186:4186:4186))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4629:4629:4629) (4599:4599:4599))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (5172:5172:5172) (5153:5153:5153))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8006:8006:8006) (8278:8278:8278))
        (PORT d[1] (4500:4500:4500) (4757:4757:4757))
        (PORT d[2] (3939:3939:3939) (4222:4222:4222))
        (PORT d[3] (5045:5045:5045) (5394:5394:5394))
        (PORT d[4] (5029:5029:5029) (5367:5367:5367))
        (PORT d[5] (4358:4358:4358) (4599:4599:4599))
        (PORT d[6] (5487:5487:5487) (5726:5726:5726))
        (PORT d[7] (7265:7265:7265) (7550:7550:7550))
        (PORT d[8] (7626:7626:7626) (7895:7895:7895))
        (PORT d[9] (5650:5650:5650) (5924:5924:5924))
        (PORT d[10] (8006:8006:8006) (8299:8299:8299))
        (PORT d[11] (6170:6170:6170) (6256:6256:6256))
        (PORT d[12] (3894:3894:3894) (4186:4186:4186))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (3705:3705:3705) (3540:3540:3540))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a155.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~166)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2790:2790:2790) (2704:2704:2704))
        (PORT datab (2609:2609:2609) (2675:2675:2675))
        (PORT datac (2597:2597:2597) (2461:2461:2461))
        (PORT datad (1279:1279:1279) (1210:1210:1210))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4143:4143:4143) (4391:4391:4391))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7806:7806:7806) (8099:8099:8099))
        (PORT d[1] (4628:4628:4628) (4945:4945:4945))
        (PORT d[2] (7156:7156:7156) (7469:7469:7469))
        (PORT d[3] (6059:6059:6059) (6291:6291:6291))
        (PORT d[4] (6229:6229:6229) (6488:6488:6488))
        (PORT d[5] (4249:4249:4249) (4526:4526:4526))
        (PORT d[6] (4488:4488:4488) (4766:4766:4766))
        (PORT d[7] (9958:9958:9958) (10201:10201:10201))
        (PORT d[8] (7636:7636:7636) (7929:7929:7929))
        (PORT d[9] (7568:7568:7568) (7857:7857:7857))
        (PORT d[10] (7752:7752:7752) (8062:8062:8062))
        (PORT d[11] (11588:11588:11588) (11495:11495:11495))
        (PORT d[12] (4355:4355:4355) (4679:4679:4679))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2979:2979:2979) (2892:2892:2892))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (3522:3522:3522) (3446:3446:3446))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7819:7819:7819) (8099:8099:8099))
        (PORT d[1] (4680:4680:4680) (4996:4996:4996))
        (PORT d[2] (7133:7133:7133) (7445:7445:7445))
        (PORT d[3] (6061:6061:6061) (6291:6291:6291))
        (PORT d[4] (5940:5940:5940) (6219:6219:6219))
        (PORT d[5] (4251:4251:4251) (4526:4526:4526))
        (PORT d[6] (4490:4490:4490) (4766:4766:4766))
        (PORT d[7] (9960:9960:9960) (10201:10201:10201))
        (PORT d[8] (7638:7638:7638) (7929:7929:7929))
        (PORT d[9] (7570:7570:7570) (7857:7857:7857))
        (PORT d[10] (7754:7754:7754) (8062:8062:8062))
        (PORT d[11] (11590:11590:11590) (11495:11495:11495))
        (PORT d[12] (4357:4357:4357) (4679:4679:4679))
        (PORT clk (2201:2201:2201) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (PORT d[0] (2893:2893:2893) (2951:2951:2951))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a187.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4096:4096:4096) (4346:4346:4346))
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7835:7835:7835) (8130:8130:8130))
        (PORT d[1] (4985:4985:4985) (5295:5295:5295))
        (PORT d[2] (7469:7469:7469) (7773:7773:7773))
        (PORT d[3] (6363:6363:6363) (6577:6577:6577))
        (PORT d[4] (6252:6252:6252) (6525:6525:6525))
        (PORT d[5] (3942:3942:3942) (4240:4240:4240))
        (PORT d[6] (4788:4788:4788) (5039:5039:5039))
        (PORT d[7] (9934:9934:9934) (10179:10179:10179))
        (PORT d[8] (7931:7931:7931) (8207:8207:8207))
        (PORT d[9] (3819:3819:3819) (4100:4100:4100))
        (PORT d[10] (8050:8050:8050) (8347:8347:8347))
        (PORT d[11] (11591:11591:11591) (11488:11488:11488))
        (PORT d[12] (4337:4337:4337) (4660:4660:4660))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3994:3994:3994) (4032:4032:4032))
        (PORT clk (2242:2242:2242) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (PORT d[0] (4537:4537:4537) (4586:4586:4586))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7862:7862:7862) (8157:8157:8157))
        (PORT d[1] (4987:4987:4987) (5295:5295:5295))
        (PORT d[2] (7496:7496:7496) (7796:7796:7796))
        (PORT d[3] (6365:6365:6365) (6577:6577:6577))
        (PORT d[4] (6279:6279:6279) (6551:6551:6551))
        (PORT d[5] (3944:3944:3944) (4240:4240:4240))
        (PORT d[6] (4790:4790:4790) (5039:5039:5039))
        (PORT d[7] (9936:9936:9936) (10179:10179:10179))
        (PORT d[8] (7933:7933:7933) (8207:8207:8207))
        (PORT d[9] (3821:3821:3821) (4100:4100:4100))
        (PORT d[10] (8052:8052:8052) (8347:8347:8347))
        (PORT d[11] (11593:11593:11593) (11488:11488:11488))
        (PORT d[12] (4339:4339:4339) (4660:4660:4660))
        (PORT clk (2199:2199:2199) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (PORT d[0] (5232:5232:5232) (4913:4913:4913))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a251.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~165)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2634:2634:2634) (2500:2500:2500))
        (PORT datab (2610:2610:2610) (2676:2676:2676))
        (PORT datac (2326:2326:2326) (2170:2170:2170))
        (PORT datad (2068:2068:2068) (1922:1922:1922))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4250:4250:4250) (4541:4541:4541))
        (PORT clk (2218:2218:2218) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3817:3817:3817) (4063:4063:4063))
        (PORT d[1] (3645:3645:3645) (3835:3835:3835))
        (PORT d[2] (4097:4097:4097) (4354:4354:4354))
        (PORT d[3] (6316:6316:6316) (6598:6598:6598))
        (PORT d[4] (5296:5296:5296) (5603:5603:5603))
        (PORT d[5] (4727:4727:4727) (4969:4969:4969))
        (PORT d[6] (4679:4679:4679) (4879:4879:4879))
        (PORT d[7] (7037:7037:7037) (7244:7244:7244))
        (PORT d[8] (3850:3850:3850) (4131:4131:4131))
        (PORT d[9] (4576:4576:4576) (4879:4879:4879))
        (PORT d[10] (4275:4275:4275) (4591:4591:4591))
        (PORT d[11] (6144:6144:6144) (6108:6108:6108))
        (PORT d[12] (5140:5140:5140) (5391:5391:5391))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6204:6204:6204) (5915:5915:5915))
        (PORT clk (2215:2215:2215) (2247:2247:2247))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2251:2251:2251))
        (PORT d[0] (6747:6747:6747) (6469:6469:6469))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2219:2219:2219) (2252:2252:2252))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3794:3794:3794) (4036:4036:4036))
        (PORT d[1] (3638:3638:3638) (3838:3838:3838))
        (PORT d[2] (4746:4746:4746) (4967:4967:4967))
        (PORT d[3] (6318:6318:6318) (6598:6598:6598))
        (PORT d[4] (5324:5324:5324) (5628:5628:5628))
        (PORT d[5] (4729:4729:4729) (4969:4969:4969))
        (PORT d[6] (4681:4681:4681) (4879:4879:4879))
        (PORT d[7] (7039:7039:7039) (7244:7244:7244))
        (PORT d[8] (3852:3852:3852) (4131:4131:4131))
        (PORT d[9] (4578:4578:4578) (4879:4879:4879))
        (PORT d[10] (4277:4277:4277) (4591:4591:4591))
        (PORT d[11] (6146:6146:6146) (6108:6108:6108))
        (PORT d[12] (5142:5142:5142) (5391:5391:5391))
        (PORT clk (2176:2176:2176) (2170:2170:2170))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2170:2170:2170))
        (PORT d[0] (3966:3966:3966) (3829:3829:3829))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a91.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2177:2177:2177) (2171:2171:2171))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3662:3662:3662) (3886:3886:3886))
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8410:8410:8410) (8673:8673:8673))
        (PORT d[1] (4471:4471:4471) (4727:4727:4727))
        (PORT d[2] (4135:4135:4135) (4392:4392:4392))
        (PORT d[3] (5679:5679:5679) (6004:6004:6004))
        (PORT d[4] (5661:5661:5661) (5964:5964:5964))
        (PORT d[5] (4084:4084:4084) (4346:4346:4346))
        (PORT d[6] (5824:5824:5824) (6054:6054:6054))
        (PORT d[7] (7975:7975:7975) (8244:8244:8244))
        (PORT d[8] (7998:7998:7998) (8258:8258:8258))
        (PORT d[9] (4210:4210:4210) (4494:4494:4494))
        (PORT d[10] (4992:4992:4992) (5311:5311:5311))
        (PORT d[11] (6179:6179:6179) (6268:6268:6268))
        (PORT d[12] (6761:6761:6761) (7088:7088:7088))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2407:2407:2407) (2221:2221:2221))
        (PORT clk (2241:2241:2241) (2269:2269:2269))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (PORT d[0] (2950:2950:2950) (2775:2775:2775))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2274:2274:2274))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8678:8678:8678) (8921:8921:8921))
        (PORT d[1] (4473:4473:4473) (4725:4725:4725))
        (PORT d[2] (3914:3914:3914) (4183:4183:4183))
        (PORT d[3] (5681:5681:5681) (6004:6004:6004))
        (PORT d[4] (5372:5372:5372) (5710:5710:5710))
        (PORT d[5] (4086:4086:4086) (4346:4346:4346))
        (PORT d[6] (5826:5826:5826) (6054:6054:6054))
        (PORT d[7] (7977:7977:7977) (8244:8244:8244))
        (PORT d[8] (8000:8000:8000) (8258:8258:8258))
        (PORT d[9] (4212:4212:4212) (4494:4494:4494))
        (PORT d[10] (4994:4994:4994) (5311:5311:5311))
        (PORT d[11] (6181:6181:6181) (6268:6268:6268))
        (PORT d[12] (6763:6763:6763) (7088:7088:7088))
        (PORT clk (2198:2198:2198) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (PORT d[0] (3657:3657:3657) (3375:3375:3375))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a27.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~163)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1674:1674:1674) (1575:1575:1575))
        (PORT datab (2611:2611:2611) (2678:2678:2678))
        (PORT datac (2598:2598:2598) (2462:2462:2462))
        (PORT datad (979:979:979) (918:918:918))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3846:3846:3846) (4122:4122:4122))
        (PORT clk (2241:2241:2241) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4159:4159:4159) (4420:4420:4420))
        (PORT d[1] (6807:6807:6807) (7111:7111:7111))
        (PORT d[2] (4237:4237:4237) (4518:4518:4518))
        (PORT d[3] (5963:5963:5963) (6290:6290:6290))
        (PORT d[4] (5421:5421:5421) (5742:5742:5742))
        (PORT d[5] (6289:6289:6289) (6569:6569:6569))
        (PORT d[6] (5329:5329:5329) (5537:5537:5537))
        (PORT d[7] (8103:8103:8103) (8304:8304:8304))
        (PORT d[8] (4544:4544:4544) (4835:4835:4835))
        (PORT d[9] (4215:4215:4215) (4500:4500:4500))
        (PORT d[10] (4588:4588:4588) (4898:4898:4898))
        (PORT d[11] (5111:5111:5111) (5188:5188:5188))
        (PORT d[12] (6710:6710:6710) (7034:7034:7034))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3256:3256:3256) (3170:3170:3170))
        (PORT clk (2238:2238:2238) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2274:2274:2274))
        (PORT d[0] (3799:3799:3799) (3724:3724:3724))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2275:2275:2275))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4511:4511:4511) (4758:4758:4758))
        (PORT d[1] (6784:6784:6784) (7088:7088:7088))
        (PORT d[2] (4214:4214:4214) (4495:4495:4495))
        (PORT d[3] (5965:5965:5965) (6290:6290:6290))
        (PORT d[4] (5698:5698:5698) (6004:6004:6004))
        (PORT d[5] (6291:6291:6291) (6569:6569:6569))
        (PORT d[6] (5331:5331:5331) (5537:5537:5537))
        (PORT d[7] (8105:8105:8105) (8304:8304:8304))
        (PORT d[8] (4546:4546:4546) (4835:4835:4835))
        (PORT d[9] (4217:4217:4217) (4500:4500:4500))
        (PORT d[10] (4590:4590:4590) (4898:4898:4898))
        (PORT d[11] (5113:5113:5113) (5188:5188:5188))
        (PORT d[12] (6712:6712:6712) (7034:7034:7034))
        (PORT clk (2199:2199:2199) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2199:2199:2199) (2193:2193:2193))
        (PORT d[0] (2841:2841:2841) (2795:2795:2795))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a123.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3802:3802:3802) (4078:4078:4078))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (8146:8146:8146) (8428:8428:8428))
        (PORT d[1] (5257:5257:5257) (5541:5541:5541))
        (PORT d[2] (7503:7503:7503) (7805:7805:7805))
        (PORT d[3] (6369:6369:6369) (6583:6583:6583))
        (PORT d[4] (6286:6286:6286) (6558:6558:6558))
        (PORT d[5] (3934:3934:3934) (4230:4230:4230))
        (PORT d[6] (4506:4506:4506) (4784:4784:4784))
        (PORT d[7] (10267:10267:10267) (10498:10498:10498))
        (PORT d[8] (5234:5234:5234) (5547:5547:5547))
        (PORT d[9] (3807:3807:3807) (4088:4088:4088))
        (PORT d[10] (7992:7992:7992) (8281:8281:8281))
        (PORT d[11] (11928:11928:11928) (11825:11825:11825))
        (PORT d[12] (4285:4285:4285) (4598:4598:4598))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5467:5467:5467) (5250:5250:5250))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (6010:6010:6010) (5804:5804:5804))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7838:7838:7838) (8135:8135:8135))
        (PORT d[1] (4979:4979:4979) (5290:5290:5290))
        (PORT d[2] (7892:7892:7892) (8201:8201:8201))
        (PORT d[3] (6371:6371:6371) (6583:6583:6583))
        (PORT d[4] (6313:6313:6313) (6584:6584:6584))
        (PORT d[5] (3936:3936:3936) (4230:4230:4230))
        (PORT d[6] (4508:4508:4508) (4784:4784:4784))
        (PORT d[7] (10269:10269:10269) (10498:10498:10498))
        (PORT d[8] (5236:5236:5236) (5547:5547:5547))
        (PORT d[9] (3809:3809:3809) (4088:4088:4088))
        (PORT d[10] (7994:7994:7994) (8281:8281:8281))
        (PORT d[11] (11930:11930:11930) (11825:11825:11825))
        (PORT d[12] (4287:4287:4287) (4598:4598:4598))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (2638:2638:2638) (2604:2604:2604))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a59.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~162)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2635:2635:2635) (2502:2502:2502))
        (PORT datab (1366:1366:1366) (1231:1231:1231))
        (PORT datac (2062:2062:2062) (1907:1907:1907))
        (PORT datad (2564:2564:2564) (2642:2642:2642))
        (IOPATH dataa combout (312:312:312) (323:323:323))
        (IOPATH datab combout (313:313:313) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~164)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (245:245:245))
        (PORT datac (3903:3903:3903) (3877:3877:3877))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[27\]\~167)
    (DELAY
      (ABSOLUTE
        (PORT dataa (668:668:668) (605:605:605))
        (PORT datab (219:219:219) (245:245:245))
        (PORT datac (3898:3898:3898) (3872:3872:3872))
        (PORT datad (189:189:189) (208:208:208))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[28\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (682:682:682) (767:767:767))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3728:3728:3728) (3968:3968:3968))
        (PORT clk (2206:2206:2206) (2238:2238:2238))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4575:4575:4575) (4861:4861:4861))
        (PORT d[1] (5395:5395:5395) (5720:5720:5720))
        (PORT d[2] (4540:4540:4540) (4854:4854:4854))
        (PORT d[3] (7087:7087:7087) (7452:7452:7452))
        (PORT d[4] (6268:6268:6268) (6677:6677:6677))
        (PORT d[5] (5450:5450:5450) (5726:5726:5726))
        (PORT d[6] (4765:4765:4765) (5022:5022:5022))
        (PORT d[7] (7471:7471:7471) (7721:7721:7721))
        (PORT d[8] (4627:4627:4627) (4943:4943:4943))
        (PORT d[9] (5008:5008:5008) (5359:5359:5359))
        (PORT d[10] (5652:5652:5652) (5984:5984:5984))
        (PORT d[11] (9287:9287:9287) (9259:9259:9259))
        (PORT d[12] (5059:5059:5059) (5431:5431:5431))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5555:5555:5555) (5625:5625:5625))
        (PORT clk (2203:2203:2203) (2234:2234:2234))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2238:2238:2238))
        (PORT d[0] (6098:6098:6098) (6179:6179:6179))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2239:2239:2239))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4577:4577:4577) (4861:4861:4861))
        (PORT d[1] (5420:5420:5420) (5755:5755:5755))
        (PORT d[2] (4567:4567:4567) (4878:4878:4878))
        (PORT d[3] (7089:7089:7089) (7452:7452:7452))
        (PORT d[4] (6270:6270:6270) (6677:6677:6677))
        (PORT d[5] (5452:5452:5452) (5726:5726:5726))
        (PORT d[6] (4767:4767:4767) (5022:5022:5022))
        (PORT d[7] (7473:7473:7473) (7721:7721:7721))
        (PORT d[8] (4629:4629:4629) (4943:4943:4943))
        (PORT d[9] (5010:5010:5010) (5359:5359:5359))
        (PORT d[10] (5654:5654:5654) (5984:5984:5984))
        (PORT d[11] (9289:9289:9289) (9259:9259:9259))
        (PORT d[12] (5061:5061:5061) (5431:5431:5431))
        (PORT clk (2163:2163:2163) (2158:2158:2158))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2163:2163:2163) (2158:2158:2158))
        (PORT d[0] (4943:4943:4943) (4869:4869:4869))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a156.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2164:2164:2164) (2159:2159:2159))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3799:3799:3799) (4056:4056:4056))
        (PORT clk (2248:2248:2248) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5362:5362:5362) (5684:5684:5684))
        (PORT d[1] (6952:6952:6952) (7249:7249:7249))
        (PORT d[2] (5306:5306:5306) (5640:5640:5640))
        (PORT d[3] (6308:6308:6308) (6661:6661:6661))
        (PORT d[4] (5785:5785:5785) (6150:6150:6150))
        (PORT d[5] (5586:5586:5586) (5925:5925:5925))
        (PORT d[6] (5514:5514:5514) (5788:5788:5788))
        (PORT d[7] (7394:7394:7394) (7632:7632:7632))
        (PORT d[8] (5628:5628:5628) (5942:5942:5942))
        (PORT d[9] (5320:5320:5320) (5646:5646:5646))
        (PORT d[10] (5693:5693:5693) (6040:6040:6040))
        (PORT d[11] (9984:9984:9984) (9961:9961:9961))
        (PORT d[12] (6848:6848:6848) (7247:7247:7247))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4008:4008:4008) (4034:4034:4034))
        (PORT clk (2245:2245:2245) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2276:2276:2276))
        (PORT d[0] (4551:4551:4551) (4588:4588:4588))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5662:5662:5662) (5973:5973:5973))
        (PORT d[1] (6366:6366:6366) (6703:6703:6703))
        (PORT d[2] (5283:5283:5283) (5616:5616:5616))
        (PORT d[3] (6310:6310:6310) (6661:6661:6661))
        (PORT d[4] (5737:5737:5737) (6103:6103:6103))
        (PORT d[5] (5588:5588:5588) (5925:5925:5925))
        (PORT d[6] (5516:5516:5516) (5788:5788:5788))
        (PORT d[7] (7396:7396:7396) (7632:7632:7632))
        (PORT d[8] (5630:5630:5630) (5942:5942:5942))
        (PORT d[9] (5322:5322:5322) (5646:5646:5646))
        (PORT d[10] (5695:5695:5695) (6040:6040:6040))
        (PORT d[11] (9986:9986:9986) (9961:9961:9961))
        (PORT d[12] (6850:6850:6850) (7247:7247:7247))
        (PORT clk (2201:2201:2201) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2200:2200:2200))
        (PORT d[0] (3723:3723:3723) (3459:3459:3459))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a220.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~172)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1089:1089:1089) (967:967:967))
        (PORT datab (1355:1355:1355) (1277:1277:1277))
        (PORT datac (2845:2845:2845) (2903:2903:2903))
        (PORT datad (3165:3165:3165) (3064:3064:3064))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4165:4165:4165) (4430:4430:4430))
        (PORT clk (2224:2224:2224) (2255:2255:2255))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6053:6053:6053) (6361:6361:6361))
        (PORT d[1] (7383:7383:7383) (7697:7697:7697))
        (PORT d[2] (6055:6055:6055) (6384:6384:6384))
        (PORT d[3] (7228:7228:7228) (7533:7533:7533))
        (PORT d[4] (6185:6185:6185) (6551:6551:6551))
        (PORT d[5] (6236:6236:6236) (6550:6550:6550))
        (PORT d[6] (5928:5928:5928) (6203:6203:6203))
        (PORT d[7] (8036:8036:8036) (8256:8256:8256))
        (PORT d[8] (5025:5025:5025) (5370:5370:5370))
        (PORT d[9] (5961:5961:5961) (6265:6265:6265))
        (PORT d[10] (6089:6089:6089) (6431:6431:6431))
        (PORT d[11] (7538:7538:7538) (7488:7488:7488))
        (PORT d[12] (7196:7196:7196) (7588:7588:7588))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2880:2880:2880) (2881:2881:2881))
        (PORT clk (2221:2221:2221) (2251:2251:2251))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2255:2255:2255))
        (PORT d[0] (3423:3423:3423) (3435:3435:3435))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2256:2256:2256))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6340:6340:6340) (6632:6632:6632))
        (PORT d[1] (7085:7085:7085) (7409:7409:7409))
        (PORT d[2] (6010:6010:6010) (6335:6335:6335))
        (PORT d[3] (7230:7230:7230) (7533:7533:7533))
        (PORT d[4] (6186:6186:6186) (6549:6549:6549))
        (PORT d[5] (6238:6238:6238) (6550:6550:6550))
        (PORT d[6] (5930:5930:5930) (6203:6203:6203))
        (PORT d[7] (8038:8038:8038) (8256:8256:8256))
        (PORT d[8] (5027:5027:5027) (5370:5370:5370))
        (PORT d[9] (5963:5963:5963) (6265:6265:6265))
        (PORT d[10] (6091:6091:6091) (6431:6431:6431))
        (PORT d[11] (7540:7540:7540) (7488:7488:7488))
        (PORT d[12] (7198:7198:7198) (7588:7588:7588))
        (PORT clk (2180:2180:2180) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2180:2180:2180) (2176:2176:2176))
        (PORT d[0] (2721:2721:2721) (2559:2559:2559))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a252.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2181:2181:2181) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4419:4419:4419) (4667:4667:4667))
        (PORT clk (2232:2232:2232) (2261:2261:2261))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5711:5711:5711) (6026:6026:6026))
        (PORT d[1] (6704:6704:6704) (7037:7037:7037))
        (PORT d[2] (5669:5669:5669) (5998:5998:5998))
        (PORT d[3] (6647:6647:6647) (6993:6993:6993))
        (PORT d[4] (5807:5807:5807) (6177:6177:6177))
        (PORT d[5] (5923:5923:5923) (6253:6253:6253))
        (PORT d[6] (5521:5521:5521) (5803:5803:5803))
        (PORT d[7] (7717:7717:7717) (7953:7953:7953))
        (PORT d[8] (4984:4984:4984) (5332:5332:5332))
        (PORT d[9] (5629:5629:5629) (5943:5943:5943))
        (PORT d[10] (5746:5746:5746) (6095:6095:6095))
        (PORT d[11] (10331:10331:10331) (10296:10296:10296))
        (PORT d[12] (6889:6889:6889) (7291:7291:7291))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2318:2318:2318) (2247:2247:2247))
        (PORT clk (2229:2229:2229) (2257:2257:2257))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2261:2261:2261))
        (PORT d[0] (2861:2861:2861) (2801:2801:2801))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2262:2262:2262))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6006:6006:6006) (6308:6308:6308))
        (PORT d[1] (6741:6741:6741) (7070:7070:7070))
        (PORT d[2] (5986:5986:5986) (6292:6292:6292))
        (PORT d[3] (6649:6649:6649) (6993:6993:6993))
        (PORT d[4] (5784:5784:5784) (6150:6150:6150))
        (PORT d[5] (5925:5925:5925) (6253:6253:6253))
        (PORT d[6] (5523:5523:5523) (5803:5803:5803))
        (PORT d[7] (7719:7719:7719) (7953:7953:7953))
        (PORT d[8] (4986:4986:4986) (5332:5332:5332))
        (PORT d[9] (5631:5631:5631) (5943:5943:5943))
        (PORT d[10] (5748:5748:5748) (6095:6095:6095))
        (PORT d[11] (10333:10333:10333) (10296:10296:10296))
        (PORT d[12] (6891:6891:6891) (7291:7291:7291))
        (PORT clk (2186:2186:2186) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2186:2186:2186) (2184:2184:2184))
        (PORT d[0] (2734:2734:2734) (2738:2738:2738))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a188.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~171)
    (DELAY
      (ABSOLUTE
        (PORT dataa (707:707:707) (679:679:679))
        (PORT datab (991:991:991) (946:946:946))
        (PORT datac (2845:2845:2845) (2904:2904:2904))
        (PORT datad (3169:3169:3169) (3068:3068:3068))
        (IOPATH dataa combout (328:328:328) (323:323:323))
        (IOPATH datab combout (369:369:369) (349:349:349))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4295:4295:4295) (4582:4582:4582))
        (PORT clk (2224:2224:2224) (2253:2253:2253))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5342:5342:5342) (5681:5681:5681))
        (PORT d[1] (5718:5718:5718) (6060:6060:6060))
        (PORT d[2] (5314:5314:5314) (5636:5636:5636))
        (PORT d[3] (5632:5632:5632) (5969:5969:5969))
        (PORT d[4] (4928:4928:4928) (5266:5266:5266))
        (PORT d[5] (4657:4657:4657) (4991:4991:4991))
        (PORT d[6] (5239:5239:5239) (5552:5552:5552))
        (PORT d[7] (7672:7672:7672) (7995:7995:7995))
        (PORT d[8] (5720:5720:5720) (6068:6068:6068))
        (PORT d[9] (5667:5667:5667) (6013:6013:6013))
        (PORT d[10] (5736:5736:5736) (6084:6084:6084))
        (PORT d[11] (9821:9821:9821) (9740:9740:9740))
        (PORT d[12] (5130:5130:5130) (5504:5504:5504))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6417:6417:6417) (6179:6179:6179))
        (PORT clk (2221:2221:2221) (2249:2249:2249))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2224:2224:2224) (2253:2253:2253))
        (PORT d[0] (6960:6960:6960) (6733:6733:6733))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2254:2254:2254))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5048:5048:5048) (5403:5403:5403))
        (PORT d[1] (5745:5745:5745) (6084:6084:6084))
        (PORT d[2] (5050:5050:5050) (5388:5388:5388))
        (PORT d[3] (5634:5634:5634) (5969:5969:5969))
        (PORT d[4] (5579:5579:5579) (5879:5879:5879))
        (PORT d[5] (4659:4659:4659) (4991:4991:4991))
        (PORT d[6] (5241:5241:5241) (5552:5552:5552))
        (PORT d[7] (7674:7674:7674) (7995:7995:7995))
        (PORT d[8] (5722:5722:5722) (6068:6068:6068))
        (PORT d[9] (5669:5669:5669) (6013:6013:6013))
        (PORT d[10] (5738:5738:5738) (6084:6084:6084))
        (PORT d[11] (9823:9823:9823) (9740:9740:9740))
        (PORT d[12] (5132:5132:5132) (5504:5504:5504))
        (PORT clk (2178:2178:2178) (2176:2176:2176))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2178:2178:2178) (2176:2176:2176))
        (PORT d[0] (3173:3173:3173) (3086:3086:3086))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a92.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2179:2179:2179) (2177:2177:2177))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3710:3710:3710) (3929:3929:3929))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5134:5134:5134) (5388:5388:5388))
        (PORT d[1] (6051:6051:6051) (6378:6378:6378))
        (PORT d[2] (6012:6012:6012) (6221:6221:6221))
        (PORT d[3] (6458:6458:6458) (6839:6839:6839))
        (PORT d[4] (5892:5892:5892) (6303:6303:6303))
        (PORT d[5] (5151:5151:5151) (5432:5432:5432))
        (PORT d[6] (5053:5053:5053) (5299:5299:5299))
        (PORT d[7] (7137:7137:7137) (7394:7394:7394))
        (PORT d[8] (4578:4578:4578) (4892:4892:4892))
        (PORT d[9] (5363:5363:5363) (5699:5699:5699))
        (PORT d[10] (5065:5065:5065) (5425:5425:5425))
        (PORT d[11] (9244:9244:9244) (9215:9215:9215))
        (PORT d[12] (5113:5113:5113) (5479:5479:5479))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6130:6130:6130) (6100:6100:6100))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (6673:6673:6673) (6654:6654:6654))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5110:5110:5110) (5362:5362:5362))
        (PORT d[1] (5746:5746:5746) (6065:6065:6065))
        (PORT d[2] (5418:5418:5418) (5660:5660:5660))
        (PORT d[3] (6460:6460:6460) (6839:6839:6839))
        (PORT d[4] (5894:5894:5894) (6303:6303:6303))
        (PORT d[5] (5153:5153:5153) (5432:5432:5432))
        (PORT d[6] (5055:5055:5055) (5299:5299:5299))
        (PORT d[7] (7139:7139:7139) (7394:7394:7394))
        (PORT d[8] (4580:4580:4580) (4892:4892:4892))
        (PORT d[9] (5365:5365:5365) (5699:5699:5699))
        (PORT d[10] (5067:5067:5067) (5425:5425:5425))
        (PORT d[11] (9246:9246:9246) (9215:9215:9215))
        (PORT d[12] (5115:5115:5115) (5479:5479:5479))
        (PORT clk (2175:2175:2175) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2173:2173:2173))
        (PORT d[0] (6360:6360:6360) (6060:6060:6060))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a28.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~169)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1939:1939:1939) (1861:1861:1861))
        (PORT datab (1626:1626:1626) (1476:1476:1476))
        (PORT datac (2844:2844:2844) (2902:2902:2902))
        (PORT datad (3156:3156:3156) (3054:3054:3054))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3394:3394:3394) (3616:3616:3616))
        (PORT clk (2205:2205:2205) (2233:2233:2233))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4920:4920:4920) (5223:5223:5223))
        (PORT d[1] (4550:4550:4550) (4854:4854:4854))
        (PORT d[2] (5216:5216:5216) (5497:5497:5497))
        (PORT d[3] (5261:5261:5261) (5540:5540:5540))
        (PORT d[4] (4606:4606:4606) (4919:4919:4919))
        (PORT d[5] (5806:5806:5806) (6084:6084:6084))
        (PORT d[6] (4982:4982:4982) (5229:5229:5229))
        (PORT d[7] (6635:6635:6635) (6849:6849:6849))
        (PORT d[8] (4447:4447:4447) (4696:4696:4696))
        (PORT d[9] (5429:5429:5429) (5799:5799:5799))
        (PORT d[10] (5344:5344:5344) (5684:5684:5684))
        (PORT d[11] (9202:9202:9202) (9193:9193:9193))
        (PORT d[12] (4637:4637:4637) (4976:4976:4976))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5340:5340:5340) (5107:5107:5107))
        (PORT clk (2202:2202:2202) (2229:2229:2229))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2233:2233:2233))
        (PORT d[0] (5581:5581:5581) (5389:5389:5389))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2206:2206:2206) (2234:2234:2234))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4973:4973:4973) (5272:5272:5272))
        (PORT d[1] (4573:4573:4573) (4870:4870:4870))
        (PORT d[2] (5233:5233:5233) (5523:5523:5523))
        (PORT d[3] (5263:5263:5263) (5540:5540:5540))
        (PORT d[4] (4619:4619:4619) (4916:4916:4916))
        (PORT d[5] (5808:5808:5808) (6084:6084:6084))
        (PORT d[6] (4984:4984:4984) (5229:5229:5229))
        (PORT d[7] (6637:6637:6637) (6849:6849:6849))
        (PORT d[8] (4449:4449:4449) (4696:4696:4696))
        (PORT d[9] (5431:5431:5431) (5799:5799:5799))
        (PORT d[10] (5346:5346:5346) (5684:5684:5684))
        (PORT d[11] (9204:9204:9204) (9193:9193:9193))
        (PORT d[12] (4639:4639:4639) (4976:4976:4976))
        (PORT clk (2158:2158:2158) (2157:2157:2157))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2158:2158:2158) (2157:2157:2157))
        (PORT d[0] (2301:2301:2301) (2265:2265:2265))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a60.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2159:2159:2159) (2158:2158:2158))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4169:4169:4169) (4447:4447:4447))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5331:5331:5331) (5661:5661:5661))
        (PORT d[1] (6796:6796:6796) (7134:7134:7134))
        (PORT d[2] (4932:4932:4932) (5236:5236:5236))
        (PORT d[3] (6148:6148:6148) (6530:6530:6530))
        (PORT d[4] (6450:6450:6450) (6805:6805:6805))
        (PORT d[5] (6842:6842:6842) (7118:7118:7118))
        (PORT d[6] (6065:6065:6065) (6297:6297:6297))
        (PORT d[7] (7587:7587:7587) (7881:7881:7881))
        (PORT d[8] (6325:6325:6325) (6633:6633:6633))
        (PORT d[9] (5991:5991:5991) (6326:6326:6326))
        (PORT d[10] (5727:5727:5727) (6086:6086:6086))
        (PORT d[11] (9991:9991:9991) (9981:9981:9981))
        (PORT d[12] (6539:6539:6539) (6929:6929:6929))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3969:3969:3969) (3868:3868:3868))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (4512:4512:4512) (4422:4422:4422))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5056:5056:5056) (5409:5409:5409))
        (PORT d[1] (6773:6773:6773) (7110:7110:7110))
        (PORT d[2] (4960:4960:4960) (5262:5262:5262))
        (PORT d[3] (6150:6150:6150) (6530:6530:6530))
        (PORT d[4] (6137:6137:6137) (6511:6511:6511))
        (PORT d[5] (6844:6844:6844) (7118:7118:7118))
        (PORT d[6] (6067:6067:6067) (6297:6297:6297))
        (PORT d[7] (7589:7589:7589) (7881:7881:7881))
        (PORT d[8] (6327:6327:6327) (6633:6633:6633))
        (PORT d[9] (5993:5993:5993) (6326:6326:6326))
        (PORT d[10] (5729:5729:5729) (6086:6086:6086))
        (PORT d[11] (9993:9993:9993) (9981:9981:9981))
        (PORT d[12] (6541:6541:6541) (6929:6929:6929))
        (PORT clk (2175:2175:2175) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2173:2173:2173))
        (PORT d[0] (3747:3747:3747) (3685:3685:3685))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a124.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~168)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2528:2528:2528) (2342:2342:2342))
        (PORT datab (3190:3190:3190) (3094:3094:3094))
        (PORT datac (2844:2844:2844) (2902:2902:2902))
        (PORT datad (1541:1541:1541) (1471:1471:1471))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~170)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3115:3115:3115) (3023:3023:3023))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[28\]\~173)
    (DELAY
      (ABSOLUTE
        (PORT dataa (220:220:220) (251:251:251))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (3114:3114:3114) (3022:3022:3022))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (328:328:328) (331:331:331))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[29\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (612:612:612) (697:697:697))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3338:3338:3338) (3553:3553:3553))
        (PORT clk (2267:2267:2267) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5441:5441:5441) (5796:5796:5796))
        (PORT d[1] (6067:6067:6067) (6414:6414:6414))
        (PORT d[2] (5050:5050:5050) (5375:5375:5375))
        (PORT d[3] (5724:5724:5724) (6107:6107:6107))
        (PORT d[4] (5759:5759:5759) (6125:6125:6125))
        (PORT d[5] (5600:5600:5600) (5926:5926:5926))
        (PORT d[6] (5079:5079:5079) (5342:5342:5342))
        (PORT d[7] (6906:6906:6906) (7217:7217:7217))
        (PORT d[8] (5327:5327:5327) (5674:5674:5674))
        (PORT d[9] (5661:5661:5661) (6005:6005:6005))
        (PORT d[10] (6032:6032:6032) (6377:6377:6377))
        (PORT d[11] (9557:9557:9557) (9539:9539:9539))
        (PORT d[12] (6159:6159:6159) (6546:6546:6546))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2976:2976:2976) (2903:2903:2903))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2267:2267:2267) (2296:2296:2296))
        (PORT d[0] (3519:3519:3519) (3457:3457:3457))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2268:2268:2268) (2297:2297:2297))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5443:5443:5443) (5794:5794:5794))
        (PORT d[1] (6069:6069:6069) (6415:6415:6415))
        (PORT d[2] (5052:5052:5052) (5375:5375:5375))
        (PORT d[3] (5726:5726:5726) (6107:6107:6107))
        (PORT d[4] (5762:5762:5762) (6126:6126:6126))
        (PORT d[5] (5602:5602:5602) (5926:5926:5926))
        (PORT d[6] (5081:5081:5081) (5342:5342:5342))
        (PORT d[7] (6908:6908:6908) (7217:7217:7217))
        (PORT d[8] (5329:5329:5329) (5674:5674:5674))
        (PORT d[9] (5663:5663:5663) (6005:6005:6005))
        (PORT d[10] (6034:6034:6034) (6377:6377:6377))
        (PORT d[11] (9559:9559:9559) (9539:9539:9539))
        (PORT d[12] (6161:6161:6161) (6546:6546:6546))
        (PORT clk (2221:2221:2221) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2219:2219:2219))
        (PORT d[0] (3083:3083:3083) (3093:3093:3093))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a189.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3800:3800:3800) (4032:4032:4032))
        (PORT clk (2241:2241:2241) (2270:2270:2270))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5768:5768:5768) (6106:6106:6106))
        (PORT d[1] (7499:7499:7499) (7833:7833:7833))
        (PORT d[2] (5377:5377:5377) (5702:5702:5702))
        (PORT d[3] (7050:7050:7050) (7381:7381:7381))
        (PORT d[4] (6528:6528:6528) (6901:6901:6901))
        (PORT d[5] (7511:7511:7511) (7764:7764:7764))
        (PORT d[6] (6412:6412:6412) (6633:6633:6633))
        (PORT d[7] (7938:7938:7938) (8220:8220:8220))
        (PORT d[8] (5625:5625:5625) (5944:5944:5944))
        (PORT d[9] (6619:6619:6619) (6938:6938:6938))
        (PORT d[10] (6069:6069:6069) (6422:6422:6422))
        (PORT d[11] (10671:10671:10671) (10642:10642:10642))
        (PORT d[12] (7196:7196:7196) (7562:7562:7562))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3088:3088:3088) (3027:3027:3027))
        (PORT clk (2238:2238:2238) (2266:2266:2266))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2241:2241:2241) (2270:2270:2270))
        (PORT d[0] (3631:3631:3631) (3581:3581:3581))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2242:2242:2242) (2271:2271:2271))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5719:5719:5719) (6057:6057:6057))
        (PORT d[1] (7526:7526:7526) (7858:7858:7858))
        (PORT d[2] (5364:5364:5364) (5674:5674:5674))
        (PORT d[3] (7052:7052:7052) (7381:7381:7381))
        (PORT d[4] (6530:6530:6530) (6901:6901:6901))
        (PORT d[5] (7513:7513:7513) (7764:7764:7764))
        (PORT d[6] (6414:6414:6414) (6633:6633:6633))
        (PORT d[7] (7940:7940:7940) (8220:8220:8220))
        (PORT d[8] (5627:5627:5627) (5944:5944:5944))
        (PORT d[9] (6621:6621:6621) (6938:6938:6938))
        (PORT d[10] (6071:6071:6071) (6422:6422:6422))
        (PORT d[11] (10673:10673:10673) (10642:10642:10642))
        (PORT d[12] (7198:7198:7198) (7562:7562:7562))
        (PORT clk (2195:2195:2195) (2193:2193:2193))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2195:2195:2195) (2193:2193:2193))
        (PORT d[0] (4918:4918:4918) (4632:4632:4632))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a253.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2196:2196:2196) (2194:2194:2194))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~177)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2859:2859:2859) (2928:2928:2928))
        (PORT datab (1945:1945:1945) (1847:1847:1847))
        (PORT datac (995:995:995) (934:934:934))
        (PORT datad (3663:3663:3663) (3654:3654:3654))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3400:3400:3400) (3648:3648:3648))
        (PORT clk (2221:2221:2221) (2250:2250:2250))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5715:5715:5715) (6048:6048:6048))
        (PORT d[1] (7147:7147:7147) (7486:7486:7486))
        (PORT d[2] (5053:5053:5053) (5376:5376:5376))
        (PORT d[3] (6438:6438:6438) (6813:6813:6813))
        (PORT d[4] (6500:6500:6500) (6872:6872:6872))
        (PORT d[5] (7462:7462:7462) (7715:7715:7715))
        (PORT d[6] (6392:6392:6392) (6613:6613:6613))
        (PORT d[7] (7918:7918:7918) (8200:8200:8200))
        (PORT d[8] (6627:6627:6627) (6913:6913:6913))
        (PORT d[9] (6317:6317:6317) (6650:6650:6650))
        (PORT d[10] (6045:6045:6045) (6391:6391:6391))
        (PORT d[11] (10323:10323:10323) (10303:10303:10303))
        (PORT d[12] (6877:6877:6877) (7262:7262:7262))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5785:5785:5785) (5806:5806:5806))
        (PORT clk (2218:2218:2218) (2246:2246:2246))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2221:2221:2221) (2250:2250:2250))
        (PORT d[0] (6328:6328:6328) (6360:6360:6360))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2222:2222:2222) (2251:2251:2251))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5423:5423:5423) (5774:5774:5774))
        (PORT d[1] (7174:7174:7174) (7512:7512:7512))
        (PORT d[2] (5040:5040:5040) (5350:5350:5350))
        (PORT d[3] (6440:6440:6440) (6813:6813:6813))
        (PORT d[4] (6502:6502:6502) (6872:6872:6872))
        (PORT d[5] (7464:7464:7464) (7715:7715:7715))
        (PORT d[6] (6394:6394:6394) (6613:6613:6613))
        (PORT d[7] (7920:7920:7920) (8200:8200:8200))
        (PORT d[8] (6629:6629:6629) (6913:6913:6913))
        (PORT d[9] (6319:6319:6319) (6650:6650:6650))
        (PORT d[10] (6047:6047:6047) (6391:6391:6391))
        (PORT d[11] (10325:10325:10325) (10303:10303:10303))
        (PORT d[12] (6879:6879:6879) (7262:7262:7262))
        (PORT clk (2175:2175:2175) (2173:2173:2173))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2175:2175:2175) (2173:2173:2173))
        (PORT d[0] (4902:4902:4902) (4816:4816:4816))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a157.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2176:2176:2176) (2174:2174:2174))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3699:3699:3699) (3918:3918:3918))
        (PORT clk (2257:2257:2257) (2284:2284:2284))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5969:5969:5969) (6285:6285:6285))
        (PORT d[1] (7862:7862:7862) (8189:8189:8189))
        (PORT d[2] (5685:5685:5685) (5997:5997:5997))
        (PORT d[3] (7088:7088:7088) (7440:7440:7440))
        (PORT d[4] (7194:7194:7194) (7545:7545:7545))
        (PORT d[5] (7854:7854:7854) (8097:8097:8097))
        (PORT d[6] (4487:4487:4487) (4750:4750:4750))
        (PORT d[7] (6907:6907:6907) (7196:7196:7196))
        (PORT d[8] (5990:5990:5990) (6308:6308:6308))
        (PORT d[9] (6995:6995:6995) (7307:7307:7307))
        (PORT d[10] (6380:6380:6380) (6714:6714:6714))
        (PORT d[11] (11012:11012:11012) (10974:10974:10974))
        (PORT d[12] (7528:7528:7528) (7891:7891:7891))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3170:3170:3170) (3150:3150:3150))
        (PORT clk (2254:2254:2254) (2280:2280:2280))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2284:2284:2284))
        (PORT d[0] (3713:3713:3713) (3704:3704:3704))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2258:2258:2258) (2285:2285:2285))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6308:6308:6308) (6606:6606:6606))
        (PORT d[1] (7890:7890:7890) (8215:8215:8215))
        (PORT d[2] (5352:5352:5352) (5661:5661:5661))
        (PORT d[3] (7090:7090:7090) (7440:7440:7440))
        (PORT d[4] (6893:6893:6893) (7261:7261:7261))
        (PORT d[5] (7856:7856:7856) (8097:8097:8097))
        (PORT d[6] (4489:4489:4489) (4750:4750:4750))
        (PORT d[7] (6909:6909:6909) (7196:7196:7196))
        (PORT d[8] (5992:5992:5992) (6308:6308:6308))
        (PORT d[9] (6997:6997:6997) (7307:7307:7307))
        (PORT d[10] (6382:6382:6382) (6714:6714:6714))
        (PORT d[11] (11014:11014:11014) (10974:10974:10974))
        (PORT d[12] (7530:7530:7530) (7891:7891:7891))
        (PORT clk (2209:2209:2209) (2209:2209:2209))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2209:2209:2209) (2209:2209:2209))
        (PORT d[0] (2114:2114:2114) (1959:1959:1959))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a221.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2210:2210:2210))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~178)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3717:3717:3717) (3701:3701:3701))
        (PORT datab (750:750:750) (696:696:696))
        (PORT datac (2822:2822:2822) (2888:2888:2888))
        (PORT datad (1289:1289:1289) (1220:1220:1220))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3353:3353:3353) (3569:3569:3569))
        (PORT clk (2264:2264:2264) (2292:2292:2292))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5408:5408:5408) (5762:5762:5762))
        (PORT d[1] (6057:6057:6057) (6412:6412:6412))
        (PORT d[2] (5325:5325:5325) (5638:5638:5638))
        (PORT d[3] (5738:5738:5738) (6120:6120:6120))
        (PORT d[4] (5754:5754:5754) (6113:6113:6113))
        (PORT d[5] (6157:6157:6157) (6451:6451:6451))
        (PORT d[6] (5403:5403:5403) (5654:5654:5654))
        (PORT d[7] (7161:7161:7161) (7443:7443:7443))
        (PORT d[8] (5636:5636:5636) (5969:5969:5969))
        (PORT d[9] (5660:5660:5660) (6005:6005:6005))
        (PORT d[10] (6327:6327:6327) (6661:6661:6661))
        (PORT d[11] (9257:9257:9257) (9260:9260:9260))
        (PORT d[12] (6115:6115:6115) (6510:6510:6510))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6414:6414:6414) (6363:6363:6363))
        (PORT clk (2261:2261:2261) (2288:2288:2288))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2264:2264:2264) (2292:2292:2292))
        (PORT d[0] (6957:6957:6957) (6917:6917:6917))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2265:2265:2265) (2293:2293:2293))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5736:5736:5736) (6073:6073:6073))
        (PORT d[1] (6062:6062:6062) (6416:6416:6416))
        (PORT d[2] (5051:5051:5051) (5374:5374:5374))
        (PORT d[3] (5740:5740:5740) (6120:6120:6120))
        (PORT d[4] (5706:5706:5706) (6065:6065:6065))
        (PORT d[5] (6159:6159:6159) (6451:6451:6451))
        (PORT d[6] (5405:5405:5405) (5654:5654:5654))
        (PORT d[7] (7163:7163:7163) (7443:7443:7443))
        (PORT d[8] (5638:5638:5638) (5969:5969:5969))
        (PORT d[9] (5662:5662:5662) (6005:6005:6005))
        (PORT d[10] (6329:6329:6329) (6661:6661:6661))
        (PORT d[11] (9259:9259:9259) (9260:9260:9260))
        (PORT d[12] (6117:6117:6117) (6510:6510:6510))
        (PORT clk (2217:2217:2217) (2216:2216:2216))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2217:2217:2217) (2216:2216:2216))
        (PORT d[0] (6392:6392:6392) (6136:6136:6136))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a29.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2218:2218:2218) (2217:2217:2217))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3415:3415:3415) (3662:3662:3662))
        (PORT clk (2261:2261:2261) (2289:2289:2289))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6338:6338:6338) (6639:6639:6639))
        (PORT d[1] (7888:7888:7888) (8214:8214:8214))
        (PORT d[2] (5744:5744:5744) (6055:6055:6055))
        (PORT d[3] (7115:7115:7115) (7466:7466:7466))
        (PORT d[4] (6892:6892:6892) (7262:7262:7262))
        (PORT d[5] (4453:4453:4453) (4720:4720:4720))
        (PORT d[6] (4479:4479:4479) (4742:4742:4742))
        (PORT d[7] (6893:6893:6893) (7182:7182:7182))
        (PORT d[8] (5934:5934:5934) (6235:6235:6235))
        (PORT d[9] (6935:6935:6935) (7239:7239:7239))
        (PORT d[10] (6683:6683:6683) (7011:7011:7011))
        (PORT d[11] (11013:11013:11013) (10975:10975:10975))
        (PORT d[12] (7543:7543:7543) (7909:7909:7909))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6343:6343:6343) (6097:6097:6097))
        (PORT clk (2258:2258:2258) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2261:2261:2261) (2289:2289:2289))
        (PORT d[0] (6886:6886:6886) (6651:6651:6651))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2262:2262:2262) (2290:2290:2290))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6094:6094:6094) (6423:6423:6423))
        (PORT d[1] (4534:4534:4534) (4823:4823:4823))
        (PORT d[2] (5731:5731:5731) (6029:6029:6029))
        (PORT d[3] (7117:7117:7117) (7466:7466:7466))
        (PORT d[4] (6894:6894:6894) (7262:7262:7262))
        (PORT d[5] (4455:4455:4455) (4720:4720:4720))
        (PORT d[6] (4481:4481:4481) (4742:4742:4742))
        (PORT d[7] (6895:6895:6895) (7182:7182:7182))
        (PORT d[8] (5936:5936:5936) (6235:6235:6235))
        (PORT d[9] (6937:6937:6937) (7239:7239:7239))
        (PORT d[10] (6685:6685:6685) (7011:7011:7011))
        (PORT d[11] (11015:11015:11015) (10975:10975:10975))
        (PORT d[12] (7545:7545:7545) (7909:7909:7909))
        (PORT clk (2214:2214:2214) (2213:2213:2213))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2213:2213:2213))
        (PORT d[0] (2741:2741:2741) (2633:2633:2633))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a93.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2215:2215:2215) (2214:2214:2214))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~175)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3718:3718:3718) (3701:3701:3701))
        (PORT datab (1668:1668:1668) (1576:1576:1576))
        (PORT datac (2822:2822:2822) (2888:2888:2888))
        (PORT datad (1286:1286:1286) (1222:1222:1222))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3724:3724:3724) (3953:3953:3953))
        (PORT clk (2213:2213:2213) (2240:2240:2240))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5438:5438:5438) (5791:5791:5791))
        (PORT d[1] (7433:7433:7433) (7754:7754:7754))
        (PORT d[2] (4995:4995:4995) (5318:5318:5318))
        (PORT d[3] (6736:6736:6736) (7093:7093:7093))
        (PORT d[4] (6160:6160:6160) (6538:6538:6538))
        (PORT d[5] (7173:7173:7173) (7440:7440:7440))
        (PORT d[6] (6091:6091:6091) (6325:6325:6325))
        (PORT d[7] (7599:7599:7599) (7893:7893:7893))
        (PORT d[8] (5308:5308:5308) (5641:5641:5641))
        (PORT d[9] (6309:6309:6309) (6640:6640:6640))
        (PORT d[10] (5748:5748:5748) (6111:6111:6111))
        (PORT d[11] (10339:10339:10339) (10321:10321:10321))
        (PORT d[12] (6876:6876:6876) (7261:7261:7261))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2943:2943:2943) (2707:2707:2707))
        (PORT clk (2210:2210:2210) (2236:2236:2236))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2213:2213:2213) (2240:2240:2240))
        (PORT d[0] (3486:3486:3486) (3261:3261:3261))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2214:2214:2214) (2241:2241:2241))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5390:5390:5390) (5741:5741:5741))
        (PORT d[1] (7165:7165:7165) (7499:7499:7499))
        (PORT d[2] (4997:4997:4997) (5318:5318:5318))
        (PORT d[3] (6738:6738:6738) (7093:7093:7093))
        (PORT d[4] (6162:6162:6162) (6538:6538:6538))
        (PORT d[5] (7175:7175:7175) (7440:7440:7440))
        (PORT d[6] (6093:6093:6093) (6325:6325:6325))
        (PORT d[7] (7601:7601:7601) (7893:7893:7893))
        (PORT d[8] (5310:5310:5310) (5641:5641:5641))
        (PORT d[9] (6311:6311:6311) (6640:6640:6640))
        (PORT d[10] (5750:5750:5750) (6111:6111:6111))
        (PORT d[11] (10341:10341:10341) (10321:10321:10321))
        (PORT d[12] (6878:6878:6878) (7261:7261:7261))
        (PORT clk (2165:2165:2165) (2165:2165:2165))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2165:2165:2165) (2165:2165:2165))
        (PORT d[0] (2188:2188:2188) (2114:2114:2114))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a61.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2166:2166:2166) (2166:2166:2166))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3773:3773:3773) (4006:4006:4006))
        (PORT clk (2248:2248:2248) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6010:6010:6010) (6325:6325:6325))
        (PORT d[1] (7525:7525:7525) (7858:7858:7858))
        (PORT d[2] (5411:5411:5411) (5735:5735:5735))
        (PORT d[3] (6786:6786:6786) (7147:7147:7147))
        (PORT d[4] (6865:6865:6865) (7233:7233:7233))
        (PORT d[5] (7814:7814:7814) (8059:8059:8059))
        (PORT d[6] (6736:6736:6736) (6948:6948:6948))
        (PORT d[7] (6947:6947:6947) (7235:7235:7235))
        (PORT d[8] (5960:5960:5960) (6281:6281:6281))
        (PORT d[9] (6653:6653:6653) (6979:6979:6979))
        (PORT d[10] (6366:6366:6366) (6702:6702:6702))
        (PORT d[11] (10657:10657:10657) (10627:10627:10627))
        (PORT d[12] (7199:7199:7199) (7569:7569:7569))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3194:3194:3194) (3106:3106:3106))
        (PORT clk (2245:2245:2245) (2271:2271:2271))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2275:2275:2275))
        (PORT d[0] (3737:3737:3737) (3660:3660:3660))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2276:2276:2276))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6310:6310:6310) (6603:6603:6603))
        (PORT d[1] (7867:7867:7867) (8189:8189:8189))
        (PORT d[2] (5398:5398:5398) (5709:5709:5709))
        (PORT d[3] (6788:6788:6788) (7147:7147:7147))
        (PORT d[4] (6867:6867:6867) (7233:7233:7233))
        (PORT d[5] (7816:7816:7816) (8059:8059:8059))
        (PORT d[6] (6738:6738:6738) (6948:6948:6948))
        (PORT d[7] (6949:6949:6949) (7235:7235:7235))
        (PORT d[8] (5962:5962:5962) (6281:6281:6281))
        (PORT d[9] (6655:6655:6655) (6979:6979:6979))
        (PORT d[10] (6368:6368:6368) (6702:6702:6702))
        (PORT d[11] (10659:10659:10659) (10627:10627:10627))
        (PORT d[12] (7201:7201:7201) (7569:7569:7569))
        (PORT clk (2200:2200:2200) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2200:2200:2200) (2200:2200:2200))
        (PORT d[0] (2717:2717:2717) (2653:2653:2653))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a125.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~174)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2861:2861:2861) (2930:2930:2930))
        (PORT datab (996:996:996) (933:933:933))
        (PORT datac (971:971:971) (924:924:924))
        (PORT datad (3660:3660:3660) (3650:3650:3650))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~176)
    (DELAY
      (ABSOLUTE
        (PORT dataa (218:218:218) (249:249:249))
        (PORT datab (219:219:219) (246:246:246))
        (PORT datac (3514:3514:3514) (3451:3451:3451))
        (IOPATH dataa combout (380:380:380) (360:360:360))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (251:251:251))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[29\]\~179)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (249:249:249))
        (PORT datab (217:217:217) (243:243:243))
        (PORT datac (3514:3514:3514) (3451:3451:3451))
        (PORT datad (187:187:187) (206:206:206))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[30\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (672:672:672) (757:757:757))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4942:4942:4942) (5077:5077:5077))
        (PORT clk (2192:2192:2192) (2219:2219:2219))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4885:4885:4885) (5137:5137:5137))
        (PORT d[1] (7152:7152:7152) (7447:7447:7447))
        (PORT d[2] (4239:4239:4239) (4528:4528:4528))
        (PORT d[3] (6338:6338:6338) (6646:6646:6646))
        (PORT d[4] (6163:6163:6163) (6484:6484:6484))
        (PORT d[5] (6636:6636:6636) (6903:6903:6903))
        (PORT d[6] (5984:5984:5984) (6168:6168:6168))
        (PORT d[7] (4668:4668:4668) (4856:4856:4856))
        (PORT d[8] (4232:4232:4232) (4534:4534:4534))
        (PORT d[9] (4821:4821:4821) (5083:5083:5083))
        (PORT d[10] (5295:5295:5295) (5584:5584:5584))
        (PORT d[11] (5480:5480:5480) (5542:5542:5542))
        (PORT d[12] (4561:4561:4561) (4851:4851:4851))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2951:2951:2951) (2786:2786:2786))
        (PORT clk (2189:2189:2189) (2215:2215:2215))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2192:2192:2192) (2219:2219:2219))
        (PORT d[0] (3494:3494:3494) (3340:3340:3340))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2193:2193:2193) (2220:2220:2220))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4923:4923:4923) (5161:5161:5161))
        (PORT d[1] (7129:7129:7129) (7424:7424:7424))
        (PORT d[2] (4193:4193:4193) (4479:4479:4479))
        (PORT d[3] (6340:6340:6340) (6646:6646:6646))
        (PORT d[4] (6411:6411:6411) (6717:6717:6717))
        (PORT d[5] (6638:6638:6638) (6903:6903:6903))
        (PORT d[6] (5986:5986:5986) (6168:6168:6168))
        (PORT d[7] (4670:4670:4670) (4856:4856:4856))
        (PORT d[8] (4234:4234:4234) (4534:4534:4534))
        (PORT d[9] (4823:4823:4823) (5083:5083:5083))
        (PORT d[10] (5297:5297:5297) (5584:5584:5584))
        (PORT d[11] (5482:5482:5482) (5542:5542:5542))
        (PORT d[12] (4563:4563:4563) (4851:4851:4851))
        (PORT clk (2144:2144:2144) (2144:2144:2144))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2144:2144:2144) (2144:2144:2144))
        (PORT d[0] (2719:2719:2719) (2548:2548:2548))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a158.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2145:2145:2145) (2145:2145:2145))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4845:4845:4845) (4954:4954:4954))
        (PORT clk (2254:2254:2254) (2282:2282:2282))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5255:5255:5255) (5511:5511:5511))
        (PORT d[1] (4615:4615:4615) (4805:4805:4805))
        (PORT d[2] (5287:5287:5287) (5562:5562:5562))
        (PORT d[3] (3808:3808:3808) (4059:4059:4059))
        (PORT d[4] (4561:4561:4561) (4795:4795:4795))
        (PORT d[5] (4412:4412:4412) (4680:4680:4680))
        (PORT d[6] (4318:4318:4318) (4523:4523:4523))
        (PORT d[7] (5967:5967:5967) (6122:6122:6122))
        (PORT d[8] (5201:5201:5201) (5469:5469:5469))
        (PORT d[9] (5843:5843:5843) (6079:6079:6079))
        (PORT d[10] (2983:2983:2983) (3181:3181:3181))
        (PORT d[11] (5222:5222:5222) (5320:5320:5320))
        (PORT d[12] (4420:4420:4420) (4658:4658:4658))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3485:3485:3485) (3435:3435:3435))
        (PORT clk (2251:2251:2251) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2254:2254:2254) (2282:2282:2282))
        (PORT d[0] (4028:4028:4028) (3989:3989:3989))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2255:2255:2255) (2283:2283:2283))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5267:5267:5267) (5511:5511:5511))
        (PORT d[1] (4327:4327:4327) (4538:4538:4538))
        (PORT d[2] (5629:5629:5629) (5880:5880:5880))
        (PORT d[3] (3810:3810:3810) (4059:4059:4059))
        (PORT d[4] (4568:4568:4568) (4819:4819:4819))
        (PORT d[5] (4414:4414:4414) (4680:4680:4680))
        (PORT d[6] (4320:4320:4320) (4523:4523:4523))
        (PORT d[7] (5969:5969:5969) (6122:6122:6122))
        (PORT d[8] (5203:5203:5203) (5469:5469:5469))
        (PORT d[9] (5845:5845:5845) (6079:6079:6079))
        (PORT d[10] (2985:2985:2985) (3181:3181:3181))
        (PORT d[11] (5224:5224:5224) (5320:5320:5320))
        (PORT d[12] (4422:4422:4422) (4658:4658:4658))
        (PORT clk (2207:2207:2207) (2206:2206:2206))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2207:2207:2207) (2206:2206:2206))
        (PORT d[0] (2995:2995:2995) (2946:2946:2946))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a222.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2208:2208:2208) (2207:2207:2207))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~184)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3084:3084:3084) (2983:2983:2983))
        (PORT datab (1272:1272:1272) (1172:1172:1172))
        (PORT datac (1202:1202:1202) (1126:1126:1126))
        (PORT datad (2550:2550:2550) (2628:2628:2628))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4574:4574:4574) (4694:4694:4694))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4878:4878:4878) (5136:5136:5136))
        (PORT d[1] (4984:4984:4984) (5163:5163:5163))
        (PORT d[2] (4949:4949:4949) (5228:5228:5228))
        (PORT d[3] (3814:3814:3814) (4069:4069:4069))
        (PORT d[4] (4243:4243:4243) (4495:4495:4495))
        (PORT d[5] (4448:4448:4448) (4710:4710:4710))
        (PORT d[6] (4270:4270:4270) (4458:4458:4458))
        (PORT d[7] (5706:5706:5706) (5878:5878:5878))
        (PORT d[8] (4906:4906:4906) (5194:5194:5194))
        (PORT d[9] (5519:5519:5519) (5770:5770:5770))
        (PORT d[10] (2985:2985:2985) (3189:3189:3189))
        (PORT d[11] (4880:4880:4880) (4985:4985:4985))
        (PORT d[12] (4147:4147:4147) (4397:4397:4397))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3328:3328:3328) (3112:3112:3112))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT d[0] (3871:3871:3871) (3666:3666:3666))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4855:4855:4855) (5112:5112:5112))
        (PORT d[1] (4994:4994:4994) (5175:5175:5175))
        (PORT d[2] (4926:4926:4926) (5204:5204:5204))
        (PORT d[3] (3816:3816:3816) (4069:4069:4069))
        (PORT d[4] (4260:4260:4260) (4520:4520:4520))
        (PORT d[5] (4450:4450:4450) (4710:4710:4710))
        (PORT d[6] (4272:4272:4272) (4458:4458:4458))
        (PORT d[7] (5708:5708:5708) (5878:5878:5878))
        (PORT d[8] (4908:4908:4908) (5194:5194:5194))
        (PORT d[9] (5521:5521:5521) (5770:5770:5770))
        (PORT d[10] (2987:2987:2987) (3189:3189:3189))
        (PORT d[11] (4882:4882:4882) (4985:4985:4985))
        (PORT d[12] (4149:4149:4149) (4397:4397:4397))
        (PORT clk (2201:2201:2201) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2198:2198:2198))
        (PORT d[0] (3390:3390:3390) (3406:3406:3406))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a62.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5411:5411:5411) (5604:5604:5604))
        (PORT clk (2201:2201:2201) (2230:2230:2230))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3748:3748:3748) (3988:3988:3988))
        (PORT d[1] (3738:3738:3738) (3972:3972:3972))
        (PORT d[2] (5080:5080:5080) (5290:5290:5290))
        (PORT d[3] (5702:5702:5702) (6020:6020:6020))
        (PORT d[4] (3118:3118:3118) (3374:3374:3374))
        (PORT d[5] (3459:3459:3459) (3713:3713:3713))
        (PORT d[6] (3639:3639:3639) (3832:3832:3832))
        (PORT d[7] (7664:7664:7664) (7853:7853:7853))
        (PORT d[8] (4162:4162:4162) (4426:4426:4426))
        (PORT d[9] (5531:5531:5531) (5799:5799:5799))
        (PORT d[10] (3488:3488:3488) (3754:3754:3754))
        (PORT d[11] (6830:6830:6830) (6777:6777:6777))
        (PORT d[12] (3398:3398:3398) (3628:3628:3628))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5458:5458:5458) (5261:5261:5261))
        (PORT clk (2198:2198:2198) (2226:2226:2226))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2230:2230:2230))
        (PORT d[0] (6001:6001:6001) (5815:5815:5815))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2231:2231:2231))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3750:3750:3750) (3988:3988:3988))
        (PORT d[1] (3715:3715:3715) (3945:3945:3945))
        (PORT d[2] (4815:4815:4815) (5052:5052:5052))
        (PORT d[3] (5704:5704:5704) (6020:6020:6020))
        (PORT d[4] (3145:3145:3145) (3397:3397:3397))
        (PORT d[5] (3461:3461:3461) (3713:3713:3713))
        (PORT d[6] (3641:3641:3641) (3832:3832:3832))
        (PORT d[7] (7666:7666:7666) (7853:7853:7853))
        (PORT d[8] (4164:4164:4164) (4426:4426:4426))
        (PORT d[9] (5533:5533:5533) (5799:5799:5799))
        (PORT d[10] (3490:3490:3490) (3754:3754:3754))
        (PORT d[11] (6832:6832:6832) (6777:6777:6777))
        (PORT d[12] (3400:3400:3400) (3628:3628:3628))
        (PORT clk (2155:2155:2155) (2153:2153:2153))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2155:2155:2155) (2153:2153:2153))
        (PORT d[0] (5055:5055:5055) (4868:4868:4868))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a126.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2156:2156:2156) (2154:2154:2154))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~180)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3084:3084:3084) (2983:2983:2983))
        (PORT datab (899:899:899) (835:835:835))
        (PORT datac (1671:1671:1671) (1512:1512:1512))
        (PORT datad (2548:2548:2548) (2626:2626:2626))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4602:4602:4602) (4765:4765:4765))
        (PORT clk (2245:2245:2245) (2278:2278:2278))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4134:4134:4134) (4389:4389:4389))
        (PORT d[1] (6798:6798:6798) (7101:7101:7101))
        (PORT d[2] (4211:4211:4211) (4494:4494:4494))
        (PORT d[3] (5700:5700:5700) (6035:6035:6035))
        (PORT d[4] (5420:5420:5420) (5743:5743:5743))
        (PORT d[5] (6249:6249:6249) (6529:6529:6529))
        (PORT d[6] (5343:5343:5343) (5548:5548:5548))
        (PORT d[7] (8121:8121:8121) (8321:8321:8321))
        (PORT d[8] (4525:4525:4525) (4818:4818:4818))
        (PORT d[9] (4174:4174:4174) (4457:4457:4457))
        (PORT d[10] (5948:5948:5948) (6236:6236:6236))
        (PORT d[11] (5138:5138:5138) (5216:5216:5216))
        (PORT d[12] (6723:6723:6723) (7048:7048:7048))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6594:6594:6594) (6336:6336:6336))
        (PORT clk (2242:2242:2242) (2274:2274:2274))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2278:2278:2278))
        (PORT d[0] (7137:7137:7137) (6890:6890:6890))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2279:2279:2279))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4136:4136:4136) (4389:4389:4389))
        (PORT d[1] (6745:6745:6745) (7033:7033:7033))
        (PORT d[2] (5980:5980:5980) (6141:6141:6141))
        (PORT d[3] (5702:5702:5702) (6035:6035:6035))
        (PORT d[4] (5422:5422:5422) (5743:5743:5743))
        (PORT d[5] (6251:6251:6251) (6529:6529:6529))
        (PORT d[6] (5345:5345:5345) (5548:5548:5548))
        (PORT d[7] (8123:8123:8123) (8321:8321:8321))
        (PORT d[8] (4527:4527:4527) (4818:4818:4818))
        (PORT d[9] (4176:4176:4176) (4457:4457:4457))
        (PORT d[10] (5950:5950:5950) (6236:6236:6236))
        (PORT d[11] (5140:5140:5140) (5216:5216:5216))
        (PORT d[12] (6725:6725:6725) (7048:7048:7048))
        (PORT clk (2203:2203:2203) (2197:2197:2197))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2197:2197:2197))
        (PORT d[0] (3634:3634:3634) (3507:3507:3507))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a94.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2198:2198:2198))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5049:5049:5049) (5234:5234:5234))
        (PORT clk (2232:2232:2232) (2262:2262:2262))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4448:4448:4448) (4694:4694:4694))
        (PORT d[1] (6382:6382:6382) (6691:6691:6691))
        (PORT d[2] (7159:7159:7159) (7384:7384:7384))
        (PORT d[3] (5637:5637:5637) (5941:5941:5941))
        (PORT d[4] (5010:5010:5010) (5337:5337:5337))
        (PORT d[5] (6468:6468:6468) (6676:6676:6676))
        (PORT d[6] (4025:4025:4025) (4242:4242:4242))
        (PORT d[7] (6389:6389:6389) (6614:6614:6614))
        (PORT d[8] (6873:6873:6873) (7115:7115:7115))
        (PORT d[9] (7453:7453:7453) (7751:7751:7751))
        (PORT d[10] (4299:4299:4299) (4611:4611:4611))
        (PORT d[11] (6435:6435:6435) (6379:6379:6379))
        (PORT d[12] (4535:4535:4535) (4809:4809:4809))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4940:4940:4940) (4826:4826:4826))
        (PORT clk (2229:2229:2229) (2258:2258:2258))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2232:2232:2232) (2262:2262:2262))
        (PORT d[0] (5483:5483:5483) (5380:5380:5380))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2263:2263:2263))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4425:4425:4425) (4670:4670:4670))
        (PORT d[1] (6359:6359:6359) (6664:6664:6664))
        (PORT d[2] (7224:7224:7224) (7447:7447:7447))
        (PORT d[3] (5639:5639:5639) (5941:5941:5941))
        (PORT d[4] (4994:4994:4994) (5310:5310:5310))
        (PORT d[5] (6470:6470:6470) (6676:6676:6676))
        (PORT d[6] (4027:4027:4027) (4242:4242:4242))
        (PORT d[7] (6391:6391:6391) (6614:6614:6614))
        (PORT d[8] (6875:6875:6875) (7115:7115:7115))
        (PORT d[9] (7455:7455:7455) (7751:7751:7751))
        (PORT d[10] (4301:4301:4301) (4611:4611:4611))
        (PORT d[11] (6437:6437:6437) (6379:6379:6379))
        (PORT d[12] (4537:4537:4537) (4809:4809:4809))
        (PORT clk (2187:2187:2187) (2184:2184:2184))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2187:2187:2187) (2184:2184:2184))
        (PORT d[0] (3299:3299:3299) (3034:3034:3034))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a30.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2188:2188:2188) (2185:2185:2185))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~181)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1703:1703:1703) (1556:1556:1556))
        (PORT datab (401:401:401) (385:385:385))
        (PORT datac (3100:3100:3100) (3019:3019:3019))
        (PORT datad (1716:1716:1716) (1733:1733:1733))
        (IOPATH dataa combout (367:367:367) (357:357:357))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~182)
    (DELAY
      (ABSOLUTE
        (PORT dataa (219:219:219) (250:250:250))
        (PORT datac (1643:1643:1643) (1620:1620:1620))
        (PORT datad (4234:4234:4234) (4204:4204:4204))
        (IOPATH dataa combout (380:380:380) (377:377:377))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4701:4701:4701))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5219:5219:5219) (5475:5475:5475))
        (PORT d[1] (4990:4990:4990) (5168:5168:5168))
        (PORT d[2] (5260:5260:5260) (5533:5533:5533))
        (PORT d[3] (3821:3821:3821) (4076:4076:4076))
        (PORT d[4] (4236:4236:4236) (4490:4490:4490))
        (PORT d[5] (4421:4421:4421) (4686:4686:4686))
        (PORT d[6] (4004:4004:4004) (4217:4217:4217))
        (PORT d[7] (5707:5707:5707) (5878:5878:5878))
        (PORT d[8] (4881:4881:4881) (5163:5163:5163))
        (PORT d[9] (5520:5520:5520) (5771:5771:5771))
        (PORT d[10] (2997:2997:2997) (3200:3200:3200))
        (PORT d[11] (3556:3556:3556) (3704:3704:3704))
        (PORT d[12] (4114:4114:4114) (4367:4367:4367))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5095:5095:5095) (5012:5012:5012))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (5619:5619:5619) (5539:5539:5539))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5246:5246:5246) (5499:5499:5499))
        (PORT d[1] (4995:4995:4995) (5176:5176:5176))
        (PORT d[2] (5287:5287:5287) (5557:5557:5557))
        (PORT d[3] (3823:3823:3823) (4076:4076:4076))
        (PORT d[4] (4253:4253:4253) (4515:4515:4515))
        (PORT d[5] (4423:4423:4423) (4686:4686:4686))
        (PORT d[6] (4006:4006:4006) (4217:4217:4217))
        (PORT d[7] (5709:5709:5709) (5878:5878:5878))
        (PORT d[8] (4883:4883:4883) (5163:5163:5163))
        (PORT d[9] (5522:5522:5522) (5771:5771:5771))
        (PORT d[10] (2999:2999:2999) (3200:3200:3200))
        (PORT d[11] (3558:3558:3558) (3704:3704:3704))
        (PORT d[12] (4116:4116:4116) (4367:4367:4367))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (4670:4670:4670) (4607:4607:4607))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a190.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4564:4564:4564) (4699:4699:4699))
        (PORT clk (2248:2248:2248) (2277:2277:2277))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (5133:5133:5133) (5389:5389:5389))
        (PORT d[1] (3781:3781:3781) (4032:4032:4032))
        (PORT d[2] (4584:4584:4584) (4853:4853:4853))
        (PORT d[3] (6658:6658:6658) (6958:6958:6958))
        (PORT d[4] (4264:4264:4264) (4516:4516:4516))
        (PORT d[5] (3818:3818:3818) (4071:4071:4071))
        (PORT d[6] (3644:3644:3644) (3870:3870:3870))
        (PORT d[7] (5984:5984:5984) (6162:6162:6162))
        (PORT d[8] (5176:5176:5176) (5435:5435:5435))
        (PORT d[9] (5803:5803:5803) (6028:6028:6028))
        (PORT d[10] (4476:4476:4476) (4729:4729:4729))
        (PORT d[11] (6473:6473:6473) (6545:6545:6545))
        (PORT d[12] (4409:4409:4409) (4642:4642:4642))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4631:4631:4631) (4540:4540:4540))
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2248:2248:2248) (2277:2277:2277))
        (PORT d[0] (5175:5175:5175) (5095:5095:5095))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2278:2278:2278))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4941:4941:4941) (5229:5229:5229))
        (PORT d[1] (3808:3808:3808) (4056:4056:4056))
        (PORT d[2] (4572:4572:4572) (4827:4827:4827))
        (PORT d[3] (6660:6660:6660) (6958:6958:6958))
        (PORT d[4] (4280:4280:4280) (4542:4542:4542))
        (PORT d[5] (3820:3820:3820) (4071:4071:4071))
        (PORT d[6] (3646:3646:3646) (3870:3870:3870))
        (PORT d[7] (5986:5986:5986) (6162:6162:6162))
        (PORT d[8] (5178:5178:5178) (5435:5435:5435))
        (PORT d[9] (5805:5805:5805) (6028:6028:6028))
        (PORT d[10] (4478:4478:4478) (4729:4729:4729))
        (PORT d[11] (6475:6475:6475) (6545:6545:6545))
        (PORT d[12] (4411:4411:4411) (4642:4642:4642))
        (PORT clk (2202:2202:2202) (2200:2200:2200))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2200:2200:2200))
        (PORT d[0] (4187:4187:4187) (4121:4121:4121))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a254.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2203:2203:2203) (2201:2201:2201))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~183)
    (DELAY
      (ABSOLUTE
        (PORT dataa (3084:3084:3084) (2983:2983:2983))
        (PORT datab (948:948:948) (878:878:878))
        (PORT datac (1432:1432:1432) (1331:1331:1331))
        (PORT datad (2549:2549:2549) (2627:2627:2627))
        (IOPATH dataa combout (334:334:334) (333:333:333))
        (IOPATH datab combout (331:331:331) (331:331:331))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[30\]\~185)
    (DELAY
      (ABSOLUTE
        (PORT dataa (634:634:634) (594:594:594))
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (186:186:186) (214:214:214))
        (PORT datad (4235:4235:4235) (4206:4206:4206))
        (IOPATH dataa combout (327:327:327) (323:323:323))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_io_ibuf")
    (INSTANCE write_data\[31\]\~input)
    (DELAY
      (ABSOLUTE
        (IOPATH i o (622:622:622) (707:707:707))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4060:4060:4060) (4296:4296:4296))
        (PORT clk (2280:2280:2280) (2308:2308:2308))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7006:7006:7006) (7304:7304:7304))
        (PORT d[1] (4849:4849:4849) (5126:5126:5126))
        (PORT d[2] (6420:6420:6420) (6727:6727:6727))
        (PORT d[3] (4992:4992:4992) (5327:5327:5327))
        (PORT d[4] (8273:8273:8273) (8616:8616:8616))
        (PORT d[5] (5306:5306:5306) (5521:5521:5521))
        (PORT d[6] (4818:4818:4818) (5078:5078:5078))
        (PORT d[7] (6898:6898:6898) (7191:7191:7191))
        (PORT d[8] (6991:6991:6991) (7278:7278:7278))
        (PORT d[9] (4870:4870:4870) (5161:5161:5161))
        (PORT d[10] (7374:7374:7374) (7696:7696:7696))
        (PORT d[11] (12000:12000:12000) (11933:11933:11933))
        (PORT d[12] (5391:5391:5391) (5753:5753:5753))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2075:2075:2075) (1965:1965:1965))
        (PORT clk (2277:2277:2277) (2304:2304:2304))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2280:2280:2280) (2308:2308:2308))
        (PORT d[0] (2618:2618:2618) (2519:2519:2519))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2281:2281:2281) (2309:2309:2309))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7311:7311:7311) (7585:7585:7585))
        (PORT d[1] (5493:5493:5493) (5732:5732:5732))
        (PORT d[2] (6404:6404:6404) (6704:6704:6704))
        (PORT d[3] (4994:4994:4994) (5327:5327:5327))
        (PORT d[4] (7963:7963:7963) (8322:8322:8322))
        (PORT d[5] (5308:5308:5308) (5521:5521:5521))
        (PORT d[6] (4820:4820:4820) (5078:5078:5078))
        (PORT d[7] (6900:6900:6900) (7191:7191:7191))
        (PORT d[8] (6993:6993:6993) (7278:7278:7278))
        (PORT d[9] (4872:4872:4872) (5161:5161:5161))
        (PORT d[10] (7376:7376:7376) (7696:7696:7696))
        (PORT d[11] (12002:12002:12002) (11933:11933:11933))
        (PORT d[12] (5393:5393:5393) (5753:5753:5753))
        (PORT clk (2233:2233:2233) (2232:2232:2232))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2233:2233:2233) (2232:2232:2232))
        (PORT d[0] (1373:1373:1373) (1293:1293:1293))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a159.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2234:2234:2234) (2233:2233:2233))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4235:4235:4235) (4510:4510:4510))
        (PORT clk (2246:2246:2246) (2276:2276:2276))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3830:3830:3830) (4105:4105:4105))
        (PORT d[1] (6426:6426:6426) (6737:6737:6737))
        (PORT d[2] (3858:3858:3858) (4143:4143:4143))
        (PORT d[3] (5628:5628:5628) (5965:5965:5965))
        (PORT d[4] (5042:5042:5042) (5368:5368:5368))
        (PORT d[5] (5953:5953:5953) (6244:6244:6244))
        (PORT d[6] (5025:5025:5025) (5246:5246:5246))
        (PORT d[7] (7779:7779:7779) (7990:7990:7990))
        (PORT d[8] (7664:7664:7664) (7933:7933:7933))
        (PORT d[9] (5582:5582:5582) (5850:5850:5850))
        (PORT d[10] (5608:5608:5608) (5902:5902:5902))
        (PORT d[11] (5159:5159:5159) (5240:5240:5240))
        (PORT d[12] (6386:6386:6386) (6721:6721:6721))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1961:1961:1961) (1843:1843:1843))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2246:2246:2246) (2276:2276:2276))
        (PORT d[0] (2504:2504:2504) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2247:2247:2247) (2277:2277:2277))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3869:3869:3869) (4125:4125:4125))
        (PORT d[1] (6403:6403:6403) (6713:6713:6713))
        (PORT d[2] (3860:3860:3860) (4143:4143:4143))
        (PORT d[3] (5630:5630:5630) (5965:5965:5965))
        (PORT d[4] (5044:5044:5044) (5368:5368:5368))
        (PORT d[5] (5955:5955:5955) (6244:6244:6244))
        (PORT d[6] (5027:5027:5027) (5246:5246:5246))
        (PORT d[7] (7781:7781:7781) (7990:7990:7990))
        (PORT d[8] (7666:7666:7666) (7933:7933:7933))
        (PORT d[9] (5584:5584:5584) (5850:5850:5850))
        (PORT d[10] (5610:5610:5610) (5902:5902:5902))
        (PORT d[11] (5161:5161:5161) (5240:5240:5240))
        (PORT d[12] (6388:6388:6388) (6721:6721:6721))
        (PORT clk (2201:2201:2201) (2198:2198:2198))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2201:2201:2201) (2198:2198:2198))
        (PORT d[0] (1482:1482:1482) (1355:1355:1355))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a223.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2202:2202:2202) (2199:2199:2199))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~190)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1076:1076:1076) (1105:1105:1105))
        (PORT datab (1456:1456:1456) (1388:1388:1388))
        (PORT datac (1059:1059:1059) (1064:1064:1064))
        (PORT datad (1764:1764:1764) (1622:1622:1622))
        (IOPATH dataa combout (382:382:382) (394:394:394))
        (IOPATH datab combout (381:381:381) (361:361:361))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3696:3696:3696) (3896:3896:3896))
        (PORT clk (2273:2273:2273) (2300:2300:2300))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6647:6647:6647) (6936:6936:6936))
        (PORT d[1] (5766:5766:5766) (5999:5999:5999))
        (PORT d[2] (6060:6060:6060) (6368:6368:6368))
        (PORT d[3] (7450:7450:7450) (7793:7793:7793))
        (PORT d[4] (7257:7257:7257) (7623:7623:7623))
        (PORT d[5] (4986:4986:4986) (5207:5207:5207))
        (PORT d[6] (4794:4794:4794) (5049:5049:5049))
        (PORT d[7] (6560:6560:6560) (6862:6862:6862))
        (PORT d[8] (6652:6652:6652) (6949:6949:6949))
        (PORT d[9] (4223:4223:4223) (4525:4525:4525))
        (PORT d[10] (6722:6722:6722) (7059:7059:7059))
        (PORT d[11] (11337:11337:11337) (11289:11289:11289))
        (PORT d[12] (7869:7869:7869) (8222:8222:8222))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2586:2586:2586) (2490:2490:2490))
        (PORT clk (2270:2270:2270) (2296:2296:2296))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2273:2273:2273) (2300:2300:2300))
        (PORT d[0] (3129:3129:3129) (3044:3044:3044))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2274:2274:2274) (2301:2301:2301))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6621:6621:6621) (6919:6919:6919))
        (PORT d[1] (5493:5493:5493) (5741:5741:5741))
        (PORT d[2] (6037:6037:6037) (6342:6342:6342))
        (PORT d[3] (7452:7452:7452) (7793:7793:7793))
        (PORT d[4] (7259:7259:7259) (7623:7623:7623))
        (PORT d[5] (4988:4988:4988) (5207:5207:5207))
        (PORT d[6] (4796:4796:4796) (5049:5049:5049))
        (PORT d[7] (6562:6562:6562) (6862:6862:6862))
        (PORT d[8] (6654:6654:6654) (6949:6949:6949))
        (PORT d[9] (4225:4225:4225) (4525:4525:4525))
        (PORT d[10] (6724:6724:6724) (7059:7059:7059))
        (PORT d[11] (11339:11339:11339) (11289:11289:11289))
        (PORT d[12] (7871:7871:7871) (8222:8222:8222))
        (PORT clk (2225:2225:2225) (2225:2225:2225))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2225:2225:2225) (2225:2225:2225))
        (PORT d[0] (3439:3439:3439) (3478:3478:3478))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a191.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2226:2226:2226) (2226:2226:2226))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4019:4019:4019) (4249:4249:4249))
        (PORT clk (2244:2244:2244) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6433:6433:6433) (6752:6752:6752))
        (PORT d[1] (5328:5328:5328) (5656:5656:5656))
        (PORT d[2] (6170:6170:6170) (6514:6514:6514))
        (PORT d[3] (5293:5293:5293) (5613:5613:5613))
        (PORT d[4] (5908:5908:5908) (6214:6214:6214))
        (PORT d[5] (4312:4312:4312) (4623:4623:4623))
        (PORT d[6] (4914:4914:4914) (5212:5212:5212))
        (PORT d[7] (8635:8635:8635) (8921:8921:8921))
        (PORT d[8] (6342:6342:6342) (6656:6656:6656))
        (PORT d[9] (6968:6968:6968) (7269:7269:7269))
        (PORT d[10] (6763:6763:6763) (7096:7096:7096))
        (PORT d[11] (10243:10243:10243) (10173:10173:10173))
        (PORT d[12] (4713:4713:4713) (5064:5064:5064))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3547:3547:3547) (3529:3529:3529))
        (PORT clk (2241:2241:2241) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2272:2272:2272))
        (PORT d[0] (4090:4090:4090) (4083:4083:4083))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2245:2245:2245) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (6461:6461:6461) (6778:6778:6778))
        (PORT d[1] (5355:5355:5355) (5679:5679:5679))
        (PORT d[2] (6183:6183:6183) (6513:6513:6513))
        (PORT d[3] (5295:5295:5295) (5613:5613:5613))
        (PORT d[4] (5960:5960:5960) (6263:6263:6263))
        (PORT d[5] (4314:4314:4314) (4623:4623:4623))
        (PORT d[6] (4916:4916:4916) (5212:5212:5212))
        (PORT d[7] (8637:8637:8637) (8921:8921:8921))
        (PORT d[8] (6344:6344:6344) (6656:6656:6656))
        (PORT d[9] (6970:6970:6970) (7269:7269:7269))
        (PORT d[10] (6765:6765:6765) (7096:7096:7096))
        (PORT d[11] (10245:10245:10245) (10173:10173:10173))
        (PORT d[12] (4715:4715:4715) (5064:5064:5064))
        (PORT clk (2197:2197:2197) (2196:2196:2196))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2196:2196:2196))
        (PORT d[0] (5157:5157:5157) (4813:4813:4813))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a255.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2197:2197:2197))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~189)
    (DELAY
      (ABSOLUTE
        (PORT dataa (2956:2956:2956) (3068:3068:3068))
        (PORT datab (726:726:726) (682:682:682))
        (PORT datac (1742:1742:1742) (1603:1603:1603))
        (PORT datad (2527:2527:2527) (2493:2493:2493))
        (IOPATH dataa combout (358:358:358) (377:377:377))
        (IOPATH datab combout (364:364:364) (378:378:378))
        (IOPATH datac combout (263:263:263) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4210:4210:4210) (4485:4485:4485))
        (PORT clk (2243:2243:2243) (2272:2272:2272))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4152:4152:4152) (4409:4409:4409))
        (PORT d[1] (6437:6437:6437) (6750:6750:6750))
        (PORT d[2] (4185:4185:4185) (4464:4464:4464))
        (PORT d[3] (5934:5934:5934) (6248:6248:6248))
        (PORT d[4] (5043:5043:5043) (5366:5366:5366))
        (PORT d[5] (5935:5935:5935) (6228:6228:6228))
        (PORT d[6] (5369:5369:5369) (5571:5571:5571))
        (PORT d[7] (7805:7805:7805) (8016:8016:8016))
        (PORT d[8] (4841:4841:4841) (5120:5120:5120))
        (PORT d[9] (3836:3836:3836) (4128:4128:4128))
        (PORT d[10] (4246:4246:4246) (4558:4558:4558))
        (PORT d[11] (5191:5191:5191) (5270:5270:5270))
        (PORT d[12] (6749:6749:6749) (7070:7070:7070))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (2179:2179:2179) (2022:2022:2022))
        (PORT clk (2240:2240:2240) (2268:2268:2268))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2243:2243:2243) (2272:2272:2272))
        (PORT d[0] (2705:2705:2705) (2550:2550:2550))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2244:2244:2244) (2273:2273:2273))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4154:4154:4154) (4409:4409:4409))
        (PORT d[1] (6414:6414:6414) (6726:6726:6726))
        (PORT d[2] (4212:4212:4212) (4490:4490:4490))
        (PORT d[3] (5936:5936:5936) (6248:6248:6248))
        (PORT d[4] (5341:5341:5341) (5642:5642:5642))
        (PORT d[5] (5937:5937:5937) (6228:6228:6228))
        (PORT d[6] (5371:5371:5371) (5571:5571:5571))
        (PORT d[7] (7807:7807:7807) (8016:8016:8016))
        (PORT d[8] (4843:4843:4843) (5120:5120:5120))
        (PORT d[9] (3838:3838:3838) (4128:4128:4128))
        (PORT d[10] (4248:4248:4248) (4558:4558:4558))
        (PORT d[11] (5193:5193:5193) (5270:5270:5270))
        (PORT d[12] (6751:6751:6751) (7070:7070:7070))
        (PORT clk (2197:2197:2197) (2195:2195:2195))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2197:2197:2197) (2195:2195:2195))
        (PORT d[0] (1999:1999:1999) (1837:1837:1837))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a63.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2198:2198:2198) (2196:2196:2196))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4195:4195:4195) (4468:4468:4468))
        (PORT clk (2256:2256:2256) (2285:2285:2285))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7092:7092:7092) (7378:7378:7378))
        (PORT d[1] (5998:5998:5998) (6311:6311:6311))
        (PORT d[2] (5554:5554:5554) (5721:5721:5721))
        (PORT d[3] (5002:5002:5002) (5355:5355:5355))
        (PORT d[4] (4964:4964:4964) (5284:5284:5284))
        (PORT d[5] (5241:5241:5241) (5549:5549:5549))
        (PORT d[6] (4729:4729:4729) (4951:4951:4951))
        (PORT d[7] (7470:7470:7470) (7691:7691:7691))
        (PORT d[8] (7377:7377:7377) (7660:7660:7660))
        (PORT d[9] (5272:5272:5272) (5559:5559:5559))
        (PORT d[10] (5233:5233:5233) (5541:5541:5541))
        (PORT d[11] (6714:6714:6714) (6729:6729:6729))
        (PORT d[12] (6093:6093:6093) (6438:6438:6438))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (1784:1784:1784) (1690:1690:1690))
        (PORT clk (2253:2253:2253) (2281:2281:2281))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2256:2256:2256) (2285:2285:2285))
        (PORT d[0] (2327:2327:2327) (2244:2244:2244))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2257:2257:2257) (2286:2286:2286))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7069:7069:7069) (7354:7354:7354))
        (PORT d[1] (6025:6025:6025) (6338:6338:6338))
        (PORT d[2] (5263:5263:5263) (5440:5440:5440))
        (PORT d[3] (5004:5004:5004) (5355:5355:5355))
        (PORT d[4] (4992:4992:4992) (5308:5308:5308))
        (PORT d[5] (5243:5243:5243) (5549:5549:5549))
        (PORT d[6] (4731:4731:4731) (4951:4951:4951))
        (PORT d[7] (7472:7472:7472) (7691:7691:7691))
        (PORT d[8] (7379:7379:7379) (7660:7660:7660))
        (PORT d[9] (5274:5274:5274) (5559:5559:5559))
        (PORT d[10] (5235:5235:5235) (5541:5541:5541))
        (PORT d[11] (6716:6716:6716) (6729:6729:6729))
        (PORT d[12] (6095:6095:6095) (6438:6438:6438))
        (PORT clk (2210:2210:2210) (2208:2208:2208))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2210:2210:2210) (2208:2208:2208))
        (PORT d[0] (1360:1360:1360) (1286:1286:1286))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a127.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2211:2211:2211) (2209:2209:2209))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~186)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1433:1433:1433) (1350:1350:1350))
        (PORT datab (1091:1091:1091) (1092:1092:1092))
        (PORT datac (1043:1043:1043) (1070:1070:1070))
        (PORT datad (1556:1556:1556) (1453:1453:1453))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (377:377:377) (395:395:395))
        (IOPATH datac combout (265:265:265) (252:252:252))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4101:4101:4101) (4357:4357:4357))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7768:7768:7768) (8048:8048:8048))
        (PORT d[1] (4627:4627:4627) (4941:4941:4941))
        (PORT d[2] (7148:7148:7148) (7465:7465:7465))
        (PORT d[3] (4577:4577:4577) (4895:4895:4895))
        (PORT d[4] (5902:5902:5902) (6183:6183:6183))
        (PORT d[5] (4253:4253:4253) (4531:4531:4531))
        (PORT d[6] (4533:4533:4533) (4811:4811:4811))
        (PORT d[7] (9601:9601:9601) (9856:9856:9856))
        (PORT d[8] (7629:7629:7629) (7921:7921:7921))
        (PORT d[9] (7278:7278:7278) (7578:7578:7578))
        (PORT d[10] (7724:7724:7724) (8033:8033:8033))
        (PORT d[11] (11269:11269:11269) (11182:11182:11182))
        (PORT d[12] (4662:4662:4662) (5010:5010:5010))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7837:7837:7837) (7606:7606:7606))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (8344:8344:8344) (8140:8140:8140))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7473:7473:7473) (7769:7769:7769))
        (PORT d[1] (4629:4629:4629) (4941:4941:4941))
        (PORT d[2] (7154:7154:7154) (7470:7470:7470))
        (PORT d[3] (4579:4579:4579) (4895:4895:4895))
        (PORT d[4] (5929:5929:5929) (6210:6210:6210))
        (PORT d[5] (4255:4255:4255) (4531:4531:4531))
        (PORT d[6] (4535:4535:4535) (4811:4811:4811))
        (PORT d[7] (9603:9603:9603) (9856:9856:9856))
        (PORT d[8] (7631:7631:7631) (7921:7921:7921))
        (PORT d[9] (7280:7280:7280) (7578:7578:7578))
        (PORT d[10] (7726:7726:7726) (8033:8033:8033))
        (PORT d[11] (11271:11271:11271) (11182:11182:11182))
        (PORT d[12] (4664:4664:4664) (5010:5010:5010))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (4545:4545:4545) (4460:4460:4460))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a95.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.datain_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (4203:4203:4203) (4477:4477:4477))
        (PORT clk (2249:2249:2249) (2279:2279:2279))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.addr_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7699:7699:7699) (7950:7950:7950))
        (PORT d[1] (6381:6381:6381) (6692:6692:6692))
        (PORT d[2] (5939:5939:5939) (6102:6102:6102))
        (PORT d[3] (5365:5365:5365) (5710:5710:5710))
        (PORT d[4] (5032:5032:5032) (5357:5357:5357))
        (PORT d[5] (5622:5622:5622) (5919:5919:5919))
        (PORT d[6] (5031:5031:5031) (5246:5246:5246))
        (PORT d[7] (7797:7797:7797) (8007:8007:8007))
        (PORT d[8] (7691:7691:7691) (7958:7958:7958))
        (PORT d[9] (5596:5596:5596) (5868:5868:5868))
        (PORT d[10] (5575:5575:5575) (5870:5870:5870))
        (PORT d[11] (7057:7057:7057) (7063:7063:7063))
        (PORT d[12] (6398:6398:6398) (6736:6736:6736))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.we_a_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (3334:3334:3334) (3131:3131:3131))
        (PORT clk (2246:2246:2246) (2275:2275:2275))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2249:2249:2249) (2279:2279:2279))
        (PORT d[0] (3609:3609:3609) (3428:3428:3428))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.wpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2194:2194:2194))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.rpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.ftpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.rwpgen_a)
    (DELAY
      (ABSOLUTE
        (PORT clk (2250:2250:2250) (2280:2280:2280))
        (IOPATH (posedge clk) pulse (0:0:0) (2772:2772:2772))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.addr_b_register)
    (DELAY
      (ABSOLUTE
        (PORT d[0] (7728:7728:7728) (7975:7975:7975))
        (PORT d[1] (6408:6408:6408) (6719:6719:6719))
        (PORT d[2] (5670:5670:5670) (5849:5849:5849))
        (PORT d[3] (5367:5367:5367) (5710:5710:5710))
        (PORT d[4] (5020:5020:5020) (5327:5327:5327))
        (PORT d[5] (5624:5624:5624) (5919:5919:5919))
        (PORT d[6] (5033:5033:5033) (5246:5246:5246))
        (PORT d[7] (7799:7799:7799) (8007:8007:8007))
        (PORT d[8] (7693:7693:7693) (7958:7958:7958))
        (PORT d[9] (5598:5598:5598) (5868:5868:5868))
        (PORT d[10] (5577:5577:5577) (5870:5870:5870))
        (PORT d[11] (7059:7059:7059) (7063:7063:7063))
        (PORT d[12] (6400:6400:6400) (6736:6736:6736))
        (PORT clk (2204:2204:2204) (2201:2201:2201))
      )
    )
    (TIMINGCHECK
      (HOLD d (posedge clk) (201:201:201))
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_register")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.active_core_port_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2204:2204:2204) (2201:2201:2201))
        (PORT d[0] (2596:2596:2596) (2397:2397:2397))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.rpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2618:2618:2618))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.ftpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_ram_pulse_generator")
    (INSTANCE data_rtl_0\|auto_generated\|ram_block1a31.rwpgen_b)
    (DELAY
      (ABSOLUTE
        (PORT clk (2205:2205:2205) (2202:2202:2202))
        (IOPATH (posedge clk) pulse (0:0:0) (2802:2802:2802))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~187)
    (DELAY
      (ABSOLUTE
        (PORT dataa (1085:1085:1085) (1115:1115:1115))
        (PORT datab (1305:1305:1305) (1268:1268:1268))
        (PORT datac (1047:1047:1047) (1051:1051:1051))
        (PORT datad (1468:1468:1468) (1362:1362:1362))
        (IOPATH dataa combout (369:369:369) (389:389:389))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~188)
    (DELAY
      (ABSOLUTE
        (PORT datab (218:218:218) (244:244:244))
        (PORT datac (417:417:417) (411:411:411))
        (PORT datad (280:280:280) (352:352:352))
        (IOPATH datab combout (381:381:381) (378:378:378))
        (IOPATH datac combout (265:265:265) (251:251:251))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
  (CELL
    (CELLTYPE "cycloneive_lcell_comb")
    (INSTANCE data_rtl_0\|auto_generated\|mux3\|result_node\[31\]\~191)
    (DELAY
      (ABSOLUTE
        (PORT dataa (223:223:223) (254:254:254))
        (PORT datab (1855:1855:1855) (1741:1741:1741))
        (PORT datad (188:188:188) (207:207:207))
        (IOPATH dataa combout (367:367:367) (329:329:329))
        (IOPATH datab combout (369:369:369) (331:331:331))
        (IOPATH datac combout (366:366:366) (380:380:380))
        (IOPATH datad combout (144:144:144) (125:125:125))
      )
    )
  )
)
