<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/impl/gwsynthesis/02_pdm_audio.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>/run/host/var/home/felix/Documents/Projects/fpga-start/Sipeed-Tang-Nano-9K/02_pdm_audio/src/02_pdm_audio.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.10.03 Education</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Tue Jan 13 00:40:31 2026
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2024 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>132</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>62</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.519</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>2</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT </td>
</tr>
<tr>
<td>3</td>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>4</td>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>83.333</td>
<td>12.000
<td>0.000</td>
<td>41.667</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>5</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>125.000</td>
<td>8.000
<td>0.000</td>
<td>62.500</td>
<td>clk_ibuf/I</td>
<td>clk</td>
<td>pll_24mhz/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>24.000(MHz)</td>
<td>146.924(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>pll_24mhz/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>34.860</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_13_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>6.406</td>
</tr>
<tr>
<td>2</td>
<td>37.669</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.598</td>
</tr>
<tr>
<td>3</td>
<td>37.726</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_11_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.541</td>
</tr>
<tr>
<td>4</td>
<td>37.783</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_10_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.484</td>
</tr>
<tr>
<td>5</td>
<td>37.840</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.427</td>
</tr>
<tr>
<td>6</td>
<td>37.897</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.370</td>
</tr>
<tr>
<td>7</td>
<td>37.954</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.313</td>
</tr>
<tr>
<td>8</td>
<td>37.979</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.287</td>
</tr>
<tr>
<td>9</td>
<td>38.011</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.256</td>
</tr>
<tr>
<td>10</td>
<td>38.036</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_11_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.230</td>
</tr>
<tr>
<td>11</td>
<td>38.068</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_5_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.199</td>
</tr>
<tr>
<td>12</td>
<td>38.093</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_10_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.173</td>
</tr>
<tr>
<td>13</td>
<td>38.125</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.142</td>
</tr>
<tr>
<td>14</td>
<td>38.150</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.116</td>
</tr>
<tr>
<td>15</td>
<td>38.182</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.085</td>
</tr>
<tr>
<td>16</td>
<td>38.207</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.059</td>
</tr>
<tr>
<td>17</td>
<td>38.239</td>
<td>saw_wave_1_s0/Q</td>
<td>accumulator_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.028</td>
</tr>
<tr>
<td>18</td>
<td>38.264</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>3.002</td>
</tr>
<tr>
<td>19</td>
<td>38.321</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.945</td>
</tr>
<tr>
<td>20</td>
<td>38.353</td>
<td>div_cnt_1_s0/Q</td>
<td>ce_4_8mhz_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.914</td>
</tr>
<tr>
<td>21</td>
<td>38.378</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_5_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.888</td>
</tr>
<tr>
<td>22</td>
<td>38.435</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.831</td>
</tr>
<tr>
<td>23</td>
<td>38.492</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.774</td>
</tr>
<tr>
<td>24</td>
<td>38.549</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.717</td>
</tr>
<tr>
<td>25</td>
<td>38.553</td>
<td>saw_wave_0_s0/Q</td>
<td>accumulator_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>41.667</td>
<td>0.000</td>
<td>2.713</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.708</td>
<td>div_cnt_1_s0/Q</td>
<td>div_cnt_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.708</td>
</tr>
<tr>
<td>2</td>
<td>0.709</td>
<td>saw_wave_0_s0/Q</td>
<td>saw_wave_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.709</td>
</tr>
<tr>
<td>3</td>
<td>0.710</td>
<td>div_cnt_0_s0/Q</td>
<td>div_cnt_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.710</td>
</tr>
<tr>
<td>4</td>
<td>0.730</td>
<td>saw_wave_3_s0/Q</td>
<td>saw_wave_3_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>5</td>
<td>0.730</td>
<td>saw_wave_7_s0/Q</td>
<td>saw_wave_7_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>6</td>
<td>0.730</td>
<td>saw_wave_9_s0/Q</td>
<td>saw_wave_9_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.730</td>
</tr>
<tr>
<td>7</td>
<td>0.823</td>
<td>ce_4_8mhz_s0/Q</td>
<td>saw_wave_0_s0/CE</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.836</td>
</tr>
<tr>
<td>8</td>
<td>0.827</td>
<td>ce_4_8mhz_s0/Q</td>
<td>accumulator_11_s0/CE</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>9</td>
<td>0.827</td>
<td>ce_4_8mhz_s0/Q</td>
<td>accumulator_12_s0/CE</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.840</td>
</tr>
<tr>
<td>10</td>
<td>0.852</td>
<td>accumulator_0_s0/Q</td>
<td>accumulator_0_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>11</td>
<td>0.852</td>
<td>accumulator_2_s0/Q</td>
<td>accumulator_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>12</td>
<td>0.852</td>
<td>accumulator_6_s0/Q</td>
<td>accumulator_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>13</td>
<td>0.852</td>
<td>accumulator_8_s0/Q</td>
<td>accumulator_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>14</td>
<td>0.852</td>
<td>accumulator_12_s0/Q</td>
<td>accumulator_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.852</td>
</tr>
<tr>
<td>15</td>
<td>0.959</td>
<td>saw_wave_2_s0/Q</td>
<td>saw_wave_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.959</td>
</tr>
<tr>
<td>16</td>
<td>0.962</td>
<td>saw_wave_8_s0/Q</td>
<td>saw_wave_8_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.962</td>
</tr>
<tr>
<td>17</td>
<td>0.965</td>
<td>saw_wave_4_s0/Q</td>
<td>saw_wave_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>18</td>
<td>0.965</td>
<td>saw_wave_5_s0/Q</td>
<td>saw_wave_5_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>19</td>
<td>0.965</td>
<td>saw_wave_6_s0/Q</td>
<td>saw_wave_6_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>20</td>
<td>0.965</td>
<td>saw_wave_10_s0/Q</td>
<td>saw_wave_10_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>21</td>
<td>0.965</td>
<td>saw_wave_11_s0/Q</td>
<td>saw_wave_11_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>22</td>
<td>0.965</td>
<td>saw_wave_12_s0/Q</td>
<td>saw_wave_12_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.965</td>
</tr>
<tr>
<td>23</td>
<td>1.060</td>
<td>div_cnt_2_s0/Q</td>
<td>div_cnt_2_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.060</td>
</tr>
<tr>
<td>24</td>
<td>1.082</td>
<td>accumulator_4_s0/Q</td>
<td>accumulator_4_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.082</td>
</tr>
<tr>
<td>25</td>
<td>1.087</td>
<td>accumulator_1_s0/Q</td>
<td>accumulator_1_s0/D</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>1.087</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td>2</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td>3</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>saw_wave_9_s0</td>
</tr>
<tr>
<td>4</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td>5</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td>6</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>accumulator_0_s0</td>
</tr>
<tr>
<td>7</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>saw_wave_2_s0</td>
</tr>
<tr>
<td>8</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>accumulator_1_s0</td>
</tr>
<tr>
<td>9</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>accumulator_2_s0</td>
</tr>
<tr>
<td>10</td>
<td>19.505</td>
<td>20.755</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
<td>saw_wave_10_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>34.860</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>10.982</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_13_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>7.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>7.610</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>7.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>7.667</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n36_s/COUT</td>
</tr>
<tr>
<td>10.982</td>
<td>3.315</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>IOB15[A]</td>
<td style=" font-weight:bold;">accumulator_13_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>IOB15[A]</td>
<td>accumulator_13_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>IOB15[A]</td>
<td>accumulator_13_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.177, 18.373%; route: 4.771, 74.473%; tC2Q: 0.458, 7.155%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.669</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.173</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>7.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>7.610</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n37_s/COUT</td>
</tr>
<tr>
<td>7.610</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n36_s/CIN</td>
</tr>
<tr>
<td>8.173</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n36_s/SUM</td>
</tr>
<tr>
<td>8.173</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">accumulator_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 46.782%; route: 1.456, 40.477%; tC2Q: 0.458, 12.740%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.726</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>7.553</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n38_s/COUT</td>
</tr>
<tr>
<td>7.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C21[0][A]</td>
<td>n37_s/CIN</td>
</tr>
<tr>
<td>8.116</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" background: #97FFFF;">n37_s/SUM</td>
</tr>
<tr>
<td>8.116</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">accumulator_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>accumulator_11_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>accumulator_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 45.926%; route: 1.456, 41.129%; tC2Q: 0.458, 12.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.783</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.059</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>7.496</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n39_s/COUT</td>
</tr>
<tr>
<td>7.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][B]</td>
<td>n38_s/CIN</td>
</tr>
<tr>
<td>8.059</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" background: #97FFFF;">n38_s/SUM</td>
</tr>
<tr>
<td>8.059</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td style=" font-weight:bold;">accumulator_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>accumulator_10_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][B]</td>
<td>accumulator_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 45.041%; route: 1.456, 41.802%; tC2Q: 0.458, 13.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.840</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.002</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.439</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/COUT</td>
</tr>
<tr>
<td>7.439</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[2][A]</td>
<td>n39_s/CIN</td>
</tr>
<tr>
<td>8.002</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" background: #97FFFF;">n39_s/SUM</td>
</tr>
<tr>
<td>8.002</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td style=" font-weight:bold;">accumulator_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>accumulator_9_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[2][A]</td>
<td>accumulator_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.512, 44.127%; route: 1.456, 42.497%; tC2Q: 0.458, 13.376%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.897</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.945</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.382</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/COUT</td>
</tr>
<tr>
<td>7.382</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/CIN</td>
</tr>
<tr>
<td>7.945</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/SUM</td>
</tr>
<tr>
<td>7.945</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">accumulator_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>accumulator_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 43.181%; route: 1.456, 43.216%; tC2Q: 0.458, 13.602%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.954</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.888</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.325</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/COUT</td>
</tr>
<tr>
<td>7.325</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[1][A]</td>
<td>n41_s/CIN</td>
</tr>
<tr>
<td>7.888</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" background: #97FFFF;">n41_s/SUM</td>
</tr>
<tr>
<td>7.888</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td style=" font-weight:bold;">accumulator_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>accumulator_7_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[1][A]</td>
<td>accumulator_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.398, 42.204%; route: 1.456, 43.960%; tC2Q: 0.458, 13.836%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>37.979</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.863</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>7.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>7.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>7.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][B]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>7.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">n24_s/COUT</td>
</tr>
<tr>
<td>7.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td>n23_s/CIN</td>
</tr>
<tr>
<td>7.300</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">n23_s/COUT</td>
</tr>
<tr>
<td>7.300</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td>n22_s/CIN</td>
</tr>
<tr>
<td>7.863</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>7.863</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">saw_wave_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>saw_wave_12_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>saw_wave_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.683, 51.197%; route: 1.146, 34.860%; tC2Q: 0.458, 13.943%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.011</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.831</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.268</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/COUT</td>
</tr>
<tr>
<td>7.268</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/CIN</td>
</tr>
<tr>
<td>7.831</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/SUM</td>
</tr>
<tr>
<td>7.831</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">accumulator_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>accumulator_6_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>accumulator_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 41.192%; route: 1.456, 44.730%; tC2Q: 0.458, 14.079%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.036</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.806</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>7.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>7.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>7.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][B]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>7.243</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">n24_s/COUT</td>
</tr>
<tr>
<td>7.243</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td>n23_s/CIN</td>
</tr>
<tr>
<td>7.806</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>7.806</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">saw_wave_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>saw_wave_11_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>saw_wave_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.626, 50.336%; route: 1.146, 35.475%; tC2Q: 0.458, 14.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.068</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.774</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.211</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/COUT</td>
</tr>
<tr>
<td>7.211</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C20[0][A]</td>
<td>n43_s/CIN</td>
</tr>
<tr>
<td>7.774</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" background: #97FFFF;">n43_s/SUM</td>
</tr>
<tr>
<td>7.774</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td style=" font-weight:bold;">accumulator_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>accumulator_5_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C20[0][A]</td>
<td>accumulator_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 40.144%; route: 1.456, 45.527%; tC2Q: 0.458, 14.330%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.093</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.749</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>7.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>7.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>7.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>7.186</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n25_s/COUT</td>
</tr>
<tr>
<td>7.186</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][B]</td>
<td>n24_s/CIN</td>
</tr>
<tr>
<td>7.749</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>7.749</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">saw_wave_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>saw_wave_10_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>saw_wave_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.569, 49.444%; route: 1.146, 36.113%; tC2Q: 0.458, 14.443%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.125</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.154</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/COUT</td>
</tr>
<tr>
<td>7.154</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/CIN</td>
</tr>
<tr>
<td>7.717</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/SUM</td>
</tr>
<tr>
<td>7.717</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">accumulator_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>accumulator_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 39.058%; route: 1.456, 46.353%; tC2Q: 0.458, 14.590%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.150</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>7.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>7.129</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/COUT</td>
</tr>
<tr>
<td>7.129</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td>n25_s/CIN</td>
</tr>
<tr>
<td>7.692</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>7.692</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">saw_wave_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>saw_wave_9_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>saw_wave_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.512, 48.519%; route: 1.146, 36.773%; tC2Q: 0.458, 14.708%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.182</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.660</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.097</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/COUT</td>
</tr>
<tr>
<td>7.097</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][A]</td>
<td>n45_s/CIN</td>
</tr>
<tr>
<td>7.660</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" background: #97FFFF;">n45_s/SUM</td>
</tr>
<tr>
<td>7.660</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td style=" font-weight:bold;">accumulator_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>accumulator_3_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[2][A]</td>
<td>accumulator_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 37.932%; route: 1.456, 47.209%; tC2Q: 0.458, 14.859%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.207</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.635</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.072</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/COUT</td>
</tr>
<tr>
<td>7.072</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/CIN</td>
</tr>
<tr>
<td>7.635</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/SUM</td>
</tr>
<tr>
<td>7.635</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">saw_wave_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>saw_wave_8_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>saw_wave_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.455, 47.560%; route: 1.146, 37.458%; tC2Q: 0.458, 14.982%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.239</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">saw_wave_1_s0/Q</td>
</tr>
<tr>
<td>6.490</td>
<td>1.456</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I1</td>
</tr>
<tr>
<td>7.040</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/COUT</td>
</tr>
<tr>
<td>7.040</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/CIN</td>
</tr>
<tr>
<td>7.603</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/SUM</td>
</tr>
<tr>
<td>7.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">accumulator_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>accumulator_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 36.763%; route: 1.456, 48.098%; tC2Q: 0.458, 15.139%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.264</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.015</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/COUT</td>
</tr>
<tr>
<td>7.015</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/CIN</td>
</tr>
<tr>
<td>7.578</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>7.578</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">saw_wave_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>saw_wave_7_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>saw_wave_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.398, 46.564%; route: 1.146, 38.169%; tC2Q: 0.458, 15.266%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.321</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.521</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>6.958</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/COUT</td>
</tr>
<tr>
<td>6.958</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/CIN</td>
</tr>
<tr>
<td>7.521</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>7.521</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">saw_wave_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>saw_wave_6_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>saw_wave_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.341, 45.530%; route: 1.146, 38.908%; tC2Q: 0.458, 15.562%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.490</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>5.383</td>
<td>0.349</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][B]</td>
<td>n7_s0/I1</td>
</tr>
<tr>
<td>6.444</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>4</td>
<td>R15C23[1][B]</td>
<td style=" background: #97FFFF;">n7_s0/F</td>
</tr>
<tr>
<td>7.490</td>
<td>1.046</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">ce_4_8mhz_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ce_4_8mhz_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 36.411%; route: 1.395, 47.861%; tC2Q: 0.458, 15.729%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.378</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.464</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>6.901</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/COUT</td>
</tr>
<tr>
<td>6.901</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/CIN</td>
</tr>
<tr>
<td>7.464</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>7.464</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">saw_wave_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>saw_wave_5_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>saw_wave_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.284, 44.455%; route: 1.146, 39.676%; tC2Q: 0.458, 15.869%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.435</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.407</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>6.844</td>
<td>0.057</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/COUT</td>
</tr>
<tr>
<td>6.844</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/CIN</td>
</tr>
<tr>
<td>7.407</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>7.407</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">saw_wave_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>saw_wave_4_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>saw_wave_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.227, 43.337%; route: 1.146, 40.475%; tC2Q: 0.458, 16.188%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>6.787</td>
<td>0.057</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/COUT</td>
</tr>
<tr>
<td>6.787</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/CIN</td>
</tr>
<tr>
<td>7.350</td>
<td>0.563</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>7.350</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">saw_wave_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>saw_wave_3_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>saw_wave_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.170, 42.173%; route: 1.146, 41.306%; tC2Q: 0.458, 16.521%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.549</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.180</td>
<td>1.146</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][A]</td>
<td>n33_s/I1</td>
</tr>
<tr>
<td>6.730</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n33_s/COUT</td>
</tr>
<tr>
<td>6.730</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/CIN</td>
</tr>
<tr>
<td>7.293</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>7.293</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">saw_wave_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>saw_wave_2_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>saw_wave_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 40.960%; route: 1.146, 42.173%; tC2Q: 0.458, 16.867%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.553</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>45.843</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.576</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>5.034</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>6.176</td>
<td>1.142</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[0][B]</td>
<td>n48_s/I1</td>
</tr>
<tr>
<td>6.726</td>
<td>0.550</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n48_s/COUT</td>
</tr>
<tr>
<td>6.726</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/CIN</td>
</tr>
<tr>
<td>7.289</td>
<td>0.563</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>7.289</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">accumulator_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>41.667</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.243</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>45.843</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>accumulator_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>41.667</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>3</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.113, 41.020%; route: 1.142, 42.088%; tC2Q: 0.458, 16.892%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.708</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.224</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>n10_s0/I1</td>
</tr>
<tr>
<td>5.224</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" background: #97FFFF;">n10_s0/F</td>
</tr>
<tr>
<td>5.224</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td style=" font-weight:bold;">div_cnt_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[1][A]</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.565%; route: 0.002, 0.334%; tC2Q: 0.333, 47.101%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.709</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.225</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/Q</td>
</tr>
<tr>
<td>4.853</td>
<td>0.004</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>n34_s2/I0</td>
</tr>
<tr>
<td>5.225</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" background: #97FFFF;">n34_s2/F</td>
</tr>
<tr>
<td>5.225</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.478%; route: 0.004, 0.500%; tC2Q: 0.333, 47.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.710</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.227</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>4</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">div_cnt_0_s0/Q</td>
</tr>
<tr>
<td>4.855</td>
<td>0.005</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>n11_s2/I0</td>
</tr>
<tr>
<td>5.227</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" background: #97FFFF;">n11_s2/F</td>
</tr>
<tr>
<td>5.227</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td style=" font-weight:bold;">div_cnt_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>div_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][A]</td>
<td>div_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 52.390%; route: 0.005, 0.665%; tC2Q: 0.333, 46.945%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>saw_wave_3_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">saw_wave_3_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][A]</td>
<td>n31_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n31_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">saw_wave_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>saw_wave_3_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>saw_wave_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_7_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>saw_wave_7_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">saw_wave_7_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C30[0][A]</td>
<td>n27_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n27_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">saw_wave_7_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>saw_wave_7_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>saw_wave_7_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.730</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.246</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_9_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>saw_wave_9_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">saw_wave_9_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C30[1][A]</td>
<td>n25_s/I1</td>
</tr>
<tr>
<td>5.246</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" background: #97FFFF;">n25_s/SUM</td>
</tr>
<tr>
<td>5.246</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td style=" font-weight:bold;">saw_wave_9_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>saw_wave_9_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][A]</td>
<td>saw_wave_9_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 53.995%; route: 0.002, 0.324%; tC2Q: 0.333, 45.681%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.823</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.352</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">ce_4_8mhz_s0/Q</td>
</tr>
<tr>
<td>5.352</td>
<td>0.503</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td style=" font-weight:bold;">saw_wave_0_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C22[0][A]</td>
<td>saw_wave_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.503, 60.120%; tC2Q: 0.333, 39.880%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">ce_4_8mhz_s0/Q</td>
</tr>
<tr>
<td>5.356</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td style=" font-weight:bold;">accumulator_11_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>accumulator_11_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][A]</td>
<td>accumulator_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.298%; tC2Q: 0.333, 39.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.827</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.356</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>ce_4_8mhz_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[2][A]</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>27</td>
<td>R15C23[2][A]</td>
<td style=" font-weight:bold;">ce_4_8mhz_s0/Q</td>
</tr>
<tr>
<td>5.356</td>
<td>0.506</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">accumulator_12_s0/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>4.529</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.506, 60.298%; tC2Q: 0.333, 39.702%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>accumulator_0_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">accumulator_0_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[0][B]</td>
<td>n48_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" background: #97FFFF;">n48_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td style=" font-weight:bold;">accumulator_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>accumulator_0_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[0][B]</td>
<td>accumulator_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">accumulator_2_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][B]</td>
<td>n46_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" background: #97FFFF;">n46_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td style=" font-weight:bold;">accumulator_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>accumulator_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][B]</td>
<td>accumulator_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>accumulator_6_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">accumulator_6_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[0][B]</td>
<td>n42_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" background: #97FFFF;">n42_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td style=" font-weight:bold;">accumulator_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>accumulator_6_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[0][B]</td>
<td>accumulator_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">accumulator_8_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C20[1][B]</td>
<td>n40_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" background: #97FFFF;">n40_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td style=" font-weight:bold;">accumulator_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>accumulator_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C20[1][B]</td>
<td>accumulator_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.852</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.368</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">accumulator_12_s0/Q</td>
</tr>
<tr>
<td>4.851</td>
<td>0.001</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C21[0][B]</td>
<td>n36_s/I0</td>
</tr>
<tr>
<td>5.368</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" background: #97FFFF;">n36_s/SUM</td>
</tr>
<tr>
<td>5.368</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td style=" font-weight:bold;">accumulator_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C21[0][B]</td>
<td>accumulator_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 60.715%; route: 0.001, 0.139%; tC2Q: 0.333, 39.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.959</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.475</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>saw_wave_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">saw_wave_2_s0/Q</td>
</tr>
<tr>
<td>5.081</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C29[0][B]</td>
<td>n32_s/I1</td>
</tr>
<tr>
<td>5.475</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n32_s/SUM</td>
</tr>
<tr>
<td>5.475</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">saw_wave_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>saw_wave_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>saw_wave_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 41.102%; route: 0.231, 24.124%; tC2Q: 0.333, 34.773%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.962</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.478</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>saw_wave_8_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">saw_wave_8_s0/Q</td>
</tr>
<tr>
<td>5.084</td>
<td>0.234</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C30[0][B]</td>
<td>n26_s/I1</td>
</tr>
<tr>
<td>5.478</td>
<td>0.394</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" background: #97FFFF;">n26_s/SUM</td>
</tr>
<tr>
<td>5.478</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td style=" font-weight:bold;">saw_wave_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>saw_wave_8_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][B]</td>
<td>saw_wave_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.964%; route: 0.234, 24.379%; tC2Q: 0.333, 34.657%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>saw_wave_4_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">saw_wave_4_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[1][B]</td>
<td>n30_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n30_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">saw_wave_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>saw_wave_4_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>saw_wave_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>saw_wave_5_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">saw_wave_5_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][A]</td>
<td>n29_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n29_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">saw_wave_5_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>saw_wave_5_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>saw_wave_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>saw_wave_6_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">saw_wave_6_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C29[2][B]</td>
<td>n28_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" background: #97FFFF;">n28_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td style=" font-weight:bold;">saw_wave_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>saw_wave_6_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[2][B]</td>
<td>saw_wave_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_10_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_10_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>saw_wave_10_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">saw_wave_10_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C30[1][B]</td>
<td>n24_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" background: #97FFFF;">n24_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td style=" font-weight:bold;">saw_wave_10_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>saw_wave_10_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[1][B]</td>
<td>saw_wave_10_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_11_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_11_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>saw_wave_11_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">saw_wave_11_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C30[2][A]</td>
<td>n23_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" background: #97FFFF;">n23_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td style=" font-weight:bold;">saw_wave_11_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>saw_wave_11_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[2][A]</td>
<td>saw_wave_11_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.965</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.482</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>saw_wave_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>saw_wave_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>saw_wave_12_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">saw_wave_12_s0/Q</td>
</tr>
<tr>
<td>5.088</td>
<td>0.238</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C30[2][B]</td>
<td>n22_s/I1</td>
</tr>
<tr>
<td>5.482</td>
<td>0.394</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" background: #97FFFF;">n22_s/SUM</td>
</tr>
<tr>
<td>5.482</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td style=" font-weight:bold;">saw_wave_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>saw_wave_12_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[2][B]</td>
<td>saw_wave_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.394, 40.833%; route: 0.238, 24.621%; tC2Q: 0.333, 34.546%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.060</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.576</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>div_cnt_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/Q</td>
</tr>
<tr>
<td>4.852</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>n9_s0/I2</td>
</tr>
<tr>
<td>5.576</td>
<td>0.724</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" background: #97FFFF;">n9_s0/F</td>
</tr>
<tr>
<td>5.576</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td style=" font-weight:bold;">div_cnt_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C23[0][B]</td>
<td>div_cnt_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.724, 68.322%; route: 0.002, 0.223%; tC2Q: 0.333, 31.456%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">accumulator_4_s0/Q</td>
</tr>
<tr>
<td>5.081</td>
<td>0.231</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R15C19[2][B]</td>
<td>n44_s/I0</td>
</tr>
<tr>
<td>5.598</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" background: #97FFFF;">n44_s/SUM</td>
</tr>
<tr>
<td>5.598</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td style=" font-weight:bold;">accumulator_4_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>accumulator_4_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[2][B]</td>
<td>accumulator_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.800%; route: 0.231, 21.381%; tC2Q: 0.333, 30.819%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>1.087</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>5.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>4.517</td>
</tr>
<tr>
<td class="label">From</td>
<td>accumulator_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>accumulator_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>4.850</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">accumulator_1_s0/Q</td>
</tr>
<tr>
<td>5.086</td>
<td>0.236</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R15C19[1][A]</td>
<td>n47_s/I0</td>
</tr>
<tr>
<td>5.603</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" background: #97FFFF;">n47_s/SUM</td>
</tr>
<tr>
<td>5.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td style=" font-weight:bold;">accumulator_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>4.332</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>31</td>
<td>PLL_R</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>4.517</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>accumulator_1_s0/CLK</td>
</tr>
<tr>
<td>4.517</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C19[1][A]</td>
<td>accumulator_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.517, 47.574%; route: 0.236, 21.753%; tC2Q: 0.333, 30.673%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_1_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>ce_4_8mhz_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>ce_4_8mhz_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>saw_wave_9_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>saw_wave_9_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>saw_wave_9_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>saw_wave_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>saw_wave_1_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>div_cnt_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>div_cnt_2_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accumulator_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>accumulator_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>accumulator_0_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>saw_wave_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>saw_wave_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>saw_wave_2_s0/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accumulator_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>accumulator_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>accumulator_1_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>accumulator_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>accumulator_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>accumulator_2_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>19.505</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>20.755</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>saw_wave_10_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.833</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>25.165</td>
<td>4.332</td>
<td>tCL</td>
<td>FF</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>25.428</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>saw_wave_10_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>41.667</td>
<td>0.000</td>
<td></td>
<td></td>
<td>pll_24mhz/rpll_inst/CLKOUT.default_gen_clk</td>
</tr>
<tr>
<td>45.999</td>
<td>4.332</td>
<td>tCL</td>
<td>RR</td>
<td>pll_24mhz/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>46.183</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>saw_wave_10_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>31</td>
<td>clk_24mhz</td>
<td>34.860</td>
<td>0.262</td>
</tr>
<tr>
<td>27</td>
<td>ce_4_8mhz</td>
<td>39.212</td>
<td>2.775</td>
</tr>
<tr>
<td>4</td>
<td>n7_4</td>
<td>38.353</td>
<td>1.046</td>
</tr>
<tr>
<td>4</td>
<td>div_cnt[0]</td>
<td>38.714</td>
<td>0.423</td>
</tr>
<tr>
<td>3</td>
<td>div_cnt[1]</td>
<td>38.353</td>
<td>0.349</td>
</tr>
<tr>
<td>3</td>
<td>saw_wave[0]</td>
<td>35.118</td>
<td>1.146</td>
</tr>
<tr>
<td>2</td>
<td>div_cnt[2]</td>
<td>38.397</td>
<td>0.339</td>
</tr>
<tr>
<td>2</td>
<td>saw_wave[7]</td>
<td>34.888</td>
<td>1.770</td>
</tr>
<tr>
<td>2</td>
<td>saw_wave[11]</td>
<td>35.414</td>
<td>1.473</td>
</tr>
<tr>
<td>2</td>
<td>saw_wave[12]</td>
<td>35.570</td>
<td>1.473</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R15C20</td>
<td>77.78%</td>
</tr>
<tr>
<td>R15C29</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C30</td>
<td>76.39%</td>
</tr>
<tr>
<td>R15C19</td>
<td>61.11%</td>
</tr>
<tr>
<td>R15C23</td>
<td>55.56%</td>
</tr>
<tr>
<td>R15C21</td>
<td>48.61%</td>
</tr>
<tr>
<td>R15C22</td>
<td>30.56%</td>
</tr>
<tr>
<td>R10C45</td>
<td>12.50%</td>
</tr>
<tr>
<td>R15C28</td>
<td>6.94%</td>
</tr>
<tr>
<td>R1C1</td>
<td>5.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
