// Seed: 3782119595
module module_0;
  always
    while (1) begin
      if (1) id_1 <= id_1;
      else begin
        $display(id_1 + 1, id_1, 1, !id_1, 1'b0);
      end
    end
  wand id_2;
  supply0 id_3 = id_2;
  id_4(
      .id_0(1'b0), .id_1(), .id_2(1), .id_3(1 - id_5), .id_4(id_3 + 1), .id_5(1 - 1), .id_6(1)
  );
  wire id_6;
  always @* id_3 = id_5;
  wire id_7, id_8;
  always @(negedge 1) begin
    $display;
  end
  wire id_9;
endmodule
module module_1 (
    input tri   id_0,
    input logic id_1
);
  reg id_3;
  reg id_4 = 1 - 1'b0;
  always @(1'b0) begin
    if (id_0)
      if (1'h0) begin
        id_4 = 1'b0;
      end else begin
        if (id_1) begin
          if (id_3) id_4 <= id_1;
        end else begin
          if (id_0) id_3 <= 1'b0;
          else id_4 <= 1;
        end
      end
  end
  integer id_5;
  wire id_6;
  module_0();
endmodule
