// Seed: 3122675477
module module_0 #(
    parameter id_5 = 32'd28
) (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  input wire id_1;
  parameter id_5 = 1 * 1;
  wire [id_5 : ""] id_6;
  assign {1, 1, -1, id_1} = id_2#(.id_2(1'h0));
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  output uwire id_8;
  input wire id_7;
  inout wire id_6;
  output wire id_5;
  input tri1 id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  xor primCall (id_3, id_6, id_7);
  module_0 modCall_1 (
      id_4,
      id_6,
      id_6,
      id_6
  );
  wire id_10;
  initial assume (~-1);
  assign id_8  = -1;
  assign id_10 = id_7;
endmodule
