/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [8:0] _01_;
  reg [6:0] _02_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [11:0] celloutsig_0_12z;
  wire [6:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [2:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [2:0] celloutsig_0_6z;
  wire [17:0] celloutsig_0_8z;
  wire [3:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [4:0] celloutsig_1_10z;
  wire celloutsig_1_14z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  reg [8:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_0z = ~(in_data[191] & in_data[191]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z & celloutsig_0_1z);
  assign celloutsig_1_5z = !(celloutsig_1_4z ? celloutsig_1_3z : celloutsig_1_3z);
  assign celloutsig_1_16z = ~(celloutsig_1_5z | celloutsig_1_10z[4]);
  assign celloutsig_1_14z = celloutsig_1_1z | ~(celloutsig_1_10z[1]);
  assign celloutsig_0_10z = _00_ | celloutsig_0_8z[14];
  assign celloutsig_0_11z = celloutsig_0_4z[2] | celloutsig_0_9z[3];
  assign celloutsig_1_3z = celloutsig_1_0z | celloutsig_1_1z;
  assign celloutsig_1_4z = celloutsig_1_1z | celloutsig_1_3z;
  reg [8:0] _12_;
  always_ff @(negedge clkin_data[0], negedge out_data[96])
    if (!out_data[96]) _12_ <= 9'h000;
    else _12_ <= { in_data[78:74], celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z };
  assign { _01_[8:4], _00_, _01_[2:0] } = _12_;
  always_ff @(negedge clkin_data[0], negedge out_data[96])
    if (!out_data[96]) _02_ <= 7'h00;
    else _02_ <= { celloutsig_0_4z, celloutsig_0_6z, celloutsig_0_1z };
  assign celloutsig_0_4z = { in_data[33:32], celloutsig_0_3z } / { 1'h1, in_data[80:79] };
  assign celloutsig_0_9z = { _01_[4], celloutsig_0_6z } / { 1'h1, _01_[7], celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_12z = { celloutsig_0_8z[12:2], celloutsig_0_5z } / { 1'h1, celloutsig_0_4z[1], celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_9z, celloutsig_0_1z, celloutsig_0_10z, celloutsig_0_5z, celloutsig_0_11z };
  assign celloutsig_0_15z = { celloutsig_0_12z[11:8], celloutsig_0_10z, celloutsig_0_0z } === celloutsig_0_14z[5:0];
  assign celloutsig_0_3z = ! in_data[17:13];
  assign celloutsig_1_7z = { in_data[190:183], celloutsig_1_6z, celloutsig_1_5z, celloutsig_1_4z } < { in_data[117:111], celloutsig_1_0z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_0z = in_data[44] & ~(in_data[30]);
  assign celloutsig_1_1z = celloutsig_1_0z & ~(celloutsig_1_0z);
  assign celloutsig_0_6z = celloutsig_0_4z % { 1'h1, celloutsig_0_4z[1], in_data[0] };
  assign celloutsig_0_8z = { in_data[59:43], celloutsig_0_3z } | { _01_[8:6], celloutsig_0_6z, celloutsig_0_5z, celloutsig_0_3z, celloutsig_0_1z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_18z = & { celloutsig_1_16z, celloutsig_1_14z, celloutsig_1_7z, celloutsig_1_1z, celloutsig_1_0z, in_data[150:130] };
  assign celloutsig_0_1z = & { in_data[74:53], celloutsig_0_0z };
  assign celloutsig_1_2z = & { celloutsig_1_1z, celloutsig_1_0z, in_data[150:130] };
  assign celloutsig_1_6z = & { celloutsig_1_3z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_0_5z = ^ { in_data[70:48], celloutsig_0_3z };
  assign celloutsig_0_14z = { _02_[6:2], celloutsig_0_11z, celloutsig_0_11z } >> _02_;
  assign celloutsig_1_10z = { celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_2z } >> celloutsig_1_9z[6:2];
  always_latch
    if (!clkin_data[32]) celloutsig_1_9z = 9'h000;
    else if (clkin_data[64]) celloutsig_1_9z = { celloutsig_1_7z, celloutsig_1_2z, celloutsig_1_6z, celloutsig_1_2z, celloutsig_1_5z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_1z, celloutsig_1_0z };
  assign { out_data[98], out_data[96] } = ~ { celloutsig_1_10z[3], celloutsig_1_1z };
  assign _01_[3] = _00_;
  assign { out_data[128], out_data[97], out_data[38:32], out_data[0] } = { celloutsig_1_18z, 1'h0, celloutsig_0_14z, celloutsig_0_15z };
endmodule
