Analysis & Synthesis report for project_piu_piu
Fri Feb 16 22:36:24 2018
Quartus II 64-Bit Version 14.0.0 Build 200 06/17/2014 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Analysis & Synthesis IP Cores Summary
 10. Registers Removed During Synthesis
 11. Removed Registers Triggering Further Register Optimizations
 12. General Register Statistics
 13. Inverted Register Statistics
 14. Multiplexer Restructuring Statistics (Restructuring Performed)
 15. Source assignments for sld_signaltap:auto_signaltap_0
 16. Parameter Settings for User Entity Instance: spi_master:inst
 17. Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component
 18. Parameter Settings for User Entity Instance: async_receiver:inst9
 19. Parameter Settings for User Entity Instance: async_receiver:inst9|BaudTickGen:tickgen
 20. Parameter Settings for User Entity Instance: async_transmitter:inst6
 21. Parameter Settings for User Entity Instance: async_transmitter:inst6|BaudTickGen:tickgen
 22. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 23. altpll Parameter Settings by Entity Instance
 24. Port Connectivity Checks: "async_receiver:inst9|BaudTickGen:tickgen"
 25. SignalTap II Logic Analyzer Settings
 26. Post-Synthesis Netlist Statistics for Top Partition
 27. Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0
 28. Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub
 29. Elapsed Time Per Partition
 30. Connections to In-System Debugging Instance "auto_signaltap_0"
 31. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2014 Altera Corporation. All rights reserved.
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, the Altera Quartus II License Agreement,
the Altera MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Altera and sold by Altera or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Feb 16 22:36:24 2018       ;
; Quartus II 64-Bit Version          ; 14.0.0 Build 200 06/17/2014 SJ Full Version ;
; Revision Name                      ; project_piu_piu                             ;
; Top-level Entity Name              ; top_file                                    ;
; Family                             ; Cyclone IV E                                ;
; Total logic elements               ; 3,317                                       ;
;     Total combinational functions  ; 1,124                                       ;
;     Dedicated logic registers      ; 2,994                                       ;
; Total registers                    ; 2994                                        ;
; Total pins                         ; 10                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 507,904                                     ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
+------------------------------------+---------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE22F17C6       ;                    ;
; Top-level entity name                                                      ; top_file           ; project_piu_piu    ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                                                                ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path                                 ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                                  ; Library ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+
; PLL/PLL.v                                                        ; yes             ; User Wizard-Generated File             ; E:/GITHUB/SPI_MEMS/proj_line/PLL/PLL.v                                                        ;         ;
; top_file.bdf                                                     ; yes             ; User Block Diagram/Schematic File      ; E:/GITHUB/SPI_MEMS/proj_line/top_file.bdf                                                     ;         ;
; spi_try/spi_control.v                                            ; yes             ; User Verilog HDL File                  ; E:/GITHUB/SPI_MEMS/proj_line/spi_try/spi_control.v                                            ;         ;
; spi_try/spi_master.vhd                                           ; yes             ; User VHDL File                         ; E:/GITHUB/SPI_MEMS/proj_line/spi_try/spi_master.vhd                                           ;         ;
; rs232/ne/async.v                                                 ; yes             ; User Verilog HDL File                  ; E:/GITHUB/SPI_MEMS/proj_line/rs232/ne/async.v                                                 ;         ;
; uart_transm_data.v                                               ; yes             ; User Verilog HDL File                  ; E:/GITHUB/SPI_MEMS/proj_line/uart_transm_data.v                                               ;         ;
; altpll.tdf                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altpll.tdf                                 ;         ;
; aglobal140.inc                                                   ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/aglobal140.inc                             ;         ;
; stratix_pll.inc                                                  ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/stratix_pll.inc                            ;         ;
; stratixii_pll.inc                                                ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/stratixii_pll.inc                          ;         ;
; cycloneii_pll.inc                                                ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/cycloneii_pll.inc                          ;         ;
; db/pll_altpll7.v                                                 ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/pll_altpll7.v                                                 ;         ;
; sld_signaltap.vhd                                                ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_signaltap.vhd                          ;         ;
; sld_signaltap_impl.vhd                                           ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_signaltap_impl.vhd                     ;         ;
; sld_ela_control.vhd                                              ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_ela_control.vhd                        ;         ;
; lpm_shiftreg.tdf                                                 ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_shiftreg.tdf                           ;         ;
; lpm_constant.inc                                                 ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_constant.inc                           ;         ;
; dffeea.inc                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/dffeea.inc                                 ;         ;
; sld_mbpmg.vhd                                                    ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_mbpmg.vhd                              ;         ;
; sld_transition_detector.vhd                                      ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_transition_detector.vhd                ;         ;
; sld_ela_trigger_flow_sel.tdf                                     ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_ela_trigger_flow_sel.tdf               ;         ;
; db/sld_ela_trigger_flow_sel_ef41.tdf                             ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/sld_ela_trigger_flow_sel_ef41.tdf                             ;         ;
; db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v ; yes             ; Encrypted Auto-Generated Megafunction  ; E:/GITHUB/SPI_MEMS/proj_line/db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v ;         ;
; sld_buffer_manager.vhd                                           ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_buffer_manager.vhd                     ;         ;
; sld_gap_detector.vhd                                             ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_gap_detector.vhd                       ;         ;
; altsyncram.tdf                                                   ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altsyncram.tdf                             ;         ;
; stratix_ram_block.inc                                            ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/stratix_ram_block.inc                      ;         ;
; lpm_mux.inc                                                      ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_mux.inc                                ;         ;
; lpm_decode.inc                                                   ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_decode.inc                             ;         ;
; a_rdenreg.inc                                                    ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/a_rdenreg.inc                              ;         ;
; altrom.inc                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altrom.inc                                 ;         ;
; altram.inc                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altram.inc                                 ;         ;
; altdpram.inc                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altdpram.inc                               ;         ;
; db/altsyncram_i424.tdf                                           ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/altsyncram_i424.tdf                                           ;         ;
; altdpram.tdf                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altdpram.tdf                               ;         ;
; memmodes.inc                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/others/maxplus2/memmodes.inc                             ;         ;
; a_hdffe.inc                                                      ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/a_hdffe.inc                                ;         ;
; alt_le_rden_reg.inc                                              ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/alt_le_rden_reg.inc                        ;         ;
; altsyncram.inc                                                   ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altsyncram.inc                             ;         ;
; lpm_mux.tdf                                                      ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_mux.tdf                                ;         ;
; muxlut.inc                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/muxlut.inc                                 ;         ;
; bypassff.inc                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/bypassff.inc                               ;         ;
; altshift.inc                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/altshift.inc                               ;         ;
; db/mux_tsc.tdf                                                   ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/mux_tsc.tdf                                                   ;         ;
; lpm_decode.tdf                                                   ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_decode.tdf                             ;         ;
; declut.inc                                                       ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/declut.inc                                 ;         ;
; lpm_compare.inc                                                  ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_compare.inc                            ;         ;
; db/decode_dvf.tdf                                                ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/decode_dvf.tdf                                                ;         ;
; lpm_counter.tdf                                                  ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_counter.tdf                            ;         ;
; lpm_add_sub.inc                                                  ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_add_sub.inc                            ;         ;
; cmpconst.inc                                                     ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/cmpconst.inc                               ;         ;
; lpm_counter.inc                                                  ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/lpm_counter.inc                            ;         ;
; alt_counter_stratix.inc                                          ; yes             ; Megafunction                           ; e:/quartus_14/14.0/quartus/libraries/megafunctions/alt_counter_stratix.inc                    ;         ;
; db/cntr_jii.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cntr_jii.tdf                                                  ;         ;
; db/cmpr_tgc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_tgc.tdf                                                  ;         ;
; db/cntr_m9j.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cntr_m9j.tdf                                                  ;         ;
; db/cntr_ggi.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cntr_ggi.tdf                                                  ;         ;
; db/cmpr_rgc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_rgc.tdf                                                  ;         ;
; db/cntr_23j.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cntr_23j.tdf                                                  ;         ;
; db/cmpr_ngc.tdf                                                  ; yes             ; Auto-Generated Megafunction            ; E:/GITHUB/SPI_MEMS/proj_line/db/cmpr_ngc.tdf                                                  ;         ;
; sld_rom_sr.vhd                                                   ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_rom_sr.vhd                             ;         ;
; sld_hub.vhd                                                      ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_hub.vhd                                ;         ;
; sld_jtag_hub.vhd                                                 ; yes             ; Encrypted Megafunction                 ; e:/quartus_14/14.0/quartus/libraries/megafunctions/sld_jtag_hub.vhd                           ;         ;
+------------------------------------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                            ;
+---------------------------------------------+--------------------------+
; Resource                                    ; Usage                    ;
+---------------------------------------------+--------------------------+
; Estimated Total logic elements              ; 3,317                    ;
;                                             ;                          ;
; Total combinational functions               ; 1124                     ;
; Logic element usage by number of LUT inputs ;                          ;
;     -- 4 input functions                    ; 291                      ;
;     -- 3 input functions                    ; 546                      ;
;     -- <=2 input functions                  ; 287                      ;
;                                             ;                          ;
; Logic elements by mode                      ;                          ;
;     -- normal mode                          ; 979                      ;
;     -- arithmetic mode                      ; 145                      ;
;                                             ;                          ;
; Total registers                             ; 2994                     ;
;     -- Dedicated logic registers            ; 2994                     ;
;     -- I/O registers                        ; 0                        ;
;                                             ;                          ;
; I/O pins                                    ; 10                       ;
; Total memory bits                           ; 507904                   ;
; Embedded Multiplier 9-bit elements          ; 0                        ;
; Total PLLs                                  ; 1                        ;
;     -- PLLs                                 ; 1                        ;
;                                             ;                          ;
; Maximum fan-out node                        ; altera_internal_jtag~TDO ;
; Maximum fan-out                             ; 1788                     ;
; Total fan-out                               ; 16350                    ;
; Average fan-out                             ; 3.83                     ;
+---------------------------------------------+--------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                              ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                  ; Library Name ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_file                                                                                               ; 1124 (2)          ; 2994 (0)     ; 507904      ; 0            ; 0       ; 0         ; 10   ; 0            ; |top_file                                                                                                                                                                                                                                                                                                                            ; work         ;
;    |PLL:inst13|                                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|PLL:inst13                                                                                                                                                                                                                                                                                                                 ; work         ;
;       |altpll:altpll_component|                                                                         ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|PLL:inst13|altpll:altpll_component                                                                                                                                                                                                                                                                                         ; work         ;
;          |PLL_altpll7:auto_generated|                                                                   ; 0 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated                                                                                                                                                                                                                                                              ; work         ;
;    |async_receiver:inst9|                                                                               ; 35 (20)           ; 35 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|async_receiver:inst9                                                                                                                                                                                                                                                                                                       ; work         ;
;       |BaudTickGen:tickgen|                                                                             ; 15 (15)           ; 14 (14)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|async_receiver:inst9|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                   ; work         ;
;    |async_transmitter:inst6|                                                                            ; 35 (24)           ; 23 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|async_transmitter:inst6                                                                                                                                                                                                                                                                                                    ; work         ;
;       |BaudTickGen:tickgen|                                                                             ; 11 (11)           ; 11 (11)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|async_transmitter:inst6|BaudTickGen:tickgen                                                                                                                                                                                                                                                                                ; work         ;
;    |sld_hub:auto_hub|                                                                                   ; 122 (1)           ; 90 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                           ; work         ;
;       |sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|                                                    ; 121 (83)          ; 90 (62)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst                                                                                                                                                                                                                                                              ; work         ;
;          |sld_rom_sr:hub_info_reg|                                                                      ; 21 (21)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                      ; work         ;
;          |sld_shadow_jsm:shadow_jsm|                                                                    ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                    ; work         ;
;    |sld_signaltap:auto_signaltap_0|                                                                     ; 774 (2)           ; 2701 (247)   ; 507904      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                             ; work         ;
;       |sld_signaltap_impl:sld_signaltap_body|                                                           ; 772 (0)           ; 2454 (0)     ; 507904      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body                                                                                                                                                                                                                                                       ; work         ;
;          |sld_signaltap_implb:sld_signaltap_body|                                                       ; 772 (85)          ; 2454 (576)   ; 507904      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body                                                                                                                                                                                                                ; work         ;
;             |altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|                            ; 27 (0)            ; 76 (76)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem                                                                                                                                                 ; work         ;
;                |lpm_decode:wdecoder|                                                                    ; 2 (0)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder                                                                                                                             ; work         ;
;                   |decode_dvf:auto_generated|                                                           ; 2 (2)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_decode:wdecoder|decode_dvf:auto_generated                                                                                                   ; work         ;
;                |lpm_mux:mux|                                                                            ; 25 (0)            ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux                                                                                                                                     ; work         ;
;                   |mux_tsc:auto_generated|                                                              ; 25 (25)           ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altdpram:\stp_non_zero_ram_gen:attribute_mem_gen:attribute_mem|lpm_mux:mux|mux_tsc:auto_generated                                                                                                              ; work         ;
;             |altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|                                           ; 0 (0)             ; 0 (0)        ; 507904      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram                                                                                                                                                                ; work         ;
;                |altsyncram_i424:auto_generated|                                                         ; 0 (0)             ; 0 (0)        ; 507904      ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i424:auto_generated                                                                                                                                 ; work         ;
;             |lpm_shiftreg:segment_offset_config_deserialize|                                            ; 0 (0)             ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:segment_offset_config_deserialize                                                                                                                                                                 ; work         ;
;             |lpm_shiftreg:status_register|                                                              ; 8 (8)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|lpm_shiftreg:status_register                                                                                                                                                                                   ; work         ;
;             |serial_crc_16:\tdo_crc_gen:tdo_crc_calc|                                                   ; 14 (14)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc                                                                                                                                                                        ; work         ;
;             |sld_buffer_manager:sld_buffer_manager_inst|                                                ; 97 (97)           ; 70 (70)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst                                                                                                                                                                     ; work         ;
;             |sld_ela_control:ela_control|                                                               ; 295 (3)           ; 1491 (5)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control                                                                                                                                                                                    ; work         ;
;                |lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize|                      ; 0 (0)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_on_enable_bit:trigger_condition_deserialize                                                                                                                  ; work         ;
;                |lpm_shiftreg:\storage_transition:transition_detector_setup_bits|                        ; 0 (0)             ; 123 (123)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:\storage_transition:transition_detector_setup_bits                                                                                                                    ; work         ;
;                |lpm_shiftreg:trigger_config_deserialize|                                                ; 0 (0)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|lpm_shiftreg:trigger_config_deserialize                                                                                                                                            ; work         ;
;                |sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm| ; 0 (0)             ; 1107 (0)     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm                                                                                             ; work         ;
;                   |lpm_shiftreg:trigger_condition_deserialize|                                          ; 0 (0)             ; 1107 (1107)  ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_basic_multi_level_trigger:\basic_multi_level_mbpm_trigger_gen:multi_level_mbpm|lpm_shiftreg:trigger_condition_deserialize                                                  ; work         ;
;                |sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity                                                                                                                    ; work         ;
;                   |sld_ela_trigger_flow_sel_ef41:auto_generated|                                        ; 3 (0)             ; 3 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated                                                                       ; work         ;
;                      |sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1|            ; 3 (3)             ; 3 (3)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1 ; work         ;
;                |sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|                      ; 2 (0)             ; 2 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match                                                                                                                  ; work         ;
;                   |sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1|                               ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_mbpmg:\trigger_in_trigger_module_enabled_gen:trigger_in_match|sld_sbpmg:\gen_sbpmg_pipeline_less_than_two:sm0:0:sm1                                                            ; work         ;
;                |sld_transition_detector:\storage_transition:transition_detector|                        ; 287 (41)          ; 246 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector                                                                                                                    ; work         ;
;                   |sld_transition_detect:\td:0:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:0:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:100:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:100:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:101:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:101:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:102:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:102:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:103:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:103:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:104:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:104:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:105:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:105:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:106:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:106:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:107:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:107:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:108:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:108:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:109:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:109:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:10:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:10:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:110:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:110:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:111:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:111:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:112:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:112:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:113:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:113:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:114:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:114:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:115:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:115:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:116:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:116:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:117:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:117:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:118:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:118:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:119:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:119:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:11:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:11:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:120:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:120:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:121:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:121:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:122:td|                                                    ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:122:td                                                                                   ; work         ;
;                   |sld_transition_detect:\td:12:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:12:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:13:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:13:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:14:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:14:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:15:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:15:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:16:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:16:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:17:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:17:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:18:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:18:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:19:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:19:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:1:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:1:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:20:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:20:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:21:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:21:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:22:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:22:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:23:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:23:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:24:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:24:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:25:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:25:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:26:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:26:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:27:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:27:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:28:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:28:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:29:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:29:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:2:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:2:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:30:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:30:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:31:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:31:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:32:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:32:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:33:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:33:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:34:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:34:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:35:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:35:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:36:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:36:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:37:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:37:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:38:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:38:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:39:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:39:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:3:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:3:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:40:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:40:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:41:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:41:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:42:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:42:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:43:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:43:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:44:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:44:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:45:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:45:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:46:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:46:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:47:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:47:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:48:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:48:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:49:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:49:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:4:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:4:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:50:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:50:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:51:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:51:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:52:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:52:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:53:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:53:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:54:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:54:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:55:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:55:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:56:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:56:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:57:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:57:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:58:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:58:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:59:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:59:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:5:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:5:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:60:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:60:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:61:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:61:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:62:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:62:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:63:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:63:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:64:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:64:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:65:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:65:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:66:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:66:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:67:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:67:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:68:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:68:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:69:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:69:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:6:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:6:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:70:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:70:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:71:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:71:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:72:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:72:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:73:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:73:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:74:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:74:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:75:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:75:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:76:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:76:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:77:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:77:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:78:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:78:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:79:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:79:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:7:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:7:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:80:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:80:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:81:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:81:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:82:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:82:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:83:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:83:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:84:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:84:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:85:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:85:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:86:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:86:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:87:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:87:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:88:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:88:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:89:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:89:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:8:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:8:td                                                                                     ; work         ;
;                   |sld_transition_detect:\td:90:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:90:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:91:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:91:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:92:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:92:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:93:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:93:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:94:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:94:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:95:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:95:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:96:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:96:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:97:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:97:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:98:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:98:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:99:td|                                                     ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:99:td                                                                                    ; work         ;
;                   |sld_transition_detect:\td:9:td|                                                      ; 2 (2)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_transition_detector:\storage_transition:transition_detector|sld_transition_detect:\td:9:td                                                                                     ; work         ;
;             |sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector|                         ; 1 (1)             ; 2 (2)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_gap_detector:\stp_non_zero_ram_gen:gap_detect_on:gap_detector                                                                                                                                              ; work         ;
;             |sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|          ; 215 (10)          ; 199 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst                                                                                                                               ; work         ;
;                |lpm_counter:\adv_point_3_and_more:advance_pointer_counter|                              ; 9 (0)             ; 7 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter                                                                     ; work         ;
;                   |cntr_jii:auto_generated|                                                             ; 9 (9)             ; 7 (7)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:\adv_point_3_and_more:advance_pointer_counter|cntr_jii:auto_generated                                             ; work         ;
;                |lpm_counter:read_pointer_counter|                                                       ; 12 (0)            ; 12 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter                                                                                              ; work         ;
;                   |cntr_m9j:auto_generated|                                                             ; 12 (12)           ; 12 (12)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:read_pointer_counter|cntr_m9j:auto_generated                                                                      ; work         ;
;                |lpm_counter:status_advance_pointer_counter|                                             ; 7 (0)             ; 5 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter                                                                                    ; work         ;
;                   |cntr_ggi:auto_generated|                                                             ; 7 (7)             ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_advance_pointer_counter|cntr_ggi:auto_generated                                                            ; work         ;
;                |lpm_counter:status_read_pointer_counter|                                                ; 3 (0)             ; 1 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter                                                                                       ; work         ;
;                   |cntr_23j:auto_generated|                                                             ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_counter:status_read_pointer_counter|cntr_23j:auto_generated                                                               ; work         ;
;                |lpm_shiftreg:info_data_shift_out|                                                       ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:info_data_shift_out                                                                                              ; work         ;
;                |lpm_shiftreg:ram_data_shift_out|                                                        ; 124 (124)         ; 124 (124)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:ram_data_shift_out                                                                                               ; work         ;
;                |lpm_shiftreg:status_data_shift_out|                                                     ; 25 (25)           ; 25 (25)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_offload_buffer_mgr:\stp_non_zero_depth_offload_gen:stp_offload_buff_mgr_inst|lpm_shiftreg:status_data_shift_out                                                                                            ; work         ;
;             |sld_rom_sr:crc_rom_sr|                                                                     ; 30 (30)           ; 8 (8)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr                                                                                                                                                                                          ; work         ;
;    |spi_control:inst8|                                                                                  ; 9 (9)             ; 21 (21)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|spi_control:inst8                                                                                                                                                                                                                                                                                                          ; work         ;
;    |spi_master:inst|                                                                                    ; 119 (119)         ; 93 (93)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|spi_master:inst                                                                                                                                                                                                                                                                                                            ; work         ;
;    |uart_transm_data:inst7|                                                                             ; 28 (28)           ; 31 (31)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |top_file|uart_transm_data:inst7                                                                                                                                                                                                                                                                                                     ; work         ;
+---------------------------------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; Name                                                                                                                                                                                                  ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size   ; MIF  ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|altsyncram:\stp_non_zero_ram_gen:stp_buffer_ram|altsyncram_i424:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 4096         ; 124          ; 4096         ; 124          ; 507904 ; None ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------+------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                      ; IP Include File ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                         ; Reason for Removal                                                                                                                                                                                                    ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spi_master:inst|clk_ratio[1..30]                                                                                                                                                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; spi_master:inst|clk_ratio[0]                                                                                                                                                                                                                                                                                                                          ; Stuck at VCC due to stuck port data_in                                                                                                                                                                                ;
; spi_master:inst|last_bit_rx[0..4]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; spi_master:inst|slave[0]                                                                                                                                                                                                                                                                                                                              ; Merged with spi_master:inst|clk_ratio[31]                                                                                                                                                                             ;
; spi_master:inst|continue                                                                                                                                                                                                                                                                                                                              ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; spi_master:inst|state                                                                                                                                                                                                                                                                                                                                 ; Merged with spi_master:inst|busy                                                                                                                                                                                      ;
; spi_master:inst|last_bit_rx[5]                                                                                                                                                                                                                                                                                                                        ; Merged with spi_master:inst|clk_ratio[31]                                                                                                                                                                             ;
; spi_control:inst8|count_uart_data[2,3]                                                                                                                                                                                                                                                                                                                ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Total Number of Removed Registers = 42                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1|post_fill_count_reg[0..11] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1|segment_trigger_reg[0]     ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1|use_post_fill_count_reg[0] ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|segment_shift_clk_ena                                                                                                                                                                                                                     ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_enable_delayed                                                                   ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[0]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[0]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[1]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[1]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[2]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[2]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[3]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[3]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[4]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[4]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[5]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[5]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[6]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[6]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[7]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[7]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[8]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[8]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[9]                                                                                                                                              ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[9]  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[10]                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[10] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:offset_count[11]                                                                                                                                             ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|\storage_qualifier_buffer_manager:next_address[11] ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[0]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[0]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[1]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[1]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[2]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[2]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[3]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[3]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[4]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[4]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[5]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[5]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[6]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[6]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[7]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[7]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[8]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[8]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[9]                                                                                                                                                                                                                 ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[9]                                                               ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[10]                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[10]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|current_offset_delayed[11]                                                                                                                                                                                                                ; Merged with sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|buffer_write_address_delayed[11]                                                              ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13..15]                                                                                                                                                                                      ; Stuck at GND due to stuck port data_in                                                                                                                                                                                ;
; Total Number of Removed Registers = 43                                                                                                                                                                                                                                                                                                                ;                                                                                                                                                                                                                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                                                                                                                                                                                                                                     ; Reason for Removal        ; Registers Removed due to This Register                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; spi_master:inst|clk_ratio[30]                                                                                                                                                                                                                                                                                                                     ; Stuck at GND              ; spi_master:inst|continue                                                                                                                                                         ;
;                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                  ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[15]                                                                                                                                                                                      ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[14],                    ;
;                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[13]                     ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger_flow_sel:\generated:ela_trigger_flow_mgr_entity|sld_ela_trigger_flow_sel_ef41:auto_generated|sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5:mgl_prim1|segment_trigger_reg[0] ; Stuck at GND              ; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|segment_trigger_processed ;
;                                                                                                                                                                                                                                                                                                                                                   ; due to stuck port data_in ;                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 2994  ;
; Number of registers using Synchronous Clear  ; 55    ;
; Number of registers using Synchronous Load   ; 84    ;
; Number of registers using Asynchronous Clear ; 1535  ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 1693  ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                                                                                                                             ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Inverted Register                                                                                                                                                              ; Fan out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; spi_master:inst|clk_ratio[31]                                                                                                                                                  ; 6       ;
; spi_master:inst|count[31]                                                                                                                                                      ; 2       ;
; spi_master:inst|count[0]                                                                                                                                                       ; 5       ;
; async_receiver:inst9|RxD_bit                                                                                                                                                   ; 4       ;
; async_receiver:inst9|Filter_cnt[0]                                                                                                                                             ; 3       ;
; async_receiver:inst9|Filter_cnt[1]                                                                                                                                             ; 3       ;
; async_receiver:inst9|RxD_sync[1]                                                                                                                                               ; 2       ;
; async_receiver:inst9|RxD_sync[0]                                                                                                                                               ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|tdo                                                                                                              ; 1       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[2]                                                                                                   ; 2       ;
; sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|jtag_ir_reg[1]                                                                                                   ; 3       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[0]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[1]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[2]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[3]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[4]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[5]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[6]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[7]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[8]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[9]  ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[10] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[11] ; 1       ;
; sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|modified_post_count[12] ; 1       ;
; Total number of inverted registers = 24                                                                                                                                        ;         ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                              ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 7 bits    ; 14 LEs        ; 7 LEs                ; 7 LEs                  ; Yes        ; |top_file|async_transmitter:inst6|TxD_shift[0]                                                                                                                                ;
; 4:1                ; 30 bits   ; 60 LEs        ; 30 LEs               ; 30 LEs                 ; Yes        ; |top_file|spi_master:inst|count[8]                                                                                                                                            ;
; 4:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; Yes        ; |top_file|uart_transm_data:inst7|tx_data_temp[4]                                                                                                                              ;
; 5:1                ; 6 bits    ; 18 LEs        ; 6 LEs                ; 12 LEs                 ; Yes        ; |top_file|spi_master:inst|clk_toggles[0]                                                                                                                                      ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_file|spi_control:inst8|count_uart_data[3]                                                                                                                                ;
; 5:1                ; 15 bits   ; 45 LEs        ; 15 LEs               ; 30 LEs                 ; Yes        ; |top_file|spi_master:inst|tx_buffer[14]                                                                                                                                       ;
; 7:1                ; 3 bits    ; 12 LEs        ; 3 LEs                ; 9 LEs                  ; Yes        ; |top_file|uart_transm_data:inst7|transm_count[3]                                                                                                                              ;
; 3:1                ; 2 bits    ; 4 LEs         ; 0 LEs                ; 4 LEs                  ; Yes        ; |top_file|async_receiver:inst9|Filter_cnt[0]                                                                                                                                  ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top_file|spi_master:inst|count[0]                                                                                                                                            ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[14]                               ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_val_shift_reg[4]                                ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|serial_crc_16:\tdo_crc_gen:tdo_crc_calc|lfsr[5]         ;
; 4:1                ; 32 bits   ; 64 LEs        ; 64 LEs               ; 0 LEs                  ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|tdo_crc_len_reg[9]                                      ;
; 4:1                ; 13 bits   ; 26 LEs        ; 26 LEs               ; 0 LEs                  ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|counter[8]   ;
; 5:1                ; 4 bits    ; 12 LEs        ; 4 LEs                ; 8 LEs                  ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|word_counter[3]                   ;
; 12:1               ; 4 bits    ; 32 LEs        ; 24 LEs               ; 8 LEs                  ; Yes        ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_rom_sr:crc_rom_sr|WORD_SR[1]                        ;
; 3:1                ; 12 bits   ; 24 LEs        ; 12 LEs               ; 12 LEs                 ; No         ; |top_file|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_buffer_manager:sld_buffer_manager_inst|offset_count ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|hub_minor_ver_reg[0]                                                                                  ;
; 4:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|mixer_addr_reg[4]                                                                                     ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|word_counter[0]                                                               ;
; 6:1                ; 9 bits    ; 36 LEs        ; 9 LEs                ; 27 LEs                 ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|irsr_reg[2]                                                                                           ;
; 34:1               ; 4 bits    ; 88 LEs        ; 56 LEs               ; 32 LEs                 ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|design_hash_reg[0]                                                                                    ;
; 20:1               ; 4 bits    ; 52 LEs        ; 32 LEs               ; 20 LEs                 ; Yes        ; |top_file|sld_hub:auto_hub|sld_jtag_hub:\jtag_hub_gen:sld_jtag_hub_inst|sld_rom_sr:hub_info_reg|WORD_SR[0]                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: spi_master:inst ;
+----------------+-------+-------------------------------------+
; Parameter Name ; Value ; Type                                ;
+----------------+-------+-------------------------------------+
; slaves         ; 1     ; Signed Integer                      ;
; d_width        ; 16    ; Signed Integer                      ;
+----------------+-------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PLL:inst13|altpll:altpll_component ;
+-------------------------------+-----------------------+-------------------------+
; Parameter Name                ; Value                 ; Type                    ;
+-------------------------------+-----------------------+-------------------------+
; OPERATION_MODE                ; NORMAL                ; Untyped                 ;
; PLL_TYPE                      ; AUTO                  ; Untyped                 ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=PLL ; Untyped                 ;
; QUALIFY_CONF_DONE             ; OFF                   ; Untyped                 ;
; COMPENSATE_CLOCK              ; CLK0                  ; Untyped                 ;
; SCAN_CHAIN                    ; LONG                  ; Untyped                 ;
; PRIMARY_CLOCK                 ; INCLK0                ; Untyped                 ;
; INCLK0_INPUT_FREQUENCY        ; 20000                 ; Signed Integer          ;
; INCLK1_INPUT_FREQUENCY        ; 0                     ; Untyped                 ;
; GATE_LOCK_SIGNAL              ; NO                    ; Untyped                 ;
; GATE_LOCK_COUNTER             ; 0                     ; Untyped                 ;
; LOCK_HIGH                     ; 1                     ; Untyped                 ;
; LOCK_LOW                      ; 1                     ; Untyped                 ;
; VALID_LOCK_MULTIPLIER         ; 1                     ; Untyped                 ;
; INVALID_LOCK_MULTIPLIER       ; 5                     ; Untyped                 ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                   ; Untyped                 ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                   ; Untyped                 ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                   ; Untyped                 ;
; SKIP_VCO                      ; OFF                   ; Untyped                 ;
; SWITCH_OVER_COUNTER           ; 0                     ; Untyped                 ;
; SWITCH_OVER_TYPE              ; AUTO                  ; Untyped                 ;
; FEEDBACK_SOURCE               ; EXTCLK0               ; Untyped                 ;
; BANDWIDTH                     ; 0                     ; Untyped                 ;
; BANDWIDTH_TYPE                ; AUTO                  ; Untyped                 ;
; SPREAD_FREQUENCY              ; 0                     ; Untyped                 ;
; DOWN_SPREAD                   ; 0                     ; Untyped                 ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                   ; Untyped                 ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                   ; Untyped                 ;
; CLK9_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK8_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK7_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK6_MULTIPLY_BY              ; 0                     ; Untyped                 ;
; CLK5_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK4_MULTIPLY_BY              ; 1                     ; Untyped                 ;
; CLK3_MULTIPLY_BY              ; 2                     ; Signed Integer          ;
; CLK2_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK1_MULTIPLY_BY              ; 1                     ; Signed Integer          ;
; CLK0_MULTIPLY_BY              ; 3                     ; Signed Integer          ;
; CLK9_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK8_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK7_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK6_DIVIDE_BY                ; 0                     ; Untyped                 ;
; CLK5_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK4_DIVIDE_BY                ; 1                     ; Untyped                 ;
; CLK3_DIVIDE_BY                ; 5                     ; Signed Integer          ;
; CLK2_DIVIDE_BY                ; 2                     ; Signed Integer          ;
; CLK1_DIVIDE_BY                ; 25                    ; Signed Integer          ;
; CLK0_DIVIDE_BY                ; 1                     ; Signed Integer          ;
; CLK9_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK8_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK7_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK6_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK4_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK3_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK2_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK1_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK0_PHASE_SHIFT              ; 0                     ; Untyped                 ;
; CLK5_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK4_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK3_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK2_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK1_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK0_TIME_DELAY               ; 0                     ; Untyped                 ;
; CLK9_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK8_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK7_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK6_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK5_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK4_DUTY_CYCLE               ; 50                    ; Untyped                 ;
; CLK3_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK2_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK1_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK0_DUTY_CYCLE               ; 50                    ; Signed Integer          ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                   ; Untyped                 ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                   ; Untyped                 ;
; LOCK_WINDOW_UI                ;  0.05                 ; Untyped                 ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                ; Untyped                 ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                ; Untyped                 ;
; DPA_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; DPA_DIVIDE_BY                 ; 1                     ; Untyped                 ;
; DPA_DIVIDER                   ; 0                     ; Untyped                 ;
; EXTCLK3_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK2_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK1_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK0_MULTIPLY_BY           ; 1                     ; Untyped                 ;
; EXTCLK3_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK2_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK1_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK0_DIVIDE_BY             ; 1                     ; Untyped                 ;
; EXTCLK3_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK2_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK1_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK0_PHASE_SHIFT           ; 0                     ; Untyped                 ;
; EXTCLK3_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK2_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK1_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK0_TIME_DELAY            ; 0                     ; Untyped                 ;
; EXTCLK3_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK2_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK1_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; EXTCLK0_DUTY_CYCLE            ; 50                    ; Untyped                 ;
; VCO_MULTIPLY_BY               ; 0                     ; Untyped                 ;
; VCO_DIVIDE_BY                 ; 0                     ; Untyped                 ;
; SCLKOUT0_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; SCLKOUT1_PHASE_SHIFT          ; 0                     ; Untyped                 ;
; VCO_MIN                       ; 0                     ; Untyped                 ;
; VCO_MAX                       ; 0                     ; Untyped                 ;
; VCO_CENTER                    ; 0                     ; Untyped                 ;
; PFD_MIN                       ; 0                     ; Untyped                 ;
; PFD_MAX                       ; 0                     ; Untyped                 ;
; M_INITIAL                     ; 0                     ; Untyped                 ;
; M                             ; 0                     ; Untyped                 ;
; N                             ; 1                     ; Untyped                 ;
; M2                            ; 1                     ; Untyped                 ;
; N2                            ; 1                     ; Untyped                 ;
; SS                            ; 1                     ; Untyped                 ;
; C0_HIGH                       ; 0                     ; Untyped                 ;
; C1_HIGH                       ; 0                     ; Untyped                 ;
; C2_HIGH                       ; 0                     ; Untyped                 ;
; C3_HIGH                       ; 0                     ; Untyped                 ;
; C4_HIGH                       ; 0                     ; Untyped                 ;
; C5_HIGH                       ; 0                     ; Untyped                 ;
; C6_HIGH                       ; 0                     ; Untyped                 ;
; C7_HIGH                       ; 0                     ; Untyped                 ;
; C8_HIGH                       ; 0                     ; Untyped                 ;
; C9_HIGH                       ; 0                     ; Untyped                 ;
; C0_LOW                        ; 0                     ; Untyped                 ;
; C1_LOW                        ; 0                     ; Untyped                 ;
; C2_LOW                        ; 0                     ; Untyped                 ;
; C3_LOW                        ; 0                     ; Untyped                 ;
; C4_LOW                        ; 0                     ; Untyped                 ;
; C5_LOW                        ; 0                     ; Untyped                 ;
; C6_LOW                        ; 0                     ; Untyped                 ;
; C7_LOW                        ; 0                     ; Untyped                 ;
; C8_LOW                        ; 0                     ; Untyped                 ;
; C9_LOW                        ; 0                     ; Untyped                 ;
; C0_INITIAL                    ; 0                     ; Untyped                 ;
; C1_INITIAL                    ; 0                     ; Untyped                 ;
; C2_INITIAL                    ; 0                     ; Untyped                 ;
; C3_INITIAL                    ; 0                     ; Untyped                 ;
; C4_INITIAL                    ; 0                     ; Untyped                 ;
; C5_INITIAL                    ; 0                     ; Untyped                 ;
; C6_INITIAL                    ; 0                     ; Untyped                 ;
; C7_INITIAL                    ; 0                     ; Untyped                 ;
; C8_INITIAL                    ; 0                     ; Untyped                 ;
; C9_INITIAL                    ; 0                     ; Untyped                 ;
; C0_MODE                       ; BYPASS                ; Untyped                 ;
; C1_MODE                       ; BYPASS                ; Untyped                 ;
; C2_MODE                       ; BYPASS                ; Untyped                 ;
; C3_MODE                       ; BYPASS                ; Untyped                 ;
; C4_MODE                       ; BYPASS                ; Untyped                 ;
; C5_MODE                       ; BYPASS                ; Untyped                 ;
; C6_MODE                       ; BYPASS                ; Untyped                 ;
; C7_MODE                       ; BYPASS                ; Untyped                 ;
; C8_MODE                       ; BYPASS                ; Untyped                 ;
; C9_MODE                       ; BYPASS                ; Untyped                 ;
; C0_PH                         ; 0                     ; Untyped                 ;
; C1_PH                         ; 0                     ; Untyped                 ;
; C2_PH                         ; 0                     ; Untyped                 ;
; C3_PH                         ; 0                     ; Untyped                 ;
; C4_PH                         ; 0                     ; Untyped                 ;
; C5_PH                         ; 0                     ; Untyped                 ;
; C6_PH                         ; 0                     ; Untyped                 ;
; C7_PH                         ; 0                     ; Untyped                 ;
; C8_PH                         ; 0                     ; Untyped                 ;
; C9_PH                         ; 0                     ; Untyped                 ;
; L0_HIGH                       ; 1                     ; Untyped                 ;
; L1_HIGH                       ; 1                     ; Untyped                 ;
; G0_HIGH                       ; 1                     ; Untyped                 ;
; G1_HIGH                       ; 1                     ; Untyped                 ;
; G2_HIGH                       ; 1                     ; Untyped                 ;
; G3_HIGH                       ; 1                     ; Untyped                 ;
; E0_HIGH                       ; 1                     ; Untyped                 ;
; E1_HIGH                       ; 1                     ; Untyped                 ;
; E2_HIGH                       ; 1                     ; Untyped                 ;
; E3_HIGH                       ; 1                     ; Untyped                 ;
; L0_LOW                        ; 1                     ; Untyped                 ;
; L1_LOW                        ; 1                     ; Untyped                 ;
; G0_LOW                        ; 1                     ; Untyped                 ;
; G1_LOW                        ; 1                     ; Untyped                 ;
; G2_LOW                        ; 1                     ; Untyped                 ;
; G3_LOW                        ; 1                     ; Untyped                 ;
; E0_LOW                        ; 1                     ; Untyped                 ;
; E1_LOW                        ; 1                     ; Untyped                 ;
; E2_LOW                        ; 1                     ; Untyped                 ;
; E3_LOW                        ; 1                     ; Untyped                 ;
; L0_INITIAL                    ; 1                     ; Untyped                 ;
; L1_INITIAL                    ; 1                     ; Untyped                 ;
; G0_INITIAL                    ; 1                     ; Untyped                 ;
; G1_INITIAL                    ; 1                     ; Untyped                 ;
; G2_INITIAL                    ; 1                     ; Untyped                 ;
; G3_INITIAL                    ; 1                     ; Untyped                 ;
; E0_INITIAL                    ; 1                     ; Untyped                 ;
; E1_INITIAL                    ; 1                     ; Untyped                 ;
; E2_INITIAL                    ; 1                     ; Untyped                 ;
; E3_INITIAL                    ; 1                     ; Untyped                 ;
; L0_MODE                       ; BYPASS                ; Untyped                 ;
; L1_MODE                       ; BYPASS                ; Untyped                 ;
; G0_MODE                       ; BYPASS                ; Untyped                 ;
; G1_MODE                       ; BYPASS                ; Untyped                 ;
; G2_MODE                       ; BYPASS                ; Untyped                 ;
; G3_MODE                       ; BYPASS                ; Untyped                 ;
; E0_MODE                       ; BYPASS                ; Untyped                 ;
; E1_MODE                       ; BYPASS                ; Untyped                 ;
; E2_MODE                       ; BYPASS                ; Untyped                 ;
; E3_MODE                       ; BYPASS                ; Untyped                 ;
; L0_PH                         ; 0                     ; Untyped                 ;
; L1_PH                         ; 0                     ; Untyped                 ;
; G0_PH                         ; 0                     ; Untyped                 ;
; G1_PH                         ; 0                     ; Untyped                 ;
; G2_PH                         ; 0                     ; Untyped                 ;
; G3_PH                         ; 0                     ; Untyped                 ;
; E0_PH                         ; 0                     ; Untyped                 ;
; E1_PH                         ; 0                     ; Untyped                 ;
; E2_PH                         ; 0                     ; Untyped                 ;
; E3_PH                         ; 0                     ; Untyped                 ;
; M_PH                          ; 0                     ; Untyped                 ;
; C1_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C2_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C3_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C4_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C5_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C6_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C7_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C8_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; C9_USE_CASC_IN                ; OFF                   ; Untyped                 ;
; CLK0_COUNTER                  ; G0                    ; Untyped                 ;
; CLK1_COUNTER                  ; G0                    ; Untyped                 ;
; CLK2_COUNTER                  ; G0                    ; Untyped                 ;
; CLK3_COUNTER                  ; G0                    ; Untyped                 ;
; CLK4_COUNTER                  ; G0                    ; Untyped                 ;
; CLK5_COUNTER                  ; G0                    ; Untyped                 ;
; CLK6_COUNTER                  ; E0                    ; Untyped                 ;
; CLK7_COUNTER                  ; E1                    ; Untyped                 ;
; CLK8_COUNTER                  ; E2                    ; Untyped                 ;
; CLK9_COUNTER                  ; E3                    ; Untyped                 ;
; L0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; L1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; G3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E0_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E1_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E2_TIME_DELAY                 ; 0                     ; Untyped                 ;
; E3_TIME_DELAY                 ; 0                     ; Untyped                 ;
; M_TIME_DELAY                  ; 0                     ; Untyped                 ;
; N_TIME_DELAY                  ; 0                     ; Untyped                 ;
; EXTCLK3_COUNTER               ; E3                    ; Untyped                 ;
; EXTCLK2_COUNTER               ; E2                    ; Untyped                 ;
; EXTCLK1_COUNTER               ; E1                    ; Untyped                 ;
; EXTCLK0_COUNTER               ; E0                    ; Untyped                 ;
; ENABLE0_COUNTER               ; L0                    ; Untyped                 ;
; ENABLE1_COUNTER               ; L0                    ; Untyped                 ;
; CHARGE_PUMP_CURRENT           ; 2                     ; Untyped                 ;
; LOOP_FILTER_R                 ;  1.000000             ; Untyped                 ;
; LOOP_FILTER_C                 ; 5                     ; Untyped                 ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                  ; Untyped                 ;
; LOOP_FILTER_R_BITS            ; 9999                  ; Untyped                 ;
; LOOP_FILTER_C_BITS            ; 9999                  ; Untyped                 ;
; VCO_POST_SCALE                ; 0                     ; Untyped                 ;
; CLK2_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK1_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; CLK0_OUTPUT_FREQUENCY         ; 0                     ; Untyped                 ;
; INTENDED_DEVICE_FAMILY        ; Cyclone IV E          ; Untyped                 ;
; PORT_CLKENA0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA4                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKENA5                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_EXTCLK0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK2                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_EXTCLK3                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD0                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKBAD1                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK0                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK1                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK2                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK3                     ; PORT_USED             ; Untyped                 ;
; PORT_CLK4                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK5                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK6                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK7                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK8                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLK9                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATA                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDATAOUT              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANDONE                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKLOSS                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK1                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_INCLK0                   ; PORT_USED             ; Untyped                 ;
; PORT_FBIN                     ; PORT_UNUSED           ; Untyped                 ;
; PORT_PLLENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_CLKSWITCH                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ARESET                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_PFDENA                   ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLK                  ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANACLR                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANREAD                 ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANWRITE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_LOCKED                   ; PORT_USED             ; Untyped                 ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED           ; Untyped                 ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_PHASEDONE                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASESTEP                ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED           ; Untyped                 ;
; PORT_SCANCLKENA               ; PORT_UNUSED           ; Untyped                 ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED           ; Untyped                 ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY     ; Untyped                 ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY     ; Untyped                 ;
; M_TEST_SOURCE                 ; 5                     ; Untyped                 ;
; C0_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C1_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C2_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C3_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C4_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C5_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C6_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C7_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C8_TEST_SOURCE                ; 5                     ; Untyped                 ;
; C9_TEST_SOURCE                ; 5                     ; Untyped                 ;
; CBXI_PARAMETER                ; PLL_altpll7           ; Untyped                 ;
; VCO_FREQUENCY_CONTROL         ; AUTO                  ; Untyped                 ;
; VCO_PHASE_SHIFT_STEP          ; 0                     ; Untyped                 ;
; WIDTH_CLOCK                   ; 5                     ; Signed Integer          ;
; WIDTH_PHASECOUNTERSELECT      ; 4                     ; Untyped                 ;
; USING_FBMIMICBIDIR_PORT       ; OFF                   ; Untyped                 ;
; DEVICE_FAMILY                 ; Cyclone IV E          ; Untyped                 ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                ; Untyped                 ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                   ; Untyped                 ;
; AUTO_CARRY_CHAINS             ; ON                    ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS          ; OFF                   ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS           ; ON                    ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS        ; OFF                   ; IGNORE_CASCADE          ;
+-------------------------------+-----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst9 ;
+----------------+---------+----------------------------------------+
; Parameter Name ; Value   ; Type                                   ;
+----------------+---------+----------------------------------------+
; ClkFrequency   ; 2000000 ; Signed Integer                         ;
; Baud           ; 115200  ; Signed Integer                         ;
; Oversampling   ; 8       ; Signed Integer                         ;
+----------------+---------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_receiver:inst9|BaudTickGen:tickgen ;
+----------------+---------+------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                       ;
+----------------+---------+------------------------------------------------------------+
; ClkFrequency   ; 2000000 ; Signed Integer                                             ;
; Baud           ; 115200  ; Signed Integer                                             ;
; Oversampling   ; 8       ; Signed Integer                                             ;
+----------------+---------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst6 ;
+----------------+---------+-------------------------------------------+
; Parameter Name ; Value   ; Type                                      ;
+----------------+---------+-------------------------------------------+
; ClkFrequency   ; 2000000 ; Signed Integer                            ;
; Baud           ; 115200  ; Signed Integer                            ;
+----------------+---------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: async_transmitter:inst6|BaudTickGen:tickgen ;
+----------------+---------+---------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                          ;
+----------------+---------+---------------------------------------------------------------+
; ClkFrequency   ; 2000000 ; Signed Integer                                                ;
; Baud           ; 115200  ; Signed Integer                                                ;
; Oversampling   ; 1       ; Signed Integer                                                ;
+----------------+---------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Type           ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; String         ;
; sld_node_info                                   ; 805334528                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Untyped        ;
; SLD_IP_VERSION                                  ; 6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_data_bits                                   ; 123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_trigger_bits                                ; 123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_sample_depth                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_segment_size                                ; 4096                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_state_bits                                  ; 2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_buffer_full_stop                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_trigger_level                               ; 3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_trigger_in_enabled                          ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_advanced_trigger_entity                     ; basic,1,basic,1,basic,1,                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_enable_advanced_trigger                     ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; String         ;
; sld_inversion_mask_length                       ; 1247                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Untyped        ;
; sld_inversion_mask                              ; 00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000 ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_state_flow_mgr_entity                       ; sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Untyped        ;
; sld_state_flow_use_generated                    ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_current_resource_width                      ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_bits                      ; 123                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Untyped        ;
; sld_storage_qualifier_mode                      ; TRANSITIONAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ENABLE_ADVANCED_CONDITION ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
; sld_storage_qualifier_inversion_mask_length     ; 124                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Untyped        ;
; SLD_STORAGE_QUALIFIER_ADVANCED_CONDITION_ENTITY ; basic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; String         ;
; SLD_STORAGE_QUALIFIER_PIPELINE                  ; 0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                       ;
+-------------------------------+------------------------------------+
; Name                          ; Value                              ;
+-------------------------------+------------------------------------+
; Number of entity instances    ; 1                                  ;
; Entity Instance               ; PLL:inst13|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                             ;
;     -- PLL_TYPE               ; AUTO                               ;
;     -- PRIMARY_CLOCK          ; INCLK0                             ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                              ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                  ;
;     -- VCO_MULTIPLY_BY        ; 0                                  ;
;     -- VCO_DIVIDE_BY          ; 0                                  ;
+-------------------------------+------------------------------------+


+----------------------------------------------------------------------+
; Port Connectivity Checks: "async_receiver:inst9|BaudTickGen:tickgen" ;
+--------+-------+----------+------------------------------------------+
; Port   ; Type  ; Severity ; Details                                  ;
+--------+-------+----------+------------------------------------------+
; enable ; Input ; Info     ; Stuck at VCC                             ;
+--------+-------+----------+------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; SignalTap II Logic Analyzer Settings                                                                                                                                                                                                                                    ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; Instance Index ; Instance Name    ; Trigger Input Width ; Data Input Width ; Sample Depth ; Segments ; Storage Qualifier Type ; Trigger Flow Control ; Trigger Conditions ; Advanced Trigger Conditions ; Trigger In Used ; Trigger Out Used ; Power-Up Trigger Enabled ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+
; 0              ; auto_signaltap_0 ; 123                 ; 123              ; 4096         ; 1        ; continuous             ; state-based          ; 3                  ; 0                           ; no              ; no               ; no                       ;
+----------------+------------------+---------------------+------------------+--------------+----------+------------------------+----------------------+--------------------+-----------------------------+-----------------+------------------+--------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 131                         ;
; cycloneiii_ff         ; 203                         ;
;     ENA               ; 144                         ;
;     ENA SCLR          ; 6                           ;
;     SCLR              ; 1                           ;
;     SLD               ; 13                          ;
;     plain             ; 39                          ;
; cycloneiii_io_obuf    ; 1                           ;
; cycloneiii_lcell_comb ; 228                         ;
;     arith             ; 59                          ;
;         2 data inputs ; 59                          ;
;     normal            ; 169                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 7                           ;
;         2 data inputs ; 44                          ;
;         3 data inputs ; 31                          ;
;         4 data inputs ; 84                          ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 5.10                        ;
; Average LUT depth     ; 2.39                        ;
+-----------------------+-----------------------------+


+--------------------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_signaltap:auto_signaltap_0 ;
+-----------------------+--------------------------------------------------------+
; Type                  ; Count                                                  ;
+-----------------------+--------------------------------------------------------+
; boundary_port         ; 687                                                    ;
; cycloneiii_ff         ; 2701                                                   ;
;     CLR               ; 182                                                    ;
;     ENA               ; 116                                                    ;
;     ENA CLR           ; 1315                                                   ;
;     ENA SCLR SLD      ; 36                                                     ;
;     ENA SLD           ; 13                                                     ;
;     SLD               ; 12                                                     ;
;     plain             ; 1027                                                   ;
; cycloneiii_lcell_comb ; 774                                                    ;
;     arith             ; 78                                                     ;
;         2 data inputs ; 78                                                     ;
;     normal            ; 696                                                    ;
;         0 data inputs ; 5                                                      ;
;         1 data inputs ; 17                                                     ;
;         2 data inputs ; 38                                                     ;
;         3 data inputs ; 482                                                    ;
;         4 data inputs ; 154                                                    ;
; cycloneiii_ram_block  ; 124                                                    ;
;                       ;                                                        ;
; Max LUT depth         ; 5.10                                                   ;
; Average LUT depth     ; 0.97                                                   ;
+-----------------------+--------------------------------------------------------+


+------------------------------------------------------------------+
; Post-Synthesis Netlist Statistics for Partition sld_hub:auto_hub ;
+-----------------------+------------------------------------------+
; Type                  ; Count                                    ;
+-----------------------+------------------------------------------+
; boundary_port         ; 60                                       ;
; cycloneiii_ff         ; 90                                       ;
;     CLR               ; 5                                        ;
;     ENA               ; 16                                       ;
;     ENA CLR           ; 32                                       ;
;     ENA CLR SLD       ; 1                                        ;
;     ENA SCLR          ; 5                                        ;
;     ENA SLD           ; 9                                        ;
;     SCLR              ; 7                                        ;
;     plain             ; 15                                       ;
; cycloneiii_lcell_comb ; 122                                      ;
;     arith             ; 8                                        ;
;         2 data inputs ; 8                                        ;
;     normal            ; 114                                      ;
;         0 data inputs ; 1                                        ;
;         1 data inputs ; 7                                        ;
;         2 data inputs ; 20                                       ;
;         3 data inputs ; 33                                       ;
;         4 data inputs ; 53                                       ;
;                       ;                                          ;
; Max LUT depth         ; 4.00                                     ;
; Average LUT depth     ; 1.73                                     ;
+-----------------------+------------------------------------------+


+-----------------------------------------------+
; Elapsed Time Per Partition                    ;
+--------------------------------+--------------+
; Partition Name                 ; Elapsed Time ;
+--------------------------------+--------------+
; sld_signaltap:auto_signaltap_0 ; 00:00:03     ;
; Top                            ; 00:00:01     ;
; sld_hub:auto_hub               ; 00:00:01     ;
+--------------------------------+--------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Connections to In-System Debugging Instance "auto_signaltap_0"                                                                                                                                                           ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; Name                                         ; Type          ; Status    ; Partition Name                 ; Netlist Type Used ; Actual Connection                                                              ; Details ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+
; async_receiver:inst9|RxD_data_ready          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; async_receiver:inst9|RxD_data_ready          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; async_receiver:inst9|RxD_data_ready          ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; async_receiver:inst9|clk                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[1] ; N/A     ;
; clk_10MHz_adc_i                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; clk_10MHz_adc_i                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; clk_10MHz_adc_i                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; clk_10MHz_adc_i                              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; clk_10MHz_o                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|sclk                                                           ; N/A     ;
; clk_10MHz_o                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|sclk                                                           ; N/A     ;
; clk_10MHz_o                                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|sclk                                                           ; N/A     ;
; clock_10_temp                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|mosi~reg0                                                      ; N/A     ;
; clock_10_temp                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|mosi~reg0                                                      ; N/A     ;
; clock_10_temp                                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|mosi~reg0                                                      ; N/A     ;
; spi_control:inst8|busy                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; spi_control:inst8|busy                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; spi_control:inst8|busy                       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; spi_control:inst8|count_uart_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[0]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[0]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[0]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[0]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[1]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[1]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[1]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|count_uart_data[1]                                           ; N/A     ;
; spi_control:inst8|count_uart_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|count_uart_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|count_uart_data[2]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|count_uart_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|count_uart_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|count_uart_data[3]         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; GND                                                                            ; N/A     ;
; spi_control:inst8|enable                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|enable                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|enable                     ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|enable_start               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_start                                                 ; N/A     ;
; spi_control:inst8|enable_start               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_start                                                 ; N/A     ;
; spi_control:inst8|enable_start               ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_start                                                 ; N/A     ;
; spi_control:inst8|enable_temp                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|enable_temp                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|enable_temp                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; spi_control:inst8|rx_ready                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; spi_control:inst8|rx_ready                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; spi_control:inst8|rx_ready                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data_ready                                            ; N/A     ;
; spi_control:inst8|rx_ready_flag              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_ready_flag                                                ; N/A     ;
; spi_control:inst8|rx_ready_flag              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_ready_flag                                                ; N/A     ;
; spi_control:inst8|rx_ready_flag              ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_ready_flag                                                ; N/A     ;
; spi_control:inst8|rx_uart_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[0]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[0]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[0]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[1]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[1]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[1]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[2]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[2]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[2]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[3]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[3]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[3]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[4]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[4]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[4]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[5]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[5]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[5]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[6]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[6]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[6]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[7]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[7]                                               ; N/A     ;
; spi_control:inst8|rx_uart_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_receiver:inst9|RxD_data[7]                                               ; N/A     ;
; spi_control:inst8|tx_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_control:inst8|tx_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_control:inst8|tx_data[0]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_control:inst8|tx_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_control:inst8|tx_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_control:inst8|tx_data[1]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_control:inst8|tx_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_control:inst8|tx_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_control:inst8|tx_data[2]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_control:inst8|tx_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_control:inst8|tx_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_control:inst8|tx_data[3]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_control:inst8|tx_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_control:inst8|tx_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_control:inst8|tx_data[4]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_control:inst8|tx_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_control:inst8|tx_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_control:inst8|tx_data[5]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_control:inst8|tx_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_control:inst8|tx_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_control:inst8|tx_data[6]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_control:inst8|tx_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_control:inst8|tx_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_control:inst8|tx_data[7]                 ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_master:inst|miso                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; spi_master:inst|miso                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; spi_master:inst|miso                         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; clk_10MHz_adc_i                                                                ; N/A     ;
; spi_master:inst|rx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; spi_master:inst|rx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; spi_master:inst|rx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; spi_master:inst|rx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; spi_master:inst|rx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; spi_master:inst|rx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; spi_master:inst|rx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; spi_master:inst|rx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; spi_master:inst|rx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; spi_master:inst|rx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; spi_master:inst|rx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; spi_master:inst|rx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; spi_master:inst|rx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; spi_master:inst|rx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; spi_master:inst|rx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; spi_master:inst|rx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; spi_master:inst|rx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; spi_master:inst|rx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; spi_master:inst|rx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; spi_master:inst|rx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; spi_master:inst|rx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; spi_master:inst|rx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; spi_master:inst|rx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; spi_master:inst|rx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; spi_master:inst|rx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; spi_master:inst|rx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; spi_master:inst|rx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; spi_master:inst|rx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; spi_master:inst|rx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; spi_master:inst|rx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; spi_master:inst|rx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; spi_master:inst|rx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; spi_master:inst|rx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; spi_master:inst|rx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; spi_master:inst|rx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; spi_master:inst|rx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; spi_master:inst|rx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; spi_master:inst|rx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; spi_master:inst|rx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; spi_master:inst|rx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; spi_master:inst|rx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; spi_master:inst|rx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; spi_master:inst|rx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; spi_master:inst|rx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; spi_master:inst|rx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; spi_master:inst|rx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; spi_master:inst|rx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; spi_master:inst|rx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; spi_master:inst|tx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_master:inst|tx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_master:inst|tx_data[0]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[0]                                       ; N/A     ;
; spi_master:inst|tx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[2]                                       ; N/A     ;
; spi_master:inst|tx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[2]                                       ; N/A     ;
; spi_master:inst|tx_data[10]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[2]                                       ; N/A     ;
; spi_master:inst|tx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[3]                                       ; N/A     ;
; spi_master:inst|tx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[3]                                       ; N/A     ;
; spi_master:inst|tx_data[11]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[3]                                       ; N/A     ;
; spi_master:inst|tx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[4]                                       ; N/A     ;
; spi_master:inst|tx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[4]                                       ; N/A     ;
; spi_master:inst|tx_data[12]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[4]                                       ; N/A     ;
; spi_master:inst|tx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[5]                                       ; N/A     ;
; spi_master:inst|tx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[5]                                       ; N/A     ;
; spi_master:inst|tx_data[13]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[5]                                       ; N/A     ;
; spi_master:inst|tx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[6]                                       ; N/A     ;
; spi_master:inst|tx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[6]                                       ; N/A     ;
; spi_master:inst|tx_data[14]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[6]                                       ; N/A     ;
; spi_master:inst|tx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[7]                                       ; N/A     ;
; spi_master:inst|tx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[7]                                       ; N/A     ;
; spi_master:inst|tx_data[15]                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[7]                                       ; N/A     ;
; spi_master:inst|tx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_master:inst|tx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_master:inst|tx_data[1]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[1]                                       ; N/A     ;
; spi_master:inst|tx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_master:inst|tx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_master:inst|tx_data[2]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[2]                                       ; N/A     ;
; spi_master:inst|tx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_master:inst|tx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_master:inst|tx_data[3]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[3]                                       ; N/A     ;
; spi_master:inst|tx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_master:inst|tx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_master:inst|tx_data[4]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[4]                                       ; N/A     ;
; spi_master:inst|tx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_master:inst|tx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_master:inst|tx_data[5]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[5]                                       ; N/A     ;
; spi_master:inst|tx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_master:inst|tx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_master:inst|tx_data[6]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[6]                                       ; N/A     ;
; spi_master:inst|tx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_master:inst|tx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_master:inst|tx_data[7]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_L[7]                                       ; N/A     ;
; spi_master:inst|tx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[0]                                       ; N/A     ;
; spi_master:inst|tx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[0]                                       ; N/A     ;
; spi_master:inst|tx_data[8]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[0]                                       ; N/A     ;
; spi_master:inst|tx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[1]                                       ; N/A     ;
; spi_master:inst|tx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[1]                                       ; N/A     ;
; spi_master:inst|tx_data[9]                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|rx_uart_data_temp_H[1]                                       ; N/A     ;
; uart_transm_data:inst7|UART_H[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[7]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[7]                                               ; N/A     ;
; uart_transm_data:inst7|UART_H[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_H[7]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[0]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[0]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[1]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[1]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[2]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[2]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[3]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[3]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[4]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[4]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[5]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[5]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[6]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[6]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[7]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[7]                                               ; N/A     ;
; uart_transm_data:inst7|UART_L[7]             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|UART_L[7]                                               ; N/A     ;
; uart_transm_data:inst7|busy                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; uart_transm_data:inst7|busy                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; uart_transm_data:inst7|busy                  ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|busy                                                           ; N/A     ;
; uart_transm_data:inst7|busy_transmit         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_transmitter:inst6|Equal0~0_wirecell                                      ; N/A     ;
; uart_transm_data:inst7|busy_transmit         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_transmitter:inst6|Equal0~0_wirecell                                      ; N/A     ;
; uart_transm_data:inst7|busy_transmit         ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; async_transmitter:inst6|Equal0~0_wirecell                                      ; N/A     ;
; uart_transm_data:inst7|clk                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[1] ; N/A     ;
; uart_transm_data:inst7|clk                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[1] ; N/A     ;
; uart_transm_data:inst7|clk                   ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|wire_pll1_clk[1] ; N/A     ;
; uart_transm_data:inst7|enable                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|enable                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|enable                ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|enable_temp           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|enable_temp           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|enable_temp           ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|enable_temp                                             ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[0]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[10]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[10]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[11]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[11]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[12]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[12]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[13]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[13]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[14]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[14]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[15]      ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[15]                                                    ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[1]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[2]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[3]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[4]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[5]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[6]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[7]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[8]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[8]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; uart_transm_data:inst7|rx_uart_data[9]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_master:inst|rx_data[9]                                                     ; N/A     ;
; uart_transm_data:inst7|transm_count[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[0]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[0]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[0]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[1]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[1]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[1]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[2]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[2]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[2]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[3]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[3]                                         ; N/A     ;
; uart_transm_data:inst7|transm_count[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|transm_count[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[0]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[1]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[2]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[3]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[4]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[5]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[6]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data[7]            ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[0]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[0]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[1]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[1]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[2]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[2]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[3]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[3]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[4]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[4]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[5]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[5]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[6]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[6]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|tx_data_temp[7]       ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|tx_data_temp[7]                                         ; N/A     ;
; uart_transm_data:inst7|wait_data             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; uart_transm_data:inst7|wait_data             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; uart_transm_data:inst7|wait_data             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; spi_control:inst8|enable_temp                                                  ; N/A     ;
; uart_transm_data:inst7|wait_end_receive_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_end_receive_flag                                   ; N/A     ;
; uart_transm_data:inst7|wait_end_receive_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_end_receive_flag                                   ; N/A     ;
; uart_transm_data:inst7|wait_end_receive_flag ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_end_receive_flag                                   ; N/A     ;
; uart_transm_data:inst7|wait_flag             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_flag                                               ; N/A     ;
; uart_transm_data:inst7|wait_flag             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_flag                                               ; N/A     ;
; uart_transm_data:inst7|wait_flag             ; pre-synthesis ; connected ; Top                            ; post-synthesis    ; uart_transm_data:inst7|wait_flag                                               ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|gnd                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~GND                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
; auto_signaltap_0|vcc                         ; post-fitting  ; connected ; sld_signaltap:auto_signaltap_0 ; post-synthesis    ; sld_signaltap:auto_signaltap_0|~VCC                                            ; N/A     ;
+----------------------------------------------+---------------+-----------+--------------------------------+-------------------+--------------------------------------------------------------------------------+---------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 14.0.0 Build 200 06/17/2014 SJ Full Version
    Info: Processing started: Fri Feb 16 22:36:06 2018
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off project_piu_piu -c project_piu_piu
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file pll/pll.v
    Info (12023): Found entity 1: PLL
Info (12021): Found 1 design units, including 1 entities, in source file top_file.bdf
    Info (12023): Found entity 1: top_file
Info (12021): Found 1 design units, including 1 entities, in source file spi_try/spi_control.v
    Info (12023): Found entity 1: spi_control
Info (12021): Found 2 design units, including 1 entities, in source file spi_try/spi_master.vhd
    Info (12022): Found design unit 1: spi_master-logic
    Info (12023): Found entity 1: spi_master
Info (12021): Found 4 design units, including 4 entities, in source file rs232/ne/async.v
    Info (12023): Found entity 1: async_transmitter
    Info (12023): Found entity 2: async_receiver
    Info (12023): Found entity 3: ASSERTION_ERROR
    Info (12023): Found entity 4: BaudTickGen
Info (12021): Found 1 design units, including 1 entities, in source file uart_transm_data.v
    Info (12023): Found entity 1: uart_transm_data
Info (12127): Elaborating entity "top_file" for the top level hierarchy
Warning (275009): Pin "key1" not connected
Info (12128): Elaborating entity "spi_master" for hierarchy "spi_master:inst"
Info (12128): Elaborating entity "PLL" for hierarchy "PLL:inst13"
Info (12128): Elaborating entity "altpll" for hierarchy "PLL:inst13|altpll:altpll_component"
Info (12130): Elaborated megafunction instantiation "PLL:inst13|altpll:altpll_component"
Info (12133): Instantiated megafunction "PLL:inst13|altpll:altpll_component" with the following parameter:
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "3"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk1_divide_by" = "25"
    Info (12134): Parameter "clk1_duty_cycle" = "50"
    Info (12134): Parameter "clk1_multiply_by" = "1"
    Info (12134): Parameter "clk1_phase_shift" = "0"
    Info (12134): Parameter "clk2_divide_by" = "2"
    Info (12134): Parameter "clk2_duty_cycle" = "50"
    Info (12134): Parameter "clk2_multiply_by" = "1"
    Info (12134): Parameter "clk2_phase_shift" = "0"
    Info (12134): Parameter "clk3_divide_by" = "5"
    Info (12134): Parameter "clk3_duty_cycle" = "50"
    Info (12134): Parameter "clk3_multiply_by" = "2"
    Info (12134): Parameter "clk3_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "Cyclone IV E"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=PLL"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_USED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_USED"
    Info (12134): Parameter "port_clk2" = "PORT_USED"
    Info (12134): Parameter "port_clk3" = "PORT_USED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "self_reset_on_loss_lock" = "OFF"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/pll_altpll7.v
    Info (12023): Found entity 1: PLL_altpll7
Info (12128): Elaborating entity "PLL_altpll7" for hierarchy "PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated"
Info (12128): Elaborating entity "spi_control" for hierarchy "spi_control:inst8"
Warning (10230): Verilog HDL assignment warning at spi_control.v(41): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at spi_control.v(49): truncated value with size 32 to match size of target (4)
Info (12128): Elaborating entity "async_receiver" for hierarchy "async_receiver:inst9"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_receiver:inst9|BaudTickGen:tickgen"
Info (12128): Elaborating entity "async_transmitter" for hierarchy "async_transmitter:inst6"
Info (12128): Elaborating entity "BaudTickGen" for hierarchy "async_transmitter:inst6|BaudTickGen:tickgen"
Info (12128): Elaborating entity "uart_transm_data" for hierarchy "uart_transm_data:inst7"
Warning (10230): Verilog HDL assignment warning at uart_transm_data.v(37): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transm_data.v(44): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transm_data.v(48): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transm_data.v(54): truncated value with size 32 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at uart_transm_data.v(59): truncated value with size 32 to match size of target (4)
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_flow_sel_ef41.tdf
    Info (12023): Found entity 1: sld_ela_trigger_flow_sel_ef41
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5.v
    Info (12023): Found entity 1: sld_reserved_project_piu_piu_auto_signaltap_0_flow_mgr_72a5
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_i424.tdf
    Info (12023): Found entity 1: altsyncram_i424
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_jii.tdf
    Info (12023): Found entity 1: cntr_jii
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_tgc.tdf
    Info (12023): Found entity 1: cmpr_tgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_m9j.tdf
    Info (12023): Found entity 1: cntr_m9j
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc
Info (12033): Analysis and Synthesis generated SignalTap II or debug node instance "auto_signaltap_0"
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_signaltap:auto_signaltap_0"
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Info (286031): Timing-Driven Synthesis is running on partition "sld_hub:auto_hub"
Info (35024): Succesfully connected in-system debug instance "auto_signaltap_0" to all 403 required data inputs, trigger inputs, acquisition clocks, and dynamic pins
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 2 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (15897): PLL "PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|pll1" has parameter compensate_clock set to clock0 but port CLK[0] is not connected
Warning (15899): PLL "PLL:inst13|altpll:altpll_component|PLL_altpll7:auto_generated|pll1" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK[0] is not connected
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key1"
Info (21057): Implemented 3479 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 8 input pins
    Info (21059): Implemented 6 output pins
    Info (21061): Implemented 3339 logic cells
    Info (21064): Implemented 124 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 12 warnings
    Info: Peak virtual memory: 701 megabytes
    Info: Processing ended: Fri Feb 16 22:36:24 2018
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:16


