// Seed: 588161746
`timescale 1ps / 1ps
module module_0 (
    input id_0,
    output logic id_1,
    output id_2,
    input id_3,
    input id_4,
    output id_5,
    input id_6
);
  logic id_7 = 1;
  type_11(
      id_6, 1
  );
  logic id_8;
  always @(*) begin
    id_7 = id_6;
  end
endmodule
