<!doctype html><html lang=en><head><meta charset=utf-8><meta name=viewport content="width=device-width,initial-scale=1,viewport-fit=cover"><base href=https://www.lowrisc.org><link rel=icon type=image/png sizes=32x32 href=/favicon.png><title>Tagged memory developments &middot; lowRISC: Collaborative open silicon engineering</title><link href=/main.b716e.css rel=stylesheet><script defer data-domain=lowrisc.org src=https://plausible.io/js/script.js></script></head><body><header><nav class="navbar navbar-expand-md navbar-light"><div class=container><a class=navbar-brand href=#><img src=/img/logo/logo-dualcolor.svg alt=lowRISC></a>
<button class=navbar-toggler type=button data-toggle=collapse data-target=#navbarCollapse aria-controls=navbarCollapse aria-expanded=false aria-label="Toggle navigation">
<span class=navbar-toggler-icon></span></button><div class="collapse navbar-collapse" id=navbarCollapse><ul class="navbar-nav ml-auto"><li class=nav-item><a href=/our-work class=nav-link>Our work</a></li><li class=nav-item><a href=/open-silicon class=nav-link>Open Silicon</a></li><li class=nav-item><a href=/community class=nav-link>Community</a></li><li class=nav-item><a href=/news class=nav-link>News</a></li><li class=nav-item><a href=/jobs class=nav-link>Jobs</a></li><li class=nav-item><a href=/about class=nav-link>About us</a></li><li class=nav-item><a class="btn lr-navbar-btn-gh" href=https://github.com/lowrisc>GitHub</a></li></ul></div></div></nav></header><main role=main><div class=container><h1>Tagged memory developments</h1><p>This lowRISC release brings back support for tagged memory in our
Rocket-derived codebase, redesigning and further optimising a number of
aspects. The diagram below shows how Rocket-chip was extended to support
tagged memory. Built-in tag manipulation and check functions are integrated
into Rocket core piplines. All data words in the cacheable memory space are
augmented with tags (by default a 4-bit tag for every 64-bit word).
Tags are stored in a table in main memory. To prevent the need to access this table
on every memory access a dedicated tag cache is provided and both L1 and L2 caches
are extended to hold tags. For the uncached address space, including the I/O address
space and boot ROM/RAM, tags are disabled and hardwired to 0. The simple tag
cache in the previous implementation is replaced with an optimised
hierarchical tag cache to significantly reduce the extra off-chip memory
traffic in regions of memory where tags are either not used at all, or are distributed
sparsely.</p><p style=text-align:center><img src=../figures/lowRISC_tag.png alt=Drawing style="width:800px;padding:20px 0"></p><p>For detailed information of this new design, see:</p><ul><li><a href=https://www.lowrisc.org/docs/minion-v0.4/tag_cache/>Hierarchical tag cache</a></li><li><a href=https://www.lowrisc.org/docs/minion-v0.4/tag_core/>Tag support in the Rocket core</a></li></ul></div></main><footer class=lr-footer><div class=container><div class=row><div class="col-lg-2 d-none d-lg-block"><img src=/img/logo/logo-dualcolor.svg width=150px></div><div class=col><p><small>The text content on this website is licensed under a <a href=https://creativecommons.org/licenses/by/4.0/>Creative Commons Attribution 4.0 International License</a>, except where otherwise noted. No license is granted for logos or other trademarks. Other content &copy; lowRISC Contributors.</small></p><p><small><a href=/privacy-policy>Privacy and cookies policy</a>
&middot; <a href=/usage-licence>Usage licence</a></small></p></div><div class=col-lg-2><p><a href=#>Back to top</a></p></div></div></div></footer><script src=/main.b716e.js></script></body></html>