// Seed: 1775838012
module module_0;
  assign id_1 = 1;
  reg id_2;
  always_ff id_2 <= 1;
endmodule
module module_1 (
    input tri1 id_0,
    input uwire id_1,
    output tri id_2,
    input supply1 id_3,
    input tri0 id_4,
    output wor id_5,
    input wire id_6,
    input wand id_7,
    input tri0 id_8,
    input tri id_9,
    output wire id_10,
    input tri0 id_11,
    input tri1 id_12,
    output logic id_13,
    input wire id_14,
    output wand id_15,
    output tri id_16
);
  final id_13 <= 1;
  module_0();
endmodule
