# Pipelined-Processor
An implementation of a PDP-11/MIPS pipelined hybrid in VHDL.

## Implementation
- Five pipelined stages:
    + Instruction Fetch
    + Instruction Decode
    + Execution
    + Memory
    + Write-back

## Schematic
[draw.io](https://app.diagrams.net/#G1z11fJx8HzFJNIYQW32x8gdRu-mdnnpCM)