// Seed: 2424077807
module module_0;
  wire id_1;
  assign module_1.id_1 = 0;
  assign id_1 = id_1;
  wire id_2;
  wire id_3;
  supply1 id_4 = 1;
  wire id_5;
  tri id_6 = 1;
  always_latch disable id_7;
endmodule
module module_1 #(
    parameter id_1 = 32'd72,
    parameter id_2 = 32'd72
);
  defparam id_1.id_2 = id_2;
  module_0 modCall_1 ();
endmodule
module module_2 (
    input tri1 id_0,
    output tri0 id_1,
    output wand id_2,
    input wand id_3,
    output supply0 id_4,
    output tri0 id_5,
    output wor id_6,
    input wand id_7,
    output supply0 id_8,
    input wor id_9,
    input wor id_10,
    output wire id_11,
    input tri1 id_12,
    input tri1 id_13,
    output tri1 id_14,
    input wand id_15,
    output wor id_16,
    input wor id_17,
    output tri0 id_18,
    input supply0 id_19,
    input tri id_20,
    input tri0 id_21,
    output supply0 id_22,
    input supply1 id_23,
    output supply0 id_24,
    input supply0 id_25,
    input wand id_26,
    input uwire id_27,
    output supply0 id_28,
    output tri id_29,
    input tri id_30,
    input wor id_31#(
        .id_34(id_32 << {1, (1), 1}),
        .id_35(1'b0)
    ),
    input uwire id_32
);
  initial id_34 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_6 = 0;
  id_36(
      .id_0((1)), .id_1(1), .id_2()
  );
  wire id_37;
  wire id_38;
  nand primCall (
      id_1,
      id_10,
      id_12,
      id_13,
      id_15,
      id_17,
      id_19,
      id_20,
      id_21,
      id_23,
      id_25,
      id_26,
      id_27,
      id_3,
      id_30,
      id_31,
      id_32,
      id_34,
      id_35,
      id_7,
      id_9
  );
endmodule
