$date
	Thu Mar 18 12:49:48 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module timer_test $end
$var wire 32 ! cycle [31:0] $end
$var wire 1 " TimerInterrupt $end
$var wire 1 # TimerAddress $end
$var reg 1 $ MemRead $end
$var reg 1 % MemWrite $end
$var reg 32 & address [31:0] $end
$var reg 1 ' clock $end
$var reg 32 ( data [31:0] $end
$var reg 1 ) reset $end
$scope module t $end
$var wire 1 $ MemRead $end
$var wire 1 % MemWrite $end
$var wire 1 # TimerAddress $end
$var wire 1 * acknowledge $end
$var wire 32 + address [31:0] $end
$var wire 1 ' clock $end
$var wire 32 , data [31:0] $end
$var wire 1 - interlineReset $end
$var wire 1 ) reset $end
$var wire 1 . timerread $end
$var wire 1 / timerwrite $end
$var wire 1 0 w6c $end
$var wire 1 1 w1c $end
$var wire 32 2 interrupToEq [31:0] $end
$var wire 1 3 eqToIntLine $end
$var wire 32 4 cycle [31:0] $end
$var wire 1 " TimerInterrupt $end
$var wire 32 5 Q_wire [31:0] $end
$var wire 32 6 D_wire [31:0] $end
$scope module alu1 $end
$var wire 3 7 control [2:0] $end
$var wire 32 8 inB [31:0] $end
$var wire 32 9 out [31:0] $end
$var wire 1 : zero $end
$var wire 1 ; negative $end
$var wire 32 < inA [31:0] $end
$upscope $end
$scope module c_counter $end
$var wire 1 ' clk $end
$var wire 32 = d [31:0] $end
$var wire 1 > enable $end
$var wire 1 ) reset $end
$var reg 32 ? q [31:0] $end
$upscope $end
$scope module interruptLine $end
$var wire 1 ' clk $end
$var wire 1 @ d $end
$var wire 1 3 enable $end
$var wire 1 - reset $end
$var reg 1 " q $end
$upscope $end
$scope module interrupt_cyc $end
$var wire 1 ' clk $end
$var wire 32 A d [31:0] $end
$var wire 1 / enable $end
$var wire 1 ) reset $end
$var reg 32 B q [31:0] $end
$upscope $end
$scope module tRead $end
$var wire 1 . control $end
$var wire 32 C d [31:0] $end
$var wire 32 D o [31:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bz D
bx C
bx B
b0 A
1@
bx ?
1>
bx =
bx <
x;
x:
bx 9
b1 8
b0 7
bx 6
bx 5
bz 4
x3
bx 2
01
00
0/
0.
1-
b0 ,
b0 +
0*
1)
b0 (
0'
b0 &
0%
0$
0#
x"
bz !
$end
#5
0;
0:
b1 6
b1 9
b1 =
03
b0 5
b0 <
b0 ?
b0 C
b11111111111111111111111111111111 2
b11111111111111111111111111111111 B
0"
1'
#10
b0 !
b0 4
b0 D
1.
1#
0-
0'
1$
11
b11111111111111110000000000011100 &
b11111111111111110000000000011100 +
0)
#15
b10 6
b10 9
b10 =
b1 !
b1 4
b1 D
b1 5
b1 <
b1 ?
b1 C
1'
#20
0'
#25
b11 6
b11 9
b11 =
b10 !
b10 4
b10 D
b10 5
b10 <
b10 ?
b10 C
1'
#30
0'
#35
b100 6
b100 9
b100 =
b11 !
b11 4
b11 D
b11 5
b11 <
b11 ?
b11 C
1'
#40
0'
#45
b101 6
b101 9
b101 =
b100 !
b100 4
b100 D
b100 5
b100 <
b100 ?
b100 C
1'
#50
bz !
bz 4
bz D
1/
0.
0'
1%
0$
b110 (
b110 ,
b110 A
#55
b110 6
b110 9
b110 =
b110 2
b110 B
b101 5
b101 <
b101 ?
b101 C
1'
#60
b101 !
b101 4
b101 D
0/
1.
0'
0%
1$
#65
b111 6
b111 9
b111 =
b110 !
b110 4
b110 D
13
b110 5
b110 <
b110 ?
b110 C
1'
#70
0'
#75
b1000 6
b1000 9
b1000 =
b111 !
b111 4
b111 D
1"
03
b111 5
b111 <
b111 ?
b111 C
1'
#80
0'
#85
b1001 6
b1001 9
b1001 =
b1000 !
b1000 4
b1000 D
b1000 5
b1000 <
b1000 ?
b1000 C
1'
#90
0'
#95
b1010 6
b1010 9
b1010 =
b1001 !
b1001 4
b1001 D
b1001 5
b1001 <
b1001 ?
b1001 C
1'
#100
bz !
bz 4
bz D
1-
0.
1*
0'
1%
0$
01
10
b11111111111111110000000001101100 &
b11111111111111110000000001101100 +
#105
b1011 6
b1011 9
b1011 =
b1010 5
b1010 <
b1010 ?
b1010 C
0"
1'
#110
0'
