// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (c) 2019 Amlogic, Inc. All rights reserved.
 */

#include <linux/cdev.h>
#include <linux/types.h>
#include <linux/fs.h>
#include <linux/device.h>
#include <linux/slab.h>
#include <linux/delay.h>
#include <linux/uaccess.h>
#include <linux/sched.h>
#include <linux/platform_device.h>
#include <linux/of.h>
#include <linux/of_fdt.h>
#include <linux/irqreturn.h>
#include <linux/module.h>
#include <linux/mm.h>

#include <linux/cpu.h>
#include <linux/smp.h>
#include <linux/kallsyms.h>
#include <linux/of_irq.h>
#include <linux/interrupt.h>
#include <linux/sched/clock.h>
#include <linux/amlogic/page_trace.h>
#include "ddr_port.h"
#include "dmc_monitor.h"

#define DMC_PROT0_STA			(0x00e0 << 2)
#define DMC_PROT0_EDA			(0x00e1 << 2)
#define DMC_PROT0_CTRL			(0x00e2 << 2)

#define DMC_PROT1_STA			(0x00e4 << 2)
#define DMC_PROT1_EDA			(0x00e5 << 2)
#define DMC_PROT1_CTRL			(0x00e6 << 2)

#define DMC_PROT_VIO_0			(0x00e8 << 2)
#define DMC_PROT_VIO_1			(0x00e9 << 2)
#define DMC_PROT_VIO_2			(0x00ea << 2)
#define DMC_PROT_VIO_3			(0x00eb << 2)

#define DMC_VIO_PROT0			BIT(7)
#define DMC_VIO_PROT1			BIT(8)

#define DMC_PROT_IRQ_CTRL_STS		(0x00ec << 2)

#define DMC_SEC_STATUS			(0x051a << 2)
#define DMC_VIO_ADDR0			(0x051b << 2)
#define DMC_VIO_ADDR1			(0x051c << 2)
#define DMC_VIO_ADDR2			(0x051d << 2)
#define DMC_VIO_ADDR3			(0x051e << 2)

/* STS0 save addr, STS1 save prot id, */
#define DMC_PROT_STS0			(0x0280 << 2)
#define DMC_PROT_STS1			(0x0281 << 2)
#define DMC_PROT_STS127			(0x02ff << 2)

static size_t t6d_dmc_dump_reg(char *buf)
{
	size_t sz = 0, i;
	unsigned long val;
	void *io = dmc_mon->mon_comm[0].io_mem;

	for (i = 0; i < 2; i++) {
		val = dmc_prot_rw(io, DMC_PROT0_STA + (i * 16), 0, DMC_READ);
		sz += sprintf(buf + sz, "DMC_PROT%zu_STA:%lx\n", i, val);
		val = dmc_prot_rw(io, DMC_PROT0_EDA + (i * 16), 0, DMC_READ);
		sz += sprintf(buf + sz, "DMC_PROT%zu_EDA:%lx\n", i, val);
		val = dmc_prot_rw(io, DMC_PROT0_CTRL + (i * 16), 0, DMC_READ);
		sz += sprintf(buf + sz, "DMC_PROT%zu_CTRL:%lx\n", i, val);
	}
	for (i = 0; i < 4; i++) {
		val = dmc_prot_rw(io, DMC_PROT_VIO_0 + (i << 2), 0, DMC_READ);
		sz += sprintf(buf + sz, "DMC_PROT_VIO_%zu:%lx\n", i, val);
	}

	val = dmc_prot_rw(io, DMC_PROT_IRQ_CTRL_STS, 0, DMC_READ);
	sz += sprintf(buf + sz, "DMC_PROT_IRQ_CTRL_STS:%lx\n", val);

	return sz;
}

static int check_violation(struct dmc_monitor *mon, void *data)
{
	int ret = -1;
	unsigned long irqreg;
	struct dmc_mon_comm *mon_comm = (struct dmc_mon_comm *)data;

	/* irq write */
	irqreg = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_IRQ_CTRL_STS, 0, DMC_READ);
	dmc_prot_rw(mon_comm->io_mem, DMC_PROT_IRQ_CTRL_STS, 0xc, DMC_WRITE);

	if (irqreg & DMC_WRITE_VIOLATION) {
		/* combine address */
		mon_comm->time = sched_clock();
		mon_comm->status = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_VIO_1, 0, DMC_READ);
		mon_comm->addr = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_VIO_0, 0, DMC_READ);
		mon_comm->rw = 'w';
		ret = 0;
	} else if (irqreg & DMC_READ_VIOLATION) {
		/* irq read */
		mon_comm->time = sched_clock();
		mon_comm->status = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_VIO_3, 0, DMC_READ);
		/* combine address */
		mon_comm->addr = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_VIO_2, 0, DMC_READ);
		mon_comm->rw = 'r';
		ret = 0;
	}

	if (!ret) {
		mon_comm->port.number = (mon_comm->status >> 19) & 0xf;
		mon_comm->sub.number = (mon_comm->status >> 9) & 0x3ff;
		dmc_vio_check_page(data);
	}

	return ret;
}

static void t6d_recheck_violation(void *data)
{
	unsigned int i, count = 0, same = 0, invalid = 0,  port, subport;
	unsigned long addr, reg0, reg1;
	struct dmc_mon_comm *mon_comm = (struct dmc_mon_comm *)data;
	void *io = mon_comm->io_mem;
	unsigned long long t;

	count = dmc_prot_rw(io, DMC_PROT_VIO_1, 0, DMC_READ);
	count = (count >> 25) & 0x7f;
	mon_comm->prot_buf.total = count;

	t = sched_clock();
	for (i = 0; i < count; i++) {
		reg0 = dmc_prot_rw(io, DMC_PROT_STS0 + ((2 * i) << 2), 0, DMC_READ);
		reg1 = dmc_prot_rw(io, DMC_PROT_STS1 + ((2 * i) << 2), 0, DMC_READ);
		addr = ((reg1 & 0x7fff) << 18) | ((reg0 >> 14) & 0x3ffff);
		port = (reg0 >> 10) & 0xf;
		subport = reg0 & 0x3ff;
		dmc_recheck_invalid(mon_comm, addr, port, subport, &same, &invalid);

		if (sched_clock() - t >= get_recheck_ns())
			break;
	}
	mon_comm->prot_buf.same = same;
	mon_comm->prot_buf.invalid = invalid;
}

static int t6d_dmc_mon_irq(struct dmc_monitor *mon, void *data, char clear)
{
	unsigned long irqreg;
	struct dmc_mon_comm *mon_comm = (struct dmc_mon_comm *)data;

	if (clear) {
		/* clear irq */
		irqreg = dmc_prot_rw(mon_comm->io_mem, DMC_PROT_IRQ_CTRL_STS, 0, DMC_READ);
		irqreg |= 0x04;		/* en */
		irqreg |= BIT(3);	/* clear prot cache */
		dmc_prot_rw(mon_comm->io_mem, DMC_PROT_IRQ_CTRL_STS, irqreg, DMC_WRITE);
	} else {
		return check_violation(mon, data);
	}

	return 0;
}

static void t6d_dmc_vio_to_port(void *data, unsigned long *vio_bit)
{
	struct dmc_mon_comm *mon_comm = (struct dmc_mon_comm *)data;

	*vio_bit = DMC_VIO_PROT1 | DMC_VIO_PROT0;
	set_port_to_mon_comm(data, mon_comm->port.number, mon_comm->sub.number);
}

static int t6d_dmc_mon_set(struct dmc_monitor *mon)
{
	unsigned long start, end, value;
	void *io = dmc_mon->mon_comm[0].io_mem;

	/* aligned to 4KB */
	start = mon->addr_start >> PAGE_SHIFT;
	end   = ALIGN(mon->addr_end, PAGE_SIZE);
	end   = end >> PAGE_SHIFT;

	dmc_prot_rw(io, DMC_PROT_IRQ_CTRL_STS, 0x3, DMC_WRITE);

	dmc_prot_rw(io, DMC_PROT0_STA, start, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT0_EDA, end, DMC_WRITE);

	value = mon->device;
	if (dmc_mon->debug & DMC_DEBUG_WRITE)
		value |= (1 << 27);
	/* if set, will be crash when read access */
	if (dmc_mon->debug & DMC_DEBUG_READ)
		value |= (1 << 26);
	dmc_prot_rw(io, DMC_PROT0_CTRL, value, DMC_WRITE);

	value = 0x7;
	dmc_prot_rw(io, DMC_PROT_IRQ_CTRL_STS, value, DMC_WRITE);

	return 0;
}

void t6d_dmc_mon_disable(struct dmc_monitor *mon)
{
	void *io = dmc_mon->mon_comm[0].io_mem;

	dmc_prot_rw(io, DMC_PROT0_STA,   0, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT0_EDA,   0, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT1_STA,   0, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT1_EDA,   0, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT0_CTRL,  0, DMC_WRITE);
	dmc_prot_rw(io, DMC_PROT1_CTRL,  0, DMC_WRITE);
	mon->device     = 0;
	mon->addr_start = 0;
	mon->addr_end   = 0;
}

static int t6d_reg_analysis(char *input, char *output)
{
	unsigned long status, vio_reg0, vio_reg1, vio_reg2, vio_reg3;
	int port, subport, count = 0;
	unsigned long addr;
	char rw = 'n';

	if (sscanf(input, "%lx %lx %lx %lx %lx",
			 &status, &vio_reg0, &vio_reg1,
			 &vio_reg2, &vio_reg3) != 5) {
		return 0;
	}

	if (status & 0x1) { /* read */
		addr = vio_reg2;
		port = (vio_reg3 >> 10) & 0xf;
		subport = vio_reg3 & 0x3ff;
		rw = 'r';

		count += sprintf(output + count, "DMC READ:");
		count += sprintf(output + count, "addr=%09lx port=%s sub=%s\n",
				 addr, to_ports(port), to_sub_ports_name(port, subport, rw));
	}

	if (status & 0x2) { /* write */
		addr = vio_reg0;
		port = (vio_reg1 >> 10) & 0xf;
		subport = vio_reg1 & 0x3ff;
		rw = 'w';
		count += sprintf(output + count, "DMC WRITE:");
		count += sprintf(output + count, "addr=%09lx port=%s sub=%s\n",
				 addr, to_ports(port), to_sub_ports_name(port, subport, rw));
	}
	return count;
}

static int dmc_sec_check(char *output)
{
	struct dmc_mon_comm tmp;
	unsigned long dmc_vio_status, dmc_vio_reg[4];
	int count = 0, i;

	tmp.rw = 'n';
	dmc_vio_status = dmc_prot_rw(NULL, DMC_SEC_STATUS, 0, DMC_READ);
	for (i = 0; i < 4; i++)
		dmc_vio_reg[i] = dmc_prot_rw(NULL, DMC_VIO_ADDR0 + (i << 2), 0, DMC_READ);

	if (dmc_vio_status & DMC_READ_VIOLATION) {
		tmp.rw = 'r';
		tmp.addr = dmc_vio_reg[2];
		tmp.port.number = (dmc_vio_reg[3] >> 10) & 0xf;
		tmp.sub.number = dmc_vio_reg[3] & 0x3ff;
		count += dmc_sec_save_info(output + count, 0, &tmp);
	}
	if (dmc_vio_status & DMC_WRITE_VIOLATION) {
		tmp.rw = 'w';
		tmp.addr = dmc_vio_reg[0];
		tmp.port.number = (dmc_vio_reg[1] >> 10) & 0xf;
		tmp.sub.number = dmc_vio_reg[1] & 0x3ff;
		count += dmc_sec_save_info(output + count, 0, &tmp);
	}

	count += dmc_sec_save_reg(output + count, 0, dmc_vio_status, dmc_vio_reg, 4);

	return count;
}

static int t6d_dmc_reg_control(char *input, char control, char *output)
{
	int count = 0;

	switch (control) {
	case 'a':	/* analysis sec vio reg */
		count = t6d_reg_analysis(input, output);
		break;
	case 'c':	/* clear sec statue reg */
		dmc_prot_rw(NULL, DMC_SEC_STATUS, 0x3, DMC_WRITE);
		break;
	case 'd':	/* dump sec vio reg */
		count = dmc_sec_check(output);
		break;
	default:
		break;
	}

	return count;
}

struct dmc_mon_ops t6d_dmc_mon_ops = {
	.handle_irq  = t6d_dmc_mon_irq,
	.vio_to_port = t6d_dmc_vio_to_port,
	.set_monitor = t6d_dmc_mon_set,
	.disable     = t6d_dmc_mon_disable,
	.dump_reg    = t6d_dmc_dump_reg,
	.reg_control = t6d_dmc_reg_control,
	.recheck_violation = t6d_recheck_violation,
};
