CAPI=1
[main]
description = JTAG Tap

[verilog]
src_files = rtl/verilog/tap_top.v

[provider]
name = opencores
repo_name = jtag
repo_root = trunk/tap
revision = 24

