
Altum.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000dadc  080001e0  080001e0  000101e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000141c  0800dcc0  0800dcc0  0001dcc0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800f0dc  0800f0dc  00020354  2**0
                  CONTENTS
  4 .ARM          00000008  0800f0dc  0800f0dc  0001f0dc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800f0e4  0800f0e4  00020354  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800f0e4  0800f0e4  0001f0e4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800f0e8  0800f0e8  0001f0e8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000354  20000000  0800f0ec  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000026e4  20000354  0800f440  00020354  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20002a38  0800f440  00022a38  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020354  2**0
                  CONTENTS, READONLY
 12 .debug_info   0006f288  00000000  00000000  00020384  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00009ef5  00000000  00000000  0008f60c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_loc    00024ac9  00000000  00000000  00099501  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001f90  00000000  00000000  000bdfd0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_ranges 00003a88  00000000  00000000  000bff60  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0003f10b  00000000  00000000  000c39e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0004f6bc  00000000  00000000  00102af3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    0017f561  00000000  00000000  001521af  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000050  00000000  00000000  002d1710  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006ee8  00000000  00000000  002d1760  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	; (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	; (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	; (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	20000354 	.word	0x20000354
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800dca4 	.word	0x0800dca4

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	; (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	; (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	; (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	20000358 	.word	0x20000358
 800021c:	0800dca4 	.word	0x0800dca4

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	; 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	; 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	; 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	; 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	; 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	; 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295
 8000c0c:	f000 b974 	b.w	8000ef8 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	4604      	mov	r4, r0
 8000c30:	468e      	mov	lr, r1
 8000c32:	2b00      	cmp	r3, #0
 8000c34:	d14d      	bne.n	8000cd2 <__udivmoddi4+0xaa>
 8000c36:	428a      	cmp	r2, r1
 8000c38:	4694      	mov	ip, r2
 8000c3a:	d969      	bls.n	8000d10 <__udivmoddi4+0xe8>
 8000c3c:	fab2 f282 	clz	r2, r2
 8000c40:	b152      	cbz	r2, 8000c58 <__udivmoddi4+0x30>
 8000c42:	fa01 f302 	lsl.w	r3, r1, r2
 8000c46:	f1c2 0120 	rsb	r1, r2, #32
 8000c4a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c4e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c52:	ea41 0e03 	orr.w	lr, r1, r3
 8000c56:	4094      	lsls	r4, r2
 8000c58:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c5c:	0c21      	lsrs	r1, r4, #16
 8000c5e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c62:	fa1f f78c 	uxth.w	r7, ip
 8000c66:	fb08 e316 	mls	r3, r8, r6, lr
 8000c6a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c6e:	fb06 f107 	mul.w	r1, r6, r7
 8000c72:	4299      	cmp	r1, r3
 8000c74:	d90a      	bls.n	8000c8c <__udivmoddi4+0x64>
 8000c76:	eb1c 0303 	adds.w	r3, ip, r3
 8000c7a:	f106 30ff 	add.w	r0, r6, #4294967295
 8000c7e:	f080 811f 	bcs.w	8000ec0 <__udivmoddi4+0x298>
 8000c82:	4299      	cmp	r1, r3
 8000c84:	f240 811c 	bls.w	8000ec0 <__udivmoddi4+0x298>
 8000c88:	3e02      	subs	r6, #2
 8000c8a:	4463      	add	r3, ip
 8000c8c:	1a5b      	subs	r3, r3, r1
 8000c8e:	b2a4      	uxth	r4, r4
 8000c90:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c94:	fb08 3310 	mls	r3, r8, r0, r3
 8000c98:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c9c:	fb00 f707 	mul.w	r7, r0, r7
 8000ca0:	42a7      	cmp	r7, r4
 8000ca2:	d90a      	bls.n	8000cba <__udivmoddi4+0x92>
 8000ca4:	eb1c 0404 	adds.w	r4, ip, r4
 8000ca8:	f100 33ff 	add.w	r3, r0, #4294967295
 8000cac:	f080 810a 	bcs.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb0:	42a7      	cmp	r7, r4
 8000cb2:	f240 8107 	bls.w	8000ec4 <__udivmoddi4+0x29c>
 8000cb6:	4464      	add	r4, ip
 8000cb8:	3802      	subs	r0, #2
 8000cba:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000cbe:	1be4      	subs	r4, r4, r7
 8000cc0:	2600      	movs	r6, #0
 8000cc2:	b11d      	cbz	r5, 8000ccc <__udivmoddi4+0xa4>
 8000cc4:	40d4      	lsrs	r4, r2
 8000cc6:	2300      	movs	r3, #0
 8000cc8:	e9c5 4300 	strd	r4, r3, [r5]
 8000ccc:	4631      	mov	r1, r6
 8000cce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cd2:	428b      	cmp	r3, r1
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0xc2>
 8000cd6:	2d00      	cmp	r5, #0
 8000cd8:	f000 80ef 	beq.w	8000eba <__udivmoddi4+0x292>
 8000cdc:	2600      	movs	r6, #0
 8000cde:	e9c5 0100 	strd	r0, r1, [r5]
 8000ce2:	4630      	mov	r0, r6
 8000ce4:	4631      	mov	r1, r6
 8000ce6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cea:	fab3 f683 	clz	r6, r3
 8000cee:	2e00      	cmp	r6, #0
 8000cf0:	d14a      	bne.n	8000d88 <__udivmoddi4+0x160>
 8000cf2:	428b      	cmp	r3, r1
 8000cf4:	d302      	bcc.n	8000cfc <__udivmoddi4+0xd4>
 8000cf6:	4282      	cmp	r2, r0
 8000cf8:	f200 80f9 	bhi.w	8000eee <__udivmoddi4+0x2c6>
 8000cfc:	1a84      	subs	r4, r0, r2
 8000cfe:	eb61 0303 	sbc.w	r3, r1, r3
 8000d02:	2001      	movs	r0, #1
 8000d04:	469e      	mov	lr, r3
 8000d06:	2d00      	cmp	r5, #0
 8000d08:	d0e0      	beq.n	8000ccc <__udivmoddi4+0xa4>
 8000d0a:	e9c5 4e00 	strd	r4, lr, [r5]
 8000d0e:	e7dd      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000d10:	b902      	cbnz	r2, 8000d14 <__udivmoddi4+0xec>
 8000d12:	deff      	udf	#255	; 0xff
 8000d14:	fab2 f282 	clz	r2, r2
 8000d18:	2a00      	cmp	r2, #0
 8000d1a:	f040 8092 	bne.w	8000e42 <__udivmoddi4+0x21a>
 8000d1e:	eba1 010c 	sub.w	r1, r1, ip
 8000d22:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000d26:	fa1f fe8c 	uxth.w	lr, ip
 8000d2a:	2601      	movs	r6, #1
 8000d2c:	0c20      	lsrs	r0, r4, #16
 8000d2e:	fbb1 f3f7 	udiv	r3, r1, r7
 8000d32:	fb07 1113 	mls	r1, r7, r3, r1
 8000d36:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d3a:	fb0e f003 	mul.w	r0, lr, r3
 8000d3e:	4288      	cmp	r0, r1
 8000d40:	d908      	bls.n	8000d54 <__udivmoddi4+0x12c>
 8000d42:	eb1c 0101 	adds.w	r1, ip, r1
 8000d46:	f103 38ff 	add.w	r8, r3, #4294967295
 8000d4a:	d202      	bcs.n	8000d52 <__udivmoddi4+0x12a>
 8000d4c:	4288      	cmp	r0, r1
 8000d4e:	f200 80cb 	bhi.w	8000ee8 <__udivmoddi4+0x2c0>
 8000d52:	4643      	mov	r3, r8
 8000d54:	1a09      	subs	r1, r1, r0
 8000d56:	b2a4      	uxth	r4, r4
 8000d58:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d5c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d60:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d64:	fb0e fe00 	mul.w	lr, lr, r0
 8000d68:	45a6      	cmp	lr, r4
 8000d6a:	d908      	bls.n	8000d7e <__udivmoddi4+0x156>
 8000d6c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d70:	f100 31ff 	add.w	r1, r0, #4294967295
 8000d74:	d202      	bcs.n	8000d7c <__udivmoddi4+0x154>
 8000d76:	45a6      	cmp	lr, r4
 8000d78:	f200 80bb 	bhi.w	8000ef2 <__udivmoddi4+0x2ca>
 8000d7c:	4608      	mov	r0, r1
 8000d7e:	eba4 040e 	sub.w	r4, r4, lr
 8000d82:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d86:	e79c      	b.n	8000cc2 <__udivmoddi4+0x9a>
 8000d88:	f1c6 0720 	rsb	r7, r6, #32
 8000d8c:	40b3      	lsls	r3, r6
 8000d8e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d92:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d96:	fa20 f407 	lsr.w	r4, r0, r7
 8000d9a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d9e:	431c      	orrs	r4, r3
 8000da0:	40f9      	lsrs	r1, r7
 8000da2:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000da6:	fa00 f306 	lsl.w	r3, r0, r6
 8000daa:	fbb1 f8f9 	udiv	r8, r1, r9
 8000dae:	0c20      	lsrs	r0, r4, #16
 8000db0:	fa1f fe8c 	uxth.w	lr, ip
 8000db4:	fb09 1118 	mls	r1, r9, r8, r1
 8000db8:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000dbc:	fb08 f00e 	mul.w	r0, r8, lr
 8000dc0:	4288      	cmp	r0, r1
 8000dc2:	fa02 f206 	lsl.w	r2, r2, r6
 8000dc6:	d90b      	bls.n	8000de0 <__udivmoddi4+0x1b8>
 8000dc8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dcc:	f108 3aff 	add.w	sl, r8, #4294967295
 8000dd0:	f080 8088 	bcs.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dd4:	4288      	cmp	r0, r1
 8000dd6:	f240 8085 	bls.w	8000ee4 <__udivmoddi4+0x2bc>
 8000dda:	f1a8 0802 	sub.w	r8, r8, #2
 8000dde:	4461      	add	r1, ip
 8000de0:	1a09      	subs	r1, r1, r0
 8000de2:	b2a4      	uxth	r4, r4
 8000de4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000de8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dec:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000df0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000df4:	458e      	cmp	lr, r1
 8000df6:	d908      	bls.n	8000e0a <__udivmoddi4+0x1e2>
 8000df8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dfc:	f100 34ff 	add.w	r4, r0, #4294967295
 8000e00:	d26c      	bcs.n	8000edc <__udivmoddi4+0x2b4>
 8000e02:	458e      	cmp	lr, r1
 8000e04:	d96a      	bls.n	8000edc <__udivmoddi4+0x2b4>
 8000e06:	3802      	subs	r0, #2
 8000e08:	4461      	add	r1, ip
 8000e0a:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000e0e:	fba0 9402 	umull	r9, r4, r0, r2
 8000e12:	eba1 010e 	sub.w	r1, r1, lr
 8000e16:	42a1      	cmp	r1, r4
 8000e18:	46c8      	mov	r8, r9
 8000e1a:	46a6      	mov	lr, r4
 8000e1c:	d356      	bcc.n	8000ecc <__udivmoddi4+0x2a4>
 8000e1e:	d053      	beq.n	8000ec8 <__udivmoddi4+0x2a0>
 8000e20:	b15d      	cbz	r5, 8000e3a <__udivmoddi4+0x212>
 8000e22:	ebb3 0208 	subs.w	r2, r3, r8
 8000e26:	eb61 010e 	sbc.w	r1, r1, lr
 8000e2a:	fa01 f707 	lsl.w	r7, r1, r7
 8000e2e:	fa22 f306 	lsr.w	r3, r2, r6
 8000e32:	40f1      	lsrs	r1, r6
 8000e34:	431f      	orrs	r7, r3
 8000e36:	e9c5 7100 	strd	r7, r1, [r5]
 8000e3a:	2600      	movs	r6, #0
 8000e3c:	4631      	mov	r1, r6
 8000e3e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e42:	f1c2 0320 	rsb	r3, r2, #32
 8000e46:	40d8      	lsrs	r0, r3
 8000e48:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e4c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e50:	4091      	lsls	r1, r2
 8000e52:	4301      	orrs	r1, r0
 8000e54:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e58:	fa1f fe8c 	uxth.w	lr, ip
 8000e5c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e60:	fb07 3610 	mls	r6, r7, r0, r3
 8000e64:	0c0b      	lsrs	r3, r1, #16
 8000e66:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e6a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e6e:	429e      	cmp	r6, r3
 8000e70:	fa04 f402 	lsl.w	r4, r4, r2
 8000e74:	d908      	bls.n	8000e88 <__udivmoddi4+0x260>
 8000e76:	eb1c 0303 	adds.w	r3, ip, r3
 8000e7a:	f100 38ff 	add.w	r8, r0, #4294967295
 8000e7e:	d22f      	bcs.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e80:	429e      	cmp	r6, r3
 8000e82:	d92d      	bls.n	8000ee0 <__udivmoddi4+0x2b8>
 8000e84:	3802      	subs	r0, #2
 8000e86:	4463      	add	r3, ip
 8000e88:	1b9b      	subs	r3, r3, r6
 8000e8a:	b289      	uxth	r1, r1
 8000e8c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e90:	fb07 3316 	mls	r3, r7, r6, r3
 8000e94:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e98:	fb06 f30e 	mul.w	r3, r6, lr
 8000e9c:	428b      	cmp	r3, r1
 8000e9e:	d908      	bls.n	8000eb2 <__udivmoddi4+0x28a>
 8000ea0:	eb1c 0101 	adds.w	r1, ip, r1
 8000ea4:	f106 38ff 	add.w	r8, r6, #4294967295
 8000ea8:	d216      	bcs.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eaa:	428b      	cmp	r3, r1
 8000eac:	d914      	bls.n	8000ed8 <__udivmoddi4+0x2b0>
 8000eae:	3e02      	subs	r6, #2
 8000eb0:	4461      	add	r1, ip
 8000eb2:	1ac9      	subs	r1, r1, r3
 8000eb4:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000eb8:	e738      	b.n	8000d2c <__udivmoddi4+0x104>
 8000eba:	462e      	mov	r6, r5
 8000ebc:	4628      	mov	r0, r5
 8000ebe:	e705      	b.n	8000ccc <__udivmoddi4+0xa4>
 8000ec0:	4606      	mov	r6, r0
 8000ec2:	e6e3      	b.n	8000c8c <__udivmoddi4+0x64>
 8000ec4:	4618      	mov	r0, r3
 8000ec6:	e6f8      	b.n	8000cba <__udivmoddi4+0x92>
 8000ec8:	454b      	cmp	r3, r9
 8000eca:	d2a9      	bcs.n	8000e20 <__udivmoddi4+0x1f8>
 8000ecc:	ebb9 0802 	subs.w	r8, r9, r2
 8000ed0:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000ed4:	3801      	subs	r0, #1
 8000ed6:	e7a3      	b.n	8000e20 <__udivmoddi4+0x1f8>
 8000ed8:	4646      	mov	r6, r8
 8000eda:	e7ea      	b.n	8000eb2 <__udivmoddi4+0x28a>
 8000edc:	4620      	mov	r0, r4
 8000ede:	e794      	b.n	8000e0a <__udivmoddi4+0x1e2>
 8000ee0:	4640      	mov	r0, r8
 8000ee2:	e7d1      	b.n	8000e88 <__udivmoddi4+0x260>
 8000ee4:	46d0      	mov	r8, sl
 8000ee6:	e77b      	b.n	8000de0 <__udivmoddi4+0x1b8>
 8000ee8:	3b02      	subs	r3, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	e732      	b.n	8000d54 <__udivmoddi4+0x12c>
 8000eee:	4630      	mov	r0, r6
 8000ef0:	e709      	b.n	8000d06 <__udivmoddi4+0xde>
 8000ef2:	4464      	add	r4, ip
 8000ef4:	3802      	subs	r0, #2
 8000ef6:	e742      	b.n	8000d7e <__udivmoddi4+0x156>

08000ef8 <__aeabi_idiv0>:
 8000ef8:	4770      	bx	lr
 8000efa:	bf00      	nop

08000efc <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter>:
#include "Convertor.h"

Convertor::Convertor(SBUS *sbus, Initializer *init, Components* components, Altimeter* altimeter){
 8000efc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8000f00:	2500      	movs	r5, #0
 8000f02:	4604      	mov	r4, r0
 8000f04:	4688      	mov	r8, r1
 8000f06:	4617      	mov	r7, r2
 8000f08:	4629      	mov	r1, r5
 8000f0a:	f800 5b04 	strb.w	r5, [r0], #4
 8000f0e:	2210      	movs	r2, #16
 8000f10:	461e      	mov	r6, r3
 8000f12:	f00a f939 	bl	800b188 <memset>
 8000f16:	4b25      	ldr	r3, [pc, #148]	; (8000fac <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xb0>)
 8000f18:	66e5      	str	r5, [r4, #108]	; 0x6c

	this->_sbus = sbus;
 8000f1a:	e9c4 3809 	strd	r3, r8, [r4, #36]	; 0x24
	this->_timers = init;
	this->_components = components;
	this->_altimeter = altimeter;
 8000f1e:	9b06      	ldr	r3, [sp, #24]
 8000f20:	6363      	str	r3, [r4, #52]	; 0x34
Convertor::Convertor(SBUS *sbus, Initializer *init, Components* components, Altimeter* altimeter){
 8000f22:	4b23      	ldr	r3, [pc, #140]	; (8000fb0 <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xb4>)
 8000f24:	63a3      	str	r3, [r4, #56]	; 0x38
 8000f26:	f503 0328 	add.w	r3, r3, #11010048	; 0xa80000
 8000f2a:	63e3      	str	r3, [r4, #60]	; 0x3c
 8000f2c:	f1a3 730a 	sub.w	r3, r3, #36175872	; 0x2280000
 8000f30:	6423      	str	r3, [r4, #64]	; 0x40
 8000f32:	4b20      	ldr	r3, [pc, #128]	; (8000fb4 <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xb8>)
 8000f34:	67a5      	str	r5, [r4, #120]	; 0x78
 8000f36:	f04f 527c 	mov.w	r2, #1056964608	; 0x3f000000
 8000f3a:	e9c4 2311 	strd	r2, r3, [r4, #68]	; 0x44
 8000f3e:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000f42:	64e3      	str	r3, [r4, #76]	; 0x4c
 8000f44:	f103 43ff 	add.w	r3, r3, #2139095040	; 0x7f800000
 8000f48:	6523      	str	r3, [r4, #80]	; 0x50
 8000f4a:	f103 4300 	add.w	r3, r3, #2147483648	; 0x80000000
 8000f4e:	6563      	str	r3, [r4, #84]	; 0x54
 8000f50:	f1a3 6305 	sub.w	r3, r3, #139460608	; 0x8500000
 8000f54:	f5a3 23c5 	sub.w	r3, r3, #403456	; 0x62800
 8000f58:	3bf6      	subs	r3, #246	; 0xf6
 8000f5a:	65a3      	str	r3, [r4, #88]	; 0x58
 8000f5c:	f04f 537e 	mov.w	r3, #1065353216	; 0x3f800000
 8000f60:	e9c4 3517 	strd	r3, r5, [r4, #92]	; 0x5c
 8000f64:	f103 7357 	add.w	r3, r3, #56360960	; 0x35c0000
 8000f68:	e9c4 351c 	strd	r3, r5, [r4, #112]	; 0x70
 8000f6c:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8000f70:	e9c4 351f 	strd	r3, r5, [r4, #124]	; 0x7c
 8000f74:	4a10      	ldr	r2, [pc, #64]	; (8000fb8 <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xbc>)
 8000f76:	4b11      	ldr	r3, [pc, #68]	; (8000fbc <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xc0>)
 8000f78:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 8000f7c:	e9c4 5505 	strd	r5, r5, [r4, #20]
 8000f80:	e9c4 5507 	strd	r5, r5, [r4, #28]
	this->_components = components;
 8000f84:	e9c4 760b 	strd	r7, r6, [r4, #44]	; 0x2c
Convertor::Convertor(SBUS *sbus, Initializer *init, Components* components, Altimeter* altimeter){
 8000f88:	e9c4 5519 	strd	r5, r5, [r4, #100]	; 0x64
 8000f8c:	e9c4 5521 	strd	r5, r5, [r4, #132]	; 0x84
 8000f90:	f8c4 2090 	str.w	r2, [r4, #144]	; 0x90
 8000f94:	f8c4 3094 	str.w	r3, [r4, #148]	; 0x94
 8000f98:	4b09      	ldr	r3, [pc, #36]	; (8000fc0 <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter+0xc4>)
 8000f9a:	f8c4 3098 	str.w	r3, [r4, #152]	; 0x98

	this->_ledPWM = 0;
	_pidSelector.setPoint = _cleanerPos;
	PIDControllerInit(&_pidSelector);
 8000f9e:	f104 0038 	add.w	r0, r4, #56	; 0x38
 8000fa2:	f009 fd59 	bl	800aa58 <PIDControllerInit>



}
 8000fa6:	4620      	mov	r0, r4
 8000fa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8000fac:	00140078 	.word	0x00140078
 8000fb0:	42200000 	.word	0x42200000
 8000fb4:	c47a0000 	.word	0xc47a0000
 8000fb8:	43480000 	.word	0x43480000
 8000fbc:	42dc0000 	.word	0x42dc0000
 8000fc0:	44750000 	.word	0x44750000

08000fc4 <_ZN9Convertor9updateLEDEv>:



}

void Convertor::updateLED(void){
 8000fc4:	b538      	push	{r3, r4, r5, lr}
 8000fc6:	4604      	mov	r4, r0



	if(_sbus->B_button() && _ledPWM < 1000) {
 8000fc8:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8000fca:	f001 fbbb 	bl	8002744 <_ZN4SBUS8B_buttonEv>
 8000fce:	b170      	cbz	r0, 8000fee <_ZN9Convertor9updateLEDEv+0x2a>
 8000fd0:	f9b4 5082 	ldrsh.w	r5, [r4, #130]	; 0x82
 8000fd4:	f5b5 7f7a 	cmp.w	r5, #1000	; 0x3e8
 8000fd8:	da09      	bge.n	8000fee <_ZN9Convertor9updateLEDEv+0x2a>
		_ledPWM += 250;
 8000fda:	35fa      	adds	r5, #250	; 0xfa
        __HAL_TIM_SET_COMPARE(_timers->get_LED_Timer(), TIM_CHANNEL_1, _ledPWM);


	}else if(_sbus->A_button() && _ledPWM > 0){

		_ledPWM -= 250;
 8000fdc:	b22d      	sxth	r5, r5
        __HAL_TIM_SET_COMPARE(_timers->get_LED_Timer(), TIM_CHANNEL_1, _ledPWM);
 8000fde:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
		_ledPWM -= 250;
 8000fe0:	f8a4 5082 	strh.w	r5, [r4, #130]	; 0x82
        __HAL_TIM_SET_COMPARE(_timers->get_LED_Timer(), TIM_CHANNEL_1, _ledPWM);
 8000fe4:	f002 f9fa 	bl	80033dc <_ZN11Initializer13get_LED_TimerEv>
 8000fe8:	6803      	ldr	r3, [r0, #0]
 8000fea:	635d      	str	r5, [r3, #52]	; 0x34

	}

}
 8000fec:	bd38      	pop	{r3, r4, r5, pc}
	}else if(_sbus->A_button() && _ledPWM > 0){
 8000fee:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8000ff0:	f001 fb7a 	bl	80026e8 <_ZN4SBUS8A_buttonEv>
 8000ff4:	2800      	cmp	r0, #0
 8000ff6:	d0f9      	beq.n	8000fec <_ZN9Convertor9updateLEDEv+0x28>
 8000ff8:	f9b4 5082 	ldrsh.w	r5, [r4, #130]	; 0x82
 8000ffc:	2d00      	cmp	r5, #0
 8000ffe:	ddf5      	ble.n	8000fec <_ZN9Convertor9updateLEDEv+0x28>
		_ledPWM -= 250;
 8001000:	3dfa      	subs	r5, #250	; 0xfa
 8001002:	e7eb      	b.n	8000fdc <_ZN9Convertor9updateLEDEv+0x18>

08001004 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm>:

//LOW LEVEL FUNCTION FOR CONTROLLING ACTUATOR PWM
void Convertor::actuatorControl(int16_t pwm_input, TIM_HandleTypeDef *tim, uint32_t channelTimPlus, uint32_t channelTimMin){

	if (pwm_input >= 0) { //if joystick is up then pwm is positive and will drive plus forward cahnnel of h bridge.
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 8001004:	ea81 70e1 	eor.w	r0, r1, r1, asr #31
void Convertor::actuatorControl(int16_t pwm_input, TIM_HandleTypeDef *tim, uint32_t channelTimPlus, uint32_t channelTimMin){
 8001008:	b510      	push	{r4, lr}
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 800100a:	eba0 70e1 	sub.w	r0, r0, r1, asr #31
	if (pwm_input >= 0) { //if joystick is up then pwm is positive and will drive plus forward cahnnel of h bridge.
 800100e:	2900      	cmp	r1, #0
void Convertor::actuatorControl(int16_t pwm_input, TIM_HandleTypeDef *tim, uint32_t channelTimPlus, uint32_t channelTimMin){
 8001010:	9c02      	ldr	r4, [sp, #8]
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 8001012:	6812      	ldr	r2, [r2, #0]
 8001014:	b280      	uxth	r0, r0
	if (pwm_input >= 0) { //if joystick is up then pwm is positive and will drive plus forward cahnnel of h bridge.
 8001016:	db28      	blt.n	800106a <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x66>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 8001018:	b91b      	cbnz	r3, 8001022 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1e>
 800101a:	6350      	str	r0, [r2, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, 0);
 800101c:	b994      	cbnz	r4, 8001044 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x40>
 800101e:	6354      	str	r4, [r2, #52]	; 0x34

	} else if (pwm_input < 0) {//if joystick is down then pwm is negatieve and will drive plus forward channel of h bridge.
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, 0);
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, abs(pwm_input));
	}
}
 8001020:	bd10      	pop	{r4, pc}
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 8001022:	2b04      	cmp	r3, #4
 8001024:	d101      	bne.n	800102a <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x26>
 8001026:	6390      	str	r0, [r2, #56]	; 0x38
 8001028:	e7f8      	b.n	800101c <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x18>
 800102a:	2b08      	cmp	r3, #8
 800102c:	d101      	bne.n	8001032 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x2e>
 800102e:	63d0      	str	r0, [r2, #60]	; 0x3c
 8001030:	e7f4      	b.n	800101c <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x18>
 8001032:	2b0c      	cmp	r3, #12
 8001034:	d101      	bne.n	800103a <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x36>
 8001036:	6410      	str	r0, [r2, #64]	; 0x40
 8001038:	e7f0      	b.n	800101c <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x18>
 800103a:	2b10      	cmp	r3, #16
 800103c:	bf0c      	ite	eq
 800103e:	6490      	streq	r0, [r2, #72]	; 0x48
 8001040:	64d0      	strne	r0, [r2, #76]	; 0x4c
 8001042:	e7eb      	b.n	800101c <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x18>
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, 0);
 8001044:	2c04      	cmp	r4, #4
 8001046:	f04f 0300 	mov.w	r3, #0
 800104a:	d101      	bne.n	8001050 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x4c>
 800104c:	6393      	str	r3, [r2, #56]	; 0x38
 800104e:	e7e7      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 8001050:	2c08      	cmp	r4, #8
 8001052:	d101      	bne.n	8001058 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x54>
 8001054:	63d3      	str	r3, [r2, #60]	; 0x3c
 8001056:	e7e3      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 8001058:	2c0c      	cmp	r4, #12
 800105a:	d101      	bne.n	8001060 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x5c>
 800105c:	6413      	str	r3, [r2, #64]	; 0x40
 800105e:	e7df      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 8001060:	2c10      	cmp	r4, #16
 8001062:	bf0c      	ite	eq
 8001064:	6493      	streq	r3, [r2, #72]	; 0x48
 8001066:	64d3      	strne	r3, [r2, #76]	; 0x4c
 8001068:	e7da      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, 0);
 800106a:	b91b      	cbnz	r3, 8001074 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x70>
 800106c:	6353      	str	r3, [r2, #52]	; 0x34
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, abs(pwm_input));
 800106e:	b9a4      	cbnz	r4, 800109a <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x96>
 8001070:	6350      	str	r0, [r2, #52]	; 0x34
 8001072:	e7d5      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, 0);
 8001074:	2b04      	cmp	r3, #4
 8001076:	f04f 0100 	mov.w	r1, #0
 800107a:	d101      	bne.n	8001080 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x7c>
 800107c:	6391      	str	r1, [r2, #56]	; 0x38
 800107e:	e7f6      	b.n	800106e <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x6a>
 8001080:	2b08      	cmp	r3, #8
 8001082:	d101      	bne.n	8001088 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x84>
 8001084:	63d1      	str	r1, [r2, #60]	; 0x3c
 8001086:	e7f2      	b.n	800106e <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x6a>
 8001088:	2b0c      	cmp	r3, #12
 800108a:	d101      	bne.n	8001090 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x8c>
 800108c:	6411      	str	r1, [r2, #64]	; 0x40
 800108e:	e7ee      	b.n	800106e <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x6a>
 8001090:	2b10      	cmp	r3, #16
 8001092:	bf0c      	ite	eq
 8001094:	6491      	streq	r1, [r2, #72]	; 0x48
 8001096:	64d1      	strne	r1, [r2, #76]	; 0x4c
 8001098:	e7e9      	b.n	800106e <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x6a>
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, abs(pwm_input));
 800109a:	2c04      	cmp	r4, #4
 800109c:	d101      	bne.n	80010a2 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x9e>
 800109e:	6390      	str	r0, [r2, #56]	; 0x38
 80010a0:	e7be      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 80010a2:	2c08      	cmp	r4, #8
 80010a4:	d101      	bne.n	80010aa <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0xa6>
 80010a6:	63d0      	str	r0, [r2, #60]	; 0x3c
 80010a8:	e7ba      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 80010aa:	2c0c      	cmp	r4, #12
 80010ac:	d101      	bne.n	80010b2 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0xae>
 80010ae:	6410      	str	r0, [r2, #64]	; 0x40
 80010b0:	e7b6      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>
 80010b2:	2c10      	cmp	r4, #16
 80010b4:	bf0c      	ite	eq
 80010b6:	6490      	streq	r0, [r2, #72]	; 0x48
 80010b8:	64d0      	strne	r0, [r2, #76]	; 0x4c
}
 80010ba:	e7b1      	b.n	8001020 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm+0x1c>

080010bc <_ZN9Convertor18updateCleanerMotorEv>:

	__HAL_TIM_SET_COMPARE(_timers->get_cleanerMotor_Timer(), TIM_CHANNEL_3, 0);

}

void Convertor::updateCleanerMotor(void){
 80010bc:	b570      	push	{r4, r5, r6, lr}

	this->_cleanerMotorPWM = 0;
 80010be:	2600      	movs	r6, #0
void Convertor::updateCleanerMotor(void){
 80010c0:	4605      	mov	r5, r0
	this->_cleanerMotorPWM = 0;
 80010c2:	f8a0 6084 	strh.w	r6, [r0, #132]	; 0x84
	this->_cleanerMotorPWM = this->_sbus->getRightY();
 80010c6:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80010c8:	f001 faca 	bl	8002660 <_ZN4SBUS9getRightYEv>
 80010cc:	eebd 0ac0 	vcvt.s32.f32	s0, s0

	if(_cleanerMotorPWM > 10){
		__HAL_TIM_SET_COMPARE(_timers->get_cleanerMotor_Timer(), TIM_CHANNEL_3, abs(_cleanerMotorPWM));
 80010d0:	6ae8      	ldr	r0, [r5, #44]	; 0x2c
	this->_cleanerMotorPWM = this->_sbus->getRightY();
 80010d2:	ee10 3a10 	vmov	r3, s0
 80010d6:	b21c      	sxth	r4, r3
	if(_cleanerMotorPWM > 10){
 80010d8:	2c0a      	cmp	r4, #10
	this->_cleanerMotorPWM = this->_sbus->getRightY();
 80010da:	f8a5 4084 	strh.w	r4, [r5, #132]	; 0x84
	if(_cleanerMotorPWM > 10){
 80010de:	dd08      	ble.n	80010f2 <_ZN9Convertor18updateCleanerMotorEv+0x36>
		__HAL_TIM_SET_COMPARE(_timers->get_cleanerMotor_Timer(), TIM_CHANNEL_3, abs(_cleanerMotorPWM));
 80010e0:	f002 f985 	bl	80033ee <_ZN11Initializer22get_cleanerMotor_TimerEv>
 80010e4:	2c00      	cmp	r4, #0
 80010e6:	6803      	ldr	r3, [r0, #0]
 80010e8:	bfb8      	it	lt
 80010ea:	4264      	neglt	r4, r4
 80010ec:	b2a4      	uxth	r4, r4
 80010ee:	63dc      	str	r4, [r3, #60]	; 0x3c

		__HAL_TIM_SET_COMPARE(_timers->get_cleanerMotor_Timer(), TIM_CHANNEL_3, 0);

	}

}
 80010f0:	bd70      	pop	{r4, r5, r6, pc}
		__HAL_TIM_SET_COMPARE(_timers->get_cleanerMotor_Timer(), TIM_CHANNEL_3, 0);
 80010f2:	f002 f97c 	bl	80033ee <_ZN11Initializer22get_cleanerMotor_TimerEv>
 80010f6:	6803      	ldr	r3, [r0, #0]
 80010f8:	63de      	str	r6, [r3, #60]	; 0x3c
}
 80010fa:	e7f9      	b.n	80010f0 <_ZN9Convertor18updateCleanerMotorEv+0x34>

080010fc <_ZN9Convertor14updateSelectorEv>:
// this function updates the selector based on SBUS input values
// it detects different SBUS input values and sets the `_indexer` and `_pidSelector.setPoint` accordingly.
// It uses debounce triggering to prevent unwanted toggling,
// Based on the `_indexer`, the `_pidSelector.setPoint` is set to specific positions like `_cleanerPos`, `_probePos`, `_squarePosA`, and `_squarePosB`.
// If none of the conditions match, `_pidSelector.setPoint` is set to `_cleanerPos` as the default value.
void Convertor::updateSelector(void){
 80010fc:	b510      	push	{r4, lr}
 80010fe:	4604      	mov	r4, r0
 8001100:	ed2d 8b02 	vpush	{d8}

	static bool debounceTrigger = 0;
	float tolerance = 5.0f;

	if(_sbus->getRightX() < -750 && debounceTrigger == 0){
 8001104:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001106:	ed9f 8a48 	vldr	s16, [pc, #288]	; 8001228 <_ZN9Convertor14updateSelectorEv+0x12c>
 800110a:	f001 facb 	bl	80026a4 <_ZN4SBUS9getRightXEv>
 800110e:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8001112:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001116:	d509      	bpl.n	800112c <_ZN9Convertor14updateSelectorEv+0x30>
 8001118:	4a44      	ldr	r2, [pc, #272]	; (800122c <_ZN9Convertor14updateSelectorEv+0x130>)
 800111a:	7813      	ldrb	r3, [r2, #0]
 800111c:	b933      	cbnz	r3, 800112c <_ZN9Convertor14updateSelectorEv+0x30>

		debounceTrigger = 1;
 800111e:	2101      	movs	r1, #1
 8001120:	7011      	strb	r1, [r2, #0]
		_indexer = 0;
 8001122:	f884 307f 	strb.w	r3, [r4, #127]	; 0x7f

			}
			_indexer = 2;
			break;
		default:
			_pidSelector.setPoint = _cleanerPos;
 8001126:	f8d4 3094 	ldr.w	r3, [r4, #148]	; 0x94
 800112a:	e03f      	b.n	80011ac <_ZN9Convertor14updateSelectorEv+0xb0>
	}else if(_sbus->getRightX() > 750 && debounceTrigger == 0){
 800112c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800112e:	f001 fab9 	bl	80026a4 <_ZN4SBUS9getRightXEv>
 8001132:	eddf 7a3f 	vldr	s15, [pc, #252]	; 8001230 <_ZN9Convertor14updateSelectorEv+0x134>
 8001136:	eeb4 0ae7 	vcmpe.f32	s0, s15
 800113a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800113e:	dd02      	ble.n	8001146 <_ZN9Convertor14updateSelectorEv+0x4a>
 8001140:	4a3a      	ldr	r2, [pc, #232]	; (800122c <_ZN9Convertor14updateSelectorEv+0x130>)
 8001142:	7813      	ldrb	r3, [r2, #0]
 8001144:	b363      	cbz	r3, 80011a0 <_ZN9Convertor14updateSelectorEv+0xa4>
	}else if(_sbus->getRightY() < -750 && debounceTrigger == 0){
 8001146:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001148:	f001 fa8a 	bl	8002660 <_ZN4SBUS9getRightYEv>
 800114c:	eeb4 0ac8 	vcmpe.f32	s0, s16
 8001150:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001154:	d42c      	bmi.n	80011b0 <_ZN9Convertor14updateSelectorEv+0xb4>
	}else if ((_sbus->getRightY() == 0 && _sbus->getRightX()==0) && debounceTrigger == 1){
 8001156:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001158:	f001 fa82 	bl	8002660 <_ZN4SBUS9getRightYEv>
 800115c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8001160:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001164:	d10c      	bne.n	8001180 <_ZN9Convertor14updateSelectorEv+0x84>
 8001166:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8001168:	f001 fa9c 	bl	80026a4 <_ZN4SBUS9getRightXEv>
 800116c:	eeb5 0a40 	vcmp.f32	s0, #0.0
 8001170:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001174:	d104      	bne.n	8001180 <_ZN9Convertor14updateSelectorEv+0x84>
 8001176:	4b2d      	ldr	r3, [pc, #180]	; (800122c <_ZN9Convertor14updateSelectorEv+0x130>)
 8001178:	781a      	ldrb	r2, [r3, #0]
 800117a:	b10a      	cbz	r2, 8001180 <_ZN9Convertor14updateSelectorEv+0x84>
		debounceTrigger = 0;
 800117c:	2200      	movs	r2, #0
 800117e:	701a      	strb	r2, [r3, #0]
	switch(_indexer){
 8001180:	f894 307f 	ldrb.w	r3, [r4, #127]	; 0x7f
 8001184:	2b03      	cmp	r3, #3
 8001186:	d8ce      	bhi.n	8001126 <_ZN9Convertor14updateSelectorEv+0x2a>
 8001188:	a201      	add	r2, pc, #4	; (adr r2, 8001190 <_ZN9Convertor14updateSelectorEv+0x94>)
 800118a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800118e:	bf00      	nop
 8001190:	08001127 	.word	0x08001127
 8001194:	080011a9 	.word	0x080011a9
 8001198:	080011bd 	.word	0x080011bd
 800119c:	080011f7 	.word	0x080011f7
		debounceTrigger = 1;
 80011a0:	2301      	movs	r3, #1
 80011a2:	7013      	strb	r3, [r2, #0]
		_indexer = 1;
 80011a4:	f884 307f 	strb.w	r3, [r4, #127]	; 0x7f
			_pidSelector.setPoint = _probePos;
 80011a8:	f8d4 3098 	ldr.w	r3, [r4, #152]	; 0x98
			_pidSelector.setPoint = _cleanerPos;
 80011ac:	6723      	str	r3, [r4, #112]	; 0x70


	}


}
 80011ae:	e01f      	b.n	80011f0 <_ZN9Convertor14updateSelectorEv+0xf4>
	}else if(_sbus->getRightY() < -750 && debounceTrigger == 0){
 80011b0:	4b1e      	ldr	r3, [pc, #120]	; (800122c <_ZN9Convertor14updateSelectorEv+0x130>)
 80011b2:	781a      	ldrb	r2, [r3, #0]
 80011b4:	2a00      	cmp	r2, #0
 80011b6:	d1ce      	bne.n	8001156 <_ZN9Convertor14updateSelectorEv+0x5a>
		debounceTrigger = 1;
 80011b8:	2201      	movs	r2, #1
 80011ba:	701a      	strb	r2, [r3, #0]
			if(_pidSelector.measurement <= (_squarePosA + tolerance)
 80011bc:	edd4 7a23 	vldr	s15, [r4, #140]	; 0x8c
 80011c0:	ed94 7a1d 	vldr	s14, [r4, #116]	; 0x74
 80011c4:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 80011c8:	ee37 6aa6 	vadd.f32	s12, s15, s13
 80011cc:	eeb4 7ac6 	vcmpe.f32	s14, s12
 80011d0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80011d4:	d809      	bhi.n	80011ea <_ZN9Convertor14updateSelectorEv+0xee>
							>= (_squarePosA - tolerance)){
 80011d6:	ee77 7ae6 	vsub.f32	s15, s15, s13
					&& _pidSelector.measurement
 80011da:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80011de:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				_pidSelector.setPoint = _squarePosB;
 80011e2:	bfa4      	itt	ge
 80011e4:	f8d4 3090 	ldrge.w	r3, [r4, #144]	; 0x90
 80011e8:	6723      	strge	r3, [r4, #112]	; 0x70
			_indexer = 3;
 80011ea:	2303      	movs	r3, #3
			_indexer = 2;
 80011ec:	f884 307f 	strb.w	r3, [r4, #127]	; 0x7f
}
 80011f0:	ecbd 8b02 	vpop	{d8}
 80011f4:	bd10      	pop	{r4, pc}
			if(_pidSelector.measurement <= (_squarePosB + tolerance) && _pidSelector.measurement >= (_squarePosB - tolerance)){
 80011f6:	edd4 7a24 	vldr	s15, [r4, #144]	; 0x90
 80011fa:	ed94 7a1d 	vldr	s14, [r4, #116]	; 0x74
 80011fe:	eef1 6a04 	vmov.f32	s13, #20	; 0x40a00000  5.0
 8001202:	ee37 6aa6 	vadd.f32	s12, s15, s13
 8001206:	eeb4 7ac6 	vcmpe.f32	s14, s12
 800120a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800120e:	d809      	bhi.n	8001224 <_ZN9Convertor14updateSelectorEv+0x128>
 8001210:	ee77 7ae6 	vsub.f32	s15, s15, s13
 8001214:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001218:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
				_pidSelector.setPoint = _squarePosA;
 800121c:	bfa4      	itt	ge
 800121e:	f8d4 308c 	ldrge.w	r3, [r4, #140]	; 0x8c
 8001222:	6723      	strge	r3, [r4, #112]	; 0x70
			_indexer = 2;
 8001224:	2302      	movs	r3, #2
 8001226:	e7e1      	b.n	80011ec <_ZN9Convertor14updateSelectorEv+0xf0>
 8001228:	c43b8000 	.word	0xc43b8000
 800122c:	20000370 	.word	0x20000370
 8001230:	443b8000 	.word	0x443b8000

08001234 <_ZN9Convertor12moveSelectorEs>:


void Convertor::moveSelector(int16_t pwm){
 8001234:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001236:	4604      	mov	r4, r0


	if(pwm > 0){
 8001238:	460d      	mov	r5, r1
 800123a:	b151      	cbz	r1, 8001252 <_ZN9Convertor12moveSelectorEs+0x1e>

		this->actuatorControl(pwm, this->_timers->get_selector_Timer(), TIM_CHANNEL_4,  TIM_CHANNEL_3);
 800123c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
 800123e:	f002 f8cf 	bl	80033e0 <_ZN11Initializer18get_selector_TimerEv>
 8001242:	2308      	movs	r3, #8
 8001244:	4602      	mov	r2, r0
 8001246:	9300      	str	r3, [sp, #0]
 8001248:	4629      	mov	r1, r5
 800124a:	230c      	movs	r3, #12
 800124c:	4620      	mov	r0, r4
 800124e:	f7ff fed9 	bl	8001004 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm>
		this->actuatorControl(pwm, this->_timers->get_selector_Timer(), TIM_CHANNEL_4,  TIM_CHANNEL_3 );

	}


}
 8001252:	b003      	add	sp, #12
 8001254:	bd30      	pop	{r4, r5, pc}

08001256 <_ZN9Convertor15updatePushMotorEv>:

void Convertor::updatePushMotor(void){
 8001256:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8001258:	4604      	mov	r4, r0

	//currently basic implementation for push motor


	this->_pushMotorPWM = this->_sbus->getLeftY();
 800125a:	6a80      	ldr	r0, [r0, #40]	; 0x28
 800125c:	f001 f9de 	bl	800261c <_ZN4SBUS8getLeftYEv>
 8001260:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8001264:	ee10 3a10 	vmov	r3, s0
 8001268:	b21d      	sxth	r5, r3

	if(_pushMotorPWM > 0){
 800126a:	2d00      	cmp	r5, #0
	this->_pushMotorPWM = this->_sbus->getLeftY();
 800126c:	f8a4 5088 	strh.w	r5, [r4, #136]	; 0x88
	if(_pushMotorPWM > 0){
 8001270:	dd0b      	ble.n	800128a <_ZN9Convertor15updatePushMotorEv+0x34>

		this->actuatorControl(_pushMotorPWM, this->_timers->get_pushMotor_Timer() , TIM_CHANNEL_2, TIM_CHANNEL_3);

	}else if(_pushMotorPWM < 0){

		this->actuatorControl(_pushMotorPWM, this->_timers->get_pushMotor_Timer(), TIM_CHANNEL_2, TIM_CHANNEL_3);
 8001272:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8001274:	f002 f8b6 	bl	80033e4 <_ZN11Initializer19get_pushMotor_TimerEv>
 8001278:	2308      	movs	r3, #8
 800127a:	4602      	mov	r2, r0
 800127c:	9300      	str	r3, [sp, #0]
 800127e:	4629      	mov	r1, r5
 8001280:	2304      	movs	r3, #4
 8001282:	4620      	mov	r0, r4
 8001284:	f7ff febe 	bl	8001004 <_ZN9Convertor15actuatorControlEsP17TIM_HandleTypeDefmm>
	}

}
 8001288:	e000      	b.n	800128c <_ZN9Convertor15updatePushMotorEv+0x36>
	}else if(_pushMotorPWM < 0){
 800128a:	d1f2      	bne.n	8001272 <_ZN9Convertor15updatePushMotorEv+0x1c>
}
 800128c:	b003      	add	sp, #12
 800128e:	bd30      	pop	{r4, r5, pc}

08001290 <_ZN9Convertor17updateFluidAmountEv>:
	}


}

void Convertor::updateFluidAmount(void){
 8001290:	b510      	push	{r4, lr}
 8001292:	4604      	mov	r4, r0


	if(this->_sbus->D_button() && (_fluidAmount < 100)){
 8001294:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001296:	f001 fab1 	bl	80027fc <_ZN4SBUS8D_buttonEv>
 800129a:	b128      	cbz	r0, 80012a8 <_ZN9Convertor17updateFluidAmountEv+0x18>
 800129c:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 800129e:	2b63      	cmp	r3, #99	; 0x63
 80012a0:	d802      	bhi.n	80012a8 <_ZN9Convertor17updateFluidAmountEv+0x18>

		_fluidAmount += 5;
 80012a2:	3305      	adds	r3, #5
	}else if(_sbus->C_button() && (_fluidAmount > 0)){

		_fluidAmount -= 5;
 80012a4:	84e3      	strh	r3, [r4, #38]	; 0x26
	}

}
 80012a6:	bd10      	pop	{r4, pc}
	}else if(_sbus->C_button() && (_fluidAmount > 0)){
 80012a8:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 80012aa:	f001 fa79 	bl	80027a0 <_ZN4SBUS8C_buttonEv>
 80012ae:	2800      	cmp	r0, #0
 80012b0:	d0f9      	beq.n	80012a6 <_ZN9Convertor17updateFluidAmountEv+0x16>
 80012b2:	8ce3      	ldrh	r3, [r4, #38]	; 0x26
 80012b4:	2b00      	cmp	r3, #0
 80012b6:	d0f6      	beq.n	80012a6 <_ZN9Convertor17updateFluidAmountEv+0x16>
		_fluidAmount -= 5;
 80012b8:	3b05      	subs	r3, #5
 80012ba:	e7f3      	b.n	80012a4 <_ZN9Convertor17updateFluidAmountEv+0x14>

080012bc <_ZN9Convertor12setSleepModeEv>:
			break;
	}

}

void Convertor::setSleepMode(void){
 80012bc:	b510      	push	{r4, lr}
 80012be:	4604      	mov	r4, r0

	static uint8_t counter = 0;


	if(this->_sbus->home_button()){
 80012c0:	6a80      	ldr	r0, [r0, #40]	; 0x28
 80012c2:	f001 fac9 	bl	8002858 <_ZN4SBUS11home_buttonEv>
 80012c6:	b128      	cbz	r0, 80012d4 <_ZN9Convertor12setSleepModeEv+0x18>
		_sleepToggle = !_sleepToggle;
 80012c8:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
 80012cc:	f083 0301 	eor.w	r3, r3, #1
 80012d0:	f884 307c 	strb.w	r3, [r4, #124]	; 0x7c
	}


}
 80012d4:	bd10      	pop	{r4, pc}
	...

080012d8 <_ZN9Convertor21get_selector_positionEv>:
	uint16_t batteryValue = (uint16_t) ((supplyVoltage * (float)batteryInteger * resistorTotal) / (adcRange * resistorBottom) * 10.0);
	return batteryValue;


}
int16_t Convertor::get_selector_position(void){
 80012d8:	b508      	push	{r3, lr}

	return ADC_1_Buffer[0] / 4.095;
 80012da:	6840      	ldr	r0, [r0, #4]
 80012dc:	f7ff f93a 	bl	8000554 <__aeabi_ui2d>
 80012e0:	a305      	add	r3, pc, #20	; (adr r3, 80012f8 <_ZN9Convertor21get_selector_positionEv+0x20>)
 80012e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80012e6:	f7ff fad9 	bl	800089c <__aeabi_ddiv>
 80012ea:	f7ff fc5d 	bl	8000ba8 <__aeabi_d2iz>
}
 80012ee:	b200      	sxth	r0, r0
 80012f0:	bd08      	pop	{r3, pc}
 80012f2:	bf00      	nop
 80012f4:	f3af 8000 	nop.w
 80012f8:	ae147ae1 	.word	0xae147ae1
 80012fc:	40106147 	.word	0x40106147

08001300 <_ZN9Convertor22updateSelectorPositionEv>:
void Convertor::updateSelectorPosition(void){
 8001300:	b510      	push	{r4, lr}
 8001302:	4604      	mov	r4, r0
		_pidSelector.measurement = this->get_selector_position();
 8001304:	f7ff ffe8 	bl	80012d8 <_ZN9Convertor21get_selector_positionEv>
 8001308:	ee07 0a90 	vmov	s15, r0
 800130c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
		PIDControllerUpdate(&_pidSelector);
 8001310:	f104 0038 	add.w	r0, r4, #56	; 0x38
		_pidSelector.measurement = this->get_selector_position();
 8001314:	edc4 7a1d 	vstr	s15, [r4, #116]	; 0x74
		PIDControllerUpdate(&_pidSelector);
 8001318:	f009 fba5 	bl	800aa66 <PIDControllerUpdate>
		_selectorPWM =(int16_t) _pidSelector.out;
 800131c:	edd4 7a1e 	vldr	s15, [r4, #120]	; 0x78
 8001320:	eefd 7ae7 	vcvt.s32.f32	s15, s15
		this->moveSelector(_selectorPWM);
 8001324:	4620      	mov	r0, r4
		_selectorPWM =(int16_t) _pidSelector.out;
 8001326:	ee17 3a90 	vmov	r3, s15
 800132a:	b219      	sxth	r1, r3
 800132c:	f8a4 1086 	strh.w	r1, [r4, #134]	; 0x86
}
 8001330:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		this->moveSelector(_selectorPWM);
 8001334:	f7ff bf7e 	b.w	8001234 <_ZN9Convertor12moveSelectorEs>

08001338 <_ZN9Convertor17get_fluidPositionEv>:

int16_t Convertor::get_fluidPosition(void){
 8001338:	b508      	push	{r3, lr}


	return ADC_1_Buffer[2] / 4.095;
 800133a:	68c0      	ldr	r0, [r0, #12]
 800133c:	f7ff f90a 	bl	8000554 <__aeabi_ui2d>
 8001340:	a305      	add	r3, pc, #20	; (adr r3, 8001358 <_ZN9Convertor17get_fluidPositionEv+0x20>)
 8001342:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001346:	f7ff faa9 	bl	800089c <__aeabi_ddiv>
 800134a:	f7ff fc2d 	bl	8000ba8 <__aeabi_d2iz>

}
 800134e:	b200      	sxth	r0, r0
 8001350:	bd08      	pop	{r3, pc}
 8001352:	bf00      	nop
 8001354:	f3af 8000 	nop.w
 8001358:	ae147ae1 	.word	0xae147ae1
 800135c:	40106147 	.word	0x40106147

08001360 <_ZN9Convertor19updateFluidPositionEv>:
void Convertor::updateFluidPosition(void){
 8001360:	b510      	push	{r4, lr}
 8001362:	4604      	mov	r4, r0
    if(_sbus->shoulder_button() &&( _fluidPosition < 950)){
 8001364:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8001366:	f001 faa5 	bl	80028b4 <_ZN4SBUS15shoulder_buttonEv>
 800136a:	b138      	cbz	r0, 800137c <_ZN9Convertor19updateFluidPositionEv+0x1c>
 800136c:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
 800136e:	f240 32b5 	movw	r2, #949	; 0x3b5
 8001372:	4293      	cmp	r3, r2
    	_fluidPosition += _fluidAmount;
 8001374:	bf9e      	ittt	ls
 8001376:	8ce2      	ldrhls	r2, [r4, #38]	; 0x26
 8001378:	189b      	addls	r3, r3, r2
 800137a:	84a3      	strhls	r3, [r4, #36]	; 0x24
    if(_sbus->shoulder_button_long()){
 800137c:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 800137e:	f001 fac7 	bl	8002910 <_ZN4SBUS20shoulder_button_longEv>
 8001382:	4a0c      	ldr	r2, [pc, #48]	; (80013b4 <_ZN9Convertor19updateFluidPositionEv+0x54>)
 8001384:	b1a0      	cbz	r0, 80013b0 <_ZN9Convertor19updateFluidPositionEv+0x50>
        if(++timer <= long_press){
 8001386:	8813      	ldrh	r3, [r2, #0]
 8001388:	3301      	adds	r3, #1
 800138a:	b29b      	uxth	r3, r3
        if(timer == 300){
 800138c:	f5b3 7f96 	cmp.w	r3, #300	; 0x12c
        if(++timer <= long_press){
 8001390:	8013      	strh	r3, [r2, #0]
        if(timer == 300){
 8001392:	d104      	bne.n	800139e <_ZN9Convertor19updateFluidPositionEv+0x3e>
        	_fluidPosition = this->get_fluidPosition();
 8001394:	4620      	mov	r0, r4
 8001396:	f7ff ffcf 	bl	8001338 <_ZN9Convertor17get_fluidPositionEv>
 800139a:	84a0      	strh	r0, [r4, #36]	; 0x24
}
 800139c:	bd10      	pop	{r4, pc}
        if(timer == 599){
 800139e:	f240 2157 	movw	r1, #599	; 0x257
 80013a2:	428b      	cmp	r3, r1
 80013a4:	d1fa      	bne.n	800139c <_ZN9Convertor19updateFluidPositionEv+0x3c>
			_fluidPosition = 50;
 80013a6:	2332      	movs	r3, #50	; 0x32
 80013a8:	84a3      	strh	r3, [r4, #36]	; 0x24
        	timer = 0;
 80013aa:	2300      	movs	r3, #0
 80013ac:	8013      	strh	r3, [r2, #0]
 80013ae:	e7f5      	b.n	800139c <_ZN9Convertor19updateFluidPositionEv+0x3c>
    	timer = 0;
 80013b0:	8010      	strh	r0, [r2, #0]
}
 80013b2:	e7f3      	b.n	800139c <_ZN9Convertor19updateFluidPositionEv+0x3c>
 80013b4:	20000372 	.word	0x20000372

080013b8 <_ZN9Convertor16updateFluidMotorEv>:
void Convertor::updateFluidMotor(void){
 80013b8:	b510      	push	{r4, lr}
 80013ba:	4604      	mov	r4, r0
	if((this->get_fluidPosition() <= (_fluidPosition + tolerance)) && (this->get_fluidPosition() >= (_fluidPosition - tolerance)) ){
 80013bc:	f7ff ffbc 	bl	8001338 <_ZN9Convertor17get_fluidPositionEv>
 80013c0:	8ca3      	ldrh	r3, [r4, #36]	; 0x24
 80013c2:	1c9a      	adds	r2, r3, #2
 80013c4:	4290      	cmp	r0, r2
 80013c6:	dc0a      	bgt.n	80013de <_ZN9Convertor16updateFluidMotorEv+0x26>
 80013c8:	1e9a      	subs	r2, r3, #2
 80013ca:	4290      	cmp	r0, r2
 80013cc:	db07      	blt.n	80013de <_ZN9Convertor16updateFluidMotorEv+0x26>
		this->actuatorControl(0, this->_timers->get_fluidMotor_Timer(), TIM_CHANNEL_2, TIM_CHANNEL_1);
 80013ce:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80013d0:	f002 f80a 	bl	80033e8 <_ZN11Initializer20get_fluidMotor_TimerEv>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 80013d4:	6803      	ldr	r3, [r0, #0]
 80013d6:	2200      	movs	r2, #0
 80013d8:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, abs(pwm_input));
 80013da:	635a      	str	r2, [r3, #52]	; 0x34
}
 80013dc:	bd10      	pop	{r4, pc}
	}else if(this->get_fluidPosition() < (_fluidPosition )){
 80013de:	4298      	cmp	r0, r3
 80013e0:	da08      	bge.n	80013f4 <_ZN9Convertor16updateFluidMotorEv+0x3c>
		this->actuatorControl(300, this->_timers->get_fluidMotor_Timer(), TIM_CHANNEL_2, TIM_CHANNEL_1);
 80013e2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80013e4:	f002 f800 	bl	80033e8 <_ZN11Initializer20get_fluidMotor_TimerEv>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, abs(pwm_input));
 80013e8:	6803      	ldr	r3, [r0, #0]
 80013ea:	f44f 7296 	mov.w	r2, #300	; 0x12c
 80013ee:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, 0);
 80013f0:	2200      	movs	r2, #0
 80013f2:	e7f2      	b.n	80013da <_ZN9Convertor16updateFluidMotorEv+0x22>
	}else if(this->get_fluidPosition() > (_fluidPosition)){
 80013f4:	ddf2      	ble.n	80013dc <_ZN9Convertor16updateFluidMotorEv+0x24>
		this->actuatorControl(-300, this->_timers->get_fluidMotor_Timer(), TIM_CHANNEL_2, TIM_CHANNEL_1);
 80013f6:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 80013f8:	f001 fff6 	bl	80033e8 <_ZN11Initializer20get_fluidMotor_TimerEv>
		__HAL_TIM_SET_COMPARE(tim, channelTimPlus, 0);
 80013fc:	6803      	ldr	r3, [r0, #0]
 80013fe:	2200      	movs	r2, #0
 8001400:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(tim, channelTimMin, abs(pwm_input));
 8001402:	f44f 7296 	mov.w	r2, #300	; 0x12c
 8001406:	e7e8      	b.n	80013da <_ZN9Convertor16updateFluidMotorEv+0x22>

08001408 <_ZN9Convertor15get_fluidAmountEv>:
}

int16_t Convertor::get_fluidAmount(void){

	return _fluidAmount;
}
 8001408:	f9b0 0026 	ldrsh.w	r0, [r0, #38]	; 0x26
 800140c:	4770      	bx	lr
	...

08001410 <_ZN9Convertor13Error_HandlerEv>:


}


void Convertor::Error_Handler(void){
 8001410:	b570      	push	{r4, r5, r6, lr}

	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 8001412:	4e09      	ldr	r6, [pc, #36]	; (8001438 <_ZN9Convertor13Error_HandlerEv+0x28>)
		HAL_Delay(100);
		printf("Problem with convertor class \r\n");
 8001414:	4d09      	ldr	r5, [pc, #36]	; (800143c <_ZN9Convertor13Error_HandlerEv+0x2c>)
void Convertor::Error_Handler(void){
 8001416:	241e      	movs	r4, #30
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 8001418:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 800141c:	4630      	mov	r0, r6
 800141e:	f004 fee8 	bl	80061f2 <HAL_GPIO_TogglePin>
		HAL_Delay(100);
 8001422:	2064      	movs	r0, #100	; 0x64
 8001424:	f003 f99c 	bl	8004760 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8001428:	3c01      	subs	r4, #1
		printf("Problem with convertor class \r\n");
 800142a:	4628      	mov	r0, r5
 800142c:	f00a fc84 	bl	800bd38 <puts>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8001430:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8001434:	d1f0      	bne.n	8001418 <_ZN9Convertor13Error_HandlerEv+0x8>

	}

}
 8001436:	bd70      	pop	{r4, r5, r6, pc}
 8001438:	48000800 	.word	0x48000800
 800143c:	0800dd3c 	.word	0x0800dd3c

08001440 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm>:
uint16_t Convertor::getADC_NO_DMA(ADC_HandleTypeDef *hadc, uint32_t Channel){
 8001440:	b530      	push	{r4, r5, lr}
 8001442:	b089      	sub	sp, #36	; 0x24
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001444:	2300      	movs	r3, #0
uint16_t Convertor::getADC_NO_DMA(ADC_HandleTypeDef *hadc, uint32_t Channel){
 8001446:	460c      	mov	r4, r1
	ADC_ChannelConfTypeDef sConfig = { 0 };
 8001448:	e9cd 3305 	strd	r3, r3, [sp, #20]
 800144c:	9307      	str	r3, [sp, #28]
	sConfig.Channel = Channel; // ADC_CHANNEL_VOPAMP1; example. switching channels. Better to use built in function ch scanning and dma adc to minmize overhead.
 800144e:	9200      	str	r2, [sp, #0]
	sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5; //important. Less cycles means less consistent and accurate results.
 8001450:	2304      	movs	r3, #4
 8001452:	2206      	movs	r2, #6
 8001454:	e9cd 2301 	strd	r2, r3, [sp, #4]
uint16_t Convertor::getADC_NO_DMA(ADC_HandleTypeDef *hadc, uint32_t Channel){
 8001458:	4605      	mov	r5, r0
	sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800145a:	227f      	movs	r2, #127	; 0x7f
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 800145c:	4669      	mov	r1, sp
 800145e:	4620      	mov	r0, r4
	sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8001460:	e9cd 2303 	strd	r2, r3, [sp, #12]
	if (HAL_ADC_ConfigChannel(hadc, &sConfig) != HAL_OK) {
 8001464:	f003 fcf0 	bl	8004e48 <HAL_ADC_ConfigChannel>
 8001468:	b110      	cbz	r0, 8001470 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm+0x30>
		Error_Handler();
 800146a:	4628      	mov	r0, r5
 800146c:	f7ff ffd0 	bl	8001410 <_ZN9Convertor13Error_HandlerEv>
	HAL_ADC_Start(hadc); //motor
 8001470:	4620      	mov	r0, r4
 8001472:	f003 ff79 	bl	8005368 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(hadc, 1000);
 8001476:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 800147a:	4620      	mov	r0, r4
 800147c:	f003 fab0 	bl	80049e0 <HAL_ADC_PollForConversion>
	uint16_t Value = HAL_ADC_GetValue(hadc); // - 637 for motor offset
 8001480:	4620      	mov	r0, r4
 8001482:	f003 fb43 	bl	8004b0c <HAL_ADC_GetValue>
 8001486:	4605      	mov	r5, r0
	HAL_ADC_Stop(hadc);
 8001488:	4620      	mov	r0, r4
 800148a:	f004 f8ab 	bl	80055e4 <HAL_ADC_Stop>
}
 800148e:	b2a8      	uxth	r0, r5
 8001490:	b009      	add	sp, #36	; 0x24
 8001492:	bd30      	pop	{r4, r5, pc}

08001494 <_ZN9Convertor6getADCEv>:
void Convertor::getADC(void){
 8001494:	b510      	push	{r4, lr}
 8001496:	4604      	mov	r4, r0
	ADC_1_Buffer[0] = this->getADC_NO_DMA(_components->get_ADC_1(), ADC_CHANNEL_11);
 8001498:	6b00      	ldr	r0, [r0, #48]	; 0x30
 800149a:	f002 fb1d 	bl	8003ad8 <_ZN10Components9get_ADC_1Ev>
 800149e:	4a19      	ldr	r2, [pc, #100]	; (8001504 <_ZN9Convertor6getADCEv+0x70>)
 80014a0:	4601      	mov	r1, r0
 80014a2:	4620      	mov	r0, r4
 80014a4:	f7ff ffcc 	bl	8001440 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm>
 80014a8:	6060      	str	r0, [r4, #4]
	ADC_1_Buffer[1] = this->getADC_NO_DMA(_components->get_ADC_1(), ADC_CHANNEL_14);
 80014aa:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80014ac:	f002 fb14 	bl	8003ad8 <_ZN10Components9get_ADC_1Ev>
 80014b0:	4a15      	ldr	r2, [pc, #84]	; (8001508 <_ZN9Convertor6getADCEv+0x74>)
 80014b2:	4601      	mov	r1, r0
 80014b4:	4620      	mov	r0, r4
 80014b6:	f7ff ffc3 	bl	8001440 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm>
 80014ba:	60a0      	str	r0, [r4, #8]
	ADC_1_Buffer[2] = this->getADC_NO_DMA(_components->get_ADC_1(), ADC_CHANNEL_12);
 80014bc:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80014be:	f002 fb0b 	bl	8003ad8 <_ZN10Components9get_ADC_1Ev>
 80014c2:	4a12      	ldr	r2, [pc, #72]	; (800150c <_ZN9Convertor6getADCEv+0x78>)
 80014c4:	4601      	mov	r1, r0
 80014c6:	4620      	mov	r0, r4
 80014c8:	f7ff ffba 	bl	8001440 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm>
 80014cc:	60e0      	str	r0, [r4, #12]
	ADC_1_Buffer[3] = this->getADC_NO_DMA(_components->get_ADC_1(), ADC_CHANNEL_1);
 80014ce:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80014d0:	f002 fb02 	bl	8003ad8 <_ZN10Components9get_ADC_1Ev>
 80014d4:	4a0e      	ldr	r2, [pc, #56]	; (8001510 <_ZN9Convertor6getADCEv+0x7c>)
 80014d6:	4601      	mov	r1, r0
 80014d8:	4620      	mov	r0, r4
 80014da:	f7ff ffb1 	bl	8001440 <_ZN9Convertor13getADC_NO_DMAEP17ADC_HandleTypeDefm>
 80014de:	6120      	str	r0, [r4, #16]
    HAL_ADC_Start_DMA(_components->get_ADC_2(), (uint32_t*)&ADC_2_Buffer, 2);
 80014e0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80014e2:	f002 fafd 	bl	8003ae0 <_ZN10Components9get_ADC_2Ev>
 80014e6:	f104 0114 	add.w	r1, r4, #20
 80014ea:	2202      	movs	r2, #2
 80014ec:	f003 ffbe 	bl	800546c <HAL_ADC_Start_DMA>
    HAL_ADC_Start_DMA(_components->get_ADC_5(), (uint32_t*)&ADC_5_Buffer, 2);
 80014f0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 80014f2:	f002 faf9 	bl	8003ae8 <_ZN10Components9get_ADC_5Ev>
 80014f6:	f104 011c 	add.w	r1, r4, #28
 80014fa:	2202      	movs	r2, #2
}
 80014fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    HAL_ADC_Start_DMA(_components->get_ADC_5(), (uint32_t*)&ADC_5_Buffer, 2);
 8001500:	f003 bfb4 	b.w	800546c <HAL_ADC_Start_DMA>
 8001504:	2e300800 	.word	0x2e300800
 8001508:	3ac04000 	.word	0x3ac04000
 800150c:	32601000 	.word	0x32601000
 8001510:	04300002 	.word	0x04300002

08001514 <_ZN9Convertor7processEv>:
void Convertor::process(void){
 8001514:	b510      	push	{r4, lr}
 8001516:	4604      	mov	r4, r0
	this->setSleepMode();
 8001518:	f7ff fed0 	bl	80012bc <_ZN9Convertor12setSleepModeEv>
	if(_sleepToggle == 1){
 800151c:	f894 307c 	ldrb.w	r3, [r4, #124]	; 0x7c
		this->updateCleanerMotor();
 8001520:	4620      	mov	r0, r4
	if(_sleepToggle == 1){
 8001522:	b1db      	cbz	r3, 800155c <_ZN9Convertor7processEv+0x48>
		this->updateCleanerMotor();
 8001524:	f7ff fdca 	bl	80010bc <_ZN9Convertor18updateCleanerMotorEv>
		this->updateLED();
 8001528:	4620      	mov	r0, r4
 800152a:	f7ff fd4b 	bl	8000fc4 <_ZN9Convertor9updateLEDEv>
		this->updateFluidPosition();
 800152e:	4620      	mov	r0, r4
 8001530:	f7ff ff16 	bl	8001360 <_ZN9Convertor19updateFluidPositionEv>
		this->updateSelector();
 8001534:	4620      	mov	r0, r4
 8001536:	f7ff fde1 	bl	80010fc <_ZN9Convertor14updateSelectorEv>
		this->updateSelectorPosition();
 800153a:	4620      	mov	r0, r4
 800153c:	f7ff fee0 	bl	8001300 <_ZN9Convertor22updateSelectorPositionEv>
		this->updatePushMotor();
 8001540:	4620      	mov	r0, r4
 8001542:	f7ff fe88 	bl	8001256 <_ZN9Convertor15updatePushMotorEv>
		this->updateFluidMotor();
 8001546:	4620      	mov	r0, r4
 8001548:	f7ff ff36 	bl	80013b8 <_ZN9Convertor16updateFluidMotorEv>
		this->getADC();
 800154c:	4620      	mov	r0, r4
 800154e:	f7ff ffa1 	bl	8001494 <_ZN9Convertor6getADCEv>
		this->updateFluidAmount();
 8001552:	4620      	mov	r0, r4
}
 8001554:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		this->updateFluidAmount();
 8001558:	f7ff be9a 	b.w	8001290 <_ZN9Convertor17updateFluidAmountEv>
		this->getADC();
 800155c:	f7ff ff9a 	bl	8001494 <_ZN9Convertor6getADCEv>
		this->updateSelectorPosition();
 8001560:	4620      	mov	r0, r4
}
 8001562:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		this->updateSelectorPosition();
 8001566:	f7ff becb 	b.w	8001300 <_ZN9Convertor22updateSelectorPositionEv>
	...

0800156c <_ZN18HerelinkControllerC1EP20__UART_HandleTypeDefS1_P11InitializerP10Components>:

//DONT FORGET TO ADD DEFAULT IMPLEMENTATION
HerelinkController::HerelinkController(){};


HerelinkController::HerelinkController(UART_HandleTypeDef *huart_sbus, UART_HandleTypeDef *huart_mavlink, Initializer *init, Components *components)
 800156c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8001570:	4604      	mov	r4, r0
 8001572:	4617      	mov	r7, r2
 8001574:	460d      	mov	r5, r1
	:_altimeter(&hi2c2), _sbus(huart_sbus), _convertor(&this->_sbus, init, components, &this->_altimeter), _mavlink(huart_mavlink, &this->_altimeter, &this->_convertor){
 8001576:	f504 68fb 	add.w	r8, r4, #2008	; 0x7d8
 800157a:	490e      	ldr	r1, [pc, #56]	; (80015b4 <_ZN18HerelinkControllerC1EP20__UART_HandleTypeDefS1_P11InitializerP10Components+0x48>)
HerelinkController::HerelinkController(UART_HandleTypeDef *huart_sbus, UART_HandleTypeDef *huart_mavlink, Initializer *init, Components *components)
 800157c:	461e      	mov	r6, r3
	:_altimeter(&hi2c2), _sbus(huart_sbus), _convertor(&this->_sbus, init, components, &this->_altimeter), _mavlink(huart_mavlink, &this->_altimeter, &this->_convertor){
 800157e:	f001 f9ce 	bl	800291e <_ZN9AltimeterC1EP19__I2C_HandleTypeDef>
 8001582:	4643      	mov	r3, r8
 8001584:	4622      	mov	r2, r4
 8001586:	4639      	mov	r1, r7
 8001588:	f104 0038 	add.w	r0, r4, #56	; 0x38
 800158c:	f604 0774 	addw	r7, r4, #2164	; 0x874
 8001590:	f000 fb06 	bl	8001ba0 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor>
 8001594:	9b08      	ldr	r3, [sp, #32]
 8001596:	9400      	str	r4, [sp, #0]
 8001598:	4632      	mov	r2, r6
 800159a:	4639      	mov	r1, r7
 800159c:	4640      	mov	r0, r8
 800159e:	f7ff fcad 	bl	8000efc <_ZN9ConvertorC1EP4SBUSP11InitializerP10ComponentsP9Altimeter>
 80015a2:	4629      	mov	r1, r5
 80015a4:	4638      	mov	r0, r7
 80015a6:	f000 ff93 	bl	80024d0 <_ZN4SBUSC1EP20__UART_HandleTypeDef>

	//_altimeter.init_altimeter();
}
 80015aa:	4620      	mov	r0, r4
 80015ac:	b002      	add	sp, #8
 80015ae:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80015b2:	bf00      	nop
 80015b4:	20000ab8 	.word	0x20000ab8

080015b8 <_ZN18HerelinkController6updateEv>:
SBUS HerelinkController::getSbus(void){

	return _sbus;
}

void HerelinkController::update(void){
 80015b8:	b513      	push	{r0, r1, r4, lr}
 80015ba:	4604      	mov	r4, r0

	//Volgorde is belangrijker dan je denkt. Heb hier een soort van "scheduler" proberen te maken.
	//Voorlopig werkt deze oplossing goed. Beter zou zijn om met threads en een queue systeem te werken.

	this->_sbus.update();
 80015bc:	f600 0074 	addw	r0, r0, #2164	; 0x874
 80015c0:	f001 f81e 	bl	8002600 <_ZN4SBUS6updateEv>
	this->_convertor.process();
 80015c4:	f504 60fb 	add.w	r0, r4, #2008	; 0x7d8
 80015c8:	f7ff ffa4 	bl	8001514 <_ZN9Convertor7processEv>


	if(HAL_GetTick() % 500 == 0){
 80015cc:	f003 f8c2 	bl	8004754 <HAL_GetTick>
 80015d0:	f44f 73fa 	mov.w	r3, #500	; 0x1f4
 80015d4:	fbb0 f2f3 	udiv	r2, r0, r3
 80015d8:	fb02 0013 	mls	r0, r2, r3, r0
 80015dc:	b918      	cbnz	r0, 80015e6 <_ZN18HerelinkController6updateEv+0x2e>
			this->_mavlink.heartbeat();
 80015de:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80015e2:	f000 fb43 	bl	8001c6c <_ZN14MavlinkControl9heartbeatEv>



	}if(HAL_GetTick() % 103 == 0){
 80015e6:	f003 f8b5 	bl	8004754 <HAL_GetTick>
 80015ea:	2367      	movs	r3, #103	; 0x67
 80015ec:	fbb0 f2f3 	udiv	r2, r0, r3
 80015f0:	fb02 0013 	mls	r0, r2, r3, r0
 80015f4:	b938      	cbnz	r0, 8001606 <_ZN18HerelinkController6updateEv+0x4e>

		this->_mavlink.update_RX();
 80015f6:	f104 0038 	add.w	r0, r4, #56	; 0x38
 80015fa:	9001      	str	r0, [sp, #4]
 80015fc:	f000 fb2e 	bl	8001c5c <_ZN14MavlinkControl9update_RXEv>
		this->_mavlink.sendTestMessage();
 8001600:	9801      	ldr	r0, [sp, #4]
 8001602:	f000 fb8d 	bl	8001d20 <_ZN14MavlinkControl15sendTestMessageEv>
		//this->_mavlink.sendAltitude();



	}if(HAL_GetTick() % 120 == 0){
 8001606:	f003 f8a5 	bl	8004754 <HAL_GetTick>
 800160a:	2378      	movs	r3, #120	; 0x78
 800160c:	fbb0 f2f3 	udiv	r2, r0, r3
 8001610:	fb02 0013 	mls	r0, r2, r3, r0
 8001614:	b930      	cbnz	r0, 8001624 <_ZN18HerelinkController6updateEv+0x6c>

		this->_mavlink.sendBattery();
 8001616:	f104 0038 	add.w	r0, r4, #56	; 0x38
		//this->_altimeter.read_altitude();




}
 800161a:	b002      	add	sp, #8
 800161c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		this->_mavlink.sendBattery();
 8001620:	f000 bef0 	b.w	8002404 <_ZN14MavlinkControl11sendBatteryEv>
}
 8001624:	b002      	add	sp, #8
 8001626:	bd10      	pop	{r4, pc}

08001628 <crc_accumulate>:
static inline void crc_accumulate(uint8_t data, uint16_t *crcAccum)
{
        /*Accumulate one byte of data into the CRC*/
        uint8_t tmp;

        tmp = data ^ (uint8_t)(*crcAccum &0xff);
 8001628:	880a      	ldrh	r2, [r1, #0]
 800162a:	4050      	eors	r0, r2
        tmp ^= (tmp<<4);
 800162c:	ea80 1000 	eor.w	r0, r0, r0, lsl #4
 8001630:	b2c0      	uxtb	r0, r0
        *crcAccum = (*crcAccum>>8) ^ (tmp<<8) ^ (tmp <<3) ^ (tmp>>4);
 8001632:	0903      	lsrs	r3, r0, #4
 8001634:	ea83 2312 	eor.w	r3, r3, r2, lsr #8
 8001638:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 800163c:	ea83 00c0 	eor.w	r0, r3, r0, lsl #3
 8001640:	8008      	strh	r0, [r1, #0]
}
 8001642:	4770      	bx	lr

08001644 <mavlink_update_checksum>:
	crc_init(&crcTmp);
	msg->checksum = crcTmp;
}

MAVLINK_HELPER void mavlink_update_checksum(mavlink_message_t* msg, uint8_t c)
{
 8001644:	b513      	push	{r0, r1, r4, lr}
 8001646:	4604      	mov	r4, r0
 8001648:	4608      	mov	r0, r1
	uint16_t checksum = msg->checksum;
 800164a:	7823      	ldrb	r3, [r4, #0]
 800164c:	7862      	ldrb	r2, [r4, #1]
	crc_accumulate(c, &checksum);
 800164e:	f10d 0106 	add.w	r1, sp, #6
	uint16_t checksum = msg->checksum;
 8001652:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8001656:	f8ad 3006 	strh.w	r3, [sp, #6]
	crc_accumulate(c, &checksum);
 800165a:	f7ff ffe5 	bl	8001628 <crc_accumulate>
	msg->checksum = checksum;
 800165e:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 8001662:	8023      	strh	r3, [r4, #0]
}
 8001664:	b002      	add	sp, #8
 8001666:	bd10      	pop	{r4, pc}

08001668 <mavlink_sha256_update>:
    m->counter[6] += GG;
    m->counter[7] += HH;
}

MAVLINK_HELPER void mavlink_sha256_update(mavlink_sha256_ctx *m, const void *v, uint32_t len)
{
 8001668:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    const unsigned char *p = (const unsigned char *)v;
    uint32_t old_sz = m->sz[0];
 800166c:	6805      	ldr	r5, [r0, #0]
    uint32_t offset;

    m->sz[0] += len * 8;
 800166e:	00d3      	lsls	r3, r2, #3
 8001670:	195b      	adds	r3, r3, r5
 8001672:	6003      	str	r3, [r0, #0]
    if (m->sz[0] < old_sz)
	++m->sz[1];
 8001674:	bf28      	it	cs
 8001676:	6843      	ldrcs	r3, [r0, #4]
{
 8001678:	b0df      	sub	sp, #380	; 0x17c
	++m->sz[1];
 800167a:	bf24      	itt	cs
 800167c:	3301      	addcs	r3, #1
 800167e:	6043      	strcs	r3, [r0, #4]
    while(len > 0){
	uint32_t l = 64 - offset;
        if (len < l) {
            l = len;
        }
	memcpy(m->u.save_bytes + offset, p, l);
 8001680:	f100 0328 	add.w	r3, r0, #40	; 0x28
 8001684:	930c      	str	r3, [sp, #48]	; 0x30
 8001686:	f100 0340 	add.w	r3, r0, #64	; 0x40
{
 800168a:	4604      	mov	r4, r0
 800168c:	9100      	str	r1, [sp, #0]
 800168e:	4616      	mov	r6, r2
    offset = (old_sz / 8) % 64;
 8001690:	f3c5 05c5 	ubfx	r5, r5, #3, #6
 8001694:	930d      	str	r3, [sp, #52]	; 0x34
	data[i] = in[i];
 8001696:	f10d 0978 	add.w	r9, sp, #120	; 0x78
    while(len > 0){
 800169a:	2e00      	cmp	r6, #0
 800169c:	f000 80be 	beq.w	800181c <mavlink_sha256_update+0x1b4>
	uint32_t l = 64 - offset;
 80016a0:	f1c5 0740 	rsb	r7, r5, #64	; 0x40
        if (len < l) {
 80016a4:	42b7      	cmp	r7, r6
	memcpy(m->u.save_bytes + offset, p, l);
 80016a6:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 80016a8:	9900      	ldr	r1, [sp, #0]
 80016aa:	bf28      	it	cs
 80016ac:	4637      	movcs	r7, r6
 80016ae:	1958      	adds	r0, r3, r5
 80016b0:	463a      	mov	r2, r7
 80016b2:	f009 fd5b 	bl	800b16c <memcpy>
	offset += l;
	p += l;
 80016b6:	9b00      	ldr	r3, [sp, #0]
	offset += l;
 80016b8:	443d      	add	r5, r7
	p += l;
 80016ba:	443b      	add	r3, r7
	len -= l;
	if(offset == 64){
 80016bc:	2d40      	cmp	r5, #64	; 0x40
	p += l;
 80016be:	9300      	str	r3, [sp, #0]
	len -= l;
 80016c0:	eba6 0607 	sub.w	r6, r6, r7
	if(offset == 64){
 80016c4:	d1e9      	bne.n	800169a <mavlink_sha256_update+0x32>
 80016c6:	4623      	mov	r3, r4
 80016c8:	aa0e      	add	r2, sp, #56	; 0x38
	    uint32_t current[16];
	    const uint32_t *u = m->u.save_u32;
	    for (i = 0; i < 16; i++){
                const uint8_t *p1 = (const uint8_t *)&u[i];
                uint8_t *p2 = (uint8_t *)&current[i];
                p2[0] = p1[3];
 80016ca:	f893 102b 	ldrb.w	r1, [r3, #43]	; 0x2b
 80016ce:	7011      	strb	r1, [r2, #0]
                p2[1] = p1[2];
 80016d0:	f893 102a 	ldrb.w	r1, [r3, #42]	; 0x2a
 80016d4:	7051      	strb	r1, [r2, #1]
                p2[2] = p1[1];
 80016d6:	f893 1029 	ldrb.w	r1, [r3, #41]	; 0x29
 80016da:	7091      	strb	r1, [r2, #2]
                p2[3] = p1[0];
 80016dc:	f893 1028 	ldrb.w	r1, [r3, #40]	; 0x28
 80016e0:	70d1      	strb	r1, [r2, #3]
	    for (i = 0; i < 16; i++){
 80016e2:	990d      	ldr	r1, [sp, #52]	; 0x34
 80016e4:	3304      	adds	r3, #4
 80016e6:	4299      	cmp	r1, r3
 80016e8:	f102 0204 	add.w	r2, r2, #4
 80016ec:	d1ed      	bne.n	80016ca <mavlink_sha256_update+0x62>
    AA = m->counter[0];
 80016ee:	68a3      	ldr	r3, [r4, #8]
 80016f0:	9301      	str	r3, [sp, #4]
    BB = m->counter[1];
 80016f2:	68e3      	ldr	r3, [r4, #12]
 80016f4:	9302      	str	r3, [sp, #8]
    CC = m->counter[2];
 80016f6:	6923      	ldr	r3, [r4, #16]
 80016f8:	9303      	str	r3, [sp, #12]
    DD = m->counter[3];
 80016fa:	6963      	ldr	r3, [r4, #20]
 80016fc:	9304      	str	r3, [sp, #16]
    EE = m->counter[4];
 80016fe:	69a3      	ldr	r3, [r4, #24]
 8001700:	9305      	str	r3, [sp, #20]
    FF = m->counter[5];
 8001702:	69e3      	ldr	r3, [r4, #28]
 8001704:	9306      	str	r3, [sp, #24]
    GG = m->counter[6];
 8001706:	6a23      	ldr	r3, [r4, #32]
 8001708:	9307      	str	r3, [sp, #28]
	data[i] = in[i];
 800170a:	af0e      	add	r7, sp, #56	; 0x38
    HH = m->counter[7];
 800170c:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800170e:	9308      	str	r3, [sp, #32]
	data[i] = in[i];
 8001710:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001712:	464d      	mov	r5, r9
 8001714:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8001716:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 8001718:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171a:	cf0f      	ldmia	r7!, {r0, r1, r2, r3}
 800171c:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 800171e:	e897 000f 	ldmia.w	r7, {r0, r1, r2, r3}
 8001722:	e885 000f 	stmia.w	r5, {r0, r1, r2, r3}
 8001726:	464a      	mov	r2, r9
    for (i = 16; i < 64; ++i)
 8001728:	2010      	movs	r0, #16
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 800172a:	6b93      	ldr	r3, [r2, #56]	; 0x38
 800172c:	4617      	mov	r7, r2
 800172e:	ea4f 41f3 	mov.w	r1, r3, ror #19
 8001732:	ea81 4173 	eor.w	r1, r1, r3, ror #17
 8001736:	ea81 2193 	eor.w	r1, r1, r3, lsr #10
	    sigma0(data[i-15]) + data[i - 16];
 800173a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800173c:	683f      	ldr	r7, [r7, #0]
 800173e:	f852 5f04 	ldr.w	r5, [r2, #4]!
 8001742:	443b      	add	r3, r7
 8001744:	4419      	add	r1, r3
 8001746:	ea4f 43b5 	mov.w	r3, r5, ror #18
 800174a:	ea83 13f5 	eor.w	r3, r3, r5, ror #7
 800174e:	ea83 03d5 	eor.w	r3, r3, r5, lsr #3
    for (i = 16; i < 64; ++i)
 8001752:	3001      	adds	r0, #1
	    sigma0(data[i-15]) + data[i - 16];
 8001754:	4419      	add	r1, r3
    for (i = 16; i < 64; ++i)
 8001756:	2840      	cmp	r0, #64	; 0x40
	data[i] = sigma1(data[i-2]) + data[i-7] + 
 8001758:	63d1      	str	r1, [r2, #60]	; 0x3c
    for (i = 16; i < 64; ++i)
 800175a:	d1e6      	bne.n	800172a <mavlink_sha256_update+0xc2>
 800175c:	4b31      	ldr	r3, [pc, #196]	; (8001824 <mavlink_sha256_update+0x1bc>)
 800175e:	930b      	str	r3, [sp, #44]	; 0x2c
    BB = m->counter[1];
 8001760:	e9dd 7202 	ldrd	r7, r2, [sp, #8]
    FF = m->counter[5];
 8001764:	e9dd ec06 	ldrd	lr, ip, [sp, #24]
    DD = m->counter[3];
 8001768:	9b04      	ldr	r3, [sp, #16]
    AA = m->counter[0];
 800176a:	9d01      	ldr	r5, [sp, #4]
    HH = m->counter[7];
 800176c:	f8dd b020 	ldr.w	fp, [sp, #32]
    EE = m->counter[4];
 8001770:	9805      	ldr	r0, [sp, #20]
    DD = m->counter[3];
 8001772:	930a      	str	r3, [sp, #40]	; 0x28
    for (i = 0; i < 64; i++) {
 8001774:	f04f 0800 	mov.w	r8, #0
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 8001778:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800177a:	f853 1b04 	ldr.w	r1, [r3], #4
 800177e:	930b      	str	r3, [sp, #44]	; 0x2c
 8001780:	ea4f 23f0 	mov.w	r3, r0, ror #11
 8001784:	ea83 13b0 	eor.w	r3, r3, r0, ror #6
 8001788:	ea83 6a70 	eor.w	sl, r3, r0, ror #25
 800178c:	f859 3028 	ldr.w	r3, [r9, r8, lsl #2]
 8001790:	4419      	add	r1, r3
 8001792:	eb0a 0301 	add.w	r3, sl, r1
 8001796:	ea2c 0a00 	bic.w	sl, ip, r0
 800179a:	ea00 010e 	and.w	r1, r0, lr
 800179e:	ea8a 0101 	eor.w	r1, sl, r1
 80017a2:	4419      	add	r1, r3
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80017a4:	ea87 0302 	eor.w	r3, r7, r2
	T1 = HH + Sigma1(EE) + Ch(EE, FF, GG) + mavlink_sha256_constant_256[i] + data[i];
 80017a8:	4459      	add	r1, fp
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80017aa:	402b      	ands	r3, r5
 80017ac:	ea4f 3a75 	mov.w	sl, r5, ror #13
 80017b0:	ea07 0b02 	and.w	fp, r7, r2
 80017b4:	ea83 0b0b 	eor.w	fp, r3, fp
 80017b8:	ea8a 0ab5 	eor.w	sl, sl, r5, ror #2
	EE = DD + T1;
 80017bc:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80017be:	920a      	str	r2, [sp, #40]	; 0x28
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80017c0:	ea8a 5ab5 	eor.w	sl, sl, r5, ror #22
    for (i = 0; i < 64; i++) {
 80017c4:	f108 0801 	add.w	r8, r8, #1
	T2 = Sigma0(AA) + Maj(AA,BB,CC);
 80017c8:	44da      	add	sl, fp
	EE = DD + T1;
 80017ca:	440b      	add	r3, r1
    for (i = 0; i < 64; i++) {
 80017cc:	f1b8 0f40 	cmp.w	r8, #64	; 0x40
	EE = DD + T1;
 80017d0:	9309      	str	r3, [sp, #36]	; 0x24
	AA = T1 + T2;
 80017d2:	4451      	add	r1, sl
    for (i = 0; i < 64; i++) {
 80017d4:	46e3      	mov	fp, ip
 80017d6:	d11a      	bne.n	800180e <mavlink_sha256_update+0x1a6>
    m->counter[0] += AA;
 80017d8:	9b01      	ldr	r3, [sp, #4]
 80017da:	440b      	add	r3, r1
 80017dc:	60a3      	str	r3, [r4, #8]
    m->counter[1] += BB;
 80017de:	9b02      	ldr	r3, [sp, #8]
 80017e0:	442b      	add	r3, r5
 80017e2:	60e3      	str	r3, [r4, #12]
    m->counter[2] += CC;
 80017e4:	9b03      	ldr	r3, [sp, #12]
 80017e6:	443b      	add	r3, r7
 80017e8:	6123      	str	r3, [r4, #16]
    m->counter[3] += DD;
 80017ea:	9b04      	ldr	r3, [sp, #16]
 80017ec:	4413      	add	r3, r2
 80017ee:	6163      	str	r3, [r4, #20]
    m->counter[4] += EE;
 80017f0:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80017f2:	9b05      	ldr	r3, [sp, #20]
 80017f4:	4413      	add	r3, r2
 80017f6:	61a3      	str	r3, [r4, #24]
    m->counter[5] += FF;
 80017f8:	9b06      	ldr	r3, [sp, #24]
 80017fa:	4403      	add	r3, r0
 80017fc:	61e3      	str	r3, [r4, #28]
    m->counter[6] += GG;
 80017fe:	9b07      	ldr	r3, [sp, #28]
 8001800:	4473      	add	r3, lr
 8001802:	6223      	str	r3, [r4, #32]
    m->counter[7] += HH;
 8001804:	9b08      	ldr	r3, [sp, #32]
 8001806:	4463      	add	r3, ip
 8001808:	6263      	str	r3, [r4, #36]	; 0x24
	    }
	    mavlink_sha256_calc(m, current);
	    offset = 0;
 800180a:	2500      	movs	r5, #0
 800180c:	e745      	b.n	800169a <mavlink_sha256_update+0x32>
 800180e:	463a      	mov	r2, r7
 8001810:	46f4      	mov	ip, lr
 8001812:	462f      	mov	r7, r5
 8001814:	4686      	mov	lr, r0
	AA = T1 + T2;
 8001816:	460d      	mov	r5, r1
	EE = DD + T1;
 8001818:	9809      	ldr	r0, [sp, #36]	; 0x24
 800181a:	e7ad      	b.n	8001778 <mavlink_sha256_update+0x110>
	}
    }
}
 800181c:	b05f      	add	sp, #380	; 0x17c
 800181e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001822:	bf00      	nop
 8001824:	0800dd80 	.word	0x0800dd80

08001828 <mavlink_sha256_final_48>:

/*
  get first 48 bits of final sha256 hash
 */
MAVLINK_HELPER void mavlink_sha256_final_48(mavlink_sha256_ctx *m, uint8_t result[6])
{
 8001828:	b5f0      	push	{r4, r5, r6, r7, lr}
    unsigned char zeros[72];
    unsigned offset = (m->sz[0] / 8) % 64;
 800182a:	6806      	ldr	r6, [r0, #0]
 800182c:	08f7      	lsrs	r7, r6, #3
{
 800182e:	b093      	sub	sp, #76	; 0x4c
 8001830:	f1c7 0777 	rsb	r7, r7, #119	; 0x77
 8001834:	4604      	mov	r4, r0
 8001836:	460d      	mov	r5, r1
 8001838:	f007 073f 	and.w	r7, r7, #63	; 0x3f
    unsigned int dstart = (120 - offset - 1) % 64 + 1;
    uint8_t *p = (uint8_t *)&m->counter[0];
    
    *zeros = 0x80;
 800183c:	2380      	movs	r3, #128	; 0x80
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800183e:	2247      	movs	r2, #71	; 0x47
 8001840:	2100      	movs	r1, #0
 8001842:	f10d 0001 	add.w	r0, sp, #1
    *zeros = 0x80;
 8001846:	f88d 3000 	strb.w	r3, [sp]
    memset (zeros + 1, 0, sizeof(zeros) - 1);
 800184a:	f009 fc9d 	bl	800b188 <memset>
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 800184e:	f107 0348 	add.w	r3, r7, #72	; 0x48
 8001852:	446b      	add	r3, sp
    zeros[dstart+6] = (m->sz[0] >> 8) & 0xff;
 8001854:	0a32      	lsrs	r2, r6, #8
 8001856:	f803 2c41 	strb.w	r2, [r3, #-65]
    zeros[dstart+5] = (m->sz[0] >> 16) & 0xff;
 800185a:	0c32      	lsrs	r2, r6, #16
 800185c:	f803 2c42 	strb.w	r2, [r3, #-66]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001860:	6862      	ldr	r2, [r4, #4]
    zeros[dstart+7] = (m->sz[0] >> 0) & 0xff;
 8001862:	f803 6c40 	strb.w	r6, [r3, #-64]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 8001866:	0a11      	lsrs	r1, r2, #8
    zeros[dstart+3] = (m->sz[1] >> 0) & 0xff;
 8001868:	f803 2c44 	strb.w	r2, [r3, #-68]
    zeros[dstart+2] = (m->sz[1] >> 8) & 0xff;
 800186c:	f803 1c45 	strb.w	r1, [r3, #-69]
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001870:	0e36      	lsrs	r6, r6, #24
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 8001872:	0c11      	lsrs	r1, r2, #16
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 8001874:	0e12      	lsrs	r2, r2, #24
    zeros[dstart+4] = (m->sz[0] >> 24) & 0xff;
 8001876:	f803 6c43 	strb.w	r6, [r3, #-67]
    zeros[dstart+1] = (m->sz[1] >> 16) & 0xff;
 800187a:	f803 1c46 	strb.w	r1, [r3, #-70]
    zeros[dstart+0] = (m->sz[1] >> 24) & 0xff;
 800187e:	f803 2c47 	strb.w	r2, [r3, #-71]

    mavlink_sha256_update(m, zeros, dstart + 8);
 8001882:	4669      	mov	r1, sp
 8001884:	f107 0209 	add.w	r2, r7, #9
 8001888:	4620      	mov	r0, r4
 800188a:	f7ff feed 	bl	8001668 <mavlink_sha256_update>

    // this ordering makes the result consistent with taking the first
    // 6 bytes of more conventional sha256 functions. It assumes
    // little-endian ordering of m->counter
    result[0] = p[3];
 800188e:	7ae3      	ldrb	r3, [r4, #11]
 8001890:	702b      	strb	r3, [r5, #0]
    result[1] = p[2];
 8001892:	7aa3      	ldrb	r3, [r4, #10]
 8001894:	706b      	strb	r3, [r5, #1]
    result[2] = p[1];
 8001896:	7a63      	ldrb	r3, [r4, #9]
 8001898:	70ab      	strb	r3, [r5, #2]
    result[3] = p[0];
 800189a:	7a23      	ldrb	r3, [r4, #8]
 800189c:	70eb      	strb	r3, [r5, #3]
    result[4] = p[7];
 800189e:	7be3      	ldrb	r3, [r4, #15]
 80018a0:	712b      	strb	r3, [r5, #4]
    result[5] = p[6];
 80018a2:	7ba3      	ldrb	r3, [r4, #14]
 80018a4:	716b      	strb	r3, [r5, #5]
}
 80018a6:	b013      	add	sp, #76	; 0x4c
 80018a8:	bdf0      	pop	{r4, r5, r6, r7, pc}

080018aa <mavlink_msg_to_send_buffer>:
{
 80018aa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80018ac:	788b      	ldrb	r3, [r1, #2]
        uint8_t length = msg->len;
 80018ae:	78cf      	ldrb	r7, [r1, #3]
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80018b0:	2bfe      	cmp	r3, #254	; 0xfe
{
 80018b2:	460d      	mov	r5, r1
 80018b4:	4604      	mov	r4, r0
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 80018b6:	f101 010c 	add.w	r1, r1, #12
	if (msg->magic == MAVLINK_STX_MAVLINK1) {
 80018ba:	d028      	beq.n	800190e <mavlink_msg_to_send_buffer+0x64>
 80018bc:	463e      	mov	r6, r7
	while (length > 1 && payload[length-1] == 0) {
 80018be:	2e01      	cmp	r6, #1
 80018c0:	b2f7      	uxtb	r7, r6
 80018c2:	d903      	bls.n	80018cc <mavlink_msg_to_send_buffer+0x22>
 80018c4:	1e72      	subs	r2, r6, #1
 80018c6:	5c88      	ldrb	r0, [r1, r2]
 80018c8:	2800      	cmp	r0, #0
 80018ca:	d044      	beq.n	8001956 <mavlink_msg_to_send_buffer+0xac>
		buf[0] = msg->magic;
 80018cc:	7023      	strb	r3, [r4, #0]
		buf[1] = length;
 80018ce:	7067      	strb	r7, [r4, #1]
		buf[2] = msg->incompat_flags;
 80018d0:	792b      	ldrb	r3, [r5, #4]
 80018d2:	70a3      	strb	r3, [r4, #2]
		buf[3] = msg->compat_flags;
 80018d4:	796b      	ldrb	r3, [r5, #5]
 80018d6:	70e3      	strb	r3, [r4, #3]
		buf[4] = msg->seq;
 80018d8:	79ab      	ldrb	r3, [r5, #6]
 80018da:	7123      	strb	r3, [r4, #4]
		buf[5] = msg->sysid;
 80018dc:	79eb      	ldrb	r3, [r5, #7]
 80018de:	7163      	strb	r3, [r4, #5]
		buf[6] = msg->compid;
 80018e0:	7a2b      	ldrb	r3, [r5, #8]
 80018e2:	71a3      	strb	r3, [r4, #6]
		buf[7] = msg->msgid & 0xFF;
 80018e4:	7a6b      	ldrb	r3, [r5, #9]
 80018e6:	71e3      	strb	r3, [r4, #7]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 80018e8:	7aab      	ldrb	r3, [r5, #10]
 80018ea:	7223      	strb	r3, [r4, #8]
		buf[9] = (msg->msgid >> 16) & 0xFF;
 80018ec:	7aeb      	ldrb	r3, [r5, #11]
 80018ee:	7263      	strb	r3, [r4, #9]
		memcpy(&buf[10], _MAV_PAYLOAD(msg), length);
 80018f0:	4632      	mov	r2, r6
 80018f2:	f104 000a 	add.w	r0, r4, #10
 80018f6:	f009 fc39 	bl	800b16c <memcpy>
		ck = buf + header_len + 1 + (uint16_t)length;
 80018fa:	f106 000a 	add.w	r0, r6, #10
 80018fe:	792e      	ldrb	r6, [r5, #4]
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001900:	f016 0601 	ands.w	r6, r6, #1
		ck = buf + header_len + 1 + (uint16_t)length;
 8001904:	4420      	add	r0, r4
		signature_len = (msg->incompat_flags & MAVLINK_IFLAG_SIGNED)?MAVLINK_SIGNATURE_BLOCK_LEN:0;
 8001906:	bf18      	it	ne
 8001908:	260d      	movne	r6, #13
		header_len = MAVLINK_CORE_HEADER_LEN;
 800190a:	2409      	movs	r4, #9
 800190c:	e012      	b.n	8001934 <mavlink_msg_to_send_buffer+0x8a>
		buf[0] = msg->magic;
 800190e:	7003      	strb	r3, [r0, #0]
		buf[1] = length;
 8001910:	7047      	strb	r7, [r0, #1]
		buf[2] = msg->seq;
 8001912:	79ab      	ldrb	r3, [r5, #6]
 8001914:	7083      	strb	r3, [r0, #2]
		buf[3] = msg->sysid;
 8001916:	79eb      	ldrb	r3, [r5, #7]
 8001918:	70c3      	strb	r3, [r0, #3]
		buf[4] = msg->compid;
 800191a:	7a2b      	ldrb	r3, [r5, #8]
 800191c:	7103      	strb	r3, [r0, #4]
		buf[5] = msg->msgid & 0xFF;
 800191e:	7a6b      	ldrb	r3, [r5, #9]
 8001920:	7143      	strb	r3, [r0, #5]
		memcpy(&buf[6], _MAV_PAYLOAD(msg), msg->len);
 8001922:	78ea      	ldrb	r2, [r5, #3]
 8001924:	3006      	adds	r0, #6
 8001926:	f009 fc21 	bl	800b16c <memcpy>
		ck = buf + header_len + 1 + (uint16_t)msg->len;
 800192a:	78e8      	ldrb	r0, [r5, #3]
 800192c:	3006      	adds	r0, #6
 800192e:	4420      	add	r0, r4
		signature_len = 0;
 8001930:	2600      	movs	r6, #0
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN;
 8001932:	2405      	movs	r4, #5
	ck[0] = (uint8_t)(msg->checksum & 0xFF);
 8001934:	882b      	ldrh	r3, [r5, #0]
 8001936:	7003      	strb	r3, [r0, #0]
	ck[1] = (uint8_t)(msg->checksum >> 8);
 8001938:	882b      	ldrh	r3, [r5, #0]
 800193a:	0a1b      	lsrs	r3, r3, #8
 800193c:	7043      	strb	r3, [r0, #1]
	if (signature_len > 0) {
 800193e:	b12e      	cbz	r6, 800194c <mavlink_msg_to_send_buffer+0xa2>
		memcpy(&ck[2], msg->signature, signature_len);
 8001940:	4632      	mov	r2, r6
 8001942:	f505 718b 	add.w	r1, r5, #278	; 0x116
 8001946:	3002      	adds	r0, #2
 8001948:	f009 fc10 	bl	800b16c <memcpy>
	return header_len + 1 + 2 + (uint16_t)length + (uint16_t)signature_len;
 800194c:	443c      	add	r4, r7
 800194e:	3403      	adds	r4, #3
 8001950:	4434      	add	r4, r6
}
 8001952:	b2a0      	uxth	r0, r4
 8001954:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001956:	4616      	mov	r6, r2
 8001958:	e7b1      	b.n	80018be <mavlink_msg_to_send_buffer+0x14>

0800195a <mavlink_msg_heartbeat_decode>:
 *
 * @param msg The message to decode
 * @param heartbeat C-struct to decode the message contents into
 */
static inline void mavlink_msg_heartbeat_decode(const mavlink_message_t* msg, mavlink_heartbeat_t* heartbeat)
{
 800195a:	4603      	mov	r3, r0
 800195c:	4608      	mov	r0, r1
    heartbeat->autopilot = mavlink_msg_heartbeat_get_autopilot(msg);
    heartbeat->base_mode = mavlink_msg_heartbeat_get_base_mode(msg);
    heartbeat->system_status = mavlink_msg_heartbeat_get_system_status(msg);
    heartbeat->mavlink_version = mavlink_msg_heartbeat_get_mavlink_version(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_HEARTBEAT_LEN? msg->len : MAVLINK_MSG_ID_HEARTBEAT_LEN;
 800195e:	78da      	ldrb	r2, [r3, #3]
        memset(heartbeat, 0, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001960:	2100      	movs	r1, #0
    memcpy(heartbeat, _MAV_PAYLOAD(msg), len);
 8001962:	2a09      	cmp	r2, #9
        memset(heartbeat, 0, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001964:	6001      	str	r1, [r0, #0]
 8001966:	6041      	str	r1, [r0, #4]
 8001968:	7201      	strb	r1, [r0, #8]
    memcpy(heartbeat, _MAV_PAYLOAD(msg), len);
 800196a:	bf28      	it	cs
 800196c:	2209      	movcs	r2, #9
 800196e:	f103 010c 	add.w	r1, r3, #12
 8001972:	f009 bbfb 	b.w	800b16c <memcpy>
	...

08001978 <mavlink_finalize_message>:
{
 8001978:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	bool mavlink1 = (status->flags & MAVLINK_STATUS_FLAG_OUT_MAVLINK1) != 0;
 800197c:	f8df b21c 	ldr.w	fp, [pc, #540]	; 8001b9c <mavlink_finalize_message+0x224>
 8001980:	f89b 600c 	ldrb.w	r6, [fp, #12]
{
 8001984:	b0a5      	sub	sp, #148	; 0x94
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001986:	f016 0602 	ands.w	r6, r6, #2
{
 800198a:	4604      	mov	r4, r0
 800198c:	f89d 00b8 	ldrb.w	r0, [sp, #184]	; 0xb8
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001990:	d11b      	bne.n	80019ca <mavlink_finalize_message+0x52>
 8001992:	f8db 3010 	ldr.w	r3, [fp, #16]
 8001996:	2b00      	cmp	r3, #0
 8001998:	d057      	beq.n	8001a4a <mavlink_finalize_message+0xd2>
 800199a:	781d      	ldrb	r5, [r3, #0]
 800199c:	f015 0501 	ands.w	r5, r5, #1
 80019a0:	d056      	beq.n	8001a50 <mavlink_finalize_message+0xd8>
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 80019a2:	250d      	movs	r5, #13
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80019a4:	2701      	movs	r7, #1
		msg->magic = MAVLINK_STX;
 80019a6:	23fd      	movs	r3, #253	; 0xfd
 80019a8:	70a3      	strb	r3, [r4, #2]
	while (length > 1 && payload[length-1] == 0) {
 80019aa:	f100 030c 	add.w	r3, r0, #12
 80019ae:	fa54 f383 	uxtab	r3, r4, r3
 80019b2:	f813 cd01 	ldrb.w	ip, [r3, #-1]!
 80019b6:	f1bc 0f00 	cmp.w	ip, #0
 80019ba:	d103      	bne.n	80019c4 <mavlink_finalize_message+0x4c>
		length--;
 80019bc:	3801      	subs	r0, #1
 80019be:	b2c0      	uxtb	r0, r0
	while (length > 1 && payload[length-1] == 0) {
 80019c0:	2801      	cmp	r0, #1
 80019c2:	d1f6      	bne.n	80019b2 <mavlink_finalize_message+0x3a>
        uint8_t header_len = MAVLINK_CORE_HEADER_LEN+1;
 80019c4:	f04f 080a 	mov.w	r8, #10
 80019c8:	e006      	b.n	80019d8 <mavlink_finalize_message+0x60>
		msg->magic = MAVLINK_STX_MAVLINK1;
 80019ca:	20fe      	movs	r0, #254	; 0xfe
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 80019cc:	2500      	movs	r5, #0
		msg->magic = MAVLINK_STX_MAVLINK1;
 80019ce:	70a0      	strb	r0, [r4, #2]
		header_len = MAVLINK_CORE_HEADER_MAVLINK1_LEN+1;
 80019d0:	f04f 0806 	mov.w	r8, #6
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80019d4:	4618      	mov	r0, r3
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 80019d6:	462f      	mov	r7, r5
	msg->len = mavlink1?min_length:_mav_trim_payload(_MAV_PAYLOAD(msg), length);
 80019d8:	70e0      	strb	r0, [r4, #3]
	msg->sysid = system_id;
 80019da:	71e1      	strb	r1, [r4, #7]
	msg->compid = component_id;
 80019dc:	7222      	strb	r2, [r4, #8]
	if (signing) {
 80019de:	2f00      	cmp	r7, #0
 80019e0:	d138      	bne.n	8001a54 <mavlink_finalize_message+0xdc>
	msg->incompat_flags = 0;
 80019e2:	7127      	strb	r7, [r4, #4]
	msg->compat_flags = 0;
 80019e4:	2300      	movs	r3, #0
 80019e6:	7163      	strb	r3, [r4, #5]
	msg->seq = status->current_tx_seq;
 80019e8:	f89b 3006 	ldrb.w	r3, [fp, #6]
 80019ec:	71a3      	strb	r3, [r4, #6]
	status->current_tx_seq = status->current_tx_seq + 1;
 80019ee:	3301      	adds	r3, #1
 80019f0:	f88b 3006 	strb.w	r3, [fp, #6]
	buf[0] = msg->magic;
 80019f4:	78a3      	ldrb	r3, [r4, #2]
 80019f6:	f88d 301c 	strb.w	r3, [sp, #28]
	buf[1] = msg->len;
 80019fa:	78e3      	ldrb	r3, [r4, #3]
		buf[5] = msg->msgid & 0xFF;
 80019fc:	7aa0      	ldrb	r0, [r4, #10]
	buf[1] = msg->len;
 80019fe:	f88d 301d 	strb.w	r3, [sp, #29]
		buf[5] = msg->msgid & 0xFF;
 8001a02:	7a63      	ldrb	r3, [r4, #9]
 8001a04:	f894 c006 	ldrb.w	ip, [r4, #6]
 8001a08:	ea43 2300 	orr.w	r3, r3, r0, lsl #8
 8001a0c:	7ae0      	ldrb	r0, [r4, #11]
 8001a0e:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8001a12:	b2db      	uxtb	r3, r3
	if (mavlink1) {
 8001a14:	b30e      	cbz	r6, 8001a5a <mavlink_finalize_message+0xe2>
		buf[2] = msg->seq;
 8001a16:	f88d c01e 	strb.w	ip, [sp, #30]
		buf[3] = msg->sysid;
 8001a1a:	f88d 101f 	strb.w	r1, [sp, #31]
		buf[4] = msg->compid;
 8001a1e:	f88d 2020 	strb.w	r2, [sp, #32]
		buf[5] = msg->msgid & 0xFF;
 8001a22:	f88d 3021 	strb.w	r3, [sp, #33]	; 0x21
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001a26:	fa1f fa88 	uxth.w	sl, r8
 *
 * @param crcAccum the 16 bit MCRF4XX CRC16
 */
static inline void crc_init(uint16_t* crcAccum)
{
        *crcAccum = X25_INIT_CRC;
 8001a2a:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001a2e:	f8ad 3028 	strh.w	r3, [sp, #40]	; 0x28
}
 8001a32:	4656      	mov	r6, sl
 8001a34:	f10d 091d 	add.w	r9, sp, #29
 **/
static inline uint16_t crc_calculate(const uint8_t* pBuffer, uint16_t length)
{
        uint16_t crcTmp;
        crc_init(&crcTmp);
	while (length--) {
 8001a38:	3e01      	subs	r6, #1
 8001a3a:	b2b6      	uxth	r6, r6
 8001a3c:	b316      	cbz	r6, 8001a84 <mavlink_finalize_message+0x10c>
                crc_accumulate(*pBuffer++, &crcTmp);
 8001a3e:	f819 0b01 	ldrb.w	r0, [r9], #1
 8001a42:	a90a      	add	r1, sp, #40	; 0x28
 8001a44:	f7ff fdf0 	bl	8001628 <crc_accumulate>
	while (length--) {
 8001a48:	e7f6      	b.n	8001a38 <mavlink_finalize_message+0xc0>
	uint8_t signature_len = signing? MAVLINK_SIGNATURE_BLOCK_LEN : 0;
 8001a4a:	4635      	mov	r5, r6
	bool signing = 	(!mavlink1) && status->signing && (status->signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING);
 8001a4c:	4637      	mov	r7, r6
 8001a4e:	e7aa      	b.n	80019a6 <mavlink_finalize_message+0x2e>
 8001a50:	462f      	mov	r7, r5
 8001a52:	e7a8      	b.n	80019a6 <mavlink_finalize_message+0x2e>
		msg->incompat_flags |= MAVLINK_IFLAG_SIGNED;
 8001a54:	2301      	movs	r3, #1
 8001a56:	7123      	strb	r3, [r4, #4]
 8001a58:	e7c4      	b.n	80019e4 <mavlink_finalize_message+0x6c>
		buf[2] = msg->incompat_flags;
 8001a5a:	7926      	ldrb	r6, [r4, #4]
 8001a5c:	f88d 601e 	strb.w	r6, [sp, #30]
		buf[7] = msg->msgid & 0xFF;
 8001a60:	f88d 3023 	strb.w	r3, [sp, #35]	; 0x23
		buf[3] = msg->compat_flags;
 8001a64:	7966      	ldrb	r6, [r4, #5]
 8001a66:	f88d 601f 	strb.w	r6, [sp, #31]
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001a6a:	1203      	asrs	r3, r0, #8
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001a6c:	1400      	asrs	r0, r0, #16
		buf[4] = msg->seq;
 8001a6e:	f88d c020 	strb.w	ip, [sp, #32]
		buf[5] = msg->sysid;
 8001a72:	f88d 1021 	strb.w	r1, [sp, #33]	; 0x21
		buf[6] = msg->compid;
 8001a76:	f88d 2022 	strb.w	r2, [sp, #34]	; 0x22
		buf[8] = (msg->msgid >> 8) & 0xFF;
 8001a7a:	f88d 3024 	strb.w	r3, [sp, #36]	; 0x24
		buf[9] = (msg->msgid >> 16) & 0xFF;
 8001a7e:	f88d 0025 	strb.w	r0, [sp, #37]	; 0x25
 8001a82:	e7d0      	b.n	8001a26 <mavlink_finalize_message+0xae>
        }
        return crcTmp;
 8001a84:	f8bd 3028 	ldrh.w	r3, [sp, #40]	; 0x28
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001a88:	78e6      	ldrb	r6, [r4, #3]
	uint16_t checksum = crc_calculate(&buf[1], header_len-1);
 8001a8a:	f8ad 300e 	strh.w	r3, [sp, #14]
	crc_accumulate_buffer(&checksum, _MAV_PAYLOAD(msg), msg->len);
 8001a8e:	f104 090c 	add.w	r9, r4, #12
 * @param data new bytes to hash
 * @param crcAccum the already accumulated checksum
 **/
static inline void crc_accumulate_buffer(uint16_t *crcAccum, const char *pBuffer, uint16_t length)
{
	const uint8_t *p = (const uint8_t *)pBuffer;
 8001a92:	464b      	mov	r3, r9
	while (length--) {
                crc_accumulate(*p++, crcAccum);
 8001a94:	f10d 010e 	add.w	r1, sp, #14
	while (length--) {
 8001a98:	b146      	cbz	r6, 8001aac <mavlink_finalize_message+0x134>
                crc_accumulate(*p++, crcAccum);
 8001a9a:	f813 0b01 	ldrb.w	r0, [r3], #1
 8001a9e:	9301      	str	r3, [sp, #4]
 8001aa0:	3e01      	subs	r6, #1
 8001aa2:	f7ff fdc1 	bl	8001628 <crc_accumulate>
 8001aa6:	b2b6      	uxth	r6, r6
	while (length--) {
 8001aa8:	9b01      	ldr	r3, [sp, #4]
 8001aaa:	e7f3      	b.n	8001a94 <mavlink_finalize_message+0x11c>
	crc_accumulate(crc_extra, &checksum);
 8001aac:	f89d 00bc 	ldrb.w	r0, [sp, #188]	; 0xbc
 8001ab0:	f7ff fdba 	bl	8001628 <crc_accumulate>
	mavlink_ck_a(msg) = (uint8_t)(checksum & 0xFF);
 8001ab4:	78e2      	ldrb	r2, [r4, #3]
 8001ab6:	f8bd 300e 	ldrh.w	r3, [sp, #14]
 8001aba:	f809 3002 	strb.w	r3, [r9, r2]
	mavlink_ck_b(msg) = (uint8_t)(checksum >> 8);
 8001abe:	78e2      	ldrb	r2, [r4, #3]
 8001ac0:	444a      	add	r2, r9
 8001ac2:	0a19      	lsrs	r1, r3, #8
 8001ac4:	7051      	strb	r1, [r2, #1]
	msg->checksum = checksum;
 8001ac6:	8023      	strh	r3, [r4, #0]
	if (signing) {
 8001ac8:	2f00      	cmp	r7, #0
 8001aca:	d052      	beq.n	8001b72 <mavlink_finalize_message+0x1fa>
		mavlink_sign_packet(status->signing,
 8001acc:	f8db 1010 	ldr.w	r1, [fp, #16]
	if (signing == NULL || !(signing->flags & MAVLINK_SIGNING_FLAG_SIGN_OUTGOING)) {
 8001ad0:	2900      	cmp	r1, #0
 8001ad2:	d04e      	beq.n	8001b72 <mavlink_finalize_message+0x1fa>
 8001ad4:	780b      	ldrb	r3, [r1, #0]
 8001ad6:	07df      	lsls	r7, r3, #31
 8001ad8:	d54b      	bpl.n	8001b72 <mavlink_finalize_message+0x1fa>
	signature[0] = signing->link_id;
 8001ada:	784b      	ldrb	r3, [r1, #1]
 8001adc:	f884 3116 	strb.w	r3, [r4, #278]	; 0x116
	tstamp.t64 = signing->timestamp;
 8001ae0:	e9d1 3202 	ldrd	r3, r2, [r1, #8]
 8001ae4:	e9cd 3204 	strd	r3, r2, [sp, #16]
	memcpy(&signature[1], tstamp.t8, 6);
 8001ae8:	f8c4 3117 	str.w	r3, [r4, #279]	; 0x117
 8001aec:	f8bd 3014 	ldrh.w	r3, [sp, #20]
 8001af0:	f8a4 311b 	strh.w	r3, [r4, #283]	; 0x11b
	signing->timestamp++;
 8001af4:	e9d1 3202 	ldrd	r3, r2, [r1, #8]
 8001af8:	3301      	adds	r3, #1
 8001afa:	f142 0200 	adc.w	r2, r2, #0
				    (const uint8_t *)_MAV_PAYLOAD(msg)+(uint16_t)msg->len);
 8001afe:	78e7      	ldrb	r7, [r4, #3]
    m->counter[3] = 0xa54ff53a;
 8001b00:	481f      	ldr	r0, [pc, #124]	; (8001b80 <mavlink_finalize_message+0x208>)
	signing->timestamp++;
 8001b02:	e9c1 3202 	strd	r3, r2, [r1, #8]
    m->counter[1] = 0xbb67ae85;
 8001b06:	4a1f      	ldr	r2, [pc, #124]	; (8001b84 <mavlink_finalize_message+0x20c>)
 8001b08:	4b1f      	ldr	r3, [pc, #124]	; (8001b88 <mavlink_finalize_message+0x210>)
 8001b0a:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
    m->counter[3] = 0xa54ff53a;
 8001b0e:	4b1f      	ldr	r3, [pc, #124]	; (8001b8c <mavlink_finalize_message+0x214>)
    m->sz[1] = 0;
 8001b10:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
    m->counter[3] = 0xa54ff53a;
 8001b14:	e9cd 030e 	strd	r0, r3, [sp, #56]	; 0x38
    m->counter[5] = 0x9b05688c;
 8001b18:	4e1d      	ldr	r6, [pc, #116]	; (8001b90 <mavlink_finalize_message+0x218>)
 8001b1a:	4b1e      	ldr	r3, [pc, #120]	; (8001b94 <mavlink_finalize_message+0x21c>)
 8001b1c:	e9cd 6310 	strd	r6, r3, [sp, #64]	; 0x40
    m->counter[6] = 0x1f83d9ab;
 8001b20:	4b1d      	ldr	r3, [pc, #116]	; (8001b98 <mavlink_finalize_message+0x220>)
 8001b22:	9312      	str	r3, [sp, #72]	; 0x48
    m->counter[7] = 0x5be0cd19;
 8001b24:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 8001b28:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 8001b2c:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 8001b30:	2220      	movs	r2, #32
 8001b32:	3110      	adds	r1, #16
 8001b34:	a80a      	add	r0, sp, #40	; 0x28
 8001b36:	9313      	str	r3, [sp, #76]	; 0x4c
 8001b38:	f7ff fd96 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, header, header_len);
 8001b3c:	4642      	mov	r2, r8
 8001b3e:	a907      	add	r1, sp, #28
 8001b40:	a80a      	add	r0, sp, #40	; 0x28
 8001b42:	f7ff fd91 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, packet, packet_len);
 8001b46:	463a      	mov	r2, r7
 8001b48:	4649      	mov	r1, r9
 8001b4a:	a80a      	add	r0, sp, #40	; 0x28
 8001b4c:	f7ff fd8c 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, crc, 2);
 8001b50:	2202      	movs	r2, #2
 8001b52:	eb09 0107 	add.w	r1, r9, r7
 8001b56:	a80a      	add	r0, sp, #40	; 0x28
 8001b58:	f7ff fd86 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, signature, 7);
 8001b5c:	f504 718b 	add.w	r1, r4, #278	; 0x116
 8001b60:	a80a      	add	r0, sp, #40	; 0x28
 8001b62:	2207      	movs	r2, #7
 8001b64:	f7ff fd80 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, &signature[7]);
 8001b68:	f204 111d 	addw	r1, r4, #285	; 0x11d
 8001b6c:	a80a      	add	r0, sp, #40	; 0x28
 8001b6e:	f7ff fe5b 	bl	8001828 <mavlink_sha256_final_48>
	return msg->len + header_len + 2 + signature_len;
 8001b72:	78e0      	ldrb	r0, [r4, #3]
 8001b74:	3002      	adds	r0, #2
 8001b76:	4450      	add	r0, sl
}
 8001b78:	4428      	add	r0, r5
 8001b7a:	b025      	add	sp, #148	; 0x94
 8001b7c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001b80:	3c6ef372 	.word	0x3c6ef372
 8001b84:	6a09e667 	.word	0x6a09e667
 8001b88:	bb67ae85 	.word	0xbb67ae85
 8001b8c:	a54ff53a 	.word	0xa54ff53a
 8001b90:	510e527f 	.word	0x510e527f
 8001b94:	9b05688c 	.word	0x9b05688c
 8001b98:	1f83d9ab 	.word	0x1f83d9ab
 8001b9c:	20000804 	.word	0x20000804

08001ba0 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor>:
MavlinkControl* MavlinkControl::instancePtr = nullptr;


MavlinkControl::MavlinkControl(){};

MavlinkControl::MavlinkControl(UART_HandleTypeDef* huart, Altimeter* altimeter, Convertor* convertor)
 8001ba0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
: _huart_mavlink(huart), _altimeter(altimeter), _convertor(convertor)  {
 8001ba2:	4d2b      	ldr	r5, [pc, #172]	; (8001c50 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor+0xb0>)
 8001ba4:	6083      	str	r3, [r0, #8]
MavlinkControl::MavlinkControl(UART_HandleTypeDef* huart, Altimeter* altimeter, Convertor* convertor)
 8001ba6:	4604      	mov	r4, r0
: _huart_mavlink(huart), _altimeter(altimeter), _convertor(convertor)  {
 8001ba8:	462b      	mov	r3, r5
 8001baa:	e9c0 1200 	strd	r1, r2, [r0]
 8001bae:	2200      	movs	r2, #0
 8001bb0:	7302      	strb	r2, [r0, #12]
 8001bb2:	81c2      	strh	r2, [r0, #14]
 8001bb4:	f833 0b02 	ldrh.w	r0, [r3], #2
 8001bb8:	f8c4 23c0 	str.w	r2, [r4, #960]	; 0x3c0
 8001bbc:	f8c4 23c8 	str.w	r2, [r4, #968]	; 0x3c8
 8001bc0:	4a24      	ldr	r2, [pc, #144]	; (8001c54 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor+0xb4>)
 8001bc2:	f8c4 23c4 	str.w	r2, [r4, #964]	; 0x3c4
MavlinkControl::MavlinkControl(UART_HandleTypeDef* huart, Altimeter* altimeter, Convertor* convertor)
 8001bc6:	460e      	mov	r6, r1
: _huart_mavlink(huart), _altimeter(altimeter), _convertor(convertor)  {
 8001bc8:	f8a4 03bc 	strh.w	r0, [r4, #956]	; 0x3bc
 8001bcc:	f504 7273 	add.w	r2, r4, #972	; 0x3cc
 8001bd0:	3532      	adds	r5, #50	; 0x32
 8001bd2:	6818      	ldr	r0, [r3, #0]
 8001bd4:	6859      	ldr	r1, [r3, #4]
 8001bd6:	4617      	mov	r7, r2
 8001bd8:	c703      	stmia	r7!, {r0, r1}
 8001bda:	3308      	adds	r3, #8
 8001bdc:	42ab      	cmp	r3, r5
 8001bde:	463a      	mov	r2, r7
 8001be0:	d1f7      	bne.n	8001bd2 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor+0x32>
 8001be2:	6818      	ldr	r0, [r3, #0]
 8001be4:	889b      	ldrh	r3, [r3, #4]
 8001be6:	80bb      	strh	r3, [r7, #4]
 8001be8:	6038      	str	r0, [r7, #0]
 8001bea:	f504 6785 	add.w	r7, r4, #1064	; 0x428
 8001bee:	2500      	movs	r5, #0
 8001bf0:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001bf4:	2100      	movs	r1, #0
 8001bf6:	4638      	mov	r0, r7
 8001bf8:	f009 fac6 	bl	800b188 <memset>
 8001bfc:	4629      	mov	r1, r5
 8001bfe:	f8c4 5544 	str.w	r5, [r4, #1348]	; 0x544
 8001c02:	f8c4 5548 	str.w	r5, [r4, #1352]	; 0x548
 8001c06:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001c0a:	f204 504c 	addw	r0, r4, #1356	; 0x54c
 8001c0e:	f009 fabb 	bl	800b188 <memset>
 8001c12:	4629      	mov	r1, r5
 8001c14:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001c18:	f204 6064 	addw	r0, r4, #1636	; 0x664
 8001c1c:	f009 fab4 	bl	800b188 <memset>
 8001c20:	f504 63f0 	add.w	r3, r4, #1920	; 0x780
 8001c24:	2000      	movs	r0, #0
 8001c26:	2100      	movs	r1, #0
 8001c28:	e9c3 0100 	strd	r0, r1, [r3]

	  instancePtr = this;
 8001c2c:	4b0a      	ldr	r3, [pc, #40]	; (8001c58 <_ZN14MavlinkControlC1EP20__UART_HandleTypeDefP9AltimeterP9Convertor+0xb8>)
	        uint8_t compat_flags = 0;
	        uint8_t seq = 0;
	        uint8_t sysid = 0;
	        uint8_t compid = 0;
	        uint32_t msgid = 0;
	    } mavlink_header_t;
 8001c2e:	f8c4 5788 	str.w	r5, [r4, #1928]	; 0x788
 8001c32:	f8a4 578c 	strh.w	r5, [r4, #1932]	; 0x78c
 8001c36:	f884 578e 	strb.w	r5, [r4, #1934]	; 0x78e
 8001c3a:	f8c4 5790 	str.w	r5, [r4, #1936]	; 0x790
		HAL_UARTEx_ReceiveToIdle_DMA(_huart_mavlink, _receiveBuffer_1, MAVLINK_BUFFER_SIZE);
 8001c3e:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001c42:	4639      	mov	r1, r7
 8001c44:	4630      	mov	r0, r6
	  instancePtr = this;
 8001c46:	601c      	str	r4, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(_huart_mavlink, _receiveBuffer_1, MAVLINK_BUFFER_SIZE);
 8001c48:	f007 fc5c 	bl	8009504 <HAL_UARTEx_ReceiveToIdle_DMA>



}
 8001c4c:	4620      	mov	r0, r4
 8001c4e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8001c50:	0800dcc0 	.word	0x0800dcc0
 8001c54:	0380000a 	.word	0x0380000a
 8001c58:	20000374 	.word	0x20000374

08001c5c <_ZN14MavlinkControl9update_RXEv>:

}

void MavlinkControl::update_RX(void){

	HAL_UARTEx_ReceiveToIdle_DMA(_huart_mavlink, _receiveBuffer_1, MAVLINK_BUFFER_SIZE);
 8001c5c:	f500 6185 	add.w	r1, r0, #1064	; 0x428
 8001c60:	f44f 728c 	mov.w	r2, #280	; 0x118
 8001c64:	6800      	ldr	r0, [r0, #0]
 8001c66:	f007 bc4d 	b.w	8009504 <HAL_UARTEx_ReceiveToIdle_DMA>
	...

08001c6c <_ZN14MavlinkControl9heartbeatEv>:
	return _mavlink_received_header;

}


void MavlinkControl::heartbeat(void){
 8001c6c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    packet.custom_mode = custom_mode;
 8001c70:	e9d0 13f0 	ldrd	r1, r3, [r0, #960]	; 0x3c0
 8001c74:	b087      	sub	sp, #28
    packet.type = type;
 8001c76:	e9cd 1303 	strd	r1, r3, [sp, #12]
    packet.mavlink_version = 3;
 8001c7a:	f04f 0803 	mov.w	r8, #3
 8001c7e:	f88d 8014 	strb.w	r8, [sp, #20]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001c82:	ab03      	add	r3, sp, #12
 8001c84:	4604      	mov	r4, r0


	_bufferLength = mavlink_msg_heartbeat_encode(
 8001c86:	f890 63bc 	ldrb.w	r6, [r0, #956]	; 0x3bc
 8001c8a:	f890 23bd 	ldrb.w	r2, [r0, #957]	; 0x3bd
 8001c8e:	f884 8147 	strb.w	r8, [r4, #327]	; 0x147
 8001c92:	f200 1933 	addw	r9, r0, #307	; 0x133
 8001c96:	cb03      	ldmia	r3!, {r0, r1}
    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001c98:	2500      	movs	r5, #0
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001c9a:	2709      	movs	r7, #9
 8001c9c:	f04f 0b32 	mov.w	fp, #50	; 0x32
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001ca0:	f8c4 013f 	str.w	r0, [r4, #319]	; 0x13f
 8001ca4:	f8c4 1143 	str.w	r1, [r4, #323]	; 0x143
    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001ca8:	f884 513c 	strb.w	r5, [r4, #316]	; 0x13c
 8001cac:	f884 513d 	strb.w	r5, [r4, #317]	; 0x13d
 8001cb0:	f884 513e 	strb.w	r5, [r4, #318]	; 0x13e
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001cb4:	463b      	mov	r3, r7
 8001cb6:	4631      	mov	r1, r6
 8001cb8:	e9cd 7b00 	strd	r7, fp, [sp]
 8001cbc:	4648      	mov	r0, r9
 8001cbe:	f7ff fe5b 	bl	8001978 <mavlink_finalize_message>
    packet.type = type;
 8001cc2:	4b16      	ldr	r3, [pc, #88]	; (8001d1c <_ZN14MavlinkControl9heartbeatEv+0xb0>)
    packet.custom_mode = custom_mode;
 8001cc4:	9503      	str	r5, [sp, #12]
    packet.type = type;
 8001cc6:	9304      	str	r3, [sp, #16]
    packet.mavlink_version = 3;
 8001cc8:	f88d 8014 	strb.w	r8, [sp, #20]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001ccc:	ae03      	add	r6, sp, #12
 8001cce:	81e0      	strh	r0, [r4, #14]
 8001cd0:	ce03      	ldmia	r6!, {r0, r1}
			_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1,
			&_mavlink_heartbeat);

	//Check and see if you need the pack or encode function. 
	mavlink_msg_heartbeat_pack(_mavlink_system.sysid, _mavlink_system.compid,
 8001cd2:	f894 c3bc 	ldrb.w	ip, [r4, #956]	; 0x3bc
 8001cd6:	f894 23bd 	ldrb.w	r2, [r4, #957]	; 0x3bd
 8001cda:	f8c4 013f 	str.w	r0, [r4, #319]	; 0x13f
 8001cde:	f8c4 1143 	str.w	r1, [r4, #323]	; 0x143
    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001ce2:	f884 513c 	strb.w	r5, [r4, #316]	; 0x13c
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001ce6:	4661      	mov	r1, ip
    msg->msgid = MAVLINK_MSG_ID_HEARTBEAT;
 8001ce8:	f884 513d 	strb.w	r5, [r4, #317]	; 0x13d
 8001cec:	f884 513e 	strb.w	r5, [r4, #318]	; 0x13e
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001cf0:	463b      	mov	r3, r7
			&_mavlinkSend_1, MAV_TYPE_GROUND_ROVER, MAV_AUTOPILOT_GENERIC,
			MAV_MODE_FLAG_SAFETY_ARMED, 0, MAV_STATE_STANDBY);
	mavlink_msg_to_send_buffer(_bufferPackedforUart, &_mavlinkSend_1);
 8001cf2:	f204 554c 	addw	r5, r4, #1356	; 0x54c
 8001cf6:	e9cd 7b00 	strd	r7, fp, [sp]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_HEARTBEAT_LEN);
 8001cfa:	f884 8147 	strb.w	r8, [r4, #327]	; 0x147
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_HEARTBEAT_MIN_LEN, MAVLINK_MSG_ID_HEARTBEAT_LEN, MAVLINK_MSG_ID_HEARTBEAT_CRC);
 8001cfe:	4648      	mov	r0, r9
 8001d00:	f7ff fe3a 	bl	8001978 <mavlink_finalize_message>
 8001d04:	4649      	mov	r1, r9
 8001d06:	4628      	mov	r0, r5
 8001d08:	f7ff fdcf 	bl	80018aa <mavlink_msg_to_send_buffer>

	HAL_UART_Transmit_DMA(_huart_mavlink,_bufferPackedforUart, _bufferLength);
 8001d0c:	89e2      	ldrh	r2, [r4, #14]
 8001d0e:	6820      	ldr	r0, [r4, #0]
 8001d10:	4629      	mov	r1, r5





}
 8001d12:	b007      	add	sp, #28
 8001d14:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_UART_Transmit_DMA(_huart_mavlink,_bufferPackedforUart, _bufferLength);
 8001d18:	f006 be1e 	b.w	8008958 <HAL_UART_Transmit_DMA>
 8001d1c:	0380000a 	.word	0x0380000a

08001d20 <_ZN14MavlinkControl15sendTestMessageEv>:

void MavlinkControl::sendTestMessage(void){
 8001d20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001d24:	4604      	mov	r4, r0
 8001d26:	b093      	sub	sp, #76	; 0x4c

	float testValue = 122.0f;

	_mavlink_battery.battery_remaining = 50;
 8001d28:	f04f 0b32 	mov.w	fp, #50	; 0x32
 * @param msg The MAVLink message to compress the data into
 * @param battery_status C-struct to read the message contents from
 */
static inline uint16_t mavlink_msg_battery_status_encode(uint8_t system_id, uint8_t component_id, mavlink_message_t* msg, const mavlink_battery_status_t* battery_status)
{
    return mavlink_msg_battery_status_pack(system_id, component_id, msg, battery_status->id, battery_status->battery_function, battery_status->type, battery_status->temperature, battery_status->voltages, battery_status->current_battery, battery_status->current_consumed, battery_status->energy_consumed, battery_status->battery_remaining, battery_status->time_remaining, battery_status->charge_state, battery_status->voltages_ext, battery_status->mode, battery_status->fault_bitmask);
 8001d2c:	f8d0 33d0 	ldr.w	r3, [r0, #976]	; 0x3d0
 8001d30:	f880 b3ef 	strb.w	fp, [r0, #1007]	; 0x3ef
 8001d34:	f9b0 93d4 	ldrsh.w	r9, [r0, #980]	; 0x3d4
 8001d38:	f9b0 83ea 	ldrsh.w	r8, [r0, #1002]	; 0x3ea
 8001d3c:	9302      	str	r3, [sp, #8]
 8001d3e:	f8d4 33fe 	ldr.w	r3, [r4, #1022]	; 0x3fe
 8001d42:	f8d0 63f0 	ldr.w	r6, [r0, #1008]	; 0x3f0
 8001d46:	9303      	str	r3, [sp, #12]
 8001d48:	f8d4 33cc 	ldr.w	r3, [r4, #972]	; 0x3cc
 8001d4c:	9304      	str	r3, [sp, #16]
    packet.energy_consumed = energy_consumed;
 8001d4e:	9b02      	ldr	r3, [sp, #8]
    return mavlink_msg_battery_status_pack(system_id, component_id, msg, battery_status->id, battery_status->battery_function, battery_status->type, battery_status->temperature, battery_status->voltages, battery_status->current_battery, battery_status->current_consumed, battery_status->energy_consumed, battery_status->battery_remaining, battery_status->time_remaining, battery_status->charge_state, battery_status->voltages_ext, battery_status->mode, battery_status->fault_bitmask);
 8001d50:	f890 e3ec 	ldrb.w	lr, [r0, #1004]	; 0x3ec
 8001d54:	f890 c3ed 	ldrb.w	ip, [r0, #1005]	; 0x3ed
 8001d58:	f890 73ee 	ldrb.w	r7, [r0, #1006]	; 0x3ee
 8001d5c:	f894 13fd 	ldrb.w	r1, [r4, #1021]	; 0x3fd

	_TX_bufferLength = mavlink_msg_battery_status_encode(_mavlink_system.sysid, _mavlink_system.compid,&_mavlinkSend_2, &_mavlink_battery);
 8001d60:	f890 53bc 	ldrb.w	r5, [r0, #956]	; 0x3bc
 8001d64:	f890 23bd 	ldrb.w	r2, [r0, #957]	; 0x3bd
    packet.energy_consumed = energy_consumed;
 8001d68:	9305      	str	r3, [sp, #20]
 8001d6a:	f200 2a56 	addw	sl, r0, #598	; 0x256
    packet.fault_bitmask = fault_bitmask;
 8001d6e:	9b03      	ldr	r3, [sp, #12]
    return mavlink_msg_battery_status_pack(system_id, component_id, msg, battery_status->id, battery_status->battery_function, battery_status->type, battery_status->temperature, battery_status->voltages, battery_status->current_battery, battery_status->current_consumed, battery_status->energy_consumed, battery_status->battery_remaining, battery_status->time_remaining, battery_status->charge_state, battery_status->voltages_ext, battery_status->mode, battery_status->fault_bitmask);
 8001d70:	f890 03f4 	ldrb.w	r0, [r0, #1012]	; 0x3f4
    packet.charge_state = charge_state;
 8001d74:	f88d 0038 	strb.w	r0, [sp, #56]	; 0x38
    packet.mode = mode;
 8001d78:	f88d 1041 	strb.w	r1, [sp, #65]	; 0x41
    packet.fault_bitmask = fault_bitmask;
 8001d7c:	f8cd 3042 	str.w	r3, [sp, #66]	; 0x42
    packet.temperature = temperature;
 8001d80:	f8ad 9018 	strh.w	r9, [sp, #24]
    packet.current_battery = current_battery;
 8001d84:	f8ad 802e 	strh.w	r8, [sp, #46]	; 0x2e
    packet.id = id;
 8001d88:	f88d e030 	strb.w	lr, [sp, #48]	; 0x30
    packet.battery_function = battery_function;
 8001d8c:	f88d c031 	strb.w	ip, [sp, #49]	; 0x31
    packet.type = type;
 8001d90:	f88d 7032 	strb.w	r7, [sp, #50]	; 0x32
    packet.battery_remaining = battery_remaining;
 8001d94:	f88d b033 	strb.w	fp, [sp, #51]	; 0x33
    packet.time_remaining = time_remaining;
 8001d98:	960d      	str	r6, [sp, #52]	; 0x34
static inline void mav_array_memcpy(void *dest, const void *src, size_t n)
{
	if (src == NULL) {
		memset(dest, 0, n);
	} else {
		memcpy(dest, src, n);
 8001d9a:	f204 33d6 	addw	r3, r4, #982	; 0x3d6
 8001d9e:	f10d 011a 	add.w	r1, sp, #26
 8001da2:	f204 30ea 	addw	r0, r4, #1002	; 0x3ea
 8001da6:	f853 6b04 	ldr.w	r6, [r3], #4
 8001daa:	f841 6b04 	str.w	r6, [r1], #4
 8001dae:	4283      	cmp	r3, r0
 8001db0:	d1f9      	bne.n	8001da6 <_ZN14MavlinkControl15sendTestMessageEv+0x86>
 8001db2:	f8d4 33f5 	ldr.w	r3, [r4, #1013]	; 0x3f5
 8001db6:	f8cd 3039 	str.w	r3, [sp, #57]	; 0x39
 8001dba:	f8d4 33f9 	ldr.w	r3, [r4, #1017]	; 0x3f9
 8001dbe:	f8cd 303d 	str.w	r3, [sp, #61]	; 0x3d
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_BATTERY_STATUS_LEN);
 8001dc2:	ae04      	add	r6, sp, #16
 8001dc4:	f204 2362 	addw	r3, r4, #610	; 0x262
 8001dc8:	f10d 0c40 	add.w	ip, sp, #64	; 0x40
 8001dcc:	4637      	mov	r7, r6
 8001dce:	cf03      	ldmia	r7!, {r0, r1}
 8001dd0:	4567      	cmp	r7, ip
 8001dd2:	6018      	str	r0, [r3, #0]
 8001dd4:	6059      	str	r1, [r3, #4]
 8001dd6:	463e      	mov	r6, r7
 8001dd8:	f103 0308 	add.w	r3, r3, #8
 8001ddc:	d1f6      	bne.n	8001dcc <_ZN14MavlinkControl15sendTestMessageEv+0xac>
 8001dde:	6838      	ldr	r0, [r7, #0]
 8001de0:	6018      	str	r0, [r3, #0]
 8001de2:	88b9      	ldrh	r1, [r7, #4]
 8001de4:	8099      	strh	r1, [r3, #4]
    msg->msgid = MAVLINK_MSG_ID_BATTERY_STATUS;
 8001de6:	2300      	movs	r3, #0
 8001de8:	f06f 016c 	mvn.w	r1, #108	; 0x6c
 8001dec:	f884 125f 	strb.w	r1, [r4, #607]	; 0x25f
 8001df0:	f884 3260 	strb.w	r3, [r4, #608]	; 0x260
 8001df4:	f884 3261 	strb.w	r3, [r4, #609]	; 0x261
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_BATTERY_STATUS_MIN_LEN, MAVLINK_MSG_ID_BATTERY_STATUS_LEN, MAVLINK_MSG_ID_BATTERY_STATUS_CRC);
 8001df8:	219a      	movs	r1, #154	; 0x9a
 8001dfa:	2336      	movs	r3, #54	; 0x36
 8001dfc:	e9cd 3100 	strd	r3, r1, [sp]
 8001e00:	4650      	mov	r0, sl
 8001e02:	2324      	movs	r3, #36	; 0x24
 8001e04:	4629      	mov	r1, r5
 8001e06:	f7ff fdb7 	bl	8001978 <mavlink_finalize_message>
	// mavlink_msg_vfr_hud_pack function below repacks the value to a hud message. These can be configured on the QgroundControl app.
	//The hud message can contain values such as ground speed, altitude, etc... autocomplete will give you an overview
	//of the different values that can be sent. The values itself are hardcoded into the firmware of the Herelink controller though

	//mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid,&_mavlinkSend_1, testValue, 0.0f,0,0,0,0);
	mavlink_msg_to_send_buffer(_bufferPackedforUart, &_mavlinkSend_2);
 8001e0a:	f204 554c 	addw	r5, r4, #1356	; 0x54c
	_TX_bufferLength = mavlink_msg_battery_status_encode(_mavlink_system.sysid, _mavlink_system.compid,&_mavlinkSend_2, &_mavlink_battery);
 8001e0e:	f8a4 077c 	strh.w	r0, [r4, #1916]	; 0x77c
	mavlink_msg_to_send_buffer(_bufferPackedforUart, &_mavlinkSend_2);
 8001e12:	4651      	mov	r1, sl
 8001e14:	4628      	mov	r0, r5
 8001e16:	f7ff fd48 	bl	80018aa <mavlink_msg_to_send_buffer>
	HAL_UART_Transmit_DMA(_huart_mavlink,_bufferPackedforUart,_TX_bufferLength );
 8001e1a:	f8b4 277c 	ldrh.w	r2, [r4, #1916]	; 0x77c
 8001e1e:	6820      	ldr	r0, [r4, #0]
 8001e20:	4629      	mov	r1, r5




}
 8001e22:	b013      	add	sp, #76	; 0x4c
 8001e24:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
	HAL_UART_Transmit_DMA(_huart_mavlink,_bufferPackedforUart,_TX_bufferLength );
 8001e28:	f006 bd96 	b.w	8008958 <HAL_UART_Transmit_DMA>

08001e2c <_ZN14MavlinkControl14readFlightTimeE17__mavlink_message>:

}


//doesn't work, never receives a proper message 
void MavlinkControl::readFlightTime(mavlink_message_t receivedMessage) {
 8001e2c:	b084      	sub	sp, #16
 8001e2e:	b530      	push	{r4, r5, lr}
 8001e30:	b08d      	sub	sp, #52	; 0x34
 8001e32:	4604      	mov	r4, r0
 8001e34:	a811      	add	r0, sp, #68	; 0x44
 8001e36:	e880 000e 	stmia.w	r0, {r1, r2, r3}

	if(receivedMessage.msgid == MAVLINK_MSG_ID_SYS_STATUS){
 8001e3a:	f3c3 2317 	ubfx	r3, r3, #8, #24
 8001e3e:	2b01      	cmp	r3, #1
 8001e40:	d118      	bne.n	8001e74 <_ZN14MavlinkControl14readFlightTimeE17__mavlink_message+0x48>
		printf("inside read flight time function \r\n");
 8001e42:	480f      	ldr	r0, [pc, #60]	; (8001e80 <_ZN14MavlinkControl14readFlightTimeE17__mavlink_message+0x54>)
 8001e44:	f009 ff78 	bl	800bd38 <puts>
    sys_status->battery_remaining = mavlink_msg_sys_status_get_battery_remaining(msg);
    sys_status->onboard_control_sensors_present_extended = mavlink_msg_sys_status_get_onboard_control_sensors_present_extended(msg);
    sys_status->onboard_control_sensors_enabled_extended = mavlink_msg_sys_status_get_onboard_control_sensors_enabled_extended(msg);
    sys_status->onboard_control_sensors_health_extended = mavlink_msg_sys_status_get_onboard_control_sensors_health_extended(msg);
#else
        uint8_t len = msg->len < MAVLINK_MSG_ID_SYS_STATUS_LEN? msg->len : MAVLINK_MSG_ID_SYS_STATUS_LEN;
 8001e48:	f89d 5047 	ldrb.w	r5, [sp, #71]	; 0x47
 8001e4c:	2d2b      	cmp	r5, #43	; 0x2b
 8001e4e:	bf28      	it	cs
 8001e50:	252b      	movcs	r5, #43	; 0x2b
        memset(sys_status, 0, MAVLINK_MSG_ID_SYS_STATUS_LEN);
 8001e52:	222b      	movs	r2, #43	; 0x2b
 8001e54:	2100      	movs	r1, #0
 8001e56:	a801      	add	r0, sp, #4
 8001e58:	f009 f996 	bl	800b188 <memset>
    memcpy(sys_status, _MAV_PAYLOAD(msg), len);
 8001e5c:	462a      	mov	r2, r5
 8001e5e:	a914      	add	r1, sp, #80	; 0x50
 8001e60:	a801      	add	r0, sp, #4
 8001e62:	f009 f983 	bl	800b16c <memcpy>
		mavlink_sys_status_t status;
		mavlink_msg_sys_status_decode(&receivedMessage,&status);
        _flight_time = status.onboard_control_sensors_present;
 8001e66:	9801      	ldr	r0, [sp, #4]
 8001e68:	f7fe fb74 	bl	8000554 <__aeabi_ui2d>
 8001e6c:	f504 64f0 	add.w	r4, r4, #1920	; 0x780
 8001e70:	e9c4 0100 	strd	r0, r1, [r4]

	}



}
 8001e74:	b00d      	add	sp, #52	; 0x34
 8001e76:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8001e7a:	b004      	add	sp, #16
 8001e7c:	4770      	bx	lr
 8001e7e:	bf00      	nop
 8001e80:	0800dd5b 	.word	0x0800dd5b

08001e84 <HAL_UARTEx_RxEventCallback>:
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001e84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
  MavlinkControl* instance = MavlinkControl::instancePtr;
 8001e88:	4bb0      	ldr	r3, [pc, #704]	; (800214c <HAL_UARTEx_RxEventCallback+0x2c8>)
                                                 mavlink_message_t* r_message, 
                                                 mavlink_status_t* r_mavlink_status)
{
	int bufferIndex = 0;

	status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8001e8a:	4cb1      	ldr	r4, [pc, #708]	; (8002150 <HAL_UARTEx_RxEventCallback+0x2cc>)
 8001e8c:	681f      	ldr	r7, [r3, #0]
void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size) {
 8001e8e:	f5ad 7d19 	sub.w	sp, sp, #612	; 0x264
 8001e92:	f04f 0800 	mov.w	r8, #0
  while (mavlink_parse_char(MAVLINK_COMM_0, instance->_receiveBuffer_1[instance->_bufferIndex++], &instance->_mavlinkReceived, &instance->_status) == MAVLINK_FRAMING_INCOMPLETE);
 8001e96:	f8d7 3548 	ldr.w	r3, [r7, #1352]	; 0x548
 8001e9a:	4dae      	ldr	r5, [pc, #696]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001e9c:	1c5a      	adds	r2, r3, #1
 8001e9e:	443b      	add	r3, r7
 8001ea0:	f8c7 2548 	str.w	r2, [r7, #1352]	; 0x548
 8001ea4:	f893 6428 	ldrb.w	r6, [r3, #1064]	; 0x428
 8001ea8:	f04f 0300 	mov.w	r3, #0
 8001eac:	7023      	strb	r3, [r4, #0]

	switch (status->parse_state)
 8001eae:	78e3      	ldrb	r3, [r4, #3]
 8001eb0:	2b0f      	cmp	r3, #15
 8001eb2:	d822      	bhi.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
 8001eb4:	e8df f013 	tbh	[pc, r3, lsl #1]
 8001eb8:	00120012 	.word	0x00120012
 8001ebc:	00740061 	.word	0x00740061
 8001ec0:	00890083 	.word	0x00890083
 8001ec4:	00970090 	.word	0x00970090
 8001ec8:	00b0009e 	.word	0x00b0009e
 8001ecc:	00d900c5 	.word	0x00d900c5
 8001ed0:	012f00e9 	.word	0x012f00e9
 8001ed4:	0172012f 	.word	0x0172012f
	    // we got a bad CRC. Treat as a parse failure
	    mavlink_message_t* rxmsg = mavlink_get_channel_buffer(chan);
	    mavlink_status_t* status = mavlink_get_channel_status(chan);
	    _mav_parse_error(status);
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
	    status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001ed8:	70e3      	strb	r3, [r4, #3]
 8001eda:	e7dc      	b.n	8001e96 <HAL_UARTEx_RxEventCallback+0x12>
		if (c == MAVLINK_STX)
 8001edc:	2efd      	cmp	r6, #253	; 0xfd
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8001ede:	7b23      	ldrb	r3, [r4, #12]
		if (c == MAVLINK_STX)
 8001ee0:	d141      	bne.n	8001f66 <HAL_UARTEx_RxEventCallback+0xe2>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8001ee2:	2202      	movs	r2, #2
 8001ee4:	70e2      	strb	r2, [r4, #3]
			rxmsg->len = 0;
 8001ee6:	f885 8003 	strb.w	r8, [r5, #3]
			rxmsg->magic = c;
 8001eea:	70ae      	strb	r6, [r5, #2]
                        status->flags &= ~MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8001eec:	f023 0301 	bic.w	r3, r3, #1
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8001ef0:	7323      	strb	r3, [r4, #12]
	msg->checksum = crcTmp;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
 8001ef6:	702b      	strb	r3, [r5, #0]
 8001ef8:	706b      	strb	r3, [r5, #1]
	if (status->msg_received == MAVLINK_FRAMING_OK)
 8001efa:	7822      	ldrb	r2, [r4, #0]
 8001efc:	2a01      	cmp	r2, #1
 8001efe:	d106      	bne.n	8001f0e <HAL_UARTEx_RxEventCallback+0x8a>
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8001f00:	8923      	ldrh	r3, [r4, #8]
		status->current_rx_seq = rxmsg->seq;
 8001f02:	79a9      	ldrb	r1, [r5, #6]
 8001f04:	7161      	strb	r1, [r4, #5]
		if (status->packet_rx_success_count == 0) status->packet_rx_drop_count = 0;
 8001f06:	b903      	cbnz	r3, 8001f0a <HAL_UARTEx_RxEventCallback+0x86>
 8001f08:	8163      	strh	r3, [r4, #10]
		status->packet_rx_success_count++;
 8001f0a:	3301      	adds	r3, #1
 8001f0c:	8123      	strh	r3, [r4, #8]
           r_mavlink_status->parse_state = status->parse_state;
 8001f0e:	78e3      	ldrb	r3, [r4, #3]
 8001f10:	f887 33a7 	strb.w	r3, [r7, #935]	; 0x3a7
           r_mavlink_status->packet_idx = status->packet_idx;
 8001f14:	7923      	ldrb	r3, [r4, #4]
 8001f16:	f887 33a8 	strb.w	r3, [r7, #936]	; 0x3a8
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 8001f1a:	7963      	ldrb	r3, [r4, #5]
           r_message->len = rxmsg->len; // Provide visibility on how far we are into current msg
 8001f1c:	78e9      	ldrb	r1, [r5, #3]
 8001f1e:	74f9      	strb	r1, [r7, #19]
           r_mavlink_status->current_rx_seq = status->current_rx_seq+1;
 8001f20:	3301      	adds	r3, #1
 8001f22:	f887 33a9 	strb.w	r3, [r7, #937]	; 0x3a9
           r_mavlink_status->packet_rx_success_count = status->packet_rx_success_count;
 8001f26:	8923      	ldrh	r3, [r4, #8]
 8001f28:	f8a7 33ac 	strh.w	r3, [r7, #940]	; 0x3ac
           r_mavlink_status->packet_rx_drop_count = status->parse_error;
 8001f2c:	78a3      	ldrb	r3, [r4, #2]
 8001f2e:	f8a7 33ae 	strh.w	r3, [r7, #942]	; 0x3ae
	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 8001f32:	2a02      	cmp	r2, #2
           r_mavlink_status->flags = status->flags;
 8001f34:	7b23      	ldrb	r3, [r4, #12]
 8001f36:	f887 33b0 	strb.w	r3, [r7, #944]	; 0x3b0
       status->parse_error = 0;
 8001f3a:	f884 8002 	strb.w	r8, [r4, #2]
	if (status->msg_received == MAVLINK_FRAMING_BAD_CRC) {
 8001f3e:	f040 8206 	bne.w	800234e <HAL_UARTEx_RxEventCallback+0x4ca>
                r_message->checksum = rxmsg->ck[0] | (rxmsg->ck[1]<<8);
 8001f42:	f8b5 3114 	ldrh.w	r3, [r5, #276]	; 0x114
 8001f46:	823b      	strh	r3, [r7, #16]
    status->parse_error++;
 8001f48:	2301      	movs	r3, #1
	    if (c == MAVLINK_STX)
 8001f4a:	2efd      	cmp	r6, #253	; 0xfd
    status->parse_error++;
 8001f4c:	70a3      	strb	r3, [r4, #2]
	    status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8001f4e:	f884 8000 	strb.w	r8, [r4]
	    if (c == MAVLINK_STX)
 8001f52:	d1c1      	bne.n	8001ed8 <HAL_UARTEx_RxEventCallback+0x54>
	    {
		    status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8001f54:	2302      	movs	r3, #2
 8001f56:	70e3      	strb	r3, [r4, #3]
	msg->checksum = crcTmp;
 8001f58:	f04f 33ff 	mov.w	r3, #4294967295
		    rxmsg->len = 0;
 8001f5c:	f885 8003 	strb.w	r8, [r5, #3]
	msg->checksum = crcTmp;
 8001f60:	702b      	strb	r3, [r5, #0]
 8001f62:	706b      	strb	r3, [r5, #1]
 8001f64:	e797      	b.n	8001e96 <HAL_UARTEx_RxEventCallback+0x12>
		} else if (c == MAVLINK_STX_MAVLINK1)
 8001f66:	2efe      	cmp	r6, #254	; 0xfe
 8001f68:	d1c7      	bne.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_STX;
 8001f6a:	2202      	movs	r2, #2
 8001f6c:	70e2      	strb	r2, [r4, #3]
			rxmsg->len = 0;
 8001f6e:	f885 8003 	strb.w	r8, [r5, #3]
			rxmsg->magic = c;
 8001f72:	70ae      	strb	r6, [r5, #2]
                        status->flags |= MAVLINK_STATUS_FLAG_IN_MAVLINK1;
 8001f74:	f043 0301 	orr.w	r3, r3, #1
 8001f78:	e7ba      	b.n	8001ef0 <HAL_UARTEx_RxEventCallback+0x6c>
			mavlink_update_checksum(rxmsg, c);
 8001f7a:	4876      	ldr	r0, [pc, #472]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
			status->packet_idx = 0;
 8001f7c:	f884 8004 	strb.w	r8, [r4, #4]
			mavlink_update_checksum(rxmsg, c);
 8001f80:	4631      	mov	r1, r6
			rxmsg->len = c;
 8001f82:	70ee      	strb	r6, [r5, #3]
			mavlink_update_checksum(rxmsg, c);
 8001f84:	f7ff fb5e 	bl	8001644 <mavlink_update_checksum>
                        if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8001f88:	7b23      	ldrb	r3, [r4, #12]
 8001f8a:	07d8      	lsls	r0, r3, #31
 8001f8c:	d505      	bpl.n	8001f9a <HAL_UARTEx_RxEventCallback+0x116>
                            rxmsg->incompat_flags = 0;
 8001f8e:	f885 8004 	strb.w	r8, [r5, #4]
                            rxmsg->compat_flags = 0;
 8001f92:	f885 8005 	strb.w	r8, [r5, #5]
		status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPAT_FLAGS;
 8001f96:	2305      	movs	r3, #5
 8001f98:	e000      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
                            status->parse_state = MAVLINK_PARSE_STATE_GOT_LENGTH;
 8001f9a:	2303      	movs	r3, #3
 8001f9c:	70e3      	strb	r3, [r4, #3]
 8001f9e:	e7ac      	b.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 8001fa0:	f016 0ffe 	tst.w	r6, #254	; 0xfe
		rxmsg->incompat_flags = c;
 8001fa4:	712e      	strb	r6, [r5, #4]
		if ((rxmsg->incompat_flags & ~MAVLINK_IFLAG_MASK) != 0) {
 8001fa6:	d004      	beq.n	8001fb2 <HAL_UARTEx_RxEventCallback+0x12e>
    status->parse_error++;
 8001fa8:	78a3      	ldrb	r3, [r4, #2]
 8001faa:	3301      	adds	r3, #1
 8001fac:	70a3      	strb	r3, [r4, #2]
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8001fae:	2301      	movs	r3, #1
 8001fb0:	e7f4      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		mavlink_update_checksum(rxmsg, c);
 8001fb2:	4868      	ldr	r0, [pc, #416]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
 8001fb4:	4631      	mov	r1, r6
 8001fb6:	f7ff fb45 	bl	8001644 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_INCOMPAT_FLAGS;
 8001fba:	2304      	movs	r3, #4
 8001fbc:	e7ee      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		mavlink_update_checksum(rxmsg, c);
 8001fbe:	4865      	ldr	r0, [pc, #404]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->compat_flags = c;
 8001fc0:	716e      	strb	r6, [r5, #5]
		mavlink_update_checksum(rxmsg, c);
 8001fc2:	4631      	mov	r1, r6
 8001fc4:	f7ff fb3e 	bl	8001644 <mavlink_update_checksum>
 8001fc8:	e7e5      	b.n	8001f96 <HAL_UARTEx_RxEventCallback+0x112>
		mavlink_update_checksum(rxmsg, c);
 8001fca:	4862      	ldr	r0, [pc, #392]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->seq = c;
 8001fcc:	71ae      	strb	r6, [r5, #6]
		mavlink_update_checksum(rxmsg, c);
 8001fce:	4631      	mov	r1, r6
 8001fd0:	f7ff fb38 	bl	8001644 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SEQ;
 8001fd4:	2306      	movs	r3, #6
 8001fd6:	e7e1      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		mavlink_update_checksum(rxmsg, c);
 8001fd8:	485e      	ldr	r0, [pc, #376]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->sysid = c;
 8001fda:	71ee      	strb	r6, [r5, #7]
		mavlink_update_checksum(rxmsg, c);
 8001fdc:	4631      	mov	r1, r6
 8001fde:	f7ff fb31 	bl	8001644 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_SYSID;
 8001fe2:	2307      	movs	r3, #7
 8001fe4:	e7da      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		mavlink_update_checksum(rxmsg, c);
 8001fe6:	485b      	ldr	r0, [pc, #364]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->compid = c;
 8001fe8:	722e      	strb	r6, [r5, #8]
		mavlink_update_checksum(rxmsg, c);
 8001fea:	4631      	mov	r1, r6
 8001fec:	f7ff fb2a 	bl	8001644 <mavlink_update_checksum>
                status->parse_state = MAVLINK_PARSE_STATE_GOT_COMPID;
 8001ff0:	2308      	movs	r3, #8
 8001ff2:	e7d3      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		rxmsg->msgid = c;
 8001ff4:	2300      	movs	r3, #0
		mavlink_update_checksum(rxmsg, c);
 8001ff6:	4631      	mov	r1, r6
 8001ff8:	4856      	ldr	r0, [pc, #344]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->msgid = c;
 8001ffa:	72ab      	strb	r3, [r5, #10]
 8001ffc:	72eb      	strb	r3, [r5, #11]
 8001ffe:	726e      	strb	r6, [r5, #9]
		mavlink_update_checksum(rxmsg, c);
 8002000:	f7ff fb20 	bl	8001644 <mavlink_update_checksum>
		if (status->flags & MAVLINK_STATUS_FLAG_IN_MAVLINK1) {
 8002004:	7b23      	ldrb	r3, [r4, #12]
 8002006:	07d9      	lsls	r1, r3, #31
 8002008:	d504      	bpl.n	8002014 <HAL_UARTEx_RxEventCallback+0x190>
			if(rxmsg->len > 0) {
 800200a:	78eb      	ldrb	r3, [r5, #3]
 800200c:	2b00      	cmp	r3, #0
 800200e:	d03a      	beq.n	8002086 <HAL_UARTEx_RxEventCallback+0x202>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID3;
 8002010:	230b      	movs	r3, #11
 8002012:	e7c3      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
			status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID1;
 8002014:	2309      	movs	r3, #9
 8002016:	e7c1      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		rxmsg->msgid |= c<<8;
 8002018:	7aaa      	ldrb	r2, [r5, #10]
 800201a:	7a6b      	ldrb	r3, [r5, #9]
		mavlink_update_checksum(rxmsg, c);
 800201c:	484d      	ldr	r0, [pc, #308]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->msgid |= c<<8;
 800201e:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 8002022:	7aea      	ldrb	r2, [r5, #11]
 8002024:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002028:	ea43 2206 	orr.w	r2, r3, r6, lsl #8
 800202c:	726b      	strb	r3, [r5, #9]
		mavlink_update_checksum(rxmsg, c);
 800202e:	4631      	mov	r1, r6
		rxmsg->msgid |= c<<8;
 8002030:	f3c2 2307 	ubfx	r3, r2, #8, #8
 8002034:	0c12      	lsrs	r2, r2, #16
 8002036:	72ab      	strb	r3, [r5, #10]
 8002038:	72ea      	strb	r2, [r5, #11]
		mavlink_update_checksum(rxmsg, c);
 800203a:	f7ff fb03 	bl	8001644 <mavlink_update_checksum>
		status->parse_state = MAVLINK_PARSE_STATE_GOT_MSGID2;
 800203e:	230a      	movs	r3, #10
 8002040:	e7ac      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8002042:	7aaa      	ldrb	r2, [r5, #10]
 8002044:	7a6b      	ldrb	r3, [r5, #9]
		mavlink_update_checksum(rxmsg, c);
 8002046:	4843      	ldr	r0, [pc, #268]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8002048:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 800204c:	7aea      	ldrb	r2, [r5, #11]
 800204e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8002052:	ea43 4206 	orr.w	r2, r3, r6, lsl #16
 8002056:	726b      	strb	r3, [r5, #9]
 8002058:	f3c3 2307 	ubfx	r3, r3, #8, #8
 800205c:	72ab      	strb	r3, [r5, #10]
		mavlink_update_checksum(rxmsg, c);
 800205e:	4631      	mov	r1, r6
		rxmsg->msgid |= ((uint32_t)c)<<16;
 8002060:	0c13      	lsrs	r3, r2, #16
 8002062:	72eb      	strb	r3, [r5, #11]
		mavlink_update_checksum(rxmsg, c);
 8002064:	f7ff faee 	bl	8001644 <mavlink_update_checksum>
		if(rxmsg->len > 0){
 8002068:	e7cf      	b.n	800200a <HAL_UARTEx_RxEventCallback+0x186>
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 800206a:	7923      	ldrb	r3, [r4, #4]
		mavlink_update_checksum(rxmsg, c);
 800206c:	4839      	ldr	r0, [pc, #228]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
		_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx++] = (char)c;
 800206e:	1c5a      	adds	r2, r3, #1
 8002070:	442b      	add	r3, r5
 8002072:	7122      	strb	r2, [r4, #4]
 8002074:	731e      	strb	r6, [r3, #12]
		mavlink_update_checksum(rxmsg, c);
 8002076:	4631      	mov	r1, r6
 8002078:	f7ff fae4 	bl	8001644 <mavlink_update_checksum>
		if (status->packet_idx == rxmsg->len)
 800207c:	7922      	ldrb	r2, [r4, #4]
 800207e:	78eb      	ldrb	r3, [r5, #3]
 8002080:	429a      	cmp	r2, r3
 8002082:	f47f af3a 	bne.w	8001efa <HAL_UARTEx_RxEventCallback+0x76>
				status->parse_state = MAVLINK_PARSE_STATE_GOT_PAYLOAD;
 8002086:	230c      	movs	r3, #12
 8002088:	e788      	b.n	8001f9c <HAL_UARTEx_RxEventCallback+0x118>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 800208a:	7aab      	ldrb	r3, [r5, #10]
 800208c:	7a69      	ldrb	r1, [r5, #9]
            if (msgid < mavlink_message_crcs[mid].msgid) {
 800208e:	f8df c0cc 	ldr.w	ip, [pc, #204]	; 800215c <HAL_UARTEx_RxEventCallback+0x2d8>
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 8002092:	ea41 2103 	orr.w	r1, r1, r3, lsl #8
 8002096:	7aeb      	ldrb	r3, [r5, #11]
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 8002098:	20da      	movs	r0, #218	; 0xda
		const mavlink_msg_entry_t *e = mavlink_get_msg_entry(rxmsg->msgid);
 800209a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
            if (msgid < mavlink_message_crcs[mid].msgid) {
 800209e:	f04f 0e0c 	mov.w	lr, #12
        uint32_t low=0, high=sizeof(mavlink_message_crcs)/sizeof(mavlink_message_crcs[0]) - 1;
 80020a2:	2300      	movs	r3, #0
            uint32_t mid = (low+1+high)/2;
 80020a4:	181a      	adds	r2, r3, r0
 80020a6:	3201      	adds	r2, #1
 80020a8:	0852      	lsrs	r2, r2, #1
            if (msgid < mavlink_message_crcs[mid].msgid) {
 80020aa:	fb0e f902 	mul.w	r9, lr, r2
 80020ae:	f85c 9009 	ldr.w	r9, [ip, r9]
 80020b2:	4549      	cmp	r1, r9
 80020b4:	d22c      	bcs.n	8002110 <HAL_UARTEx_RxEventCallback+0x28c>
                high = mid-1;
 80020b6:	1e50      	subs	r0, r2, #1
        while (low < high) {
 80020b8:	4298      	cmp	r0, r3
 80020ba:	d8f3      	bhi.n	80020a4 <HAL_UARTEx_RxEventCallback+0x220>
        if (mavlink_message_crcs[low].msgid != msgid) {
 80020bc:	220c      	movs	r2, #12
 80020be:	4353      	muls	r3, r2
 80020c0:	eb0c 0903 	add.w	r9, ip, r3
 80020c4:	f85c 3003 	ldr.w	r3, [ip, r3]
		mavlink_update_checksum(rxmsg, crc_extra);
 80020c8:	4822      	ldr	r0, [pc, #136]	; (8002154 <HAL_UARTEx_RxEventCallback+0x2d0>)
        if (mavlink_message_crcs[low].msgid != msgid) {
 80020ca:	4299      	cmp	r1, r3
            return NULL;
 80020cc:	bf16      	itet	ne
 80020ce:	f04f 0900 	movne.w	r9, #0
		uint8_t crc_extra = e?e->crc_extra:0;
 80020d2:	f899 1004 	ldrbeq.w	r1, [r9, #4]
 80020d6:	4649      	movne	r1, r9
		mavlink_update_checksum(rxmsg, crc_extra);
 80020d8:	f7ff fab4 	bl	8001644 <mavlink_update_checksum>
		if (c != (rxmsg->checksum & 0xFF)) {
 80020dc:	882b      	ldrh	r3, [r5, #0]
                rxmsg->ck[0] = c;
 80020de:	f885 6114 	strb.w	r6, [r5, #276]	; 0x114
		if (c != (rxmsg->checksum & 0xFF)) {
 80020e2:	b2db      	uxtb	r3, r3
			status->parse_state = MAVLINK_PARSE_STATE_GOT_CRC1;
 80020e4:	429e      	cmp	r6, r3
 80020e6:	bf14      	ite	ne
 80020e8:	230e      	movne	r3, #14
 80020ea:	230d      	moveq	r3, #13
 80020ec:	70e3      	strb	r3, [r4, #3]
                if (e && status->packet_idx < e->max_msg_len) {
 80020ee:	f1b9 0f00 	cmp.w	r9, #0
 80020f2:	f43f af02 	beq.w	8001efa <HAL_UARTEx_RxEventCallback+0x76>
 80020f6:	7923      	ldrb	r3, [r4, #4]
 80020f8:	f899 2006 	ldrb.w	r2, [r9, #6]
 80020fc:	429a      	cmp	r2, r3
 80020fe:	f67f aefc 	bls.w	8001efa <HAL_UARTEx_RxEventCallback+0x76>
                        memset(&_MAV_PAYLOAD_NON_CONST(rxmsg)[status->packet_idx], 0, e->max_msg_len - status->packet_idx);
 8002102:	4815      	ldr	r0, [pc, #84]	; (8002158 <HAL_UARTEx_RxEventCallback+0x2d4>)
 8002104:	1ad2      	subs	r2, r2, r3
 8002106:	2100      	movs	r1, #0
 8002108:	4418      	add	r0, r3
 800210a:	f009 f83d 	bl	800b188 <memset>
 800210e:	e6f4      	b.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
                low = mid;
 8002110:	4613      	mov	r3, r2
            if (msgid > mavlink_message_crcs[mid].msgid) {
 8002112:	d9d3      	bls.n	80020bc <HAL_UARTEx_RxEventCallback+0x238>
 8002114:	e7d0      	b.n	80020b8 <HAL_UARTEx_RxEventCallback+0x234>
		if (status->parse_state == MAVLINK_PARSE_STATE_GOT_BAD_CRC1 || c != (rxmsg->checksum >> 8)) {
 8002116:	2b0e      	cmp	r3, #14
 8002118:	d016      	beq.n	8002148 <HAL_UARTEx_RxEventCallback+0x2c4>
 800211a:	882b      	ldrh	r3, [r5, #0]
			status->msg_received = MAVLINK_FRAMING_OK;
 800211c:	ebb6 2f13 	cmp.w	r6, r3, lsr #8
 8002120:	bf14      	ite	ne
 8002122:	2302      	movne	r3, #2
 8002124:	2301      	moveq	r3, #1
		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 8002126:	792a      	ldrb	r2, [r5, #4]
 8002128:	7023      	strb	r3, [r4, #0]
 800212a:	07d2      	lsls	r2, r2, #31
		rxmsg->ck[1] = c;
 800212c:	f885 6115 	strb.w	r6, [r5, #277]	; 0x115
		if (rxmsg->incompat_flags & MAVLINK_IFLAG_SIGNED) {
 8002130:	d516      	bpl.n	8002160 <HAL_UARTEx_RxEventCallback+0x2dc>
			status->parse_state = MAVLINK_PARSE_STATE_SIGNATURE_WAIT;
 8002132:	220f      	movs	r2, #15
 8002134:	70e2      	strb	r2, [r4, #3]
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8002136:	2b02      	cmp	r3, #2
			status->signature_wait = MAVLINK_SIGNATURE_BLOCK_LEN;
 8002138:	f04f 020d 	mov.w	r2, #13
 800213c:	7362      	strb	r2, [r4, #13]
			if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 800213e:	f43f aedc 	beq.w	8001efa <HAL_UARTEx_RxEventCallback+0x76>
				status->msg_received = MAVLINK_FRAMING_INCOMPLETE;
 8002142:	f884 8000 	strb.w	r8, [r4]
 8002146:	e6d8      	b.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
			status->msg_received = MAVLINK_FRAMING_BAD_CRC;
 8002148:	2302      	movs	r3, #2
 800214a:	e7ec      	b.n	8002126 <HAL_UARTEx_RxEventCallback+0x2a2>
 800214c:	20000374 	.word	0x20000374
 8002150:	20000804 	.word	0x20000804
 8002154:	20000378 	.word	0x20000378
 8002158:	20000384 	.word	0x20000384
 800215c:	0800de80 	.word	0x0800de80
			if (status->signing &&
 8002160:	6923      	ldr	r3, [r4, #16]
 8002162:	b12b      	cbz	r3, 8002170 <HAL_UARTEx_RxEventCallback+0x2ec>
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002164:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			if (status->signing &&
 8002166:	b96a      	cbnz	r2, 8002184 <HAL_UARTEx_RxEventCallback+0x300>
				if (status->msg_received != MAVLINK_FRAMING_BAD_CRC) {
 8002168:	7823      	ldrb	r3, [r4, #0]
 800216a:	2b02      	cmp	r3, #2
 800216c:	f040 80ec 	bne.w	8002348 <HAL_UARTEx_RxEventCallback+0x4c4>
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002170:	2301      	movs	r3, #1
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8002172:	4995      	ldr	r1, [pc, #596]	; (80023c8 <HAL_UARTEx_RxEventCallback+0x544>)
			status->parse_state = MAVLINK_PARSE_STATE_IDLE;
 8002174:	70e3      	strb	r3, [r4, #3]
				memcpy(r_message, rxmsg, sizeof(mavlink_message_t));
 8002176:	f240 1223 	movw	r2, #291	; 0x123
 800217a:	f107 0010 	add.w	r0, r7, #16
 800217e:	f008 fff5 	bl	800b16c <memcpy>
 8002182:	e6ba      	b.n	8001efa <HAL_UARTEx_RxEventCallback+0x76>
			   	 !status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8002184:	7aa9      	ldrb	r1, [r5, #10]
 8002186:	7a6b      	ldrb	r3, [r5, #9]
 8002188:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800218c:	7ae9      	ldrb	r1, [r5, #11]
 800218e:	4620      	mov	r0, r4
 8002190:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002194:	4790      	blx	r2
			   	(status->signing->accept_unsigned_callback == NULL ||
 8002196:	2800      	cmp	r0, #0
 8002198:	d1ea      	bne.n	8002170 <HAL_UARTEx_RxEventCallback+0x2ec>
 800219a:	e7e5      	b.n	8002168 <HAL_UARTEx_RxEventCallback+0x2e4>
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 800219c:	7b63      	ldrb	r3, [r4, #13]
 800219e:	1aea      	subs	r2, r5, r3
		status->signature_wait--;
 80021a0:	3b01      	subs	r3, #1
 80021a2:	b2db      	uxtb	r3, r3
		rxmsg->signature[MAVLINK_SIGNATURE_BLOCK_LEN-status->signature_wait] = c;
 80021a4:	f882 6123 	strb.w	r6, [r2, #291]	; 0x123
		status->signature_wait--;
 80021a8:	7363      	strb	r3, [r4, #13]
		if (status->signature_wait == 0) {
 80021aa:	2b00      	cmp	r3, #0
 80021ac:	f47f aea5 	bne.w	8001efa <HAL_UARTEx_RxEventCallback+0x76>
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 80021b0:	f8d4 a010 	ldr.w	sl, [r4, #16]
	if (signing == NULL) {
 80021b4:	f1ba 0f00 	cmp.w	sl, #0
 80021b8:	f000 809f 	beq.w	80022fa <HAL_UARTEx_RxEventCallback+0x476>
    m->sz[1] = 0;
 80021bc:	e9cd 334f 	strd	r3, r3, [sp, #316]	; 0x13c
    m->counter[1] = 0xbb67ae85;
 80021c0:	4a82      	ldr	r2, [pc, #520]	; (80023cc <HAL_UARTEx_RxEventCallback+0x548>)
 80021c2:	4b83      	ldr	r3, [pc, #524]	; (80023d0 <HAL_UARTEx_RxEventCallback+0x54c>)
    m->counter[3] = 0xa54ff53a;
 80021c4:	4983      	ldr	r1, [pc, #524]	; (80023d4 <HAL_UARTEx_RxEventCallback+0x550>)
    m->counter[5] = 0x9b05688c;
 80021c6:	4884      	ldr	r0, [pc, #528]	; (80023d8 <HAL_UARTEx_RxEventCallback+0x554>)
			bool sig_ok = mavlink_signature_check(status->signing, status->signing_streams, rxmsg);
 80021c8:	f8d4 9014 	ldr.w	r9, [r4, #20]
    m->counter[1] = 0xbb67ae85;
 80021cc:	e9cd 2351 	strd	r2, r3, [sp, #324]	; 0x144
    m->counter[3] = 0xa54ff53a;
 80021d0:	4b82      	ldr	r3, [pc, #520]	; (80023dc <HAL_UARTEx_RxEventCallback+0x558>)
 80021d2:	e9cd 1353 	strd	r1, r3, [sp, #332]	; 0x14c
    m->counter[5] = 0x9b05688c;
 80021d6:	4b82      	ldr	r3, [pc, #520]	; (80023e0 <HAL_UARTEx_RxEventCallback+0x55c>)
 80021d8:	e9cd 0355 	strd	r0, r3, [sp, #340]	; 0x154
    m->counter[6] = 0x1f83d9ab;
 80021dc:	4b81      	ldr	r3, [pc, #516]	; (80023e4 <HAL_UARTEx_RxEventCallback+0x560>)
 80021de:	9357      	str	r3, [sp, #348]	; 0x15c
    m->counter[7] = 0x5be0cd19;
 80021e0:	f103 5374 	add.w	r3, r3, #1023410176	; 0x3d000000
 80021e4:	f5a3 0323 	sub.w	r3, r3, #10682368	; 0xa30000
 80021e8:	f6a3 4392 	subw	r3, r3, #3218	; 0xc92
	mavlink_sha256_update(&ctx, signing->secret_key, sizeof(signing->secret_key));
 80021ec:	2220      	movs	r2, #32
 80021ee:	f10a 0110 	add.w	r1, sl, #16
 80021f2:	a84f      	add	r0, sp, #316	; 0x13c
 80021f4:	9358      	str	r3, [sp, #352]	; 0x160
 80021f6:	f7ff fa37 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, p, MAVLINK_NUM_HEADER_BYTES);
 80021fa:	497b      	ldr	r1, [pc, #492]	; (80023e8 <HAL_UARTEx_RxEventCallback+0x564>)
 80021fc:	220a      	movs	r2, #10
 80021fe:	a84f      	add	r0, sp, #316	; 0x13c
 8002200:	f7ff fa32 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, _MAV_PAYLOAD(msg), msg->len);
 8002204:	78ea      	ldrb	r2, [r5, #3]
 8002206:	4979      	ldr	r1, [pc, #484]	; (80023ec <HAL_UARTEx_RxEventCallback+0x568>)
 8002208:	a84f      	add	r0, sp, #316	; 0x13c
 800220a:	f7ff fa2d 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, msg->ck, 2);
 800220e:	4978      	ldr	r1, [pc, #480]	; (80023f0 <HAL_UARTEx_RxEventCallback+0x56c>)
 8002210:	2202      	movs	r2, #2
 8002212:	a84f      	add	r0, sp, #316	; 0x13c
 8002214:	f7ff fa28 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_update(&ctx, psig, 1+6);
 8002218:	2207      	movs	r2, #7
 800221a:	4976      	ldr	r1, [pc, #472]	; (80023f4 <HAL_UARTEx_RxEventCallback+0x570>)
 800221c:	a84f      	add	r0, sp, #316	; 0x13c
 800221e:	f7ff fa23 	bl	8001668 <mavlink_sha256_update>
	mavlink_sha256_final_48(&ctx, signature);
 8002222:	a948      	add	r1, sp, #288	; 0x120
 8002224:	a84f      	add	r0, sp, #316	; 0x13c
 8002226:	f7ff faff 	bl	8001828 <mavlink_sha256_final_48>
	if (memcmp(signature, incoming_signature, 6) != 0) {
 800222a:	4973      	ldr	r1, [pc, #460]	; (80023f8 <HAL_UARTEx_RxEventCallback+0x574>)
 800222c:	2206      	movs	r2, #6
 800222e:	a848      	add	r0, sp, #288	; 0x120
 8002230:	f008 ff8c 	bl	800b14c <memcmp>
 8002234:	4603      	mov	r3, r0
 8002236:	2800      	cmp	r0, #0
 8002238:	d178      	bne.n	800232c <HAL_UARTEx_RxEventCallback+0x4a8>
	memcpy(tstamp.t8, psig+1, 6);
 800223a:	f8df c1c4 	ldr.w	ip, [pc, #452]	; 8002400 <HAL_UARTEx_RxEventCallback+0x57c>
	uint8_t link_id = psig[0];
 800223e:	f895 b116 	ldrb.w	fp, [r5, #278]	; 0x116
	memcpy(tstamp.t8, psig+1, 6);
 8002242:	f8bc 2004 	ldrh.w	r2, [ip, #4]
	tstamp.t64 = 0;
 8002246:	2000      	movs	r0, #0
 8002248:	2100      	movs	r1, #0
 800224a:	e9cd 014a 	strd	r0, r1, [sp, #296]	; 0x128
	memcpy(tstamp.t8, psig+1, 6);
 800224e:	f8dc 0000 	ldr.w	r0, [ip]
 8002252:	904a      	str	r0, [sp, #296]	; 0x128
 8002254:	f8ad 212c 	strh.w	r2, [sp, #300]	; 0x12c
	if (signing_streams == NULL) {
 8002258:	f1b9 0f00 	cmp.w	r9, #0
 800225c:	d066      	beq.n	800232c <HAL_UARTEx_RxEventCallback+0x4a8>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 800225e:	79ea      	ldrb	r2, [r5, #7]
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8002260:	f8b9 e000 	ldrh.w	lr, [r9]
		    msg->compid == signing_streams->stream[i].compid &&
 8002264:	7a28      	ldrb	r0, [r5, #8]
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8002266:	9247      	str	r2, [sp, #284]	; 0x11c
		    msg->compid == signing_streams->stream[i].compid &&
 8002268:	9346      	str	r3, [sp, #280]	; 0x118
 800226a:	464a      	mov	r2, r9
 800226c:	f8bd 1118 	ldrh.w	r1, [sp, #280]	; 0x118
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8002270:	458e      	cmp	lr, r1
 8002272:	d90e      	bls.n	8002292 <HAL_UARTEx_RxEventCallback+0x40e>
		if (msg->sysid == signing_streams->stream[i].sysid &&
 8002274:	78d1      	ldrb	r1, [r2, #3]
 8002276:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 8002278:	4299      	cmp	r1, r3
 800227a:	d105      	bne.n	8002288 <HAL_UARTEx_RxEventCallback+0x404>
 800227c:	7911      	ldrb	r1, [r2, #4]
 800227e:	4281      	cmp	r1, r0
 8002280:	d102      	bne.n	8002288 <HAL_UARTEx_RxEventCallback+0x404>
		    msg->compid == signing_streams->stream[i].compid &&
 8002282:	7891      	ldrb	r1, [r2, #2]
 8002284:	4559      	cmp	r1, fp
 8002286:	d03a      	beq.n	80022fe <HAL_UARTEx_RxEventCallback+0x47a>
	for (i=0; i<signing_streams->num_signing_streams; i++) {
 8002288:	9b46      	ldr	r3, [sp, #280]	; 0x118
 800228a:	3301      	adds	r3, #1
 800228c:	9346      	str	r3, [sp, #280]	; 0x118
 800228e:	3209      	adds	r2, #9
 8002290:	e7ec      	b.n	800226c <HAL_UARTEx_RxEventCallback+0x3e8>
	if (i == signing_streams->num_signing_streams) {
 8002292:	d134      	bne.n	80022fe <HAL_UARTEx_RxEventCallback+0x47a>
		if (signing_streams->num_signing_streams >= MAVLINK_MAX_SIGNING_STREAMS) {
 8002294:	f1be 0f0f 	cmp.w	lr, #15
 8002298:	d848      	bhi.n	800232c <HAL_UARTEx_RxEventCallback+0x4a8>
		if (tstamp.t64 + 6000*1000UL < signing->timestamp) {
 800229a:	e9dd 214a 	ldrd	r2, r1, [sp, #296]	; 0x128
 800229e:	4857      	ldr	r0, [pc, #348]	; (80023fc <HAL_UARTEx_RxEventCallback+0x578>)
 80022a0:	1810      	adds	r0, r2, r0
 80022a2:	e9da 3202 	ldrd	r3, r2, [sl, #8]
 80022a6:	f141 0100 	adc.w	r1, r1, #0
 80022aa:	4298      	cmp	r0, r3
 80022ac:	eb71 0302 	sbcs.w	r3, r1, r2
 80022b0:	d33c      	bcc.n	800232c <HAL_UARTEx_RxEventCallback+0x4a8>
		signing_streams->stream[i].sysid = msg->sysid;
 80022b2:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80022b4:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 80022b8:	444a      	add	r2, r9
 80022ba:	9b47      	ldr	r3, [sp, #284]	; 0x11c
 80022bc:	70d3      	strb	r3, [r2, #3]
		signing_streams->stream[i].compid = msg->compid;
 80022be:	7a29      	ldrb	r1, [r5, #8]
 80022c0:	7111      	strb	r1, [r2, #4]
		signing_streams->num_signing_streams++;
 80022c2:	f10e 0e01 	add.w	lr, lr, #1
		signing_streams->stream[i].link_id = link_id;
 80022c6:	f882 b002 	strb.w	fp, [r2, #2]
		signing_streams->num_signing_streams++;
 80022ca:	f8a9 e000 	strh.w	lr, [r9]
	memcpy(signing_streams->stream[i].timestamp_bytes, psig+1, 6);
 80022ce:	9b46      	ldr	r3, [sp, #280]	; 0x118
 80022d0:	f8dc 1000 	ldr.w	r1, [ip]
 80022d4:	eb03 03c3 	add.w	r3, r3, r3, lsl #3
 80022d8:	3305      	adds	r3, #5
 80022da:	eb09 0203 	add.w	r2, r9, r3
 80022de:	f849 1003 	str.w	r1, [r9, r3]
 80022e2:	f8bc 3004 	ldrh.w	r3, [ip, #4]
 80022e6:	8093      	strh	r3, [r2, #4]
	if (tstamp.t64 > signing->timestamp) {
 80022e8:	e9da 1202 	ldrd	r1, r2, [sl, #8]
 80022ec:	e9dd 034a 	ldrd	r0, r3, [sp, #296]	; 0x128
 80022f0:	4281      	cmp	r1, r0
 80022f2:	419a      	sbcs	r2, r3
 80022f4:	d201      	bcs.n	80022fa <HAL_UARTEx_RxEventCallback+0x476>
		signing->timestamp = tstamp.t64;
 80022f6:	e9ca 0302 	strd	r0, r3, [sl, #8]
				status->msg_received = MAVLINK_FRAMING_OK;
 80022fa:	2301      	movs	r3, #1
 80022fc:	e025      	b.n	800234a <HAL_UARTEx_RxEventCallback+0x4c6>
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 80022fe:	9b46      	ldr	r3, [sp, #280]	; 0x118
 8002300:	eb03 02c3 	add.w	r2, r3, r3, lsl #3
 8002304:	3205      	adds	r2, #5
		last_tstamp.t64 = 0;
 8002306:	2000      	movs	r0, #0
 8002308:	2100      	movs	r1, #0
 800230a:	e9cd 014c 	strd	r0, r1, [sp, #304]	; 0x130
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 800230e:	eb09 0102 	add.w	r1, r9, r2
 8002312:	f859 0002 	ldr.w	r0, [r9, r2]
 8002316:	888a      	ldrh	r2, [r1, #4]
 8002318:	f8ad 2134 	strh.w	r2, [sp, #308]	; 0x134
		if (tstamp.t64 <= last_tstamp.t64) {
 800231c:	e9dd 314a 	ldrd	r3, r1, [sp, #296]	; 0x128
 8002320:	9a4d      	ldr	r2, [sp, #308]	; 0x134
		memcpy(last_tstamp.t8, signing_streams->stream[i].timestamp_bytes, 6);
 8002322:	904c      	str	r0, [sp, #304]	; 0x130
		if (tstamp.t64 <= last_tstamp.t64) {
 8002324:	4298      	cmp	r0, r3
 8002326:	eb72 0301 	sbcs.w	r3, r2, r1
 800232a:	d3d0      	bcc.n	80022ce <HAL_UARTEx_RxEventCallback+0x44a>
			   	(status->signing->accept_unsigned_callback &&
 800232c:	6923      	ldr	r3, [r4, #16]
 800232e:	6b1a      	ldr	r2, [r3, #48]	; 0x30
			if (!sig_ok &&
 8002330:	b152      	cbz	r2, 8002348 <HAL_UARTEx_RxEventCallback+0x4c4>
			   	 status->signing->accept_unsigned_callback(status, rxmsg->msgid))) {
 8002332:	7aa9      	ldrb	r1, [r5, #10]
 8002334:	7a6b      	ldrb	r3, [r5, #9]
 8002336:	ea43 2301 	orr.w	r3, r3, r1, lsl #8
 800233a:	7ae9      	ldrb	r1, [r5, #11]
 800233c:	4620      	mov	r0, r4
 800233e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8002342:	4790      	blx	r2
			   	(status->signing->accept_unsigned_callback &&
 8002344:	2800      	cmp	r0, #0
 8002346:	d1d8      	bne.n	80022fa <HAL_UARTEx_RxEventCallback+0x476>
				status->msg_received = MAVLINK_FRAMING_BAD_SIGNATURE;
 8002348:	2303      	movs	r3, #3
 800234a:	7023      	strb	r3, [r4, #0]
 800234c:	e710      	b.n	8002170 <HAL_UARTEx_RxEventCallback+0x2ec>
    if (msg_received == MAVLINK_FRAMING_BAD_CRC ||
 800234e:	2a03      	cmp	r2, #3
 8002350:	f43f adfa 	beq.w	8001f48 <HAL_UARTEx_RxEventCallback+0xc4>
 8002354:	2a00      	cmp	r2, #0
 8002356:	f43f ad9e 	beq.w	8001e96 <HAL_UARTEx_RxEventCallback+0x12>
  instance->_mavlink_received_header.magic = instance->_mavlinkReceived.magic;
 800235a:	7cbb      	ldrb	r3, [r7, #18]
 800235c:	f887 3788 	strb.w	r3, [r7, #1928]	; 0x788
  instance->_mavlink_received_header.compid = instance->_mavlinkReceived.compid;
 8002360:	7e3b      	ldrb	r3, [r7, #24]
 8002362:	f887 378e 	strb.w	r3, [r7, #1934]	; 0x78e
  instance->_mavlink_received_header.msgid = instance->_mavlinkReceived.msgid;
 8002366:	69bb      	ldr	r3, [r7, #24]
  instance->_mavlink_received_header.incompat_flags = instance->_mavlinkReceived.incompat_flags;
 8002368:	8aba      	ldrh	r2, [r7, #20]
 800236a:	f8a7 278a 	strh.w	r2, [r7, #1930]	; 0x78a
  instance->_mavlink_received_header.msgid = instance->_mavlinkReceived.msgid;
 800236e:	f3c3 2317 	ubfx	r3, r3, #8, #24
  instance->_mavlink_received_header.seq = instance->_mavlinkReceived.seq;
 8002372:	8afa      	ldrh	r2, [r7, #22]
 8002374:	f8a7 278c 	strh.w	r2, [r7, #1932]	; 0x78c
  instance->_mavlink_received_header.msgid = instance->_mavlinkReceived.msgid;
 8002378:	f8c7 3790 	str.w	r3, [r7, #1936]	; 0x790
  instance->_mavlink_received_header.len = instance->_mavlinkReceived.len;
 800237c:	f887 1789 	strb.w	r1, [r7, #1929]	; 0x789
  instance->readFlightTime(instance->_mavlinkReceived);
 8002380:	f240 1217 	movw	r2, #279	; 0x117
 8002384:	f107 011c 	add.w	r1, r7, #28
 8002388:	f107 0410 	add.w	r4, r7, #16
 800238c:	4668      	mov	r0, sp
 800238e:	f008 feed 	bl	800b16c <memcpy>
 8002392:	e894 000e 	ldmia.w	r4, {r1, r2, r3}
 8002396:	4638      	mov	r0, r7
 8002398:	f7ff fd48 	bl	8001e2c <_ZN14MavlinkControl14readFlightTimeE17__mavlink_message>
  instance->decodeHeartbeat(instance->_mavlinkReceived);
 800239c:	f240 1223 	movw	r2, #291	; 0x123
 80023a0:	4621      	mov	r1, r4
 80023a2:	a84f      	add	r0, sp, #316	; 0x13c
 80023a4:	f008 fee2 	bl	800b16c <memcpy>
	if(receivedMessage.msgid == MAVLINK_MSG_ID_HEARTBEAT){
 80023a8:	9b51      	ldr	r3, [sp, #324]	; 0x144
 80023aa:	0a1b      	lsrs	r3, r3, #8
 80023ac:	d104      	bne.n	80023b8 <HAL_UARTEx_RxEventCallback+0x534>
		mavlink_msg_heartbeat_decode(&receivedMessage, &_received_heartbeat);
 80023ae:	f207 7194 	addw	r1, r7, #1940	; 0x794
 80023b2:	a84f      	add	r0, sp, #316	; 0x13c
 80023b4:	f7ff fad1 	bl	800195a <mavlink_msg_heartbeat_decode>
  instance->_bufferIndex = 0;
 80023b8:	2300      	movs	r3, #0
 80023ba:	f8c7 3548 	str.w	r3, [r7, #1352]	; 0x548
}
 80023be:	f50d 7d19 	add.w	sp, sp, #612	; 0x264
 80023c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80023c6:	bf00      	nop
 80023c8:	20000378 	.word	0x20000378
 80023cc:	6a09e667 	.word	0x6a09e667
 80023d0:	bb67ae85 	.word	0xbb67ae85
 80023d4:	3c6ef372 	.word	0x3c6ef372
 80023d8:	510e527f 	.word	0x510e527f
 80023dc:	a54ff53a 	.word	0xa54ff53a
 80023e0:	9b05688c 	.word	0x9b05688c
 80023e4:	1f83d9ab 	.word	0x1f83d9ab
 80023e8:	2000037a 	.word	0x2000037a
 80023ec:	20000384 	.word	0x20000384
 80023f0:	2000048c 	.word	0x2000048c
 80023f4:	2000048e 	.word	0x2000048e
 80023f8:	20000495 	.word	0x20000495
 80023fc:	005b8d80 	.word	0x005b8d80
 8002400:	2000048f 	.word	0x2000048f

08002404 <_ZN14MavlinkControl11sendBatteryEv>:
	 HAL_UART_Transmit_DMA(_huart_mavlink, _bufferPackedforUart, _TX_bufferLength);


}

void MavlinkControl::sendBattery(void){
 8002404:	b5f0      	push	{r4, r5, r6, r7, lr}
 8002406:	ed2d 8b02 	vpush	{d8}
 800240a:	4604      	mov	r4, r0
 800240c:	b089      	sub	sp, #36	; 0x24
	float fluidPosition = _convertor->get_fluidPosition();
 800240e:	6880      	ldr	r0, [r0, #8]
 8002410:	f7fe ff92 	bl	8001338 <_ZN9Convertor17get_fluidPositionEv>
 8002414:	ee07 0a90 	vmov	s15, r0
 8002418:	eef8 7ae7 	vcvt.f32.s32	s15, s15
	float fluidPercentage = fluidPosition / 10;
 800241c:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8002420:	ee87 8a87 	vdiv.f32	s16, s15, s14
	int16_t fluidAmount = _convertor->get_fluidAmount();
 8002424:	68a0      	ldr	r0, [r4, #8]
 8002426:	f7fe ffef 	bl	8001408 <_ZN9Convertor15get_fluidAmountEv>


	_mavlink_battery.battery_remaining = (uint8_t)fluidPercentage;
	_mavlink_battery.energy_consumed = (int)(_convertor->_fluidAmount * 10);
 800242a:	68a2      	ldr	r2, [r4, #8]

	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 800242c:	f894 c3bc 	ldrb.w	ip, [r4, #956]	; 0x3bc
	_mavlink_battery.energy_consumed = (int)(_convertor->_fluidAmount * 10);
 8002430:	210a      	movs	r1, #10
	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 8002432:	f204 1733 	addw	r7, r4, #307	; 0x133
    packet.alt = alt;
    packet.climb = climb;
    packet.heading = heading;
    packet.throttle = throttle;

        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_VFR_HUD_LEN);
 8002436:	ae03      	add	r6, sp, #12
 8002438:	f10d 0e1c 	add.w	lr, sp, #28
	_mavlink_battery.battery_remaining = (uint8_t)fluidPercentage;
 800243c:	eefc 7ac8 	vcvt.u32.f32	s15, s16
 8002440:	ee17 3a90 	vmov	r3, s15
 8002444:	f884 33ef 	strb.w	r3, [r4, #1007]	; 0x3ef
	_mavlink_battery.energy_consumed = (int)(_convertor->_fluidAmount * 10);
 8002448:	8cd2      	ldrh	r2, [r2, #38]	; 0x26
	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 800244a:	f8ad 301e 	strh.w	r3, [sp, #30]
 800244e:	ee07 0a90 	vmov	s15, r0
	_mavlink_battery.energy_consumed = (int)(_convertor->_fluidAmount * 10);
 8002452:	434a      	muls	r2, r1
	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 8002454:	eef8 7ae7 	vcvt.f32.s32	s15, s15
    packet.airspeed = airspeed;
 8002458:	2100      	movs	r1, #0
	_mavlink_battery.energy_consumed = (int)(_convertor->_fluidAmount * 10);
 800245a:	f8c4 23d0 	str.w	r2, [r4, #976]	; 0x3d0
 800245e:	9103      	str	r1, [sp, #12]
    packet.groundspeed = groundspeed;
 8002460:	9104      	str	r1, [sp, #16]
    packet.alt = alt;
 8002462:	9105      	str	r1, [sp, #20]
	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 8002464:	f894 23bd 	ldrb.w	r2, [r4, #957]	; 0x3bd
 8002468:	edcd 7a06 	vstr	s15, [sp, #24]
    packet.heading = heading;
 800246c:	2100      	movs	r1, #0
 800246e:	f8ad 101c 	strh.w	r1, [sp, #28]
        memcpy(_MAV_PAYLOAD_NON_CONST(msg), &packet, MAVLINK_MSG_ID_VFR_HUD_LEN);
 8002472:	f204 133f 	addw	r3, r4, #319	; 0x13f
 8002476:	4635      	mov	r5, r6
 8002478:	cd03      	ldmia	r5!, {r0, r1}
 800247a:	4575      	cmp	r5, lr
 800247c:	6018      	str	r0, [r3, #0]
 800247e:	6059      	str	r1, [r3, #4]
 8002480:	462e      	mov	r6, r5
 8002482:	f103 0308 	add.w	r3, r3, #8
 8002486:	d1f6      	bne.n	8002476 <_ZN14MavlinkControl11sendBatteryEv+0x72>
 8002488:	6828      	ldr	r0, [r5, #0]
 800248a:	6018      	str	r0, [r3, #0]
#endif

    msg->msgid = MAVLINK_MSG_ID_VFR_HUD;
 800248c:	2300      	movs	r3, #0
 800248e:	f884 313d 	strb.w	r3, [r4, #317]	; 0x13d
 8002492:	f884 313e 	strb.w	r3, [r4, #318]	; 0x13e
 8002496:	214a      	movs	r1, #74	; 0x4a
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_VFR_HUD_MIN_LEN, MAVLINK_MSG_ID_VFR_HUD_LEN, MAVLINK_MSG_ID_VFR_HUD_CRC);
 8002498:	2314      	movs	r3, #20
 800249a:	e9cd 3300 	strd	r3, r3, [sp]
    msg->msgid = MAVLINK_MSG_ID_VFR_HUD;
 800249e:	f884 113c 	strb.w	r1, [r4, #316]	; 0x13c
    return mavlink_finalize_message(msg, system_id, component_id, MAVLINK_MSG_ID_VFR_HUD_MIN_LEN, MAVLINK_MSG_ID_VFR_HUD_LEN, MAVLINK_MSG_ID_VFR_HUD_CRC);
 80024a2:	4638      	mov	r0, r7
 80024a4:	4661      	mov	r1, ip
 80024a6:	f7ff fa67 	bl	8001978 <mavlink_finalize_message>
	// mavlink_msg_battery_status_encode(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend, &_mavlink_battery);
	mavlink_msg_to_send_buffer(_bufferPackedforUart_2, &_mavlinkSend_1);
 80024aa:	f204 6564 	addw	r5, r4, #1636	; 0x664
	_TX_bufferLength = mavlink_msg_vfr_hud_pack(_mavlink_system.sysid, _mavlink_system.compid, &_mavlinkSend_1, 0, 0, 0, fluidPercentage,0,fluidAmount);
 80024ae:	f8a4 077c 	strh.w	r0, [r4, #1916]	; 0x77c
	mavlink_msg_to_send_buffer(_bufferPackedforUart_2, &_mavlinkSend_1);
 80024b2:	4639      	mov	r1, r7
 80024b4:	4628      	mov	r0, r5
 80024b6:	f7ff f9f8 	bl	80018aa <mavlink_msg_to_send_buffer>
	HAL_UART_Transmit_DMA(_huart_mavlink, _bufferPackedforUart_2, _TX_bufferLength);
 80024ba:	f8b4 277c 	ldrh.w	r2, [r4, #1916]	; 0x77c
 80024be:	6820      	ldr	r0, [r4, #0]
 80024c0:	4629      	mov	r1, r5
	



}
 80024c2:	b009      	add	sp, #36	; 0x24
 80024c4:	ecbd 8b02 	vpop	{d8}
 80024c8:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
	HAL_UART_Transmit_DMA(_huart_mavlink, _bufferPackedforUart_2, _TX_bufferLength);
 80024cc:	f006 ba44 	b.w	8008958 <HAL_UART_Transmit_DMA>

080024d0 <_ZN4SBUSC1EP20__UART_HandleTypeDef>:
#include "./SBUS.h"

SBUS::SBUS(UART_HandleTypeDef *huart_sbus){
 80024d0:	b538      	push	{r3, r4, r5, lr}
 80024d2:	2219      	movs	r2, #25
 80024d4:	4604      	mov	r4, r0
 80024d6:	460d      	mov	r5, r1
 80024d8:	3004      	adds	r0, #4
 80024da:	2100      	movs	r1, #0
 80024dc:	f008 fe54 	bl	800b188 <memset>
 80024e0:	2222      	movs	r2, #34	; 0x22
 80024e2:	2100      	movs	r1, #0
 80024e4:	f104 001e 	add.w	r0, r4, #30
 80024e8:	f008 fe4e 	bl	800b188 <memset>

	this->_huart_sbus = huart_sbus;
 80024ec:	6025      	str	r5, [r4, #0]




}
 80024ee:	4620      	mov	r0, r4
 80024f0:	bd38      	pop	{r3, r4, r5, pc}
	...

080024f4 <_ZN4SBUS8readSBUSEv>:


}


bool SBUS::readSBUS(void){
 80024f4:	b508      	push	{r3, lr}

		//RIGHT JOYSTICK X
		uint16_t MSB =_sbus_buffer[1];
		uint16_t LSB = _sbus_buffer[2] << 8;
		uint16_t thirdByte;
		this->_channels[0] = (MSB | LSB) & 0x07FF;
 80024f6:	f8b0 3005 	ldrh.w	r3, [r0, #5]
		uint16_t LSB = _sbus_buffer[2] << 8;
 80024fa:	7981      	ldrb	r1, [r0, #6]
		this->_channels[0] = (MSB | LSB) & 0x07FF;
 80024fc:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002500:	83c3      	strh	r3, [r0, #30]

		//RIGHT JOYSTICK Y
		MSB = _sbus_buffer[2] >> 3;
		LSB = _sbus_buffer[3] << 5;
 8002502:	79c3      	ldrb	r3, [r0, #7]
 8002504:	015a      	lsls	r2, r3, #5
		this->_channels[1] =(MSB | LSB ) & 0x07FF;
 8002506:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
 800250a:	f3c2 020a 	ubfx	r2, r2, #0, #11

		//LEFT JOYSTICK X
		MSB = _sbus_buffer[3] >> 6;
		LSB = _sbus_buffer[4] << 2;
 800250e:	7a01      	ldrb	r1, [r0, #8]
		this->_channels[1] =(MSB | LSB ) & 0x07FF;
 8002510:	8402      	strh	r2, [r0, #32]
		MSB = _sbus_buffer[3] >> 6;
 8002512:	099b      	lsrs	r3, r3, #6
		thirdByte = _sbus_buffer[5] << 10;
 8002514:	7a42      	ldrb	r2, [r0, #9]
		this->_channels[2] = (MSB | LSB | thirdByte) & 0x07FF;
 8002516:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 800251a:	ea43 2382 	orr.w	r3, r3, r2, lsl #10

		//LEFT JOYSTICK Y
		MSB = _sbus_buffer[5] >> 1;
		LSB = _sbus_buffer[6] << 7;
 800251e:	7a81      	ldrb	r1, [r0, #10]
		this->_channels[2] = (MSB | LSB | thirdByte) & 0x07FF;
 8002520:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002524:	8443      	strh	r3, [r0, #34]	; 0x22
		LSB = _sbus_buffer[6] << 7;
 8002526:	01cb      	lsls	r3, r1, #7
		this->_channels[3] = (MSB | LSB) & 0x07FF;
 8002528:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 800252c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002530:	8483      	strh	r3, [r0, #36]	; 0x24

		//JOGWHEEL
		MSB = _sbus_buffer[6] >> 4;
		LSB = _sbus_buffer[7] << 4;
 8002532:	7ac3      	ldrb	r3, [r0, #11]
 8002534:	011a      	lsls	r2, r3, #4
		this->_channels[4] = (MSB | LSB) & 0x07FF;
 8002536:	ea42 1211 	orr.w	r2, r2, r1, lsr #4
 800253a:	f3c2 020a 	ubfx	r2, r2, #0, #11
 800253e:	84c2      	strh	r2, [r0, #38]	; 0x26

		//BUTTON A
		MSB = _sbus_buffer[7] >> 7;
		LSB = _sbus_buffer[8] << 1;
 8002540:	7b02      	ldrb	r2, [r0, #12]
		thirdByte = _sbus_buffer[9] << 9;
 8002542:	7b41      	ldrb	r1, [r0, #13]
		MSB = _sbus_buffer[7] >> 7;
 8002544:	09db      	lsrs	r3, r3, #7
		this->_channels[5] = (MSB | LSB | thirdByte) & 0x07FF;
 8002546:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 800254a:	ea43 2341 	orr.w	r3, r3, r1, lsl #9
 800254e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002552:	8503      	strh	r3, [r0, #40]	; 0x28

		//BUTTON B
		MSB = _sbus_buffer[9] >> 2;
		LSB = _sbus_buffer[10] << 6;
 8002554:	7b83      	ldrb	r3, [r0, #14]
 8002556:	019a      	lsls	r2, r3, #6
		this->_channels[6] = (MSB | LSB) & 0x07FF;
 8002558:	ea42 0291 	orr.w	r2, r2, r1, lsr #2
 800255c:	f3c2 020a 	ubfx	r2, r2, #0, #11
 8002560:	8542      	strh	r2, [r0, #42]	; 0x2a

		//BUTTON C
		MSB = _sbus_buffer[10] >> 5;
		LSB = _sbus_buffer[11] << 3;
 8002562:	7bc2      	ldrb	r2, [r0, #15]
		this->_channels[7] = (MSB | LSB) & 0x07FF;

		//BUTTON D
		MSB = _sbus_buffer[12];
		LSB = _sbus_buffer[13] << 8;
 8002564:	7c41      	ldrb	r1, [r0, #17]
		MSB = _sbus_buffer[10] >> 5;
 8002566:	095b      	lsrs	r3, r3, #5
		this->_channels[7] = (MSB | LSB) & 0x07FF;
 8002568:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 800256c:	8583      	strh	r3, [r0, #44]	; 0x2c
		this->_channels[8] = (MSB | LSB) & 0x07FF;
 800256e:	8a03      	ldrh	r3, [r0, #16]
 8002570:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002574:	85c3      	strh	r3, [r0, #46]	; 0x2e

		//BUTTON HOME
		MSB = _sbus_buffer[13] >> 3;
		LSB = _sbus_buffer[14] << 5;
 8002576:	7c83      	ldrb	r3, [r0, #18]
 8002578:	015a      	lsls	r2, r3, #5
		this->_channels[9] = (MSB | LSB) & 0x07FF;
 800257a:	ea42 02d1 	orr.w	r2, r2, r1, lsr #3
 800257e:	f3c2 020a 	ubfx	r2, r2, #0, #11

		MSB = _sbus_buffer[14] >> 6;
		LSB = _sbus_buffer[15] << 2;
 8002582:	7cc1      	ldrb	r1, [r0, #19]
		this->_channels[9] = (MSB | LSB) & 0x07FF;
 8002584:	8602      	strh	r2, [r0, #48]	; 0x30
		MSB = _sbus_buffer[14] >> 6;
 8002586:	099b      	lsrs	r3, r3, #6
		thirdByte = _sbus_buffer[16] << 10;
 8002588:	7d02      	ldrb	r2, [r0, #20]
		this->_channels[10] = (MSB | LSB | thirdByte) & 0x07FF;
 800258a:	ea43 0381 	orr.w	r3, r3, r1, lsl #2
 800258e:	ea43 2382 	orr.w	r3, r3, r2, lsl #10

		//SHOULDER BUTTON
		MSB = _sbus_buffer[16] >> 1;
		LSB = _sbus_buffer[17] << 7;
 8002592:	7d41      	ldrb	r1, [r0, #21]
		this->_channels[10] = (MSB | LSB | thirdByte) & 0x07FF;
 8002594:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002598:	8643      	strh	r3, [r0, #50]	; 0x32
		LSB = _sbus_buffer[17] << 7;
 800259a:	01cb      	lsls	r3, r1, #7
		this->_channels[11] = (MSB | LSB) & 0x07FF;
 800259c:	ea43 0352 	orr.w	r3, r3, r2, lsr #1
 80025a0:	f3c3 030a 	ubfx	r3, r3, #0, #11
 80025a4:	8683      	strh	r3, [r0, #52]	; 0x34

		MSB = _sbus_buffer[17] >> 4;
		LSB = _sbus_buffer[18] << 4;
 80025a6:	7d83      	ldrb	r3, [r0, #22]
 80025a8:	011a      	lsls	r2, r3, #4
		this->_channels[12] = (MSB | LSB) & 0x07FF;
 80025aa:	ea42 1211 	orr.w	r2, r2, r1, lsr #4
 80025ae:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80025b2:	86c2      	strh	r2, [r0, #54]	; 0x36

		MSB = _sbus_buffer[18] >> 7;
		LSB = _sbus_buffer[19] << 1;
		thirdByte = _sbus_buffer[20] >> 9;
 80025b4:	7e01      	ldrb	r1, [r0, #24]
		LSB = _sbus_buffer[19] << 1;
 80025b6:	7dc2      	ldrb	r2, [r0, #23]
		MSB = _sbus_buffer[18] >> 7;
 80025b8:	09db      	lsrs	r3, r3, #7
		this->_channels[13] = (MSB | LSB | thirdByte) & 0x07FF;
 80025ba:	ea43 0342 	orr.w	r3, r3, r2, lsl #1
 80025be:	8703      	strh	r3, [r0, #56]	; 0x38

		MSB = _sbus_buffer[20] >> 2;
		LSB = _sbus_buffer[21] << 6;
 80025c0:	7e43      	ldrb	r3, [r0, #25]
 80025c2:	019a      	lsls	r2, r3, #6
		this->_channels[14] = (MSB| LSB)  & 0x07FF;
 80025c4:	ea42 0291 	orr.w	r2, r2, r1, lsr #2
 80025c8:	f3c2 020a 	ubfx	r2, r2, #0, #11
 80025cc:	8742      	strh	r2, [r0, #58]	; 0x3a

		MSB = _sbus_buffer[21] >> 5;
		LSB = _sbus_buffer[22] << 3;
 80025ce:	7e82      	ldrb	r2, [r0, #26]
		MSB = _sbus_buffer[21] >> 5;
 80025d0:	095b      	lsrs	r3, r3, #5
		this->_channels[15] = (MSB| LSB)  & 0x07FF;
 80025d2:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80025d6:	8783      	strh	r3, [r0, #60]	; 0x3c

		if(_channels[16] == (_sbus_buffer[23] & 0x001 ? 2047 : 0)){
 80025d8:	7ec3      	ldrb	r3, [r0, #27]
 80025da:	8fc2      	ldrh	r2, [r0, #62]	; 0x3e
 80025dc:	f013 0f01 	tst.w	r3, #1
 80025e0:	f240 73ff 	movw	r3, #2047	; 0x7ff
 80025e4:	bf08      	it	eq
 80025e6:	2300      	moveq	r3, #0
 80025e8:	429a      	cmp	r2, r3
 80025ea:	d004      	beq.n	80025f6 <_ZN4SBUS8readSBUSEv+0x102>
			return 1;

		}else {

			printf("something wrong with SBUS \r\n");
 80025ec:	4803      	ldr	r0, [pc, #12]	; (80025fc <_ZN4SBUS8readSBUSEv+0x108>)
 80025ee:	f009 fba3 	bl	800bd38 <puts>
			return 0;
 80025f2:	2000      	movs	r0, #0





}
 80025f4:	bd08      	pop	{r3, pc}
			return 1;
 80025f6:	2001      	movs	r0, #1
 80025f8:	e7fc      	b.n	80025f4 <_ZN4SBUS8readSBUSEv+0x100>
 80025fa:	bf00      	nop
 80025fc:	0800e8c4 	.word	0x0800e8c4

08002600 <_ZN4SBUS6updateEv>:
void SBUS::update(void){
 8002600:	b510      	push	{r4, lr}
	if(HAL_UARTEx_ReceiveToIdle_DMA(this->_huart_sbus, this->_sbus_buffer, SBUS_PACKET_SIZE) == HAL_OK){
 8002602:	1d01      	adds	r1, r0, #4
void SBUS::update(void){
 8002604:	4604      	mov	r4, r0
	if(HAL_UARTEx_ReceiveToIdle_DMA(this->_huart_sbus, this->_sbus_buffer, SBUS_PACKET_SIZE) == HAL_OK){
 8002606:	2219      	movs	r2, #25
 8002608:	6800      	ldr	r0, [r0, #0]
 800260a:	f006 ff7b 	bl	8009504 <HAL_UARTEx_ReceiveToIdle_DMA>
 800260e:	b920      	cbnz	r0, 800261a <_ZN4SBUS6updateEv+0x1a>
		this->readSBUS();
 8002610:	4620      	mov	r0, r4
}
 8002612:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		this->readSBUS();
 8002616:	f7ff bf6d 	b.w	80024f4 <_ZN4SBUS8readSBUSEv>
}
 800261a:	bd10      	pop	{r4, pc}

0800261c <_ZN4SBUS8getLeftYEv>:

// normalized value = (raw_value - center value) * 100 / (max_value - center_value)

float SBUS::getLeftY(void){

	int16_t raw_value = _channels[2];
 800261c:	f9b0 3022 	ldrsh.w	r3, [r0, #34]	; 0x22
	int16_t center_value = 1024;
	int16_t max_up = 364;
	int16_t max_down = 1684;

	if(raw_value < center_value){
 8002620:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8002624:	da0d      	bge.n	8002642 <_ZN4SBUS8getLeftYEv+0x26>

		return ((raw_value - center_value) * 1000) / (max_up - center_value);
 8002626:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 800262a:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800262e:	4353      	muls	r3, r2
 8002630:	f2a2 627c 	subw	r2, r2, #1660	; 0x67c

	}else if(raw_value > center_value){

		return ((raw_value - center_value) * -1000) / (max_down - center_value);
 8002634:	fb93 f3f2 	sdiv	r3, r3, r2
 8002638:	ee07 3a90 	vmov	s15, r3
 800263c:	eeb8 0ae7 	vcvt.f32.s32	s0, s15
 8002640:	4770      	bx	lr
	}else if(raw_value > center_value){
 8002642:	d008      	beq.n	8002656 <_ZN4SBUS8getLeftYEv+0x3a>
		return ((raw_value - center_value) * -1000) / (max_down - center_value);
 8002644:	f64f 4218 	movw	r2, #64536	; 0xfc18
 8002648:	f5a3 6380 	sub.w	r3, r3, #1024	; 0x400
 800264c:	fb13 f302 	smulbb	r3, r3, r2
 8002650:	f44f 7225 	mov.w	r2, #660	; 0x294
 8002654:	e7ee      	b.n	8002634 <_ZN4SBUS8getLeftYEv+0x18>

	}else{

	    return 0.0f;
 8002656:	ed9f 0a01 	vldr	s0, [pc, #4]	; 800265c <_ZN4SBUS8getLeftYEv+0x40>

	}

}
 800265a:	4770      	bx	lr
 800265c:	00000000 	.word	0x00000000

08002660 <_ZN4SBUS9getRightYEv>:
}


float SBUS::getRightY(void){

  int16_t raw_value = _channels[1];
 8002660:	f9b0 3020 	ldrsh.w	r3, [r0, #32]
  float center_value = 1024.0f;
  float max_up = 364.0f;
  float max_down = 1684.0f;

  if (raw_value < center_value) {
 8002664:	ee07 3a90 	vmov	s15, r3
 8002668:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800266c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8002670:	da0c      	bge.n	800268c <_ZN4SBUS9getRightYEv+0x2c>

    return ((raw_value - center_value) * 1000.0f) / (center_value - max_down);

  } else if (raw_value > center_value) {

    return ((raw_value - center_value) * 1000.0f) / (max_up - center_value);
 8002672:	ed9f 7a08 	vldr	s14, [pc, #32]	; 8002694 <_ZN4SBUS9getRightYEv+0x34>
 8002676:	ee77 7ac7 	vsub.f32	s15, s15, s14
 800267a:	ed9f 7a07 	vldr	s14, [pc, #28]	; 8002698 <_ZN4SBUS9getRightYEv+0x38>
 800267e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002682:	ed9f 7a06 	vldr	s14, [pc, #24]	; 800269c <_ZN4SBUS9getRightYEv+0x3c>
 8002686:	ee87 0a87 	vdiv.f32	s0, s15, s14
 800268a:	4770      	bx	lr
  } else if (raw_value > center_value) {
 800268c:	d1f1      	bne.n	8002672 <_ZN4SBUS9getRightYEv+0x12>

  } else {

	  return 0.0f;
 800268e:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80026a0 <_ZN4SBUS9getRightYEv+0x40>

  }
}
 8002692:	4770      	bx	lr
 8002694:	44800000 	.word	0x44800000
 8002698:	447a0000 	.word	0x447a0000
 800269c:	c4250000 	.word	0xc4250000
 80026a0:	00000000 	.word	0x00000000

080026a4 <_ZN4SBUS9getRightXEv>:


float SBUS::getRightX(void){

  int16_t raw_value = _channels[0];
 80026a4:	f9b0 301e 	ldrsh.w	r3, [r0, #30]
  float center_value = 1024.0f;
  float max_left = 364.0f;
  float max_right = 1684.0f;


  if (raw_value < center_value) {
 80026a8:	ee07 3a90 	vmov	s15, r3
 80026ac:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80026b0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80026b4:	da0c      	bge.n	80026d0 <_ZN4SBUS9getRightXEv+0x2c>

    return ((raw_value - center_value) * 1000.0f) / (center_value - max_left);

  } else if (raw_value > center_value) {

    return ((raw_value - center_value) * 1000.0f) / (max_right - center_value);
 80026b6:	ed9f 7a08 	vldr	s14, [pc, #32]	; 80026d8 <_ZN4SBUS9getRightXEv+0x34>
 80026ba:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80026be:	ed9f 7a07 	vldr	s14, [pc, #28]	; 80026dc <_ZN4SBUS9getRightXEv+0x38>
 80026c2:	ee67 7a87 	vmul.f32	s15, s15, s14
 80026c6:	ed9f 7a06 	vldr	s14, [pc, #24]	; 80026e0 <_ZN4SBUS9getRightXEv+0x3c>
 80026ca:	ee87 0a87 	vdiv.f32	s0, s15, s14
 80026ce:	4770      	bx	lr
  } else if (raw_value > center_value) {
 80026d0:	d1f1      	bne.n	80026b6 <_ZN4SBUS9getRightXEv+0x12>

  } else {

    return 0.0f;
 80026d2:	ed9f 0a04 	vldr	s0, [pc, #16]	; 80026e4 <_ZN4SBUS9getRightXEv+0x40>

  }

}
 80026d6:	4770      	bx	lr
 80026d8:	44800000 	.word	0x44800000
 80026dc:	447a0000 	.word	0x447a0000
 80026e0:	44250000 	.word	0x44250000
 80026e4:	00000000 	.word	0x00000000

080026e8 <_ZN4SBUS8A_buttonEv>:
	  static uint8_t debounce_state = 0;
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[5] > 500);

	  switch (debounce_state) {
 80026e8:	4a14      	ldr	r2, [pc, #80]	; (800273c <_ZN4SBUS8A_buttonEv+0x54>)
	  bool button_pressed = (_channels[5] > 500);
 80026ea:	8d01      	ldrh	r1, [r0, #40]	; 0x28
	  switch (debounce_state) {
 80026ec:	7813      	ldrb	r3, [r2, #0]
 80026ee:	2b01      	cmp	r3, #1
 80026f0:	d00e      	beq.n	8002710 <_ZN4SBUS8A_buttonEv+0x28>
 80026f2:	2b02      	cmp	r3, #2
 80026f4:	f04f 0000 	mov.w	r0, #0
 80026f8:	d019      	beq.n	800272e <_ZN4SBUS8A_buttonEv+0x46>
 80026fa:	b9eb      	cbnz	r3, 8002738 <_ZN4SBUS8A_buttonEv+0x50>

	    case 0:
	      if (button_pressed) {
 80026fc:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 8002700:	d801      	bhi.n	8002706 <_ZN4SBUS8A_buttonEv+0x1e>
	        return true;
	      }
	      break;
	  }

	  return false;
 8002702:	2000      	movs	r0, #0
 8002704:	4770      	bx	lr
	        debounce_state = 1;
 8002706:	2101      	movs	r1, #1
 8002708:	7011      	strb	r1, [r2, #0]
	        debounce_counter = 0;
 800270a:	4a0d      	ldr	r2, [pc, #52]	; (8002740 <_ZN4SBUS8A_buttonEv+0x58>)
	        debounce_state = 2;
 800270c:	7013      	strb	r3, [r2, #0]
 800270e:	e7f8      	b.n	8002702 <_ZN4SBUS8A_buttonEv+0x1a>
	      if (!button_pressed) {
 8002710:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 8002714:	d802      	bhi.n	800271c <_ZN4SBUS8A_buttonEv+0x34>
	        debounce_state = 0;
 8002716:	2000      	movs	r0, #0
 8002718:	7010      	strb	r0, [r2, #0]
 800271a:	4770      	bx	lr
	      } else if (++debounce_counter >= _debounceTime) {
 800271c:	4908      	ldr	r1, [pc, #32]	; (8002740 <_ZN4SBUS8A_buttonEv+0x58>)
 800271e:	780b      	ldrb	r3, [r1, #0]
 8002720:	3301      	adds	r3, #1
 8002722:	b2db      	uxtb	r3, r3
 8002724:	2b27      	cmp	r3, #39	; 0x27
 8002726:	700b      	strb	r3, [r1, #0]
 8002728:	d9eb      	bls.n	8002702 <_ZN4SBUS8A_buttonEv+0x1a>
	        debounce_state = 2;
 800272a:	2302      	movs	r3, #2
 800272c:	e7ee      	b.n	800270c <_ZN4SBUS8A_buttonEv+0x24>
	      if (!button_pressed) {
 800272e:	f5b1 7ffa 	cmp.w	r1, #500	; 0x1f4
 8002732:	d8e6      	bhi.n	8002702 <_ZN4SBUS8A_buttonEv+0x1a>
	        debounce_state = 0;
 8002734:	7010      	strb	r0, [r2, #0]
	        return true;
 8002736:	2001      	movs	r0, #1

}
 8002738:	4770      	bx	lr
 800273a:	bf00      	nop
 800273c:	20000868 	.word	0x20000868
 8002740:	20000869 	.word	0x20000869

08002744 <_ZN4SBUS8B_buttonEv>:
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[6] > 1000
			  );

	  switch (debounce_state) {
 8002744:	4a14      	ldr	r2, [pc, #80]	; (8002798 <_ZN4SBUS8B_buttonEv+0x54>)
	  bool button_pressed = (_channels[6] > 1000
 8002746:	8d41      	ldrh	r1, [r0, #42]	; 0x2a
	  switch (debounce_state) {
 8002748:	7813      	ldrb	r3, [r2, #0]
 800274a:	2b01      	cmp	r3, #1
 800274c:	d00e      	beq.n	800276c <_ZN4SBUS8B_buttonEv+0x28>
 800274e:	2b02      	cmp	r3, #2
 8002750:	f04f 0000 	mov.w	r0, #0
 8002754:	d019      	beq.n	800278a <_ZN4SBUS8B_buttonEv+0x46>
 8002756:	b9eb      	cbnz	r3, 8002794 <_ZN4SBUS8B_buttonEv+0x50>
	    case 0:  // button released
	      if (button_pressed) {
 8002758:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 800275c:	d801      	bhi.n	8002762 <_ZN4SBUS8B_buttonEv+0x1e>
	        return true;
	      }
	      break;
	  }

	  return false;
 800275e:	2000      	movs	r0, #0
 8002760:	4770      	bx	lr
	        debounce_state = 1;
 8002762:	2101      	movs	r1, #1
 8002764:	7011      	strb	r1, [r2, #0]
	        debounce_counter = 0;
 8002766:	4a0d      	ldr	r2, [pc, #52]	; (800279c <_ZN4SBUS8B_buttonEv+0x58>)
	        debounce_state = 2;
 8002768:	7013      	strb	r3, [r2, #0]
 800276a:	e7f8      	b.n	800275e <_ZN4SBUS8B_buttonEv+0x1a>
	      if (!button_pressed) {
 800276c:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002770:	d802      	bhi.n	8002778 <_ZN4SBUS8B_buttonEv+0x34>
	        debounce_state = 0;
 8002772:	2000      	movs	r0, #0
 8002774:	7010      	strb	r0, [r2, #0]
 8002776:	4770      	bx	lr
	      } else if (++debounce_counter >= _debounceTime) {
 8002778:	4908      	ldr	r1, [pc, #32]	; (800279c <_ZN4SBUS8B_buttonEv+0x58>)
 800277a:	780b      	ldrb	r3, [r1, #0]
 800277c:	3301      	adds	r3, #1
 800277e:	b2db      	uxtb	r3, r3
 8002780:	2b27      	cmp	r3, #39	; 0x27
 8002782:	700b      	strb	r3, [r1, #0]
 8002784:	d9eb      	bls.n	800275e <_ZN4SBUS8B_buttonEv+0x1a>
	        debounce_state = 2;
 8002786:	2302      	movs	r3, #2
 8002788:	e7ee      	b.n	8002768 <_ZN4SBUS8B_buttonEv+0x24>
	      if (!button_pressed) {
 800278a:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 800278e:	d8e6      	bhi.n	800275e <_ZN4SBUS8B_buttonEv+0x1a>
	        debounce_state = 0;
 8002790:	7010      	strb	r0, [r2, #0]
	        return true;
 8002792:	2001      	movs	r0, #1


}
 8002794:	4770      	bx	lr
 8002796:	bf00      	nop
 8002798:	2000086a 	.word	0x2000086a
 800279c:	2000086b 	.word	0x2000086b

080027a0 <_ZN4SBUS8C_buttonEv>:
	  static uint8_t debounce_state = 0;
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[7] > 1000);

	  switch (debounce_state) {
 80027a0:	4a14      	ldr	r2, [pc, #80]	; (80027f4 <_ZN4SBUS8C_buttonEv+0x54>)
	  bool button_pressed = (_channels[7] > 1000);
 80027a2:	8d81      	ldrh	r1, [r0, #44]	; 0x2c
	  switch (debounce_state) {
 80027a4:	7813      	ldrb	r3, [r2, #0]
 80027a6:	2b01      	cmp	r3, #1
 80027a8:	d00e      	beq.n	80027c8 <_ZN4SBUS8C_buttonEv+0x28>
 80027aa:	2b02      	cmp	r3, #2
 80027ac:	f04f 0000 	mov.w	r0, #0
 80027b0:	d019      	beq.n	80027e6 <_ZN4SBUS8C_buttonEv+0x46>
 80027b2:	b9eb      	cbnz	r3, 80027f0 <_ZN4SBUS8C_buttonEv+0x50>
		case 0:  // button released
		  if (button_pressed) {
 80027b4:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80027b8:	d801      	bhi.n	80027be <_ZN4SBUS8C_buttonEv+0x1e>
			return true;
		  }
		  break;
	  }

	  return false;
 80027ba:	2000      	movs	r0, #0
 80027bc:	4770      	bx	lr
			debounce_state = 1;
 80027be:	2101      	movs	r1, #1
 80027c0:	7011      	strb	r1, [r2, #0]
			debounce_counter = 0;
 80027c2:	4a0d      	ldr	r2, [pc, #52]	; (80027f8 <_ZN4SBUS8C_buttonEv+0x58>)
			debounce_state = 2;
 80027c4:	7013      	strb	r3, [r2, #0]
 80027c6:	e7f8      	b.n	80027ba <_ZN4SBUS8C_buttonEv+0x1a>
		  if (!button_pressed) {
 80027c8:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80027cc:	d802      	bhi.n	80027d4 <_ZN4SBUS8C_buttonEv+0x34>
			debounce_state = 0;
 80027ce:	2000      	movs	r0, #0
 80027d0:	7010      	strb	r0, [r2, #0]
 80027d2:	4770      	bx	lr
		  } else if (++debounce_counter >= _debounceTime) {
 80027d4:	4908      	ldr	r1, [pc, #32]	; (80027f8 <_ZN4SBUS8C_buttonEv+0x58>)
 80027d6:	780b      	ldrb	r3, [r1, #0]
 80027d8:	3301      	adds	r3, #1
 80027da:	b2db      	uxtb	r3, r3
 80027dc:	2b27      	cmp	r3, #39	; 0x27
 80027de:	700b      	strb	r3, [r1, #0]
 80027e0:	d9eb      	bls.n	80027ba <_ZN4SBUS8C_buttonEv+0x1a>
			debounce_state = 2;
 80027e2:	2302      	movs	r3, #2
 80027e4:	e7ee      	b.n	80027c4 <_ZN4SBUS8C_buttonEv+0x24>
		  if (!button_pressed) {
 80027e6:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80027ea:	d8e6      	bhi.n	80027ba <_ZN4SBUS8C_buttonEv+0x1a>
			debounce_state = 0;
 80027ec:	7010      	strb	r0, [r2, #0]
			return true;
 80027ee:	2001      	movs	r0, #1

}
 80027f0:	4770      	bx	lr
 80027f2:	bf00      	nop
 80027f4:	2000086c 	.word	0x2000086c
 80027f8:	2000086d 	.word	0x2000086d

080027fc <_ZN4SBUS8D_buttonEv>:
	  static uint8_t debounce_state = 0;
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[8] > 1000);

	  switch (debounce_state) {
 80027fc:	4a14      	ldr	r2, [pc, #80]	; (8002850 <_ZN4SBUS8D_buttonEv+0x54>)
	  bool button_pressed = (_channels[8] > 1000);
 80027fe:	8dc1      	ldrh	r1, [r0, #46]	; 0x2e
	  switch (debounce_state) {
 8002800:	7813      	ldrb	r3, [r2, #0]
 8002802:	2b01      	cmp	r3, #1
 8002804:	d00e      	beq.n	8002824 <_ZN4SBUS8D_buttonEv+0x28>
 8002806:	2b02      	cmp	r3, #2
 8002808:	f04f 0000 	mov.w	r0, #0
 800280c:	d019      	beq.n	8002842 <_ZN4SBUS8D_buttonEv+0x46>
 800280e:	b9eb      	cbnz	r3, 800284c <_ZN4SBUS8D_buttonEv+0x50>
		case 0:  // button released
		  if (button_pressed) {
 8002810:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002814:	d801      	bhi.n	800281a <_ZN4SBUS8D_buttonEv+0x1e>
			return true;
		  }
		  break;
	  }

	  return false;
 8002816:	2000      	movs	r0, #0
 8002818:	4770      	bx	lr
			debounce_state = 1;
 800281a:	2101      	movs	r1, #1
 800281c:	7011      	strb	r1, [r2, #0]
			debounce_counter = 0;
 800281e:	4a0d      	ldr	r2, [pc, #52]	; (8002854 <_ZN4SBUS8D_buttonEv+0x58>)
			debounce_state = 2;
 8002820:	7013      	strb	r3, [r2, #0]
 8002822:	e7f8      	b.n	8002816 <_ZN4SBUS8D_buttonEv+0x1a>
		  if (!button_pressed) {
 8002824:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002828:	d802      	bhi.n	8002830 <_ZN4SBUS8D_buttonEv+0x34>
			debounce_state = 0;
 800282a:	2000      	movs	r0, #0
 800282c:	7010      	strb	r0, [r2, #0]
 800282e:	4770      	bx	lr
		  } else if (++debounce_counter >= _debounceTime) {
 8002830:	4908      	ldr	r1, [pc, #32]	; (8002854 <_ZN4SBUS8D_buttonEv+0x58>)
 8002832:	780b      	ldrb	r3, [r1, #0]
 8002834:	3301      	adds	r3, #1
 8002836:	b2db      	uxtb	r3, r3
 8002838:	2b27      	cmp	r3, #39	; 0x27
 800283a:	700b      	strb	r3, [r1, #0]
 800283c:	d9eb      	bls.n	8002816 <_ZN4SBUS8D_buttonEv+0x1a>
			debounce_state = 2;
 800283e:	2302      	movs	r3, #2
 8002840:	e7ee      	b.n	8002820 <_ZN4SBUS8D_buttonEv+0x24>
		  if (!button_pressed) {
 8002842:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002846:	d8e6      	bhi.n	8002816 <_ZN4SBUS8D_buttonEv+0x1a>
			debounce_state = 0;
 8002848:	7010      	strb	r0, [r2, #0]
			return true;
 800284a:	2001      	movs	r0, #1

}
 800284c:	4770      	bx	lr
 800284e:	bf00      	nop
 8002850:	2000086e 	.word	0x2000086e
 8002854:	2000086f 	.word	0x2000086f

08002858 <_ZN4SBUS11home_buttonEv>:
      static uint8_t debounce_state = 0;
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[9] > 1000);

	  switch (debounce_state) {
 8002858:	4a14      	ldr	r2, [pc, #80]	; (80028ac <_ZN4SBUS11home_buttonEv+0x54>)
	  bool button_pressed = (_channels[9] > 1000);
 800285a:	8e01      	ldrh	r1, [r0, #48]	; 0x30
	  switch (debounce_state) {
 800285c:	7813      	ldrb	r3, [r2, #0]
 800285e:	2b01      	cmp	r3, #1
 8002860:	d00e      	beq.n	8002880 <_ZN4SBUS11home_buttonEv+0x28>
 8002862:	2b02      	cmp	r3, #2
 8002864:	f04f 0000 	mov.w	r0, #0
 8002868:	d019      	beq.n	800289e <_ZN4SBUS11home_buttonEv+0x46>
 800286a:	b9eb      	cbnz	r3, 80028a8 <_ZN4SBUS11home_buttonEv+0x50>
		case 0:  // button released
		  if (button_pressed) {
 800286c:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002870:	d801      	bhi.n	8002876 <_ZN4SBUS11home_buttonEv+0x1e>
			return true;
		  }
		  break;
	  }

	  return false;
 8002872:	2000      	movs	r0, #0
 8002874:	4770      	bx	lr
			debounce_state = 1;
 8002876:	2101      	movs	r1, #1
 8002878:	7011      	strb	r1, [r2, #0]
			debounce_counter = 0;
 800287a:	4a0d      	ldr	r2, [pc, #52]	; (80028b0 <_ZN4SBUS11home_buttonEv+0x58>)
			debounce_state = 2;
 800287c:	7013      	strb	r3, [r2, #0]
 800287e:	e7f8      	b.n	8002872 <_ZN4SBUS11home_buttonEv+0x1a>
		  if (!button_pressed) {
 8002880:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 8002884:	d802      	bhi.n	800288c <_ZN4SBUS11home_buttonEv+0x34>
			debounce_state = 0;
 8002886:	2000      	movs	r0, #0
 8002888:	7010      	strb	r0, [r2, #0]
 800288a:	4770      	bx	lr
		  } else if (++debounce_counter >= _debounceTime) {
 800288c:	4908      	ldr	r1, [pc, #32]	; (80028b0 <_ZN4SBUS11home_buttonEv+0x58>)
 800288e:	780b      	ldrb	r3, [r1, #0]
 8002890:	3301      	adds	r3, #1
 8002892:	b2db      	uxtb	r3, r3
 8002894:	2b27      	cmp	r3, #39	; 0x27
 8002896:	700b      	strb	r3, [r1, #0]
 8002898:	d9eb      	bls.n	8002872 <_ZN4SBUS11home_buttonEv+0x1a>
			debounce_state = 2;
 800289a:	2302      	movs	r3, #2
 800289c:	e7ee      	b.n	800287c <_ZN4SBUS11home_buttonEv+0x24>
		  if (!button_pressed) {
 800289e:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80028a2:	d8e6      	bhi.n	8002872 <_ZN4SBUS11home_buttonEv+0x1a>
			debounce_state = 0;
 80028a4:	7010      	strb	r0, [r2, #0]
			return true;
 80028a6:	2001      	movs	r0, #1
}
 80028a8:	4770      	bx	lr
 80028aa:	bf00      	nop
 80028ac:	20000864 	.word	0x20000864
 80028b0:	20000865 	.word	0x20000865

080028b4 <_ZN4SBUS15shoulder_buttonEv>:
    static uint8_t debounce_state = 0;
	  static uint8_t debounce_counter = 0;

	  bool button_pressed = (_channels[11] > 1000);

	  switch (debounce_state) {
 80028b4:	4a14      	ldr	r2, [pc, #80]	; (8002908 <_ZN4SBUS15shoulder_buttonEv+0x54>)
	  bool button_pressed = (_channels[11] > 1000);
 80028b6:	8e81      	ldrh	r1, [r0, #52]	; 0x34
	  switch (debounce_state) {
 80028b8:	7813      	ldrb	r3, [r2, #0]
 80028ba:	2b01      	cmp	r3, #1
 80028bc:	d00e      	beq.n	80028dc <_ZN4SBUS15shoulder_buttonEv+0x28>
 80028be:	2b02      	cmp	r3, #2
 80028c0:	f04f 0000 	mov.w	r0, #0
 80028c4:	d019      	beq.n	80028fa <_ZN4SBUS15shoulder_buttonEv+0x46>
 80028c6:	b9eb      	cbnz	r3, 8002904 <_ZN4SBUS15shoulder_buttonEv+0x50>
		case 0:  // button released
		  if (button_pressed) {
 80028c8:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80028cc:	d801      	bhi.n	80028d2 <_ZN4SBUS15shoulder_buttonEv+0x1e>
			return true;
		  }
		  break;
	  }

	  return false;
 80028ce:	2000      	movs	r0, #0
 80028d0:	4770      	bx	lr
			debounce_state = 1;
 80028d2:	2101      	movs	r1, #1
 80028d4:	7011      	strb	r1, [r2, #0]
			debounce_counter = 0;
 80028d6:	4a0d      	ldr	r2, [pc, #52]	; (800290c <_ZN4SBUS15shoulder_buttonEv+0x58>)
			debounce_state = 2;
 80028d8:	7013      	strb	r3, [r2, #0]
 80028da:	e7f8      	b.n	80028ce <_ZN4SBUS15shoulder_buttonEv+0x1a>
		  if (!button_pressed) {
 80028dc:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80028e0:	d802      	bhi.n	80028e8 <_ZN4SBUS15shoulder_buttonEv+0x34>
			debounce_state = 0;
 80028e2:	2000      	movs	r0, #0
 80028e4:	7010      	strb	r0, [r2, #0]
 80028e6:	4770      	bx	lr
		  } else if (++debounce_counter >= _debounceTime) {
 80028e8:	4908      	ldr	r1, [pc, #32]	; (800290c <_ZN4SBUS15shoulder_buttonEv+0x58>)
 80028ea:	780b      	ldrb	r3, [r1, #0]
 80028ec:	3301      	adds	r3, #1
 80028ee:	b2db      	uxtb	r3, r3
 80028f0:	2b27      	cmp	r3, #39	; 0x27
 80028f2:	700b      	strb	r3, [r1, #0]
 80028f4:	d9eb      	bls.n	80028ce <_ZN4SBUS15shoulder_buttonEv+0x1a>
			debounce_state = 2;
 80028f6:	2302      	movs	r3, #2
 80028f8:	e7ee      	b.n	80028d8 <_ZN4SBUS15shoulder_buttonEv+0x24>
		  if (!button_pressed) {
 80028fa:	f5b1 7f7a 	cmp.w	r1, #1000	; 0x3e8
 80028fe:	d8e6      	bhi.n	80028ce <_ZN4SBUS15shoulder_buttonEv+0x1a>
			debounce_state = 0;
 8002900:	7010      	strb	r0, [r2, #0]
			return true;
 8002902:	2001      	movs	r0, #1

}
 8002904:	4770      	bx	lr
 8002906:	bf00      	nop
 8002908:	20000866 	.word	0x20000866
 800290c:	20000867 	.word	0x20000867

08002910 <_ZN4SBUS20shoulder_button_longEv>:

bool SBUS::shoulder_button_long(void){


	if(_channels[11] < 500){
 8002910:	8e80      	ldrh	r0, [r0, #52]	; 0x34
		return false;
	}else if(_channels[11] > 500){
		return true;
	}
}
 8002912:	f5b0 7ffa 	cmp.w	r0, #500	; 0x1f4
 8002916:	bf34      	ite	cc
 8002918:	2000      	movcc	r0, #0
 800291a:	2001      	movcs	r0, #1
 800291c:	4770      	bx	lr

0800291e <_ZN9AltimeterC1EP19__I2C_HandleTypeDef>:
#include "altimeter.h"

Altimeter::Altimeter(I2C_HandleTypeDef* i2c){
 800291e:	b538      	push	{r3, r4, r5, lr}
 8002920:	2300      	movs	r3, #0
 8002922:	4604      	mov	r4, r0
 8002924:	460d      	mov	r5, r1
 8002926:	6083      	str	r3, [r0, #8]
 8002928:	60c3      	str	r3, [r0, #12]
 800292a:	6103      	str	r3, [r0, #16]
 800292c:	6143      	str	r3, [r0, #20]
 800292e:	2214      	movs	r2, #20
 8002930:	2100      	movs	r1, #0
 8002932:	3018      	adds	r0, #24
 8002934:	f008 fc28 	bl	800b188 <memset>
 8002938:	2300      	movs	r3, #0
 800293a:	62e3      	str	r3, [r4, #44]	; 0x2c
 800293c:	8623      	strh	r3, [r4, #48]	; 0x30

	_i2c = i2c;
 800293e:	6025      	str	r5, [r4, #0]
}
 8002940:	4620      	mov	r0, r4
 8002942:	bd38      	pop	{r3, r4, r5, pc}

08002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>:
	return &hi2c2;
}



void Initializer::Error_Handler(void){
 8002944:	b570      	push	{r4, r5, r6, lr}

	//separate error handler for the Initializer
	//adapted the handler to show the error on the status led then exit and try again.

	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 8002946:	4e09      	ldr	r6, [pc, #36]	; (800296c <_ZN11Initializer13Error_HandlerEv.constprop.0+0x28>)
		HAL_Delay(50);
		printf("Initialization error handler !! \r\n");
 8002948:	4d09      	ldr	r5, [pc, #36]	; (8002970 <_ZN11Initializer13Error_HandlerEv.constprop.0+0x2c>)
void Initializer::Error_Handler(void){
 800294a:	241e      	movs	r4, #30
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 800294c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8002950:	4630      	mov	r0, r6
 8002952:	f003 fc4e 	bl	80061f2 <HAL_GPIO_TogglePin>
		HAL_Delay(50);
 8002956:	2032      	movs	r0, #50	; 0x32
 8002958:	f001 ff02 	bl	8004760 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 800295c:	3c01      	subs	r4, #1
		printf("Initialization error handler !! \r\n");
 800295e:	4628      	mov	r0, r5
 8002960:	f009 f9ea 	bl	800bd38 <puts>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8002964:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8002968:	d1f0      	bne.n	800294c <_ZN11Initializer13Error_HandlerEv.constprop.0+0x8>

	}

}
 800296a:	bd70      	pop	{r4, r5, r6, pc}
 800296c:	48000800 	.word	0x48000800
 8002970:	0800e8e0 	.word	0x0800e8e0

08002974 <_ZN11Initializer9initTIM_1Ev>:
	  __HAL_RCC_TIM1_CLK_ENABLE();
 8002974:	4b47      	ldr	r3, [pc, #284]	; (8002a94 <_ZN11Initializer9initTIM_1Ev+0x120>)
void Initializer::initTIM_1(void){
 8002976:	b570      	push	{r4, r5, r6, lr}
	  __HAL_RCC_TIM1_CLK_ENABLE();
 8002978:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800297a:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 800297e:	661a      	str	r2, [r3, #96]	; 0x60
 8002980:	6e1b      	ldr	r3, [r3, #96]	; 0x60
void Initializer::initTIM_1(void){
 8002982:	b09c      	sub	sp, #112	; 0x70
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002984:	2210      	movs	r2, #16
	  __HAL_RCC_TIM1_CLK_ENABLE();
 8002986:	f403 6300 	and.w	r3, r3, #2048	; 0x800
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 800298a:	2500      	movs	r5, #0
void Initializer::initTIM_1(void){
 800298c:	4604      	mov	r4, r0
	  __HAL_RCC_TIM1_CLK_ENABLE();
 800298e:	9300      	str	r3, [sp, #0]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002990:	2100      	movs	r1, #0
 8002992:	eb0d 0002 	add.w	r0, sp, r2
	  __HAL_RCC_TIM1_CLK_ENABLE();
 8002996:	9b00      	ldr	r3, [sp, #0]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002998:	f008 fbf6 	bl	800b188 <memset>
	  TIM_OC_InitTypeDef sConfigOC = {0};
 800299c:	221c      	movs	r2, #28
 800299e:	4629      	mov	r1, r5
 80029a0:	a808      	add	r0, sp, #32
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80029a2:	e9cd 5501 	strd	r5, r5, [sp, #4]
 80029a6:	9503      	str	r5, [sp, #12]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 80029a8:	f008 fbee 	bl	800b188 <memset>
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 80029ac:	2234      	movs	r2, #52	; 0x34
 80029ae:	4629      	mov	r1, r5
 80029b0:	a80f      	add	r0, sp, #60	; 0x3c
 80029b2:	f008 fbe9 	bl	800b188 <memset>
	  htim1.Init.Prescaler = 8;
 80029b6:	4a38      	ldr	r2, [pc, #224]	; (8002a98 <_ZN11Initializer9initTIM_1Ev+0x124>)
	  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 80029b8:	6165      	str	r5, [r4, #20]
	  htim1.Init.Prescaler = 8;
 80029ba:	2308      	movs	r3, #8
 80029bc:	e9c4 2303 	strd	r2, r3, [r4, #12]
	  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80029c0:	f104 060c 	add.w	r6, r4, #12
	  htim1.Init.Period = 1080;
 80029c4:	f44f 6387 	mov.w	r3, #1080	; 0x438
	  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80029c8:	e9c4 3506 	strd	r3, r5, [r4, #24]
	  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80029cc:	e9c4 5508 	strd	r5, r5, [r4, #32]
	  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 80029d0:	4630      	mov	r0, r6
 80029d2:	f005 fbab 	bl	800812c <HAL_TIM_Base_Init>
 80029d6:	b120      	cbz	r0, 80029e2 <_ZN11Initializer9initTIM_1Ev+0x6e>
	    this->Error_Handler();
 80029d8:	f7ff ffb4 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM1 init");
 80029dc:	482f      	ldr	r0, [pc, #188]	; (8002a9c <_ZN11Initializer9initTIM_1Ev+0x128>)
 80029de:	f009 f925 	bl	800bc2c <iprintf>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029e2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029e6:	a904      	add	r1, sp, #16
 80029e8:	4630      	mov	r0, r6
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80029ea:	9304      	str	r3, [sp, #16]
	  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 80029ec:	f005 fcd8 	bl	80083a0 <HAL_TIM_ConfigClockSource>
 80029f0:	b108      	cbz	r0, 80029f6 <_ZN11Initializer9initTIM_1Ev+0x82>
	    Error_Handler();
 80029f2:	f7ff ffa7 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  if (HAL_TIM_PWM_Init(&htim1) != HAL_OK)
 80029f6:	4630      	mov	r0, r6
 80029f8:	f005 fbc8 	bl	800818c <HAL_TIM_PWM_Init>
 80029fc:	b120      	cbz	r0, 8002a08 <_ZN11Initializer9initTIM_1Ev+0x94>
	    this->Error_Handler();
 80029fe:	f7ff ffa1 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM1 init");
 8002a02:	4826      	ldr	r0, [pc, #152]	; (8002a9c <_ZN11Initializer9initTIM_1Ev+0x128>)
 8002a04:	f009 f912 	bl	800bc2c <iprintf>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002a08:	2500      	movs	r5, #0
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a0a:	a901      	add	r1, sp, #4
 8002a0c:	4630      	mov	r0, r6
	  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002a0e:	e9cd 5501 	strd	r5, r5, [sp, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002a12:	9503      	str	r5, [sp, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8002a14:	f005 fea6 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002a18:	b108      	cbz	r0, 8002a1e <_ZN11Initializer9initTIM_1Ev+0xaa>
	    this->Error_Handler();
 8002a1a:	f7ff ff93 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002a1e:	2360      	movs	r3, #96	; 0x60
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a20:	2208      	movs	r2, #8
 8002a22:	a908      	add	r1, sp, #32
 8002a24:	4630      	mov	r0, r6
	  sConfigOC.Pulse = 0;
 8002a26:	e9cd 3508 	strd	r3, r5, [sp, #32]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002a2a:	e9cd 550a 	strd	r5, r5, [sp, #40]	; 0x28
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002a2e:	e9cd 550c 	strd	r5, r5, [sp, #48]	; 0x30
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002a32:	950e      	str	r5, [sp, #56]	; 0x38
	  if (HAL_TIM_PWM_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002a34:	f005 fc28 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002a38:	b120      	cbz	r0, 8002a44 <_ZN11Initializer9initTIM_1Ev+0xd0>
	    this->Error_Handler();
 8002a3a:	f7ff ff83 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM1 init");
 8002a3e:	4817      	ldr	r0, [pc, #92]	; (8002a9c <_ZN11Initializer9initTIM_1Ev+0x128>)
 8002a40:	f009 f8f4 	bl	800bc2c <iprintf>
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002a44:	2300      	movs	r3, #0
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002a46:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	  sBreakDeadTimeConfig.BreakFilter = 0;
 8002a4a:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a4e:	a90f      	add	r1, sp, #60	; 0x3c
	  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002a50:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a54:	4630      	mov	r0, r6
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002a56:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
	  sBreakDeadTimeConfig.DeadTime = 0;
 8002a5a:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
	  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002a5e:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
	  sBreakDeadTimeConfig.Break2Filter = 0;
 8002a62:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002a66:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002a6a:	9313      	str	r3, [sp, #76]	; 0x4c
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8002a6c:	f005 feca 	bl	8008804 <HAL_TIMEx_ConfigBreakDeadTime>
 8002a70:	b120      	cbz	r0, 8002a7c <_ZN11Initializer9initTIM_1Ev+0x108>
	    this->Error_Handler();
 8002a72:	f7ff ff67 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM1 init");
 8002a76:	4809      	ldr	r0, [pc, #36]	; (8002a9c <_ZN11Initializer9initTIM_1Ev+0x128>)
 8002a78:	f009 f8d8 	bl	800bc2c <iprintf>
	  HAL_TIM_MspPostInit(&htim1);
 8002a7c:	4630      	mov	r0, r6
 8002a7e:	f001 fb99 	bl	80041b4 <HAL_TIM_MspPostInit>
		HAL_TIMEx_PWMN_Start(&htim1, TIM_CHANNEL_3);
 8002a82:	2108      	movs	r1, #8
 8002a84:	4630      	mov	r0, r6
 8002a86:	f005 fe6b 	bl	8008760 <HAL_TIMEx_PWMN_Start>
		__HAL_TIM_SET_COMPARE(&htim1, TIM_CHANNEL_3, 0);
 8002a8a:	68e3      	ldr	r3, [r4, #12]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	63da      	str	r2, [r3, #60]	; 0x3c
}
 8002a90:	b01c      	add	sp, #112	; 0x70
 8002a92:	bd70      	pop	{r4, r5, r6, pc}
 8002a94:	40021000 	.word	0x40021000
 8002a98:	40012c00 	.word	0x40012c00
 8002a9c:	0800e902 	.word	0x0800e902

08002aa0 <_ZN11Initializer9initTIM_2Ev>:
void Initializer::initTIM_2(void){
 8002aa0:	b510      	push	{r4, lr}
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aa2:	2210      	movs	r2, #16
void Initializer::initTIM_2(void){
 8002aa4:	b088      	sub	sp, #32
 8002aa6:	4604      	mov	r4, r0
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002aa8:	2100      	movs	r1, #0
 8002aaa:	eb0d 0002 	add.w	r0, sp, r2
 8002aae:	f008 fb6b 	bl	800b188 <memset>
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ab2:	2300      	movs	r3, #0
	  htim2.Instance = TIM2;
 8002ab4:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
	  htim2.Init.Prescaler = 0;
 8002ab8:	e9c4 2362 	strd	r2, r3, [r4, #392]	; 0x188
	  htim2.Init.Period = 4.294967295E9;
 8002abc:	f04f 32ff 	mov.w	r2, #4294967295
	  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002ac0:	f8c4 3190 	str.w	r3, [r4, #400]	; 0x190
	  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002ac4:	f8c4 31a0 	str.w	r3, [r4, #416]	; 0x1a0
	  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002ac8:	e9c4 2365 	strd	r2, r3, [r4, #404]	; 0x194
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002acc:	f504 74c4 	add.w	r4, r4, #392	; 0x188
 8002ad0:	4620      	mov	r0, r4
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002ad2:	e9cd 3301 	strd	r3, r3, [sp, #4]
 8002ad6:	9303      	str	r3, [sp, #12]
	  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8002ad8:	f005 fb28 	bl	800812c <HAL_TIM_Base_Init>
 8002adc:	b120      	cbz	r0, 8002ae8 <_ZN11Initializer9initTIM_2Ev+0x48>
	    this->Error_Handler();
 8002ade:	f7ff ff31 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM2 init");
 8002ae2:	480f      	ldr	r0, [pc, #60]	; (8002b20 <_ZN11Initializer9initTIM_2Ev+0x80>)
 8002ae4:	f009 f8a2 	bl	800bc2c <iprintf>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002ae8:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002aec:	a904      	add	r1, sp, #16
 8002aee:	4620      	mov	r0, r4
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002af0:	9304      	str	r3, [sp, #16]
	  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8002af2:	f005 fc55 	bl	80083a0 <HAL_TIM_ConfigClockSource>
 8002af6:	b120      	cbz	r0, 8002b02 <_ZN11Initializer9initTIM_2Ev+0x62>
	    this->Error_Handler();
 8002af8:	f7ff ff24 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM2 init");
 8002afc:	4808      	ldr	r0, [pc, #32]	; (8002b20 <_ZN11Initializer9initTIM_2Ev+0x80>)
 8002afe:	f009 f895 	bl	800bc2c <iprintf>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b02:	2300      	movs	r3, #0
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b04:	a901      	add	r1, sp, #4
 8002b06:	4620      	mov	r0, r4
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b08:	9301      	str	r3, [sp, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b0a:	9303      	str	r3, [sp, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002b0c:	f005 fe2a 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002b10:	b120      	cbz	r0, 8002b1c <_ZN11Initializer9initTIM_2Ev+0x7c>
	    this->Error_Handler();
 8002b12:	f7ff ff17 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM2 init");
 8002b16:	4802      	ldr	r0, [pc, #8]	; (8002b20 <_ZN11Initializer9initTIM_2Ev+0x80>)
 8002b18:	f009 f888 	bl	800bc2c <iprintf>
}
 8002b1c:	b008      	add	sp, #32
 8002b1e:	bd10      	pop	{r4, pc}
 8002b20:	0800e919 	.word	0x0800e919

08002b24 <_ZN11Initializer9initTIM_3Ev>:
	  __HAL_RCC_TIM3_CLK_ENABLE();  // Enable the TIM3 clock
 8002b24:	4b32      	ldr	r3, [pc, #200]	; (8002bf0 <_ZN11Initializer9initTIM_3Ev+0xcc>)
void Initializer::initTIM_3(void){
 8002b26:	b570      	push	{r4, r5, r6, lr}
	  __HAL_RCC_TIM3_CLK_ENABLE();  // Enable the TIM3 clock
 8002b28:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002b2a:	f042 0202 	orr.w	r2, r2, #2
 8002b2e:	659a      	str	r2, [r3, #88]	; 0x58
 8002b30:	6d9b      	ldr	r3, [r3, #88]	; 0x58
void Initializer::initTIM_3(void){
 8002b32:	b08c      	sub	sp, #48	; 0x30
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b34:	2500      	movs	r5, #0
	  __HAL_RCC_TIM3_CLK_ENABLE();  // Enable the TIM3 clock
 8002b36:	f003 0302 	and.w	r3, r3, #2
void Initializer::initTIM_3(void){
 8002b3a:	4604      	mov	r4, r0
	  __HAL_RCC_TIM3_CLK_ENABLE();  // Enable the TIM3 clock
 8002b3c:	9301      	str	r3, [sp, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b3e:	221c      	movs	r2, #28
 8002b40:	4629      	mov	r1, r5
 8002b42:	a805      	add	r0, sp, #20
	  __HAL_RCC_TIM3_CLK_ENABLE();  // Enable the TIM3 clock
 8002b44:	9b01      	ldr	r3, [sp, #4]
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002b46:	9504      	str	r5, [sp, #16]
 8002b48:	e9cd 5502 	strd	r5, r5, [sp, #8]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002b4c:	f008 fb1c 	bl	800b188 <memset>
	  htim3.Instance = TIM3;
 8002b50:	4b28      	ldr	r3, [pc, #160]	; (8002bf4 <_ZN11Initializer9initTIM_3Ev+0xd0>)
	  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002b52:	f8c4 5144 	str.w	r5, [r4, #324]	; 0x144
	  htim3.Init.Prescaler = 0;
 8002b56:	e9c4 354f 	strd	r3, r5, [r4, #316]	; 0x13c
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b5a:	f504 769e 	add.w	r6, r4, #316	; 0x13c
	  htim3.Init.Period = 1000;
 8002b5e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002b62:	e9c4 3552 	strd	r3, r5, [r4, #328]	; 0x148
	  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002b66:	f8c4 5154 	str.w	r5, [r4, #340]	; 0x154
	  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002b6a:	4630      	mov	r0, r6
 8002b6c:	f005 fb0e 	bl	800818c <HAL_TIM_PWM_Init>
 8002b70:	b120      	cbz	r0, 8002b7c <_ZN11Initializer9initTIM_3Ev+0x58>
	    this->Error_Handler();
 8002b72:	f7ff fee7 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM3 init");
 8002b76:	4820      	ldr	r0, [pc, #128]	; (8002bf8 <_ZN11Initializer9initTIM_3Ev+0xd4>)
 8002b78:	f009 f858 	bl	800bc2c <iprintf>
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b7c:	a902      	add	r1, sp, #8
 8002b7e:	4630      	mov	r0, r6
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002b80:	9502      	str	r5, [sp, #8]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002b82:	9504      	str	r5, [sp, #16]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002b84:	f005 fdee 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002b88:	b120      	cbz	r0, 8002b94 <_ZN11Initializer9initTIM_3Ev+0x70>
	    this->Error_Handler();
 8002b8a:	f7ff fedb 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM3 init");
 8002b8e:	481a      	ldr	r0, [pc, #104]	; (8002bf8 <_ZN11Initializer9initTIM_3Ev+0xd4>)
 8002b90:	f009 f84c 	bl	800bc2c <iprintf>
	  sConfigOC.Pulse = 0;
 8002b94:	2200      	movs	r2, #0
 8002b96:	2360      	movs	r3, #96	; 0x60
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002b98:	a905      	add	r1, sp, #20
 8002b9a:	4630      	mov	r0, r6
	  sConfigOC.Pulse = 0;
 8002b9c:	e9cd 3205 	strd	r3, r2, [sp, #20]
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002ba0:	9207      	str	r2, [sp, #28]
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002ba2:	9209      	str	r2, [sp, #36]	; 0x24
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ba4:	f005 fb70 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002ba8:	b120      	cbz	r0, 8002bb4 <_ZN11Initializer9initTIM_3Ev+0x90>
	    this->Error_Handler();
 8002baa:	f7ff fecb 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM3 init");
 8002bae:	4812      	ldr	r0, [pc, #72]	; (8002bf8 <_ZN11Initializer9initTIM_3Ev+0xd4>)
 8002bb0:	f009 f83c 	bl	800bc2c <iprintf>
	  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002bb4:	2204      	movs	r2, #4
 8002bb6:	a905      	add	r1, sp, #20
 8002bb8:	4630      	mov	r0, r6
 8002bba:	f005 fb65 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002bbe:	b120      	cbz	r0, 8002bca <_ZN11Initializer9initTIM_3Ev+0xa6>
	    this->Error_Handler();
 8002bc0:	f7ff fec0 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM3 init");
 8002bc4:	480c      	ldr	r0, [pc, #48]	; (8002bf8 <_ZN11Initializer9initTIM_3Ev+0xd4>)
 8002bc6:	f009 f831 	bl	800bc2c <iprintf>
	  HAL_TIM_MspPostInit(&htim3);
 8002bca:	4630      	mov	r0, r6
 8002bcc:	f001 faf2 	bl	80041b4 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_1);
 8002bd0:	2100      	movs	r1, #0
 8002bd2:	4630      	mov	r0, r6
 8002bd4:	f005 fd52 	bl	800867c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_2);
 8002bd8:	2104      	movs	r1, #4
 8002bda:	4630      	mov	r0, r6
 8002bdc:	f005 fd4e 	bl	800867c <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_2, 0);
 8002be0:	f8d4 313c 	ldr.w	r3, [r4, #316]	; 0x13c
 8002be4:	2200      	movs	r2, #0
 8002be6:	639a      	str	r2, [r3, #56]	; 0x38
		__HAL_TIM_SET_COMPARE(&htim3, TIM_CHANNEL_1, 0);
 8002be8:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002bea:	b00c      	add	sp, #48	; 0x30
 8002bec:	bd70      	pop	{r4, r5, r6, pc}
 8002bee:	bf00      	nop
 8002bf0:	40021000 	.word	0x40021000
 8002bf4:	40000400 	.word	0x40000400
 8002bf8:	0800e930 	.word	0x0800e930

08002bfc <_ZN11Initializer9initTIM_4Ev>:
	  __HAL_RCC_TIM4_CLK_ENABLE();  // Enable the TIM4 clock
 8002bfc:	4b3f      	ldr	r3, [pc, #252]	; (8002cfc <_ZN11Initializer9initTIM_4Ev+0x100>)
void Initializer::initTIM_4(void){
 8002bfe:	b530      	push	{r4, r5, lr}
	  __HAL_RCC_TIM4_CLK_ENABLE();  // Enable the TIM4 clock
 8002c00:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8002c02:	f042 0204 	orr.w	r2, r2, #4
 8002c06:	659a      	str	r2, [r3, #88]	; 0x58
 8002c08:	6d9b      	ldr	r3, [r3, #88]	; 0x58
void Initializer::initTIM_4(void){
 8002c0a:	b091      	sub	sp, #68	; 0x44
	  __HAL_RCC_TIM4_CLK_ENABLE();  // Enable the TIM4 clock
 8002c0c:	f003 0304 	and.w	r3, r3, #4
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c10:	2500      	movs	r5, #0
void Initializer::initTIM_4(void){
 8002c12:	4604      	mov	r4, r0
	  __HAL_RCC_TIM4_CLK_ENABLE();  // Enable the TIM4 clock
 8002c14:	9301      	str	r3, [sp, #4]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c16:	2210      	movs	r2, #16
 8002c18:	2100      	movs	r1, #0
 8002c1a:	a805      	add	r0, sp, #20
	  __HAL_RCC_TIM4_CLK_ENABLE();  // Enable the TIM4 clock
 8002c1c:	9b01      	ldr	r3, [sp, #4]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002c1e:	f008 fab3 	bl	800b188 <memset>
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c22:	4629      	mov	r1, r5
 8002c24:	221c      	movs	r2, #28
 8002c26:	a809      	add	r0, sp, #36	; 0x24
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002c28:	e9cd 5502 	strd	r5, r5, [sp, #8]
 8002c2c:	9504      	str	r5, [sp, #16]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002c2e:	f008 faab 	bl	800b188 <memset>
	  htim4.Init.Prescaler = 2;
 8002c32:	4933      	ldr	r1, [pc, #204]	; (8002d00 <_ZN11Initializer9initTIM_4Ev+0x104>)
	  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002c34:	6625      	str	r5, [r4, #96]	; 0x60
	  htim4.Init.Prescaler = 2;
 8002c36:	2302      	movs	r3, #2
 8002c38:	e9c4 1316 	strd	r1, r3, [r4, #88]	; 0x58
	  htim4.Init.Period = 1000;
 8002c3c:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002c40:	e9c4 3519 	strd	r3, r5, [r4, #100]	; 0x64
	  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002c44:	6725      	str	r5, [r4, #112]	; 0x70
	  if (HAL_TIM_Base_Init(&htim4) != HAL_OK)
 8002c46:	f104 0558 	add.w	r5, r4, #88	; 0x58
 8002c4a:	4628      	mov	r0, r5
 8002c4c:	f005 fa6e 	bl	800812c <HAL_TIM_Base_Init>
 8002c50:	b120      	cbz	r0, 8002c5c <_ZN11Initializer9initTIM_4Ev+0x60>
	    this->Error_Handler();
 8002c52:	f7ff fe77 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002c56:	482b      	ldr	r0, [pc, #172]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002c58:	f008 ffe8 	bl	800bc2c <iprintf>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c60:	a905      	add	r1, sp, #20
 8002c62:	4628      	mov	r0, r5
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002c64:	9305      	str	r3, [sp, #20]
	  if (HAL_TIM_ConfigClockSource(&htim4, &sClockSourceConfig) != HAL_OK)
 8002c66:	f005 fb9b 	bl	80083a0 <HAL_TIM_ConfigClockSource>
 8002c6a:	b120      	cbz	r0, 8002c76 <_ZN11Initializer9initTIM_4Ev+0x7a>
	    this->Error_Handler();
 8002c6c:	f7ff fe6a 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002c70:	4824      	ldr	r0, [pc, #144]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002c72:	f008 ffdb 	bl	800bc2c <iprintf>
	  if (HAL_TIM_PWM_Init(&htim4) != HAL_OK)
 8002c76:	4628      	mov	r0, r5
 8002c78:	f005 fa88 	bl	800818c <HAL_TIM_PWM_Init>
 8002c7c:	b120      	cbz	r0, 8002c88 <_ZN11Initializer9initTIM_4Ev+0x8c>
	    this->Error_Handler();
 8002c7e:	f7ff fe61 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002c82:	4820      	ldr	r0, [pc, #128]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002c84:	f008 ffd2 	bl	800bc2c <iprintf>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c88:	2300      	movs	r3, #0
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c8a:	a902      	add	r1, sp, #8
 8002c8c:	4628      	mov	r0, r5
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002c8e:	9302      	str	r3, [sp, #8]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002c90:	9304      	str	r3, [sp, #16]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8002c92:	f005 fd67 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002c96:	b120      	cbz	r0, 8002ca2 <_ZN11Initializer9initTIM_4Ev+0xa6>
	    this->Error_Handler();
 8002c98:	f7ff fe54 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002c9c:	4819      	ldr	r0, [pc, #100]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002c9e:	f008 ffc5 	bl	800bc2c <iprintf>
	  sConfigOC.Pulse = 0;
 8002ca2:	2300      	movs	r3, #0
 8002ca4:	2260      	movs	r2, #96	; 0x60
 8002ca6:	e9cd 2309 	strd	r2, r3, [sp, #36]	; 0x24
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002caa:	a909      	add	r1, sp, #36	; 0x24
 8002cac:	2204      	movs	r2, #4
 8002cae:	4628      	mov	r0, r5
	  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002cb0:	930b      	str	r3, [sp, #44]	; 0x2c
	  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002cb2:	930d      	str	r3, [sp, #52]	; 0x34
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002cb4:	f005 fae8 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002cb8:	b120      	cbz	r0, 8002cc4 <_ZN11Initializer9initTIM_4Ev+0xc8>
	    this->Error_Handler();
 8002cba:	f7ff fe43 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002cbe:	4811      	ldr	r0, [pc, #68]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002cc0:	f008 ffb4 	bl	800bc2c <iprintf>
	  if (HAL_TIM_PWM_ConfigChannel(&htim4, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002cc4:	2208      	movs	r2, #8
 8002cc6:	a909      	add	r1, sp, #36	; 0x24
 8002cc8:	4628      	mov	r0, r5
 8002cca:	f005 fadd 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002cce:	b120      	cbz	r0, 8002cda <_ZN11Initializer9initTIM_4Ev+0xde>
	    this->Error_Handler();
 8002cd0:	f7ff fe38 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM4 init");
 8002cd4:	480b      	ldr	r0, [pc, #44]	; (8002d04 <_ZN11Initializer9initTIM_4Ev+0x108>)
 8002cd6:	f008 ffa9 	bl	800bc2c <iprintf>
	  HAL_TIM_MspPostInit(&htim4);
 8002cda:	4628      	mov	r0, r5
 8002cdc:	f001 fa6a 	bl	80041b4 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_3);
 8002ce0:	2108      	movs	r1, #8
 8002ce2:	4628      	mov	r0, r5
 8002ce4:	f005 fcca 	bl	800867c <HAL_TIM_PWM_Start>
	  HAL_TIM_PWM_Start(&htim4, TIM_CHANNEL_2);
 8002ce8:	2104      	movs	r1, #4
 8002cea:	4628      	mov	r0, r5
 8002cec:	f005 fcc6 	bl	800867c <HAL_TIM_PWM_Start>
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_3, 0);
 8002cf0:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	63da      	str	r2, [r3, #60]	; 0x3c
		__HAL_TIM_SET_COMPARE(&htim4, TIM_CHANNEL_2, 0);
 8002cf6:	639a      	str	r2, [r3, #56]	; 0x38
}
 8002cf8:	b011      	add	sp, #68	; 0x44
 8002cfa:	bd30      	pop	{r4, r5, pc}
 8002cfc:	40021000 	.word	0x40021000
 8002d00:	40000800 	.word	0x40000800
 8002d04:	0800e947 	.word	0x0800e947

08002d08 <_ZN11Initializer9initTIM_8Ev>:
	  __HAL_RCC_TIM8_CLK_ENABLE();  // Enable the TIM16 clock
 8002d08:	4b49      	ldr	r3, [pc, #292]	; (8002e30 <_ZN11Initializer9initTIM_8Ev+0x128>)
void Initializer::initTIM_8(void){
 8002d0a:	b570      	push	{r4, r5, r6, lr}
	  __HAL_RCC_TIM8_CLK_ENABLE();  // Enable the TIM16 clock
 8002d0c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002d0e:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8002d12:	661a      	str	r2, [r3, #96]	; 0x60
 8002d14:	6e1b      	ldr	r3, [r3, #96]	; 0x60
void Initializer::initTIM_8(void){
 8002d16:	b09c      	sub	sp, #112	; 0x70
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d18:	2210      	movs	r2, #16
	  __HAL_RCC_TIM8_CLK_ENABLE();  // Enable the TIM16 clock
 8002d1a:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d1e:	2500      	movs	r5, #0
void Initializer::initTIM_8(void){
 8002d20:	4604      	mov	r4, r0
	  __HAL_RCC_TIM8_CLK_ENABLE();  // Enable the TIM16 clock
 8002d22:	9300      	str	r3, [sp, #0]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d24:	2100      	movs	r1, #0
 8002d26:	eb0d 0002 	add.w	r0, sp, r2
	  __HAL_RCC_TIM8_CLK_ENABLE();  // Enable the TIM16 clock
 8002d2a:	9b00      	ldr	r3, [sp, #0]
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d2c:	f008 fa2c 	bl	800b188 <memset>
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d30:	4629      	mov	r1, r5
 8002d32:	221c      	movs	r2, #28
 8002d34:	a808      	add	r0, sp, #32
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d36:	e9cd 5501 	strd	r5, r5, [sp, #4]
 8002d3a:	9503      	str	r5, [sp, #12]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002d3c:	f008 fa24 	bl	800b188 <memset>
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002d40:	2234      	movs	r2, #52	; 0x34
 8002d42:	4629      	mov	r1, r5
 8002d44:	a80f      	add	r0, sp, #60	; 0x3c
 8002d46:	f008 fa1f 	bl	800b188 <memset>
	  htim8.Init.Prescaler = 2;
 8002d4a:	4a3a      	ldr	r2, [pc, #232]	; (8002e34 <_ZN11Initializer9initTIM_8Ev+0x12c>)
	  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d4c:	f8c4 50f8 	str.w	r5, [r4, #248]	; 0xf8
	  htim8.Init.Prescaler = 2;
 8002d50:	2302      	movs	r3, #2
 8002d52:	e9c4 233c 	strd	r2, r3, [r4, #240]	; 0xf0
	  htim8.Init.Period = 1000;
 8002d56:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
	  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d5a:	e9c4 353f 	strd	r3, r5, [r4, #252]	; 0xfc
	  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002d5e:	e9c4 5541 	strd	r5, r5, [r4, #260]	; 0x104
	  if (HAL_TIM_Base_Init(&htim8) != HAL_OK)
 8002d62:	f104 05f0 	add.w	r5, r4, #240	; 0xf0
 8002d66:	4628      	mov	r0, r5
 8002d68:	f005 f9e0 	bl	800812c <HAL_TIM_Base_Init>
 8002d6c:	b108      	cbz	r0, 8002d72 <_ZN11Initializer9initTIM_8Ev+0x6a>
	    Error_Handler();
 8002d6e:	f7ff fde9 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d72:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002d76:	a904      	add	r1, sp, #16
 8002d78:	4628      	mov	r0, r5
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d7a:	9304      	str	r3, [sp, #16]
	  if (HAL_TIM_ConfigClockSource(&htim8, &sClockSourceConfig) != HAL_OK)
 8002d7c:	f005 fb10 	bl	80083a0 <HAL_TIM_ConfigClockSource>
 8002d80:	b108      	cbz	r0, 8002d86 <_ZN11Initializer9initTIM_8Ev+0x7e>
	    Error_Handler();
 8002d82:	f7ff fddf 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  if (HAL_TIM_PWM_Init(&htim8) != HAL_OK)
 8002d86:	4628      	mov	r0, r5
 8002d88:	f005 fa00 	bl	800818c <HAL_TIM_PWM_Init>
 8002d8c:	b108      	cbz	r0, 8002d92 <_ZN11Initializer9initTIM_8Ev+0x8a>
	    Error_Handler();
 8002d8e:	f7ff fdd9 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d92:	2600      	movs	r6, #0
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002d94:	a901      	add	r1, sp, #4
 8002d96:	4628      	mov	r0, r5
	  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002d98:	e9cd 6601 	strd	r6, r6, [sp, #4]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d9c:	9603      	str	r6, [sp, #12]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 8002d9e:	f005 fce1 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002da2:	b108      	cbz	r0, 8002da8 <_ZN11Initializer9initTIM_8Ev+0xa0>
	    Error_Handler();
 8002da4:	f7ff fdce 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002da8:	2360      	movs	r3, #96	; 0x60
	  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002daa:	2208      	movs	r2, #8
 8002dac:	a908      	add	r1, sp, #32
 8002dae:	4628      	mov	r0, r5
	  sConfigOC.Pulse = 0;
 8002db0:	e9cd 3608 	strd	r3, r6, [sp, #32]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002db4:	e9cd 660a 	strd	r6, r6, [sp, #40]	; 0x28
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002db8:	e9cd 660c 	strd	r6, r6, [sp, #48]	; 0x30
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002dbc:	960e      	str	r6, [sp, #56]	; 0x38
	  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002dbe:	f005 fa63 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002dc2:	b108      	cbz	r0, 8002dc8 <_ZN11Initializer9initTIM_8Ev+0xc0>
	    Error_Handler();
 8002dc4:	f7ff fdbe 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  if (HAL_TIM_PWM_ConfigChannel(&htim8, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8002dc8:	220c      	movs	r2, #12
 8002dca:	a908      	add	r1, sp, #32
 8002dcc:	4628      	mov	r0, r5
 8002dce:	f005 fa5b 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002dd2:	b108      	cbz	r0, 8002dd8 <_ZN11Initializer9initTIM_8Ev+0xd0>
	    Error_Handler();
 8002dd4:	f7ff fdb6 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002dd8:	2300      	movs	r3, #0
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002dda:	f44f 5200 	mov.w	r2, #8192	; 0x2000
	  sBreakDeadTimeConfig.BreakFilter = 0;
 8002dde:	e9cd 2314 	strd	r2, r3, [sp, #80]	; 0x50
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002de2:	a90f      	add	r1, sp, #60	; 0x3c
	  sBreakDeadTimeConfig.Break2Polarity = TIM_BREAK2POLARITY_HIGH;
 8002de4:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002de8:	4628      	mov	r0, r5
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002dea:	e9cd 330f 	strd	r3, r3, [sp, #60]	; 0x3c
	  sBreakDeadTimeConfig.DeadTime = 0;
 8002dee:	e9cd 3311 	strd	r3, r3, [sp, #68]	; 0x44
	  sBreakDeadTimeConfig.Break2State = TIM_BREAK2_DISABLE;
 8002df2:	e9cd 3316 	strd	r3, r3, [sp, #88]	; 0x58
	  sBreakDeadTimeConfig.Break2Filter = 0;
 8002df6:	e9cd 2318 	strd	r2, r3, [sp, #96]	; 0x60
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002dfa:	e9cd 331a 	strd	r3, r3, [sp, #104]	; 0x68
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002dfe:	9313      	str	r3, [sp, #76]	; 0x4c
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim8, &sBreakDeadTimeConfig) != HAL_OK)
 8002e00:	f005 fd00 	bl	8008804 <HAL_TIMEx_ConfigBreakDeadTime>
 8002e04:	b108      	cbz	r0, 8002e0a <_ZN11Initializer9initTIM_8Ev+0x102>
	    Error_Handler();
 8002e06:	f7ff fd9d 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	  HAL_TIM_MspPostInit(&htim8);
 8002e0a:	4628      	mov	r0, r5
 8002e0c:	f001 f9d2 	bl	80041b4 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim8, TIM_CHANNEL_3);
 8002e10:	2108      	movs	r1, #8
 8002e12:	4628      	mov	r0, r5
 8002e14:	f005 fc32 	bl	800867c <HAL_TIM_PWM_Start>
      HAL_TIMEx_PWMN_Start(&htim8, TIM_CHANNEL_4);
 8002e18:	210c      	movs	r1, #12
 8002e1a:	4628      	mov	r0, r5
 8002e1c:	f005 fca0 	bl	8008760 <HAL_TIMEx_PWMN_Start>
  	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_3, 0);
 8002e20:	f8d4 30f0 	ldr.w	r3, [r4, #240]	; 0xf0
 8002e24:	2200      	movs	r2, #0
 8002e26:	63da      	str	r2, [r3, #60]	; 0x3c
  	__HAL_TIM_SET_COMPARE(&htim8, TIM_CHANNEL_4, 0);
 8002e28:	641a      	str	r2, [r3, #64]	; 0x40
}
 8002e2a:	b01c      	add	sp, #112	; 0x70
 8002e2c:	bd70      	pop	{r4, r5, r6, pc}
 8002e2e:	bf00      	nop
 8002e30:	40021000 	.word	0x40021000
 8002e34:	40013400 	.word	0x40013400

08002e38 <_ZN11Initializer10initTIM_16Ev>:
	  __HAL_RCC_TIM16_CLK_ENABLE();  // Enable the TIM16 clock
 8002e38:	4b36      	ldr	r3, [pc, #216]	; (8002f14 <_ZN11Initializer10initTIM_16Ev+0xdc>)
void Initializer::initTIM_16(void){
 8002e3a:	b570      	push	{r4, r5, r6, lr}
	  __HAL_RCC_TIM16_CLK_ENABLE();  // Enable the TIM16 clock
 8002e3c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8002e3e:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8002e42:	661a      	str	r2, [r3, #96]	; 0x60
 8002e44:	6e1b      	ldr	r3, [r3, #96]	; 0x60
void Initializer::initTIM_16(void){
 8002e46:	b096      	sub	sp, #88	; 0x58
	  __HAL_RCC_TIM16_CLK_ENABLE();  // Enable the TIM16 clock
 8002e48:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
void Initializer::initTIM_16(void){
 8002e4c:	4605      	mov	r5, r0
	  __HAL_RCC_TIM16_CLK_ENABLE();  // Enable the TIM16 clock
 8002e4e:	9301      	str	r3, [sp, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e50:	221c      	movs	r2, #28
 8002e52:	2100      	movs	r1, #0
 8002e54:	a802      	add	r0, sp, #8
	  __HAL_RCC_TIM16_CLK_ENABLE();  // Enable the TIM16 clock
 8002e56:	9b01      	ldr	r3, [sp, #4]
	  TIM_OC_InitTypeDef sConfigOC = {0};
 8002e58:	f008 f996 	bl	800b188 <memset>
	  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8002e5c:	2234      	movs	r2, #52	; 0x34
 8002e5e:	2100      	movs	r1, #0
 8002e60:	a809      	add	r0, sp, #36	; 0x24
 8002e62:	f008 f991 	bl	800b188 <memset>
	  htim16.Init.Prescaler = 128;
 8002e66:	4a2c      	ldr	r2, [pc, #176]	; (8002f18 <_ZN11Initializer10initTIM_16Ev+0xe0>)
 8002e68:	2380      	movs	r3, #128	; 0x80
 8002e6a:	e9c5 2329 	strd	r2, r3, [r5, #164]	; 0xa4
	  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002e6e:	f105 06a4 	add.w	r6, r5, #164	; 0xa4
	  htim16.Init.Period = 1000;
 8002e72:	2300      	movs	r3, #0
 8002e74:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8002e78:	e9c5 322b 	strd	r3, r2, [r5, #172]	; 0xac
	  htim16.Init.RepetitionCounter = 0;
 8002e7c:	e9c5 332d 	strd	r3, r3, [r5, #180]	; 0xb4
	  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002e80:	f8c5 30bc 	str.w	r3, [r5, #188]	; 0xbc
	  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8002e84:	4630      	mov	r0, r6
 8002e86:	f005 f951 	bl	800812c <HAL_TIM_Base_Init>
 8002e8a:	b120      	cbz	r0, 8002e96 <_ZN11Initializer10initTIM_16Ev+0x5e>
	    this->Error_Handler();
 8002e8c:	f7ff fd5a 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002e90:	4822      	ldr	r0, [pc, #136]	; (8002f1c <_ZN11Initializer10initTIM_16Ev+0xe4>)
 8002e92:	f008 fecb 	bl	800bc2c <iprintf>
	  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 8002e96:	4630      	mov	r0, r6
 8002e98:	f005 f978 	bl	800818c <HAL_TIM_PWM_Init>
 8002e9c:	b120      	cbz	r0, 8002ea8 <_ZN11Initializer10initTIM_16Ev+0x70>
	    this->Error_Handler();
 8002e9e:	f7ff fd51 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002ea2:	481e      	ldr	r0, [pc, #120]	; (8002f1c <_ZN11Initializer10initTIM_16Ev+0xe4>)
 8002ea4:	f008 fec2 	bl	800bc2c <iprintf>
	  sConfigOC.Pulse = 0;
 8002ea8:	2400      	movs	r4, #0
 8002eaa:	2360      	movs	r3, #96	; 0x60
	  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002eac:	4622      	mov	r2, r4
 8002eae:	a902      	add	r1, sp, #8
 8002eb0:	4630      	mov	r0, r6
	  sConfigOC.Pulse = 0;
 8002eb2:	e9cd 3402 	strd	r3, r4, [sp, #8]
	  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8002eb6:	e9cd 4404 	strd	r4, r4, [sp, #16]
	  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8002eba:	e9cd 4406 	strd	r4, r4, [sp, #24]
	  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8002ebe:	9408      	str	r4, [sp, #32]
	  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8002ec0:	f005 f9e2 	bl	8008288 <HAL_TIM_PWM_ConfigChannel>
 8002ec4:	b120      	cbz	r0, 8002ed0 <_ZN11Initializer10initTIM_16Ev+0x98>
	   this->Error_Handler();
 8002ec6:	f7ff fd3d 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002eca:	4814      	ldr	r0, [pc, #80]	; (8002f1c <_ZN11Initializer10initTIM_16Ev+0xe4>)
 8002ecc:	f008 feae 	bl	800bc2c <iprintf>
	  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8002ed0:	f44f 5300 	mov.w	r3, #8192	; 0x2000
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002ed4:	a909      	add	r1, sp, #36	; 0x24
 8002ed6:	4630      	mov	r0, r6
	  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8002ed8:	e9cd 4409 	strd	r4, r4, [sp, #36]	; 0x24
	  sBreakDeadTimeConfig.DeadTime = 0;
 8002edc:	e9cd 440b 	strd	r4, r4, [sp, #44]	; 0x2c
	  sBreakDeadTimeConfig.BreakFilter = 0;
 8002ee0:	e9cd 340e 	strd	r3, r4, [sp, #56]	; 0x38
	  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002ee4:	940d      	str	r4, [sp, #52]	; 0x34
	  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002ee6:	9415      	str	r4, [sp, #84]	; 0x54
	  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002ee8:	f005 fc8c 	bl	8008804 <HAL_TIMEx_ConfigBreakDeadTime>
 8002eec:	b120      	cbz	r0, 8002ef8 <_ZN11Initializer10initTIM_16Ev+0xc0>
	    this->Error_Handler();
 8002eee:	f7ff fd29 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002ef2:	480a      	ldr	r0, [pc, #40]	; (8002f1c <_ZN11Initializer10initTIM_16Ev+0xe4>)
 8002ef4:	f008 fe9a 	bl	800bc2c <iprintf>
	  HAL_TIM_MspPostInit(&htim16);
 8002ef8:	4630      	mov	r0, r6
 8002efa:	f001 f95b 	bl	80041b4 <HAL_TIM_MspPostInit>
	  HAL_TIM_PWM_Start(&htim16, TIM_CHANNEL_1);
 8002efe:	2100      	movs	r1, #0
 8002f00:	4630      	mov	r0, r6
 8002f02:	f005 fbbb 	bl	800867c <HAL_TIM_PWM_Start>
	  __HAL_TIM_SET_COMPARE(&htim16, TIM_CHANNEL_1, 0);
 8002f06:	f8d5 30a4 	ldr.w	r3, [r5, #164]	; 0xa4
 8002f0a:	2200      	movs	r2, #0
 8002f0c:	635a      	str	r2, [r3, #52]	; 0x34
}
 8002f0e:	b016      	add	sp, #88	; 0x58
 8002f10:	bd70      	pop	{r4, r5, r6, pc}
 8002f12:	bf00      	nop
 8002f14:	40021000 	.word	0x40021000
 8002f18:	40014400 	.word	0x40014400
 8002f1c:	0800e95e 	.word	0x0800e95e

08002f20 <_ZN11Initializer10initTIM_20Ev>:
void Initializer::initTIM_20(void){
 8002f20:	b500      	push	{lr}
 8002f22:	b09b      	sub	sp, #108	; 0x6c
	  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002f24:	2210      	movs	r2, #16
 8002f26:	2100      	movs	r1, #0
 8002f28:	a803      	add	r0, sp, #12
 8002f2a:	f008 f92d 	bl	800b188 <memset>
	  htim20.Instance = TIM20;
 8002f2e:	4a1a      	ldr	r2, [pc, #104]	; (8002f98 <_ZN11Initializer10initTIM_20Ev+0x78>)
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f30:	2300      	movs	r3, #0
	  htim20.Init.Prescaler = 0;
 8002f32:	e9cd 2307 	strd	r2, r3, [sp, #28]
	  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002f36:	a807      	add	r0, sp, #28
	  htim20.Init.Period = 65535;
 8002f38:	f64f 72ff 	movw	r2, #65535	; 0xffff
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f3c:	e9cd 3300 	strd	r3, r3, [sp]
	  htim20.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002f40:	e9cd 230a 	strd	r2, r3, [sp, #40]	; 0x28
	  htim20.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8002f44:	e9cd 330c 	strd	r3, r3, [sp, #48]	; 0x30
	  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002f48:	9302      	str	r3, [sp, #8]
	  htim20.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002f4a:	9309      	str	r3, [sp, #36]	; 0x24
	  if (HAL_TIM_Base_Init(&htim20) != HAL_OK)
 8002f4c:	f005 f8ee 	bl	800812c <HAL_TIM_Base_Init>
 8002f50:	b120      	cbz	r0, 8002f5c <_ZN11Initializer10initTIM_20Ev+0x3c>
	    this->Error_Handler();
 8002f52:	f7ff fcf7 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002f56:	4811      	ldr	r0, [pc, #68]	; (8002f9c <_ZN11Initializer10initTIM_20Ev+0x7c>)
 8002f58:	f008 fe68 	bl	800bc2c <iprintf>
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f5c:	f44f 5380 	mov.w	r3, #4096	; 0x1000
	  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8002f60:	a903      	add	r1, sp, #12
 8002f62:	a807      	add	r0, sp, #28
	  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002f64:	9303      	str	r3, [sp, #12]
	  if (HAL_TIM_ConfigClockSource(&htim20, &sClockSourceConfig) != HAL_OK)
 8002f66:	f005 fa1b 	bl	80083a0 <HAL_TIM_ConfigClockSource>
 8002f6a:	b120      	cbz	r0, 8002f76 <_ZN11Initializer10initTIM_20Ev+0x56>
	    this->Error_Handler();
 8002f6c:	f7ff fcea 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002f70:	480a      	ldr	r0, [pc, #40]	; (8002f9c <_ZN11Initializer10initTIM_20Ev+0x7c>)
 8002f72:	f008 fe5b 	bl	800bc2c <iprintf>
	  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002f76:	2300      	movs	r3, #0
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002f78:	4669      	mov	r1, sp
 8002f7a:	a807      	add	r0, sp, #28
	  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002f7c:	e9cd 3300 	strd	r3, r3, [sp]
	  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002f80:	9302      	str	r3, [sp, #8]
	  if (HAL_TIMEx_MasterConfigSynchronization(&htim20, &sMasterConfig) != HAL_OK)
 8002f82:	f005 fbef 	bl	8008764 <HAL_TIMEx_MasterConfigSynchronization>
 8002f86:	b120      	cbz	r0, 8002f92 <_ZN11Initializer10initTIM_20Ev+0x72>
	    this->Error_Handler();
 8002f88:	f7ff fcdc 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with TIM16 init");
 8002f8c:	4803      	ldr	r0, [pc, #12]	; (8002f9c <_ZN11Initializer10initTIM_20Ev+0x7c>)
 8002f8e:	f008 fe4d 	bl	800bc2c <iprintf>
}
 8002f92:	b01b      	add	sp, #108	; 0x6c
 8002f94:	f85d fb04 	ldr.w	pc, [sp], #4
 8002f98:	40015000 	.word	0x40015000
 8002f9c:	0800e95e 	.word	0x0800e95e

08002fa0 <_ZN11Initializer11initUSART_1Ev>:
void Initializer::initUSART_1(void){
 8002fa0:	b510      	push	{r4, lr}
	  _huart1->Init.BaudRate = 57600;
 8002fa2:	4a1d      	ldr	r2, [pc, #116]	; (8003018 <_ZN11Initializer11initUSART_1Ev+0x78>)
void Initializer::initUSART_1(void){
 8002fa4:	4604      	mov	r4, r0
	  _huart1->Instance = USART1;
 8002fa6:	6800      	ldr	r0, [r0, #0]
	  _huart1->Init.BaudRate = 57600;
 8002fa8:	f44f 4361 	mov.w	r3, #57600	; 0xe100
 8002fac:	e9c0 2300 	strd	r2, r3, [r0]
	  _huart1->Init.WordLength = UART_WORDLENGTH_8B;
 8002fb0:	2300      	movs	r3, #0
	  _huart1->Init.Mode = UART_MODE_TX_RX;
 8002fb2:	220c      	movs	r2, #12
	  _huart1->Init.StopBits = UART_STOPBITS_1;
 8002fb4:	e9c0 3302 	strd	r3, r3, [r0, #8]
	  _huart1->Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002fb8:	e9c0 2305 	strd	r2, r3, [r0, #20]
	  _huart1->Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002fbc:	e9c0 3307 	strd	r3, r3, [r0, #28]
	  _huart1->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002fc0:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	  _huart1->Init.Parity = UART_PARITY_NONE;
 8002fc4:	6103      	str	r3, [r0, #16]
	  if (HAL_UART_Init(_huart1) != HAL_OK)
 8002fc6:	f006 f990 	bl	80092ea <HAL_UART_Init>
 8002fca:	b120      	cbz	r0, 8002fd6 <_ZN11Initializer11initUSART_1Ev+0x36>
	    this->Error_Handler();
 8002fcc:	f7ff fcba 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with UART1");
 8002fd0:	4812      	ldr	r0, [pc, #72]	; (800301c <_ZN11Initializer11initUSART_1Ev+0x7c>)
 8002fd2:	f008 fe2b 	bl	800bc2c <iprintf>
	  if (HAL_UARTEx_SetTxFifoThreshold(_huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fd6:	6820      	ldr	r0, [r4, #0]
 8002fd8:	2100      	movs	r1, #0
 8002fda:	f006 fa4b 	bl	8009474 <HAL_UARTEx_SetTxFifoThreshold>
 8002fde:	b120      	cbz	r0, 8002fea <_ZN11Initializer11initUSART_1Ev+0x4a>
	    this->Error_Handler();
 8002fe0:	f7ff fcb0 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with UART1");
 8002fe4:	480d      	ldr	r0, [pc, #52]	; (800301c <_ZN11Initializer11initUSART_1Ev+0x7c>)
 8002fe6:	f008 fe21 	bl	800bc2c <iprintf>
	  if (HAL_UARTEx_SetRxFifoThreshold(_huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002fea:	6820      	ldr	r0, [r4, #0]
 8002fec:	2100      	movs	r1, #0
 8002fee:	f006 fa65 	bl	80094bc <HAL_UARTEx_SetRxFifoThreshold>
 8002ff2:	b120      	cbz	r0, 8002ffe <_ZN11Initializer11initUSART_1Ev+0x5e>
	    this->Error_Handler();
 8002ff4:	f7ff fca6 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with UART1");
 8002ff8:	4808      	ldr	r0, [pc, #32]	; (800301c <_ZN11Initializer11initUSART_1Ev+0x7c>)
 8002ffa:	f008 fe17 	bl	800bc2c <iprintf>
	  if (HAL_UARTEx_DisableFifoMode(_huart1) != HAL_OK)
 8002ffe:	6820      	ldr	r0, [r4, #0]
 8003000:	f006 fa1d 	bl	800943e <HAL_UARTEx_DisableFifoMode>
 8003004:	b130      	cbz	r0, 8003014 <_ZN11Initializer11initUSART_1Ev+0x74>
	    this->Error_Handler();
 8003006:	f7ff fc9d 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
}
 800300a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
	    printf("problem with UART1");
 800300e:	4803      	ldr	r0, [pc, #12]	; (800301c <_ZN11Initializer11initUSART_1Ev+0x7c>)
 8003010:	f008 be0c 	b.w	800bc2c <iprintf>
}
 8003014:	bd10      	pop	{r4, pc}
 8003016:	bf00      	nop
 8003018:	40013800 	.word	0x40013800
 800301c:	0800e976 	.word	0x0800e976

08003020 <_ZN11Initializer11initUSART_2Ev>:
void Initializer::initUSART_2(void){
 8003020:	b510      	push	{r4, lr}
	   _huart2->Init.BaudRate = 100000;
 8003022:	4a20      	ldr	r2, [pc, #128]	; (80030a4 <_ZN11Initializer11initUSART_2Ev+0x84>)
 8003024:	4b20      	ldr	r3, [pc, #128]	; (80030a8 <_ZN11Initializer11initUSART_2Ev+0x88>)
void Initializer::initUSART_2(void){
 8003026:	4604      	mov	r4, r0
	   _huart2->Instance = USART2;
 8003028:	6840      	ldr	r0, [r0, #4]
	   _huart2->Init.StopBits = UART_STOPBITS_1;
 800302a:	f44f 5180 	mov.w	r1, #4096	; 0x1000
	   _huart2->Init.BaudRate = 100000;
 800302e:	e9c0 2300 	strd	r2, r3, [r0]
	   _huart2->Init.StopBits = UART_STOPBITS_1;
 8003032:	2300      	movs	r3, #0
 8003034:	e9c0 1302 	strd	r1, r3, [r0, #8]
	   _huart2->Init.OverSampling = UART_OVERSAMPLING_16;
 8003038:	e9c0 3306 	strd	r3, r3, [r0, #24]
	   _huart2->Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800303c:	e9c0 3308 	strd	r3, r3, [r0, #32]
	   _huart2->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXINVERT_INIT;
 8003040:	2302      	movs	r3, #2
	   _huart2->Init.Mode = UART_MODE_TX_RX;
 8003042:	f44f 6c80 	mov.w	ip, #1024	; 0x400
 8003046:	220c      	movs	r2, #12
	   _huart2->AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_RXINVERT_INIT;
 8003048:	6283      	str	r3, [r0, #40]	; 0x28
	   _huart2->AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 800304a:	f44f 3380 	mov.w	r3, #65536	; 0x10000
	   _huart2->Init.Mode = UART_MODE_TX_RX;
 800304e:	e9c0 c204 	strd	ip, r2, [r0, #16]
	   _huart2->AdvancedInit.RxPinLevelInvert = UART_ADVFEATURE_RXINV_ENABLE;
 8003052:	6303      	str	r3, [r0, #48]	; 0x30
	   if (HAL_UART_Init(_huart2) != HAL_OK)
 8003054:	f006 f949 	bl	80092ea <HAL_UART_Init>
 8003058:	b120      	cbz	r0, 8003064 <_ZN11Initializer11initUSART_2Ev+0x44>
	     Error_Handler();
 800305a:	f7ff fc73 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
		    printf("problem with UART2");
 800305e:	4813      	ldr	r0, [pc, #76]	; (80030ac <_ZN11Initializer11initUSART_2Ev+0x8c>)
 8003060:	f008 fde4 	bl	800bc2c <iprintf>
	   if (HAL_UARTEx_SetTxFifoThreshold(_huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003064:	6860      	ldr	r0, [r4, #4]
 8003066:	2100      	movs	r1, #0
 8003068:	f006 fa04 	bl	8009474 <HAL_UARTEx_SetTxFifoThreshold>
 800306c:	b120      	cbz	r0, 8003078 <_ZN11Initializer11initUSART_2Ev+0x58>
	     Error_Handler();
 800306e:	f7ff fc69 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
		    printf("problem with UART2");
 8003072:	480e      	ldr	r0, [pc, #56]	; (80030ac <_ZN11Initializer11initUSART_2Ev+0x8c>)
 8003074:	f008 fdda 	bl	800bc2c <iprintf>
	   if (HAL_UARTEx_SetRxFifoThreshold(_huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8003078:	6860      	ldr	r0, [r4, #4]
 800307a:	2100      	movs	r1, #0
 800307c:	f006 fa1e 	bl	80094bc <HAL_UARTEx_SetRxFifoThreshold>
 8003080:	b120      	cbz	r0, 800308c <_ZN11Initializer11initUSART_2Ev+0x6c>
	     Error_Handler();
 8003082:	f7ff fc5f 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
		    printf("problem with UART2");
 8003086:	4809      	ldr	r0, [pc, #36]	; (80030ac <_ZN11Initializer11initUSART_2Ev+0x8c>)
 8003088:	f008 fdd0 	bl	800bc2c <iprintf>
	   if (HAL_UARTEx_DisableFifoMode(_huart2) != HAL_OK)
 800308c:	6860      	ldr	r0, [r4, #4]
 800308e:	f006 f9d6 	bl	800943e <HAL_UARTEx_DisableFifoMode>
 8003092:	b130      	cbz	r0, 80030a2 <_ZN11Initializer11initUSART_2Ev+0x82>
	     Error_Handler();
 8003094:	f7ff fc56 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
}
 8003098:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		    printf("problem with UART2");
 800309c:	4803      	ldr	r0, [pc, #12]	; (80030ac <_ZN11Initializer11initUSART_2Ev+0x8c>)
 800309e:	f008 bdc5 	b.w	800bc2c <iprintf>
}
 80030a2:	bd10      	pop	{r4, pc}
 80030a4:	40004400 	.word	0x40004400
 80030a8:	000186a0 	.word	0x000186a0
 80030ac:	0800e989 	.word	0x0800e989

080030b0 <_ZN11Initializer8initI2C2Ev>:
void Initializer::initI2C2(void){
 80030b0:	b513      	push	{r0, r1, r4, lr}
	  hi2c_ptr->Init.Timing = 0x20A0C4DF;
 80030b2:	4a1b      	ldr	r2, [pc, #108]	; (8003120 <_ZN11Initializer8initI2C2Ev+0x70>)
 80030b4:	4b1b      	ldr	r3, [pc, #108]	; (8003124 <_ZN11Initializer8initI2C2Ev+0x74>)
void Initializer::initI2C2(void){
 80030b6:	4604      	mov	r4, r0
	  hi2c_ptr->Instance = I2C2;
 80030b8:	6880      	ldr	r0, [r0, #8]
	  hi2c_ptr->Init.Timing = 0x20A0C4DF;
 80030ba:	e9c0 2300 	strd	r2, r3, [r0]
	  hi2c_ptr->Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80030be:	2300      	movs	r3, #0
 80030c0:	2201      	movs	r2, #1
 80030c2:	e9c0 3202 	strd	r3, r2, [r0, #8]
	  hi2c_ptr->Init.OwnAddress2 = 0;
 80030c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
	  hi2c_ptr->Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80030ca:	e9c0 3306 	strd	r3, r3, [r0, #24]
	  hi2c_ptr->Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80030ce:	6203      	str	r3, [r0, #32]
	  if (HAL_I2C_Init(hi2c_ptr) != HAL_OK)
 80030d0:	f003 f898 	bl	8006204 <HAL_I2C_Init>
 80030d4:	b120      	cbz	r0, 80030e0 <_ZN11Initializer8initI2C2Ev+0x30>
	    Error_Handler();
 80030d6:	f7ff fc35 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with I2C2");
 80030da:	4813      	ldr	r0, [pc, #76]	; (8003128 <_ZN11Initializer8initI2C2Ev+0x78>)
 80030dc:	f008 fda6 	bl	800bc2c <iprintf>
	  if (HAL_I2CEx_ConfigAnalogFilter(hi2c_ptr, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 80030e0:	68a0      	ldr	r0, [r4, #8]
 80030e2:	2100      	movs	r1, #0
 80030e4:	f003 f8e6 	bl	80062b4 <HAL_I2CEx_ConfigAnalogFilter>
 80030e8:	b120      	cbz	r0, 80030f4 <_ZN11Initializer8initI2C2Ev+0x44>
	    this->Error_Handler();
 80030ea:	f7ff fc2b 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with I2C2");
 80030ee:	480e      	ldr	r0, [pc, #56]	; (8003128 <_ZN11Initializer8initI2C2Ev+0x78>)
 80030f0:	f008 fd9c 	bl	800bc2c <iprintf>
	  if (HAL_I2CEx_ConfigDigitalFilter(hi2c_ptr, 0) != HAL_OK)
 80030f4:	68a0      	ldr	r0, [r4, #8]
 80030f6:	2100      	movs	r1, #0
 80030f8:	f003 f902 	bl	8006300 <HAL_I2CEx_ConfigDigitalFilter>
 80030fc:	b120      	cbz	r0, 8003108 <_ZN11Initializer8initI2C2Ev+0x58>
	    this->Error_Handler();
 80030fe:	f7ff fc21 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with I2C2");
 8003102:	4809      	ldr	r0, [pc, #36]	; (8003128 <_ZN11Initializer8initI2C2Ev+0x78>)
 8003104:	f008 fd92 	bl	800bc2c <iprintf>
	  __HAL_RCC_I2C2_CLK_ENABLE();
 8003108:	4b08      	ldr	r3, [pc, #32]	; (800312c <_ZN11Initializer8initI2C2Ev+0x7c>)
 800310a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800310c:	f442 0280 	orr.w	r2, r2, #4194304	; 0x400000
 8003110:	659a      	str	r2, [r3, #88]	; 0x58
 8003112:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003114:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003118:	9301      	str	r3, [sp, #4]
 800311a:	9b01      	ldr	r3, [sp, #4]
}
 800311c:	b002      	add	sp, #8
 800311e:	bd10      	pop	{r4, pc}
 8003120:	40005800 	.word	0x40005800
 8003124:	20a0c4df 	.word	0x20a0c4df
 8003128:	0800e99c 	.word	0x0800e99c
 800312c:	40021000 	.word	0x40021000

08003130 <_ZN11Initializer7initDMAEv>:
void Initializer::initDMA(void){
 8003130:	b51f      	push	{r0, r1, r2, r3, r4, lr}
	  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8003132:	4b2b      	ldr	r3, [pc, #172]	; (80031e0 <_ZN11Initializer7initDMAEv+0xb0>)
 8003134:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003136:	f042 0204 	orr.w	r2, r2, #4
 800313a:	649a      	str	r2, [r3, #72]	; 0x48
 800313c:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800313e:	f002 0204 	and.w	r2, r2, #4
 8003142:	9201      	str	r2, [sp, #4]
 8003144:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_DMA1_CLK_ENABLE();
 8003146:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003148:	f042 0201 	orr.w	r2, r2, #1
 800314c:	649a      	str	r2, [r3, #72]	; 0x48
 800314e:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8003150:	f002 0201 	and.w	r2, r2, #1
 8003154:	9202      	str	r2, [sp, #8]
 8003156:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8003158:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 800315a:	f042 0202 	orr.w	r2, r2, #2
 800315e:	649a      	str	r2, [r3, #72]	; 0x48
 8003160:	6c9b      	ldr	r3, [r3, #72]	; 0x48
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003162:	2200      	movs	r2, #0
	  __HAL_RCC_DMA2_CLK_ENABLE();
 8003164:	f003 0302 	and.w	r3, r3, #2
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003168:	4611      	mov	r1, r2
	  __HAL_RCC_DMA2_CLK_ENABLE();
 800316a:	9303      	str	r3, [sp, #12]
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 800316c:	200b      	movs	r0, #11
	  __HAL_RCC_DMA2_CLK_ENABLE();
 800316e:	9b03      	ldr	r3, [sp, #12]
	  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8003170:	f002 fc72 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8003174:	200b      	movs	r0, #11
 8003176:	f002 fca1 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 800317a:	2200      	movs	r2, #0
 800317c:	4611      	mov	r1, r2
 800317e:	200c      	movs	r0, #12
 8003180:	f002 fc6a 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8003184:	200c      	movs	r0, #12
 8003186:	f002 fc99 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA1_Channel3_IRQn, 0, 0);
 800318a:	2200      	movs	r2, #0
 800318c:	4611      	mov	r1, r2
 800318e:	200d      	movs	r0, #13
 8003190:	f002 fc62 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel3_IRQn);
 8003194:	200d      	movs	r0, #13
 8003196:	f002 fc91 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 800319a:	2200      	movs	r2, #0
 800319c:	4611      	mov	r1, r2
 800319e:	200e      	movs	r0, #14
 80031a0:	f002 fc5a 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 80031a4:	200e      	movs	r0, #14
 80031a6:	f002 fc89 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 80031aa:	2200      	movs	r2, #0
 80031ac:	4611      	mov	r1, r2
 80031ae:	200f      	movs	r0, #15
 80031b0:	f002 fc52 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 80031b4:	200f      	movs	r0, #15
 80031b6:	f002 fc81 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA1_Channel6_IRQn, 0, 0);
 80031ba:	2200      	movs	r2, #0
 80031bc:	4611      	mov	r1, r2
 80031be:	2010      	movs	r0, #16
 80031c0:	f002 fc4a 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA1_Channel6_IRQn);
 80031c4:	2010      	movs	r0, #16
 80031c6:	f002 fc79 	bl	8005abc <HAL_NVIC_EnableIRQ>
	  HAL_NVIC_SetPriority(DMA2_Channel1_IRQn, 0, 0);
 80031ca:	2200      	movs	r2, #0
 80031cc:	4611      	mov	r1, r2
 80031ce:	2038      	movs	r0, #56	; 0x38
 80031d0:	f002 fc42 	bl	8005a58 <HAL_NVIC_SetPriority>
	  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80031d4:	2038      	movs	r0, #56	; 0x38
}
 80031d6:	b005      	add	sp, #20
 80031d8:	f85d eb04 	ldr.w	lr, [sp], #4
	  HAL_NVIC_EnableIRQ(DMA2_Channel1_IRQn);
 80031dc:	f002 bc6e 	b.w	8005abc <HAL_NVIC_EnableIRQ>
 80031e0:	40021000 	.word	0x40021000

080031e4 <_ZN11Initializer12init_ConfigsEv>:
void Initializer::init_Configs(void){
 80031e4:	b510      	push	{r4, lr}
 80031e6:	4604      	mov	r4, r0
	this->initDMA();
 80031e8:	f7ff ffa2 	bl	8003130 <_ZN11Initializer7initDMAEv>
	this->initTIM_1();
 80031ec:	4620      	mov	r0, r4
 80031ee:	f7ff fbc1 	bl	8002974 <_ZN11Initializer9initTIM_1Ev>
	this->initTIM_2();
 80031f2:	4620      	mov	r0, r4
 80031f4:	f7ff fc54 	bl	8002aa0 <_ZN11Initializer9initTIM_2Ev>
	this->initTIM_3();
 80031f8:	4620      	mov	r0, r4
 80031fa:	f7ff fc93 	bl	8002b24 <_ZN11Initializer9initTIM_3Ev>
	this->initTIM_4();
 80031fe:	4620      	mov	r0, r4
 8003200:	f7ff fcfc 	bl	8002bfc <_ZN11Initializer9initTIM_4Ev>
	this->initTIM_8();
 8003204:	4620      	mov	r0, r4
 8003206:	f7ff fd7f 	bl	8002d08 <_ZN11Initializer9initTIM_8Ev>
	this->initTIM_16();
 800320a:	4620      	mov	r0, r4
 800320c:	f7ff fe14 	bl	8002e38 <_ZN11Initializer10initTIM_16Ev>
	this->initTIM_20();
 8003210:	4620      	mov	r0, r4
 8003212:	f7ff fe85 	bl	8002f20 <_ZN11Initializer10initTIM_20Ev>
	this->initUSART_1();
 8003216:	4620      	mov	r0, r4
 8003218:	f7ff fec2 	bl	8002fa0 <_ZN11Initializer11initUSART_1Ev>
	this->initUSART_2();
 800321c:	4620      	mov	r0, r4
 800321e:	f7ff feff 	bl	8003020 <_ZN11Initializer11initUSART_2Ev>
	this->initI2C2();
 8003222:	4620      	mov	r0, r4
 8003224:	f7ff ff44 	bl	80030b0 <_ZN11Initializer8initI2C2Ev>
}
 8003228:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    MX_USB_Device_Init();
 800322c:	f007 bc9e 	b.w	800ab6c <MX_USB_Device_Init>

08003230 <_ZN11Initializer8initGPIOEv>:
void Initializer::initGPIO(void){
 8003230:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003234:	2214      	movs	r2, #20
void Initializer::initGPIO(void){
 8003236:	b08a      	sub	sp, #40	; 0x28
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003238:	eb0d 0002 	add.w	r0, sp, r2
 800323c:	2100      	movs	r1, #0
 800323e:	f007 ffa3 	bl	800b188 <memset>
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003242:	4b3a      	ldr	r3, [pc, #232]	; (800332c <_ZN11Initializer8initGPIOEv+0xfc>)
	  HAL_GPIO_WritePin(GPIOC, gled_pc14_Pin|PC15_RTS_Pin, GPIO_PIN_RESET);
 8003244:	f8df 80f0 	ldr.w	r8, [pc, #240]	; 8003338 <_ZN11Initializer8initGPIOEv+0x108>
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 8003248:	6cda      	ldr	r2, [r3, #76]	; 0x4c
	  HAL_GPIO_WritePin(PF1_CTS_GPIO_Port, PF1_CTS_Pin, GPIO_PIN_RESET);
 800324a:	4f39      	ldr	r7, [pc, #228]	; (8003330 <_ZN11Initializer8initGPIOEv+0x100>)
	  HAL_GPIO_WritePin(PG10_NRST_GPIO_Port, PG10_NRST_Pin, GPIO_PIN_RESET);
 800324c:	4e39      	ldr	r6, [pc, #228]	; (8003334 <_ZN11Initializer8initGPIOEv+0x104>)
	  __HAL_RCC_GPIOC_CLK_ENABLE();
 800324e:	f042 0204 	orr.w	r2, r2, #4
 8003252:	64da      	str	r2, [r3, #76]	; 0x4c
 8003254:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003256:	f002 0204 	and.w	r2, r2, #4
 800325a:	9200      	str	r2, [sp, #0]
 800325c:	9a00      	ldr	r2, [sp, #0]
	  __HAL_RCC_GPIOF_CLK_ENABLE();
 800325e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003260:	f042 0220 	orr.w	r2, r2, #32
 8003264:	64da      	str	r2, [r3, #76]	; 0x4c
 8003266:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003268:	f002 0220 	and.w	r2, r2, #32
 800326c:	9201      	str	r2, [sp, #4]
 800326e:	9a01      	ldr	r2, [sp, #4]
	  __HAL_RCC_GPIOG_CLK_ENABLE();
 8003270:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003272:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8003276:	64da      	str	r2, [r3, #76]	; 0x4c
 8003278:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800327a:	f002 0240 	and.w	r2, r2, #64	; 0x40
 800327e:	9202      	str	r2, [sp, #8]
 8003280:	9a02      	ldr	r2, [sp, #8]
	  __HAL_RCC_GPIOA_CLK_ENABLE();
 8003282:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003284:	f042 0201 	orr.w	r2, r2, #1
 8003288:	64da      	str	r2, [r3, #76]	; 0x4c
 800328a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800328c:	f002 0201 	and.w	r2, r2, #1
 8003290:	9203      	str	r2, [sp, #12]
 8003292:	9a03      	ldr	r2, [sp, #12]
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 8003294:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003296:	f042 0202 	orr.w	r2, r2, #2
 800329a:	64da      	str	r2, [r3, #76]	; 0x4c
 800329c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800329e:	f003 0302 	and.w	r3, r3, #2
 80032a2:	9304      	str	r3, [sp, #16]
	  HAL_GPIO_WritePin(GPIOC, gled_pc14_Pin|PC15_RTS_Pin, GPIO_PIN_RESET);
 80032a4:	4640      	mov	r0, r8
 80032a6:	2200      	movs	r2, #0
 80032a8:	f44f 4140 	mov.w	r1, #49152	; 0xc000
	  __HAL_RCC_GPIOB_CLK_ENABLE();
 80032ac:	9b04      	ldr	r3, [sp, #16]
	  HAL_GPIO_WritePin(GPIOC, gled_pc14_Pin|PC15_RTS_Pin, GPIO_PIN_RESET);
 80032ae:	f002 ff9b 	bl	80061e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(PF1_CTS_GPIO_Port, PF1_CTS_Pin, GPIO_PIN_RESET);
 80032b2:	4638      	mov	r0, r7
 80032b4:	2200      	movs	r2, #0
 80032b6:	2102      	movs	r1, #2
 80032b8:	f002 ff96 	bl	80061e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(PG10_NRST_GPIO_Port, PG10_NRST_Pin, GPIO_PIN_RESET);
 80032bc:	4630      	mov	r0, r6
 80032be:	2200      	movs	r2, #0
 80032c0:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80032c4:	f002 ff90 	bl	80061e8 <HAL_GPIO_WritePin>
	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_4, GPIO_PIN_RESET);
 80032c8:	2200      	movs	r2, #0
 80032ca:	2110      	movs	r1, #16
 80032cc:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80032d0:	f002 ff8a 	bl	80061e8 <HAL_GPIO_WritePin>
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032d4:	2501      	movs	r5, #1
	  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032d6:	2400      	movs	r4, #0
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032d8:	f44f 4340 	mov.w	r3, #49152	; 0xc000
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032dc:	a905      	add	r1, sp, #20
 80032de:	4640      	mov	r0, r8
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032e0:	e9cd 3505 	strd	r3, r5, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032e4:	e9cd 4407 	strd	r4, r4, [sp, #28]
	  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80032e8:	f002 feb2 	bl	8006050 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = PF1_CTS_Pin;
 80032ec:	2302      	movs	r3, #2
	  HAL_GPIO_Init(PF1_CTS_GPIO_Port, &GPIO_InitStruct);
 80032ee:	a905      	add	r1, sp, #20
 80032f0:	4638      	mov	r0, r7
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80032f2:	e9cd 3505 	strd	r3, r5, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80032f6:	e9cd 4407 	strd	r4, r4, [sp, #28]
	  HAL_GPIO_Init(PF1_CTS_GPIO_Port, &GPIO_InitStruct);
 80032fa:	f002 fea9 	bl	8006050 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = PG10_NRST_Pin;
 80032fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
	  HAL_GPIO_Init(PG10_NRST_GPIO_Port, &GPIO_InitStruct);
 8003302:	a905      	add	r1, sp, #20
 8003304:	4630      	mov	r0, r6
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8003306:	e9cd 3505 	strd	r3, r5, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800330a:	e9cd 4407 	strd	r4, r4, [sp, #28]
	  HAL_GPIO_Init(PG10_NRST_GPIO_Port, &GPIO_InitStruct);
 800330e:	f002 fe9f 	bl	8006050 <HAL_GPIO_Init>
	  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8003312:	2310      	movs	r3, #16
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003314:	a905      	add	r1, sp, #20
 8003316:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
	  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800331a:	e9cd 3505 	strd	r3, r5, [sp, #20]
	  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800331e:	e9cd 4407 	strd	r4, r4, [sp, #28]
	  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003322:	f002 fe95 	bl	8006050 <HAL_GPIO_Init>
}
 8003326:	b00a      	add	sp, #40	; 0x28
 8003328:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800332c:	40021000 	.word	0x40021000
 8003330:	48001400 	.word	0x48001400
 8003334:	48001800 	.word	0x48001800
 8003338:	48000800 	.word	0x48000800

0800333c <_ZN11Initializer9initClockEv>:
void Initializer::initClock(){
 800333c:	b500      	push	{lr}
 800333e:	b095      	sub	sp, #84	; 0x54
	  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8003340:	2238      	movs	r2, #56	; 0x38
 8003342:	2100      	movs	r1, #0
 8003344:	a806      	add	r0, sp, #24
 8003346:	f007 ff1f 	bl	800b188 <memset>
	  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800334a:	2214      	movs	r2, #20
 800334c:	2100      	movs	r1, #0
 800334e:	a801      	add	r0, sp, #4
 8003350:	f007 ff1a 	bl	800b188 <memset>
	  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 8003354:	f44f 7000 	mov.w	r0, #512	; 0x200
 8003358:	f003 ffe2 	bl	8007320 <HAL_PWREx_ControlVoltageScaling>
	  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800335c:	2322      	movs	r3, #34	; 0x22
 800335e:	9306      	str	r3, [sp, #24]
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003360:	f44f 7180 	mov.w	r1, #256	; 0x100
 8003364:	2340      	movs	r3, #64	; 0x40
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8003366:	2201      	movs	r2, #1
	  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8003368:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
	  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800336c:	2302      	movs	r3, #2
 800336e:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
	  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 8003372:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003376:	a806      	add	r0, sp, #24
	  RCC_OscInitStruct.PLL.PLLN = 16;
 8003378:	2210      	movs	r2, #16
	  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800337a:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
	  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800337e:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
	  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8003382:	f004 f827 	bl	80073d4 <HAL_RCC_OscConfig>
 8003386:	b120      	cbz	r0, 8003392 <_ZN11Initializer9initClockEv+0x56>
	    this->Error_Handler();
 8003388:	f7ff fadc 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with initClock function");
 800338c:	480b      	ldr	r0, [pc, #44]	; (80033bc <_ZN11Initializer9initClockEv+0x80>)
 800338e:	f008 fc4d 	bl	800bc2c <iprintf>
	  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8003392:	230f      	movs	r3, #15
 8003394:	2103      	movs	r1, #3
 8003396:	e9cd 3101 	strd	r3, r1, [sp, #4]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800339a:	a801      	add	r0, sp, #4
	  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800339c:	2300      	movs	r3, #0
	  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800339e:	e9cd 3303 	strd	r3, r3, [sp, #12]
	  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80033a2:	9305      	str	r3, [sp, #20]
	  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80033a4:	f004 fa5c 	bl	8007860 <HAL_RCC_ClockConfig>
 80033a8:	b120      	cbz	r0, 80033b4 <_ZN11Initializer9initClockEv+0x78>
	    this->Error_Handler();
 80033aa:	f7ff facb 	bl	8002944 <_ZN11Initializer13Error_HandlerEv.constprop.0>
	    printf("problem with initClock function");
 80033ae:	4803      	ldr	r0, [pc, #12]	; (80033bc <_ZN11Initializer9initClockEv+0x80>)
 80033b0:	f008 fc3c 	bl	800bc2c <iprintf>
}
 80033b4:	b015      	add	sp, #84	; 0x54
 80033b6:	f85d fb04 	ldr.w	pc, [sp], #4
 80033ba:	bf00      	nop
 80033bc:	0800e9ae 	.word	0x0800e9ae

080033c0 <_ZN11InitializerC1EP20__UART_HandleTypeDefS1_>:
Initializer::Initializer(UART_HandleTypeDef* huart1, UART_HandleTypeDef* huart2){
 80033c0:	b510      	push	{r4, lr}
 80033c2:	4b05      	ldr	r3, [pc, #20]	; (80033d8 <_ZN11InitializerC1EP20__UART_HandleTypeDefS1_+0x18>)
 80033c4:	4604      	mov	r4, r0
	this->_huart2 = huart2;
 80033c6:	e880 000e 	stmia.w	r0, {r1, r2, r3}
	this->initClock();
 80033ca:	f7ff ffb7 	bl	800333c <_ZN11Initializer9initClockEv>
	this->initGPIO();
 80033ce:	4620      	mov	r0, r4
 80033d0:	f7ff ff2e 	bl	8003230 <_ZN11Initializer8initGPIOEv>
}
 80033d4:	4620      	mov	r0, r4
 80033d6:	bd10      	pop	{r4, pc}
 80033d8:	20000ab8 	.word	0x20000ab8

080033dc <_ZN11Initializer13get_LED_TimerEv>:
}
 80033dc:	30a4      	adds	r0, #164	; 0xa4
 80033de:	4770      	bx	lr

080033e0 <_ZN11Initializer18get_selector_TimerEv>:
}
 80033e0:	30f0      	adds	r0, #240	; 0xf0
 80033e2:	4770      	bx	lr

080033e4 <_ZN11Initializer19get_pushMotor_TimerEv>:
}
 80033e4:	3058      	adds	r0, #88	; 0x58
 80033e6:	4770      	bx	lr

080033e8 <_ZN11Initializer20get_fluidMotor_TimerEv>:
}
 80033e8:	f500 709e 	add.w	r0, r0, #316	; 0x13c
 80033ec:	4770      	bx	lr

080033ee <_ZN11Initializer22get_cleanerMotor_TimerEv>:
}
 80033ee:	300c      	adds	r0, #12
 80033f0:	4770      	bx	lr
	...

080033f4 <_ZN10Components13Error_HandlerEv.constprop.0>:
#include "components.h"




void Components::Error_Handler(void){
 80033f4:	b570      	push	{r4, r5, r6, lr}

	//separate error handler for the components
	//adapted the handler to show the error on the status led then exit and try again.

	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 80033f6:	4e09      	ldr	r6, [pc, #36]	; (800341c <_ZN10Components13Error_HandlerEv.constprop.0+0x28>)
		HAL_Delay(200);
		printf("Components error handler !! \r\n");
 80033f8:	4d09      	ldr	r5, [pc, #36]	; (8003420 <_ZN10Components13Error_HandlerEv.constprop.0+0x2c>)
void Components::Error_Handler(void){
 80033fa:	241e      	movs	r4, #30
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 80033fc:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003400:	4630      	mov	r0, r6
 8003402:	f002 fef6 	bl	80061f2 <HAL_GPIO_TogglePin>
		HAL_Delay(200);
 8003406:	20c8      	movs	r0, #200	; 0xc8
 8003408:	f001 f9aa 	bl	8004760 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 800340c:	3c01      	subs	r4, #1
		printf("Components error handler !! \r\n");
 800340e:	4628      	mov	r0, r5
 8003410:	f008 fc92 	bl	800bd38 <puts>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8003414:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003418:	d1f0      	bne.n	80033fc <_ZN10Components13Error_HandlerEv.constprop.0+0x8>
	}


}
 800341a:	bd70      	pop	{r4, r5, r6, pc}
 800341c:	48000800 	.word	0x48000800
 8003420:	0800e9ce 	.word	0x0800e9ce

08003424 <_ZN10Components10init_ADC_1Ev>:


}


void Components::init_ADC_1(void){
 8003424:	b530      	push	{r4, r5, lr}
 8003426:	4605      	mov	r5, r0
 8003428:	b085      	sub	sp, #20

		  ADC_MultiModeTypeDef multimode = {0};
		  ADC_ChannelConfTypeDef sConfig = {0};

		  hadc1_ptr->Instance = ADC1;
 800342a:	6b80      	ldr	r0, [r0, #56]	; 0x38
		  ADC_MultiModeTypeDef multimode = {0};
 800342c:	2400      	movs	r4, #0
		  hadc1_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800342e:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8003432:	f44f 3340 	mov.w	r3, #196608	; 0x30000
		  ADC_MultiModeTypeDef multimode = {0};
 8003436:	9403      	str	r4, [sp, #12]
 8003438:	e9cd 4401 	strd	r4, r4, [sp, #4]
		  hadc1_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800343c:	e9c0 2300 	strd	r2, r3, [r0]
		  hadc1_ptr->Init.Resolution = ADC_RESOLUTION_12B;
		  hadc1_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
		  hadc1_ptr->Init.GainCompensation = 0;
		  hadc1_ptr->Init.ScanConvMode = ADC_SCAN_DISABLE;
		  hadc1_ptr->Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8003440:	2304      	movs	r3, #4
 8003442:	6183      	str	r3, [r0, #24]
		  hadc1_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
		  hadc1_ptr->Init.DMAContinuousRequests = DISABLE;
		  hadc1_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
		  hadc1_ptr->Init.OversamplingMode = ENABLE;
		  hadc1_ptr->Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
		  hadc1_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8003444:	211c      	movs	r1, #28
		  hadc1_ptr->Init.NbrOfConversion = 1;
 8003446:	2301      	movs	r3, #1
		  hadc1_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8003448:	f44f 7280 	mov.w	r2, #256	; 0x100
		  hadc1_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800344c:	e9c0 4402 	strd	r4, r4, [r0, #8]
		  hadc1_ptr->Init.ScanConvMode = ADC_SCAN_DISABLE;
 8003450:	e9c0 4404 	strd	r4, r4, [r0, #16]
		  hadc1_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8003454:	e9c0 440b 	strd	r4, r4, [r0, #44]	; 0x2c
		  hadc1_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
 8003458:	e9c0 1211 	strd	r1, r2, [r0, #68]	; 0x44
		  hadc1_ptr->Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
		  hadc1_ptr->Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 800345c:	e9c0 4313 	strd	r4, r3, [r0, #76]	; 0x4c
		  hadc1_ptr->Init.LowPowerAutoWait = DISABLE;
 8003460:	8384      	strh	r4, [r0, #28]
		  hadc1_ptr->Init.NbrOfConversion = 1;
 8003462:	6203      	str	r3, [r0, #32]
		  hadc1_ptr->Init.DiscontinuousConvMode = DISABLE;
 8003464:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
		  hadc1_ptr->Init.DMAContinuousRequests = DISABLE;
 8003468:	f880 4038 	strb.w	r4, [r0, #56]	; 0x38
		  hadc1_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
 800346c:	63c4      	str	r4, [r0, #60]	; 0x3c
		  hadc1_ptr->Init.OversamplingMode = ENABLE;
 800346e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40
//		  hadc1_ptr->Init.OversamplingMode = ENABLE;
//		  hadc1_ptr->Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_256;
//		  hadc1_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_8;
//		  hadc1_ptr->Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
//		  hadc1_ptr->Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
		  if (HAL_ADC_Init(hadc1_ptr) != HAL_OK)
 8003472:	f001 f99f 	bl	80047b4 <HAL_ADC_Init>
 8003476:	b120      	cbz	r0, 8003482 <_ZN10Components10init_ADC_1Ev+0x5e>
		  {
		    this->Error_Handler();
 8003478:	f7ff ffbc 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		    printf("ADC1 init failed");
 800347c:	4807      	ldr	r0, [pc, #28]	; (800349c <_ZN10Components10init_ADC_1Ev+0x78>)
 800347e:	f008 fbd5 	bl	800bc2c <iprintf>
		  }

		  /** Configure the ADC multi-mode
		  */
		  multimode.Mode = ADC_MODE_INDEPENDENT;
		  if (HAL_ADCEx_MultiModeConfigChannel(hadc1_ptr, &multimode) != HAL_OK)
 8003482:	6ba8      	ldr	r0, [r5, #56]	; 0x38
		  multimode.Mode = ADC_MODE_INDEPENDENT;
 8003484:	9401      	str	r4, [sp, #4]
		  if (HAL_ADCEx_MultiModeConfigChannel(hadc1_ptr, &multimode) != HAL_OK)
 8003486:	a901      	add	r1, sp, #4
 8003488:	f002 f922 	bl	80056d0 <HAL_ADCEx_MultiModeConfigChannel>
 800348c:	b120      	cbz	r0, 8003498 <_ZN10Components10init_ADC_1Ev+0x74>
		  {
		    this->Error_Handler();
 800348e:	f7ff ffb1 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		    printf("ADC1 HAL_ADCEx_MultiModeConfigChannel failed");
 8003492:	4803      	ldr	r0, [pc, #12]	; (80034a0 <_ZN10Components10init_ADC_1Ev+0x7c>)
 8003494:	f008 fbca 	bl	800bc2c <iprintf>
//		  {
//		    this->Error_Handler();
//		    printf("ADC 1 HAL_ADC_ConfigChannel Vopamp1 NOT ok");
//		  }

}
 8003498:	b005      	add	sp, #20
 800349a:	bd30      	pop	{r4, r5, pc}
 800349c:	0800e9ec 	.word	0x0800e9ec
 80034a0:	0800e9fd 	.word	0x0800e9fd

080034a4 <_ZN10Components10init_ADC_2Ev>:

void Components::init_ADC_2(void){
 80034a4:	b510      	push	{r4, lr}
 80034a6:	4604      	mov	r4, r0
 80034a8:	b088      	sub	sp, #32


	  ADC_ChannelConfTypeDef sConfig = {0};
 80034aa:	2220      	movs	r2, #32
 80034ac:	2100      	movs	r1, #0
 80034ae:	4668      	mov	r0, sp
 80034b0:	f007 fe6a 	bl	800b188 <memset>


	  /** Common config
	  */
	  hadc2_ptr->Instance = ADC2;
 80034b4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
	  hadc2_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80034b6:	f8df c0b8 	ldr.w	ip, [pc, #184]	; 8003570 <_ZN10Components10init_ADC_2Ev+0xcc>
	  hadc2_ptr->Init.Resolution = ADC_RESOLUTION_12B;
	  hadc2_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc2_ptr->Init.GainCompensation = 0;
	  hadc2_ptr->Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc2_ptr->Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80034ba:	2201      	movs	r2, #1
 80034bc:	2108      	movs	r1, #8
	  hadc2_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80034be:	f44f 3340 	mov.w	r3, #196608	; 0x30000
	  hadc2_ptr->Init.EOCSelection = ADC_EOC_SEQ_CONV;
 80034c2:	e9c0 2105 	strd	r2, r1, [r0, #20]
	  hadc2_ptr->Init.LowPowerAutoWait = DISABLE;
	  hadc2_ptr->Init.ContinuousConvMode = DISABLE;
	  hadc2_ptr->Init.NbrOfConversion = 2;
 80034c6:	2102      	movs	r1, #2
	  hadc2_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 80034c8:	e9c0 c300 	strd	ip, r3, [r0]
	  hadc2_ptr->Init.NbrOfConversion = 2;
 80034cc:	6201      	str	r1, [r0, #32]
	  hadc2_ptr->Init.Resolution = ADC_RESOLUTION_12B;
 80034ce:	2300      	movs	r3, #0
	  hadc2_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc2_ptr->Init.DMAContinuousRequests = DISABLE;
	  hadc2_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
	  hadc2_ptr->Init.OversamplingMode = ENABLE;
	  hadc2_ptr->Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_128;
	  hadc2_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_7;
 80034d0:	f04f 0e18 	mov.w	lr, #24
 80034d4:	21e0      	movs	r1, #224	; 0xe0
	  hadc2_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80034d6:	e9c0 3302 	strd	r3, r3, [r0, #8]
	  hadc2_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80034da:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	  hadc2_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_7;
 80034de:	e9c0 e111 	strd	lr, r1, [r0, #68]	; 0x44
	  hadc2_ptr->Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
	  hadc2_ptr->Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80034e2:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
	  hadc2_ptr->Init.GainCompensation = 0;
 80034e6:	6103      	str	r3, [r0, #16]
	  hadc2_ptr->Init.LowPowerAutoWait = DISABLE;
 80034e8:	8383      	strh	r3, [r0, #28]
	  hadc2_ptr->Init.DiscontinuousConvMode = DISABLE;
 80034ea:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	  hadc2_ptr->Init.DMAContinuousRequests = DISABLE;
 80034ee:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	  hadc2_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80034f2:	63c3      	str	r3, [r0, #60]	; 0x3c
	  hadc2_ptr->Init.OversamplingMode = ENABLE;
 80034f4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	  if (HAL_ADC_Init(hadc2_ptr) != HAL_OK)
 80034f8:	f001 f95c 	bl	80047b4 <HAL_ADC_Init>
 80034fc:	b120      	cbz	r0, 8003508 <_ZN10Components10init_ADC_2Ev+0x64>
	  {
	    this->Error_Handler();
 80034fe:	f7ff ff79 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with ADC2 init \r\n");
 8003502:	4816      	ldr	r0, [pc, #88]	; (800355c <_ZN10Components10init_ADC_2Ev+0xb8>)
 8003504:	f008 fc18 	bl	800bd38 <puts>
	  */

	  //led current

	  sConfig.Channel = ADC_CHANNEL_VOPAMP2;
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 8003508:	4915      	ldr	r1, [pc, #84]	; (8003560 <_ZN10Components10init_ADC_2Ev+0xbc>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
	  sConfig.Offset = 0;
	  if (HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK)
 800350a:	6be0      	ldr	r0, [r4, #60]	; 0x3c
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 800350c:	2306      	movs	r3, #6
 800350e:	e9cd 1300 	strd	r1, r3, [sp]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 8003512:	227f      	movs	r2, #127	; 0x7f
 8003514:	2300      	movs	r3, #0
 8003516:	e9cd 3202 	strd	r3, r2, [sp, #8]
	  if (HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK)
 800351a:	4669      	mov	r1, sp
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 800351c:	2204      	movs	r2, #4
	  sConfig.Offset = 0;
 800351e:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  if (HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK)
 8003522:	f001 fc91 	bl	8004e48 <HAL_ADC_ConfigChannel>
 8003526:	b120      	cbz	r0, 8003532 <_ZN10Components10init_ADC_2Ev+0x8e>
	  {
	    this->Error_Handler();
 8003528:	f7ff ff64 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with ADC2 channel one init \r\n");
 800352c:	480d      	ldr	r0, [pc, #52]	; (8003564 <_ZN10Components10init_ADC_2Ev+0xc0>)
 800352e:	f008 fc03 	bl	800bd38 <puts>

	  }

	  //fluid current
	  sConfig.Channel = ADC_CHANNEL_VOPAMP3_ADC2;
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003532:	4a0d      	ldr	r2, [pc, #52]	; (8003568 <_ZN10Components10init_ADC_2Ev+0xc4>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
	  if(HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK){
 8003534:	6be0      	ldr	r0, [r4, #60]	; 0x3c
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003536:	230c      	movs	r3, #12
 8003538:	e9cd 2300 	strd	r2, r3, [sp]
	  if(HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK){
 800353c:	4669      	mov	r1, sp
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800353e:	2304      	movs	r3, #4
 8003540:	227f      	movs	r2, #127	; 0x7f
 8003542:	e9cd 3202 	strd	r3, r2, [sp, #8]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003546:	9304      	str	r3, [sp, #16]
	  if(HAL_ADC_ConfigChannel(hadc2_ptr, &sConfig) != HAL_OK){
 8003548:	f001 fc7e 	bl	8004e48 <HAL_ADC_ConfigChannel>
 800354c:	b120      	cbz	r0, 8003558 <_ZN10Components10init_ADC_2Ev+0xb4>

		  this->Error_Handler();
 800354e:	f7ff ff51 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		  printf("problem with ADC2 channel two init \r\n");
 8003552:	4806      	ldr	r0, [pc, #24]	; (800356c <_ZN10Components10init_ADC_2Ev+0xc8>)
 8003554:	f008 fbf0 	bl	800bd38 <puts>

	  }


}
 8003558:	b008      	add	sp, #32
 800355a:	bd10      	pop	{r4, pc}
 800355c:	0800ea2a 	.word	0x0800ea2a
 8003560:	c3290000 	.word	0xc3290000
 8003564:	0800ea43 	.word	0x0800ea43
 8003568:	cb8c0000 	.word	0xcb8c0000
 800356c:	0800ea68 	.word	0x0800ea68
 8003570:	50000100 	.word	0x50000100

08003574 <_ZN10Components10init_ADC_5Ev>:

void Components::init_ADC_5(void){
 8003574:	b510      	push	{r4, lr}
 8003576:	4604      	mov	r4, r0
 8003578:	b088      	sub	sp, #32

	  ADC_ChannelConfTypeDef sConfig = {0};
 800357a:	2220      	movs	r2, #32
 800357c:	2100      	movs	r1, #0
 800357e:	4668      	mov	r0, sp
 8003580:	f007 fe02 	bl	800b188 <memset>



	  /** Common config
	  */
	  hadc5_ptr->Instance = ADC5;
 8003584:	6c20      	ldr	r0, [r4, #64]	; 0x40
	  hadc5_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003586:	f8df c0bc 	ldr.w	ip, [pc, #188]	; 8003644 <_ZN10Components10init_ADC_5Ev+0xd0>
	  hadc5_ptr->Init.Resolution = ADC_RESOLUTION_12B;
	  hadc5_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
	  hadc5_ptr->Init.GainCompensation = 0;
	  hadc5_ptr->Init.ScanConvMode = ADC_SCAN_ENABLE;
	  hadc5_ptr->Init.EOCSelection = ADC_EOC_SEQ_CONV;
 800358a:	2201      	movs	r2, #1
 800358c:	2108      	movs	r1, #8
	  hadc5_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800358e:	f44f 3340 	mov.w	r3, #196608	; 0x30000
	  hadc5_ptr->Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8003592:	e9c0 2105 	strd	r2, r1, [r0, #20]
	  hadc5_ptr->Init.LowPowerAutoWait = DISABLE;
	  hadc5_ptr->Init.ContinuousConvMode = DISABLE;
	  hadc5_ptr->Init.NbrOfConversion = 2;
 8003596:	2102      	movs	r1, #2
	  hadc5_ptr->Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8003598:	e9c0 c300 	strd	ip, r3, [r0]
	  hadc5_ptr->Init.NbrOfConversion = 2;
 800359c:	6201      	str	r1, [r0, #32]
	  hadc5_ptr->Init.Resolution = ADC_RESOLUTION_12B;
 800359e:	2300      	movs	r3, #0
	  hadc5_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
	  hadc5_ptr->Init.DMAContinuousRequests = DISABLE;
	  hadc5_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
	  hadc5_ptr->Init.OversamplingMode = ENABLE;
	  hadc5_ptr->Init.Oversampling.Ratio = ADC_OVERSAMPLING_RATIO_128;
	  hadc5_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_7;
 80035a0:	f04f 0e18 	mov.w	lr, #24
 80035a4:	21e0      	movs	r1, #224	; 0xe0
	  hadc5_ptr->Init.DataAlign = ADC_DATAALIGN_RIGHT;
 80035a6:	e9c0 3302 	strd	r3, r3, [r0, #8]
	  hadc5_ptr->Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 80035aa:	e9c0 330b 	strd	r3, r3, [r0, #44]	; 0x2c
	  hadc5_ptr->Init.Oversampling.RightBitShift = ADC_RIGHTBITSHIFT_7;
 80035ae:	e9c0 e111 	strd	lr, r1, [r0, #68]	; 0x44
	  hadc5_ptr->Init.Oversampling.TriggeredMode = ADC_TRIGGEREDMODE_SINGLE_TRIGGER;
	  hadc5_ptr->Init.Oversampling.OversamplingStopReset = ADC_REGOVERSAMPLING_CONTINUED_MODE;
 80035b2:	e9c0 3213 	strd	r3, r2, [r0, #76]	; 0x4c
	  hadc5_ptr->Init.GainCompensation = 0;
 80035b6:	6103      	str	r3, [r0, #16]
	  hadc5_ptr->Init.LowPowerAutoWait = DISABLE;
 80035b8:	8383      	strh	r3, [r0, #28]
	  hadc5_ptr->Init.DiscontinuousConvMode = DISABLE;
 80035ba:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
	  hadc5_ptr->Init.DMAContinuousRequests = DISABLE;
 80035be:	f880 3038 	strb.w	r3, [r0, #56]	; 0x38
	  hadc5_ptr->Init.Overrun = ADC_OVR_DATA_PRESERVED;
 80035c2:	63c3      	str	r3, [r0, #60]	; 0x3c
	  hadc5_ptr->Init.OversamplingMode = ENABLE;
 80035c4:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40
	  if (HAL_ADC_Init(hadc5_ptr) != HAL_OK)
 80035c8:	f001 f8f4 	bl	80047b4 <HAL_ADC_Init>
 80035cc:	b120      	cbz	r0, 80035d8 <_ZN10Components10init_ADC_5Ev+0x64>
	  {
	    this->Error_Handler();
 80035ce:	f7ff ff11 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with ADC5 init");
 80035d2:	4817      	ldr	r0, [pc, #92]	; (8003630 <_ZN10Components10init_ADC_5Ev+0xbc>)
 80035d4:	f008 fb2a 	bl	800bc2c <iprintf>

	  /** Configure Regular Channel
	  */
	  //push motor shunt channel (current)
	  sConfig.Channel = ADC_CHANNEL_VOPAMP4;
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035d8:	4916      	ldr	r1, [pc, #88]	; (8003634 <_ZN10Components10init_ADC_5Ev+0xc0>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_2CYCLES_5;
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
	  sConfig.Offset = 0;
	  if (HAL_ADC_ConfigChannel(hadc5_ptr, &sConfig) != HAL_OK)
 80035da:	6c20      	ldr	r0, [r4, #64]	; 0x40
	  sConfig.Rank = ADC_REGULAR_RANK_1;
 80035dc:	2306      	movs	r3, #6
 80035de:	e9cd 1300 	strd	r1, r3, [sp]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80035e2:	227f      	movs	r2, #127	; 0x7f
 80035e4:	2300      	movs	r3, #0
 80035e6:	e9cd 3202 	strd	r3, r2, [sp, #8]
	  if (HAL_ADC_ConfigChannel(hadc5_ptr, &sConfig) != HAL_OK)
 80035ea:	4669      	mov	r1, sp
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80035ec:	2204      	movs	r2, #4
	  sConfig.Offset = 0;
 80035ee:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  if (HAL_ADC_ConfigChannel(hadc5_ptr, &sConfig) != HAL_OK)
 80035f2:	f001 fc29 	bl	8004e48 <HAL_ADC_ConfigChannel>
 80035f6:	b120      	cbz	r0, 8003602 <_ZN10Components10init_ADC_5Ev+0x8e>
	  {
	    this->Error_Handler();
 80035f8:	f7ff fefc 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with ADC5 config channel");
 80035fc:	480e      	ldr	r0, [pc, #56]	; (8003638 <_ZN10Components10init_ADC_5Ev+0xc4>)
 80035fe:	f008 fb15 	bl	800bc2c <iprintf>
//
//	  }

	  //KANAAL VOOR DE FLUID POT
	  sConfig.Channel = ADC_CHANNEL_12;
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003602:	4a0e      	ldr	r2, [pc, #56]	; (800363c <_ZN10Components10init_ADC_5Ev+0xc8>)
	  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
	  sConfig.Offset = 0;
	  if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 8003604:	6ba0      	ldr	r0, [r4, #56]	; 0x38
	  sConfig.Rank = ADC_REGULAR_RANK_2;
 8003606:	230c      	movs	r3, #12
 8003608:	e9cd 2300 	strd	r2, r3, [sp]
	  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 800360c:	2304      	movs	r3, #4
 800360e:	227f      	movs	r2, #127	; 0x7f
 8003610:	e9cd 3202 	strd	r3, r2, [sp, #8]
	  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 8003614:	9304      	str	r3, [sp, #16]
	  if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 8003616:	4669      	mov	r1, sp
	  sConfig.Offset = 0;
 8003618:	2300      	movs	r3, #0
 800361a:	9305      	str	r3, [sp, #20]
	  if (HAL_ADC_ConfigChannel(hadc1_ptr, &sConfig) != HAL_OK)
 800361c:	f001 fc14 	bl	8004e48 <HAL_ADC_ConfigChannel>
 8003620:	b120      	cbz	r0, 800362c <_ZN10Components10init_ADC_5Ev+0xb8>
	  {
		this->Error_Handler();
 8003622:	f7ff fee7 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		printf("ADC 1 HAL_ADC_ConfigChannel Vopamp1 NOT ok");
 8003626:	4806      	ldr	r0, [pc, #24]	; (8003640 <_ZN10Components10init_ADC_5Ev+0xcc>)
 8003628:	f008 fb00 	bl	800bc2c <iprintf>
	  }



}
 800362c:	b008      	add	sp, #32
 800362e:	bd10      	pop	{r4, pc}
 8003630:	0800ea8d 	.word	0x0800ea8d
 8003634:	94f00020 	.word	0x94f00020
 8003638:	0800eaa4 	.word	0x0800eaa4
 800363c:	32601000 	.word	0x32601000
 8003640:	0800eac5 	.word	0x0800eac5
 8003644:	50000600 	.word	0x50000600

08003648 <_ZN10Components11init_COMP_1Ev>:

void Components::init_COMP_1(void){

	  hcomp1_ptr->Instance = COMP1;
 8003648:	6800      	ldr	r0, [r0, #0]
	  hcomp1_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800364a:	4a0b      	ldr	r2, [pc, #44]	; (8003678 <_ZN10Components11init_COMP_1Ev+0x30>)
void Components::init_COMP_1(void){
 800364c:	b508      	push	{r3, lr}
	  hcomp1_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800364e:	2300      	movs	r3, #0
 8003650:	e9c0 2300 	strd	r2, r3, [r0]
	  hcomp1_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 8003654:	2250      	movs	r2, #80	; 0x50
	  hcomp1_ptr->Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
	  hcomp1_ptr->Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003656:	e9c0 3303 	strd	r3, r3, [r0, #12]
	  hcomp1_ptr->Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
	  hcomp1_ptr->Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 800365a:	e9c0 3305 	strd	r3, r3, [r0, #20]
	  hcomp1_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH1;
 800365e:	6082      	str	r2, [r0, #8]
	  if (HAL_COMP_Init(hcomp1_ptr) != HAL_OK)
 8003660:	f002 f8dc 	bl	800581c <HAL_COMP_Init>
 8003664:	b130      	cbz	r0, 8003674 <_ZN10Components11init_COMP_1Ev+0x2c>
	  {
	    this->Error_Handler();
 8003666:	f7ff fec5 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with COMP1 init");

	  }
}
 800366a:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    printf("problem with COMP1 init");
 800366e:	4803      	ldr	r0, [pc, #12]	; (800367c <_ZN10Components11init_COMP_1Ev+0x34>)
 8003670:	f008 badc 	b.w	800bc2c <iprintf>
}
 8003674:	bd08      	pop	{r3, pc}
 8003676:	bf00      	nop
 8003678:	40010200 	.word	0x40010200
 800367c:	0800eaf0 	.word	0x0800eaf0

08003680 <_ZN10Components11init_COMP_2Ev>:

void Components::init_COMP_2(void){

	    hcomp2_ptr->Instance = COMP2;
 8003680:	6840      	ldr	r0, [r0, #4]
	    hcomp2_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003682:	4a0b      	ldr	r2, [pc, #44]	; (80036b0 <_ZN10Components11init_COMP_2Ev+0x30>)
void Components::init_COMP_2(void){
 8003684:	b508      	push	{r3, lr}
	    hcomp2_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003686:	2300      	movs	r3, #0
 8003688:	e9c0 2300 	strd	r2, r3, [r0]
	    hcomp2_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 800368c:	2250      	movs	r2, #80	; 0x50
	    hcomp2_ptr->Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
	    hcomp2_ptr->Init.Hysteresis = COMP_HYSTERESIS_NONE;
 800368e:	e9c0 3303 	strd	r3, r3, [r0, #12]
	    hcomp2_ptr->Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
	    hcomp2_ptr->Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8003692:	e9c0 3305 	strd	r3, r3, [r0, #20]
	    hcomp2_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC1_CH2;
 8003696:	6082      	str	r2, [r0, #8]
	    if (HAL_COMP_Init(hcomp2_ptr) != HAL_OK)
 8003698:	f002 f8c0 	bl	800581c <HAL_COMP_Init>
 800369c:	b130      	cbz	r0, 80036ac <_ZN10Components11init_COMP_2Ev+0x2c>
	    {
	      this->Error_Handler();
 800369e:	f7ff fea9 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    }




}
 80036a2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		  printf("problem with COMP2 init");
 80036a6:	4803      	ldr	r0, [pc, #12]	; (80036b4 <_ZN10Components11init_COMP_2Ev+0x34>)
 80036a8:	f008 bac0 	b.w	800bc2c <iprintf>
}
 80036ac:	bd08      	pop	{r3, pc}
 80036ae:	bf00      	nop
 80036b0:	40010204 	.word	0x40010204
 80036b4:	0800eb08 	.word	0x0800eb08

080036b8 <_ZN10Components11init_COMP_4Ev>:

void Components::init_COMP_4(void){

    hcomp4_ptr->Instance = COMP4;
 80036b8:	6880      	ldr	r0, [r0, #8]
    hcomp4_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80036ba:	4a0a      	ldr	r2, [pc, #40]	; (80036e4 <_ZN10Components11init_COMP_4Ev+0x2c>)
void Components::init_COMP_4(void){
 80036bc:	b508      	push	{r3, lr}
    hcomp4_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80036be:	2300      	movs	r3, #0
 80036c0:	e9c0 2300 	strd	r2, r3, [r0]
    hcomp4_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80036c4:	2240      	movs	r2, #64	; 0x40
    hcomp4_ptr->Init.OutputPol = COMP_HYSTERESIS_NONE;
    hcomp4_ptr->Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
 80036c6:	e9c0 3304 	strd	r3, r3, [r0, #16]
    hcomp4_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC3_CH2;
 80036ca:	6082      	str	r2, [r0, #8]
    hcomp4_ptr->Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80036cc:	6183      	str	r3, [r0, #24]
    if (HAL_COMP_Init(hcomp4_ptr) != HAL_OK)
 80036ce:	f002 f8a5 	bl	800581c <HAL_COMP_Init>
 80036d2:	b130      	cbz	r0, 80036e2 <_ZN10Components11init_COMP_4Ev+0x2a>
    {
        this->Error_Handler();
 80036d4:	f7ff fe8e 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
        printf("problem with COMP4 init");
    }
}
 80036d8:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
        printf("problem with COMP4 init");
 80036dc:	4802      	ldr	r0, [pc, #8]	; (80036e8 <_ZN10Components11init_COMP_4Ev+0x30>)
 80036de:	f008 baa5 	b.w	800bc2c <iprintf>
}
 80036e2:	bd08      	pop	{r3, pc}
 80036e4:	4001020c 	.word	0x4001020c
 80036e8:	0800eb20 	.word	0x0800eb20

080036ec <_ZN10Components11init_COMP_5Ev>:

void Components::init_COMP_5(void){

	  hcomp5_ptr->Instance = COMP5;
 80036ec:	68c0      	ldr	r0, [r0, #12]
	  hcomp5_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80036ee:	4a0b      	ldr	r2, [pc, #44]	; (800371c <_ZN10Components11init_COMP_5Ev+0x30>)
void Components::init_COMP_5(void){
 80036f0:	b508      	push	{r3, lr}
	  hcomp5_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 80036f2:	2300      	movs	r3, #0
 80036f4:	e9c0 2300 	strd	r2, r3, [r0]
	  hcomp5_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC4_CH1;
 80036f8:	2240      	movs	r2, #64	; 0x40
	  hcomp5_ptr->Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
	  hcomp5_ptr->Init.Hysteresis = COMP_HYSTERESIS_NONE;
 80036fa:	e9c0 3303 	strd	r3, r3, [r0, #12]
	  hcomp5_ptr->Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
	  hcomp5_ptr->Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 80036fe:	e9c0 3305 	strd	r3, r3, [r0, #20]
	  hcomp5_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC4_CH1;
 8003702:	6082      	str	r2, [r0, #8]
	  if (HAL_COMP_Init(hcomp5_ptr) != HAL_OK)
 8003704:	f002 f88a 	bl	800581c <HAL_COMP_Init>
 8003708:	b130      	cbz	r0, 8003718 <_ZN10Components11init_COMP_5Ev+0x2c>
	  {
		this->Error_Handler();
 800370a:	f7ff fe73 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with COMP5 init");

	  }

}
 800370e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    printf("problem with COMP5 init");
 8003712:	4803      	ldr	r0, [pc, #12]	; (8003720 <_ZN10Components11init_COMP_5Ev+0x34>)
 8003714:	f008 ba8a 	b.w	800bc2c <iprintf>
}
 8003718:	bd08      	pop	{r3, pc}
 800371a:	bf00      	nop
 800371c:	40010210 	.word	0x40010210
 8003720:	0800eb38 	.word	0x0800eb38

08003724 <_ZN10Components11init_COMP_7Ev>:

void Components::init_COMP_7(void){


	   hcomp7_ptr->Instance = COMP7;
 8003724:	6900      	ldr	r0, [r0, #16]
	   hcomp7_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 8003726:	4a09      	ldr	r2, [pc, #36]	; (800374c <_ZN10Components11init_COMP_7Ev+0x28>)
void Components::init_COMP_7(void){
 8003728:	b508      	push	{r3, lr}
	   hcomp7_ptr->Init.InputPlus = COMP_INPUT_PLUS_IO1;
 800372a:	2300      	movs	r3, #0
 800372c:	e9c0 2300 	strd	r2, r3, [r0]
	   hcomp7_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 8003730:	2250      	movs	r2, #80	; 0x50
	   hcomp7_ptr->Init.OutputPol = COMP_OUTPUTPOL_NONINVERTED;
	   hcomp7_ptr->Init.Hysteresis = COMP_HYSTERESIS_NONE;
 8003732:	e9c0 3303 	strd	r3, r3, [r0, #12]
	   hcomp7_ptr->Init.BlankingSrce = COMP_BLANKINGSRC_NONE;
	   hcomp7_ptr->Init.TriggerMode = COMP_TRIGGERMODE_NONE;
 8003736:	e9c0 3305 	strd	r3, r3, [r0, #20]
	   hcomp7_ptr->Init.InputMinus = COMP_INPUT_MINUS_DAC2_CH1;
 800373a:	6082      	str	r2, [r0, #8]
	   if (HAL_COMP_Init(hcomp7_ptr) != HAL_OK)
 800373c:	f002 f86e 	bl	800581c <HAL_COMP_Init>
 8003740:	b118      	cbz	r0, 800374a <_ZN10Components11init_COMP_7Ev+0x26>
	     this->Error_Handler();
	   }



}
 8003742:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	     this->Error_Handler();
 8003746:	f7ff be55 	b.w	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
}
 800374a:	bd08      	pop	{r3, pc}
 800374c:	40010218 	.word	0x40010218

08003750 <_ZN10Components10init_DAC_1Ev>:


void Components::init_DAC_1(void){
 8003750:	b510      	push	{r4, lr}
 8003752:	4604      	mov	r4, r0
 8003754:	b08c      	sub	sp, #48	; 0x30

    DAC_ChannelConfTypeDef sConfig = {0};
 8003756:	2230      	movs	r2, #48	; 0x30
 8003758:	2100      	movs	r1, #0
 800375a:	4668      	mov	r0, sp
 800375c:	f007 fd14 	bl	800b188 <memset>
    /** DAC Initialization
    */
    hdac1_ptr->Instance = DAC1;
 8003760:	6960      	ldr	r0, [r4, #20]
 8003762:	4b16      	ldr	r3, [pc, #88]	; (80037bc <_ZN10Components10init_DAC_1Ev+0x6c>)
 8003764:	6003      	str	r3, [r0, #0]
    if (HAL_DAC_Init(hdac1_ptr) != HAL_OK)
 8003766:	f002 f9cb 	bl	8005b00 <HAL_DAC_Init>
 800376a:	b120      	cbz	r0, 8003776 <_ZN10Components10init_DAC_1Ev+0x26>
    {
        this->Error_Handler();
 800376c:	f7ff fe42 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
        printf("problem with DAC1 init");
 8003770:	4813      	ldr	r0, [pc, #76]	; (80037c0 <_ZN10Components10init_DAC_1Ev+0x70>)
 8003772:	f008 fa5b 	bl	800bc2c <iprintf>
    }

    /** DAC channel OUT1 config
    */
    sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
    sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003776:	2200      	movs	r2, #0
    sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003778:	2302      	movs	r3, #2
    sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
    sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
    sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
    sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
    if (HAL_DAC_ConfigChannel(hdac1_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800377a:	6960      	ldr	r0, [r4, #20]
    sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800377c:	9300      	str	r3, [sp, #0]
    if (HAL_DAC_ConfigChannel(hdac1_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 800377e:	4669      	mov	r1, sp
    sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003780:	e9cd 2202 	strd	r2, r2, [sp, #8]
    sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 8003784:	e9cd 2304 	strd	r2, r3, [sp, #16]
    sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003788:	e9cd 3206 	strd	r3, r2, [sp, #24]
    sConfig.DAC_DMADoubleDataMode = DISABLE;
 800378c:	f8ad 2004 	strh.w	r2, [sp, #4]
    if (HAL_DAC_ConfigChannel(hdac1_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003790:	f002 f9ca 	bl	8005b28 <HAL_DAC_ConfigChannel>
 8003794:	b120      	cbz	r0, 80037a0 <_ZN10Components10init_DAC_1Ev+0x50>
    {
        this->Error_Handler();
 8003796:	f7ff fe2d 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
        printf("problem with DAC1 init");
 800379a:	4809      	ldr	r0, [pc, #36]	; (80037c0 <_ZN10Components10init_DAC_1Ev+0x70>)
 800379c:	f008 fa46 	bl	800bc2c <iprintf>

    }

    /** DAC channel OUT2 config
    */
    if (HAL_DAC_ConfigChannel(hdac1_ptr, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 80037a0:	6960      	ldr	r0, [r4, #20]
 80037a2:	2210      	movs	r2, #16
 80037a4:	4669      	mov	r1, sp
 80037a6:	f002 f9bf 	bl	8005b28 <HAL_DAC_ConfigChannel>
 80037aa:	b120      	cbz	r0, 80037b6 <_ZN10Components10init_DAC_1Ev+0x66>
    {
        this->Error_Handler();
 80037ac:	f7ff fe22 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
        printf("problem with DAC1 init");
 80037b0:	4803      	ldr	r0, [pc, #12]	; (80037c0 <_ZN10Components10init_DAC_1Ev+0x70>)
 80037b2:	f008 fa3b 	bl	800bc2c <iprintf>

    }

}
 80037b6:	b00c      	add	sp, #48	; 0x30
 80037b8:	bd10      	pop	{r4, pc}
 80037ba:	bf00      	nop
 80037bc:	50000800 	.word	0x50000800
 80037c0:	0800eb50 	.word	0x0800eb50

080037c4 <_ZN10Components10init_DAC_2Ev>:

void Components::init_DAC_2(void){
 80037c4:	b510      	push	{r4, lr}
 80037c6:	4604      	mov	r4, r0
 80037c8:	b08c      	sub	sp, #48	; 0x30

	  DAC_ChannelConfTypeDef sConfig = {0};
 80037ca:	2230      	movs	r2, #48	; 0x30
 80037cc:	2100      	movs	r1, #0
 80037ce:	4668      	mov	r0, sp
 80037d0:	f007 fcda 	bl	800b188 <memset>

	  /** DAC Initialization
	  */
	  hdac2_ptr->Instance = DAC2;
 80037d4:	69a0      	ldr	r0, [r4, #24]
 80037d6:	4b10      	ldr	r3, [pc, #64]	; (8003818 <_ZN10Components10init_DAC_2Ev+0x54>)
 80037d8:	6003      	str	r3, [r0, #0]
	  if (HAL_DAC_Init(hdac2_ptr) != HAL_OK)
 80037da:	f002 f991 	bl	8005b00 <HAL_DAC_Init>
 80037de:	b120      	cbz	r0, 80037ea <_ZN10Components10init_DAC_2Ev+0x26>
	  {
	    this->Error_Handler();
 80037e0:	f7ff fe08 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC2 init");
 80037e4:	480d      	ldr	r0, [pc, #52]	; (800381c <_ZN10Components10init_DAC_2Ev+0x58>)
 80037e6:	f008 fa21 	bl	800bc2c <iprintf>
	  }

	  /** DAC channel OUT1 config
	  */
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80037ea:	2200      	movs	r2, #0
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80037ec:	2302      	movs	r3, #2
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
	  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
	  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
	  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
	  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80037ee:	480c      	ldr	r0, [pc, #48]	; (8003820 <_ZN10Components10init_DAC_2Ev+0x5c>)
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80037f0:	9300      	str	r3, [sp, #0]
	  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80037f2:	4669      	mov	r1, sp
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80037f4:	e9cd 2202 	strd	r2, r2, [sp, #8]
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80037f8:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80037fc:	e9cd 3206 	strd	r3, r2, [sp, #24]
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 8003800:	f8ad 2004 	strh.w	r2, [sp, #4]
	  if (HAL_DAC_ConfigChannel(&hdac2, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8003804:	f002 f990 	bl	8005b28 <HAL_DAC_ConfigChannel>
 8003808:	b120      	cbz	r0, 8003814 <_ZN10Components10init_DAC_2Ev+0x50>
	  {
	    this->Error_Handler();
 800380a:	f7ff fdf3 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC2 init");
 800380e:	4803      	ldr	r0, [pc, #12]	; (800381c <_ZN10Components10init_DAC_2Ev+0x58>)
 8003810:	f008 fa0c 	bl	800bc2c <iprintf>

	  }


}
 8003814:	b00c      	add	sp, #48	; 0x30
 8003816:	bd10      	pop	{r4, pc}
 8003818:	50000c00 	.word	0x50000c00
 800381c:	0800eb67 	.word	0x0800eb67
 8003820:	20000a7c 	.word	0x20000a7c

08003824 <_ZN10Components10init_DAC_3Ev>:

void Components::init_DAC_3(void){
 8003824:	b510      	push	{r4, lr}
 8003826:	4604      	mov	r4, r0
 8003828:	b08c      	sub	sp, #48	; 0x30

	  DAC_ChannelConfTypeDef sConfig = {0};
 800382a:	2230      	movs	r2, #48	; 0x30
 800382c:	2100      	movs	r1, #0
 800382e:	4668      	mov	r0, sp
 8003830:	f007 fcaa 	bl	800b188 <memset>


	  /** DAC Initialization
	  */
	  hdac3_ptr->Instance = DAC3;
 8003834:	69e0      	ldr	r0, [r4, #28]
 8003836:	4b11      	ldr	r3, [pc, #68]	; (800387c <_ZN10Components10init_DAC_3Ev+0x58>)
 8003838:	6003      	str	r3, [r0, #0]

	  if (HAL_DAC_Init(hdac3_ptr) != HAL_OK)
 800383a:	f002 f961 	bl	8005b00 <HAL_DAC_Init>
 800383e:	b120      	cbz	r0, 800384a <_ZN10Components10init_DAC_3Ev+0x26>
	  {
	    this->Error_Handler();
 8003840:	f7ff fdd8 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC3 init");
 8003844:	480e      	ldr	r0, [pc, #56]	; (8003880 <_ZN10Components10init_DAC_3Ev+0x5c>)
 8003846:	f008 f9f1 	bl	800bc2c <iprintf>

	  }

	  /** DAC channel OUT2 config
	  */
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 800384a:	2202      	movs	r2, #2
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800384c:	2300      	movs	r3, #0
	  sConfig.DAC_SignedFormat = DISABLE;
	  sConfig.DAC_SampleAndHold = DAC_SAMPLEANDHOLD_DISABLE;
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
	  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 800384e:	e9cd 3204 	strd	r3, r2, [sp, #16]
	  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
	  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 8003852:	e9cd 2306 	strd	r2, r3, [sp, #24]
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 8003856:	9200      	str	r2, [sp, #0]
	  if (HAL_DAC_ConfigChannel(hdac3_ptr, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003858:	69e0      	ldr	r0, [r4, #28]
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 800385a:	f8ad 3004 	strh.w	r3, [sp, #4]
	  if (HAL_DAC_ConfigChannel(hdac3_ptr, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 800385e:	2210      	movs	r2, #16
 8003860:	4669      	mov	r1, sp
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8003862:	e9cd 3302 	strd	r3, r3, [sp, #8]
	  if (HAL_DAC_ConfigChannel(hdac3_ptr, &sConfig, DAC_CHANNEL_2) != HAL_OK)
 8003866:	f002 f95f 	bl	8005b28 <HAL_DAC_ConfigChannel>
 800386a:	b120      	cbz	r0, 8003876 <_ZN10Components10init_DAC_3Ev+0x52>
	  {
	    this->Error_Handler();
 800386c:	f7ff fdc2 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC3 init");
 8003870:	4803      	ldr	r0, [pc, #12]	; (8003880 <_ZN10Components10init_DAC_3Ev+0x5c>)
 8003872:	f008 f9db 	bl	800bc2c <iprintf>

	  }



}
 8003876:	b00c      	add	sp, #48	; 0x30
 8003878:	bd10      	pop	{r4, pc}
 800387a:	bf00      	nop
 800387c:	50001000 	.word	0x50001000
 8003880:	0800eb7e 	.word	0x0800eb7e

08003884 <_ZN10Components10init_DAC_4Ev>:

void Components::init_DAC_4(void){
 8003884:	b510      	push	{r4, lr}
 8003886:	4604      	mov	r4, r0
 8003888:	b08c      	sub	sp, #48	; 0x30


	  DAC_ChannelConfTypeDef sConfig = {0};
 800388a:	2230      	movs	r2, #48	; 0x30
 800388c:	2100      	movs	r1, #0
 800388e:	4668      	mov	r0, sp
 8003890:	f007 fc7a 	bl	800b188 <memset>

	  /** DAC Initialization
	  */
	  hdac4_ptr->Instance = DAC4;
 8003894:	6a20      	ldr	r0, [r4, #32]
 8003896:	4b10      	ldr	r3, [pc, #64]	; (80038d8 <_ZN10Components10init_DAC_4Ev+0x54>)
 8003898:	6003      	str	r3, [r0, #0]
	  if (HAL_DAC_Init(hdac4_ptr) != HAL_OK)
 800389a:	f002 f931 	bl	8005b00 <HAL_DAC_Init>
 800389e:	b120      	cbz	r0, 80038aa <_ZN10Components10init_DAC_4Ev+0x26>
	  {
	    this->Error_Handler();
 80038a0:	f7ff fda8 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC4 init");
 80038a4:	480d      	ldr	r0, [pc, #52]	; (80038dc <_ZN10Components10init_DAC_4Ev+0x58>)
 80038a6:	f008 f9c1 	bl	800bc2c <iprintf>
	  }

	  /** DAC channel OUT1 config
	  */
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80038aa:	2200      	movs	r2, #0
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80038ac:	2302      	movs	r3, #2
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
	  sConfig.DAC_Trigger2 = DAC_TRIGGER_NONE;
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
	  sConfig.DAC_ConnectOnChipPeripheral = DAC_CHIPCONNECT_INTERNAL;
	  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
	  if (HAL_DAC_ConfigChannel(hdac4_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80038ae:	6a20      	ldr	r0, [r4, #32]
	  sConfig.DAC_HighFrequency = DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC;
 80038b0:	9300      	str	r3, [sp, #0]
	  if (HAL_DAC_ConfigChannel(hdac4_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80038b2:	4669      	mov	r1, sp
	  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 80038b4:	e9cd 2202 	strd	r2, r2, [sp, #8]
	  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_DISABLE;
 80038b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
	  sConfig.DAC_UserTrimming = DAC_TRIMMING_FACTORY;
 80038bc:	e9cd 3206 	strd	r3, r2, [sp, #24]
	  sConfig.DAC_DMADoubleDataMode = DISABLE;
 80038c0:	f8ad 2004 	strh.w	r2, [sp, #4]
	  if (HAL_DAC_ConfigChannel(hdac4_ptr, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 80038c4:	f002 f930 	bl	8005b28 <HAL_DAC_ConfigChannel>
 80038c8:	b120      	cbz	r0, 80038d4 <_ZN10Components10init_DAC_4Ev+0x50>
	  {
	    this->Error_Handler();
 80038ca:	f7ff fd93 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with DAC4 init");
 80038ce:	4803      	ldr	r0, [pc, #12]	; (80038dc <_ZN10Components10init_DAC_4Ev+0x58>)
 80038d0:	f008 f9ac 	bl	800bc2c <iprintf>

	  }


}
 80038d4:	b00c      	add	sp, #48	; 0x30
 80038d6:	bd10      	pop	{r4, pc}
 80038d8:	50001400 	.word	0x50001400
 80038dc:	0800eb95 	.word	0x0800eb95

080038e0 <_ZN10Components9init_OA_1Ev>:

void Components::init_OA_1(void){

	  hopamp1_ptr->Instance = OPAMP1;
 80038e0:	6a40      	ldr	r0, [r0, #36]	; 0x24
	  hopamp1_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80038e2:	4a0c      	ldr	r2, [pc, #48]	; (8003914 <_ZN10Components9init_OA_1Ev+0x34>)
void Components::init_OA_1(void){
 80038e4:	b508      	push	{r3, lr}
	  hopamp1_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80038e6:	2300      	movs	r3, #0
 80038e8:	e9c0 2300 	strd	r2, r3, [r0]
	  hopamp1_ptr->Init.Mode = OPAMP_PGA_MODE;
 80038ec:	2240      	movs	r2, #64	; 0x40
 80038ee:	6082      	str	r2, [r0, #8]
	  hopamp1_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
	  hopamp1_ptr->Init.InternalOutput = ENABLE;
 80038f0:	2201      	movs	r2, #1
	  hopamp1_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
	  hopamp1_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
	  hopamp1_ptr->Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 80038f2:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	  hopamp1_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80038f6:	6103      	str	r3, [r0, #16]
	  hopamp1_ptr->Init.InternalOutput = ENABLE;
 80038f8:	7502      	strb	r2, [r0, #20]
	  hopamp1_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80038fa:	6183      	str	r3, [r0, #24]
	  hopamp1_ptr->Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80038fc:	62c3      	str	r3, [r0, #44]	; 0x2c
	  if (HAL_OPAMP_Init(hopamp1_ptr) != HAL_OK)
 80038fe:	f002 fd25 	bl	800634c <HAL_OPAMP_Init>
 8003902:	b130      	cbz	r0, 8003912 <_ZN10Components9init_OA_1Ev+0x32>
	  {
	    this->Error_Handler();
 8003904:	f7ff fd76 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with OA1 init");
	  }


}
 8003908:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    printf("problem with OA1 init");
 800390c:	4802      	ldr	r0, [pc, #8]	; (8003918 <_ZN10Components9init_OA_1Ev+0x38>)
 800390e:	f008 b98d 	b.w	800bc2c <iprintf>
}
 8003912:	bd08      	pop	{r3, pc}
 8003914:	40010300 	.word	0x40010300
 8003918:	0800ebac 	.word	0x0800ebac

0800391c <_ZN10Components9init_OA_2Ev>:

void Components::init_OA_2(void){

	    hopamp2_ptr->Instance = OPAMP2;
 800391c:	6a80      	ldr	r0, [r0, #40]	; 0x28
	    hopamp2_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800391e:	4a0d      	ldr	r2, [pc, #52]	; (8003954 <_ZN10Components9init_OA_2Ev+0x38>)
void Components::init_OA_2(void){
 8003920:	b508      	push	{r3, lr}
	    hopamp2_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8003922:	2300      	movs	r3, #0
 8003924:	e9c0 2300 	strd	r2, r3, [r0]
	    hopamp2_ptr->Init.Mode = OPAMP_PGA_MODE;
 8003928:	2240      	movs	r2, #64	; 0x40
 800392a:	6082      	str	r2, [r0, #8]
	    hopamp2_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
	    hopamp2_ptr->Init.InternalOutput = ENABLE;
 800392c:	2201      	movs	r2, #1
 800392e:	7502      	strb	r2, [r0, #20]
	    hopamp2_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
	    hopamp2_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
	    hopamp2_ptr->Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 8003930:	f44f 4240 	mov.w	r2, #49152	; 0xc000
	    hopamp2_ptr->Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003934:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
	    hopamp2_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003938:	6103      	str	r3, [r0, #16]
	    hopamp2_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 800393a:	6183      	str	r3, [r0, #24]
	    hopamp2_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 800393c:	6243      	str	r3, [r0, #36]	; 0x24
	    if (HAL_OPAMP_Init(hopamp2_ptr) != HAL_OK)
 800393e:	f002 fd05 	bl	800634c <HAL_OPAMP_Init>
 8003942:	b130      	cbz	r0, 8003952 <_ZN10Components9init_OA_2Ev+0x36>
	    {
	      this->Error_Handler();
 8003944:	f7ff fd56 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		    printf("problem with OA2 init");

	    }


}
 8003948:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		    printf("problem with OA2 init");
 800394c:	4802      	ldr	r0, [pc, #8]	; (8003958 <_ZN10Components9init_OA_2Ev+0x3c>)
 800394e:	f008 b96d 	b.w	800bc2c <iprintf>
}
 8003952:	bd08      	pop	{r3, pc}
 8003954:	40010304 	.word	0x40010304
 8003958:	0800ebc2 	.word	0x0800ebc2

0800395c <_ZN10Components9init_OA_3Ev>:

void Components::init_OA_3(void){

	   hopamp3_ptr->Instance = OPAMP3;
 800395c:	6ac0      	ldr	r0, [r0, #44]	; 0x2c
	   hopamp3_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800395e:	4a0c      	ldr	r2, [pc, #48]	; (8003990 <_ZN10Components9init_OA_3Ev+0x34>)
void Components::init_OA_3(void){
 8003960:	b508      	push	{r3, lr}
	   hopamp3_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 8003962:	2300      	movs	r3, #0
 8003964:	e9c0 2300 	strd	r2, r3, [r0]
	   hopamp3_ptr->Init.Mode = OPAMP_PGA_MODE;
 8003968:	2240      	movs	r2, #64	; 0x40
 800396a:	6082      	str	r2, [r0, #8]
	   hopamp3_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
	   hopamp3_ptr->Init.InternalOutput = ENABLE;
 800396c:	2201      	movs	r2, #1
	   hopamp3_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
	   hopamp3_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
	   hopamp3_ptr->Init.PgaGain = OPAMP_PGA_GAIN_2_OR_MINUS_1;
 800396e:	e9c0 3309 	strd	r3, r3, [r0, #36]	; 0x24
	   hopamp3_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 8003972:	6103      	str	r3, [r0, #16]
	   hopamp3_ptr->Init.InternalOutput = ENABLE;
 8003974:	7502      	strb	r2, [r0, #20]
	   hopamp3_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 8003976:	6183      	str	r3, [r0, #24]
	   hopamp3_ptr->Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 8003978:	62c3      	str	r3, [r0, #44]	; 0x2c
	   if (HAL_OPAMP_Init(hopamp3_ptr) != HAL_OK)
 800397a:	f002 fce7 	bl	800634c <HAL_OPAMP_Init>
 800397e:	b130      	cbz	r0, 800398e <_ZN10Components9init_OA_3Ev+0x32>
	   {
	     this->Error_Handler();
 8003980:	f7ff fd38 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
		    printf("problem with OA3 init");

	   }

}
 8003984:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
		    printf("problem with OA3 init");
 8003988:	4802      	ldr	r0, [pc, #8]	; (8003994 <_ZN10Components9init_OA_3Ev+0x38>)
 800398a:	f008 b94f 	b.w	800bc2c <iprintf>
}
 800398e:	bd08      	pop	{r3, pc}
 8003990:	40010308 	.word	0x40010308
 8003994:	0800ebd8 	.word	0x0800ebd8

08003998 <_ZN10Components9init_OA_4Ev>:

void Components::init_OA_4(void){

	  hopamp4_ptr->Instance = OPAMP4;
 8003998:	6b00      	ldr	r0, [r0, #48]	; 0x30
	  hopamp4_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800399a:	4a0d      	ldr	r2, [pc, #52]	; (80039d0 <_ZN10Components9init_OA_4Ev+0x38>)
void Components::init_OA_4(void){
 800399c:	b508      	push	{r3, lr}
	  hopamp4_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 800399e:	2300      	movs	r3, #0
 80039a0:	e9c0 2300 	strd	r2, r3, [r0]
	  hopamp4_ptr->Init.Mode = OPAMP_PGA_MODE;
 80039a4:	2240      	movs	r2, #64	; 0x40
 80039a6:	6082      	str	r2, [r0, #8]
	  hopamp4_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
	  hopamp4_ptr->Init.InternalOutput = ENABLE;
 80039a8:	2201      	movs	r2, #1
 80039aa:	7502      	strb	r2, [r0, #20]
	  hopamp4_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
	  hopamp4_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
	  hopamp4_ptr->Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80039ac:	f44f 4240 	mov.w	r2, #49152	; 0xc000
	  hopamp4_ptr->Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80039b0:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
	  hopamp4_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80039b4:	6103      	str	r3, [r0, #16]
	  hopamp4_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80039b6:	6183      	str	r3, [r0, #24]
	  hopamp4_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80039b8:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_OPAMP_Init(hopamp4_ptr) != HAL_OK)
 80039ba:	f002 fcc7 	bl	800634c <HAL_OPAMP_Init>
 80039be:	b130      	cbz	r0, 80039ce <_ZN10Components9init_OA_4Ev+0x36>
	  {
	    this->Error_Handler();
 80039c0:	f7ff fd18 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with OA4 init");

	  }
}
 80039c4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    printf("problem with OA4 init");
 80039c8:	4802      	ldr	r0, [pc, #8]	; (80039d4 <_ZN10Components9init_OA_4Ev+0x3c>)
 80039ca:	f008 b92f 	b.w	800bc2c <iprintf>
}
 80039ce:	bd08      	pop	{r3, pc}
 80039d0:	4001030c 	.word	0x4001030c
 80039d4:	0800ebee 	.word	0x0800ebee

080039d8 <_ZN10Components9init_OA_5Ev>:

void Components::init_OA_5(void){

	  hopamp5_ptr->Instance = OPAMP5;
 80039d8:	6b40      	ldr	r0, [r0, #52]	; 0x34
	  hopamp5_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80039da:	4a0d      	ldr	r2, [pc, #52]	; (8003a10 <_ZN10Components9init_OA_5Ev+0x38>)
void Components::init_OA_5(void){
 80039dc:	b508      	push	{r3, lr}
	  hopamp5_ptr->Init.PowerMode = OPAMP_POWERMODE_NORMALSPEED;
 80039de:	2300      	movs	r3, #0
 80039e0:	e9c0 2300 	strd	r2, r3, [r0]
	  hopamp5_ptr->Init.Mode = OPAMP_PGA_MODE;
 80039e4:	2240      	movs	r2, #64	; 0x40
 80039e6:	6082      	str	r2, [r0, #8]
	  hopamp5_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
	  hopamp5_ptr->Init.InternalOutput = ENABLE;
 80039e8:	2201      	movs	r2, #1
 80039ea:	7502      	strb	r2, [r0, #20]
	  hopamp5_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
	  hopamp5_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
	  hopamp5_ptr->Init.PgaGain = OPAMP_PGA_GAIN_16_OR_MINUS_15;
 80039ec:	f44f 4240 	mov.w	r2, #49152	; 0xc000
	  hopamp5_ptr->Init.UserTrimming = OPAMP_TRIMMING_FACTORY;
 80039f0:	e9c0 230a 	strd	r2, r3, [r0, #40]	; 0x28
	  hopamp5_ptr->Init.NonInvertingInput = OPAMP_NONINVERTINGINPUT_IO0;
 80039f4:	6103      	str	r3, [r0, #16]
	  hopamp5_ptr->Init.TimerControlledMuxmode = OPAMP_TIMERCONTROLLEDMUXMODE_DISABLE;
 80039f6:	6183      	str	r3, [r0, #24]
	  hopamp5_ptr->Init.PgaConnect = OPAMP_PGA_CONNECT_INVERTINGINPUT_NO;
 80039f8:	6243      	str	r3, [r0, #36]	; 0x24
	  if (HAL_OPAMP_Init(hopamp5_ptr) != HAL_OK)
 80039fa:	f002 fca7 	bl	800634c <HAL_OPAMP_Init>
 80039fe:	b130      	cbz	r0, 8003a0e <_ZN10Components9init_OA_5Ev+0x36>
	  {
	    this->Error_Handler();
 8003a00:	f7ff fcf8 	bl	80033f4 <_ZN10Components13Error_HandlerEv.constprop.0>
	    printf("problem with OA5 init");

	  }

}
 8003a04:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
	    printf("problem with OA5 init");
 8003a08:	4802      	ldr	r0, [pc, #8]	; (8003a14 <_ZN10Components9init_OA_5Ev+0x3c>)
 8003a0a:	f008 b90f 	b.w	800bc2c <iprintf>
}
 8003a0e:	bd08      	pop	{r3, pc}
 8003a10:	40010310 	.word	0x40010310
 8003a14:	0800ec04 	.word	0x0800ec04

08003a18 <_ZN10Components15init_ComponentsEv>:
void Components::init_Components(void){
 8003a18:	b510      	push	{r4, lr}
 8003a1a:	4604      	mov	r4, r0
	this->init_COMP_1();
 8003a1c:	f7ff fe14 	bl	8003648 <_ZN10Components11init_COMP_1Ev>
	this->init_COMP_2();
 8003a20:	4620      	mov	r0, r4
 8003a22:	f7ff fe2d 	bl	8003680 <_ZN10Components11init_COMP_2Ev>
	this->init_COMP_4();
 8003a26:	4620      	mov	r0, r4
 8003a28:	f7ff fe46 	bl	80036b8 <_ZN10Components11init_COMP_4Ev>
	this->init_COMP_5();
 8003a2c:	4620      	mov	r0, r4
 8003a2e:	f7ff fe5d 	bl	80036ec <_ZN10Components11init_COMP_5Ev>
	this->init_COMP_7();
 8003a32:	4620      	mov	r0, r4
 8003a34:	f7ff fe76 	bl	8003724 <_ZN10Components11init_COMP_7Ev>
	this->init_ADC_1();
 8003a38:	4620      	mov	r0, r4
 8003a3a:	f7ff fcf3 	bl	8003424 <_ZN10Components10init_ADC_1Ev>
	this->init_DAC_1();
 8003a3e:	4620      	mov	r0, r4
 8003a40:	f7ff fe86 	bl	8003750 <_ZN10Components10init_DAC_1Ev>
	this->init_DAC_2();
 8003a44:	4620      	mov	r0, r4
 8003a46:	f7ff febd 	bl	80037c4 <_ZN10Components10init_DAC_2Ev>
	this->init_DAC_3();
 8003a4a:	4620      	mov	r0, r4
 8003a4c:	f7ff feea 	bl	8003824 <_ZN10Components10init_DAC_3Ev>
	this->init_DAC_4();
 8003a50:	4620      	mov	r0, r4
 8003a52:	f7ff ff17 	bl	8003884 <_ZN10Components10init_DAC_4Ev>
	this->init_OA_1();
 8003a56:	4620      	mov	r0, r4
 8003a58:	f7ff ff42 	bl	80038e0 <_ZN10Components9init_OA_1Ev>
	this->init_OA_2();
 8003a5c:	4620      	mov	r0, r4
 8003a5e:	f7ff ff5d 	bl	800391c <_ZN10Components9init_OA_2Ev>
	this->init_ADC_2();
 8003a62:	4620      	mov	r0, r4
 8003a64:	f7ff fd1e 	bl	80034a4 <_ZN10Components10init_ADC_2Ev>
	this->init_OA_3();
 8003a68:	4620      	mov	r0, r4
 8003a6a:	f7ff ff77 	bl	800395c <_ZN10Components9init_OA_3Ev>
	this->init_OA_4();
 8003a6e:	4620      	mov	r0, r4
 8003a70:	f7ff ff92 	bl	8003998 <_ZN10Components9init_OA_4Ev>
	this->init_ADC_5();
 8003a74:	4620      	mov	r0, r4
 8003a76:	f7ff fd7d 	bl	8003574 <_ZN10Components10init_ADC_5Ev>
	this->init_OA_5();
 8003a7a:	4620      	mov	r0, r4
 8003a7c:	f7ff ffac 	bl	80039d8 <_ZN10Components9init_OA_5Ev>
		HAL_OPAMP_Start(hopamp1_ptr);
 8003a80:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003a82:	f002 fce5 	bl	8006450 <HAL_OPAMP_Start>
		HAL_OPAMP_Start(hopamp2_ptr);
 8003a86:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003a88:	f002 fce2 	bl	8006450 <HAL_OPAMP_Start>
		HAL_OPAMP_Start(hopamp3_ptr);
 8003a8c:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003a8e:	f002 fcdf 	bl	8006450 <HAL_OPAMP_Start>
		HAL_OPAMP_Start(hopamp4_ptr);
 8003a92:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003a94:	f002 fcdc 	bl	8006450 <HAL_OPAMP_Start>
		HAL_OPAMP_Start(hopamp5_ptr);
 8003a98:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003a9a:	f002 fcd9 	bl	8006450 <HAL_OPAMP_Start>
		HAL_OPAMP_SelfCalibrate(hopamp1_ptr);
 8003a9e:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8003aa0:	f002 fceb 	bl	800647a <HAL_OPAMP_SelfCalibrate>
		HAL_OPAMP_SelfCalibrate(hopamp2_ptr);
 8003aa4:	6aa0      	ldr	r0, [r4, #40]	; 0x28
 8003aa6:	f002 fce8 	bl	800647a <HAL_OPAMP_SelfCalibrate>
		HAL_OPAMP_SelfCalibrate(hopamp3_ptr);
 8003aaa:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
 8003aac:	f002 fce5 	bl	800647a <HAL_OPAMP_SelfCalibrate>
		HAL_OPAMP_SelfCalibrate(hopamp4_ptr);
 8003ab0:	6b20      	ldr	r0, [r4, #48]	; 0x30
 8003ab2:	f002 fce2 	bl	800647a <HAL_OPAMP_SelfCalibrate>
		HAL_OPAMP_SelfCalibrate(hopamp5_ptr);
 8003ab6:	6b60      	ldr	r0, [r4, #52]	; 0x34
 8003ab8:	f002 fcdf 	bl	800647a <HAL_OPAMP_SelfCalibrate>
		HAL_ADCEx_Calibration_Start(hadc1_ptr, ADC_SINGLE_ENDED);
 8003abc:	6ba0      	ldr	r0, [r4, #56]	; 0x38
 8003abe:	217f      	movs	r1, #127	; 0x7f
 8003ac0:	f001 fdb4 	bl	800562c <HAL_ADCEx_Calibration_Start>
		HAL_ADCEx_Calibration_Start(hadc2_ptr, ADC_SINGLE_ENDED);
 8003ac4:	6be0      	ldr	r0, [r4, #60]	; 0x3c
 8003ac6:	217f      	movs	r1, #127	; 0x7f
 8003ac8:	f001 fdb0 	bl	800562c <HAL_ADCEx_Calibration_Start>
		HAL_ADCEx_Calibration_Start(hadc5_ptr, ADC_SINGLE_ENDED);
 8003acc:	6c20      	ldr	r0, [r4, #64]	; 0x40
 8003ace:	217f      	movs	r1, #127	; 0x7f
}
 8003ad0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		HAL_ADCEx_Calibration_Start(hadc5_ptr, ADC_SINGLE_ENDED);
 8003ad4:	f001 bdaa 	b.w	800562c <HAL_ADCEx_Calibration_Start>

08003ad8 <_ZN10Components9get_ADC_1Ev>:

ADC_HandleTypeDef* Components::get_ADC_1(void){

	return &hadc1;
}
 8003ad8:	4800      	ldr	r0, [pc, #0]	; (8003adc <_ZN10Components9get_ADC_1Ev+0x4>)
 8003ada:	4770      	bx	lr
 8003adc:	20000870 	.word	0x20000870

08003ae0 <_ZN10Components9get_ADC_2Ev>:

ADC_HandleTypeDef* Components::get_ADC_2(void){

	return &hadc2;
}
 8003ae0:	4800      	ldr	r0, [pc, #0]	; (8003ae4 <_ZN10Components9get_ADC_2Ev+0x4>)
 8003ae2:	4770      	bx	lr
 8003ae4:	200008dc 	.word	0x200008dc

08003ae8 <_ZN10Components9get_ADC_5Ev>:

ADC_HandleTypeDef* Components::get_ADC_5(void){

	return &hadc5;

}
 8003ae8:	4800      	ldr	r0, [pc, #0]	; (8003aec <_ZN10Components9get_ADC_5Ev+0x4>)
 8003aea:	4770      	bx	lr
 8003aec:	20000948 	.word	0x20000948

08003af0 <_ZN8DebuggerC1EP18HerelinkController>:
#include "debugger.h"

Debugger::Debugger(HerelinkController *controller){

	this->_controller = controller;
 8003af0:	6001      	str	r1, [r0, #0]


}
 8003af2:	4770      	bx	lr

08003af4 <main>:
UART_HandleTypeDef huart1;
UART_HandleTypeDef huart2;



int main(void){
 8003af4:	b500      	push	{lr}
 8003af6:	f6ad 2de4 	subw	sp, sp, #2788	; 0xae4
	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes
	 * the Flash interface and the Systick. */
	HAL_Init();
 8003afa:	f000 fe0f 	bl	800471c <HAL_Init>
	HAL_Delay(100);
 8003afe:	2064      	movs	r0, #100	; 0x64
 8003b00:	f000 fe2e 	bl	8004760 <HAL_Delay>

	//Initialize clock/DMA/... configurations and components.
	Initializer init(&huart1, &huart2);
 8003b04:	4a17      	ldr	r2, [pc, #92]	; (8003b64 <main+0x70>)
 8003b06:	4918      	ldr	r1, [pc, #96]	; (8003b68 <main+0x74>)
 8003b08:	a815      	add	r0, sp, #84	; 0x54
 8003b0a:	f7ff fc59 	bl	80033c0 <_ZN11InitializerC1EP20__UART_HandleTypeDefS1_>
	init.init_Configs();
 8003b0e:	a815      	add	r0, sp, #84	; 0x54
 8003b10:	f7ff fb68 	bl	80031e4 <_ZN11Initializer12init_ConfigsEv>
	HAL_Delay(500);
	Components components;
 8003b14:	ac04      	add	r4, sp, #16
	HAL_Delay(500);
 8003b16:	f44f 70fa 	mov.w	r0, #500	; 0x1f4
 8003b1a:	f000 fe21 	bl	8004760 <HAL_Delay>
	Components components;
 8003b1e:	4913      	ldr	r1, [pc, #76]	; (8003b6c <main+0x78>)
 8003b20:	2244      	movs	r2, #68	; 0x44
 8003b22:	4620      	mov	r0, r4
 8003b24:	f007 fb22 	bl	800b16c <memcpy>
	components.init_Components();
 8003b28:	4620      	mov	r0, r4
 8003b2a:	f7ff ff75 	bl	8003a18 <_ZN10Components15init_ComponentsEv>


	//HerelinkController object contains all sbus, altimeter & mavlink functionality. ctrl + click to expand
	HerelinkController controller(&huart2, &huart1, &init, &components);
 8003b2e:	4a0e      	ldr	r2, [pc, #56]	; (8003b68 <main+0x74>)
 8003b30:	490c      	ldr	r1, [pc, #48]	; (8003b64 <main+0x70>)
 8003b32:	9400      	str	r4, [sp, #0]
 8003b34:	ab15      	add	r3, sp, #84	; 0x54
 8003b36:	a88a      	add	r0, sp, #552	; 0x228
 8003b38:	f7fd fd18 	bl	800156c <_ZN18HerelinkControllerC1EP20__UART_HandleTypeDefS1_P11InitializerP10Components>

	Debugger debugger(&controller);
 8003b3c:	a98a      	add	r1, sp, #552	; 0x228
 8003b3e:	a803      	add	r0, sp, #12
 8003b40:	f7ff ffd6 	bl	8003af0 <_ZN8DebuggerC1EP18HerelinkController>

	printf("\r\n sanity check \r \n");
 8003b44:	480a      	ldr	r0, [pc, #40]	; (8003b70 <main+0x7c>)
 8003b46:	f008 f8f7 	bl	800bd38 <puts>
	HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin);
 8003b4a:	480a      	ldr	r0, [pc, #40]	; (8003b74 <main+0x80>)
 8003b4c:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003b50:	f002 fb4f 	bl	80061f2 <HAL_GPIO_TogglePin>

	HAL_Delay(1000);
 8003b54:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b58:	f000 fe02 	bl	8004760 <HAL_Delay>
	/* Main loop */
	while (1){

			controller.update();
 8003b5c:	a88a      	add	r0, sp, #552	; 0x228
 8003b5e:	f7fd fd2b 	bl	80015b8 <_ZN18HerelinkController6updateEv>
	while (1){
 8003b62:	e7fb      	b.n	8003b5c <main+0x68>
 8003b64:	20000cc0 	.word	0x20000cc0
 8003b68:	20000c30 	.word	0x20000c30
 8003b6c:	0800dcf8 	.word	0x0800dcf8
 8003b70:	0800ec1a 	.word	0x0800ec1a
 8003b74:	48000800 	.word	0x48000800

08003b78 <Error_Handler>:

  /* USER CODE END Callback 1 */
}


void Error_Handler(void){
 8003b78:	b570      	push	{r4, r5, r6, lr}


	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 8003b7a:	4e0a      	ldr	r6, [pc, #40]	; (8003ba4 <Error_Handler+0x2c>)
		printf("MESSAGE FROM MAIN ERROR HANDLER \r\n");
 8003b7c:	4d0a      	ldr	r5, [pc, #40]	; (8003ba8 <Error_Handler+0x30>)
void Error_Handler(void){
 8003b7e:	241e      	movs	r4, #30
		HAL_GPIO_TogglePin(gled_pc14_GPIO_Port, gled_pc14_Pin); //signal led
 8003b80:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8003b84:	4630      	mov	r0, r6
 8003b86:	f002 fb34 	bl	80061f2 <HAL_GPIO_TogglePin>
		printf("MESSAGE FROM MAIN ERROR HANDLER \r\n");
 8003b8a:	4628      	mov	r0, r5
 8003b8c:	f008 f8d4 	bl	800bd38 <puts>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8003b90:	3c01      	subs	r4, #1
		HAL_Delay(1000);
 8003b92:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8003b96:	f000 fde3 	bl	8004760 <HAL_Delay>
	for (uint8_t i = 0; i < 30; i++){		/* Toggle LED signal for error */
 8003b9a:	f014 04ff 	ands.w	r4, r4, #255	; 0xff
 8003b9e:	d1ef      	bne.n	8003b80 <Error_Handler+0x8>

	}

}
 8003ba0:	bd70      	pop	{r4, r5, r6, pc}
 8003ba2:	bf00      	nop
 8003ba4:	48000800 	.word	0x48000800
 8003ba8:	0800ec2d 	.word	0x0800ec2d

08003bac <HAL_MspInit>:
{
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bac:	4b0a      	ldr	r3, [pc, #40]	; (8003bd8 <HAL_MspInit+0x2c>)
 8003bae:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8003bb0:	f042 0201 	orr.w	r2, r2, #1
 8003bb4:	661a      	str	r2, [r3, #96]	; 0x60
 8003bb6:	6e1a      	ldr	r2, [r3, #96]	; 0x60
{
 8003bb8:	b082      	sub	sp, #8
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003bba:	f002 0201 	and.w	r2, r2, #1
 8003bbe:	9200      	str	r2, [sp, #0]
 8003bc0:	9a00      	ldr	r2, [sp, #0]
  __HAL_RCC_PWR_CLK_ENABLE();
 8003bc2:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 8003bc4:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 8003bc8:	659a      	str	r2, [r3, #88]	; 0x58
 8003bca:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8003bcc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bd0:	9301      	str	r3, [sp, #4]
 8003bd2:	9b01      	ldr	r3, [sp, #4]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8003bd4:	b002      	add	sp, #8
 8003bd6:	4770      	bx	lr
 8003bd8:	40021000 	.word	0x40021000

08003bdc <HAL_ADC_MspInit>:
* This function configures the hardware resources used in this example
* @param hadc: ADC handle pointer
* @retval None
*/
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8003bdc:	b570      	push	{r4, r5, r6, lr}
 8003bde:	b0a0      	sub	sp, #128	; 0x80
 8003be0:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003be2:	2214      	movs	r2, #20
 8003be4:	2100      	movs	r1, #0
 8003be6:	a806      	add	r0, sp, #24
 8003be8:	f007 face 	bl	800b188 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003bec:	2254      	movs	r2, #84	; 0x54
 8003bee:	2100      	movs	r1, #0
 8003bf0:	a80b      	add	r0, sp, #44	; 0x2c
 8003bf2:	f007 fac9 	bl	800b188 <memset>
  if(hadc->Instance==ADC1)
 8003bf6:	682b      	ldr	r3, [r5, #0]
 8003bf8:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8003bfc:	d169      	bne.n	8003cd2 <HAL_ADC_MspInit+0xf6>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003bfe:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003c02:	930b      	str	r3, [sp, #44]	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c04:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003c06:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003c0a:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003c0c:	f003 ff46 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8003c10:	b108      	cbz	r0, 8003c16 <HAL_ADC_MspInit+0x3a>
    {
      Error_Handler();
 8003c12:	f7ff ffb1 	bl	8003b78 <Error_Handler>
    }

    /* Peripheral clock enable */
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003c16:	4a6c      	ldr	r2, [pc, #432]	; (8003dc8 <HAL_ADC_MspInit+0x1ec>)
 8003c18:	6813      	ldr	r3, [r2, #0]
 8003c1a:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003c1c:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003c1e:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003c20:	4b6a      	ldr	r3, [pc, #424]	; (8003dcc <HAL_ADC_MspInit+0x1f0>)
 8003c22:	d108      	bne.n	8003c36 <HAL_ADC_MspInit+0x5a>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003c24:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c26:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003c2a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c2c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c2e:	f402 5200 	and.w	r2, r2, #8192	; 0x2000
 8003c32:	9201      	str	r2, [sp, #4]
 8003c34:	9a01      	ldr	r2, [sp, #4]
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003c36:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c38:	f042 0201 	orr.w	r2, r2, #1
 8003c3c:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c3e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c40:	f002 0201 	and.w	r2, r2, #1
 8003c44:	9202      	str	r2, [sp, #8]
 8003c46:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c48:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003c4a:	f042 0202 	orr.w	r2, r2, #2
 8003c4e:	64da      	str	r2, [r3, #76]	; 0x4c
 8003c50:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003c52:	f003 0302 	and.w	r3, r3, #2
 8003c56:	9303      	str	r3, [sp, #12]
    PB11     ------> ADC1_IN14
    PB12     ------> ADC1_IN11
    */
    GPIO_InitStruct.Pin = ADC_BATT_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c58:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c5a:	2403      	movs	r4, #3
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003c5c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c5e:	9608      	str	r6, [sp, #32]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c60:	2301      	movs	r3, #1
    HAL_GPIO_Init(ADC_BATT_GPIO_Port, &GPIO_InitStruct);
 8003c62:	a906      	add	r1, sp, #24
 8003c64:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c68:	e9cd 3406 	strd	r3, r4, [sp, #24]
    HAL_GPIO_Init(ADC_BATT_GPIO_Port, &GPIO_InitStruct);
 8003c6c:	f002 f9f0 	bl	8006050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = ADC_LIN3_Pin|ADC_LIN2_Pin|ADC_LIN1_Pin;
 8003c70:	f641 0302 	movw	r3, #6146	; 0x1802
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c74:	4856      	ldr	r0, [pc, #344]	; (8003dd0 <HAL_ADC_MspInit+0x1f4>)
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003c76:	9608      	str	r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c78:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003c7a:	e9cd 3406 	strd	r3, r4, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8003c7e:	f002 f9e7 	bl	8006050 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 8003c82:	4c54      	ldr	r4, [pc, #336]	; (8003dd4 <HAL_ADC_MspInit+0x1f8>)
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8003c84:	4a54      	ldr	r2, [pc, #336]	; (8003dd8 <HAL_ADC_MspInit+0x1fc>)
 8003c86:	2305      	movs	r3, #5
 8003c88:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003c8c:	2180      	movs	r1, #128	; 0x80
 8003c8e:	f44f 7380 	mov.w	r3, #256	; 0x100
 8003c92:	e9c4 1304 	strd	r1, r3, [r4, #16]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003c96:	f44f 6380 	mov.w	r3, #1024	; 0x400
    hdma_adc1.Init.Mode = DMA_NORMAL;
 8003c9a:	e9c4 3606 	strd	r3, r6, [r4, #24]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003c9e:	4620      	mov	r0, r4
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003ca0:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8003ca4:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_adc1.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003ca8:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8003caa:	f002 f863 	bl	8005d74 <HAL_DMA_Init>
 8003cae:	b108      	cbz	r0, 8003cb4 <HAL_ADC_MspInit+0xd8>
    {
      Error_Handler();
 8003cb0:	f7ff ff62 	bl	8003b78 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003cb4:	2200      	movs	r2, #0
 8003cb6:	4611      	mov	r1, r2
 8003cb8:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8003cba:	656c      	str	r4, [r5, #84]	; 0x54
 8003cbc:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003cbe:	f001 fecb 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003cc2:	2012      	movs	r0, #18
 8003cc4:	f001 fefa 	bl	8005abc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN ADC1_MspInit 1 */
    printf("we reached link with dma \r\n");
 8003cc8:	4844      	ldr	r0, [pc, #272]	; (8003ddc <HAL_ADC_MspInit+0x200>)
 8003cca:	f008 f835 	bl	800bd38 <puts>
  /* USER CODE BEGIN ADC5_MspInit 1 */

  /* USER CODE END ADC5_MspInit 1 */
  }

}
 8003cce:	b020      	add	sp, #128	; 0x80
 8003cd0:	bd70      	pop	{r4, r5, r6, pc}
  else if(hadc->Instance==ADC2)
 8003cd2:	4a43      	ldr	r2, [pc, #268]	; (8003de0 <HAL_ADC_MspInit+0x204>)
 8003cd4:	4293      	cmp	r3, r2
 8003cd6:	d141      	bne.n	8003d5c <HAL_ADC_MspInit+0x180>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8003cd8:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8003cdc:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003cde:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 8003ce0:	f04f 5300 	mov.w	r3, #536870912	; 0x20000000
 8003ce4:	931c      	str	r3, [sp, #112]	; 0x70
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003ce6:	f003 fed9 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8003cea:	b108      	cbz	r0, 8003cf0 <HAL_ADC_MspInit+0x114>
      Error_Handler();
 8003cec:	f7ff ff44 	bl	8003b78 <Error_Handler>
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003cf0:	4a35      	ldr	r2, [pc, #212]	; (8003dc8 <HAL_ADC_MspInit+0x1ec>)
 8003cf2:	6813      	ldr	r3, [r2, #0]
 8003cf4:	3301      	adds	r3, #1
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003cf6:	2b01      	cmp	r3, #1
    HAL_RCC_ADC12_CLK_ENABLED++;
 8003cf8:	6013      	str	r3, [r2, #0]
    if(HAL_RCC_ADC12_CLK_ENABLED==1){
 8003cfa:	d109      	bne.n	8003d10 <HAL_ADC_MspInit+0x134>
      __HAL_RCC_ADC12_CLK_ENABLE();
 8003cfc:	4b33      	ldr	r3, [pc, #204]	; (8003dcc <HAL_ADC_MspInit+0x1f0>)
 8003cfe:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d00:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8003d04:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d06:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003d08:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003d0c:	9304      	str	r3, [sp, #16]
 8003d0e:	9b04      	ldr	r3, [sp, #16]
    hdma_adc2.Instance = DMA1_Channel3;
 8003d10:	4c34      	ldr	r4, [pc, #208]	; (8003de4 <HAL_ADC_MspInit+0x208>)
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003d12:	4e35      	ldr	r6, [pc, #212]	; (8003de8 <HAL_ADC_MspInit+0x20c>)
 8003d14:	2324      	movs	r3, #36	; 0x24
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d16:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003d1a:	f04f 0c80 	mov.w	ip, #128	; 0x80
    hdma_adc2.Init.Request = DMA_REQUEST_ADC2;
 8003d1e:	e9c4 6300 	strd	r6, r3, [r4]
    hdma_adc2.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d22:	e9c4 c204 	strd	ip, r2, [r4, #16]
    hdma_adc2.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d26:	2300      	movs	r3, #0
    hdma_adc2.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003d28:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc2.Init.PeriphInc = DMA_PINC_DISABLE;
 8003d2c:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc2.Init.Mode = DMA_NORMAL;
 8003d30:	e9c4 2306 	strd	r2, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003d34:	4620      	mov	r0, r4
    hdma_adc2.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003d36:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003d3a:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc2) != HAL_OK)
 8003d3c:	f002 f81a 	bl	8005d74 <HAL_DMA_Init>
 8003d40:	b108      	cbz	r0, 8003d46 <HAL_ADC_MspInit+0x16a>
      Error_Handler();
 8003d42:	f7ff ff19 	bl	8003b78 <Error_Handler>
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003d46:	2200      	movs	r2, #0
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003d48:	656c      	str	r4, [r5, #84]	; 0x54
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003d4a:	4611      	mov	r1, r2
 8003d4c:	2012      	movs	r0, #18
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc2);
 8003d4e:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(ADC1_2_IRQn, 0, 0);
 8003d50:	f001 fe82 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC1_2_IRQn);
 8003d54:	2012      	movs	r0, #18
 8003d56:	f001 feb1 	bl	8005abc <HAL_NVIC_EnableIRQ>
 8003d5a:	e7b8      	b.n	8003cce <HAL_ADC_MspInit+0xf2>
  else if(hadc->Instance==ADC5)
 8003d5c:	4a23      	ldr	r2, [pc, #140]	; (8003dec <HAL_ADC_MspInit+0x210>)
 8003d5e:	4293      	cmp	r3, r2
 8003d60:	d1b5      	bne.n	8003cce <HAL_ADC_MspInit+0xf2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC345;
 8003d62:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 8003d66:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d68:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.Adc345ClockSelection = RCC_ADC345CLKSOURCE_SYSCLK;
 8003d6a:	f04f 4300 	mov.w	r3, #2147483648	; 0x80000000
 8003d6e:	931d      	str	r3, [sp, #116]	; 0x74
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003d70:	f003 fe94 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8003d74:	b108      	cbz	r0, 8003d7a <HAL_ADC_MspInit+0x19e>
      Error_Handler();
 8003d76:	f7ff feff 	bl	8003b78 <Error_Handler>
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003d7a:	4b14      	ldr	r3, [pc, #80]	; (8003dcc <HAL_ADC_MspInit+0x1f0>)
    hdma_adc5.Instance = DMA1_Channel4;
 8003d7c:	4c1c      	ldr	r4, [pc, #112]	; (8003df0 <HAL_ADC_MspInit+0x214>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003d7e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003d80:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003d84:	64da      	str	r2, [r3, #76]	; 0x4c
 8003d86:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003d88:	4a1a      	ldr	r2, [pc, #104]	; (8003df4 <HAL_ADC_MspInit+0x218>)
    __HAL_RCC_ADC345_CLK_ENABLE();
 8003d8a:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8003d8e:	9305      	str	r3, [sp, #20]
 8003d90:	9b05      	ldr	r3, [sp, #20]
    hdma_adc5.Init.Request = DMA_REQUEST_ADC5;
 8003d92:	2327      	movs	r3, #39	; 0x27
 8003d94:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003d98:	2180      	movs	r1, #128	; 0x80
 8003d9a:	f44f 7280 	mov.w	r2, #256	; 0x100
    hdma_adc5.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8003d9e:	2300      	movs	r3, #0
    hdma_adc5.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 8003da0:	e9c4 1204 	strd	r1, r2, [r4, #16]
    hdma_adc5.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 8003da4:	f44f 6280 	mov.w	r2, #1024	; 0x400
    hdma_adc5.Init.PeriphInc = DMA_PINC_DISABLE;
 8003da8:	e9c4 3302 	strd	r3, r3, [r4, #8]
    hdma_adc5.Init.Mode = DMA_NORMAL;
 8003dac:	e9c4 2306 	strd	r2, r3, [r4, #24]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003db0:	4620      	mov	r0, r4
    hdma_adc5.Init.Priority = DMA_PRIORITY_MEDIUM;
 8003db2:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8003db6:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_adc5) != HAL_OK)
 8003db8:	f001 ffdc 	bl	8005d74 <HAL_DMA_Init>
 8003dbc:	b108      	cbz	r0, 8003dc2 <HAL_ADC_MspInit+0x1e6>
      Error_Handler();
 8003dbe:	f7ff fedb 	bl	8003b78 <Error_Handler>
    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc5);
 8003dc2:	656c      	str	r4, [r5, #84]	; 0x54
 8003dc4:	62a5      	str	r5, [r4, #40]	; 0x28
}
 8003dc6:	e782      	b.n	8003cce <HAL_ADC_MspInit+0xf2>
 8003dc8:	20000d50 	.word	0x20000d50
 8003dcc:	40021000 	.word	0x40021000
 8003dd0:	48000400 	.word	0x48000400
 8003dd4:	20000d54 	.word	0x20000d54
 8003dd8:	4002001c 	.word	0x4002001c
 8003ddc:	0800ec4f 	.word	0x0800ec4f
 8003de0:	50000100 	.word	0x50000100
 8003de4:	20000db4 	.word	0x20000db4
 8003de8:	40020030 	.word	0x40020030
 8003dec:	50000600 	.word	0x50000600
 8003df0:	20000e14 	.word	0x20000e14
 8003df4:	40020044 	.word	0x40020044

08003df8 <HAL_COMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hcomp: COMP handle pointer
* @retval None
*/
void HAL_COMP_MspInit(COMP_HandleTypeDef* hcomp)
{
 8003df8:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003dfa:	2214      	movs	r2, #20
{
 8003dfc:	b08a      	sub	sp, #40	; 0x28
 8003dfe:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003e00:	2100      	movs	r1, #0
 8003e02:	eb0d 0002 	add.w	r0, sp, r2
 8003e06:	f007 f9bf 	bl	800b188 <memset>
  if(hcomp->Instance==COMP2)
 8003e0a:	6823      	ldr	r3, [r4, #0]
 8003e0c:	4a25      	ldr	r2, [pc, #148]	; (8003ea4 <HAL_COMP_MspInit+0xac>)
 8003e0e:	4293      	cmp	r3, r2
 8003e10:	d114      	bne.n	8003e3c <HAL_COMP_MspInit+0x44>
  {
  /* USER CODE BEGIN COMP2_MspInit 0 */

  /* USER CODE END COMP2_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003e12:	4b25      	ldr	r3, [pc, #148]	; (8003ea8 <HAL_COMP_MspInit+0xb0>)
 8003e14:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e16:	f042 0201 	orr.w	r2, r2, #1
 8003e1a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e1c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e1e:	f003 0301 	and.w	r3, r3, #1
 8003e22:	9301      	str	r3, [sp, #4]
 8003e24:	9b01      	ldr	r3, [sp, #4]
    /**COMP2 GPIO Configuration
    PA7     ------> COMP2_INP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_7;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e26:	2280      	movs	r2, #128	; 0x80
 8003e28:	2303      	movs	r3, #3
 8003e2a:	e9cd 2305 	strd	r2, r3, [sp, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003e2e:	a905      	add	r1, sp, #20
 8003e30:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    PB14     ------> COMP7_INP
    */
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(SHUNT_LIN1_GPIO_Port, &GPIO_InitStruct);
 8003e34:	f002 f90c 	bl	8006050 <HAL_GPIO_Init>
  /* USER CODE BEGIN COMP7_MspInit 1 */

  /* USER CODE END COMP7_MspInit 1 */
  }

}
 8003e38:	b00a      	add	sp, #40	; 0x28
 8003e3a:	bd10      	pop	{r4, pc}
  else if(hcomp->Instance==COMP4)
 8003e3c:	4a1b      	ldr	r2, [pc, #108]	; (8003eac <HAL_COMP_MspInit+0xb4>)
 8003e3e:	4293      	cmp	r3, r2
 8003e40:	d110      	bne.n	8003e64 <HAL_COMP_MspInit+0x6c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e42:	4b19      	ldr	r3, [pc, #100]	; (8003ea8 <HAL_COMP_MspInit+0xb0>)
 8003e44:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e46:	f042 0202 	orr.w	r2, r2, #2
 8003e4a:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e4c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e4e:	f003 0302 	and.w	r3, r3, #2
 8003e52:	9302      	str	r3, [sp, #8]
 8003e54:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SHUNT_LIN3_Pin;
 8003e56:	2301      	movs	r3, #1
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin;
 8003e58:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e5a:	2303      	movs	r3, #3
    HAL_GPIO_Init(SHUNT_LIN1_GPIO_Port, &GPIO_InitStruct);
 8003e5c:	4814      	ldr	r0, [pc, #80]	; (8003eb0 <HAL_COMP_MspInit+0xb8>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003e5e:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(SHUNT_LIN1_GPIO_Port, &GPIO_InitStruct);
 8003e60:	a905      	add	r1, sp, #20
 8003e62:	e7e7      	b.n	8003e34 <HAL_COMP_MspInit+0x3c>
  else if(hcomp->Instance==COMP5)
 8003e64:	4a13      	ldr	r2, [pc, #76]	; (8003eb4 <HAL_COMP_MspInit+0xbc>)
 8003e66:	4293      	cmp	r3, r2
 8003e68:	d10c      	bne.n	8003e84 <HAL_COMP_MspInit+0x8c>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e6a:	4b0f      	ldr	r3, [pc, #60]	; (8003ea8 <HAL_COMP_MspInit+0xb0>)
 8003e6c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e6e:	f042 0202 	orr.w	r2, r2, #2
 8003e72:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e74:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e76:	f003 0302 	and.w	r3, r3, #2
 8003e7a:	9303      	str	r3, [sp, #12]
 8003e7c:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = SHUNT_LIN2_Pin;
 8003e7e:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8003e82:	e7e9      	b.n	8003e58 <HAL_COMP_MspInit+0x60>
  else if(hcomp->Instance==COMP7)
 8003e84:	4a0c      	ldr	r2, [pc, #48]	; (8003eb8 <HAL_COMP_MspInit+0xc0>)
 8003e86:	4293      	cmp	r3, r2
 8003e88:	d1d6      	bne.n	8003e38 <HAL_COMP_MspInit+0x40>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8003e8a:	4b07      	ldr	r3, [pc, #28]	; (8003ea8 <HAL_COMP_MspInit+0xb0>)
 8003e8c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003e8e:	f042 0202 	orr.w	r2, r2, #2
 8003e92:	64da      	str	r2, [r3, #76]	; 0x4c
 8003e94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003e96:	f003 0302 	and.w	r3, r3, #2
 8003e9a:	9304      	str	r3, [sp, #16]
 8003e9c:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin;
 8003e9e:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 8003ea2:	e7d9      	b.n	8003e58 <HAL_COMP_MspInit+0x60>
 8003ea4:	40010204 	.word	0x40010204
 8003ea8:	40021000 	.word	0x40021000
 8003eac:	4001020c 	.word	0x4001020c
 8003eb0:	48000400 	.word	0x48000400
 8003eb4:	40010210 	.word	0x40010210
 8003eb8:	40010218 	.word	0x40010218

08003ebc <HAL_DAC_MspInit>:
* @param hdac: DAC handle pointer
* @retval None
*/
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
  if(hdac->Instance==DAC1)
 8003ebc:	6803      	ldr	r3, [r0, #0]
 8003ebe:	4a1d      	ldr	r2, [pc, #116]	; (8003f34 <HAL_DAC_MspInit+0x78>)
 8003ec0:	4293      	cmp	r3, r2
{
 8003ec2:	b084      	sub	sp, #16
  if(hdac->Instance==DAC1)
 8003ec4:	d10b      	bne.n	8003ede <HAL_DAC_MspInit+0x22>
  {
  /* USER CODE BEGIN DAC1_MspInit 0 */

  /* USER CODE END DAC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC1_CLK_ENABLE();
 8003ec6:	4b1c      	ldr	r3, [pc, #112]	; (8003f38 <HAL_DAC_MspInit+0x7c>)
 8003ec8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003eca:	f442 3280 	orr.w	r2, r2, #65536	; 0x10000
 8003ece:	64da      	str	r2, [r3, #76]	; 0x4c
 8003ed0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ed2:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8003ed6:	9300      	str	r3, [sp, #0]
 8003ed8:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN DAC4_MspInit 1 */

  /* USER CODE END DAC4_MspInit 1 */
  }

}
 8003eda:	b004      	add	sp, #16
 8003edc:	4770      	bx	lr
  else if(hdac->Instance==DAC2)
 8003ede:	4a17      	ldr	r2, [pc, #92]	; (8003f3c <HAL_DAC_MspInit+0x80>)
 8003ee0:	4293      	cmp	r3, r2
 8003ee2:	d10a      	bne.n	8003efa <HAL_DAC_MspInit+0x3e>
    __HAL_RCC_DAC2_CLK_ENABLE();
 8003ee4:	4b14      	ldr	r3, [pc, #80]	; (8003f38 <HAL_DAC_MspInit+0x7c>)
 8003ee6:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ee8:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 8003eec:	64da      	str	r2, [r3, #76]	; 0x4c
 8003eee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003ef0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003ef4:	9301      	str	r3, [sp, #4]
 8003ef6:	9b01      	ldr	r3, [sp, #4]
 8003ef8:	e7ef      	b.n	8003eda <HAL_DAC_MspInit+0x1e>
  else if(hdac->Instance==DAC3)
 8003efa:	4a11      	ldr	r2, [pc, #68]	; (8003f40 <HAL_DAC_MspInit+0x84>)
 8003efc:	4293      	cmp	r3, r2
 8003efe:	d10a      	bne.n	8003f16 <HAL_DAC_MspInit+0x5a>
    __HAL_RCC_DAC3_CLK_ENABLE();
 8003f00:	4b0d      	ldr	r3, [pc, #52]	; (8003f38 <HAL_DAC_MspInit+0x7c>)
 8003f02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f04:	f442 2280 	orr.w	r2, r2, #262144	; 0x40000
 8003f08:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f0a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f0c:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8003f10:	9302      	str	r3, [sp, #8]
 8003f12:	9b02      	ldr	r3, [sp, #8]
 8003f14:	e7e1      	b.n	8003eda <HAL_DAC_MspInit+0x1e>
  else if(hdac->Instance==DAC4)
 8003f16:	4a0b      	ldr	r2, [pc, #44]	; (8003f44 <HAL_DAC_MspInit+0x88>)
 8003f18:	4293      	cmp	r3, r2
 8003f1a:	d1de      	bne.n	8003eda <HAL_DAC_MspInit+0x1e>
    __HAL_RCC_DAC4_CLK_ENABLE();
 8003f1c:	4b06      	ldr	r3, [pc, #24]	; (8003f38 <HAL_DAC_MspInit+0x7c>)
 8003f1e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003f20:	f442 2200 	orr.w	r2, r2, #524288	; 0x80000
 8003f24:	64da      	str	r2, [r3, #76]	; 0x4c
 8003f26:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003f28:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8003f2c:	9303      	str	r3, [sp, #12]
 8003f2e:	9b03      	ldr	r3, [sp, #12]
}
 8003f30:	e7d3      	b.n	8003eda <HAL_DAC_MspInit+0x1e>
 8003f32:	bf00      	nop
 8003f34:	50000800 	.word	0x50000800
 8003f38:	40021000 	.word	0x40021000
 8003f3c:	50000c00 	.word	0x50000c00
 8003f40:	50001000 	.word	0x50001000
 8003f44:	50001400 	.word	0x50001400

08003f48 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8003f48:	b530      	push	{r4, r5, lr}
 8003f4a:	b09d      	sub	sp, #116	; 0x74
 8003f4c:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003f4e:	2214      	movs	r2, #20
 8003f50:	2100      	movs	r1, #0
 8003f52:	a802      	add	r0, sp, #8
 8003f54:	f007 f918 	bl	800b188 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8003f58:	2254      	movs	r2, #84	; 0x54
 8003f5a:	2100      	movs	r1, #0
 8003f5c:	a807      	add	r0, sp, #28
 8003f5e:	f007 f913 	bl	800b188 <memset>
  if(hi2c->Instance==I2C2)
 8003f62:	6822      	ldr	r2, [r4, #0]
 8003f64:	4b1b      	ldr	r3, [pc, #108]	; (8003fd4 <HAL_I2C_MspInit+0x8c>)
 8003f66:	429a      	cmp	r2, r3
 8003f68:	d131      	bne.n	8003fce <HAL_I2C_MspInit+0x86>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003f6a:	2380      	movs	r3, #128	; 0x80
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f6c:	a807      	add	r0, sp, #28
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8003f6e:	9307      	str	r3, [sp, #28]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8003f70:	f003 fd94 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8003f74:	b108      	cbz	r0, 8003f7a <HAL_I2C_MspInit+0x32>
    {
      Error_Handler();
 8003f76:	f7ff fdff 	bl	8003b78 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f7a:	4c17      	ldr	r4, [pc, #92]	; (8003fd8 <HAL_I2C_MspInit+0x90>)
 8003f7c:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003f7e:	f043 0301 	orr.w	r3, r3, #1
 8003f82:	64e3      	str	r3, [r4, #76]	; 0x4c
 8003f84:	6ce3      	ldr	r3, [r4, #76]	; 0x4c
 8003f86:	f003 0301 	and.w	r3, r3, #1
 8003f8a:	9300      	str	r3, [sp, #0]
    /**I2C2 GPIO Configuration
    PA8     ------> I2C2_SDA
    PA9     ------> I2C2_SCL
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f8c:	f44f 7240 	mov.w	r2, #768	; 0x300
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003f90:	9b00      	ldr	r3, [sp, #0]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8003f92:	2312      	movs	r3, #18
 8003f94:	e9cd 2302 	strd	r2, r3, [sp, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003f98:	2500      	movs	r5, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003f9a:	2304      	movs	r3, #4
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003f9c:	a902      	add	r1, sp, #8
 8003f9e:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8003fa2:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8003fa4:	e9cd 5504 	strd	r5, r5, [sp, #16]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8003fa8:	f002 f852 	bl	8006050 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003fac:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fae:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8003fb2:	65a3      	str	r3, [r4, #88]	; 0x58
 8003fb4:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8003fb6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003fba:	9301      	str	r3, [sp, #4]
    /* I2C2 interrupt Init */
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003fbc:	2021      	movs	r0, #33	; 0x21
 8003fbe:	462a      	mov	r2, r5
 8003fc0:	4629      	mov	r1, r5
    __HAL_RCC_I2C2_CLK_ENABLE();
 8003fc2:	9b01      	ldr	r3, [sp, #4]
    HAL_NVIC_SetPriority(I2C2_EV_IRQn, 0, 0);
 8003fc4:	f001 fd48 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C2_EV_IRQn);
 8003fc8:	2021      	movs	r0, #33	; 0x21
 8003fca:	f001 fd77 	bl	8005abc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 8003fce:	b01d      	add	sp, #116	; 0x74
 8003fd0:	bd30      	pop	{r4, r5, pc}
 8003fd2:	bf00      	nop
 8003fd4:	40005800 	.word	0x40005800
 8003fd8:	40021000 	.word	0x40021000

08003fdc <HAL_OPAMP_MspInit>:
* This function configures the hardware resources used in this example
* @param hopamp: OPAMP handle pointer
* @retval None
*/
void HAL_OPAMP_MspInit(OPAMP_HandleTypeDef* hopamp)
{
 8003fdc:	b510      	push	{r4, lr}
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fde:	2214      	movs	r2, #20
{
 8003fe0:	b08a      	sub	sp, #40	; 0x28
 8003fe2:	4604      	mov	r4, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003fe4:	2100      	movs	r1, #0
 8003fe6:	eb0d 0002 	add.w	r0, sp, r2
 8003fea:	f007 f8cd 	bl	800b188 <memset>
  if(hopamp->Instance==OPAMP1)
 8003fee:	6823      	ldr	r3, [r4, #0]
 8003ff0:	4a2d      	ldr	r2, [pc, #180]	; (80040a8 <HAL_OPAMP_MspInit+0xcc>)
 8003ff2:	4293      	cmp	r3, r2
 8003ff4:	d114      	bne.n	8004020 <HAL_OPAMP_MspInit+0x44>
  {
  /* USER CODE BEGIN OPAMP1_MspInit 0 */

  /* USER CODE END OPAMP1_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003ff6:	4b2d      	ldr	r3, [pc, #180]	; (80040ac <HAL_OPAMP_MspInit+0xd0>)
 8003ff8:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8003ffa:	f042 0201 	orr.w	r2, r2, #1
 8003ffe:	64da      	str	r2, [r3, #76]	; 0x4c
 8004000:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004002:	f003 0301 	and.w	r3, r3, #1
 8004006:	9300      	str	r3, [sp, #0]
 8004008:	9b00      	ldr	r3, [sp, #0]
    /**OPAMP1 GPIO Configuration
    PA1     ------> OPAMP1_VINP
    PA3     ------> OPAMP1_VINM0
    */
    GPIO_InitStruct.Pin = SHUNT_MOTOR_Pin|GPIO_PIN_3;
 800400a:	230a      	movs	r3, #10
    __HAL_RCC_GPIOA_CLK_ENABLE();
    /**OPAMP2 GPIO Configuration
    PA5     ------> OPAMP2_VINM0
    PA7     ------> OPAMP2_VINP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800400c:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800400e:	2303      	movs	r3, #3
 8004010:	9306      	str	r3, [sp, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004012:	a905      	add	r1, sp, #20
 8004014:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    PB15     ------> OPAMP5_VINM0
    */
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004018:	f002 f81a 	bl	8006050 <HAL_GPIO_Init>
  /* USER CODE BEGIN OPAMP5_MspInit 1 */

  /* USER CODE END OPAMP5_MspInit 1 */
  }

}
 800401c:	b00a      	add	sp, #40	; 0x28
 800401e:	bd10      	pop	{r4, pc}
  else if(hopamp->Instance==OPAMP2)
 8004020:	4a23      	ldr	r2, [pc, #140]	; (80040b0 <HAL_OPAMP_MspInit+0xd4>)
 8004022:	4293      	cmp	r3, r2
 8004024:	d10b      	bne.n	800403e <HAL_OPAMP_MspInit+0x62>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004026:	4b21      	ldr	r3, [pc, #132]	; (80040ac <HAL_OPAMP_MspInit+0xd0>)
 8004028:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800402a:	f042 0201 	orr.w	r2, r2, #1
 800402e:	64da      	str	r2, [r3, #76]	; 0x4c
 8004030:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	9301      	str	r3, [sp, #4]
 8004038:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_7;
 800403a:	23a0      	movs	r3, #160	; 0xa0
 800403c:	e7e6      	b.n	800400c <HAL_OPAMP_MspInit+0x30>
  else if(hopamp->Instance==OPAMP3)
 800403e:	4a1d      	ldr	r2, [pc, #116]	; (80040b4 <HAL_OPAMP_MspInit+0xd8>)
 8004040:	4293      	cmp	r3, r2
 8004042:	d110      	bne.n	8004066 <HAL_OPAMP_MspInit+0x8a>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004044:	4b19      	ldr	r3, [pc, #100]	; (80040ac <HAL_OPAMP_MspInit+0xd0>)
 8004046:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004048:	f042 0202 	orr.w	r2, r2, #2
 800404c:	64da      	str	r2, [r3, #76]	; 0x4c
 800404e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004050:	f003 0302 	and.w	r3, r3, #2
 8004054:	9302      	str	r3, [sp, #8]
 8004056:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = SHUNT_LIN3_Pin|GPIO_PIN_2;
 8004058:	2305      	movs	r3, #5
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin|GPIO_PIN_15;
 800405a:	9305      	str	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800405c:	2303      	movs	r3, #3
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800405e:	4816      	ldr	r0, [pc, #88]	; (80040b8 <HAL_OPAMP_MspInit+0xdc>)
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8004060:	9306      	str	r3, [sp, #24]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004062:	a905      	add	r1, sp, #20
 8004064:	e7d8      	b.n	8004018 <HAL_OPAMP_MspInit+0x3c>
  else if(hopamp->Instance==OPAMP4)
 8004066:	4a15      	ldr	r2, [pc, #84]	; (80040bc <HAL_OPAMP_MspInit+0xe0>)
 8004068:	4293      	cmp	r3, r2
 800406a:	d10c      	bne.n	8004086 <HAL_OPAMP_MspInit+0xaa>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800406c:	4b0f      	ldr	r3, [pc, #60]	; (80040ac <HAL_OPAMP_MspInit+0xd0>)
 800406e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004070:	f042 0202 	orr.w	r2, r2, #2
 8004074:	64da      	str	r2, [r3, #76]	; 0x4c
 8004076:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004078:	f003 0302 	and.w	r3, r3, #2
 800407c:	9303      	str	r3, [sp, #12]
 800407e:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_10|SHUNT_LIN2_Pin;
 8004080:	f44f 5310 	mov.w	r3, #9216	; 0x2400
 8004084:	e7e9      	b.n	800405a <HAL_OPAMP_MspInit+0x7e>
  else if(hopamp->Instance==OPAMP5)
 8004086:	4a0e      	ldr	r2, [pc, #56]	; (80040c0 <HAL_OPAMP_MspInit+0xe4>)
 8004088:	4293      	cmp	r3, r2
 800408a:	d1c7      	bne.n	800401c <HAL_OPAMP_MspInit+0x40>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800408c:	4b07      	ldr	r3, [pc, #28]	; (80040ac <HAL_OPAMP_MspInit+0xd0>)
 800408e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004090:	f042 0202 	orr.w	r2, r2, #2
 8004094:	64da      	str	r2, [r3, #76]	; 0x4c
 8004096:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004098:	f003 0302 	and.w	r3, r3, #2
 800409c:	9304      	str	r3, [sp, #16]
 800409e:	9b04      	ldr	r3, [sp, #16]
    GPIO_InitStruct.Pin = SHUNT_LIN1_Pin|GPIO_PIN_15;
 80040a0:	f44f 4340 	mov.w	r3, #49152	; 0xc000
 80040a4:	e7d9      	b.n	800405a <HAL_OPAMP_MspInit+0x7e>
 80040a6:	bf00      	nop
 80040a8:	40010300 	.word	0x40010300
 80040ac:	40021000 	.word	0x40021000
 80040b0:	40010304 	.word	0x40010304
 80040b4:	40010308 	.word	0x40010308
 80040b8:	48000400 	.word	0x48000400
 80040bc:	4001030c 	.word	0x4001030c
 80040c0:	40010310 	.word	0x40010310

080040c4 <HAL_TIM_Base_MspInit>:
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
  if(htim_base->Instance==TIM1)
 80040c4:	6803      	ldr	r3, [r0, #0]
 80040c6:	4a2b      	ldr	r2, [pc, #172]	; (8004174 <HAL_TIM_Base_MspInit+0xb0>)
 80040c8:	4293      	cmp	r3, r2
{
 80040ca:	b086      	sub	sp, #24
  if(htim_base->Instance==TIM1)
 80040cc:	d10b      	bne.n	80040e6 <HAL_TIM_Base_MspInit+0x22>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80040ce:	4b2a      	ldr	r3, [pc, #168]	; (8004178 <HAL_TIM_Base_MspInit+0xb4>)
 80040d0:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 80040d2:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80040d6:	661a      	str	r2, [r3, #96]	; 0x60
 80040d8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80040da:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 80040de:	9300      	str	r3, [sp, #0]
 80040e0:	9b00      	ldr	r3, [sp, #0]
  /* USER CODE BEGIN TIM20_MspInit 1 */

  /* USER CODE END TIM20_MspInit 1 */
  }

}
 80040e2:	b006      	add	sp, #24
 80040e4:	4770      	bx	lr
  else if(htim_base->Instance==TIM2)
 80040e6:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80040ea:	d10b      	bne.n	8004104 <HAL_TIM_Base_MspInit+0x40>
    __HAL_RCC_TIM2_CLK_ENABLE();
 80040ec:	f503 3304 	add.w	r3, r3, #135168	; 0x21000
 80040f0:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 80040f2:	f042 0201 	orr.w	r2, r2, #1
 80040f6:	659a      	str	r2, [r3, #88]	; 0x58
 80040f8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80040fa:	f003 0301 	and.w	r3, r3, #1
 80040fe:	9301      	str	r3, [sp, #4]
 8004100:	9b01      	ldr	r3, [sp, #4]
 8004102:	e7ee      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM4)
 8004104:	4a1d      	ldr	r2, [pc, #116]	; (800417c <HAL_TIM_Base_MspInit+0xb8>)
 8004106:	4293      	cmp	r3, r2
 8004108:	d10a      	bne.n	8004120 <HAL_TIM_Base_MspInit+0x5c>
    __HAL_RCC_TIM4_CLK_ENABLE();
 800410a:	4b1b      	ldr	r3, [pc, #108]	; (8004178 <HAL_TIM_Base_MspInit+0xb4>)
 800410c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800410e:	f042 0204 	orr.w	r2, r2, #4
 8004112:	659a      	str	r2, [r3, #88]	; 0x58
 8004114:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004116:	f003 0304 	and.w	r3, r3, #4
 800411a:	9302      	str	r3, [sp, #8]
 800411c:	9b02      	ldr	r3, [sp, #8]
 800411e:	e7e0      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM8)
 8004120:	4a17      	ldr	r2, [pc, #92]	; (8004180 <HAL_TIM_Base_MspInit+0xbc>)
 8004122:	4293      	cmp	r3, r2
 8004124:	d10a      	bne.n	800413c <HAL_TIM_Base_MspInit+0x78>
    __HAL_RCC_TIM8_CLK_ENABLE();
 8004126:	4b14      	ldr	r3, [pc, #80]	; (8004178 <HAL_TIM_Base_MspInit+0xb4>)
 8004128:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800412a:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800412e:	661a      	str	r2, [r3, #96]	; 0x60
 8004130:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004132:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004136:	9303      	str	r3, [sp, #12]
 8004138:	9b03      	ldr	r3, [sp, #12]
 800413a:	e7d2      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM16)
 800413c:	4a11      	ldr	r2, [pc, #68]	; (8004184 <HAL_TIM_Base_MspInit+0xc0>)
 800413e:	4293      	cmp	r3, r2
 8004140:	d10a      	bne.n	8004158 <HAL_TIM_Base_MspInit+0x94>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004142:	4b0d      	ldr	r3, [pc, #52]	; (8004178 <HAL_TIM_Base_MspInit+0xb4>)
 8004144:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004146:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800414a:	661a      	str	r2, [r3, #96]	; 0x60
 800414c:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800414e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004152:	9304      	str	r3, [sp, #16]
 8004154:	9b04      	ldr	r3, [sp, #16]
 8004156:	e7c4      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
  else if(htim_base->Instance==TIM20)
 8004158:	4a0b      	ldr	r2, [pc, #44]	; (8004188 <HAL_TIM_Base_MspInit+0xc4>)
 800415a:	4293      	cmp	r3, r2
 800415c:	d1c1      	bne.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
    __HAL_RCC_TIM20_CLK_ENABLE();
 800415e:	4b06      	ldr	r3, [pc, #24]	; (8004178 <HAL_TIM_Base_MspInit+0xb4>)
 8004160:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004162:	f442 1280 	orr.w	r2, r2, #1048576	; 0x100000
 8004166:	661a      	str	r2, [r3, #96]	; 0x60
 8004168:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800416a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 800416e:	9305      	str	r3, [sp, #20]
 8004170:	9b05      	ldr	r3, [sp, #20]
}
 8004172:	e7b6      	b.n	80040e2 <HAL_TIM_Base_MspInit+0x1e>
 8004174:	40012c00 	.word	0x40012c00
 8004178:	40021000 	.word	0x40021000
 800417c:	40000800 	.word	0x40000800
 8004180:	40013400 	.word	0x40013400
 8004184:	40014400 	.word	0x40014400
 8004188:	40015000 	.word	0x40015000

0800418c <HAL_TIM_PWM_MspInit>:
* @param htim_pwm: TIM_PWM handle pointer
* @retval None
*/
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
  if(htim_pwm->Instance==TIM3)
 800418c:	6802      	ldr	r2, [r0, #0]
 800418e:	4b08      	ldr	r3, [pc, #32]	; (80041b0 <HAL_TIM_PWM_MspInit+0x24>)
 8004190:	429a      	cmp	r2, r3
{
 8004192:	b082      	sub	sp, #8
  if(htim_pwm->Instance==TIM3)
 8004194:	d10a      	bne.n	80041ac <HAL_TIM_PWM_MspInit+0x20>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004196:	f503 3303 	add.w	r3, r3, #134144	; 0x20c00
 800419a:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800419c:	f042 0202 	orr.w	r2, r2, #2
 80041a0:	659a      	str	r2, [r3, #88]	; 0x58
 80041a2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041a4:	f003 0302 	and.w	r3, r3, #2
 80041a8:	9301      	str	r3, [sp, #4]
 80041aa:	9b01      	ldr	r3, [sp, #4]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }

}
 80041ac:	b002      	add	sp, #8
 80041ae:	4770      	bx	lr
 80041b0:	40000400 	.word	0x40000400

080041b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80041b4:	b510      	push	{r4, lr}
 80041b6:	4604      	mov	r4, r0
 80041b8:	b08c      	sub	sp, #48	; 0x30
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80041ba:	2214      	movs	r2, #20
 80041bc:	2100      	movs	r1, #0
 80041be:	a807      	add	r0, sp, #28
 80041c0:	f006 ffe2 	bl	800b188 <memset>
  if(htim->Instance==TIM1)
 80041c4:	6823      	ldr	r3, [r4, #0]
 80041c6:	4a3f      	ldr	r2, [pc, #252]	; (80042c4 <HAL_TIM_MspPostInit+0x110>)
 80041c8:	4293      	cmp	r3, r2
 80041ca:	d115      	bne.n	80041f8 <HAL_TIM_MspPostInit+0x44>
  {
  /* USER CODE BEGIN TIM1_MspPostInit 0 */

  /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041cc:	4b3e      	ldr	r3, [pc, #248]	; (80042c8 <HAL_TIM_MspPostInit+0x114>)
    GPIO_InitStruct.Pin = MOTOR_TIM1_3N_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
    HAL_GPIO_Init(MOTOR_TIM1_3N_GPIO_Port, &GPIO_InitStruct);
 80041ce:	483f      	ldr	r0, [pc, #252]	; (80042cc <HAL_TIM_MspPostInit+0x118>)
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041d0:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80041d2:	f042 0220 	orr.w	r2, r2, #32
 80041d6:	64da      	str	r2, [r3, #76]	; 0x4c
 80041d8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80041da:	f003 0320 	and.w	r3, r3, #32
 80041de:	9301      	str	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e0:	2101      	movs	r1, #1
    __HAL_RCC_GPIOF_CLK_ENABLE();
 80041e2:	9b01      	ldr	r3, [sp, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80041e4:	2302      	movs	r3, #2
 80041e6:	e9cd 1307 	strd	r1, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM1;
 80041ea:	2306      	movs	r3, #6
 80041ec:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(MOTOR_TIM1_3N_GPIO_Port, &GPIO_InitStruct);
 80041ee:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Pin = led_tim16_1_Pin;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
    HAL_GPIO_Init(led_tim16_1_GPIO_Port, &GPIO_InitStruct);
 80041f0:	f001 ff2e 	bl	8006050 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 80041f4:	b00c      	add	sp, #48	; 0x30
 80041f6:	bd10      	pop	{r4, pc}
  else if(htim->Instance==TIM3)
 80041f8:	4a35      	ldr	r2, [pc, #212]	; (80042d0 <HAL_TIM_MspPostInit+0x11c>)
 80041fa:	4293      	cmp	r3, r2
 80041fc:	d111      	bne.n	8004222 <HAL_TIM_MspPostInit+0x6e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80041fe:	4b32      	ldr	r3, [pc, #200]	; (80042c8 <HAL_TIM_MspPostInit+0x114>)
 8004200:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004202:	f042 0202 	orr.w	r2, r2, #2
 8004206:	64da      	str	r2, [r3, #76]	; 0x4c
 8004208:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800420a:	f003 0302 	and.w	r3, r3, #2
 800420e:	9302      	str	r3, [sp, #8]
 8004210:	9b02      	ldr	r3, [sp, #8]
    GPIO_InitStruct.Pin = LINEAR_RIN3_Pin|LINEAR_FIN3_Pin;
 8004212:	2330      	movs	r3, #48	; 0x30
    GPIO_InitStruct.Pin = LINEAR_RIN2_Pin|LINEAR_FIN2_TIM4CH3_Pin;
 8004214:	9307      	str	r3, [sp, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004216:	2302      	movs	r3, #2
 8004218:	9308      	str	r3, [sp, #32]
    HAL_GPIO_Init(LINEAR_RIN1_TIM8CH3_GPIO_Port, &GPIO_InitStruct);
 800421a:	482e      	ldr	r0, [pc, #184]	; (80042d4 <HAL_TIM_MspPostInit+0x120>)
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 800421c:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LINEAR_RIN1_TIM8CH3_GPIO_Port, &GPIO_InitStruct);
 800421e:	a907      	add	r1, sp, #28
 8004220:	e7e6      	b.n	80041f0 <HAL_TIM_MspPostInit+0x3c>
  else if(htim->Instance==TIM4)
 8004222:	4a2d      	ldr	r2, [pc, #180]	; (80042d8 <HAL_TIM_MspPostInit+0x124>)
 8004224:	4293      	cmp	r3, r2
 8004226:	d10c      	bne.n	8004242 <HAL_TIM_MspPostInit+0x8e>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004228:	4b27      	ldr	r3, [pc, #156]	; (80042c8 <HAL_TIM_MspPostInit+0x114>)
 800422a:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800422c:	f042 0202 	orr.w	r2, r2, #2
 8004230:	64da      	str	r2, [r3, #76]	; 0x4c
 8004232:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004234:	f003 0302 	and.w	r3, r3, #2
 8004238:	9303      	str	r3, [sp, #12]
 800423a:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Pin = LINEAR_RIN2_Pin|LINEAR_FIN2_TIM4CH3_Pin;
 800423c:	f44f 73c0 	mov.w	r3, #384	; 0x180
 8004240:	e7e8      	b.n	8004214 <HAL_TIM_MspPostInit+0x60>
  else if(htim->Instance==TIM8)
 8004242:	4a26      	ldr	r2, [pc, #152]	; (80042dc <HAL_TIM_MspPostInit+0x128>)
 8004244:	4293      	cmp	r3, r2
 8004246:	d126      	bne.n	8004296 <HAL_TIM_MspPostInit+0xe2>
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004248:	4b1f      	ldr	r3, [pc, #124]	; (80042c8 <HAL_TIM_MspPostInit+0x114>)
    HAL_GPIO_Init(LINEAR_FIN1_GPIO_Port, &GPIO_InitStruct);
 800424a:	4825      	ldr	r0, [pc, #148]	; (80042e0 <HAL_TIM_MspPostInit+0x12c>)
    __HAL_RCC_GPIOC_CLK_ENABLE();
 800424c:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 800424e:	f042 0204 	orr.w	r2, r2, #4
 8004252:	64da      	str	r2, [r3, #76]	; 0x4c
 8004254:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004256:	f002 0204 	and.w	r2, r2, #4
 800425a:	9204      	str	r2, [sp, #16]
 800425c:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800425e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004260:	f042 0202 	orr.w	r2, r2, #2
 8004264:	64da      	str	r2, [r3, #76]	; 0x4c
 8004266:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004268:	f003 0302 	and.w	r3, r3, #2
 800426c:	9305      	str	r3, [sp, #20]
 800426e:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004270:	2402      	movs	r4, #2
 8004272:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8004276:	e9cd 3407 	strd	r3, r4, [sp, #28]
    HAL_GPIO_Init(LINEAR_FIN1_GPIO_Port, &GPIO_InitStruct);
 800427a:	a907      	add	r1, sp, #28
    GPIO_InitStruct.Alternate = GPIO_AF6_TIM8;
 800427c:	2306      	movs	r3, #6
 800427e:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(LINEAR_FIN1_GPIO_Port, &GPIO_InitStruct);
 8004280:	f001 fee6 	bl	8006050 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = LINEAR_RIN1_TIM8CH3_Pin;
 8004284:	f44f 7300 	mov.w	r3, #512	; 0x200
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004288:	e9cd 3407 	strd	r3, r4, [sp, #28]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800428c:	2300      	movs	r3, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800428e:	e9cd 3309 	strd	r3, r3, [sp, #36]	; 0x24
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 8004292:	230a      	movs	r3, #10
 8004294:	e7c1      	b.n	800421a <HAL_TIM_MspPostInit+0x66>
  else if(htim->Instance==TIM16)
 8004296:	4a13      	ldr	r2, [pc, #76]	; (80042e4 <HAL_TIM_MspPostInit+0x130>)
 8004298:	4293      	cmp	r3, r2
 800429a:	d1ab      	bne.n	80041f4 <HAL_TIM_MspPostInit+0x40>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800429c:	4b0a      	ldr	r3, [pc, #40]	; (80042c8 <HAL_TIM_MspPostInit+0x114>)
 800429e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 80042a0:	f042 0201 	orr.w	r2, r2, #1
 80042a4:	64da      	str	r2, [r3, #76]	; 0x4c
 80042a6:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80042a8:	f003 0301 	and.w	r3, r3, #1
 80042ac:	9306      	str	r3, [sp, #24]
 80042ae:	9b06      	ldr	r3, [sp, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80042b0:	2240      	movs	r2, #64	; 0x40
 80042b2:	2302      	movs	r3, #2
 80042b4:	e9cd 2307 	strd	r2, r3, [sp, #28]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 80042b8:	2301      	movs	r3, #1
 80042ba:	930b      	str	r3, [sp, #44]	; 0x2c
    HAL_GPIO_Init(led_tim16_1_GPIO_Port, &GPIO_InitStruct);
 80042bc:	a907      	add	r1, sp, #28
 80042be:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
 80042c2:	e795      	b.n	80041f0 <HAL_TIM_MspPostInit+0x3c>
 80042c4:	40012c00 	.word	0x40012c00
 80042c8:	40021000 	.word	0x40021000
 80042cc:	48001400 	.word	0x48001400
 80042d0:	40000400 	.word	0x40000400
 80042d4:	48000400 	.word	0x48000400
 80042d8:	40000800 	.word	0x40000800
 80042dc:	40013400 	.word	0x40013400
 80042e0:	48000800 	.word	0x48000800
 80042e4:	40014400 	.word	0x40014400

080042e8 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80042e8:	b5f0      	push	{r4, r5, r6, r7, lr}
 80042ea:	b0a1      	sub	sp, #132	; 0x84
 80042ec:	4605      	mov	r5, r0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80042ee:	2214      	movs	r2, #20
 80042f0:	2100      	movs	r1, #0
 80042f2:	a806      	add	r0, sp, #24
 80042f4:	f006 ff48 	bl	800b188 <memset>
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80042f8:	2254      	movs	r2, #84	; 0x54
 80042fa:	2100      	movs	r1, #0
 80042fc:	a80b      	add	r0, sp, #44	; 0x2c
 80042fe:	f006 ff43 	bl	800b188 <memset>
  if(huart->Instance==USART1)
 8004302:	682b      	ldr	r3, [r5, #0]
 8004304:	4a6d      	ldr	r2, [pc, #436]	; (80044bc <HAL_UART_MspInit+0x1d4>)
 8004306:	4293      	cmp	r3, r2
 8004308:	d176      	bne.n	80043f8 <HAL_UART_MspInit+0x110>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800430a:	2301      	movs	r3, #1
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800430c:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800430e:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004310:	f003 fbc4 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8004314:	b108      	cbz	r0, 800431a <HAL_UART_MspInit+0x32>
    {
      Error_Handler();
 8004316:	f7ff fc2f 	bl	8003b78 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800431a:	4b69      	ldr	r3, [pc, #420]	; (80044c0 <HAL_UART_MspInit+0x1d8>)
 800431c:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800431e:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8004322:	661a      	str	r2, [r3, #96]	; 0x60
 8004324:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 8004326:	f402 4280 	and.w	r2, r2, #16384	; 0x4000
 800432a:	9201      	str	r2, [sp, #4]
 800432c:	9a01      	ldr	r2, [sp, #4]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800432e:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004330:	f042 0201 	orr.w	r2, r2, #1
 8004334:	64da      	str	r2, [r3, #76]	; 0x4c
 8004336:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004338:	f002 0201 	and.w	r2, r2, #1
 800433c:	9202      	str	r2, [sp, #8]
 800433e:	9a02      	ldr	r2, [sp, #8]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004340:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004342:	f042 0202 	orr.w	r2, r2, #2
 8004346:	64da      	str	r2, [r3, #76]	; 0x4c
 8004348:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800434a:	f003 0302 	and.w	r3, r3, #2
 800434e:	9303      	str	r3, [sp, #12]
    PA10     ------> USART1_RX
    PB6     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004350:	2600      	movs	r6, #0
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004352:	2407      	movs	r4, #7
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8004354:	9b03      	ldr	r3, [sp, #12]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004356:	940a      	str	r4, [sp, #40]	; 0x28
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004358:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800435c:	2702      	movs	r7, #2
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800435e:	a906      	add	r1, sp, #24
 8004360:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004364:	e9cd 3706 	strd	r3, r7, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004368:	e9cd 6608 	strd	r6, r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800436c:	f001 fe70 	bl	8006050 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_6;
 8004370:	2340      	movs	r3, #64	; 0x40
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
    GPIO_InitStruct.Pull = GPIO_NOPULL;
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004372:	4854      	ldr	r0, [pc, #336]	; (80044c4 <HAL_UART_MspInit+0x1dc>)
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8004374:	940a      	str	r4, [sp, #40]	; 0x28
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004376:	a906      	add	r1, sp, #24

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel1;
 8004378:	4c53      	ldr	r4, [pc, #332]	; (80044c8 <HAL_UART_MspInit+0x1e0>)
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800437a:	e9cd 3706 	strd	r3, r7, [sp, #24]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800437e:	e9cd 6608 	strd	r6, r6, [sp, #32]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8004382:	f001 fe65 	bl	8006050 <HAL_GPIO_Init>
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8004386:	4a51      	ldr	r2, [pc, #324]	; (80044cc <HAL_UART_MspInit+0x1e4>)
 8004388:	2318      	movs	r3, #24
 800438a:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 800438e:	2380      	movs	r3, #128	; 0x80
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004390:	e9c4 3604 	strd	r3, r6, [r4, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8004394:	4620      	mov	r0, r4
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004396:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 800439a:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 800439e:	e9c4 6606 	strd	r6, r6, [r4, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 80043a2:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 80043a4:	f001 fce6 	bl	8005d74 <HAL_DMA_Init>
 80043a8:	b108      	cbz	r0, 80043ae <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 80043aa:	f7ff fbe5 	bl	8003b78 <Error_Handler>

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel5;
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80043ae:	f8df c138 	ldr.w	ip, [pc, #312]	; 80044e8 <HAL_UART_MspInit+0x200>
    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 80043b2:	67ec      	str	r4, [r5, #124]	; 0x7c
 80043b4:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_usart1_tx.Instance = DMA1_Channel5;
 80043b6:	4c46      	ldr	r4, [pc, #280]	; (80044d0 <HAL_UART_MspInit+0x1e8>)
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 80043b8:	2319      	movs	r3, #25
 80043ba:	e9c4 c300 	strd	ip, r3, [r4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043be:	f04f 0e10 	mov.w	lr, #16
 80043c2:	2300      	movs	r3, #0
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 80043c4:	2280      	movs	r2, #128	; 0x80
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80043c6:	4620      	mov	r0, r4
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 80043c8:	e9c4 e302 	strd	lr, r3, [r4, #8]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80043cc:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 80043d0:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 80043d4:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 80043d6:	f001 fccd 	bl	8005d74 <HAL_DMA_Init>
 80043da:	b108      	cbz	r0, 80043e0 <HAL_UART_MspInit+0xf8>
    {
      Error_Handler();
 80043dc:	f7ff fbcc 	bl	8003b78 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043e0:	2200      	movs	r2, #0
 80043e2:	2025      	movs	r0, #37	; 0x25
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80043e4:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043e6:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 80043e8:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80043ea:	f001 fb35 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80043ee:	2025      	movs	r0, #37	; 0x25

    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);

    /* USART2 interrupt Init */
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80043f0:	f001 fb64 	bl	8005abc <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 80043f4:	b021      	add	sp, #132	; 0x84
 80043f6:	bdf0      	pop	{r4, r5, r6, r7, pc}
  else if(huart->Instance==USART2)
 80043f8:	4a36      	ldr	r2, [pc, #216]	; (80044d4 <HAL_UART_MspInit+0x1ec>)
 80043fa:	4293      	cmp	r3, r2
 80043fc:	d1fa      	bne.n	80043f4 <HAL_UART_MspInit+0x10c>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 80043fe:	2302      	movs	r3, #2
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004400:	a80b      	add	r0, sp, #44	; 0x2c
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8004402:	930b      	str	r3, [sp, #44]	; 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004404:	f003 fb4a 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 8004408:	b108      	cbz	r0, 800440e <HAL_UART_MspInit+0x126>
      Error_Handler();
 800440a:	f7ff fbb5 	bl	8003b78 <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 800440e:	4b2c      	ldr	r3, [pc, #176]	; (80044c0 <HAL_UART_MspInit+0x1d8>)
    hdma_usart2_rx.Instance = DMA2_Channel1;
 8004410:	4c31      	ldr	r4, [pc, #196]	; (80044d8 <HAL_UART_MspInit+0x1f0>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004412:	6d9a      	ldr	r2, [r3, #88]	; 0x58
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004414:	4f31      	ldr	r7, [pc, #196]	; (80044dc <HAL_UART_MspInit+0x1f4>)
    __HAL_RCC_USART2_CLK_ENABLE();
 8004416:	f442 3200 	orr.w	r2, r2, #131072	; 0x20000
 800441a:	659a      	str	r2, [r3, #88]	; 0x58
 800441c:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800441e:	f402 3200 	and.w	r2, r2, #131072	; 0x20000
 8004422:	9204      	str	r2, [sp, #16]
 8004424:	9a04      	ldr	r2, [sp, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004426:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8004428:	f042 0201 	orr.w	r2, r2, #1
 800442c:	64da      	str	r2, [r3, #76]	; 0x4c
 800442e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004430:	f003 0301 	and.w	r3, r3, #1
 8004434:	9305      	str	r3, [sp, #20]
 8004436:	9b05      	ldr	r3, [sp, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004438:	f248 0004 	movw	r0, #32772	; 0x8004
 800443c:	2302      	movs	r3, #2
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800443e:	2600      	movs	r6, #0
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004440:	e9cd 0306 	strd	r0, r3, [sp, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004444:	a906      	add	r1, sp, #24
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8004446:	2307      	movs	r3, #7
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004448:	f04f 4090 	mov.w	r0, #1207959552	; 0x48000000
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800444c:	930a      	str	r3, [sp, #40]	; 0x28
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800444e:	e9cd 6608 	strd	r6, r6, [sp, #32]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004452:	f001 fdfd 	bl	8006050 <HAL_GPIO_Init>
    hdma_usart2_rx.Init.Request = DMA_REQUEST_USART2_RX;
 8004456:	231a      	movs	r3, #26
 8004458:	e9c4 7300 	strd	r7, r3, [r4]
    hdma_usart2_rx.Init.MemInc = DMA_MINC_ENABLE;
 800445c:	2380      	movs	r3, #128	; 0x80
    hdma_usart2_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800445e:	e9c4 3604 	strd	r3, r6, [r4, #16]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004462:	4620      	mov	r0, r4
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004464:	f44f 5380 	mov.w	r3, #4096	; 0x1000
    hdma_usart2_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004468:	e9c4 6602 	strd	r6, r6, [r4, #8]
    hdma_usart2_rx.Init.Mode = DMA_NORMAL;
 800446c:	e9c4 6606 	strd	r6, r6, [r4, #24]
    hdma_usart2_rx.Init.Priority = DMA_PRIORITY_MEDIUM;
 8004470:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_rx) != HAL_OK)
 8004472:	f001 fc7f 	bl	8005d74 <HAL_DMA_Init>
 8004476:	b108      	cbz	r0, 800447c <HAL_UART_MspInit+0x194>
      Error_Handler();
 8004478:	f7ff fb7e 	bl	8003b78 <Error_Handler>
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 800447c:	4a18      	ldr	r2, [pc, #96]	; (80044e0 <HAL_UART_MspInit+0x1f8>)
    __HAL_LINKDMA(huart,hdmarx,hdma_usart2_rx);
 800447e:	67ec      	str	r4, [r5, #124]	; 0x7c
 8004480:	62a5      	str	r5, [r4, #40]	; 0x28
    hdma_usart2_tx.Instance = DMA1_Channel6;
 8004482:	4c18      	ldr	r4, [pc, #96]	; (80044e4 <HAL_UART_MspInit+0x1fc>)
    hdma_usart2_tx.Init.Request = DMA_REQUEST_USART2_TX;
 8004484:	231b      	movs	r3, #27
 8004486:	e9c4 2300 	strd	r2, r3, [r4]
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800448a:	2110      	movs	r1, #16
 800448c:	2300      	movs	r3, #0
    hdma_usart2_tx.Init.MemInc = DMA_MINC_ENABLE;
 800448e:	2280      	movs	r2, #128	; 0x80
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 8004490:	4620      	mov	r0, r4
    hdma_usart2_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8004492:	e9c4 1302 	strd	r1, r3, [r4, #8]
    hdma_usart2_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8004496:	e9c4 2304 	strd	r2, r3, [r4, #16]
    hdma_usart2_tx.Init.Mode = DMA_NORMAL;
 800449a:	e9c4 3306 	strd	r3, r3, [r4, #24]
    hdma_usart2_tx.Init.Priority = DMA_PRIORITY_LOW;
 800449e:	6223      	str	r3, [r4, #32]
    if (HAL_DMA_Init(&hdma_usart2_tx) != HAL_OK)
 80044a0:	f001 fc68 	bl	8005d74 <HAL_DMA_Init>
 80044a4:	b108      	cbz	r0, 80044aa <HAL_UART_MspInit+0x1c2>
      Error_Handler();
 80044a6:	f7ff fb67 	bl	8003b78 <Error_Handler>
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80044aa:	2200      	movs	r2, #0
 80044ac:	2026      	movs	r0, #38	; 0x26
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80044ae:	67ac      	str	r4, [r5, #120]	; 0x78
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80044b0:	4611      	mov	r1, r2
    __HAL_LINKDMA(huart,hdmatx,hdma_usart2_tx);
 80044b2:	62a5      	str	r5, [r4, #40]	; 0x28
    HAL_NVIC_SetPriority(USART2_IRQn, 0, 0);
 80044b4:	f001 fad0 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 80044b8:	2026      	movs	r0, #38	; 0x26
 80044ba:	e799      	b.n	80043f0 <HAL_UART_MspInit+0x108>
 80044bc:	40013800 	.word	0x40013800
 80044c0:	40021000 	.word	0x40021000
 80044c4:	48000400 	.word	0x48000400
 80044c8:	20000e74 	.word	0x20000e74
 80044cc:	40020008 	.word	0x40020008
 80044d0:	20000ed4 	.word	0x20000ed4
 80044d4:	40004400 	.word	0x40004400
 80044d8:	20000f34 	.word	0x20000f34
 80044dc:	40020408 	.word	0x40020408
 80044e0:	4002006c 	.word	0x4002006c
 80044e4:	20000f94 	.word	0x20000f94
 80044e8:	40020058 	.word	0x40020058

080044ec <NMI_Handler>:
{
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80044ec:	e7fe      	b.n	80044ec <NMI_Handler>

080044ee <HardFault_Handler>:
void HardFault_Handler(void)
{
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80044ee:	e7fe      	b.n	80044ee <HardFault_Handler>

080044f0 <MemManage_Handler>:
void MemManage_Handler(void)
{
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80044f0:	e7fe      	b.n	80044f0 <MemManage_Handler>

080044f2 <BusFault_Handler>:
void BusFault_Handler(void)
{
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80044f2:	e7fe      	b.n	80044f2 <BusFault_Handler>

080044f4 <UsageFault_Handler>:
void UsageFault_Handler(void)
{
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80044f4:	e7fe      	b.n	80044f4 <UsageFault_Handler>

080044f6 <SVC_Handler>:

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80044f6:	4770      	bx	lr

080044f8 <DebugMon_Handler>:
 80044f8:	4770      	bx	lr

080044fa <PendSV_Handler>:
 80044fa:	4770      	bx	lr

080044fc <SysTick_Handler>:
void SysTick_Handler(void)
{
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80044fc:	f000 b91e 	b.w	800473c <HAL_IncTick>

08004500 <DMA1_Channel1_IRQHandler>:
void DMA1_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8004500:	4801      	ldr	r0, [pc, #4]	; (8004508 <DMA1_Channel1_IRQHandler+0x8>)
 8004502:	f001 bd5a 	b.w	8005fba <HAL_DMA_IRQHandler>
 8004506:	bf00      	nop
 8004508:	20000e74 	.word	0x20000e74

0800450c <DMA1_Channel2_IRQHandler>:
void DMA1_Channel2_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 800450c:	4801      	ldr	r0, [pc, #4]	; (8004514 <DMA1_Channel2_IRQHandler+0x8>)
 800450e:	f001 bd54 	b.w	8005fba <HAL_DMA_IRQHandler>
 8004512:	bf00      	nop
 8004514:	20000d54 	.word	0x20000d54

08004518 <DMA1_Channel3_IRQHandler>:
void DMA1_Channel3_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel3_IRQn 0 */

  /* USER CODE END DMA1_Channel3_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc2);
 8004518:	4801      	ldr	r0, [pc, #4]	; (8004520 <DMA1_Channel3_IRQHandler+0x8>)
 800451a:	f001 bd4e 	b.w	8005fba <HAL_DMA_IRQHandler>
 800451e:	bf00      	nop
 8004520:	20000db4 	.word	0x20000db4

08004524 <DMA1_Channel4_IRQHandler>:
void DMA1_Channel4_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc5);
 8004524:	4801      	ldr	r0, [pc, #4]	; (800452c <DMA1_Channel4_IRQHandler+0x8>)
 8004526:	f001 bd48 	b.w	8005fba <HAL_DMA_IRQHandler>
 800452a:	bf00      	nop
 800452c:	20000e14 	.word	0x20000e14

08004530 <DMA1_Channel5_IRQHandler>:
void DMA1_Channel5_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8004530:	4801      	ldr	r0, [pc, #4]	; (8004538 <DMA1_Channel5_IRQHandler+0x8>)
 8004532:	f001 bd42 	b.w	8005fba <HAL_DMA_IRQHandler>
 8004536:	bf00      	nop
 8004538:	20000ed4 	.word	0x20000ed4

0800453c <DMA1_Channel6_IRQHandler>:
void DMA1_Channel6_IRQHandler(void)
{
  /* USER CODE BEGIN DMA1_Channel6_IRQn 0 */

  /* USER CODE END DMA1_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_tx);
 800453c:	4801      	ldr	r0, [pc, #4]	; (8004544 <DMA1_Channel6_IRQHandler+0x8>)
 800453e:	f001 bd3c 	b.w	8005fba <HAL_DMA_IRQHandler>
 8004542:	bf00      	nop
 8004544:	20000f94 	.word	0x20000f94

08004548 <ADC1_2_IRQHandler>:

/**
  * @brief This function handles ADC1 and ADC2 global interrupt.
  */
void ADC1_2_IRQHandler(void)
{
 8004548:	b508      	push	{r3, lr}
  /* USER CODE BEGIN ADC1_2_IRQn 0 */

  /* USER CODE END ADC1_2_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 800454a:	4804      	ldr	r0, [pc, #16]	; (800455c <ADC1_2_IRQHandler+0x14>)
 800454c:	f000 faea 	bl	8004b24 <HAL_ADC_IRQHandler>
  HAL_ADC_IRQHandler(&hadc2);
  /* USER CODE BEGIN ADC1_2_IRQn 1 */

  /* USER CODE END ADC1_2_IRQn 1 */
}
 8004550:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  HAL_ADC_IRQHandler(&hadc2);
 8004554:	4802      	ldr	r0, [pc, #8]	; (8004560 <ADC1_2_IRQHandler+0x18>)
 8004556:	f000 bae5 	b.w	8004b24 <HAL_ADC_IRQHandler>
 800455a:	bf00      	nop
 800455c:	20000870 	.word	0x20000870
 8004560:	200008dc 	.word	0x200008dc

08004564 <USB_LP_IRQHandler>:
void USB_LP_IRQHandler(void)
{
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004564:	4801      	ldr	r0, [pc, #4]	; (800456c <USB_LP_IRQHandler+0x8>)
 8004566:	f002 b8b3 	b.w	80066d0 <HAL_PCD_IRQHandler>
 800456a:	bf00      	nop
 800456c:	20002514 	.word	0x20002514

08004570 <I2C2_EV_IRQHandler>:
void I2C2_EV_IRQHandler(void)
{
  /* USER CODE BEGIN I2C2_EV_IRQn 0 */

  /* USER CODE END I2C2_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c2);
 8004570:	4801      	ldr	r0, [pc, #4]	; (8004578 <I2C2_EV_IRQHandler+0x8>)
 8004572:	f001 be98 	b.w	80062a6 <HAL_I2C_EV_IRQHandler>
 8004576:	bf00      	nop
 8004578:	20000ab8 	.word	0x20000ab8

0800457c <USART1_IRQHandler>:
void USART1_IRQHandler(void)
{
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 800457c:	4801      	ldr	r0, [pc, #4]	; (8004584 <USART1_IRQHandler+0x8>)
 800457e:	f004 ba9b 	b.w	8008ab8 <HAL_UART_IRQHandler>
 8004582:	bf00      	nop
 8004584:	20000c30 	.word	0x20000c30

08004588 <USART2_IRQHandler>:
void USART2_IRQHandler(void)
{
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 8004588:	4801      	ldr	r0, [pc, #4]	; (8004590 <USART2_IRQHandler+0x8>)
 800458a:	f004 ba95 	b.w	8008ab8 <HAL_UART_IRQHandler>
 800458e:	bf00      	nop
 8004590:	20000cc0 	.word	0x20000cc0

08004594 <DMA2_Channel1_IRQHandler>:
void DMA2_Channel1_IRQHandler(void)
{
  /* USER CODE BEGIN DMA2_Channel1_IRQn 0 */

  /* USER CODE END DMA2_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart2_rx);
 8004594:	4801      	ldr	r0, [pc, #4]	; (800459c <DMA2_Channel1_IRQHandler+0x8>)
 8004596:	f001 bd10 	b.w	8005fba <HAL_DMA_IRQHandler>
 800459a:	bf00      	nop
 800459c:	20000f34 	.word	0x20000f34

080045a0 <_getpid>:
}

int _getpid(void)
{
  return 1;
}
 80045a0:	2001      	movs	r0, #1
 80045a2:	4770      	bx	lr

080045a4 <_kill>:

int _kill(int pid, int sig)
{
 80045a4:	b508      	push	{r3, lr}
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80045a6:	f006 fd9f 	bl	800b0e8 <__errno>
 80045aa:	2316      	movs	r3, #22
 80045ac:	6003      	str	r3, [r0, #0]
  return -1;
}
 80045ae:	f04f 30ff 	mov.w	r0, #4294967295
 80045b2:	bd08      	pop	{r3, pc}

080045b4 <_exit>:

void _exit (int status)
{
 80045b4:	b508      	push	{r3, lr}
  errno = EINVAL;
 80045b6:	f006 fd97 	bl	800b0e8 <__errno>
 80045ba:	2316      	movs	r3, #22
 80045bc:	6003      	str	r3, [r0, #0]
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
 80045be:	e7fe      	b.n	80045be <_exit+0xa>

080045c0 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80045c0:	b570      	push	{r4, r5, r6, lr}
 80045c2:	460d      	mov	r5, r1
 80045c4:	4614      	mov	r4, r2
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045c6:	460e      	mov	r6, r1
 80045c8:	1b73      	subs	r3, r6, r5
 80045ca:	429c      	cmp	r4, r3
 80045cc:	dc01      	bgt.n	80045d2 <_read+0x12>
  {
    *ptr++ = __io_getchar();
  }

  return len;
}
 80045ce:	4620      	mov	r0, r4
 80045d0:	bd70      	pop	{r4, r5, r6, pc}
    *ptr++ = __io_getchar();
 80045d2:	f3af 8000 	nop.w
 80045d6:	f806 0b01 	strb.w	r0, [r6], #1
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80045da:	e7f5      	b.n	80045c8 <_read+0x8>

080045dc <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
	if (file == STDOUT_FILENO || file == STDERR_FILENO)
 80045dc:	3801      	subs	r0, #1
 80045de:	2801      	cmp	r0, #1
{
 80045e0:	b538      	push	{r3, r4, r5, lr}
 80045e2:	460d      	mov	r5, r1
 80045e4:	4614      	mov	r4, r2
	if (file == STDOUT_FILENO || file == STDERR_FILENO)
 80045e6:	d80f      	bhi.n	8004608 <_write+0x2c>
		    {
		        uint8_t result;
		        do {
		        	result = CDC_Transmit_FS((uint8_t*)ptr, len);
 80045e8:	4621      	mov	r1, r4
 80045ea:	4628      	mov	r0, r5
 80045ec:	f006 fb2e 	bl	800ac4c <CDC_Transmit_FS>
 80045f0:	b2c0      	uxtb	r0, r0
		        } while (result == USBD_BUSY);
 80045f2:	2801      	cmp	r0, #1
 80045f4:	d0f8      	beq.n	80045e8 <_write+0xc>
		        if (result != USBD_OK)
 80045f6:	b128      	cbz	r0, 8004604 <_write+0x28>
		        {
		            errno = EIO;
 80045f8:	f006 fd76 	bl	800b0e8 <__errno>
 80045fc:	2305      	movs	r3, #5
		            return -1;
		        }
		        return len;
		    }
		    errno = EBADF;
 80045fe:	6003      	str	r3, [r0, #0]
		    return -1;
 8004600:	f04f 34ff 	mov.w	r4, #4294967295
}
 8004604:	4620      	mov	r0, r4
 8004606:	bd38      	pop	{r3, r4, r5, pc}
		    errno = EBADF;
 8004608:	f006 fd6e 	bl	800b0e8 <__errno>
 800460c:	2309      	movs	r3, #9
 800460e:	e7f6      	b.n	80045fe <_write+0x22>

08004610 <_close>:

int _close(int file)
{
  (void)file;
  return -1;
}
 8004610:	f04f 30ff 	mov.w	r0, #4294967295
 8004614:	4770      	bx	lr

08004616 <_fstat>:


int _fstat(int file, struct stat *st)
{
  (void)file;
  st->st_mode = S_IFCHR;
 8004616:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 800461a:	604b      	str	r3, [r1, #4]
  return 0;
}
 800461c:	2000      	movs	r0, #0
 800461e:	4770      	bx	lr

08004620 <_isatty>:

int _isatty(int file)
{
  (void)file;
  return 1;
}
 8004620:	2001      	movs	r0, #1
 8004622:	4770      	bx	lr

08004624 <_lseek>:
{
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
}
 8004624:	2000      	movs	r0, #0
 8004626:	4770      	bx	lr

08004628 <_sbrk>:
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
  const uint8_t *max_heap = (uint8_t *)stack_limit;
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004628:	4a0b      	ldr	r2, [pc, #44]	; (8004658 <_sbrk+0x30>)
 800462a:	6811      	ldr	r1, [r2, #0]
{
 800462c:	b510      	push	{r4, lr}
 800462e:	4603      	mov	r3, r0
  if (NULL == __sbrk_heap_end)
 8004630:	b909      	cbnz	r1, 8004636 <_sbrk+0xe>
  {
    __sbrk_heap_end = &_end;
 8004632:	490a      	ldr	r1, [pc, #40]	; (800465c <_sbrk+0x34>)
 8004634:	6011      	str	r1, [r2, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004636:	6810      	ldr	r0, [r2, #0]
 8004638:	4909      	ldr	r1, [pc, #36]	; (8004660 <_sbrk+0x38>)
 800463a:	4c0a      	ldr	r4, [pc, #40]	; (8004664 <_sbrk+0x3c>)
 800463c:	4403      	add	r3, r0
 800463e:	1b09      	subs	r1, r1, r4
 8004640:	428b      	cmp	r3, r1
 8004642:	d906      	bls.n	8004652 <_sbrk+0x2a>
  {
    errno = ENOMEM;
 8004644:	f006 fd50 	bl	800b0e8 <__errno>
 8004648:	230c      	movs	r3, #12
 800464a:	6003      	str	r3, [r0, #0]
    return (void *)-1;
 800464c:	f04f 30ff 	mov.w	r0, #4294967295

  prev_heap_end = __sbrk_heap_end;
  __sbrk_heap_end += incr;

  return (void *)prev_heap_end;
}
 8004650:	bd10      	pop	{r4, pc}
  __sbrk_heap_end += incr;
 8004652:	6013      	str	r3, [r2, #0]
  return (void *)prev_heap_end;
 8004654:	e7fc      	b.n	8004650 <_sbrk+0x28>
 8004656:	bf00      	nop
 8004658:	20000ff4 	.word	0x20000ff4
 800465c:	20002a38 	.word	0x20002a38
 8004660:	20020000 	.word	0x20020000
 8004664:	00000400 	.word	0x00000400

08004668 <SystemInit>:

void SystemInit(void)
{
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8004668:	4a03      	ldr	r2, [pc, #12]	; (8004678 <SystemInit+0x10>)
 800466a:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
 800466e:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8004672:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004676:	4770      	bx	lr
 8004678:	e000ed00 	.word	0xe000ed00

0800467c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800467c:	480d      	ldr	r0, [pc, #52]	; (80046b4 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800467e:	4685      	mov	sp, r0

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8004680:	480d      	ldr	r0, [pc, #52]	; (80046b8 <LoopForever+0x6>)
  ldr r1, =_edata
 8004682:	490e      	ldr	r1, [pc, #56]	; (80046bc <LoopForever+0xa>)
  ldr r2, =_sidata
 8004684:	4a0e      	ldr	r2, [pc, #56]	; (80046c0 <LoopForever+0xe>)
  movs r3, #0
 8004686:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8004688:	e002      	b.n	8004690 <LoopCopyDataInit>

0800468a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800468a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800468c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800468e:	3304      	adds	r3, #4

08004690 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8004690:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8004692:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8004694:	d3f9      	bcc.n	800468a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8004696:	4a0b      	ldr	r2, [pc, #44]	; (80046c4 <LoopForever+0x12>)
  ldr r4, =_ebss
 8004698:	4c0b      	ldr	r4, [pc, #44]	; (80046c8 <LoopForever+0x16>)
  movs r3, #0
 800469a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800469c:	e001      	b.n	80046a2 <LoopFillZerobss>

0800469e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800469e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80046a0:	3204      	adds	r2, #4

080046a2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80046a2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80046a4:	d3fb      	bcc.n	800469e <FillZerobss>

/* Call the clock system intitialization function.*/
    bl  SystemInit
 80046a6:	f7ff ffdf 	bl	8004668 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80046aa:	f006 fd23 	bl	800b0f4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80046ae:	f7ff fa21 	bl	8003af4 <main>

080046b2 <LoopForever>:

LoopForever:
    b LoopForever
 80046b2:	e7fe      	b.n	80046b2 <LoopForever>
  ldr   r0, =_estack
 80046b4:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80046b8:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80046bc:	20000354 	.word	0x20000354
  ldr r2, =_sidata
 80046c0:	0800f0ec 	.word	0x0800f0ec
  ldr r2, =_sbss
 80046c4:	20000354 	.word	0x20000354
  ldr r4, =_ebss
 80046c8:	20002a38 	.word	0x20002a38

080046cc <ADC3_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80046cc:	e7fe      	b.n	80046cc <ADC3_IRQHandler>
	...

080046d0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80046d0:	b538      	push	{r3, r4, r5, lr}
  HAL_StatusTypeDef  status = HAL_OK;

  if (uwTickFreq != 0U)
 80046d2:	4b0f      	ldr	r3, [pc, #60]	; (8004710 <HAL_InitTick+0x40>)
{
 80046d4:	4605      	mov	r5, r0
  if (uwTickFreq != 0U)
 80046d6:	6818      	ldr	r0, [r3, #0]
 80046d8:	b908      	cbnz	r0, 80046de <HAL_InitTick+0xe>
      status = HAL_ERROR;
    }
  }
  else
  {
    status = HAL_ERROR;
 80046da:	2001      	movs	r0, #1
  }

  /* Return function status */
  return status;
}
 80046dc:	bd38      	pop	{r3, r4, r5, pc}
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80046de:	4a0d      	ldr	r2, [pc, #52]	; (8004714 <HAL_InitTick+0x44>)
 80046e0:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 80046e4:	fbb3 f3f0 	udiv	r3, r3, r0
 80046e8:	6810      	ldr	r0, [r2, #0]
 80046ea:	fbb0 f0f3 	udiv	r0, r0, r3
 80046ee:	f001 f9f3 	bl	8005ad8 <HAL_SYSTICK_Config>
 80046f2:	4604      	mov	r4, r0
 80046f4:	2800      	cmp	r0, #0
 80046f6:	d1f0      	bne.n	80046da <HAL_InitTick+0xa>
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80046f8:	2d0f      	cmp	r5, #15
 80046fa:	d8ee      	bhi.n	80046da <HAL_InitTick+0xa>
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80046fc:	4602      	mov	r2, r0
 80046fe:	4629      	mov	r1, r5
 8004700:	f04f 30ff 	mov.w	r0, #4294967295
 8004704:	f001 f9a8 	bl	8005a58 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004708:	4b03      	ldr	r3, [pc, #12]	; (8004718 <HAL_InitTick+0x48>)
 800470a:	4620      	mov	r0, r4
 800470c:	601d      	str	r5, [r3, #0]
  return status;
 800470e:	e7e5      	b.n	80046dc <HAL_InitTick+0xc>
 8004710:	20000004 	.word	0x20000004
 8004714:	20000000 	.word	0x20000000
 8004718:	20000008 	.word	0x20000008

0800471c <HAL_Init>:
{
 800471c:	b510      	push	{r4, lr}
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800471e:	2003      	movs	r0, #3
 8004720:	f001 f988 	bl	8005a34 <HAL_NVIC_SetPriorityGrouping>
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8004724:	200f      	movs	r0, #15
 8004726:	f7ff ffd3 	bl	80046d0 <HAL_InitTick>
 800472a:	4604      	mov	r4, r0
 800472c:	b918      	cbnz	r0, 8004736 <HAL_Init+0x1a>
    HAL_MspInit();
 800472e:	f7ff fa3d 	bl	8003bac <HAL_MspInit>
}
 8004732:	4620      	mov	r0, r4
 8004734:	bd10      	pop	{r4, pc}
    status = HAL_ERROR;
 8004736:	2401      	movs	r4, #1
 8004738:	e7fb      	b.n	8004732 <HAL_Init+0x16>
	...

0800473c <HAL_IncTick>:
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
  uwTick += uwTickFreq;
 800473c:	4a03      	ldr	r2, [pc, #12]	; (800474c <HAL_IncTick+0x10>)
 800473e:	4904      	ldr	r1, [pc, #16]	; (8004750 <HAL_IncTick+0x14>)
 8004740:	6813      	ldr	r3, [r2, #0]
 8004742:	6809      	ldr	r1, [r1, #0]
 8004744:	440b      	add	r3, r1
 8004746:	6013      	str	r3, [r2, #0]
}
 8004748:	4770      	bx	lr
 800474a:	bf00      	nop
 800474c:	20000ff8 	.word	0x20000ff8
 8004750:	20000004 	.word	0x20000004

08004754 <HAL_GetTick>:
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
  return uwTick;
 8004754:	4b01      	ldr	r3, [pc, #4]	; (800475c <HAL_GetTick+0x8>)
 8004756:	6818      	ldr	r0, [r3, #0]
}
 8004758:	4770      	bx	lr
 800475a:	bf00      	nop
 800475c:	20000ff8 	.word	0x20000ff8

08004760 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8004760:	b538      	push	{r3, r4, r5, lr}
 8004762:	4604      	mov	r4, r0
  uint32_t tickstart = HAL_GetTick();
 8004764:	f7ff fff6 	bl	8004754 <HAL_GetTick>
  uint32_t wait = Delay;

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8004768:	1c63      	adds	r3, r4, #1
  {
    wait += (uint32_t)(uwTickFreq);
 800476a:	bf1c      	itt	ne
 800476c:	4b05      	ldrne	r3, [pc, #20]	; (8004784 <HAL_Delay+0x24>)
 800476e:	681b      	ldrne	r3, [r3, #0]
  uint32_t tickstart = HAL_GetTick();
 8004770:	4605      	mov	r5, r0
    wait += (uint32_t)(uwTickFreq);
 8004772:	bf18      	it	ne
 8004774:	18e4      	addne	r4, r4, r3
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8004776:	f7ff ffed 	bl	8004754 <HAL_GetTick>
 800477a:	1b43      	subs	r3, r0, r5
 800477c:	42a3      	cmp	r3, r4
 800477e:	d3fa      	bcc.n	8004776 <HAL_Delay+0x16>
  {
  }
}
 8004780:	bd38      	pop	{r3, r4, r5, pc}
 8004782:	bf00      	nop
 8004784:	20000004 	.word	0x20000004

08004788 <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 8004788:	b530      	push	{r4, r5, lr}
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 800478a:	0dcc      	lsrs	r4, r1, #23
 800478c:	f004 0404 	and.w	r4, r4, #4
 8004790:	3014      	adds	r0, #20

  MODIFY_REG(*preg,
 8004792:	f3c1 5104 	ubfx	r1, r1, #20, #5
 8004796:	5823      	ldr	r3, [r4, r0]
 8004798:	2507      	movs	r5, #7
 800479a:	408d      	lsls	r5, r1
 800479c:	ea23 0305 	bic.w	r3, r3, r5
 80047a0:	fa02 f101 	lsl.w	r1, r2, r1
 80047a4:	430b      	orrs	r3, r1
 80047a6:	5023      	str	r3, [r4, r0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 80047a8:	bd30      	pop	{r4, r5, pc}

080047aa <LL_ADC_REG_IsConversionOngoing>:
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80047aa:	6880      	ldr	r0, [r0, #8]
}
 80047ac:	f3c0 0080 	ubfx	r0, r0, #2, #1
 80047b0:	4770      	bx	lr
	...

080047b4 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80047b4:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
  uint32_t tmpCFGR;
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80047b6:	2300      	movs	r3, #0
 80047b8:	9301      	str	r3, [sp, #4]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;

  /* Check ADC handle */
  if (hadc == NULL)
 80047ba:	4604      	mov	r4, r0
 80047bc:	2800      	cmp	r0, #0
 80047be:	f000 80fb 	beq.w	80049b8 <HAL_ADC_Init+0x204>
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80047c2:	6dc5      	ldr	r5, [r0, #92]	; 0x5c
 80047c4:	b925      	cbnz	r5, 80047d0 <HAL_ADC_Init+0x1c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80047c6:	f7ff fa09 	bl	8003bdc <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80047ca:	6625      	str	r5, [r4, #96]	; 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80047cc:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80047d0:	6820      	ldr	r0, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80047d2:	6883      	ldr	r3, [r0, #8]
 80047d4:	0099      	lsls	r1, r3, #2
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80047d6:	bf41      	itttt	mi
 80047d8:	6883      	ldrmi	r3, [r0, #8]
 80047da:	f023 4320 	bicmi.w	r3, r3, #2684354560	; 0xa0000000
 80047de:	f023 033f 	bicmi.w	r3, r3, #63	; 0x3f
 80047e2:	6083      	strmi	r3, [r0, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80047e4:	6883      	ldr	r3, [r0, #8]
 80047e6:	00da      	lsls	r2, r3, #3
 80047e8:	f140 80a2 	bpl.w	8004930 <HAL_ADC_Init+0x17c>
 80047ec:	6883      	ldr	r3, [r0, #8]
 80047ee:	00db      	lsls	r3, r3, #3
 80047f0:	f100 80b5 	bmi.w	800495e <HAL_ADC_Init+0x1aa>
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80047f4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80047f6:	f043 0310 	orr.w	r3, r3, #16
 80047fa:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80047fc:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80047fe:	f043 0301 	orr.w	r3, r3, #1
 8004802:	6623      	str	r3, [r4, #96]	; 0x60

    tmp_hal_status = HAL_ERROR;
 8004804:	2101      	movs	r1, #1

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004806:	f7ff ffd0 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 800480a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800480c:	f003 0310 	and.w	r3, r3, #16
 8004810:	4303      	orrs	r3, r0
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8004812:	6de3      	ldr	r3, [r4, #92]	; 0x5c
  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004814:	f040 80cd 	bne.w	80049b2 <HAL_ADC_Init+0x1fe>
    ADC_STATE_CLR_SET(hadc->State,
 8004818:	f423 7381 	bic.w	r3, r3, #258	; 0x102
 800481c:	f043 0302 	orr.w	r3, r3, #2
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004820:	6820      	ldr	r0, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8004822:	65e3      	str	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004824:	6883      	ldr	r3, [r0, #8]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004826:	07de      	lsls	r6, r3, #31
 8004828:	d40e      	bmi.n	8004848 <HAL_ADC_Init+0x94>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800482a:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 800482e:	4a63      	ldr	r2, [pc, #396]	; (80049bc <HAL_ADC_Init+0x208>)
 8004830:	d002      	beq.n	8004838 <HAL_ADC_Init+0x84>
 8004832:	4290      	cmp	r0, r2
 8004834:	f040 8095 	bne.w	8004962 <HAL_ADC_Init+0x1ae>
 8004838:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 800483c:	689d      	ldr	r5, [r3, #8]
 800483e:	6893      	ldr	r3, [r2, #8]
 8004840:	432b      	orrs	r3, r5
 8004842:	07dd      	lsls	r5, r3, #31
 8004844:	f140 809b 	bpl.w	800497e <HAL_ADC_Init+0x1ca>
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
                hadc->Init.Overrun                                                     |
                hadc->Init.DataAlign                                                   |
 8004848:	68e5      	ldr	r5, [r4, #12]
 800484a:	6be3      	ldr	r3, [r4, #60]	; 0x3c
                hadc->Init.Resolution                                                  |
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 800484c:	f894 2024 	ldrb.w	r2, [r4, #36]	; 0x24
                hadc->Init.DataAlign                                                   |
 8004850:	432b      	orrs	r3, r5
 8004852:	68a5      	ldr	r5, [r4, #8]
 8004854:	432b      	orrs	r3, r5
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8004856:	7f65      	ldrb	r5, [r4, #29]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8004858:	2a01      	cmp	r2, #1
                hadc->Init.DataAlign                                                   |
 800485a:	ea43 3345 	orr.w	r3, r3, r5, lsl #13
    tmpCFGR  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 800485e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8004862:	bf02      	ittt	eq
 8004864:	6aa2      	ldreq	r2, [r4, #40]	; 0x28
 8004866:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800486a:	ea43 4342 	orreq.w	r3, r3, r2, lsl #17
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 800486e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 8004870:	b122      	cbz	r2, 800487c <HAL_ADC_Init+0xc8>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
                  | hadc->Init.ExternalTrigConvEdge
 8004872:	6b25      	ldr	r5, [r4, #48]	; 0x30
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8004874:	f402 7278 	and.w	r2, r2, #992	; 0x3e0
                  | hadc->Init.ExternalTrigConvEdge
 8004878:	432a      	orrs	r2, r5
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 800487a:	4313      	orrs	r3, r2
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 800487c:	68c5      	ldr	r5, [r0, #12]
 800487e:	4a50      	ldr	r2, [pc, #320]	; (80049c0 <HAL_ADC_Init+0x20c>)
 8004880:	402a      	ands	r2, r5
 8004882:	4313      	orrs	r3, r2
 8004884:	60c3      	str	r3, [r0, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8004886:	6903      	ldr	r3, [r0, #16]
 8004888:	6b62      	ldr	r2, [r4, #52]	; 0x34
 800488a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800488e:	4313      	orrs	r3, r2
 8004890:	6103      	str	r3, [r0, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004892:	f7ff ff8a 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004896:	6823      	ldr	r3, [r4, #0]
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(ADC_TypeDef *ADCx)
{
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004898:	689a      	ldr	r2, [r3, #8]
 800489a:	f002 0208 	and.w	r2, r2, #8
 800489e:	4302      	orrs	r2, r0
 80048a0:	d12e      	bne.n	8004900 <HAL_ADC_Init+0x14c>
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80048a2:	68d8      	ldr	r0, [r3, #12]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80048a4:	f894 2038 	ldrb.w	r2, [r4, #56]	; 0x38
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 80048a8:	7f25      	ldrb	r5, [r4, #28]

      if (hadc->Init.GainCompensation != 0UL)
 80048aa:	6926      	ldr	r6, [r4, #16]
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 80048ac:	0052      	lsls	r2, r2, #1
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80048ae:	f420 4080 	bic.w	r0, r0, #16384	; 0x4000
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 80048b2:	ea42 3285 	orr.w	r2, r2, r5, lsl #14
      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 80048b6:	f020 0002 	bic.w	r0, r0, #2
 80048ba:	4302      	orrs	r2, r0
 80048bc:	60da      	str	r2, [r3, #12]
      if (hadc->Init.GainCompensation != 0UL)
 80048be:	4d41      	ldr	r5, [pc, #260]	; (80049c4 <HAL_ADC_Init+0x210>)
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80048c0:	6918      	ldr	r0, [r3, #16]
      if (hadc->Init.GainCompensation != 0UL)
 80048c2:	2e00      	cmp	r6, #0
 80048c4:	d06a      	beq.n	800499c <HAL_ADC_Init+0x1e8>
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80048c6:	f440 3080 	orr.w	r0, r0, #65536	; 0x10000
 80048ca:	6118      	str	r0, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 80048cc:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80048d0:	402a      	ands	r2, r5
 80048d2:	4332      	orrs	r2, r6
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80048d4:	f8c3 20c0 	str.w	r2, [r3, #192]	; 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80048d8:	f894 2040 	ldrb.w	r2, [r4, #64]	; 0x40
 80048dc:	2a01      	cmp	r2, #1
 80048de:	d164      	bne.n	80049aa <HAL_ADC_Init+0x1f6>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80048e0:	e9d4 2511 	ldrd	r2, r5, [r4, #68]	; 0x44
 80048e4:	6918      	ldr	r0, [r3, #16]
 80048e6:	f420 60ff 	bic.w	r0, r0, #2040	; 0x7f8
 80048ea:	f020 0004 	bic.w	r0, r0, #4
 80048ee:	432a      	orrs	r2, r5
 80048f0:	4302      	orrs	r2, r0
 80048f2:	6ce0      	ldr	r0, [r4, #76]	; 0x4c
 80048f4:	4302      	orrs	r2, r0
 80048f6:	6d20      	ldr	r0, [r4, #80]	; 0x50
 80048f8:	4302      	orrs	r2, r0
 80048fa:	f042 0201 	orr.w	r2, r2, #1
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80048fe:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8004900:	6962      	ldr	r2, [r4, #20]
 8004902:	2a01      	cmp	r2, #1
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8004904:	bf05      	ittet	eq
 8004906:	6b18      	ldreq	r0, [r3, #48]	; 0x30
 8004908:	6a22      	ldreq	r2, [r4, #32]
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800490a:	6b1a      	ldrne	r2, [r3, #48]	; 0x30
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 800490c:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8004910:	bf06      	itte	eq
 8004912:	f020 000f 	biceq.w	r0, r0, #15
 8004916:	4302      	orreq	r2, r0
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8004918:	f022 020f 	bicne.w	r2, r2, #15
 800491c:	631a      	str	r2, [r3, #48]	; 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800491e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004920:	f023 0303 	bic.w	r3, r3, #3
 8004924:	f043 0301 	orr.w	r3, r3, #1
 8004928:	65e3      	str	r3, [r4, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
  }

  /* Return function status */
  return tmp_hal_status;
}
 800492a:	4608      	mov	r0, r1
 800492c:	b002      	add	sp, #8
 800492e:	bd70      	pop	{r4, r5, r6, pc}
  MODIFY_REG(ADCx->CR,
 8004930:	6883      	ldr	r3, [r0, #8]
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8004932:	4a25      	ldr	r2, [pc, #148]	; (80049c8 <HAL_ADC_Init+0x214>)
 8004934:	f023 4310 	bic.w	r3, r3, #2415919104	; 0x90000000
 8004938:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800493c:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004940:	6083      	str	r3, [r0, #8]
 8004942:	4b22      	ldr	r3, [pc, #136]	; (80049cc <HAL_ADC_Init+0x218>)
 8004944:	681b      	ldr	r3, [r3, #0]
 8004946:	fbb3 f3f2 	udiv	r3, r3, r2
 800494a:	3301      	adds	r3, #1
 800494c:	005b      	lsls	r3, r3, #1
      wait_loop_index--;
 800494e:	9301      	str	r3, [sp, #4]
    while (wait_loop_index != 0UL)
 8004950:	9b01      	ldr	r3, [sp, #4]
 8004952:	2b00      	cmp	r3, #0
 8004954:	f43f af4a 	beq.w	80047ec <HAL_ADC_Init+0x38>
      wait_loop_index--;
 8004958:	9b01      	ldr	r3, [sp, #4]
 800495a:	3b01      	subs	r3, #1
 800495c:	e7f7      	b.n	800494e <HAL_ADC_Init+0x19a>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800495e:	2100      	movs	r1, #0
 8004960:	e751      	b.n	8004806 <HAL_ADC_Init+0x52>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004962:	4b1b      	ldr	r3, [pc, #108]	; (80049d0 <HAL_ADC_Init+0x21c>)
 8004964:	4a1b      	ldr	r2, [pc, #108]	; (80049d4 <HAL_ADC_Init+0x220>)
 8004966:	689d      	ldr	r5, [r3, #8]
 8004968:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	6892      	ldr	r2, [r2, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8004970:	432b      	orrs	r3, r5
 8004972:	4313      	orrs	r3, r2
 8004974:	07db      	lsls	r3, r3, #31
 8004976:	f53f af67 	bmi.w	8004848 <HAL_ADC_Init+0x94>
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 800497a:	4b17      	ldr	r3, [pc, #92]	; (80049d8 <HAL_ADC_Init+0x224>)
 800497c:	e007      	b.n	800498e <HAL_ADC_Init+0x1da>
 800497e:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8004982:	4b16      	ldr	r3, [pc, #88]	; (80049dc <HAL_ADC_Init+0x228>)
 8004984:	d003      	beq.n	800498e <HAL_ADC_Init+0x1da>
 8004986:	4d14      	ldr	r5, [pc, #80]	; (80049d8 <HAL_ADC_Init+0x224>)
 8004988:	4290      	cmp	r0, r2
 800498a:	bf18      	it	ne
 800498c:	462b      	movne	r3, r5
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800498e:	689a      	ldr	r2, [r3, #8]
 8004990:	6865      	ldr	r5, [r4, #4]
 8004992:	f422 127c 	bic.w	r2, r2, #4128768	; 0x3f0000
 8004996:	432a      	orrs	r2, r5
 8004998:	609a      	str	r2, [r3, #8]
}
 800499a:	e755      	b.n	8004848 <HAL_ADC_Init+0x94>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 800499c:	f420 3080 	bic.w	r0, r0, #65536	; 0x10000
 80049a0:	6118      	str	r0, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80049a2:	f8d3 20c0 	ldr.w	r2, [r3, #192]	; 0xc0
 80049a6:	402a      	ands	r2, r5
 80049a8:	e794      	b.n	80048d4 <HAL_ADC_Init+0x120>
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 80049aa:	691a      	ldr	r2, [r3, #16]
 80049ac:	f022 0201 	bic.w	r2, r2, #1
 80049b0:	e7a5      	b.n	80048fe <HAL_ADC_Init+0x14a>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80049b2:	f043 0310 	orr.w	r3, r3, #16
 80049b6:	65e3      	str	r3, [r4, #92]	; 0x5c
    return HAL_ERROR;
 80049b8:	2101      	movs	r1, #1
 80049ba:	e7b6      	b.n	800492a <HAL_ADC_Init+0x176>
 80049bc:	50000100 	.word	0x50000100
 80049c0:	fff04007 	.word	0xfff04007
 80049c4:	ffffc000 	.word	0xffffc000
 80049c8:	00030d40 	.word	0x00030d40
 80049cc:	20000000 	.word	0x20000000
 80049d0:	50000400 	.word	0x50000400
 80049d4:	50000600 	.word	0x50000600
 80049d8:	50000700 	.word	0x50000700
 80049dc:	50000300 	.word	0x50000300

080049e0 <HAL_ADC_PollForConversion>:
  uint32_t tickstart;
  uint32_t tmp_Flag_End;
  uint32_t tmp_cfgr;
#if defined(ADC_MULTIMODE_SUPPORT)
  const ADC_TypeDef *tmpADC_Master;
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049e0:	6803      	ldr	r3, [r0, #0]
 80049e2:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
{
 80049e6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80049ea:	4604      	mov	r4, r0
 80049ec:	460f      	mov	r7, r1
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80049ee:	d01d      	beq.n	8004a2c <HAL_ADC_PollForConversion+0x4c>
 80049f0:	4842      	ldr	r0, [pc, #264]	; (8004afc <HAL_ADC_PollForConversion+0x11c>)
 80049f2:	4a43      	ldr	r2, [pc, #268]	; (8004b00 <HAL_ADC_PollForConversion+0x120>)
 80049f4:	4943      	ldr	r1, [pc, #268]	; (8004b04 <HAL_ADC_PollForConversion+0x124>)
 80049f6:	4283      	cmp	r3, r0
 80049f8:	bf08      	it	eq
 80049fa:	460a      	moveq	r2, r1

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* If end of conversion selected to end of sequence conversions */
  if (hadc->Init.EOCSelection == ADC_EOC_SEQ_CONV)
 80049fc:	69a5      	ldr	r5, [r4, #24]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80049fe:	6896      	ldr	r6, [r2, #8]
 8004a00:	2d08      	cmp	r5, #8
 8004a02:	f006 061f 	and.w	r6, r6, #31
 8004a06:	d023      	beq.n	8004a50 <HAL_ADC_PollForConversion+0x70>
    /* Particular case is ADC configured in DMA mode and ADC sequencer with   */
    /* several ranks and polling for end of each conversion.                  */
    /* For code simplicity sake, this particular case is generalized to       */
    /* ADC configured in DMA mode and and polling for end of each conversion. */
#if defined(ADC_MULTIMODE_SUPPORT)
    if ((tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a08:	2e09      	cmp	r6, #9
 8004a0a:	d811      	bhi.n	8004a30 <HAL_ADC_PollForConversion+0x50>
 8004a0c:	f240 2221 	movw	r2, #545	; 0x221
 8004a10:	40f2      	lsrs	r2, r6
 8004a12:	07d1      	lsls	r1, r2, #31
 8004a14:	d50c      	bpl.n	8004a30 <HAL_ADC_PollForConversion+0x50>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
       )
    {
      /* Check ADC DMA mode in independent mode on ADC group regular */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN) != 0UL)
 8004a16:	68db      	ldr	r3, [r3, #12]
 8004a18:	f013 0f01 	tst.w	r3, #1
      }
    }
    else
    {
      /* Check ADC DMA mode in multimode on ADC group regular */
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004a1c:	d017      	beq.n	8004a4e <HAL_ADC_PollForConversion+0x6e>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8004a1e:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004a20:	f043 0320 	orr.w	r3, r3, #32
 8004a24:	65e3      	str	r3, [r4, #92]	; 0x5c
        return HAL_ERROR;
 8004a26:	2001      	movs	r0, #1
    }
  }

  /* Return function status */
  return HAL_OK;
}
 8004a28:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004a2c:	4a35      	ldr	r2, [pc, #212]	; (8004b04 <HAL_ADC_PollForConversion+0x124>)
 8004a2e:	e7e5      	b.n	80049fc <HAL_ADC_PollForConversion+0x1c>
      if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004a30:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8004a34:	d009      	beq.n	8004a4a <HAL_ADC_PollForConversion+0x6a>
 8004a36:	4831      	ldr	r0, [pc, #196]	; (8004afc <HAL_ADC_PollForConversion+0x11c>)
 8004a38:	4a32      	ldr	r2, [pc, #200]	; (8004b04 <HAL_ADC_PollForConversion+0x124>)
 8004a3a:	4931      	ldr	r1, [pc, #196]	; (8004b00 <HAL_ADC_PollForConversion+0x120>)
 8004a3c:	4283      	cmp	r3, r0
 8004a3e:	bf18      	it	ne
 8004a40:	460a      	movne	r2, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004a42:	6893      	ldr	r3, [r2, #8]
 8004a44:	f413 4f60 	tst.w	r3, #57344	; 0xe000
 8004a48:	e7e8      	b.n	8004a1c <HAL_ADC_PollForConversion+0x3c>
 8004a4a:	4a2e      	ldr	r2, [pc, #184]	; (8004b04 <HAL_ADC_PollForConversion+0x124>)
 8004a4c:	e7f9      	b.n	8004a42 <HAL_ADC_PollForConversion+0x62>
        tmp_Flag_End = (ADC_FLAG_EOC);
 8004a4e:	2504      	movs	r5, #4
  tickstart = HAL_GetTick();
 8004a50:	f7ff fe80 	bl	8004754 <HAL_GetTick>
 8004a54:	4680      	mov	r8, r0
  while ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004a56:	6823      	ldr	r3, [r4, #0]
 8004a58:	681a      	ldr	r2, [r3, #0]
 8004a5a:	422a      	tst	r2, r5
 8004a5c:	d02d      	beq.n	8004aba <HAL_ADC_PollForConversion+0xda>
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004a5e:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004a60:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004a64:	65e2      	str	r2, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004a66:	68da      	ldr	r2, [r3, #12]
 8004a68:	f412 6f40 	tst.w	r2, #3072	; 0xc00
 8004a6c:	d10f      	bne.n	8004a8e <HAL_ADC_PollForConversion+0xae>
      && (hadc->Init.ContinuousConvMode == DISABLE)
 8004a6e:	7f62      	ldrb	r2, [r4, #29]
 8004a70:	b96a      	cbnz	r2, 8004a8e <HAL_ADC_PollForConversion+0xae>
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004a72:	681a      	ldr	r2, [r3, #0]
 8004a74:	0710      	lsls	r0, r2, #28
 8004a76:	d50a      	bpl.n	8004a8e <HAL_ADC_PollForConversion+0xae>
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004a78:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004a7a:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004a7e:	65e2      	str	r2, [r4, #92]	; 0x5c
      if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004a80:	6de2      	ldr	r2, [r4, #92]	; 0x5c
 8004a82:	04d1      	lsls	r1, r2, #19
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004a84:	bf5e      	ittt	pl
 8004a86:	6de2      	ldrpl	r2, [r4, #92]	; 0x5c
 8004a88:	f042 0201 	orrpl.w	r2, r2, #1
 8004a8c:	65e2      	strpl	r2, [r4, #92]	; 0x5c
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004a8e:	4a1b      	ldr	r2, [pc, #108]	; (8004afc <HAL_ADC_PollForConversion+0x11c>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d028      	beq.n	8004ae6 <HAL_ADC_PollForConversion+0x106>
 8004a94:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004a98:	4293      	cmp	r3, r2
 8004a9a:	d108      	bne.n	8004aae <HAL_ADC_PollForConversion+0xce>
 8004a9c:	491a      	ldr	r1, [pc, #104]	; (8004b08 <HAL_ADC_PollForConversion+0x128>)
      || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004a9e:	2e09      	cmp	r6, #9
 8004aa0:	d824      	bhi.n	8004aec <HAL_ADC_PollForConversion+0x10c>
 8004aa2:	f240 2221 	movw	r2, #545	; 0x221
 8004aa6:	fa22 f606 	lsr.w	r6, r2, r6
 8004aaa:	07f2      	lsls	r2, r6, #31
 8004aac:	d51e      	bpl.n	8004aec <HAL_ADC_PollForConversion+0x10c>
    tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004aae:	68d8      	ldr	r0, [r3, #12]
  if (tmp_Flag_End == ADC_FLAG_EOS)
 8004ab0:	2d08      	cmp	r5, #8
 8004ab2:	d11d      	bne.n	8004af0 <HAL_ADC_PollForConversion+0x110>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOS);
 8004ab4:	601d      	str	r5, [r3, #0]
  return HAL_OK;
 8004ab6:	2000      	movs	r0, #0
 8004ab8:	e7b6      	b.n	8004a28 <HAL_ADC_PollForConversion+0x48>
    if (Timeout != HAL_MAX_DELAY)
 8004aba:	1c7a      	adds	r2, r7, #1
 8004abc:	d0cc      	beq.n	8004a58 <HAL_ADC_PollForConversion+0x78>
      if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0UL))
 8004abe:	f7ff fe49 	bl	8004754 <HAL_GetTick>
 8004ac2:	eba0 0008 	sub.w	r0, r0, r8
 8004ac6:	42b8      	cmp	r0, r7
 8004ac8:	d801      	bhi.n	8004ace <HAL_ADC_PollForConversion+0xee>
 8004aca:	2f00      	cmp	r7, #0
 8004acc:	d1c3      	bne.n	8004a56 <HAL_ADC_PollForConversion+0x76>
        if ((hadc->Instance->ISR & tmp_Flag_End) == 0UL)
 8004ace:	6823      	ldr	r3, [r4, #0]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	402b      	ands	r3, r5
 8004ad4:	d1bf      	bne.n	8004a56 <HAL_ADC_PollForConversion+0x76>
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004ad6:	6de2      	ldr	r2, [r4, #92]	; 0x5c
          __HAL_UNLOCK(hadc);
 8004ad8:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
          SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 8004adc:	f042 0204 	orr.w	r2, r2, #4
 8004ae0:	65e2      	str	r2, [r4, #92]	; 0x5c
          return HAL_TIMEOUT;
 8004ae2:	2003      	movs	r0, #3
 8004ae4:	e7a0      	b.n	8004a28 <HAL_ADC_PollForConversion+0x48>
  if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004ae6:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8004aea:	e7d8      	b.n	8004a9e <HAL_ADC_PollForConversion+0xbe>
    tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004aec:	68c8      	ldr	r0, [r1, #12]
 8004aee:	e7df      	b.n	8004ab0 <HAL_ADC_PollForConversion+0xd0>
    if (READ_BIT(tmp_cfgr, ADC_CFGR_AUTDLY) == 0UL)
 8004af0:	f410 4080 	ands.w	r0, r0, #16384	; 0x4000
 8004af4:	d1df      	bne.n	8004ab6 <HAL_ADC_PollForConversion+0xd6>
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004af6:	220c      	movs	r2, #12
 8004af8:	601a      	str	r2, [r3, #0]
 8004afa:	e795      	b.n	8004a28 <HAL_ADC_PollForConversion+0x48>
 8004afc:	50000100 	.word	0x50000100
 8004b00:	50000700 	.word	0x50000700
 8004b04:	50000300 	.word	0x50000300
 8004b08:	50000400 	.word	0x50000400

08004b0c <HAL_ADC_GetValue>:

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */

  /* Return ADC converted value */
  return hadc->Instance->DR;
 8004b0c:	6803      	ldr	r3, [r0, #0]
 8004b0e:	6c18      	ldr	r0, [r3, #64]	; 0x40
}
 8004b10:	4770      	bx	lr

08004b12 <HAL_ADC_ConvCpltCallback>:
 8004b12:	4770      	bx	lr

08004b14 <HAL_ADC_ConvHalfCpltCallback>:
 8004b14:	4770      	bx	lr

08004b16 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8004b16:	b508      	push	{r3, lr}

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8004b18:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8004b1a:	f7ff fffb 	bl	8004b14 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004b1e:	bd08      	pop	{r3, pc}

08004b20 <HAL_ADC_LevelOutOfWindowCallback>:
 8004b20:	4770      	bx	lr

08004b22 <HAL_ADC_ErrorCallback>:
 8004b22:	4770      	bx	lr

08004b24 <HAL_ADC_IRQHandler>:
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004b24:	6802      	ldr	r2, [r0, #0]
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b26:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
{
 8004b2a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  uint32_t tmp_isr = hadc->Instance->ISR;
 8004b2c:	6816      	ldr	r6, [r2, #0]
  uint32_t tmp_ier = hadc->Instance->IER;
 8004b2e:	6855      	ldr	r5, [r2, #4]
{
 8004b30:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004b32:	f000 8111 	beq.w	8004d58 <HAL_ADC_IRQHandler+0x234>
 8004b36:	4893      	ldr	r0, [pc, #588]	; (8004d84 <HAL_ADC_IRQHandler+0x260>)
 8004b38:	4b93      	ldr	r3, [pc, #588]	; (8004d88 <HAL_ADC_IRQHandler+0x264>)
 8004b3a:	4994      	ldr	r1, [pc, #592]	; (8004d8c <HAL_ADC_IRQHandler+0x268>)
 8004b3c:	4282      	cmp	r2, r0
 8004b3e:	bf18      	it	ne
 8004b40:	460b      	movne	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8004b42:	689f      	ldr	r7, [r3, #8]
  if (((tmp_isr & ADC_FLAG_EOSMP) == ADC_FLAG_EOSMP) && ((tmp_ier & ADC_IT_EOSMP) == ADC_IT_EOSMP))
 8004b44:	07b1      	lsls	r1, r6, #30
 8004b46:	f007 071f 	and.w	r7, r7, #31
 8004b4a:	d50e      	bpl.n	8004b6a <HAL_ADC_IRQHandler+0x46>
 8004b4c:	07aa      	lsls	r2, r5, #30
 8004b4e:	d50c      	bpl.n	8004b6a <HAL_ADC_IRQHandler+0x46>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b50:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b52:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOSMP);
 8004b54:	bf5e      	ittt	pl
 8004b56:	6de3      	ldrpl	r3, [r4, #92]	; 0x5c
 8004b58:	f443 6300 	orrpl.w	r3, r3, #2048	; 0x800
 8004b5c:	65e3      	strpl	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_EndOfSamplingCallback(hadc);
 8004b5e:	4620      	mov	r0, r4
 8004b60:	f000 fdb4 	bl	80056cc <HAL_ADCEx_EndOfSamplingCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOSMP);
 8004b64:	6823      	ldr	r3, [r4, #0]
 8004b66:	2202      	movs	r2, #2
 8004b68:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_EOC) == ADC_FLAG_EOC) && ((tmp_ier & ADC_IT_EOC) == ADC_IT_EOC)) ||
 8004b6a:	0770      	lsls	r0, r6, #29
 8004b6c:	d501      	bpl.n	8004b72 <HAL_ADC_IRQHandler+0x4e>
 8004b6e:	0769      	lsls	r1, r5, #29
 8004b70:	d403      	bmi.n	8004b7a <HAL_ADC_IRQHandler+0x56>
 8004b72:	0732      	lsls	r2, r6, #28
 8004b74:	d541      	bpl.n	8004bfa <HAL_ADC_IRQHandler+0xd6>
      (((tmp_isr & ADC_FLAG_EOS) == ADC_FLAG_EOS) && ((tmp_ier & ADC_IT_EOS) == ADC_IT_EOS)))
 8004b76:	072b      	lsls	r3, r5, #28
 8004b78:	d53f      	bpl.n	8004bfa <HAL_ADC_IRQHandler+0xd6>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004b7a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004b7c:	06d8      	lsls	r0, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b7e:	bf58      	it	pl
 8004b80:	6de3      	ldrpl	r3, [r4, #92]	; 0x5c
    if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8004b82:	6820      	ldr	r0, [r4, #0]
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004b84:	bf5c      	itt	pl
 8004b86:	f443 7300 	orrpl.w	r3, r3, #512	; 0x200
 8004b8a:	65e3      	strpl	r3, [r4, #92]	; 0x5c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004b8c:	68c3      	ldr	r3, [r0, #12]
 8004b8e:	f413 6f40 	tst.w	r3, #3072	; 0xc00
 8004b92:	d12c      	bne.n	8004bee <HAL_ADC_IRQHandler+0xca>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004b94:	4b7b      	ldr	r3, [pc, #492]	; (8004d84 <HAL_ADC_IRQHandler+0x260>)
 8004b96:	4298      	cmp	r0, r3
 8004b98:	f000 80e0 	beq.w	8004d5c <HAL_ADC_IRQHandler+0x238>
 8004b9c:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8004ba0:	4298      	cmp	r0, r3
 8004ba2:	d109      	bne.n	8004bb8 <HAL_ADC_IRQHandler+0x94>
 8004ba4:	4a7a      	ldr	r2, [pc, #488]	; (8004d90 <HAL_ADC_IRQHandler+0x26c>)
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004ba6:	2f09      	cmp	r7, #9
 8004ba8:	f200 80db 	bhi.w	8004d62 <HAL_ADC_IRQHandler+0x23e>
 8004bac:	f240 2321 	movw	r3, #545	; 0x221
 8004bb0:	40fb      	lsrs	r3, r7
 8004bb2:	07d9      	lsls	r1, r3, #31
 8004bb4:	f140 80d5 	bpl.w	8004d62 <HAL_ADC_IRQHandler+0x23e>
        tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004bb8:	68c3      	ldr	r3, [r0, #12]
      if (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) != ADC_CFGR_CONT)
 8004bba:	049b      	lsls	r3, r3, #18
 8004bbc:	d417      	bmi.n	8004bee <HAL_ADC_IRQHandler+0xca>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_EOS))
 8004bbe:	6803      	ldr	r3, [r0, #0]
 8004bc0:	0719      	lsls	r1, r3, #28
 8004bc2:	d514      	bpl.n	8004bee <HAL_ADC_IRQHandler+0xca>
          if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004bc4:	f7ff fdf1 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 8004bc8:	2800      	cmp	r0, #0
 8004bca:	f040 80cc 	bne.w	8004d66 <HAL_ADC_IRQHandler+0x242>
            __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC | ADC_IT_EOS);
 8004bce:	6822      	ldr	r2, [r4, #0]
 8004bd0:	6853      	ldr	r3, [r2, #4]
 8004bd2:	f023 030c 	bic.w	r3, r3, #12
 8004bd6:	6053      	str	r3, [r2, #4]
            CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004bd8:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004bda:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004bde:	65e3      	str	r3, [r4, #92]	; 0x5c
            if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004be0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004be2:	04da      	lsls	r2, r3, #19
 8004be4:	d403      	bmi.n	8004bee <HAL_ADC_IRQHandler+0xca>
              SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004be6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004be8:	f043 0301 	orr.w	r3, r3, #1
 8004bec:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004bee:	4620      	mov	r0, r4
 8004bf0:	f7ff ff8f 	bl	8004b12 <HAL_ADC_ConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS));
 8004bf4:	6823      	ldr	r3, [r4, #0]
 8004bf6:	220c      	movs	r2, #12
 8004bf8:	601a      	str	r2, [r3, #0]
  if ((((tmp_isr & ADC_FLAG_JEOC) == ADC_FLAG_JEOC) && ((tmp_ier & ADC_IT_JEOC) == ADC_IT_JEOC)) ||
 8004bfa:	06b3      	lsls	r3, r6, #26
 8004bfc:	d501      	bpl.n	8004c02 <HAL_ADC_IRQHandler+0xde>
 8004bfe:	06a8      	lsls	r0, r5, #26
 8004c00:	d403      	bmi.n	8004c0a <HAL_ADC_IRQHandler+0xe6>
 8004c02:	0671      	lsls	r1, r6, #25
 8004c04:	d543      	bpl.n	8004c8e <HAL_ADC_IRQHandler+0x16a>
      (((tmp_isr & ADC_FLAG_JEOS) == ADC_FLAG_JEOS) && ((tmp_ier & ADC_IT_JEOS) == ADC_IT_JEOS)))
 8004c06:	066a      	lsls	r2, r5, #25
 8004c08:	d541      	bpl.n	8004c8e <HAL_ADC_IRQHandler+0x16a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c0a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c0c:	4a5d      	ldr	r2, [pc, #372]	; (8004d84 <HAL_ADC_IRQHandler+0x260>)
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8004c0e:	06db      	lsls	r3, r3, #27
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 8004c10:	bf5e      	ittt	pl
 8004c12:	6de3      	ldrpl	r3, [r4, #92]	; 0x5c
 8004c14:	f443 5300 	orrpl.w	r3, r3, #8192	; 0x2000
 8004c18:	65e3      	strpl	r3, [r4, #92]	; 0x5c
    tmp_adc_inj_is_trigger_source_sw_start = LL_ADC_INJ_IsTriggerSourceSWStart(hadc->Instance);
 8004c1a:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004c1c:	6cd8      	ldr	r0, [r3, #76]	; 0x4c
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c1e:	68d9      	ldr	r1, [r3, #12]
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004c20:	4293      	cmp	r3, r2
  return ((READ_BIT(ADCx->JSQR, ADC_JSQR_JEXTEN) == (LL_ADC_INJ_TRIG_SOFTWARE & ADC_JSQR_JEXTEN)) ? 1UL : 0UL);
 8004c22:	f400 70c0 	and.w	r0, r0, #384	; 0x180
 8004c26:	f000 80a7 	beq.w	8004d78 <HAL_ADC_IRQHandler+0x254>
 8004c2a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8004c2e:	4293      	cmp	r3, r2
 8004c30:	d108      	bne.n	8004c44 <HAL_ADC_IRQHandler+0x120>
 8004c32:	f5a2 7280 	sub.w	r2, r2, #256	; 0x100
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8004c36:	b12f      	cbz	r7, 8004c44 <HAL_ADC_IRQHandler+0x120>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_REG_SIMULT)
 8004c38:	f1a7 0c06 	sub.w	ip, r7, #6
 8004c3c:	f1bc 0f01 	cmp.w	ip, #1
 8004c40:	f200 809d 	bhi.w	8004d7e <HAL_ADC_IRQHandler+0x25a>
      tmp_cfgr = READ_REG(hadc->Instance->CFGR);
 8004c44:	68da      	ldr	r2, [r3, #12]
    if (tmp_adc_inj_is_trigger_source_sw_start != 0UL)
 8004c46:	b9e0      	cbnz	r0, 8004c82 <HAL_ADC_IRQHandler+0x15e>
      if ((READ_BIT(tmp_cfgr, ADC_CFGR_JAUTO) == 0UL) ||
 8004c48:	0190      	lsls	r0, r2, #6
 8004c4a:	d505      	bpl.n	8004c58 <HAL_ADC_IRQHandler+0x134>
           (READ_BIT(tmp_cfgr, ADC_CFGR_CONT) == 0UL)))
 8004c4c:	f402 5000 	and.w	r0, r2, #8192	; 0x2000
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004c50:	f401 6140 	and.w	r1, r1, #3072	; 0xc00
          ((tmp_adc_reg_is_trigger_source_sw_start != 0UL) &&
 8004c54:	4301      	orrs	r1, r0
 8004c56:	d114      	bne.n	8004c82 <HAL_ADC_IRQHandler+0x15e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS))
 8004c58:	6819      	ldr	r1, [r3, #0]
 8004c5a:	0649      	lsls	r1, r1, #25
 8004c5c:	d511      	bpl.n	8004c82 <HAL_ADC_IRQHandler+0x15e>
          if (READ_BIT(tmp_cfgr, ADC_CFGR_JQM) == 0UL)
 8004c5e:	0292      	lsls	r2, r2, #10
 8004c60:	d40f      	bmi.n	8004c82 <HAL_ADC_IRQHandler+0x15e>
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004c62:	689a      	ldr	r2, [r3, #8]
 8004c64:	0710      	lsls	r0, r2, #28
 8004c66:	f100 8095 	bmi.w	8004d94 <HAL_ADC_IRQHandler+0x270>
              __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC | ADC_IT_JEOS);
 8004c6a:	685a      	ldr	r2, [r3, #4]
 8004c6c:	f022 0260 	bic.w	r2, r2, #96	; 0x60
 8004c70:	605a      	str	r2, [r3, #4]
              CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8004c72:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c74:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004c78:	65e3      	str	r3, [r4, #92]	; 0x5c
              if ((hadc->State & HAL_ADC_STATE_REG_BUSY) == 0UL)
 8004c7a:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c7c:	05d9      	lsls	r1, r3, #23
 8004c7e:	f140 8092 	bpl.w	8004da6 <HAL_ADC_IRQHandler+0x282>
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8004c82:	4620      	mov	r0, r4
 8004c84:	f000 fd1e 	bl	80056c4 <HAL_ADCEx_InjectedConvCpltCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOC | ADC_FLAG_JEOS);
 8004c88:	6823      	ldr	r3, [r4, #0]
 8004c8a:	2260      	movs	r2, #96	; 0x60
 8004c8c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD1) == ADC_FLAG_AWD1) && ((tmp_ier & ADC_IT_AWD1) == ADC_IT_AWD1))
 8004c8e:	0632      	lsls	r2, r6, #24
 8004c90:	d50b      	bpl.n	8004caa <HAL_ADC_IRQHandler+0x186>
 8004c92:	062b      	lsls	r3, r5, #24
 8004c94:	d509      	bpl.n	8004caa <HAL_ADC_IRQHandler+0x186>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8004c96:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004c98:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004c9c:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADC_LevelOutOfWindowCallback(hadc);
 8004c9e:	4620      	mov	r0, r4
 8004ca0:	f7ff ff3e 	bl	8004b20 <HAL_ADC_LevelOutOfWindowCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD1);
 8004ca4:	6823      	ldr	r3, [r4, #0]
 8004ca6:	2280      	movs	r2, #128	; 0x80
 8004ca8:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD2) == ADC_FLAG_AWD2) && ((tmp_ier & ADC_IT_AWD2) == ADC_IT_AWD2))
 8004caa:	05f0      	lsls	r0, r6, #23
 8004cac:	d50c      	bpl.n	8004cc8 <HAL_ADC_IRQHandler+0x1a4>
 8004cae:	05e9      	lsls	r1, r5, #23
 8004cb0:	d50a      	bpl.n	8004cc8 <HAL_ADC_IRQHandler+0x1a4>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD2);
 8004cb2:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004cb4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8004cb8:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow2Callback(hadc);
 8004cba:	4620      	mov	r0, r4
 8004cbc:	f000 fd04 	bl	80056c8 <HAL_ADCEx_LevelOutOfWindow2Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD2);
 8004cc0:	6823      	ldr	r3, [r4, #0]
 8004cc2:	f44f 7280 	mov.w	r2, #256	; 0x100
 8004cc6:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_AWD3) == ADC_FLAG_AWD3) && ((tmp_ier & ADC_IT_AWD3) == ADC_IT_AWD3))
 8004cc8:	05b2      	lsls	r2, r6, #22
 8004cca:	d50c      	bpl.n	8004ce6 <HAL_ADC_IRQHandler+0x1c2>
 8004ccc:	05ab      	lsls	r3, r5, #22
 8004cce:	d50a      	bpl.n	8004ce6 <HAL_ADC_IRQHandler+0x1c2>
    SET_BIT(hadc->State, HAL_ADC_STATE_AWD3);
 8004cd0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004cd2:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8004cd6:	65e3      	str	r3, [r4, #92]	; 0x5c
    HAL_ADCEx_LevelOutOfWindow3Callback(hadc);
 8004cd8:	4620      	mov	r0, r4
 8004cda:	f000 fcf6 	bl	80056ca <HAL_ADCEx_LevelOutOfWindow3Callback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD3);
 8004cde:	6823      	ldr	r3, [r4, #0]
 8004ce0:	f44f 7200 	mov.w	r2, #512	; 0x200
 8004ce4:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_OVR) == ADC_FLAG_OVR) && ((tmp_ier & ADC_IT_OVR) == ADC_IT_OVR))
 8004ce6:	06f0      	lsls	r0, r6, #27
 8004ce8:	d521      	bpl.n	8004d2e <HAL_ADC_IRQHandler+0x20a>
 8004cea:	06e9      	lsls	r1, r5, #27
 8004cec:	d51f      	bpl.n	8004d2e <HAL_ADC_IRQHandler+0x20a>
    if (hadc->Init.Overrun == ADC_OVR_DATA_PRESERVED)
 8004cee:	6be3      	ldr	r3, [r4, #60]	; 0x3c
 8004cf0:	b17b      	cbz	r3, 8004d12 <HAL_ADC_IRQHandler+0x1ee>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004cf2:	6822      	ldr	r2, [r4, #0]
      if (tmp_multimode_config != LL_ADC_MULTI_INDEPENDENT)
 8004cf4:	2f00      	cmp	r7, #0
 8004cf6:	d05d      	beq.n	8004db4 <HAL_ADC_IRQHandler+0x290>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004cf8:	f1b2 4fa0 	cmp.w	r2, #1342177280	; 0x50000000
 8004cfc:	d058      	beq.n	8004db0 <HAL_ADC_IRQHandler+0x28c>
 8004cfe:	4821      	ldr	r0, [pc, #132]	; (8004d84 <HAL_ADC_IRQHandler+0x260>)
 8004d00:	4b21      	ldr	r3, [pc, #132]	; (8004d88 <HAL_ADC_IRQHandler+0x264>)
 8004d02:	4922      	ldr	r1, [pc, #136]	; (8004d8c <HAL_ADC_IRQHandler+0x268>)
 8004d04:	4282      	cmp	r2, r0
 8004d06:	bf18      	it	ne
 8004d08:	460b      	movne	r3, r1
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG));
 8004d0a:	689b      	ldr	r3, [r3, #8]
 8004d0c:	f413 4f60 	tst.w	r3, #57344	; 0xe000
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004d10:	d00a      	beq.n	8004d28 <HAL_ADC_IRQHandler+0x204>
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_OVR);
 8004d12:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004d14:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8004d18:	65e3      	str	r3, [r4, #92]	; 0x5c
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8004d1a:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d1c:	f043 0302 	orr.w	r3, r3, #2
 8004d20:	6623      	str	r3, [r4, #96]	; 0x60
      HAL_ADC_ErrorCallback(hadc);
 8004d22:	4620      	mov	r0, r4
 8004d24:	f7ff fefd 	bl	8004b22 <HAL_ADC_ErrorCallback>
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8004d28:	6823      	ldr	r3, [r4, #0]
 8004d2a:	2210      	movs	r2, #16
 8004d2c:	601a      	str	r2, [r3, #0]
  if (((tmp_isr & ADC_FLAG_JQOVF) == ADC_FLAG_JQOVF) && ((tmp_ier & ADC_IT_JQOVF) == ADC_IT_JQOVF))
 8004d2e:	0572      	lsls	r2, r6, #21
 8004d30:	d544      	bpl.n	8004dbc <HAL_ADC_IRQHandler+0x298>
 8004d32:	056b      	lsls	r3, r5, #21
 8004d34:	d542      	bpl.n	8004dbc <HAL_ADC_IRQHandler+0x298>
    SET_BIT(hadc->State, HAL_ADC_STATE_INJ_JQOVF);
 8004d36:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004d38:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004d3c:	65e3      	str	r3, [r4, #92]	; 0x5c
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_JQOVF);
 8004d3e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d40:	f043 0308 	orr.w	r3, r3, #8
 8004d44:	6623      	str	r3, [r4, #96]	; 0x60
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JQOVF);
 8004d46:	6823      	ldr	r3, [r4, #0]
 8004d48:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8004d4c:	601a      	str	r2, [r3, #0]
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004d4e:	4620      	mov	r0, r4
}
 8004d50:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
    HAL_ADCEx_InjectedQueueOverflowCallback(hadc);
 8004d54:	f000 bcb7 	b.w	80056c6 <HAL_ADCEx_InjectedQueueOverflowCallback>
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8004d58:	4b0b      	ldr	r3, [pc, #44]	; (8004d88 <HAL_ADC_IRQHandler+0x264>)
 8004d5a:	e6f2      	b.n	8004b42 <HAL_ADC_IRQHandler+0x1e>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d5c:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004d60:	e721      	b.n	8004ba6 <HAL_ADC_IRQHandler+0x82>
        tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004d62:	68d3      	ldr	r3, [r2, #12]
 8004d64:	e729      	b.n	8004bba <HAL_ADC_IRQHandler+0x96>
            SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d66:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004d68:	f043 0310 	orr.w	r3, r3, #16
 8004d6c:	65e3      	str	r3, [r4, #92]	; 0x5c
            SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d6e:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d70:	f043 0301 	orr.w	r3, r3, #1
 8004d74:	6623      	str	r3, [r4, #96]	; 0x60
 8004d76:	e73a      	b.n	8004bee <HAL_ADC_IRQHandler+0xca>
    if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8004d78:	f04f 42a0 	mov.w	r2, #1342177280	; 0x50000000
 8004d7c:	e75b      	b.n	8004c36 <HAL_ADC_IRQHandler+0x112>
      tmp_cfgr = READ_REG(tmpADC_Master->CFGR);
 8004d7e:	68d2      	ldr	r2, [r2, #12]
 8004d80:	e761      	b.n	8004c46 <HAL_ADC_IRQHandler+0x122>
 8004d82:	bf00      	nop
 8004d84:	50000100 	.word	0x50000100
 8004d88:	50000300 	.word	0x50000300
 8004d8c:	50000700 	.word	0x50000700
 8004d90:	50000400 	.word	0x50000400
              SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8004d94:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004d96:	f043 0310 	orr.w	r3, r3, #16
 8004d9a:	65e3      	str	r3, [r4, #92]	; 0x5c
              SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8004d9c:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8004d9e:	f043 0301 	orr.w	r3, r3, #1
 8004da2:	6623      	str	r3, [r4, #96]	; 0x60
 8004da4:	e76d      	b.n	8004c82 <HAL_ADC_IRQHandler+0x15e>
                SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004da6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8004da8:	f043 0301 	orr.w	r3, r3, #1
 8004dac:	65e3      	str	r3, [r4, #92]	; 0x5c
 8004dae:	e768      	b.n	8004c82 <HAL_ADC_IRQHandler+0x15e>
        if (LL_ADC_GetMultiDMATransfer(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) != LL_ADC_MULTI_REG_DMA_EACH_ADC)
 8004db0:	4b03      	ldr	r3, [pc, #12]	; (8004dc0 <HAL_ADC_IRQHandler+0x29c>)
 8004db2:	e7aa      	b.n	8004d0a <HAL_ADC_IRQHandler+0x1e6>
        if ((hadc->Instance->CFGR & ADC_CFGR_DMAEN) != 0UL)
 8004db4:	68d3      	ldr	r3, [r2, #12]
 8004db6:	f013 0f01 	tst.w	r3, #1
 8004dba:	e7a9      	b.n	8004d10 <HAL_ADC_IRQHandler+0x1ec>
}
 8004dbc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8004dbe:	bf00      	nop
 8004dc0:	50000300 	.word	0x50000300

08004dc4 <ADC_DMAConvCplt>:
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004dc4:	6a83      	ldr	r3, [r0, #40]	; 0x28
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004dc6:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004dc8:	f012 0f50 	tst.w	r2, #80	; 0x50
{
 8004dcc:	b510      	push	{r4, lr}
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004dce:	6dda      	ldr	r2, [r3, #92]	; 0x5c
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 8004dd0:	d121      	bne.n	8004e16 <ADC_DMAConvCplt+0x52>
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8004dd2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8004dd6:	65da      	str	r2, [r3, #92]	; 0x5c
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8004dd8:	681a      	ldr	r2, [r3, #0]
 8004dda:	6811      	ldr	r1, [r2, #0]
 8004ddc:	0708      	lsls	r0, r1, #28
 8004dde:	d516      	bpl.n	8004e0e <ADC_DMAConvCplt+0x4a>
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8004de0:	68d1      	ldr	r1, [r2, #12]
 8004de2:	f411 6f40 	tst.w	r1, #3072	; 0xc00
 8004de6:	d10e      	bne.n	8004e06 <ADC_DMAConvCplt+0x42>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8004de8:	68d2      	ldr	r2, [r2, #12]
 8004dea:	f412 5f00 	tst.w	r2, #8192	; 0x2000
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004dee:	d10a      	bne.n	8004e06 <ADC_DMAConvCplt+0x42>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8004df0:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004df2:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004df6:	65da      	str	r2, [r3, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 8004df8:	6dda      	ldr	r2, [r3, #92]	; 0x5c
 8004dfa:	04d1      	lsls	r1, r2, #19
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8004dfc:	bf5e      	ittt	pl
 8004dfe:	6dda      	ldrpl	r2, [r3, #92]	; 0x5c
 8004e00:	f042 0201 	orrpl.w	r2, r2, #1
 8004e04:	65da      	strpl	r2, [r3, #92]	; 0x5c
    HAL_ADC_ConvCpltCallback(hadc);
 8004e06:	4618      	mov	r0, r3
 8004e08:	f7ff fe83 	bl	8004b12 <HAL_ADC_ConvCpltCallback>
}
 8004e0c:	bd10      	pop	{r4, pc}
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8004e0e:	68d2      	ldr	r2, [r2, #12]
 8004e10:	f012 0f02 	tst.w	r2, #2
 8004e14:	e7eb      	b.n	8004dee <ADC_DMAConvCplt+0x2a>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8004e16:	06d2      	lsls	r2, r2, #27
 8004e18:	d503      	bpl.n	8004e22 <ADC_DMAConvCplt+0x5e>
      HAL_ADC_ErrorCallback(hadc);
 8004e1a:	4618      	mov	r0, r3
 8004e1c:	f7ff fe81 	bl	8004b22 <HAL_ADC_ErrorCallback>
 8004e20:	e7f4      	b.n	8004e0c <ADC_DMAConvCplt+0x48>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004e22:	6d5b      	ldr	r3, [r3, #84]	; 0x54
}
 8004e24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
      hadc->DMA_Handle->XferErrorCallback(hdma);
 8004e28:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8004e2a:	4718      	bx	r3

08004e2c <ADC_DMAError>:
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004e2c:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8004e2e:	b508      	push	{r3, lr}

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8004e30:	6dc3      	ldr	r3, [r0, #92]	; 0x5c
 8004e32:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8004e36:	65c3      	str	r3, [r0, #92]	; 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 8004e38:	6e03      	ldr	r3, [r0, #96]	; 0x60
 8004e3a:	f043 0304 	orr.w	r3, r3, #4
 8004e3e:	6603      	str	r3, [r0, #96]	; 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8004e40:	f7ff fe6f 	bl	8004b22 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8004e44:	bd08      	pop	{r3, pc}
	...

08004e48 <HAL_ADC_ConfigChannel>:
{
 8004e48:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  __IO uint32_t wait_loop_index = 0UL;
 8004e4a:	2300      	movs	r3, #0
 8004e4c:	9301      	str	r3, [sp, #4]
  __HAL_LOCK(hadc);
 8004e4e:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 8004e52:	2b01      	cmp	r3, #1
{
 8004e54:	4605      	mov	r5, r0
 8004e56:	460c      	mov	r4, r1
  __HAL_LOCK(hadc);
 8004e58:	f000 81db 	beq.w	8005212 <HAL_ADC_ConfigChannel+0x3ca>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8004e62:	6800      	ldr	r0, [r0, #0]
 8004e64:	f7ff fca1 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 8004e68:	2800      	cmp	r0, #0
 8004e6a:	f040 81cc 	bne.w	8005206 <HAL_ADC_ConfigChannel+0x3be>
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8004e6e:	684a      	ldr	r2, [r1, #4]
 8004e70:	6828      	ldr	r0, [r5, #0]
  MODIFY_REG(*preg,
 8004e72:	6823      	ldr	r3, [r4, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8004e74:	0991      	lsrs	r1, r2, #6
 8004e76:	f100 0730 	add.w	r7, r0, #48	; 0x30
 8004e7a:	f001 010c 	and.w	r1, r1, #12
  MODIFY_REG(*preg,
 8004e7e:	f002 021f 	and.w	r2, r2, #31
 8004e82:	59ce      	ldr	r6, [r1, r7]
 8004e84:	f04f 0c1f 	mov.w	ip, #31
 8004e88:	f3c3 6384 	ubfx	r3, r3, #26, #5
 8004e8c:	4093      	lsls	r3, r2
 8004e8e:	fa0c f202 	lsl.w	r2, ip, r2
 8004e92:	ea26 0202 	bic.w	r2, r6, r2
 8004e96:	4313      	orrs	r3, r2
 8004e98:	51cb      	str	r3, [r1, r7]
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8004e9a:	f7ff fc86 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 8004e9e:	4606      	mov	r6, r0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8004ea0:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8004ea2:	6883      	ldr	r3, [r0, #8]
 8004ea4:	f003 0308 	and.w	r3, r3, #8
 8004ea8:	431e      	orrs	r6, r3
 8004eaa:	d13c      	bne.n	8004f26 <HAL_ADC_ConfigChannel+0xde>
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004eac:	68a2      	ldr	r2, [r4, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004eae:	6821      	ldr	r1, [r4, #0]
      if (sConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8004eb0:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8004eb4:	d179      	bne.n	8004faa <HAL_ADC_ConfigChannel+0x162>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8004eb6:	4632      	mov	r2, r6
 8004eb8:	f7ff fc66 	bl	8004788 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8004ebc:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004ebe:	6953      	ldr	r3, [r2, #20]
 8004ec0:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8004ec4:	6153      	str	r3, [r2, #20]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004ec6:	6927      	ldr	r7, [r4, #16]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004ec8:	6828      	ldr	r0, [r5, #0]
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8004eca:	6821      	ldr	r1, [r4, #0]
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004ecc:	68c2      	ldr	r2, [r0, #12]
      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8004ece:	2f04      	cmp	r7, #4
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004ed0:	f100 0360 	add.w	r3, r0, #96	; 0x60
 8004ed4:	d070      	beq.n	8004fb8 <HAL_ADC_ConfigChannel+0x170>
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8004ed6:	f3c2 02c1 	ubfx	r2, r2, #3, #2
 8004eda:	0050      	lsls	r0, r2, #1
 8004edc:	6962      	ldr	r2, [r4, #20]
  MODIFY_REG(*preg,
 8004ede:	f853 c027 	ldr.w	ip, [r3, r7, lsl #2]
 8004ee2:	4082      	lsls	r2, r0
 8004ee4:	48ae      	ldr	r0, [pc, #696]	; (80051a0 <HAL_ADC_ConfigChannel+0x358>)
 8004ee6:	f001 41f8 	and.w	r1, r1, #2080374784	; 0x7c000000
 8004eea:	ea0c 0000 	and.w	r0, ip, r0
 8004eee:	4308      	orrs	r0, r1
 8004ef0:	4302      	orrs	r2, r0
 8004ef2:	f042 4200 	orr.w	r2, r2, #2147483648	; 0x80000000
 8004ef6:	f843 2027 	str.w	r2, [r3, r7, lsl #2]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8004efa:	6921      	ldr	r1, [r4, #16]
  MODIFY_REG(*preg,
 8004efc:	69a0      	ldr	r0, [r4, #24]
 8004efe:	f853 2021 	ldr.w	r2, [r3, r1, lsl #2]
 8004f02:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8004f06:	4302      	orrs	r2, r0
 8004f08:	f843 2021 	str.w	r2, [r3, r1, lsl #2]
        LL_ADC_SetOffsetSaturation(hadc->Instance, sConfig->OffsetNumber, (sConfig->OffsetSaturation == ENABLE) ? LL_ADC_OFFSET_SATURATION_ENABLE : LL_ADC_OFFSET_SATURATION_DISABLE);
 8004f0c:	6922      	ldr	r2, [r4, #16]
 8004f0e:	7f21      	ldrb	r1, [r4, #28]
  MODIFY_REG(*preg,
 8004f10:	f853 0022 	ldr.w	r0, [r3, r2, lsl #2]
 8004f14:	2901      	cmp	r1, #1
 8004f16:	bf08      	it	eq
 8004f18:	f04f 7600 	moveq.w	r6, #33554432	; 0x2000000
 8004f1c:	f020 7000 	bic.w	r0, r0, #33554432	; 0x2000000
 8004f20:	4306      	orrs	r6, r0
 8004f22:	f843 6022 	str.w	r6, [r3, r2, lsl #2]
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8004f26:	6828      	ldr	r0, [r5, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8004f28:	6883      	ldr	r3, [r0, #8]
 8004f2a:	07de      	lsls	r6, r3, #31
 8004f2c:	f100 809f 	bmi.w	800506e <HAL_ADC_ConfigChannel+0x226>
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004f30:	68e1      	ldr	r1, [r4, #12]
 8004f32:	4a9c      	ldr	r2, [pc, #624]	; (80051a4 <HAL_ADC_ConfigChannel+0x35c>)
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 8004f34:	6823      	ldr	r3, [r4, #0]
 8004f36:	4291      	cmp	r1, r2
    SET_BIT(ADCx->DIFSEL,
 8004f38:	f3c3 0612 	ubfx	r6, r3, #0, #19
  if (SingleDiff == LL_ADC_DIFFERENTIAL_ENDED)
 8004f3c:	f040 8091 	bne.w	8005062 <HAL_ADC_ConfigChannel+0x21a>
    SET_BIT(ADCx->DIFSEL,
 8004f40:	f8d0 20b0 	ldr.w	r2, [r0, #176]	; 0xb0
 8004f44:	4332      	orrs	r2, r6
 8004f46:	f8c0 20b0 	str.w	r2, [r0, #176]	; 0xb0
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f4a:	2e00      	cmp	r6, #0
 8004f4c:	f000 8099 	beq.w	8005082 <HAL_ADC_ConfigChannel+0x23a>
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f50:	fa93 f2a3 	rbit	r2, r3
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8004f54:	b13a      	cbz	r2, 8004f66 <HAL_ADC_ConfigChannel+0x11e>
  {
    return 32U;
  }
  return __builtin_clz(value);
 8004f56:	fab2 f282 	clz	r2, r2
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f5a:	3201      	adds	r2, #1
 8004f5c:	f002 021f 	and.w	r2, r2, #31
 8004f60:	2a09      	cmp	r2, #9
 8004f62:	f200 80ae 	bhi.w	80050c2 <HAL_ADC_ConfigChannel+0x27a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f66:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 8004f6a:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8004f6e:	3201      	adds	r2, #1
 8004f70:	0692      	lsls	r2, r2, #26
 8004f72:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8004f76:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 8004f7a:	fab1 f181 	clz	r1, r1
 8004f7e:	3101      	adds	r1, #1
 8004f80:	f001 071f 	and.w	r7, r1, #31
 8004f84:	2101      	movs	r1, #1
 8004f86:	40b9      	lsls	r1, r7
 8004f88:	430a      	orrs	r2, r1
 8004f8a:	2e00      	cmp	r6, #0
 8004f8c:	f040 8094 	bne.w	80050b8 <HAL_ADC_ConfigChannel+0x270>
 8004f90:	0e9b      	lsrs	r3, r3, #26
 8004f92:	3301      	adds	r3, #1
 8004f94:	f003 031f 	and.w	r3, r3, #31
 8004f98:	eb03 0343 	add.w	r3, r3, r3, lsl #1
 8004f9c:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8004f9e:	ea42 0103 	orr.w	r1, r2, r3
 8004fa2:	68a2      	ldr	r2, [r4, #8]
 8004fa4:	f7ff fbf0 	bl	8004788 <LL_ADC_SetChannelSamplingTime>
 8004fa8:	e061      	b.n	800506e <HAL_ADC_ConfigChannel+0x226>
        LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8004faa:	f7ff fbed 	bl	8004788 <LL_ADC_SetChannelSamplingTime>
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8004fae:	682a      	ldr	r2, [r5, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8004fb0:	6953      	ldr	r3, [r2, #20]
 8004fb2:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8004fb6:	e785      	b.n	8004ec4 <HAL_ADC_ConfigChannel+0x7c>
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fb8:	6e02      	ldr	r2, [r0, #96]	; 0x60
 8004fba:	6e02      	ldr	r2, [r0, #96]	; 0x60
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fbc:	f3c1 0612 	ubfx	r6, r1, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fc0:	f3c2 6284 	ubfx	r2, r2, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fc4:	2e00      	cmp	r6, #0
 8004fc6:	d138      	bne.n	800503a <HAL_ADC_ConfigChannel+0x1f2>
 8004fc8:	f3c1 6184 	ubfx	r1, r1, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8004fcc:	428a      	cmp	r2, r1
  MODIFY_REG(*preg,
 8004fce:	bf02      	ittt	eq
 8004fd0:	6e02      	ldreq	r2, [r0, #96]	; 0x60
 8004fd2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8004fd6:	6602      	streq	r2, [r0, #96]	; 0x60
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004fd8:	685a      	ldr	r2, [r3, #4]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fda:	6822      	ldr	r2, [r4, #0]
 8004fdc:	6859      	ldr	r1, [r3, #4]
 8004fde:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fe2:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004fe6:	bb68      	cbnz	r0, 8005044 <HAL_ADC_ConfigChannel+0x1fc>
 8004fe8:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8004fec:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 8004fee:	bf02      	ittt	eq
 8004ff0:	685a      	ldreq	r2, [r3, #4]
 8004ff2:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8004ff6:	605a      	streq	r2, [r3, #4]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8004ff8:	689a      	ldr	r2, [r3, #8]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8004ffa:	6822      	ldr	r2, [r4, #0]
 8004ffc:	6899      	ldr	r1, [r3, #8]
 8004ffe:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005002:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005006:	bb10      	cbnz	r0, 800504e <HAL_ADC_ConfigChannel+0x206>
 8005008:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 800500c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 800500e:	bf02      	ittt	eq
 8005010:	689a      	ldreq	r2, [r3, #8]
 8005012:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8005016:	609a      	streq	r2, [r3, #8]
  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 8005018:	68da      	ldr	r2, [r3, #12]
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 800501a:	6822      	ldr	r2, [r4, #0]
 800501c:	68d9      	ldr	r1, [r3, #12]
 800501e:	f3c2 0012 	ubfx	r0, r2, #0, #19
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005022:	f3c1 6184 	ubfx	r1, r1, #26, #5
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005026:	b9b8      	cbnz	r0, 8005058 <HAL_ADC_ConfigChannel+0x210>
 8005028:	f3c2 6284 	ubfx	r2, r2, #26, #5
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 800502c:	4291      	cmp	r1, r2
  MODIFY_REG(*preg,
 800502e:	bf02      	ittt	eq
 8005030:	68da      	ldreq	r2, [r3, #12]
 8005032:	f022 4200 	biceq.w	r2, r2, #2147483648	; 0x80000000
 8005036:	60da      	streq	r2, [r3, #12]
}
 8005038:	e775      	b.n	8004f26 <HAL_ADC_ConfigChannel+0xde>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800503a:	fa91 f1a1 	rbit	r1, r1
  return __builtin_clz(value);
 800503e:	fab1 f181 	clz	r1, r1
 8005042:	e7c3      	b.n	8004fcc <HAL_ADC_ConfigChannel+0x184>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005044:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8005048:	fab2 f282 	clz	r2, r2
 800504c:	e7ce      	b.n	8004fec <HAL_ADC_ConfigChannel+0x1a4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800504e:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 8005052:	fab2 f282 	clz	r2, r2
 8005056:	e7d9      	b.n	800500c <HAL_ADC_ConfigChannel+0x1c4>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005058:	fa92 f2a2 	rbit	r2, r2
  return __builtin_clz(value);
 800505c:	fab2 f282 	clz	r2, r2
 8005060:	e7e4      	b.n	800502c <HAL_ADC_ConfigChannel+0x1e4>
    CLEAR_BIT(ADCx->DIFSEL,
 8005062:	f8d0 30b0 	ldr.w	r3, [r0, #176]	; 0xb0
 8005066:	ea23 0606 	bic.w	r6, r3, r6
 800506a:	f8c0 60b0 	str.w	r6, [r0, #176]	; 0xb0
    if (__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 800506e:	6822      	ldr	r2, [r4, #0]
 8005070:	4b4d      	ldr	r3, [pc, #308]	; (80051a8 <HAL_ADC_ConfigChannel+0x360>)
 8005072:	421a      	tst	r2, r3
 8005074:	d144      	bne.n	8005100 <HAL_ADC_ConfigChannel+0x2b8>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005076:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005078:	2300      	movs	r3, #0
 800507a:	f885 3058 	strb.w	r3, [r5, #88]	; 0x58
}
 800507e:	b003      	add	sp, #12
 8005080:	bdf0      	pop	{r4, r5, r6, r7, pc}
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005082:	0e9a      	lsrs	r2, r3, #26
 8005084:	3201      	adds	r2, #1
 8005086:	f002 071f 	and.w	r7, r2, #31
 800508a:	2101      	movs	r1, #1
 800508c:	0692      	lsls	r2, r2, #26
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800508e:	2f09      	cmp	r7, #9
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8005090:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
 8005094:	fa01 f107 	lsl.w	r1, r1, r7
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005098:	f67f af76 	bls.w	8004f88 <HAL_ADC_ConfigChannel+0x140>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 800509c:	430a      	orrs	r2, r1
 800509e:	bb16      	cbnz	r6, 80050e6 <HAL_ADC_ConfigChannel+0x29e>
 80050a0:	0e9e      	lsrs	r6, r3, #26
 80050a2:	3601      	adds	r6, #1
 80050a4:	f006 061f 	and.w	r6, r6, #31
 80050a8:	eb06 0146 	add.w	r1, r6, r6, lsl #1
 80050ac:	391e      	subs	r1, #30
 80050ae:	0509      	lsls	r1, r1, #20
 80050b0:	f041 7100 	orr.w	r1, r1, #33554432	; 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80050b4:	4311      	orrs	r1, r2
 80050b6:	e774      	b.n	8004fa2 <HAL_ADC_ConfigChannel+0x15a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050b8:	fa93 f3a3 	rbit	r3, r3
  return __builtin_clz(value);
 80050bc:	fab3 f383 	clz	r3, r3
 80050c0:	e767      	b.n	8004f92 <HAL_ADC_ConfigChannel+0x14a>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050c2:	fa93 f2a3 	rbit	r2, r3
  return __builtin_clz(value);
 80050c6:	fab2 f282 	clz	r2, r2
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80050ca:	3201      	adds	r2, #1
 80050cc:	0692      	lsls	r2, r2, #26
 80050ce:	f002 42f8 	and.w	r2, r2, #2080374784	; 0x7c000000
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050d2:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 80050d6:	fab1 f181 	clz	r1, r1
 80050da:	3101      	adds	r1, #1
 80050dc:	f001 071f 	and.w	r7, r1, #31
 80050e0:	2101      	movs	r1, #1
 80050e2:	40b9      	lsls	r1, r7
 80050e4:	e7da      	b.n	800509c <HAL_ADC_ConfigChannel+0x254>
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80050e6:	fa93 f1a3 	rbit	r1, r3
  return __builtin_clz(value);
 80050ea:	fab1 f181 	clz	r1, r1
 80050ee:	3101      	adds	r1, #1
 80050f0:	f001 031f 	and.w	r3, r1, #31
 80050f4:	f06f 061d 	mvn.w	r6, #29
 80050f8:	2103      	movs	r1, #3
 80050fa:	fb11 6103 	smlabb	r1, r1, r3, r6
 80050fe:	e7d6      	b.n	80050ae <HAL_ADC_ConfigChannel+0x266>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005100:	682b      	ldr	r3, [r5, #0]
 8005102:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 8005106:	d02e      	beq.n	8005166 <HAL_ADC_ConfigChannel+0x31e>
 8005108:	4c28      	ldr	r4, [pc, #160]	; (80051ac <HAL_ADC_ConfigChannel+0x364>)
 800510a:	4929      	ldr	r1, [pc, #164]	; (80051b0 <HAL_ADC_ConfigChannel+0x368>)
 800510c:	4829      	ldr	r0, [pc, #164]	; (80051b4 <HAL_ADC_ConfigChannel+0x36c>)
 800510e:	42a3      	cmp	r3, r4
 8005110:	bf18      	it	ne
 8005112:	4601      	movne	r1, r0
      if (((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8005114:	4c28      	ldr	r4, [pc, #160]	; (80051b8 <HAL_ADC_ConfigChannel+0x370>)
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 8005116:	6888      	ldr	r0, [r1, #8]
 8005118:	42a2      	cmp	r2, r4
 800511a:	f000 71e0 	and.w	r1, r0, #29360128	; 0x1c00000
 800511e:	d002      	beq.n	8005126 <HAL_ADC_ConfigChannel+0x2de>
 8005120:	4c26      	ldr	r4, [pc, #152]	; (80051bc <HAL_ADC_ConfigChannel+0x374>)
 8005122:	42a2      	cmp	r2, r4
 8005124:	d123      	bne.n	800516e <HAL_ADC_ConfigChannel+0x326>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 8005126:	0204      	lsls	r4, r0, #8
 8005128:	d421      	bmi.n	800516e <HAL_ADC_ConfigChannel+0x326>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 800512a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800512e:	d01c      	beq.n	800516a <HAL_ADC_ConfigChannel+0x322>
 8005130:	4a23      	ldr	r2, [pc, #140]	; (80051c0 <HAL_ADC_ConfigChannel+0x378>)
 8005132:	4293      	cmp	r3, r2
 8005134:	d19f      	bne.n	8005076 <HAL_ADC_ConfigChannel+0x22e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8005136:	f502 7280 	add.w	r2, r2, #256	; 0x100
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 800513a:	6893      	ldr	r3, [r2, #8]
 800513c:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005140:	430b      	orrs	r3, r1
 8005142:	f443 0300 	orr.w	r3, r3, #8388608	; 0x800000
 8005146:	6093      	str	r3, [r2, #8]
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005148:	4b1e      	ldr	r3, [pc, #120]	; (80051c4 <HAL_ADC_ConfigChannel+0x37c>)
 800514a:	4a1f      	ldr	r2, [pc, #124]	; (80051c8 <HAL_ADC_ConfigChannel+0x380>)
 800514c:	681b      	ldr	r3, [r3, #0]
 800514e:	fbb3 f2f2 	udiv	r2, r3, r2
 8005152:	230c      	movs	r3, #12
 8005154:	fb02 3303 	mla	r3, r2, r3, r3
            wait_loop_index--;
 8005158:	9301      	str	r3, [sp, #4]
          while (wait_loop_index != 0UL)
 800515a:	9b01      	ldr	r3, [sp, #4]
 800515c:	2b00      	cmp	r3, #0
 800515e:	d08a      	beq.n	8005076 <HAL_ADC_ConfigChannel+0x22e>
            wait_loop_index--;
 8005160:	9b01      	ldr	r3, [sp, #4]
 8005162:	3b01      	subs	r3, #1
 8005164:	e7f8      	b.n	8005158 <HAL_ADC_ConfigChannel+0x310>
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005166:	4912      	ldr	r1, [pc, #72]	; (80051b0 <HAL_ADC_ConfigChannel+0x368>)
 8005168:	e7d4      	b.n	8005114 <HAL_ADC_ConfigChannel+0x2cc>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800516a:	4a11      	ldr	r2, [pc, #68]	; (80051b0 <HAL_ADC_ConfigChannel+0x368>)
 800516c:	e7e5      	b.n	800513a <HAL_ADC_ConfigChannel+0x2f2>
      else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800516e:	4c17      	ldr	r4, [pc, #92]	; (80051cc <HAL_ADC_ConfigChannel+0x384>)
 8005170:	42a2      	cmp	r2, r4
 8005172:	d12d      	bne.n	80051d0 <HAL_ADC_ConfigChannel+0x388>
 8005174:	01c2      	lsls	r2, r0, #7
 8005176:	f53f af7e 	bmi.w	8005076 <HAL_ADC_ConfigChannel+0x22e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800517a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800517e:	d00d      	beq.n	800519c <HAL_ADC_ConfigChannel+0x354>
 8005180:	4c0a      	ldr	r4, [pc, #40]	; (80051ac <HAL_ADC_ConfigChannel+0x364>)
 8005182:	4a0b      	ldr	r2, [pc, #44]	; (80051b0 <HAL_ADC_ConfigChannel+0x368>)
 8005184:	480b      	ldr	r0, [pc, #44]	; (80051b4 <HAL_ADC_ConfigChannel+0x36c>)
 8005186:	42a3      	cmp	r3, r4
 8005188:	bf18      	it	ne
 800518a:	4602      	movne	r2, r0
 800518c:	6893      	ldr	r3, [r2, #8]
 800518e:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 8005192:	430b      	orrs	r3, r1
 8005194:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8005198:	6093      	str	r3, [r2, #8]
 800519a:	e76c      	b.n	8005076 <HAL_ADC_ConfigChannel+0x22e>
 800519c:	4a04      	ldr	r2, [pc, #16]	; (80051b0 <HAL_ADC_ConfigChannel+0x368>)
 800519e:	e7f5      	b.n	800518c <HAL_ADC_ConfigChannel+0x344>
 80051a0:	03fff000 	.word	0x03fff000
 80051a4:	407f0000 	.word	0x407f0000
 80051a8:	80080000 	.word	0x80080000
 80051ac:	50000100 	.word	0x50000100
 80051b0:	50000300 	.word	0x50000300
 80051b4:	50000700 	.word	0x50000700
 80051b8:	c3210000 	.word	0xc3210000
 80051bc:	90c00010 	.word	0x90c00010
 80051c0:	50000600 	.word	0x50000600
 80051c4:	20000000 	.word	0x20000000
 80051c8:	00030d40 	.word	0x00030d40
 80051cc:	c7520000 	.word	0xc7520000
      else if ((sConfig->Channel == ADC_CHANNEL_VREFINT)
 80051d0:	4c11      	ldr	r4, [pc, #68]	; (8005218 <HAL_ADC_ConfigChannel+0x3d0>)
 80051d2:	42a2      	cmp	r2, r4
 80051d4:	f47f af4f 	bne.w	8005076 <HAL_ADC_ConfigChannel+0x22e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 80051d8:	f410 0080 	ands.w	r0, r0, #4194304	; 0x400000
 80051dc:	f47f af4b 	bne.w	8005076 <HAL_ADC_ConfigChannel+0x22e>
        if (ADC_VREFINT_INSTANCE(hadc))
 80051e0:	4a0e      	ldr	r2, [pc, #56]	; (800521c <HAL_ADC_ConfigChannel+0x3d4>)
 80051e2:	4293      	cmp	r3, r2
 80051e4:	f43f af47 	beq.w	8005076 <HAL_ADC_ConfigChannel+0x22e>
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80051e8:	4c0d      	ldr	r4, [pc, #52]	; (8005220 <HAL_ADC_ConfigChannel+0x3d8>)
 80051ea:	f502 7200 	add.w	r2, r2, #512	; 0x200
 80051ee:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 80051f2:	bf18      	it	ne
 80051f4:	4622      	movne	r2, r4
 80051f6:	6893      	ldr	r3, [r2, #8]
 80051f8:	f023 73e0 	bic.w	r3, r3, #29360128	; 0x1c00000
 80051fc:	430b      	orrs	r3, r1
 80051fe:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8005202:	6093      	str	r3, [r2, #8]
}
 8005204:	e738      	b.n	8005078 <HAL_ADC_ConfigChannel+0x230>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005206:	6dea      	ldr	r2, [r5, #92]	; 0x5c
 8005208:	f042 0220 	orr.w	r2, r2, #32
 800520c:	65ea      	str	r2, [r5, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 800520e:	4618      	mov	r0, r3
 8005210:	e732      	b.n	8005078 <HAL_ADC_ConfigChannel+0x230>
  __HAL_LOCK(hadc);
 8005212:	2002      	movs	r0, #2
 8005214:	e733      	b.n	800507e <HAL_ADC_ConfigChannel+0x236>
 8005216:	bf00      	nop
 8005218:	cb840000 	.word	0xcb840000
 800521c:	50000100 	.word	0x50000100
 8005220:	50000700 	.word	0x50000700

08005224 <ADC_ConversionStop>:
{
 8005224:	b570      	push	{r4, r5, r6, lr}
 8005226:	4604      	mov	r4, r0
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005228:	6800      	ldr	r0, [r0, #0]
 800522a:	f7ff fabe 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
  tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800522e:	6823      	ldr	r3, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005230:	689a      	ldr	r2, [r3, #8]
 8005232:	f002 0208 	and.w	r2, r2, #8
 8005236:	4302      	orrs	r2, r0
 8005238:	d101      	bne.n	800523e <ADC_ConversionStop+0x1a>
  return HAL_OK;
 800523a:	2000      	movs	r0, #0
}
 800523c:	bd70      	pop	{r4, r5, r6, pc}
    if (((hadc->Instance->CFGR & ADC_CFGR_JAUTO) != 0UL)
 800523e:	68da      	ldr	r2, [r3, #12]
 8005240:	0190      	lsls	r0, r2, #6
 8005242:	d52b      	bpl.n	800529c <ADC_ConversionStop+0x78>
        && (hadc->Init.LowPowerAutoWait == ENABLE)
 8005244:	8ba0      	ldrh	r0, [r4, #28]
 8005246:	f240 1201 	movw	r2, #257	; 0x101
 800524a:	4290      	cmp	r0, r2
 800524c:	d126      	bne.n	800529c <ADC_ConversionStop+0x78>
 800524e:	4a28      	ldr	r2, [pc, #160]	; (80052f0 <ADC_ConversionStop+0xcc>)
      while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_JEOS) == 0UL)
 8005250:	6819      	ldr	r1, [r3, #0]
 8005252:	0649      	lsls	r1, r1, #25
 8005254:	d516      	bpl.n	8005284 <ADC_ConversionStop+0x60>
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_JEOS);
 8005256:	2240      	movs	r2, #64	; 0x40
 8005258:	601a      	str	r2, [r3, #0]
      conversion_group_reassigned = ADC_REGULAR_GROUP;
 800525a:	2101      	movs	r1, #1
      if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) != 0UL)
 800525c:	4618      	mov	r0, r3
 800525e:	f7ff faa4 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 8005262:	b158      	cbz	r0, 800527c <ADC_ConversionStop+0x58>
        if (LL_ADC_IsDisableOngoing(hadc->Instance) == 0UL)
 8005264:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005266:	6893      	ldr	r3, [r2, #8]
 8005268:	079e      	lsls	r6, r3, #30
 800526a:	d407      	bmi.n	800527c <ADC_ConversionStop+0x58>
  MODIFY_REG(ADCx->CR,
 800526c:	6893      	ldr	r3, [r2, #8]
 800526e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005272:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8005276:	f043 0310 	orr.w	r3, r3, #16
 800527a:	6093      	str	r3, [r2, #8]
    if (conversion_group_reassigned != ADC_REGULAR_GROUP)
 800527c:	2901      	cmp	r1, #1
 800527e:	d10f      	bne.n	80052a0 <ADC_ConversionStop+0x7c>
        tmp_ADC_CR_ADSTART_JADSTART = ADC_CR_ADSTART;
 8005280:	2504      	movs	r5, #4
 8005282:	e022      	b.n	80052ca <ADC_ConversionStop+0xa6>
        if (Conversion_Timeout_CPU_cycles >= (ADC_CONVERSION_TIME_MAX_CPU_CYCLES * 4UL))
 8005284:	3a01      	subs	r2, #1
 8005286:	d1e3      	bne.n	8005250 <ADC_ConversionStop+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005288:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800528a:	f043 0310 	orr.w	r3, r3, #16
 800528e:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005290:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005292:	f043 0301 	orr.w	r3, r3, #1
 8005296:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 8005298:	2001      	movs	r0, #1
 800529a:	e7cf      	b.n	800523c <ADC_ConversionStop+0x18>
    if (conversion_group_reassigned != ADC_INJECTED_GROUP)
 800529c:	2902      	cmp	r1, #2
 800529e:	d1dd      	bne.n	800525c <ADC_ConversionStop+0x38>
      if (LL_ADC_INJ_IsConversionOngoing(hadc->Instance) != 0UL)
 80052a0:	6822      	ldr	r2, [r4, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 80052a2:	6893      	ldr	r3, [r2, #8]
 80052a4:	0718      	lsls	r0, r3, #28
 80052a6:	d50a      	bpl.n	80052be <ADC_ConversionStop+0x9a>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 80052a8:	6893      	ldr	r3, [r2, #8]
 80052aa:	079b      	lsls	r3, r3, #30
 80052ac:	d407      	bmi.n	80052be <ADC_ConversionStop+0x9a>
  MODIFY_REG(ADCx->CR,
 80052ae:	6893      	ldr	r3, [r2, #8]
 80052b0:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80052b4:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80052b8:	f043 0320 	orr.w	r3, r3, #32
 80052bc:	6093      	str	r3, [r2, #8]
    switch (conversion_group_reassigned)
 80052be:	2902      	cmp	r1, #2
 80052c0:	d014      	beq.n	80052ec <ADC_ConversionStop+0xc8>
        tmp_ADC_CR_ADSTART_JADSTART = (ADC_CR_ADSTART | ADC_CR_JADSTART);
 80052c2:	2903      	cmp	r1, #3
 80052c4:	bf14      	ite	ne
 80052c6:	2504      	movne	r5, #4
 80052c8:	250c      	moveq	r5, #12
    tickstart = HAL_GetTick();
 80052ca:	f7ff fa43 	bl	8004754 <HAL_GetTick>
 80052ce:	4606      	mov	r6, r0
    while ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80052d0:	6823      	ldr	r3, [r4, #0]
 80052d2:	689b      	ldr	r3, [r3, #8]
 80052d4:	422b      	tst	r3, r5
 80052d6:	d0b0      	beq.n	800523a <ADC_ConversionStop+0x16>
      if ((HAL_GetTick() - tickstart) > ADC_STOP_CONVERSION_TIMEOUT)
 80052d8:	f7ff fa3c 	bl	8004754 <HAL_GetTick>
 80052dc:	1b80      	subs	r0, r0, r6
 80052de:	2805      	cmp	r0, #5
 80052e0:	d9f6      	bls.n	80052d0 <ADC_ConversionStop+0xac>
        if ((hadc->Instance->CR & tmp_ADC_CR_ADSTART_JADSTART) != 0UL)
 80052e2:	6823      	ldr	r3, [r4, #0]
 80052e4:	689b      	ldr	r3, [r3, #8]
 80052e6:	422b      	tst	r3, r5
 80052e8:	d0f2      	beq.n	80052d0 <ADC_ConversionStop+0xac>
 80052ea:	e7cd      	b.n	8005288 <ADC_ConversionStop+0x64>
    switch (conversion_group_reassigned)
 80052ec:	2508      	movs	r5, #8
 80052ee:	e7ec      	b.n	80052ca <ADC_ConversionStop+0xa6>
 80052f0:	a3400001 	.word	0xa3400001

080052f4 <ADC_Enable>:
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052f4:	6802      	ldr	r2, [r0, #0]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 80052f6:	6893      	ldr	r3, [r2, #8]
{
 80052f8:	b570      	push	{r4, r5, r6, lr}
 80052fa:	4604      	mov	r4, r0
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80052fc:	07d8      	lsls	r0, r3, #31
 80052fe:	d501      	bpl.n	8005304 <ADC_Enable+0x10>
  return HAL_OK;
 8005300:	2000      	movs	r0, #0
}
 8005302:	bd70      	pop	{r4, r5, r6, pc}
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 8005304:	6891      	ldr	r1, [r2, #8]
 8005306:	4b16      	ldr	r3, [pc, #88]	; (8005360 <ADC_Enable+0x6c>)
 8005308:	4219      	tst	r1, r3
 800530a:	d009      	beq.n	8005320 <ADC_Enable+0x2c>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800530c:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800530e:	f043 0310 	orr.w	r3, r3, #16
 8005312:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005314:	6e23      	ldr	r3, [r4, #96]	; 0x60
 8005316:	f043 0301 	orr.w	r3, r3, #1
 800531a:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 800531c:	2001      	movs	r0, #1
 800531e:	e7f0      	b.n	8005302 <ADC_Enable+0xe>
  MODIFY_REG(ADCx->CR,
 8005320:	6893      	ldr	r3, [r2, #8]
 8005322:	4d10      	ldr	r5, [pc, #64]	; (8005364 <ADC_Enable+0x70>)
 8005324:	402b      	ands	r3, r5
 8005326:	f043 0301 	orr.w	r3, r3, #1
 800532a:	6093      	str	r3, [r2, #8]
    tickstart = HAL_GetTick();
 800532c:	f7ff fa12 	bl	8004754 <HAL_GetTick>
 8005330:	4606      	mov	r6, r0
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005332:	6822      	ldr	r2, [r4, #0]
 8005334:	6813      	ldr	r3, [r2, #0]
 8005336:	07db      	lsls	r3, r3, #31
 8005338:	d4e2      	bmi.n	8005300 <ADC_Enable+0xc>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800533a:	6893      	ldr	r3, [r2, #8]
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800533c:	07d9      	lsls	r1, r3, #31
  MODIFY_REG(ADCx->CR,
 800533e:	bf5f      	itttt	pl
 8005340:	6893      	ldrpl	r3, [r2, #8]
 8005342:	402b      	andpl	r3, r5
 8005344:	f043 0301 	orrpl.w	r3, r3, #1
 8005348:	6093      	strpl	r3, [r2, #8]
      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 800534a:	f7ff fa03 	bl	8004754 <HAL_GetTick>
 800534e:	1b80      	subs	r0, r0, r6
 8005350:	2802      	cmp	r0, #2
 8005352:	d9ee      	bls.n	8005332 <ADC_Enable+0x3e>
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 8005354:	6823      	ldr	r3, [r4, #0]
 8005356:	681b      	ldr	r3, [r3, #0]
 8005358:	07da      	lsls	r2, r3, #31
 800535a:	d4ea      	bmi.n	8005332 <ADC_Enable+0x3e>
 800535c:	e7d6      	b.n	800530c <ADC_Enable+0x18>
 800535e:	bf00      	nop
 8005360:	8000003f 	.word	0x8000003f
 8005364:	7fffffc0 	.word	0x7fffffc0

08005368 <HAL_ADC_Start>:
{
 8005368:	b570      	push	{r4, r5, r6, lr}
 800536a:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800536c:	6800      	ldr	r0, [r0, #0]
 800536e:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
 8005372:	d05a      	beq.n	800542a <HAL_ADC_Start+0xc2>
 8005374:	493a      	ldr	r1, [pc, #232]	; (8005460 <HAL_ADC_Start+0xf8>)
 8005376:	4b3b      	ldr	r3, [pc, #236]	; (8005464 <HAL_ADC_Start+0xfc>)
 8005378:	4a3b      	ldr	r2, [pc, #236]	; (8005468 <HAL_ADC_Start+0x100>)
 800537a:	4288      	cmp	r0, r1
 800537c:	bf08      	it	eq
 800537e:	4613      	moveq	r3, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005380:	689e      	ldr	r6, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005382:	f7ff fa12 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 8005386:	4605      	mov	r5, r0
 8005388:	2800      	cmp	r0, #0
 800538a:	d166      	bne.n	800545a <HAL_ADC_Start+0xf2>
    __HAL_LOCK(hadc);
 800538c:	f894 3058 	ldrb.w	r3, [r4, #88]	; 0x58
 8005390:	2b01      	cmp	r3, #1
 8005392:	d062      	beq.n	800545a <HAL_ADC_Start+0xf2>
 8005394:	2301      	movs	r3, #1
 8005396:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    tmp_hal_status = ADC_Enable(hadc);
 800539a:	4620      	mov	r0, r4
 800539c:	f7ff ffaa 	bl	80052f4 <ADC_Enable>
    if (tmp_hal_status == HAL_OK)
 80053a0:	2800      	cmp	r0, #0
 80053a2:	d157      	bne.n	8005454 <HAL_ADC_Start+0xec>
      ADC_STATE_CLR_SET(hadc->State,
 80053a4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053a6:	492e      	ldr	r1, [pc, #184]	; (8005460 <HAL_ADC_Start+0xf8>)
      ADC_STATE_CLR_SET(hadc->State,
 80053a8:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 80053ac:	f023 0301 	bic.w	r3, r3, #1
 80053b0:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80053b4:	65e3      	str	r3, [r4, #92]	; 0x5c
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053b6:	6823      	ldr	r3, [r4, #0]
 80053b8:	428b      	cmp	r3, r1
 80053ba:	f006 021f 	and.w	r2, r6, #31
 80053be:	d036      	beq.n	800542e <HAL_ADC_Start+0xc6>
 80053c0:	f501 6180 	add.w	r1, r1, #1024	; 0x400
 80053c4:	428b      	cmp	r3, r1
 80053c6:	d135      	bne.n	8005434 <HAL_ADC_Start+0xcc>
 80053c8:	f5a1 7180 	sub.w	r1, r1, #256	; 0x100
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80053cc:	b91a      	cbnz	r2, 80053d6 <HAL_ADC_Start+0x6e>
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80053ce:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 80053d0:	f425 1580 	bic.w	r5, r5, #1048576	; 0x100000
 80053d4:	65e5      	str	r5, [r4, #92]	; 0x5c
      if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 80053d6:	6de5      	ldr	r5, [r4, #92]	; 0x5c
 80053d8:	f415 5580 	ands.w	r5, r5, #4096	; 0x1000
        CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80053dc:	bf1c      	itt	ne
 80053de:	6e25      	ldrne	r5, [r4, #96]	; 0x60
 80053e0:	f025 0506 	bicne.w	r5, r5, #6
        ADC_CLEAR_ERRORCODE(hadc);
 80053e4:	6625      	str	r5, [r4, #96]	; 0x60
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 80053e6:	251c      	movs	r5, #28
 80053e8:	601d      	str	r5, [r3, #0]
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053ea:	428b      	cmp	r3, r1
      __HAL_UNLOCK(hadc);
 80053ec:	f04f 0500 	mov.w	r5, #0
 80053f0:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80053f4:	d007      	beq.n	8005406 <HAL_ADC_Start+0x9e>
          || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80053f6:	2a09      	cmp	r2, #9
 80053f8:	d81e      	bhi.n	8005438 <HAL_ADC_Start+0xd0>
 80053fa:	f240 2521 	movw	r5, #545	; 0x221
 80053fe:	fa25 f202 	lsr.w	r2, r5, r2
 8005402:	07d5      	lsls	r5, r2, #31
 8005404:	d518      	bpl.n	8005438 <HAL_ADC_Start+0xd0>
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005406:	68da      	ldr	r2, [r3, #12]
 8005408:	0192      	lsls	r2, r2, #6
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800540a:	bf41      	itttt	mi
 800540c:	6de2      	ldrmi	r2, [r4, #92]	; 0x5c
 800540e:	f422 5240 	bicmi.w	r2, r2, #12288	; 0x3000
 8005412:	f442 5280 	orrmi.w	r2, r2, #4096	; 0x1000
 8005416:	65e2      	strmi	r2, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 8005418:	689a      	ldr	r2, [r3, #8]
 800541a:	f022 4200 	bic.w	r2, r2, #2147483648	; 0x80000000
 800541e:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8005422:	f042 0204 	orr.w	r2, r2, #4
 8005426:	609a      	str	r2, [r3, #8]
}
 8005428:	bd70      	pop	{r4, r5, r6, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800542a:	4b0f      	ldr	r3, [pc, #60]	; (8005468 <HAL_ADC_Start+0x100>)
 800542c:	e7a8      	b.n	8005380 <HAL_ADC_Start+0x18>
      if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 800542e:	f04f 41a0 	mov.w	r1, #1342177280	; 0x50000000
 8005432:	e7cb      	b.n	80053cc <HAL_ADC_Start+0x64>
 8005434:	4619      	mov	r1, r3
 8005436:	e7ca      	b.n	80053ce <HAL_ADC_Start+0x66>
        SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005438:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800543a:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800543e:	65e3      	str	r3, [r4, #92]	; 0x5c
        if (READ_BIT(tmpADC_Master->CFGR, ADC_CFGR_JAUTO) != 0UL)
 8005440:	68cb      	ldr	r3, [r1, #12]
 8005442:	019b      	lsls	r3, r3, #6
 8005444:	d5f0      	bpl.n	8005428 <HAL_ADC_Start+0xc0>
          ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8005446:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005448:	f423 5340 	bic.w	r3, r3, #12288	; 0x3000
 800544c:	f443 5380 	orr.w	r3, r3, #4096	; 0x1000
 8005450:	65e3      	str	r3, [r4, #92]	; 0x5c
 8005452:	e7e9      	b.n	8005428 <HAL_ADC_Start+0xc0>
      __HAL_UNLOCK(hadc);
 8005454:	f884 5058 	strb.w	r5, [r4, #88]	; 0x58
 8005458:	e7e6      	b.n	8005428 <HAL_ADC_Start+0xc0>
    tmp_hal_status = HAL_BUSY;
 800545a:	2002      	movs	r0, #2
 800545c:	e7e4      	b.n	8005428 <HAL_ADC_Start+0xc0>
 800545e:	bf00      	nop
 8005460:	50000100 	.word	0x50000100
 8005464:	50000700 	.word	0x50000700
 8005468:	50000300 	.word	0x50000300

0800546c <HAL_ADC_Start_DMA>:
{
 800546c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800546e:	4604      	mov	r4, r0
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005470:	6800      	ldr	r0, [r0, #0]
 8005472:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
{
 8005476:	460e      	mov	r6, r1
 8005478:	4617      	mov	r7, r2
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 800547a:	d063      	beq.n	8005544 <HAL_ADC_Start_DMA+0xd8>
 800547c:	4938      	ldr	r1, [pc, #224]	; (8005560 <HAL_ADC_Start_DMA+0xf4>)
 800547e:	4b39      	ldr	r3, [pc, #228]	; (8005564 <HAL_ADC_Start_DMA+0xf8>)
 8005480:	4a39      	ldr	r2, [pc, #228]	; (8005568 <HAL_ADC_Start_DMA+0xfc>)
 8005482:	4288      	cmp	r0, r1
 8005484:	bf08      	it	eq
 8005486:	4613      	moveq	r3, r2
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 8005488:	689d      	ldr	r5, [r3, #8]
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800548a:	f7ff f98e 	bl	80047aa <LL_ADC_REG_IsConversionOngoing>
 800548e:	2800      	cmp	r0, #0
 8005490:	d163      	bne.n	800555a <HAL_ADC_Start_DMA+0xee>
    __HAL_LOCK(hadc);
 8005492:	f894 2058 	ldrb.w	r2, [r4, #88]	; 0x58
 8005496:	2a01      	cmp	r2, #1
 8005498:	d05f      	beq.n	800555a <HAL_ADC_Start_DMA+0xee>
 800549a:	2301      	movs	r3, #1
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 800549c:	6822      	ldr	r2, [r4, #0]
    __HAL_LOCK(hadc);
 800549e:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80054a2:	4b32      	ldr	r3, [pc, #200]	; (800556c <HAL_ADC_Start_DMA+0x100>)
 80054a4:	429a      	cmp	r2, r3
 80054a6:	f005 051f 	and.w	r5, r5, #31
 80054aa:	d006      	beq.n	80054ba <HAL_ADC_Start_DMA+0x4e>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80054ac:	2d09      	cmp	r5, #9
 80054ae:	d84f      	bhi.n	8005550 <HAL_ADC_Start_DMA+0xe4>
 80054b0:	f240 2321 	movw	r3, #545	; 0x221
 80054b4:	40eb      	lsrs	r3, r5
 80054b6:	07db      	lsls	r3, r3, #31
 80054b8:	d54a      	bpl.n	8005550 <HAL_ADC_Start_DMA+0xe4>
      tmp_hal_status = ADC_Enable(hadc);
 80054ba:	4620      	mov	r0, r4
 80054bc:	f7ff ff1a 	bl	80052f4 <ADC_Enable>
      if (tmp_hal_status == HAL_OK)
 80054c0:	2800      	cmp	r0, #0
 80054c2:	d141      	bne.n	8005548 <HAL_ADC_Start_DMA+0xdc>
        ADC_STATE_CLR_SET(hadc->State,
 80054c4:	6de0      	ldr	r0, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80054c6:	6821      	ldr	r1, [r4, #0]
 80054c8:	4b25      	ldr	r3, [pc, #148]	; (8005560 <HAL_ADC_Start_DMA+0xf4>)
        ADC_STATE_CLR_SET(hadc->State,
 80054ca:	f420 6070 	bic.w	r0, r0, #3840	; 0xf00
 80054ce:	f020 0001 	bic.w	r0, r0, #1
 80054d2:	f440 7080 	orr.w	r0, r0, #256	; 0x100
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80054d6:	4299      	cmp	r1, r3
        ADC_STATE_CLR_SET(hadc->State,
 80054d8:	65e0      	str	r0, [r4, #92]	; 0x5c
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 80054da:	d003      	beq.n	80054e4 <HAL_ADC_Start_DMA+0x78>
 80054dc:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 80054e0:	4299      	cmp	r1, r3
 80054e2:	d100      	bne.n	80054e6 <HAL_ADC_Start_DMA+0x7a>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80054e4:	b91d      	cbnz	r5, 80054ee <HAL_ADC_Start_DMA+0x82>
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 80054e6:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80054e8:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80054ec:	65e3      	str	r3, [r4, #92]	; 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80054ee:	6de3      	ldr	r3, [r4, #92]	; 0x5c
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 80054f0:	6d60      	ldr	r0, [r4, #84]	; 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 80054f2:	f413 5380 	ands.w	r3, r3, #4096	; 0x1000
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 80054f6:	bf1c      	itt	ne
 80054f8:	6e23      	ldrne	r3, [r4, #96]	; 0x60
 80054fa:	f023 0306 	bicne.w	r3, r3, #6
          ADC_CLEAR_ERRORCODE(hadc);
 80054fe:	6623      	str	r3, [r4, #96]	; 0x60
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005500:	4b1b      	ldr	r3, [pc, #108]	; (8005570 <HAL_ADC_Start_DMA+0x104>)
 8005502:	62c3      	str	r3, [r0, #44]	; 0x2c
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005504:	4b1b      	ldr	r3, [pc, #108]	; (8005574 <HAL_ADC_Start_DMA+0x108>)
 8005506:	6303      	str	r3, [r0, #48]	; 0x30
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005508:	4b1b      	ldr	r3, [pc, #108]	; (8005578 <HAL_ADC_Start_DMA+0x10c>)
 800550a:	6343      	str	r3, [r0, #52]	; 0x34
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 800550c:	231c      	movs	r3, #28
 800550e:	600b      	str	r3, [r1, #0]
        __HAL_UNLOCK(hadc);
 8005510:	2300      	movs	r3, #0
 8005512:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005516:	684b      	ldr	r3, [r1, #4]
 8005518:	f043 0310 	orr.w	r3, r3, #16
 800551c:	604b      	str	r3, [r1, #4]
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 800551e:	68cb      	ldr	r3, [r1, #12]
 8005520:	f043 0301 	orr.w	r3, r3, #1
 8005524:	60cb      	str	r3, [r1, #12]
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005526:	4632      	mov	r2, r6
 8005528:	463b      	mov	r3, r7
 800552a:	3140      	adds	r1, #64	; 0x40
 800552c:	f000 fc94 	bl	8005e58 <HAL_DMA_Start_IT>
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005530:	6822      	ldr	r2, [r4, #0]
  MODIFY_REG(ADCx->CR,
 8005532:	6893      	ldr	r3, [r2, #8]
 8005534:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 8005538:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800553c:	f043 0304 	orr.w	r3, r3, #4
 8005540:	6093      	str	r3, [r2, #8]
}
 8005542:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8005544:	4b08      	ldr	r3, [pc, #32]	; (8005568 <HAL_ADC_Start_DMA+0xfc>)
 8005546:	e79f      	b.n	8005488 <HAL_ADC_Start_DMA+0x1c>
        __HAL_UNLOCK(hadc);
 8005548:	2300      	movs	r3, #0
 800554a:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
 800554e:	e7f8      	b.n	8005542 <HAL_ADC_Start_DMA+0xd6>
      __HAL_UNLOCK(hadc);
 8005550:	2300      	movs	r3, #0
 8005552:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
      tmp_hal_status = HAL_ERROR;
 8005556:	2001      	movs	r0, #1
 8005558:	e7f3      	b.n	8005542 <HAL_ADC_Start_DMA+0xd6>
    tmp_hal_status = HAL_BUSY;
 800555a:	2002      	movs	r0, #2
 800555c:	e7f1      	b.n	8005542 <HAL_ADC_Start_DMA+0xd6>
 800555e:	bf00      	nop
 8005560:	50000100 	.word	0x50000100
 8005564:	50000700 	.word	0x50000700
 8005568:	50000300 	.word	0x50000300
 800556c:	50000600 	.word	0x50000600
 8005570:	08004dc5 	.word	0x08004dc5
 8005574:	08004b17 	.word	0x08004b17
 8005578:	08004e2d 	.word	0x08004e2d

0800557c <ADC_Disable>:
  const uint32_t tmp_adc_is_disable_on_going = LL_ADC_IsDisableOngoing(hadc->Instance);
 800557c:	6802      	ldr	r2, [r0, #0]
{
 800557e:	b538      	push	{r3, r4, r5, lr}
  return ((READ_BIT(ADCx->CR, ADC_CR_ADDIS) == (ADC_CR_ADDIS)) ? 1UL : 0UL);
 8005580:	6893      	ldr	r3, [r2, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005582:	6891      	ldr	r1, [r2, #8]
 8005584:	4604      	mov	r4, r0
  if ((LL_ADC_IsEnabled(hadc->Instance) != 0UL)
 8005586:	07c8      	lsls	r0, r1, #31
 8005588:	d401      	bmi.n	800558e <ADC_Disable+0x12>
  return HAL_OK;
 800558a:	2000      	movs	r0, #0
}
 800558c:	bd38      	pop	{r3, r4, r5, pc}
      && (tmp_adc_is_disable_on_going == 0UL)
 800558e:	0799      	lsls	r1, r3, #30
 8005590:	d4fb      	bmi.n	800558a <ADC_Disable+0xe>
    if ((hadc->Instance->CR & (ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADEN)) == ADC_CR_ADEN)
 8005592:	6893      	ldr	r3, [r2, #8]
 8005594:	f003 030d 	and.w	r3, r3, #13
 8005598:	2b01      	cmp	r3, #1
 800559a:	d119      	bne.n	80055d0 <ADC_Disable+0x54>
  MODIFY_REG(ADCx->CR,
 800559c:	6893      	ldr	r3, [r2, #8]
 800559e:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 80055a2:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 80055a6:	f043 0302 	orr.w	r3, r3, #2
 80055aa:	6093      	str	r3, [r2, #8]
      __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOSMP | ADC_FLAG_RDY));
 80055ac:	2303      	movs	r3, #3
 80055ae:	6013      	str	r3, [r2, #0]
    tickstart = HAL_GetTick();
 80055b0:	f7ff f8d0 	bl	8004754 <HAL_GetTick>
 80055b4:	4605      	mov	r5, r0
    while ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055b6:	6823      	ldr	r3, [r4, #0]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	07db      	lsls	r3, r3, #31
 80055bc:	d5e5      	bpl.n	800558a <ADC_Disable+0xe>
      if ((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 80055be:	f7ff f8c9 	bl	8004754 <HAL_GetTick>
 80055c2:	1b40      	subs	r0, r0, r5
 80055c4:	2802      	cmp	r0, #2
 80055c6:	d9f6      	bls.n	80055b6 <ADC_Disable+0x3a>
        if ((hadc->Instance->CR & ADC_CR_ADEN) != 0UL)
 80055c8:	6823      	ldr	r3, [r4, #0]
 80055ca:	689b      	ldr	r3, [r3, #8]
 80055cc:	07da      	lsls	r2, r3, #31
 80055ce:	d5f2      	bpl.n	80055b6 <ADC_Disable+0x3a>
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80055d0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80055d2:	f043 0310 	orr.w	r3, r3, #16
 80055d6:	65e3      	str	r3, [r4, #92]	; 0x5c
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80055d8:	6e23      	ldr	r3, [r4, #96]	; 0x60
 80055da:	f043 0301 	orr.w	r3, r3, #1
 80055de:	6623      	str	r3, [r4, #96]	; 0x60
          return HAL_ERROR;
 80055e0:	2001      	movs	r0, #1
 80055e2:	e7d3      	b.n	800558c <ADC_Disable+0x10>

080055e4 <HAL_ADC_Stop>:
{
 80055e4:	b510      	push	{r4, lr}
  __HAL_LOCK(hadc);
 80055e6:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 80055ea:	2b01      	cmp	r3, #1
{
 80055ec:	4604      	mov	r4, r0
  __HAL_LOCK(hadc);
 80055ee:	d016      	beq.n	800561e <HAL_ADC_Stop+0x3a>
 80055f0:	2301      	movs	r3, #1
 80055f2:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58
  tmp_hal_status = ADC_ConversionStop(hadc, ADC_REGULAR_INJECTED_GROUP);
 80055f6:	2103      	movs	r1, #3
 80055f8:	f7ff fe14 	bl	8005224 <ADC_ConversionStop>
  if (tmp_hal_status == HAL_OK)
 80055fc:	b958      	cbnz	r0, 8005616 <HAL_ADC_Stop+0x32>
    tmp_hal_status = ADC_Disable(hadc);
 80055fe:	4620      	mov	r0, r4
 8005600:	f7ff ffbc 	bl	800557c <ADC_Disable>
    if (tmp_hal_status == HAL_OK)
 8005604:	b938      	cbnz	r0, 8005616 <HAL_ADC_Stop+0x32>
      ADC_STATE_CLR_SET(hadc->State,
 8005606:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 8005608:	f423 5388 	bic.w	r3, r3, #4352	; 0x1100
 800560c:	f023 0301 	bic.w	r3, r3, #1
 8005610:	f043 0301 	orr.w	r3, r3, #1
 8005614:	65e3      	str	r3, [r4, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 8005616:	2300      	movs	r3, #0
 8005618:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
}
 800561c:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hadc);
 800561e:	2002      	movs	r0, #2
 8005620:	e7fc      	b.n	800561c <HAL_ADC_Stop+0x38>

08005622 <LL_ADC_REG_IsConversionOngoing>:
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8005622:	6880      	ldr	r0, [r0, #8]
}
 8005624:	f3c0 0080 	ubfx	r0, r0, #2, #1
 8005628:	4770      	bx	lr
	...

0800562c <HAL_ADCEx_Calibration_Start>:
  *           @arg @ref ADC_SINGLE_ENDED       Channel in mode input single ended
  *           @arg @ref ADC_DIFFERENTIAL_ENDED Channel in mode input differential ended
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_Calibration_Start(ADC_HandleTypeDef *hadc, uint32_t SingleDiff)
{
 800562c:	b573      	push	{r0, r1, r4, r5, r6, lr}
  HAL_StatusTypeDef tmp_hal_status;
  __IO uint32_t wait_loop_index = 0UL;
 800562e:	2300      	movs	r3, #0
 8005630:	9301      	str	r3, [sp, #4]
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  assert_param(IS_ADC_SINGLE_DIFFERENTIAL(SingleDiff));

  /* Process locked */
  __HAL_LOCK(hadc);
 8005632:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 8005636:	2b01      	cmp	r3, #1
{
 8005638:	4604      	mov	r4, r0
 800563a:	460d      	mov	r5, r1
  __HAL_LOCK(hadc);
 800563c:	d03e      	beq.n	80056bc <HAL_ADCEx_Calibration_Start+0x90>
 800563e:	2301      	movs	r3, #1
 8005640:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Calibration prerequisite: ADC must be disabled. */

  /* Disable the ADC (if not already disabled) */
  tmp_hal_status = ADC_Disable(hadc);
 8005644:	f7ff ff9a 	bl	800557c <ADC_Disable>

  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 8005648:	2800      	cmp	r0, #0
 800564a:	d133      	bne.n	80056b4 <HAL_ADCEx_Calibration_Start+0x88>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 800564c:	6de2      	ldr	r2, [r4, #92]	; 0x5c
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Start ADC calibration in mode single-ended or differential */
    LL_ADC_StartCalibration(hadc->Instance, SingleDiff);
 800564e:	6826      	ldr	r6, [r4, #0]
    ADC_STATE_CLR_SET(hadc->State,
 8005650:	f422 5288 	bic.w	r2, r2, #4352	; 0x1100
 8005654:	f022 0202 	bic.w	r2, r2, #2
 8005658:	f042 0202 	orr.w	r2, r2, #2
 800565c:	65e2      	str	r2, [r4, #92]	; 0x5c
  MODIFY_REG(ADCx->CR,
 800565e:	68b3      	ldr	r3, [r6, #8]

    /* Wait for calibration completion */
    while (LL_ADC_IsCalibrationOnGoing(hadc->Instance) != 0UL)
    {
      wait_loop_index++;
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005660:	4a17      	ldr	r2, [pc, #92]	; (80056c0 <HAL_ADCEx_Calibration_Start+0x94>)
 8005662:	f023 4340 	bic.w	r3, r3, #3221225472	; 0xc0000000
 8005666:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 800566a:	f005 4580 	and.w	r5, r5, #1073741824	; 0x40000000
 800566e:	432b      	orrs	r3, r5
 8005670:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8005674:	60b3      	str	r3, [r6, #8]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADCAL) == (ADC_CR_ADCAL)) ? 1UL : 0UL);
 8005676:	68b3      	ldr	r3, [r6, #8]
 8005678:	2b00      	cmp	r3, #0
 800567a:	da11      	bge.n	80056a0 <HAL_ADCEx_Calibration_Start+0x74>
      wait_loop_index++;
 800567c:	9b01      	ldr	r3, [sp, #4]
 800567e:	3301      	adds	r3, #1
 8005680:	9301      	str	r3, [sp, #4]
      if (wait_loop_index >= ADC_CALIBRATION_TIMEOUT)
 8005682:	9b01      	ldr	r3, [sp, #4]
 8005684:	4293      	cmp	r3, r2
 8005686:	d9f6      	bls.n	8005676 <HAL_ADCEx_Calibration_Start+0x4a>
      {
        /* Update ADC state machine to error */
        ADC_STATE_CLR_SET(hadc->State,
 8005688:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 800568a:	f023 0312 	bic.w	r3, r3, #18
 800568e:	f043 0310 	orr.w	r3, r3, #16
 8005692:	65e3      	str	r3, [r4, #92]	; 0x5c
                          HAL_ADC_STATE_BUSY_INTERNAL,
                          HAL_ADC_STATE_ERROR_INTERNAL);

        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005694:	2300      	movs	r3, #0
 8005696:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58

        return HAL_ERROR;
 800569a:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800569c:	b002      	add	sp, #8
 800569e:	bd70      	pop	{r4, r5, r6, pc}
    ADC_STATE_CLR_SET(hadc->State,
 80056a0:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80056a2:	f023 0303 	bic.w	r3, r3, #3
 80056a6:	f043 0301 	orr.w	r3, r3, #1
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056aa:	65e3      	str	r3, [r4, #92]	; 0x5c
  __HAL_UNLOCK(hadc);
 80056ac:	2300      	movs	r3, #0
 80056ae:	f884 3058 	strb.w	r3, [r4, #88]	; 0x58
  return tmp_hal_status;
 80056b2:	e7f3      	b.n	800569c <HAL_ADCEx_Calibration_Start+0x70>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056b4:	6de3      	ldr	r3, [r4, #92]	; 0x5c
 80056b6:	f043 0310 	orr.w	r3, r3, #16
 80056ba:	e7f6      	b.n	80056aa <HAL_ADCEx_Calibration_Start+0x7e>
  __HAL_LOCK(hadc);
 80056bc:	2002      	movs	r0, #2
 80056be:	e7ed      	b.n	800569c <HAL_ADCEx_Calibration_Start+0x70>
 80056c0:	0004de01 	.word	0x0004de01

080056c4 <HAL_ADCEx_InjectedConvCpltCallback>:
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADCEx_InjectedConvCpltCallback must be implemented in the user file.
  */
}
 80056c4:	4770      	bx	lr

080056c6 <HAL_ADCEx_InjectedQueueOverflowCallback>:
 80056c6:	4770      	bx	lr

080056c8 <HAL_ADCEx_LevelOutOfWindow2Callback>:
 80056c8:	4770      	bx	lr

080056ca <HAL_ADCEx_LevelOutOfWindow3Callback>:
 80056ca:	4770      	bx	lr

080056cc <HAL_ADCEx_EndOfSamplingCallback>:
 80056cc:	4770      	bx	lr
	...

080056d0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param multimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, ADC_MultiModeTypeDef *multimode)
{
 80056d0:	b5f0      	push	{r4, r5, r6, r7, lr}
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(multimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(multimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80056d2:	f890 3058 	ldrb.w	r3, [r0, #88]	; 0x58
 80056d6:	2b01      	cmp	r3, #1
{
 80056d8:	b09d      	sub	sp, #116	; 0x74
 80056da:	4602      	mov	r2, r0
  __HAL_LOCK(hadc);
 80056dc:	f000 8090 	beq.w	8005800 <HAL_ADCEx_MultiModeConfigChannel+0x130>
 80056e0:	2301      	movs	r3, #1
 80056e2:	f880 3058 	strb.w	r3, [r0, #88]	; 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);

  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80056e6:	6800      	ldr	r0, [r0, #0]
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80056e8:	2300      	movs	r3, #0
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80056ea:	f1b0 4fa0 	cmp.w	r0, #1342177280	; 0x50000000
  __HAL_ADC_RESET_HANDLE_STATE(&tmphadcSlave);
 80056ee:	9318      	str	r3, [sp, #96]	; 0x60
  ADC_CLEAR_ERRORCODE(&tmphadcSlave);
 80056f0:	9319      	str	r3, [sp, #100]	; 0x64
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 80056f2:	d10c      	bne.n	800570e <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80056f4:	4b43      	ldr	r3, [pc, #268]	; (8005804 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 80056f6:	9301      	str	r3, [sp, #4]

  if (tmphadcSlave.Instance == NULL)
 80056f8:	9801      	ldr	r0, [sp, #4]
 80056fa:	b968      	cbnz	r0, 8005718 <HAL_ADCEx_MultiModeConfigChannel+0x48>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80056fc:	6dd3      	ldr	r3, [r2, #92]	; 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80056fe:	f882 0058 	strb.w	r0, [r2, #88]	; 0x58
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8005702:	f043 0320 	orr.w	r3, r3, #32
 8005706:	65d3      	str	r3, [r2, #92]	; 0x5c

    return HAL_ERROR;
 8005708:	2001      	movs	r0, #1
  /* Process unlocked */
  __HAL_UNLOCK(hadc);

  /* Return function status */
  return tmp_hal_status;
}
 800570a:	b01d      	add	sp, #116	; 0x74
 800570c:	bdf0      	pop	{r4, r5, r6, r7, pc}
  ADC_MULTI_SLAVE(hadc, &tmphadcSlave);
 800570e:	4c3e      	ldr	r4, [pc, #248]	; (8005808 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8005710:	42a0      	cmp	r0, r4
 8005712:	bf08      	it	eq
 8005714:	4b3d      	ldreq	r3, [pc, #244]	; (800580c <HAL_ADCEx_MultiModeConfigChannel+0x13c>)
 8005716:	e7ee      	b.n	80056f6 <HAL_ADCEx_MultiModeConfigChannel+0x26>
  tmphadcSlave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmphadcSlave)->Instance);
 8005718:	f7ff ff83 	bl	8005622 <LL_ADC_REG_IsConversionOngoing>
 800571c:	4603      	mov	r3, r0
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800571e:	6810      	ldr	r0, [r2, #0]
 8005720:	f7ff ff7f 	bl	8005622 <LL_ADC_REG_IsConversionOngoing>
 8005724:	4303      	orrs	r3, r0
 8005726:	d165      	bne.n	80057f4 <HAL_ADCEx_MultiModeConfigChannel+0x124>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8005728:	6813      	ldr	r3, [r2, #0]
 800572a:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
 800572e:	d026      	beq.n	800577e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 8005730:	4d34      	ldr	r5, [pc, #208]	; (8005804 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 8005732:	4c37      	ldr	r4, [pc, #220]	; (8005810 <HAL_ADCEx_MultiModeConfigChannel+0x140>)
 8005734:	4837      	ldr	r0, [pc, #220]	; (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005736:	42ab      	cmp	r3, r5
 8005738:	bf18      	it	ne
 800573a:	4620      	movne	r0, r4
    if (multimode->Mode != ADC_MODE_INDEPENDENT)
 800573c:	680c      	ldr	r4, [r1, #0]
 800573e:	2c00      	cmp	r4, #0
 8005740:	d033      	beq.n	80057aa <HAL_ADCEx_MultiModeConfigChannel+0xda>
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005742:	6886      	ldr	r6, [r0, #8]
 8005744:	f892 7038 	ldrb.w	r7, [r2, #56]	; 0x38
 8005748:	684d      	ldr	r5, [r1, #4]
 800574a:	f426 4660 	bic.w	r6, r6, #57344	; 0xe000
 800574e:	ea45 3547 	orr.w	r5, r5, r7, lsl #13
 8005752:	4335      	orrs	r5, r6
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005754:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8005758:	6085      	str	r5, [r0, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 800575a:	4d2a      	ldr	r5, [pc, #168]	; (8005804 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 800575c:	d001      	beq.n	8005762 <HAL_ADCEx_MultiModeConfigChannel+0x92>
 800575e:	42ab      	cmp	r3, r5
 8005760:	d10f      	bne.n	8005782 <HAL_ADCEx_MultiModeConfigChannel+0xb2>
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005762:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 8005766:	689e      	ldr	r6, [r3, #8]
 8005768:	68ab      	ldr	r3, [r5, #8]
 800576a:	4333      	orrs	r3, r6
 800576c:	43db      	mvns	r3, r3
 800576e:	f003 0301 	and.w	r3, r3, #1
 8005772:	b983      	cbnz	r3, 8005796 <HAL_ADCEx_MultiModeConfigChannel+0xc6>
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005774:	2000      	movs	r0, #0
  __HAL_UNLOCK(hadc);
 8005776:	2300      	movs	r3, #0
 8005778:	f882 3058 	strb.w	r3, [r2, #88]	; 0x58
  return tmp_hal_status;
 800577c:	e7c5      	b.n	800570a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 800577e:	4825      	ldr	r0, [pc, #148]	; (8005814 <HAL_ADCEx_MultiModeConfigChannel+0x144>)
 8005780:	e7dc      	b.n	800573c <HAL_ADCEx_MultiModeConfigChannel+0x6c>
 8005782:	4b21      	ldr	r3, [pc, #132]	; (8005808 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 8005784:	4d24      	ldr	r5, [pc, #144]	; (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 8005786:	689e      	ldr	r6, [r3, #8]
 8005788:	f503 7380 	add.w	r3, r3, #256	; 0x100
 800578c:	689b      	ldr	r3, [r3, #8]
 800578e:	68ad      	ldr	r5, [r5, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005790:	4333      	orrs	r3, r6
 8005792:	432b      	orrs	r3, r5
 8005794:	e7ea      	b.n	800576c <HAL_ADCEx_MultiModeConfigChannel+0x9c>
        MODIFY_REG(tmpADC_Common->CCR,
 8005796:	6883      	ldr	r3, [r0, #8]
 8005798:	6889      	ldr	r1, [r1, #8]
 800579a:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 800579e:	430c      	orrs	r4, r1
 80057a0:	f023 030f 	bic.w	r3, r3, #15
 80057a4:	431c      	orrs	r4, r3
 80057a6:	6084      	str	r4, [r0, #8]
 80057a8:	e7e4      	b.n	8005774 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80057aa:	6881      	ldr	r1, [r0, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	; 0x50000000
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80057b0:	f421 4160 	bic.w	r1, r1, #57344	; 0xe000
 80057b4:	6081      	str	r1, [r0, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057b6:	4913      	ldr	r1, [pc, #76]	; (8005804 <HAL_ADCEx_MultiModeConfigChannel+0x134>)
 80057b8:	d001      	beq.n	80057be <HAL_ADCEx_MultiModeConfigChannel+0xee>
 80057ba:	428b      	cmp	r3, r1
 80057bc:	d110      	bne.n	80057e0 <HAL_ADCEx_MultiModeConfigChannel+0x110>
 80057be:	f04f 43a0 	mov.w	r3, #1342177280	; 0x50000000
 80057c2:	689c      	ldr	r4, [r3, #8]
 80057c4:	688b      	ldr	r3, [r1, #8]
 80057c6:	4323      	orrs	r3, r4
 80057c8:	43db      	mvns	r3, r3
 80057ca:	f003 0301 	and.w	r3, r3, #1
 80057ce:	2b00      	cmp	r3, #0
 80057d0:	d0d0      	beq.n	8005774 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 80057d2:	6883      	ldr	r3, [r0, #8]
 80057d4:	f423 6371 	bic.w	r3, r3, #3856	; 0xf10
 80057d8:	f023 030f 	bic.w	r3, r3, #15
 80057dc:	6083      	str	r3, [r0, #8]
 80057de:	e7c9      	b.n	8005774 <HAL_ADCEx_MultiModeConfigChannel+0xa4>
 80057e0:	4b09      	ldr	r3, [pc, #36]	; (8005808 <HAL_ADCEx_MultiModeConfigChannel+0x138>)
 80057e2:	490d      	ldr	r1, [pc, #52]	; (8005818 <HAL_ADCEx_MultiModeConfigChannel+0x148>)
 80057e4:	689c      	ldr	r4, [r3, #8]
 80057e6:	f503 7380 	add.w	r3, r3, #256	; 0x100
 80057ea:	689b      	ldr	r3, [r3, #8]
 80057ec:	6889      	ldr	r1, [r1, #8]
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80057ee:	4323      	orrs	r3, r4
 80057f0:	430b      	orrs	r3, r1
 80057f2:	e7e9      	b.n	80057c8 <HAL_ADCEx_MultiModeConfigChannel+0xf8>
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80057f4:	6dd3      	ldr	r3, [r2, #92]	; 0x5c
 80057f6:	f043 0320 	orr.w	r3, r3, #32
 80057fa:	65d3      	str	r3, [r2, #92]	; 0x5c
    tmp_hal_status = HAL_ERROR;
 80057fc:	2001      	movs	r0, #1
 80057fe:	e7ba      	b.n	8005776 <HAL_ADCEx_MultiModeConfigChannel+0xa6>
  __HAL_LOCK(hadc);
 8005800:	2002      	movs	r0, #2
 8005802:	e782      	b.n	800570a <HAL_ADCEx_MultiModeConfigChannel+0x3a>
 8005804:	50000100 	.word	0x50000100
 8005808:	50000400 	.word	0x50000400
 800580c:	50000500 	.word	0x50000500
 8005810:	50000700 	.word	0x50000700
 8005814:	50000300 	.word	0x50000300
 8005818:	50000600 	.word	0x50000600

0800581c <HAL_COMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hcomp  COMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_COMP_Init(COMP_HandleTypeDef *hcomp)
{
 800581c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
  uint32_t tmp_csr;
  uint32_t exti_line;
  uint32_t comp_voltage_scaler_initialized; /* Value "0" if comparator voltage scaler is not initialized */
  __IO uint32_t wait_loop_index = 0UL;
 800581e:	2300      	movs	r3, #0
 8005820:	9301      	str	r3, [sp, #4]
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the COMP handle allocation and lock status */
  if(hcomp == NULL)
 8005822:	4604      	mov	r4, r0
 8005824:	2800      	cmp	r0, #0
 8005826:	f000 80f0 	beq.w	8005a0a <HAL_COMP_Init+0x1ee>
  {
    status = HAL_ERROR;
  }
  else if(__HAL_COMP_IS_LOCKED(hcomp))
 800582a:	6803      	ldr	r3, [r0, #0]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	2b00      	cmp	r3, #0
 8005830:	f2c0 80eb 	blt.w	8005a0a <HAL_COMP_Init+0x1ee>
    assert_param(IS_COMP_OUTPUTPOL(hcomp->Init.OutputPol));
    assert_param(IS_COMP_HYSTERESIS(hcomp->Init.Hysteresis));
    assert_param(IS_COMP_BLANKINGSRC_INSTANCE(hcomp->Instance, hcomp->Init.BlankingSrce));
    assert_param(IS_COMP_TRIGGERMODE(hcomp->Init.TriggerMode));

    if(hcomp->State == HAL_COMP_STATE_RESET)
 8005834:	7f42      	ldrb	r2, [r0, #29]
 8005836:	f002 03ff 	and.w	r3, r2, #255	; 0xff
 800583a:	b91a      	cbnz	r2, 8005844 <HAL_COMP_Init+0x28>
    {
      /* Allocate lock resource and initialize it */
      hcomp->Lock = HAL_UNLOCKED;
 800583c:	7703      	strb	r3, [r0, #28]

      /* Set COMP error code to none */
      COMP_CLEAR_ERRORCODE(hcomp);
 800583e:	6203      	str	r3, [r0, #32]
#else
      /* Init the low level hardware */
      /* Note: Internal control clock of the comparators must                 */
      /*       be enabled in "HAL_COMP_MspInit()"                             */
      /*       using "__HAL_RCC_SYSCFG_CLK_ENABLE()".                         */
      HAL_COMP_MspInit(hcomp);
 8005840:	f7fe fada 	bl	8003df8 <HAL_COMP_MspInit>
    /* Memorize voltage scaler state before initialization */
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);

    /* Set COMP parameters */
    tmp_csr = (  hcomp->Init.InputMinus
               | hcomp->Init.InputPlus
 8005844:	e9d4 2301 	ldrd	r2, r3, [r4, #4]
 8005848:	4313      	orrs	r3, r2
               | hcomp->Init.BlankingSrce
 800584a:	6962      	ldr	r2, [r4, #20]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 800584c:	6821      	ldr	r1, [r4, #0]
               | hcomp->Init.BlankingSrce
 800584e:	4313      	orrs	r3, r2
               | hcomp->Init.Hysteresis
 8005850:	68e2      	ldr	r2, [r4, #12]
    comp_voltage_scaler_initialized = READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN);
 8005852:	6808      	ldr	r0, [r1, #0]
               | hcomp->Init.OutputPol
              );

    /* Set parameters in COMP register */
    /* Note: Update all bits except read-only, lock and enable bits */
    MODIFY_REG(hcomp->Instance->CSR,
 8005854:	680d      	ldr	r5, [r1, #0]
               | hcomp->Init.Hysteresis
 8005856:	4313      	orrs	r3, r2
    tmp_csr = (  hcomp->Init.InputMinus
 8005858:	6922      	ldr	r2, [r4, #16]
 800585a:	4313      	orrs	r3, r2
    MODIFY_REG(hcomp->Instance->CSR,
 800585c:	4a6d      	ldr	r2, [pc, #436]	; (8005a14 <HAL_COMP_Init+0x1f8>)
 800585e:	402a      	ands	r2, r5
 8005860:	4313      	orrs	r3, r2
 8005862:	600b      	str	r3, [r1, #0]
               tmp_csr
              );

    /* Delay for COMP scaler bridge voltage stabilization */
    /* Apply the delay if voltage scaler bridge is required and not already enabled */
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 8005864:	680b      	ldr	r3, [r1, #0]
 8005866:	021a      	lsls	r2, r3, #8
 8005868:	d43a      	bmi.n	80058e0 <HAL_COMP_Init+0xc4>
        wait_loop_index--;
      }
    }

    /* Get the EXTI line corresponding to the selected COMP instance */
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 800586a:	4b6b      	ldr	r3, [pc, #428]	; (8005a18 <HAL_COMP_Init+0x1fc>)
 800586c:	486b      	ldr	r0, [pc, #428]	; (8005a1c <HAL_COMP_Init+0x200>)
 800586e:	4299      	cmp	r1, r3
 8005870:	d147      	bne.n	8005902 <HAL_COMP_Init+0xe6>
 8005872:	f44f 1200 	mov.w	r2, #2097152	; 0x200000

    /* Manage EXTI settings */
    if((hcomp->Init.TriggerMode & (COMP_EXTI_IT | COMP_EXTI_EVENT)) != 0UL)
 8005876:	69a6      	ldr	r6, [r4, #24]
 8005878:	4b69      	ldr	r3, [pc, #420]	; (8005a20 <HAL_COMP_Init+0x204>)
 800587a:	f016 0f03 	tst.w	r6, #3
 800587e:	f000 80aa 	beq.w	80059d6 <HAL_COMP_Init+0x1ba>
    {
      /* Configure EXTI rising edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_RISING) != 0UL)
 8005882:	06f7      	lsls	r7, r6, #27
 8005884:	d55e      	bpl.n	8005944 <HAL_COMP_Init+0x128>
      {
#if defined(COMP7)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005886:	4281      	cmp	r1, r0
 8005888:	d002      	beq.n	8005890 <HAL_COMP_Init+0x74>
 800588a:	4d66      	ldr	r5, [pc, #408]	; (8005a24 <HAL_COMP_Init+0x208>)
 800588c:	42a9      	cmp	r1, r5
 800588e:	d155      	bne.n	800593c <HAL_COMP_Init+0x120>
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->RTSR2, ExtiLine);
 8005890:	6a9d      	ldr	r5, [r3, #40]	; 0x28
 8005892:	4315      	orrs	r5, r2
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_32_63(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8005894:	629d      	str	r5, [r3, #40]	; 0x28
        LL_EXTI_DisableRisingTrig_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI falling edge */
      if((hcomp->Init.TriggerMode & COMP_EXTI_FALLING) != 0UL)
 8005896:	06b5      	lsls	r5, r6, #26
 8005898:	d566      	bpl.n	8005968 <HAL_COMP_Init+0x14c>
      {
#if defined(COMP7)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800589a:	4281      	cmp	r1, r0
 800589c:	d002      	beq.n	80058a4 <HAL_COMP_Init+0x88>
 800589e:	4d61      	ldr	r5, [pc, #388]	; (8005a24 <HAL_COMP_Init+0x208>)
 80058a0:	42a9      	cmp	r1, r5
 80058a2:	d15c      	bne.n	800595e <HAL_COMP_Init+0x142>
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_32_63(uint32_t ExtiLine)
{
  SET_BIT(EXTI->FTSR2, ExtiLine);
 80058a4:	6add      	ldr	r5, [r3, #44]	; 0x2c
 80058a6:	4315      	orrs	r5, r2
#endif /* COMP7 */
      }

      /* Clear COMP EXTI pending bit (if any) */
#if defined(COMP7)
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80058a8:	4281      	cmp	r1, r0
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_32_63(uint32_t ExtiLine)
{
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 80058aa:	62dd      	str	r5, [r3, #44]	; 0x2c
 80058ac:	d002      	beq.n	80058b4 <HAL_COMP_Init+0x98>
 80058ae:	4d5d      	ldr	r5, [pc, #372]	; (8005a24 <HAL_COMP_Init+0x208>)
 80058b0:	42a9      	cmp	r1, r5
 80058b2:	d157      	bne.n	8005964 <HAL_COMP_Init+0x148>
  * @note   (*): Available in some devices
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_ClearFlag_32_63(uint32_t ExtiLine)
{
  WRITE_REG(EXTI->PR2, ExtiLine);
 80058b4:	635a      	str	r2, [r3, #52]	; 0x34
#else
      LL_EXTI_ClearFlag_0_31(exti_line);
#endif /* COMP7 */

      /* Configure EXTI event mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_EVENT) != 0UL)
 80058b6:	07b7      	lsls	r7, r6, #30
 80058b8:	d567      	bpl.n	800598a <HAL_COMP_Init+0x16e>
      {
#if defined(COMP7)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80058ba:	4281      	cmp	r1, r0
 80058bc:	d002      	beq.n	80058c4 <HAL_COMP_Init+0xa8>
 80058be:	4d59      	ldr	r5, [pc, #356]	; (8005a24 <HAL_COMP_Init+0x208>)
 80058c0:	42a9      	cmp	r1, r5
 80058c2:	d15e      	bne.n	8005982 <HAL_COMP_Init+0x166>
  SET_BIT(EXTI->EMR2, ExtiLine);
 80058c4:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 80058c6:	4315      	orrs	r5, r2
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80058c8:	625d      	str	r5, [r3, #36]	; 0x24
        LL_EXTI_DisableEvent_0_31(exti_line);
#endif /* COMP7 */
      }

      /* Configure EXTI interrupt mode */
      if((hcomp->Init.TriggerMode & COMP_EXTI_IT) != 0UL)
 80058ca:	07f5      	lsls	r5, r6, #31
 80058cc:	d56e      	bpl.n	80059ac <HAL_COMP_Init+0x190>
      {
#if defined(COMP7)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80058ce:	4281      	cmp	r1, r0
 80058d0:	d002      	beq.n	80058d8 <HAL_COMP_Init+0xbc>
 80058d2:	4854      	ldr	r0, [pc, #336]	; (8005a24 <HAL_COMP_Init+0x208>)
 80058d4:	4281      	cmp	r1, r0
 80058d6:	d165      	bne.n	80059a4 <HAL_COMP_Init+0x188>
  SET_BIT(EXTI->IMR2, ExtiLine);
 80058d8:	6a19      	ldr	r1, [r3, #32]
 80058da:	430a      	orrs	r2, r1
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80058dc:	621a      	str	r2, [r3, #32]
}
 80058de:	e06f      	b.n	80059c0 <HAL_COMP_Init+0x1a4>
    if ((READ_BIT(hcomp->Instance->CSR, COMP_CSR_SCALEN) != 0UL) &&
 80058e0:	0203      	lsls	r3, r0, #8
 80058e2:	d4c2      	bmi.n	800586a <HAL_COMP_Init+0x4e>
      wait_loop_index = ((COMP_DELAY_VOLTAGE_SCALER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80058e4:	4b50      	ldr	r3, [pc, #320]	; (8005a28 <HAL_COMP_Init+0x20c>)
 80058e6:	4a51      	ldr	r2, [pc, #324]	; (8005a2c <HAL_COMP_Init+0x210>)
 80058e8:	681b      	ldr	r3, [r3, #0]
 80058ea:	fbb3 f2f2 	udiv	r2, r3, r2
 80058ee:	2314      	movs	r3, #20
 80058f0:	fb02 3303 	mla	r3, r2, r3, r3
        wait_loop_index--;
 80058f4:	9301      	str	r3, [sp, #4]
      while(wait_loop_index != 0UL)
 80058f6:	9b01      	ldr	r3, [sp, #4]
 80058f8:	2b00      	cmp	r3, #0
 80058fa:	d0b6      	beq.n	800586a <HAL_COMP_Init+0x4e>
        wait_loop_index--;
 80058fc:	9b01      	ldr	r3, [sp, #4]
 80058fe:	3b01      	subs	r3, #1
 8005900:	e7f8      	b.n	80058f4 <HAL_COMP_Init+0xd8>
    exti_line = COMP_GET_EXTI_LINE(hcomp->Instance);
 8005902:	4b4b      	ldr	r3, [pc, #300]	; (8005a30 <HAL_COMP_Init+0x214>)
 8005904:	4299      	cmp	r1, r3
 8005906:	d00d      	beq.n	8005924 <HAL_COMP_Init+0x108>
 8005908:	3304      	adds	r3, #4
 800590a:	4299      	cmp	r1, r3
 800590c:	d00d      	beq.n	800592a <HAL_COMP_Init+0x10e>
 800590e:	3304      	adds	r3, #4
 8005910:	4299      	cmp	r1, r3
 8005912:	d00d      	beq.n	8005930 <HAL_COMP_Init+0x114>
 8005914:	3304      	adds	r3, #4
 8005916:	4299      	cmp	r1, r3
 8005918:	d00d      	beq.n	8005936 <HAL_COMP_Init+0x11a>
 800591a:	4281      	cmp	r1, r0
 800591c:	bf0c      	ite	eq
 800591e:	2201      	moveq	r2, #1
 8005920:	2202      	movne	r2, #2
 8005922:	e7a8      	b.n	8005876 <HAL_COMP_Init+0x5a>
 8005924:	f44f 0280 	mov.w	r2, #4194304	; 0x400000
 8005928:	e7a5      	b.n	8005876 <HAL_COMP_Init+0x5a>
 800592a:	f04f 5200 	mov.w	r2, #536870912	; 0x20000000
 800592e:	e7a2      	b.n	8005876 <HAL_COMP_Init+0x5a>
 8005930:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8005934:	e79f      	b.n	8005876 <HAL_COMP_Init+0x5a>
 8005936:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800593a:	e79c      	b.n	8005876 <HAL_COMP_Init+0x5a>
  SET_BIT(EXTI->RTSR1, ExtiLine);
 800593c:	689d      	ldr	r5, [r3, #8]
 800593e:	4315      	orrs	r5, r2
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005940:	609d      	str	r5, [r3, #8]
}
 8005942:	e7a8      	b.n	8005896 <HAL_COMP_Init+0x7a>
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005944:	4281      	cmp	r1, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005946:	ea6f 0502 	mvn.w	r5, r2
 800594a:	d002      	beq.n	8005952 <HAL_COMP_Init+0x136>
 800594c:	4f35      	ldr	r7, [pc, #212]	; (8005a24 <HAL_COMP_Init+0x208>)
 800594e:	42b9      	cmp	r1, r7
 8005950:	d102      	bne.n	8005958 <HAL_COMP_Init+0x13c>
  CLEAR_BIT(EXTI->RTSR2, ExtiLine);
 8005952:	6a9f      	ldr	r7, [r3, #40]	; 0x28
 8005954:	403d      	ands	r5, r7
 8005956:	e79d      	b.n	8005894 <HAL_COMP_Init+0x78>
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 8005958:	689f      	ldr	r7, [r3, #8]
 800595a:	403d      	ands	r5, r7
 800595c:	e7f0      	b.n	8005940 <HAL_COMP_Init+0x124>
  SET_BIT(EXTI->FTSR1, ExtiLine);
 800595e:	68dd      	ldr	r5, [r3, #12]
 8005960:	4315      	orrs	r5, r2
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 8005962:	60dd      	str	r5, [r3, #12]
  WRITE_REG(EXTI->PR1, ExtiLine);
 8005964:	615a      	str	r2, [r3, #20]
}
 8005966:	e7a6      	b.n	80058b6 <HAL_COMP_Init+0x9a>
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 8005968:	4281      	cmp	r1, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800596a:	ea6f 0502 	mvn.w	r5, r2
 800596e:	d002      	beq.n	8005976 <HAL_COMP_Init+0x15a>
 8005970:	4f2c      	ldr	r7, [pc, #176]	; (8005a24 <HAL_COMP_Init+0x208>)
 8005972:	42b9      	cmp	r1, r7
 8005974:	d102      	bne.n	800597c <HAL_COMP_Init+0x160>
  CLEAR_BIT(EXTI->FTSR2, ExtiLine);
 8005976:	6adf      	ldr	r7, [r3, #44]	; 0x2c
 8005978:	403d      	ands	r5, r7
 800597a:	e795      	b.n	80058a8 <HAL_COMP_Init+0x8c>
  CLEAR_BIT(EXTI->FTSR1, ExtiLine);
 800597c:	68df      	ldr	r7, [r3, #12]
 800597e:	403d      	ands	r5, r7
 8005980:	e7ef      	b.n	8005962 <HAL_COMP_Init+0x146>
  SET_BIT(EXTI->EMR1, ExtiLine);
 8005982:	685d      	ldr	r5, [r3, #4]
 8005984:	4315      	orrs	r5, r2
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 8005986:	605d      	str	r5, [r3, #4]
}
 8005988:	e79f      	b.n	80058ca <HAL_COMP_Init+0xae>
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 800598a:	4281      	cmp	r1, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 800598c:	ea6f 0702 	mvn.w	r7, r2
 8005990:	d002      	beq.n	8005998 <HAL_COMP_Init+0x17c>
 8005992:	4d24      	ldr	r5, [pc, #144]	; (8005a24 <HAL_COMP_Init+0x208>)
 8005994:	42a9      	cmp	r1, r5
 8005996:	d102      	bne.n	800599e <HAL_COMP_Init+0x182>
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 8005998:	6a5d      	ldr	r5, [r3, #36]	; 0x24
 800599a:	403d      	ands	r5, r7
 800599c:	e794      	b.n	80058c8 <HAL_COMP_Init+0xac>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 800599e:	685d      	ldr	r5, [r3, #4]
 80059a0:	403d      	ands	r5, r7
 80059a2:	e7f0      	b.n	8005986 <HAL_COMP_Init+0x16a>
  SET_BIT(EXTI->IMR1, ExtiLine);
 80059a4:	6819      	ldr	r1, [r3, #0]
 80059a6:	430a      	orrs	r2, r1
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80059a8:	601a      	str	r2, [r3, #0]
}
 80059aa:	e009      	b.n	80059c0 <HAL_COMP_Init+0x1a4>
#endif /* COMP7 */
      }
      else
      {
#if defined(COMP7)
        if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80059ac:	4281      	cmp	r1, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80059ae:	ea6f 0502 	mvn.w	r5, r2
 80059b2:	d002      	beq.n	80059ba <HAL_COMP_Init+0x19e>
 80059b4:	4a1b      	ldr	r2, [pc, #108]	; (8005a24 <HAL_COMP_Init+0x208>)
 80059b6:	4291      	cmp	r1, r2
 80059b8:	d10a      	bne.n	80059d0 <HAL_COMP_Init+0x1b4>
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80059ba:	6a19      	ldr	r1, [r3, #32]
 80059bc:	4029      	ands	r1, r5
 80059be:	6219      	str	r1, [r3, #32]
    }

    /* Set HAL COMP handle state */
    /* Note: Transition from state reset to state ready,                      */
    /*       otherwise (coming from state ready or busy) no state update.     */
    if (hcomp->State == HAL_COMP_STATE_RESET)
 80059c0:	7f63      	ldrb	r3, [r4, #29]
 80059c2:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 80059c6:	bb13      	cbnz	r3, 8005a0e <HAL_COMP_Init+0x1f2>
    {
      hcomp->State = HAL_COMP_STATE_READY;
 80059c8:	2301      	movs	r3, #1
 80059ca:	7763      	strb	r3, [r4, #29]
    }
  }

  return status;
}
 80059cc:	b003      	add	sp, #12
 80059ce:	bdf0      	pop	{r4, r5, r6, r7, pc}
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80059d0:	681a      	ldr	r2, [r3, #0]
 80059d2:	402a      	ands	r2, r5
 80059d4:	e7e8      	b.n	80059a8 <HAL_COMP_Init+0x18c>
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80059d6:	4281      	cmp	r1, r0
  CLEAR_BIT(EXTI->RTSR1, ExtiLine);
 80059d8:	ea6f 0202 	mvn.w	r2, r2
 80059dc:	d002      	beq.n	80059e4 <HAL_COMP_Init+0x1c8>
 80059de:	4d11      	ldr	r5, [pc, #68]	; (8005a24 <HAL_COMP_Init+0x208>)
 80059e0:	42a9      	cmp	r1, r5
 80059e2:	d108      	bne.n	80059f6 <HAL_COMP_Init+0x1da>
  CLEAR_BIT(EXTI->EMR2, ExtiLine);
 80059e4:	6a5d      	ldr	r5, [r3, #36]	; 0x24
      if((hcomp->Instance == COMP6) || (hcomp->Instance == COMP7))
 80059e6:	4281      	cmp	r1, r0
 80059e8:	ea05 0502 	and.w	r5, r5, r2
 80059ec:	625d      	str	r5, [r3, #36]	; 0x24
 80059ee:	d108      	bne.n	8005a02 <HAL_COMP_Init+0x1e6>
  CLEAR_BIT(EXTI->IMR2, ExtiLine);
 80059f0:	6a19      	ldr	r1, [r3, #32]
 80059f2:	400a      	ands	r2, r1
 80059f4:	e772      	b.n	80058dc <HAL_COMP_Init+0xc0>
  CLEAR_BIT(EXTI->EMR1, ExtiLine);
 80059f6:	6859      	ldr	r1, [r3, #4]
 80059f8:	4011      	ands	r1, r2
 80059fa:	6059      	str	r1, [r3, #4]
  CLEAR_BIT(EXTI->IMR1, ExtiLine);
 80059fc:	6819      	ldr	r1, [r3, #0]
 80059fe:	400a      	ands	r2, r1
 8005a00:	e7d2      	b.n	80059a8 <HAL_COMP_Init+0x18c>
 8005a02:	4808      	ldr	r0, [pc, #32]	; (8005a24 <HAL_COMP_Init+0x208>)
 8005a04:	4281      	cmp	r1, r0
 8005a06:	d0f3      	beq.n	80059f0 <HAL_COMP_Init+0x1d4>
 8005a08:	e7f8      	b.n	80059fc <HAL_COMP_Init+0x1e0>
    status = HAL_ERROR;
 8005a0a:	2001      	movs	r0, #1
 8005a0c:	e7de      	b.n	80059cc <HAL_COMP_Init+0x1b0>
  HAL_StatusTypeDef status = HAL_OK;
 8005a0e:	2000      	movs	r0, #0
  return status;
 8005a10:	e7dc      	b.n	80059cc <HAL_COMP_Init+0x1b0>
 8005a12:	bf00      	nop
 8005a14:	ff007e0f 	.word	0xff007e0f
 8005a18:	40010200 	.word	0x40010200
 8005a1c:	40010214 	.word	0x40010214
 8005a20:	40010400 	.word	0x40010400
 8005a24:	40010218 	.word	0x40010218
 8005a28:	20000000 	.word	0x20000000
 8005a2c:	00030d40 	.word	0x00030d40
 8005a30:	40010204 	.word	0x40010204

08005a34 <HAL_NVIC_SetPriorityGrouping>:
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8005a34:	4907      	ldr	r1, [pc, #28]	; (8005a54 <HAL_NVIC_SetPriorityGrouping+0x20>)
 8005a36:	68ca      	ldr	r2, [r1, #12]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a38:	f422 62e0 	bic.w	r2, r2, #1792	; 0x700
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a3c:	0203      	lsls	r3, r0, #8
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a3e:	0412      	lsls	r2, r2, #16
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8005a40:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8005a44:	0c12      	lsrs	r2, r2, #16
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8005a46:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8005a48:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8005a4c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
  SCB->AIRCR =  reg_value;
 8005a50:	60cb      	str	r3, [r1, #12]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
}
 8005a52:	4770      	bx	lr
 8005a54:	e000ed00 	.word	0xe000ed00

08005a58 <HAL_NVIC_SetPriority>:
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8005a58:	4b16      	ldr	r3, [pc, #88]	; (8005ab4 <HAL_NVIC_SetPriority+0x5c>)
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8005a5a:	b530      	push	{r4, r5, lr}
 8005a5c:	68dc      	ldr	r4, [r3, #12]
 8005a5e:	f3c4 2402 	ubfx	r4, r4, #8, #3
{
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a62:	f1c4 0507 	rsb	r5, r4, #7
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a66:	1d23      	adds	r3, r4, #4
  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8005a68:	2d04      	cmp	r5, #4
 8005a6a:	bf28      	it	cs
 8005a6c:	2504      	movcs	r5, #4
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a6e:	2b06      	cmp	r3, #6

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a70:	f04f 33ff 	mov.w	r3, #4294967295
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8005a74:	bf8c      	ite	hi
 8005a76:	3c03      	subhi	r4, #3
 8005a78:	2400      	movls	r4, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a7a:	fa03 f505 	lsl.w	r5, r3, r5
 8005a7e:	ea21 0105 	bic.w	r1, r1, r5
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8005a82:	40a3      	lsls	r3, r4
 8005a84:	ea22 0203 	bic.w	r2, r2, r3
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a88:	40a1      	lsls	r1, r4
  if ((int32_t)(IRQn) >= 0)
 8005a8a:	2800      	cmp	r0, #0
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8005a8c:	ea41 0302 	orr.w	r3, r1, r2
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a90:	bfac      	ite	ge
 8005a92:	f100 4060 	addge.w	r0, r0, #3758096384	; 0xe0000000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a96:	4a08      	ldrlt	r2, [pc, #32]	; (8005ab8 <HAL_NVIC_SetPriority+0x60>)
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a98:	ea4f 1303 	mov.w	r3, r3, lsl #4
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005a9c:	bfb8      	it	lt
 8005a9e:	f000 000f 	andlt.w	r0, r0, #15
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aa2:	b2db      	uxtb	r3, r3
 8005aa4:	bfaa      	itet	ge
 8005aa6:	f500 4061 	addge.w	r0, r0, #57600	; 0xe100
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aaa:	5413      	strblt	r3, [r2, r0]
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005aac:	f880 3300 	strbge.w	r3, [r0, #768]	; 0x300
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
}
 8005ab0:	bd30      	pop	{r4, r5, pc}
 8005ab2:	bf00      	nop
 8005ab4:	e000ed00 	.word	0xe000ed00
 8005ab8:	e000ed14 	.word	0xe000ed14

08005abc <HAL_NVIC_EnableIRQ>:
  if ((int32_t)(IRQn) >= 0)
 8005abc:	2800      	cmp	r0, #0
 8005abe:	db08      	blt.n	8005ad2 <HAL_NVIC_EnableIRQ+0x16>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8005ac0:	2301      	movs	r3, #1
 8005ac2:	0942      	lsrs	r2, r0, #5
 8005ac4:	f000 001f 	and.w	r0, r0, #31
 8005ac8:	fa03 f000 	lsl.w	r0, r3, r0
 8005acc:	4b01      	ldr	r3, [pc, #4]	; (8005ad4 <HAL_NVIC_EnableIRQ+0x18>)
 8005ace:	f843 0022 	str.w	r0, [r3, r2, lsl #2]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
}
 8005ad2:	4770      	bx	lr
 8005ad4:	e000e100 	.word	0xe000e100

08005ad8 <HAL_SYSTICK_Config>:
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8005ad8:	3801      	subs	r0, #1
 8005ada:	f1b0 7f80 	cmp.w	r0, #16777216	; 0x1000000
 8005ade:	d20b      	bcs.n	8005af8 <HAL_SYSTICK_Config+0x20>
  {
    return (1UL);                                                   /* Reload value impossible */
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ae0:	f04f 23e0 	mov.w	r3, #3758153728	; 0xe000e000
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae4:	4a05      	ldr	r2, [pc, #20]	; (8005afc <HAL_SYSTICK_Config+0x24>)
  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8005ae6:	6158      	str	r0, [r3, #20]
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8005ae8:	21f0      	movs	r1, #240	; 0xf0
 8005aea:	f882 1023 	strb.w	r1, [r2, #35]	; 0x23
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005aee:	2000      	movs	r0, #0
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005af0:	2207      	movs	r2, #7
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8005af2:	6198      	str	r0, [r3, #24]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8005af4:	611a      	str	r2, [r3, #16]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8005af6:	4770      	bx	lr
    return (1UL);                                                   /* Reload value impossible */
 8005af8:	2001      	movs	r0, #1
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
   return SysTick_Config(TicksNumb);
}
 8005afa:	4770      	bx	lr
 8005afc:	e000ed00 	.word	0xe000ed00

08005b00 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 8005b00:	b510      	push	{r4, lr}
  /* Check DAC handle */
  if (hdac == NULL)
 8005b02:	4604      	mov	r4, r0
 8005b04:	b168      	cbz	r0, 8005b22 <HAL_DAC_Init+0x22>
    return HAL_ERROR;
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 8005b06:	7903      	ldrb	r3, [r0, #4]
 8005b08:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8005b0c:	b913      	cbnz	r3, 8005b14 <HAL_DAC_Init+0x14>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8005b0e:	7142      	strb	r2, [r0, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8005b10:	f7fe f9d4 	bl	8003ebc <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b14:	2302      	movs	r3, #2
 8005b16:	7123      	strb	r3, [r4, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005b18:	2000      	movs	r0, #0

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 8005b1a:	2301      	movs	r3, #1
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8005b1c:	6120      	str	r0, [r4, #16]
  hdac->State = HAL_DAC_STATE_READY;
 8005b1e:	7123      	strb	r3, [r4, #4]

  /* Return function status */
  return HAL_OK;
}
 8005b20:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8005b22:	2001      	movs	r0, #1
 8005b24:	e7fc      	b.n	8005b20 <HAL_DAC_Init+0x20>
	...

08005b28 <HAL_DAC_ConfigChannel>:
  *         (1) On this STM32 series, parameter not available on all instances.
  *             Refer to device datasheet for channels availability.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac, DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 8005b28:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005b2c:	4615      	mov	r5, r2
  assert_param(IS_DAC_CHANNEL(hdac->Instance, Channel));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_DMADoubleDataMode));
  assert_param(IS_FUNCTIONAL_STATE(sConfig->DAC_SignedFormat));

  /* Process locked */
  __HAL_LOCK(hdac);
 8005b2e:	7942      	ldrb	r2, [r0, #5]
  if ((sConfig->DAC_SampleAndHold) == DAC_SAMPLEANDHOLD_ENABLE)
 8005b30:	688b      	ldr	r3, [r1, #8]
  __HAL_LOCK(hdac);
 8005b32:	2a01      	cmp	r2, #1
{
 8005b34:	4604      	mov	r4, r0
 8005b36:	460e      	mov	r6, r1
 8005b38:	f04f 0002 	mov.w	r0, #2
  __HAL_LOCK(hdac);
 8005b3c:	d01f      	beq.n	8005b7e <HAL_DAC_ConfigChannel+0x56>
 8005b3e:	2201      	movs	r2, #1

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;

  /* Sample and hold configuration */
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005b40:	2b04      	cmp	r3, #4
  __HAL_LOCK(hdac);
 8005b42:	7162      	strb	r2, [r4, #5]
  hdac->State = HAL_DAC_STATE_BUSY;
 8005b44:	7120      	strb	r0, [r4, #4]
  if (sConfig->DAC_SampleAndHold == DAC_SAMPLEANDHOLD_ENABLE)
 8005b46:	d13c      	bne.n	8005bc2 <HAL_DAC_ConfigChannel+0x9a>
  {
    /* Get timeout */
    tickstart = HAL_GetTick();
 8005b48:	f7fe fe04 	bl	8004754 <HAL_GetTick>
 8005b4c:	4607      	mov	r7, r0

    if (Channel == DAC_CHANNEL_1)
 8005b4e:	b1c5      	cbz	r5, 8005b82 <HAL_DAC_ConfigChannel+0x5a>
    }

    else /* Channel 2 */
    {
      /* SHSR2 can be written when BWST2 is cleared */
      while (((hdac->Instance->SR) & DAC_SR_BWST2) != 0UL)
 8005b50:	6823      	ldr	r3, [r4, #0]
 8005b52:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	f2c0 80b6 	blt.w	8005cc6 <HAL_DAC_ConfigChannel+0x19e>
          hdac->State = HAL_DAC_STATE_TIMEOUT;

          return HAL_TIMEOUT;
        }
      }
      HAL_Delay(1U);
 8005b5a:	2001      	movs	r0, #1
 8005b5c:	f7fe fe00 	bl	8004760 <HAL_Delay>
      hdac->Instance->SHSR2 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b60:	6823      	ldr	r3, [r4, #0]
 8005b62:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005b64:	645a      	str	r2, [r3, #68]	; 0x44
 8005b66:	e016      	b.n	8005b96 <HAL_DAC_ConfigChannel+0x6e>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005b68:	f7fe fdf4 	bl	8004754 <HAL_GetTick>
 8005b6c:	1bc0      	subs	r0, r0, r7
 8005b6e:	2801      	cmp	r0, #1
 8005b70:	d907      	bls.n	8005b82 <HAL_DAC_ConfigChannel+0x5a>
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b72:	6923      	ldr	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b74:	2003      	movs	r0, #3
          SET_BIT(hdac->ErrorCode, HAL_DAC_ERROR_TIMEOUT);
 8005b76:	f043 0308 	orr.w	r3, r3, #8
 8005b7a:	6123      	str	r3, [r4, #16]
          hdac->State = HAL_DAC_STATE_TIMEOUT;
 8005b7c:	7120      	strb	r0, [r4, #4]
  /* Process unlocked */
  __HAL_UNLOCK(hdac);

  /* Return function status */
  return HAL_OK;
}
 8005b7e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      while (((hdac->Instance->SR) & DAC_SR_BWST1) != 0UL)
 8005b82:	6823      	ldr	r3, [r4, #0]
 8005b84:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 8005b86:	041b      	lsls	r3, r3, #16
 8005b88:	d4ee      	bmi.n	8005b68 <HAL_DAC_ConfigChannel+0x40>
      HAL_Delay(1);
 8005b8a:	2001      	movs	r0, #1
 8005b8c:	f7fe fde8 	bl	8004760 <HAL_Delay>
      hdac->Instance->SHSR1 = sConfig->DAC_SampleAndHoldConfig.DAC_SampleTime;
 8005b90:	6823      	ldr	r3, [r4, #0]
 8005b92:	6a72      	ldr	r2, [r6, #36]	; 0x24
 8005b94:	641a      	str	r2, [r3, #64]	; 0x40
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005b96:	6821      	ldr	r1, [r4, #0]
 8005b98:	f005 0010 	and.w	r0, r5, #16
 8005b9c:	6c8a      	ldr	r2, [r1, #72]	; 0x48
 8005b9e:	f240 33ff 	movw	r3, #1023	; 0x3ff
 8005ba2:	4083      	lsls	r3, r0
 8005ba4:	ea22 0203 	bic.w	r2, r2, r3
 8005ba8:	6ab3      	ldr	r3, [r6, #40]	; 0x28
 8005baa:	4083      	lsls	r3, r0
 8005bac:	431a      	orrs	r2, r3
 8005bae:	648a      	str	r2, [r1, #72]	; 0x48
    MODIFY_REG(hdac->Instance->SHRR, DAC_SHRR_TREFRESH1 << (Channel & 0x10UL),
 8005bb0:	6ccb      	ldr	r3, [r1, #76]	; 0x4c
 8005bb2:	22ff      	movs	r2, #255	; 0xff
 8005bb4:	4082      	lsls	r2, r0
 8005bb6:	ea23 0302 	bic.w	r3, r3, r2
 8005bba:	6af2      	ldr	r2, [r6, #44]	; 0x2c
 8005bbc:	4082      	lsls	r2, r0
 8005bbe:	4313      	orrs	r3, r2
 8005bc0:	64cb      	str	r3, [r1, #76]	; 0x4c
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bc2:	69f3      	ldr	r3, [r6, #28]
    tmpreg1 = hdac->Instance->CCR;
 8005bc4:	6822      	ldr	r2, [r4, #0]
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bc6:	2b01      	cmp	r3, #1
    MODIFY_REG(hdac->Instance->SHHR, DAC_SHHR_THOLD1 << (Channel & 0x10UL),
 8005bc8:	f005 0510 	and.w	r5, r5, #16
  if (sConfig->DAC_UserTrimming == DAC_TRIMMING_USER)
 8005bcc:	d108      	bne.n	8005be0 <HAL_DAC_ConfigChannel+0xb8>
    tmpreg1 = hdac->Instance->CCR;
 8005bce:	6b93      	ldr	r3, [r2, #56]	; 0x38
    tmpreg1 &= ~(((uint32_t)(DAC_CCR_OTRIM1)) << (Channel & 0x10UL));
 8005bd0:	211f      	movs	r1, #31
 8005bd2:	40a9      	lsls	r1, r5
 8005bd4:	ea23 0101 	bic.w	r1, r3, r1
    tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005bd8:	6a33      	ldr	r3, [r6, #32]
 8005bda:	40ab      	lsls	r3, r5
 8005bdc:	430b      	orrs	r3, r1
    hdac->Instance->CCR = tmpreg1;
 8005bde:	6393      	str	r3, [r2, #56]	; 0x38
  tmpreg1 = hdac->Instance->MCR;
 8005be0:	6bd3      	ldr	r3, [r2, #60]	; 0x3c
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005be2:	e9d6 2005 	ldrd	r2, r0, [r6, #20]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005be6:	2707      	movs	r7, #7
 8005be8:	40af      	lsls	r7, r5
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005bea:	2801      	cmp	r0, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_MODE1)) << (Channel & 0x10UL));
 8005bec:	ea6f 0107 	mvn.w	r1, r7
  if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_EXTERNAL)
 8005bf0:	d070      	beq.n	8005cd4 <HAL_DAC_ConfigChannel+0x1ac>
  else if (sConfig->DAC_ConnectOnChipPeripheral == DAC_CHIPCONNECT_INTERNAL)
 8005bf2:	2802      	cmp	r0, #2
 8005bf4:	d071      	beq.n	8005cda <HAL_DAC_ConfigChannel+0x1b2>
    if (sConfig->DAC_OutputBuffer == DAC_OUTPUTBUFFER_ENABLE)
 8005bf6:	fab2 f882 	clz	r8, r2
 8005bfa:	ea4f 1858 	mov.w	r8, r8, lsr #5
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005bfe:	68b0      	ldr	r0, [r6, #8]
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005c00:	f44f 7780 	mov.w	r7, #256	; 0x100
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005c04:	4302      	orrs	r2, r0
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_DMADOUBLE1)) << (Channel & 0x10UL));
 8005c06:	fa07 f005 	lsl.w	r0, r7, r5
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005c0a:	7937      	ldrb	r7, [r6, #4]
 8005c0c:	2f01      	cmp	r7, #1
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005c0e:	f44f 7700 	mov.w	r7, #512	; 0x200
 8005c12:	fa07 f705 	lsl.w	r7, r7, r5
 8005c16:	ea23 0707 	bic.w	r7, r3, r7
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005c1a:	7973      	ldrb	r3, [r6, #5]
  tmpreg2 = (sConfig->DAC_SampleAndHold | sConfig->DAC_OutputBuffer | connectOnChip);
 8005c1c:	ea42 0208 	orr.w	r2, r2, r8
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005c20:	bf0c      	ite	eq
 8005c22:	f44f 7880 	moveq.w	r8, #256	; 0x100
 8005c26:	f04f 0800 	movne.w	r8, #0
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005c2a:	2b01      	cmp	r3, #1
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005c2c:	6833      	ldr	r3, [r6, #0]
 8005c2e:	ea07 0701 	and.w	r7, r7, r1
  tmpreg2 |= (sConfig->DAC_DMADoubleDataMode == ENABLE) ? DAC_MCR_DMADOUBLE1 : 0UL;
 8005c32:	ea48 0202 	orr.w	r2, r8, r2
  tmpreg1 &= ~(((uint32_t)(DAC_MCR_SINFORMAT1)) << (Channel & 0x10UL));
 8005c36:	ea27 0700 	bic.w	r7, r7, r0
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005c3a:	bf0c      	ite	eq
 8005c3c:	f44f 7800 	moveq.w	r8, #512	; 0x200
 8005c40:	f04f 0800 	movne.w	r8, #0
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005c44:	2b02      	cmp	r3, #2
  tmpreg2 |= (sConfig->DAC_SignedFormat == ENABLE) ? DAC_MCR_SINFORMAT1 : 0UL;
 8005c46:	ea48 0802 	orr.w	r8, r8, r2
  tmpreg1 &= ~(DAC_MCR_HFSEL);
 8005c4a:	f427 4740 	bic.w	r7, r7, #49152	; 0xc000
  if (DAC_HIGH_FREQUENCY_INTERFACE_MODE_AUTOMATIC == sConfig->DAC_HighFrequency)
 8005c4e:	d14d      	bne.n	8005cec <HAL_DAC_ConfigChannel+0x1c4>
    hclkfreq = HAL_RCC_GetHCLKFreq();
 8005c50:	f001 fefa 	bl	8007a48 <HAL_RCC_GetHCLKFreq>
    if (hclkfreq > HFSEL_ENABLE_THRESHOLD_160MHZ)
 8005c54:	4b26      	ldr	r3, [pc, #152]	; (8005cf0 <HAL_DAC_ConfigChannel+0x1c8>)
 8005c56:	4298      	cmp	r0, r3
 8005c58:	d942      	bls.n	8005ce0 <HAL_DAC_ConfigChannel+0x1b8>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_160MHZ;
 8005c5a:	f447 4700 	orr.w	r7, r7, #32768	; 0x8000
  hdac->Instance->MCR = tmpreg1;
 8005c5e:	6821      	ldr	r1, [r4, #0]
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c60:	fa08 f805 	lsl.w	r8, r8, r5
 8005c64:	ea48 0707 	orr.w	r7, r8, r7
  hdac->Instance->MCR = tmpreg1;
 8005c68:	63cf      	str	r7, [r1, #60]	; 0x3c
  CLEAR_BIT(hdac->Instance->CR, DAC_CR_CEN1 << (Channel & 0x10UL));
 8005c6a:	680b      	ldr	r3, [r1, #0]
 8005c6c:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 8005c70:	40aa      	lsls	r2, r5
 8005c72:	ea23 0302 	bic.w	r3, r3, r2
 8005c76:	600b      	str	r3, [r1, #0]
  tmpreg1 = hdac->Instance->CR;
 8005c78:	680a      	ldr	r2, [r1, #0]
  tmpreg2 = sConfig->DAC_Trigger;
 8005c7a:	68f3      	ldr	r3, [r6, #12]
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1)) << (Channel & 0x10UL));
 8005c7c:	f640 70fe 	movw	r0, #4094	; 0xffe
 8005c80:	40a8      	lsls	r0, r5
 8005c82:	ea22 0000 	bic.w	r0, r2, r0
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 8005c86:	fa03 f205 	lsl.w	r2, r3, r5
 8005c8a:	4302      	orrs	r2, r0
  hdac->Instance->CR = tmpreg1;
 8005c8c:	600a      	str	r2, [r1, #0]
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 8005c8e:	680a      	ldr	r2, [r1, #0]
 8005c90:	20c0      	movs	r0, #192	; 0xc0
 8005c92:	40a8      	lsls	r0, r5
 8005c94:	ea22 0200 	bic.w	r2, r2, r0
 8005c98:	600a      	str	r2, [r1, #0]
  tmpreg2 = ((sConfig->DAC_Trigger & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STRSTTRIGSEL1_Pos;
 8005c9a:	f3c3 0283 	ubfx	r2, r3, #2, #4
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005c9e:	6933      	ldr	r3, [r6, #16]
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005ca0:	6e08      	ldr	r0, [r1, #96]	; 0x60
  tmpreg2 |= ((sConfig->DAC_Trigger2 & DAC_CR_TSEL1) >> DAC_CR_TSEL1_Pos) << DAC_STMODR_STINCTRIGSEL1_Pos;
 8005ca2:	019b      	lsls	r3, r3, #6
 8005ca4:	f403 6370 	and.w	r3, r3, #3840	; 0xf00
 8005ca8:	4313      	orrs	r3, r2
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005caa:	f640 720f 	movw	r2, #3855	; 0xf0f
 8005cae:	40ab      	lsls	r3, r5
 8005cb0:	fa02 f505 	lsl.w	r5, r2, r5
 8005cb4:	ea20 0505 	bic.w	r5, r0, r5
 8005cb8:	431d      	orrs	r5, r3
  __HAL_UNLOCK(hdac);
 8005cba:	2000      	movs	r0, #0
  hdac->State = HAL_DAC_STATE_READY;
 8005cbc:	2301      	movs	r3, #1
  MODIFY_REG(hdac->Instance->STMODR, (DAC_STMODR_STINCTRIGSEL1 | DAC_STMODR_STRSTTRIGSEL1) << (Channel & 0x10UL), tmpreg2 << (Channel & 0x10UL));
 8005cbe:	660d      	str	r5, [r1, #96]	; 0x60
  hdac->State = HAL_DAC_STATE_READY;
 8005cc0:	7123      	strb	r3, [r4, #4]
  __HAL_UNLOCK(hdac);
 8005cc2:	7160      	strb	r0, [r4, #5]
  return HAL_OK;
 8005cc4:	e75b      	b.n	8005b7e <HAL_DAC_ConfigChannel+0x56>
        if ((HAL_GetTick() - tickstart) > TIMEOUT_DAC_CALIBCONFIG)
 8005cc6:	f7fe fd45 	bl	8004754 <HAL_GetTick>
 8005cca:	1bc0      	subs	r0, r0, r7
 8005ccc:	2801      	cmp	r0, #1
 8005cce:	f67f af3f 	bls.w	8005b50 <HAL_DAC_ConfigChannel+0x28>
 8005cd2:	e74e      	b.n	8005b72 <HAL_DAC_ConfigChannel+0x4a>
    connectOnChip = 0x00000000UL;
 8005cd4:	f04f 0800 	mov.w	r8, #0
 8005cd8:	e791      	b.n	8005bfe <HAL_DAC_ConfigChannel+0xd6>
    connectOnChip = DAC_MCR_MODE1_0;
 8005cda:	f04f 0801 	mov.w	r8, #1
 8005cde:	e78e      	b.n	8005bfe <HAL_DAC_ConfigChannel+0xd6>
    else if (hclkfreq > HFSEL_ENABLE_THRESHOLD_80MHZ)
 8005ce0:	4b04      	ldr	r3, [pc, #16]	; (8005cf4 <HAL_DAC_ConfigChannel+0x1cc>)
 8005ce2:	4298      	cmp	r0, r3
 8005ce4:	d9bb      	bls.n	8005c5e <HAL_DAC_ConfigChannel+0x136>
      tmpreg1 |= DAC_HIGH_FREQUENCY_INTERFACE_MODE_ABOVE_80MHZ;
 8005ce6:	f447 4780 	orr.w	r7, r7, #16384	; 0x4000
 8005cea:	e7b8      	b.n	8005c5e <HAL_DAC_ConfigChannel+0x136>
    tmpreg1 |= sConfig->DAC_HighFrequency;
 8005cec:	431f      	orrs	r7, r3
 8005cee:	e7b6      	b.n	8005c5e <HAL_DAC_ConfigChannel+0x136>
 8005cf0:	09896800 	.word	0x09896800
 8005cf4:	04c4b400 	.word	0x04c4b400

08005cf8 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8005cf8:	b570      	push	{r4, r5, r6, lr}
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005cfa:	e9d0 4513 	ldrd	r4, r5, [r0, #76]	; 0x4c
 8005cfe:	6065      	str	r5, [r4, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8005d00:	6d44      	ldr	r4, [r0, #84]	; 0x54
 8005d02:	b114      	cbz	r4, 8005d0a <DMA_SetConfig+0x12>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005d04:	e9d0 4516 	ldrd	r4, r5, [r0, #88]	; 0x58
 8005d08:	6065      	str	r5, [r4, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005d0a:	e9d0 5410 	ldrd	r5, r4, [r0, #64]	; 0x40
 8005d0e:	f004 061f 	and.w	r6, r4, #31
 8005d12:	2401      	movs	r4, #1
 8005d14:	40b4      	lsls	r4, r6
 8005d16:	606c      	str	r4, [r5, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8005d18:	6804      	ldr	r4, [r0, #0]
 8005d1a:	6063      	str	r3, [r4, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8005d1c:	6883      	ldr	r3, [r0, #8]
 8005d1e:	2b10      	cmp	r3, #16
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8005d20:	bf0b      	itete	eq
 8005d22:	60a2      	streq	r2, [r4, #8]
  }
  /* Peripheral to Memory */
  else
  {
    /* Configure DMA Channel source address */
    hdma->Instance->CPAR = SrcAddress;
 8005d24:	60a1      	strne	r1, [r4, #8]
    hdma->Instance->CMAR = SrcAddress;
 8005d26:	60e1      	streq	r1, [r4, #12]

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
 8005d28:	60e2      	strne	r2, [r4, #12]
  }
}
 8005d2a:	bd70      	pop	{r4, r5, r6, pc}

08005d2c <DMA_CalcDMAMUXChannelBaseAndMask>:
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8005d2c:	6803      	ldr	r3, [r0, #0]
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005d2e:	490d      	ldr	r1, [pc, #52]	; (8005d64 <DMA_CalcDMAMUXChannelBaseAndMask+0x38>)
 8005d30:	4a0d      	ldr	r2, [pc, #52]	; (8005d68 <DMA_CalcDMAMUXChannelBaseAndMask+0x3c>)
{
 8005d32:	b510      	push	{r4, lr}
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 8005d34:	4c0d      	ldr	r4, [pc, #52]	; (8005d6c <DMA_CalcDMAMUXChannelBaseAndMask+0x40>)
 8005d36:	42a3      	cmp	r3, r4
 8005d38:	bf88      	it	hi
 8005d3a:	460a      	movhi	r2, r1
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8005d3c:	6c41      	ldr	r1, [r0, #68]	; 0x44
 8005d3e:	f021 0103 	bic.w	r1, r1, #3
 8005d42:	440a      	add	r2, r1
 8005d44:	6482      	str	r2, [r0, #72]	; 0x48
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d46:	b2db      	uxtb	r3, r3
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8005d48:	4a09      	ldr	r2, [pc, #36]	; (8005d70 <DMA_CalcDMAMUXChannelBaseAndMask+0x44>)
 8005d4a:	64c2      	str	r2, [r0, #76]	; 0x4c
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8005d4c:	3b08      	subs	r3, #8
 8005d4e:	2214      	movs	r2, #20
 8005d50:	fbb3 f3f2 	udiv	r3, r3, r2
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8005d54:	2201      	movs	r2, #1
 8005d56:	f003 031f 	and.w	r3, r3, #31
 8005d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005d5e:	6503      	str	r3, [r0, #80]	; 0x50
}
 8005d60:	bd10      	pop	{r4, pc}
 8005d62:	bf00      	nop
 8005d64:	40020820 	.word	0x40020820
 8005d68:	40020800 	.word	0x40020800
 8005d6c:	40020407 	.word	0x40020407
 8005d70:	40020880 	.word	0x40020880

08005d74 <HAL_DMA_Init>:
{
 8005d74:	b510      	push	{r4, lr}
  if (hdma == NULL)
 8005d76:	2800      	cmp	r0, #0
 8005d78:	d05e      	beq.n	8005e38 <HAL_DMA_Init+0xc4>
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8005d7a:	6801      	ldr	r1, [r0, #0]
 8005d7c:	4b2f      	ldr	r3, [pc, #188]	; (8005e3c <HAL_DMA_Init+0xc8>)
 8005d7e:	4299      	cmp	r1, r3
 8005d80:	f04f 0414 	mov.w	r4, #20
 8005d84:	d84b      	bhi.n	8005e1e <HAL_DMA_Init+0xaa>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8005d86:	4a2e      	ldr	r2, [pc, #184]	; (8005e40 <HAL_DMA_Init+0xcc>)
 8005d88:	440a      	add	r2, r1
 8005d8a:	fbb2 f2f4 	udiv	r2, r2, r4
 8005d8e:	0092      	lsls	r2, r2, #2
 8005d90:	6442      	str	r2, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA1;
 8005d92:	f2a3 4307 	subw	r3, r3, #1031	; 0x407
    hdma->DmaBaseAddress = DMA2;
 8005d96:	6403      	str	r3, [r0, #64]	; 0x40
  hdma->State = HAL_DMA_STATE_BUSY;
 8005d98:	2302      	movs	r3, #2
 8005d9a:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
  tmp |=  hdma->Init.Direction        |
 8005d9e:	e9d0 3402 	ldrd	r3, r4, [r0, #8]
 8005da2:	4323      	orrs	r3, r4
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005da4:	6904      	ldr	r4, [r0, #16]
  tmp = hdma->Instance->CCR;
 8005da6:	680a      	ldr	r2, [r1, #0]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8005da8:	4323      	orrs	r3, r4
 8005daa:	6944      	ldr	r4, [r0, #20]
 8005dac:	4323      	orrs	r3, r4
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8005dae:	6984      	ldr	r4, [r0, #24]
 8005db0:	4323      	orrs	r3, r4
 8005db2:	69c4      	ldr	r4, [r0, #28]
 8005db4:	4323      	orrs	r3, r4
          hdma->Init.Mode                | hdma->Init.Priority;
 8005db6:	6a04      	ldr	r4, [r0, #32]
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8005db8:	f422 42ff 	bic.w	r2, r2, #32640	; 0x7f80
 8005dbc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
          hdma->Init.Mode                | hdma->Init.Priority;
 8005dc0:	4323      	orrs	r3, r4
  tmp |=  hdma->Init.Direction        |
 8005dc2:	4313      	orrs	r3, r2
  hdma->Instance->CCR = tmp;
 8005dc4:	600b      	str	r3, [r1, #0]
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8005dc6:	f7ff ffb1 	bl	8005d2c <DMA_CalcDMAMUXChannelBaseAndMask>
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005dca:	6883      	ldr	r3, [r0, #8]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005dcc:	6c81      	ldr	r1, [r0, #72]	; 0x48
  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8005dce:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8005dd2:	bf04      	itt	eq
 8005dd4:	2300      	moveq	r3, #0
 8005dd6:	6043      	streq	r3, [r0, #4]
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8005dd8:	6842      	ldr	r2, [r0, #4]
 8005dda:	b2d3      	uxtb	r3, r2
 8005ddc:	600b      	str	r3, [r1, #0]
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005dde:	e9d0 1413 	ldrd	r1, r4, [r0, #76]	; 0x4c
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005de2:	3a01      	subs	r2, #1
 8005de4:	2a03      	cmp	r2, #3
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005de6:	604c      	str	r4, [r1, #4]
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8005de8:	d821      	bhi.n	8005e2e <HAL_DMA_Init+0xba>
static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005dea:	4a16      	ldr	r2, [pc, #88]	; (8005e44 <HAL_DMA_Init+0xd0>)

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8005dec:	4916      	ldr	r1, [pc, #88]	; (8005e48 <HAL_DMA_Init+0xd4>)
 8005dee:	6581      	str	r1, [r0, #88]	; 0x58
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005df0:	441a      	add	r2, r3

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005df2:	3b01      	subs	r3, #1
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005df4:	0092      	lsls	r2, r2, #2
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005df6:	2101      	movs	r1, #1
 8005df8:	f003 031f 	and.w	r3, r3, #31
 8005dfc:	fa01 f303 	lsl.w	r3, r1, r3
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005e00:	2100      	movs	r1, #0
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8005e02:	6542      	str	r2, [r0, #84]	; 0x54
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8005e04:	65c3      	str	r3, [r0, #92]	; 0x5c
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8005e06:	6011      	str	r1, [r2, #0]
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005e08:	4a10      	ldr	r2, [pc, #64]	; (8005e4c <HAL_DMA_Init+0xd8>)
 8005e0a:	6453      	str	r3, [r2, #68]	; 0x44
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e0c:	2300      	movs	r3, #0
  hdma->State  = HAL_DMA_STATE_READY;
 8005e0e:	2201      	movs	r2, #1
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e10:	63c3      	str	r3, [r0, #60]	; 0x3c
  hdma->Lock = HAL_UNLOCKED;
 8005e12:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
  hdma->State  = HAL_DMA_STATE_READY;
 8005e16:	f880 2025 	strb.w	r2, [r0, #37]	; 0x25
  return HAL_OK;
 8005e1a:	4618      	mov	r0, r3
}
 8005e1c:	bd10      	pop	{r4, pc}
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8005e1e:	4b0c      	ldr	r3, [pc, #48]	; (8005e50 <HAL_DMA_Init+0xdc>)
 8005e20:	440b      	add	r3, r1
 8005e22:	fbb3 f3f4 	udiv	r3, r3, r4
 8005e26:	009b      	lsls	r3, r3, #2
 8005e28:	6443      	str	r3, [r0, #68]	; 0x44
    hdma->DmaBaseAddress = DMA2;
 8005e2a:	4b0a      	ldr	r3, [pc, #40]	; (8005e54 <HAL_DMA_Init+0xe0>)
 8005e2c:	e7b3      	b.n	8005d96 <HAL_DMA_Init+0x22>
    hdma->DMAmuxRequestGen = 0U;
 8005e2e:	2300      	movs	r3, #0
    hdma->DMAmuxRequestGenStatus = 0U;
 8005e30:	e9c0 3315 	strd	r3, r3, [r0, #84]	; 0x54
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8005e34:	65c3      	str	r3, [r0, #92]	; 0x5c
 8005e36:	e7e9      	b.n	8005e0c <HAL_DMA_Init+0x98>
    return HAL_ERROR;
 8005e38:	2001      	movs	r0, #1
 8005e3a:	e7ef      	b.n	8005e1c <HAL_DMA_Init+0xa8>
 8005e3c:	40020407 	.word	0x40020407
 8005e40:	bffdfff8 	.word	0xbffdfff8
 8005e44:	1000823f 	.word	0x1000823f
 8005e48:	40020940 	.word	0x40020940
 8005e4c:	40020900 	.word	0x40020900
 8005e50:	bffdfbf8 	.word	0xbffdfbf8
 8005e54:	40020400 	.word	0x40020400

08005e58 <HAL_DMA_Start_IT>:
{
 8005e58:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(hdma);
 8005e5a:	f890 5024 	ldrb.w	r5, [r0, #36]	; 0x24
 8005e5e:	2d01      	cmp	r5, #1
{
 8005e60:	4604      	mov	r4, r0
  __HAL_LOCK(hdma);
 8005e62:	d039      	beq.n	8005ed8 <HAL_DMA_Start_IT+0x80>
 8005e64:	2501      	movs	r5, #1
 8005e66:	f880 5024 	strb.w	r5, [r0, #36]	; 0x24
  if (HAL_DMA_STATE_READY == hdma->State)
 8005e6a:	f890 5025 	ldrb.w	r5, [r0, #37]	; 0x25
 8005e6e:	2d01      	cmp	r5, #1
 8005e70:	f04f 0600 	mov.w	r6, #0
 8005e74:	f04f 0502 	mov.w	r5, #2
 8005e78:	d12c      	bne.n	8005ed4 <HAL_DMA_Start_IT+0x7c>
    hdma->State = HAL_DMA_STATE_BUSY;
 8005e7a:	f880 5025 	strb.w	r5, [r0, #37]	; 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8005e7e:	63c6      	str	r6, [r0, #60]	; 0x3c
    __HAL_DMA_DISABLE(hdma);
 8005e80:	6806      	ldr	r6, [r0, #0]
 8005e82:	6835      	ldr	r5, [r6, #0]
 8005e84:	f025 0501 	bic.w	r5, r5, #1
 8005e88:	6035      	str	r5, [r6, #0]
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8005e8a:	f7ff ff35 	bl	8005cf8 <DMA_SetConfig>
    if (NULL != hdma->XferHalfCpltCallback)
 8005e8e:	6b02      	ldr	r2, [r0, #48]	; 0x30
 8005e90:	6803      	ldr	r3, [r0, #0]
 8005e92:	b1ba      	cbz	r2, 8005ec4 <HAL_DMA_Start_IT+0x6c>
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005e94:	681a      	ldr	r2, [r3, #0]
 8005e96:	f042 020e 	orr.w	r2, r2, #14
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005e9a:	601a      	str	r2, [r3, #0]
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8005e9c:	6ca2      	ldr	r2, [r4, #72]	; 0x48
 8005e9e:	6811      	ldr	r1, [r2, #0]
 8005ea0:	03c9      	lsls	r1, r1, #15
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8005ea2:	bf42      	ittt	mi
 8005ea4:	6811      	ldrmi	r1, [r2, #0]
 8005ea6:	f441 7180 	orrmi.w	r1, r1, #256	; 0x100
 8005eaa:	6011      	strmi	r1, [r2, #0]
    if (hdma->DMAmuxRequestGen != 0U)
 8005eac:	6d62      	ldr	r2, [r4, #84]	; 0x54
 8005eae:	b11a      	cbz	r2, 8005eb8 <HAL_DMA_Start_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8005eb0:	6811      	ldr	r1, [r2, #0]
 8005eb2:	f441 7180 	orr.w	r1, r1, #256	; 0x100
 8005eb6:	6011      	str	r1, [r2, #0]
    __HAL_DMA_ENABLE(hdma);
 8005eb8:	681a      	ldr	r2, [r3, #0]
 8005eba:	f042 0201 	orr.w	r2, r2, #1
 8005ebe:	601a      	str	r2, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8005ec0:	2000      	movs	r0, #0
}
 8005ec2:	bd70      	pop	{r4, r5, r6, pc}
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005ec4:	681a      	ldr	r2, [r3, #0]
 8005ec6:	f022 0204 	bic.w	r2, r2, #4
 8005eca:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8005ecc:	681a      	ldr	r2, [r3, #0]
 8005ece:	f042 020a 	orr.w	r2, r2, #10
 8005ed2:	e7e2      	b.n	8005e9a <HAL_DMA_Start_IT+0x42>
    __HAL_UNLOCK(hdma);
 8005ed4:	f880 6024 	strb.w	r6, [r0, #36]	; 0x24
  __HAL_LOCK(hdma);
 8005ed8:	2002      	movs	r0, #2
 8005eda:	e7f2      	b.n	8005ec2 <HAL_DMA_Start_IT+0x6a>

08005edc <HAL_DMA_Abort>:
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005edc:	f890 2025 	ldrb.w	r2, [r0, #37]	; 0x25
 8005ee0:	2a02      	cmp	r2, #2
{
 8005ee2:	4603      	mov	r3, r0
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8005ee4:	d009      	beq.n	8005efa <HAL_DMA_Abort+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005ee6:	2204      	movs	r2, #4
 8005ee8:	63c2      	str	r2, [r0, #60]	; 0x3c
    status = HAL_ERROR;
 8005eea:	2001      	movs	r0, #1
  hdma->State = HAL_DMA_STATE_READY;
 8005eec:	2201      	movs	r2, #1
 8005eee:	f883 2025 	strb.w	r2, [r3, #37]	; 0x25
  __HAL_UNLOCK(hdma);
 8005ef2:	2200      	movs	r2, #0
 8005ef4:	f883 2024 	strb.w	r2, [r3, #36]	; 0x24
}
 8005ef8:	4770      	bx	lr
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005efa:	6802      	ldr	r2, [r0, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005efc:	6c80      	ldr	r0, [r0, #72]	; 0x48
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005efe:	6811      	ldr	r1, [r2, #0]
 8005f00:	f021 010e 	bic.w	r1, r1, #14
 8005f04:	6011      	str	r1, [r2, #0]
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f06:	6801      	ldr	r1, [r0, #0]
 8005f08:	f421 7180 	bic.w	r1, r1, #256	; 0x100
 8005f0c:	6001      	str	r1, [r0, #0]
     __HAL_DMA_DISABLE(hdma);
 8005f0e:	6811      	ldr	r1, [r2, #0]
 8005f10:	f021 0101 	bic.w	r1, r1, #1
 8005f14:	6011      	str	r1, [r2, #0]
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f16:	e9d3 0210 	ldrd	r0, r2, [r3, #64]	; 0x40
 8005f1a:	f002 011f 	and.w	r1, r2, #31
 8005f1e:	2201      	movs	r2, #1
 8005f20:	408a      	lsls	r2, r1
 8005f22:	6042      	str	r2, [r0, #4]
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f24:	e9d3 2113 	ldrd	r2, r1, [r3, #76]	; 0x4c
     if (hdma->DMAmuxRequestGen != 0U)
 8005f28:	6d58      	ldr	r0, [r3, #84]	; 0x54
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f2a:	6051      	str	r1, [r2, #4]
     if (hdma->DMAmuxRequestGen != 0U)
 8005f2c:	2800      	cmp	r0, #0
 8005f2e:	d0dd      	beq.n	8005eec <HAL_DMA_Abort+0x10>
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f30:	6802      	ldr	r2, [r0, #0]
 8005f32:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f36:	6002      	str	r2, [r0, #0]
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f38:	e9d3 2116 	ldrd	r2, r1, [r3, #88]	; 0x58
  HAL_StatusTypeDef status = HAL_OK;
 8005f3c:	2000      	movs	r0, #0
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f3e:	6051      	str	r1, [r2, #4]
 8005f40:	e7d4      	b.n	8005eec <HAL_DMA_Abort+0x10>

08005f42 <HAL_DMA_Abort_IT>:
{
 8005f42:	b510      	push	{r4, lr}
  if (HAL_DMA_STATE_BUSY != hdma->State)
 8005f44:	f890 3025 	ldrb.w	r3, [r0, #37]	; 0x25
 8005f48:	2b02      	cmp	r3, #2
 8005f4a:	d009      	beq.n	8005f60 <HAL_DMA_Abort_IT+0x1e>
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8005f4c:	2304      	movs	r3, #4
 8005f4e:	63c3      	str	r3, [r0, #60]	; 0x3c
    __HAL_UNLOCK(hdma);
 8005f50:	2200      	movs	r2, #0
    hdma->State = HAL_DMA_STATE_READY;
 8005f52:	2301      	movs	r3, #1
 8005f54:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8005f58:	f880 2024 	strb.w	r2, [r0, #36]	; 0x24
  HAL_StatusTypeDef status = HAL_OK;
 8005f5c:	4618      	mov	r0, r3
 8005f5e:	e02b      	b.n	8005fb8 <HAL_DMA_Abort_IT+0x76>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8005f60:	6803      	ldr	r3, [r0, #0]
 8005f62:	681a      	ldr	r2, [r3, #0]
 8005f64:	f022 020e 	bic.w	r2, r2, #14
 8005f68:	601a      	str	r2, [r3, #0]
    __HAL_DMA_DISABLE(hdma);
 8005f6a:	681a      	ldr	r2, [r3, #0]
 8005f6c:	f022 0201 	bic.w	r2, r2, #1
 8005f70:	601a      	str	r2, [r3, #0]
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8005f72:	6c82      	ldr	r2, [r0, #72]	; 0x48
 8005f74:	6813      	ldr	r3, [r2, #0]
 8005f76:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005f7a:	6013      	str	r3, [r2, #0]
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8005f7c:	e9d0 1310 	ldrd	r1, r3, [r0, #64]	; 0x40
 8005f80:	f003 021f 	and.w	r2, r3, #31
 8005f84:	2301      	movs	r3, #1
 8005f86:	4093      	lsls	r3, r2
 8005f88:	604b      	str	r3, [r1, #4]
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8005f8a:	e9d0 3213 	ldrd	r3, r2, [r0, #76]	; 0x4c
 8005f8e:	605a      	str	r2, [r3, #4]
    if (hdma->DMAmuxRequestGen != 0U)
 8005f90:	6d43      	ldr	r3, [r0, #84]	; 0x54
 8005f92:	b133      	cbz	r3, 8005fa2 <HAL_DMA_Abort_IT+0x60>
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8005f9a:	601a      	str	r2, [r3, #0]
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8005f9c:	e9d0 3216 	ldrd	r3, r2, [r0, #88]	; 0x58
 8005fa0:	605a      	str	r2, [r3, #4]
    hdma->State = HAL_DMA_STATE_READY;
 8005fa2:	2301      	movs	r3, #1
 8005fa4:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    if (hdma->XferAbortCallback != NULL)
 8005fa8:	6b83      	ldr	r3, [r0, #56]	; 0x38
    __HAL_UNLOCK(hdma);
 8005faa:	2400      	movs	r4, #0
 8005fac:	f880 4024 	strb.w	r4, [r0, #36]	; 0x24
    if (hdma->XferAbortCallback != NULL)
 8005fb0:	2b00      	cmp	r3, #0
 8005fb2:	d0d3      	beq.n	8005f5c <HAL_DMA_Abort_IT+0x1a>
      hdma->XferAbortCallback(hdma);
 8005fb4:	4798      	blx	r3
  HAL_StatusTypeDef status = HAL_OK;
 8005fb6:	4620      	mov	r0, r4
}
 8005fb8:	bd10      	pop	{r4, pc}

08005fba <HAL_DMA_IRQHandler>:
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fba:	6c01      	ldr	r1, [r0, #64]	; 0x40
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005fbc:	6c42      	ldr	r2, [r0, #68]	; 0x44
  uint32_t source_it = hdma->Instance->CCR;
 8005fbe:	6803      	ldr	r3, [r0, #0]
{
 8005fc0:	b470      	push	{r4, r5, r6}
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005fc2:	f002 021f 	and.w	r2, r2, #31
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8005fc6:	680e      	ldr	r6, [r1, #0]
  uint32_t source_it = hdma->Instance->CCR;
 8005fc8:	681d      	ldr	r5, [r3, #0]
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8005fca:	2404      	movs	r4, #4
 8005fcc:	4094      	lsls	r4, r2
 8005fce:	4234      	tst	r4, r6
 8005fd0:	d00e      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0x36>
 8005fd2:	f015 0f04 	tst.w	r5, #4
 8005fd6:	d00b      	beq.n	8005ff0 <HAL_DMA_IRQHandler+0x36>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005fd8:	681a      	ldr	r2, [r3, #0]
 8005fda:	0692      	lsls	r2, r2, #26
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8005fdc:	bf5e      	ittt	pl
 8005fde:	681a      	ldrpl	r2, [r3, #0]
 8005fe0:	f022 0204 	bicpl.w	r2, r2, #4
 8005fe4:	601a      	strpl	r2, [r3, #0]
    if (hdma->XferHalfCpltCallback != NULL)
 8005fe6:	6b03      	ldr	r3, [r0, #48]	; 0x30
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8005fe8:	604c      	str	r4, [r1, #4]
    if (hdma->XferErrorCallback != NULL)
 8005fea:	b373      	cbz	r3, 800604a <HAL_DMA_IRQHandler+0x90>
}
 8005fec:	bc70      	pop	{r4, r5, r6}
      hdma->XferErrorCallback(hdma);
 8005fee:	4718      	bx	r3
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8005ff0:	2402      	movs	r4, #2
 8005ff2:	4094      	lsls	r4, r2
 8005ff4:	4234      	tst	r4, r6
 8005ff6:	d012      	beq.n	800601e <HAL_DMA_IRQHandler+0x64>
           && (0U != (source_it & DMA_IT_TC)))
 8005ff8:	f015 0f02 	tst.w	r5, #2
 8005ffc:	d00f      	beq.n	800601e <HAL_DMA_IRQHandler+0x64>
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8005ffe:	681a      	ldr	r2, [r3, #0]
 8006000:	0695      	lsls	r5, r2, #26
 8006002:	d406      	bmi.n	8006012 <HAL_DMA_IRQHandler+0x58>
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006004:	681a      	ldr	r2, [r3, #0]
 8006006:	f022 020a 	bic.w	r2, r2, #10
 800600a:	601a      	str	r2, [r3, #0]
      hdma->State = HAL_DMA_STATE_READY;
 800600c:	2301      	movs	r3, #1
 800600e:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8006012:	2300      	movs	r3, #0
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006014:	604c      	str	r4, [r1, #4]
    __HAL_UNLOCK(hdma);
 8006016:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferCpltCallback != NULL)
 800601a:	6ac3      	ldr	r3, [r0, #44]	; 0x2c
 800601c:	e7e5      	b.n	8005fea <HAL_DMA_IRQHandler+0x30>
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 800601e:	2408      	movs	r4, #8
 8006020:	4094      	lsls	r4, r2
 8006022:	4234      	tst	r4, r6
 8006024:	d011      	beq.n	800604a <HAL_DMA_IRQHandler+0x90>
           && (0U != (source_it & DMA_IT_TE)))
 8006026:	072c      	lsls	r4, r5, #28
 8006028:	d50f      	bpl.n	800604a <HAL_DMA_IRQHandler+0x90>
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 800602a:	681c      	ldr	r4, [r3, #0]
 800602c:	f024 040e 	bic.w	r4, r4, #14
 8006030:	601c      	str	r4, [r3, #0]
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006032:	2301      	movs	r3, #1
 8006034:	fa03 f202 	lsl.w	r2, r3, r2
 8006038:	604a      	str	r2, [r1, #4]
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 800603a:	63c3      	str	r3, [r0, #60]	; 0x3c
    hdma->State = HAL_DMA_STATE_READY;
 800603c:	f880 3025 	strb.w	r3, [r0, #37]	; 0x25
    __HAL_UNLOCK(hdma);
 8006040:	2300      	movs	r3, #0
 8006042:	f880 3024 	strb.w	r3, [r0, #36]	; 0x24
    if (hdma->XferErrorCallback != NULL)
 8006046:	6b43      	ldr	r3, [r0, #52]	; 0x34
 8006048:	e7cf      	b.n	8005fea <HAL_DMA_IRQHandler+0x30>
}
 800604a:	bc70      	pop	{r4, r5, r6}
 800604c:	4770      	bx	lr
	...

08006050 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006050:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006054:	f8df 918c 	ldr.w	r9, [pc, #396]	; 80061e4 <HAL_GPIO_Init+0x194>
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
        SYSCFG->EXTICR[position >> 2U] = temp;

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8006058:	4c60      	ldr	r4, [pc, #384]	; (80061dc <HAL_GPIO_Init+0x18c>)
  uint32_t position = 0x00U;
 800605a:	2300      	movs	r3, #0
  while (((GPIO_Init->Pin) >> position) != 0U)
 800605c:	680a      	ldr	r2, [r1, #0]
 800605e:	fa32 f503 	lsrs.w	r5, r2, r3
 8006062:	d102      	bne.n	800606a <HAL_GPIO_Init+0x1a>
      }
    }

    position++;
  }
}
 8006064:	b003      	add	sp, #12
 8006066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 800606a:	2501      	movs	r5, #1
 800606c:	fa05 fe03 	lsl.w	lr, r5, r3
    if (iocurrent != 0x00u)
 8006070:	ea1e 0202 	ands.w	r2, lr, r2
 8006074:	f000 80a5 	beq.w	80061c2 <HAL_GPIO_Init+0x172>
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006078:	684e      	ldr	r6, [r1, #4]
 800607a:	f006 0503 	and.w	r5, r6, #3
 800607e:	ea4f 0843 	mov.w	r8, r3, lsl #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006082:	f04f 0c03 	mov.w	ip, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006086:	1e6f      	subs	r7, r5, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006088:	fa0c fc08 	lsl.w	ip, ip, r8
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800608c:	2f01      	cmp	r7, #1
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800608e:	ea6f 0c0c 	mvn.w	ip, ip
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8006092:	d834      	bhi.n	80060fe <HAL_GPIO_Init+0xae>
        temp = GPIOx->OSPEEDR;
 8006094:	6887      	ldr	r7, [r0, #8]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8006096:	ea07 0a0c 	and.w	sl, r7, ip
        temp |= (GPIO_Init->Speed << (position * 2U));
 800609a:	68cf      	ldr	r7, [r1, #12]
 800609c:	fa07 f708 	lsl.w	r7, r7, r8
 80060a0:	ea47 070a 	orr.w	r7, r7, sl
        GPIOx->OSPEEDR = temp;
 80060a4:	6087      	str	r7, [r0, #8]
        temp = GPIOx->OTYPER;
 80060a6:	6847      	ldr	r7, [r0, #4]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80060a8:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80060ac:	f3c6 1700 	ubfx	r7, r6, #4, #1
 80060b0:	409f      	lsls	r7, r3
 80060b2:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->OTYPER = temp;
 80060b6:	6047      	str	r7, [r0, #4]
        temp = GPIOx->PUPDR;
 80060b8:	68c7      	ldr	r7, [r0, #12]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80060ba:	ea07 0e0c 	and.w	lr, r7, ip
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80060be:	688f      	ldr	r7, [r1, #8]
 80060c0:	fa07 f708 	lsl.w	r7, r7, r8
 80060c4:	ea47 070e 	orr.w	r7, r7, lr
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060c8:	2d02      	cmp	r5, #2
        GPIOx->PUPDR = temp;
 80060ca:	60c7      	str	r7, [r0, #12]
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80060cc:	d119      	bne.n	8006102 <HAL_GPIO_Init+0xb2>
        temp = GPIOx->AFR[position >> 3U];
 80060ce:	ea4f 0ad3 	mov.w	sl, r3, lsr #3
 80060d2:	eb00 0a8a 	add.w	sl, r0, sl, lsl #2
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80060d6:	f003 0b07 	and.w	fp, r3, #7
        temp = GPIOx->AFR[position >> 3U];
 80060da:	f8da 7020 	ldr.w	r7, [sl, #32]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 80060de:	ea4f 0b8b 	mov.w	fp, fp, lsl #2
 80060e2:	f04f 0e0f 	mov.w	lr, #15
 80060e6:	fa0e fe0b 	lsl.w	lr, lr, fp
 80060ea:	ea27 0e0e 	bic.w	lr, r7, lr
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 80060ee:	690f      	ldr	r7, [r1, #16]
 80060f0:	fa07 f70b 	lsl.w	r7, r7, fp
 80060f4:	ea47 070e 	orr.w	r7, r7, lr
        GPIOx->AFR[position >> 3U] = temp;
 80060f8:	f8ca 7020 	str.w	r7, [sl, #32]
 80060fc:	e001      	b.n	8006102 <HAL_GPIO_Init+0xb2>
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80060fe:	2d03      	cmp	r5, #3
 8006100:	d1da      	bne.n	80060b8 <HAL_GPIO_Init+0x68>
      temp = GPIOx->MODER;
 8006102:	6807      	ldr	r7, [r0, #0]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8006104:	fa05 f508 	lsl.w	r5, r5, r8
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8006108:	ea07 070c 	and.w	r7, r7, ip
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800610c:	432f      	orrs	r7, r5
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800610e:	f416 3f40 	tst.w	r6, #196608	; 0x30000
      GPIOx->MODER = temp;
 8006112:	6007      	str	r7, [r0, #0]
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8006114:	d055      	beq.n	80061c2 <HAL_GPIO_Init+0x172>
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006116:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 800611a:	f045 0501 	orr.w	r5, r5, #1
 800611e:	f8c9 5060 	str.w	r5, [r9, #96]	; 0x60
 8006122:	f8d9 5060 	ldr.w	r5, [r9, #96]	; 0x60
 8006126:	f023 0703 	bic.w	r7, r3, #3
 800612a:	f107 4780 	add.w	r7, r7, #1073741824	; 0x40000000
 800612e:	f005 0501 	and.w	r5, r5, #1
 8006132:	f507 3780 	add.w	r7, r7, #65536	; 0x10000
 8006136:	9501      	str	r5, [sp, #4]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006138:	f003 0e03 	and.w	lr, r3, #3
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800613c:	9d01      	ldr	r5, [sp, #4]
        temp = SYSCFG->EXTICR[position >> 2U];
 800613e:	68bd      	ldr	r5, [r7, #8]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006140:	ea4f 0e8e 	mov.w	lr, lr, lsl #2
 8006144:	f04f 0c0f 	mov.w	ip, #15
 8006148:	fa0c fc0e 	lsl.w	ip, ip, lr
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 800614c:	f1b0 4f90 	cmp.w	r0, #1207959552	; 0x48000000
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8006150:	ea25 0c0c 	bic.w	ip, r5, ip
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8006154:	d037      	beq.n	80061c6 <HAL_GPIO_Init+0x176>
 8006156:	4d22      	ldr	r5, [pc, #136]	; (80061e0 <HAL_GPIO_Init+0x190>)
 8006158:	42a8      	cmp	r0, r5
 800615a:	d036      	beq.n	80061ca <HAL_GPIO_Init+0x17a>
 800615c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006160:	42a8      	cmp	r0, r5
 8006162:	d034      	beq.n	80061ce <HAL_GPIO_Init+0x17e>
 8006164:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006168:	42a8      	cmp	r0, r5
 800616a:	d032      	beq.n	80061d2 <HAL_GPIO_Init+0x182>
 800616c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006170:	42a8      	cmp	r0, r5
 8006172:	d030      	beq.n	80061d6 <HAL_GPIO_Init+0x186>
 8006174:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8006178:	42a8      	cmp	r0, r5
 800617a:	bf0c      	ite	eq
 800617c:	2505      	moveq	r5, #5
 800617e:	2506      	movne	r5, #6
 8006180:	fa05 f50e 	lsl.w	r5, r5, lr
 8006184:	ea45 050c 	orr.w	r5, r5, ip
        SYSCFG->EXTICR[position >> 2U] = temp;
 8006188:	60bd      	str	r5, [r7, #8]
        temp = EXTI->RTSR1;
 800618a:	68a5      	ldr	r5, [r4, #8]
        temp &= ~(iocurrent);
 800618c:	43d7      	mvns	r7, r2
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800618e:	f416 1f80 	tst.w	r6, #1048576	; 0x100000
        temp &= ~(iocurrent);
 8006192:	bf0c      	ite	eq
 8006194:	403d      	andeq	r5, r7
          temp |= iocurrent;
 8006196:	4315      	orrne	r5, r2
        EXTI->RTSR1 = temp;
 8006198:	60a5      	str	r5, [r4, #8]
        temp = EXTI->FTSR1;
 800619a:	68e5      	ldr	r5, [r4, #12]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 800619c:	f416 1f00 	tst.w	r6, #2097152	; 0x200000
        temp &= ~(iocurrent);
 80061a0:	bf0c      	ite	eq
 80061a2:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80061a4:	4315      	orrne	r5, r2
        EXTI->FTSR1 = temp;
 80061a6:	60e5      	str	r5, [r4, #12]
        temp = EXTI->EMR1;
 80061a8:	6865      	ldr	r5, [r4, #4]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80061aa:	f416 3f00 	tst.w	r6, #131072	; 0x20000
        temp &= ~(iocurrent);
 80061ae:	bf0c      	ite	eq
 80061b0:	403d      	andeq	r5, r7
          temp |= iocurrent;
 80061b2:	4315      	orrne	r5, r2
        EXTI->EMR1 = temp;
 80061b4:	6065      	str	r5, [r4, #4]
        temp = EXTI->IMR1;
 80061b6:	6825      	ldr	r5, [r4, #0]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80061b8:	03f6      	lsls	r6, r6, #15
        temp &= ~(iocurrent);
 80061ba:	bf54      	ite	pl
 80061bc:	403d      	andpl	r5, r7
          temp |= iocurrent;
 80061be:	4315      	orrmi	r5, r2
        EXTI->IMR1 = temp;
 80061c0:	6025      	str	r5, [r4, #0]
    position++;
 80061c2:	3301      	adds	r3, #1
 80061c4:	e74a      	b.n	800605c <HAL_GPIO_Init+0xc>
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80061c6:	2500      	movs	r5, #0
 80061c8:	e7da      	b.n	8006180 <HAL_GPIO_Init+0x130>
 80061ca:	2501      	movs	r5, #1
 80061cc:	e7d8      	b.n	8006180 <HAL_GPIO_Init+0x130>
 80061ce:	2502      	movs	r5, #2
 80061d0:	e7d6      	b.n	8006180 <HAL_GPIO_Init+0x130>
 80061d2:	2503      	movs	r5, #3
 80061d4:	e7d4      	b.n	8006180 <HAL_GPIO_Init+0x130>
 80061d6:	2504      	movs	r5, #4
 80061d8:	e7d2      	b.n	8006180 <HAL_GPIO_Init+0x130>
 80061da:	bf00      	nop
 80061dc:	40010400 	.word	0x40010400
 80061e0:	48000400 	.word	0x48000400
 80061e4:	40021000 	.word	0x40021000

080061e8 <HAL_GPIO_WritePin>:
{
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80061e8:	b10a      	cbz	r2, 80061ee <HAL_GPIO_WritePin+0x6>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80061ea:	6181      	str	r1, [r0, #24]
 80061ec:	4770      	bx	lr
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80061ee:	6281      	str	r1, [r0, #40]	; 0x28
  }
}
 80061f0:	4770      	bx	lr

080061f2 <HAL_GPIO_TogglePin>:

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80061f2:	6943      	ldr	r3, [r0, #20]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80061f4:	ea01 0203 	and.w	r2, r1, r3
 80061f8:	ea21 0103 	bic.w	r1, r1, r3
 80061fc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8006200:	6181      	str	r1, [r0, #24]
}
 8006202:	4770      	bx	lr

08006204 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8006204:	b510      	push	{r4, lr}
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8006206:	4604      	mov	r4, r0
 8006208:	2800      	cmp	r0, #0
 800620a:	d04a      	beq.n	80062a2 <HAL_I2C_Init+0x9e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800620c:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006210:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006214:	b91b      	cbnz	r3, 800621e <HAL_I2C_Init+0x1a>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8006216:	f880 2040 	strb.w	r2, [r0, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800621a:	f7fd fe95 	bl	8003f48 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800621e:	2324      	movs	r3, #36	; 0x24
 8006220:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8006224:	6823      	ldr	r3, [r4, #0]
 8006226:	681a      	ldr	r2, [r3, #0]
 8006228:	f022 0201 	bic.w	r2, r2, #1
 800622c:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800622e:	6862      	ldr	r2, [r4, #4]
 8006230:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8006234:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8006236:	689a      	ldr	r2, [r3, #8]
 8006238:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800623c:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800623e:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8006242:	2901      	cmp	r1, #1
 8006244:	d124      	bne.n	8006290 <HAL_I2C_Init+0x8c>
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8006246:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800624a:	609a      	str	r2, [r3, #8]
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
  {
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800624c:	685a      	ldr	r2, [r3, #4]
 800624e:	f042 7200 	orr.w	r2, r2, #33554432	; 0x2000000
 8006252:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006256:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8006258:	68da      	ldr	r2, [r3, #12]
 800625a:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800625e:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006260:	e9d4 2104 	ldrd	r2, r1, [r4, #16]
 8006264:	430a      	orrs	r2, r1
                          (hi2c->Init.OwnAddress2Masks << 8));
 8006266:	69a1      	ldr	r1, [r4, #24]
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8006268:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 800626c:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 800626e:	e9d4 2107 	ldrd	r2, r1, [r4, #28]
 8006272:	430a      	orrs	r2, r1
 8006274:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8006276:	681a      	ldr	r2, [r3, #0]
 8006278:	f042 0201 	orr.w	r2, r2, #1
 800627c:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800627e:	2000      	movs	r0, #0
  hi2c->State = HAL_I2C_STATE_READY;
 8006280:	2320      	movs	r3, #32
  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8006282:	6460      	str	r0, [r4, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8006284:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8006288:	6320      	str	r0, [r4, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800628a:	f884 0042 	strb.w	r0, [r4, #66]	; 0x42

  return HAL_OK;
}
 800628e:	bd10      	pop	{r4, pc}
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006290:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8006294:	2902      	cmp	r1, #2
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8006296:	609a      	str	r2, [r3, #8]
    hi2c->Instance->CR2 = (I2C_CR2_ADD10);
 8006298:	bf04      	itt	eq
 800629a:	f44f 6200 	moveq.w	r2, #2048	; 0x800
 800629e:	605a      	streq	r2, [r3, #4]
 80062a0:	e7d4      	b.n	800624c <HAL_I2C_Init+0x48>
    return HAL_ERROR;
 80062a2:	2001      	movs	r0, #1
 80062a4:	e7f3      	b.n	800628e <HAL_I2C_Init+0x8a>

080062a6 <HAL_I2C_EV_IRQHandler>:
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c)
{
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80062a6:	6802      	ldr	r2, [r0, #0]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 80062a8:	6b43      	ldr	r3, [r0, #52]	; 0x34
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 80062aa:	6991      	ldr	r1, [r2, #24]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 80062ac:	6812      	ldr	r2, [r2, #0]
  if (hi2c->XferISR != NULL)
 80062ae:	b103      	cbz	r3, 80062b2 <HAL_I2C_EV_IRQHandler+0xc>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 80062b0:	4718      	bx	r3
  }
}
 80062b2:	4770      	bx	lr

080062b4 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80062b4:	b510      	push	{r4, lr}
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80062b6:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80062ba:	2b20      	cmp	r3, #32
 80062bc:	b2dc      	uxtb	r4, r3
 80062be:	d11d      	bne.n	80062fc <HAL_I2CEx_ConfigAnalogFilter+0x48>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80062c0:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 80062c4:	2b01      	cmp	r3, #1
 80062c6:	d019      	beq.n	80062fc <HAL_I2CEx_ConfigAnalogFilter+0x48>

    hi2c->State = HAL_I2C_STATE_BUSY;
 80062c8:	2324      	movs	r3, #36	; 0x24
 80062ca:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80062ce:	6803      	ldr	r3, [r0, #0]
 80062d0:	681a      	ldr	r2, [r3, #0]
 80062d2:	f022 0201 	bic.w	r2, r2, #1
 80062d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80062d8:	681a      	ldr	r2, [r3, #0]
 80062da:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80062de:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80062e0:	681a      	ldr	r2, [r3, #0]
 80062e2:	4311      	orrs	r1, r2
 80062e4:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80062e6:	681a      	ldr	r2, [r3, #0]
 80062e8:	f042 0201 	orr.w	r2, r2, #1
 80062ec:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80062ee:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 80062f0:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 80062f4:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 80062f8:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 80062fa:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 80062fc:	2002      	movs	r0, #2
 80062fe:	e7fc      	b.n	80062fa <HAL_I2CEx_ConfigAnalogFilter+0x46>

08006300 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8006300:	b510      	push	{r4, lr}

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8006302:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 8006306:	2b20      	cmp	r3, #32
 8006308:	b2dc      	uxtb	r4, r3
 800630a:	d11c      	bne.n	8006346 <HAL_I2CEx_ConfigDigitalFilter+0x46>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800630c:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8006310:	2b01      	cmp	r3, #1
 8006312:	d018      	beq.n	8006346 <HAL_I2CEx_ConfigDigitalFilter+0x46>

    hi2c->State = HAL_I2C_STATE_BUSY;
 8006314:	2324      	movs	r3, #36	; 0x24
 8006316:	f880 3041 	strb.w	r3, [r0, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800631a:	6803      	ldr	r3, [r0, #0]
 800631c:	681a      	ldr	r2, [r3, #0]
 800631e:	f022 0201 	bic.w	r2, r2, #1
 8006322:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8006324:	681a      	ldr	r2, [r3, #0]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8006326:	f422 6270 	bic.w	r2, r2, #3840	; 0xf00

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800632a:	ea42 2101 	orr.w	r1, r2, r1, lsl #8

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800632e:	6019      	str	r1, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8006330:	681a      	ldr	r2, [r3, #0]
 8006332:	f042 0201 	orr.w	r2, r2, #1
 8006336:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8006338:	2300      	movs	r3, #0
    hi2c->State = HAL_I2C_STATE_READY;
 800633a:	f880 4041 	strb.w	r4, [r0, #65]	; 0x41
    __HAL_UNLOCK(hi2c);
 800633e:	f880 3040 	strb.w	r3, [r0, #64]	; 0x40

    return HAL_OK;
 8006342:	4618      	mov	r0, r3
  }
  else
  {
    return HAL_BUSY;
  }
}
 8006344:	bd10      	pop	{r4, pc}
    return HAL_BUSY;
 8006346:	2002      	movs	r0, #2
 8006348:	e7fc      	b.n	8006344 <HAL_I2CEx_ConfigDigitalFilter+0x44>
	...

0800634c <HAL_OPAMP_Init>:
  *         To unlock the configuration, perform a system reset.
  * @param  hopamp OPAMP handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OPAMP_Init(OPAMP_HandleTypeDef *hopamp)
{
 800634c:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation and lock status */
  /* Init not allowed if calibration is ongoing */
  if (hopamp == NULL)
 8006350:	4604      	mov	r4, r0
 8006352:	2800      	cmp	r0, #0
 8006354:	d073      	beq.n	800643e <HAL_OPAMP_Init+0xf2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006356:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800635a:	2b05      	cmp	r3, #5
 800635c:	d06f      	beq.n	800643e <HAL_OPAMP_Init+0xf2>
  {
    return HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_CALIBBUSY)
 800635e:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006362:	2b02      	cmp	r3, #2
 8006364:	d06b      	beq.n	800643e <HAL_OPAMP_Init+0xf2>
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueP));
      assert_param(IS_OPAMP_TRIMMINGVALUE(hopamp->Init.TrimmingValueN));
    }

    /* Init SYSCFG and the low level hardware to access opamp */
    __HAL_RCC_SYSCFG_CLK_ENABLE();
 8006366:	4b38      	ldr	r3, [pc, #224]	; (8006448 <HAL_OPAMP_Init+0xfc>)
 8006368:	6e1a      	ldr	r2, [r3, #96]	; 0x60
 800636a:	f042 0201 	orr.w	r2, r2, #1
 800636e:	661a      	str	r2, [r3, #96]	; 0x60
 8006370:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8006372:	f003 0301 	and.w	r3, r3, #1
 8006376:	9301      	str	r3, [sp, #4]
 8006378:	9b01      	ldr	r3, [sp, #4]

    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800637a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800637e:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 8006382:	b90b      	cbnz	r3, 8006388 <HAL_OPAMP_Init+0x3c>
    {
      /* Allocate lock resource and initialize it */
      hopamp->Lock = HAL_UNLOCKED;
 8006384:	f880 2039 	strb.w	r2, [r0, #57]	; 0x39

#if (USE_HAL_OPAMP_REGISTER_CALLBACKS == 1)
    hopamp->MspInitCallback(hopamp);
#else
    /* Call MSP init function */
    HAL_OPAMP_MspInit(hopamp);
 8006388:	4620      	mov	r0, r4
 800638a:	f7fd fe27 	bl	8003fdc <HAL_OPAMP_MspInit>

    /* check if OPAMP_PGA_MODE & in Follower mode */
    /*   - InvertingInput                         */
    /* is Not Applicable                          */

    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 800638e:	6821      	ldr	r1, [r4, #0]
 8006390:	68a3      	ldr	r3, [r4, #8]
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
 8006392:	680e      	ldr	r6, [r1, #0]
 8006394:	f8d4 902c 	ldr.w	r9, [r4, #44]	; 0x2c
 8006398:	f8d4 e010 	ldr.w	lr, [r4, #16]
 800639c:	f8df 80ac 	ldr.w	r8, [pc, #172]	; 800644c <HAL_OPAMP_Init+0x100>
 80063a0:	f026 0610 	bic.w	r6, r6, #16
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80063a4:	f023 0220 	bic.w	r2, r3, #32
      MODIFY_REG(hopamp->Instance->CSR,
 80063a8:	ea46 0609 	orr.w	r6, r6, r9
 80063ac:	e9d4 c709 	ldrd	ip, r7, [r4, #36]	; 0x24
 80063b0:	e9d4 500c 	ldrd	r5, r0, [r4, #48]	; 0x30
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80063b4:	2a40      	cmp	r2, #64	; 0x40
 80063b6:	6862      	ldr	r2, [r4, #4]
      MODIFY_REG(hopamp->Instance->CSR,
 80063b8:	600e      	str	r6, [r1, #0]
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80063ba:	680e      	ldr	r6, [r1, #0]
 80063bc:	ea42 0203 	orr.w	r2, r2, r3
 80063c0:	ea06 0608 	and.w	r6, r6, r8
    if ((hopamp->Init.Mode == OPAMP_PGA_MODE) || (hopamp->Init.Mode == OPAMP_FOLLOWER_MODE))
 80063c4:	d12c      	bne.n	8006420 <HAL_OPAMP_Init+0xd4>
      MODIFY_REG(hopamp->Instance->CSR,
 80063c6:	7d23      	ldrb	r3, [r4, #20]
 80063c8:	ea42 020e 	orr.w	r2, r2, lr
 80063cc:	2b01      	cmp	r3, #1
 80063ce:	ea42 020c 	orr.w	r2, r2, ip
 80063d2:	bf0c      	ite	eq
 80063d4:	f44f 7e80 	moveq.w	lr, #256	; 0x100
 80063d8:	f04f 0e00 	movne.w	lr, #0
 80063dc:	ea42 0307 	orr.w	r3, r2, r7
    {
      /* Update User Trim config first to be able to modify trimming value afterwards */
      MODIFY_REG(hopamp->Instance->CSR,
                 OPAMP_CSR_USERTRIM,
                 hopamp->Init.UserTrimming);
      MODIFY_REG(hopamp->Instance->CSR,
 80063e0:	ea43 43c5 	orr.w	r3, r3, r5, lsl #19
 80063e4:	ea43 6300 	orr.w	r3, r3, r0, lsl #24
 80063e8:	4333      	orrs	r3, r6
 80063ea:	ea43 030e 	orr.w	r3, r3, lr
 80063ee:	600b      	str	r3, [r1, #0]
                 hopamp->Init.PgaGain |
                 (hopamp->Init.TrimmingValueP << OPAMP_INPUT_NONINVERTING) |
                 (hopamp->Init.TrimmingValueN << OPAMP_INPUT_INVERTING));
    }

    if ((READ_BIT(hopamp->Instance->TCMR, OPAMP_TCMR_LOCK)) == 0UL)
 80063f0:	698b      	ldr	r3, [r1, #24]
 80063f2:	2b00      	cmp	r3, #0
 80063f4:	db09      	blt.n	800640a <HAL_OPAMP_Init+0xbe>
    {
      MODIFY_REG(hopamp->Instance->TCMR,
 80063f6:	e9d4 3006 	ldrd	r3, r0, [r4, #24]
 80063fa:	698a      	ldr	r2, [r1, #24]
 80063fc:	4303      	orrs	r3, r0
 80063fe:	6a20      	ldr	r0, [r4, #32]
 8006400:	f022 023f 	bic.w	r2, r2, #63	; 0x3f
 8006404:	4303      	orrs	r3, r0
 8006406:	4313      	orrs	r3, r2
 8006408:	618b      	str	r3, [r1, #24]
                 hopamp->Init.InvertingInputSecondary  |
                 hopamp->Init.NonInvertingInputSecondary);
    }

    /* Update the OPAMP state*/
    if (hopamp->State == HAL_OPAMP_STATE_RESET)
 800640a:	f894 303a 	ldrb.w	r3, [r4, #58]	; 0x3a
 800640e:	f003 00ff 	and.w	r0, r3, #255	; 0xff
 8006412:	b9b3      	cbnz	r3, 8006442 <HAL_OPAMP_Init+0xf6>
    {
      /* From RESET state to READY State */
      hopamp->State = HAL_OPAMP_STATE_READY;
 8006414:	2301      	movs	r3, #1
 8006416:	f884 303a 	strb.w	r3, [r4, #58]	; 0x3a
    }
    /* else: remain in READY or BUSY state (no update) */

    return status;
  }
}
 800641a:	b003      	add	sp, #12
 800641c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
      MODIFY_REG(hopamp->Instance->CSR,
 8006420:	68e3      	ldr	r3, [r4, #12]
 8006422:	431a      	orrs	r2, r3
 8006424:	7d23      	ldrb	r3, [r4, #20]
 8006426:	ea42 020e 	orr.w	r2, r2, lr
 800642a:	2b01      	cmp	r3, #1
 800642c:	ea42 030c 	orr.w	r3, r2, ip
 8006430:	bf0c      	ite	eq
 8006432:	f44f 7e80 	moveq.w	lr, #256	; 0x100
 8006436:	f04f 0e00 	movne.w	lr, #0
 800643a:	433b      	orrs	r3, r7
 800643c:	e7d0      	b.n	80063e0 <HAL_OPAMP_Init+0x94>
    return HAL_ERROR;
 800643e:	2001      	movs	r0, #1
 8006440:	e7eb      	b.n	800641a <HAL_OPAMP_Init+0xce>
    return status;
 8006442:	2000      	movs	r0, #0
 8006444:	e7e9      	b.n	800641a <HAL_OPAMP_Init+0xce>
 8006446:	bf00      	nop
 8006448:	40021000 	.word	0x40021000
 800644c:	e0003e11 	.word	0xe0003e11

08006450 <HAL_OPAMP_Start>:
{
  HAL_StatusTypeDef status = HAL_OK;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 8006450:	b188      	cbz	r0, 8006476 <HAL_OPAMP_Start+0x26>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006452:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006456:	2b05      	cmp	r3, #5
 8006458:	d00d      	beq.n	8006476 <HAL_OPAMP_Start+0x26>
  else
  {
    /* Check the parameter */
    assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

    if (hopamp->State == HAL_OPAMP_STATE_READY)
 800645a:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800645e:	2b01      	cmp	r3, #1
 8006460:	d109      	bne.n	8006476 <HAL_OPAMP_Start+0x26>
    {
      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006462:	6802      	ldr	r2, [r0, #0]
 8006464:	6813      	ldr	r3, [r2, #0]
 8006466:	f043 0301 	orr.w	r3, r3, #1
 800646a:	6013      	str	r3, [r2, #0]

      /* Update the OPAMP state*/
      /* From HAL_OPAMP_STATE_READY to HAL_OPAMP_STATE_BUSY */
      hopamp->State = HAL_OPAMP_STATE_BUSY;
 800646c:	2304      	movs	r3, #4
 800646e:	f880 303a 	strb.w	r3, [r0, #58]	; 0x3a
  HAL_StatusTypeDef status = HAL_OK;
 8006472:	2000      	movs	r0, #0
 8006474:	4770      	bx	lr
    status = HAL_ERROR;
 8006476:	2001      	movs	r0, #1
    }


  }
  return status;
}
 8006478:	4770      	bx	lr

0800647a <HAL_OPAMP_SelfCalibrate>:
  * @retval HAL status
  * @note   Calibration runs about 25 ms.
  */

HAL_StatusTypeDef HAL_OPAMP_SelfCalibrate(OPAMP_HandleTypeDef *hopamp)
{
 800647a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  uint32_t trimmingvaluep;
  uint32_t delta;

  /* Check the OPAMP handle allocation */
  /* Check if OPAMP locked */
  if (hopamp == NULL)
 800647e:	4604      	mov	r4, r0
 8006480:	2800      	cmp	r0, #0
 8006482:	f000 809c 	beq.w	80065be <HAL_OPAMP_SelfCalibrate+0x144>
  {
    status = HAL_ERROR;
  }
  else if (hopamp->State == HAL_OPAMP_STATE_BUSYLOCKED)
 8006486:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 800648a:	2b05      	cmp	r3, #5
 800648c:	f000 8097 	beq.w	80065be <HAL_OPAMP_SelfCalibrate+0x144>
  }
  else
  {

    /* Check if OPAMP in calibration mode and calibration not yet enable */
    if (hopamp->State ==  HAL_OPAMP_STATE_READY)
 8006490:	f890 303a 	ldrb.w	r3, [r0, #58]	; 0x3a
 8006494:	2b01      	cmp	r3, #1
 8006496:	f040 8092 	bne.w	80065be <HAL_OPAMP_SelfCalibrate+0x144>
      /* Check the parameter */
      assert_param(IS_OPAMP_ALL_INSTANCE(hopamp->Instance));

      /* Set Calibration mode */
      /* Non-inverting input connected to calibration reference voltage. */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 800649a:	6803      	ldr	r3, [r0, #0]
 800649c:	681a      	ldr	r2, [r3, #0]
 800649e:	f042 0202 	orr.w	r2, r2, #2
 80064a2:	601a      	str	r2, [r3, #0]

      /*  user trimming values are used for offset calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_USERTRIM);
 80064a4:	681a      	ldr	r2, [r3, #0]
 80064a6:	f042 0210 	orr.w	r2, r2, #16
 80064aa:	601a      	str	r2, [r3, #0]

      /* Enable calibration */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 80064ac:	681a      	ldr	r2, [r3, #0]
 80064ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80064b2:	601a      	str	r2, [r3, #0]

      /* 1st calibration - N */
      /* Select 90% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_90VDDA);
 80064b4:	681a      	ldr	r2, [r3, #0]
 80064b6:	f442 5240 	orr.w	r2, r2, #12288	; 0x3000
 80064ba:	601a      	str	r2, [r3, #0]

      /* Enable the selected opamp */
      SET_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 80064bc:	681a      	ldr	r2, [r3, #0]
 80064be:	f042 0201 	orr.w	r2, r2, #1
 80064c2:	601a      	str	r2, [r3, #0]
 80064c4:	2704      	movs	r7, #4

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluen = 16UL;
      delta = 8UL;
 80064c6:	2608      	movs	r6, #8
      trimmingvaluen = 16UL;
 80064c8:	2510      	movs	r5, #16

      while (delta != 0UL)
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80064ca:	6822      	ldr	r2, [r4, #0]
 80064cc:	6813      	ldr	r3, [r2, #0]
 80064ce:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80064d2:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80064d6:	6013      	str	r3, [r2, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 80064d8:	2002      	movs	r0, #2
 80064da:	f7fe f941 	bl	8004760 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 80064de:	6822      	ldr	r2, [r4, #0]
 80064e0:	6813      	ldr	r3, [r2, #0]
 80064e2:	005b      	lsls	r3, r3, #1
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluen += delta;
 80064e4:	bf4c      	ite	mi
 80064e6:	19ad      	addmi	r5, r5, r6
        }
        else
        {
          /* OPAMP_CSR_OUTCAL is LOW try lower trimming */
          trimmingvaluen -= delta;
 80064e8:	1bad      	subpl	r5, r5, r6
      while (delta != 0UL)
 80064ea:	3f01      	subs	r7, #1
        }

        delta >>= 1;
 80064ec:	ea4f 0656 	mov.w	r6, r6, lsr #1
      while (delta != 0UL)
 80064f0:	d1eb      	bne.n	80064ca <HAL_OPAMP_SelfCalibrate+0x50>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0  */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80064f2:	6813      	ldr	r3, [r2, #0]
 80064f4:	f023 53f8 	bic.w	r3, r3, #520093696	; 0x1f000000
 80064f8:	ea43 6305 	orr.w	r3, r3, r5, lsl #24
 80064fc:	6013      	str	r3, [r2, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 80064fe:	2002      	movs	r0, #2
 8006500:	f7fe f92e 	bl	8004760 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006504:	6823      	ldr	r3, [r4, #0]
 8006506:	681a      	ldr	r2, [r3, #0]
 8006508:	0050      	lsls	r0, r2, #1
 800650a:	d506      	bpl.n	800651a <HAL_OPAMP_SelfCalibrate+0xa0>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluen++;
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 800650c:	681a      	ldr	r2, [r3, #0]
        trimmingvaluen++;
 800650e:	3501      	adds	r5, #1
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 8006510:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 8006514:	ea42 6205 	orr.w	r2, r2, r5, lsl #24
 8006518:	601a      	str	r2, [r3, #0]
      }

      /* 2nd calibration - P */
      /* Select 10% VREF */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_CALSEL, OPAMP_VREF_10VDDA);
 800651a:	681a      	ldr	r2, [r3, #0]
 800651c:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8006520:	f442 5280 	orr.w	r2, r2, #4096	; 0x1000
 8006524:	601a      	str	r2, [r3, #0]
 8006526:	f04f 0804 	mov.w	r8, #4

      /* Init trimming counter */
      /* Medium value */
      trimmingvaluep = 16UL;
      delta = 8UL;
 800652a:	2708      	movs	r7, #8
      trimmingvaluep = 16UL;
 800652c:	2610      	movs	r6, #16

      while (delta != 0UL)
      {
        /* Set candidate trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 800652e:	6822      	ldr	r2, [r4, #0]
 8006530:	6813      	ldr	r3, [r2, #0]
 8006532:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 8006536:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 800653a:	6013      	str	r3, [r2, #0]

        /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
        /* Offset trim time: during calibration, minimum time needed between */
        /* two steps to have 1 mV accuracy */
        HAL_Delay(2);
 800653c:	2002      	movs	r0, #2
 800653e:	f7fe f90f 	bl	8004760 <HAL_Delay>

        if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 8006542:	6822      	ldr	r2, [r4, #0]
 8006544:	6813      	ldr	r3, [r2, #0]
 8006546:	0059      	lsls	r1, r3, #1
        {
          /* OPAMP_CSR_OUTCAL is HIGH try higher trimming */
          trimmingvaluep += delta;
 8006548:	bf4c      	ite	mi
 800654a:	19f6      	addmi	r6, r6, r7
        }
        else
        {
          trimmingvaluep -= delta;
 800654c:	1bf6      	subpl	r6, r6, r7
      while (delta != 0UL)
 800654e:	f1b8 0801 	subs.w	r8, r8, #1
        }

        delta >>= 1;
 8006552:	ea4f 0757 	mov.w	r7, r7, lsr #1
      while (delta != 0UL)
 8006556:	d1ea      	bne.n	800652e <HAL_OPAMP_SelfCalibrate+0xb4>
      }

      /* Still need to check if righ calibration is current value or un step below */
      /* Indeed the first value that causes the OUTCAL bit to change from 1 to 0U */
      /* Set candidate trimming */
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8006558:	6813      	ldr	r3, [r2, #0]
 800655a:	f423 0378 	bic.w	r3, r3, #16252928	; 0xf80000
 800655e:	ea43 43c6 	orr.w	r3, r3, r6, lsl #19
 8006562:	6013      	str	r3, [r2, #0]

      /* OFFTRIMmax delay 2 ms as per datasheet (electrical characteristics */
      /* Offset trim time: during calibration, minimum time needed between */
      /* two steps to have 1 mV accuracy */
      HAL_Delay(2);
 8006564:	2002      	movs	r0, #2
 8006566:	f7fe f8fb 	bl	8004760 <HAL_Delay>

      if ((hopamp->Instance->CSR & OPAMP_CSR_OUTCAL) != 0UL)
 800656a:	6823      	ldr	r3, [r4, #0]
 800656c:	681a      	ldr	r2, [r3, #0]
 800656e:	0052      	lsls	r2, r2, #1
 8006570:	d506      	bpl.n	8006580 <HAL_OPAMP_SelfCalibrate+0x106>
      {
        /* OPAMP_CSR_OUTCAL is actually one value more */
        trimmingvaluep++;
        /* Set right trimming */
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8006572:	681a      	ldr	r2, [r3, #0]
        trimmingvaluep++;
 8006574:	3601      	adds	r6, #1
        MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 8006576:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
 800657a:	ea42 42c6 	orr.w	r2, r2, r6, lsl #19
 800657e:	601a      	str	r2, [r3, #0]
      }

      /* Disable calibration */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_CALON);
 8006580:	681a      	ldr	r2, [r3, #0]
 8006582:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 8006586:	601a      	str	r2, [r3, #0]

      /* Disable the OPAMP */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_OPAMPxEN);
 8006588:	681a      	ldr	r2, [r3, #0]
 800658a:	f022 0201 	bic.w	r2, r2, #1
 800658e:	601a      	str	r2, [r3, #0]

      /* Set operating mode  */
      /* Non-inverting input connected to calibration reference voltage. */
      CLEAR_BIT(hopamp->Instance->CSR, OPAMP_CSR_FORCEVP);
 8006590:	681a      	ldr	r2, [r3, #0]
 8006592:	f022 0202 	bic.w	r2, r2, #2
 8006596:	601a      	str	r2, [r3, #0]
      /* Write calibration result P */
      hopamp->Init.TrimmingValueP = trimmingvaluep;

      /* Select user timing mode */
      /* And updated with calibrated settings */
      hopamp->Init.UserTrimming = OPAMP_TRIMMING_USER;
 8006598:	2210      	movs	r2, #16
 800659a:	62e2      	str	r2, [r4, #44]	; 0x2c
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 800659c:	681a      	ldr	r2, [r3, #0]
 800659e:	f422 0278 	bic.w	r2, r2, #16252928	; 0xf80000
      hopamp->Init.TrimmingValueP = trimmingvaluep;
 80065a2:	e9c4 650c 	strd	r6, r5, [r4, #48]	; 0x30
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETP, trimmingvaluep << OPAMP_INPUT_NONINVERTING);
 80065a6:	ea42 46c6 	orr.w	r6, r2, r6, lsl #19
 80065aa:	601e      	str	r6, [r3, #0]
      MODIFY_REG(hopamp->Instance->CSR, OPAMP_CSR_TRIMOFFSETN, trimmingvaluen << OPAMP_INPUT_INVERTING);
 80065ac:	681a      	ldr	r2, [r3, #0]
 80065ae:	f022 52f8 	bic.w	r2, r2, #520093696	; 0x1f000000
 80065b2:	ea42 6505 	orr.w	r5, r2, r5, lsl #24
 80065b6:	601d      	str	r5, [r3, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80065b8:	2000      	movs	r0, #0
      /* OPAMP can not be calibrated from this mode */
      status = HAL_ERROR;
    }
  }
  return status;
}
 80065ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
    status = HAL_ERROR;
 80065be:	2001      	movs	r0, #1
 80065c0:	e7fb      	b.n	80065ba <HAL_OPAMP_SelfCalibrate+0x140>

080065c2 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 80065c2:	b5f0      	push	{r4, r5, r6, r7, lr}
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 80065c4:	4604      	mov	r4, r0
{
 80065c6:	b087      	sub	sp, #28
  if (hpcd == NULL)
 80065c8:	2800      	cmp	r0, #0
 80065ca:	d055      	beq.n	8006678 <HAL_PCD_Init+0xb6>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 80065cc:	f890 32a9 	ldrb.w	r3, [r0, #681]	; 0x2a9
 80065d0:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 80065d4:	b91b      	cbnz	r3, 80065de <HAL_PCD_Init+0x1c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 80065d6:	f880 22a8 	strb.w	r2, [r0, #680]	; 0x2a8

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 80065da:	f004 fc13 	bl	800ae04 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 80065de:	2303      	movs	r3, #3
 80065e0:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 80065e4:	6820      	ldr	r0, [r4, #0]
 80065e6:	f002 ffbf 	bl	8009568 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065ea:	2300      	movs	r3, #0
 80065ec:	6865      	ldr	r5, [r4, #4]
 80065ee:	2628      	movs	r6, #40	; 0x28
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 80065f0:	2701      	movs	r7, #1
    hpcd->IN_ep[i].num = i;
    hpcd->IN_ep[i].tx_fifo_num = i;
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 80065f2:	4618      	mov	r0, r3
 80065f4:	b2d9      	uxtb	r1, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 80065f6:	428d      	cmp	r5, r1
 80065f8:	f103 0201 	add.w	r2, r3, #1
 80065fc:	d821      	bhi.n	8006642 <HAL_PCD_Init+0x80>
 80065fe:	2300      	movs	r3, #0
    hpcd->IN_ep[i].xfer_len = 0U;
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8006600:	2628      	movs	r6, #40	; 0x28
 8006602:	4619      	mov	r1, r3
 8006604:	b2d8      	uxtb	r0, r3
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006606:	4285      	cmp	r5, r0
 8006608:	f103 0301 	add.w	r3, r3, #1
 800660c:	d827      	bhi.n	800665e <HAL_PCD_Init+0x9c>
    hpcd->OUT_ep[i].xfer_buff = 0U;
    hpcd->OUT_ep[i].xfer_len = 0U;
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 800660e:	f104 0610 	add.w	r6, r4, #16
 8006612:	ce0f      	ldmia	r6!, {r0, r1, r2, r3}
 8006614:	466d      	mov	r5, sp
 8006616:	c50f      	stmia	r5!, {r0, r1, r2, r3}
 8006618:	6833      	ldr	r3, [r6, #0]
 800661a:	602b      	str	r3, [r5, #0]
 800661c:	1d23      	adds	r3, r4, #4
 800661e:	cb0e      	ldmia	r3, {r1, r2, r3}
 8006620:	6820      	ldr	r0, [r4, #0]
 8006622:	f002 ffab 	bl	800957c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8006626:	2500      	movs	r5, #0
  hpcd->State = HAL_PCD_STATE_READY;
 8006628:	2301      	movs	r3, #1
  hpcd->USB_Address = 0U;
 800662a:	f884 5024 	strb.w	r5, [r4, #36]	; 0x24
  hpcd->State = HAL_PCD_STATE_READY;
 800662e:	f884 32a9 	strb.w	r3, [r4, #681]	; 0x2a9

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8006632:	69e3      	ldr	r3, [r4, #28]
 8006634:	2b01      	cmp	r3, #1
 8006636:	d102      	bne.n	800663e <HAL_PCD_Init+0x7c>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8006638:	4620      	mov	r0, r4
 800663a:	f000 fe5a 	bl	80072f2 <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 800663e:	4628      	mov	r0, r5
 8006640:	e01b      	b.n	800667a <HAL_PCD_Init+0xb8>
    hpcd->IN_ep[i].is_in = 1U;
 8006642:	fb06 4301 	mla	r3, r6, r1, r4
    hpcd->IN_ep[i].xfer_buff = 0U;
 8006646:	e9c3 000e 	strd	r0, r0, [r3, #56]	; 0x38
    hpcd->IN_ep[i].is_in = 1U;
 800664a:	f883 7029 	strb.w	r7, [r3, #41]	; 0x29
    hpcd->IN_ep[i].num = i;
 800664e:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
    hpcd->IN_ep[i].tx_fifo_num = i;
 8006652:	86d9      	strh	r1, [r3, #54]	; 0x36
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8006654:	f883 002b 	strb.w	r0, [r3, #43]	; 0x2b
    hpcd->IN_ep[i].xfer_len = 0U;
 8006658:	6418      	str	r0, [r3, #64]	; 0x40
 800665a:	4613      	mov	r3, r2
 800665c:	e7ca      	b.n	80065f4 <HAL_PCD_Init+0x32>
    hpcd->OUT_ep[i].is_in = 0U;
 800665e:	fb06 4200 	mla	r2, r6, r0, r4
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8006662:	e9c2 115e 	strd	r1, r1, [r2, #376]	; 0x178
    hpcd->OUT_ep[i].is_in = 0U;
 8006666:	f882 1169 	strb.w	r1, [r2, #361]	; 0x169
    hpcd->OUT_ep[i].num = i;
 800666a:	f882 0168 	strb.w	r0, [r2, #360]	; 0x168
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 800666e:	f882 116b 	strb.w	r1, [r2, #363]	; 0x16b
    hpcd->OUT_ep[i].xfer_len = 0U;
 8006672:	f8c2 1180 	str.w	r1, [r2, #384]	; 0x180
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8006676:	e7c5      	b.n	8006604 <HAL_PCD_Init+0x42>
    return HAL_ERROR;
 8006678:	2001      	movs	r0, #1
}
 800667a:	b007      	add	sp, #28
 800667c:	bdf0      	pop	{r4, r5, r6, r7, pc}

0800667e <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 800667e:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 8006680:	f890 32a8 	ldrb.w	r3, [r0, #680]	; 0x2a8
 8006684:	2b01      	cmp	r3, #1
{
 8006686:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 8006688:	d00c      	beq.n	80066a4 <HAL_PCD_Start+0x26>
 800668a:	2301      	movs	r3, #1
 800668c:	f880 32a8 	strb.w	r3, [r0, #680]	; 0x2a8
  __HAL_PCD_ENABLE(hpcd);
 8006690:	6800      	ldr	r0, [r0, #0]
 8006692:	f002 ff60 	bl	8009556 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8006696:	6820      	ldr	r0, [r4, #0]
 8006698:	f003 fa1a 	bl	8009ad0 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 800669c:	2000      	movs	r0, #0
 800669e:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80066a2:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80066a4:	2002      	movs	r0, #2
 80066a6:	e7fc      	b.n	80066a2 <HAL_PCD_Start+0x24>

080066a8 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80066a8:	b510      	push	{r4, lr}
  __HAL_LOCK(hpcd);
 80066aa:	f890 22a8 	ldrb.w	r2, [r0, #680]	; 0x2a8
 80066ae:	2a01      	cmp	r2, #1
{
 80066b0:	4604      	mov	r4, r0
  __HAL_LOCK(hpcd);
 80066b2:	d00b      	beq.n	80066cc <HAL_PCD_SetAddress+0x24>
 80066b4:	2201      	movs	r2, #1
 80066b6:	f880 22a8 	strb.w	r2, [r0, #680]	; 0x2a8
  hpcd->USB_Address = address;
 80066ba:	f880 1024 	strb.w	r1, [r0, #36]	; 0x24
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80066be:	6800      	ldr	r0, [r0, #0]
 80066c0:	f003 fa00 	bl	8009ac4 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80066c4:	2000      	movs	r0, #0
 80066c6:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8

  return HAL_OK;
}
 80066ca:	bd10      	pop	{r4, pc}
  __HAL_LOCK(hpcd);
 80066cc:	2002      	movs	r0, #2
 80066ce:	e7fc      	b.n	80066ca <HAL_PCD_SetAddress+0x22>

080066d0 <HAL_PCD_IRQHandler>:
{
 80066d0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066d4:	4604      	mov	r4, r0
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 80066d6:	6800      	ldr	r0, [r0, #0]
 80066d8:	f003 fa05 	bl	8009ae6 <USB_ReadInterrupts>
  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 80066dc:	f410 4100 	ands.w	r1, r0, #32768	; 0x8000
 80066e0:	f000 842d 	beq.w	8006f3e <HAL_PCD_IRQHandler+0x86e>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
      {
        ep = &hpcd->IN_ep[epindex];

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 80066e4:	f8df 830c 	ldr.w	r8, [pc, #780]	; 80069f4 <HAL_PCD_IRQHandler+0x324>
 80066e8:	4fc1      	ldr	r7, [pc, #772]	; (80069f0 <HAL_PCD_IRQHandler+0x320>)
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80066ea:	6820      	ldr	r0, [r4, #0]
 80066ec:	f8b0 3044 	ldrh.w	r3, [r0, #68]	; 0x44
 80066f0:	041a      	lsls	r2, r3, #16
 80066f2:	d402      	bmi.n	80066fa <HAL_PCD_IRQHandler+0x2a>
}
 80066f4:	b003      	add	sp, #12
 80066f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
    wIstr = hpcd->Instance->ISTR;
 80066fa:	f8b0 5044 	ldrh.w	r5, [r0, #68]	; 0x44
 80066fe:	b2a9      	uxth	r1, r5
    if (epindex == 0U)
 8006700:	f015 050f 	ands.w	r5, r5, #15
 8006704:	f040 80b7 	bne.w	8006876 <HAL_PCD_IRQHandler+0x1a6>
      if ((wIstr & USB_ISTR_DIR) == 0U)
 8006708:	f011 0110 	ands.w	r1, r1, #16
 800670c:	d12a      	bne.n	8006764 <HAL_PCD_IRQHandler+0x94>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 800670e:	8803      	ldrh	r3, [r0, #0]
 8006710:	b29b      	uxth	r3, r3
 8006712:	ea03 0308 	and.w	r3, r3, r8
 8006716:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800671a:	8003      	strh	r3, [r0, #0]
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800671c:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006720:	f894 2028 	ldrb.w	r2, [r4, #40]	; 0x28
 8006724:	f200 4002 	addw	r0, r0, #1026	; 0x402
 8006728:	fa10 f383 	uxtah	r3, r0, r3
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800672c:	4620      	mov	r0, r4
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 800672e:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
        ep->xfer_buff += ep->xfer_count;
 8006732:	6be2      	ldr	r2, [r4, #60]	; 0x3c
        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006734:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8006738:	6463      	str	r3, [r4, #68]	; 0x44
        ep->xfer_buff += ep->xfer_count;
 800673a:	4413      	add	r3, r2
 800673c:	63e3      	str	r3, [r4, #60]	; 0x3c
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 800673e:	f004 fb9e 	bl	800ae7e <HAL_PCD_DataInStageCallback>
        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8006742:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8006746:	2b00      	cmp	r3, #0
 8006748:	d0cf      	beq.n	80066ea <HAL_PCD_IRQHandler+0x1a>
 800674a:	6c22      	ldr	r2, [r4, #64]	; 0x40
 800674c:	2a00      	cmp	r2, #0
 800674e:	d1cc      	bne.n	80066ea <HAL_PCD_IRQHandler+0x1a>
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 8006750:	f894 3024 	ldrb.w	r3, [r4, #36]	; 0x24
 8006754:	6821      	ldr	r1, [r4, #0]
 8006756:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800675a:	f8a1 304c 	strh.w	r3, [r1, #76]	; 0x4c
          hpcd->USB_Address = 0U;
 800675e:	f884 2024 	strb.w	r2, [r4, #36]	; 0x24
 8006762:	e7c2      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 8006764:	8805      	ldrh	r5, [r0, #0]
 8006766:	b2ab      	uxth	r3, r5
        if ((wEPVal & USB_EP_SETUP) != 0U)
 8006768:	f415 6500 	ands.w	r5, r5, #2048	; 0x800
 800676c:	d020      	beq.n	80067b0 <HAL_PCD_IRQHandler+0xe0>
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800676e:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006772:	f894 2168 	ldrb.w	r2, [r4, #360]	; 0x168
 8006776:	f200 4106 	addw	r1, r0, #1030	; 0x406
 800677a:	fa11 f383 	uxtah	r3, r1, r3
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 800677e:	f504 712c 	add.w	r1, r4, #688	; 0x2b0
 8006782:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 8006786:	f8b4 216e 	ldrh.w	r2, [r4, #366]	; 0x16e
 800678a:	f3c3 0309 	ubfx	r3, r3, #0, #10
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 800678e:	f8c4 3184 	str.w	r3, [r4, #388]	; 0x184
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8006792:	f003 fbd9 	bl	8009f48 <USB_ReadPMA>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8006796:	6822      	ldr	r2, [r4, #0]
 8006798:	8813      	ldrh	r3, [r2, #0]
 800679a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800679e:	051b      	lsls	r3, r3, #20
 80067a0:	0d1b      	lsrs	r3, r3, #20
 80067a2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067a6:	8013      	strh	r3, [r2, #0]
          HAL_PCD_SetupStageCallback(hpcd);
 80067a8:	4620      	mov	r0, r4
 80067aa:	f004 fb59 	bl	800ae60 <HAL_PCD_SetupStageCallback>
 80067ae:	e79c      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80067b0:	041a      	lsls	r2, r3, #16
 80067b2:	d59a      	bpl.n	80066ea <HAL_PCD_IRQHandler+0x1a>
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80067b4:	8803      	ldrh	r3, [r0, #0]
 80067b6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 80067ba:	051b      	lsls	r3, r3, #20
 80067bc:	0d1b      	lsrs	r3, r3, #20
 80067be:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80067c2:	8003      	strh	r3, [r0, #0]
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80067c4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80067c8:	f894 2168 	ldrb.w	r2, [r4, #360]	; 0x168
 80067cc:	f200 4106 	addw	r1, r0, #1030	; 0x406
 80067d0:	fa11 f383 	uxtah	r3, r1, r3
 80067d4:	f833 3032 	ldrh.w	r3, [r3, r2, lsl #3]
 80067d8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80067dc:	f8c4 3184 	str.w	r3, [r4, #388]	; 0x184
          if ((ep->xfer_count != 0U) && (ep->xfer_buff != 0U))
 80067e0:	b18b      	cbz	r3, 8006806 <HAL_PCD_IRQHandler+0x136>
 80067e2:	f8d4 117c 	ldr.w	r1, [r4, #380]	; 0x17c
 80067e6:	b171      	cbz	r1, 8006806 <HAL_PCD_IRQHandler+0x136>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 80067e8:	f8b4 216e 	ldrh.w	r2, [r4, #366]	; 0x16e
 80067ec:	f003 fbac 	bl	8009f48 <USB_ReadPMA>
            ep->xfer_buff += ep->xfer_count;
 80067f0:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80067f4:	f8d4 2184 	ldr.w	r2, [r4, #388]	; 0x184
 80067f8:	4413      	add	r3, r2
 80067fa:	f8c4 317c 	str.w	r3, [r4, #380]	; 0x17c
            HAL_PCD_DataOutStageCallback(hpcd, 0U);
 80067fe:	4629      	mov	r1, r5
 8006800:	4620      	mov	r0, r4
 8006802:	f004 fb33 	bl	800ae6c <HAL_PCD_DataOutStageCallback>
          if ((PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0) & USB_EP_SETUP) == 0U)
 8006806:	6821      	ldr	r1, [r4, #0]
 8006808:	880b      	ldrh	r3, [r1, #0]
 800680a:	051b      	lsls	r3, r3, #20
 800680c:	f53f af6d 	bmi.w	80066ea <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 8006810:	f8d4 5178 	ldr.w	r5, [r4, #376]	; 0x178
 8006814:	f8b1 3050 	ldrh.w	r3, [r1, #80]	; 0x50
 8006818:	2d3e      	cmp	r5, #62	; 0x3e
 800681a:	b29b      	uxth	r3, r3
 800681c:	f201 4006 	addw	r0, r1, #1030	; 0x406
 8006820:	d908      	bls.n	8006834 <HAL_PCD_IRQHandler+0x164>
 8006822:	096a      	lsrs	r2, r5, #5
 8006824:	06ee      	lsls	r6, r5, #27
 8006826:	bf08      	it	eq
 8006828:	f102 32ff 	addeq.w	r2, r2, #4294967295
 800682c:	ea47 2282 	orr.w	r2, r7, r2, lsl #10
 8006830:	b292      	uxth	r2, r2
 8006832:	e00a      	b.n	800684a <HAL_PCD_IRQHandler+0x17a>
 8006834:	b9cd      	cbnz	r5, 800686a <HAL_PCD_IRQHandler+0x19a>
 8006836:	5ac2      	ldrh	r2, [r0, r3]
 8006838:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 800683c:	0412      	lsls	r2, r2, #16
 800683e:	0c12      	lsrs	r2, r2, #16
 8006840:	52c2      	strh	r2, [r0, r3]
 8006842:	5ac2      	ldrh	r2, [r0, r3]
 8006844:	b292      	uxth	r2, r2
 8006846:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800684a:	52c2      	strh	r2, [r0, r3]
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800684c:	880b      	ldrh	r3, [r1, #0]
 800684e:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8006852:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006856:	041b      	lsls	r3, r3, #16
 8006858:	0c1b      	lsrs	r3, r3, #16
 800685a:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 800685e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006862:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006866:	800b      	strh	r3, [r1, #0]
 8006868:	e73f      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
            PCD_SET_EP_RX_CNT(hpcd->Instance, PCD_ENDP0, ep->maxpacket);
 800686a:	086a      	lsrs	r2, r5, #1
 800686c:	07ed      	lsls	r5, r5, #31
 800686e:	bf48      	it	mi
 8006870:	3201      	addmi	r2, #1
 8006872:	0292      	lsls	r2, r2, #10
 8006874:	e7dc      	b.n	8006830 <HAL_PCD_IRQHandler+0x160>
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006876:	fa0f f985 	sxth.w	r9, r5
 800687a:	f830 3029 	ldrh.w	r3, [r0, r9, lsl #2]
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 800687e:	0419      	lsls	r1, r3, #16
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 8006880:	b29e      	uxth	r6, r3
      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 8006882:	f140 80f7 	bpl.w	8006a74 <HAL_PCD_IRQHandler+0x3a4>
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006886:	f830 3029 	ldrh.w	r3, [r0, r9, lsl #2]
 800688a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800688e:	051b      	lsls	r3, r3, #20
 8006890:	0d1b      	lsrs	r3, r3, #20
 8006892:	f043 0380 	orr.w	r3, r3, #128	; 0x80
        if (ep->doublebuffer == 0U)
 8006896:	2128      	movs	r1, #40	; 0x28
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 8006898:	f820 3029 	strh.w	r3, [r0, r9, lsl #2]
        if (ep->doublebuffer == 0U)
 800689c:	fb01 4105 	mla	r1, r1, r5, r4
 80068a0:	f891 3174 	ldrb.w	r3, [r1, #372]	; 0x174
 80068a4:	b9bb      	cbnz	r3, 80068d6 <HAL_PCD_IRQHandler+0x206>
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80068a6:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 80068aa:	f891 2168 	ldrb.w	r2, [r1, #360]	; 0x168
 80068ae:	f200 4c06 	addw	ip, r0, #1030	; 0x406
 80068b2:	fa1c f383 	uxtah	r3, ip, r3
 80068b6:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 80068ba:	f3ca 0a09 	ubfx	sl, sl, #0, #10
          if (count != 0U)
 80068be:	f1ba 0f00 	cmp.w	sl, #0
 80068c2:	f000 80bb 	beq.w	8006a3c <HAL_PCD_IRQHandler+0x36c>
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 80068c6:	f8b1 216e 	ldrh.w	r2, [r1, #366]	; 0x16e
 80068ca:	4653      	mov	r3, sl
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80068cc:	f8d1 117c 	ldr.w	r1, [r1, #380]	; 0x17c
 80068d0:	f003 fb3a 	bl	8009f48 <USB_ReadPMA>
 80068d4:	e0b2      	b.n	8006a3c <HAL_PCD_IRQHandler+0x36c>
          if (ep->type == EP_TYPE_BULK)
 80068d6:	f891 316b 	ldrb.w	r3, [r1, #363]	; 0x16b
 80068da:	2b02      	cmp	r3, #2
 80068dc:	f891 3168 	ldrb.w	r3, [r1, #360]	; 0x168
 80068e0:	f040 808a 	bne.w	80069f8 <HAL_PCD_IRQHandler+0x328>
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80068e4:	f416 4b80 	ands.w	fp, r6, #16384	; 0x4000
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);

    if (ep->xfer_len >= count)
 80068e8:	f8d1 2180 	ldr.w	r2, [r1, #384]	; 0x180
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80068ec:	f8b0 c050 	ldrh.w	ip, [r0, #80]	; 0x50
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80068f0:	ea4f 0ac3 	mov.w	sl, r3, lsl #3
 80068f4:	f006 0e40 	and.w	lr, r6, #64	; 0x40
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80068f8:	d03d      	beq.n	8006976 <HAL_PCD_IRQHandler+0x2a6>
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 80068fa:	fa1a fa8c 	uxtah	sl, sl, ip
 80068fe:	4482      	add	sl, r0
 8006900:	f8ba a402 	ldrh.w	sl, [sl, #1026]	; 0x402
 8006904:	f3ca 0a09 	ubfx	sl, sl, #0, #10
    if (ep->xfer_len >= count)
 8006908:	4592      	cmp	sl, r2
 800690a:	d913      	bls.n	8006934 <HAL_PCD_IRQHandler+0x264>
 800690c:	2200      	movs	r2, #0
 800690e:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8006912:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8006916:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800691a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800691e:	0412      	lsls	r2, r2, #16
 8006920:	0c12      	lsrs	r2, r2, #16
 8006922:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 8006926:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800692a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800692e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 8006932:	e005      	b.n	8006940 <HAL_PCD_IRQHandler+0x270>
      ep->xfer_len -= count;
 8006934:	eba2 020a 	sub.w	r2, r2, sl
 8006938:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    if (ep->xfer_len == 0U)
 800693c:	2a00      	cmp	r2, #0
 800693e:	d0e8      	beq.n	8006912 <HAL_PCD_IRQHandler+0x242>
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006940:	f1be 0f00 	cmp.w	lr, #0
 8006944:	d00d      	beq.n	8006962 <HAL_PCD_IRQHandler+0x292>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8006946:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800694a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800694e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006952:	0412      	lsls	r2, r2, #16
 8006954:	0c12      	lsrs	r2, r2, #16
 8006956:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800695a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800695e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }

    if (count != 0U)
 8006962:	f1ba 0f00 	cmp.w	sl, #0
 8006966:	d069      	beq.n	8006a3c <HAL_PCD_IRQHandler+0x36c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8006968:	2128      	movs	r1, #40	; 0x28
 800696a:	fb01 4105 	mla	r1, r1, r5, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 800696e:	f8b1 2170 	ldrh.w	r2, [r1, #368]	; 0x170
 8006972:	4653      	mov	r3, sl
 8006974:	e7aa      	b.n	80068cc <HAL_PCD_IRQHandler+0x1fc>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006976:	fa1a fc8c 	uxtah	ip, sl, ip
 800697a:	4484      	add	ip, r0
 800697c:	f8bc a406 	ldrh.w	sl, [ip, #1030]	; 0x406
 8006980:	f3ca 0a09 	ubfx	sl, sl, #0, #10

    if (ep->xfer_len >= count)
 8006984:	4592      	cmp	sl, r2
 8006986:	d912      	bls.n	80069ae <HAL_PCD_IRQHandler+0x2de>
 8006988:	f8c1 b180 	str.w	fp, [r1, #384]	; 0x180
    }

    if (ep->xfer_len == 0U)
    {
      /* set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 800698c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8006990:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8006994:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006998:	0412      	lsls	r2, r2, #16
 800699a:	0c12      	lsrs	r2, r2, #16
 800699c:	f482 5200 	eor.w	r2, r2, #8192	; 0x2000
 80069a0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069a4:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80069a8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
 80069ac:	e005      	b.n	80069ba <HAL_PCD_IRQHandler+0x2ea>
      ep->xfer_len -= count;
 80069ae:	eba2 020a 	sub.w	r2, r2, sl
 80069b2:	f8c1 2180 	str.w	r2, [r1, #384]	; 0x180
    if (ep->xfer_len == 0U)
 80069b6:	2a00      	cmp	r2, #0
 80069b8:	d0e8      	beq.n	800698c <HAL_PCD_IRQHandler+0x2bc>
    }

    /*Need to FreeUser Buffer*/
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 80069ba:	f1be 0f00 	cmp.w	lr, #0
 80069be:	d10d      	bne.n	80069dc <HAL_PCD_IRQHandler+0x30c>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80069c0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80069c4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80069c8:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80069cc:	0412      	lsls	r2, r2, #16
 80069ce:	0c12      	lsrs	r2, r2, #16
 80069d0:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80069d4:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80069d8:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }

    if (count != 0U)
 80069dc:	f1ba 0f00 	cmp.w	sl, #0
 80069e0:	d02c      	beq.n	8006a3c <HAL_PCD_IRQHandler+0x36c>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80069e2:	2128      	movs	r1, #40	; 0x28
 80069e4:	fb01 4105 	mla	r1, r1, r5, r4
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 80069e8:	f8b1 2172 	ldrh.w	r2, [r1, #370]	; 0x172
 80069ec:	4653      	mov	r3, sl
 80069ee:	e76d      	b.n	80068cc <HAL_PCD_IRQHandler+0x1fc>
 80069f0:	ffff8000 	.word	0xffff8000
 80069f4:	ffff8f0f 	.word	0xffff8f0f
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 80069f8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80069fc:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8006a00:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8006a04:	0412      	lsls	r2, r2, #16
 8006a06:	0c12      	lsrs	r2, r2, #16
 8006a08:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8006a0c:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8006a10:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006a14:	f891 2168 	ldrb.w	r2, [r1, #360]	; 0x168
 8006a18:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8006a1c:	f413 4f80 	tst.w	r3, #16384	; 0x4000
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a20:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8006a24:	d062      	beq.n	8006aec <HAL_PCD_IRQHandler+0x41c>
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006a26:	f200 4c02 	addw	ip, r0, #1026	; 0x402
 8006a2a:	fa1c f383 	uxtah	r3, ip, r3
 8006a2e:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 8006a32:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8006a36:	f1ba 0f00 	cmp.w	sl, #0
 8006a3a:	d198      	bne.n	800696e <HAL_PCD_IRQHandler+0x29e>
        ep->xfer_count += count;
 8006a3c:	2128      	movs	r1, #40	; 0x28
 8006a3e:	fb01 4305 	mla	r3, r1, r5, r4
 8006a42:	f8d3 2184 	ldr.w	r2, [r3, #388]	; 0x184
 8006a46:	4452      	add	r2, sl
 8006a48:	f8c3 2184 	str.w	r2, [r3, #388]	; 0x184
        ep->xfer_buff += count;
 8006a4c:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 8006a50:	4452      	add	r2, sl
 8006a52:	f8c3 217c 	str.w	r2, [r3, #380]	; 0x17c
        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8006a56:	f8d3 2180 	ldr.w	r2, [r3, #384]	; 0x180
 8006a5a:	b11a      	cbz	r2, 8006a64 <HAL_PCD_IRQHandler+0x394>
 8006a5c:	f8d3 3178 	ldr.w	r3, [r3, #376]	; 0x178
 8006a60:	459a      	cmp	sl, r3
 8006a62:	d24f      	bcs.n	8006b04 <HAL_PCD_IRQHandler+0x434>
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8006a64:	2328      	movs	r3, #40	; 0x28
 8006a66:	fb03 4305 	mla	r3, r3, r5, r4
 8006a6a:	4620      	mov	r0, r4
 8006a6c:	f893 1168 	ldrb.w	r1, [r3, #360]	; 0x168
 8006a70:	f004 f9fc 	bl	800ae6c <HAL_PCD_DataOutStageCallback>
      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8006a74:	0632      	lsls	r2, r6, #24
 8006a76:	f57f ae38 	bpl.w	80066ea <HAL_PCD_IRQHandler+0x1a>
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8006a7a:	6820      	ldr	r0, [r4, #0]
 8006a7c:	f830 3029 	ldrh.w	r3, [r0, r9, lsl #2]
 8006a80:	b29b      	uxth	r3, r3
 8006a82:	ea03 0308 	and.w	r3, r3, r8
 8006a86:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006a8a:	f820 3029 	strh.w	r3, [r0, r9, lsl #2]
        if (ep->type != EP_TYPE_BULK)
 8006a8e:	eb09 0989 	add.w	r9, r9, r9, lsl #2
 8006a92:	eb04 09c9 	add.w	r9, r4, r9, lsl #3
 8006a96:	f04f 0c28 	mov.w	ip, #40	; 0x28
 8006a9a:	f899 302b 	ldrb.w	r3, [r9, #43]	; 0x2b
 8006a9e:	2b02      	cmp	r3, #2
 8006aa0:	d05b      	beq.n	8006b5a <HAL_PCD_IRQHandler+0x48a>
          ep->xfer_len = 0U;
 8006aa2:	fb0c 4c05 	mla	ip, ip, r5, r4
 8006aa6:	2500      	movs	r5, #0
          if (ep->doublebuffer != 0U)
 8006aa8:	f89c 3034 	ldrb.w	r3, [ip, #52]	; 0x34
          ep->xfer_len = 0U;
 8006aac:	f8cc 5040 	str.w	r5, [ip, #64]	; 0x40
          if (ep->doublebuffer != 0U)
 8006ab0:	2b00      	cmp	r3, #0
 8006ab2:	d03a      	beq.n	8006b2a <HAL_PCD_IRQHandler+0x45a>
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006ab4:	f016 0640 	ands.w	r6, r6, #64	; 0x40
 8006ab8:	f899 3029 	ldrb.w	r3, [r9, #41]	; 0x29
 8006abc:	f899 1028 	ldrb.w	r1, [r9, #40]	; 0x28
 8006ac0:	d039      	beq.n	8006b36 <HAL_PCD_IRQHandler+0x466>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006ac2:	bb3b      	cbnz	r3, 8006b14 <HAL_PCD_IRQHandler+0x444>
 8006ac4:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006ac8:	f200 4002 	addw	r0, r0, #1026	; 0x402
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006acc:	fa10 f083 	uxtah	r0, r0, r3
 8006ad0:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8006ad4:	8803      	ldrh	r3, [r0, #0]
 8006ad6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ada:	041b      	lsls	r3, r3, #16
 8006adc:	0c1b      	lsrs	r3, r3, #16
 8006ade:	8003      	strh	r3, [r0, #0]
 8006ae0:	8803      	ldrh	r3, [r0, #0]
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ae8:	8003      	strh	r3, [r0, #0]
 8006aea:	e01e      	b.n	8006b2a <HAL_PCD_IRQHandler+0x45a>
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006aec:	f200 4c06 	addw	ip, r0, #1030	; 0x406
 8006af0:	fa1c f383 	uxtah	r3, ip, r3
 8006af4:	f833 a032 	ldrh.w	sl, [r3, r2, lsl #3]
 8006af8:	f3ca 0a09 	ubfx	sl, sl, #0, #10
              if (count != 0U)
 8006afc:	f1ba 0f00 	cmp.w	sl, #0
 8006b00:	d09c      	beq.n	8006a3c <HAL_PCD_IRQHandler+0x36c>
 8006b02:	e771      	b.n	80069e8 <HAL_PCD_IRQHandler+0x318>
        ep = &hpcd->OUT_ep[epindex];
 8006b04:	fb01 4105 	mla	r1, r1, r5, r4
          (void) USB_EPStartXfer(hpcd->Instance, ep);
 8006b08:	6820      	ldr	r0, [r4, #0]
 8006b0a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
 8006b0e:	f002 fffd 	bl	8009b0c <USB_EPStartXfer>
 8006b12:	e7af      	b.n	8006a74 <HAL_PCD_IRQHandler+0x3a4>
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b14:	2b01      	cmp	r3, #1
 8006b16:	d108      	bne.n	8006b2a <HAL_PCD_IRQHandler+0x45a>
 8006b18:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8006b1c:	f200 4002 	addw	r0, r0, #1026	; 0x402
 8006b20:	fa10 f082 	uxtah	r0, r0, r2
 8006b24:	eb00 00c1 	add.w	r0, r0, r1, lsl #3
 8006b28:	8005      	strh	r5, [r0, #0]
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b2a:	f899 1028 	ldrb.w	r1, [r9, #40]	; 0x28
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006b2e:	4620      	mov	r0, r4
 8006b30:	f004 f9a5 	bl	800ae7e <HAL_PCD_DataInStageCallback>
 8006b34:	e5d9      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b36:	b923      	cbnz	r3, 8006b42 <HAL_PCD_IRQHandler+0x472>
 8006b38:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006b3c:	f200 4006 	addw	r0, r0, #1030	; 0x406
 8006b40:	e7c4      	b.n	8006acc <HAL_PCD_IRQHandler+0x3fc>
 8006b42:	2b01      	cmp	r3, #1
 8006b44:	d1f1      	bne.n	8006b2a <HAL_PCD_IRQHandler+0x45a>
 8006b46:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006b4a:	f200 4006 	addw	r0, r0, #1030	; 0x406
 8006b4e:	fa10 f383 	uxtah	r3, r0, r3
 8006b52:	eb03 00c1 	add.w	r0, r3, r1, lsl #3
 8006b56:	8006      	strh	r6, [r0, #0]
 8006b58:	e7e7      	b.n	8006b2a <HAL_PCD_IRQHandler+0x45a>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006b5a:	f899 1028 	ldrb.w	r1, [r9, #40]	; 0x28
            if (ep->xfer_len > TxPctSize)
 8006b5e:	fb0c 4c05 	mla	ip, ip, r5, r4
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006b62:	f416 7e80 	ands.w	lr, r6, #256	; 0x100
            if (ep->xfer_len > TxPctSize)
 8006b66:	f8dc 3040 	ldr.w	r3, [ip, #64]	; 0x40
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006b6a:	460a      	mov	r2, r1
 8006b6c:	ea4f 0ac1 	mov.w	sl, r1, lsl #3
          if ((wEPVal & USB_EP_KIND) == 0U)
 8006b70:	d122      	bne.n	8006bb8 <HAL_PCD_IRQHandler+0x4e8>
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8006b72:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8006b76:	fa10 f282 	uxtah	r2, r0, r2
 8006b7a:	4452      	add	r2, sl
 8006b7c:	f8b2 2402 	ldrh.w	r2, [r2, #1026]	; 0x402
            if (ep->xfer_len > TxPctSize)
 8006b80:	f3c2 0209 	ubfx	r2, r2, #0, #10
 8006b84:	429a      	cmp	r2, r3
 8006b86:	d302      	bcc.n	8006b8e <HAL_PCD_IRQHandler+0x4be>
 8006b88:	f8cc e040 	str.w	lr, [ip, #64]	; 0x40
 8006b8c:	e7cf      	b.n	8006b2e <HAL_PCD_IRQHandler+0x45e>
              ep->xfer_len -= TxPctSize;
 8006b8e:	1a9b      	subs	r3, r3, r2
 8006b90:	f8cc 3040 	str.w	r3, [ip, #64]	; 0x40
              ep->xfer_buff += TxPctSize;
 8006b94:	f8dc 303c 	ldr.w	r3, [ip, #60]	; 0x3c
 8006b98:	4413      	add	r3, r2
 8006b9a:	f8cc 303c 	str.w	r3, [ip, #60]	; 0x3c
              ep->xfer_count += TxPctSize;
 8006b9e:	f8dc 3044 	ldr.w	r3, [ip, #68]	; 0x44
        ep = &hpcd->IN_ep[epindex];
 8006ba2:	3501      	adds	r5, #1
              ep->xfer_count += TxPctSize;
 8006ba4:	4413      	add	r3, r2
        ep = &hpcd->IN_ep[epindex];
 8006ba6:	eb05 0585 	add.w	r5, r5, r5, lsl #2
              ep->xfer_count += TxPctSize;
 8006baa:	f8cc 3044 	str.w	r3, [ip, #68]	; 0x44
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8006bae:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8006bb2:	f002 ffab 	bl	8009b0c <USB_EPStartXfer>
 8006bb6:	e598      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
{
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006bb8:	f016 0a40 	ands.w	sl, r6, #64	; 0x40
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006bbc:	f8b0 c050 	ldrh.w	ip, [r0, #80]	; 0x50
 8006bc0:	f406 4680 	and.w	r6, r6, #16384	; 0x4000
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8006bc4:	f000 80dc 	beq.w	8006d80 <HAL_PCD_IRQHandler+0x6b0>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8006bc8:	f200 4e02 	addw	lr, r0, #1026	; 0x402
 8006bcc:	fa1e fc8c 	uxtah	ip, lr, ip
 8006bd0:	f04f 0a28 	mov.w	sl, #40	; 0x28
 8006bd4:	f83c c031 	ldrh.w	ip, [ip, r1, lsl #3]

    if (ep->xfer_len > TxPctSize)
 8006bd8:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8006bdc:	459c      	cmp	ip, r3
    {
      ep->xfer_len -= TxPctSize;
 8006bde:	fb0a 4a05 	mla	sl, sl, r5, r4
 8006be2:	bf34      	ite	cc
 8006be4:	eba3 030c 	subcc.w	r3, r3, ip
    }
    else
    {
      ep->xfer_len = 0U;
 8006be8:	2300      	movcs	r3, #0
 8006bea:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8006bee:	b2b6      	uxth	r6, r6
 8006bf0:	2b00      	cmp	r3, #0
 8006bf2:	d154      	bne.n	8006c9e <HAL_PCD_IRQHandler+0x5ce>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006bf4:	f899 5029 	ldrb.w	r5, [r9, #41]	; 0x29
 8006bf8:	2d00      	cmp	r5, #0
 8006bfa:	d13f      	bne.n	8006c7c <HAL_PCD_IRQHandler+0x5ac>
 8006bfc:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006c00:	fa1e fe83 	uxtah	lr, lr, r3
 8006c04:	f83e 3031 	ldrh.w	r3, [lr, r1, lsl #3]
 8006c08:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c0c:	041b      	lsls	r3, r3, #16
 8006c0e:	0c1b      	lsrs	r3, r3, #16
 8006c10:	f82e 3031 	strh.w	r3, [lr, r1, lsl #3]
 8006c14:	f83e 3031 	ldrh.w	r3, [lr, r1, lsl #3]
 8006c18:	b29b      	uxth	r3, r3
 8006c1a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c1e:	f82e 3031 	strh.w	r3, [lr, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c22:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006c26:	f200 4006 	addw	r0, r0, #1030	; 0x406
 8006c2a:	fa10 f083 	uxtah	r0, r0, r3
 8006c2e:	f830 3031 	ldrh.w	r3, [r0, r1, lsl #3]
 8006c32:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006c36:	041b      	lsls	r3, r3, #16
 8006c38:	0c1b      	lsrs	r3, r3, #16
 8006c3a:	f820 3031 	strh.w	r3, [r0, r1, lsl #3]
 8006c3e:	f830 3031 	ldrh.w	r3, [r0, r1, lsl #3]
 8006c42:	b29b      	uxth	r3, r3
 8006c44:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006c48:	f820 3031 	strh.w	r3, [r0, r1, lsl #3]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006c4c:	4620      	mov	r0, r4
 8006c4e:	f004 f916 	bl	800ae7e <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c52:	2e00      	cmp	r6, #0
 8006c54:	f000 80dd 	beq.w	8006e12 <HAL_PCD_IRQHandler+0x742>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006c58:	f899 1028 	ldrb.w	r1, [r9, #40]	; 0x28
 8006c5c:	6822      	ldr	r2, [r4, #0]
 8006c5e:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8006c62:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006c66:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006c6a:	041b      	lsls	r3, r3, #16
 8006c6c:	0c1b      	lsrs	r3, r3, #16
 8006c6e:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006c72:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006c76:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]
 8006c7a:	e0ca      	b.n	8006e12 <HAL_PCD_IRQHandler+0x742>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c7c:	2d01      	cmp	r5, #1
 8006c7e:	d1e5      	bne.n	8006c4c <HAL_PCD_IRQHandler+0x57c>
 8006c80:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 8006c84:	fa1e fe85 	uxtah	lr, lr, r5
 8006c88:	f82e 3031 	strh.w	r3, [lr, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006c8c:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 8006c90:	f200 4006 	addw	r0, r0, #1030	; 0x406
 8006c94:	fa10 f585 	uxtah	r5, r0, r5
 8006c98:	f825 3031 	strh.w	r3, [r5, r1, lsl #3]
 8006c9c:	e7d6      	b.n	8006c4c <HAL_PCD_IRQHandler+0x57c>
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8006c9e:	b16e      	cbz	r6, 8006cbc <HAL_PCD_IRQHandler+0x5ec>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006ca0:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8006ca4:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006ca8:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006cac:	041b      	lsls	r3, r3, #16
 8006cae:	0c1b      	lsrs	r3, r3, #16
 8006cb0:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006cb4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cb8:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006cbc:	2628      	movs	r6, #40	; 0x28
 8006cbe:	fb06 4605 	mla	r6, r6, r5, r4
 8006cc2:	f896 304c 	ldrb.w	r3, [r6, #76]	; 0x4c
 8006cc6:	2b01      	cmp	r3, #1
 8006cc8:	f040 80a3 	bne.w	8006e12 <HAL_PCD_IRQHandler+0x742>
        ep->xfer_count += TxPctSize;
 8006ccc:	6c73      	ldr	r3, [r6, #68]	; 0x44
        ep->xfer_buff += TxPctSize;
 8006cce:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
        if (ep->xfer_len_db >= ep->maxpacket)
 8006cd0:	f8d6 a048 	ldr.w	sl, [r6, #72]	; 0x48
        ep->xfer_count += TxPctSize;
 8006cd4:	4463      	add	r3, ip
 8006cd6:	6473      	str	r3, [r6, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8006cd8:	6bb3      	ldr	r3, [r6, #56]	; 0x38
        ep->xfer_buff += TxPctSize;
 8006cda:	4461      	add	r1, ip
        if (ep->xfer_len_db >= ep->maxpacket)
 8006cdc:	459a      	cmp	sl, r3
        ep->xfer_buff += TxPctSize;
 8006cde:	63f1      	str	r1, [r6, #60]	; 0x3c
        if (ep->xfer_len_db >= ep->maxpacket)
 8006ce0:	d31a      	bcc.n	8006d18 <HAL_PCD_IRQHandler+0x648>
          ep->xfer_len_db -= len;
 8006ce2:	ebaa 0a03 	sub.w	sl, sl, r3
 8006ce6:	f8c6 a048 	str.w	sl, [r6, #72]	; 0x48
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006cea:	f899 6029 	ldrb.w	r6, [r9, #41]	; 0x29
 8006cee:	fa1f fc83 	uxth.w	ip, r3
 8006cf2:	2e00      	cmp	r6, #0
 8006cf4:	d13b      	bne.n	8006d6e <HAL_PCD_IRQHandler+0x69e>
 8006cf6:	f8b0 6050 	ldrh.w	r6, [r0, #80]	; 0x50
 8006cfa:	2b3e      	cmp	r3, #62	; 0x3e
 8006cfc:	fa1e fe86 	uxtah	lr, lr, r6
 8006d00:	d917      	bls.n	8006d32 <HAL_PCD_IRQHandler+0x662>
 8006d02:	095e      	lsrs	r6, r3, #5
 8006d04:	06db      	lsls	r3, r3, #27
 8006d06:	bf08      	it	eq
 8006d08:	f106 36ff 	addeq.w	r6, r6, #4294967295
 8006d0c:	ea47 2686 	orr.w	r6, r7, r6, lsl #10
 8006d10:	b2b6      	uxth	r6, r6
 8006d12:	f82e 6032 	strh.w	r6, [lr, r2, lsl #3]
 8006d16:	e01c      	b.n	8006d52 <HAL_PCD_IRQHandler+0x682>
        else if (ep->xfer_len_db == 0U)
 8006d18:	f1ba 0f00 	cmp.w	sl, #0
 8006d1c:	d103      	bne.n	8006d26 <HAL_PCD_IRQHandler+0x656>
          ep->xfer_fill_db = 0U;
 8006d1e:	f886 a04c 	strb.w	sl, [r6, #76]	; 0x4c
    if (ep->xfer_len > TxPctSize)
 8006d22:	4663      	mov	r3, ip
 8006d24:	e7e1      	b.n	8006cea <HAL_PCD_IRQHandler+0x61a>
          ep->xfer_fill_db = 0U;
 8006d26:	2300      	movs	r3, #0
 8006d28:	f886 304c 	strb.w	r3, [r6, #76]	; 0x4c
          ep->xfer_len_db = 0U;
 8006d2c:	64b3      	str	r3, [r6, #72]	; 0x48
 8006d2e:	4653      	mov	r3, sl
 8006d30:	e7db      	b.n	8006cea <HAL_PCD_IRQHandler+0x61a>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006d32:	b9b3      	cbnz	r3, 8006d62 <HAL_PCD_IRQHandler+0x692>
 8006d34:	f83e 3032 	ldrh.w	r3, [lr, r2, lsl #3]
 8006d38:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006d3c:	041b      	lsls	r3, r3, #16
 8006d3e:	0c1b      	lsrs	r3, r3, #16
 8006d40:	f82e 3032 	strh.w	r3, [lr, r2, lsl #3]
 8006d44:	f83e 3032 	ldrh.w	r3, [lr, r2, lsl #3]
 8006d48:	b29b      	uxth	r3, r3
 8006d4a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006d4e:	f82e 3032 	strh.w	r3, [lr, r2, lsl #3]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8006d52:	2328      	movs	r3, #40	; 0x28
 8006d54:	fb03 4505 	mla	r5, r3, r5, r4
 8006d58:	4663      	mov	r3, ip
 8006d5a:	8e2a      	ldrh	r2, [r5, #48]	; 0x30

        /* Set the Double buffer counter for pmabuffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006d5c:	f002 fec7 	bl	8009aee <USB_WritePMA>
 8006d60:	e057      	b.n	8006e12 <HAL_PCD_IRQHandler+0x742>
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006d62:	085e      	lsrs	r6, r3, #1
 8006d64:	07db      	lsls	r3, r3, #31
 8006d66:	bf48      	it	mi
 8006d68:	3601      	addmi	r6, #1
 8006d6a:	02b6      	lsls	r6, r6, #10
 8006d6c:	e7d0      	b.n	8006d10 <HAL_PCD_IRQHandler+0x640>
 8006d6e:	2e01      	cmp	r6, #1
 8006d70:	bf02      	ittt	eq
 8006d72:	f8b0 3050 	ldrheq.w	r3, [r0, #80]	; 0x50
 8006d76:	fa1e fe83 	uxtaheq	lr, lr, r3
 8006d7a:	f82e c032 	strheq.w	ip, [lr, r2, lsl #3]
 8006d7e:	e7e8      	b.n	8006d52 <HAL_PCD_IRQHandler+0x682>
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8006d80:	f200 4e06 	addw	lr, r0, #1030	; 0x406
 8006d84:	fa1e fc8c 	uxtah	ip, lr, ip
 8006d88:	b2b6      	uxth	r6, r6
 8006d8a:	f83c c031 	ldrh.w	ip, [ip, r1, lsl #3]
    if (ep->xfer_len >= TxPctSize)
 8006d8e:	f3cc 0c09 	ubfx	ip, ip, #0, #10
 8006d92:	459c      	cmp	ip, r3
      ep->xfer_len = 0U;
 8006d94:	bf88      	it	hi
 8006d96:	4653      	movhi	r3, sl
 8006d98:	f04f 0a28 	mov.w	sl, #40	; 0x28
 8006d9c:	fb0a 4a05 	mla	sl, sl, r5, r4
      ep->xfer_len -= TxPctSize;
 8006da0:	bf98      	it	ls
 8006da2:	eba3 030c 	subls.w	r3, r3, ip
 8006da6:	f8ca 3040 	str.w	r3, [sl, #64]	; 0x40
    if (ep->xfer_len == 0U)
 8006daa:	2b00      	cmp	r3, #0
 8006dac:	d153      	bne.n	8006e56 <HAL_PCD_IRQHandler+0x786>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006dae:	f899 5029 	ldrb.w	r5, [r9, #41]	; 0x29
 8006db2:	2d00      	cmp	r5, #0
 8006db4:	d140      	bne.n	8006e38 <HAL_PCD_IRQHandler+0x768>
 8006db6:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 8006dba:	f200 4302 	addw	r3, r0, #1026	; 0x402
 8006dbe:	fa13 f585 	uxtah	r5, r3, r5
 8006dc2:	f835 3031 	ldrh.w	r3, [r5, r1, lsl #3]
 8006dc6:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006dca:	041b      	lsls	r3, r3, #16
 8006dcc:	0c1b      	lsrs	r3, r3, #16
 8006dce:	f825 3031 	strh.w	r3, [r5, r1, lsl #3]
 8006dd2:	f835 3031 	ldrh.w	r3, [r5, r1, lsl #3]
 8006dd6:	b29b      	uxth	r3, r3
 8006dd8:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006ddc:	f825 3031 	strh.w	r3, [r5, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006de0:	f8b0 3050 	ldrh.w	r3, [r0, #80]	; 0x50
 8006de4:	fa1e fe83 	uxtah	lr, lr, r3
 8006de8:	f83e 3031 	ldrh.w	r3, [lr, r1, lsl #3]
 8006dec:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006df0:	041b      	lsls	r3, r3, #16
 8006df2:	0c1b      	lsrs	r3, r3, #16
 8006df4:	f82e 3031 	strh.w	r3, [lr, r1, lsl #3]
 8006df8:	f83e 3031 	ldrh.w	r3, [lr, r1, lsl #3]
 8006dfc:	b29b      	uxth	r3, r3
 8006dfe:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e02:	f82e 3032 	strh.w	r3, [lr, r2, lsl #3]
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8006e06:	4620      	mov	r0, r4
 8006e08:	f004 f839 	bl	800ae7e <HAL_PCD_DataInStageCallback>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006e0c:	2e00      	cmp	r6, #0
 8006e0e:	f43f af23 	beq.w	8006c58 <HAL_PCD_IRQHandler+0x588>
      }
    }
  }

  /*enable endpoint IN*/
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 8006e12:	f899 1028 	ldrb.w	r1, [r9, #40]	; 0x28
 8006e16:	6822      	ldr	r2, [r4, #0]
 8006e18:	f832 3021 	ldrh.w	r3, [r2, r1, lsl #2]
 8006e1c:	b29b      	uxth	r3, r3
 8006e1e:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e22:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8006e26:	f083 0330 	eor.w	r3, r3, #48	; 0x30
 8006e2a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006e2e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e32:	f822 3021 	strh.w	r3, [r2, r1, lsl #2]

  return HAL_OK;
 8006e36:	e458      	b.n	80066ea <HAL_PCD_IRQHandler+0x1a>
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e38:	2d01      	cmp	r5, #1
 8006e3a:	d1e4      	bne.n	8006e06 <HAL_PCD_IRQHandler+0x736>
 8006e3c:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
 8006e40:	f200 4c02 	addw	ip, r0, #1026	; 0x402
 8006e44:	fa1c f585 	uxtah	r5, ip, r5
 8006e48:	f825 3031 	strh.w	r3, [r5, r1, lsl #3]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8006e4c:	f8b0 0050 	ldrh.w	r0, [r0, #80]	; 0x50
 8006e50:	fa1e fe80 	uxtah	lr, lr, r0
 8006e54:	e7d5      	b.n	8006e02 <HAL_PCD_IRQHandler+0x732>
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8006e56:	b96e      	cbnz	r6, 8006e74 <HAL_PCD_IRQHandler+0x7a4>
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8006e58:	f830 3021 	ldrh.w	r3, [r0, r1, lsl #2]
 8006e5c:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8006e60:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8006e64:	041b      	lsls	r3, r3, #16
 8006e66:	0c1b      	lsrs	r3, r3, #16
 8006e68:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8006e6c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006e70:	f820 3021 	strh.w	r3, [r0, r1, lsl #2]
      if (ep->xfer_fill_db == 1U)
 8006e74:	2628      	movs	r6, #40	; 0x28
 8006e76:	fb06 4605 	mla	r6, r6, r5, r4
 8006e7a:	f896 304c 	ldrb.w	r3, [r6, #76]	; 0x4c
 8006e7e:	2b01      	cmp	r3, #1
 8006e80:	d1c7      	bne.n	8006e12 <HAL_PCD_IRQHandler+0x742>
        ep->xfer_count += TxPctSize;
 8006e82:	6c73      	ldr	r3, [r6, #68]	; 0x44
        ep->xfer_buff += TxPctSize;
 8006e84:	6bf1      	ldr	r1, [r6, #60]	; 0x3c
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e86:	f8d6 a048 	ldr.w	sl, [r6, #72]	; 0x48
        ep->xfer_count += TxPctSize;
 8006e8a:	4463      	add	r3, ip
 8006e8c:	6473      	str	r3, [r6, #68]	; 0x44
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e8e:	6bb3      	ldr	r3, [r6, #56]	; 0x38
        ep->xfer_buff += TxPctSize;
 8006e90:	4461      	add	r1, ip
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e92:	459a      	cmp	sl, r3
        ep->xfer_buff += TxPctSize;
 8006e94:	63f1      	str	r1, [r6, #60]	; 0x3c
        if (ep->xfer_len_db >= ep->maxpacket)
 8006e96:	d31c      	bcc.n	8006ed2 <HAL_PCD_IRQHandler+0x802>
          ep->xfer_len_db -= len;
 8006e98:	ebaa 0a03 	sub.w	sl, sl, r3
 8006e9c:	f8c6 a048 	str.w	sl, [r6, #72]	; 0x48
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006ea0:	f899 c029 	ldrb.w	ip, [r9, #41]	; 0x29
 8006ea4:	b29e      	uxth	r6, r3
 8006ea6:	f1bc 0f00 	cmp.w	ip, #0
 8006eaa:	d13e      	bne.n	8006f2a <HAL_PCD_IRQHandler+0x85a>
 8006eac:	f8b0 c050 	ldrh.w	ip, [r0, #80]	; 0x50
 8006eb0:	2b3e      	cmp	r3, #62	; 0x3e
 8006eb2:	fa1e fe8c 	uxtah	lr, lr, ip
 8006eb6:	d919      	bls.n	8006eec <HAL_PCD_IRQHandler+0x81c>
 8006eb8:	ea4f 1c53 	mov.w	ip, r3, lsr #5
 8006ebc:	06db      	lsls	r3, r3, #27
 8006ebe:	bf08      	it	eq
 8006ec0:	f10c 3cff 	addeq.w	ip, ip, #4294967295
 8006ec4:	ea47 2c8c 	orr.w	ip, r7, ip, lsl #10
 8006ec8:	fa1f fc8c 	uxth.w	ip, ip
 8006ecc:	f82e c032 	strh.w	ip, [lr, r2, lsl #3]
 8006ed0:	e01c      	b.n	8006f0c <HAL_PCD_IRQHandler+0x83c>
        else if (ep->xfer_len_db == 0U)
 8006ed2:	f1ba 0f00 	cmp.w	sl, #0
 8006ed6:	d103      	bne.n	8006ee0 <HAL_PCD_IRQHandler+0x810>
          ep->xfer_fill_db = 0U;
 8006ed8:	f886 a04c 	strb.w	sl, [r6, #76]	; 0x4c
    if (ep->xfer_len >= TxPctSize)
 8006edc:	4663      	mov	r3, ip
 8006ede:	e7df      	b.n	8006ea0 <HAL_PCD_IRQHandler+0x7d0>
          ep->xfer_len_db = 0U;
 8006ee0:	2300      	movs	r3, #0
 8006ee2:	64b3      	str	r3, [r6, #72]	; 0x48
          ep->xfer_fill_db = 0;
 8006ee4:	f886 304c 	strb.w	r3, [r6, #76]	; 0x4c
 8006ee8:	4653      	mov	r3, sl
 8006eea:	e7d9      	b.n	8006ea0 <HAL_PCD_IRQHandler+0x7d0>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006eec:	b9a3      	cbnz	r3, 8006f18 <HAL_PCD_IRQHandler+0x848>
 8006eee:	f83e 3032 	ldrh.w	r3, [lr, r2, lsl #3]
 8006ef2:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8006ef6:	041b      	lsls	r3, r3, #16
 8006ef8:	0c1b      	lsrs	r3, r3, #16
 8006efa:	f82e 3032 	strh.w	r3, [lr, r2, lsl #3]
 8006efe:	f83e 3032 	ldrh.w	r3, [lr, r2, lsl #3]
 8006f02:	b29b      	uxth	r3, r3
 8006f04:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8006f08:	f82e 3032 	strh.w	r3, [lr, r2, lsl #3]
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 8006f0c:	2328      	movs	r3, #40	; 0x28
 8006f0e:	fb03 4505 	mla	r5, r3, r5, r4
 8006f12:	4633      	mov	r3, r6
 8006f14:	8e6a      	ldrh	r2, [r5, #50]	; 0x32
 8006f16:	e721      	b.n	8006d5c <HAL_PCD_IRQHandler+0x68c>
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8006f18:	ea4f 0c53 	mov.w	ip, r3, lsr #1
 8006f1c:	07db      	lsls	r3, r3, #31
 8006f1e:	bf48      	it	mi
 8006f20:	f10c 0c01 	addmi.w	ip, ip, #1
 8006f24:	ea4f 2c8c 	mov.w	ip, ip, lsl #10
 8006f28:	e7ce      	b.n	8006ec8 <HAL_PCD_IRQHandler+0x7f8>
 8006f2a:	f1bc 0f01 	cmp.w	ip, #1
 8006f2e:	bf02      	ittt	eq
 8006f30:	f8b0 3050 	ldrheq.w	r3, [r0, #80]	; 0x50
 8006f34:	fa1e fe83 	uxtaheq	lr, lr, r3
 8006f38:	f82e 6032 	strheq.w	r6, [lr, r2, lsl #3]
 8006f3c:	e7e6      	b.n	8006f0c <HAL_PCD_IRQHandler+0x83c>
  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 8006f3e:	0543      	lsls	r3, r0, #21
 8006f40:	d513      	bpl.n	8006f6a <HAL_PCD_IRQHandler+0x89a>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006f42:	6822      	ldr	r2, [r4, #0]
 8006f44:	9101      	str	r1, [sp, #4]
 8006f46:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8006f4a:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8006f4e:	041b      	lsls	r3, r3, #16
 8006f50:	0c1b      	lsrs	r3, r3, #16
    HAL_PCD_ResetCallback(hpcd);
 8006f52:	4620      	mov	r0, r4
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8006f54:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_ResetCallback(hpcd);
 8006f58:	f003 ff9d 	bl	800ae96 <HAL_PCD_ResetCallback>
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006f5c:	9901      	ldr	r1, [sp, #4]
 8006f5e:	4620      	mov	r0, r4
}
 8006f60:	b003      	add	sp, #12
 8006f62:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
    (void)HAL_PCD_SetAddress(hpcd, 0U);
 8006f66:	f7ff bb9f 	b.w	80066a8 <HAL_PCD_SetAddress>
  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 8006f6a:	0447      	lsls	r7, r0, #17
 8006f6c:	d50a      	bpl.n	8006f84 <HAL_PCD_IRQHandler+0x8b4>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 8006f6e:	6822      	ldr	r2, [r4, #0]
 8006f70:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8006f74:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8006f78:	041b      	lsls	r3, r3, #16
 8006f7a:	0c1b      	lsrs	r3, r3, #16
 8006f7c:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    return;
 8006f80:	f7ff bbb8 	b.w	80066f4 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 8006f84:	f410 5100 	ands.w	r1, r0, #8192	; 0x2000
 8006f88:	d005      	beq.n	8006f96 <HAL_PCD_IRQHandler+0x8c6>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 8006f8a:	6822      	ldr	r2, [r4, #0]
 8006f8c:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8006f90:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8006f94:	e7f0      	b.n	8006f78 <HAL_PCD_IRQHandler+0x8a8>
  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8006f96:	04c6      	lsls	r6, r0, #19
 8006f98:	d522      	bpl.n	8006fe0 <HAL_PCD_IRQHandler+0x910>
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 8006f9a:	6822      	ldr	r2, [r4, #0]
 8006f9c:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8006fa0:	f023 0304 	bic.w	r3, r3, #4
 8006fa4:	041b      	lsls	r3, r3, #16
 8006fa6:	0c1b      	lsrs	r3, r3, #16
 8006fa8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8006fac:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8006fb0:	f023 0308 	bic.w	r3, r3, #8
 8006fb4:	041b      	lsls	r3, r3, #16
 8006fb6:	0c1b      	lsrs	r3, r3, #16
 8006fb8:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    if (hpcd->LPM_State == LPM_L1)
 8006fbc:	f894 32e0 	ldrb.w	r3, [r4, #736]	; 0x2e0
 8006fc0:	2b01      	cmp	r3, #1
 8006fc2:	d104      	bne.n	8006fce <HAL_PCD_IRQHandler+0x8fe>
      hpcd->LPM_State = LPM_L0;
 8006fc4:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f004 f841 	bl	800b050 <HAL_PCDEx_LPM_Callback>
    HAL_PCD_ResumeCallback(hpcd);
 8006fce:	4620      	mov	r0, r4
 8006fd0:	f003 ff84 	bl	800aedc <HAL_PCD_ResumeCallback>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 8006fd4:	6822      	ldr	r2, [r4, #0]
 8006fd6:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8006fda:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8006fde:	e7cb      	b.n	8006f78 <HAL_PCD_IRQHandler+0x8a8>
  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8006fe0:	0505      	lsls	r5, r0, #20
 8006fe2:	d51b      	bpl.n	800701c <HAL_PCD_IRQHandler+0x94c>
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8006fe4:	6822      	ldr	r2, [r4, #0]
 8006fe6:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8006fea:	b29b      	uxth	r3, r3
 8006fec:	f043 0308 	orr.w	r3, r3, #8
 8006ff0:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 8006ff4:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8006ff8:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8006ffc:	041b      	lsls	r3, r3, #16
 8006ffe:	0c1b      	lsrs	r3, r3, #16
 8007000:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 8007004:	f8b2 3040 	ldrh.w	r3, [r2, #64]	; 0x40
 8007008:	b29b      	uxth	r3, r3
 800700a:	f043 0304 	orr.w	r3, r3, #4
 800700e:	f8a2 3040 	strh.w	r3, [r2, #64]	; 0x40
      HAL_PCD_SuspendCallback(hpcd);
 8007012:	4620      	mov	r0, r4
 8007014:	f003 ff52 	bl	800aebc <HAL_PCD_SuspendCallback>
 8007018:	f7ff bb6c 	b.w	80066f4 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 800701c:	0601      	lsls	r1, r0, #24
 800701e:	d52b      	bpl.n	8007078 <HAL_PCD_IRQHandler+0x9a8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 8007020:	6823      	ldr	r3, [r4, #0]
 8007022:	f8b3 2044 	ldrh.w	r2, [r3, #68]	; 0x44
 8007026:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800702a:	0412      	lsls	r2, r2, #16
 800702c:	0c12      	lsrs	r2, r2, #16
 800702e:	f8a3 2044 	strh.w	r2, [r3, #68]	; 0x44
    if (hpcd->LPM_State == LPM_L0)
 8007032:	f894 22e0 	ldrb.w	r2, [r4, #736]	; 0x2e0
 8007036:	2a00      	cmp	r2, #0
 8007038:	d1eb      	bne.n	8007012 <HAL_PCD_IRQHandler+0x942>
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 800703a:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800703e:	b292      	uxth	r2, r2
 8007040:	f042 0204 	orr.w	r2, r2, #4
 8007044:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007048:	f8b3 2040 	ldrh.w	r2, [r3, #64]	; 0x40
 800704c:	b292      	uxth	r2, r2
 800704e:	f042 0208 	orr.w	r2, r2, #8
      hpcd->LPM_State = LPM_L1;
 8007052:	2101      	movs	r1, #1
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8007054:	f8a3 2040 	strh.w	r2, [r3, #64]	; 0x40
      hpcd->LPM_State = LPM_L1;
 8007058:	f884 12e0 	strb.w	r1, [r4, #736]	; 0x2e0
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800705c:	f8b3 3054 	ldrh.w	r3, [r3, #84]	; 0x54
 8007060:	f3c3 038d 	ubfx	r3, r3, #2, #14
 8007064:	f003 033c 	and.w	r3, r3, #60	; 0x3c
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007068:	4620      	mov	r0, r4
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 800706a:	f8c4 32e4 	str.w	r3, [r4, #740]	; 0x2e4
}
 800706e:	b003      	add	sp, #12
 8007070:	e8bd 4ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 8007074:	f003 bfec 	b.w	800b050 <HAL_PCDEx_LPM_Callback>
  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 8007078:	0582      	lsls	r2, r0, #22
 800707a:	d50d      	bpl.n	8007098 <HAL_PCD_IRQHandler+0x9c8>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 800707c:	6822      	ldr	r2, [r4, #0]
 800707e:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 8007082:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8007086:	041b      	lsls	r3, r3, #16
 8007088:	0c1b      	lsrs	r3, r3, #16
 800708a:	f8a2 3044 	strh.w	r3, [r2, #68]	; 0x44
    HAL_PCD_SOFCallback(hpcd);
 800708e:	4620      	mov	r0, r4
 8007090:	f003 fefd 	bl	800ae8e <HAL_PCD_SOFCallback>
    return;
 8007094:	f7ff bb2e 	b.w	80066f4 <HAL_PCD_IRQHandler+0x24>
  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8007098:	05c3      	lsls	r3, r0, #23
 800709a:	f57f ab2b 	bpl.w	80066f4 <HAL_PCD_IRQHandler+0x24>
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 800709e:	6822      	ldr	r2, [r4, #0]
 80070a0:	f8b2 3044 	ldrh.w	r3, [r2, #68]	; 0x44
 80070a4:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80070a8:	e766      	b.n	8006f78 <HAL_PCD_IRQHandler+0x8a8>
 80070aa:	bf00      	nop

080070ac <HAL_PCD_EP_Open>:
{
 80070ac:	b570      	push	{r4, r5, r6, lr}
 80070ae:	f001 0507 	and.w	r5, r1, #7
  if ((ep_addr & 0x80U) == 0x80U)
 80070b2:	0609      	lsls	r1, r1, #24
{
 80070b4:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 80070b6:	d522      	bpl.n	80070fe <HAL_PCD_EP_Open+0x52>
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80070b8:	1c69      	adds	r1, r5, #1
 80070ba:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 80070be:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 80070c2:	2028      	movs	r0, #40	; 0x28
 80070c4:	fb05 0000 	mla	r0, r5, r0, r0
 80070c8:	4420      	add	r0, r4
 80070ca:	2601      	movs	r6, #1
 80070cc:	7046      	strb	r6, [r0, #1]
  ep->maxpacket = ep_mps;
 80070ce:	610a      	str	r2, [r1, #16]
  if (ep->is_in != 0U)
 80070d0:	784a      	ldrb	r2, [r1, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 80070d2:	700d      	strb	r5, [r1, #0]
  ep->type = ep_type;
 80070d4:	70cb      	strb	r3, [r1, #3]
  if (ep->is_in != 0U)
 80070d6:	b102      	cbz	r2, 80070da <HAL_PCD_EP_Open+0x2e>
    ep->tx_fifo_num = ep->num;
 80070d8:	81cd      	strh	r5, [r1, #14]
  if (ep_type == EP_TYPE_BULK)
 80070da:	2b02      	cmp	r3, #2
    ep->data_pid_start = 0U;
 80070dc:	bf04      	itt	eq
 80070de:	2300      	moveq	r3, #0
 80070e0:	710b      	strbeq	r3, [r1, #4]
  __HAL_LOCK(hpcd);
 80070e2:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 80070e6:	2b01      	cmp	r3, #1
 80070e8:	d014      	beq.n	8007114 <HAL_PCD_EP_Open+0x68>
 80070ea:	2301      	movs	r3, #1
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80070ec:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 80070ee:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 80070f2:	f002 fa57 	bl	80095a4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80070f6:	2000      	movs	r0, #0
 80070f8:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 80070fc:	bd70      	pop	{r4, r5, r6, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80070fe:	2028      	movs	r0, #40	; 0x28
 8007100:	fb00 4105 	mla	r1, r0, r5, r4
    ep->is_in = 0U;
 8007104:	fb00 4005 	mla	r0, r0, r5, r4
 8007108:	2600      	movs	r6, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800710a:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 800710e:	f880 6169 	strb.w	r6, [r0, #361]	; 0x169
 8007112:	e7dc      	b.n	80070ce <HAL_PCD_EP_Open+0x22>
  __HAL_LOCK(hpcd);
 8007114:	2002      	movs	r0, #2
 8007116:	e7f1      	b.n	80070fc <HAL_PCD_EP_Open+0x50>

08007118 <HAL_PCD_EP_Close>:
  if ((ep_addr & 0x80U) == 0x80U)
 8007118:	060b      	lsls	r3, r1, #24
{
 800711a:	b510      	push	{r4, lr}
 800711c:	f001 0207 	and.w	r2, r1, #7
 8007120:	4604      	mov	r4, r0
  if ((ep_addr & 0x80U) == 0x80U)
 8007122:	d519      	bpl.n	8007158 <HAL_PCD_EP_Close+0x40>
    ep->is_in = 1U;
 8007124:	2328      	movs	r3, #40	; 0x28
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007126:	1c51      	adds	r1, r2, #1
    ep->is_in = 1U;
 8007128:	fb02 3303 	mla	r3, r2, r3, r3
 800712c:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800712e:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007132:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 8007136:	2001      	movs	r0, #1
 8007138:	7058      	strb	r0, [r3, #1]
  ep->num   = ep_addr & EP_ADDR_MSK;
 800713a:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 800713c:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8007140:	2b01      	cmp	r3, #1
 8007142:	d014      	beq.n	800716e <HAL_PCD_EP_Close+0x56>
 8007144:	2301      	movs	r3, #1
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8007146:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007148:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800714c:	f002 fb80 	bl	8009850 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8007150:	2000      	movs	r0, #0
 8007152:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8007156:	bd10      	pop	{r4, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007158:	2328      	movs	r3, #40	; 0x28
 800715a:	fb03 0102 	mla	r1, r3, r2, r0
    ep->is_in = 0U;
 800715e:	fb03 0302 	mla	r3, r3, r2, r0
 8007162:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8007164:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 8007168:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
 800716c:	e7e5      	b.n	800713a <HAL_PCD_EP_Close+0x22>
  __HAL_LOCK(hpcd);
 800716e:	2002      	movs	r0, #2
 8007170:	e7f1      	b.n	8007156 <HAL_PCD_EP_Close+0x3e>

08007172 <HAL_PCD_EP_Receive>:
{
 8007172:	b570      	push	{r4, r5, r6, lr}
 8007174:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 8007178:	2628      	movs	r6, #40	; 0x28
 800717a:	fb06 0401 	mla	r4, r6, r1, r0
  ep->xfer_count = 0U;
 800717e:	2500      	movs	r5, #0
  ep->num = ep_addr & EP_ADDR_MSK;
 8007180:	f884 1168 	strb.w	r1, [r4, #360]	; 0x168
  ep->xfer_len = len;
 8007184:	e9c4 235f 	strd	r2, r3, [r4, #380]	; 0x17c
  ep->xfer_count = 0U;
 8007188:	f8c4 5184 	str.w	r5, [r4, #388]	; 0x184
  ep->is_in = 0U;
 800718c:	f884 5169 	strb.w	r5, [r4, #361]	; 0x169
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 8007190:	f504 71b4 	add.w	r1, r4, #360	; 0x168
 8007194:	6800      	ldr	r0, [r0, #0]
 8007196:	f002 fcb9 	bl	8009b0c <USB_EPStartXfer>
}
 800719a:	4628      	mov	r0, r5
 800719c:	bd70      	pop	{r4, r5, r6, pc}

0800719e <HAL_PCD_EP_GetRxCount>:
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 800719e:	f001 0107 	and.w	r1, r1, #7
 80071a2:	2328      	movs	r3, #40	; 0x28
 80071a4:	fb03 0001 	mla	r0, r3, r1, r0
}
 80071a8:	f8d0 0184 	ldr.w	r0, [r0, #388]	; 0x184
 80071ac:	4770      	bx	lr

080071ae <HAL_PCD_EP_Transmit>:
{
 80071ae:	b538      	push	{r3, r4, r5, lr}
 80071b0:	f001 0107 	and.w	r1, r1, #7
  ep->xfer_buff = pBuf;
 80071b4:	2428      	movs	r4, #40	; 0x28
 80071b6:	fb04 0401 	mla	r4, r4, r1, r0
  ep->xfer_len = len;
 80071ba:	e9c4 230f 	strd	r2, r3, [r4, #60]	; 0x3c
  ep->xfer_len_db = len;
 80071be:	64a3      	str	r3, [r4, #72]	; 0x48
 80071c0:	eb01 0381 	add.w	r3, r1, r1, lsl #2
 80071c4:	eb00 03c3 	add.w	r3, r0, r3, lsl #3
  ep->xfer_fill_db = 1U;
 80071c8:	2201      	movs	r2, #1
  ep->xfer_count = 0U;
 80071ca:	2500      	movs	r5, #0
  ep->xfer_fill_db = 1U;
 80071cc:	f884 204c 	strb.w	r2, [r4, #76]	; 0x4c
  ep->xfer_count = 0U;
 80071d0:	6465      	str	r5, [r4, #68]	; 0x44
  ep->num = ep_addr & EP_ADDR_MSK;
 80071d2:	f883 1028 	strb.w	r1, [r3, #40]	; 0x28
  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80071d6:	4411      	add	r1, r2
 80071d8:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071dc:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
  ep->is_in = 1U;
 80071e0:	f883 2029 	strb.w	r2, [r3, #41]	; 0x29
    (void)USB_EPStartXfer(hpcd->Instance, ep);
 80071e4:	6800      	ldr	r0, [r0, #0]
 80071e6:	f002 fc91 	bl	8009b0c <USB_EPStartXfer>
}
 80071ea:	4628      	mov	r0, r5
 80071ec:	bd38      	pop	{r3, r4, r5, pc}

080071ee <HAL_PCD_EP_SetStall>:
{
 80071ee:	b538      	push	{r3, r4, r5, lr}
 80071f0:	4604      	mov	r4, r0
 80071f2:	f001 0007 	and.w	r0, r1, #7
  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 80071f6:	6863      	ldr	r3, [r4, #4]
 80071f8:	4298      	cmp	r0, r3
 80071fa:	d826      	bhi.n	800724a <HAL_PCD_EP_SetStall+0x5c>
  if ((0x80U & ep_addr) == 0x80U)
 80071fc:	060b      	lsls	r3, r1, #24
 80071fe:	d51a      	bpl.n	8007236 <HAL_PCD_EP_SetStall+0x48>
    ep->is_in = 1U;
 8007200:	2328      	movs	r3, #40	; 0x28
 8007202:	fb00 3303 	mla	r3, r0, r3, r3
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007206:	1c41      	adds	r1, r0, #1
    ep->is_in = 1U;
 8007208:	4423      	add	r3, r4
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800720a:	eb01 0181 	add.w	r1, r1, r1, lsl #2
    ep->is_in = 1U;
 800720e:	2201      	movs	r2, #1
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007210:	eb04 01c1 	add.w	r1, r4, r1, lsl #3
    ep->is_in = 1U;
 8007214:	705a      	strb	r2, [r3, #1]
  ep->is_stall = 1U;
 8007216:	2301      	movs	r3, #1
 8007218:	708b      	strb	r3, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 800721a:	7008      	strb	r0, [r1, #0]
  __HAL_LOCK(hpcd);
 800721c:	f894 22a8 	ldrb.w	r2, [r4, #680]	; 0x2a8
 8007220:	429a      	cmp	r2, r3
 8007222:	d014      	beq.n	800724e <HAL_PCD_EP_SetStall+0x60>
  (void)USB_EPSetStall(hpcd->Instance, ep);
 8007224:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007226:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPSetStall(hpcd->Instance, ep);
 800722a:	f002 fbe2 	bl	80099f2 <USB_EPSetStall>
  __HAL_UNLOCK(hpcd);
 800722e:	2000      	movs	r0, #0
 8007230:	f884 02a8 	strb.w	r0, [r4, #680]	; 0x2a8
}
 8007234:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr];
 8007236:	2528      	movs	r5, #40	; 0x28
 8007238:	fb05 4301 	mla	r3, r5, r1, r4
    ep->is_in = 0U;
 800723c:	461a      	mov	r2, r3
    ep = &hpcd->OUT_ep[ep_addr];
 800723e:	f503 71b4 	add.w	r1, r3, #360	; 0x168
    ep->is_in = 0U;
 8007242:	2300      	movs	r3, #0
 8007244:	f882 3169 	strb.w	r3, [r2, #361]	; 0x169
 8007248:	e7e5      	b.n	8007216 <HAL_PCD_EP_SetStall+0x28>
    return HAL_ERROR;
 800724a:	2001      	movs	r0, #1
 800724c:	e7f2      	b.n	8007234 <HAL_PCD_EP_SetStall+0x46>
  __HAL_LOCK(hpcd);
 800724e:	2002      	movs	r0, #2
 8007250:	e7f0      	b.n	8007234 <HAL_PCD_EP_SetStall+0x46>

08007252 <HAL_PCD_EP_ClrStall>:
{
 8007252:	b538      	push	{r3, r4, r5, lr}
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8007254:	6843      	ldr	r3, [r0, #4]
 8007256:	f001 020f 	and.w	r2, r1, #15
 800725a:	429a      	cmp	r2, r3
{
 800725c:	4604      	mov	r4, r0
  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 800725e:	d82a      	bhi.n	80072b6 <HAL_PCD_EP_ClrStall+0x64>
  if ((0x80U & ep_addr) == 0x80U)
 8007260:	060b      	lsls	r3, r1, #24
 8007262:	f001 0207 	and.w	r2, r1, #7
 8007266:	d51b      	bpl.n	80072a0 <HAL_PCD_EP_ClrStall+0x4e>
    ep->is_in = 1U;
 8007268:	2328      	movs	r3, #40	; 0x28
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800726a:	1c51      	adds	r1, r2, #1
    ep->is_in = 1U;
 800726c:	fb02 3303 	mla	r3, r2, r3, r3
 8007270:	4403      	add	r3, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8007272:	eb01 0181 	add.w	r1, r1, r1, lsl #2
 8007276:	eb00 01c1 	add.w	r1, r0, r1, lsl #3
    ep->is_in = 1U;
 800727a:	2001      	movs	r0, #1
 800727c:	7058      	strb	r0, [r3, #1]
  ep->is_stall = 0U;
 800727e:	2500      	movs	r5, #0
 8007280:	708d      	strb	r5, [r1, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8007282:	700a      	strb	r2, [r1, #0]
  __HAL_LOCK(hpcd);
 8007284:	f894 32a8 	ldrb.w	r3, [r4, #680]	; 0x2a8
 8007288:	2b01      	cmp	r3, #1
 800728a:	d016      	beq.n	80072ba <HAL_PCD_EP_ClrStall+0x68>
 800728c:	2301      	movs	r3, #1
  (void)USB_EPClearStall(hpcd->Instance, ep);
 800728e:	6820      	ldr	r0, [r4, #0]
  __HAL_LOCK(hpcd);
 8007290:	f884 32a8 	strb.w	r3, [r4, #680]	; 0x2a8
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8007294:	f002 fbcd 	bl	8009a32 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8007298:	f884 52a8 	strb.w	r5, [r4, #680]	; 0x2a8
  return HAL_OK;
 800729c:	4628      	mov	r0, r5
}
 800729e:	bd38      	pop	{r3, r4, r5, pc}
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072a0:	2328      	movs	r3, #40	; 0x28
 80072a2:	fb03 0102 	mla	r1, r3, r2, r0
    ep->is_in = 0U;
 80072a6:	fb03 0302 	mla	r3, r3, r2, r0
 80072aa:	2000      	movs	r0, #0
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80072ac:	f501 71b4 	add.w	r1, r1, #360	; 0x168
    ep->is_in = 0U;
 80072b0:	f883 0169 	strb.w	r0, [r3, #361]	; 0x169
 80072b4:	e7e3      	b.n	800727e <HAL_PCD_EP_ClrStall+0x2c>
    return HAL_ERROR;
 80072b6:	2001      	movs	r0, #1
 80072b8:	e7f1      	b.n	800729e <HAL_PCD_EP_ClrStall+0x4c>
  __HAL_LOCK(hpcd);
 80072ba:	2002      	movs	r0, #2
 80072bc:	e7ef      	b.n	800729e <HAL_PCD_EP_ClrStall+0x4c>

080072be <HAL_PCDEx_PMAConfig>:
                                       uint16_t ep_kind, uint32_t pmaadress)
{
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 80072be:	f011 0f80 	tst.w	r1, #128	; 0x80
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072c2:	bf18      	it	ne
 80072c4:	f001 0107 	andne.w	r1, r1, #7
{
 80072c8:	b510      	push	{r4, lr}
 80072ca:	f04f 0428 	mov.w	r4, #40	; 0x28
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072ce:	bf15      	itete	ne
 80072d0:	fb01 4104 	mlane	r1, r1, r4, r4
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80072d4:	fb04 0001 	mlaeq	r0, r4, r1, r0
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80072d8:	1840      	addne	r0, r0, r1
    ep = &hpcd->OUT_ep[ep_addr];
 80072da:	f500 70b4 	addeq.w	r0, r0, #360	; 0x168
  if (ep_kind == PCD_SNG_BUF)
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80072de:	b299      	uxth	r1, r3
  if (ep_kind == PCD_SNG_BUF)
 80072e0:	b91a      	cbnz	r2, 80072ea <HAL_PCDEx_PMAConfig+0x2c>
    ep->doublebuffer = 0U;
 80072e2:	7302      	strb	r2, [r0, #12]
    ep->pmaadress = (uint16_t)pmaadress;
 80072e4:	80c1      	strh	r1, [r0, #6]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 80072e6:	2000      	movs	r0, #0
 80072e8:	bd10      	pop	{r4, pc}
    ep->doublebuffer = 1U;
 80072ea:	2201      	movs	r2, #1
 80072ec:	7302      	strb	r2, [r0, #12]
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80072ee:	6083      	str	r3, [r0, #8]
 80072f0:	e7f9      	b.n	80072e6 <HAL_PCDEx_PMAConfig+0x28>

080072f2 <HAL_PCDEx_ActivateLPM>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{

  USB_TypeDef *USBx = hpcd->Instance;
 80072f2:	6802      	ldr	r2, [r0, #0]
  hpcd->lpm_active = 1U;
  hpcd->LPM_State = LPM_L0;
 80072f4:	2100      	movs	r1, #0
 80072f6:	f880 12e0 	strb.w	r1, [r0, #736]	; 0x2e0
  hpcd->lpm_active = 1U;
 80072fa:	2301      	movs	r3, #1
 80072fc:	f8c0 32e8 	str.w	r3, [r0, #744]	; 0x2e8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 8007300:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8007304:	b29b      	uxth	r3, r3
 8007306:	f043 0301 	orr.w	r3, r3, #1
 800730a:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 800730e:	f8b2 3054 	ldrh.w	r3, [r2, #84]	; 0x54
 8007312:	b29b      	uxth	r3, r3
 8007314:	f043 0302 	orr.w	r3, r3, #2
 8007318:	f8a2 3054 	strh.w	r3, [r2, #84]	; 0x54

  return HAL_OK;
}
 800731c:	4608      	mov	r0, r1
 800731e:	4770      	bx	lr

08007320 <HAL_PWREx_ControlVoltageScaling>:
{
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007320:	4b29      	ldr	r3, [pc, #164]	; (80073c8 <HAL_PWREx_ControlVoltageScaling+0xa8>)
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007322:	681a      	ldr	r2, [r3, #0]
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8007324:	bb30      	cbnz	r0, 8007374 <HAL_PWREx_ControlVoltageScaling+0x54>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8007326:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
 800732a:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 800732e:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007332:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8007336:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800733a:	d11a      	bne.n	8007372 <HAL_PWREx_ControlVoltageScaling+0x52>

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 800733c:	681a      	ldr	r2, [r3, #0]
 800733e:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8007342:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8007346:	601a      	str	r2, [r3, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8007348:	4a20      	ldr	r2, [pc, #128]	; (80073cc <HAL_PWREx_ControlVoltageScaling+0xac>)
 800734a:	6812      	ldr	r2, [r2, #0]
 800734c:	2132      	movs	r1, #50	; 0x32
 800734e:	434a      	muls	r2, r1
 8007350:	491f      	ldr	r1, [pc, #124]	; (80073d0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 8007352:	fbb2 f2f1 	udiv	r2, r2, r1
 8007356:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8007358:	6959      	ldr	r1, [r3, #20]
 800735a:	0549      	lsls	r1, r1, #21
 800735c:	d500      	bpl.n	8007360 <HAL_PWREx_ControlVoltageScaling+0x40>
 800735e:	b922      	cbnz	r2, 800736a <HAL_PWREx_ControlVoltageScaling+0x4a>
      {
        wait_loop_index--;
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8007360:	695b      	ldr	r3, [r3, #20]
 8007362:	0558      	lsls	r0, r3, #21
 8007364:	d403      	bmi.n	800736e <HAL_PWREx_ControlVoltageScaling+0x4e>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8007366:	2000      	movs	r0, #0
}
 8007368:	4770      	bx	lr
        wait_loop_index--;
 800736a:	3a01      	subs	r2, #1
 800736c:	e7f4      	b.n	8007358 <HAL_PWREx_ControlVoltageScaling+0x38>
        return HAL_TIMEOUT;
 800736e:	2003      	movs	r0, #3
 8007370:	4770      	bx	lr
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007372:	4770      	bx	lr
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8007374:	f5b0 7f00 	cmp.w	r0, #512	; 0x200
 8007378:	d11f      	bne.n	80073ba <HAL_PWREx_ControlVoltageScaling+0x9a>
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800737a:	f402 62c0 	and.w	r2, r2, #1536	; 0x600
 800737e:	f5b2 6f80 	cmp.w	r2, #1024	; 0x400
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8007382:	f8d3 2080 	ldr.w	r2, [r3, #128]	; 0x80
 8007386:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 800738a:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800738e:	d1ea      	bne.n	8007366 <HAL_PWREx_ControlVoltageScaling+0x46>
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8007390:	681a      	ldr	r2, [r3, #0]
 8007392:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 8007396:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800739a:	601a      	str	r2, [r3, #0]
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800739c:	4a0b      	ldr	r2, [pc, #44]	; (80073cc <HAL_PWREx_ControlVoltageScaling+0xac>)
 800739e:	6812      	ldr	r2, [r2, #0]
 80073a0:	2132      	movs	r1, #50	; 0x32
 80073a2:	434a      	muls	r2, r1
 80073a4:	490a      	ldr	r1, [pc, #40]	; (80073d0 <HAL_PWREx_ControlVoltageScaling+0xb0>)
 80073a6:	fbb2 f2f1 	udiv	r2, r2, r1
 80073aa:	3201      	adds	r2, #1
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80073ac:	6959      	ldr	r1, [r3, #20]
 80073ae:	0549      	lsls	r1, r1, #21
 80073b0:	d5d6      	bpl.n	8007360 <HAL_PWREx_ControlVoltageScaling+0x40>
 80073b2:	2a00      	cmp	r2, #0
 80073b4:	d0d4      	beq.n	8007360 <HAL_PWREx_ControlVoltageScaling+0x40>
        wait_loop_index--;
 80073b6:	3a01      	subs	r2, #1
 80073b8:	e7f8      	b.n	80073ac <HAL_PWREx_ControlVoltageScaling+0x8c>
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80073ba:	f422 62c0 	bic.w	r2, r2, #1536	; 0x600
 80073be:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
 80073c2:	601a      	str	r2, [r3, #0]
 80073c4:	e7cf      	b.n	8007366 <HAL_PWREx_ControlVoltageScaling+0x46>
 80073c6:	bf00      	nop
 80073c8:	40007000 	.word	0x40007000
 80073cc:	20000000 	.word	0x20000000
 80073d0:	000f4240 	.word	0x000f4240

080073d4 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80073d4:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80073d8:	4604      	mov	r4, r0
 80073da:	b340      	cbz	r0, 800742e <HAL_RCC_OscConfig+0x5a>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80073dc:	6803      	ldr	r3, [r0, #0]
 80073de:	07df      	lsls	r7, r3, #31
 80073e0:	d414      	bmi.n	800740c <HAL_RCC_OscConfig+0x38>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80073e2:	6823      	ldr	r3, [r4, #0]
 80073e4:	079e      	lsls	r6, r3, #30
 80073e6:	d45b      	bmi.n	80074a0 <HAL_RCC_OscConfig+0xcc>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80073e8:	6823      	ldr	r3, [r4, #0]
 80073ea:	071e      	lsls	r6, r3, #28
 80073ec:	f100 80a4 	bmi.w	8007538 <HAL_RCC_OscConfig+0x164>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80073f0:	6823      	ldr	r3, [r4, #0]
 80073f2:	075d      	lsls	r5, r3, #29
 80073f4:	f100 80cb 	bmi.w	800758e <HAL_RCC_OscConfig+0x1ba>
      __HAL_RCC_PWR_CLK_DISABLE();
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80073f8:	6823      	ldr	r3, [r4, #0]
 80073fa:	069b      	lsls	r3, r3, #26
 80073fc:	f100 8132 	bmi.w	8007664 <HAL_RCC_OscConfig+0x290>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8007400:	69e0      	ldr	r0, [r4, #28]
 8007402:	2800      	cmp	r0, #0
 8007404:	f040 8160 	bne.w	80076c8 <HAL_RCC_OscConfig+0x2f4>
      }
    }
  }
  }

  return HAL_OK;
 8007408:	2000      	movs	r0, #0
 800740a:	e028      	b.n	800745e <HAL_RCC_OscConfig+0x8a>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800740c:	4da1      	ldr	r5, [pc, #644]	; (8007694 <HAL_RCC_OscConfig+0x2c0>)
 800740e:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8007410:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8007412:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007416:	2b0c      	cmp	r3, #12
 8007418:	d10b      	bne.n	8007432 <HAL_RCC_OscConfig+0x5e>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800741a:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800741e:	2b03      	cmp	r3, #3
 8007420:	d109      	bne.n	8007436 <HAL_RCC_OscConfig+0x62>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8007422:	682b      	ldr	r3, [r5, #0]
 8007424:	039d      	lsls	r5, r3, #14
 8007426:	d5dc      	bpl.n	80073e2 <HAL_RCC_OscConfig+0xe>
 8007428:	6863      	ldr	r3, [r4, #4]
 800742a:	2b00      	cmp	r3, #0
 800742c:	d1d9      	bne.n	80073e2 <HAL_RCC_OscConfig+0xe>
        return HAL_ERROR;
 800742e:	2001      	movs	r0, #1
 8007430:	e015      	b.n	800745e <HAL_RCC_OscConfig+0x8a>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8007432:	2b08      	cmp	r3, #8
 8007434:	e7f4      	b.n	8007420 <HAL_RCC_OscConfig+0x4c>
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007436:	6863      	ldr	r3, [r4, #4]
 8007438:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 800743c:	d112      	bne.n	8007464 <HAL_RCC_OscConfig+0x90>
 800743e:	682b      	ldr	r3, [r5, #0]
 8007440:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007444:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 8007446:	f7fd f985 	bl	8004754 <HAL_GetTick>
 800744a:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800744c:	682b      	ldr	r3, [r5, #0]
 800744e:	0398      	lsls	r0, r3, #14
 8007450:	d4c7      	bmi.n	80073e2 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007452:	f7fd f97f 	bl	8004754 <HAL_GetTick>
 8007456:	1b80      	subs	r0, r0, r6
 8007458:	2864      	cmp	r0, #100	; 0x64
 800745a:	d9f7      	bls.n	800744c <HAL_RCC_OscConfig+0x78>
            return HAL_TIMEOUT;
 800745c:	2003      	movs	r0, #3
}
 800745e:	b002      	add	sp, #8
 8007460:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8007464:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8007468:	d104      	bne.n	8007474 <HAL_RCC_OscConfig+0xa0>
 800746a:	682b      	ldr	r3, [r5, #0]
 800746c:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8007470:	602b      	str	r3, [r5, #0]
 8007472:	e7e4      	b.n	800743e <HAL_RCC_OscConfig+0x6a>
 8007474:	682a      	ldr	r2, [r5, #0]
 8007476:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 800747a:	602a      	str	r2, [r5, #0]
 800747c:	682a      	ldr	r2, [r5, #0]
 800747e:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 8007482:	602a      	str	r2, [r5, #0]
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8007484:	2b00      	cmp	r3, #0
 8007486:	d1de      	bne.n	8007446 <HAL_RCC_OscConfig+0x72>
        tickstart = HAL_GetTick();
 8007488:	f7fd f964 	bl	8004754 <HAL_GetTick>
 800748c:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800748e:	682b      	ldr	r3, [r5, #0]
 8007490:	0399      	lsls	r1, r3, #14
 8007492:	d5a6      	bpl.n	80073e2 <HAL_RCC_OscConfig+0xe>
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8007494:	f7fd f95e 	bl	8004754 <HAL_GetTick>
 8007498:	1b80      	subs	r0, r0, r6
 800749a:	2864      	cmp	r0, #100	; 0x64
 800749c:	d9f7      	bls.n	800748e <HAL_RCC_OscConfig+0xba>
 800749e:	e7dd      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074a0:	4d7c      	ldr	r5, [pc, #496]	; (8007694 <HAL_RCC_OscConfig+0x2c0>)
 80074a2:	68ab      	ldr	r3, [r5, #8]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074a4:	68ea      	ldr	r2, [r5, #12]
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 80074a6:	f003 030c 	and.w	r3, r3, #12
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80074aa:	2b0c      	cmp	r3, #12
 80074ac:	d117      	bne.n	80074de <HAL_RCC_OscConfig+0x10a>
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 80074ae:	f002 0303 	and.w	r3, r2, #3
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80074b2:	2b02      	cmp	r3, #2
 80074b4:	d115      	bne.n	80074e2 <HAL_RCC_OscConfig+0x10e>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80074b6:	682b      	ldr	r3, [r5, #0]
 80074b8:	055a      	lsls	r2, r3, #21
 80074ba:	d502      	bpl.n	80074c2 <HAL_RCC_OscConfig+0xee>
 80074bc:	68e3      	ldr	r3, [r4, #12]
 80074be:	2b00      	cmp	r3, #0
 80074c0:	d0b5      	beq.n	800742e <HAL_RCC_OscConfig+0x5a>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074c2:	686b      	ldr	r3, [r5, #4]
 80074c4:	6922      	ldr	r2, [r4, #16]
 80074c6:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 80074ca:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 80074ce:	606b      	str	r3, [r5, #4]
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80074d0:	4b71      	ldr	r3, [pc, #452]	; (8007698 <HAL_RCC_OscConfig+0x2c4>)
 80074d2:	6818      	ldr	r0, [r3, #0]
 80074d4:	f7fd f8fc 	bl	80046d0 <HAL_InitTick>
 80074d8:	2800      	cmp	r0, #0
 80074da:	d085      	beq.n	80073e8 <HAL_RCC_OscConfig+0x14>
 80074dc:	e7a7      	b.n	800742e <HAL_RCC_OscConfig+0x5a>
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 80074de:	2b04      	cmp	r3, #4
 80074e0:	e7e8      	b.n	80074b4 <HAL_RCC_OscConfig+0xe0>
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80074e2:	68e3      	ldr	r3, [r4, #12]
 80074e4:	b1bb      	cbz	r3, 8007516 <HAL_RCC_OscConfig+0x142>
        __HAL_RCC_HSI_ENABLE();
 80074e6:	682b      	ldr	r3, [r5, #0]
 80074e8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80074ec:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 80074ee:	f7fd f931 	bl	8004754 <HAL_GetTick>
 80074f2:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80074f4:	682b      	ldr	r3, [r5, #0]
 80074f6:	055b      	lsls	r3, r3, #21
 80074f8:	d507      	bpl.n	800750a <HAL_RCC_OscConfig+0x136>
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80074fa:	686b      	ldr	r3, [r5, #4]
 80074fc:	6922      	ldr	r2, [r4, #16]
 80074fe:	f023 43fe 	bic.w	r3, r3, #2130706432	; 0x7f000000
 8007502:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
 8007506:	606b      	str	r3, [r5, #4]
 8007508:	e76e      	b.n	80073e8 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800750a:	f7fd f923 	bl	8004754 <HAL_GetTick>
 800750e:	1b80      	subs	r0, r0, r6
 8007510:	2802      	cmp	r0, #2
 8007512:	d9ef      	bls.n	80074f4 <HAL_RCC_OscConfig+0x120>
 8007514:	e7a2      	b.n	800745c <HAL_RCC_OscConfig+0x88>
        __HAL_RCC_HSI_DISABLE();
 8007516:	682b      	ldr	r3, [r5, #0]
 8007518:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 800751c:	602b      	str	r3, [r5, #0]
        tickstart = HAL_GetTick();
 800751e:	f7fd f919 	bl	8004754 <HAL_GetTick>
 8007522:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8007524:	682b      	ldr	r3, [r5, #0]
 8007526:	055f      	lsls	r7, r3, #21
 8007528:	f57f af5e 	bpl.w	80073e8 <HAL_RCC_OscConfig+0x14>
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800752c:	f7fd f912 	bl	8004754 <HAL_GetTick>
 8007530:	1b80      	subs	r0, r0, r6
 8007532:	2802      	cmp	r0, #2
 8007534:	d9f6      	bls.n	8007524 <HAL_RCC_OscConfig+0x150>
 8007536:	e791      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8007538:	6963      	ldr	r3, [r4, #20]
 800753a:	4d56      	ldr	r5, [pc, #344]	; (8007694 <HAL_RCC_OscConfig+0x2c0>)
 800753c:	b19b      	cbz	r3, 8007566 <HAL_RCC_OscConfig+0x192>
      __HAL_RCC_LSI_ENABLE();
 800753e:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007542:	f043 0301 	orr.w	r3, r3, #1
 8007546:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 800754a:	f7fd f903 	bl	8004754 <HAL_GetTick>
 800754e:	4606      	mov	r6, r0
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8007550:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 8007554:	0798      	lsls	r0, r3, #30
 8007556:	f53f af4b 	bmi.w	80073f0 <HAL_RCC_OscConfig+0x1c>
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800755a:	f7fd f8fb 	bl	8004754 <HAL_GetTick>
 800755e:	1b80      	subs	r0, r0, r6
 8007560:	2802      	cmp	r0, #2
 8007562:	d9f5      	bls.n	8007550 <HAL_RCC_OscConfig+0x17c>
 8007564:	e77a      	b.n	800745c <HAL_RCC_OscConfig+0x88>
      __HAL_RCC_LSI_DISABLE();
 8007566:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800756a:	f023 0301 	bic.w	r3, r3, #1
 800756e:	f8c5 3094 	str.w	r3, [r5, #148]	; 0x94
      tickstart = HAL_GetTick();
 8007572:	f7fd f8ef 	bl	8004754 <HAL_GetTick>
 8007576:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8007578:	f8d5 3094 	ldr.w	r3, [r5, #148]	; 0x94
 800757c:	0799      	lsls	r1, r3, #30
 800757e:	f57f af37 	bpl.w	80073f0 <HAL_RCC_OscConfig+0x1c>
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8007582:	f7fd f8e7 	bl	8004754 <HAL_GetTick>
 8007586:	1b80      	subs	r0, r0, r6
 8007588:	2802      	cmp	r0, #2
 800758a:	d9f5      	bls.n	8007578 <HAL_RCC_OscConfig+0x1a4>
 800758c:	e766      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 800758e:	4d41      	ldr	r5, [pc, #260]	; (8007694 <HAL_RCC_OscConfig+0x2c0>)
 8007590:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007592:	00da      	lsls	r2, r3, #3
 8007594:	d427      	bmi.n	80075e6 <HAL_RCC_OscConfig+0x212>
      __HAL_RCC_PWR_CLK_ENABLE();
 8007596:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007598:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 800759c:	65ab      	str	r3, [r5, #88]	; 0x58
 800759e:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80075a0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80075a4:	9301      	str	r3, [sp, #4]
 80075a6:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 80075a8:	2701      	movs	r7, #1
    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075aa:	4e3c      	ldr	r6, [pc, #240]	; (800769c <HAL_RCC_OscConfig+0x2c8>)
 80075ac:	6833      	ldr	r3, [r6, #0]
 80075ae:	05db      	lsls	r3, r3, #23
 80075b0:	d51b      	bpl.n	80075ea <HAL_RCC_OscConfig+0x216>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80075b2:	68a3      	ldr	r3, [r4, #8]
 80075b4:	2b01      	cmp	r3, #1
 80075b6:	d129      	bne.n	800760c <HAL_RCC_OscConfig+0x238>
 80075b8:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80075bc:	f043 0301 	orr.w	r3, r3, #1
 80075c0:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
      tickstart = HAL_GetTick();
 80075c4:	f7fd f8c6 	bl	8004754 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80075c8:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 80075cc:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80075ce:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 80075d2:	0799      	lsls	r1, r3, #30
 80075d4:	d540      	bpl.n	8007658 <HAL_RCC_OscConfig+0x284>
    if (pwrclkchanged == SET)
 80075d6:	2f00      	cmp	r7, #0
 80075d8:	f43f af0e 	beq.w	80073f8 <HAL_RCC_OscConfig+0x24>
      __HAL_RCC_PWR_CLK_DISABLE();
 80075dc:	6dab      	ldr	r3, [r5, #88]	; 0x58
 80075de:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80075e2:	65ab      	str	r3, [r5, #88]	; 0x58
 80075e4:	e708      	b.n	80073f8 <HAL_RCC_OscConfig+0x24>
    FlagStatus       pwrclkchanged = RESET;
 80075e6:	2700      	movs	r7, #0
 80075e8:	e7df      	b.n	80075aa <HAL_RCC_OscConfig+0x1d6>
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80075ea:	6833      	ldr	r3, [r6, #0]
 80075ec:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80075f0:	6033      	str	r3, [r6, #0]
      tickstart = HAL_GetTick();
 80075f2:	f7fd f8af 	bl	8004754 <HAL_GetTick>
 80075f6:	4680      	mov	r8, r0
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80075f8:	6833      	ldr	r3, [r6, #0]
 80075fa:	05d8      	lsls	r0, r3, #23
 80075fc:	d4d9      	bmi.n	80075b2 <HAL_RCC_OscConfig+0x1de>
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80075fe:	f7fd f8a9 	bl	8004754 <HAL_GetTick>
 8007602:	eba0 0008 	sub.w	r0, r0, r8
 8007606:	2802      	cmp	r0, #2
 8007608:	d9f6      	bls.n	80075f8 <HAL_RCC_OscConfig+0x224>
 800760a:	e727      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800760c:	2b05      	cmp	r3, #5
 800760e:	d106      	bne.n	800761e <HAL_RCC_OscConfig+0x24a>
 8007610:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007614:	f043 0304 	orr.w	r3, r3, #4
 8007618:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
 800761c:	e7cc      	b.n	80075b8 <HAL_RCC_OscConfig+0x1e4>
 800761e:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 8007622:	f022 0201 	bic.w	r2, r2, #1
 8007626:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
 800762a:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
 800762e:	f022 0204 	bic.w	r2, r2, #4
 8007632:	f8c5 2090 	str.w	r2, [r5, #144]	; 0x90
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8007636:	2b00      	cmp	r3, #0
 8007638:	d1c4      	bne.n	80075c4 <HAL_RCC_OscConfig+0x1f0>
      tickstart = HAL_GetTick();
 800763a:	f7fd f88b 	bl	8004754 <HAL_GetTick>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800763e:	f241 3888 	movw	r8, #5000	; 0x1388
      tickstart = HAL_GetTick();
 8007642:	4606      	mov	r6, r0
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8007644:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007648:	079a      	lsls	r2, r3, #30
 800764a:	d5c4      	bpl.n	80075d6 <HAL_RCC_OscConfig+0x202>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800764c:	f7fd f882 	bl	8004754 <HAL_GetTick>
 8007650:	1b80      	subs	r0, r0, r6
 8007652:	4540      	cmp	r0, r8
 8007654:	d9f6      	bls.n	8007644 <HAL_RCC_OscConfig+0x270>
 8007656:	e701      	b.n	800745c <HAL_RCC_OscConfig+0x88>
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007658:	f7fd f87c 	bl	8004754 <HAL_GetTick>
 800765c:	1b80      	subs	r0, r0, r6
 800765e:	4540      	cmp	r0, r8
 8007660:	d9b5      	bls.n	80075ce <HAL_RCC_OscConfig+0x1fa>
 8007662:	e6fb      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8007664:	69a3      	ldr	r3, [r4, #24]
 8007666:	4d0b      	ldr	r5, [pc, #44]	; (8007694 <HAL_RCC_OscConfig+0x2c0>)
 8007668:	b1d3      	cbz	r3, 80076a0 <HAL_RCC_OscConfig+0x2cc>
      __HAL_RCC_HSI48_ENABLE();
 800766a:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 800766e:	f043 0301 	orr.w	r3, r3, #1
 8007672:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 8007676:	f7fd f86d 	bl	8004754 <HAL_GetTick>
 800767a:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800767c:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 8007680:	079f      	lsls	r7, r3, #30
 8007682:	f53f aebd 	bmi.w	8007400 <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8007686:	f7fd f865 	bl	8004754 <HAL_GetTick>
 800768a:	1b80      	subs	r0, r0, r6
 800768c:	2802      	cmp	r0, #2
 800768e:	d9f5      	bls.n	800767c <HAL_RCC_OscConfig+0x2a8>
 8007690:	e6e4      	b.n	800745c <HAL_RCC_OscConfig+0x88>
 8007692:	bf00      	nop
 8007694:	40021000 	.word	0x40021000
 8007698:	20000008 	.word	0x20000008
 800769c:	40007000 	.word	0x40007000
      __HAL_RCC_HSI48_DISABLE();
 80076a0:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80076a4:	f023 0301 	bic.w	r3, r3, #1
 80076a8:	f8c5 3098 	str.w	r3, [r5, #152]	; 0x98
      tickstart = HAL_GetTick();
 80076ac:	f7fd f852 	bl	8004754 <HAL_GetTick>
 80076b0:	4606      	mov	r6, r0
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 80076b2:	f8d5 3098 	ldr.w	r3, [r5, #152]	; 0x98
 80076b6:	0798      	lsls	r0, r3, #30
 80076b8:	f57f aea2 	bpl.w	8007400 <HAL_RCC_OscConfig+0x2c>
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 80076bc:	f7fd f84a 	bl	8004754 <HAL_GetTick>
 80076c0:	1b80      	subs	r0, r0, r6
 80076c2:	2802      	cmp	r0, #2
 80076c4:	d9f5      	bls.n	80076b2 <HAL_RCC_OscConfig+0x2de>
 80076c6:	e6c9      	b.n	800745c <HAL_RCC_OscConfig+0x88>
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80076c8:	4d48      	ldr	r5, [pc, #288]	; (80077ec <HAL_RCC_OscConfig+0x418>)
 80076ca:	68ab      	ldr	r3, [r5, #8]
 80076cc:	f003 030c 	and.w	r3, r3, #12
 80076d0:	2b0c      	cmp	r3, #12
 80076d2:	d057      	beq.n	8007784 <HAL_RCC_OscConfig+0x3b0>
        __HAL_RCC_PLL_DISABLE();
 80076d4:	682b      	ldr	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076d6:	2802      	cmp	r0, #2
        __HAL_RCC_PLL_DISABLE();
 80076d8:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 80076dc:	602b      	str	r3, [r5, #0]
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 80076de:	d13a      	bne.n	8007756 <HAL_RCC_OscConfig+0x382>
        tickstart = HAL_GetTick();
 80076e0:	f7fd f838 	bl	8004754 <HAL_GetTick>
 80076e4:	4606      	mov	r6, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80076e6:	682b      	ldr	r3, [r5, #0]
 80076e8:	0199      	lsls	r1, r3, #6
 80076ea:	d42e      	bmi.n	800774a <HAL_RCC_OscConfig+0x376>
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80076ec:	68ea      	ldr	r2, [r5, #12]
 80076ee:	4b40      	ldr	r3, [pc, #256]	; (80077f0 <HAL_RCC_OscConfig+0x41c>)
 80076f0:	4013      	ands	r3, r2
 80076f2:	6a22      	ldr	r2, [r4, #32]
 80076f4:	4313      	orrs	r3, r2
 80076f6:	6aa2      	ldr	r2, [r4, #40]	; 0x28
 80076f8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
 80076fc:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
 80076fe:	ea43 63c2 	orr.w	r3, r3, r2, lsl #27
 8007702:	6a62      	ldr	r2, [r4, #36]	; 0x24
 8007704:	3a01      	subs	r2, #1
 8007706:	ea43 1302 	orr.w	r3, r3, r2, lsl #4
 800770a:	6b22      	ldr	r2, [r4, #48]	; 0x30
 800770c:	0852      	lsrs	r2, r2, #1
 800770e:	3a01      	subs	r2, #1
 8007710:	ea43 5342 	orr.w	r3, r3, r2, lsl #21
 8007714:	6b62      	ldr	r2, [r4, #52]	; 0x34
 8007716:	0852      	lsrs	r2, r2, #1
 8007718:	3a01      	subs	r2, #1
 800771a:	ea43 6342 	orr.w	r3, r3, r2, lsl #25
 800771e:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLL_ENABLE();
 8007720:	682b      	ldr	r3, [r5, #0]
 8007722:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 8007726:	602b      	str	r3, [r5, #0]
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8007728:	68eb      	ldr	r3, [r5, #12]
 800772a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800772e:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 8007730:	f7fd f810 	bl	8004754 <HAL_GetTick>
 8007734:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007736:	682b      	ldr	r3, [r5, #0]
 8007738:	019a      	lsls	r2, r3, #6
 800773a:	f53f ae65 	bmi.w	8007408 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800773e:	f7fd f809 	bl	8004754 <HAL_GetTick>
 8007742:	1b00      	subs	r0, r0, r4
 8007744:	2802      	cmp	r0, #2
 8007746:	d9f6      	bls.n	8007736 <HAL_RCC_OscConfig+0x362>
 8007748:	e688      	b.n	800745c <HAL_RCC_OscConfig+0x88>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800774a:	f7fd f803 	bl	8004754 <HAL_GetTick>
 800774e:	1b80      	subs	r0, r0, r6
 8007750:	2802      	cmp	r0, #2
 8007752:	d9c8      	bls.n	80076e6 <HAL_RCC_OscConfig+0x312>
 8007754:	e682      	b.n	800745c <HAL_RCC_OscConfig+0x88>
          MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, RCC_PLLSOURCE_NONE);
 8007756:	68eb      	ldr	r3, [r5, #12]
 8007758:	f023 0303 	bic.w	r3, r3, #3
 800775c:	60eb      	str	r3, [r5, #12]
        __HAL_RCC_PLLCLKOUT_DISABLE(RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 800775e:	68eb      	ldr	r3, [r5, #12]
 8007760:	f023 7388 	bic.w	r3, r3, #17825792	; 0x1100000
 8007764:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007768:	60eb      	str	r3, [r5, #12]
        tickstart = HAL_GetTick();
 800776a:	f7fc fff3 	bl	8004754 <HAL_GetTick>
 800776e:	4604      	mov	r4, r0
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8007770:	682b      	ldr	r3, [r5, #0]
 8007772:	019b      	lsls	r3, r3, #6
 8007774:	f57f ae48 	bpl.w	8007408 <HAL_RCC_OscConfig+0x34>
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8007778:	f7fc ffec 	bl	8004754 <HAL_GetTick>
 800777c:	1b00      	subs	r0, r0, r4
 800777e:	2802      	cmp	r0, #2
 8007780:	d9f6      	bls.n	8007770 <HAL_RCC_OscConfig+0x39c>
 8007782:	e66b      	b.n	800745c <HAL_RCC_OscConfig+0x88>
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8007784:	2801      	cmp	r0, #1
 8007786:	f43f ae6a 	beq.w	800745e <HAL_RCC_OscConfig+0x8a>
      temp_pllckcfg = RCC->PLLCFGR;
 800778a:	68eb      	ldr	r3, [r5, #12]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800778c:	6a22      	ldr	r2, [r4, #32]
 800778e:	f003 0103 	and.w	r1, r3, #3
 8007792:	4291      	cmp	r1, r2
 8007794:	f47f ae4b 	bne.w	800742e <HAL_RCC_OscConfig+0x5a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8007798:	6a61      	ldr	r1, [r4, #36]	; 0x24
 800779a:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 800779e:	3901      	subs	r1, #1
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80077a0:	ebb2 1f01 	cmp.w	r2, r1, lsl #4
 80077a4:	f47f ae43 	bne.w	800742e <HAL_RCC_OscConfig+0x5a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80077a8:	6aa1      	ldr	r1, [r4, #40]	; 0x28
 80077aa:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80077ae:	ebb2 2f01 	cmp.w	r2, r1, lsl #8
 80077b2:	f47f ae3c 	bne.w	800742e <HAL_RCC_OscConfig+0x5a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077b6:	6ae1      	ldr	r1, [r4, #44]	; 0x2c
 80077b8:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80077bc:	ebb2 6fc1 	cmp.w	r2, r1, lsl #27
 80077c0:	f47f ae35 	bne.w	800742e <HAL_RCC_OscConfig+0x5a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077c4:	6b22      	ldr	r2, [r4, #48]	; 0x30
 80077c6:	0852      	lsrs	r2, r2, #1
 80077c8:	f403 01c0 	and.w	r1, r3, #6291456	; 0x600000
 80077cc:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80077ce:	ebb1 5f42 	cmp.w	r1, r2, lsl #21
 80077d2:	f47f ae2c 	bne.w	800742e <HAL_RCC_OscConfig+0x5a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80077d6:	6b62      	ldr	r2, [r4, #52]	; 0x34
 80077d8:	0852      	lsrs	r2, r2, #1
 80077da:	f003 63c0 	and.w	r3, r3, #100663296	; 0x6000000
 80077de:	3a01      	subs	r2, #1
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80077e0:	ebb3 6f42 	cmp.w	r3, r2, lsl #25
 80077e4:	f43f ae10 	beq.w	8007408 <HAL_RCC_OscConfig+0x34>
 80077e8:	e621      	b.n	800742e <HAL_RCC_OscConfig+0x5a>
 80077ea:	bf00      	nop
 80077ec:	40021000 	.word	0x40021000
 80077f0:	019f800c 	.word	0x019f800c

080077f4 <HAL_RCC_GetSysClockFreq>:
uint32_t HAL_RCC_GetSysClockFreq(void)
{
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 80077f4:	4b17      	ldr	r3, [pc, #92]	; (8007854 <HAL_RCC_GetSysClockFreq+0x60>)
 80077f6:	689a      	ldr	r2, [r3, #8]
 80077f8:	f002 020c 	and.w	r2, r2, #12
 80077fc:	2a04      	cmp	r2, #4
 80077fe:	d023      	beq.n	8007848 <HAL_RCC_GetSysClockFreq+0x54>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8007800:	689a      	ldr	r2, [r3, #8]
 8007802:	f002 020c 	and.w	r2, r2, #12
 8007806:	2a08      	cmp	r2, #8
 8007808:	d020      	beq.n	800784c <HAL_RCC_GetSysClockFreq+0x58>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 800780a:	689a      	ldr	r2, [r3, #8]
 800780c:	f002 020c 	and.w	r2, r2, #12
 8007810:	2a0c      	cmp	r2, #12
 8007812:	d11d      	bne.n	8007850 <HAL_RCC_GetSysClockFreq+0x5c>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007814:	68d9      	ldr	r1, [r3, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007816:	68da      	ldr	r2, [r3, #12]
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
      break;

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007818:	68d8      	ldr	r0, [r3, #12]
      break;
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800781a:	68db      	ldr	r3, [r3, #12]
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800781c:	f001 0103 	and.w	r1, r1, #3
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007820:	f3c3 6341 	ubfx	r3, r3, #25, #2
    switch (pllsource)
 8007824:	2903      	cmp	r1, #3
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007826:	f3c2 1203 	ubfx	r2, r2, #4, #4
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800782a:	f3c0 2006 	ubfx	r0, r0, #8, #7
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800782e:	f103 0301 	add.w	r3, r3, #1
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007832:	bf0c      	ite	eq
 8007834:	4908      	ldreq	r1, [pc, #32]	; (8007858 <HAL_RCC_GetSysClockFreq+0x64>)
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007836:	4909      	ldrne	r1, [pc, #36]	; (800785c <HAL_RCC_GetSysClockFreq+0x68>)
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8007838:	005b      	lsls	r3, r3, #1
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800783a:	3201      	adds	r2, #1
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800783c:	fbb1 f2f2 	udiv	r2, r1, r2
 8007840:	4350      	muls	r0, r2
    sysclockfreq = pllvco/pllr;
 8007842:	fbb0 f0f3 	udiv	r0, r0, r3
  else
  {
    sysclockfreq = 0U;
  }

  return sysclockfreq;
 8007846:	4770      	bx	lr
    sysclockfreq = HSI_VALUE;
 8007848:	4804      	ldr	r0, [pc, #16]	; (800785c <HAL_RCC_GetSysClockFreq+0x68>)
 800784a:	4770      	bx	lr
    sysclockfreq = HSE_VALUE;
 800784c:	4802      	ldr	r0, [pc, #8]	; (8007858 <HAL_RCC_GetSysClockFreq+0x64>)
 800784e:	4770      	bx	lr
    sysclockfreq = 0U;
 8007850:	2000      	movs	r0, #0
}
 8007852:	4770      	bx	lr
 8007854:	40021000 	.word	0x40021000
 8007858:	007a1200 	.word	0x007a1200
 800785c:	00f42400 	.word	0x00f42400

08007860 <HAL_RCC_ClockConfig>:
{
 8007860:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007864:	460e      	mov	r6, r1
  if (RCC_ClkInitStruct == NULL)
 8007866:	4605      	mov	r5, r0
 8007868:	b910      	cbnz	r0, 8007870 <HAL_RCC_ClockConfig+0x10>
    return HAL_ERROR;
 800786a:	2001      	movs	r0, #1
}
 800786c:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8007870:	4a6d      	ldr	r2, [pc, #436]	; (8007a28 <HAL_RCC_ClockConfig+0x1c8>)
 8007872:	6813      	ldr	r3, [r2, #0]
 8007874:	f003 030f 	and.w	r3, r3, #15
 8007878:	428b      	cmp	r3, r1
 800787a:	d345      	bcc.n	8007908 <HAL_RCC_ClockConfig+0xa8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800787c:	6829      	ldr	r1, [r5, #0]
 800787e:	f011 0701 	ands.w	r7, r1, #1
 8007882:	d14c      	bne.n	800791e <HAL_RCC_ClockConfig+0xbe>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8007884:	682a      	ldr	r2, [r5, #0]
 8007886:	0791      	lsls	r1, r2, #30
 8007888:	f140 80a8 	bpl.w	80079dc <HAL_RCC_ClockConfig+0x17c>
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800788c:	4b67      	ldr	r3, [pc, #412]	; (8007a2c <HAL_RCC_ClockConfig+0x1cc>)
 800788e:	f012 0f04 	tst.w	r2, #4
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8007892:	bf1e      	ittt	ne
 8007894:	6899      	ldrne	r1, [r3, #8]
 8007896:	f441 61e0 	orrne.w	r1, r1, #1792	; 0x700
 800789a:	6099      	strne	r1, [r3, #8]
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800789c:	0712      	lsls	r2, r2, #28
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 800789e:	bf41      	itttt	mi
 80078a0:	689a      	ldrmi	r2, [r3, #8]
 80078a2:	f422 527c 	bicmi.w	r2, r2, #16128	; 0x3f00
 80078a6:	f442 62e0 	orrmi.w	r2, r2, #1792	; 0x700
 80078aa:	609a      	strmi	r2, [r3, #8]
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80078ac:	689a      	ldr	r2, [r3, #8]
 80078ae:	68a9      	ldr	r1, [r5, #8]
 80078b0:	f022 02f0 	bic.w	r2, r2, #240	; 0xf0
 80078b4:	430a      	orrs	r2, r1
 80078b6:	609a      	str	r2, [r3, #8]
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80078b8:	4c5b      	ldr	r4, [pc, #364]	; (8007a28 <HAL_RCC_ClockConfig+0x1c8>)
 80078ba:	6823      	ldr	r3, [r4, #0]
 80078bc:	f003 030f 	and.w	r3, r3, #15
 80078c0:	42b3      	cmp	r3, r6
 80078c2:	f200 8093 	bhi.w	80079ec <HAL_RCC_ClockConfig+0x18c>
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80078c6:	682a      	ldr	r2, [r5, #0]
 80078c8:	4c58      	ldr	r4, [pc, #352]	; (8007a2c <HAL_RCC_ClockConfig+0x1cc>)
 80078ca:	f012 0f04 	tst.w	r2, #4
 80078ce:	f040 80a3 	bne.w	8007a18 <HAL_RCC_ClockConfig+0x1b8>
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80078d2:	0713      	lsls	r3, r2, #28
 80078d4:	d506      	bpl.n	80078e4 <HAL_RCC_ClockConfig+0x84>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80078d6:	68a3      	ldr	r3, [r4, #8]
 80078d8:	692a      	ldr	r2, [r5, #16]
 80078da:	f423 5360 	bic.w	r3, r3, #14336	; 0x3800
 80078de:	ea43 03c2 	orr.w	r3, r3, r2, lsl #3
 80078e2:	60a3      	str	r3, [r4, #8]
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80078e4:	f7ff ff86 	bl	80077f4 <HAL_RCC_GetSysClockFreq>
 80078e8:	68a3      	ldr	r3, [r4, #8]
 80078ea:	4a51      	ldr	r2, [pc, #324]	; (8007a30 <HAL_RCC_ClockConfig+0x1d0>)
 80078ec:	f3c3 1303 	ubfx	r3, r3, #4, #4
 80078f0:	5cd3      	ldrb	r3, [r2, r3]
 80078f2:	f003 031f 	and.w	r3, r3, #31
 80078f6:	40d8      	lsrs	r0, r3
 80078f8:	4b4e      	ldr	r3, [pc, #312]	; (8007a34 <HAL_RCC_ClockConfig+0x1d4>)
 80078fa:	6018      	str	r0, [r3, #0]
  return HAL_InitTick(uwTickPrio);
 80078fc:	4b4e      	ldr	r3, [pc, #312]	; (8007a38 <HAL_RCC_ClockConfig+0x1d8>)
 80078fe:	6818      	ldr	r0, [r3, #0]
}
 8007900:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
  return HAL_InitTick(uwTickPrio);
 8007904:	f7fc bee4 	b.w	80046d0 <HAL_InitTick>
    __HAL_FLASH_SET_LATENCY(FLatency);
 8007908:	6813      	ldr	r3, [r2, #0]
 800790a:	f023 030f 	bic.w	r3, r3, #15
 800790e:	430b      	orrs	r3, r1
 8007910:	6013      	str	r3, [r2, #0]
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007912:	6813      	ldr	r3, [r2, #0]
 8007914:	f003 030f 	and.w	r3, r3, #15
 8007918:	428b      	cmp	r3, r1
 800791a:	d1a6      	bne.n	800786a <HAL_RCC_ClockConfig+0xa>
 800791c:	e7ae      	b.n	800787c <HAL_RCC_ClockConfig+0x1c>
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800791e:	686b      	ldr	r3, [r5, #4]
 8007920:	4c42      	ldr	r4, [pc, #264]	; (8007a2c <HAL_RCC_ClockConfig+0x1cc>)
 8007922:	2b03      	cmp	r3, #3
 8007924:	d14a      	bne.n	80079bc <HAL_RCC_ClockConfig+0x15c>
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8007926:	6823      	ldr	r3, [r4, #0]
 8007928:	019f      	lsls	r7, r3, #6
 800792a:	d59e      	bpl.n	800786a <HAL_RCC_ClockConfig+0xa>
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800792c:	68e3      	ldr	r3, [r4, #12]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800792e:	68e2      	ldr	r2, [r4, #12]
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8007930:	f003 0303 	and.w	r3, r3, #3

  switch (pllsource)
 8007934:	2b03      	cmp	r3, #3
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
    break;

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007936:	68e3      	ldr	r3, [r4, #12]
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007938:	bf0c      	ite	eq
 800793a:	4840      	ldreq	r0, [pc, #256]	; (8007a3c <HAL_RCC_ClockConfig+0x1dc>)
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800793c:	4840      	ldrne	r0, [pc, #256]	; (8007a40 <HAL_RCC_ClockConfig+0x1e0>)
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800793e:	f3c2 1203 	ubfx	r2, r2, #4, #4
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007942:	f3c3 2306 	ubfx	r3, r3, #8, #7
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8007946:	3201      	adds	r2, #1
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8007948:	fbb0 f2f2 	udiv	r2, r0, r2
 800794c:	4353      	muls	r3, r2
    break;
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 800794e:	68e2      	ldr	r2, [r4, #12]
 8007950:	f3c2 6241 	ubfx	r2, r2, #25, #2
 8007954:	3201      	adds	r2, #1
 8007956:	0052      	lsls	r2, r2, #1
  sysclockfreq = pllvco/pllr;
 8007958:	fbb3 f3f2 	udiv	r3, r3, r2
      if(pllfreq > 80000000U)
 800795c:	4a39      	ldr	r2, [pc, #228]	; (8007a44 <HAL_RCC_ClockConfig+0x1e4>)
 800795e:	4293      	cmp	r3, r2
 8007960:	d81b      	bhi.n	800799a <HAL_RCC_ClockConfig+0x13a>
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8007962:	2700      	movs	r7, #0
    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8007964:	68a3      	ldr	r3, [r4, #8]
 8007966:	686a      	ldr	r2, [r5, #4]
 8007968:	f023 0303 	bic.w	r3, r3, #3
 800796c:	4313      	orrs	r3, r2
 800796e:	60a3      	str	r3, [r4, #8]
    tickstart = HAL_GetTick();
 8007970:	f7fc fef0 	bl	8004754 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007974:	f241 3988 	movw	r9, #5000	; 0x1388
    tickstart = HAL_GetTick();
 8007978:	4680      	mov	r8, r0
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800797a:	68a3      	ldr	r3, [r4, #8]
 800797c:	686a      	ldr	r2, [r5, #4]
 800797e:	f003 030c 	and.w	r3, r3, #12
 8007982:	ebb3 0f82 	cmp.w	r3, r2, lsl #2
 8007986:	f43f af7d 	beq.w	8007884 <HAL_RCC_ClockConfig+0x24>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800798a:	f7fc fee3 	bl	8004754 <HAL_GetTick>
 800798e:	eba0 0008 	sub.w	r0, r0, r8
 8007992:	4548      	cmp	r0, r9
 8007994:	d9f1      	bls.n	800797a <HAL_RCC_ClockConfig+0x11a>
        return HAL_TIMEOUT;
 8007996:	2003      	movs	r0, #3
 8007998:	e768      	b.n	800786c <HAL_RCC_ClockConfig+0xc>
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800799a:	68a3      	ldr	r3, [r4, #8]
 800799c:	f013 0ff0 	tst.w	r3, #240	; 0xf0
 80079a0:	d004      	beq.n	80079ac <HAL_RCC_ClockConfig+0x14c>
 80079a2:	0788      	lsls	r0, r1, #30
 80079a4:	d5dd      	bpl.n	8007962 <HAL_RCC_ClockConfig+0x102>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80079a6:	68ab      	ldr	r3, [r5, #8]
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d1da      	bne.n	8007962 <HAL_RCC_ClockConfig+0x102>
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80079ac:	68a3      	ldr	r3, [r4, #8]
 80079ae:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80079b2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80079b6:	60a3      	str	r3, [r4, #8]
        hpre = RCC_SYSCLK_DIV2;
 80079b8:	2780      	movs	r7, #128	; 0x80
 80079ba:	e7d3      	b.n	8007964 <HAL_RCC_ClockConfig+0x104>
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079bc:	2b02      	cmp	r3, #2
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079be:	6823      	ldr	r3, [r4, #0]
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80079c0:	d109      	bne.n	80079d6 <HAL_RCC_ClockConfig+0x176>
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80079c2:	f413 3f00 	tst.w	r3, #131072	; 0x20000
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079c6:	f43f af50 	beq.w	800786a <HAL_RCC_ClockConfig+0xa>
      pllfreq = HAL_RCC_GetSysClockFreq();
 80079ca:	f7ff ff13 	bl	80077f4 <HAL_RCC_GetSysClockFreq>
      if(pllfreq > 80000000U)
 80079ce:	4b1d      	ldr	r3, [pc, #116]	; (8007a44 <HAL_RCC_ClockConfig+0x1e4>)
 80079d0:	4298      	cmp	r0, r3
 80079d2:	d9c6      	bls.n	8007962 <HAL_RCC_ClockConfig+0x102>
 80079d4:	e7ea      	b.n	80079ac <HAL_RCC_ClockConfig+0x14c>
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80079d6:	f413 6f80 	tst.w	r3, #1024	; 0x400
 80079da:	e7f4      	b.n	80079c6 <HAL_RCC_ClockConfig+0x166>
    if(hpre == RCC_SYSCLK_DIV2)
 80079dc:	2f80      	cmp	r7, #128	; 0x80
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80079de:	bf01      	itttt	eq
 80079e0:	4a12      	ldreq	r2, [pc, #72]	; (8007a2c <HAL_RCC_ClockConfig+0x1cc>)
 80079e2:	6893      	ldreq	r3, [r2, #8]
 80079e4:	f023 03f0 	biceq.w	r3, r3, #240	; 0xf0
 80079e8:	6093      	streq	r3, [r2, #8]
 80079ea:	e765      	b.n	80078b8 <HAL_RCC_ClockConfig+0x58>
    __HAL_FLASH_SET_LATENCY(FLatency);
 80079ec:	6823      	ldr	r3, [r4, #0]
 80079ee:	f023 030f 	bic.w	r3, r3, #15
 80079f2:	4333      	orrs	r3, r6
 80079f4:	6023      	str	r3, [r4, #0]
    tickstart = HAL_GetTick();
 80079f6:	f7fc fead 	bl	8004754 <HAL_GetTick>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80079fa:	f241 3888 	movw	r8, #5000	; 0x1388
    tickstart = HAL_GetTick();
 80079fe:	4607      	mov	r7, r0
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8007a00:	6823      	ldr	r3, [r4, #0]
 8007a02:	f003 030f 	and.w	r3, r3, #15
 8007a06:	42b3      	cmp	r3, r6
 8007a08:	f43f af5d 	beq.w	80078c6 <HAL_RCC_ClockConfig+0x66>
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8007a0c:	f7fc fea2 	bl	8004754 <HAL_GetTick>
 8007a10:	1bc0      	subs	r0, r0, r7
 8007a12:	4540      	cmp	r0, r8
 8007a14:	d9f4      	bls.n	8007a00 <HAL_RCC_ClockConfig+0x1a0>
 8007a16:	e7be      	b.n	8007996 <HAL_RCC_ClockConfig+0x136>
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8007a18:	68a3      	ldr	r3, [r4, #8]
 8007a1a:	68e9      	ldr	r1, [r5, #12]
 8007a1c:	f423 63e0 	bic.w	r3, r3, #1792	; 0x700
 8007a20:	430b      	orrs	r3, r1
 8007a22:	60a3      	str	r3, [r4, #8]
 8007a24:	e755      	b.n	80078d2 <HAL_RCC_ClockConfig+0x72>
 8007a26:	bf00      	nop
 8007a28:	40022000 	.word	0x40022000
 8007a2c:	40021000 	.word	0x40021000
 8007a30:	0800ec6a 	.word	0x0800ec6a
 8007a34:	20000000 	.word	0x20000000
 8007a38:	20000008 	.word	0x20000008
 8007a3c:	007a1200 	.word	0x007a1200
 8007a40:	00f42400 	.word	0x00f42400
 8007a44:	04c4b400 	.word	0x04c4b400

08007a48 <HAL_RCC_GetHCLKFreq>:
}
 8007a48:	4b01      	ldr	r3, [pc, #4]	; (8007a50 <HAL_RCC_GetHCLKFreq+0x8>)
 8007a4a:	6818      	ldr	r0, [r3, #0]
 8007a4c:	4770      	bx	lr
 8007a4e:	bf00      	nop
 8007a50:	20000000 	.word	0x20000000

08007a54 <HAL_RCC_GetPCLK1Freq>:
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8007a54:	4b05      	ldr	r3, [pc, #20]	; (8007a6c <HAL_RCC_GetPCLK1Freq+0x18>)
 8007a56:	4a06      	ldr	r2, [pc, #24]	; (8007a70 <HAL_RCC_GetPCLK1Freq+0x1c>)
 8007a58:	689b      	ldr	r3, [r3, #8]
 8007a5a:	f3c3 2302 	ubfx	r3, r3, #8, #3
 8007a5e:	5cd3      	ldrb	r3, [r2, r3]
 8007a60:	4a04      	ldr	r2, [pc, #16]	; (8007a74 <HAL_RCC_GetPCLK1Freq+0x20>)
 8007a62:	6810      	ldr	r0, [r2, #0]
 8007a64:	f003 031f 	and.w	r3, r3, #31
}
 8007a68:	40d8      	lsrs	r0, r3
 8007a6a:	4770      	bx	lr
 8007a6c:	40021000 	.word	0x40021000
 8007a70:	0800ec7a 	.word	0x0800ec7a
 8007a74:	20000000 	.word	0x20000000

08007a78 <HAL_RCC_GetPCLK2Freq>:
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8007a78:	4b05      	ldr	r3, [pc, #20]	; (8007a90 <HAL_RCC_GetPCLK2Freq+0x18>)
 8007a7a:	4a06      	ldr	r2, [pc, #24]	; (8007a94 <HAL_RCC_GetPCLK2Freq+0x1c>)
 8007a7c:	689b      	ldr	r3, [r3, #8]
 8007a7e:	f3c3 23c2 	ubfx	r3, r3, #11, #3
 8007a82:	5cd3      	ldrb	r3, [r2, r3]
 8007a84:	4a04      	ldr	r2, [pc, #16]	; (8007a98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8007a86:	6810      	ldr	r0, [r2, #0]
 8007a88:	f003 031f 	and.w	r3, r3, #31
}
 8007a8c:	40d8      	lsrs	r0, r3
 8007a8e:	4770      	bx	lr
 8007a90:	40021000 	.word	0x40021000
 8007a94:	0800ec7a 	.word	0x0800ec7a
 8007a98:	20000000 	.word	0x20000000

08007a9c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8007a9c:	e92d 41f3 	stmdb	sp!, {r0, r1, r4, r5, r6, r7, r8, lr}
 8007aa0:	4604      	mov	r4, r0

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8007aa2:	6800      	ldr	r0, [r0, #0]
 8007aa4:	f410 2000 	ands.w	r0, r0, #524288	; 0x80000
 8007aa8:	d039      	beq.n	8007b1e <HAL_RCCEx_PeriphCLKConfig+0x82>
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8007aaa:	4da3      	ldr	r5, [pc, #652]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007aac:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007aae:	00d8      	lsls	r0, r3, #3
 8007ab0:	d427      	bmi.n	8007b02 <HAL_RCCEx_PeriphCLKConfig+0x66>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8007ab2:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007ab4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8007ab8:	65ab      	str	r3, [r5, #88]	; 0x58
 8007aba:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007abc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8007ac0:	9301      	str	r3, [sp, #4]
 8007ac2:	9b01      	ldr	r3, [sp, #4]
      pwrclkchanged = SET;
 8007ac4:	2601      	movs	r6, #1
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8007ac6:	4f9d      	ldr	r7, [pc, #628]	; (8007d3c <HAL_RCCEx_PeriphCLKConfig+0x2a0>)
 8007ac8:	683b      	ldr	r3, [r7, #0]
 8007aca:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8007ace:	603b      	str	r3, [r7, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8007ad0:	f7fc fe40 	bl	8004754 <HAL_GetTick>
 8007ad4:	4680      	mov	r8, r0

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8007ad6:	683b      	ldr	r3, [r7, #0]
 8007ad8:	05d9      	lsls	r1, r3, #23
 8007ada:	d514      	bpl.n	8007b06 <HAL_RCCEx_PeriphCLKConfig+0x6a>
    }

    if(ret == HAL_OK)
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8007adc:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8007ae0:	f413 7340 	ands.w	r3, r3, #768	; 0x300
 8007ae4:	d003      	beq.n	8007aee <HAL_RCCEx_PeriphCLKConfig+0x52>
 8007ae6:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007ae8:	4293      	cmp	r3, r2
 8007aea:	f040 8129 	bne.w	8007d40 <HAL_RCCEx_PeriphCLKConfig+0x2a4>
      }
      
      if(ret == HAL_OK)
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8007aee:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007af2:	6d22      	ldr	r2, [r4, #80]	; 0x50
 8007af4:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8007af8:	4313      	orrs	r3, r2
 8007afa:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8007afe:	2000      	movs	r0, #0
 8007b00:	e008      	b.n	8007b14 <HAL_RCCEx_PeriphCLKConfig+0x78>
    FlagStatus       pwrclkchanged = RESET;
 8007b02:	2600      	movs	r6, #0
 8007b04:	e7df      	b.n	8007ac6 <HAL_RCCEx_PeriphCLKConfig+0x2a>
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8007b06:	f7fc fe25 	bl	8004754 <HAL_GetTick>
 8007b0a:	eba0 0008 	sub.w	r0, r0, r8
 8007b0e:	2802      	cmp	r0, #2
 8007b10:	d9e1      	bls.n	8007ad6 <HAL_RCCEx_PeriphCLKConfig+0x3a>
        ret = HAL_TIMEOUT;
 8007b12:	2003      	movs	r0, #3
      /* set overall return value */
      status = ret;
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8007b14:	b11e      	cbz	r6, 8007b1e <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8007b16:	6dab      	ldr	r3, [r5, #88]	; 0x58
 8007b18:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8007b1c:	65ab      	str	r3, [r5, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8007b1e:	6823      	ldr	r3, [r4, #0]
 8007b20:	07dd      	lsls	r5, r3, #31
 8007b22:	d508      	bpl.n	8007b36 <HAL_RCCEx_PeriphCLKConfig+0x9a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8007b24:	4984      	ldr	r1, [pc, #528]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b26:	6865      	ldr	r5, [r4, #4]
 8007b28:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b2c:	f022 0203 	bic.w	r2, r2, #3
 8007b30:	432a      	orrs	r2, r5
 8007b32:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8007b36:	0799      	lsls	r1, r3, #30
 8007b38:	d508      	bpl.n	8007b4c <HAL_RCCEx_PeriphCLKConfig+0xb0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8007b3a:	497f      	ldr	r1, [pc, #508]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b3c:	68a5      	ldr	r5, [r4, #8]
 8007b3e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b42:	f022 020c 	bic.w	r2, r2, #12
 8007b46:	432a      	orrs	r2, r5
 8007b48:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8007b4c:	075a      	lsls	r2, r3, #29
 8007b4e:	d508      	bpl.n	8007b62 <HAL_RCCEx_PeriphCLKConfig+0xc6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8007b50:	4979      	ldr	r1, [pc, #484]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b52:	68e5      	ldr	r5, [r4, #12]
 8007b54:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b58:	f022 0230 	bic.w	r2, r2, #48	; 0x30
 8007b5c:	432a      	orrs	r2, r5
 8007b5e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8007b62:	071f      	lsls	r7, r3, #28
 8007b64:	d508      	bpl.n	8007b78 <HAL_RCCEx_PeriphCLKConfig+0xdc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8007b66:	4974      	ldr	r1, [pc, #464]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b68:	6925      	ldr	r5, [r4, #16]
 8007b6a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b6e:	f022 02c0 	bic.w	r2, r2, #192	; 0xc0
 8007b72:	432a      	orrs	r2, r5
 8007b74:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8007b78:	06de      	lsls	r6, r3, #27
 8007b7a:	d508      	bpl.n	8007b8e <HAL_RCCEx_PeriphCLKConfig+0xf2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8007b7c:	496e      	ldr	r1, [pc, #440]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b7e:	6965      	ldr	r5, [r4, #20]
 8007b80:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b84:	f422 7240 	bic.w	r2, r2, #768	; 0x300
 8007b88:	432a      	orrs	r2, r5
 8007b8a:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8007b8e:	069d      	lsls	r5, r3, #26
 8007b90:	d508      	bpl.n	8007ba4 <HAL_RCCEx_PeriphCLKConfig+0x108>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8007b92:	4969      	ldr	r1, [pc, #420]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007b94:	69a5      	ldr	r5, [r4, #24]
 8007b96:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007b9a:	f422 6240 	bic.w	r2, r2, #3072	; 0xc00
 8007b9e:	432a      	orrs	r2, r5
 8007ba0:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8007ba4:	0659      	lsls	r1, r3, #25
 8007ba6:	d508      	bpl.n	8007bba <HAL_RCCEx_PeriphCLKConfig+0x11e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8007ba8:	4963      	ldr	r1, [pc, #396]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007baa:	69e5      	ldr	r5, [r4, #28]
 8007bac:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bb0:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8007bb4:	432a      	orrs	r2, r5
 8007bb6:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8007bba:	061a      	lsls	r2, r3, #24
 8007bbc:	d508      	bpl.n	8007bd0 <HAL_RCCEx_PeriphCLKConfig+0x134>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8007bbe:	495e      	ldr	r1, [pc, #376]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007bc0:	6a25      	ldr	r5, [r4, #32]
 8007bc2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bc6:	f422 4240 	bic.w	r2, r2, #49152	; 0xc000
 8007bca:	432a      	orrs	r2, r5
 8007bcc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8007bd0:	05df      	lsls	r7, r3, #23
 8007bd2:	d508      	bpl.n	8007be6 <HAL_RCCEx_PeriphCLKConfig+0x14a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8007bd4:	4958      	ldr	r1, [pc, #352]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007bd6:	6a65      	ldr	r5, [r4, #36]	; 0x24
 8007bd8:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007bdc:	f422 3240 	bic.w	r2, r2, #196608	; 0x30000
 8007be0:	432a      	orrs	r2, r5
 8007be2:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

#if defined(I2C4)  

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8007be6:	039e      	lsls	r6, r3, #14
 8007be8:	d508      	bpl.n	8007bfc <HAL_RCCEx_PeriphCLKConfig+0x160>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8007bea:	4953      	ldr	r1, [pc, #332]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007bec:	6aa5      	ldr	r5, [r4, #40]	; 0x28
 8007bee:	f8d1 209c 	ldr.w	r2, [r1, #156]	; 0x9c
 8007bf2:	f022 0203 	bic.w	r2, r2, #3
 8007bf6:	432a      	orrs	r2, r5
 8007bf8:	f8c1 209c 	str.w	r2, [r1, #156]	; 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8007bfc:	059d      	lsls	r5, r3, #22
 8007bfe:	d508      	bpl.n	8007c12 <HAL_RCCEx_PeriphCLKConfig+0x176>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8007c00:	494d      	ldr	r1, [pc, #308]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007c02:	6ae5      	ldr	r5, [r4, #44]	; 0x2c
 8007c04:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c08:	f422 2240 	bic.w	r2, r2, #786432	; 0xc0000
 8007c0c:	432a      	orrs	r2, r5
 8007c0e:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8007c12:	0559      	lsls	r1, r3, #21
 8007c14:	d50f      	bpl.n	8007c36 <HAL_RCCEx_PeriphCLKConfig+0x19a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8007c16:	4948      	ldr	r1, [pc, #288]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007c18:	6b25      	ldr	r5, [r4, #48]	; 0x30
 8007c1a:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c1e:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 8007c22:	432a      	orrs	r2, r5
 8007c24:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8007c28:	f5b5 1f80 	cmp.w	r5, #1048576	; 0x100000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c2c:	bf02      	ittt	eq
 8007c2e:	68ca      	ldreq	r2, [r1, #12]
 8007c30:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8007c34:	60ca      	streq	r2, [r1, #12]
    }
  }

  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8007c36:	051a      	lsls	r2, r3, #20
 8007c38:	d50f      	bpl.n	8007c5a <HAL_RCCEx_PeriphCLKConfig+0x1be>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8007c3a:	493f      	ldr	r1, [pc, #252]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007c3c:	6b65      	ldr	r5, [r4, #52]	; 0x34
 8007c3e:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c42:	f422 0240 	bic.w	r2, r2, #12582912	; 0xc00000
 8007c46:	432a      	orrs	r2, r5
 8007c48:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8007c4c:	f5b5 0f80 	cmp.w	r5, #4194304	; 0x400000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c50:	bf02      	ittt	eq
 8007c52:	68ca      	ldreq	r2, [r1, #12]
 8007c54:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8007c58:	60ca      	streq	r2, [r1, #12]
    }
  }

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8007c5a:	04df      	lsls	r7, r3, #19
 8007c5c:	d50f      	bpl.n	8007c7e <HAL_RCCEx_PeriphCLKConfig+0x1e2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8007c5e:	4936      	ldr	r1, [pc, #216]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007c60:	6ba5      	ldr	r5, [r4, #56]	; 0x38
 8007c62:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c66:	f022 7240 	bic.w	r2, r2, #50331648	; 0x3000000
 8007c6a:	432a      	orrs	r2, r5
 8007c6c:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8007c70:	f1b5 7f80 	cmp.w	r5, #16777216	; 0x1000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c74:	bf02      	ittt	eq
 8007c76:	68ca      	ldreq	r2, [r1, #12]
 8007c78:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8007c7c:	60ca      	streq	r2, [r1, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8007c7e:	049e      	lsls	r6, r3, #18
 8007c80:	d50f      	bpl.n	8007ca2 <HAL_RCCEx_PeriphCLKConfig+0x206>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8007c82:	492d      	ldr	r1, [pc, #180]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007c84:	6be5      	ldr	r5, [r4, #60]	; 0x3c
 8007c86:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007c8a:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007c8e:	432a      	orrs	r2, r5
 8007c90:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8007c94:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007c98:	bf02      	ittt	eq
 8007c9a:	68ca      	ldreq	r2, [r1, #12]
 8007c9c:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8007ca0:	60ca      	streq	r2, [r1, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8007ca2:	045d      	lsls	r5, r3, #17
 8007ca4:	d50f      	bpl.n	8007cc6 <HAL_RCCEx_PeriphCLKConfig+0x22a>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8007ca6:	4924      	ldr	r1, [pc, #144]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007ca8:	6c25      	ldr	r5, [r4, #64]	; 0x40
 8007caa:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007cae:	f022 6240 	bic.w	r2, r2, #201326592	; 0xc000000
 8007cb2:	432a      	orrs	r2, r5
 8007cb4:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8007cb8:	f1b5 6f00 	cmp.w	r5, #134217728	; 0x8000000
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007cbc:	bf02      	ittt	eq
 8007cbe:	68ca      	ldreq	r2, [r1, #12]
 8007cc0:	f442 1280 	orreq.w	r2, r2, #1048576	; 0x100000
 8007cc4:	60ca      	streq	r2, [r1, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8007cc6:	0419      	lsls	r1, r3, #16
 8007cc8:	d50f      	bpl.n	8007cea <HAL_RCCEx_PeriphCLKConfig+0x24e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 8007cca:	491b      	ldr	r1, [pc, #108]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007ccc:	6c65      	ldr	r5, [r4, #68]	; 0x44
 8007cce:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007cd2:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 8007cd6:	432a      	orrs	r2, r5
 8007cd8:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8007cdc:	f1b5 5f80 	cmp.w	r5, #268435456	; 0x10000000
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007ce0:	bf02      	ittt	eq
 8007ce2:	68ca      	ldreq	r2, [r1, #12]
 8007ce4:	f442 3280 	orreq.w	r2, r2, #65536	; 0x10000
 8007ce8:	60ca      	streq	r2, [r1, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8007cea:	03da      	lsls	r2, r3, #15
 8007cec:	d50f      	bpl.n	8007d0e <HAL_RCCEx_PeriphCLKConfig+0x272>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8007cee:	4912      	ldr	r1, [pc, #72]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007cf0:	6ca5      	ldr	r5, [r4, #72]	; 0x48
 8007cf2:	f8d1 2088 	ldr.w	r2, [r1, #136]	; 0x88
 8007cf6:	f022 4240 	bic.w	r2, r2, #3221225472	; 0xc0000000
 8007cfa:	432a      	orrs	r2, r5
 8007cfc:	f8c1 2088 	str.w	r2, [r1, #136]	; 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 8007d00:	f1b5 4f80 	cmp.w	r5, #1073741824	; 0x40000000
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8007d04:	bf02      	ittt	eq
 8007d06:	68ca      	ldreq	r2, [r1, #12]
 8007d08:	f442 3280 	orreq.w	r2, r2, #65536	; 0x10000
 8007d0c:	60ca      	streq	r2, [r1, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 8007d0e:	035b      	lsls	r3, r3, #13
 8007d10:	d50f      	bpl.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x296>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007d12:	4a09      	ldr	r2, [pc, #36]	; (8007d38 <HAL_RCCEx_PeriphCLKConfig+0x29c>)
 8007d14:	6ce1      	ldr	r1, [r4, #76]	; 0x4c
 8007d16:	f8d2 309c 	ldr.w	r3, [r2, #156]	; 0x9c
 8007d1a:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8007d1e:	430b      	orrs	r3, r1

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007d20:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 8007d24:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 8007d28:	d103      	bne.n	8007d32 <HAL_RCCEx_PeriphCLKConfig+0x296>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8007d2a:	68d3      	ldr	r3, [r2, #12]
 8007d2c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8007d30:	60d3      	str	r3, [r2, #12]
  }

#endif /* QUADSPI */

  return status;
}
 8007d32:	b002      	add	sp, #8
 8007d34:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007d38:	40021000 	.word	0x40021000
 8007d3c:	40007000 	.word	0x40007000
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007d40:	f8d5 2090 	ldr.w	r2, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_FORCE();
 8007d44:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007d48:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8007d4c:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d50:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8007d54:	f422 7140 	bic.w	r1, r2, #768	; 0x300
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d58:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007d5c:	07d2      	lsls	r2, r2, #31
        __HAL_RCC_BACKUPRESET_RELEASE();
 8007d5e:	f8c5 3090 	str.w	r3, [r5, #144]	; 0x90
        RCC->BDCR = tmpregister;
 8007d62:	f8c5 1090 	str.w	r1, [r5, #144]	; 0x90
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8007d66:	f57f aec2 	bpl.w	8007aee <HAL_RCCEx_PeriphCLKConfig+0x52>
        tickstart = HAL_GetTick();
 8007d6a:	f7fc fcf3 	bl	8004754 <HAL_GetTick>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d6e:	f241 3888 	movw	r8, #5000	; 0x1388
        tickstart = HAL_GetTick();
 8007d72:	4607      	mov	r7, r0
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8007d74:	f8d5 3090 	ldr.w	r3, [r5, #144]	; 0x90
 8007d78:	079b      	lsls	r3, r3, #30
 8007d7a:	f53f aeb8 	bmi.w	8007aee <HAL_RCCEx_PeriphCLKConfig+0x52>
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8007d7e:	f7fc fce9 	bl	8004754 <HAL_GetTick>
 8007d82:	1bc0      	subs	r0, r0, r7
 8007d84:	4540      	cmp	r0, r8
 8007d86:	d9f5      	bls.n	8007d74 <HAL_RCCEx_PeriphCLKConfig+0x2d8>
 8007d88:	e6c3      	b.n	8007b12 <HAL_RCCEx_PeriphCLKConfig+0x76>
 8007d8a:	bf00      	nop

08007d8c <TIM_OC1_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007d8c:	6a03      	ldr	r3, [r0, #32]
 8007d8e:	f023 0301 	bic.w	r3, r3, #1
 8007d92:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007d94:	6a03      	ldr	r3, [r0, #32]
{
 8007d96:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007d98:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007d9a:	6982      	ldr	r2, [r0, #24]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
  tmpccmrx &= ~TIM_CCMR1_CC1S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007d9c:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8007d9e:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007da2:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007da6:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007da8:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC1P;
 8007daa:	f023 0302 	bic.w	r3, r3, #2
  tmpccer |= OC_Config->OCPolarity;
 8007dae:	432b      	orrs	r3, r5

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8007db0:	4d1f      	ldr	r5, [pc, #124]	; (8007e30 <TIM_OC1_SetConfig+0xa4>)
 8007db2:	42a8      	cmp	r0, r5
 8007db4:	d013      	beq.n	8007dde <TIM_OC1_SetConfig+0x52>
 8007db6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007dba:	42a8      	cmp	r0, r5
 8007dbc:	d00f      	beq.n	8007dde <TIM_OC1_SetConfig+0x52>
 8007dbe:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007dc2:	42a8      	cmp	r0, r5
 8007dc4:	d00b      	beq.n	8007dde <TIM_OC1_SetConfig+0x52>
 8007dc6:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007dca:	42a8      	cmp	r0, r5
 8007dcc:	d007      	beq.n	8007dde <TIM_OC1_SetConfig+0x52>
 8007dce:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007dd2:	42a8      	cmp	r0, r5
 8007dd4:	d003      	beq.n	8007dde <TIM_OC1_SetConfig+0x52>
 8007dd6:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007dda:	42a8      	cmp	r0, r5
 8007ddc:	d122      	bne.n	8007e24 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8007dde:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC1NP;
 8007de0:	f023 0308 	bic.w	r3, r3, #8
    tmpccer |= OC_Config->OCNPolarity;
 8007de4:	432b      	orrs	r3, r5
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007de6:	4d12      	ldr	r5, [pc, #72]	; (8007e30 <TIM_OC1_SetConfig+0xa4>)
 8007de8:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC1NE;
 8007dea:	f023 0304 	bic.w	r3, r3, #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007dee:	d013      	beq.n	8007e18 <TIM_OC1_SetConfig+0x8c>
 8007df0:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007df4:	42a8      	cmp	r0, r5
 8007df6:	d00f      	beq.n	8007e18 <TIM_OC1_SetConfig+0x8c>
 8007df8:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007dfc:	42a8      	cmp	r0, r5
 8007dfe:	d00b      	beq.n	8007e18 <TIM_OC1_SetConfig+0x8c>
 8007e00:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007e04:	42a8      	cmp	r0, r5
 8007e06:	d007      	beq.n	8007e18 <TIM_OC1_SetConfig+0x8c>
 8007e08:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007e0c:	42a8      	cmp	r0, r5
 8007e0e:	d003      	beq.n	8007e18 <TIM_OC1_SetConfig+0x8c>
 8007e10:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007e14:	42a8      	cmp	r0, r5
 8007e16:	d105      	bne.n	8007e24 <TIM_OC1_SetConfig+0x98>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8007e18:	f424 7540 	bic.w	r5, r4, #768	; 0x300
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8007e1c:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8007e20:	4334      	orrs	r4, r6
 8007e22:	432c      	orrs	r4, r5
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007e24:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8007e26:	6182      	str	r2, [r0, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8007e28:	684a      	ldr	r2, [r1, #4]
 8007e2a:	6342      	str	r2, [r0, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007e2c:	6203      	str	r3, [r0, #32]
}
 8007e2e:	bd70      	pop	{r4, r5, r6, pc}
 8007e30:	40012c00 	.word	0x40012c00

08007e34 <TIM_OC3_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007e34:	6a03      	ldr	r3, [r0, #32]
 8007e36:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8007e3a:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007e3c:	6a03      	ldr	r3, [r0, #32]
{
 8007e3e:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007e40:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007e42:	69c2      	ldr	r2, [r0, #28]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
  tmpccmrx &= ~TIM_CCMR2_CC3S;
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007e44:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8007e46:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007e4a:	f022 0273 	bic.w	r2, r2, #115	; 0x73
  tmpccmrx |= OC_Config->OCMode;
 8007e4e:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e50:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC3P;
 8007e52:	f423 7300 	bic.w	r3, r3, #512	; 0x200
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007e56:	ea43 2305 	orr.w	r3, r3, r5, lsl #8

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007e5a:	4d1a      	ldr	r5, [pc, #104]	; (8007ec4 <TIM_OC3_SetConfig+0x90>)
 8007e5c:	42a8      	cmp	r0, r5
 8007e5e:	d007      	beq.n	8007e70 <TIM_OC3_SetConfig+0x3c>
 8007e60:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007e64:	42a8      	cmp	r0, r5
 8007e66:	d003      	beq.n	8007e70 <TIM_OC3_SetConfig+0x3c>
 8007e68:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007e6c:	42a8      	cmp	r0, r5
 8007e6e:	d10d      	bne.n	8007e8c <TIM_OC3_SetConfig+0x58>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e70:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC3NP;
 8007e72:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8007e76:	ea43 2305 	orr.w	r3, r3, r5, lsl #8
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e7a:	4d12      	ldr	r5, [pc, #72]	; (8007ec4 <TIM_OC3_SetConfig+0x90>)
 8007e7c:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC3NE;
 8007e7e:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007e82:	d012      	beq.n	8007eaa <TIM_OC3_SetConfig+0x76>
 8007e84:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007e88:	42a8      	cmp	r0, r5
 8007e8a:	d00e      	beq.n	8007eaa <TIM_OC3_SetConfig+0x76>
 8007e8c:	4d0e      	ldr	r5, [pc, #56]	; (8007ec8 <TIM_OC3_SetConfig+0x94>)
 8007e8e:	42a8      	cmp	r0, r5
 8007e90:	d00b      	beq.n	8007eaa <TIM_OC3_SetConfig+0x76>
 8007e92:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007e96:	42a8      	cmp	r0, r5
 8007e98:	d007      	beq.n	8007eaa <TIM_OC3_SetConfig+0x76>
 8007e9a:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007e9e:	42a8      	cmp	r0, r5
 8007ea0:	d003      	beq.n	8007eaa <TIM_OC3_SetConfig+0x76>
 8007ea2:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007ea6:	42a8      	cmp	r0, r5
 8007ea8:	d106      	bne.n	8007eb8 <TIM_OC3_SetConfig+0x84>
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8007eaa:	f424 5540 	bic.w	r5, r4, #12288	; 0x3000
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8007eae:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8007eb2:	4334      	orrs	r4, r6
 8007eb4:	ea45 1404 	orr.w	r4, r5, r4, lsl #4
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007eb8:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007eba:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 8007ebc:	684a      	ldr	r2, [r1, #4]
 8007ebe:	63c2      	str	r2, [r0, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007ec0:	6203      	str	r3, [r0, #32]
}
 8007ec2:	bd70      	pop	{r4, r5, r6, pc}
 8007ec4:	40012c00 	.word	0x40012c00
 8007ec8:	40014000 	.word	0x40014000

08007ecc <TIM_OC4_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007ecc:	6a03      	ldr	r3, [r0, #32]
 8007ece:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8007ed2:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007ed4:	6a03      	ldr	r3, [r0, #32]
{
 8007ed6:	b570      	push	{r4, r5, r6, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007ed8:	6844      	ldr	r4, [r0, #4]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 8007eda:	69c2      	ldr	r2, [r0, #28]
  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
  tmpccmrx &= ~TIM_CCMR2_CC4S;

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007edc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8007ede:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007ee2:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ee6:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007eea:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC4P;
 8007eec:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007ef0:	ea43 3305 	orr.w	r3, r3, r5, lsl #12

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007ef4:	4d1a      	ldr	r5, [pc, #104]	; (8007f60 <TIM_OC4_SetConfig+0x94>)
 8007ef6:	42a8      	cmp	r0, r5
 8007ef8:	d007      	beq.n	8007f0a <TIM_OC4_SetConfig+0x3e>
 8007efa:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007efe:	42a8      	cmp	r0, r5
 8007f00:	d003      	beq.n	8007f0a <TIM_OC4_SetConfig+0x3e>
 8007f02:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8007f06:	42a8      	cmp	r0, r5
 8007f08:	d10d      	bne.n	8007f26 <TIM_OC4_SetConfig+0x5a>
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007f0a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC4NP;
 8007f0c:	f423 4300 	bic.w	r3, r3, #32768	; 0x8000
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 8007f10:	ea43 3305 	orr.w	r3, r3, r5, lsl #12
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f14:	4d12      	ldr	r5, [pc, #72]	; (8007f60 <TIM_OC4_SetConfig+0x94>)
 8007f16:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC4NE;
 8007f18:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f1c:	d012      	beq.n	8007f44 <TIM_OC4_SetConfig+0x78>
 8007f1e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007f22:	42a8      	cmp	r0, r5
 8007f24:	d00e      	beq.n	8007f44 <TIM_OC4_SetConfig+0x78>
 8007f26:	4d0f      	ldr	r5, [pc, #60]	; (8007f64 <TIM_OC4_SetConfig+0x98>)
 8007f28:	42a8      	cmp	r0, r5
 8007f2a:	d00b      	beq.n	8007f44 <TIM_OC4_SetConfig+0x78>
 8007f2c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007f30:	42a8      	cmp	r0, r5
 8007f32:	d007      	beq.n	8007f44 <TIM_OC4_SetConfig+0x78>
 8007f34:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007f38:	42a8      	cmp	r0, r5
 8007f3a:	d003      	beq.n	8007f44 <TIM_OC4_SetConfig+0x78>
 8007f3c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007f40:	42a8      	cmp	r0, r5
 8007f42:	d106      	bne.n	8007f52 <TIM_OC4_SetConfig+0x86>
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 8007f44:	f424 4540 	bic.w	r5, r4, #49152	; 0xc000

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 8007f48:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 8007f4c:	4334      	orrs	r4, r6
 8007f4e:	ea45 1484 	orr.w	r4, r5, r4, lsl #6
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007f52:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8007f54:	61c2      	str	r2, [r0, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8007f56:	684a      	ldr	r2, [r1, #4]
 8007f58:	6402      	str	r2, [r0, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007f5a:	6203      	str	r3, [r0, #32]
}
 8007f5c:	bd70      	pop	{r4, r5, r6, pc}
 8007f5e:	bf00      	nop
 8007f60:	40012c00 	.word	0x40012c00
 8007f64:	40014000 	.word	0x40014000

08007f68 <TIM_OC5_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 8007f68:	6a03      	ldr	r3, [r0, #32]
 8007f6a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8007f6e:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007f70:	6a03      	ldr	r3, [r0, #32]
{
 8007f72:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007f74:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007f76:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007f78:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007f7a:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8007f7e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpccmrx |= OC_Config->OCMode;
 8007f82:	432a      	orrs	r2, r5

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f84:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC5P;
 8007f86:	f423 3300 	bic.w	r3, r3, #131072	; 0x20000
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007f8a:	ea43 4305 	orr.w	r3, r3, r5, lsl #16

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007f8e:	4d11      	ldr	r5, [pc, #68]	; (8007fd4 <TIM_OC5_SetConfig+0x6c>)
 8007f90:	42a8      	cmp	r0, r5
 8007f92:	d013      	beq.n	8007fbc <TIM_OC5_SetConfig+0x54>
 8007f94:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007f98:	42a8      	cmp	r0, r5
 8007f9a:	d00f      	beq.n	8007fbc <TIM_OC5_SetConfig+0x54>
 8007f9c:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8007fa0:	42a8      	cmp	r0, r5
 8007fa2:	d00b      	beq.n	8007fbc <TIM_OC5_SetConfig+0x54>
 8007fa4:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007fa8:	42a8      	cmp	r0, r5
 8007faa:	d007      	beq.n	8007fbc <TIM_OC5_SetConfig+0x54>
 8007fac:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8007fb0:	42a8      	cmp	r0, r5
 8007fb2:	d003      	beq.n	8007fbc <TIM_OC5_SetConfig+0x54>
 8007fb4:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8007fb8:	42a8      	cmp	r0, r5
 8007fba:	d104      	bne.n	8007fc6 <TIM_OC5_SetConfig+0x5e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fbc:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007fbe:	f424 3480 	bic.w	r4, r4, #65536	; 0x10000
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 8007fc2:	ea44 2405 	orr.w	r4, r4, r5, lsl #8
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007fc6:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 8007fc8:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 8007fca:	684a      	ldr	r2, [r1, #4]
 8007fcc:	6482      	str	r2, [r0, #72]	; 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007fce:	6203      	str	r3, [r0, #32]
}
 8007fd0:	bd30      	pop	{r4, r5, pc}
 8007fd2:	bf00      	nop
 8007fd4:	40012c00 	.word	0x40012c00

08007fd8 <TIM_OC6_SetConfig>:
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 8007fd8:	6a03      	ldr	r3, [r0, #32]
 8007fda:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8007fde:	6203      	str	r3, [r0, #32]

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007fe0:	6a03      	ldr	r3, [r0, #32]
{
 8007fe2:	b530      	push	{r4, r5, lr}
  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007fe4:	6844      	ldr	r4, [r0, #4]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007fe6:	6d02      	ldr	r2, [r0, #80]	; 0x50

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007fe8:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 8007fea:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8007fee:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007ff2:	ea42 2205 	orr.w	r2, r2, r5, lsl #8

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ff6:	688d      	ldr	r5, [r1, #8]
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007ff8:	f423 1300 	bic.w	r3, r3, #2097152	; 0x200000
  tmpccer |= (OC_Config->OCPolarity << 20U);
 8007ffc:	ea43 5305 	orr.w	r3, r3, r5, lsl #20

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008000:	4d10      	ldr	r5, [pc, #64]	; (8008044 <TIM_OC6_SetConfig+0x6c>)
 8008002:	42a8      	cmp	r0, r5
 8008004:	d013      	beq.n	800802e <TIM_OC6_SetConfig+0x56>
 8008006:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800800a:	42a8      	cmp	r0, r5
 800800c:	d00f      	beq.n	800802e <TIM_OC6_SetConfig+0x56>
 800800e:	f505 6540 	add.w	r5, r5, #3072	; 0xc00
 8008012:	42a8      	cmp	r0, r5
 8008014:	d00b      	beq.n	800802e <TIM_OC6_SetConfig+0x56>
 8008016:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 800801a:	42a8      	cmp	r0, r5
 800801c:	d007      	beq.n	800802e <TIM_OC6_SetConfig+0x56>
 800801e:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008022:	42a8      	cmp	r0, r5
 8008024:	d003      	beq.n	800802e <TIM_OC6_SetConfig+0x56>
 8008026:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800802a:	42a8      	cmp	r0, r5
 800802c:	d104      	bne.n	8008038 <TIM_OC6_SetConfig+0x60>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800802e:	694d      	ldr	r5, [r1, #20]
    tmpcr2 &= ~TIM_CR2_OIS6;
 8008030:	f424 2480 	bic.w	r4, r4, #262144	; 0x40000
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8008034:	ea44 2485 	orr.w	r4, r4, r5, lsl #10
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8008038:	6044      	str	r4, [r0, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800803a:	6502      	str	r2, [r0, #80]	; 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800803c:	684a      	ldr	r2, [r1, #4]
 800803e:	64c2      	str	r2, [r0, #76]	; 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8008040:	6203      	str	r3, [r0, #32]
}
 8008042:	bd30      	pop	{r4, r5, pc}
 8008044:	40012c00 	.word	0x40012c00

08008048 <TIM_Base_SetConfig>:
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8008048:	4a36      	ldr	r2, [pc, #216]	; (8008124 <TIM_Base_SetConfig+0xdc>)
  tmpcr1 = TIMx->CR1;
 800804a:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800804c:	4290      	cmp	r0, r2
 800804e:	d016      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 8008050:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008054:	d013      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 8008056:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800805a:	4290      	cmp	r0, r2
 800805c:	d00f      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 800805e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008062:	4290      	cmp	r0, r2
 8008064:	d00b      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 8008066:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800806a:	4290      	cmp	r0, r2
 800806c:	d007      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 800806e:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008072:	4290      	cmp	r0, r2
 8008074:	d003      	beq.n	800807e <TIM_Base_SetConfig+0x36>
 8008076:	f502 52e0 	add.w	r2, r2, #7168	; 0x1c00
 800807a:	4290      	cmp	r0, r2
 800807c:	d119      	bne.n	80080b2 <TIM_Base_SetConfig+0x6a>
    tmpcr1 |= Structure->CounterMode;
 800807e:	684a      	ldr	r2, [r1, #4]
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8008080:	f023 0370 	bic.w	r3, r3, #112	; 0x70
    tmpcr1 |= Structure->CounterMode;
 8008084:	4313      	orrs	r3, r2
  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8008086:	4a27      	ldr	r2, [pc, #156]	; (8008124 <TIM_Base_SetConfig+0xdc>)
 8008088:	4290      	cmp	r0, r2
 800808a:	d021      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 800808c:	f1b0 4f80 	cmp.w	r0, #1073741824	; 0x40000000
 8008090:	d01e      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 8008092:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 8008096:	4290      	cmp	r0, r2
 8008098:	d01a      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 800809a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800809e:	4290      	cmp	r0, r2
 80080a0:	d016      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080a2:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080a6:	4290      	cmp	r0, r2
 80080a8:	d012      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080aa:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80080ae:	4290      	cmp	r0, r2
 80080b0:	d00e      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080b2:	4a1d      	ldr	r2, [pc, #116]	; (8008128 <TIM_Base_SetConfig+0xe0>)
 80080b4:	4290      	cmp	r0, r2
 80080b6:	d00b      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080b8:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080bc:	4290      	cmp	r0, r2
 80080be:	d007      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080c0:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80080c4:	4290      	cmp	r0, r2
 80080c6:	d003      	beq.n	80080d0 <TIM_Base_SetConfig+0x88>
 80080c8:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80080cc:	4290      	cmp	r0, r2
 80080ce:	d103      	bne.n	80080d8 <TIM_Base_SetConfig+0x90>
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080d0:	68ca      	ldr	r2, [r1, #12]
    tmpcr1 &= ~TIM_CR1_CKD;
 80080d2:	f423 7340 	bic.w	r3, r3, #768	; 0x300
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 80080d6:	4313      	orrs	r3, r2
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80080d8:	694a      	ldr	r2, [r1, #20]
 80080da:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80080de:	4313      	orrs	r3, r2
  TIMx->CR1 = tmpcr1;
 80080e0:	6003      	str	r3, [r0, #0]
  TIMx->ARR = (uint32_t)Structure->Period ;
 80080e2:	688b      	ldr	r3, [r1, #8]
 80080e4:	62c3      	str	r3, [r0, #44]	; 0x2c
  TIMx->PSC = Structure->Prescaler;
 80080e6:	680b      	ldr	r3, [r1, #0]
 80080e8:	6283      	str	r3, [r0, #40]	; 0x28
  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80080ea:	4b0e      	ldr	r3, [pc, #56]	; (8008124 <TIM_Base_SetConfig+0xdc>)
 80080ec:	4298      	cmp	r0, r3
 80080ee:	d013      	beq.n	8008118 <TIM_Base_SetConfig+0xd0>
 80080f0:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 80080f4:	4298      	cmp	r0, r3
 80080f6:	d00f      	beq.n	8008118 <TIM_Base_SetConfig+0xd0>
 80080f8:	f503 6340 	add.w	r3, r3, #3072	; 0xc00
 80080fc:	4298      	cmp	r0, r3
 80080fe:	d00b      	beq.n	8008118 <TIM_Base_SetConfig+0xd0>
 8008100:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 8008104:	4298      	cmp	r0, r3
 8008106:	d007      	beq.n	8008118 <TIM_Base_SetConfig+0xd0>
 8008108:	f503 6380 	add.w	r3, r3, #1024	; 0x400
 800810c:	4298      	cmp	r0, r3
 800810e:	d003      	beq.n	8008118 <TIM_Base_SetConfig+0xd0>
 8008110:	f503 6300 	add.w	r3, r3, #2048	; 0x800
 8008114:	4298      	cmp	r0, r3
 8008116:	d101      	bne.n	800811c <TIM_Base_SetConfig+0xd4>
    TIMx->RCR = Structure->RepetitionCounter;
 8008118:	690b      	ldr	r3, [r1, #16]
 800811a:	6303      	str	r3, [r0, #48]	; 0x30
  TIMx->EGR = TIM_EGR_UG;
 800811c:	2301      	movs	r3, #1
 800811e:	6143      	str	r3, [r0, #20]
}
 8008120:	4770      	bx	lr
 8008122:	bf00      	nop
 8008124:	40012c00 	.word	0x40012c00
 8008128:	40014000 	.word	0x40014000

0800812c <HAL_TIM_Base_Init>:
{
 800812c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800812e:	4604      	mov	r4, r0
 8008130:	b350      	cbz	r0, 8008188 <HAL_TIM_Base_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8008132:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008136:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800813a:	b91b      	cbnz	r3, 8008144 <HAL_TIM_Base_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800813c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_Base_MspInit(htim);
 8008140:	f7fb ffc0 	bl	80040c4 <HAL_TIM_Base_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 8008144:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8008146:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 8008148:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800814c:	1d21      	adds	r1, r4, #4
 800814e:	f7ff ff7b 	bl	8008048 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8008152:	2301      	movs	r3, #1
 8008154:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 8008158:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800815a:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 800815e:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 8008162:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 8008166:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 800816a:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800816e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8008172:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 8008176:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800817a:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 800817e:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 8008182:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 8008186:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 8008188:	2001      	movs	r0, #1
 800818a:	e7fc      	b.n	8008186 <HAL_TIM_Base_Init+0x5a>

0800818c <HAL_TIM_PWM_Init>:
{
 800818c:	b510      	push	{r4, lr}
  if (htim == NULL)
 800818e:	4604      	mov	r4, r0
 8008190:	b350      	cbz	r0, 80081e8 <HAL_TIM_PWM_Init+0x5c>
  if (htim->State == HAL_TIM_STATE_RESET)
 8008192:	f890 303d 	ldrb.w	r3, [r0, #61]	; 0x3d
 8008196:	f003 02ff 	and.w	r2, r3, #255	; 0xff
 800819a:	b91b      	cbnz	r3, 80081a4 <HAL_TIM_PWM_Init+0x18>
    htim->Lock = HAL_UNLOCKED;
 800819c:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
    HAL_TIM_PWM_MspInit(htim);
 80081a0:	f7fb fff4 	bl	800418c <HAL_TIM_PWM_MspInit>
  htim->State = HAL_TIM_STATE_BUSY;
 80081a4:	2302      	movs	r3, #2
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081a6:	6820      	ldr	r0, [r4, #0]
  htim->State = HAL_TIM_STATE_BUSY;
 80081a8:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80081ac:	1d21      	adds	r1, r4, #4
 80081ae:	f7ff ff4b 	bl	8008048 <TIM_Base_SetConfig>
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80081b2:	2301      	movs	r3, #1
 80081b4:	f884 3048 	strb.w	r3, [r4, #72]	; 0x48
  return HAL_OK;
 80081b8:	2000      	movs	r0, #0
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081ba:	f884 303e 	strb.w	r3, [r4, #62]	; 0x3e
 80081be:	f884 303f 	strb.w	r3, [r4, #63]	; 0x3f
 80081c2:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 80081c6:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 80081ca:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 80081ce:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80081d2:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
 80081d6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 80081da:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
 80081de:	f884 3047 	strb.w	r3, [r4, #71]	; 0x47
  htim->State = HAL_TIM_STATE_READY;
 80081e2:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
}
 80081e6:	bd10      	pop	{r4, pc}
    return HAL_ERROR;
 80081e8:	2001      	movs	r0, #1
 80081ea:	e7fc      	b.n	80081e6 <HAL_TIM_PWM_Init+0x5a>

080081ec <TIM_OC2_SetConfig>:
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80081ec:	6a03      	ldr	r3, [r0, #32]
 80081ee:	f023 0310 	bic.w	r3, r3, #16
 80081f2:	6203      	str	r3, [r0, #32]
  tmpccer = TIMx->CCER;
 80081f4:	6a03      	ldr	r3, [r0, #32]
{
 80081f6:	b570      	push	{r4, r5, r6, lr}
  tmpcr2 =  TIMx->CR2;
 80081f8:	6844      	ldr	r4, [r0, #4]
  tmpccmrx = TIMx->CCMR1;
 80081fa:	6982      	ldr	r2, [r0, #24]
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80081fc:	680d      	ldr	r5, [r1, #0]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 80081fe:	f022 7280 	bic.w	r2, r2, #16777216	; 0x1000000
 8008202:	f422 42e6 	bic.w	r2, r2, #29440	; 0x7300
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8008206:	ea42 2205 	orr.w	r2, r2, r5, lsl #8
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800820a:	688d      	ldr	r5, [r1, #8]
  tmpccer &= ~TIM_CCER_CC2P;
 800820c:	f023 0320 	bic.w	r3, r3, #32
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8008210:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8008214:	4d1a      	ldr	r5, [pc, #104]	; (8008280 <TIM_OC2_SetConfig+0x94>)
 8008216:	42a8      	cmp	r0, r5
 8008218:	d007      	beq.n	800822a <TIM_OC2_SetConfig+0x3e>
 800821a:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 800821e:	42a8      	cmp	r0, r5
 8008220:	d003      	beq.n	800822a <TIM_OC2_SetConfig+0x3e>
 8008222:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 8008226:	42a8      	cmp	r0, r5
 8008228:	d10d      	bne.n	8008246 <TIM_OC2_SetConfig+0x5a>
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800822a:	68cd      	ldr	r5, [r1, #12]
    tmpccer &= ~TIM_CCER_CC2NP;
 800822c:	f023 0380 	bic.w	r3, r3, #128	; 0x80
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8008230:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8008234:	4d12      	ldr	r5, [pc, #72]	; (8008280 <TIM_OC2_SetConfig+0x94>)
 8008236:	42a8      	cmp	r0, r5
    tmpccer &= ~TIM_CCER_CC2NE;
 8008238:	f023 0340 	bic.w	r3, r3, #64	; 0x40
  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800823c:	d012      	beq.n	8008264 <TIM_OC2_SetConfig+0x78>
 800823e:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008242:	42a8      	cmp	r0, r5
 8008244:	d00e      	beq.n	8008264 <TIM_OC2_SetConfig+0x78>
 8008246:	4d0f      	ldr	r5, [pc, #60]	; (8008284 <TIM_OC2_SetConfig+0x98>)
 8008248:	42a8      	cmp	r0, r5
 800824a:	d00b      	beq.n	8008264 <TIM_OC2_SetConfig+0x78>
 800824c:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008250:	42a8      	cmp	r0, r5
 8008252:	d007      	beq.n	8008264 <TIM_OC2_SetConfig+0x78>
 8008254:	f505 6580 	add.w	r5, r5, #1024	; 0x400
 8008258:	42a8      	cmp	r0, r5
 800825a:	d003      	beq.n	8008264 <TIM_OC2_SetConfig+0x78>
 800825c:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008260:	42a8      	cmp	r0, r5
 8008262:	d106      	bne.n	8008272 <TIM_OC2_SetConfig+0x86>
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8008264:	f424 6540 	bic.w	r5, r4, #3072	; 0xc00
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8008268:	e9d1 4605 	ldrd	r4, r6, [r1, #20]
 800826c:	4334      	orrs	r4, r6
 800826e:	ea45 0484 	orr.w	r4, r5, r4, lsl #2
  TIMx->CR2 = tmpcr2;
 8008272:	6044      	str	r4, [r0, #4]
  TIMx->CCMR1 = tmpccmrx;
 8008274:	6182      	str	r2, [r0, #24]
  TIMx->CCR2 = OC_Config->Pulse;
 8008276:	684a      	ldr	r2, [r1, #4]
 8008278:	6382      	str	r2, [r0, #56]	; 0x38
  TIMx->CCER = tmpccer;
 800827a:	6203      	str	r3, [r0, #32]
}
 800827c:	bd70      	pop	{r4, r5, r6, pc}
 800827e:	bf00      	nop
 8008280:	40012c00 	.word	0x40012c00
 8008284:	40014000 	.word	0x40014000

08008288 <HAL_TIM_PWM_ConfigChannel>:
{
 8008288:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 800828a:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800828e:	2b01      	cmp	r3, #1
{
 8008290:	4605      	mov	r5, r0
  __HAL_LOCK(htim);
 8008292:	d079      	beq.n	8008388 <HAL_TIM_PWM_ConfigChannel+0x100>
 8008294:	2001      	movs	r0, #1
  switch (Channel)
 8008296:	2a0c      	cmp	r2, #12
  __HAL_LOCK(htim);
 8008298:	f885 003c 	strb.w	r0, [r5, #60]	; 0x3c
  switch (Channel)
 800829c:	d052      	beq.n	8008344 <HAL_TIM_PWM_ConfigChannel+0xbc>
 800829e:	d808      	bhi.n	80082b2 <HAL_TIM_PWM_ConfigChannel+0x2a>
 80082a0:	2a04      	cmp	r2, #4
 80082a2:	d02d      	beq.n	8008300 <HAL_TIM_PWM_ConfigChannel+0x78>
 80082a4:	2a08      	cmp	r2, #8
 80082a6:	d03c      	beq.n	8008322 <HAL_TIM_PWM_ConfigChannel+0x9a>
 80082a8:	b1c2      	cbz	r2, 80082dc <HAL_TIM_PWM_ConfigChannel+0x54>
  __HAL_UNLOCK(htim);
 80082aa:	2300      	movs	r3, #0
 80082ac:	f885 303c 	strb.w	r3, [r5, #60]	; 0x3c
}
 80082b0:	bd70      	pop	{r4, r5, r6, pc}
  switch (Channel)
 80082b2:	2a10      	cmp	r2, #16
 80082b4:	d057      	beq.n	8008366 <HAL_TIM_PWM_ConfigChannel+0xde>
 80082b6:	2a14      	cmp	r2, #20
 80082b8:	d1f7      	bne.n	80082aa <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 80082ba:	6828      	ldr	r0, [r5, #0]
 80082bc:	f7ff fe8c 	bl	8007fd8 <TIM_OC6_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082c0:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082c2:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 80082c4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082c6:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80082ca:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 80082cc:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082ce:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 80082d2:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 80082d4:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 80082d6:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 80082da:	e053      	b.n	8008384 <HAL_TIM_PWM_ConfigChannel+0xfc>
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80082dc:	6828      	ldr	r0, [r5, #0]
 80082de:	f7ff fd55 	bl	8007d8c <TIM_OC1_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80082e2:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082e4:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80082e6:	699a      	ldr	r2, [r3, #24]
 80082e8:	f042 0208 	orr.w	r2, r2, #8
 80082ec:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80082ee:	699a      	ldr	r2, [r3, #24]
 80082f0:	f022 0204 	bic.w	r2, r2, #4
 80082f4:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80082f6:	699a      	ldr	r2, [r3, #24]
 80082f8:	430a      	orrs	r2, r1
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 80082fa:	619a      	str	r2, [r3, #24]
  HAL_StatusTypeDef status = HAL_OK;
 80082fc:	2000      	movs	r0, #0
      break;
 80082fe:	e7d4      	b.n	80082aa <HAL_TIM_PWM_ConfigChannel+0x22>
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8008300:	6828      	ldr	r0, [r5, #0]
 8008302:	f7ff ff73 	bl	80081ec <TIM_OC2_SetConfig>
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8008306:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8008308:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800830a:	699a      	ldr	r2, [r3, #24]
 800830c:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008310:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8008312:	699a      	ldr	r2, [r3, #24]
 8008314:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8008318:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800831a:	699a      	ldr	r2, [r3, #24]
 800831c:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008320:	e7eb      	b.n	80082fa <HAL_TIM_PWM_ConfigChannel+0x72>
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8008322:	6828      	ldr	r0, [r5, #0]
 8008324:	f7ff fd86 	bl	8007e34 <TIM_OC3_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8008328:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800832a:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800832c:	69da      	ldr	r2, [r3, #28]
 800832e:	f042 0208 	orr.w	r2, r2, #8
 8008332:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8008334:	69da      	ldr	r2, [r3, #28]
 8008336:	f022 0204 	bic.w	r2, r2, #4
 800833a:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800833c:	69da      	ldr	r2, [r3, #28]
 800833e:	430a      	orrs	r2, r1
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8008340:	61da      	str	r2, [r3, #28]
      break;
 8008342:	e7db      	b.n	80082fc <HAL_TIM_PWM_ConfigChannel+0x74>
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8008344:	6828      	ldr	r0, [r5, #0]
 8008346:	f7ff fdc1 	bl	8007ecc <TIM_OC4_SetConfig>
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800834a:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800834c:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800834e:	69da      	ldr	r2, [r3, #28]
 8008350:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8008354:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8008356:	69da      	ldr	r2, [r3, #28]
 8008358:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 800835c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800835e:	69da      	ldr	r2, [r3, #28]
 8008360:	ea42 2201 	orr.w	r2, r2, r1, lsl #8
 8008364:	e7ec      	b.n	8008340 <HAL_TIM_PWM_ConfigChannel+0xb8>
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8008366:	6828      	ldr	r0, [r5, #0]
 8008368:	f7ff fdfe 	bl	8007f68 <TIM_OC5_SetConfig>
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800836c:	682b      	ldr	r3, [r5, #0]
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800836e:	6909      	ldr	r1, [r1, #16]
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8008370:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008372:	f042 0208 	orr.w	r2, r2, #8
 8008376:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8008378:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 800837a:	f022 0204 	bic.w	r2, r2, #4
 800837e:	651a      	str	r2, [r3, #80]	; 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8008380:	6d1a      	ldr	r2, [r3, #80]	; 0x50
 8008382:	430a      	orrs	r2, r1
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8008384:	651a      	str	r2, [r3, #80]	; 0x50
 8008386:	e7b9      	b.n	80082fc <HAL_TIM_PWM_ConfigChannel+0x74>
  __HAL_LOCK(htim);
 8008388:	2002      	movs	r0, #2
 800838a:	e791      	b.n	80082b0 <HAL_TIM_PWM_ConfigChannel+0x28>

0800838c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800838c:	b510      	push	{r4, lr}
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800838e:	6884      	ldr	r4, [r0, #8]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008390:	4311      	orrs	r1, r2
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8008392:	f424 447f 	bic.w	r4, r4, #65280	; 0xff00
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8008396:	ea41 2303 	orr.w	r3, r1, r3, lsl #8
 800839a:	4323      	orrs	r3, r4

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800839c:	6083      	str	r3, [r0, #8]
}
 800839e:	bd10      	pop	{r4, pc}

080083a0 <HAL_TIM_ConfigClockSource>:
{
 80083a0:	b570      	push	{r4, r5, r6, lr}
  __HAL_LOCK(htim);
 80083a2:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 80083a6:	2b01      	cmp	r3, #1
{
 80083a8:	4604      	mov	r4, r0
 80083aa:	f04f 0302 	mov.w	r3, #2
  __HAL_LOCK(htim);
 80083ae:	f000 80b8 	beq.w	8008522 <HAL_TIM_ConfigClockSource+0x182>
 80083b2:	2201      	movs	r2, #1
  htim->State = HAL_TIM_STATE_BUSY;
 80083b4:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_LOCK(htim);
 80083b8:	f880 203c 	strb.w	r2, [r0, #60]	; 0x3c
  tmpsmcr = htim->Instance->SMCR;
 80083bc:	6800      	ldr	r0, [r0, #0]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083be:	4b5a      	ldr	r3, [pc, #360]	; (8008528 <HAL_TIM_ConfigClockSource+0x188>)
  tmpsmcr = htim->Instance->SMCR;
 80083c0:	6885      	ldr	r5, [r0, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80083c2:	402b      	ands	r3, r5
  htim->Instance->SMCR = tmpsmcr;
 80083c4:	6083      	str	r3, [r0, #8]
  switch (sClockSourceConfig->ClockSource)
 80083c6:	680b      	ldr	r3, [r1, #0]
 80083c8:	2b70      	cmp	r3, #112	; 0x70
 80083ca:	d047      	beq.n	800845c <HAL_TIM_ConfigClockSource+0xbc>
 80083cc:	d824      	bhi.n	8008418 <HAL_TIM_ConfigClockSource+0x78>
 80083ce:	2b50      	cmp	r3, #80	; 0x50
 80083d0:	d05a      	beq.n	8008488 <HAL_TIM_ConfigClockSource+0xe8>
 80083d2:	d817      	bhi.n	8008404 <HAL_TIM_ConfigClockSource+0x64>
 80083d4:	2b40      	cmp	r3, #64	; 0x40
 80083d6:	f000 808b 	beq.w	80084f0 <HAL_TIM_ConfigClockSource+0x150>
 80083da:	d815      	bhi.n	8008408 <HAL_TIM_ConfigClockSource+0x68>
 80083dc:	2b20      	cmp	r3, #32
 80083de:	d007      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 80083e0:	d804      	bhi.n	80083ec <HAL_TIM_ConfigClockSource+0x4c>
 80083e2:	f033 0210 	bics.w	r2, r3, #16
 80083e6:	d003      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 80083e8:	2201      	movs	r2, #1
 80083ea:	e00d      	b.n	8008408 <HAL_TIM_ConfigClockSource+0x68>
 80083ec:	2b30      	cmp	r3, #48	; 0x30
 80083ee:	d1fb      	bne.n	80083e8 <HAL_TIM_ConfigClockSource+0x48>
  tmpsmcr = TIMx->SMCR;
 80083f0:	6882      	ldr	r2, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80083f2:	f422 1240 	bic.w	r2, r2, #3145728	; 0x300000
 80083f6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80083fa:	431a      	orrs	r2, r3
 80083fc:	f042 0207 	orr.w	r2, r2, #7
  TIMx->SMCR = tmpsmcr;
 8008400:	6082      	str	r2, [r0, #8]
 8008402:	e035      	b.n	8008470 <HAL_TIM_ConfigClockSource+0xd0>
  switch (sClockSourceConfig->ClockSource)
 8008404:	2b60      	cmp	r3, #96	; 0x60
 8008406:	d059      	beq.n	80084bc <HAL_TIM_ConfigClockSource+0x11c>
  htim->State = HAL_TIM_STATE_READY;
 8008408:	2301      	movs	r3, #1
 800840a:	f884 303d 	strb.w	r3, [r4, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 800840e:	2300      	movs	r3, #0
 8008410:	f884 303c 	strb.w	r3, [r4, #60]	; 0x3c
}
 8008414:	4610      	mov	r0, r2
 8008416:	bd70      	pop	{r4, r5, r6, pc}
  switch (sClockSourceConfig->ClockSource)
 8008418:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 800841c:	d02a      	beq.n	8008474 <HAL_TIM_ConfigClockSource+0xd4>
 800841e:	d804      	bhi.n	800842a <HAL_TIM_ConfigClockSource+0x8a>
  HAL_StatusTypeDef status = HAL_OK;
 8008420:	f5b3 5280 	subs.w	r2, r3, #4096	; 0x1000
 8008424:	bf18      	it	ne
 8008426:	2201      	movne	r2, #1
 8008428:	e7ee      	b.n	8008408 <HAL_TIM_ConfigClockSource+0x68>
  switch (sClockSourceConfig->ClockSource)
 800842a:	4940      	ldr	r1, [pc, #256]	; (800852c <HAL_TIM_ConfigClockSource+0x18c>)
 800842c:	428b      	cmp	r3, r1
 800842e:	d0df      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 8008430:	d80b      	bhi.n	800844a <HAL_TIM_ConfigClockSource+0xaa>
 8008432:	4a3f      	ldr	r2, [pc, #252]	; (8008530 <HAL_TIM_ConfigClockSource+0x190>)
 8008434:	4293      	cmp	r3, r2
 8008436:	d0db      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 8008438:	d804      	bhi.n	8008444 <HAL_TIM_ConfigClockSource+0xa4>
 800843a:	f023 0210 	bic.w	r2, r3, #16
 800843e:	f5b2 1f80 	cmp.w	r2, #1048576	; 0x100000
 8008442:	e7d4      	b.n	80083ee <HAL_TIM_ConfigClockSource+0x4e>
 8008444:	4a3b      	ldr	r2, [pc, #236]	; (8008534 <HAL_TIM_ConfigClockSource+0x194>)
 8008446:	4293      	cmp	r3, r2
 8008448:	e7d1      	b.n	80083ee <HAL_TIM_ConfigClockSource+0x4e>
 800844a:	493b      	ldr	r1, [pc, #236]	; (8008538 <HAL_TIM_ConfigClockSource+0x198>)
 800844c:	428b      	cmp	r3, r1
 800844e:	d0cf      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 8008450:	f023 0520 	bic.w	r5, r3, #32
 8008454:	3910      	subs	r1, #16
 8008456:	428d      	cmp	r5, r1
 8008458:	d0ca      	beq.n	80083f0 <HAL_TIM_ConfigClockSource+0x50>
 800845a:	e7d5      	b.n	8008408 <HAL_TIM_ConfigClockSource+0x68>
      TIM_ETR_SetConfig(htim->Instance,
 800845c:	68cb      	ldr	r3, [r1, #12]
 800845e:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 8008462:	f7ff ff93 	bl	800838c <TIM_ETR_SetConfig>
      tmpsmcr = htim->Instance->SMCR;
 8008466:	6822      	ldr	r2, [r4, #0]
 8008468:	6893      	ldr	r3, [r2, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800846a:	f043 0377 	orr.w	r3, r3, #119	; 0x77
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800846e:	6093      	str	r3, [r2, #8]
  HAL_StatusTypeDef status = HAL_OK;
 8008470:	2200      	movs	r2, #0
}
 8008472:	e7c9      	b.n	8008408 <HAL_TIM_ConfigClockSource+0x68>
      TIM_ETR_SetConfig(htim->Instance,
 8008474:	68cb      	ldr	r3, [r1, #12]
 8008476:	e9d1 2101 	ldrd	r2, r1, [r1, #4]
 800847a:	f7ff ff87 	bl	800838c <TIM_ETR_SetConfig>
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800847e:	6822      	ldr	r2, [r4, #0]
 8008480:	6893      	ldr	r3, [r2, #8]
 8008482:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8008486:	e7f2      	b.n	800846e <HAL_TIM_ConfigClockSource+0xce>
      TIM_TI1_ConfigInputStage(htim->Instance,
 8008488:	684a      	ldr	r2, [r1, #4]
 800848a:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 800848c:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800848e:	6a05      	ldr	r5, [r0, #32]
 8008490:	f025 0501 	bic.w	r5, r5, #1
 8008494:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 8008496:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008498:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800849c:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80084a0:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 80084a4:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 80084a6:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 80084a8:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80084aa:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80084ac:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80084b0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084b4:	f043 0357 	orr.w	r3, r3, #87	; 0x57
  TIMx->SMCR = tmpsmcr;
 80084b8:	6083      	str	r3, [r0, #8]
 80084ba:	e7d9      	b.n	8008470 <HAL_TIM_ConfigClockSource+0xd0>
      TIM_TI2_ConfigInputStage(htim->Instance,
 80084bc:	684d      	ldr	r5, [r1, #4]
 80084be:	68ce      	ldr	r6, [r1, #12]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80084c0:	6a01      	ldr	r1, [r0, #32]
 80084c2:	f021 0110 	bic.w	r1, r1, #16
 80084c6:	6201      	str	r1, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084c8:	6982      	ldr	r2, [r0, #24]
  tmpccer = TIMx->CCER;
 80084ca:	6a03      	ldr	r3, [r0, #32]
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80084cc:	f422 4270 	bic.w	r2, r2, #61440	; 0xf000
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80084d0:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
  tmpccer |= (TIM_ICPolarity << 4U);
 80084d4:	ea43 1305 	orr.w	r3, r3, r5, lsl #4
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80084d8:	ea42 3206 	orr.w	r2, r2, r6, lsl #12
  TIMx->CCMR1 = tmpccmr1 ;
 80084dc:	6182      	str	r2, [r0, #24]
  TIMx->CCER = tmpccer;
 80084de:	6203      	str	r3, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 80084e0:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 80084e2:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 80084e6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80084ea:	f043 0367 	orr.w	r3, r3, #103	; 0x67
  TIMx->SMCR = tmpsmcr;
 80084ee:	e7e3      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x118>
      TIM_TI1_ConfigInputStage(htim->Instance,
 80084f0:	684a      	ldr	r2, [r1, #4]
 80084f2:	68ce      	ldr	r6, [r1, #12]
  tmpccer = TIMx->CCER;
 80084f4:	6a01      	ldr	r1, [r0, #32]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 80084f6:	6a05      	ldr	r5, [r0, #32]
 80084f8:	f025 0501 	bic.w	r5, r5, #1
 80084fc:	6205      	str	r5, [r0, #32]
  tmpccmr1 = TIMx->CCMR1;
 80084fe:	6983      	ldr	r3, [r0, #24]
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8008500:	f021 010a 	bic.w	r1, r1, #10
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8008504:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8008508:	ea43 1306 	orr.w	r3, r3, r6, lsl #4
  tmpccer |= TIM_ICPolarity;
 800850c:	430a      	orrs	r2, r1
  TIMx->CCMR1 = tmpccmr1;
 800850e:	6183      	str	r3, [r0, #24]
  TIMx->CCER = tmpccer;
 8008510:	6202      	str	r2, [r0, #32]
  tmpsmcr = TIMx->SMCR;
 8008512:	6883      	ldr	r3, [r0, #8]
  tmpsmcr &= ~TIM_SMCR_TS;
 8008514:	f423 1340 	bic.w	r3, r3, #3145728	; 0x300000
 8008518:	f023 0370 	bic.w	r3, r3, #112	; 0x70
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800851c:	f043 0347 	orr.w	r3, r3, #71	; 0x47
 8008520:	e7ca      	b.n	80084b8 <HAL_TIM_ConfigClockSource+0x118>
  __HAL_LOCK(htim);
 8008522:	461a      	mov	r2, r3
 8008524:	e776      	b.n	8008414 <HAL_TIM_ConfigClockSource+0x74>
 8008526:	bf00      	nop
 8008528:	ffce0088 	.word	0xffce0088
 800852c:	00100040 	.word	0x00100040
 8008530:	00100020 	.word	0x00100020
 8008534:	00100030 	.word	0x00100030
 8008538:	00100060 	.word	0x00100060

0800853c <TIM_CCxChannelCmd>:
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800853c:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800853e:	f001 011f 	and.w	r1, r1, #31
{
 8008542:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008544:	2401      	movs	r4, #1
 8008546:	408c      	lsls	r4, r1
  TIMx->CCER &= ~tmp;
 8008548:	ea23 0304 	bic.w	r3, r3, r4
 800854c:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800854e:	6a03      	ldr	r3, [r0, #32]
 8008550:	408a      	lsls	r2, r1
 8008552:	431a      	orrs	r2, r3
 8008554:	6202      	str	r2, [r0, #32]
}
 8008556:	bd10      	pop	{r4, pc}

08008558 <HAL_TIM_OC_Start>:
{
 8008558:	b510      	push	{r4, lr}
 800855a:	4604      	mov	r4, r0
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800855c:	b929      	cbnz	r1, 800856a <HAL_TIM_OC_Start+0x12>
 800855e:	f890 303e 	ldrb.w	r3, [r0, #62]	; 0x3e
 8008562:	2b01      	cmp	r3, #1
 8008564:	d027      	beq.n	80085b6 <HAL_TIM_OC_Start+0x5e>
    return HAL_ERROR;
 8008566:	2001      	movs	r0, #1
 8008568:	e04d      	b.n	8008606 <HAL_TIM_OC_Start+0xae>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800856a:	2904      	cmp	r1, #4
 800856c:	d107      	bne.n	800857e <HAL_TIM_OC_Start+0x26>
 800856e:	f890 303f 	ldrb.w	r3, [r0, #63]	; 0x3f
 8008572:	2b01      	cmp	r3, #1
 8008574:	d1f7      	bne.n	8008566 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008576:	2302      	movs	r3, #2
 8008578:	f880 303f 	strb.w	r3, [r0, #63]	; 0x3f
 800857c:	e01e      	b.n	80085bc <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800857e:	2908      	cmp	r1, #8
 8008580:	d10d      	bne.n	800859e <HAL_TIM_OC_Start+0x46>
 8008582:	f890 3040 	ldrb.w	r3, [r0, #64]	; 0x40
 8008586:	3b01      	subs	r3, #1
 8008588:	bf18      	it	ne
 800858a:	2301      	movne	r3, #1
 800858c:	2b00      	cmp	r3, #0
 800858e:	d1ea      	bne.n	8008566 <HAL_TIM_OC_Start+0xe>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008590:	2908      	cmp	r1, #8
 8008592:	f04f 0302 	mov.w	r3, #2
 8008596:	d137      	bne.n	8008608 <HAL_TIM_OC_Start+0xb0>
 8008598:	f884 3040 	strb.w	r3, [r4, #64]	; 0x40
 800859c:	e00e      	b.n	80085bc <HAL_TIM_OC_Start+0x64>
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800859e:	290c      	cmp	r1, #12
 80085a0:	d102      	bne.n	80085a8 <HAL_TIM_OC_Start+0x50>
 80085a2:	f890 3041 	ldrb.w	r3, [r0, #65]	; 0x41
 80085a6:	e7ee      	b.n	8008586 <HAL_TIM_OC_Start+0x2e>
 80085a8:	2910      	cmp	r1, #16
 80085aa:	bf0c      	ite	eq
 80085ac:	f890 3042 	ldrbeq.w	r3, [r0, #66]	; 0x42
 80085b0:	f890 3043 	ldrbne.w	r3, [r0, #67]	; 0x43
 80085b4:	e7e7      	b.n	8008586 <HAL_TIM_OC_Start+0x2e>
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80085b6:	2302      	movs	r3, #2
 80085b8:	f880 303e 	strb.w	r3, [r0, #62]	; 0x3e
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80085bc:	2201      	movs	r2, #1
 80085be:	6820      	ldr	r0, [r4, #0]
 80085c0:	f7ff ffbc 	bl	800853c <TIM_CCxChannelCmd>
  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80085c4:	6823      	ldr	r3, [r4, #0]
 80085c6:	4a2a      	ldr	r2, [pc, #168]	; (8008670 <HAL_TIM_OC_Start+0x118>)
 80085c8:	4293      	cmp	r3, r2
 80085ca:	d029      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
 80085cc:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085d0:	4293      	cmp	r3, r2
 80085d2:	d025      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
 80085d4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80085d8:	4293      	cmp	r3, r2
 80085da:	d021      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
 80085dc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085e0:	4293      	cmp	r3, r2
 80085e2:	d01d      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
 80085e4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80085e8:	4293      	cmp	r3, r2
 80085ea:	d019      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
 80085ec:	f502 6200 	add.w	r2, r2, #2048	; 0x800
 80085f0:	4293      	cmp	r3, r2
 80085f2:	d015      	beq.n	8008620 <HAL_TIM_OC_Start+0xc8>
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80085f4:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80085f8:	d11a      	bne.n	8008630 <HAL_TIM_OC_Start+0xd8>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80085fa:	6899      	ldr	r1, [r3, #8]
 80085fc:	4a1d      	ldr	r2, [pc, #116]	; (8008674 <HAL_TIM_OC_Start+0x11c>)
 80085fe:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008600:	2a06      	cmp	r2, #6
 8008602:	d131      	bne.n	8008668 <HAL_TIM_OC_Start+0x110>
  return HAL_OK;
 8008604:	2000      	movs	r0, #0
}
 8008606:	bd10      	pop	{r4, pc}
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8008608:	290c      	cmp	r1, #12
 800860a:	d102      	bne.n	8008612 <HAL_TIM_OC_Start+0xba>
 800860c:	f884 3041 	strb.w	r3, [r4, #65]	; 0x41
 8008610:	e7d4      	b.n	80085bc <HAL_TIM_OC_Start+0x64>
 8008612:	2910      	cmp	r1, #16
 8008614:	bf0c      	ite	eq
 8008616:	f884 3042 	strbeq.w	r3, [r4, #66]	; 0x42
 800861a:	f884 3043 	strbne.w	r3, [r4, #67]	; 0x43
 800861e:	e7cd      	b.n	80085bc <HAL_TIM_OC_Start+0x64>
    __HAL_TIM_MOE_ENABLE(htim);
 8008620:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8008622:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8008626:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8008628:	4a11      	ldr	r2, [pc, #68]	; (8008670 <HAL_TIM_OC_Start+0x118>)
 800862a:	4293      	cmp	r3, r2
 800862c:	d1e2      	bne.n	80085f4 <HAL_TIM_OC_Start+0x9c>
 800862e:	e7e4      	b.n	80085fa <HAL_TIM_OC_Start+0xa2>
 8008630:	4a11      	ldr	r2, [pc, #68]	; (8008678 <HAL_TIM_OC_Start+0x120>)
 8008632:	4293      	cmp	r3, r2
 8008634:	d0e1      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
 8008636:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800863a:	4293      	cmp	r3, r2
 800863c:	d0dd      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
 800863e:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008642:	4293      	cmp	r3, r2
 8008644:	d0d9      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
 8008646:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 800864a:	4293      	cmp	r3, r2
 800864c:	d0d5      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
 800864e:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 8008652:	4293      	cmp	r3, r2
 8008654:	d0d1      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
 8008656:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 800865a:	4293      	cmp	r3, r2
 800865c:	d0cd      	beq.n	80085fa <HAL_TIM_OC_Start+0xa2>
    __HAL_TIM_ENABLE(htim);
 800865e:	681a      	ldr	r2, [r3, #0]
 8008660:	f042 0201 	orr.w	r2, r2, #1
 8008664:	601a      	str	r2, [r3, #0]
 8008666:	e7cd      	b.n	8008604 <HAL_TIM_OC_Start+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008668:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 800866c:	d1f7      	bne.n	800865e <HAL_TIM_OC_Start+0x106>
 800866e:	e7c9      	b.n	8008604 <HAL_TIM_OC_Start+0xac>
 8008670:	40012c00 	.word	0x40012c00
 8008674:	00010007 	.word	0x00010007
 8008678:	40000400 	.word	0x40000400

0800867c <HAL_TIM_PWM_Start>:
 800867c:	f7ff bf6c 	b.w	8008558 <HAL_TIM_OC_Start>

08008680 <TIM_CCxNChannelCmd>:
  uint32_t tmp;

  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */

  /* Reset the CCxNE Bit */
  TIMx->CCER &=  ~tmp;
 8008680:	6a03      	ldr	r3, [r0, #32]
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008682:	f001 011f 	and.w	r1, r1, #31
{
 8008686:	b510      	push	{r4, lr}
  tmp = TIM_CCER_CC1NE << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8008688:	2404      	movs	r4, #4
 800868a:	408c      	lsls	r4, r1
  TIMx->CCER &=  ~tmp;
 800868c:	ea23 0304 	bic.w	r3, r3, r4
 8008690:	6203      	str	r3, [r0, #32]

  /* Set or reset the CCxNE Bit */
  TIMx->CCER |= (uint32_t)(ChannelNState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8008692:	6a03      	ldr	r3, [r0, #32]
 8008694:	408a      	lsls	r2, r1
 8008696:	431a      	orrs	r2, r3
 8008698:	6202      	str	r2, [r0, #32]
}
 800869a:	bd10      	pop	{r4, pc}

0800869c <HAL_TIMEx_OCN_Start>:
{
 800869c:	b510      	push	{r4, lr}
 800869e:	4604      	mov	r4, r0
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086a0:	b929      	cbnz	r1, 80086ae <HAL_TIMEx_OCN_Start+0x12>
 80086a2:	f890 3044 	ldrb.w	r3, [r0, #68]	; 0x44
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d01d      	beq.n	80086e6 <HAL_TIMEx_OCN_Start+0x4a>
    return HAL_ERROR;
 80086aa:	2001      	movs	r0, #1
}
 80086ac:	bd10      	pop	{r4, pc}
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086ae:	2904      	cmp	r1, #4
 80086b0:	d107      	bne.n	80086c2 <HAL_TIMEx_OCN_Start+0x26>
 80086b2:	f890 3045 	ldrb.w	r3, [r0, #69]	; 0x45
 80086b6:	2b01      	cmp	r3, #1
 80086b8:	d1f7      	bne.n	80086aa <HAL_TIMEx_OCN_Start+0xe>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086ba:	2302      	movs	r3, #2
 80086bc:	f880 3045 	strb.w	r3, [r0, #69]	; 0x45
 80086c0:	e014      	b.n	80086ec <HAL_TIMEx_OCN_Start+0x50>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086c2:	2908      	cmp	r1, #8
 80086c4:	d107      	bne.n	80086d6 <HAL_TIMEx_OCN_Start+0x3a>
 80086c6:	f890 3046 	ldrb.w	r3, [r0, #70]	; 0x46
 80086ca:	2b01      	cmp	r3, #1
 80086cc:	d1ed      	bne.n	80086aa <HAL_TIMEx_OCN_Start+0xe>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086ce:	2302      	movs	r3, #2
 80086d0:	f880 3046 	strb.w	r3, [r0, #70]	; 0x46
 80086d4:	e00a      	b.n	80086ec <HAL_TIMEx_OCN_Start+0x50>
  if (TIM_CHANNEL_N_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 80086d6:	f890 3047 	ldrb.w	r3, [r0, #71]	; 0x47
 80086da:	2b01      	cmp	r3, #1
 80086dc:	d1e5      	bne.n	80086aa <HAL_TIMEx_OCN_Start+0xe>
  TIM_CHANNEL_N_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80086de:	2302      	movs	r3, #2
 80086e0:	f880 3047 	strb.w	r3, [r0, #71]	; 0x47
 80086e4:	e002      	b.n	80086ec <HAL_TIMEx_OCN_Start+0x50>
 80086e6:	2302      	movs	r3, #2
 80086e8:	f880 3044 	strb.w	r3, [r0, #68]	; 0x44
  TIM_CCxNChannelCmd(htim->Instance, Channel, TIM_CCxN_ENABLE);
 80086ec:	2204      	movs	r2, #4
 80086ee:	6820      	ldr	r0, [r4, #0]
 80086f0:	f7ff ffc6 	bl	8008680 <TIM_CCxNChannelCmd>
  __HAL_TIM_MOE_ENABLE(htim);
 80086f4:	6823      	ldr	r3, [r4, #0]
 80086f6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80086f8:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80086fc:	645a      	str	r2, [r3, #68]	; 0x44
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80086fe:	4a16      	ldr	r2, [pc, #88]	; (8008758 <HAL_TIMEx_OCN_Start+0xbc>)
 8008700:	4293      	cmp	r3, r2
 8008702:	d01a      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 8008704:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8008708:	d017      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 800870a:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 800870e:	4293      	cmp	r3, r2
 8008710:	d013      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 8008712:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 8008716:	4293      	cmp	r3, r2
 8008718:	d00f      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 800871a:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 800871e:	4293      	cmp	r3, r2
 8008720:	d00b      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 8008722:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 8008726:	4293      	cmp	r3, r2
 8008728:	d007      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 800872a:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 800872e:	4293      	cmp	r3, r2
 8008730:	d003      	beq.n	800873a <HAL_TIMEx_OCN_Start+0x9e>
 8008732:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 8008736:	4293      	cmp	r3, r2
 8008738:	d107      	bne.n	800874a <HAL_TIMEx_OCN_Start+0xae>
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800873a:	6899      	ldr	r1, [r3, #8]
 800873c:	4a07      	ldr	r2, [pc, #28]	; (800875c <HAL_TIMEx_OCN_Start+0xc0>)
 800873e:	400a      	ands	r2, r1
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8008740:	2a06      	cmp	r2, #6
 8008742:	d006      	beq.n	8008752 <HAL_TIMEx_OCN_Start+0xb6>
 8008744:	f5b2 3f80 	cmp.w	r2, #65536	; 0x10000
 8008748:	d003      	beq.n	8008752 <HAL_TIMEx_OCN_Start+0xb6>
    __HAL_TIM_ENABLE(htim);
 800874a:	681a      	ldr	r2, [r3, #0]
 800874c:	f042 0201 	orr.w	r2, r2, #1
 8008750:	601a      	str	r2, [r3, #0]
  return HAL_OK;
 8008752:	2000      	movs	r0, #0
 8008754:	e7aa      	b.n	80086ac <HAL_TIMEx_OCN_Start+0x10>
 8008756:	bf00      	nop
 8008758:	40012c00 	.word	0x40012c00
 800875c:	00010007 	.word	0x00010007

08008760 <HAL_TIMEx_PWMN_Start>:
 8008760:	f7ff bf9c 	b.w	800869c <HAL_TIMEx_OCN_Start>

08008764 <HAL_TIMEx_MasterConfigSynchronization>:
{
 8008764:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8008766:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800876a:	2b01      	cmp	r3, #1
 800876c:	f04f 0302 	mov.w	r3, #2
 8008770:	d043      	beq.n	80087fa <HAL_TIMEx_MasterConfigSynchronization+0x96>
  htim->State = HAL_TIM_STATE_BUSY;
 8008772:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008776:	4d22      	ldr	r5, [pc, #136]	; (8008800 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
  tmpcr2 = htim->Instance->CR2;
 8008778:	6803      	ldr	r3, [r0, #0]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800877a:	42ab      	cmp	r3, r5
  tmpcr2 = htim->Instance->CR2;
 800877c:	685a      	ldr	r2, [r3, #4]
  tmpsmcr = htim->Instance->SMCR;
 800877e:	689c      	ldr	r4, [r3, #8]
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 8008780:	d007      	beq.n	8008792 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 8008782:	f505 6500 	add.w	r5, r5, #2048	; 0x800
 8008786:	42ab      	cmp	r3, r5
 8008788:	d003      	beq.n	8008792 <HAL_TIMEx_MasterConfigSynchronization+0x2e>
 800878a:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800878e:	42ab      	cmp	r3, r5
 8008790:	d103      	bne.n	800879a <HAL_TIMEx_MasterConfigSynchronization+0x36>
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008792:	684d      	ldr	r5, [r1, #4]
    tmpcr2 &= ~TIM_CR2_MMS2;
 8008794:	f422 0270 	bic.w	r2, r2, #15728640	; 0xf00000
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8008798:	432a      	orrs	r2, r5
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800879a:	680d      	ldr	r5, [r1, #0]
  tmpcr2 &= ~TIM_CR2_MMS;
 800879c:	f022 7200 	bic.w	r2, r2, #33554432	; 0x2000000
 80087a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 80087a4:	432a      	orrs	r2, r5
  htim->Instance->CR2 = tmpcr2;
 80087a6:	605a      	str	r2, [r3, #4]
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80087a8:	4a15      	ldr	r2, [pc, #84]	; (8008800 <HAL_TIMEx_MasterConfigSynchronization+0x9c>)
 80087aa:	4293      	cmp	r3, r2
 80087ac:	d01a      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087ae:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 80087b2:	d017      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087b4:	f5a2 3294 	sub.w	r2, r2, #75776	; 0x12800
 80087b8:	4293      	cmp	r3, r2
 80087ba:	d013      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087bc:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80087c0:	4293      	cmp	r3, r2
 80087c2:	d00f      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087c4:	f502 6280 	add.w	r2, r2, #1024	; 0x400
 80087c8:	4293      	cmp	r3, r2
 80087ca:	d00b      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087cc:	f502 3294 	add.w	r2, r2, #75776	; 0x12800
 80087d0:	4293      	cmp	r3, r2
 80087d2:	d007      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087d4:	f502 6240 	add.w	r2, r2, #3072	; 0xc00
 80087d8:	4293      	cmp	r3, r2
 80087da:	d003      	beq.n	80087e4 <HAL_TIMEx_MasterConfigSynchronization+0x80>
 80087dc:	f502 5280 	add.w	r2, r2, #4096	; 0x1000
 80087e0:	4293      	cmp	r3, r2
 80087e2:	d104      	bne.n	80087ee <HAL_TIMEx_MasterConfigSynchronization+0x8a>
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087e4:	6889      	ldr	r1, [r1, #8]
    tmpsmcr &= ~TIM_SMCR_MSM;
 80087e6:	f024 0280 	bic.w	r2, r4, #128	; 0x80
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80087ea:	430a      	orrs	r2, r1
    htim->Instance->SMCR = tmpsmcr;
 80087ec:	609a      	str	r2, [r3, #8]
  htim->State = HAL_TIM_STATE_READY;
 80087ee:	2301      	movs	r3, #1
 80087f0:	f880 303d 	strb.w	r3, [r0, #61]	; 0x3d
  __HAL_UNLOCK(htim);
 80087f4:	2300      	movs	r3, #0
 80087f6:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  __HAL_LOCK(htim);
 80087fa:	4618      	mov	r0, r3
}
 80087fc:	bd30      	pop	{r4, r5, pc}
 80087fe:	bf00      	nop
 8008800:	40012c00 	.word	0x40012c00

08008804 <HAL_TIMEx_ConfigBreakDeadTime>:
{
 8008804:	b530      	push	{r4, r5, lr}
  __HAL_LOCK(htim);
 8008806:	f890 303c 	ldrb.w	r3, [r0, #60]	; 0x3c
 800880a:	2b01      	cmp	r3, #1
 800880c:	d058      	beq.n	80088c0 <HAL_TIMEx_ConfigBreakDeadTime+0xbc>
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 800880e:	68cb      	ldr	r3, [r1, #12]
 8008810:	688a      	ldr	r2, [r1, #8]
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008812:	4c2c      	ldr	r4, [pc, #176]	; (80088c4 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8008814:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8008818:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 800881a:	684a      	ldr	r2, [r1, #4]
 800881c:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8008820:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8008822:	680a      	ldr	r2, [r1, #0]
 8008824:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8008828:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 800882a:	690a      	ldr	r2, [r1, #16]
 800882c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8008830:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8008832:	694a      	ldr	r2, [r1, #20]
 8008834:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8008838:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800883a:	6b0a      	ldr	r2, [r1, #48]	; 0x30
 800883c:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8008840:	4313      	orrs	r3, r2
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 8008842:	698a      	ldr	r2, [r1, #24]
 8008844:	f423 2370 	bic.w	r3, r3, #983040	; 0xf0000
 8008848:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
  if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 800884c:	6802      	ldr	r2, [r0, #0]
 800884e:	42a2      	cmp	r2, r4
 8008850:	d006      	beq.n	8008860 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8008852:	4d1d      	ldr	r5, [pc, #116]	; (80088c8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 8008854:	42aa      	cmp	r2, r5
 8008856:	d003      	beq.n	8008860 <HAL_TIMEx_ConfigBreakDeadTime+0x5c>
 8008858:	f505 55e0 	add.w	r5, r5, #7168	; 0x1c00
 800885c:	42aa      	cmp	r2, r5
 800885e:	d129      	bne.n	80088b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008860:	69cd      	ldr	r5, [r1, #28]
 8008862:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8008866:	42a2      	cmp	r2, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 8008868:	ea43 0305 	orr.w	r3, r3, r5
  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 800886c:	d006      	beq.n	800887c <HAL_TIMEx_ConfigBreakDeadTime+0x78>
 800886e:	4c16      	ldr	r4, [pc, #88]	; (80088c8 <HAL_TIMEx_ConfigBreakDeadTime+0xc4>)
 8008870:	42a2      	cmp	r2, r4
 8008872:	d003      	beq.n	800887c <HAL_TIMEx_ConfigBreakDeadTime+0x78>
 8008874:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 8008878:	42a2      	cmp	r2, r4
 800887a:	d11b      	bne.n	80088b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800887c:	6a8c      	ldr	r4, [r1, #40]	; 0x28
 800887e:	f423 0370 	bic.w	r3, r3, #15728640	; 0xf00000
 8008882:	ea43 5304 	orr.w	r3, r3, r4, lsl #20
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 8008886:	6a0c      	ldr	r4, [r1, #32]
 8008888:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 800888c:	4323      	orrs	r3, r4
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800888e:	6a4c      	ldr	r4, [r1, #36]	; 0x24
 8008890:	f023 7300 	bic.w	r3, r3, #33554432	; 0x2000000
 8008894:	4323      	orrs	r3, r4
    if (IS_TIM_ADVANCED_INSTANCE(htim->Instance))
 8008896:	4c0b      	ldr	r4, [pc, #44]	; (80088c4 <HAL_TIMEx_ConfigBreakDeadTime+0xc0>)
 8008898:	42a2      	cmp	r2, r4
 800889a:	d007      	beq.n	80088ac <HAL_TIMEx_ConfigBreakDeadTime+0xa8>
 800889c:	f504 6400 	add.w	r4, r4, #2048	; 0x800
 80088a0:	42a2      	cmp	r2, r4
 80088a2:	d003      	beq.n	80088ac <HAL_TIMEx_ConfigBreakDeadTime+0xa8>
 80088a4:	f504 54e0 	add.w	r4, r4, #7168	; 0x1c00
 80088a8:	42a2      	cmp	r2, r4
 80088aa:	d103      	bne.n	80088b4 <HAL_TIMEx_ConfigBreakDeadTime+0xb0>
      MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 80088ac:	6ac9      	ldr	r1, [r1, #44]	; 0x2c
 80088ae:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 80088b2:	430b      	orrs	r3, r1
  htim->Instance->BDTR = tmpbdtr;
 80088b4:	6453      	str	r3, [r2, #68]	; 0x44
  __HAL_UNLOCK(htim);
 80088b6:	2300      	movs	r3, #0
 80088b8:	f880 303c 	strb.w	r3, [r0, #60]	; 0x3c
  return HAL_OK;
 80088bc:	4618      	mov	r0, r3
}
 80088be:	bd30      	pop	{r4, r5, pc}
  __HAL_LOCK(htim);
 80088c0:	2002      	movs	r0, #2
 80088c2:	e7fc      	b.n	80088be <HAL_TIMEx_ConfigBreakDeadTime+0xba>
 80088c4:	40012c00 	.word	0x40012c00
 80088c8:	40013400 	.word	0x40013400

080088cc <UART_EndTxTransfer>:
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 80088cc:	6802      	ldr	r2, [r0, #0]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088ce:	e852 3f00 	ldrex	r3, [r2]
 80088d2:	f023 03c0 	bic.w	r3, r3, #192	; 0xc0
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088d6:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 80088da:	6802      	ldr	r2, [r0, #0]
 80088dc:	2900      	cmp	r1, #0
 80088de:	d1f5      	bne.n	80088cc <UART_EndTxTransfer>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80088e0:	f102 0308 	add.w	r3, r2, #8
 80088e4:	e853 3f00 	ldrex	r3, [r3]
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 80088e8:	f423 0300 	bic.w	r3, r3, #8388608	; 0x800000
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088ec:	f102 0c08 	add.w	ip, r2, #8
 80088f0:	e84c 3100 	strex	r1, r3, [ip]
 80088f4:	2900      	cmp	r1, #0
 80088f6:	d1f3      	bne.n	80088e0 <UART_EndTxTransfer+0x14>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80088f8:	2320      	movs	r3, #32
 80088fa:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
}
 80088fe:	4770      	bx	lr

08008900 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008900:	b510      	push	{r4, lr}
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008902:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008904:	e852 3f00 	ldrex	r3, [r2]
 8008908:	f423 7390 	bic.w	r3, r3, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800890c:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8008910:	6802      	ldr	r2, [r0, #0]
 8008912:	2900      	cmp	r1, #0
 8008914:	d1f5      	bne.n	8008902 <UART_EndRxTransfer+0x2>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008916:	4c0f      	ldr	r4, [pc, #60]	; (8008954 <UART_EndRxTransfer+0x54>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008918:	f102 0308 	add.w	r3, r2, #8
 800891c:	e853 3f00 	ldrex	r3, [r3]
 8008920:	4023      	ands	r3, r4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008922:	f102 0c08 	add.w	ip, r2, #8
 8008926:	e84c 3100 	strex	r1, r3, [ip]
 800892a:	2900      	cmp	r1, #0
 800892c:	d1f4      	bne.n	8008918 <UART_EndRxTransfer+0x18>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800892e:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008930:	2b01      	cmp	r3, #1
 8008932:	d107      	bne.n	8008944 <UART_EndRxTransfer+0x44>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008934:	e852 3f00 	ldrex	r3, [r2]
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008938:	f023 0310 	bic.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800893c:	e842 3100 	strex	r1, r3, [r2]
 8008940:	2900      	cmp	r1, #0
 8008942:	d1f7      	bne.n	8008934 <UART_EndRxTransfer+0x34>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008944:	2320      	movs	r3, #32
 8008946:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800894a:	2300      	movs	r3, #0
 800894c:	66c3      	str	r3, [r0, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800894e:	6703      	str	r3, [r0, #112]	; 0x70
}
 8008950:	bd10      	pop	{r4, pc}
 8008952:	bf00      	nop
 8008954:	effffffe 	.word	0xeffffffe

08008958 <HAL_UART_Transmit_DMA>:
{
 8008958:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800895a:	4604      	mov	r4, r0
 800895c:	4613      	mov	r3, r2
  if (huart->gState == HAL_UART_STATE_READY)
 800895e:	f8d4 7084 	ldr.w	r7, [r4, #132]	; 0x84
 8008962:	2f20      	cmp	r7, #32
 8008964:	d143      	bne.n	80089ee <HAL_UART_Transmit_DMA+0x96>
    if ((pData == NULL) || (Size == 0U))
 8008966:	b361      	cbz	r1, 80089c2 <HAL_UART_Transmit_DMA+0x6a>
 8008968:	b35a      	cbz	r2, 80089c2 <HAL_UART_Transmit_DMA+0x6a>
    __HAL_LOCK(huart);
 800896a:	f894 2080 	ldrb.w	r2, [r4, #128]	; 0x80
 800896e:	2a01      	cmp	r2, #1
 8008970:	d03d      	beq.n	80089ee <HAL_UART_Transmit_DMA+0x96>
    if (huart->hdmatx != NULL)
 8008972:	6fa0      	ldr	r0, [r4, #120]	; 0x78
    huart->TxXferCount = Size;
 8008974:	f8a4 3056 	strh.w	r3, [r4, #86]	; 0x56
    __HAL_LOCK(huart);
 8008978:	2501      	movs	r5, #1
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897a:	2600      	movs	r6, #0
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800897c:	2221      	movs	r2, #33	; 0x21
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800897e:	f8c4 608c 	str.w	r6, [r4, #140]	; 0x8c
    __HAL_LOCK(huart);
 8008982:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
    huart->pTxBuffPtr  = pData;
 8008986:	6521      	str	r1, [r4, #80]	; 0x50
    huart->TxXferSize  = Size;
 8008988:	f8a4 3054 	strh.w	r3, [r4, #84]	; 0x54
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800898c:	f8c4 2084 	str.w	r2, [r4, #132]	; 0x84
    if (huart->hdmatx != NULL)
 8008990:	b1c8      	cbz	r0, 80089c6 <HAL_UART_Transmit_DMA+0x6e>
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008992:	f8df c060 	ldr.w	ip, [pc, #96]	; 80089f4 <HAL_UART_Transmit_DMA+0x9c>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 8008996:	6822      	ldr	r2, [r4, #0]
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 8008998:	f8c0 c02c 	str.w	ip, [r0, #44]	; 0x2c
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800899c:	f8df c058 	ldr.w	ip, [pc, #88]	; 80089f8 <HAL_UART_Transmit_DMA+0xa0>
 80089a0:	f8c0 c030 	str.w	ip, [r0, #48]	; 0x30
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80089a4:	f8df c054 	ldr.w	ip, [pc, #84]	; 80089fc <HAL_UART_Transmit_DMA+0xa4>
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80089a8:	3228      	adds	r2, #40	; 0x28
      huart->hdmatx->XferAbortCallback = NULL;
 80089aa:	e9c0 c60d 	strd	ip, r6, [r0, #52]	; 0x34
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80089ae:	f7fd fa53 	bl	8005e58 <HAL_DMA_Start_IT>
 80089b2:	b140      	cbz	r0, 80089c6 <HAL_UART_Transmit_DMA+0x6e>
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80089b4:	2310      	movs	r3, #16
 80089b6:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
        __HAL_UNLOCK(huart);
 80089ba:	f884 6080 	strb.w	r6, [r4, #128]	; 0x80
        huart->gState = HAL_UART_STATE_READY;
 80089be:	f8c4 7084 	str.w	r7, [r4, #132]	; 0x84
      return HAL_ERROR;
 80089c2:	2001      	movs	r0, #1
 80089c4:	e012      	b.n	80089ec <HAL_UART_Transmit_DMA+0x94>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80089c6:	6823      	ldr	r3, [r4, #0]
 80089c8:	2240      	movs	r2, #64	; 0x40
 80089ca:	621a      	str	r2, [r3, #32]
    __HAL_UNLOCK(huart);
 80089cc:	2300      	movs	r3, #0
 80089ce:	6822      	ldr	r2, [r4, #0]
 80089d0:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089d4:	f102 0308 	add.w	r3, r2, #8
 80089d8:	e853 3f00 	ldrex	r3, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80089dc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80089e0:	f102 0108 	add.w	r1, r2, #8
 80089e4:	e841 3000 	strex	r0, r3, [r1]
 80089e8:	2800      	cmp	r0, #0
 80089ea:	d1f3      	bne.n	80089d4 <HAL_UART_Transmit_DMA+0x7c>
}
 80089ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return HAL_BUSY;
 80089ee:	2002      	movs	r0, #2
 80089f0:	e7fc      	b.n	80089ec <HAL_UART_Transmit_DMA+0x94>
 80089f2:	bf00      	nop
 80089f4:	08008a03 	.word	0x08008a03
 80089f8:	08008a4b 	.word	0x08008a4b
 80089fc:	08008a5b 	.word	0x08008a5b

08008a00 <HAL_UART_TxCpltCallback>:
 8008a00:	4770      	bx	lr

08008a02 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8008a02:	b508      	push	{r3, lr}
 8008a04:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a06:	6a80      	ldr	r0, [r0, #40]	; 0x28

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008a08:	681b      	ldr	r3, [r3, #0]
 8008a0a:	681b      	ldr	r3, [r3, #0]
 8008a0c:	f013 0320 	ands.w	r3, r3, #32
 8008a10:	d117      	bne.n	8008a42 <UART_DMATransmitCplt+0x40>
  {
    huart->TxXferCount = 0U;
 8008a12:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8008a16:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a18:	f102 0308 	add.w	r3, r2, #8
 8008a1c:	e853 3f00 	ldrex	r3, [r3]
 8008a20:	f023 0380 	bic.w	r3, r3, #128	; 0x80
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a24:	3208      	adds	r2, #8
 8008a26:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8008a2a:	6802      	ldr	r2, [r0, #0]
 8008a2c:	2900      	cmp	r1, #0
 8008a2e:	d1f2      	bne.n	8008a16 <UART_DMATransmitCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a30:	e852 3f00 	ldrex	r3, [r2]

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008a34:	f043 0340 	orr.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a38:	e842 3100 	strex	r1, r3, [r2]
 8008a3c:	2900      	cmp	r1, #0
 8008a3e:	d1f7      	bne.n	8008a30 <UART_DMATransmitCplt+0x2e>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8008a40:	bd08      	pop	{r3, pc}
    HAL_UART_TxCpltCallback(huart);
 8008a42:	f7ff ffdd 	bl	8008a00 <HAL_UART_TxCpltCallback>
}
 8008a46:	e7fb      	b.n	8008a40 <UART_DMATransmitCplt+0x3e>

08008a48 <HAL_UART_TxHalfCpltCallback>:
 8008a48:	4770      	bx	lr

08008a4a <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8008a4a:	b508      	push	{r3, lr}
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8008a4c:	6a80      	ldr	r0, [r0, #40]	; 0x28
 8008a4e:	f7ff fffb 	bl	8008a48 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008a52:	bd08      	pop	{r3, pc}

08008a54 <HAL_UART_RxCpltCallback>:
 8008a54:	4770      	bx	lr

08008a56 <HAL_UART_RxHalfCpltCallback>:
 8008a56:	4770      	bx	lr

08008a58 <HAL_UART_ErrorCallback>:
 8008a58:	4770      	bx	lr

08008a5a <UART_DMAError>:
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008a5a:	6a80      	ldr	r0, [r0, #40]	; 0x28

  const HAL_UART_StateTypeDef gstate = huart->gState;
  const HAL_UART_StateTypeDef rxstate = huart->RxState;

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a5c:	6802      	ldr	r2, [r0, #0]
  const HAL_UART_StateTypeDef gstate = huart->gState;
 8008a5e:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
{
 8008a62:	b510      	push	{r4, lr}
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8008a64:	f8d0 4088 	ldr.w	r4, [r0, #136]	; 0x88
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8008a68:	6892      	ldr	r2, [r2, #8]
 8008a6a:	0612      	lsls	r2, r2, #24
 8008a6c:	d506      	bpl.n	8008a7c <UART_DMAError+0x22>
 8008a6e:	2b21      	cmp	r3, #33	; 0x21
 8008a70:	d104      	bne.n	8008a7c <UART_DMAError+0x22>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8008a72:	2300      	movs	r3, #0
 8008a74:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
    UART_EndTxTransfer(huart);
 8008a78:	f7ff ff28 	bl	80088cc <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8008a7c:	6803      	ldr	r3, [r0, #0]
 8008a7e:	689b      	ldr	r3, [r3, #8]
 8008a80:	065b      	lsls	r3, r3, #25
 8008a82:	d506      	bpl.n	8008a92 <UART_DMAError+0x38>
 8008a84:	2c22      	cmp	r4, #34	; 0x22
 8008a86:	d104      	bne.n	8008a92 <UART_DMAError+0x38>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8008a88:	2300      	movs	r3, #0
 8008a8a:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    UART_EndRxTransfer(huart);
 8008a8e:	f7ff ff37 	bl	8008900 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8008a92:	f8d0 308c 	ldr.w	r3, [r0, #140]	; 0x8c
 8008a96:	f043 0310 	orr.w	r3, r3, #16
 8008a9a:	f8c0 308c 	str.w	r3, [r0, #140]	; 0x8c
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008a9e:	f7ff ffdb 	bl	8008a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aa2:	bd10      	pop	{r4, pc}

08008aa4 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aa4:	b508      	push	{r3, lr}
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008aa6:	6a80      	ldr	r0, [r0, #40]	; 0x28
  huart->RxXferCount = 0U;
 8008aa8:	2300      	movs	r3, #0
 8008aaa:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
  huart->TxXferCount = 0U;
 8008aae:	f8a0 3056 	strh.w	r3, [r0, #86]	; 0x56
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ab2:	f7ff ffd1 	bl	8008a58 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008ab6:	bd08      	pop	{r3, pc}

08008ab8 <HAL_UART_IRQHandler>:
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8008ab8:	6803      	ldr	r3, [r0, #0]
 8008aba:	69da      	ldr	r2, [r3, #28]
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8008abc:	6819      	ldr	r1, [r3, #0]
{
 8008abe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
  if (errorflags == 0U)
 8008ac2:	f640 060f 	movw	r6, #2063	; 0x80f
 8008ac6:	4232      	tst	r2, r6
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8008ac8:	689d      	ldr	r5, [r3, #8]
{
 8008aca:	4604      	mov	r4, r0
  if (errorflags == 0U)
 8008acc:	d110      	bne.n	8008af0 <HAL_UART_IRQHandler+0x38>
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008ace:	0696      	lsls	r6, r2, #26
 8008ad0:	f140 8096 	bpl.w	8008c00 <HAL_UART_IRQHandler+0x148>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008ad4:	f001 0620 	and.w	r6, r1, #32
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008ad8:	f005 5780 	and.w	r7, r5, #268435456	; 0x10000000
 8008adc:	433e      	orrs	r6, r7
 8008ade:	f000 808f 	beq.w	8008c00 <HAL_UART_IRQHandler+0x148>
      if (huart->RxISR != NULL)
 8008ae2:	6f03      	ldr	r3, [r0, #112]	; 0x70
 8008ae4:	2b00      	cmp	r3, #0
 8008ae6:	f000 8084 	beq.w	8008bf2 <HAL_UART_IRQHandler+0x13a>
}
 8008aea:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008aee:	4718      	bx	r3
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008af0:	4ea7      	ldr	r6, [pc, #668]	; (8008d90 <HAL_UART_IRQHandler+0x2d8>)
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008af2:	48a8      	ldr	r0, [pc, #672]	; (8008d94 <HAL_UART_IRQHandler+0x2dc>)
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8008af4:	402e      	ands	r6, r5
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8008af6:	4008      	ands	r0, r1
 8008af8:	4330      	orrs	r0, r6
 8008afa:	f000 8081 	beq.w	8008c00 <HAL_UART_IRQHandler+0x148>
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8008afe:	07d7      	lsls	r7, r2, #31
 8008b00:	d509      	bpl.n	8008b16 <HAL_UART_IRQHandler+0x5e>
 8008b02:	05c8      	lsls	r0, r1, #23
 8008b04:	d507      	bpl.n	8008b16 <HAL_UART_IRQHandler+0x5e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8008b06:	2001      	movs	r0, #1
 8008b08:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8008b0a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008b0e:	f040 0001 	orr.w	r0, r0, #1
 8008b12:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b16:	0797      	lsls	r7, r2, #30
 8008b18:	d509      	bpl.n	8008b2e <HAL_UART_IRQHandler+0x76>
 8008b1a:	07e8      	lsls	r0, r5, #31
 8008b1c:	d507      	bpl.n	8008b2e <HAL_UART_IRQHandler+0x76>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8008b1e:	2002      	movs	r0, #2
 8008b20:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8008b22:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008b26:	f040 0004 	orr.w	r0, r0, #4
 8008b2a:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8008b2e:	0757      	lsls	r7, r2, #29
 8008b30:	d509      	bpl.n	8008b46 <HAL_UART_IRQHandler+0x8e>
 8008b32:	07e8      	lsls	r0, r5, #31
 8008b34:	d507      	bpl.n	8008b46 <HAL_UART_IRQHandler+0x8e>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8008b36:	2004      	movs	r0, #4
 8008b38:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8008b3a:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008b3e:	f040 0002 	orr.w	r0, r0, #2
 8008b42:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_ORE) != 0U)
 8008b46:	0717      	lsls	r7, r2, #28
 8008b48:	d50b      	bpl.n	8008b62 <HAL_UART_IRQHandler+0xaa>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8008b4a:	f001 0020 	and.w	r0, r1, #32
 8008b4e:	4330      	orrs	r0, r6
 8008b50:	d007      	beq.n	8008b62 <HAL_UART_IRQHandler+0xaa>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008b52:	2008      	movs	r0, #8
 8008b54:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8008b56:	f8d4 008c 	ldr.w	r0, [r4, #140]	; 0x8c
 8008b5a:	f040 0008 	orr.w	r0, r0, #8
 8008b5e:	f8c4 008c 	str.w	r0, [r4, #140]	; 0x8c
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8008b62:	0516      	lsls	r6, r2, #20
 8008b64:	d50a      	bpl.n	8008b7c <HAL_UART_IRQHandler+0xc4>
 8008b66:	0148      	lsls	r0, r1, #5
 8008b68:	d508      	bpl.n	8008b7c <HAL_UART_IRQHandler+0xc4>
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008b6a:	f44f 6000 	mov.w	r0, #2048	; 0x800
 8008b6e:	6218      	str	r0, [r3, #32]
      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8008b70:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008b74:	f043 0320 	orr.w	r3, r3, #32
 8008b78:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8008b7c:	f8d4 308c 	ldr.w	r3, [r4, #140]	; 0x8c
 8008b80:	2b00      	cmp	r3, #0
 8008b82:	d036      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8008b84:	0693      	lsls	r3, r2, #26
 8008b86:	d50a      	bpl.n	8008b9e <HAL_UART_IRQHandler+0xe6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8008b88:	f001 0120 	and.w	r1, r1, #32
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8008b8c:	f005 5580 	and.w	r5, r5, #268435456	; 0x10000000
 8008b90:	ea51 0305 	orrs.w	r3, r1, r5
 8008b94:	d003      	beq.n	8008b9e <HAL_UART_IRQHandler+0xe6>
        if (huart->RxISR != NULL)
 8008b96:	6f23      	ldr	r3, [r4, #112]	; 0x70
 8008b98:	b10b      	cbz	r3, 8008b9e <HAL_UART_IRQHandler+0xe6>
          huart->RxISR(huart);
 8008b9a:	4620      	mov	r0, r4
 8008b9c:	4798      	blx	r3
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008b9e:	6823      	ldr	r3, [r4, #0]
      errorcode = huart->ErrorCode;
 8008ba0:	f8d4 508c 	ldr.w	r5, [r4, #140]	; 0x8c
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008ba4:	689b      	ldr	r3, [r3, #8]
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8008ba6:	f005 0528 	and.w	r5, r5, #40	; 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008baa:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8008bae:	431d      	orrs	r5, r3
        UART_EndRxTransfer(huart);
 8008bb0:	4620      	mov	r0, r4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8008bb2:	d020      	beq.n	8008bf6 <HAL_UART_IRQHandler+0x13e>
        UART_EndRxTransfer(huart);
 8008bb4:	f7ff fea4 	bl	8008900 <UART_EndRxTransfer>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008bb8:	6822      	ldr	r2, [r4, #0]
 8008bba:	6893      	ldr	r3, [r2, #8]
 8008bbc:	065f      	lsls	r7, r3, #25
 8008bbe:	d515      	bpl.n	8008bec <HAL_UART_IRQHandler+0x134>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008bc0:	f102 0308 	add.w	r3, r2, #8
 8008bc4:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008bc8:	f023 0340 	bic.w	r3, r3, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008bcc:	f102 0008 	add.w	r0, r2, #8
 8008bd0:	e840 3100 	strex	r1, r3, [r0]
 8008bd4:	2900      	cmp	r1, #0
 8008bd6:	d1f3      	bne.n	8008bc0 <HAL_UART_IRQHandler+0x108>
          if (huart->hdmarx != NULL)
 8008bd8:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008bda:	b138      	cbz	r0, 8008bec <HAL_UART_IRQHandler+0x134>
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8008bdc:	4b6e      	ldr	r3, [pc, #440]	; (8008d98 <HAL_UART_IRQHandler+0x2e0>)
 8008bde:	6383      	str	r3, [r0, #56]	; 0x38
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8008be0:	f7fd f9af 	bl	8005f42 <HAL_DMA_Abort_IT>
 8008be4:	b128      	cbz	r0, 8008bf2 <HAL_UART_IRQHandler+0x13a>
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8008be6:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008be8:	6b83      	ldr	r3, [r0, #56]	; 0x38
 8008bea:	e77e      	b.n	8008aea <HAL_UART_IRQHandler+0x32>
            HAL_UART_ErrorCallback(huart);
 8008bec:	4620      	mov	r0, r4
 8008bee:	f7ff ff33 	bl	8008a58 <HAL_UART_ErrorCallback>
}
 8008bf2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
        HAL_UART_ErrorCallback(huart);
 8008bf6:	f7ff ff2f 	bl	8008a58 <HAL_UART_ErrorCallback>
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8008bfa:	f8c4 508c 	str.w	r5, [r4, #140]	; 0x8c
 8008bfe:	e7f8      	b.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008c00:	6ee0      	ldr	r0, [r4, #108]	; 0x6c
 8008c02:	2801      	cmp	r0, #1
 8008c04:	f040 8081 	bne.w	8008d0a <HAL_UART_IRQHandler+0x252>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8008c08:	06d6      	lsls	r6, r2, #27
 8008c0a:	d57e      	bpl.n	8008d0a <HAL_UART_IRQHandler+0x252>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8008c0c:	06c8      	lsls	r0, r1, #27
 8008c0e:	d57c      	bpl.n	8008d0a <HAL_UART_IRQHandler+0x252>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8008c10:	2210      	movs	r2, #16
 8008c12:	621a      	str	r2, [r3, #32]
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008c14:	689a      	ldr	r2, [r3, #8]
 8008c16:	0651      	lsls	r1, r2, #25
 8008c18:	d547      	bpl.n	8008caa <HAL_UART_IRQHandler+0x1f2>
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008c1a:	6fe2      	ldr	r2, [r4, #124]	; 0x7c
 8008c1c:	6811      	ldr	r1, [r2, #0]
 8008c1e:	684a      	ldr	r2, [r1, #4]
 8008c20:	b292      	uxth	r2, r2
      if ((nb_remaining_rx_data > 0U)
 8008c22:	2a00      	cmp	r2, #0
 8008c24:	d0e5      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008c26:	f8b4 005c 	ldrh.w	r0, [r4, #92]	; 0x5c
 8008c2a:	4290      	cmp	r0, r2
 8008c2c:	d9e1      	bls.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
        huart->RxXferCount = nb_remaining_rx_data;
 8008c2e:	f8a4 205e 	strh.w	r2, [r4, #94]	; 0x5e
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8008c32:	680a      	ldr	r2, [r1, #0]
 8008c34:	0692      	lsls	r2, r2, #26
 8008c36:	d42e      	bmi.n	8008c96 <HAL_UART_IRQHandler+0x1de>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c38:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008c3c:	f422 7280 	bic.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c40:	e843 2100 	strex	r1, r2, [r3]
 8008c44:	2900      	cmp	r1, #0
 8008c46:	d1f7      	bne.n	8008c38 <HAL_UART_IRQHandler+0x180>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c48:	f103 0208 	add.w	r2, r3, #8
 8008c4c:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008c50:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c54:	f103 0008 	add.w	r0, r3, #8
 8008c58:	e840 2100 	strex	r1, r2, [r0]
 8008c5c:	2900      	cmp	r1, #0
 8008c5e:	d1f3      	bne.n	8008c48 <HAL_UART_IRQHandler+0x190>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c60:	f103 0208 	add.w	r2, r3, #8
 8008c64:	e852 2f00 	ldrex	r2, [r2]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008c68:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c6c:	f103 0008 	add.w	r0, r3, #8
 8008c70:	e840 2100 	strex	r1, r2, [r0]
 8008c74:	2900      	cmp	r1, #0
 8008c76:	d1f3      	bne.n	8008c60 <HAL_UART_IRQHandler+0x1a8>
          huart->RxState = HAL_UART_STATE_READY;
 8008c78:	2220      	movs	r2, #32
 8008c7a:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008c7e:	66e1      	str	r1, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008c80:	e853 2f00 	ldrex	r2, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008c84:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008c88:	e843 2100 	strex	r1, r2, [r3]
 8008c8c:	2900      	cmp	r1, #0
 8008c8e:	d1f7      	bne.n	8008c80 <HAL_UART_IRQHandler+0x1c8>
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008c90:	6fe0      	ldr	r0, [r4, #124]	; 0x7c
 8008c92:	f7fd f923 	bl	8005edc <HAL_DMA_Abort>
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008c96:	f8b4 305e 	ldrh.w	r3, [r4, #94]	; 0x5e
 8008c9a:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8008c9e:	1ac9      	subs	r1, r1, r3
 8008ca0:	b289      	uxth	r1, r1
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8008ca2:	4620      	mov	r0, r4
 8008ca4:	f7f9 f8ee 	bl	8001e84 <HAL_UARTEx_RxEventCallback>
 8008ca8:	e7a3      	b.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008caa:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008cae:	b28a      	uxth	r2, r1
      if ((huart->RxXferCount > 0U)
 8008cb0:	f8b4 105e 	ldrh.w	r1, [r4, #94]	; 0x5e
 8008cb4:	b289      	uxth	r1, r1
 8008cb6:	2900      	cmp	r1, #0
 8008cb8:	d09b      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8008cba:	f8b4 105c 	ldrh.w	r1, [r4, #92]	; 0x5c
 8008cbe:	1a89      	subs	r1, r1, r2
 8008cc0:	b289      	uxth	r1, r1
          && (nb_rx_data > 0U))
 8008cc2:	2900      	cmp	r1, #0
 8008cc4:	d095      	beq.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cc6:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008cca:	f422 7290 	bic.w	r2, r2, #288	; 0x120
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008cce:	e843 2000 	strex	r0, r2, [r3]
 8008cd2:	2800      	cmp	r0, #0
 8008cd4:	d1f7      	bne.n	8008cc6 <HAL_UART_IRQHandler+0x20e>
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008cd6:	4d31      	ldr	r5, [pc, #196]	; (8008d9c <HAL_UART_IRQHandler+0x2e4>)
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cd8:	f103 0208 	add.w	r2, r3, #8
 8008cdc:	e852 2f00 	ldrex	r2, [r2]
 8008ce0:	402a      	ands	r2, r5
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008ce2:	f103 0608 	add.w	r6, r3, #8
 8008ce6:	e846 2000 	strex	r0, r2, [r6]
 8008cea:	2800      	cmp	r0, #0
 8008cec:	d1f4      	bne.n	8008cd8 <HAL_UART_IRQHandler+0x220>
        huart->RxState = HAL_UART_STATE_READY;
 8008cee:	2220      	movs	r2, #32
 8008cf0:	f8c4 2088 	str.w	r2, [r4, #136]	; 0x88
        huart->RxISR = NULL;
 8008cf4:	6720      	str	r0, [r4, #112]	; 0x70
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008cf6:	66e0      	str	r0, [r4, #108]	; 0x6c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008cf8:	e853 2f00 	ldrex	r2, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008cfc:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d00:	e843 2000 	strex	r0, r2, [r3]
 8008d04:	2800      	cmp	r0, #0
 8008d06:	d1f7      	bne.n	8008cf8 <HAL_UART_IRQHandler+0x240>
 8008d08:	e7cb      	b.n	8008ca2 <HAL_UART_IRQHandler+0x1ea>
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8008d0a:	02d7      	lsls	r7, r2, #11
 8008d0c:	d509      	bpl.n	8008d22 <HAL_UART_IRQHandler+0x26a>
 8008d0e:	026e      	lsls	r6, r5, #9
 8008d10:	d507      	bpl.n	8008d22 <HAL_UART_IRQHandler+0x26a>
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d12:	f44f 1280 	mov.w	r2, #1048576	; 0x100000
    HAL_UARTEx_WakeupCallback(huart);
 8008d16:	4620      	mov	r0, r4
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8008d18:	621a      	str	r2, [r3, #32]
}
 8008d1a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_WakeupCallback(huart);
 8008d1e:	f000 bb8b 	b.w	8009438 <HAL_UARTEx_WakeupCallback>
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8008d22:	0610      	lsls	r0, r2, #24
 8008d24:	d50b      	bpl.n	8008d3e <HAL_UART_IRQHandler+0x286>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8008d26:	f001 0080 	and.w	r0, r1, #128	; 0x80
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008d2a:	f405 0500 	and.w	r5, r5, #8388608	; 0x800000
 8008d2e:	4328      	orrs	r0, r5
 8008d30:	d005      	beq.n	8008d3e <HAL_UART_IRQHandler+0x286>
    if (huart->TxISR != NULL)
 8008d32:	6f63      	ldr	r3, [r4, #116]	; 0x74
 8008d34:	2b00      	cmp	r3, #0
 8008d36:	f43f af5c 	beq.w	8008bf2 <HAL_UART_IRQHandler+0x13a>
      huart->TxISR(huart);
 8008d3a:	4620      	mov	r0, r4
 8008d3c:	e6d5      	b.n	8008aea <HAL_UART_IRQHandler+0x32>
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008d3e:	0657      	lsls	r7, r2, #25
 8008d40:	d511      	bpl.n	8008d66 <HAL_UART_IRQHandler+0x2ae>
 8008d42:	064e      	lsls	r6, r1, #25
 8008d44:	d50f      	bpl.n	8008d66 <HAL_UART_IRQHandler+0x2ae>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008d46:	e853 2f00 	ldrex	r2, [r3]
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008d4a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008d4e:	e843 2100 	strex	r1, r2, [r3]
 8008d52:	2900      	cmp	r1, #0
 8008d54:	d1f7      	bne.n	8008d46 <HAL_UART_IRQHandler+0x28e>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008d56:	2320      	movs	r3, #32
 8008d58:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008d5c:	6761      	str	r1, [r4, #116]	; 0x74
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008d5e:	4620      	mov	r0, r4
 8008d60:	f7ff fe4e 	bl	8008a00 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008d64:	e745      	b.n	8008bf2 <HAL_UART_IRQHandler+0x13a>
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008d66:	0215      	lsls	r5, r2, #8
 8008d68:	d506      	bpl.n	8008d78 <HAL_UART_IRQHandler+0x2c0>
 8008d6a:	0048      	lsls	r0, r1, #1
 8008d6c:	d504      	bpl.n	8008d78 <HAL_UART_IRQHandler+0x2c0>
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d6e:	4620      	mov	r0, r4
}
 8008d70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8008d74:	f000 bb62 	b.w	800943c <HAL_UARTEx_TxFifoEmptyCallback>
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008d78:	01d3      	lsls	r3, r2, #7
 8008d7a:	f57f af3a 	bpl.w	8008bf2 <HAL_UART_IRQHandler+0x13a>
 8008d7e:	2900      	cmp	r1, #0
 8008d80:	f6bf af37 	bge.w	8008bf2 <HAL_UART_IRQHandler+0x13a>
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008d84:	4620      	mov	r0, r4
}
 8008d86:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008d8a:	f000 bb56 	b.w	800943a <HAL_UARTEx_RxFifoFullCallback>
 8008d8e:	bf00      	nop
 8008d90:	10000001 	.word	0x10000001
 8008d94:	04000120 	.word	0x04000120
 8008d98:	08008aa5 	.word	0x08008aa5
 8008d9c:	effffffe 	.word	0xeffffffe

08008da0 <UART_DMARxHalfCplt>:
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008da0:	6a80      	ldr	r0, [r0, #40]	; 0x28
{
 8008da2:	b508      	push	{r3, lr}
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008da4:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008da6:	2b01      	cmp	r3, #1
 8008da8:	d105      	bne.n	8008db6 <UART_DMARxHalfCplt+0x16>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8008daa:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008dae:	0849      	lsrs	r1, r1, #1
 8008db0:	f7f9 f868 	bl	8001e84 <HAL_UARTEx_RxEventCallback>
}
 8008db4:	bd08      	pop	{r3, pc}
    HAL_UART_RxHalfCpltCallback(huart);
 8008db6:	f7ff fe4e 	bl	8008a56 <HAL_UART_RxHalfCpltCallback>
}
 8008dba:	e7fb      	b.n	8008db4 <UART_DMARxHalfCplt+0x14>

08008dbc <UART_DMAReceiveCplt>:
{
 8008dbc:	b508      	push	{r3, lr}
 8008dbe:	4603      	mov	r3, r0
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008dc0:	6a80      	ldr	r0, [r0, #40]	; 0x28
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8008dc2:	681b      	ldr	r3, [r3, #0]
 8008dc4:	681b      	ldr	r3, [r3, #0]
 8008dc6:	f013 0320 	ands.w	r3, r3, #32
 8008dca:	d131      	bne.n	8008e30 <UART_DMAReceiveCplt+0x74>
    huart->RxXferCount = 0U;
 8008dcc:	f8a0 305e 	strh.w	r3, [r0, #94]	; 0x5e
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8008dd0:	6802      	ldr	r2, [r0, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dd2:	e852 3f00 	ldrex	r3, [r2]
 8008dd6:	f423 7380 	bic.w	r3, r3, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008dda:	e842 3100 	strex	r1, r3, [r2]
   return(result);
 8008dde:	6803      	ldr	r3, [r0, #0]
 8008de0:	2900      	cmp	r1, #0
 8008de2:	d1f5      	bne.n	8008dd0 <UART_DMAReceiveCplt+0x14>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008de4:	f103 0208 	add.w	r2, r3, #8
 8008de8:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008dec:	f022 0201 	bic.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008df0:	f103 0c08 	add.w	ip, r3, #8
 8008df4:	e84c 2100 	strex	r1, r2, [ip]
 8008df8:	2900      	cmp	r1, #0
 8008dfa:	d1f3      	bne.n	8008de4 <UART_DMAReceiveCplt+0x28>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008dfc:	f103 0208 	add.w	r2, r3, #8
 8008e00:	e852 2f00 	ldrex	r2, [r2]
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008e04:	f022 0240 	bic.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e08:	f103 0c08 	add.w	ip, r3, #8
 8008e0c:	e84c 2100 	strex	r1, r2, [ip]
 8008e10:	2900      	cmp	r1, #0
 8008e12:	d1f3      	bne.n	8008dfc <UART_DMAReceiveCplt+0x40>
    huart->RxState = HAL_UART_STATE_READY;
 8008e14:	2220      	movs	r2, #32
 8008e16:	f8c0 2088 	str.w	r2, [r0, #136]	; 0x88
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e1a:	6ec2      	ldr	r2, [r0, #108]	; 0x6c
 8008e1c:	2a01      	cmp	r2, #1
 8008e1e:	d107      	bne.n	8008e30 <UART_DMAReceiveCplt+0x74>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008e20:	e853 2f00 	ldrex	r2, [r3]
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008e24:	f022 0210 	bic.w	r2, r2, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008e28:	e843 2100 	strex	r1, r2, [r3]
 8008e2c:	2900      	cmp	r1, #0
 8008e2e:	d1f7      	bne.n	8008e20 <UART_DMAReceiveCplt+0x64>
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008e30:	6ec3      	ldr	r3, [r0, #108]	; 0x6c
 8008e32:	2b01      	cmp	r3, #1
 8008e34:	d104      	bne.n	8008e40 <UART_DMAReceiveCplt+0x84>
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008e36:	f8b0 105c 	ldrh.w	r1, [r0, #92]	; 0x5c
 8008e3a:	f7f9 f823 	bl	8001e84 <HAL_UARTEx_RxEventCallback>
}
 8008e3e:	bd08      	pop	{r3, pc}
    HAL_UART_RxCpltCallback(huart);
 8008e40:	f7ff fe08 	bl	8008a54 <HAL_UART_RxCpltCallback>
}
 8008e44:	e7fb      	b.n	8008e3e <UART_DMAReceiveCplt+0x82>
	...

08008e48 <UART_SetConfig>:
{
 8008e48:	b538      	push	{r3, r4, r5, lr}
 8008e4a:	4604      	mov	r4, r0
  if (UART_INSTANCE_LOWPOWER(huart))
 8008e4c:	6803      	ldr	r3, [r0, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e4e:	6921      	ldr	r1, [r4, #16]
 8008e50:	68a2      	ldr	r2, [r4, #8]
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e52:	681d      	ldr	r5, [r3, #0]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e54:	69c0      	ldr	r0, [r0, #28]
 8008e56:	430a      	orrs	r2, r1
 8008e58:	6961      	ldr	r1, [r4, #20]
 8008e5a:	430a      	orrs	r2, r1
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e5c:	49a0      	ldr	r1, [pc, #640]	; (80090e0 <UART_SetConfig+0x298>)
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8008e5e:	4302      	orrs	r2, r0
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008e60:	4029      	ands	r1, r5
 8008e62:	430a      	orrs	r2, r1
 8008e64:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008e66:	685a      	ldr	r2, [r3, #4]
 8008e68:	68e1      	ldr	r1, [r4, #12]
 8008e6a:	f422 5240 	bic.w	r2, r2, #12288	; 0x3000
 8008e6e:	430a      	orrs	r2, r1
 8008e70:	605a      	str	r2, [r3, #4]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e72:	4a9c      	ldr	r2, [pc, #624]	; (80090e4 <UART_SetConfig+0x29c>)
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8008e74:	69a1      	ldr	r1, [r4, #24]
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008e76:	4293      	cmp	r3, r2
    tmpreg |= huart->Init.OneBitSampling;
 8008e78:	bf1c      	itt	ne
 8008e7a:	6a22      	ldrne	r2, [r4, #32]
 8008e7c:	4311      	orrne	r1, r2
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008e7e:	689a      	ldr	r2, [r3, #8]
 8008e80:	f022 426e 	bic.w	r2, r2, #3992977408	; 0xee000000
 8008e84:	f422 6230 	bic.w	r2, r2, #2816	; 0xb00
 8008e88:	430a      	orrs	r2, r1
 8008e8a:	609a      	str	r2, [r3, #8]
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8008e8c:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8008e8e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8008e90:	f022 020f 	bic.w	r2, r2, #15
 8008e94:	430a      	orrs	r2, r1
 8008e96:	62da      	str	r2, [r3, #44]	; 0x2c
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008e98:	4a93      	ldr	r2, [pc, #588]	; (80090e8 <UART_SetConfig+0x2a0>)
 8008e9a:	4293      	cmp	r3, r2
 8008e9c:	d11b      	bne.n	8008ed6 <UART_SetConfig+0x8e>
 8008e9e:	4b93      	ldr	r3, [pc, #588]	; (80090ec <UART_SetConfig+0x2a4>)
 8008ea0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ea4:	f003 0303 	and.w	r3, r3, #3
 8008ea8:	3b01      	subs	r3, #1
 8008eaa:	2b02      	cmp	r3, #2
 8008eac:	f200 80e4 	bhi.w	8009078 <UART_SetConfig+0x230>
 8008eb0:	4a8f      	ldr	r2, [pc, #572]	; (80090f0 <UART_SetConfig+0x2a8>)
 8008eb2:	5cd3      	ldrb	r3, [r2, r3]
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008eb4:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008eb8:	f040 80ab 	bne.w	8009012 <UART_SetConfig+0x1ca>
    switch (clocksource)
 8008ebc:	2b08      	cmp	r3, #8
 8008ebe:	d826      	bhi.n	8008f0e <UART_SetConfig+0xc6>
 8008ec0:	e8df f013 	tbh	[pc, r3, lsl #1]
 8008ec4:	00dd00ee 	.word	0x00dd00ee
 8008ec8:	002500a5 	.word	0x002500a5
 8008ecc:	002500e3 	.word	0x002500e3
 8008ed0:	00250025 	.word	0x00250025
 8008ed4:	00f2      	.short	0x00f2
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008ed6:	4a87      	ldr	r2, [pc, #540]	; (80090f4 <UART_SetConfig+0x2ac>)
 8008ed8:	4293      	cmp	r3, r2
 8008eda:	d106      	bne.n	8008eea <UART_SetConfig+0xa2>
 8008edc:	4b83      	ldr	r3, [pc, #524]	; (80090ec <UART_SetConfig+0x2a4>)
 8008ede:	4a86      	ldr	r2, [pc, #536]	; (80090f8 <UART_SetConfig+0x2b0>)
 8008ee0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ee4:	f003 030c 	and.w	r3, r3, #12
 8008ee8:	e7e3      	b.n	8008eb2 <UART_SetConfig+0x6a>
 8008eea:	4a84      	ldr	r2, [pc, #528]	; (80090fc <UART_SetConfig+0x2b4>)
 8008eec:	4293      	cmp	r3, r2
 8008eee:	d119      	bne.n	8008f24 <UART_SetConfig+0xdc>
 8008ef0:	4b7e      	ldr	r3, [pc, #504]	; (80090ec <UART_SetConfig+0x2a4>)
 8008ef2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008ef6:	f003 0330 	and.w	r3, r3, #48	; 0x30
 8008efa:	2b20      	cmp	r3, #32
 8008efc:	f000 80c8 	beq.w	8009090 <UART_SetConfig+0x248>
 8008f00:	d807      	bhi.n	8008f12 <UART_SetConfig+0xca>
 8008f02:	2b00      	cmp	r3, #0
 8008f04:	f000 80c9 	beq.w	800909a <UART_SetConfig+0x252>
 8008f08:	2b10      	cmp	r3, #16
 8008f0a:	f000 80bb 	beq.w	8009084 <UART_SetConfig+0x23c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f0e:	2001      	movs	r0, #1
 8008f10:	e04e      	b.n	8008fb0 <UART_SetConfig+0x168>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f12:	2b30      	cmp	r3, #48	; 0x30
 8008f14:	d1fb      	bne.n	8008f0e <UART_SetConfig+0xc6>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008f16:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8008f1a:	f000 80c5 	beq.w	80090a8 <UART_SetConfig+0x260>
 8008f1e:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008f22:	e093      	b.n	800904c <UART_SetConfig+0x204>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f24:	4a76      	ldr	r2, [pc, #472]	; (8009100 <UART_SetConfig+0x2b8>)
 8008f26:	4293      	cmp	r3, r2
 8008f28:	d10f      	bne.n	8008f4a <UART_SetConfig+0x102>
 8008f2a:	4b70      	ldr	r3, [pc, #448]	; (80090ec <UART_SetConfig+0x2a4>)
 8008f2c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f30:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 8008f34:	2b80      	cmp	r3, #128	; 0x80
 8008f36:	f000 80ab 	beq.w	8009090 <UART_SetConfig+0x248>
 8008f3a:	d804      	bhi.n	8008f46 <UART_SetConfig+0xfe>
 8008f3c:	2b00      	cmp	r3, #0
 8008f3e:	f000 80ac 	beq.w	800909a <UART_SetConfig+0x252>
 8008f42:	2b40      	cmp	r3, #64	; 0x40
 8008f44:	e7e1      	b.n	8008f0a <UART_SetConfig+0xc2>
 8008f46:	2bc0      	cmp	r3, #192	; 0xc0
 8008f48:	e7e4      	b.n	8008f14 <UART_SetConfig+0xcc>
 8008f4a:	4a6e      	ldr	r2, [pc, #440]	; (8009104 <UART_SetConfig+0x2bc>)
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d112      	bne.n	8008f76 <UART_SetConfig+0x12e>
 8008f50:	4b66      	ldr	r3, [pc, #408]	; (80090ec <UART_SetConfig+0x2a4>)
 8008f52:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f56:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8008f5a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008f5e:	f000 8097 	beq.w	8009090 <UART_SetConfig+0x248>
 8008f62:	d805      	bhi.n	8008f70 <UART_SetConfig+0x128>
 8008f64:	2b00      	cmp	r3, #0
 8008f66:	f000 8098 	beq.w	800909a <UART_SetConfig+0x252>
 8008f6a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8008f6e:	e7cc      	b.n	8008f0a <UART_SetConfig+0xc2>
 8008f70:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8008f74:	e7ce      	b.n	8008f14 <UART_SetConfig+0xcc>
 8008f76:	4a5b      	ldr	r2, [pc, #364]	; (80090e4 <UART_SetConfig+0x29c>)
 8008f78:	4293      	cmp	r3, r2
 8008f7a:	d1c8      	bne.n	8008f0e <UART_SetConfig+0xc6>
 8008f7c:	4b5b      	ldr	r3, [pc, #364]	; (80090ec <UART_SetConfig+0x2a4>)
 8008f7e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8008f82:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8008f86:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8008f8a:	d018      	beq.n	8008fbe <UART_SetConfig+0x176>
 8008f8c:	d806      	bhi.n	8008f9c <UART_SetConfig+0x154>
 8008f8e:	b15b      	cbz	r3, 8008fa8 <UART_SetConfig+0x160>
 8008f90:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8008f94:	d1bb      	bne.n	8008f0e <UART_SetConfig+0xc6>
        pclk = HAL_RCC_GetSysClockFreq();
 8008f96:	f7fe fc2d 	bl	80077f4 <HAL_RCC_GetSysClockFreq>
        break;
 8008f9a:	e007      	b.n	8008fac <UART_SetConfig+0x164>
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008f9c:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8008fa0:	d1b5      	bne.n	8008f0e <UART_SetConfig+0xc6>
        pclk = (uint32_t) LSE_VALUE;
 8008fa2:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8008fa6:	e00b      	b.n	8008fc0 <UART_SetConfig+0x178>
        pclk = HAL_RCC_GetPCLK1Freq();
 8008fa8:	f7fe fd54 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8008fac:	b940      	cbnz	r0, 8008fc0 <UART_SetConfig+0x178>
 8008fae:	2000      	movs	r0, #0
  huart->NbRxDataToProcess = 1;
 8008fb0:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 8008fb4:	66a3      	str	r3, [r4, #104]	; 0x68
  huart->RxISR = NULL;
 8008fb6:	2300      	movs	r3, #0
  huart->TxISR = NULL;
 8008fb8:	e9c4 331c 	strd	r3, r3, [r4, #112]	; 0x70
}
 8008fbc:	bd38      	pop	{r3, r4, r5, pc}
        pclk = (uint32_t) HSI_VALUE;
 8008fbe:	4852      	ldr	r0, [pc, #328]	; (8009108 <UART_SetConfig+0x2c0>)
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fc0:	6865      	ldr	r5, [r4, #4]
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008fc2:	4b52      	ldr	r3, [pc, #328]	; (800910c <UART_SetConfig+0x2c4>)
 8008fc4:	6a62      	ldr	r2, [r4, #36]	; 0x24
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fc6:	eb05 0145 	add.w	r1, r5, r5, lsl #1
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8008fca:	f833 2012 	ldrh.w	r2, [r3, r2, lsl #1]
 8008fce:	fbb0 f3f2 	udiv	r3, r0, r2
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008fd2:	4299      	cmp	r1, r3
 8008fd4:	d89b      	bhi.n	8008f0e <UART_SetConfig+0xc6>
 8008fd6:	ebb3 3f05 	cmp.w	r3, r5, lsl #12
 8008fda:	d898      	bhi.n	8008f0e <UART_SetConfig+0xc6>
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008fdc:	2300      	movs	r3, #0
 8008fde:	4619      	mov	r1, r3
 8008fe0:	f7f7 fe0a 	bl	8000bf8 <__aeabi_uldivmod>
 8008fe4:	0209      	lsls	r1, r1, #8
 8008fe6:	ea41 6110 	orr.w	r1, r1, r0, lsr #24
 8008fea:	086b      	lsrs	r3, r5, #1
 8008fec:	0200      	lsls	r0, r0, #8
 8008fee:	18c0      	adds	r0, r0, r3
 8008ff0:	462a      	mov	r2, r5
 8008ff2:	f04f 0300 	mov.w	r3, #0
 8008ff6:	f141 0100 	adc.w	r1, r1, #0
 8008ffa:	f7f7 fdfd 	bl	8000bf8 <__aeabi_uldivmod>
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008ffe:	4b44      	ldr	r3, [pc, #272]	; (8009110 <UART_SetConfig+0x2c8>)
 8009000:	f5a0 7240 	sub.w	r2, r0, #768	; 0x300
 8009004:	429a      	cmp	r2, r3
 8009006:	d882      	bhi.n	8008f0e <UART_SetConfig+0xc6>
          huart->Instance->BRR = usartdiv;
 8009008:	6823      	ldr	r3, [r4, #0]
 800900a:	60d8      	str	r0, [r3, #12]
 800900c:	e7cf      	b.n	8008fae <UART_SetConfig+0x166>
        pclk = (uint32_t) HSI_VALUE;
 800900e:	483e      	ldr	r0, [pc, #248]	; (8009108 <UART_SetConfig+0x2c0>)
 8009010:	e04a      	b.n	80090a8 <UART_SetConfig+0x260>
    switch (clocksource)
 8009012:	2b08      	cmp	r3, #8
 8009014:	f63f af7b 	bhi.w	8008f0e <UART_SetConfig+0xc6>
 8009018:	a201      	add	r2, pc, #4	; (adr r2, 8009020 <UART_SetConfig+0x1d8>)
 800901a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800901e:	bf00      	nop
 8009020:	08009045 	.word	0x08009045
 8009024:	0800906d 	.word	0x0800906d
 8009028:	08009097 	.word	0x08009097
 800902c:	08008f0f 	.word	0x08008f0f
 8009030:	08009073 	.word	0x08009073
 8009034:	08008f0f 	.word	0x08008f0f
 8009038:	08008f0f 	.word	0x08008f0f
 800903c:	08008f0f 	.word	0x08008f0f
 8009040:	08008f1f 	.word	0x08008f1f
        pclk = HAL_RCC_GetPCLK1Freq();
 8009044:	f7fe fd06 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 8009048:	2800      	cmp	r0, #0
 800904a:	d0b0      	beq.n	8008fae <UART_SetConfig+0x166>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800904c:	6863      	ldr	r3, [r4, #4]
 800904e:	6a61      	ldr	r1, [r4, #36]	; 0x24
 8009050:	4a2e      	ldr	r2, [pc, #184]	; (800910c <UART_SetConfig+0x2c4>)
 8009052:	f832 2011 	ldrh.w	r2, [r2, r1, lsl #1]
 8009056:	fbb0 f0f2 	udiv	r0, r0, r2
 800905a:	eb00 0053 	add.w	r0, r0, r3, lsr #1
 800905e:	fbb0 f0f3 	udiv	r0, r0, r3
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8009062:	f64f 73ef 	movw	r3, #65519	; 0xffef
 8009066:	f1a0 0210 	sub.w	r2, r0, #16
 800906a:	e7cb      	b.n	8009004 <UART_SetConfig+0x1bc>
        pclk = HAL_RCC_GetPCLK2Freq();
 800906c:	f7fe fd04 	bl	8007a78 <HAL_RCC_GetPCLK2Freq>
        break;
 8009070:	e7ea      	b.n	8009048 <UART_SetConfig+0x200>
        pclk = HAL_RCC_GetSysClockFreq();
 8009072:	f7fe fbbf 	bl	80077f4 <HAL_RCC_GetSysClockFreq>
        break;
 8009076:	e7e7      	b.n	8009048 <UART_SetConfig+0x200>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009078:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800907c:	d1f6      	bne.n	800906c <UART_SetConfig+0x224>
        pclk = HAL_RCC_GetPCLK2Freq();
 800907e:	f7fe fcfb 	bl	8007a78 <HAL_RCC_GetPCLK2Freq>
        break;
 8009082:	e00f      	b.n	80090a4 <UART_SetConfig+0x25c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009084:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009088:	d1f3      	bne.n	8009072 <UART_SetConfig+0x22a>
        pclk = HAL_RCC_GetSysClockFreq();
 800908a:	f7fe fbb3 	bl	80077f4 <HAL_RCC_GetSysClockFreq>
        break;
 800908e:	e009      	b.n	80090a4 <UART_SetConfig+0x25c>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8009090:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 8009094:	d0bb      	beq.n	800900e <UART_SetConfig+0x1c6>
        pclk = (uint32_t) HSI_VALUE;
 8009096:	481c      	ldr	r0, [pc, #112]	; (8009108 <UART_SetConfig+0x2c0>)
 8009098:	e7d8      	b.n	800904c <UART_SetConfig+0x204>
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800909a:	f5b0 4f00 	cmp.w	r0, #32768	; 0x8000
 800909e:	d1d1      	bne.n	8009044 <UART_SetConfig+0x1fc>
        pclk = HAL_RCC_GetPCLK1Freq();
 80090a0:	f7fe fcd8 	bl	8007a54 <HAL_RCC_GetPCLK1Freq>
    if (pclk != 0U)
 80090a4:	2800      	cmp	r0, #0
 80090a6:	d082      	beq.n	8008fae <UART_SetConfig+0x166>
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090a8:	6862      	ldr	r2, [r4, #4]
 80090aa:	6a61      	ldr	r1, [r4, #36]	; 0x24
 80090ac:	4b17      	ldr	r3, [pc, #92]	; (800910c <UART_SetConfig+0x2c4>)
 80090ae:	f833 3011 	ldrh.w	r3, [r3, r1, lsl #1]
 80090b2:	fbb0 f3f3 	udiv	r3, r0, r3
 80090b6:	0850      	lsrs	r0, r2, #1
 80090b8:	eb00 0043 	add.w	r0, r0, r3, lsl #1
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090bc:	f64f 73ef 	movw	r3, #65519	; 0xffef
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80090c0:	fbb0 f0f2 	udiv	r0, r0, r2
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 80090c4:	f1a0 0210 	sub.w	r2, r0, #16
 80090c8:	429a      	cmp	r2, r3
 80090ca:	f63f af20 	bhi.w	8008f0e <UART_SetConfig+0xc6>
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090ce:	f020 030f 	bic.w	r3, r0, #15
        huart->Instance->BRR = brrtemp;
 80090d2:	6822      	ldr	r2, [r4, #0]
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 80090d4:	b29b      	uxth	r3, r3
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 80090d6:	f3c0 0042 	ubfx	r0, r0, #1, #3
        huart->Instance->BRR = brrtemp;
 80090da:	4318      	orrs	r0, r3
 80090dc:	60d0      	str	r0, [r2, #12]
 80090de:	e766      	b.n	8008fae <UART_SetConfig+0x166>
 80090e0:	cfff69f3 	.word	0xcfff69f3
 80090e4:	40008000 	.word	0x40008000
 80090e8:	40013800 	.word	0x40013800
 80090ec:	40021000 	.word	0x40021000
 80090f0:	0800ec82 	.word	0x0800ec82
 80090f4:	40004400 	.word	0x40004400
 80090f8:	0800ec85 	.word	0x0800ec85
 80090fc:	40004800 	.word	0x40004800
 8009100:	40004c00 	.word	0x40004c00
 8009104:	40005000 	.word	0x40005000
 8009108:	00f42400 	.word	0x00f42400
 800910c:	0800ec92 	.word	0x0800ec92
 8009110:	000ffcff 	.word	0x000ffcff

08009114 <UART_AdvFeatureConfig>:
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8009114:	6a83      	ldr	r3, [r0, #40]	; 0x28
 8009116:	07da      	lsls	r2, r3, #31
{
 8009118:	b510      	push	{r4, lr}
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800911a:	d506      	bpl.n	800912a <UART_AdvFeatureConfig+0x16>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800911c:	6801      	ldr	r1, [r0, #0]
 800911e:	6ac4      	ldr	r4, [r0, #44]	; 0x2c
 8009120:	684a      	ldr	r2, [r1, #4]
 8009122:	f422 3200 	bic.w	r2, r2, #131072	; 0x20000
 8009126:	4322      	orrs	r2, r4
 8009128:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800912a:	079c      	lsls	r4, r3, #30
 800912c:	d506      	bpl.n	800913c <UART_AdvFeatureConfig+0x28>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800912e:	6801      	ldr	r1, [r0, #0]
 8009130:	6b04      	ldr	r4, [r0, #48]	; 0x30
 8009132:	684a      	ldr	r2, [r1, #4]
 8009134:	f422 3280 	bic.w	r2, r2, #65536	; 0x10000
 8009138:	4322      	orrs	r2, r4
 800913a:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800913c:	0759      	lsls	r1, r3, #29
 800913e:	d506      	bpl.n	800914e <UART_AdvFeatureConfig+0x3a>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8009140:	6801      	ldr	r1, [r0, #0]
 8009142:	6b44      	ldr	r4, [r0, #52]	; 0x34
 8009144:	684a      	ldr	r2, [r1, #4]
 8009146:	f422 2280 	bic.w	r2, r2, #262144	; 0x40000
 800914a:	4322      	orrs	r2, r4
 800914c:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800914e:	071a      	lsls	r2, r3, #28
 8009150:	d506      	bpl.n	8009160 <UART_AdvFeatureConfig+0x4c>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8009152:	6801      	ldr	r1, [r0, #0]
 8009154:	6b84      	ldr	r4, [r0, #56]	; 0x38
 8009156:	684a      	ldr	r2, [r1, #4]
 8009158:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 800915c:	4322      	orrs	r2, r4
 800915e:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8009160:	06dc      	lsls	r4, r3, #27
 8009162:	d506      	bpl.n	8009172 <UART_AdvFeatureConfig+0x5e>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8009164:	6801      	ldr	r1, [r0, #0]
 8009166:	6bc4      	ldr	r4, [r0, #60]	; 0x3c
 8009168:	688a      	ldr	r2, [r1, #8]
 800916a:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 800916e:	4322      	orrs	r2, r4
 8009170:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8009172:	0699      	lsls	r1, r3, #26
 8009174:	d506      	bpl.n	8009184 <UART_AdvFeatureConfig+0x70>
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8009176:	6801      	ldr	r1, [r0, #0]
 8009178:	6c04      	ldr	r4, [r0, #64]	; 0x40
 800917a:	688a      	ldr	r2, [r1, #8]
 800917c:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8009180:	4322      	orrs	r2, r4
 8009182:	608a      	str	r2, [r1, #8]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8009184:	065a      	lsls	r2, r3, #25
 8009186:	d50f      	bpl.n	80091a8 <UART_AdvFeatureConfig+0x94>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009188:	6801      	ldr	r1, [r0, #0]
 800918a:	6c44      	ldr	r4, [r0, #68]	; 0x44
 800918c:	684a      	ldr	r2, [r1, #4]
 800918e:	f422 1280 	bic.w	r2, r2, #1048576	; 0x100000
 8009192:	4322      	orrs	r2, r4
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8009194:	f5b4 1f80 	cmp.w	r4, #1048576	; 0x100000
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8009198:	604a      	str	r2, [r1, #4]
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800919a:	d105      	bne.n	80091a8 <UART_AdvFeatureConfig+0x94>
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800919c:	684a      	ldr	r2, [r1, #4]
 800919e:	6c84      	ldr	r4, [r0, #72]	; 0x48
 80091a0:	f422 02c0 	bic.w	r2, r2, #6291456	; 0x600000
 80091a4:	4322      	orrs	r2, r4
 80091a6:	604a      	str	r2, [r1, #4]
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80091a8:	061b      	lsls	r3, r3, #24
 80091aa:	d506      	bpl.n	80091ba <UART_AdvFeatureConfig+0xa6>
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80091ac:	6802      	ldr	r2, [r0, #0]
 80091ae:	6cc1      	ldr	r1, [r0, #76]	; 0x4c
 80091b0:	6853      	ldr	r3, [r2, #4]
 80091b2:	f423 2300 	bic.w	r3, r3, #524288	; 0x80000
 80091b6:	430b      	orrs	r3, r1
 80091b8:	6053      	str	r3, [r2, #4]
}
 80091ba:	bd10      	pop	{r4, pc}

080091bc <UART_WaitOnFlagUntilTimeout>:
{
 80091bc:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80091c0:	f8dd 8018 	ldr.w	r8, [sp, #24]
 80091c4:	4604      	mov	r4, r0
 80091c6:	460e      	mov	r6, r1
 80091c8:	4615      	mov	r5, r2
 80091ca:	461f      	mov	r7, r3
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80091cc:	6822      	ldr	r2, [r4, #0]
 80091ce:	69d3      	ldr	r3, [r2, #28]
 80091d0:	ea36 0303 	bics.w	r3, r6, r3
 80091d4:	bf0c      	ite	eq
 80091d6:	2301      	moveq	r3, #1
 80091d8:	2300      	movne	r3, #0
 80091da:	42ab      	cmp	r3, r5
 80091dc:	d001      	beq.n	80091e2 <UART_WaitOnFlagUntilTimeout+0x26>
  return HAL_OK;
 80091de:	2000      	movs	r0, #0
 80091e0:	e027      	b.n	8009232 <UART_WaitOnFlagUntilTimeout+0x76>
    if (Timeout != HAL_MAX_DELAY)
 80091e2:	f1b8 3fff 	cmp.w	r8, #4294967295
 80091e6:	d0f2      	beq.n	80091ce <UART_WaitOnFlagUntilTimeout+0x12>
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80091e8:	f7fb fab4 	bl	8004754 <HAL_GetTick>
 80091ec:	1bc0      	subs	r0, r0, r7
 80091ee:	4540      	cmp	r0, r8
 80091f0:	6820      	ldr	r0, [r4, #0]
 80091f2:	d802      	bhi.n	80091fa <UART_WaitOnFlagUntilTimeout+0x3e>
 80091f4:	f1b8 0f00 	cmp.w	r8, #0
 80091f8:	d11d      	bne.n	8009236 <UART_WaitOnFlagUntilTimeout+0x7a>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80091fa:	e850 3f00 	ldrex	r3, [r0]
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 80091fe:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009202:	e840 3200 	strex	r2, r3, [r0]
 8009206:	2a00      	cmp	r2, #0
 8009208:	d1f7      	bne.n	80091fa <UART_WaitOnFlagUntilTimeout+0x3e>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800920a:	f100 0308 	add.w	r3, r0, #8
 800920e:	e853 3f00 	ldrex	r3, [r3]
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009212:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009216:	f100 0108 	add.w	r1, r0, #8
 800921a:	e841 3200 	strex	r2, r3, [r1]
 800921e:	2a00      	cmp	r2, #0
 8009220:	d1f3      	bne.n	800920a <UART_WaitOnFlagUntilTimeout+0x4e>
        huart->gState = HAL_UART_STATE_READY;
 8009222:	2320      	movs	r3, #32
 8009224:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
        huart->RxState = HAL_UART_STATE_READY;
 8009228:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          __HAL_UNLOCK(huart);
 800922c:	f884 2080 	strb.w	r2, [r4, #128]	; 0x80
          return HAL_TIMEOUT;
 8009230:	2003      	movs	r0, #3
}
 8009232:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8009236:	6803      	ldr	r3, [r0, #0]
 8009238:	075a      	lsls	r2, r3, #29
 800923a:	d5c7      	bpl.n	80091cc <UART_WaitOnFlagUntilTimeout+0x10>
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800923c:	69c3      	ldr	r3, [r0, #28]
 800923e:	051b      	lsls	r3, r3, #20
 8009240:	d5c4      	bpl.n	80091cc <UART_WaitOnFlagUntilTimeout+0x10>
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8009242:	f44f 6300 	mov.w	r3, #2048	; 0x800
 8009246:	6203      	str	r3, [r0, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009248:	e850 3f00 	ldrex	r3, [r0]
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800924c:	f423 73d0 	bic.w	r3, r3, #416	; 0x1a0
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009250:	e840 3200 	strex	r2, r3, [r0]
 8009254:	2a00      	cmp	r2, #0
 8009256:	d1f7      	bne.n	8009248 <UART_WaitOnFlagUntilTimeout+0x8c>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009258:	f100 0308 	add.w	r3, r0, #8
 800925c:	e853 3f00 	ldrex	r3, [r3]
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8009260:	f023 0301 	bic.w	r3, r3, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009264:	f100 0108 	add.w	r1, r0, #8
 8009268:	e841 3200 	strex	r2, r3, [r1]
 800926c:	2a00      	cmp	r2, #0
 800926e:	d1f3      	bne.n	8009258 <UART_WaitOnFlagUntilTimeout+0x9c>
          huart->gState = HAL_UART_STATE_READY;
 8009270:	2320      	movs	r3, #32
 8009272:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
          huart->RxState = HAL_UART_STATE_READY;
 8009276:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800927a:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
 800927e:	e7d5      	b.n	800922c <UART_WaitOnFlagUntilTimeout+0x70>

08009280 <UART_CheckIdleState>:
{
 8009280:	b530      	push	{r4, r5, lr}
 8009282:	4604      	mov	r4, r0
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009284:	2500      	movs	r5, #0
{
 8009286:	b085      	sub	sp, #20
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009288:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
  tickstart = HAL_GetTick();
 800928c:	f7fb fa62 	bl	8004754 <HAL_GetTick>
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009290:	6822      	ldr	r2, [r4, #0]
 8009292:	6812      	ldr	r2, [r2, #0]
 8009294:	0711      	lsls	r1, r2, #28
  tickstart = HAL_GetTick();
 8009296:	4603      	mov	r3, r0
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8009298:	d417      	bmi.n	80092ca <UART_CheckIdleState+0x4a>
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800929a:	6822      	ldr	r2, [r4, #0]
 800929c:	6812      	ldr	r2, [r2, #0]
 800929e:	0752      	lsls	r2, r2, #29
 80092a0:	d509      	bpl.n	80092b6 <UART_CheckIdleState+0x36>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092a2:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80092a6:	9200      	str	r2, [sp, #0]
 80092a8:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 80092ac:	2200      	movs	r2, #0
 80092ae:	4620      	mov	r0, r4
 80092b0:	f7ff ff84 	bl	80091bc <UART_WaitOnFlagUntilTimeout>
 80092b4:	b9b0      	cbnz	r0, 80092e4 <UART_CheckIdleState+0x64>
  huart->gState = HAL_UART_STATE_READY;
 80092b6:	2320      	movs	r3, #32
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092b8:	2000      	movs	r0, #0
  huart->gState = HAL_UART_STATE_READY;
 80092ba:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80092be:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
  huart->RxState = HAL_UART_STATE_READY;
 80092c2:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80092c6:	66e0      	str	r0, [r4, #108]	; 0x6c
  return HAL_OK;
 80092c8:	e00d      	b.n	80092e6 <UART_CheckIdleState+0x66>
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80092ca:	f06f 427e 	mvn.w	r2, #4261412864	; 0xfe000000
 80092ce:	9200      	str	r2, [sp, #0]
 80092d0:	9003      	str	r0, [sp, #12]
 80092d2:	462a      	mov	r2, r5
 80092d4:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 80092d8:	4620      	mov	r0, r4
 80092da:	f7ff ff6f 	bl	80091bc <UART_WaitOnFlagUntilTimeout>
 80092de:	9b03      	ldr	r3, [sp, #12]
 80092e0:	2800      	cmp	r0, #0
 80092e2:	d0da      	beq.n	800929a <UART_CheckIdleState+0x1a>
      return HAL_TIMEOUT;
 80092e4:	2003      	movs	r0, #3
}
 80092e6:	b005      	add	sp, #20
 80092e8:	bd30      	pop	{r4, r5, pc}

080092ea <HAL_UART_Init>:
{
 80092ea:	b510      	push	{r4, lr}
  if (huart == NULL)
 80092ec:	4604      	mov	r4, r0
 80092ee:	b350      	cbz	r0, 8009346 <HAL_UART_Init+0x5c>
  if (huart->gState == HAL_UART_STATE_RESET)
 80092f0:	f8d0 3084 	ldr.w	r3, [r0, #132]	; 0x84
 80092f4:	b91b      	cbnz	r3, 80092fe <HAL_UART_Init+0x14>
    huart->Lock = HAL_UNLOCKED;
 80092f6:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    HAL_UART_MspInit(huart);
 80092fa:	f7fa fff5 	bl	80042e8 <HAL_UART_MspInit>
  __HAL_UART_DISABLE(huart);
 80092fe:	6822      	ldr	r2, [r4, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009300:	2324      	movs	r3, #36	; 0x24
 8009302:	f8c4 3084 	str.w	r3, [r4, #132]	; 0x84
  __HAL_UART_DISABLE(huart);
 8009306:	6813      	ldr	r3, [r2, #0]
 8009308:	f023 0301 	bic.w	r3, r3, #1
 800930c:	6013      	str	r3, [r2, #0]
  if (UART_SetConfig(huart) == HAL_ERROR)
 800930e:	4620      	mov	r0, r4
 8009310:	f7ff fd9a 	bl	8008e48 <UART_SetConfig>
 8009314:	2801      	cmp	r0, #1
 8009316:	d016      	beq.n	8009346 <HAL_UART_Init+0x5c>
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 8009318:	6aa3      	ldr	r3, [r4, #40]	; 0x28
 800931a:	b113      	cbz	r3, 8009322 <HAL_UART_Init+0x38>
    UART_AdvFeatureConfig(huart);
 800931c:	4620      	mov	r0, r4
 800931e:	f7ff fef9 	bl	8009114 <UART_AdvFeatureConfig>
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8009322:	6823      	ldr	r3, [r4, #0]
 8009324:	685a      	ldr	r2, [r3, #4]
 8009326:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800932a:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800932c:	689a      	ldr	r2, [r3, #8]
 800932e:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8009332:	609a      	str	r2, [r3, #8]
  __HAL_UART_ENABLE(huart);
 8009334:	681a      	ldr	r2, [r3, #0]
 8009336:	f042 0201 	orr.w	r2, r2, #1
  return (UART_CheckIdleState(huart));
 800933a:	4620      	mov	r0, r4
  __HAL_UART_ENABLE(huart);
 800933c:	601a      	str	r2, [r3, #0]
}
 800933e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  return (UART_CheckIdleState(huart));
 8009342:	f7ff bf9d 	b.w	8009280 <UART_CheckIdleState>
}
 8009346:	2001      	movs	r0, #1
 8009348:	bd10      	pop	{r4, pc}
	...

0800934c <UART_Start_Receive_DMA>:
{
 800934c:	b570      	push	{r4, r5, r6, lr}
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800934e:	2322      	movs	r3, #34	; 0x22
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8009350:	2500      	movs	r5, #0
 8009352:	f8c0 508c 	str.w	r5, [r0, #140]	; 0x8c
{
 8009356:	4604      	mov	r4, r0
  huart->pRxBuffPtr = pData;
 8009358:	6581      	str	r1, [r0, #88]	; 0x58
  huart->RxXferSize = Size;
 800935a:	f8a0 205c 	strh.w	r2, [r0, #92]	; 0x5c
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800935e:	f8c0 3088 	str.w	r3, [r0, #136]	; 0x88
  if (huart->hdmarx != NULL)
 8009362:	6fc0      	ldr	r0, [r0, #124]	; 0x7c
 8009364:	b1c0      	cbz	r0, 8009398 <UART_Start_Receive_DMA+0x4c>
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 8009366:	4b20      	ldr	r3, [pc, #128]	; (80093e8 <UART_Start_Receive_DMA+0x9c>)
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009368:	6826      	ldr	r6, [r4, #0]
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800936a:	62c3      	str	r3, [r0, #44]	; 0x2c
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800936c:	4b1f      	ldr	r3, [pc, #124]	; (80093ec <UART_Start_Receive_DMA+0xa0>)
 800936e:	6303      	str	r3, [r0, #48]	; 0x30
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 8009370:	4b1f      	ldr	r3, [pc, #124]	; (80093f0 <UART_Start_Receive_DMA+0xa4>)
    huart->hdmarx->XferAbortCallback = NULL;
 8009372:	e9c0 350d 	strd	r3, r5, [r0, #52]	; 0x34
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8009376:	4613      	mov	r3, r2
 8009378:	460a      	mov	r2, r1
 800937a:	f106 0124 	add.w	r1, r6, #36	; 0x24
 800937e:	f7fc fd6b 	bl	8005e58 <HAL_DMA_Start_IT>
 8009382:	b148      	cbz	r0, 8009398 <UART_Start_Receive_DMA+0x4c>
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8009384:	2310      	movs	r3, #16
 8009386:	f8c4 308c 	str.w	r3, [r4, #140]	; 0x8c
      huart->RxState = HAL_UART_STATE_READY;
 800938a:	2320      	movs	r3, #32
      __HAL_UNLOCK(huart);
 800938c:	f884 5080 	strb.w	r5, [r4, #128]	; 0x80
      huart->RxState = HAL_UART_STATE_READY;
 8009390:	f8c4 3088 	str.w	r3, [r4, #136]	; 0x88
      return HAL_ERROR;
 8009394:	2001      	movs	r0, #1
}
 8009396:	bd70      	pop	{r4, r5, r6, pc}
  if (huart->Init.Parity != UART_PARITY_NONE)
 8009398:	6922      	ldr	r2, [r4, #16]
  __HAL_UNLOCK(huart);
 800939a:	2300      	movs	r3, #0
 800939c:	f884 3080 	strb.w	r3, [r4, #128]	; 0x80
  if (huart->Init.Parity != UART_PARITY_NONE)
 80093a0:	6823      	ldr	r3, [r4, #0]
 80093a2:	b13a      	cbz	r2, 80093b4 <UART_Start_Receive_DMA+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093a4:	e853 2f00 	ldrex	r2, [r3]
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80093a8:	f442 7280 	orr.w	r2, r2, #256	; 0x100
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093ac:	e843 2100 	strex	r1, r2, [r3]
 80093b0:	2900      	cmp	r1, #0
 80093b2:	d1f7      	bne.n	80093a4 <UART_Start_Receive_DMA+0x58>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093b4:	f103 0208 	add.w	r2, r3, #8
 80093b8:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80093bc:	f042 0201 	orr.w	r2, r2, #1
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093c0:	f103 0008 	add.w	r0, r3, #8
 80093c4:	e840 2100 	strex	r1, r2, [r0]
 80093c8:	2900      	cmp	r1, #0
 80093ca:	d1f3      	bne.n	80093b4 <UART_Start_Receive_DMA+0x68>
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80093cc:	f103 0208 	add.w	r2, r3, #8
 80093d0:	e852 2f00 	ldrex	r2, [r2]
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80093d4:	f042 0240 	orr.w	r2, r2, #64	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80093d8:	f103 0108 	add.w	r1, r3, #8
 80093dc:	e841 2000 	strex	r0, r2, [r1]
 80093e0:	2800      	cmp	r0, #0
 80093e2:	d1f3      	bne.n	80093cc <UART_Start_Receive_DMA+0x80>
 80093e4:	e7d7      	b.n	8009396 <UART_Start_Receive_DMA+0x4a>
 80093e6:	bf00      	nop
 80093e8:	08008dbd 	.word	0x08008dbd
 80093ec:	08008da1 	.word	0x08008da1
 80093f0:	08008a5b 	.word	0x08008a5b

080093f4 <UARTEx_SetNbDataToProcess>:
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093f4:	6e43      	ldr	r3, [r0, #100]	; 0x64
{
 80093f6:	b530      	push	{r4, r5, lr}
  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 80093f8:	b91b      	cbnz	r3, 8009402 <UARTEx_SetNbDataToProcess+0xe>
  {
    huart->NbTxDataToProcess = 1U;
    huart->NbRxDataToProcess = 1U;
 80093fa:	f04f 1301 	mov.w	r3, #65537	; 0x10001
 80093fe:	6683      	str	r3, [r0, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8009400:	bd30      	pop	{r4, r5, pc}
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009402:	6803      	ldr	r3, [r0, #0]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009404:	4d0a      	ldr	r5, [pc, #40]	; (8009430 <UARTEx_SetNbDataToProcess+0x3c>)
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8009406:	689a      	ldr	r2, [r3, #8]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8009408:	6899      	ldr	r1, [r3, #8]
                               (uint16_t)denominator[tx_fifo_threshold];
 800940a:	4c0a      	ldr	r4, [pc, #40]	; (8009434 <UARTEx_SetNbDataToProcess+0x40>)
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800940c:	0f49      	lsrs	r1, r1, #29
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800940e:	f3c2 6242 	ubfx	r2, r2, #25, #3
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009412:	5c6b      	ldrb	r3, [r5, r1]
                               (uint16_t)denominator[tx_fifo_threshold];
 8009414:	5c61      	ldrb	r1, [r4, r1]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8009416:	00db      	lsls	r3, r3, #3
 8009418:	fbb3 f3f1 	udiv	r3, r3, r1
 800941c:	f8a0 306a 	strh.w	r3, [r0, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009420:	5cab      	ldrb	r3, [r5, r2]
                               (uint16_t)denominator[rx_fifo_threshold];
 8009422:	5ca2      	ldrb	r2, [r4, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8009424:	00db      	lsls	r3, r3, #3
 8009426:	fbb3 f3f2 	udiv	r3, r3, r2
 800942a:	f8a0 3068 	strh.w	r3, [r0, #104]	; 0x68
}
 800942e:	e7e7      	b.n	8009400 <UARTEx_SetNbDataToProcess+0xc>
 8009430:	0800ecb2 	.word	0x0800ecb2
 8009434:	0800ecaa 	.word	0x0800ecaa

08009438 <HAL_UARTEx_WakeupCallback>:
}
 8009438:	4770      	bx	lr

0800943a <HAL_UARTEx_RxFifoFullCallback>:
 800943a:	4770      	bx	lr

0800943c <HAL_UARTEx_TxFifoEmptyCallback>:
 800943c:	4770      	bx	lr

0800943e <HAL_UARTEx_DisableFifoMode>:
  __HAL_LOCK(huart);
 800943e:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 8009442:	2b01      	cmp	r3, #1
 8009444:	d014      	beq.n	8009470 <HAL_UARTEx_DisableFifoMode+0x32>
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8009446:	6802      	ldr	r2, [r0, #0]
  huart->gState = HAL_UART_STATE_BUSY;
 8009448:	2324      	movs	r3, #36	; 0x24
 800944a:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800944e:	6811      	ldr	r1, [r2, #0]
  __HAL_UART_DISABLE(huart);
 8009450:	6813      	ldr	r3, [r2, #0]
 8009452:	f023 0301 	bic.w	r3, r3, #1
 8009456:	6013      	str	r3, [r2, #0]
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8009458:	f021 5100 	bic.w	r1, r1, #536870912	; 0x20000000
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800945c:	2300      	movs	r3, #0
 800945e:	6643      	str	r3, [r0, #100]	; 0x64
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8009460:	6011      	str	r1, [r2, #0]
  huart->gState = HAL_UART_STATE_READY;
 8009462:	2220      	movs	r2, #32
 8009464:	f8c0 2084 	str.w	r2, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 8009468:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  return HAL_OK;
 800946c:	4618      	mov	r0, r3
 800946e:	4770      	bx	lr
  __HAL_LOCK(huart);
 8009470:	2002      	movs	r0, #2
}
 8009472:	4770      	bx	lr

08009474 <HAL_UARTEx_SetTxFifoThreshold>:
{
 8009474:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 8009476:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800947a:	2b01      	cmp	r3, #1
{
 800947c:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 800947e:	d01b      	beq.n	80094b8 <HAL_UARTEx_SetTxFifoThreshold+0x44>
 8009480:	2301      	movs	r3, #1
 8009482:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 8009486:	2324      	movs	r3, #36	; 0x24
 8009488:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800948c:	6803      	ldr	r3, [r0, #0]
 800948e:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 8009490:	681a      	ldr	r2, [r3, #0]
 8009492:	f022 0201 	bic.w	r2, r2, #1
 8009496:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8009498:	689a      	ldr	r2, [r3, #8]
 800949a:	f022 4260 	bic.w	r2, r2, #3758096384	; 0xe0000000
 800949e:	4311      	orrs	r1, r2
 80094a0:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80094a2:	f7ff ffa7 	bl	80093f4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094a6:	6803      	ldr	r3, [r0, #0]
 80094a8:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80094aa:	2320      	movs	r3, #32
 80094ac:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80094b0:	2000      	movs	r0, #0
 80094b2:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80094b6:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 80094b8:	2002      	movs	r0, #2
 80094ba:	e7fc      	b.n	80094b6 <HAL_UARTEx_SetTxFifoThreshold+0x42>

080094bc <HAL_UARTEx_SetRxFifoThreshold>:
{
 80094bc:	b538      	push	{r3, r4, r5, lr}
  __HAL_LOCK(huart);
 80094be:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 80094c2:	2b01      	cmp	r3, #1
{
 80094c4:	4604      	mov	r4, r0
  __HAL_LOCK(huart);
 80094c6:	d01b      	beq.n	8009500 <HAL_UARTEx_SetRxFifoThreshold+0x44>
 80094c8:	2301      	movs	r3, #1
 80094ca:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
  huart->gState = HAL_UART_STATE_BUSY;
 80094ce:	2324      	movs	r3, #36	; 0x24
 80094d0:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80094d4:	6803      	ldr	r3, [r0, #0]
 80094d6:	681d      	ldr	r5, [r3, #0]
  __HAL_UART_DISABLE(huart);
 80094d8:	681a      	ldr	r2, [r3, #0]
 80094da:	f022 0201 	bic.w	r2, r2, #1
 80094de:	601a      	str	r2, [r3, #0]
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 80094e0:	689a      	ldr	r2, [r3, #8]
 80094e2:	f022 6260 	bic.w	r2, r2, #234881024	; 0xe000000
 80094e6:	4311      	orrs	r1, r2
 80094e8:	6099      	str	r1, [r3, #8]
  UARTEx_SetNbDataToProcess(huart);
 80094ea:	f7ff ff83 	bl	80093f4 <UARTEx_SetNbDataToProcess>
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80094ee:	6803      	ldr	r3, [r0, #0]
 80094f0:	601d      	str	r5, [r3, #0]
  huart->gState = HAL_UART_STATE_READY;
 80094f2:	2320      	movs	r3, #32
 80094f4:	f8c0 3084 	str.w	r3, [r0, #132]	; 0x84
  __HAL_UNLOCK(huart);
 80094f8:	2000      	movs	r0, #0
 80094fa:	f884 0080 	strb.w	r0, [r4, #128]	; 0x80
}
 80094fe:	bd38      	pop	{r3, r4, r5, pc}
  __HAL_LOCK(huart);
 8009500:	2002      	movs	r0, #2
 8009502:	e7fc      	b.n	80094fe <HAL_UARTEx_SetRxFifoThreshold+0x42>

08009504 <HAL_UARTEx_ReceiveToIdle_DMA>:
{
 8009504:	b570      	push	{r4, r5, r6, lr}
  if (huart->RxState == HAL_UART_STATE_READY)
 8009506:	f8d0 6088 	ldr.w	r6, [r0, #136]	; 0x88
 800950a:	2e20      	cmp	r6, #32
{
 800950c:	4604      	mov	r4, r0
  if (huart->RxState == HAL_UART_STATE_READY)
 800950e:	d120      	bne.n	8009552 <HAL_UARTEx_ReceiveToIdle_DMA+0x4e>
    if ((pData == NULL) || (Size == 0U))
 8009510:	b909      	cbnz	r1, 8009516 <HAL_UARTEx_ReceiveToIdle_DMA+0x12>
      return HAL_ERROR;
 8009512:	2001      	movs	r0, #1
}
 8009514:	bd70      	pop	{r4, r5, r6, pc}
    if ((pData == NULL) || (Size == 0U))
 8009516:	2a00      	cmp	r2, #0
 8009518:	d0fb      	beq.n	8009512 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
    __HAL_LOCK(huart);
 800951a:	f890 3080 	ldrb.w	r3, [r0, #128]	; 0x80
 800951e:	2b01      	cmp	r3, #1
 8009520:	d017      	beq.n	8009552 <HAL_UARTEx_ReceiveToIdle_DMA+0x4e>
 8009522:	2301      	movs	r3, #1
 8009524:	f880 3080 	strb.w	r3, [r0, #128]	; 0x80
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8009528:	66c3      	str	r3, [r0, #108]	; 0x6c
    status =  UART_Start_Receive_DMA(huart, pData, Size);
 800952a:	f7ff ff0f 	bl	800934c <UART_Start_Receive_DMA>
    if (status == HAL_OK)
 800952e:	2800      	cmp	r0, #0
 8009530:	d1f0      	bne.n	8009514 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8009532:	6ee3      	ldr	r3, [r4, #108]	; 0x6c
 8009534:	2b01      	cmp	r3, #1
 8009536:	d1ec      	bne.n	8009512 <HAL_UARTEx_ReceiveToIdle_DMA+0xe>
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8009538:	6823      	ldr	r3, [r4, #0]
 800953a:	2210      	movs	r2, #16
 800953c:	621a      	str	r2, [r3, #32]
 800953e:	6822      	ldr	r2, [r4, #0]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8009540:	e852 3f00 	ldrex	r3, [r2]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8009544:	f043 0310 	orr.w	r3, r3, #16
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8009548:	e842 3100 	strex	r1, r3, [r2]
 800954c:	2900      	cmp	r1, #0
 800954e:	d1f7      	bne.n	8009540 <HAL_UARTEx_ReceiveToIdle_DMA+0x3c>
 8009550:	e7e0      	b.n	8009514 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>
    return HAL_BUSY;
 8009552:	2002      	movs	r0, #2
 8009554:	e7de      	b.n	8009514 <HAL_UARTEx_ReceiveToIdle_DMA+0x10>

08009556 <USB_EnableGlobalInt>:
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 8009556:	2300      	movs	r3, #0
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 8009558:	f64b 7280 	movw	r2, #49024	; 0xbf80
  USBx->ISTR = 0U;
 800955c:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  USBx->CNTR = (uint16_t)winterruptmask;
 8009560:	f8a0 2040 	strh.w	r2, [r0, #64]	; 0x40

  return HAL_OK;
}
 8009564:	4618      	mov	r0, r3
 8009566:	4770      	bx	lr

08009568 <USB_DisableGlobalInt>:
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 8009568:	f8b0 3040 	ldrh.w	r3, [r0, #64]	; 0x40
 800956c:	f423 537e 	bic.w	r3, r3, #16256	; 0x3f80
 8009570:	045b      	lsls	r3, r3, #17
 8009572:	0c5b      	lsrs	r3, r3, #17
 8009574:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40

  return HAL_OK;
}
 8009578:	2000      	movs	r0, #0
 800957a:	4770      	bx	lr

0800957c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800957c:	b084      	sub	sp, #16
 800957e:	b510      	push	{r4, lr}
 8009580:	ac03      	add	r4, sp, #12
 8009582:	e884 000e 	stmia.w	r4, {r1, r2, r3}

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;

  return HAL_OK;
}
 8009586:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800958a:	2301      	movs	r3, #1
 800958c:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
  USBx->CNTR = 0U;
 8009590:	2300      	movs	r3, #0
 8009592:	f8a0 3040 	strh.w	r3, [r0, #64]	; 0x40
}
 8009596:	b004      	add	sp, #16
  USBx->ISTR = 0U;
 8009598:	f8a0 3044 	strh.w	r3, [r0, #68]	; 0x44
  USBx->BTABLE = BTABLE_ADDRESS;
 800959c:	f8a0 3050 	strh.w	r3, [r0, #80]	; 0x50
}
 80095a0:	4618      	mov	r0, r3
 80095a2:	4770      	bx	lr

080095a4 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 80095a4:	b5f0      	push	{r4, r5, r6, r7, lr}
  HAL_StatusTypeDef ret = HAL_OK;
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80095a6:	f891 e000 	ldrb.w	lr, [r1]

  /* initialize Endpoint */
  switch (ep->type)
 80095aa:	78cd      	ldrb	r5, [r1, #3]
  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 80095ac:	f830 202e 	ldrh.w	r2, [r0, lr, lsl #2]
 80095b0:	f422 42ec 	bic.w	r2, r2, #30208	; 0x7600
 80095b4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80095b8:	0412      	lsls	r2, r2, #16
 80095ba:	4673      	mov	r3, lr
 80095bc:	0c12      	lsrs	r2, r2, #16
  switch (ep->type)
 80095be:	2d03      	cmp	r5, #3
 80095c0:	d84c      	bhi.n	800965c <USB_ActivateEndpoint+0xb8>
 80095c2:	e8df f005 	tbb	[pc, r5]
 80095c6:	4802      	.short	0x4802
 80095c8:	4446      	.short	0x4446
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 80095ca:	f442 7200 	orr.w	r2, r2, #512	; 0x200
  HAL_StatusTypeDef ret = HAL_OK;
 80095ce:	462c      	mov	r4, r5
    default:
      ret = HAL_ERROR;
      break;
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 80095d0:	f248 0780 	movw	r7, #32896	; 0x8080
 80095d4:	433a      	orrs	r2, r7
 80095d6:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 80095da:	f830 6023 	ldrh.w	r6, [r0, r3, lsl #2]
 80095de:	f8df c26c 	ldr.w	ip, [pc, #620]	; 800984c <USB_ActivateEndpoint+0x2a8>
 80095e2:	b2b6      	uxth	r6, r6
 80095e4:	ea06 060c 	and.w	r6, r6, ip
 80095e8:	ea46 060e 	orr.w	r6, r6, lr
 80095ec:	433e      	orrs	r6, r7
 80095ee:	f820 6023 	strh.w	r6, [r0, r3, lsl #2]

  if (ep->doublebuffer == 0U)
 80095f2:	7b0a      	ldrb	r2, [r1, #12]
 80095f4:	eb00 0ece 	add.w	lr, r0, lr, lsl #3
 80095f8:	2a00      	cmp	r2, #0
 80095fa:	d17c      	bne.n	80096f6 <USB_ActivateEndpoint+0x152>
  {
    if (ep->is_in != 0U)
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 80095fc:	88ca      	ldrh	r2, [r1, #6]
    if (ep->is_in != 0U)
 80095fe:	784e      	ldrb	r6, [r1, #1]
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009600:	0852      	lsrs	r2, r2, #1
 8009602:	0052      	lsls	r2, r2, #1
    if (ep->is_in != 0U)
 8009604:	b366      	cbz	r6, 8009660 <USB_ActivateEndpoint+0xbc>
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009606:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 800960a:	fa1e fe81 	uxtah	lr, lr, r1
 800960e:	f8ae 2400 	strh.w	r2, [lr, #1024]	; 0x400
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009612:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009616:	0657      	lsls	r7, r2, #25
 8009618:	d50a      	bpl.n	8009630 <USB_ActivateEndpoint+0x8c>
 800961a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800961e:	b292      	uxth	r2, r2
 8009620:	ea02 020c 	and.w	r2, r2, ip
 8009624:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009628:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800962c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009630:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009634:	4983      	ldr	r1, [pc, #524]	; (8009844 <USB_ActivateEndpoint+0x2a0>)
 8009636:	b292      	uxth	r2, r2
      if (ep->type != EP_TYPE_ISOC)
 8009638:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800963a:	ea02 0201 	and.w	r2, r2, r1
      if (ep->type != EP_TYPE_ISOC)
 800963e:	d001      	beq.n	8009644 <USB_ActivateEndpoint+0xa0>
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009640:	f082 0220 	eor.w	r2, r2, #32
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009644:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009648:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800964c:	e0b1      	b.n	80097b2 <USB_ActivateEndpoint+0x20e>
      wEpRegVal |= USB_EP_INTERRUPT;
 800964e:	f442 62c0 	orr.w	r2, r2, #1536	; 0x600
  HAL_StatusTypeDef ret = HAL_OK;
 8009652:	2400      	movs	r4, #0
      break;
 8009654:	e7bc      	b.n	80095d0 <USB_ActivateEndpoint+0x2c>
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 8009656:	f442 6280 	orr.w	r2, r2, #1024	; 0x400
      break;
 800965a:	e7fa      	b.n	8009652 <USB_ActivateEndpoint+0xae>
  switch (ep->type)
 800965c:	2401      	movs	r4, #1
 800965e:	e7b7      	b.n	80095d0 <USB_ActivateEndpoint+0x2c>
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009660:	f8b0 5050 	ldrh.w	r5, [r0, #80]	; 0x50
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009664:	6909      	ldr	r1, [r1, #16]
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 8009666:	fa1e f585 	uxtah	r5, lr, r5
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800966a:	293e      	cmp	r1, #62	; 0x3e
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800966c:	f8a5 2404 	strh.w	r2, [r5, #1028]	; 0x404
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 8009670:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8009674:	fa1e fe82 	uxtah	lr, lr, r2
 8009678:	d927      	bls.n	80096ca <USB_ActivateEndpoint+0x126>
 800967a:	094d      	lsrs	r5, r1, #5
 800967c:	4a72      	ldr	r2, [pc, #456]	; (8009848 <USB_ActivateEndpoint+0x2a4>)
 800967e:	06ce      	lsls	r6, r1, #27
 8009680:	bf08      	it	eq
 8009682:	f105 35ff 	addeq.w	r5, r5, #4294967295
 8009686:	ea42 2285 	orr.w	r2, r2, r5, lsl #10
 800968a:	b292      	uxth	r2, r2
 800968c:	f8ae 2406 	strh.w	r2, [lr, #1030]	; 0x406
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009690:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009694:	0457      	lsls	r7, r2, #17
 8009696:	d50d      	bpl.n	80096b4 <USB_ActivateEndpoint+0x110>
 8009698:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800969c:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80096a0:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80096a4:	0412      	lsls	r2, r2, #16
 80096a6:	0c12      	lsrs	r2, r2, #16
 80096a8:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80096ac:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80096b0:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 80096b4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80096b8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80096bc:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80096c0:	0412      	lsls	r2, r2, #16
 80096c2:	0c12      	lsrs	r2, r2, #16
 80096c4:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 80096c8:	e7bc      	b.n	8009644 <USB_ActivateEndpoint+0xa0>
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 80096ca:	b971      	cbnz	r1, 80096ea <USB_ActivateEndpoint+0x146>
 80096cc:	f8be 2406 	ldrh.w	r2, [lr, #1030]	; 0x406
 80096d0:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 80096d4:	0412      	lsls	r2, r2, #16
 80096d6:	0c12      	lsrs	r2, r2, #16
 80096d8:	f8ae 2406 	strh.w	r2, [lr, #1030]	; 0x406
 80096dc:	f8be 2406 	ldrh.w	r2, [lr, #1030]	; 0x406
 80096e0:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 80096e4:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 80096e8:	e7cf      	b.n	800968a <USB_ActivateEndpoint+0xe6>
 80096ea:	084a      	lsrs	r2, r1, #1
 80096ec:	07c9      	lsls	r1, r1, #31
 80096ee:	bf48      	it	mi
 80096f0:	3201      	addmi	r2, #1
 80096f2:	0292      	lsls	r2, r2, #10
 80096f4:	e7c9      	b.n	800968a <USB_ActivateEndpoint+0xe6>
    if (ep->type == EP_TYPE_BULK)
 80096f6:	2d02      	cmp	r5, #2
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80096f8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
    if (ep->type == EP_TYPE_BULK)
 80096fc:	d15d      	bne.n	80097ba <USB_ActivateEndpoint+0x216>
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 80096fe:	b292      	uxth	r2, r2
 8009700:	ea02 020c 	and.w	r2, r2, ip
 8009704:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8009708:	f042 0280 	orr.w	r2, r2, #128	; 0x80
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800970c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 8009710:	f8b0 6050 	ldrh.w	r6, [r0, #80]	; 0x50
 8009714:	890a      	ldrh	r2, [r1, #8]
 8009716:	fa1e f686 	uxtah	r6, lr, r6
 800971a:	0852      	lsrs	r2, r2, #1
 800971c:	0052      	lsls	r2, r2, #1
 800971e:	f8a6 2400 	strh.w	r2, [r6, #1024]	; 0x400
 8009722:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8009726:	fa1e fe82 	uxtah	lr, lr, r2
 800972a:	894a      	ldrh	r2, [r1, #10]
 800972c:	0852      	lsrs	r2, r2, #1
 800972e:	0052      	lsls	r2, r2, #1
 8009730:	f8ae 2404 	strh.w	r2, [lr, #1028]	; 0x404
    if (ep->is_in == 0U)
 8009734:	784a      	ldrb	r2, [r1, #1]
 8009736:	2a00      	cmp	r2, #0
 8009738:	d147      	bne.n	80097ca <USB_ActivateEndpoint+0x226>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800973a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800973e:	0456      	lsls	r6, r2, #17
 8009740:	d50d      	bpl.n	800975e <USB_ActivateEndpoint+0x1ba>
 8009742:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009746:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800974a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800974e:	0412      	lsls	r2, r2, #16
 8009750:	0c12      	lsrs	r2, r2, #16
 8009752:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8009756:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800975a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800975e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009762:	0655      	lsls	r5, r2, #25
 8009764:	d50d      	bpl.n	8009782 <USB_ActivateEndpoint+0x1de>
 8009766:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800976a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800976e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009772:	0412      	lsls	r2, r2, #16
 8009774:	0c12      	lsrs	r2, r2, #16
 8009776:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800977a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800977e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009782:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009786:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 800978a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800978e:	0412      	lsls	r2, r2, #16
 8009790:	0c12      	lsrs	r2, r2, #16
 8009792:	f248 0180 	movw	r1, #32896	; 0x8080
 8009796:	f482 5240 	eor.w	r2, r2, #12288	; 0x3000
 800979a:	430a      	orrs	r2, r1
 800979c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80097a0:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80097a4:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80097a8:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80097ac:	0412      	lsls	r2, r2, #16
 80097ae:	0c12      	lsrs	r2, r2, #16
 80097b0:	430a      	orrs	r2, r1
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80097b2:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
}
 80097b6:	4620      	mov	r0, r4
 80097b8:	bdf0      	pop	{r4, r5, r6, r7, pc}
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 80097ba:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 80097be:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80097c2:	0412      	lsls	r2, r2, #16
 80097c4:	0c12      	lsrs	r2, r2, #16
 80097c6:	433a      	orrs	r2, r7
 80097c8:	e7a0      	b.n	800970c <USB_ActivateEndpoint+0x168>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80097ca:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80097ce:	0451      	lsls	r1, r2, #17
 80097d0:	d50d      	bpl.n	80097ee <USB_ActivateEndpoint+0x24a>
 80097d2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80097d6:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80097da:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80097de:	0412      	lsls	r2, r2, #16
 80097e0:	0c12      	lsrs	r2, r2, #16
 80097e2:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80097e6:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80097ea:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80097ee:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80097f2:	0652      	lsls	r2, r2, #25
 80097f4:	d50d      	bpl.n	8009812 <USB_ActivateEndpoint+0x26e>
 80097f6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80097fa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80097fe:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009802:	0412      	lsls	r2, r2, #16
 8009804:	0c12      	lsrs	r2, r2, #16
 8009806:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800980a:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800980e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009812:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009816:	490b      	ldr	r1, [pc, #44]	; (8009844 <USB_ActivateEndpoint+0x2a0>)
 8009818:	b292      	uxth	r2, r2
 800981a:	400a      	ands	r2, r1
      if (ep->type != EP_TYPE_ISOC)
 800981c:	2d01      	cmp	r5, #1
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800981e:	bf18      	it	ne
 8009820:	f082 0220 	eorne.w	r2, r2, #32
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009824:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009828:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 800982c:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009830:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009834:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009838:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800983c:	0412      	lsls	r2, r2, #16
 800983e:	0c12      	lsrs	r2, r2, #16
 8009840:	e700      	b.n	8009644 <USB_ActivateEndpoint+0xa0>
 8009842:	bf00      	nop
 8009844:	ffff8fbf 	.word	0xffff8fbf
 8009848:	ffff8000 	.word	0xffff8000
 800984c:	ffff8f8f 	.word	0xffff8f8f

08009850 <USB_DeactivateEndpoint>:
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
  {
    if (ep->is_in != 0U)
 8009850:	784a      	ldrb	r2, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009852:	780b      	ldrb	r3, [r1, #0]
  if (ep->doublebuffer == 0U)
 8009854:	7b09      	ldrb	r1, [r1, #12]
 8009856:	bbd9      	cbnz	r1, 80098d0 <USB_DeactivateEndpoint+0x80>
    if (ep->is_in != 0U)
 8009858:	b30a      	cbz	r2, 800989e <USB_DeactivateEndpoint+0x4e>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800985a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800985e:	0651      	lsls	r1, r2, #25
 8009860:	d50d      	bpl.n	800987e <USB_DeactivateEndpoint+0x2e>
 8009862:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009866:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800986a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800986e:	0412      	lsls	r2, r2, #16
 8009870:	0c12      	lsrs	r2, r2, #16
 8009872:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009876:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 800987a:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800987e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009882:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009886:	f022 0240 	bic.w	r2, r2, #64	; 0x40
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800988a:	0412      	lsls	r2, r2, #16
 800988c:	0c12      	lsrs	r2, r2, #16
 800988e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009892:	f042 0280 	orr.w	r2, r2, #128	; 0x80
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
      PCD_RX_DTOG(USBx, ep->num);

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009896:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
}
 800989a:	2000      	movs	r0, #0
 800989c:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800989e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098a2:	0452      	lsls	r2, r2, #17
 80098a4:	d50d      	bpl.n	80098c2 <USB_DeactivateEndpoint+0x72>
 80098a6:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098aa:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80098ae:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80098b2:	0412      	lsls	r2, r2, #16
 80098b4:	0c12      	lsrs	r2, r2, #16
 80098b6:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80098ba:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80098be:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80098c2:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098c6:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80098ca:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80098ce:	e7dc      	b.n	800988a <USB_DeactivateEndpoint+0x3a>
    if (ep->is_in == 0U)
 80098d0:	2a00      	cmp	r2, #0
 80098d2:	d148      	bne.n	8009966 <USB_DeactivateEndpoint+0x116>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80098d4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098d8:	0451      	lsls	r1, r2, #17
 80098da:	d50d      	bpl.n	80098f8 <USB_DeactivateEndpoint+0xa8>
 80098dc:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098e0:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80098e4:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80098e8:	0412      	lsls	r2, r2, #16
 80098ea:	0c12      	lsrs	r2, r2, #16
 80098ec:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80098f0:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80098f4:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 80098f8:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80098fc:	0652      	lsls	r2, r2, #25
 80098fe:	d50d      	bpl.n	800991c <USB_DeactivateEndpoint+0xcc>
 8009900:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009904:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009908:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800990c:	0412      	lsls	r2, r2, #16
 800990e:	0c12      	lsrs	r2, r2, #16
 8009910:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009914:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8009918:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_TX_DTOG(USBx, ep->num);
 800991c:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009920:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009924:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009928:	0412      	lsls	r2, r2, #16
 800992a:	0c12      	lsrs	r2, r2, #16
 800992c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009930:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 8009934:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 8009938:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800993c:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 8009940:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009944:	0412      	lsls	r2, r2, #16
 8009946:	0c12      	lsrs	r2, r2, #16
 8009948:	f248 0180 	movw	r1, #32896	; 0x8080
 800994c:	430a      	orrs	r2, r1
 800994e:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 8009952:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009956:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800995a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800995e:	0412      	lsls	r2, r2, #16
 8009960:	0c12      	lsrs	r2, r2, #16
 8009962:	430a      	orrs	r2, r1
 8009964:	e797      	b.n	8009896 <USB_DeactivateEndpoint+0x46>
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009966:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800996a:	0451      	lsls	r1, r2, #17
 800996c:	d50d      	bpl.n	800998a <USB_DeactivateEndpoint+0x13a>
 800996e:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009972:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009976:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800997a:	0412      	lsls	r2, r2, #16
 800997c:	0c12      	lsrs	r2, r2, #16
 800997e:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 8009982:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009986:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800998a:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 800998e:	0652      	lsls	r2, r2, #25
 8009990:	d50d      	bpl.n	80099ae <USB_DeactivateEndpoint+0x15e>
 8009992:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 8009996:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 800999a:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 800999e:	0412      	lsls	r2, r2, #16
 80099a0:	0c12      	lsrs	r2, r2, #16
 80099a2:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 80099a6:	f042 02c0 	orr.w	r2, r2, #192	; 0xc0
 80099aa:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_RX_DTOG(USBx, ep->num);
 80099ae:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80099b2:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80099b6:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80099ba:	0412      	lsls	r2, r2, #16
 80099bc:	0c12      	lsrs	r2, r2, #16
 80099be:	f442 4240 	orr.w	r2, r2, #49152	; 0xc000
 80099c2:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 80099c6:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 80099ca:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80099ce:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 80099d2:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 80099d6:	0412      	lsls	r2, r2, #16
 80099d8:	0c12      	lsrs	r2, r2, #16
 80099da:	f248 0180 	movw	r1, #32896	; 0x8080
 80099de:	430a      	orrs	r2, r1
 80099e0:	f820 2023 	strh.w	r2, [r0, r3, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 80099e4:	f830 2023 	ldrh.w	r2, [r0, r3, lsl #2]
 80099e8:	f422 4280 	bic.w	r2, r2, #16384	; 0x4000
 80099ec:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 80099f0:	e7b5      	b.n	800995e <USB_DeactivateEndpoint+0x10e>

080099f2 <USB_EPSetStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->is_in != 0U)
 80099f2:	784b      	ldrb	r3, [r1, #1]
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80099f4:	780a      	ldrb	r2, [r1, #0]
  if (ep->is_in != 0U)
 80099f6:	b18b      	cbz	r3, 8009a1c <USB_EPSetStall+0x2a>
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80099f8:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 80099fc:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a00:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a04:	041b      	lsls	r3, r3, #16
 8009a06:	0c1b      	lsrs	r3, r3, #16
 8009a08:	f083 0310 	eor.w	r3, r3, #16
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009a0c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a10:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a14:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
  }

  return HAL_OK;
}
 8009a18:	2000      	movs	r0, #0
 8009a1a:	4770      	bx	lr
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 8009a1c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a20:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009a24:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a28:	041b      	lsls	r3, r3, #16
 8009a2a:	0c1b      	lsrs	r3, r3, #16
 8009a2c:	f483 5380 	eor.w	r3, r3, #4096	; 0x1000
 8009a30:	e7ec      	b.n	8009a0c <USB_EPSetStall+0x1a>

08009a32 <USB_EPClearStall>:
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
  if (ep->doublebuffer == 0U)
 8009a32:	7b0b      	ldrb	r3, [r1, #12]
 8009a34:	bb3b      	cbnz	r3, 8009a86 <USB_EPClearStall+0x54>
  {
    if (ep->is_in != 0U)
 8009a36:	784b      	ldrb	r3, [r1, #1]
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a38:	780a      	ldrb	r2, [r1, #0]
    if (ep->is_in != 0U)
 8009a3a:	b333      	cbz	r3, 8009a8a <USB_EPClearStall+0x58>
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8009a3c:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a40:	065b      	lsls	r3, r3, #25
 8009a42:	d50d      	bpl.n	8009a60 <USB_EPClearStall+0x2e>
 8009a44:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a48:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a4c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a50:	041b      	lsls	r3, r3, #16
 8009a52:	0c1b      	lsrs	r3, r3, #16
 8009a54:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a58:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009a5c:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]

      if (ep->type != EP_TYPE_ISOC)
 8009a60:	78cb      	ldrb	r3, [r1, #3]
 8009a62:	2b01      	cmp	r3, #1
 8009a64:	d00f      	beq.n	8009a86 <USB_EPClearStall+0x54>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 8009a66:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a6a:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a6e:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009a72:	041b      	lsls	r3, r3, #16
 8009a74:	0c1b      	lsrs	r3, r3, #16
 8009a76:	f083 0320 	eor.w	r3, r3, #32
    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);

      /* Configure VALID status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009a7a:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009a7e:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009a82:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
    }
  }

  return HAL_OK;
}
 8009a86:	2000      	movs	r0, #0
 8009a88:	4770      	bx	lr
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 8009a8a:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a8e:	045b      	lsls	r3, r3, #17
 8009a90:	d50d      	bpl.n	8009aae <USB_EPClearStall+0x7c>
 8009a92:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009a96:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009a9a:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009a9e:	041b      	lsls	r3, r3, #16
 8009aa0:	0c1b      	lsrs	r3, r3, #16
 8009aa2:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 8009aa6:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009aaa:	f820 3022 	strh.w	r3, [r0, r2, lsl #2]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009aae:	f830 3022 	ldrh.w	r3, [r0, r2, lsl #2]
 8009ab2:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009ab6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009aba:	041b      	lsls	r3, r3, #16
 8009abc:	0c1b      	lsrs	r3, r3, #16
 8009abe:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8009ac2:	e7da      	b.n	8009a7a <USB_EPClearStall+0x48>

08009ac4 <USB_SetDevAddress>:
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
  if (address == 0U)
 8009ac4:	b911      	cbnz	r1, 8009acc <USB_SetDevAddress+0x8>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8009ac6:	2380      	movs	r3, #128	; 0x80
 8009ac8:	f8a0 304c 	strh.w	r3, [r0, #76]	; 0x4c
  }

  return HAL_OK;
}
 8009acc:	2000      	movs	r0, #0
 8009ace:	4770      	bx	lr

08009ad0 <USB_DevConnect>:
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 8009ad0:	f8b0 3058 	ldrh.w	r3, [r0, #88]	; 0x58
 8009ad4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009ad8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009adc:	b29b      	uxth	r3, r3
 8009ade:	f8a0 3058 	strh.w	r3, [r0, #88]	; 0x58

  return HAL_OK;
}
 8009ae2:	2000      	movs	r0, #0
 8009ae4:	4770      	bx	lr

08009ae6 <USB_ReadInterrupts>:
  */
uint32_t  USB_ReadInterrupts(USB_TypeDef *USBx)
{
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 8009ae6:	f8b0 0044 	ldrh.w	r0, [r0, #68]	; 0x44
  return tmpreg;
}
 8009aea:	b280      	uxth	r0, r0
 8009aec:	4770      	bx	lr

08009aee <USB_WritePMA>:
  uint32_t temp1;
  uint32_t temp2;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009aee:	f502 6280 	add.w	r2, r2, #1024	; 0x400
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009af2:	3301      	adds	r3, #1
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009af4:	4410      	add	r0, r2
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8009af6:	085b      	lsrs	r3, r3, #1
 8009af8:	eb01 0343 	add.w	r3, r1, r3, lsl #1
 8009afc:	1a40      	subs	r0, r0, r1

  for (i = n; i != 0U; i--)
 8009afe:	4299      	cmp	r1, r3
 8009b00:	d100      	bne.n	8009b04 <USB_WritePMA+0x16>
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
  }
}
 8009b02:	4770      	bx	lr
    temp2 = temp1 | ((uint16_t)((uint16_t) *pBuf << 8));
 8009b04:	880a      	ldrh	r2, [r1, #0]
    *pdwVal = (uint16_t)temp2;
 8009b06:	5242      	strh	r2, [r0, r1]
    pBuf++;
 8009b08:	3102      	adds	r1, #2
  for (i = n; i != 0U; i--)
 8009b0a:	e7f8      	b.n	8009afe <USB_WritePMA+0x10>

08009b0c <USB_EPStartXfer>:
{
 8009b0c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009b10:	460c      	mov	r4, r1
  if (ep->is_in == 1U)
 8009b12:	7849      	ldrb	r1, [r1, #1]
    if (ep->doublebuffer == 0U)
 8009b14:	7b22      	ldrb	r2, [r4, #12]
  if (ep->is_in == 1U)
 8009b16:	2901      	cmp	r1, #1
{
 8009b18:	4605      	mov	r5, r0
  if (ep->is_in == 1U)
 8009b1a:	f040 811f 	bne.w	8009d5c <USB_EPStartXfer+0x250>
    if (ep->xfer_len > ep->maxpacket)
 8009b1e:	f8d4 c010 	ldr.w	ip, [r4, #16]
 8009b22:	69a6      	ldr	r6, [r4, #24]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009b24:	6961      	ldr	r1, [r4, #20]
 8009b26:	4566      	cmp	r6, ip
 8009b28:	bf28      	it	cs
 8009b2a:	4666      	movcs	r6, ip
    if (ep->doublebuffer == 0U)
 8009b2c:	bb12      	cbnz	r2, 8009b74 <USB_EPStartXfer+0x68>
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009b2e:	b2b6      	uxth	r6, r6
 8009b30:	88e2      	ldrh	r2, [r4, #6]
 8009b32:	4633      	mov	r3, r6
 8009b34:	f7ff ffdb 	bl	8009aee <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009b38:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009b3c:	7823      	ldrb	r3, [r4, #0]
 8009b3e:	f205 4102 	addw	r1, r5, #1026	; 0x402
 8009b42:	fa11 f282 	uxtah	r2, r1, r2
 8009b46:	eb02 02c3 	add.w	r2, r2, r3, lsl #3
 8009b4a:	8016      	strh	r6, [r2, #0]
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 8009b4c:	7822      	ldrb	r2, [r4, #0]
 8009b4e:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8009b52:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009b56:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8009b5a:	041b      	lsls	r3, r3, #16
 8009b5c:	0c1b      	lsrs	r3, r3, #16
 8009b5e:	f083 0330 	eor.w	r3, r3, #48	; 0x30
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009b62:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009b66:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8009b6a:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
  return HAL_OK;
 8009b6e:	2000      	movs	r0, #0
}
 8009b70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      if (ep->type == EP_TYPE_BULK)
 8009b74:	78e2      	ldrb	r2, [r4, #3]
        if (ep->xfer_len_db > ep->maxpacket)
 8009b76:	6a23      	ldr	r3, [r4, #32]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009b78:	7827      	ldrb	r7, [r4, #0]
      if (ep->type == EP_TYPE_BULK)
 8009b7a:	2a02      	cmp	r2, #2
 8009b7c:	f040 80d7 	bne.w	8009d2e <USB_EPStartXfer+0x222>
        if (ep->xfer_len_db > ep->maxpacket)
 8009b80:	459c      	cmp	ip, r3
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009b82:	f830 2027 	ldrh.w	r2, [r0, r7, lsl #2]
        if (ep->xfer_len_db > ep->maxpacket)
 8009b86:	f080 80bb 	bcs.w	8009d00 <USB_EPStartXfer+0x1f4>
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 8009b8a:	f422 42e0 	bic.w	r2, r2, #28672	; 0x7000
 8009b8e:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009b92:	0412      	lsls	r2, r2, #16
 8009b94:	0c12      	lsrs	r2, r2, #16
 8009b96:	f442 4201 	orr.w	r2, r2, #33024	; 0x8100
 8009b9a:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009b9e:	f820 2027 	strh.w	r2, [r0, r7, lsl #2]
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009ba2:	f830 8027 	ldrh.w	r8, [r0, r7, lsl #2]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009ba6:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
          ep->xfer_len_db -= len;
 8009baa:	1b9b      	subs	r3, r3, r6
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009bac:	f018 0840 	ands.w	r8, r8, #64	; 0x40
          ep->xfer_len_db -= len;
 8009bb0:	6223      	str	r3, [r4, #32]
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009bb2:	b2b3      	uxth	r3, r6
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009bb4:	d053      	beq.n	8009c5e <USB_EPStartXfer+0x152>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009bb6:	f200 4c06 	addw	ip, r0, #1030	; 0x406
 8009bba:	fa1c f282 	uxtah	r2, ip, r2
 8009bbe:	f822 3037 	strh.w	r3, [r2, r7, lsl #3]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009bc2:	8962      	ldrh	r2, [r4, #10]
 8009bc4:	f7ff ff93 	bl	8009aee <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8009bc8:	6a22      	ldr	r2, [r4, #32]
 8009bca:	6923      	ldr	r3, [r4, #16]
            ep->xfer_buff += len;
 8009bcc:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009bce:	7860      	ldrb	r0, [r4, #1]
            if (ep->xfer_len_db > ep->maxpacket)
 8009bd0:	429a      	cmp	r2, r3
              ep->xfer_len_db -= len;
 8009bd2:	bf8c      	ite	hi
 8009bd4:	1b93      	subhi	r3, r2, r6
              ep->xfer_len_db = 0U;
 8009bd6:	2300      	movls	r3, #0
            ep->xfer_buff += len;
 8009bd8:	4431      	add	r1, r6
 8009bda:	bf88      	it	hi
 8009bdc:	4632      	movhi	r2, r6
 8009bde:	6223      	str	r3, [r4, #32]
 8009be0:	6161      	str	r1, [r4, #20]
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009be2:	b293      	uxth	r3, r2
 8009be4:	bb70      	cbnz	r0, 8009c44 <USB_EPStartXfer+0x138>
 8009be6:	f8b5 6050 	ldrh.w	r6, [r5, #80]	; 0x50
 8009bea:	7820      	ldrb	r0, [r4, #0]
 8009bec:	f205 4702 	addw	r7, r5, #1026	; 0x402
 8009bf0:	fa17 f686 	uxtah	r6, r7, r6
 8009bf4:	2a3e      	cmp	r2, #62	; 0x3e
 8009bf6:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
 8009bfa:	d90e      	bls.n	8009c1a <USB_EPStartXfer+0x10e>
 8009bfc:	0950      	lsrs	r0, r2, #5
 8009bfe:	06d7      	lsls	r7, r2, #27
 8009c00:	4aaa      	ldr	r2, [pc, #680]	; (8009eac <USB_EPStartXfer+0x3a0>)
 8009c02:	bf08      	it	eq
 8009c04:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8009c08:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8009c0c:	b292      	uxth	r2, r2
 8009c0e:	8032      	strh	r2, [r6, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c10:	8922      	ldrh	r2, [r4, #8]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c12:	4628      	mov	r0, r5
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c14:	f7ff ff6b 	bl	8009aee <USB_WritePMA>
 8009c18:	e798      	b.n	8009b4c <USB_EPStartXfer+0x40>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009c1a:	b95a      	cbnz	r2, 8009c34 <USB_EPStartXfer+0x128>
 8009c1c:	8832      	ldrh	r2, [r6, #0]
 8009c1e:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009c22:	0412      	lsls	r2, r2, #16
 8009c24:	0c12      	lsrs	r2, r2, #16
 8009c26:	8032      	strh	r2, [r6, #0]
 8009c28:	8832      	ldrh	r2, [r6, #0]
 8009c2a:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009c2e:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009c32:	e7eb      	b.n	8009c0c <USB_EPStartXfer+0x100>
 8009c34:	0850      	lsrs	r0, r2, #1
 8009c36:	07d2      	lsls	r2, r2, #31
 8009c38:	bf48      	it	mi
 8009c3a:	3001      	addmi	r0, #1
 8009c3c:	0280      	lsls	r0, r0, #10
 8009c3e:	b280      	uxth	r0, r0
 8009c40:	8030      	strh	r0, [r6, #0]
 8009c42:	e7e5      	b.n	8009c10 <USB_EPStartXfer+0x104>
 8009c44:	2801      	cmp	r0, #1
 8009c46:	d1e3      	bne.n	8009c10 <USB_EPStartXfer+0x104>
 8009c48:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009c4c:	7820      	ldrb	r0, [r4, #0]
 8009c4e:	f205 4602 	addw	r6, r5, #1026	; 0x402
 8009c52:	fa16 f282 	uxtah	r2, r6, r2
 8009c56:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009c5a:	8013      	strh	r3, [r2, #0]
 8009c5c:	e7d8      	b.n	8009c10 <USB_EPStartXfer+0x104>
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009c5e:	f200 4c02 	addw	ip, r0, #1026	; 0x402
 8009c62:	fa1c f282 	uxtah	r2, ip, r2
 8009c66:	f822 3037 	strh.w	r3, [r2, r7, lsl #3]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009c6a:	8922      	ldrh	r2, [r4, #8]
 8009c6c:	f7ff ff3f 	bl	8009aee <USB_WritePMA>
            if (ep->xfer_len_db > ep->maxpacket)
 8009c70:	6a22      	ldr	r2, [r4, #32]
 8009c72:	6923      	ldr	r3, [r4, #16]
            ep->xfer_buff += len;
 8009c74:	6961      	ldr	r1, [r4, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009c76:	7860      	ldrb	r0, [r4, #1]
            if (ep->xfer_len_db > ep->maxpacket)
 8009c78:	429a      	cmp	r2, r3
              ep->xfer_len_db -= len;
 8009c7a:	bf8c      	ite	hi
 8009c7c:	1b93      	subhi	r3, r2, r6
              ep->xfer_len_db = 0U;
 8009c7e:	4643      	movls	r3, r8
            ep->xfer_buff += len;
 8009c80:	4431      	add	r1, r6
 8009c82:	bf88      	it	hi
 8009c84:	4632      	movhi	r2, r6
 8009c86:	6223      	str	r3, [r4, #32]
 8009c88:	6161      	str	r1, [r4, #20]
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009c8a:	b293      	uxth	r3, r2
 8009c8c:	bb58      	cbnz	r0, 8009ce6 <USB_EPStartXfer+0x1da>
 8009c8e:	f8b5 6050 	ldrh.w	r6, [r5, #80]	; 0x50
 8009c92:	7820      	ldrb	r0, [r4, #0]
 8009c94:	f205 4706 	addw	r7, r5, #1030	; 0x406
 8009c98:	fa17 f686 	uxtah	r6, r7, r6
 8009c9c:	2a3e      	cmp	r2, #62	; 0x3e
 8009c9e:	eb06 06c0 	add.w	r6, r6, r0, lsl #3
 8009ca2:	d90b      	bls.n	8009cbc <USB_EPStartXfer+0x1b0>
 8009ca4:	0950      	lsrs	r0, r2, #5
 8009ca6:	06d7      	lsls	r7, r2, #27
 8009ca8:	4a80      	ldr	r2, [pc, #512]	; (8009eac <USB_EPStartXfer+0x3a0>)
 8009caa:	bf08      	it	eq
 8009cac:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8009cb0:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8009cb4:	b292      	uxth	r2, r2
 8009cb6:	8032      	strh	r2, [r6, #0]
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009cb8:	8962      	ldrh	r2, [r4, #10]
 8009cba:	e7aa      	b.n	8009c12 <USB_EPStartXfer+0x106>
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009cbc:	b95a      	cbnz	r2, 8009cd6 <USB_EPStartXfer+0x1ca>
 8009cbe:	8832      	ldrh	r2, [r6, #0]
 8009cc0:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009cc4:	0412      	lsls	r2, r2, #16
 8009cc6:	0c12      	lsrs	r2, r2, #16
 8009cc8:	8032      	strh	r2, [r6, #0]
 8009cca:	8832      	ldrh	r2, [r6, #0]
 8009ccc:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009cd0:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009cd4:	e7ee      	b.n	8009cb4 <USB_EPStartXfer+0x1a8>
 8009cd6:	0850      	lsrs	r0, r2, #1
 8009cd8:	07d2      	lsls	r2, r2, #31
 8009cda:	bf48      	it	mi
 8009cdc:	3001      	addmi	r0, #1
 8009cde:	0280      	lsls	r0, r0, #10
 8009ce0:	b280      	uxth	r0, r0
 8009ce2:	8030      	strh	r0, [r6, #0]
 8009ce4:	e7e8      	b.n	8009cb8 <USB_EPStartXfer+0x1ac>
 8009ce6:	2801      	cmp	r0, #1
 8009ce8:	d1e6      	bne.n	8009cb8 <USB_EPStartXfer+0x1ac>
 8009cea:	f8b5 2050 	ldrh.w	r2, [r5, #80]	; 0x50
 8009cee:	7820      	ldrb	r0, [r4, #0]
 8009cf0:	f205 4606 	addw	r6, r5, #1030	; 0x406
 8009cf4:	fa16 f282 	uxtah	r2, r6, r2
 8009cf8:	eb02 02c0 	add.w	r2, r2, r0, lsl #3
 8009cfc:	8013      	strh	r3, [r2, #0]
 8009cfe:	e7db      	b.n	8009cb8 <USB_EPStartXfer+0x1ac>
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 8009d00:	f422 42e2 	bic.w	r2, r2, #28928	; 0x7100
 8009d04:	f022 0270 	bic.w	r2, r2, #112	; 0x70
 8009d08:	0412      	lsls	r2, r2, #16
 8009d0a:	0c12      	lsrs	r2, r2, #16
 8009d0c:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8009d10:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8009d14:	f820 2027 	strh.w	r2, [r0, r7, lsl #2]
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 8009d18:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
 8009d1c:	f200 4602 	addw	r6, r0, #1026	; 0x402
 8009d20:	fa16 f282 	uxtah	r2, r6, r2
 8009d24:	b29b      	uxth	r3, r3
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009d26:	f822 3037 	strh.w	r3, [r2, r7, lsl #3]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d2a:	8922      	ldrh	r2, [r4, #8]
 8009d2c:	e772      	b.n	8009c14 <USB_EPStartXfer+0x108>
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009d2e:	f830 2027 	ldrh.w	r2, [r0, r7, lsl #2]
        ep->xfer_len_db -= len;
 8009d32:	1b9b      	subs	r3, r3, r6
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009d34:	f012 0f40 	tst.w	r2, #64	; 0x40
        ep->xfer_len_db -= len;
 8009d38:	6223      	str	r3, [r4, #32]
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009d3a:	f8b0 2050 	ldrh.w	r2, [r0, #80]	; 0x50
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 8009d3e:	b2b3      	uxth	r3, r6
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 8009d40:	d007      	beq.n	8009d52 <USB_EPStartXfer+0x246>
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 8009d42:	f200 4606 	addw	r6, r0, #1030	; 0x406
 8009d46:	fa16 f282 	uxtah	r2, r6, r2
 8009d4a:	f822 3037 	strh.w	r3, [r2, r7, lsl #3]
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 8009d4e:	8962      	ldrh	r2, [r4, #10]
 8009d50:	e760      	b.n	8009c14 <USB_EPStartXfer+0x108>
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 8009d52:	f200 4602 	addw	r6, r0, #1026	; 0x402
 8009d56:	fa16 f282 	uxtah	r2, r6, r2
 8009d5a:	e7e4      	b.n	8009d26 <USB_EPStartXfer+0x21a>
    if (ep->doublebuffer == 0U)
 8009d5c:	bb7a      	cbnz	r2, 8009dbe <USB_EPStartXfer+0x2b2>
      if (ep->xfer_len > ep->maxpacket)
 8009d5e:	69a3      	ldr	r3, [r4, #24]
 8009d60:	6921      	ldr	r1, [r4, #16]
 8009d62:	428b      	cmp	r3, r1
        ep->xfer_len -= len;
 8009d64:	bf88      	it	hi
 8009d66:	1a5a      	subhi	r2, r3, r1
 8009d68:	61a2      	str	r2, [r4, #24]
 8009d6a:	bf88      	it	hi
 8009d6c:	460b      	movhi	r3, r1
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009d6e:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8009d72:	7822      	ldrb	r2, [r4, #0]
 8009d74:	f205 4006 	addw	r0, r5, #1030	; 0x406
 8009d78:	fa10 f181 	uxtah	r1, r0, r1
 8009d7c:	2b3e      	cmp	r3, #62	; 0x3e
 8009d7e:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009d82:	f200 80cb 	bhi.w	8009f1c <USB_EPStartXfer+0x410>
      PCD_SET_EP_RX_CNT(USBx, ep->num, len);
 8009d86:	2b00      	cmp	r3, #0
 8009d88:	f040 80d1 	bne.w	8009f2e <USB_EPStartXfer+0x422>
 8009d8c:	880b      	ldrh	r3, [r1, #0]
 8009d8e:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009d92:	041b      	lsls	r3, r3, #16
 8009d94:	0c1b      	lsrs	r3, r3, #16
 8009d96:	800b      	strh	r3, [r1, #0]
 8009d98:	880b      	ldrh	r3, [r1, #0]
 8009d9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009d9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009da2:	b29b      	uxth	r3, r3
 8009da4:	800b      	strh	r3, [r1, #0]
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8009da6:	7822      	ldrb	r2, [r4, #0]
 8009da8:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8009dac:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8009db0:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009db4:	041b      	lsls	r3, r3, #16
 8009db6:	0c1b      	lsrs	r3, r3, #16
 8009db8:	f483 5340 	eor.w	r3, r3, #12288	; 0x3000
 8009dbc:	e6d1      	b.n	8009b62 <USB_EPStartXfer+0x56>
      if (ep->type == EP_TYPE_BULK)
 8009dbe:	78e3      	ldrb	r3, [r4, #3]
 8009dc0:	2b02      	cmp	r3, #2
 8009dc2:	d175      	bne.n	8009eb0 <USB_EPStartXfer+0x3a4>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009dc4:	2900      	cmp	r1, #0
 8009dc6:	d14b      	bne.n	8009e60 <USB_EPStartXfer+0x354>
 8009dc8:	f8b0 1050 	ldrh.w	r1, [r0, #80]	; 0x50
 8009dcc:	7823      	ldrb	r3, [r4, #0]
 8009dce:	f200 4202 	addw	r2, r0, #1026	; 0x402
 8009dd2:	fa12 f181 	uxtah	r1, r2, r1
 8009dd6:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8009dda:	6923      	ldr	r3, [r4, #16]
 8009ddc:	2b3e      	cmp	r3, #62	; 0x3e
 8009dde:	d922      	bls.n	8009e26 <USB_EPStartXfer+0x31a>
 8009de0:	0958      	lsrs	r0, r3, #5
 8009de2:	4a32      	ldr	r2, [pc, #200]	; (8009eac <USB_EPStartXfer+0x3a0>)
 8009de4:	06df      	lsls	r7, r3, #27
 8009de6:	bf08      	it	eq
 8009de8:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8009dec:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8009df0:	b292      	uxth	r2, r2
 8009df2:	800a      	strh	r2, [r1, #0]
 8009df4:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8009df8:	7822      	ldrb	r2, [r4, #0]
 8009dfa:	f205 4006 	addw	r0, r5, #1030	; 0x406
 8009dfe:	fa10 f181 	uxtah	r1, r0, r1
 8009e02:	2b3e      	cmp	r3, #62	; 0x3e
 8009e04:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009e08:	d820      	bhi.n	8009e4c <USB_EPStartXfer+0x340>
 8009e0a:	2b00      	cmp	r3, #0
 8009e0c:	d145      	bne.n	8009e9a <USB_EPStartXfer+0x38e>
 8009e0e:	880b      	ldrh	r3, [r1, #0]
 8009e10:	f423 43f8 	bic.w	r3, r3, #31744	; 0x7c00
 8009e14:	041b      	lsls	r3, r3, #16
 8009e16:	0c1b      	lsrs	r3, r3, #16
 8009e18:	800b      	strh	r3, [r1, #0]
 8009e1a:	880b      	ldrh	r3, [r1, #0]
 8009e1c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009e20:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009e24:	e01a      	b.n	8009e5c <USB_EPStartXfer+0x350>
 8009e26:	b95b      	cbnz	r3, 8009e40 <USB_EPStartXfer+0x334>
 8009e28:	880a      	ldrh	r2, [r1, #0]
 8009e2a:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009e2e:	0412      	lsls	r2, r2, #16
 8009e30:	0c12      	lsrs	r2, r2, #16
 8009e32:	800a      	strh	r2, [r1, #0]
 8009e34:	880a      	ldrh	r2, [r1, #0]
 8009e36:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009e3a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009e3e:	e7d7      	b.n	8009df0 <USB_EPStartXfer+0x2e4>
 8009e40:	085a      	lsrs	r2, r3, #1
 8009e42:	07de      	lsls	r6, r3, #31
 8009e44:	bf48      	it	mi
 8009e46:	3201      	addmi	r2, #1
 8009e48:	0292      	lsls	r2, r2, #10
 8009e4a:	e7d1      	b.n	8009df0 <USB_EPStartXfer+0x2e4>
 8009e4c:	095a      	lsrs	r2, r3, #5
 8009e4e:	06d8      	lsls	r0, r3, #27
 8009e50:	4b16      	ldr	r3, [pc, #88]	; (8009eac <USB_EPStartXfer+0x3a0>)
 8009e52:	bf08      	it	eq
 8009e54:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8009e58:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8009e5c:	b29b      	uxth	r3, r3
 8009e5e:	800b      	strh	r3, [r1, #0]
        if (ep->xfer_count != 0U)
 8009e60:	69e3      	ldr	r3, [r4, #28]
 8009e62:	2b00      	cmp	r3, #0
 8009e64:	d09f      	beq.n	8009da6 <USB_EPStartXfer+0x29a>
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 8009e66:	7822      	ldrb	r2, [r4, #0]
 8009e68:	f835 1022 	ldrh.w	r1, [r5, r2, lsl #2]
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 8009e6c:	f244 0340 	movw	r3, #16448	; 0x4040
 8009e70:	ea03 0001 	and.w	r0, r3, r1
 8009e74:	438b      	bics	r3, r1
 8009e76:	d001      	beq.n	8009e7c <USB_EPStartXfer+0x370>
 8009e78:	2800      	cmp	r0, #0
 8009e7a:	d194      	bne.n	8009da6 <USB_EPStartXfer+0x29a>
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 8009e7c:	f835 3022 	ldrh.w	r3, [r5, r2, lsl #2]
 8009e80:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8009e84:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8009e88:	041b      	lsls	r3, r3, #16
 8009e8a:	0c1b      	lsrs	r3, r3, #16
 8009e8c:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8009e90:	f043 03c0 	orr.w	r3, r3, #192	; 0xc0
 8009e94:	f825 3022 	strh.w	r3, [r5, r2, lsl #2]
 8009e98:	e785      	b.n	8009da6 <USB_EPStartXfer+0x29a>
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 8009e9a:	085a      	lsrs	r2, r3, #1
 8009e9c:	07db      	lsls	r3, r3, #31
 8009e9e:	bf48      	it	mi
 8009ea0:	3201      	addmi	r2, #1
 8009ea2:	0292      	lsls	r2, r2, #10
 8009ea4:	b292      	uxth	r2, r2
 8009ea6:	800a      	strh	r2, [r1, #0]
 8009ea8:	e7da      	b.n	8009e60 <USB_EPStartXfer+0x354>
 8009eaa:	bf00      	nop
 8009eac:	ffff8000 	.word	0xffff8000
      else if (ep->type == EP_TYPE_ISOC)
 8009eb0:	2b01      	cmp	r3, #1
 8009eb2:	d144      	bne.n	8009f3e <USB_EPStartXfer+0x432>
        if (ep->xfer_len > ep->maxpacket)
 8009eb4:	69a3      	ldr	r3, [r4, #24]
 8009eb6:	6922      	ldr	r2, [r4, #16]
 8009eb8:	4293      	cmp	r3, r2
          ep->xfer_len -= len;
 8009eba:	bf8a      	itet	hi
 8009ebc:	1a98      	subhi	r0, r3, r2
          ep->xfer_len = 0U;
 8009ebe:	2000      	movls	r0, #0
 8009ec0:	4613      	movhi	r3, r2
 8009ec2:	61a0      	str	r0, [r4, #24]
        PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, len);
 8009ec4:	2900      	cmp	r1, #0
 8009ec6:	f47f af6e 	bne.w	8009da6 <USB_EPStartXfer+0x29a>
 8009eca:	f8b5 1050 	ldrh.w	r1, [r5, #80]	; 0x50
 8009ece:	7822      	ldrb	r2, [r4, #0]
 8009ed0:	f205 4002 	addw	r0, r5, #1026	; 0x402
 8009ed4:	fa10 f181 	uxtah	r1, r0, r1
 8009ed8:	2b3e      	cmp	r3, #62	; 0x3e
 8009eda:	eb01 01c2 	add.w	r1, r1, r2, lsl #3
 8009ede:	d90a      	bls.n	8009ef6 <USB_EPStartXfer+0x3ea>
 8009ee0:	0958      	lsrs	r0, r3, #5
 8009ee2:	4a18      	ldr	r2, [pc, #96]	; (8009f44 <USB_EPStartXfer+0x438>)
 8009ee4:	06df      	lsls	r7, r3, #27
 8009ee6:	bf08      	it	eq
 8009ee8:	f100 30ff 	addeq.w	r0, r0, #4294967295
 8009eec:	ea42 2280 	orr.w	r2, r2, r0, lsl #10
 8009ef0:	b292      	uxth	r2, r2
 8009ef2:	800a      	strh	r2, [r1, #0]
 8009ef4:	e73b      	b.n	8009d6e <USB_EPStartXfer+0x262>
 8009ef6:	b95b      	cbnz	r3, 8009f10 <USB_EPStartXfer+0x404>
 8009ef8:	880a      	ldrh	r2, [r1, #0]
 8009efa:	f422 42f8 	bic.w	r2, r2, #31744	; 0x7c00
 8009efe:	0412      	lsls	r2, r2, #16
 8009f00:	0c12      	lsrs	r2, r2, #16
 8009f02:	800a      	strh	r2, [r1, #0]
 8009f04:	880a      	ldrh	r2, [r1, #0]
 8009f06:	ea6f 4242 	mvn.w	r2, r2, lsl #17
 8009f0a:	ea6f 4252 	mvn.w	r2, r2, lsr #17
 8009f0e:	e7ef      	b.n	8009ef0 <USB_EPStartXfer+0x3e4>
 8009f10:	085a      	lsrs	r2, r3, #1
 8009f12:	07de      	lsls	r6, r3, #31
 8009f14:	bf48      	it	mi
 8009f16:	3201      	addmi	r2, #1
 8009f18:	0292      	lsls	r2, r2, #10
 8009f1a:	e7e9      	b.n	8009ef0 <USB_EPStartXfer+0x3e4>
 8009f1c:	095a      	lsrs	r2, r3, #5
 8009f1e:	06d8      	lsls	r0, r3, #27
 8009f20:	4b08      	ldr	r3, [pc, #32]	; (8009f44 <USB_EPStartXfer+0x438>)
 8009f22:	bf08      	it	eq
 8009f24:	f102 32ff 	addeq.w	r2, r2, #4294967295
 8009f28:	ea43 2382 	orr.w	r3, r3, r2, lsl #10
 8009f2c:	e739      	b.n	8009da2 <USB_EPStartXfer+0x296>
 8009f2e:	085a      	lsrs	r2, r3, #1
 8009f30:	07db      	lsls	r3, r3, #31
 8009f32:	bf48      	it	mi
 8009f34:	3201      	addmi	r2, #1
 8009f36:	0292      	lsls	r2, r2, #10
 8009f38:	b292      	uxth	r2, r2
 8009f3a:	800a      	strh	r2, [r1, #0]
 8009f3c:	e733      	b.n	8009da6 <USB_EPStartXfer+0x29a>
        return HAL_ERROR;
 8009f3e:	2001      	movs	r0, #1
 8009f40:	e616      	b.n	8009b70 <USB_EPStartXfer+0x64>
 8009f42:	bf00      	nop
 8009f44:	ffff8000 	.word	0xffff8000

08009f48 <USB_ReadPMA>:
  uint32_t i;
  uint32_t temp;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009f48:	f502 6280 	add.w	r2, r2, #1024	; 0x400
{
 8009f4c:	b5f0      	push	{r4, r5, r6, r7, lr}
  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8009f4e:	4410      	add	r0, r2
  uint32_t n = (uint32_t)wNBytes >> 1;
 8009f50:	085d      	lsrs	r5, r3, #1

  for (i = n; i != 0U; i--)
 8009f52:	460c      	mov	r4, r1
 8009f54:	462e      	mov	r6, r5
 8009f56:	1a47      	subs	r7, r0, r1
 8009f58:	193a      	adds	r2, r7, r4
 8009f5a:	3402      	adds	r4, #2
 8009f5c:	b936      	cbnz	r6, 8009f6c <USB_ReadPMA+0x24>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 8009f5e:	07db      	lsls	r3, r3, #31
  {
    temp = *pdwVal;
 8009f60:	bf44      	itt	mi
 8009f62:	f830 3015 	ldrhmi.w	r3, [r0, r5, lsl #1]
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009f66:	f801 3015 	strbmi.w	r3, [r1, r5, lsl #1]
  }
}
 8009f6a:	bdf0      	pop	{r4, r5, r6, r7, pc}
    temp = *(__IO uint16_t *)pdwVal;
 8009f6c:	8812      	ldrh	r2, [r2, #0]
 8009f6e:	b292      	uxth	r2, r2
    *pBuf = (uint8_t)((temp >> 0) & 0xFFU);
 8009f70:	f804 2c02 	strb.w	r2, [r4, #-2]
    *pBuf = (uint8_t)((temp >> 8) & 0xFFU);
 8009f74:	0a12      	lsrs	r2, r2, #8
 8009f76:	f804 2c01 	strb.w	r2, [r4, #-1]
  for (i = n; i != 0U; i--)
 8009f7a:	3e01      	subs	r6, #1
 8009f7c:	e7ec      	b.n	8009f58 <USB_ReadPMA+0x10>

08009f7e <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 8009f7e:	b510      	push	{r4, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009f80:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 8009f84:	b184      	cbz	r4, 8009fa8 <USBD_CDC_EP0_RxReady+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if ((pdev->pUserData != NULL) && (hcdc->CmdOpCode != 0xFFU))
 8009f86:	f8d0 32c0 	ldr.w	r3, [r0, #704]	; 0x2c0
 8009f8a:	b15b      	cbz	r3, 8009fa4 <USBD_CDC_EP0_RxReady+0x26>
 8009f8c:	f894 0200 	ldrb.w	r0, [r4, #512]	; 0x200
 8009f90:	28ff      	cmp	r0, #255	; 0xff
 8009f92:	d007      	beq.n	8009fa4 <USBD_CDC_EP0_RxReady+0x26>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(hcdc->CmdOpCode,
 8009f94:	689b      	ldr	r3, [r3, #8]
 8009f96:	f894 2201 	ldrb.w	r2, [r4, #513]	; 0x201
 8009f9a:	4621      	mov	r1, r4
 8009f9c:	4798      	blx	r3
                                                      (uint8_t *)hcdc->data,
                                                      (uint16_t)hcdc->CmdLength);
    hcdc->CmdOpCode = 0xFFU;
 8009f9e:	23ff      	movs	r3, #255	; 0xff
 8009fa0:	f884 3200 	strb.w	r3, [r4, #512]	; 0x200
  }

  return (uint8_t)USBD_OK;
 8009fa4:	2000      	movs	r0, #0
 8009fa6:	e000      	b.n	8009faa <USBD_CDC_EP0_RxReady+0x2c>
    return (uint8_t)USBD_FAIL;
 8009fa8:	2003      	movs	r0, #3
}
 8009faa:	bd10      	pop	{r4, pc}

08009fac <USBD_CDC_GetFSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgFSDesc);
 8009fac:	2343      	movs	r3, #67	; 0x43
 8009fae:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgFSDesc;
}
 8009fb0:	4800      	ldr	r0, [pc, #0]	; (8009fb4 <USBD_CDC_GetFSCfgDesc+0x8>)
 8009fb2:	4770      	bx	lr
 8009fb4:	20000044 	.word	0x20000044

08009fb8 <USBD_CDC_GetHSCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_CfgHSDesc);
 8009fb8:	2343      	movs	r3, #67	; 0x43
 8009fba:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_CfgHSDesc;
}
 8009fbc:	4800      	ldr	r0, [pc, #0]	; (8009fc0 <USBD_CDC_GetHSCfgDesc+0x8>)
 8009fbe:	4770      	bx	lr
 8009fc0:	20000088 	.word	0x20000088

08009fc4 <USBD_CDC_GetOtherSpeedCfgDesc>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_OtherSpeedCfgDesc);
 8009fc4:	2343      	movs	r3, #67	; 0x43
 8009fc6:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_OtherSpeedCfgDesc;
}
 8009fc8:	4800      	ldr	r0, [pc, #0]	; (8009fcc <USBD_CDC_GetOtherSpeedCfgDesc+0x8>)
 8009fca:	4770      	bx	lr
 8009fcc:	200000d8 	.word	0x200000d8

08009fd0 <USBD_CDC_GetDeviceQualifierDescriptor>:
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 8009fd0:	230a      	movs	r3, #10
 8009fd2:	8003      	strh	r3, [r0, #0]

  return USBD_CDC_DeviceQualifierDesc;
}
 8009fd4:	4800      	ldr	r0, [pc, #0]	; (8009fd8 <USBD_CDC_GetDeviceQualifierDescriptor+0x8>)
 8009fd6:	4770      	bx	lr
 8009fd8:	200000cc 	.word	0x200000cc

08009fdc <USBD_CDC_DataOut>:
{
 8009fdc:	b538      	push	{r3, r4, r5, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 8009fde:	f8d0 42bc 	ldr.w	r4, [r0, #700]	; 0x2bc
{
 8009fe2:	4605      	mov	r5, r0
  if (pdev->pClassData == NULL)
 8009fe4:	b16c      	cbz	r4, 800a002 <USBD_CDC_DataOut+0x26>
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009fe6:	f001 f82f 	bl	800b048 <USBD_LL_GetRxDataSize>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009fea:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8009fee:	f8c4 020c 	str.w	r0, [r4, #524]	; 0x20c
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8009ff2:	68db      	ldr	r3, [r3, #12]
 8009ff4:	f8d4 0204 	ldr.w	r0, [r4, #516]	; 0x204
 8009ff8:	f504 7103 	add.w	r1, r4, #524	; 0x20c
 8009ffc:	4798      	blx	r3
  return (uint8_t)USBD_OK;
 8009ffe:	2000      	movs	r0, #0
}
 800a000:	bd38      	pop	{r3, r4, r5, pc}
    return (uint8_t)USBD_FAIL;
 800a002:	2003      	movs	r0, #3
 800a004:	e7fc      	b.n	800a000 <USBD_CDC_DataOut+0x24>

0800a006 <USBD_CDC_DataIn>:
{
 800a006:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
  if (pdev->pClassData == NULL)
 800a008:	f8d0 62bc 	ldr.w	r6, [r0, #700]	; 0x2bc
{
 800a00c:	4605      	mov	r5, r0
 800a00e:	460a      	mov	r2, r1
  if (pdev->pClassData == NULL)
 800a010:	b336      	cbz	r6, 800a060 <USBD_CDC_DataIn+0x5a>
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a012:	2314      	movs	r3, #20
 800a014:	fb03 0301 	mla	r3, r3, r1, r0
 800a018:	699c      	ldr	r4, [r3, #24]
 800a01a:	b194      	cbz	r4, 800a042 <USBD_CDC_DataIn+0x3c>
      ((pdev->ep_in[epnum].total_length % hpcd->IN_ep[epnum].maxpacket) == 0U))
 800a01c:	f8d0 72c4 	ldr.w	r7, [r0, #708]	; 0x2c4
 800a020:	f04f 0c28 	mov.w	ip, #40	; 0x28
 800a024:	fb0c 7701 	mla	r7, ip, r1, r7
 800a028:	6bbf      	ldr	r7, [r7, #56]	; 0x38
 800a02a:	fbb4 fcf7 	udiv	ip, r4, r7
 800a02e:	fb07 441c 	mls	r4, r7, ip, r4
  if ((pdev->ep_in[epnum].total_length > 0U) &&
 800a032:	b934      	cbnz	r4, 800a042 <USBD_CDC_DataIn+0x3c>
    pdev->ep_in[epnum].total_length = 0U;
 800a034:	619c      	str	r4, [r3, #24]
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800a036:	4622      	mov	r2, r4
 800a038:	4623      	mov	r3, r4
 800a03a:	f000 fff3 	bl	800b024 <USBD_LL_Transmit>
  return (uint8_t)USBD_OK;
 800a03e:	4620      	mov	r0, r4
 800a040:	e00d      	b.n	800a05e <USBD_CDC_DataIn+0x58>
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a042:	f8d5 32c0 	ldr.w	r3, [r5, #704]	; 0x2c0
 800a046:	691c      	ldr	r4, [r3, #16]
    hcdc->TxState = 0U;
 800a048:	2700      	movs	r7, #0
 800a04a:	f8c6 7214 	str.w	r7, [r6, #532]	; 0x214
    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt != NULL)
 800a04e:	2c00      	cmp	r4, #0
 800a050:	d0f5      	beq.n	800a03e <USBD_CDC_DataIn+0x38>
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800a052:	f8d6 0208 	ldr.w	r0, [r6, #520]	; 0x208
 800a056:	f506 7104 	add.w	r1, r6, #528	; 0x210
 800a05a:	47a0      	blx	r4
  return (uint8_t)USBD_OK;
 800a05c:	4638      	mov	r0, r7
}
 800a05e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
    return (uint8_t)USBD_FAIL;
 800a060:	2003      	movs	r0, #3
 800a062:	e7fc      	b.n	800a05e <USBD_CDC_DataIn+0x58>

0800a064 <USBD_CDC_Setup>:
{
 800a064:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a068:	f8d0 72bc 	ldr.w	r7, [r0, #700]	; 0x2bc
  uint8_t ifalt = 0U;
 800a06c:	f04f 0800 	mov.w	r8, #0
{
 800a070:	4605      	mov	r5, r0
 800a072:	460e      	mov	r6, r1
  uint8_t ifalt = 0U;
 800a074:	f88d 8005 	strb.w	r8, [sp, #5]
  uint16_t status_info = 0U;
 800a078:	f8ad 8006 	strh.w	r8, [sp, #6]
  if (hcdc == NULL)
 800a07c:	2f00      	cmp	r7, #0
 800a07e:	d06a      	beq.n	800a156 <USBD_CDC_Setup+0xf2>
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a080:	780a      	ldrb	r2, [r1, #0]
 800a082:	f012 0460 	ands.w	r4, r2, #96	; 0x60
 800a086:	d02b      	beq.n	800a0e0 <USBD_CDC_Setup+0x7c>
 800a088:	2c20      	cmp	r4, #32
 800a08a:	d160      	bne.n	800a14e <USBD_CDC_Setup+0xea>
      if (req->wLength != 0U)
 800a08c:	88cc      	ldrh	r4, [r1, #6]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a08e:	784b      	ldrb	r3, [r1, #1]
      if (req->wLength != 0U)
 800a090:	b1fc      	cbz	r4, 800a0d2 <USBD_CDC_Setup+0x6e>
        if ((req->bmRequest & 0x80U) != 0U)
 800a092:	0612      	lsls	r2, r2, #24
 800a094:	d514      	bpl.n	800a0c0 <USBD_CDC_Setup+0x5c>
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a096:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800a09a:	4639      	mov	r1, r7
 800a09c:	f8d2 9008 	ldr.w	r9, [r2, #8]
 800a0a0:	4618      	mov	r0, r3
 800a0a2:	4622      	mov	r2, r4
 800a0a4:	47c8      	blx	r9
          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800a0a6:	88f2      	ldrh	r2, [r6, #6]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800a0a8:	2a07      	cmp	r2, #7
 800a0aa:	bf28      	it	cs
 800a0ac:	2207      	movcs	r2, #7
 800a0ae:	4639      	mov	r1, r7
 800a0b0:	4628      	mov	r0, r5
 800a0b2:	f000 fc91 	bl	800a9d8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a0b6:	4644      	mov	r4, r8
}
 800a0b8:	4620      	mov	r0, r4
 800a0ba:	b003      	add	sp, #12
 800a0bc:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
          hcdc->CmdOpCode = req->bRequest;
 800a0c0:	f887 3200 	strb.w	r3, [r7, #512]	; 0x200
          hcdc->CmdLength = (uint8_t)req->wLength;
 800a0c4:	f887 4201 	strb.w	r4, [r7, #513]	; 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, req->wLength);
 800a0c8:	4622      	mov	r2, r4
 800a0ca:	4639      	mov	r1, r7
 800a0cc:	f000 fc99 	bl	800aa02 <USBD_CtlPrepareRx>
 800a0d0:	e7f1      	b.n	800a0b6 <USBD_CDC_Setup+0x52>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Control(req->bRequest,
 800a0d2:	f8d0 22c0 	ldr.w	r2, [r0, #704]	; 0x2c0
 800a0d6:	4618      	mov	r0, r3
 800a0d8:	6895      	ldr	r5, [r2, #8]
 800a0da:	4622      	mov	r2, r4
 800a0dc:	47a8      	blx	r5
 800a0de:	e7eb      	b.n	800a0b8 <USBD_CDC_Setup+0x54>
      switch (req->bRequest)
 800a0e0:	784f      	ldrb	r7, [r1, #1]
 800a0e2:	2f0b      	cmp	r7, #11
 800a0e4:	d833      	bhi.n	800a14e <USBD_CDC_Setup+0xea>
 800a0e6:	a301      	add	r3, pc, #4	; (adr r3, 800a0ec <USBD_CDC_Setup+0x88>)
 800a0e8:	f853 f027 	ldr.w	pc, [r3, r7, lsl #2]
 800a0ec:	0800a11d 	.word	0x0800a11d
 800a0f0:	0800a0b9 	.word	0x0800a0b9
 800a0f4:	0800a14f 	.word	0x0800a14f
 800a0f8:	0800a14f 	.word	0x0800a14f
 800a0fc:	0800a14f 	.word	0x0800a14f
 800a100:	0800a14f 	.word	0x0800a14f
 800a104:	0800a14f 	.word	0x0800a14f
 800a108:	0800a14f 	.word	0x0800a14f
 800a10c:	0800a14f 	.word	0x0800a14f
 800a110:	0800a14f 	.word	0x0800a14f
 800a114:	0800a133 	.word	0x0800a133
 800a118:	0800a147 	.word	0x0800a147
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a11c:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a120:	2b03      	cmp	r3, #3
 800a122:	d114      	bne.n	800a14e <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800a124:	2202      	movs	r2, #2
 800a126:	f10d 0106 	add.w	r1, sp, #6
 800a12a:	f000 fc55 	bl	800a9d8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a12e:	463c      	mov	r4, r7
 800a130:	e7c2      	b.n	800a0b8 <USBD_CDC_Setup+0x54>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a132:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a136:	2b03      	cmp	r3, #3
 800a138:	d109      	bne.n	800a14e <USBD_CDC_Setup+0xea>
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800a13a:	2201      	movs	r2, #1
 800a13c:	f10d 0105 	add.w	r1, sp, #5
 800a140:	f000 fc4a 	bl	800a9d8 <USBD_CtlSendData>
 800a144:	e7b8      	b.n	800a0b8 <USBD_CDC_Setup+0x54>
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800a146:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a14a:	2b03      	cmp	r3, #3
 800a14c:	d0b4      	beq.n	800a0b8 <USBD_CDC_Setup+0x54>
          USBD_CtlError(pdev, req);
 800a14e:	4631      	mov	r1, r6
 800a150:	4628      	mov	r0, r5
 800a152:	f000 fc1a 	bl	800a98a <USBD_CtlError>
    return (uint8_t)USBD_FAIL;
 800a156:	2403      	movs	r4, #3
 800a158:	e7ae      	b.n	800a0b8 <USBD_CDC_Setup+0x54>
 800a15a:	bf00      	nop

0800a15c <USBD_CDC_DeInit>:
{
 800a15c:	b538      	push	{r3, r4, r5, lr}
 800a15e:	4604      	mov	r4, r0
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a160:	2500      	movs	r5, #0
  (void)USBD_LL_CloseEP(pdev, CDC_IN_EP);
 800a162:	2181      	movs	r1, #129	; 0x81
 800a164:	f000 ff27 	bl	800afb6 <USBD_LL_CloseEP>
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a168:	2101      	movs	r1, #1
  pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 0U;
 800a16a:	8725      	strh	r5, [r4, #56]	; 0x38
  (void)USBD_LL_CloseEP(pdev, CDC_OUT_EP);
 800a16c:	4620      	mov	r0, r4
 800a16e:	f000 ff22 	bl	800afb6 <USBD_LL_CloseEP>
  pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 0U;
 800a172:	f8a4 5178 	strh.w	r5, [r4, #376]	; 0x178
  (void)USBD_LL_CloseEP(pdev, CDC_CMD_EP);
 800a176:	2182      	movs	r1, #130	; 0x82
 800a178:	4620      	mov	r0, r4
 800a17a:	f000 ff1c 	bl	800afb6 <USBD_LL_CloseEP>
  if (pdev->pClassData != NULL)
 800a17e:	f8d4 32bc 	ldr.w	r3, [r4, #700]	; 0x2bc
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 0U;
 800a182:	64e5      	str	r5, [r4, #76]	; 0x4c
  if (pdev->pClassData != NULL)
 800a184:	b14b      	cbz	r3, 800a19a <USBD_CDC_DeInit+0x3e>
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->DeInit();
 800a186:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
 800a18a:	685b      	ldr	r3, [r3, #4]
 800a18c:	4798      	blx	r3
    (void)USBD_free(pdev->pClassData);
 800a18e:	f8d4 02bc 	ldr.w	r0, [r4, #700]	; 0x2bc
 800a192:	f000 ff85 	bl	800b0a0 <USBD_static_free>
    pdev->pClassData = NULL;
 800a196:	f8c4 52bc 	str.w	r5, [r4, #700]	; 0x2bc
}
 800a19a:	2000      	movs	r0, #0
 800a19c:	bd38      	pop	{r3, r4, r5, pc}

0800a19e <USBD_CDC_Init>:
{
 800a19e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800a1a0:	4604      	mov	r4, r0
  hcdc = USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800a1a2:	f44f 7007 	mov.w	r0, #540	; 0x21c
 800a1a6:	f000 ff77 	bl	800b098 <USBD_static_malloc>
  if (hcdc == NULL)
 800a1aa:	4605      	mov	r5, r0
    pdev->pClassData = NULL;
 800a1ac:	f8c4 02bc 	str.w	r0, [r4, #700]	; 0x2bc
  if (hcdc == NULL)
 800a1b0:	b910      	cbnz	r0, 800a1b8 <USBD_CDC_Init+0x1a>
    return (uint8_t)USBD_EMEM;
 800a1b2:	2602      	movs	r6, #2
}
 800a1b4:	4630      	mov	r0, r6
 800a1b6:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a1b8:	7c23      	ldrb	r3, [r4, #16]
 800a1ba:	bb8b      	cbnz	r3, 800a220 <USBD_CDC_Init+0x82>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a1bc:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a1c0:	2202      	movs	r2, #2
 800a1c2:	2181      	movs	r1, #129	; 0x81
 800a1c4:	4620      	mov	r0, r4
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a1c6:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a1c8:	f000 fee9 	bl	800af9e <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a1cc:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a1ce:	f44f 7300 	mov.w	r3, #512	; 0x200
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a1d2:	4631      	mov	r1, r6
 800a1d4:	2202      	movs	r2, #2
 800a1d6:	4620      	mov	r0, r4
 800a1d8:	f000 fee1 	bl	800af9e <USBD_LL_OpenEP>
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a1dc:	2310      	movs	r3, #16
    pdev->ep_out[CDC_OUT_EP & 0xFU].is_used = 1U;
 800a1de:	f8a4 6178 	strh.w	r6, [r4, #376]	; 0x178
    pdev->ep_in[CDC_CMD_EP & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800a1e2:	f8a4 304e 	strh.w	r3, [r4, #78]	; 0x4e
  (void)USBD_LL_OpenEP(pdev, CDC_CMD_EP, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800a1e6:	2203      	movs	r2, #3
 800a1e8:	2308      	movs	r3, #8
 800a1ea:	2182      	movs	r1, #130	; 0x82
 800a1ec:	4620      	mov	r0, r4
 800a1ee:	f000 fed6 	bl	800af9e <USBD_LL_OpenEP>
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a1f2:	f8d4 32c0 	ldr.w	r3, [r4, #704]	; 0x2c0
  pdev->ep_in[CDC_CMD_EP & 0xFU].is_used = 1U;
 800a1f6:	2101      	movs	r1, #1
 800a1f8:	f8a4 104c 	strh.w	r1, [r4, #76]	; 0x4c
  hcdc->TxState = 0U;
 800a1fc:	2700      	movs	r7, #0
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData)->Init();
 800a1fe:	681b      	ldr	r3, [r3, #0]
 800a200:	4798      	blx	r3
  hcdc->TxState = 0U;
 800a202:	f8c5 7214 	str.w	r7, [r5, #532]	; 0x214
  hcdc->RxState = 0U;
 800a206:	f8c5 7218 	str.w	r7, [r5, #536]	; 0x218
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a20a:	7c26      	ldrb	r6, [r4, #16]
 800a20c:	2101      	movs	r1, #1
 800a20e:	b98e      	cbnz	r6, 800a234 <USBD_CDC_Init+0x96>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a210:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800a214:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a218:	4620      	mov	r0, r4
 800a21a:	f000 ff0c 	bl	800b036 <USBD_LL_PrepareReceive>
 800a21e:	e7c9      	b.n	800a1b4 <USBD_CDC_Init+0x16>
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a220:	2340      	movs	r3, #64	; 0x40
 800a222:	2202      	movs	r2, #2
 800a224:	2181      	movs	r1, #129	; 0x81
 800a226:	4620      	mov	r0, r4
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a228:	2601      	movs	r6, #1
    (void)USBD_LL_OpenEP(pdev, CDC_IN_EP, USBD_EP_TYPE_BULK,
 800a22a:	f000 feb8 	bl	800af9e <USBD_LL_OpenEP>
    pdev->ep_in[CDC_IN_EP & 0xFU].is_used = 1U;
 800a22e:	8726      	strh	r6, [r4, #56]	; 0x38
    (void)USBD_LL_OpenEP(pdev, CDC_OUT_EP, USBD_EP_TYPE_BULK,
 800a230:	2340      	movs	r3, #64	; 0x40
 800a232:	e7ce      	b.n	800a1d2 <USBD_CDC_Init+0x34>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a234:	f8d5 2204 	ldr.w	r2, [r5, #516]	; 0x204
 800a238:	2340      	movs	r3, #64	; 0x40
 800a23a:	4620      	mov	r0, r4
 800a23c:	f000 fefb 	bl	800b036 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a240:	463e      	mov	r6, r7
 800a242:	e7b7      	b.n	800a1b4 <USBD_CDC_Init+0x16>

0800a244 <USBD_CDC_RegisterInterface>:
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
  if (fops == NULL)
 800a244:	b119      	cbz	r1, 800a24e <USBD_CDC_RegisterInterface+0xa>
  {
    return (uint8_t)USBD_FAIL;
  }

  pdev->pUserData = fops;
 800a246:	f8c0 12c0 	str.w	r1, [r0, #704]	; 0x2c0

  return (uint8_t)USBD_OK;
 800a24a:	2000      	movs	r0, #0
 800a24c:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a24e:	2003      	movs	r0, #3
}
 800a250:	4770      	bx	lr

0800a252 <USBD_CDC_SetTxBuffer>:
  * @retval status
  */
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a252:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800a256:	b12b      	cbz	r3, 800a264 <USBD_CDC_SetTxBuffer+0x12>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->TxBuffer = pbuff;
 800a258:	f8c3 1208 	str.w	r1, [r3, #520]	; 0x208
  hcdc->TxLength = length;
 800a25c:	f8c3 2210 	str.w	r2, [r3, #528]	; 0x210

  return (uint8_t)USBD_OK;
 800a260:	2000      	movs	r0, #0
 800a262:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a264:	2003      	movs	r0, #3
}
 800a266:	4770      	bx	lr

0800a268 <USBD_CDC_SetRxBuffer>:
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a268:	f8d0 32bc 	ldr.w	r3, [r0, #700]	; 0x2bc

  if (hcdc == NULL)
 800a26c:	b11b      	cbz	r3, 800a276 <USBD_CDC_SetRxBuffer+0xe>
  {
    return (uint8_t)USBD_FAIL;
  }

  hcdc->RxBuffer = pbuff;
 800a26e:	f8c3 1204 	str.w	r1, [r3, #516]	; 0x204

  return (uint8_t)USBD_OK;
 800a272:	2000      	movs	r0, #0
 800a274:	4770      	bx	lr
    return (uint8_t)USBD_FAIL;
 800a276:	2003      	movs	r0, #3
}
 800a278:	4770      	bx	lr

0800a27a <USBD_CDC_TransmitPacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a27a:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800a27e:	b510      	push	{r4, lr}
  USBD_StatusTypeDef ret = USBD_BUSY;

  if (pdev->pClassData == NULL)
 800a280:	b17a      	cbz	r2, 800a2a2 <USBD_CDC_TransmitPacket+0x28>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (hcdc->TxState == 0U)
 800a282:	f8d2 4214 	ldr.w	r4, [r2, #532]	; 0x214
 800a286:	2301      	movs	r3, #1
 800a288:	b96c      	cbnz	r4, 800a2a6 <USBD_CDC_TransmitPacket+0x2c>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800a28a:	f8c2 3214 	str.w	r3, [r2, #532]	; 0x214

    /* Update the packet total length */
    pdev->ep_in[CDC_IN_EP & 0xFU].total_length = hcdc->TxLength;
 800a28e:	f8d2 3210 	ldr.w	r3, [r2, #528]	; 0x210
 800a292:	62c3      	str	r3, [r0, #44]	; 0x2c

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDC_IN_EP, hcdc->TxBuffer, hcdc->TxLength);
 800a294:	f8d2 2208 	ldr.w	r2, [r2, #520]	; 0x208
 800a298:	2181      	movs	r1, #129	; 0x81
 800a29a:	f000 fec3 	bl	800b024 <USBD_LL_Transmit>

    ret = USBD_OK;
 800a29e:	4620      	mov	r0, r4
  }

  return (uint8_t)ret;
}
 800a2a0:	bd10      	pop	{r4, pc}
    return (uint8_t)USBD_FAIL;
 800a2a2:	2003      	movs	r0, #3
 800a2a4:	e7fc      	b.n	800a2a0 <USBD_CDC_TransmitPacket+0x26>
  USBD_StatusTypeDef ret = USBD_BUSY;
 800a2a6:	4618      	mov	r0, r3
 800a2a8:	e7fa      	b.n	800a2a0 <USBD_CDC_TransmitPacket+0x26>

0800a2aa <USBD_CDC_ReceivePacket>:
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassData;
 800a2aa:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
{
 800a2ae:	b510      	push	{r4, lr}

  if (pdev->pClassData == NULL)
 800a2b0:	b182      	cbz	r2, 800a2d4 <USBD_CDC_ReceivePacket+0x2a>
  {
    return (uint8_t)USBD_FAIL;
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2b2:	7c04      	ldrb	r4, [r0, #16]
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a2b4:	f8d2 2204 	ldr.w	r2, [r2, #516]	; 0x204
  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a2b8:	b934      	cbnz	r4, 800a2c8 <USBD_CDC_ReceivePacket+0x1e>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a2ba:	f44f 7300 	mov.w	r3, #512	; 0x200
 800a2be:	2101      	movs	r1, #1
 800a2c0:	f000 feb9 	bl	800b036 <USBD_LL_PrepareReceive>
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
}
 800a2c4:	4620      	mov	r0, r4
 800a2c6:	bd10      	pop	{r4, pc}
    (void)USBD_LL_PrepareReceive(pdev, CDC_OUT_EP, hcdc->RxBuffer,
 800a2c8:	2340      	movs	r3, #64	; 0x40
 800a2ca:	2101      	movs	r1, #1
 800a2cc:	f000 feb3 	bl	800b036 <USBD_LL_PrepareReceive>
  return (uint8_t)USBD_OK;
 800a2d0:	2400      	movs	r4, #0
 800a2d2:	e7f7      	b.n	800a2c4 <USBD_CDC_ReceivePacket+0x1a>
    return (uint8_t)USBD_FAIL;
 800a2d4:	2403      	movs	r4, #3
 800a2d6:	e7f5      	b.n	800a2c4 <USBD_CDC_ReceivePacket+0x1a>

0800a2d8 <USBD_Init>:
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800a2d8:	b178      	cbz	r0, 800a2fa <USBD_Init+0x22>
#endif
    return USBD_FAIL;
  }

  /* Unlink previous class resources */
  pdev->pClass = NULL;
 800a2da:	2300      	movs	r3, #0
 800a2dc:	f8c0 32b8 	str.w	r3, [r0, #696]	; 0x2b8
  pdev->pUserData = NULL;
 800a2e0:	f8c0 32c0 	str.w	r3, [r0, #704]	; 0x2c0
  pdev->pConfDesc = NULL;
 800a2e4:	f8c0 32cc 	str.w	r3, [r0, #716]	; 0x2cc

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800a2e8:	b109      	cbz	r1, 800a2ee <USBD_Init+0x16>
  {
    pdev->pDesc = pdesc;
 800a2ea:	f8c0 12b4 	str.w	r1, [r0, #692]	; 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a2ee:	2301      	movs	r3, #1
 800a2f0:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->id = id;
 800a2f4:	7002      	strb	r2, [r0, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800a2f6:	f000 be05 	b.w	800af04 <USBD_LL_Init>

  return ret;
}
 800a2fa:	2003      	movs	r0, #3
 800a2fc:	4770      	bx	lr

0800a2fe <USBD_RegisterClass>:
  * @param  pDevice : Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800a2fe:	b537      	push	{r0, r1, r2, r4, r5, lr}
  uint16_t len = 0U;
 800a300:	2500      	movs	r5, #0
{
 800a302:	4604      	mov	r4, r0
  uint16_t len = 0U;
 800a304:	f8ad 5006 	strh.w	r5, [sp, #6]

  if (pclass == NULL)
 800a308:	b159      	cbz	r1, 800a322 <USBD_RegisterClass+0x24>
  if (pdev->pClass->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a30a:	6acb      	ldr	r3, [r1, #44]	; 0x2c
  pdev->pClass = pclass;
 800a30c:	f8c0 12b8 	str.w	r1, [r0, #696]	; 0x2b8
  if (pdev->pClass->GetFSConfigDescriptor != NULL)
 800a310:	b14b      	cbz	r3, 800a326 <USBD_RegisterClass+0x28>
  {
    pdev->pConfDesc = (void *)pdev->pClass->GetFSConfigDescriptor(&len);
 800a312:	f10d 0006 	add.w	r0, sp, #6
 800a316:	4798      	blx	r3
 800a318:	f8c4 02cc 	str.w	r0, [r4, #716]	; 0x2cc
  }
#endif /* USE_USB_FS */

  return USBD_OK;
 800a31c:	4628      	mov	r0, r5
}
 800a31e:	b003      	add	sp, #12
 800a320:	bd30      	pop	{r4, r5, pc}
    return USBD_FAIL;
 800a322:	2003      	movs	r0, #3
 800a324:	e7fb      	b.n	800a31e <USBD_RegisterClass+0x20>
  return USBD_OK;
 800a326:	4618      	mov	r0, r3
 800a328:	e7f9      	b.n	800a31e <USBD_RegisterClass+0x20>

0800a32a <USBD_Start>:
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800a32a:	f000 be2f 	b.w	800af8c <USBD_LL_Start>

0800a32e <USBD_SetClassConfig>:

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
  USBD_StatusTypeDef ret = USBD_FAIL;

  if (pdev->pClass != NULL)
 800a32e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a332:	b10b      	cbz	r3, 800a338 <USBD_SetClassConfig+0xa>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass->Init(pdev, cfgidx);
 800a334:	681b      	ldr	r3, [r3, #0]
 800a336:	4718      	bx	r3
  }

  return ret;
}
 800a338:	2003      	movs	r0, #3
 800a33a:	4770      	bx	lr

0800a33c <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status: USBD_StatusTypeDef
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800a33c:	b508      	push	{r3, lr}
  /* Clear configuration and De-initialize the Class process */
  if (pdev->pClass != NULL)
 800a33e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a342:	b10b      	cbz	r3, 800a348 <USBD_ClrClassConfig+0xc>
  {
    pdev->pClass->DeInit(pdev, cfgidx);
 800a344:	685b      	ldr	r3, [r3, #4]
 800a346:	4798      	blx	r3
  }

  return USBD_OK;
}
 800a348:	2000      	movs	r0, #0
 800a34a:	bd08      	pop	{r3, pc}

0800a34c <USBD_LL_SetupStage>:
  *         Handle the setup stage
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800a34c:	b538      	push	{r3, r4, r5, lr}
 800a34e:	4604      	mov	r4, r0
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800a350:	f200 25aa 	addw	r5, r0, #682	; 0x2aa
 800a354:	4628      	mov	r0, r5
 800a356:	f000 fb0d 	bl	800a974 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800a35a:	2301      	movs	r3, #1

  pdev->ep0_data_len = pdev->request.wLength;

  switch (pdev->request.bmRequest & 0x1FU)
 800a35c:	f894 12aa 	ldrb.w	r1, [r4, #682]	; 0x2aa
  pdev->ep0_state = USBD_EP0_SETUP;
 800a360:	f8c4 3294 	str.w	r3, [r4, #660]	; 0x294
  pdev->ep0_data_len = pdev->request.wLength;
 800a364:	f8b4 32b0 	ldrh.w	r3, [r4, #688]	; 0x2b0
 800a368:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
  switch (pdev->request.bmRequest & 0x1FU)
 800a36c:	f001 031f 	and.w	r3, r1, #31
 800a370:	2b01      	cmp	r3, #1
 800a372:	d008      	beq.n	800a386 <USBD_LL_SetupStage+0x3a>
 800a374:	2b02      	cmp	r3, #2
 800a376:	d00c      	beq.n	800a392 <USBD_LL_SetupStage+0x46>
 800a378:	b98b      	cbnz	r3, 800a39e <USBD_LL_SetupStage+0x52>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a37a:	4629      	mov	r1, r5
 800a37c:	4620      	mov	r0, r4
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
      break;
  }

  return ret;
}
 800a37e:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800a382:	f000 b8f5 	b.w	800a570 <USBD_StdDevReq>
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a386:	4629      	mov	r1, r5
 800a388:	4620      	mov	r0, r4
}
 800a38a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800a38e:	f000 ba3b 	b.w	800a808 <USBD_StdItfReq>
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a392:	4629      	mov	r1, r5
 800a394:	4620      	mov	r0, r4
}
 800a396:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800a39a:	f000 ba5b 	b.w	800a854 <USBD_StdEPReq>
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a39e:	4620      	mov	r0, r4
 800a3a0:	f001 0180 	and.w	r1, r1, #128	; 0x80
}
 800a3a4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800a3a8:	f000 be0e 	b.w	800afc8 <USBD_LL_StallEP>

0800a3ac <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800a3ac:	b570      	push	{r4, r5, r6, lr}
 800a3ae:	4604      	mov	r4, r0
 800a3b0:	4615      	mov	r5, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a3b2:	b9f9      	cbnz	r1, 800a3f4 <USBD_LL_DataOutStage+0x48>
  {
    pep = &pdev->ep_out[0];

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800a3b4:	f8d0 3294 	ldr.w	r3, [r0, #660]	; 0x294
 800a3b8:	2b03      	cmp	r3, #3
 800a3ba:	d10c      	bne.n	800a3d6 <USBD_LL_DataOutStage+0x2a>
    {
      if (pep->rem_length > pep->maxpacket)
 800a3bc:	e9d0 3257 	ldrd	r3, r2, [r0, #348]	; 0x15c
 800a3c0:	4293      	cmp	r3, r2
 800a3c2:	d90a      	bls.n	800a3da <USBD_LL_DataOutStage+0x2e>
      {
        pep->rem_length -= pep->maxpacket;
 800a3c4:	1a9b      	subs	r3, r3, r2

        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a3c6:	429a      	cmp	r2, r3
        pep->rem_length -= pep->maxpacket;
 800a3c8:	f8c0 315c 	str.w	r3, [r0, #348]	; 0x15c
        (void)USBD_CtlContinueRx(pdev, pdata, MIN(pep->rem_length, pep->maxpacket));
 800a3cc:	bf28      	it	cs
 800a3ce:	461a      	movcs	r2, r3
 800a3d0:	4629      	mov	r1, r5
 800a3d2:	f000 fb23 	bl	800aa1c <USBD_CtlContinueRx>
      }
    }
  }

  return USBD_OK;
}
 800a3d6:	2000      	movs	r0, #0
 800a3d8:	bd70      	pop	{r4, r5, r6, pc}
        if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3da:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a3de:	2b03      	cmp	r3, #3
 800a3e0:	d104      	bne.n	800a3ec <USBD_LL_DataOutStage+0x40>
          if (pdev->pClass->EP0_RxReady != NULL)
 800a3e2:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a3e6:	691b      	ldr	r3, [r3, #16]
 800a3e8:	b103      	cbz	r3, 800a3ec <USBD_LL_DataOutStage+0x40>
            pdev->pClass->EP0_RxReady(pdev);
 800a3ea:	4798      	blx	r3
        (void)USBD_CtlSendStatus(pdev);
 800a3ec:	4620      	mov	r0, r4
 800a3ee:	f000 fb1d 	bl	800aa2c <USBD_CtlSendStatus>
 800a3f2:	e7f0      	b.n	800a3d6 <USBD_LL_DataOutStage+0x2a>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a3f4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a3f8:	2b03      	cmp	r3, #3
 800a3fa:	d1ec      	bne.n	800a3d6 <USBD_LL_DataOutStage+0x2a>
      if (pdev->pClass->DataOut != NULL)
 800a3fc:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a400:	699b      	ldr	r3, [r3, #24]
 800a402:	2b00      	cmp	r3, #0
 800a404:	d0e7      	beq.n	800a3d6 <USBD_LL_DataOutStage+0x2a>
}
 800a406:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataOut(pdev, epnum);
 800a40a:	4718      	bx	r3

0800a40c <USBD_LL_DataInStage>:
  * @param  epnum: endpoint index
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800a40c:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800a40e:	4604      	mov	r4, r0
 800a410:	4616      	mov	r6, r2
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret;

  if (epnum == 0U)
 800a412:	2900      	cmp	r1, #0
 800a414:	d13f      	bne.n	800a496 <USBD_LL_DataInStage+0x8a>
  {
    pep = &pdev->ep_in[0];

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800a416:	f8d0 2294 	ldr.w	r2, [r0, #660]	; 0x294
 800a41a:	2a02      	cmp	r2, #2
 800a41c:	d10f      	bne.n	800a43e <USBD_LL_DataInStage+0x32>
    {
      if (pep->rem_length > pep->maxpacket)
 800a41e:	e9d0 5207 	ldrd	r5, r2, [r0, #28]
 800a422:	4295      	cmp	r5, r2
 800a424:	d915      	bls.n	800a452 <USBD_LL_DataInStage+0x46>
      {
        pep->rem_length -= pep->maxpacket;
 800a426:	1aaa      	subs	r2, r5, r2
 800a428:	9101      	str	r1, [sp, #4]
 800a42a:	61c2      	str	r2, [r0, #28]

        (void)USBD_CtlContinueSendData(pdev, pdata, pep->rem_length);
 800a42c:	4631      	mov	r1, r6
 800a42e:	f000 fae0 	bl	800a9f2 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a432:	9b01      	ldr	r3, [sp, #4]
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
          pdev->ep0_data_len = 0U;

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a434:	461a      	mov	r2, r3
 800a436:	4619      	mov	r1, r3
 800a438:	4620      	mov	r0, r4
 800a43a:	f000 fdfc 	bl	800b036 <USBD_LL_PrepareReceive>
        (void)USBD_LL_StallEP(pdev, 0x80U);
      }
#endif
    }

    if (pdev->dev_test_mode == 1U)
 800a43e:	f894 32a0 	ldrb.w	r3, [r4, #672]	; 0x2a0
 800a442:	2b01      	cmp	r3, #1
 800a444:	d102      	bne.n	800a44c <USBD_LL_DataInStage+0x40>
    {
      (void)USBD_RunTestMode(pdev);
      pdev->dev_test_mode = 0U;
 800a446:	2300      	movs	r3, #0
 800a448:	f884 32a0 	strb.w	r3, [r4, #672]	; 0x2a0
      }
    }
  }

  return USBD_OK;
}
 800a44c:	2000      	movs	r0, #0
 800a44e:	b002      	add	sp, #8
 800a450:	bd70      	pop	{r4, r5, r6, pc}
        if ((pep->maxpacket == pep->rem_length) &&
 800a452:	d10e      	bne.n	800a472 <USBD_LL_DataInStage+0x66>
            (pep->total_length >= pep->maxpacket) &&
 800a454:	6982      	ldr	r2, [r0, #24]
        if ((pep->maxpacket == pep->rem_length) &&
 800a456:	4295      	cmp	r5, r2
 800a458:	d80b      	bhi.n	800a472 <USBD_LL_DataInStage+0x66>
            (pep->total_length >= pep->maxpacket) &&
 800a45a:	f8d0 5298 	ldr.w	r5, [r0, #664]	; 0x298
 800a45e:	42aa      	cmp	r2, r5
 800a460:	d207      	bcs.n	800a472 <USBD_LL_DataInStage+0x66>
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800a462:	460a      	mov	r2, r1
 800a464:	9101      	str	r1, [sp, #4]
 800a466:	f000 fac4 	bl	800a9f2 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800a46a:	9b01      	ldr	r3, [sp, #4]
 800a46c:	f8c4 3298 	str.w	r3, [r4, #664]	; 0x298
 800a470:	e7e0      	b.n	800a434 <USBD_LL_DataInStage+0x28>
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a472:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800a476:	2b03      	cmp	r3, #3
 800a478:	d105      	bne.n	800a486 <USBD_LL_DataInStage+0x7a>
            if (pdev->pClass->EP0_TxSent != NULL)
 800a47a:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a47e:	68db      	ldr	r3, [r3, #12]
 800a480:	b10b      	cbz	r3, 800a486 <USBD_LL_DataInStage+0x7a>
              pdev->pClass->EP0_TxSent(pdev);
 800a482:	4620      	mov	r0, r4
 800a484:	4798      	blx	r3
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800a486:	2180      	movs	r1, #128	; 0x80
 800a488:	4620      	mov	r0, r4
 800a48a:	f000 fd9d 	bl	800afc8 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800a48e:	4620      	mov	r0, r4
 800a490:	f000 fad7 	bl	800aa42 <USBD_CtlReceiveStatus>
 800a494:	e7d3      	b.n	800a43e <USBD_LL_DataInStage+0x32>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a496:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a49a:	2b03      	cmp	r3, #3
 800a49c:	d1d6      	bne.n	800a44c <USBD_LL_DataInStage+0x40>
      if (pdev->pClass->DataIn != NULL)
 800a49e:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a4a2:	695b      	ldr	r3, [r3, #20]
 800a4a4:	2b00      	cmp	r3, #0
 800a4a6:	d0d1      	beq.n	800a44c <USBD_LL_DataInStage+0x40>
}
 800a4a8:	b002      	add	sp, #8
 800a4aa:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
        ret = (USBD_StatusTypeDef)pdev->pClass->DataIn(pdev, epnum);
 800a4ae:	4718      	bx	r3

0800a4b0 <USBD_LL_Reset>:
  */

USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4b0:	2301      	movs	r3, #1
{
 800a4b2:	b570      	push	{r4, r5, r6, lr}
  pdev->dev_state = USBD_STATE_DEFAULT;
 800a4b4:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
  pdev->dev_config = 0U;
  pdev->dev_remote_wakeup = 0U;

  if (pdev->pClass == NULL)
 800a4b8:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4bc:	2100      	movs	r1, #0
{
 800a4be:	4604      	mov	r4, r0
  pdev->ep0_state = USBD_EP0_IDLE;
 800a4c0:	f8c0 1294 	str.w	r1, [r0, #660]	; 0x294
  pdev->dev_config = 0U;
 800a4c4:	6041      	str	r1, [r0, #4]
  pdev->dev_remote_wakeup = 0U;
 800a4c6:	f8c0 12a4 	str.w	r1, [r0, #676]	; 0x2a4
  if (pdev->pClass == NULL)
 800a4ca:	b1db      	cbz	r3, 800a504 <USBD_LL_Reset+0x54>
  {
    return USBD_FAIL;
  }

  if (pdev->pClassData != NULL)
 800a4cc:	f8d0 22bc 	ldr.w	r2, [r0, #700]	; 0x2bc
 800a4d0:	b112      	cbz	r2, 800a4d8 <USBD_LL_Reset+0x28>
  {
    if (pdev->pClass->DeInit != NULL)
 800a4d2:	685b      	ldr	r3, [r3, #4]
 800a4d4:	b103      	cbz	r3, 800a4d8 <USBD_LL_Reset+0x28>
    {
      (void)pdev->pClass->DeInit(pdev, (uint8_t)pdev->dev_config);
 800a4d6:	4798      	blx	r3
    }
  }

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4d8:	2200      	movs	r2, #0
 800a4da:	4611      	mov	r1, r2
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4dc:	2540      	movs	r5, #64	; 0x40
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4de:	2340      	movs	r3, #64	; 0x40
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a4e0:	2601      	movs	r6, #1
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4e2:	4620      	mov	r0, r4
 800a4e4:	f000 fd5b 	bl	800af9e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800a4e8:	f8a4 6164 	strh.w	r6, [r4, #356]	; 0x164
  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4ec:	f8c4 5160 	str.w	r5, [r4, #352]	; 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800a4f0:	462b      	mov	r3, r5
 800a4f2:	2200      	movs	r2, #0
 800a4f4:	2180      	movs	r1, #128	; 0x80
 800a4f6:	4620      	mov	r0, r4
 800a4f8:	f000 fd51 	bl	800af9e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800a4fc:	84a6      	strh	r6, [r4, #36]	; 0x24

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800a4fe:	6225      	str	r5, [r4, #32]

  return USBD_OK;
 800a500:	2000      	movs	r0, #0
}
 800a502:	bd70      	pop	{r4, r5, r6, pc}
    return USBD_FAIL;
 800a504:	2003      	movs	r0, #3
 800a506:	e7fc      	b.n	800a502 <USBD_LL_Reset+0x52>

0800a508 <USBD_LL_SetSpeed>:
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
  pdev->dev_speed = speed;
 800a508:	7401      	strb	r1, [r0, #16]

  return USBD_OK;
}
 800a50a:	2000      	movs	r0, #0
 800a50c:	4770      	bx	lr

0800a50e <USBD_LL_Suspend>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
  pdev->dev_old_state = pdev->dev_state;
 800a50e:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a512:	b2db      	uxtb	r3, r3
 800a514:	f880 329d 	strb.w	r3, [r0, #669]	; 0x29d
  pdev->dev_state = USBD_STATE_SUSPENDED;
 800a518:	2304      	movs	r3, #4
 800a51a:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c

  return USBD_OK;
}
 800a51e:	2000      	movs	r0, #0
 800a520:	4770      	bx	lr

0800a522 <USBD_LL_Resume>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800a522:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a526:	2b04      	cmp	r3, #4
  {
    pdev->dev_state = pdev->dev_old_state;
 800a528:	bf02      	ittt	eq
 800a52a:	f890 329d 	ldrbeq.w	r3, [r0, #669]	; 0x29d
 800a52e:	b2db      	uxtbeq	r3, r3
 800a530:	f880 329c 	strbeq.w	r3, [r0, #668]	; 0x29c
  }

  return USBD_OK;
}
 800a534:	2000      	movs	r0, #0
 800a536:	4770      	bx	lr

0800a538 <USBD_LL_SOF>:
  * @retval status
  */

USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
  if (pdev->pClass == NULL)
 800a538:	f8d0 22b8 	ldr.w	r2, [r0, #696]	; 0x2b8
{
 800a53c:	b508      	push	{r3, lr}
  if (pdev->pClass == NULL)
 800a53e:	b142      	cbz	r2, 800a552 <USBD_LL_SOF+0x1a>
  {
    return USBD_FAIL;
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a540:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a544:	2b03      	cmp	r3, #3
 800a546:	d102      	bne.n	800a54e <USBD_LL_SOF+0x16>
  {
    if (pdev->pClass->SOF != NULL)
 800a548:	69d3      	ldr	r3, [r2, #28]
 800a54a:	b123      	cbz	r3, 800a556 <USBD_LL_SOF+0x1e>
    {
      (void)pdev->pClass->SOF(pdev);
 800a54c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800a54e:	2000      	movs	r0, #0
 800a550:	e000      	b.n	800a554 <USBD_LL_SOF+0x1c>
    return USBD_FAIL;
 800a552:	2003      	movs	r0, #3
}
 800a554:	bd08      	pop	{r3, pc}
  return USBD_OK;
 800a556:	4618      	mov	r0, r3
 800a558:	e7fc      	b.n	800a554 <USBD_LL_SOF+0x1c>

0800a55a <USBD_CtlError.constprop.0>:
  *         Handle USB low level Error
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800a55a:	b510      	push	{r4, lr}
{
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a55c:	2180      	movs	r1, #128	; 0x80
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
 800a55e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a560:	f000 fd32 	bl	800afc8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a564:	4620      	mov	r0, r4
 800a566:	2100      	movs	r1, #0
}
 800a568:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800a56c:	f000 bd2c 	b.w	800afc8 <USBD_LL_StallEP>

0800a570 <USBD_StdDevReq>:
{
 800a570:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800a572:	780d      	ldrb	r5, [r1, #0]
 800a574:	f005 0560 	and.w	r5, r5, #96	; 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a578:	2d20      	cmp	r5, #32
{
 800a57a:	4604      	mov	r4, r0
 800a57c:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a57e:	d014      	beq.n	800a5aa <USBD_StdDevReq+0x3a>
 800a580:	2d40      	cmp	r5, #64	; 0x40
 800a582:	d012      	beq.n	800a5aa <USBD_StdDevReq+0x3a>
 800a584:	2d00      	cmp	r5, #0
 800a586:	f040 8109 	bne.w	800a79c <USBD_StdDevReq+0x22c>
      switch (req->bRequest)
 800a58a:	784f      	ldrb	r7, [r1, #1]
 800a58c:	2f09      	cmp	r7, #9
 800a58e:	f200 8105 	bhi.w	800a79c <USBD_StdDevReq+0x22c>
 800a592:	e8df f017 	tbh	[pc, r7, lsl #1]
 800a596:	010a      	.short	0x010a
 800a598:	0103012c 	.word	0x0103012c
 800a59c:	01030122 	.word	0x01030122
 800a5a0:	0013008a 	.word	0x0013008a
 800a5a4:	00f20103 	.word	0x00f20103
 800a5a8:	00a6      	.short	0x00a6
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a5aa:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a5ae:	689b      	ldr	r3, [r3, #8]
 800a5b0:	4631      	mov	r1, r6
 800a5b2:	4620      	mov	r0, r4
}
 800a5b4:	b003      	add	sp, #12
 800a5b6:	e8bd 40f0 	ldmia.w	sp!, {r4, r5, r6, r7, lr}
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a5ba:	4718      	bx	r3
  uint16_t len = 0U;
 800a5bc:	2300      	movs	r3, #0
 800a5be:	f8ad 3006 	strh.w	r3, [sp, #6]
  switch (req->wValue >> 8)
 800a5c2:	884b      	ldrh	r3, [r1, #2]
 800a5c4:	0a1a      	lsrs	r2, r3, #8
 800a5c6:	3a01      	subs	r2, #1
 800a5c8:	2a0e      	cmp	r2, #14
 800a5ca:	d80d      	bhi.n	800a5e8 <USBD_StdDevReq+0x78>
 800a5cc:	e8df f002 	tbb	[pc, r2]
 800a5d0:	0c382b12 	.word	0x0c382b12
 800a5d4:	0c62580c 	.word	0x0c62580c
 800a5d8:	0c0c0c0c 	.word	0x0c0c0c0c
 800a5dc:	0c0c      	.short	0x0c0c
 800a5de:	08          	.byte	0x08
 800a5df:	00          	.byte	0x00
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 800a5e0:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a5e4:	69db      	ldr	r3, [r3, #28]
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a5e6:	b943      	cbnz	r3, 800a5fa <USBD_StdDevReq+0x8a>
      USBD_CtlError(pdev, req);
 800a5e8:	4620      	mov	r0, r4
          USBD_CtlError(pdev, req);
 800a5ea:	f7ff ffb6 	bl	800a55a <USBD_CtlError.constprop.0>
}
 800a5ee:	4628      	mov	r0, r5
 800a5f0:	b003      	add	sp, #12
 800a5f2:	bdf0      	pop	{r4, r5, r6, r7, pc}
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800a5f4:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a5f8:	681b      	ldr	r3, [r3, #0]
 800a5fa:	7c20      	ldrb	r0, [r4, #16]
 800a5fc:	f10d 0106 	add.w	r1, sp, #6
 800a600:	4798      	blx	r3
  if (req->wLength != 0U)
 800a602:	88f2      	ldrh	r2, [r6, #6]
 800a604:	2a00      	cmp	r2, #0
 800a606:	f000 80ee 	beq.w	800a7e6 <USBD_StdDevReq+0x276>
    if (len != 0U)
 800a60a:	f8bd 3006 	ldrh.w	r3, [sp, #6]
 800a60e:	2b00      	cmp	r3, #0
 800a610:	d0ea      	beq.n	800a5e8 <USBD_StdDevReq+0x78>
      len = MIN(len, req->wLength);
 800a612:	429a      	cmp	r2, r3
 800a614:	bf28      	it	cs
 800a616:	461a      	movcs	r2, r3
 800a618:	f8ad 2006 	strh.w	r2, [sp, #6]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800a61c:	4601      	mov	r1, r0
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a61e:	4620      	mov	r0, r4
 800a620:	f000 f9da 	bl	800a9d8 <USBD_CtlSendData>
        break;
 800a624:	e7e3      	b.n	800a5ee <USBD_StdDevReq+0x7e>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a626:	7c02      	ldrb	r2, [r0, #16]
      ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a628:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a62c:	b932      	cbnz	r2, 800a63c <USBD_StdDevReq+0xcc>
        pbuf = pdev->pClass->GetHSConfigDescriptor(&len);
 800a62e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a630:	f10d 0006 	add.w	r0, sp, #6
 800a634:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800a636:	2302      	movs	r3, #2
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a638:	7043      	strb	r3, [r0, #1]
  if (err != 0U)
 800a63a:	e7e2      	b.n	800a602 <USBD_StdDevReq+0x92>
        pbuf = pdev->pClass->GetFSConfigDescriptor(&len);
 800a63c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 800a63e:	e7f7      	b.n	800a630 <USBD_StdDevReq+0xc0>
      switch ((uint8_t)(req->wValue))
 800a640:	b2db      	uxtb	r3, r3
 800a642:	2b05      	cmp	r3, #5
 800a644:	d8d0      	bhi.n	800a5e8 <USBD_StdDevReq+0x78>
 800a646:	e8df f003 	tbb	[pc, r3]
 800a64a:	0703      	.short	0x0703
 800a64c:	17130f0b 	.word	0x17130f0b
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800a650:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a654:	685b      	ldr	r3, [r3, #4]
 800a656:	e7c6      	b.n	800a5e6 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800a658:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a65c:	689b      	ldr	r3, [r3, #8]
 800a65e:	e7c2      	b.n	800a5e6 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800a660:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a664:	68db      	ldr	r3, [r3, #12]
 800a666:	e7be      	b.n	800a5e6 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800a668:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a66c:	691b      	ldr	r3, [r3, #16]
 800a66e:	e7ba      	b.n	800a5e6 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800a670:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a674:	695b      	ldr	r3, [r3, #20]
 800a676:	e7b6      	b.n	800a5e6 <USBD_StdDevReq+0x76>
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800a678:	f8d0 32b4 	ldr.w	r3, [r0, #692]	; 0x2b4
 800a67c:	699b      	ldr	r3, [r3, #24]
 800a67e:	e7b2      	b.n	800a5e6 <USBD_StdDevReq+0x76>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a680:	7c03      	ldrb	r3, [r0, #16]
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1b0      	bne.n	800a5e8 <USBD_StdDevReq+0x78>
        pbuf = pdev->pClass->GetDeviceQualifierDescriptor(&len);
 800a686:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a68a:	f10d 0006 	add.w	r0, sp, #6
 800a68e:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800a690:	4798      	blx	r3
  if (err != 0U)
 800a692:	e7b6      	b.n	800a602 <USBD_StdDevReq+0x92>
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800a694:	7c03      	ldrb	r3, [r0, #16]
 800a696:	2b00      	cmp	r3, #0
 800a698:	d1a6      	bne.n	800a5e8 <USBD_StdDevReq+0x78>
        pbuf = pdev->pClass->GetOtherSpeedConfigDescriptor(&len);
 800a69a:	f8d0 32b8 	ldr.w	r3, [r0, #696]	; 0x2b8
 800a69e:	f10d 0006 	add.w	r0, sp, #6
 800a6a2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800a6a4:	4798      	blx	r3
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800a6a6:	2307      	movs	r3, #7
 800a6a8:	e7c6      	b.n	800a638 <USBD_StdDevReq+0xc8>
  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800a6aa:	888b      	ldrh	r3, [r1, #4]
 800a6ac:	2b00      	cmp	r3, #0
 800a6ae:	d19b      	bne.n	800a5e8 <USBD_StdDevReq+0x78>
 800a6b0:	88cb      	ldrh	r3, [r1, #6]
 800a6b2:	2b00      	cmp	r3, #0
 800a6b4:	d198      	bne.n	800a5e8 <USBD_StdDevReq+0x78>
 800a6b6:	884e      	ldrh	r6, [r1, #2]
 800a6b8:	2e7f      	cmp	r6, #127	; 0x7f
 800a6ba:	d895      	bhi.n	800a5e8 <USBD_StdDevReq+0x78>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800a6bc:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a6c0:	2b03      	cmp	r3, #3
 800a6c2:	d091      	beq.n	800a5e8 <USBD_StdDevReq+0x78>
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800a6c4:	b2f1      	uxtb	r1, r6
      pdev->dev_address = dev_addr;
 800a6c6:	f880 129e 	strb.w	r1, [r0, #670]	; 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800a6ca:	f000 fca2 	bl	800b012 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800a6ce:	4620      	mov	r0, r4
 800a6d0:	f000 f9ac 	bl	800aa2c <USBD_CtlSendStatus>
      if (dev_addr != 0U)
 800a6d4:	b11e      	cbz	r6, 800a6de <USBD_StdDevReq+0x16e>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a6d6:	2302      	movs	r3, #2
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a6d8:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a6dc:	e787      	b.n	800a5ee <USBD_StdDevReq+0x7e>
        pdev->dev_state = USBD_STATE_DEFAULT;
 800a6de:	2301      	movs	r3, #1
 800a6e0:	e7fa      	b.n	800a6d8 <USBD_StdDevReq+0x168>
  cfgidx = (uint8_t)(req->wValue);
 800a6e2:	788e      	ldrb	r6, [r1, #2]
 800a6e4:	4f47      	ldr	r7, [pc, #284]	; (800a804 <USBD_StdDevReq+0x294>)
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6e6:	2e01      	cmp	r6, #1
  cfgidx = (uint8_t)(req->wValue);
 800a6e8:	703e      	strb	r6, [r7, #0]
  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800a6ea:	d903      	bls.n	800a6f4 <USBD_StdDevReq+0x184>
    USBD_CtlError(pdev, req);
 800a6ec:	f7ff ff35 	bl	800a55a <USBD_CtlError.constprop.0>
      ret = USBD_FAIL;
 800a6f0:	2503      	movs	r5, #3
      break;
 800a6f2:	e77c      	b.n	800a5ee <USBD_StdDevReq+0x7e>
  switch (pdev->dev_state)
 800a6f4:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a6f8:	2b02      	cmp	r3, #2
 800a6fa:	b2da      	uxtb	r2, r3
 800a6fc:	d008      	beq.n	800a710 <USBD_StdDevReq+0x1a0>
 800a6fe:	2a03      	cmp	r2, #3
 800a700:	d015      	beq.n	800a72e <USBD_StdDevReq+0x1be>
      USBD_CtlError(pdev, req);
 800a702:	f7ff ff2a 	bl	800a55a <USBD_CtlError.constprop.0>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a706:	7839      	ldrb	r1, [r7, #0]
 800a708:	4620      	mov	r0, r4
 800a70a:	f7ff fe17 	bl	800a33c <USBD_ClrClassConfig>
 800a70e:	e7ef      	b.n	800a6f0 <USBD_StdDevReq+0x180>
      if (cfgidx != 0U)
 800a710:	2e00      	cmp	r6, #0
 800a712:	d068      	beq.n	800a7e6 <USBD_StdDevReq+0x276>
        pdev->dev_config = cfgidx;
 800a714:	2101      	movs	r1, #1
 800a716:	6041      	str	r1, [r0, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a718:	f7ff fe09 	bl	800a32e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a71c:	4605      	mov	r5, r0
 800a71e:	4620      	mov	r0, r4
 800a720:	2d00      	cmp	r5, #0
 800a722:	f47f af62 	bne.w	800a5ea <USBD_StdDevReq+0x7a>
          (void)USBD_CtlSendStatus(pdev);
 800a726:	f000 f981 	bl	800aa2c <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800a72a:	2303      	movs	r3, #3
 800a72c:	e7d4      	b.n	800a6d8 <USBD_StdDevReq+0x168>
      if (cfgidx == 0U)
 800a72e:	b95e      	cbnz	r6, 800a748 <USBD_StdDevReq+0x1d8>
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800a730:	2302      	movs	r3, #2
 800a732:	f880 329c 	strb.w	r3, [r0, #668]	; 0x29c
        pdev->dev_config = cfgidx;
 800a736:	6046      	str	r6, [r0, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800a738:	4631      	mov	r1, r6
 800a73a:	f7ff fdff 	bl	800a33c <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800a73e:	4620      	mov	r0, r4
 800a740:	f000 f974 	bl	800aa2c <USBD_CtlSendStatus>
 800a744:	4635      	mov	r5, r6
 800a746:	e752      	b.n	800a5ee <USBD_StdDevReq+0x7e>
      else if (cfgidx != pdev->dev_config)
 800a748:	6841      	ldr	r1, [r0, #4]
 800a74a:	2901      	cmp	r1, #1
 800a74c:	d04b      	beq.n	800a7e6 <USBD_StdDevReq+0x276>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a74e:	b2c9      	uxtb	r1, r1
 800a750:	f7ff fdf4 	bl	800a33c <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800a754:	7839      	ldrb	r1, [r7, #0]
 800a756:	6061      	str	r1, [r4, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800a758:	4620      	mov	r0, r4
 800a75a:	f7ff fde8 	bl	800a32e <USBD_SetClassConfig>
        if (ret != USBD_OK)
 800a75e:	4606      	mov	r6, r0
 800a760:	2800      	cmp	r0, #0
 800a762:	d040      	beq.n	800a7e6 <USBD_StdDevReq+0x276>
          USBD_CtlError(pdev, req);
 800a764:	4620      	mov	r0, r4
 800a766:	f7ff fef8 	bl	800a55a <USBD_CtlError.constprop.0>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800a76a:	7921      	ldrb	r1, [r4, #4]
 800a76c:	4620      	mov	r0, r4
 800a76e:	f7ff fde5 	bl	800a33c <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800a772:	2302      	movs	r3, #2
 800a774:	f884 329c 	strb.w	r3, [r4, #668]	; 0x29c
 800a778:	e7e4      	b.n	800a744 <USBD_StdDevReq+0x1d4>
  if (req->wLength != 1U)
 800a77a:	88ca      	ldrh	r2, [r1, #6]
 800a77c:	2a01      	cmp	r2, #1
 800a77e:	f47f af33 	bne.w	800a5e8 <USBD_StdDevReq+0x78>
    switch (pdev->dev_state)
 800a782:	f890 129c 	ldrb.w	r1, [r0, #668]	; 0x29c
 800a786:	2902      	cmp	r1, #2
 800a788:	b2cb      	uxtb	r3, r1
 800a78a:	d805      	bhi.n	800a798 <USBD_StdDevReq+0x228>
 800a78c:	b133      	cbz	r3, 800a79c <USBD_StdDevReq+0x22c>
        pdev->dev_default_config = 0U;
 800a78e:	4601      	mov	r1, r0
 800a790:	2300      	movs	r3, #0
 800a792:	f841 3f08 	str.w	r3, [r1, #8]!
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800a796:	e742      	b.n	800a61e <USBD_StdDevReq+0xae>
    switch (pdev->dev_state)
 800a798:	2b03      	cmp	r3, #3
 800a79a:	d004      	beq.n	800a7a6 <USBD_StdDevReq+0x236>
        USBD_CtlError(pdev, req);
 800a79c:	4620      	mov	r0, r4
 800a79e:	f7ff fedc 	bl	800a55a <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 800a7a2:	2500      	movs	r5, #0
        break;
 800a7a4:	e723      	b.n	800a5ee <USBD_StdDevReq+0x7e>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800a7a6:	1d01      	adds	r1, r0, #4
 800a7a8:	e739      	b.n	800a61e <USBD_StdDevReq+0xae>
  switch (pdev->dev_state)
 800a7aa:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a7ae:	3b01      	subs	r3, #1
 800a7b0:	2b02      	cmp	r3, #2
 800a7b2:	d8f3      	bhi.n	800a79c <USBD_StdDevReq+0x22c>
      if (req->wLength != 0x2U)
 800a7b4:	88cb      	ldrh	r3, [r1, #6]
 800a7b6:	2b02      	cmp	r3, #2
 800a7b8:	f47f af16 	bne.w	800a5e8 <USBD_StdDevReq+0x78>
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	60c3      	str	r3, [r0, #12]
      if (pdev->dev_remote_wakeup != 0U)
 800a7c0:	f8d0 32a4 	ldr.w	r3, [r0, #676]	; 0x2a4
 800a7c4:	b10b      	cbz	r3, 800a7ca <USBD_StdDevReq+0x25a>
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800a7c6:	2303      	movs	r3, #3
 800a7c8:	60c3      	str	r3, [r0, #12]
      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800a7ca:	2202      	movs	r2, #2
 800a7cc:	f104 010c 	add.w	r1, r4, #12
 800a7d0:	4620      	mov	r0, r4
 800a7d2:	f000 f901 	bl	800a9d8 <USBD_CtlSendData>
  USBD_StatusTypeDef ret = USBD_OK;
 800a7d6:	463d      	mov	r5, r7
      break;
 800a7d8:	e709      	b.n	800a5ee <USBD_StdDevReq+0x7e>
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7da:	884b      	ldrh	r3, [r1, #2]
 800a7dc:	2b01      	cmp	r3, #1
 800a7de:	f47f af06 	bne.w	800a5ee <USBD_StdDevReq+0x7e>
        pdev->dev_remote_wakeup = 0U;
 800a7e2:	f8c4 32a4 	str.w	r3, [r4, #676]	; 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800a7e6:	4620      	mov	r0, r4
 800a7e8:	f000 f920 	bl	800aa2c <USBD_CtlSendStatus>
 800a7ec:	e6ff      	b.n	800a5ee <USBD_StdDevReq+0x7e>
  switch (pdev->dev_state)
 800a7ee:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a7f2:	3b01      	subs	r3, #1
 800a7f4:	2b02      	cmp	r3, #2
 800a7f6:	d8d1      	bhi.n	800a79c <USBD_StdDevReq+0x22c>
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800a7f8:	884b      	ldrh	r3, [r1, #2]
 800a7fa:	2b01      	cmp	r3, #1
 800a7fc:	f47f aef7 	bne.w	800a5ee <USBD_StdDevReq+0x7e>
        pdev->dev_remote_wakeup = 0U;
 800a800:	2300      	movs	r3, #0
 800a802:	e7ee      	b.n	800a7e2 <USBD_StdDevReq+0x272>
 800a804:	20000ffc 	.word	0x20000ffc

0800a808 <USBD_StdItfReq>:
{
 800a808:	b570      	push	{r4, r5, r6, lr}
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a80a:	780b      	ldrb	r3, [r1, #0]
 800a80c:	f003 0260 	and.w	r2, r3, #96	; 0x60
 800a810:	2a40      	cmp	r2, #64	; 0x40
{
 800a812:	4604      	mov	r4, r0
 800a814:	460e      	mov	r6, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a816:	d001      	beq.n	800a81c <USBD_StdItfReq+0x14>
 800a818:	065b      	lsls	r3, r3, #25
 800a81a:	d416      	bmi.n	800a84a <USBD_StdItfReq+0x42>
      switch (pdev->dev_state)
 800a81c:	f894 329c 	ldrb.w	r3, [r4, #668]	; 0x29c
 800a820:	3b01      	subs	r3, #1
 800a822:	2b02      	cmp	r3, #2
 800a824:	d811      	bhi.n	800a84a <USBD_StdItfReq+0x42>
          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800a826:	7933      	ldrb	r3, [r6, #4]
 800a828:	2b01      	cmp	r3, #1
 800a82a:	d80e      	bhi.n	800a84a <USBD_StdItfReq+0x42>
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a82c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a830:	4631      	mov	r1, r6
 800a832:	689b      	ldr	r3, [r3, #8]
 800a834:	4620      	mov	r0, r4
 800a836:	4798      	blx	r3
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a838:	88f3      	ldrh	r3, [r6, #6]
            ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a83a:	4605      	mov	r5, r0
            if ((req->wLength == 0U) && (ret == USBD_OK))
 800a83c:	b91b      	cbnz	r3, 800a846 <USBD_StdItfReq+0x3e>
 800a83e:	b910      	cbnz	r0, 800a846 <USBD_StdItfReq+0x3e>
              (void)USBD_CtlSendStatus(pdev);
 800a840:	4620      	mov	r0, r4
 800a842:	f000 f8f3 	bl	800aa2c <USBD_CtlSendStatus>
}
 800a846:	4628      	mov	r0, r5
 800a848:	bd70      	pop	{r4, r5, r6, pc}
          USBD_CtlError(pdev, req);
 800a84a:	4620      	mov	r0, r4
 800a84c:	f7ff fe85 	bl	800a55a <USBD_CtlError.constprop.0>
  USBD_StatusTypeDef ret = USBD_OK;
 800a850:	2500      	movs	r5, #0
          break;
 800a852:	e7f8      	b.n	800a846 <USBD_StdItfReq+0x3e>

0800a854 <USBD_StdEPReq>:
{
 800a854:	b570      	push	{r4, r5, r6, lr}
 800a856:	780b      	ldrb	r3, [r1, #0]
 800a858:	f003 0360 	and.w	r3, r3, #96	; 0x60
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a85c:	2b20      	cmp	r3, #32
{
 800a85e:	4604      	mov	r4, r0
 800a860:	460d      	mov	r5, r1
  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800a862:	d053      	beq.n	800a90c <USBD_StdEPReq+0xb8>
 800a864:	2b40      	cmp	r3, #64	; 0x40
 800a866:	d051      	beq.n	800a90c <USBD_StdEPReq+0xb8>
 800a868:	bb73      	cbnz	r3, 800a8c8 <USBD_StdEPReq+0x74>
      switch (req->bRequest)
 800a86a:	786b      	ldrb	r3, [r5, #1]
  ep_addr = LOBYTE(req->wIndex);
 800a86c:	888a      	ldrh	r2, [r1, #4]
 800a86e:	7909      	ldrb	r1, [r1, #4]
      switch (req->bRequest)
 800a870:	2b01      	cmp	r3, #1
 800a872:	d03a      	beq.n	800a8ea <USBD_StdEPReq+0x96>
 800a874:	2b03      	cmp	r3, #3
 800a876:	d020      	beq.n	800a8ba <USBD_StdEPReq+0x66>
 800a878:	bb33      	cbnz	r3, 800a8c8 <USBD_StdEPReq+0x74>
          switch (pdev->dev_state)
 800a87a:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a87e:	2b02      	cmp	r3, #2
 800a880:	b2d8      	uxtb	r0, r3
 800a882:	d054      	beq.n	800a92e <USBD_StdEPReq+0xda>
 800a884:	2803      	cmp	r0, #3
 800a886:	d11f      	bne.n	800a8c8 <USBD_StdEPReq+0x74>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a888:	f001 030f 	and.w	r3, r1, #15
              if ((ep_addr & 0x80U) == 0x80U)
 800a88c:	f012 0f80 	tst.w	r2, #128	; 0x80
 800a890:	f04f 0214 	mov.w	r2, #20
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a894:	fb02 4303 	mla	r3, r2, r3, r4
              if ((ep_addr & 0x80U) == 0x80U)
 800a898:	d058      	beq.n	800a94c <USBD_StdEPReq+0xf8>
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800a89a:	8c9b      	ldrh	r3, [r3, #36]	; 0x24
 800a89c:	b1a3      	cbz	r3, 800a8c8 <USBD_StdEPReq+0x74>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a89e:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800a8a2:	3501      	adds	r5, #1
 800a8a4:	eb05 0585 	add.w	r5, r5, r5, lsl #2
 800a8a8:	eb04 0585 	add.w	r5, r4, r5, lsl #2
              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800a8ac:	f011 037f 	ands.w	r3, r1, #127	; 0x7f
 800a8b0:	d158      	bne.n	800a964 <USBD_StdEPReq+0x110>
                pep->status = 0x0001U;
 800a8b2:	602b      	str	r3, [r5, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a8b4:	2202      	movs	r2, #2
 800a8b6:	4629      	mov	r1, r5
 800a8b8:	e044      	b.n	800a944 <USBD_StdEPReq+0xf0>
          switch (pdev->dev_state)
 800a8ba:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a8be:	2b02      	cmp	r3, #2
 800a8c0:	b2da      	uxtb	r2, r3
 800a8c2:	d02b      	beq.n	800a91c <USBD_StdEPReq+0xc8>
 800a8c4:	2a03      	cmp	r2, #3
 800a8c6:	d003      	beq.n	800a8d0 <USBD_StdEPReq+0x7c>
              USBD_CtlError(pdev, req);
 800a8c8:	4620      	mov	r0, r4
 800a8ca:	f7ff fe46 	bl	800a55a <USBD_CtlError.constprop.0>
              break;
 800a8ce:	e00a      	b.n	800a8e6 <USBD_StdEPReq+0x92>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8d0:	886b      	ldrh	r3, [r5, #2]
 800a8d2:	b92b      	cbnz	r3, 800a8e0 <USBD_StdEPReq+0x8c>
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800a8d4:	064a      	lsls	r2, r1, #25
 800a8d6:	d003      	beq.n	800a8e0 <USBD_StdEPReq+0x8c>
 800a8d8:	88eb      	ldrh	r3, [r5, #6]
 800a8da:	b90b      	cbnz	r3, 800a8e0 <USBD_StdEPReq+0x8c>
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800a8dc:	f000 fb74 	bl	800afc8 <USBD_LL_StallEP>
              (void)USBD_CtlSendStatus(pdev);
 800a8e0:	4620      	mov	r0, r4
 800a8e2:	f000 f8a3 	bl	800aa2c <USBD_CtlSendStatus>
}
 800a8e6:	2000      	movs	r0, #0
 800a8e8:	bd70      	pop	{r4, r5, r6, pc}
          switch (pdev->dev_state)
 800a8ea:	f890 329c 	ldrb.w	r3, [r0, #668]	; 0x29c
 800a8ee:	2b02      	cmp	r3, #2
 800a8f0:	b2da      	uxtb	r2, r3
 800a8f2:	d013      	beq.n	800a91c <USBD_StdEPReq+0xc8>
 800a8f4:	2a03      	cmp	r2, #3
 800a8f6:	d1e7      	bne.n	800a8c8 <USBD_StdEPReq+0x74>
              if (req->wValue == USB_FEATURE_EP_HALT)
 800a8f8:	886b      	ldrh	r3, [r5, #2]
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d1f3      	bne.n	800a8e6 <USBD_StdEPReq+0x92>
                if ((ep_addr & 0x7FU) != 0x00U)
 800a8fe:	064e      	lsls	r6, r1, #25
 800a900:	d001      	beq.n	800a906 <USBD_StdEPReq+0xb2>
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800a902:	f000 fb6a 	bl	800afda <USBD_LL_ClearStallEP>
                (void)USBD_CtlSendStatus(pdev);
 800a906:	4620      	mov	r0, r4
 800a908:	f000 f890 	bl	800aa2c <USBD_CtlSendStatus>
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a90c:	f8d4 32b8 	ldr.w	r3, [r4, #696]	; 0x2b8
 800a910:	4629      	mov	r1, r5
 800a912:	4620      	mov	r0, r4
 800a914:	689b      	ldr	r3, [r3, #8]
}
 800a916:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
                ret = (USBD_StatusTypeDef)pdev->pClass->Setup(pdev, req);
 800a91a:	4718      	bx	r3
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a91c:	064b      	lsls	r3, r1, #25
 800a91e:	d0d3      	beq.n	800a8c8 <USBD_StdEPReq+0x74>
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800a920:	f000 fb52 	bl	800afc8 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800a924:	2180      	movs	r1, #128	; 0x80
 800a926:	4620      	mov	r0, r4
 800a928:	f000 fb4e 	bl	800afc8 <USBD_LL_StallEP>
 800a92c:	e7db      	b.n	800a8e6 <USBD_StdEPReq+0x92>
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800a92e:	0649      	lsls	r1, r1, #25
 800a930:	d1ca      	bne.n	800a8c8 <USBD_StdEPReq+0x74>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a932:	0613      	lsls	r3, r2, #24
 800a934:	bf4c      	ite	mi
 800a936:	f104 0114 	addmi.w	r1, r4, #20
 800a93a:	f504 71aa 	addpl.w	r1, r4, #340	; 0x154
              pep->status = 0x0000U;
 800a93e:	2300      	movs	r3, #0
 800a940:	600b      	str	r3, [r1, #0]
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a942:	2202      	movs	r2, #2
              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800a944:	4620      	mov	r0, r4
 800a946:	f000 f847 	bl	800a9d8 <USBD_CtlSendData>
              break;
 800a94a:	e7cc      	b.n	800a8e6 <USBD_StdEPReq+0x92>
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800a94c:	f8b3 3164 	ldrh.w	r3, [r3, #356]	; 0x164
 800a950:	2b00      	cmp	r3, #0
 800a952:	d0b9      	beq.n	800a8c8 <USBD_StdEPReq+0x74>
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800a954:	f001 057f 	and.w	r5, r1, #127	; 0x7f
 800a958:	2314      	movs	r3, #20
 800a95a:	fb03 4505 	mla	r5, r3, r5, r4
 800a95e:	f505 75aa 	add.w	r5, r5, #340	; 0x154
 800a962:	e7a3      	b.n	800a8ac <USBD_StdEPReq+0x58>
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800a964:	4620      	mov	r0, r4
 800a966:	f000 fb41 	bl	800afec <USBD_LL_IsStallEP>
 800a96a:	b108      	cbz	r0, 800a970 <USBD_StdEPReq+0x11c>
                pep->status = 0x0001U;
 800a96c:	2301      	movs	r3, #1
 800a96e:	e7a0      	b.n	800a8b2 <USBD_StdEPReq+0x5e>
                pep->status = 0x0000U;
 800a970:	6028      	str	r0, [r5, #0]
 800a972:	e79f      	b.n	800a8b4 <USBD_StdEPReq+0x60>

0800a974 <USBD_ParseSetupRequest>:
  req->bmRequest = *(uint8_t *)(pbuff);
 800a974:	780b      	ldrb	r3, [r1, #0]
 800a976:	7003      	strb	r3, [r0, #0]
  req->bRequest = *(uint8_t *)(pbuff);
 800a978:	784b      	ldrb	r3, [r1, #1]
 800a97a:	7043      	strb	r3, [r0, #1]
  uint16_t _SwapVal, _Byte1, _Byte2;
  uint8_t *_pbuff = addr;

  _Byte1 = *(uint8_t *)_pbuff;
  _pbuff++;
  _Byte2 = *(uint8_t *)_pbuff;
 800a97c:	884b      	ldrh	r3, [r1, #2]
  req->wValue = SWAPBYTE(pbuff);
 800a97e:	8043      	strh	r3, [r0, #2]
 800a980:	888b      	ldrh	r3, [r1, #4]
  req->wIndex = SWAPBYTE(pbuff);
 800a982:	8083      	strh	r3, [r0, #4]
 800a984:	88cb      	ldrh	r3, [r1, #6]
  req->wLength = SWAPBYTE(pbuff);
 800a986:	80c3      	strh	r3, [r0, #6]
}
 800a988:	4770      	bx	lr

0800a98a <USBD_CtlError>:
{
 800a98a:	b510      	push	{r4, lr}
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a98c:	2180      	movs	r1, #128	; 0x80
{
 800a98e:	4604      	mov	r4, r0
  (void)USBD_LL_StallEP(pdev, 0x80U);
 800a990:	f000 fb1a 	bl	800afc8 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800a994:	4620      	mov	r0, r4
 800a996:	2100      	movs	r1, #0
}
 800a998:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  (void)USBD_LL_StallEP(pdev, 0U);
 800a99c:	f000 bb14 	b.w	800afc8 <USBD_LL_StallEP>

0800a9a0 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800a9a0:	b530      	push	{r4, r5, lr}
  uint8_t idx = 0U;
  uint8_t *pdesc;

  if (desc == NULL)
 800a9a2:	b188      	cbz	r0, 800a9c8 <USBD_GetString+0x28>
 800a9a4:	2400      	movs	r4, #0
 800a9a6:	3801      	subs	r0, #1
static uint8_t USBD_GetLen(uint8_t *buf)
{
  uint8_t  len = 0U;
  uint8_t *pbuff = buf;

  while (*pbuff != (uint8_t)'\0')
 800a9a8:	4623      	mov	r3, r4
 800a9aa:	3401      	adds	r4, #1
 800a9ac:	5d05      	ldrb	r5, [r0, r4]
 800a9ae:	2d00      	cmp	r5, #0
 800a9b0:	d1fa      	bne.n	800a9a8 <USBD_GetString+0x8>
  *len = ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U;
 800a9b2:	b2db      	uxtb	r3, r3
 800a9b4:	3301      	adds	r3, #1
 800a9b6:	005b      	lsls	r3, r3, #1
 800a9b8:	8013      	strh	r3, [r2, #0]
  unicode[idx] = *(uint8_t *)len;
 800a9ba:	700b      	strb	r3, [r1, #0]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800a9bc:	2303      	movs	r3, #3
 800a9be:	704b      	strb	r3, [r1, #1]
  idx++;
 800a9c0:	2302      	movs	r3, #2
  while (*pdesc != (uint8_t)'\0')
 800a9c2:	f810 2f01 	ldrb.w	r2, [r0, #1]!
 800a9c6:	b902      	cbnz	r2, 800a9ca <USBD_GetString+0x2a>
}
 800a9c8:	bd30      	pop	{r4, r5, pc}
    unicode[idx] = *pdesc;
 800a9ca:	54ca      	strb	r2, [r1, r3]
    idx++;
 800a9cc:	1c5a      	adds	r2, r3, #1
    unicode[idx] = 0U;
 800a9ce:	b2d2      	uxtb	r2, r2
    idx++;
 800a9d0:	3302      	adds	r3, #2
    unicode[idx] = 0U;
 800a9d2:	548d      	strb	r5, [r1, r2]
    idx++;
 800a9d4:	b2db      	uxtb	r3, r3
 800a9d6:	e7f4      	b.n	800a9c2 <USBD_GetString+0x22>

0800a9d8 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a9d8:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a9da:	2402      	movs	r4, #2
#else
  pdev->ep_in[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9dc:	4613      	mov	r3, r2
  pdev->ep_in[0].rem_length = len;
 800a9de:	e9c0 2206 	strd	r2, r2, [r0, #24]
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a9e2:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9e6:	460a      	mov	r2, r1
 800a9e8:	2100      	movs	r1, #0
 800a9ea:	f000 fb1b 	bl	800b024 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a9ee:	2000      	movs	r0, #0
 800a9f0:	bd10      	pop	{r4, pc}

0800a9f2 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a9f2:	b508      	push	{r3, lr}
 800a9f4:	4613      	mov	r3, r2
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a9f6:	460a      	mov	r2, r1
 800a9f8:	2100      	movs	r1, #0
 800a9fa:	f000 fb13 	bl	800b024 <USBD_LL_Transmit>

  return USBD_OK;
}
 800a9fe:	2000      	movs	r0, #0
 800aa00:	bd08      	pop	{r3, pc}

0800aa02 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800aa02:	b510      	push	{r4, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aa04:	2403      	movs	r4, #3
#else
  pdev->ep_out[0].rem_length = len;
#endif

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa06:	4613      	mov	r3, r2
  pdev->ep_out[0].rem_length = len;
 800aa08:	e9c0 2256 	strd	r2, r2, [r0, #344]	; 0x158
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800aa0c:	f8c0 4294 	str.w	r4, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa10:	460a      	mov	r2, r1
 800aa12:	2100      	movs	r1, #0
 800aa14:	f000 fb0f 	bl	800b036 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800aa18:	2000      	movs	r0, #0
 800aa1a:	bd10      	pop	{r4, pc}

0800aa1c <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800aa1c:	b508      	push	{r3, lr}
 800aa1e:	4613      	mov	r3, r2
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800aa20:	460a      	mov	r2, r1
 800aa22:	2100      	movs	r1, #0
 800aa24:	f000 fb07 	bl	800b036 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800aa28:	2000      	movs	r0, #0
 800aa2a:	bd08      	pop	{r3, pc}

0800aa2c <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800aa2c:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa2e:	2204      	movs	r2, #4

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa30:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800aa32:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800aa36:	4619      	mov	r1, r3
 800aa38:	461a      	mov	r2, r3
 800aa3a:	f000 faf3 	bl	800b024 <USBD_LL_Transmit>

  return USBD_OK;
}
 800aa3e:	2000      	movs	r0, #0
 800aa40:	bd08      	pop	{r3, pc}

0800aa42 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800aa42:	b508      	push	{r3, lr}
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa44:	2205      	movs	r2, #5

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa46:	2300      	movs	r3, #0
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800aa48:	f8c0 2294 	str.w	r2, [r0, #660]	; 0x294
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800aa4c:	4619      	mov	r1, r3
 800aa4e:	461a      	mov	r2, r3
 800aa50:	f000 faf1 	bl	800b036 <USBD_LL_PrepareReceive>

  return USBD_OK;
}
 800aa54:	2000      	movs	r0, #0
 800aa56:	bd08      	pop	{r3, pc}

0800aa58 <PIDControllerInit>:
#include "pid_controller.h"

void PIDControllerInit(PIDController *pid) {

	/* Clear controller variables */
	pid->integrator = 0.0f;
 800aa58:	2300      	movs	r3, #0
 800aa5a:	6283      	str	r3, [r0, #40]	; 0x28
	pid->prevError = 0.0f;
 800aa5c:	62c3      	str	r3, [r0, #44]	; 0x2c

	pid->differentiator = 0.0f;
 800aa5e:	6303      	str	r3, [r0, #48]	; 0x30
	pid->prevMeasurement = 0.0f;
 800aa60:	6343      	str	r3, [r0, #52]	; 0x34

	pid->out = 0.0f;
 800aa62:	6403      	str	r3, [r0, #64]	; 0x40

}
 800aa64:	4770      	bx	lr

0800aa66 <PIDControllerUpdate>:

float PIDControllerUpdate(PIDController *pid) {
 800aa66:	b510      	push	{r4, lr}
	//Accuracy of the position. Devides the 4096 int from adc to smaller value to have less noise
	pid->setPoint = truncf(pid->setPoint / pid->accuracy);
 800aa68:	ed90 0a0e 	vldr	s0, [r0, #56]	; 0x38
float PIDControllerUpdate(PIDController *pid) {
 800aa6c:	ed2d 8b02 	vpush	{d8}
	pid->setPoint = truncf(pid->setPoint / pid->accuracy);
 800aa70:	edd0 8a09 	vldr	s17, [r0, #36]	; 0x24
 800aa74:	ee80 0a28 	vdiv.f32	s0, s0, s17
float PIDControllerUpdate(PIDController *pid) {
 800aa78:	4604      	mov	r4, r0
	pid->setPoint = truncf(pid->setPoint / pid->accuracy);
 800aa7a:	f000 fb13 	bl	800b0a4 <truncf>
 800aa7e:	eeb0 8a40 	vmov.f32	s16, s0
 800aa82:	ed84 0a0e 	vstr	s0, [r4, #56]	; 0x38
	pid->measurement = truncf(pid->measurement / pid->accuracy);
 800aa86:	ed94 0a0f 	vldr	s0, [r4, #60]	; 0x3c
 800aa8a:	ee80 0a28 	vdiv.f32	s0, s0, s17
 800aa8e:	f000 fb09 	bl	800b0a4 <truncf>

	/*
	 * Integral
	 */
	pid->integrator = pid->integrator
			+ 0.5f * pid->Ki * pid->T * (error + pid->prevError);
 800aa92:	edd4 5a01 	vldr	s11, [r4, #4]
 800aa96:	ed94 6a08 	vldr	s12, [r4, #32]
 800aa9a:	ed94 5a0b 	vldr	s10, [r4, #44]	; 0x2c
	float proportional = pid->Kp * error;
 800aa9e:	edd4 7a00 	vldr	s15, [r4]
	pid->measurement = truncf(pid->measurement / pid->accuracy);
 800aaa2:	ed84 0a0f 	vstr	s0, [r4, #60]	; 0x3c
			+ 0.5f * pid->Ki * pid->T * (error + pid->prevError);
 800aaa6:	eef6 6a00 	vmov.f32	s13, #96	; 0x3f000000  0.5
	float error = pid->setPoint - pid->measurement;
 800aaaa:	ee38 7a40 	vsub.f32	s14, s16, s0
			+ 0.5f * pid->Ki * pid->T * (error + pid->prevError);
 800aaae:	ee65 5aa6 	vmul.f32	s11, s11, s13
 800aab2:	ee37 5a05 	vadd.f32	s10, s14, s10
 800aab6:	ee65 5a86 	vmul.f32	s11, s11, s12
 800aaba:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
 800aabe:	eee5 6a85 	vfma.f32	s13, s11, s10

	/* Anti-wind-up via integrator clamping */
	if (pid->integrator > pid->limMaxInt) {
 800aac2:	edd4 5a07 	vldr	s11, [r4, #28]
	pid->integrator = pid->integrator
 800aac6:	edc4 6a0a 	vstr	s13, [r4, #40]	; 0x28
	if (pid->integrator > pid->limMaxInt) {
 800aaca:	eef4 6ae5 	vcmpe.f32	s13, s11
 800aace:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	float proportional = pid->Kp * error;
 800aad2:	ee67 7a27 	vmul.f32	s15, s14, s15
	if (pid->integrator > pid->limMaxInt) {
 800aad6:	dd02      	ble.n	800aade <PIDControllerUpdate+0x78>

		pid->integrator = pid->limMaxInt;

	} else if (pid->integrator < pid->limMinInt) {

		pid->integrator = pid->limMinInt;
 800aad8:	edc4 5a0a 	vstr	s11, [r4, #40]	; 0x28
 800aadc:	e006      	b.n	800aaec <PIDControllerUpdate+0x86>
	} else if (pid->integrator < pid->limMinInt) {
 800aade:	edd4 5a06 	vldr	s11, [r4, #24]
 800aae2:	eef4 6ae5 	vcmpe.f32	s13, s11
 800aae6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800aaea:	d4f5      	bmi.n	800aad8 <PIDControllerUpdate+0x72>
	 * Derivative (band-limited differentiator)
	 */

	pid->differentiator = -(2.0f * pid->Kd
			* (pid->measurement - pid->prevMeasurement) /* Note: derivative on measurement, therefore minus sign in front of equation! */
	+ (2.0f * pid->tau - pid->T) * pid->differentiator)
 800aaec:	ed94 4a03 	vldr	s8, [r4, #12]
 800aaf0:	edd4 3a0c 	vldr	s7, [r4, #48]	; 0x30
			* (pid->measurement - pid->prevMeasurement) /* Note: derivative on measurement, therefore minus sign in front of equation! */
 800aaf4:	ed94 5a0d 	vldr	s10, [r4, #52]	; 0x34
	pid->differentiator = -(2.0f * pid->Kd
 800aaf8:	edd4 5a02 	vldr	s11, [r4, #8]
	+ (2.0f * pid->tau - pid->T) * pid->differentiator)
 800aafc:	eef0 4a00 	vmov.f32	s9, #0	; 0x40000000  2.0
 800ab00:	eef0 6a46 	vmov.f32	s13, s12
 800ab04:	eed4 6a24 	vfnms.f32	s13, s8, s9
	pid->differentiator = -(2.0f * pid->Kd
 800ab08:	ee75 5aa5 	vadd.f32	s11, s11, s11
			* (pid->measurement - pid->prevMeasurement) /* Note: derivative on measurement, therefore minus sign in front of equation! */
 800ab0c:	ee30 5a45 	vsub.f32	s10, s0, s10
	+ (2.0f * pid->tau - pid->T) * pid->differentiator)
 800ab10:	ee66 6aa3 	vmul.f32	s13, s13, s7
			/ (2.0f * pid->tau + pid->T);
 800ab14:	eea4 6a24 	vfma.f32	s12, s8, s9
	+ (2.0f * pid->tau - pid->T) * pid->differentiator)
 800ab18:	eee5 6a85 	vfma.f32	s13, s11, s10
	pid->differentiator = -(2.0f * pid->Kd
 800ab1c:	eef1 6a66 	vneg.f32	s13, s13
			/ (2.0f * pid->tau + pid->T);
 800ab20:	eec6 5a86 	vdiv.f32	s11, s13, s12

	/*
	 * Compute output and apply limits
	 */
	pid->out = proportional + pid->integrator + pid->differentiator;
 800ab24:	edd4 6a0a 	vldr	s13, [r4, #40]	; 0x28
	pid->differentiator = -(2.0f * pid->Kd
 800ab28:	edc4 5a0c 	vstr	s11, [r4, #48]	; 0x30
	pid->out = proportional + pid->integrator + pid->differentiator;
 800ab2c:	ee77 7aa6 	vadd.f32	s15, s15, s13

	if (pid->out > pid->limMax) {
 800ab30:	edd4 6a05 	vldr	s13, [r4, #20]
	pid->out = proportional + pid->integrator + pid->differentiator;
 800ab34:	ee77 7aa5 	vadd.f32	s15, s15, s11
	if (pid->out > pid->limMax) {
 800ab38:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ab3c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
	pid->out = proportional + pid->integrator + pid->differentiator;
 800ab40:	edc4 7a10 	vstr	s15, [r4, #64]	; 0x40
	if (pid->out > pid->limMax) {
 800ab44:	dd02      	ble.n	800ab4c <PIDControllerUpdate+0xe6>

		pid->out = pid->limMax;

	} else if (pid->out < pid->limMin) {

		pid->out = pid->limMin;
 800ab46:	edc4 6a10 	vstr	s13, [r4, #64]	; 0x40
 800ab4a:	e006      	b.n	800ab5a <PIDControllerUpdate+0xf4>
	} else if (pid->out < pid->limMin) {
 800ab4c:	edd4 6a04 	vldr	s13, [r4, #16]
 800ab50:	eef4 7ae6 	vcmpe.f32	s15, s13
 800ab54:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800ab58:	d4f5      	bmi.n	800ab46 <PIDControllerUpdate+0xe0>
	pid->prevMeasurement = pid->measurement;

	/* Return controller output */
	return pid->out;

}
 800ab5a:	ecbd 8b02 	vpop	{d8}
	pid->prevMeasurement = pid->measurement;
 800ab5e:	ed84 0a0d 	vstr	s0, [r4, #52]	; 0x34
	pid->prevError = error;
 800ab62:	ed84 7a0b 	vstr	s14, [r4, #44]	; 0x2c
}
 800ab66:	ed94 0a10 	vldr	s0, [r4, #64]	; 0x40
 800ab6a:	bd10      	pop	{r4, pc}

0800ab6c <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 800ab6c:	b508      	push	{r3, lr}
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &CDC_Desc, DEVICE_FS) != USBD_OK) {
 800ab6e:	490f      	ldr	r1, [pc, #60]	; (800abac <MX_USB_Device_Init+0x40>)
 800ab70:	480f      	ldr	r0, [pc, #60]	; (800abb0 <MX_USB_Device_Init+0x44>)
 800ab72:	2200      	movs	r2, #0
 800ab74:	f7ff fbb0 	bl	800a2d8 <USBD_Init>
 800ab78:	b108      	cbz	r0, 800ab7e <MX_USB_Device_Init+0x12>
    Error_Handler();
 800ab7a:	f7f8 fffd 	bl	8003b78 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK) {
 800ab7e:	490d      	ldr	r1, [pc, #52]	; (800abb4 <MX_USB_Device_Init+0x48>)
 800ab80:	480b      	ldr	r0, [pc, #44]	; (800abb0 <MX_USB_Device_Init+0x44>)
 800ab82:	f7ff fbbc 	bl	800a2fe <USBD_RegisterClass>
 800ab86:	b108      	cbz	r0, 800ab8c <MX_USB_Device_Init+0x20>
    Error_Handler();
 800ab88:	f7f8 fff6 	bl	8003b78 <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK) {
 800ab8c:	490a      	ldr	r1, [pc, #40]	; (800abb8 <MX_USB_Device_Init+0x4c>)
 800ab8e:	4808      	ldr	r0, [pc, #32]	; (800abb0 <MX_USB_Device_Init+0x44>)
 800ab90:	f7ff fb58 	bl	800a244 <USBD_CDC_RegisterInterface>
 800ab94:	b108      	cbz	r0, 800ab9a <MX_USB_Device_Init+0x2e>
    Error_Handler();
 800ab96:	f7f8 ffef 	bl	8003b78 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 800ab9a:	4805      	ldr	r0, [pc, #20]	; (800abb0 <MX_USB_Device_Init+0x44>)
 800ab9c:	f7ff fbc5 	bl	800a32a <USBD_Start>
 800aba0:	b118      	cbz	r0, 800abaa <MX_USB_Device_Init+0x3e>
    Error_Handler();
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 800aba2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
    Error_Handler();
 800aba6:	f7f8 bfe7 	b.w	8003b78 <Error_Handler>
}
 800abaa:	bd08      	pop	{r3, pc}
 800abac:	20000130 	.word	0x20000130
 800abb0:	20001000 	.word	0x20001000
 800abb4:	2000000c 	.word	0x2000000c
 800abb8:	2000011c 	.word	0x2000011c

0800abbc <CDC_DeInit_FS>:
static int8_t CDC_DeInit_FS(void)
{
  /* USER CODE BEGIN 4 */
	return (USBD_OK);
  /* USER CODE END 4 */
}
 800abbc:	2000      	movs	r0, #0
 800abbe:	4770      	bx	lr

0800abc0 <CDC_TransmitCplt_FS>:
	UNUSED(Buf);
	UNUSED(Len);
	UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
}
 800abc0:	2000      	movs	r0, #0
 800abc2:	4770      	bx	lr

0800abc4 <CDC_Receive_FS>:
{
 800abc4:	b573      	push	{r0, r1, r4, r5, r6, lr}
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abc6:	4e0e      	ldr	r6, [pc, #56]	; (800ac00 <CDC_Receive_FS+0x3c>)
{
 800abc8:	4604      	mov	r4, r0
 800abca:	460d      	mov	r5, r1
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800abcc:	4601      	mov	r1, r0
 800abce:	4630      	mov	r0, r6
 800abd0:	f7ff fb4a 	bl	800a268 <USBD_CDC_SetRxBuffer>
	USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800abd4:	4630      	mov	r0, r6
 800abd6:	f7ff fb68 	bl	800a2aa <USBD_CDC_ReceivePacket>
	memset(bufferUsbReceive, '\0', 64);  // clear the buffer
 800abda:	4b0a      	ldr	r3, [pc, #40]	; (800ac04 <CDC_Receive_FS+0x40>)
 800abdc:	2240      	movs	r2, #64	; 0x40
 800abde:	4618      	mov	r0, r3
 800abe0:	2100      	movs	r1, #0
 800abe2:	f000 fad1 	bl	800b188 <memset>
	memcpy(bufferUsbReceive, Buf, len);  // copy the data to the buffer
 800abe6:	782a      	ldrb	r2, [r5, #0]
 800abe8:	9201      	str	r2, [sp, #4]
 800abea:	4621      	mov	r1, r4
 800abec:	f000 fabe 	bl	800b16c <memcpy>
	memset(Buf, '\0', len);   // clear the Buf also
 800abf0:	9a01      	ldr	r2, [sp, #4]
 800abf2:	2100      	movs	r1, #0
 800abf4:	4620      	mov	r0, r4
 800abf6:	f000 fac7 	bl	800b188 <memset>
}
 800abfa:	2000      	movs	r0, #0
 800abfc:	b002      	add	sp, #8
 800abfe:	bd70      	pop	{r4, r5, r6, pc}
 800ac00:	20001000 	.word	0x20001000
 800ac04:	200022d0 	.word	0x200022d0

0800ac08 <CDC_Init_FS>:
{
 800ac08:	b510      	push	{r4, lr}
	USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800ac0a:	4c06      	ldr	r4, [pc, #24]	; (800ac24 <CDC_Init_FS+0x1c>)
 800ac0c:	4906      	ldr	r1, [pc, #24]	; (800ac28 <CDC_Init_FS+0x20>)
 800ac0e:	2200      	movs	r2, #0
 800ac10:	4620      	mov	r0, r4
 800ac12:	f7ff fb1e 	bl	800a252 <USBD_CDC_SetTxBuffer>
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800ac16:	4905      	ldr	r1, [pc, #20]	; (800ac2c <CDC_Init_FS+0x24>)
 800ac18:	4620      	mov	r0, r4
 800ac1a:	f7ff fb25 	bl	800a268 <USBD_CDC_SetRxBuffer>
}
 800ac1e:	2000      	movs	r0, #0
 800ac20:	bd10      	pop	{r4, pc}
 800ac22:	bf00      	nop
 800ac24:	20001000 	.word	0x20001000
 800ac28:	20001ad0 	.word	0x20001ad0
 800ac2c:	200012d0 	.word	0x200012d0

0800ac30 <CDC_Control_FS>:
	switch (cmd) {
 800ac30:	2822      	cmp	r0, #34	; 0x22
 800ac32:	d106      	bne.n	800ac42 <CDC_Control_FS+0x12>
		if (req->wValue & 0x0001 != 0)
 800ac34:	884b      	ldrh	r3, [r1, #2]
 800ac36:	4a04      	ldr	r2, [pc, #16]	; (800ac48 <CDC_Control_FS+0x18>)
 800ac38:	f013 0301 	ands.w	r3, r3, #1
			host_com_port_open = 1;
 800ac3c:	bf18      	it	ne
 800ac3e:	2301      	movne	r3, #1
			host_com_port_open = 0;
 800ac40:	7013      	strb	r3, [r2, #0]
}
 800ac42:	2000      	movs	r0, #0
 800ac44:	4770      	bx	lr
 800ac46:	bf00      	nop
 800ac48:	20002310 	.word	0x20002310

0800ac4c <CDC_Transmit_FS>:
{
 800ac4c:	b510      	push	{r4, lr}
 800ac4e:	460a      	mov	r2, r1
	if (host_com_port_open && hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED) {
 800ac50:	490d      	ldr	r1, [pc, #52]	; (800ac88 <CDC_Transmit_FS+0x3c>)
{
 800ac52:	4603      	mov	r3, r0
	if (host_com_port_open && hUsbDeviceFS.dev_state == USBD_STATE_CONFIGURED) {
 800ac54:	7808      	ldrb	r0, [r1, #0]
 800ac56:	b198      	cbz	r0, 800ac80 <CDC_Transmit_FS+0x34>
 800ac58:	4c0c      	ldr	r4, [pc, #48]	; (800ac8c <CDC_Transmit_FS+0x40>)
 800ac5a:	f894 129c 	ldrb.w	r1, [r4, #668]	; 0x29c
 800ac5e:	2903      	cmp	r1, #3
 800ac60:	d10d      	bne.n	800ac7e <CDC_Transmit_FS+0x32>
		USBD_CDC_HandleTypeDef *hcdc =
 800ac62:	f8d4 12bc 	ldr.w	r1, [r4, #700]	; 0x2bc
		if (hcdc->TxState != 0) {
 800ac66:	f8d1 1214 	ldr.w	r1, [r1, #532]	; 0x214
 800ac6a:	b951      	cbnz	r1, 800ac82 <CDC_Transmit_FS+0x36>
		USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800ac6c:	4620      	mov	r0, r4
 800ac6e:	4619      	mov	r1, r3
 800ac70:	f7ff faef 	bl	800a252 <USBD_CDC_SetTxBuffer>
		result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ac74:	4620      	mov	r0, r4
}
 800ac76:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
		result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800ac7a:	f7ff bafe 	b.w	800a27a <USBD_CDC_TransmitPacket>
  uint8_t result = USBD_OK;
 800ac7e:	2000      	movs	r0, #0
}
 800ac80:	bd10      	pop	{r4, pc}
			return USBD_BUSY;
 800ac82:	2001      	movs	r0, #1
 800ac84:	e7fc      	b.n	800ac80 <CDC_Transmit_FS+0x34>
 800ac86:	bf00      	nop
 800ac88:	20002310 	.word	0x20002310
 800ac8c:	20001000 	.word	0x20001000

0800ac90 <USBD_CDC_DeviceDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_CDC_DeviceDesc);
 800ac90:	2312      	movs	r3, #18
  return USBD_CDC_DeviceDesc;
}
 800ac92:	4801      	ldr	r0, [pc, #4]	; (800ac98 <USBD_CDC_DeviceDescriptor+0x8>)
  *length = sizeof(USBD_CDC_DeviceDesc);
 800ac94:	800b      	strh	r3, [r1, #0]
}
 800ac96:	4770      	bx	lr
 800ac98:	20000150 	.word	0x20000150

0800ac9c <USBD_CDC_LangIDStrDescriptor>:
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_CDC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800ac9c:	2304      	movs	r3, #4
  return USBD_LangIDDesc;
}
 800ac9e:	4801      	ldr	r0, [pc, #4]	; (800aca4 <USBD_CDC_LangIDStrDescriptor+0x8>)
  *length = sizeof(USBD_LangIDDesc);
 800aca0:	800b      	strh	r3, [r1, #0]
}
 800aca2:	4770      	bx	lr
 800aca4:	20000164 	.word	0x20000164

0800aca8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800aca8:	2300      	movs	r3, #0
 800acaa:	b570      	push	{r4, r5, r6, lr}
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
    }

    value = value << 4;

    pbuf[2 * idx + 1] = 0;
 800acac:	1c4d      	adds	r5, r1, #1
 800acae:	461e      	mov	r6, r3
      pbuf[2 * idx] = (value >> 28) + '0';
 800acb0:	0f04      	lsrs	r4, r0, #28
    if (((value >> 28)) < 0xA)
 800acb2:	f1b0 4f20 	cmp.w	r0, #2684354560	; 0xa0000000
      pbuf[2 * idx] = (value >> 28) + '0';
 800acb6:	bf34      	ite	cc
 800acb8:	3430      	addcc	r4, #48	; 0x30
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800acba:	3437      	addcs	r4, #55	; 0x37
 800acbc:	f801 4013 	strb.w	r4, [r1, r3, lsl #1]
    pbuf[2 * idx + 1] = 0;
 800acc0:	f805 6013 	strb.w	r6, [r5, r3, lsl #1]
  for (idx = 0; idx < len; idx++)
 800acc4:	3301      	adds	r3, #1
 800acc6:	b2dc      	uxtb	r4, r3
 800acc8:	42a2      	cmp	r2, r4
    value = value << 4;
 800acca:	ea4f 1000 	mov.w	r0, r0, lsl #4
  for (idx = 0; idx < len; idx++)
 800acce:	d8ef      	bhi.n	800acb0 <IntToUnicode+0x8>
  }
}
 800acd0:	bd70      	pop	{r4, r5, r6, pc}
	...

0800acd4 <USBD_CDC_SerialStrDescriptor>:
  *length = USB_SIZ_STRING_SERIAL;
 800acd4:	231a      	movs	r3, #26
{
 800acd6:	b510      	push	{r4, lr}
  *length = USB_SIZ_STRING_SERIAL;
 800acd8:	800b      	strh	r3, [r1, #0]
  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800acda:	4b0a      	ldr	r3, [pc, #40]	; (800ad04 <USBD_CDC_SerialStrDescriptor+0x30>)
 800acdc:	f8d3 0590 	ldr.w	r0, [r3, #1424]	; 0x590
  deviceserial0 += deviceserial2;
 800ace0:	f8d3 2598 	ldr.w	r2, [r3, #1432]	; 0x598
  if (deviceserial0 != 0)
 800ace4:	1880      	adds	r0, r0, r2
 800ace6:	d00a      	beq.n	800acfe <USBD_CDC_SerialStrDescriptor+0x2a>
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800ace8:	f8d3 4594 	ldr.w	r4, [r3, #1428]	; 0x594
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800acec:	4906      	ldr	r1, [pc, #24]	; (800ad08 <USBD_CDC_SerialStrDescriptor+0x34>)
 800acee:	2208      	movs	r2, #8
 800acf0:	f7ff ffda 	bl	800aca8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800acf4:	2204      	movs	r2, #4
 800acf6:	3110      	adds	r1, #16
 800acf8:	4620      	mov	r0, r4
 800acfa:	f7ff ffd5 	bl	800aca8 <IntToUnicode>
}
 800acfe:	4803      	ldr	r0, [pc, #12]	; (800ad0c <USBD_CDC_SerialStrDescriptor+0x38>)
 800ad00:	bd10      	pop	{r4, pc}
 800ad02:	bf00      	nop
 800ad04:	1fff7000 	.word	0x1fff7000
 800ad08:	2000016a 	.word	0x2000016a
 800ad0c:	20000168 	.word	0x20000168

0800ad10 <USBD_CDC_ManufacturerStrDescriptor>:
{
 800ad10:	b510      	push	{r4, lr}
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ad12:	4c04      	ldr	r4, [pc, #16]	; (800ad24 <USBD_CDC_ManufacturerStrDescriptor+0x14>)
 800ad14:	4804      	ldr	r0, [pc, #16]	; (800ad28 <USBD_CDC_ManufacturerStrDescriptor+0x18>)
{
 800ad16:	460a      	mov	r2, r1
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800ad18:	4621      	mov	r1, r4
 800ad1a:	f7ff fe41 	bl	800a9a0 <USBD_GetString>
}
 800ad1e:	4620      	mov	r0, r4
 800ad20:	bd10      	pop	{r4, pc}
 800ad22:	bf00      	nop
 800ad24:	20002314 	.word	0x20002314
 800ad28:	0800ecba 	.word	0x0800ecba

0800ad2c <USBD_CDC_ProductStrDescriptor>:
{
 800ad2c:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ad2e:	4c04      	ldr	r4, [pc, #16]	; (800ad40 <USBD_CDC_ProductStrDescriptor+0x14>)
 800ad30:	4804      	ldr	r0, [pc, #16]	; (800ad44 <USBD_CDC_ProductStrDescriptor+0x18>)
{
 800ad32:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 800ad34:	4621      	mov	r1, r4
 800ad36:	f7ff fe33 	bl	800a9a0 <USBD_GetString>
}
 800ad3a:	4620      	mov	r0, r4
 800ad3c:	bd10      	pop	{r4, pc}
 800ad3e:	bf00      	nop
 800ad40:	20002314 	.word	0x20002314
 800ad44:	0800eccd 	.word	0x0800eccd

0800ad48 <USBD_CDC_ConfigStrDescriptor>:
{
 800ad48:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ad4a:	4c04      	ldr	r4, [pc, #16]	; (800ad5c <USBD_CDC_ConfigStrDescriptor+0x14>)
 800ad4c:	4804      	ldr	r0, [pc, #16]	; (800ad60 <USBD_CDC_ConfigStrDescriptor+0x18>)
{
 800ad4e:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 800ad50:	4621      	mov	r1, r4
 800ad52:	f7ff fe25 	bl	800a9a0 <USBD_GetString>
}
 800ad56:	4620      	mov	r0, r4
 800ad58:	bd10      	pop	{r4, pc}
 800ad5a:	bf00      	nop
 800ad5c:	20002314 	.word	0x20002314
 800ad60:	0800ece3 	.word	0x0800ece3

0800ad64 <USBD_CDC_InterfaceStrDescriptor>:
{
 800ad64:	b510      	push	{r4, lr}
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ad66:	4c04      	ldr	r4, [pc, #16]	; (800ad78 <USBD_CDC_InterfaceStrDescriptor+0x14>)
 800ad68:	4804      	ldr	r0, [pc, #16]	; (800ad7c <USBD_CDC_InterfaceStrDescriptor+0x18>)
{
 800ad6a:	460a      	mov	r2, r1
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 800ad6c:	4621      	mov	r1, r4
 800ad6e:	f7ff fe17 	bl	800a9a0 <USBD_GetString>
}
 800ad72:	4620      	mov	r0, r4
 800ad74:	bd10      	pop	{r4, pc}
 800ad76:	bf00      	nop
 800ad78:	20002314 	.word	0x20002314
 800ad7c:	0800ecee 	.word	0x0800ecee

0800ad80 <USBD_Get_USB_Status>:
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
  USBD_StatusTypeDef usb_status = USBD_OK;

  switch (hal_status)
 800ad80:	2803      	cmp	r0, #3
 800ad82:	bf9a      	itte	ls
 800ad84:	4b01      	ldrls	r3, [pc, #4]	; (800ad8c <USBD_Get_USB_Status+0xc>)
 800ad86:	5c18      	ldrbls	r0, [r3, r0]
{
 800ad88:	2003      	movhi	r0, #3
    default :
      usb_status = USBD_FAIL;
    break;
  }
  return usb_status;
}
 800ad8a:	4770      	bx	lr
 800ad8c:	0800ecfc 	.word	0x0800ecfc

0800ad90 <SystemClockConfig_Resume>:
{
 800ad90:	b500      	push	{lr}
 800ad92:	b095      	sub	sp, #84	; 0x54
	      RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800ad94:	2238      	movs	r2, #56	; 0x38
 800ad96:	2100      	movs	r1, #0
 800ad98:	a806      	add	r0, sp, #24
 800ad9a:	f000 f9f5 	bl	800b188 <memset>
		  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800ad9e:	2214      	movs	r2, #20
 800ada0:	2100      	movs	r1, #0
 800ada2:	a801      	add	r0, sp, #4
 800ada4:	f000 f9f0 	bl	800b188 <memset>
		  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800ada8:	f44f 7000 	mov.w	r0, #512	; 0x200
 800adac:	f7fc fab8 	bl	8007320 <HAL_PWREx_ControlVoltageScaling>
		  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_HSI48;
 800adb0:	2322      	movs	r3, #34	; 0x22
 800adb2:	9306      	str	r3, [sp, #24]
		  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800adb4:	f44f 7180 	mov.w	r1, #256	; 0x100
 800adb8:	2340      	movs	r3, #64	; 0x40
		  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800adba:	2201      	movs	r2, #1
		  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 800adbc:	e9cd 1309 	strd	r1, r3, [sp, #36]	; 0x24
		  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800adc0:	2302      	movs	r3, #2
 800adc2:	e9cd 230c 	strd	r2, r3, [sp, #48]	; 0x30
		  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800adc6:	e9cd 320e 	strd	r3, r2, [sp, #56]	; 0x38
		  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800adca:	a806      	add	r0, sp, #24
		  RCC_OscInitStruct.PLL.PLLN = 16;
 800adcc:	2210      	movs	r2, #16
		  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 800adce:	e9cd 2310 	strd	r2, r3, [sp, #64]	; 0x40
		  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800add2:	e9cd 3312 	strd	r3, r3, [sp, #72]	; 0x48
		  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 800add6:	f7fc fafd 	bl	80073d4 <HAL_RCC_OscConfig>
 800adda:	b108      	cbz	r0, 800ade0 <SystemClockConfig_Resume+0x50>
		    Error_Handler();
 800addc:	f7f8 fecc 	bl	8003b78 <Error_Handler>
		  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800ade0:	230f      	movs	r3, #15
 800ade2:	2103      	movs	r1, #3
 800ade4:	e9cd 3101 	strd	r3, r1, [sp, #4]
		  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800ade8:	a801      	add	r0, sp, #4
		  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 800adea:	2300      	movs	r3, #0
		  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800adec:	e9cd 3303 	strd	r3, r3, [sp, #12]
		  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800adf0:	9305      	str	r3, [sp, #20]
		  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 800adf2:	f7fc fd35 	bl	8007860 <HAL_RCC_ClockConfig>
 800adf6:	b108      	cbz	r0, 800adfc <SystemClockConfig_Resume+0x6c>
		    Error_Handler();
 800adf8:	f7f8 febe 	bl	8003b78 <Error_Handler>
}
 800adfc:	b015      	add	sp, #84	; 0x54
 800adfe:	f85d fb04 	ldr.w	pc, [sp], #4
	...

0800ae04 <HAL_PCD_MspInit>:
{
 800ae04:	b510      	push	{r4, lr}
 800ae06:	4604      	mov	r4, r0
 800ae08:	b096      	sub	sp, #88	; 0x58
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800ae0a:	2254      	movs	r2, #84	; 0x54
 800ae0c:	2100      	movs	r1, #0
 800ae0e:	a801      	add	r0, sp, #4
 800ae10:	f000 f9ba 	bl	800b188 <memset>
  if(pcdHandle->Instance==USB)
 800ae14:	6822      	ldr	r2, [r4, #0]
 800ae16:	4b10      	ldr	r3, [pc, #64]	; (800ae58 <HAL_PCD_MspInit+0x54>)
 800ae18:	429a      	cmp	r2, r3
 800ae1a:	d11a      	bne.n	800ae52 <HAL_PCD_MspInit+0x4e>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ae1c:	f44f 5300 	mov.w	r3, #8192	; 0x2000
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ae20:	a801      	add	r0, sp, #4
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USB;
 800ae22:	9301      	str	r3, [sp, #4]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800ae24:	f7fc fe3a 	bl	8007a9c <HAL_RCCEx_PeriphCLKConfig>
 800ae28:	b108      	cbz	r0, 800ae2e <HAL_PCD_MspInit+0x2a>
      Error_Handler();
 800ae2a:	f7f8 fea5 	bl	8003b78 <Error_Handler>
    __HAL_RCC_USB_CLK_ENABLE();
 800ae2e:	4b0b      	ldr	r3, [pc, #44]	; (800ae5c <HAL_PCD_MspInit+0x58>)
 800ae30:	6d9a      	ldr	r2, [r3, #88]	; 0x58
 800ae32:	f442 0200 	orr.w	r2, r2, #8388608	; 0x800000
 800ae36:	659a      	str	r2, [r3, #88]	; 0x58
 800ae38:	6d9b      	ldr	r3, [r3, #88]	; 0x58
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ae3a:	2200      	movs	r2, #0
    __HAL_RCC_USB_CLK_ENABLE();
 800ae3c:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 800ae40:	9300      	str	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ae42:	2014      	movs	r0, #20
 800ae44:	4611      	mov	r1, r2
    __HAL_RCC_USB_CLK_ENABLE();
 800ae46:	9b00      	ldr	r3, [sp, #0]
    HAL_NVIC_SetPriority(USB_LP_IRQn, 0, 0);
 800ae48:	f7fa fe06 	bl	8005a58 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 800ae4c:	2014      	movs	r0, #20
 800ae4e:	f7fa fe35 	bl	8005abc <HAL_NVIC_EnableIRQ>
}
 800ae52:	b016      	add	sp, #88	; 0x58
 800ae54:	bd10      	pop	{r4, pc}
 800ae56:	bf00      	nop
 800ae58:	40005c00 	.word	0x40005c00
 800ae5c:	40021000 	.word	0x40021000

0800ae60 <HAL_PCD_SetupStageCallback>:
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800ae60:	f500 712c 	add.w	r1, r0, #688	; 0x2b0
 800ae64:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ae68:	f7ff ba70 	b.w	800a34c <USBD_LL_SetupStage>

0800ae6c <HAL_PCD_DataOutStageCallback>:
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800ae6c:	2328      	movs	r3, #40	; 0x28
 800ae6e:	fb03 0301 	mla	r3, r3, r1, r0
 800ae72:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ae76:	f8d3 217c 	ldr.w	r2, [r3, #380]	; 0x17c
 800ae7a:	f7ff ba97 	b.w	800a3ac <USBD_LL_DataOutStage>

0800ae7e <HAL_PCD_DataInStageCallback>:
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800ae7e:	2328      	movs	r3, #40	; 0x28
 800ae80:	fb03 0301 	mla	r3, r3, r1, r0
 800ae84:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ae88:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800ae8a:	f7ff babf 	b.w	800a40c <USBD_LL_DataInStage>

0800ae8e <HAL_PCD_SOFCallback>:
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800ae8e:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800ae92:	f7ff bb51 	b.w	800a538 <USBD_LL_SOF>

0800ae96 <HAL_PCD_ResetCallback>:
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ae96:	6883      	ldr	r3, [r0, #8]
 800ae98:	2b02      	cmp	r3, #2
{
 800ae9a:	b510      	push	{r4, lr}
 800ae9c:	4604      	mov	r4, r0
  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 800ae9e:	d001      	beq.n	800aea4 <HAL_PCD_ResetCallback+0xe>
    Error_Handler();
 800aea0:	f7f8 fe6a 	bl	8003b78 <Error_Handler>
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800aea4:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
 800aea8:	2101      	movs	r1, #1
 800aeaa:	f7ff fb2d 	bl	800a508 <USBD_LL_SetSpeed>
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aeae:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
}
 800aeb2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800aeb6:	f7ff bafb 	b.w	800a4b0 <USBD_LL_Reset>
	...

0800aebc <HAL_PCD_SuspendCallback>:
{
 800aebc:	b510      	push	{r4, lr}
 800aebe:	4604      	mov	r4, r0
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800aec0:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800aec4:	f7ff fb23 	bl	800a50e <USBD_LL_Suspend>
  if (hpcd->Init.low_power_enable)
 800aec8:	69a3      	ldr	r3, [r4, #24]
 800aeca:	b123      	cbz	r3, 800aed6 <HAL_PCD_SuspendCallback+0x1a>
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aecc:	4a02      	ldr	r2, [pc, #8]	; (800aed8 <HAL_PCD_SuspendCallback+0x1c>)
 800aece:	6913      	ldr	r3, [r2, #16]
 800aed0:	f043 0306 	orr.w	r3, r3, #6
 800aed4:	6113      	str	r3, [r2, #16]
}
 800aed6:	bd10      	pop	{r4, pc}
 800aed8:	e000ed00 	.word	0xe000ed00

0800aedc <HAL_PCD_ResumeCallback>:
  if (hpcd->Init.low_power_enable)
 800aedc:	6983      	ldr	r3, [r0, #24]
{
 800aede:	b510      	push	{r4, lr}
 800aee0:	4604      	mov	r4, r0
  if (hpcd->Init.low_power_enable)
 800aee2:	b133      	cbz	r3, 800aef2 <HAL_PCD_ResumeCallback+0x16>
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800aee4:	4a06      	ldr	r2, [pc, #24]	; (800af00 <HAL_PCD_ResumeCallback+0x24>)
 800aee6:	6913      	ldr	r3, [r2, #16]
 800aee8:	f023 0306 	bic.w	r3, r3, #6
 800aeec:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 800aeee:	f7ff ff4f 	bl	800ad90 <SystemClockConfig_Resume>
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aef2:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
}
 800aef6:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800aefa:	f7ff bb12 	b.w	800a522 <USBD_LL_Resume>
 800aefe:	bf00      	nop
 800af00:	e000ed00 	.word	0xe000ed00

0800af04 <USBD_LL_Init>:
{
 800af04:	b510      	push	{r4, lr}
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800af06:	4a1f      	ldr	r2, [pc, #124]	; (800af84 <USBD_LL_Init+0x80>)
{
 800af08:	4604      	mov	r4, r0
  hpcd_USB_FS.pData = pdev;
 800af0a:	481f      	ldr	r0, [pc, #124]	; (800af88 <USBD_LL_Init+0x84>)
  hpcd_USB_FS.Init.dev_endpoints = 8;
 800af0c:	2308      	movs	r3, #8
 800af0e:	e9c0 2300 	strd	r2, r3, [r0]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800af12:	2302      	movs	r3, #2
  hpcd_USB_FS.pData = pdev;
 800af14:	f8c0 42f0 	str.w	r4, [r0, #752]	; 0x2f0
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 800af18:	6083      	str	r3, [r0, #8]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800af1a:	6103      	str	r3, [r0, #16]
  pdev->pData = &hpcd_USB_FS;
 800af1c:	f8c4 02c4 	str.w	r0, [r4, #708]	; 0x2c4
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 800af20:	2300      	movs	r3, #0
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 800af22:	e9c0 3305 	strd	r3, r3, [r0, #20]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 800af26:	e9c0 3307 	strd	r3, r3, [r0, #28]
  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 800af2a:	f7fb fb4a 	bl	80065c2 <HAL_PCD_Init>
 800af2e:	b108      	cbz	r0, 800af34 <USBD_LL_Init+0x30>
    Error_Handler( );
 800af30:	f7f8 fe22 	bl	8003b78 <Error_Handler>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 800af34:	2200      	movs	r2, #0
 800af36:	4611      	mov	r1, r2
 800af38:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800af3c:	2318      	movs	r3, #24
 800af3e:	f7fc f9be 	bl	80072be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 800af42:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800af46:	2358      	movs	r3, #88	; 0x58
 800af48:	2200      	movs	r2, #0
 800af4a:	2180      	movs	r1, #128	; 0x80
 800af4c:	f7fc f9b7 	bl	80072be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0xC0);
 800af50:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800af54:	23c0      	movs	r3, #192	; 0xc0
 800af56:	2200      	movs	r2, #0
 800af58:	2181      	movs	r1, #129	; 0x81
 800af5a:	f7fc f9b0 	bl	80072be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0x110);
 800af5e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800af62:	f44f 7388 	mov.w	r3, #272	; 0x110
 800af66:	2200      	movs	r2, #0
 800af68:	2101      	movs	r1, #1
 800af6a:	f7fc f9a8 	bl	80072be <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x82 , PCD_SNG_BUF, 0x100);
 800af6e:	f8d4 02c4 	ldr.w	r0, [r4, #708]	; 0x2c4
 800af72:	f44f 7380 	mov.w	r3, #256	; 0x100
 800af76:	2200      	movs	r2, #0
 800af78:	2182      	movs	r1, #130	; 0x82
 800af7a:	f7fc f9a0 	bl	80072be <HAL_PCDEx_PMAConfig>
}
 800af7e:	2000      	movs	r0, #0
 800af80:	bd10      	pop	{r4, pc}
 800af82:	bf00      	nop
 800af84:	40005c00 	.word	0x40005c00
 800af88:	20002514 	.word	0x20002514

0800af8c <USBD_LL_Start>:
{
 800af8c:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_Start(pdev->pData);
 800af8e:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800af92:	f7fb fb74 	bl	800667e <HAL_PCD_Start>
}
 800af96:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800af9a:	f7ff bef1 	b.w	800ad80 <USBD_Get_USB_Status>

0800af9e <USBD_LL_OpenEP>:
{
 800af9e:	b510      	push	{r4, lr}
 800afa0:	4614      	mov	r4, r2
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800afa2:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
{
 800afa6:	461a      	mov	r2, r3
  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800afa8:	4623      	mov	r3, r4
 800afaa:	f7fc f87f 	bl	80070ac <HAL_PCD_EP_Open>
}
 800afae:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800afb2:	f7ff bee5 	b.w	800ad80 <USBD_Get_USB_Status>

0800afb6 <USBD_LL_CloseEP>:
{
 800afb6:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800afb8:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800afbc:	f7fc f8ac 	bl	8007118 <HAL_PCD_EP_Close>
}
 800afc0:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800afc4:	f7ff bedc 	b.w	800ad80 <USBD_Get_USB_Status>

0800afc8 <USBD_LL_StallEP>:
{
 800afc8:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800afca:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800afce:	f7fc f90e 	bl	80071ee <HAL_PCD_EP_SetStall>
}
 800afd2:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800afd6:	f7ff bed3 	b.w	800ad80 <USBD_Get_USB_Status>

0800afda <USBD_LL_ClearStallEP>:
{
 800afda:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800afdc:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800afe0:	f7fc f937 	bl	8007252 <HAL_PCD_EP_ClrStall>
}
 800afe4:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800afe8:	f7ff beca 	b.w	800ad80 <USBD_Get_USB_Status>

0800afec <USBD_LL_IsStallEP>:
  if((ep_addr & 0x80) == 0x80)
 800afec:	f011 0f80 	tst.w	r1, #128	; 0x80
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aff0:	f8d0 32c4 	ldr.w	r3, [r0, #708]	; 0x2c4
  if((ep_addr & 0x80) == 0x80)
 800aff4:	f04f 0228 	mov.w	r2, #40	; 0x28
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aff8:	bf1d      	ittte	ne
 800affa:	f001 017f 	andne.w	r1, r1, #127	; 0x7f
 800affe:	fb01 2102 	mlane	r1, r1, r2, r2
 800b002:	185b      	addne	r3, r3, r1
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b004:	fb02 3101 	mlaeq	r1, r2, r1, r3
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800b008:	bf14      	ite	ne
 800b00a:	7898      	ldrbne	r0, [r3, #2]
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800b00c:	f891 016a 	ldrbeq.w	r0, [r1, #362]	; 0x16a
}
 800b010:	4770      	bx	lr

0800b012 <USBD_LL_SetUSBAddress>:
{
 800b012:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800b014:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b018:	f7fb fb46 	bl	80066a8 <HAL_PCD_SetAddress>
}
 800b01c:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b020:	f7ff beae 	b.w	800ad80 <USBD_Get_USB_Status>

0800b024 <USBD_LL_Transmit>:
{
 800b024:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800b026:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b02a:	f7fc f8c0 	bl	80071ae <HAL_PCD_EP_Transmit>
}
 800b02e:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b032:	f7ff bea5 	b.w	800ad80 <USBD_Get_USB_Status>

0800b036 <USBD_LL_PrepareReceive>:
{
 800b036:	b508      	push	{r3, lr}
  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800b038:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b03c:	f7fc f899 	bl	8007172 <HAL_PCD_EP_Receive>
}
 800b040:	e8bd 4008 	ldmia.w	sp!, {r3, lr}
  usb_status =  USBD_Get_USB_Status(hal_status);
 800b044:	f7ff be9c 	b.w	800ad80 <USBD_Get_USB_Status>

0800b048 <USBD_LL_GetRxDataSize>:
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800b048:	f8d0 02c4 	ldr.w	r0, [r0, #708]	; 0x2c4
 800b04c:	f7fc b8a7 	b.w	800719e <HAL_PCD_EP_GetRxCount>

0800b050 <HAL_PCDEx_LPM_Callback>:
{
 800b050:	b510      	push	{r4, lr}
 800b052:	4604      	mov	r4, r0
  switch (msg)
 800b054:	b111      	cbz	r1, 800b05c <HAL_PCDEx_LPM_Callback+0xc>
 800b056:	2901      	cmp	r1, #1
 800b058:	d00f      	beq.n	800b07a <HAL_PCDEx_LPM_Callback+0x2a>
}
 800b05a:	bd10      	pop	{r4, pc}
    if (hpcd->Init.low_power_enable)
 800b05c:	6983      	ldr	r3, [r0, #24]
 800b05e:	b133      	cbz	r3, 800b06e <HAL_PCDEx_LPM_Callback+0x1e>
      SystemClockConfig_Resume();
 800b060:	f7ff fe96 	bl	800ad90 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b064:	4a0b      	ldr	r2, [pc, #44]	; (800b094 <HAL_PCDEx_LPM_Callback+0x44>)
 800b066:	6913      	ldr	r3, [r2, #16]
 800b068:	f023 0306 	bic.w	r3, r3, #6
 800b06c:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 800b06e:	f8d4 02f0 	ldr.w	r0, [r4, #752]	; 0x2f0
}
 800b072:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
    USBD_LL_Resume(hpcd->pData);
 800b076:	f7ff ba54 	b.w	800a522 <USBD_LL_Resume>
    USBD_LL_Suspend(hpcd->pData);
 800b07a:	f8d0 02f0 	ldr.w	r0, [r0, #752]	; 0x2f0
 800b07e:	f7ff fa46 	bl	800a50e <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 800b082:	69a3      	ldr	r3, [r4, #24]
 800b084:	2b00      	cmp	r3, #0
 800b086:	d0e8      	beq.n	800b05a <HAL_PCDEx_LPM_Callback+0xa>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800b088:	4a02      	ldr	r2, [pc, #8]	; (800b094 <HAL_PCDEx_LPM_Callback+0x44>)
 800b08a:	6913      	ldr	r3, [r2, #16]
 800b08c:	f043 0306 	orr.w	r3, r3, #6
 800b090:	6113      	str	r3, [r2, #16]
}
 800b092:	e7e2      	b.n	800b05a <HAL_PCDEx_LPM_Callback+0xa>
 800b094:	e000ed00 	.word	0xe000ed00

0800b098 <USBD_static_malloc>:
}
 800b098:	4800      	ldr	r0, [pc, #0]	; (800b09c <USBD_static_malloc+0x4>)
 800b09a:	4770      	bx	lr
 800b09c:	20002808 	.word	0x20002808

0800b0a0 <USBD_static_free>:
}
 800b0a0:	4770      	bx	lr
	...

0800b0a4 <truncf>:
 800b0a4:	ee10 1a10 	vmov	r1, s0
 800b0a8:	f3c1 53c7 	ubfx	r3, r1, #23, #8
 800b0ac:	f1a3 027f 	sub.w	r2, r3, #127	; 0x7f
 800b0b0:	2a16      	cmp	r2, #22
 800b0b2:	dc0a      	bgt.n	800b0ca <truncf+0x26>
 800b0b4:	2a00      	cmp	r2, #0
 800b0b6:	bfa5      	ittet	ge
 800b0b8:	4b06      	ldrge	r3, [pc, #24]	; (800b0d4 <truncf+0x30>)
 800b0ba:	4113      	asrge	r3, r2
 800b0bc:	f001 4300 	andlt.w	r3, r1, #2147483648	; 0x80000000
 800b0c0:	ea21 0303 	bicge.w	r3, r1, r3
 800b0c4:	ee00 3a10 	vmov	s0, r3
 800b0c8:	4770      	bx	lr
 800b0ca:	2a80      	cmp	r2, #128	; 0x80
 800b0cc:	bf08      	it	eq
 800b0ce:	ee30 0a00 	vaddeq.f32	s0, s0, s0
 800b0d2:	4770      	bx	lr
 800b0d4:	007fffff 	.word	0x007fffff

0800b0d8 <abort>:
 800b0d8:	b508      	push	{r3, lr}
 800b0da:	2006      	movs	r0, #6
 800b0dc:	f000 fe6c 	bl	800bdb8 <raise>
 800b0e0:	2001      	movs	r0, #1
 800b0e2:	f7f9 fa67 	bl	80045b4 <_exit>
	...

0800b0e8 <__errno>:
 800b0e8:	4b01      	ldr	r3, [pc, #4]	; (800b0f0 <__errno+0x8>)
 800b0ea:	6818      	ldr	r0, [r3, #0]
 800b0ec:	4770      	bx	lr
 800b0ee:	bf00      	nop
 800b0f0:	20000184 	.word	0x20000184

0800b0f4 <__libc_init_array>:
 800b0f4:	b570      	push	{r4, r5, r6, lr}
 800b0f6:	4d0d      	ldr	r5, [pc, #52]	; (800b12c <__libc_init_array+0x38>)
 800b0f8:	4c0d      	ldr	r4, [pc, #52]	; (800b130 <__libc_init_array+0x3c>)
 800b0fa:	1b64      	subs	r4, r4, r5
 800b0fc:	10a4      	asrs	r4, r4, #2
 800b0fe:	2600      	movs	r6, #0
 800b100:	42a6      	cmp	r6, r4
 800b102:	d109      	bne.n	800b118 <__libc_init_array+0x24>
 800b104:	4d0b      	ldr	r5, [pc, #44]	; (800b134 <__libc_init_array+0x40>)
 800b106:	4c0c      	ldr	r4, [pc, #48]	; (800b138 <__libc_init_array+0x44>)
 800b108:	f002 fdcc 	bl	800dca4 <_init>
 800b10c:	1b64      	subs	r4, r4, r5
 800b10e:	10a4      	asrs	r4, r4, #2
 800b110:	2600      	movs	r6, #0
 800b112:	42a6      	cmp	r6, r4
 800b114:	d105      	bne.n	800b122 <__libc_init_array+0x2e>
 800b116:	bd70      	pop	{r4, r5, r6, pc}
 800b118:	f855 3b04 	ldr.w	r3, [r5], #4
 800b11c:	4798      	blx	r3
 800b11e:	3601      	adds	r6, #1
 800b120:	e7ee      	b.n	800b100 <__libc_init_array+0xc>
 800b122:	f855 3b04 	ldr.w	r3, [r5], #4
 800b126:	4798      	blx	r3
 800b128:	3601      	adds	r6, #1
 800b12a:	e7f2      	b.n	800b112 <__libc_init_array+0x1e>
 800b12c:	0800f0e4 	.word	0x0800f0e4
 800b130:	0800f0e4 	.word	0x0800f0e4
 800b134:	0800f0e4 	.word	0x0800f0e4
 800b138:	0800f0e8 	.word	0x0800f0e8

0800b13c <malloc>:
 800b13c:	4b02      	ldr	r3, [pc, #8]	; (800b148 <malloc+0xc>)
 800b13e:	4601      	mov	r1, r0
 800b140:	6818      	ldr	r0, [r3, #0]
 800b142:	f000 b895 	b.w	800b270 <_malloc_r>
 800b146:	bf00      	nop
 800b148:	20000184 	.word	0x20000184

0800b14c <memcmp>:
 800b14c:	b510      	push	{r4, lr}
 800b14e:	3901      	subs	r1, #1
 800b150:	4402      	add	r2, r0
 800b152:	4290      	cmp	r0, r2
 800b154:	d101      	bne.n	800b15a <memcmp+0xe>
 800b156:	2000      	movs	r0, #0
 800b158:	e005      	b.n	800b166 <memcmp+0x1a>
 800b15a:	7803      	ldrb	r3, [r0, #0]
 800b15c:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800b160:	42a3      	cmp	r3, r4
 800b162:	d001      	beq.n	800b168 <memcmp+0x1c>
 800b164:	1b18      	subs	r0, r3, r4
 800b166:	bd10      	pop	{r4, pc}
 800b168:	3001      	adds	r0, #1
 800b16a:	e7f2      	b.n	800b152 <memcmp+0x6>

0800b16c <memcpy>:
 800b16c:	440a      	add	r2, r1
 800b16e:	4291      	cmp	r1, r2
 800b170:	f100 33ff 	add.w	r3, r0, #4294967295
 800b174:	d100      	bne.n	800b178 <memcpy+0xc>
 800b176:	4770      	bx	lr
 800b178:	b510      	push	{r4, lr}
 800b17a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b17e:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b182:	4291      	cmp	r1, r2
 800b184:	d1f9      	bne.n	800b17a <memcpy+0xe>
 800b186:	bd10      	pop	{r4, pc}

0800b188 <memset>:
 800b188:	4402      	add	r2, r0
 800b18a:	4603      	mov	r3, r0
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d100      	bne.n	800b192 <memset+0xa>
 800b190:	4770      	bx	lr
 800b192:	f803 1b01 	strb.w	r1, [r3], #1
 800b196:	e7f9      	b.n	800b18c <memset+0x4>

0800b198 <_free_r>:
 800b198:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800b19a:	2900      	cmp	r1, #0
 800b19c:	d044      	beq.n	800b228 <_free_r+0x90>
 800b19e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800b1a2:	9001      	str	r0, [sp, #4]
 800b1a4:	2b00      	cmp	r3, #0
 800b1a6:	f1a1 0404 	sub.w	r4, r1, #4
 800b1aa:	bfb8      	it	lt
 800b1ac:	18e4      	addlt	r4, r4, r3
 800b1ae:	f001 ff7d 	bl	800d0ac <__malloc_lock>
 800b1b2:	4a1e      	ldr	r2, [pc, #120]	; (800b22c <_free_r+0x94>)
 800b1b4:	9801      	ldr	r0, [sp, #4]
 800b1b6:	6813      	ldr	r3, [r2, #0]
 800b1b8:	b933      	cbnz	r3, 800b1c8 <_free_r+0x30>
 800b1ba:	6063      	str	r3, [r4, #4]
 800b1bc:	6014      	str	r4, [r2, #0]
 800b1be:	b003      	add	sp, #12
 800b1c0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b1c4:	f001 bf78 	b.w	800d0b8 <__malloc_unlock>
 800b1c8:	42a3      	cmp	r3, r4
 800b1ca:	d908      	bls.n	800b1de <_free_r+0x46>
 800b1cc:	6825      	ldr	r5, [r4, #0]
 800b1ce:	1961      	adds	r1, r4, r5
 800b1d0:	428b      	cmp	r3, r1
 800b1d2:	bf01      	itttt	eq
 800b1d4:	6819      	ldreq	r1, [r3, #0]
 800b1d6:	685b      	ldreq	r3, [r3, #4]
 800b1d8:	1949      	addeq	r1, r1, r5
 800b1da:	6021      	streq	r1, [r4, #0]
 800b1dc:	e7ed      	b.n	800b1ba <_free_r+0x22>
 800b1de:	461a      	mov	r2, r3
 800b1e0:	685b      	ldr	r3, [r3, #4]
 800b1e2:	b10b      	cbz	r3, 800b1e8 <_free_r+0x50>
 800b1e4:	42a3      	cmp	r3, r4
 800b1e6:	d9fa      	bls.n	800b1de <_free_r+0x46>
 800b1e8:	6811      	ldr	r1, [r2, #0]
 800b1ea:	1855      	adds	r5, r2, r1
 800b1ec:	42a5      	cmp	r5, r4
 800b1ee:	d10b      	bne.n	800b208 <_free_r+0x70>
 800b1f0:	6824      	ldr	r4, [r4, #0]
 800b1f2:	4421      	add	r1, r4
 800b1f4:	1854      	adds	r4, r2, r1
 800b1f6:	42a3      	cmp	r3, r4
 800b1f8:	6011      	str	r1, [r2, #0]
 800b1fa:	d1e0      	bne.n	800b1be <_free_r+0x26>
 800b1fc:	681c      	ldr	r4, [r3, #0]
 800b1fe:	685b      	ldr	r3, [r3, #4]
 800b200:	6053      	str	r3, [r2, #4]
 800b202:	4421      	add	r1, r4
 800b204:	6011      	str	r1, [r2, #0]
 800b206:	e7da      	b.n	800b1be <_free_r+0x26>
 800b208:	d902      	bls.n	800b210 <_free_r+0x78>
 800b20a:	230c      	movs	r3, #12
 800b20c:	6003      	str	r3, [r0, #0]
 800b20e:	e7d6      	b.n	800b1be <_free_r+0x26>
 800b210:	6825      	ldr	r5, [r4, #0]
 800b212:	1961      	adds	r1, r4, r5
 800b214:	428b      	cmp	r3, r1
 800b216:	bf04      	itt	eq
 800b218:	6819      	ldreq	r1, [r3, #0]
 800b21a:	685b      	ldreq	r3, [r3, #4]
 800b21c:	6063      	str	r3, [r4, #4]
 800b21e:	bf04      	itt	eq
 800b220:	1949      	addeq	r1, r1, r5
 800b222:	6021      	streq	r1, [r4, #0]
 800b224:	6054      	str	r4, [r2, #4]
 800b226:	e7ca      	b.n	800b1be <_free_r+0x26>
 800b228:	b003      	add	sp, #12
 800b22a:	bd30      	pop	{r4, r5, pc}
 800b22c:	20002a28 	.word	0x20002a28

0800b230 <sbrk_aligned>:
 800b230:	b570      	push	{r4, r5, r6, lr}
 800b232:	4e0e      	ldr	r6, [pc, #56]	; (800b26c <sbrk_aligned+0x3c>)
 800b234:	460c      	mov	r4, r1
 800b236:	6831      	ldr	r1, [r6, #0]
 800b238:	4605      	mov	r5, r0
 800b23a:	b911      	cbnz	r1, 800b242 <sbrk_aligned+0x12>
 800b23c:	f000 fd84 	bl	800bd48 <_sbrk_r>
 800b240:	6030      	str	r0, [r6, #0]
 800b242:	4621      	mov	r1, r4
 800b244:	4628      	mov	r0, r5
 800b246:	f000 fd7f 	bl	800bd48 <_sbrk_r>
 800b24a:	1c43      	adds	r3, r0, #1
 800b24c:	d00a      	beq.n	800b264 <sbrk_aligned+0x34>
 800b24e:	1cc4      	adds	r4, r0, #3
 800b250:	f024 0403 	bic.w	r4, r4, #3
 800b254:	42a0      	cmp	r0, r4
 800b256:	d007      	beq.n	800b268 <sbrk_aligned+0x38>
 800b258:	1a21      	subs	r1, r4, r0
 800b25a:	4628      	mov	r0, r5
 800b25c:	f000 fd74 	bl	800bd48 <_sbrk_r>
 800b260:	3001      	adds	r0, #1
 800b262:	d101      	bne.n	800b268 <sbrk_aligned+0x38>
 800b264:	f04f 34ff 	mov.w	r4, #4294967295
 800b268:	4620      	mov	r0, r4
 800b26a:	bd70      	pop	{r4, r5, r6, pc}
 800b26c:	20002a2c 	.word	0x20002a2c

0800b270 <_malloc_r>:
 800b270:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800b274:	1ccd      	adds	r5, r1, #3
 800b276:	f025 0503 	bic.w	r5, r5, #3
 800b27a:	3508      	adds	r5, #8
 800b27c:	2d0c      	cmp	r5, #12
 800b27e:	bf38      	it	cc
 800b280:	250c      	movcc	r5, #12
 800b282:	2d00      	cmp	r5, #0
 800b284:	4607      	mov	r7, r0
 800b286:	db01      	blt.n	800b28c <_malloc_r+0x1c>
 800b288:	42a9      	cmp	r1, r5
 800b28a:	d905      	bls.n	800b298 <_malloc_r+0x28>
 800b28c:	230c      	movs	r3, #12
 800b28e:	603b      	str	r3, [r7, #0]
 800b290:	2600      	movs	r6, #0
 800b292:	4630      	mov	r0, r6
 800b294:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800b298:	4e2e      	ldr	r6, [pc, #184]	; (800b354 <_malloc_r+0xe4>)
 800b29a:	f001 ff07 	bl	800d0ac <__malloc_lock>
 800b29e:	6833      	ldr	r3, [r6, #0]
 800b2a0:	461c      	mov	r4, r3
 800b2a2:	bb34      	cbnz	r4, 800b2f2 <_malloc_r+0x82>
 800b2a4:	4629      	mov	r1, r5
 800b2a6:	4638      	mov	r0, r7
 800b2a8:	f7ff ffc2 	bl	800b230 <sbrk_aligned>
 800b2ac:	1c43      	adds	r3, r0, #1
 800b2ae:	4604      	mov	r4, r0
 800b2b0:	d14d      	bne.n	800b34e <_malloc_r+0xde>
 800b2b2:	6834      	ldr	r4, [r6, #0]
 800b2b4:	4626      	mov	r6, r4
 800b2b6:	2e00      	cmp	r6, #0
 800b2b8:	d140      	bne.n	800b33c <_malloc_r+0xcc>
 800b2ba:	6823      	ldr	r3, [r4, #0]
 800b2bc:	4631      	mov	r1, r6
 800b2be:	4638      	mov	r0, r7
 800b2c0:	eb04 0803 	add.w	r8, r4, r3
 800b2c4:	f000 fd40 	bl	800bd48 <_sbrk_r>
 800b2c8:	4580      	cmp	r8, r0
 800b2ca:	d13a      	bne.n	800b342 <_malloc_r+0xd2>
 800b2cc:	6821      	ldr	r1, [r4, #0]
 800b2ce:	3503      	adds	r5, #3
 800b2d0:	1a6d      	subs	r5, r5, r1
 800b2d2:	f025 0503 	bic.w	r5, r5, #3
 800b2d6:	3508      	adds	r5, #8
 800b2d8:	2d0c      	cmp	r5, #12
 800b2da:	bf38      	it	cc
 800b2dc:	250c      	movcc	r5, #12
 800b2de:	4629      	mov	r1, r5
 800b2e0:	4638      	mov	r0, r7
 800b2e2:	f7ff ffa5 	bl	800b230 <sbrk_aligned>
 800b2e6:	3001      	adds	r0, #1
 800b2e8:	d02b      	beq.n	800b342 <_malloc_r+0xd2>
 800b2ea:	6823      	ldr	r3, [r4, #0]
 800b2ec:	442b      	add	r3, r5
 800b2ee:	6023      	str	r3, [r4, #0]
 800b2f0:	e00e      	b.n	800b310 <_malloc_r+0xa0>
 800b2f2:	6822      	ldr	r2, [r4, #0]
 800b2f4:	1b52      	subs	r2, r2, r5
 800b2f6:	d41e      	bmi.n	800b336 <_malloc_r+0xc6>
 800b2f8:	2a0b      	cmp	r2, #11
 800b2fa:	d916      	bls.n	800b32a <_malloc_r+0xba>
 800b2fc:	1961      	adds	r1, r4, r5
 800b2fe:	42a3      	cmp	r3, r4
 800b300:	6025      	str	r5, [r4, #0]
 800b302:	bf18      	it	ne
 800b304:	6059      	strne	r1, [r3, #4]
 800b306:	6863      	ldr	r3, [r4, #4]
 800b308:	bf08      	it	eq
 800b30a:	6031      	streq	r1, [r6, #0]
 800b30c:	5162      	str	r2, [r4, r5]
 800b30e:	604b      	str	r3, [r1, #4]
 800b310:	4638      	mov	r0, r7
 800b312:	f104 060b 	add.w	r6, r4, #11
 800b316:	f001 fecf 	bl	800d0b8 <__malloc_unlock>
 800b31a:	f026 0607 	bic.w	r6, r6, #7
 800b31e:	1d23      	adds	r3, r4, #4
 800b320:	1af2      	subs	r2, r6, r3
 800b322:	d0b6      	beq.n	800b292 <_malloc_r+0x22>
 800b324:	1b9b      	subs	r3, r3, r6
 800b326:	50a3      	str	r3, [r4, r2]
 800b328:	e7b3      	b.n	800b292 <_malloc_r+0x22>
 800b32a:	6862      	ldr	r2, [r4, #4]
 800b32c:	42a3      	cmp	r3, r4
 800b32e:	bf0c      	ite	eq
 800b330:	6032      	streq	r2, [r6, #0]
 800b332:	605a      	strne	r2, [r3, #4]
 800b334:	e7ec      	b.n	800b310 <_malloc_r+0xa0>
 800b336:	4623      	mov	r3, r4
 800b338:	6864      	ldr	r4, [r4, #4]
 800b33a:	e7b2      	b.n	800b2a2 <_malloc_r+0x32>
 800b33c:	4634      	mov	r4, r6
 800b33e:	6876      	ldr	r6, [r6, #4]
 800b340:	e7b9      	b.n	800b2b6 <_malloc_r+0x46>
 800b342:	230c      	movs	r3, #12
 800b344:	603b      	str	r3, [r7, #0]
 800b346:	4638      	mov	r0, r7
 800b348:	f001 feb6 	bl	800d0b8 <__malloc_unlock>
 800b34c:	e7a1      	b.n	800b292 <_malloc_r+0x22>
 800b34e:	6025      	str	r5, [r4, #0]
 800b350:	e7de      	b.n	800b310 <_malloc_r+0xa0>
 800b352:	bf00      	nop
 800b354:	20002a28 	.word	0x20002a28

0800b358 <__cvt>:
 800b358:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b35c:	ec55 4b10 	vmov	r4, r5, d0
 800b360:	2d00      	cmp	r5, #0
 800b362:	460e      	mov	r6, r1
 800b364:	4619      	mov	r1, r3
 800b366:	462b      	mov	r3, r5
 800b368:	bfbb      	ittet	lt
 800b36a:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 800b36e:	461d      	movlt	r5, r3
 800b370:	2300      	movge	r3, #0
 800b372:	232d      	movlt	r3, #45	; 0x2d
 800b374:	700b      	strb	r3, [r1, #0]
 800b376:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800b378:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 800b37c:	4691      	mov	r9, r2
 800b37e:	f023 0820 	bic.w	r8, r3, #32
 800b382:	bfbc      	itt	lt
 800b384:	4622      	movlt	r2, r4
 800b386:	4614      	movlt	r4, r2
 800b388:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b38c:	d005      	beq.n	800b39a <__cvt+0x42>
 800b38e:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800b392:	d100      	bne.n	800b396 <__cvt+0x3e>
 800b394:	3601      	adds	r6, #1
 800b396:	2102      	movs	r1, #2
 800b398:	e000      	b.n	800b39c <__cvt+0x44>
 800b39a:	2103      	movs	r1, #3
 800b39c:	ab03      	add	r3, sp, #12
 800b39e:	9301      	str	r3, [sp, #4]
 800b3a0:	ab02      	add	r3, sp, #8
 800b3a2:	9300      	str	r3, [sp, #0]
 800b3a4:	ec45 4b10 	vmov	d0, r4, r5
 800b3a8:	4653      	mov	r3, sl
 800b3aa:	4632      	mov	r2, r6
 800b3ac:	f000 fe6c 	bl	800c088 <_dtoa_r>
 800b3b0:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800b3b4:	4607      	mov	r7, r0
 800b3b6:	d102      	bne.n	800b3be <__cvt+0x66>
 800b3b8:	f019 0f01 	tst.w	r9, #1
 800b3bc:	d022      	beq.n	800b404 <__cvt+0xac>
 800b3be:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800b3c2:	eb07 0906 	add.w	r9, r7, r6
 800b3c6:	d110      	bne.n	800b3ea <__cvt+0x92>
 800b3c8:	783b      	ldrb	r3, [r7, #0]
 800b3ca:	2b30      	cmp	r3, #48	; 0x30
 800b3cc:	d10a      	bne.n	800b3e4 <__cvt+0x8c>
 800b3ce:	2200      	movs	r2, #0
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	4620      	mov	r0, r4
 800b3d4:	4629      	mov	r1, r5
 800b3d6:	f7f5 fb9f 	bl	8000b18 <__aeabi_dcmpeq>
 800b3da:	b918      	cbnz	r0, 800b3e4 <__cvt+0x8c>
 800b3dc:	f1c6 0601 	rsb	r6, r6, #1
 800b3e0:	f8ca 6000 	str.w	r6, [sl]
 800b3e4:	f8da 3000 	ldr.w	r3, [sl]
 800b3e8:	4499      	add	r9, r3
 800b3ea:	2200      	movs	r2, #0
 800b3ec:	2300      	movs	r3, #0
 800b3ee:	4620      	mov	r0, r4
 800b3f0:	4629      	mov	r1, r5
 800b3f2:	f7f5 fb91 	bl	8000b18 <__aeabi_dcmpeq>
 800b3f6:	b108      	cbz	r0, 800b3fc <__cvt+0xa4>
 800b3f8:	f8cd 900c 	str.w	r9, [sp, #12]
 800b3fc:	2230      	movs	r2, #48	; 0x30
 800b3fe:	9b03      	ldr	r3, [sp, #12]
 800b400:	454b      	cmp	r3, r9
 800b402:	d307      	bcc.n	800b414 <__cvt+0xbc>
 800b404:	9b03      	ldr	r3, [sp, #12]
 800b406:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800b408:	1bdb      	subs	r3, r3, r7
 800b40a:	4638      	mov	r0, r7
 800b40c:	6013      	str	r3, [r2, #0]
 800b40e:	b004      	add	sp, #16
 800b410:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b414:	1c59      	adds	r1, r3, #1
 800b416:	9103      	str	r1, [sp, #12]
 800b418:	701a      	strb	r2, [r3, #0]
 800b41a:	e7f0      	b.n	800b3fe <__cvt+0xa6>

0800b41c <__exponent>:
 800b41c:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800b41e:	4603      	mov	r3, r0
 800b420:	2900      	cmp	r1, #0
 800b422:	bfb8      	it	lt
 800b424:	4249      	neglt	r1, r1
 800b426:	f803 2b02 	strb.w	r2, [r3], #2
 800b42a:	bfb4      	ite	lt
 800b42c:	222d      	movlt	r2, #45	; 0x2d
 800b42e:	222b      	movge	r2, #43	; 0x2b
 800b430:	2909      	cmp	r1, #9
 800b432:	7042      	strb	r2, [r0, #1]
 800b434:	dd2a      	ble.n	800b48c <__exponent+0x70>
 800b436:	f10d 0407 	add.w	r4, sp, #7
 800b43a:	46a4      	mov	ip, r4
 800b43c:	270a      	movs	r7, #10
 800b43e:	46a6      	mov	lr, r4
 800b440:	460a      	mov	r2, r1
 800b442:	fb91 f6f7 	sdiv	r6, r1, r7
 800b446:	fb07 1516 	mls	r5, r7, r6, r1
 800b44a:	3530      	adds	r5, #48	; 0x30
 800b44c:	2a63      	cmp	r2, #99	; 0x63
 800b44e:	f104 34ff 	add.w	r4, r4, #4294967295
 800b452:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800b456:	4631      	mov	r1, r6
 800b458:	dcf1      	bgt.n	800b43e <__exponent+0x22>
 800b45a:	3130      	adds	r1, #48	; 0x30
 800b45c:	f1ae 0502 	sub.w	r5, lr, #2
 800b460:	f804 1c01 	strb.w	r1, [r4, #-1]
 800b464:	1c44      	adds	r4, r0, #1
 800b466:	4629      	mov	r1, r5
 800b468:	4561      	cmp	r1, ip
 800b46a:	d30a      	bcc.n	800b482 <__exponent+0x66>
 800b46c:	f10d 0209 	add.w	r2, sp, #9
 800b470:	eba2 020e 	sub.w	r2, r2, lr
 800b474:	4565      	cmp	r5, ip
 800b476:	bf88      	it	hi
 800b478:	2200      	movhi	r2, #0
 800b47a:	4413      	add	r3, r2
 800b47c:	1a18      	subs	r0, r3, r0
 800b47e:	b003      	add	sp, #12
 800b480:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800b482:	f811 2b01 	ldrb.w	r2, [r1], #1
 800b486:	f804 2f01 	strb.w	r2, [r4, #1]!
 800b48a:	e7ed      	b.n	800b468 <__exponent+0x4c>
 800b48c:	2330      	movs	r3, #48	; 0x30
 800b48e:	3130      	adds	r1, #48	; 0x30
 800b490:	7083      	strb	r3, [r0, #2]
 800b492:	70c1      	strb	r1, [r0, #3]
 800b494:	1d03      	adds	r3, r0, #4
 800b496:	e7f1      	b.n	800b47c <__exponent+0x60>

0800b498 <_printf_float>:
 800b498:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b49c:	ed2d 8b02 	vpush	{d8}
 800b4a0:	b08d      	sub	sp, #52	; 0x34
 800b4a2:	460c      	mov	r4, r1
 800b4a4:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 800b4a8:	4616      	mov	r6, r2
 800b4aa:	461f      	mov	r7, r3
 800b4ac:	4605      	mov	r5, r0
 800b4ae:	f001 fd91 	bl	800cfd4 <_localeconv_r>
 800b4b2:	f8d0 a000 	ldr.w	sl, [r0]
 800b4b6:	4650      	mov	r0, sl
 800b4b8:	f7f4 ff02 	bl	80002c0 <strlen>
 800b4bc:	2300      	movs	r3, #0
 800b4be:	930a      	str	r3, [sp, #40]	; 0x28
 800b4c0:	6823      	ldr	r3, [r4, #0]
 800b4c2:	9305      	str	r3, [sp, #20]
 800b4c4:	f8d8 3000 	ldr.w	r3, [r8]
 800b4c8:	f894 b018 	ldrb.w	fp, [r4, #24]
 800b4cc:	3307      	adds	r3, #7
 800b4ce:	f023 0307 	bic.w	r3, r3, #7
 800b4d2:	f103 0208 	add.w	r2, r3, #8
 800b4d6:	f8c8 2000 	str.w	r2, [r8]
 800b4da:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b4de:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 800b4e2:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 800b4e6:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 800b4ea:	9307      	str	r3, [sp, #28]
 800b4ec:	f8cd 8018 	str.w	r8, [sp, #24]
 800b4f0:	ee08 0a10 	vmov	s16, r0
 800b4f4:	4b9f      	ldr	r3, [pc, #636]	; (800b774 <_printf_float+0x2dc>)
 800b4f6:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b4fa:	f04f 32ff 	mov.w	r2, #4294967295
 800b4fe:	f7f5 fb3d 	bl	8000b7c <__aeabi_dcmpun>
 800b502:	bb88      	cbnz	r0, 800b568 <_printf_float+0xd0>
 800b504:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800b508:	4b9a      	ldr	r3, [pc, #616]	; (800b774 <_printf_float+0x2dc>)
 800b50a:	f04f 32ff 	mov.w	r2, #4294967295
 800b50e:	f7f5 fb17 	bl	8000b40 <__aeabi_dcmple>
 800b512:	bb48      	cbnz	r0, 800b568 <_printf_float+0xd0>
 800b514:	2200      	movs	r2, #0
 800b516:	2300      	movs	r3, #0
 800b518:	4640      	mov	r0, r8
 800b51a:	4649      	mov	r1, r9
 800b51c:	f7f5 fb06 	bl	8000b2c <__aeabi_dcmplt>
 800b520:	b110      	cbz	r0, 800b528 <_printf_float+0x90>
 800b522:	232d      	movs	r3, #45	; 0x2d
 800b524:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b528:	4b93      	ldr	r3, [pc, #588]	; (800b778 <_printf_float+0x2e0>)
 800b52a:	4894      	ldr	r0, [pc, #592]	; (800b77c <_printf_float+0x2e4>)
 800b52c:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 800b530:	bf94      	ite	ls
 800b532:	4698      	movls	r8, r3
 800b534:	4680      	movhi	r8, r0
 800b536:	2303      	movs	r3, #3
 800b538:	6123      	str	r3, [r4, #16]
 800b53a:	9b05      	ldr	r3, [sp, #20]
 800b53c:	f023 0204 	bic.w	r2, r3, #4
 800b540:	6022      	str	r2, [r4, #0]
 800b542:	f04f 0900 	mov.w	r9, #0
 800b546:	9700      	str	r7, [sp, #0]
 800b548:	4633      	mov	r3, r6
 800b54a:	aa0b      	add	r2, sp, #44	; 0x2c
 800b54c:	4621      	mov	r1, r4
 800b54e:	4628      	mov	r0, r5
 800b550:	f000 f9d8 	bl	800b904 <_printf_common>
 800b554:	3001      	adds	r0, #1
 800b556:	f040 8090 	bne.w	800b67a <_printf_float+0x1e2>
 800b55a:	f04f 30ff 	mov.w	r0, #4294967295
 800b55e:	b00d      	add	sp, #52	; 0x34
 800b560:	ecbd 8b02 	vpop	{d8}
 800b564:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b568:	4642      	mov	r2, r8
 800b56a:	464b      	mov	r3, r9
 800b56c:	4640      	mov	r0, r8
 800b56e:	4649      	mov	r1, r9
 800b570:	f7f5 fb04 	bl	8000b7c <__aeabi_dcmpun>
 800b574:	b140      	cbz	r0, 800b588 <_printf_float+0xf0>
 800b576:	464b      	mov	r3, r9
 800b578:	2b00      	cmp	r3, #0
 800b57a:	bfbc      	itt	lt
 800b57c:	232d      	movlt	r3, #45	; 0x2d
 800b57e:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800b582:	487f      	ldr	r0, [pc, #508]	; (800b780 <_printf_float+0x2e8>)
 800b584:	4b7f      	ldr	r3, [pc, #508]	; (800b784 <_printf_float+0x2ec>)
 800b586:	e7d1      	b.n	800b52c <_printf_float+0x94>
 800b588:	6863      	ldr	r3, [r4, #4]
 800b58a:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 800b58e:	9206      	str	r2, [sp, #24]
 800b590:	1c5a      	adds	r2, r3, #1
 800b592:	d13f      	bne.n	800b614 <_printf_float+0x17c>
 800b594:	2306      	movs	r3, #6
 800b596:	6063      	str	r3, [r4, #4]
 800b598:	9b05      	ldr	r3, [sp, #20]
 800b59a:	6861      	ldr	r1, [r4, #4]
 800b59c:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 800b5a0:	2300      	movs	r3, #0
 800b5a2:	9303      	str	r3, [sp, #12]
 800b5a4:	ab0a      	add	r3, sp, #40	; 0x28
 800b5a6:	e9cd b301 	strd	fp, r3, [sp, #4]
 800b5aa:	ab09      	add	r3, sp, #36	; 0x24
 800b5ac:	ec49 8b10 	vmov	d0, r8, r9
 800b5b0:	9300      	str	r3, [sp, #0]
 800b5b2:	6022      	str	r2, [r4, #0]
 800b5b4:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 800b5b8:	4628      	mov	r0, r5
 800b5ba:	f7ff fecd 	bl	800b358 <__cvt>
 800b5be:	9b06      	ldr	r3, [sp, #24]
 800b5c0:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b5c2:	2b47      	cmp	r3, #71	; 0x47
 800b5c4:	4680      	mov	r8, r0
 800b5c6:	d108      	bne.n	800b5da <_printf_float+0x142>
 800b5c8:	1cc8      	adds	r0, r1, #3
 800b5ca:	db02      	blt.n	800b5d2 <_printf_float+0x13a>
 800b5cc:	6863      	ldr	r3, [r4, #4]
 800b5ce:	4299      	cmp	r1, r3
 800b5d0:	dd41      	ble.n	800b656 <_printf_float+0x1be>
 800b5d2:	f1ab 0b02 	sub.w	fp, fp, #2
 800b5d6:	fa5f fb8b 	uxtb.w	fp, fp
 800b5da:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b5de:	d820      	bhi.n	800b622 <_printf_float+0x18a>
 800b5e0:	3901      	subs	r1, #1
 800b5e2:	465a      	mov	r2, fp
 800b5e4:	f104 0050 	add.w	r0, r4, #80	; 0x50
 800b5e8:	9109      	str	r1, [sp, #36]	; 0x24
 800b5ea:	f7ff ff17 	bl	800b41c <__exponent>
 800b5ee:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b5f0:	1813      	adds	r3, r2, r0
 800b5f2:	2a01      	cmp	r2, #1
 800b5f4:	4681      	mov	r9, r0
 800b5f6:	6123      	str	r3, [r4, #16]
 800b5f8:	dc02      	bgt.n	800b600 <_printf_float+0x168>
 800b5fa:	6822      	ldr	r2, [r4, #0]
 800b5fc:	07d2      	lsls	r2, r2, #31
 800b5fe:	d501      	bpl.n	800b604 <_printf_float+0x16c>
 800b600:	3301      	adds	r3, #1
 800b602:	6123      	str	r3, [r4, #16]
 800b604:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 800b608:	2b00      	cmp	r3, #0
 800b60a:	d09c      	beq.n	800b546 <_printf_float+0xae>
 800b60c:	232d      	movs	r3, #45	; 0x2d
 800b60e:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800b612:	e798      	b.n	800b546 <_printf_float+0xae>
 800b614:	9a06      	ldr	r2, [sp, #24]
 800b616:	2a47      	cmp	r2, #71	; 0x47
 800b618:	d1be      	bne.n	800b598 <_printf_float+0x100>
 800b61a:	2b00      	cmp	r3, #0
 800b61c:	d1bc      	bne.n	800b598 <_printf_float+0x100>
 800b61e:	2301      	movs	r3, #1
 800b620:	e7b9      	b.n	800b596 <_printf_float+0xfe>
 800b622:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 800b626:	d118      	bne.n	800b65a <_printf_float+0x1c2>
 800b628:	2900      	cmp	r1, #0
 800b62a:	6863      	ldr	r3, [r4, #4]
 800b62c:	dd0b      	ble.n	800b646 <_printf_float+0x1ae>
 800b62e:	6121      	str	r1, [r4, #16]
 800b630:	b913      	cbnz	r3, 800b638 <_printf_float+0x1a0>
 800b632:	6822      	ldr	r2, [r4, #0]
 800b634:	07d0      	lsls	r0, r2, #31
 800b636:	d502      	bpl.n	800b63e <_printf_float+0x1a6>
 800b638:	3301      	adds	r3, #1
 800b63a:	440b      	add	r3, r1
 800b63c:	6123      	str	r3, [r4, #16]
 800b63e:	65a1      	str	r1, [r4, #88]	; 0x58
 800b640:	f04f 0900 	mov.w	r9, #0
 800b644:	e7de      	b.n	800b604 <_printf_float+0x16c>
 800b646:	b913      	cbnz	r3, 800b64e <_printf_float+0x1b6>
 800b648:	6822      	ldr	r2, [r4, #0]
 800b64a:	07d2      	lsls	r2, r2, #31
 800b64c:	d501      	bpl.n	800b652 <_printf_float+0x1ba>
 800b64e:	3302      	adds	r3, #2
 800b650:	e7f4      	b.n	800b63c <_printf_float+0x1a4>
 800b652:	2301      	movs	r3, #1
 800b654:	e7f2      	b.n	800b63c <_printf_float+0x1a4>
 800b656:	f04f 0b67 	mov.w	fp, #103	; 0x67
 800b65a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b65c:	4299      	cmp	r1, r3
 800b65e:	db05      	blt.n	800b66c <_printf_float+0x1d4>
 800b660:	6823      	ldr	r3, [r4, #0]
 800b662:	6121      	str	r1, [r4, #16]
 800b664:	07d8      	lsls	r0, r3, #31
 800b666:	d5ea      	bpl.n	800b63e <_printf_float+0x1a6>
 800b668:	1c4b      	adds	r3, r1, #1
 800b66a:	e7e7      	b.n	800b63c <_printf_float+0x1a4>
 800b66c:	2900      	cmp	r1, #0
 800b66e:	bfd4      	ite	le
 800b670:	f1c1 0202 	rsble	r2, r1, #2
 800b674:	2201      	movgt	r2, #1
 800b676:	4413      	add	r3, r2
 800b678:	e7e0      	b.n	800b63c <_printf_float+0x1a4>
 800b67a:	6823      	ldr	r3, [r4, #0]
 800b67c:	055a      	lsls	r2, r3, #21
 800b67e:	d407      	bmi.n	800b690 <_printf_float+0x1f8>
 800b680:	6923      	ldr	r3, [r4, #16]
 800b682:	4642      	mov	r2, r8
 800b684:	4631      	mov	r1, r6
 800b686:	4628      	mov	r0, r5
 800b688:	47b8      	blx	r7
 800b68a:	3001      	adds	r0, #1
 800b68c:	d12c      	bne.n	800b6e8 <_printf_float+0x250>
 800b68e:	e764      	b.n	800b55a <_printf_float+0xc2>
 800b690:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800b694:	f240 80e0 	bls.w	800b858 <_printf_float+0x3c0>
 800b698:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b69c:	2200      	movs	r2, #0
 800b69e:	2300      	movs	r3, #0
 800b6a0:	f7f5 fa3a 	bl	8000b18 <__aeabi_dcmpeq>
 800b6a4:	2800      	cmp	r0, #0
 800b6a6:	d034      	beq.n	800b712 <_printf_float+0x27a>
 800b6a8:	4a37      	ldr	r2, [pc, #220]	; (800b788 <_printf_float+0x2f0>)
 800b6aa:	2301      	movs	r3, #1
 800b6ac:	4631      	mov	r1, r6
 800b6ae:	4628      	mov	r0, r5
 800b6b0:	47b8      	blx	r7
 800b6b2:	3001      	adds	r0, #1
 800b6b4:	f43f af51 	beq.w	800b55a <_printf_float+0xc2>
 800b6b8:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b6bc:	429a      	cmp	r2, r3
 800b6be:	db02      	blt.n	800b6c6 <_printf_float+0x22e>
 800b6c0:	6823      	ldr	r3, [r4, #0]
 800b6c2:	07d8      	lsls	r0, r3, #31
 800b6c4:	d510      	bpl.n	800b6e8 <_printf_float+0x250>
 800b6c6:	ee18 3a10 	vmov	r3, s16
 800b6ca:	4652      	mov	r2, sl
 800b6cc:	4631      	mov	r1, r6
 800b6ce:	4628      	mov	r0, r5
 800b6d0:	47b8      	blx	r7
 800b6d2:	3001      	adds	r0, #1
 800b6d4:	f43f af41 	beq.w	800b55a <_printf_float+0xc2>
 800b6d8:	f04f 0800 	mov.w	r8, #0
 800b6dc:	f104 091a 	add.w	r9, r4, #26
 800b6e0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b6e2:	3b01      	subs	r3, #1
 800b6e4:	4543      	cmp	r3, r8
 800b6e6:	dc09      	bgt.n	800b6fc <_printf_float+0x264>
 800b6e8:	6823      	ldr	r3, [r4, #0]
 800b6ea:	079b      	lsls	r3, r3, #30
 800b6ec:	f100 8105 	bmi.w	800b8fa <_printf_float+0x462>
 800b6f0:	68e0      	ldr	r0, [r4, #12]
 800b6f2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800b6f4:	4298      	cmp	r0, r3
 800b6f6:	bfb8      	it	lt
 800b6f8:	4618      	movlt	r0, r3
 800b6fa:	e730      	b.n	800b55e <_printf_float+0xc6>
 800b6fc:	2301      	movs	r3, #1
 800b6fe:	464a      	mov	r2, r9
 800b700:	4631      	mov	r1, r6
 800b702:	4628      	mov	r0, r5
 800b704:	47b8      	blx	r7
 800b706:	3001      	adds	r0, #1
 800b708:	f43f af27 	beq.w	800b55a <_printf_float+0xc2>
 800b70c:	f108 0801 	add.w	r8, r8, #1
 800b710:	e7e6      	b.n	800b6e0 <_printf_float+0x248>
 800b712:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b714:	2b00      	cmp	r3, #0
 800b716:	dc39      	bgt.n	800b78c <_printf_float+0x2f4>
 800b718:	4a1b      	ldr	r2, [pc, #108]	; (800b788 <_printf_float+0x2f0>)
 800b71a:	2301      	movs	r3, #1
 800b71c:	4631      	mov	r1, r6
 800b71e:	4628      	mov	r0, r5
 800b720:	47b8      	blx	r7
 800b722:	3001      	adds	r0, #1
 800b724:	f43f af19 	beq.w	800b55a <_printf_float+0xc2>
 800b728:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b72c:	4313      	orrs	r3, r2
 800b72e:	d102      	bne.n	800b736 <_printf_float+0x29e>
 800b730:	6823      	ldr	r3, [r4, #0]
 800b732:	07d9      	lsls	r1, r3, #31
 800b734:	d5d8      	bpl.n	800b6e8 <_printf_float+0x250>
 800b736:	ee18 3a10 	vmov	r3, s16
 800b73a:	4652      	mov	r2, sl
 800b73c:	4631      	mov	r1, r6
 800b73e:	4628      	mov	r0, r5
 800b740:	47b8      	blx	r7
 800b742:	3001      	adds	r0, #1
 800b744:	f43f af09 	beq.w	800b55a <_printf_float+0xc2>
 800b748:	f04f 0900 	mov.w	r9, #0
 800b74c:	f104 0a1a 	add.w	sl, r4, #26
 800b750:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800b752:	425b      	negs	r3, r3
 800b754:	454b      	cmp	r3, r9
 800b756:	dc01      	bgt.n	800b75c <_printf_float+0x2c4>
 800b758:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b75a:	e792      	b.n	800b682 <_printf_float+0x1ea>
 800b75c:	2301      	movs	r3, #1
 800b75e:	4652      	mov	r2, sl
 800b760:	4631      	mov	r1, r6
 800b762:	4628      	mov	r0, r5
 800b764:	47b8      	blx	r7
 800b766:	3001      	adds	r0, #1
 800b768:	f43f aef7 	beq.w	800b55a <_printf_float+0xc2>
 800b76c:	f109 0901 	add.w	r9, r9, #1
 800b770:	e7ee      	b.n	800b750 <_printf_float+0x2b8>
 800b772:	bf00      	nop
 800b774:	7fefffff 	.word	0x7fefffff
 800b778:	0800ed04 	.word	0x0800ed04
 800b77c:	0800ed08 	.word	0x0800ed08
 800b780:	0800ed10 	.word	0x0800ed10
 800b784:	0800ed0c 	.word	0x0800ed0c
 800b788:	0800ed14 	.word	0x0800ed14
 800b78c:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b78e:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b790:	429a      	cmp	r2, r3
 800b792:	bfa8      	it	ge
 800b794:	461a      	movge	r2, r3
 800b796:	2a00      	cmp	r2, #0
 800b798:	4691      	mov	r9, r2
 800b79a:	dc37      	bgt.n	800b80c <_printf_float+0x374>
 800b79c:	f04f 0b00 	mov.w	fp, #0
 800b7a0:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7a4:	f104 021a 	add.w	r2, r4, #26
 800b7a8:	6da3      	ldr	r3, [r4, #88]	; 0x58
 800b7aa:	9305      	str	r3, [sp, #20]
 800b7ac:	eba3 0309 	sub.w	r3, r3, r9
 800b7b0:	455b      	cmp	r3, fp
 800b7b2:	dc33      	bgt.n	800b81c <_printf_float+0x384>
 800b7b4:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7b8:	429a      	cmp	r2, r3
 800b7ba:	db3b      	blt.n	800b834 <_printf_float+0x39c>
 800b7bc:	6823      	ldr	r3, [r4, #0]
 800b7be:	07da      	lsls	r2, r3, #31
 800b7c0:	d438      	bmi.n	800b834 <_printf_float+0x39c>
 800b7c2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b7c4:	9a05      	ldr	r2, [sp, #20]
 800b7c6:	9909      	ldr	r1, [sp, #36]	; 0x24
 800b7c8:	1a9a      	subs	r2, r3, r2
 800b7ca:	eba3 0901 	sub.w	r9, r3, r1
 800b7ce:	4591      	cmp	r9, r2
 800b7d0:	bfa8      	it	ge
 800b7d2:	4691      	movge	r9, r2
 800b7d4:	f1b9 0f00 	cmp.w	r9, #0
 800b7d8:	dc35      	bgt.n	800b846 <_printf_float+0x3ae>
 800b7da:	f04f 0800 	mov.w	r8, #0
 800b7de:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b7e2:	f104 0a1a 	add.w	sl, r4, #26
 800b7e6:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 800b7ea:	1a9b      	subs	r3, r3, r2
 800b7ec:	eba3 0309 	sub.w	r3, r3, r9
 800b7f0:	4543      	cmp	r3, r8
 800b7f2:	f77f af79 	ble.w	800b6e8 <_printf_float+0x250>
 800b7f6:	2301      	movs	r3, #1
 800b7f8:	4652      	mov	r2, sl
 800b7fa:	4631      	mov	r1, r6
 800b7fc:	4628      	mov	r0, r5
 800b7fe:	47b8      	blx	r7
 800b800:	3001      	adds	r0, #1
 800b802:	f43f aeaa 	beq.w	800b55a <_printf_float+0xc2>
 800b806:	f108 0801 	add.w	r8, r8, #1
 800b80a:	e7ec      	b.n	800b7e6 <_printf_float+0x34e>
 800b80c:	4613      	mov	r3, r2
 800b80e:	4631      	mov	r1, r6
 800b810:	4642      	mov	r2, r8
 800b812:	4628      	mov	r0, r5
 800b814:	47b8      	blx	r7
 800b816:	3001      	adds	r0, #1
 800b818:	d1c0      	bne.n	800b79c <_printf_float+0x304>
 800b81a:	e69e      	b.n	800b55a <_printf_float+0xc2>
 800b81c:	2301      	movs	r3, #1
 800b81e:	4631      	mov	r1, r6
 800b820:	4628      	mov	r0, r5
 800b822:	9205      	str	r2, [sp, #20]
 800b824:	47b8      	blx	r7
 800b826:	3001      	adds	r0, #1
 800b828:	f43f ae97 	beq.w	800b55a <_printf_float+0xc2>
 800b82c:	9a05      	ldr	r2, [sp, #20]
 800b82e:	f10b 0b01 	add.w	fp, fp, #1
 800b832:	e7b9      	b.n	800b7a8 <_printf_float+0x310>
 800b834:	ee18 3a10 	vmov	r3, s16
 800b838:	4652      	mov	r2, sl
 800b83a:	4631      	mov	r1, r6
 800b83c:	4628      	mov	r0, r5
 800b83e:	47b8      	blx	r7
 800b840:	3001      	adds	r0, #1
 800b842:	d1be      	bne.n	800b7c2 <_printf_float+0x32a>
 800b844:	e689      	b.n	800b55a <_printf_float+0xc2>
 800b846:	9a05      	ldr	r2, [sp, #20]
 800b848:	464b      	mov	r3, r9
 800b84a:	4442      	add	r2, r8
 800b84c:	4631      	mov	r1, r6
 800b84e:	4628      	mov	r0, r5
 800b850:	47b8      	blx	r7
 800b852:	3001      	adds	r0, #1
 800b854:	d1c1      	bne.n	800b7da <_printf_float+0x342>
 800b856:	e680      	b.n	800b55a <_printf_float+0xc2>
 800b858:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 800b85a:	2a01      	cmp	r2, #1
 800b85c:	dc01      	bgt.n	800b862 <_printf_float+0x3ca>
 800b85e:	07db      	lsls	r3, r3, #31
 800b860:	d538      	bpl.n	800b8d4 <_printf_float+0x43c>
 800b862:	2301      	movs	r3, #1
 800b864:	4642      	mov	r2, r8
 800b866:	4631      	mov	r1, r6
 800b868:	4628      	mov	r0, r5
 800b86a:	47b8      	blx	r7
 800b86c:	3001      	adds	r0, #1
 800b86e:	f43f ae74 	beq.w	800b55a <_printf_float+0xc2>
 800b872:	ee18 3a10 	vmov	r3, s16
 800b876:	4652      	mov	r2, sl
 800b878:	4631      	mov	r1, r6
 800b87a:	4628      	mov	r0, r5
 800b87c:	47b8      	blx	r7
 800b87e:	3001      	adds	r0, #1
 800b880:	f43f ae6b 	beq.w	800b55a <_printf_float+0xc2>
 800b884:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 800b888:	2200      	movs	r2, #0
 800b88a:	2300      	movs	r3, #0
 800b88c:	f7f5 f944 	bl	8000b18 <__aeabi_dcmpeq>
 800b890:	b9d8      	cbnz	r0, 800b8ca <_printf_float+0x432>
 800b892:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b894:	f108 0201 	add.w	r2, r8, #1
 800b898:	3b01      	subs	r3, #1
 800b89a:	4631      	mov	r1, r6
 800b89c:	4628      	mov	r0, r5
 800b89e:	47b8      	blx	r7
 800b8a0:	3001      	adds	r0, #1
 800b8a2:	d10e      	bne.n	800b8c2 <_printf_float+0x42a>
 800b8a4:	e659      	b.n	800b55a <_printf_float+0xc2>
 800b8a6:	2301      	movs	r3, #1
 800b8a8:	4652      	mov	r2, sl
 800b8aa:	4631      	mov	r1, r6
 800b8ac:	4628      	mov	r0, r5
 800b8ae:	47b8      	blx	r7
 800b8b0:	3001      	adds	r0, #1
 800b8b2:	f43f ae52 	beq.w	800b55a <_printf_float+0xc2>
 800b8b6:	f108 0801 	add.w	r8, r8, #1
 800b8ba:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800b8bc:	3b01      	subs	r3, #1
 800b8be:	4543      	cmp	r3, r8
 800b8c0:	dcf1      	bgt.n	800b8a6 <_printf_float+0x40e>
 800b8c2:	464b      	mov	r3, r9
 800b8c4:	f104 0250 	add.w	r2, r4, #80	; 0x50
 800b8c8:	e6dc      	b.n	800b684 <_printf_float+0x1ec>
 800b8ca:	f04f 0800 	mov.w	r8, #0
 800b8ce:	f104 0a1a 	add.w	sl, r4, #26
 800b8d2:	e7f2      	b.n	800b8ba <_printf_float+0x422>
 800b8d4:	2301      	movs	r3, #1
 800b8d6:	4642      	mov	r2, r8
 800b8d8:	e7df      	b.n	800b89a <_printf_float+0x402>
 800b8da:	2301      	movs	r3, #1
 800b8dc:	464a      	mov	r2, r9
 800b8de:	4631      	mov	r1, r6
 800b8e0:	4628      	mov	r0, r5
 800b8e2:	47b8      	blx	r7
 800b8e4:	3001      	adds	r0, #1
 800b8e6:	f43f ae38 	beq.w	800b55a <_printf_float+0xc2>
 800b8ea:	f108 0801 	add.w	r8, r8, #1
 800b8ee:	68e3      	ldr	r3, [r4, #12]
 800b8f0:	990b      	ldr	r1, [sp, #44]	; 0x2c
 800b8f2:	1a5b      	subs	r3, r3, r1
 800b8f4:	4543      	cmp	r3, r8
 800b8f6:	dcf0      	bgt.n	800b8da <_printf_float+0x442>
 800b8f8:	e6fa      	b.n	800b6f0 <_printf_float+0x258>
 800b8fa:	f04f 0800 	mov.w	r8, #0
 800b8fe:	f104 0919 	add.w	r9, r4, #25
 800b902:	e7f4      	b.n	800b8ee <_printf_float+0x456>

0800b904 <_printf_common>:
 800b904:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b908:	4616      	mov	r6, r2
 800b90a:	4699      	mov	r9, r3
 800b90c:	688a      	ldr	r2, [r1, #8]
 800b90e:	690b      	ldr	r3, [r1, #16]
 800b910:	f8dd 8020 	ldr.w	r8, [sp, #32]
 800b914:	4293      	cmp	r3, r2
 800b916:	bfb8      	it	lt
 800b918:	4613      	movlt	r3, r2
 800b91a:	6033      	str	r3, [r6, #0]
 800b91c:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800b920:	4607      	mov	r7, r0
 800b922:	460c      	mov	r4, r1
 800b924:	b10a      	cbz	r2, 800b92a <_printf_common+0x26>
 800b926:	3301      	adds	r3, #1
 800b928:	6033      	str	r3, [r6, #0]
 800b92a:	6823      	ldr	r3, [r4, #0]
 800b92c:	0699      	lsls	r1, r3, #26
 800b92e:	bf42      	ittt	mi
 800b930:	6833      	ldrmi	r3, [r6, #0]
 800b932:	3302      	addmi	r3, #2
 800b934:	6033      	strmi	r3, [r6, #0]
 800b936:	6825      	ldr	r5, [r4, #0]
 800b938:	f015 0506 	ands.w	r5, r5, #6
 800b93c:	d106      	bne.n	800b94c <_printf_common+0x48>
 800b93e:	f104 0a19 	add.w	sl, r4, #25
 800b942:	68e3      	ldr	r3, [r4, #12]
 800b944:	6832      	ldr	r2, [r6, #0]
 800b946:	1a9b      	subs	r3, r3, r2
 800b948:	42ab      	cmp	r3, r5
 800b94a:	dc26      	bgt.n	800b99a <_printf_common+0x96>
 800b94c:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800b950:	1e13      	subs	r3, r2, #0
 800b952:	6822      	ldr	r2, [r4, #0]
 800b954:	bf18      	it	ne
 800b956:	2301      	movne	r3, #1
 800b958:	0692      	lsls	r2, r2, #26
 800b95a:	d42b      	bmi.n	800b9b4 <_printf_common+0xb0>
 800b95c:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800b960:	4649      	mov	r1, r9
 800b962:	4638      	mov	r0, r7
 800b964:	47c0      	blx	r8
 800b966:	3001      	adds	r0, #1
 800b968:	d01e      	beq.n	800b9a8 <_printf_common+0xa4>
 800b96a:	6823      	ldr	r3, [r4, #0]
 800b96c:	68e5      	ldr	r5, [r4, #12]
 800b96e:	6832      	ldr	r2, [r6, #0]
 800b970:	f003 0306 	and.w	r3, r3, #6
 800b974:	2b04      	cmp	r3, #4
 800b976:	bf08      	it	eq
 800b978:	1aad      	subeq	r5, r5, r2
 800b97a:	68a3      	ldr	r3, [r4, #8]
 800b97c:	6922      	ldr	r2, [r4, #16]
 800b97e:	bf0c      	ite	eq
 800b980:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b984:	2500      	movne	r5, #0
 800b986:	4293      	cmp	r3, r2
 800b988:	bfc4      	itt	gt
 800b98a:	1a9b      	subgt	r3, r3, r2
 800b98c:	18ed      	addgt	r5, r5, r3
 800b98e:	2600      	movs	r6, #0
 800b990:	341a      	adds	r4, #26
 800b992:	42b5      	cmp	r5, r6
 800b994:	d11a      	bne.n	800b9cc <_printf_common+0xc8>
 800b996:	2000      	movs	r0, #0
 800b998:	e008      	b.n	800b9ac <_printf_common+0xa8>
 800b99a:	2301      	movs	r3, #1
 800b99c:	4652      	mov	r2, sl
 800b99e:	4649      	mov	r1, r9
 800b9a0:	4638      	mov	r0, r7
 800b9a2:	47c0      	blx	r8
 800b9a4:	3001      	adds	r0, #1
 800b9a6:	d103      	bne.n	800b9b0 <_printf_common+0xac>
 800b9a8:	f04f 30ff 	mov.w	r0, #4294967295
 800b9ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b9b0:	3501      	adds	r5, #1
 800b9b2:	e7c6      	b.n	800b942 <_printf_common+0x3e>
 800b9b4:	18e1      	adds	r1, r4, r3
 800b9b6:	1c5a      	adds	r2, r3, #1
 800b9b8:	2030      	movs	r0, #48	; 0x30
 800b9ba:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 800b9be:	4422      	add	r2, r4
 800b9c0:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800b9c4:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 800b9c8:	3302      	adds	r3, #2
 800b9ca:	e7c7      	b.n	800b95c <_printf_common+0x58>
 800b9cc:	2301      	movs	r3, #1
 800b9ce:	4622      	mov	r2, r4
 800b9d0:	4649      	mov	r1, r9
 800b9d2:	4638      	mov	r0, r7
 800b9d4:	47c0      	blx	r8
 800b9d6:	3001      	adds	r0, #1
 800b9d8:	d0e6      	beq.n	800b9a8 <_printf_common+0xa4>
 800b9da:	3601      	adds	r6, #1
 800b9dc:	e7d9      	b.n	800b992 <_printf_common+0x8e>
	...

0800b9e0 <_printf_i>:
 800b9e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b9e4:	7e0f      	ldrb	r7, [r1, #24]
 800b9e6:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 800b9e8:	2f78      	cmp	r7, #120	; 0x78
 800b9ea:	4691      	mov	r9, r2
 800b9ec:	4680      	mov	r8, r0
 800b9ee:	460c      	mov	r4, r1
 800b9f0:	469a      	mov	sl, r3
 800b9f2:	f101 0243 	add.w	r2, r1, #67	; 0x43
 800b9f6:	d807      	bhi.n	800ba08 <_printf_i+0x28>
 800b9f8:	2f62      	cmp	r7, #98	; 0x62
 800b9fa:	d80a      	bhi.n	800ba12 <_printf_i+0x32>
 800b9fc:	2f00      	cmp	r7, #0
 800b9fe:	f000 80d8 	beq.w	800bbb2 <_printf_i+0x1d2>
 800ba02:	2f58      	cmp	r7, #88	; 0x58
 800ba04:	f000 80a3 	beq.w	800bb4e <_printf_i+0x16e>
 800ba08:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba0c:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800ba10:	e03a      	b.n	800ba88 <_printf_i+0xa8>
 800ba12:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 800ba16:	2b15      	cmp	r3, #21
 800ba18:	d8f6      	bhi.n	800ba08 <_printf_i+0x28>
 800ba1a:	a101      	add	r1, pc, #4	; (adr r1, 800ba20 <_printf_i+0x40>)
 800ba1c:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800ba20:	0800ba79 	.word	0x0800ba79
 800ba24:	0800ba8d 	.word	0x0800ba8d
 800ba28:	0800ba09 	.word	0x0800ba09
 800ba2c:	0800ba09 	.word	0x0800ba09
 800ba30:	0800ba09 	.word	0x0800ba09
 800ba34:	0800ba09 	.word	0x0800ba09
 800ba38:	0800ba8d 	.word	0x0800ba8d
 800ba3c:	0800ba09 	.word	0x0800ba09
 800ba40:	0800ba09 	.word	0x0800ba09
 800ba44:	0800ba09 	.word	0x0800ba09
 800ba48:	0800ba09 	.word	0x0800ba09
 800ba4c:	0800bb99 	.word	0x0800bb99
 800ba50:	0800babd 	.word	0x0800babd
 800ba54:	0800bb7b 	.word	0x0800bb7b
 800ba58:	0800ba09 	.word	0x0800ba09
 800ba5c:	0800ba09 	.word	0x0800ba09
 800ba60:	0800bbbb 	.word	0x0800bbbb
 800ba64:	0800ba09 	.word	0x0800ba09
 800ba68:	0800babd 	.word	0x0800babd
 800ba6c:	0800ba09 	.word	0x0800ba09
 800ba70:	0800ba09 	.word	0x0800ba09
 800ba74:	0800bb83 	.word	0x0800bb83
 800ba78:	682b      	ldr	r3, [r5, #0]
 800ba7a:	1d1a      	adds	r2, r3, #4
 800ba7c:	681b      	ldr	r3, [r3, #0]
 800ba7e:	602a      	str	r2, [r5, #0]
 800ba80:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800ba84:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 800ba88:	2301      	movs	r3, #1
 800ba8a:	e0a3      	b.n	800bbd4 <_printf_i+0x1f4>
 800ba8c:	6820      	ldr	r0, [r4, #0]
 800ba8e:	6829      	ldr	r1, [r5, #0]
 800ba90:	0606      	lsls	r6, r0, #24
 800ba92:	f101 0304 	add.w	r3, r1, #4
 800ba96:	d50a      	bpl.n	800baae <_printf_i+0xce>
 800ba98:	680e      	ldr	r6, [r1, #0]
 800ba9a:	602b      	str	r3, [r5, #0]
 800ba9c:	2e00      	cmp	r6, #0
 800ba9e:	da03      	bge.n	800baa8 <_printf_i+0xc8>
 800baa0:	232d      	movs	r3, #45	; 0x2d
 800baa2:	4276      	negs	r6, r6
 800baa4:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800baa8:	485e      	ldr	r0, [pc, #376]	; (800bc24 <_printf_i+0x244>)
 800baaa:	230a      	movs	r3, #10
 800baac:	e019      	b.n	800bae2 <_printf_i+0x102>
 800baae:	680e      	ldr	r6, [r1, #0]
 800bab0:	602b      	str	r3, [r5, #0]
 800bab2:	f010 0f40 	tst.w	r0, #64	; 0x40
 800bab6:	bf18      	it	ne
 800bab8:	b236      	sxthne	r6, r6
 800baba:	e7ef      	b.n	800ba9c <_printf_i+0xbc>
 800babc:	682b      	ldr	r3, [r5, #0]
 800babe:	6820      	ldr	r0, [r4, #0]
 800bac0:	1d19      	adds	r1, r3, #4
 800bac2:	6029      	str	r1, [r5, #0]
 800bac4:	0601      	lsls	r1, r0, #24
 800bac6:	d501      	bpl.n	800bacc <_printf_i+0xec>
 800bac8:	681e      	ldr	r6, [r3, #0]
 800baca:	e002      	b.n	800bad2 <_printf_i+0xf2>
 800bacc:	0646      	lsls	r6, r0, #25
 800bace:	d5fb      	bpl.n	800bac8 <_printf_i+0xe8>
 800bad0:	881e      	ldrh	r6, [r3, #0]
 800bad2:	4854      	ldr	r0, [pc, #336]	; (800bc24 <_printf_i+0x244>)
 800bad4:	2f6f      	cmp	r7, #111	; 0x6f
 800bad6:	bf0c      	ite	eq
 800bad8:	2308      	moveq	r3, #8
 800bada:	230a      	movne	r3, #10
 800badc:	2100      	movs	r1, #0
 800bade:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800bae2:	6865      	ldr	r5, [r4, #4]
 800bae4:	60a5      	str	r5, [r4, #8]
 800bae6:	2d00      	cmp	r5, #0
 800bae8:	bfa2      	ittt	ge
 800baea:	6821      	ldrge	r1, [r4, #0]
 800baec:	f021 0104 	bicge.w	r1, r1, #4
 800baf0:	6021      	strge	r1, [r4, #0]
 800baf2:	b90e      	cbnz	r6, 800baf8 <_printf_i+0x118>
 800baf4:	2d00      	cmp	r5, #0
 800baf6:	d04d      	beq.n	800bb94 <_printf_i+0x1b4>
 800baf8:	4615      	mov	r5, r2
 800bafa:	fbb6 f1f3 	udiv	r1, r6, r3
 800bafe:	fb03 6711 	mls	r7, r3, r1, r6
 800bb02:	5dc7      	ldrb	r7, [r0, r7]
 800bb04:	f805 7d01 	strb.w	r7, [r5, #-1]!
 800bb08:	4637      	mov	r7, r6
 800bb0a:	42bb      	cmp	r3, r7
 800bb0c:	460e      	mov	r6, r1
 800bb0e:	d9f4      	bls.n	800bafa <_printf_i+0x11a>
 800bb10:	2b08      	cmp	r3, #8
 800bb12:	d10b      	bne.n	800bb2c <_printf_i+0x14c>
 800bb14:	6823      	ldr	r3, [r4, #0]
 800bb16:	07de      	lsls	r6, r3, #31
 800bb18:	d508      	bpl.n	800bb2c <_printf_i+0x14c>
 800bb1a:	6923      	ldr	r3, [r4, #16]
 800bb1c:	6861      	ldr	r1, [r4, #4]
 800bb1e:	4299      	cmp	r1, r3
 800bb20:	bfde      	ittt	le
 800bb22:	2330      	movle	r3, #48	; 0x30
 800bb24:	f805 3c01 	strble.w	r3, [r5, #-1]
 800bb28:	f105 35ff 	addle.w	r5, r5, #4294967295
 800bb2c:	1b52      	subs	r2, r2, r5
 800bb2e:	6122      	str	r2, [r4, #16]
 800bb30:	f8cd a000 	str.w	sl, [sp]
 800bb34:	464b      	mov	r3, r9
 800bb36:	aa03      	add	r2, sp, #12
 800bb38:	4621      	mov	r1, r4
 800bb3a:	4640      	mov	r0, r8
 800bb3c:	f7ff fee2 	bl	800b904 <_printf_common>
 800bb40:	3001      	adds	r0, #1
 800bb42:	d14c      	bne.n	800bbde <_printf_i+0x1fe>
 800bb44:	f04f 30ff 	mov.w	r0, #4294967295
 800bb48:	b004      	add	sp, #16
 800bb4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800bb4e:	4835      	ldr	r0, [pc, #212]	; (800bc24 <_printf_i+0x244>)
 800bb50:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800bb54:	6829      	ldr	r1, [r5, #0]
 800bb56:	6823      	ldr	r3, [r4, #0]
 800bb58:	f851 6b04 	ldr.w	r6, [r1], #4
 800bb5c:	6029      	str	r1, [r5, #0]
 800bb5e:	061d      	lsls	r5, r3, #24
 800bb60:	d514      	bpl.n	800bb8c <_printf_i+0x1ac>
 800bb62:	07df      	lsls	r7, r3, #31
 800bb64:	bf44      	itt	mi
 800bb66:	f043 0320 	orrmi.w	r3, r3, #32
 800bb6a:	6023      	strmi	r3, [r4, #0]
 800bb6c:	b91e      	cbnz	r6, 800bb76 <_printf_i+0x196>
 800bb6e:	6823      	ldr	r3, [r4, #0]
 800bb70:	f023 0320 	bic.w	r3, r3, #32
 800bb74:	6023      	str	r3, [r4, #0]
 800bb76:	2310      	movs	r3, #16
 800bb78:	e7b0      	b.n	800badc <_printf_i+0xfc>
 800bb7a:	6823      	ldr	r3, [r4, #0]
 800bb7c:	f043 0320 	orr.w	r3, r3, #32
 800bb80:	6023      	str	r3, [r4, #0]
 800bb82:	2378      	movs	r3, #120	; 0x78
 800bb84:	4828      	ldr	r0, [pc, #160]	; (800bc28 <_printf_i+0x248>)
 800bb86:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 800bb8a:	e7e3      	b.n	800bb54 <_printf_i+0x174>
 800bb8c:	0659      	lsls	r1, r3, #25
 800bb8e:	bf48      	it	mi
 800bb90:	b2b6      	uxthmi	r6, r6
 800bb92:	e7e6      	b.n	800bb62 <_printf_i+0x182>
 800bb94:	4615      	mov	r5, r2
 800bb96:	e7bb      	b.n	800bb10 <_printf_i+0x130>
 800bb98:	682b      	ldr	r3, [r5, #0]
 800bb9a:	6826      	ldr	r6, [r4, #0]
 800bb9c:	6961      	ldr	r1, [r4, #20]
 800bb9e:	1d18      	adds	r0, r3, #4
 800bba0:	6028      	str	r0, [r5, #0]
 800bba2:	0635      	lsls	r5, r6, #24
 800bba4:	681b      	ldr	r3, [r3, #0]
 800bba6:	d501      	bpl.n	800bbac <_printf_i+0x1cc>
 800bba8:	6019      	str	r1, [r3, #0]
 800bbaa:	e002      	b.n	800bbb2 <_printf_i+0x1d2>
 800bbac:	0670      	lsls	r0, r6, #25
 800bbae:	d5fb      	bpl.n	800bba8 <_printf_i+0x1c8>
 800bbb0:	8019      	strh	r1, [r3, #0]
 800bbb2:	2300      	movs	r3, #0
 800bbb4:	6123      	str	r3, [r4, #16]
 800bbb6:	4615      	mov	r5, r2
 800bbb8:	e7ba      	b.n	800bb30 <_printf_i+0x150>
 800bbba:	682b      	ldr	r3, [r5, #0]
 800bbbc:	1d1a      	adds	r2, r3, #4
 800bbbe:	602a      	str	r2, [r5, #0]
 800bbc0:	681d      	ldr	r5, [r3, #0]
 800bbc2:	6862      	ldr	r2, [r4, #4]
 800bbc4:	2100      	movs	r1, #0
 800bbc6:	4628      	mov	r0, r5
 800bbc8:	f7f4 fb2a 	bl	8000220 <memchr>
 800bbcc:	b108      	cbz	r0, 800bbd2 <_printf_i+0x1f2>
 800bbce:	1b40      	subs	r0, r0, r5
 800bbd0:	6060      	str	r0, [r4, #4]
 800bbd2:	6863      	ldr	r3, [r4, #4]
 800bbd4:	6123      	str	r3, [r4, #16]
 800bbd6:	2300      	movs	r3, #0
 800bbd8:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 800bbdc:	e7a8      	b.n	800bb30 <_printf_i+0x150>
 800bbde:	6923      	ldr	r3, [r4, #16]
 800bbe0:	462a      	mov	r2, r5
 800bbe2:	4649      	mov	r1, r9
 800bbe4:	4640      	mov	r0, r8
 800bbe6:	47d0      	blx	sl
 800bbe8:	3001      	adds	r0, #1
 800bbea:	d0ab      	beq.n	800bb44 <_printf_i+0x164>
 800bbec:	6823      	ldr	r3, [r4, #0]
 800bbee:	079b      	lsls	r3, r3, #30
 800bbf0:	d413      	bmi.n	800bc1a <_printf_i+0x23a>
 800bbf2:	68e0      	ldr	r0, [r4, #12]
 800bbf4:	9b03      	ldr	r3, [sp, #12]
 800bbf6:	4298      	cmp	r0, r3
 800bbf8:	bfb8      	it	lt
 800bbfa:	4618      	movlt	r0, r3
 800bbfc:	e7a4      	b.n	800bb48 <_printf_i+0x168>
 800bbfe:	2301      	movs	r3, #1
 800bc00:	4632      	mov	r2, r6
 800bc02:	4649      	mov	r1, r9
 800bc04:	4640      	mov	r0, r8
 800bc06:	47d0      	blx	sl
 800bc08:	3001      	adds	r0, #1
 800bc0a:	d09b      	beq.n	800bb44 <_printf_i+0x164>
 800bc0c:	3501      	adds	r5, #1
 800bc0e:	68e3      	ldr	r3, [r4, #12]
 800bc10:	9903      	ldr	r1, [sp, #12]
 800bc12:	1a5b      	subs	r3, r3, r1
 800bc14:	42ab      	cmp	r3, r5
 800bc16:	dcf2      	bgt.n	800bbfe <_printf_i+0x21e>
 800bc18:	e7eb      	b.n	800bbf2 <_printf_i+0x212>
 800bc1a:	2500      	movs	r5, #0
 800bc1c:	f104 0619 	add.w	r6, r4, #25
 800bc20:	e7f5      	b.n	800bc0e <_printf_i+0x22e>
 800bc22:	bf00      	nop
 800bc24:	0800ed16 	.word	0x0800ed16
 800bc28:	0800ed27 	.word	0x0800ed27

0800bc2c <iprintf>:
 800bc2c:	b40f      	push	{r0, r1, r2, r3}
 800bc2e:	4b0a      	ldr	r3, [pc, #40]	; (800bc58 <iprintf+0x2c>)
 800bc30:	b513      	push	{r0, r1, r4, lr}
 800bc32:	681c      	ldr	r4, [r3, #0]
 800bc34:	b124      	cbz	r4, 800bc40 <iprintf+0x14>
 800bc36:	69a3      	ldr	r3, [r4, #24]
 800bc38:	b913      	cbnz	r3, 800bc40 <iprintf+0x14>
 800bc3a:	4620      	mov	r0, r4
 800bc3c:	f001 f92c 	bl	800ce98 <__sinit>
 800bc40:	ab05      	add	r3, sp, #20
 800bc42:	9a04      	ldr	r2, [sp, #16]
 800bc44:	68a1      	ldr	r1, [r4, #8]
 800bc46:	9301      	str	r3, [sp, #4]
 800bc48:	4620      	mov	r0, r4
 800bc4a:	f001 fdff 	bl	800d84c <_vfiprintf_r>
 800bc4e:	b002      	add	sp, #8
 800bc50:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800bc54:	b004      	add	sp, #16
 800bc56:	4770      	bx	lr
 800bc58:	20000184 	.word	0x20000184

0800bc5c <_puts_r>:
 800bc5c:	b570      	push	{r4, r5, r6, lr}
 800bc5e:	460e      	mov	r6, r1
 800bc60:	4605      	mov	r5, r0
 800bc62:	b118      	cbz	r0, 800bc6c <_puts_r+0x10>
 800bc64:	6983      	ldr	r3, [r0, #24]
 800bc66:	b90b      	cbnz	r3, 800bc6c <_puts_r+0x10>
 800bc68:	f001 f916 	bl	800ce98 <__sinit>
 800bc6c:	69ab      	ldr	r3, [r5, #24]
 800bc6e:	68ac      	ldr	r4, [r5, #8]
 800bc70:	b913      	cbnz	r3, 800bc78 <_puts_r+0x1c>
 800bc72:	4628      	mov	r0, r5
 800bc74:	f001 f910 	bl	800ce98 <__sinit>
 800bc78:	4b2c      	ldr	r3, [pc, #176]	; (800bd2c <_puts_r+0xd0>)
 800bc7a:	429c      	cmp	r4, r3
 800bc7c:	d120      	bne.n	800bcc0 <_puts_r+0x64>
 800bc7e:	686c      	ldr	r4, [r5, #4]
 800bc80:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bc82:	07db      	lsls	r3, r3, #31
 800bc84:	d405      	bmi.n	800bc92 <_puts_r+0x36>
 800bc86:	89a3      	ldrh	r3, [r4, #12]
 800bc88:	0598      	lsls	r0, r3, #22
 800bc8a:	d402      	bmi.n	800bc92 <_puts_r+0x36>
 800bc8c:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bc8e:	f001 f9a6 	bl	800cfde <__retarget_lock_acquire_recursive>
 800bc92:	89a3      	ldrh	r3, [r4, #12]
 800bc94:	0719      	lsls	r1, r3, #28
 800bc96:	d51d      	bpl.n	800bcd4 <_puts_r+0x78>
 800bc98:	6923      	ldr	r3, [r4, #16]
 800bc9a:	b1db      	cbz	r3, 800bcd4 <_puts_r+0x78>
 800bc9c:	3e01      	subs	r6, #1
 800bc9e:	68a3      	ldr	r3, [r4, #8]
 800bca0:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800bca4:	3b01      	subs	r3, #1
 800bca6:	60a3      	str	r3, [r4, #8]
 800bca8:	bb39      	cbnz	r1, 800bcfa <_puts_r+0x9e>
 800bcaa:	2b00      	cmp	r3, #0
 800bcac:	da38      	bge.n	800bd20 <_puts_r+0xc4>
 800bcae:	4622      	mov	r2, r4
 800bcb0:	210a      	movs	r1, #10
 800bcb2:	4628      	mov	r0, r5
 800bcb4:	f000 f89c 	bl	800bdf0 <__swbuf_r>
 800bcb8:	3001      	adds	r0, #1
 800bcba:	d011      	beq.n	800bce0 <_puts_r+0x84>
 800bcbc:	250a      	movs	r5, #10
 800bcbe:	e011      	b.n	800bce4 <_puts_r+0x88>
 800bcc0:	4b1b      	ldr	r3, [pc, #108]	; (800bd30 <_puts_r+0xd4>)
 800bcc2:	429c      	cmp	r4, r3
 800bcc4:	d101      	bne.n	800bcca <_puts_r+0x6e>
 800bcc6:	68ac      	ldr	r4, [r5, #8]
 800bcc8:	e7da      	b.n	800bc80 <_puts_r+0x24>
 800bcca:	4b1a      	ldr	r3, [pc, #104]	; (800bd34 <_puts_r+0xd8>)
 800bccc:	429c      	cmp	r4, r3
 800bcce:	bf08      	it	eq
 800bcd0:	68ec      	ldreq	r4, [r5, #12]
 800bcd2:	e7d5      	b.n	800bc80 <_puts_r+0x24>
 800bcd4:	4621      	mov	r1, r4
 800bcd6:	4628      	mov	r0, r5
 800bcd8:	f000 f8dc 	bl	800be94 <__swsetup_r>
 800bcdc:	2800      	cmp	r0, #0
 800bcde:	d0dd      	beq.n	800bc9c <_puts_r+0x40>
 800bce0:	f04f 35ff 	mov.w	r5, #4294967295
 800bce4:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800bce6:	07da      	lsls	r2, r3, #31
 800bce8:	d405      	bmi.n	800bcf6 <_puts_r+0x9a>
 800bcea:	89a3      	ldrh	r3, [r4, #12]
 800bcec:	059b      	lsls	r3, r3, #22
 800bcee:	d402      	bmi.n	800bcf6 <_puts_r+0x9a>
 800bcf0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800bcf2:	f001 f975 	bl	800cfe0 <__retarget_lock_release_recursive>
 800bcf6:	4628      	mov	r0, r5
 800bcf8:	bd70      	pop	{r4, r5, r6, pc}
 800bcfa:	2b00      	cmp	r3, #0
 800bcfc:	da04      	bge.n	800bd08 <_puts_r+0xac>
 800bcfe:	69a2      	ldr	r2, [r4, #24]
 800bd00:	429a      	cmp	r2, r3
 800bd02:	dc06      	bgt.n	800bd12 <_puts_r+0xb6>
 800bd04:	290a      	cmp	r1, #10
 800bd06:	d004      	beq.n	800bd12 <_puts_r+0xb6>
 800bd08:	6823      	ldr	r3, [r4, #0]
 800bd0a:	1c5a      	adds	r2, r3, #1
 800bd0c:	6022      	str	r2, [r4, #0]
 800bd0e:	7019      	strb	r1, [r3, #0]
 800bd10:	e7c5      	b.n	800bc9e <_puts_r+0x42>
 800bd12:	4622      	mov	r2, r4
 800bd14:	4628      	mov	r0, r5
 800bd16:	f000 f86b 	bl	800bdf0 <__swbuf_r>
 800bd1a:	3001      	adds	r0, #1
 800bd1c:	d1bf      	bne.n	800bc9e <_puts_r+0x42>
 800bd1e:	e7df      	b.n	800bce0 <_puts_r+0x84>
 800bd20:	6823      	ldr	r3, [r4, #0]
 800bd22:	250a      	movs	r5, #10
 800bd24:	1c5a      	adds	r2, r3, #1
 800bd26:	6022      	str	r2, [r4, #0]
 800bd28:	701d      	strb	r5, [r3, #0]
 800bd2a:	e7db      	b.n	800bce4 <_puts_r+0x88>
 800bd2c:	0800ede8 	.word	0x0800ede8
 800bd30:	0800ee08 	.word	0x0800ee08
 800bd34:	0800edc8 	.word	0x0800edc8

0800bd38 <puts>:
 800bd38:	4b02      	ldr	r3, [pc, #8]	; (800bd44 <puts+0xc>)
 800bd3a:	4601      	mov	r1, r0
 800bd3c:	6818      	ldr	r0, [r3, #0]
 800bd3e:	f7ff bf8d 	b.w	800bc5c <_puts_r>
 800bd42:	bf00      	nop
 800bd44:	20000184 	.word	0x20000184

0800bd48 <_sbrk_r>:
 800bd48:	b538      	push	{r3, r4, r5, lr}
 800bd4a:	4d06      	ldr	r5, [pc, #24]	; (800bd64 <_sbrk_r+0x1c>)
 800bd4c:	2300      	movs	r3, #0
 800bd4e:	4604      	mov	r4, r0
 800bd50:	4608      	mov	r0, r1
 800bd52:	602b      	str	r3, [r5, #0]
 800bd54:	f7f8 fc68 	bl	8004628 <_sbrk>
 800bd58:	1c43      	adds	r3, r0, #1
 800bd5a:	d102      	bne.n	800bd62 <_sbrk_r+0x1a>
 800bd5c:	682b      	ldr	r3, [r5, #0]
 800bd5e:	b103      	cbz	r3, 800bd62 <_sbrk_r+0x1a>
 800bd60:	6023      	str	r3, [r4, #0]
 800bd62:	bd38      	pop	{r3, r4, r5, pc}
 800bd64:	20002a34 	.word	0x20002a34

0800bd68 <_raise_r>:
 800bd68:	291f      	cmp	r1, #31
 800bd6a:	b538      	push	{r3, r4, r5, lr}
 800bd6c:	4604      	mov	r4, r0
 800bd6e:	460d      	mov	r5, r1
 800bd70:	d904      	bls.n	800bd7c <_raise_r+0x14>
 800bd72:	2316      	movs	r3, #22
 800bd74:	6003      	str	r3, [r0, #0]
 800bd76:	f04f 30ff 	mov.w	r0, #4294967295
 800bd7a:	bd38      	pop	{r3, r4, r5, pc}
 800bd7c:	6c42      	ldr	r2, [r0, #68]	; 0x44
 800bd7e:	b112      	cbz	r2, 800bd86 <_raise_r+0x1e>
 800bd80:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800bd84:	b94b      	cbnz	r3, 800bd9a <_raise_r+0x32>
 800bd86:	4620      	mov	r0, r4
 800bd88:	f000 f830 	bl	800bdec <_getpid_r>
 800bd8c:	462a      	mov	r2, r5
 800bd8e:	4601      	mov	r1, r0
 800bd90:	4620      	mov	r0, r4
 800bd92:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800bd96:	f000 b817 	b.w	800bdc8 <_kill_r>
 800bd9a:	2b01      	cmp	r3, #1
 800bd9c:	d00a      	beq.n	800bdb4 <_raise_r+0x4c>
 800bd9e:	1c59      	adds	r1, r3, #1
 800bda0:	d103      	bne.n	800bdaa <_raise_r+0x42>
 800bda2:	2316      	movs	r3, #22
 800bda4:	6003      	str	r3, [r0, #0]
 800bda6:	2001      	movs	r0, #1
 800bda8:	e7e7      	b.n	800bd7a <_raise_r+0x12>
 800bdaa:	2400      	movs	r4, #0
 800bdac:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 800bdb0:	4628      	mov	r0, r5
 800bdb2:	4798      	blx	r3
 800bdb4:	2000      	movs	r0, #0
 800bdb6:	e7e0      	b.n	800bd7a <_raise_r+0x12>

0800bdb8 <raise>:
 800bdb8:	4b02      	ldr	r3, [pc, #8]	; (800bdc4 <raise+0xc>)
 800bdba:	4601      	mov	r1, r0
 800bdbc:	6818      	ldr	r0, [r3, #0]
 800bdbe:	f7ff bfd3 	b.w	800bd68 <_raise_r>
 800bdc2:	bf00      	nop
 800bdc4:	20000184 	.word	0x20000184

0800bdc8 <_kill_r>:
 800bdc8:	b538      	push	{r3, r4, r5, lr}
 800bdca:	4d07      	ldr	r5, [pc, #28]	; (800bde8 <_kill_r+0x20>)
 800bdcc:	2300      	movs	r3, #0
 800bdce:	4604      	mov	r4, r0
 800bdd0:	4608      	mov	r0, r1
 800bdd2:	4611      	mov	r1, r2
 800bdd4:	602b      	str	r3, [r5, #0]
 800bdd6:	f7f8 fbe5 	bl	80045a4 <_kill>
 800bdda:	1c43      	adds	r3, r0, #1
 800bddc:	d102      	bne.n	800bde4 <_kill_r+0x1c>
 800bdde:	682b      	ldr	r3, [r5, #0]
 800bde0:	b103      	cbz	r3, 800bde4 <_kill_r+0x1c>
 800bde2:	6023      	str	r3, [r4, #0]
 800bde4:	bd38      	pop	{r3, r4, r5, pc}
 800bde6:	bf00      	nop
 800bde8:	20002a34 	.word	0x20002a34

0800bdec <_getpid_r>:
 800bdec:	f7f8 bbd8 	b.w	80045a0 <_getpid>

0800bdf0 <__swbuf_r>:
 800bdf0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800bdf2:	460e      	mov	r6, r1
 800bdf4:	4614      	mov	r4, r2
 800bdf6:	4605      	mov	r5, r0
 800bdf8:	b118      	cbz	r0, 800be02 <__swbuf_r+0x12>
 800bdfa:	6983      	ldr	r3, [r0, #24]
 800bdfc:	b90b      	cbnz	r3, 800be02 <__swbuf_r+0x12>
 800bdfe:	f001 f84b 	bl	800ce98 <__sinit>
 800be02:	4b21      	ldr	r3, [pc, #132]	; (800be88 <__swbuf_r+0x98>)
 800be04:	429c      	cmp	r4, r3
 800be06:	d12b      	bne.n	800be60 <__swbuf_r+0x70>
 800be08:	686c      	ldr	r4, [r5, #4]
 800be0a:	69a3      	ldr	r3, [r4, #24]
 800be0c:	60a3      	str	r3, [r4, #8]
 800be0e:	89a3      	ldrh	r3, [r4, #12]
 800be10:	071a      	lsls	r2, r3, #28
 800be12:	d52f      	bpl.n	800be74 <__swbuf_r+0x84>
 800be14:	6923      	ldr	r3, [r4, #16]
 800be16:	b36b      	cbz	r3, 800be74 <__swbuf_r+0x84>
 800be18:	6923      	ldr	r3, [r4, #16]
 800be1a:	6820      	ldr	r0, [r4, #0]
 800be1c:	1ac0      	subs	r0, r0, r3
 800be1e:	6963      	ldr	r3, [r4, #20]
 800be20:	b2f6      	uxtb	r6, r6
 800be22:	4283      	cmp	r3, r0
 800be24:	4637      	mov	r7, r6
 800be26:	dc04      	bgt.n	800be32 <__swbuf_r+0x42>
 800be28:	4621      	mov	r1, r4
 800be2a:	4628      	mov	r0, r5
 800be2c:	f000 ffa0 	bl	800cd70 <_fflush_r>
 800be30:	bb30      	cbnz	r0, 800be80 <__swbuf_r+0x90>
 800be32:	68a3      	ldr	r3, [r4, #8]
 800be34:	3b01      	subs	r3, #1
 800be36:	60a3      	str	r3, [r4, #8]
 800be38:	6823      	ldr	r3, [r4, #0]
 800be3a:	1c5a      	adds	r2, r3, #1
 800be3c:	6022      	str	r2, [r4, #0]
 800be3e:	701e      	strb	r6, [r3, #0]
 800be40:	6963      	ldr	r3, [r4, #20]
 800be42:	3001      	adds	r0, #1
 800be44:	4283      	cmp	r3, r0
 800be46:	d004      	beq.n	800be52 <__swbuf_r+0x62>
 800be48:	89a3      	ldrh	r3, [r4, #12]
 800be4a:	07db      	lsls	r3, r3, #31
 800be4c:	d506      	bpl.n	800be5c <__swbuf_r+0x6c>
 800be4e:	2e0a      	cmp	r6, #10
 800be50:	d104      	bne.n	800be5c <__swbuf_r+0x6c>
 800be52:	4621      	mov	r1, r4
 800be54:	4628      	mov	r0, r5
 800be56:	f000 ff8b 	bl	800cd70 <_fflush_r>
 800be5a:	b988      	cbnz	r0, 800be80 <__swbuf_r+0x90>
 800be5c:	4638      	mov	r0, r7
 800be5e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800be60:	4b0a      	ldr	r3, [pc, #40]	; (800be8c <__swbuf_r+0x9c>)
 800be62:	429c      	cmp	r4, r3
 800be64:	d101      	bne.n	800be6a <__swbuf_r+0x7a>
 800be66:	68ac      	ldr	r4, [r5, #8]
 800be68:	e7cf      	b.n	800be0a <__swbuf_r+0x1a>
 800be6a:	4b09      	ldr	r3, [pc, #36]	; (800be90 <__swbuf_r+0xa0>)
 800be6c:	429c      	cmp	r4, r3
 800be6e:	bf08      	it	eq
 800be70:	68ec      	ldreq	r4, [r5, #12]
 800be72:	e7ca      	b.n	800be0a <__swbuf_r+0x1a>
 800be74:	4621      	mov	r1, r4
 800be76:	4628      	mov	r0, r5
 800be78:	f000 f80c 	bl	800be94 <__swsetup_r>
 800be7c:	2800      	cmp	r0, #0
 800be7e:	d0cb      	beq.n	800be18 <__swbuf_r+0x28>
 800be80:	f04f 37ff 	mov.w	r7, #4294967295
 800be84:	e7ea      	b.n	800be5c <__swbuf_r+0x6c>
 800be86:	bf00      	nop
 800be88:	0800ede8 	.word	0x0800ede8
 800be8c:	0800ee08 	.word	0x0800ee08
 800be90:	0800edc8 	.word	0x0800edc8

0800be94 <__swsetup_r>:
 800be94:	4b32      	ldr	r3, [pc, #200]	; (800bf60 <__swsetup_r+0xcc>)
 800be96:	b570      	push	{r4, r5, r6, lr}
 800be98:	681d      	ldr	r5, [r3, #0]
 800be9a:	4606      	mov	r6, r0
 800be9c:	460c      	mov	r4, r1
 800be9e:	b125      	cbz	r5, 800beaa <__swsetup_r+0x16>
 800bea0:	69ab      	ldr	r3, [r5, #24]
 800bea2:	b913      	cbnz	r3, 800beaa <__swsetup_r+0x16>
 800bea4:	4628      	mov	r0, r5
 800bea6:	f000 fff7 	bl	800ce98 <__sinit>
 800beaa:	4b2e      	ldr	r3, [pc, #184]	; (800bf64 <__swsetup_r+0xd0>)
 800beac:	429c      	cmp	r4, r3
 800beae:	d10f      	bne.n	800bed0 <__swsetup_r+0x3c>
 800beb0:	686c      	ldr	r4, [r5, #4]
 800beb2:	89a3      	ldrh	r3, [r4, #12]
 800beb4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800beb8:	0719      	lsls	r1, r3, #28
 800beba:	d42c      	bmi.n	800bf16 <__swsetup_r+0x82>
 800bebc:	06dd      	lsls	r5, r3, #27
 800bebe:	d411      	bmi.n	800bee4 <__swsetup_r+0x50>
 800bec0:	2309      	movs	r3, #9
 800bec2:	6033      	str	r3, [r6, #0]
 800bec4:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 800bec8:	81a3      	strh	r3, [r4, #12]
 800beca:	f04f 30ff 	mov.w	r0, #4294967295
 800bece:	e03e      	b.n	800bf4e <__swsetup_r+0xba>
 800bed0:	4b25      	ldr	r3, [pc, #148]	; (800bf68 <__swsetup_r+0xd4>)
 800bed2:	429c      	cmp	r4, r3
 800bed4:	d101      	bne.n	800beda <__swsetup_r+0x46>
 800bed6:	68ac      	ldr	r4, [r5, #8]
 800bed8:	e7eb      	b.n	800beb2 <__swsetup_r+0x1e>
 800beda:	4b24      	ldr	r3, [pc, #144]	; (800bf6c <__swsetup_r+0xd8>)
 800bedc:	429c      	cmp	r4, r3
 800bede:	bf08      	it	eq
 800bee0:	68ec      	ldreq	r4, [r5, #12]
 800bee2:	e7e6      	b.n	800beb2 <__swsetup_r+0x1e>
 800bee4:	0758      	lsls	r0, r3, #29
 800bee6:	d512      	bpl.n	800bf0e <__swsetup_r+0x7a>
 800bee8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800beea:	b141      	cbz	r1, 800befe <__swsetup_r+0x6a>
 800beec:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800bef0:	4299      	cmp	r1, r3
 800bef2:	d002      	beq.n	800befa <__swsetup_r+0x66>
 800bef4:	4630      	mov	r0, r6
 800bef6:	f7ff f94f 	bl	800b198 <_free_r>
 800befa:	2300      	movs	r3, #0
 800befc:	6363      	str	r3, [r4, #52]	; 0x34
 800befe:	89a3      	ldrh	r3, [r4, #12]
 800bf00:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 800bf04:	81a3      	strh	r3, [r4, #12]
 800bf06:	2300      	movs	r3, #0
 800bf08:	6063      	str	r3, [r4, #4]
 800bf0a:	6923      	ldr	r3, [r4, #16]
 800bf0c:	6023      	str	r3, [r4, #0]
 800bf0e:	89a3      	ldrh	r3, [r4, #12]
 800bf10:	f043 0308 	orr.w	r3, r3, #8
 800bf14:	81a3      	strh	r3, [r4, #12]
 800bf16:	6923      	ldr	r3, [r4, #16]
 800bf18:	b94b      	cbnz	r3, 800bf2e <__swsetup_r+0x9a>
 800bf1a:	89a3      	ldrh	r3, [r4, #12]
 800bf1c:	f403 7320 	and.w	r3, r3, #640	; 0x280
 800bf20:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800bf24:	d003      	beq.n	800bf2e <__swsetup_r+0x9a>
 800bf26:	4621      	mov	r1, r4
 800bf28:	4630      	mov	r0, r6
 800bf2a:	f001 f87f 	bl	800d02c <__smakebuf_r>
 800bf2e:	89a0      	ldrh	r0, [r4, #12]
 800bf30:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 800bf34:	f010 0301 	ands.w	r3, r0, #1
 800bf38:	d00a      	beq.n	800bf50 <__swsetup_r+0xbc>
 800bf3a:	2300      	movs	r3, #0
 800bf3c:	60a3      	str	r3, [r4, #8]
 800bf3e:	6963      	ldr	r3, [r4, #20]
 800bf40:	425b      	negs	r3, r3
 800bf42:	61a3      	str	r3, [r4, #24]
 800bf44:	6923      	ldr	r3, [r4, #16]
 800bf46:	b943      	cbnz	r3, 800bf5a <__swsetup_r+0xc6>
 800bf48:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 800bf4c:	d1ba      	bne.n	800bec4 <__swsetup_r+0x30>
 800bf4e:	bd70      	pop	{r4, r5, r6, pc}
 800bf50:	0781      	lsls	r1, r0, #30
 800bf52:	bf58      	it	pl
 800bf54:	6963      	ldrpl	r3, [r4, #20]
 800bf56:	60a3      	str	r3, [r4, #8]
 800bf58:	e7f4      	b.n	800bf44 <__swsetup_r+0xb0>
 800bf5a:	2000      	movs	r0, #0
 800bf5c:	e7f7      	b.n	800bf4e <__swsetup_r+0xba>
 800bf5e:	bf00      	nop
 800bf60:	20000184 	.word	0x20000184
 800bf64:	0800ede8 	.word	0x0800ede8
 800bf68:	0800ee08 	.word	0x0800ee08
 800bf6c:	0800edc8 	.word	0x0800edc8

0800bf70 <quorem>:
 800bf70:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bf74:	6903      	ldr	r3, [r0, #16]
 800bf76:	690c      	ldr	r4, [r1, #16]
 800bf78:	42a3      	cmp	r3, r4
 800bf7a:	4607      	mov	r7, r0
 800bf7c:	f2c0 8081 	blt.w	800c082 <quorem+0x112>
 800bf80:	3c01      	subs	r4, #1
 800bf82:	f101 0814 	add.w	r8, r1, #20
 800bf86:	f100 0514 	add.w	r5, r0, #20
 800bf8a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bf8e:	9301      	str	r3, [sp, #4]
 800bf90:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bf94:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bf98:	3301      	adds	r3, #1
 800bf9a:	429a      	cmp	r2, r3
 800bf9c:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 800bfa0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bfa4:	fbb2 f6f3 	udiv	r6, r2, r3
 800bfa8:	d331      	bcc.n	800c00e <quorem+0x9e>
 800bfaa:	f04f 0e00 	mov.w	lr, #0
 800bfae:	4640      	mov	r0, r8
 800bfb0:	46ac      	mov	ip, r5
 800bfb2:	46f2      	mov	sl, lr
 800bfb4:	f850 2b04 	ldr.w	r2, [r0], #4
 800bfb8:	b293      	uxth	r3, r2
 800bfba:	fb06 e303 	mla	r3, r6, r3, lr
 800bfbe:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 800bfc2:	b29b      	uxth	r3, r3
 800bfc4:	ebaa 0303 	sub.w	r3, sl, r3
 800bfc8:	f8dc a000 	ldr.w	sl, [ip]
 800bfcc:	0c12      	lsrs	r2, r2, #16
 800bfce:	fa13 f38a 	uxtah	r3, r3, sl
 800bfd2:	fb06 e202 	mla	r2, r6, r2, lr
 800bfd6:	9300      	str	r3, [sp, #0]
 800bfd8:	9b00      	ldr	r3, [sp, #0]
 800bfda:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800bfde:	b292      	uxth	r2, r2
 800bfe0:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 800bfe4:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800bfe8:	f8bd 3000 	ldrh.w	r3, [sp]
 800bfec:	4581      	cmp	r9, r0
 800bfee:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bff2:	f84c 3b04 	str.w	r3, [ip], #4
 800bff6:	ea4f 4a22 	mov.w	sl, r2, asr #16
 800bffa:	d2db      	bcs.n	800bfb4 <quorem+0x44>
 800bffc:	f855 300b 	ldr.w	r3, [r5, fp]
 800c000:	b92b      	cbnz	r3, 800c00e <quorem+0x9e>
 800c002:	9b01      	ldr	r3, [sp, #4]
 800c004:	3b04      	subs	r3, #4
 800c006:	429d      	cmp	r5, r3
 800c008:	461a      	mov	r2, r3
 800c00a:	d32e      	bcc.n	800c06a <quorem+0xfa>
 800c00c:	613c      	str	r4, [r7, #16]
 800c00e:	4638      	mov	r0, r7
 800c010:	f001 fada 	bl	800d5c8 <__mcmp>
 800c014:	2800      	cmp	r0, #0
 800c016:	db24      	blt.n	800c062 <quorem+0xf2>
 800c018:	3601      	adds	r6, #1
 800c01a:	4628      	mov	r0, r5
 800c01c:	f04f 0c00 	mov.w	ip, #0
 800c020:	f858 2b04 	ldr.w	r2, [r8], #4
 800c024:	f8d0 e000 	ldr.w	lr, [r0]
 800c028:	b293      	uxth	r3, r2
 800c02a:	ebac 0303 	sub.w	r3, ip, r3
 800c02e:	0c12      	lsrs	r2, r2, #16
 800c030:	fa13 f38e 	uxtah	r3, r3, lr
 800c034:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 800c038:	eb02 4223 	add.w	r2, r2, r3, asr #16
 800c03c:	b29b      	uxth	r3, r3
 800c03e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800c042:	45c1      	cmp	r9, r8
 800c044:	f840 3b04 	str.w	r3, [r0], #4
 800c048:	ea4f 4c22 	mov.w	ip, r2, asr #16
 800c04c:	d2e8      	bcs.n	800c020 <quorem+0xb0>
 800c04e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800c052:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800c056:	b922      	cbnz	r2, 800c062 <quorem+0xf2>
 800c058:	3b04      	subs	r3, #4
 800c05a:	429d      	cmp	r5, r3
 800c05c:	461a      	mov	r2, r3
 800c05e:	d30a      	bcc.n	800c076 <quorem+0x106>
 800c060:	613c      	str	r4, [r7, #16]
 800c062:	4630      	mov	r0, r6
 800c064:	b003      	add	sp, #12
 800c066:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c06a:	6812      	ldr	r2, [r2, #0]
 800c06c:	3b04      	subs	r3, #4
 800c06e:	2a00      	cmp	r2, #0
 800c070:	d1cc      	bne.n	800c00c <quorem+0x9c>
 800c072:	3c01      	subs	r4, #1
 800c074:	e7c7      	b.n	800c006 <quorem+0x96>
 800c076:	6812      	ldr	r2, [r2, #0]
 800c078:	3b04      	subs	r3, #4
 800c07a:	2a00      	cmp	r2, #0
 800c07c:	d1f0      	bne.n	800c060 <quorem+0xf0>
 800c07e:	3c01      	subs	r4, #1
 800c080:	e7eb      	b.n	800c05a <quorem+0xea>
 800c082:	2000      	movs	r0, #0
 800c084:	e7ee      	b.n	800c064 <quorem+0xf4>
	...

0800c088 <_dtoa_r>:
 800c088:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c08c:	ed2d 8b04 	vpush	{d8-d9}
 800c090:	ec57 6b10 	vmov	r6, r7, d0
 800c094:	b093      	sub	sp, #76	; 0x4c
 800c096:	6a45      	ldr	r5, [r0, #36]	; 0x24
 800c098:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 800c09c:	9106      	str	r1, [sp, #24]
 800c09e:	ee10 aa10 	vmov	sl, s0
 800c0a2:	4604      	mov	r4, r0
 800c0a4:	9209      	str	r2, [sp, #36]	; 0x24
 800c0a6:	930c      	str	r3, [sp, #48]	; 0x30
 800c0a8:	46bb      	mov	fp, r7
 800c0aa:	b975      	cbnz	r5, 800c0ca <_dtoa_r+0x42>
 800c0ac:	2010      	movs	r0, #16
 800c0ae:	f7ff f845 	bl	800b13c <malloc>
 800c0b2:	4602      	mov	r2, r0
 800c0b4:	6260      	str	r0, [r4, #36]	; 0x24
 800c0b6:	b920      	cbnz	r0, 800c0c2 <_dtoa_r+0x3a>
 800c0b8:	4ba7      	ldr	r3, [pc, #668]	; (800c358 <_dtoa_r+0x2d0>)
 800c0ba:	21ea      	movs	r1, #234	; 0xea
 800c0bc:	48a7      	ldr	r0, [pc, #668]	; (800c35c <_dtoa_r+0x2d4>)
 800c0be:	f001 fd4b 	bl	800db58 <__assert_func>
 800c0c2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 800c0c6:	6005      	str	r5, [r0, #0]
 800c0c8:	60c5      	str	r5, [r0, #12]
 800c0ca:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0cc:	6819      	ldr	r1, [r3, #0]
 800c0ce:	b151      	cbz	r1, 800c0e6 <_dtoa_r+0x5e>
 800c0d0:	685a      	ldr	r2, [r3, #4]
 800c0d2:	604a      	str	r2, [r1, #4]
 800c0d4:	2301      	movs	r3, #1
 800c0d6:	4093      	lsls	r3, r2
 800c0d8:	608b      	str	r3, [r1, #8]
 800c0da:	4620      	mov	r0, r4
 800c0dc:	f001 f832 	bl	800d144 <_Bfree>
 800c0e0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c0e2:	2200      	movs	r2, #0
 800c0e4:	601a      	str	r2, [r3, #0]
 800c0e6:	1e3b      	subs	r3, r7, #0
 800c0e8:	bfaa      	itet	ge
 800c0ea:	2300      	movge	r3, #0
 800c0ec:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 800c0f0:	f8c8 3000 	strge.w	r3, [r8]
 800c0f4:	4b9a      	ldr	r3, [pc, #616]	; (800c360 <_dtoa_r+0x2d8>)
 800c0f6:	bfbc      	itt	lt
 800c0f8:	2201      	movlt	r2, #1
 800c0fa:	f8c8 2000 	strlt.w	r2, [r8]
 800c0fe:	ea33 030b 	bics.w	r3, r3, fp
 800c102:	d11b      	bne.n	800c13c <_dtoa_r+0xb4>
 800c104:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c106:	f242 730f 	movw	r3, #9999	; 0x270f
 800c10a:	6013      	str	r3, [r2, #0]
 800c10c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c110:	4333      	orrs	r3, r6
 800c112:	f000 8592 	beq.w	800cc3a <_dtoa_r+0xbb2>
 800c116:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c118:	b963      	cbnz	r3, 800c134 <_dtoa_r+0xac>
 800c11a:	4b92      	ldr	r3, [pc, #584]	; (800c364 <_dtoa_r+0x2dc>)
 800c11c:	e022      	b.n	800c164 <_dtoa_r+0xdc>
 800c11e:	4b92      	ldr	r3, [pc, #584]	; (800c368 <_dtoa_r+0x2e0>)
 800c120:	9301      	str	r3, [sp, #4]
 800c122:	3308      	adds	r3, #8
 800c124:	9a21      	ldr	r2, [sp, #132]	; 0x84
 800c126:	6013      	str	r3, [r2, #0]
 800c128:	9801      	ldr	r0, [sp, #4]
 800c12a:	b013      	add	sp, #76	; 0x4c
 800c12c:	ecbd 8b04 	vpop	{d8-d9}
 800c130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c134:	4b8b      	ldr	r3, [pc, #556]	; (800c364 <_dtoa_r+0x2dc>)
 800c136:	9301      	str	r3, [sp, #4]
 800c138:	3303      	adds	r3, #3
 800c13a:	e7f3      	b.n	800c124 <_dtoa_r+0x9c>
 800c13c:	2200      	movs	r2, #0
 800c13e:	2300      	movs	r3, #0
 800c140:	4650      	mov	r0, sl
 800c142:	4659      	mov	r1, fp
 800c144:	f7f4 fce8 	bl	8000b18 <__aeabi_dcmpeq>
 800c148:	ec4b ab19 	vmov	d9, sl, fp
 800c14c:	4680      	mov	r8, r0
 800c14e:	b158      	cbz	r0, 800c168 <_dtoa_r+0xe0>
 800c150:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 800c152:	2301      	movs	r3, #1
 800c154:	6013      	str	r3, [r2, #0]
 800c156:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c158:	2b00      	cmp	r3, #0
 800c15a:	f000 856b 	beq.w	800cc34 <_dtoa_r+0xbac>
 800c15e:	4883      	ldr	r0, [pc, #524]	; (800c36c <_dtoa_r+0x2e4>)
 800c160:	6018      	str	r0, [r3, #0]
 800c162:	1e43      	subs	r3, r0, #1
 800c164:	9301      	str	r3, [sp, #4]
 800c166:	e7df      	b.n	800c128 <_dtoa_r+0xa0>
 800c168:	ec4b ab10 	vmov	d0, sl, fp
 800c16c:	aa10      	add	r2, sp, #64	; 0x40
 800c16e:	a911      	add	r1, sp, #68	; 0x44
 800c170:	4620      	mov	r0, r4
 800c172:	f001 facf 	bl	800d714 <__d2b>
 800c176:	f3cb 550a 	ubfx	r5, fp, #20, #11
 800c17a:	ee08 0a10 	vmov	s16, r0
 800c17e:	2d00      	cmp	r5, #0
 800c180:	f000 8084 	beq.w	800c28c <_dtoa_r+0x204>
 800c184:	ee19 3a90 	vmov	r3, s19
 800c188:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c18c:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 800c190:	4656      	mov	r6, sl
 800c192:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 800c196:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 800c19a:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 800c19e:	4b74      	ldr	r3, [pc, #464]	; (800c370 <_dtoa_r+0x2e8>)
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	4630      	mov	r0, r6
 800c1a4:	4639      	mov	r1, r7
 800c1a6:	f7f4 f897 	bl	80002d8 <__aeabi_dsub>
 800c1aa:	a365      	add	r3, pc, #404	; (adr r3, 800c340 <_dtoa_r+0x2b8>)
 800c1ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1b0:	f7f4 fa4a 	bl	8000648 <__aeabi_dmul>
 800c1b4:	a364      	add	r3, pc, #400	; (adr r3, 800c348 <_dtoa_r+0x2c0>)
 800c1b6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ba:	f7f4 f88f 	bl	80002dc <__adddf3>
 800c1be:	4606      	mov	r6, r0
 800c1c0:	4628      	mov	r0, r5
 800c1c2:	460f      	mov	r7, r1
 800c1c4:	f7f4 f9d6 	bl	8000574 <__aeabi_i2d>
 800c1c8:	a361      	add	r3, pc, #388	; (adr r3, 800c350 <_dtoa_r+0x2c8>)
 800c1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c1ce:	f7f4 fa3b 	bl	8000648 <__aeabi_dmul>
 800c1d2:	4602      	mov	r2, r0
 800c1d4:	460b      	mov	r3, r1
 800c1d6:	4630      	mov	r0, r6
 800c1d8:	4639      	mov	r1, r7
 800c1da:	f7f4 f87f 	bl	80002dc <__adddf3>
 800c1de:	4606      	mov	r6, r0
 800c1e0:	460f      	mov	r7, r1
 800c1e2:	f7f4 fce1 	bl	8000ba8 <__aeabi_d2iz>
 800c1e6:	2200      	movs	r2, #0
 800c1e8:	9000      	str	r0, [sp, #0]
 800c1ea:	2300      	movs	r3, #0
 800c1ec:	4630      	mov	r0, r6
 800c1ee:	4639      	mov	r1, r7
 800c1f0:	f7f4 fc9c 	bl	8000b2c <__aeabi_dcmplt>
 800c1f4:	b150      	cbz	r0, 800c20c <_dtoa_r+0x184>
 800c1f6:	9800      	ldr	r0, [sp, #0]
 800c1f8:	f7f4 f9bc 	bl	8000574 <__aeabi_i2d>
 800c1fc:	4632      	mov	r2, r6
 800c1fe:	463b      	mov	r3, r7
 800c200:	f7f4 fc8a 	bl	8000b18 <__aeabi_dcmpeq>
 800c204:	b910      	cbnz	r0, 800c20c <_dtoa_r+0x184>
 800c206:	9b00      	ldr	r3, [sp, #0]
 800c208:	3b01      	subs	r3, #1
 800c20a:	9300      	str	r3, [sp, #0]
 800c20c:	9b00      	ldr	r3, [sp, #0]
 800c20e:	2b16      	cmp	r3, #22
 800c210:	d85a      	bhi.n	800c2c8 <_dtoa_r+0x240>
 800c212:	9a00      	ldr	r2, [sp, #0]
 800c214:	4b57      	ldr	r3, [pc, #348]	; (800c374 <_dtoa_r+0x2ec>)
 800c216:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c21a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c21e:	ec51 0b19 	vmov	r0, r1, d9
 800c222:	f7f4 fc83 	bl	8000b2c <__aeabi_dcmplt>
 800c226:	2800      	cmp	r0, #0
 800c228:	d050      	beq.n	800c2cc <_dtoa_r+0x244>
 800c22a:	9b00      	ldr	r3, [sp, #0]
 800c22c:	3b01      	subs	r3, #1
 800c22e:	9300      	str	r3, [sp, #0]
 800c230:	2300      	movs	r3, #0
 800c232:	930b      	str	r3, [sp, #44]	; 0x2c
 800c234:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c236:	1b5d      	subs	r5, r3, r5
 800c238:	1e6b      	subs	r3, r5, #1
 800c23a:	9305      	str	r3, [sp, #20]
 800c23c:	bf45      	ittet	mi
 800c23e:	f1c5 0301 	rsbmi	r3, r5, #1
 800c242:	9304      	strmi	r3, [sp, #16]
 800c244:	2300      	movpl	r3, #0
 800c246:	2300      	movmi	r3, #0
 800c248:	bf4c      	ite	mi
 800c24a:	9305      	strmi	r3, [sp, #20]
 800c24c:	9304      	strpl	r3, [sp, #16]
 800c24e:	9b00      	ldr	r3, [sp, #0]
 800c250:	2b00      	cmp	r3, #0
 800c252:	db3d      	blt.n	800c2d0 <_dtoa_r+0x248>
 800c254:	9b05      	ldr	r3, [sp, #20]
 800c256:	9a00      	ldr	r2, [sp, #0]
 800c258:	920a      	str	r2, [sp, #40]	; 0x28
 800c25a:	4413      	add	r3, r2
 800c25c:	9305      	str	r3, [sp, #20]
 800c25e:	2300      	movs	r3, #0
 800c260:	9307      	str	r3, [sp, #28]
 800c262:	9b06      	ldr	r3, [sp, #24]
 800c264:	2b09      	cmp	r3, #9
 800c266:	f200 8089 	bhi.w	800c37c <_dtoa_r+0x2f4>
 800c26a:	2b05      	cmp	r3, #5
 800c26c:	bfc4      	itt	gt
 800c26e:	3b04      	subgt	r3, #4
 800c270:	9306      	strgt	r3, [sp, #24]
 800c272:	9b06      	ldr	r3, [sp, #24]
 800c274:	f1a3 0302 	sub.w	r3, r3, #2
 800c278:	bfcc      	ite	gt
 800c27a:	2500      	movgt	r5, #0
 800c27c:	2501      	movle	r5, #1
 800c27e:	2b03      	cmp	r3, #3
 800c280:	f200 8087 	bhi.w	800c392 <_dtoa_r+0x30a>
 800c284:	e8df f003 	tbb	[pc, r3]
 800c288:	59383a2d 	.word	0x59383a2d
 800c28c:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 800c290:	441d      	add	r5, r3
 800c292:	f205 4332 	addw	r3, r5, #1074	; 0x432
 800c296:	2b20      	cmp	r3, #32
 800c298:	bfc1      	itttt	gt
 800c29a:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 800c29e:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 800c2a2:	fa0b f303 	lslgt.w	r3, fp, r3
 800c2a6:	fa26 f000 	lsrgt.w	r0, r6, r0
 800c2aa:	bfda      	itte	le
 800c2ac:	f1c3 0320 	rsble	r3, r3, #32
 800c2b0:	fa06 f003 	lslle.w	r0, r6, r3
 800c2b4:	4318      	orrgt	r0, r3
 800c2b6:	f7f4 f94d 	bl	8000554 <__aeabi_ui2d>
 800c2ba:	2301      	movs	r3, #1
 800c2bc:	4606      	mov	r6, r0
 800c2be:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 800c2c2:	3d01      	subs	r5, #1
 800c2c4:	930e      	str	r3, [sp, #56]	; 0x38
 800c2c6:	e76a      	b.n	800c19e <_dtoa_r+0x116>
 800c2c8:	2301      	movs	r3, #1
 800c2ca:	e7b2      	b.n	800c232 <_dtoa_r+0x1aa>
 800c2cc:	900b      	str	r0, [sp, #44]	; 0x2c
 800c2ce:	e7b1      	b.n	800c234 <_dtoa_r+0x1ac>
 800c2d0:	9b04      	ldr	r3, [sp, #16]
 800c2d2:	9a00      	ldr	r2, [sp, #0]
 800c2d4:	1a9b      	subs	r3, r3, r2
 800c2d6:	9304      	str	r3, [sp, #16]
 800c2d8:	4253      	negs	r3, r2
 800c2da:	9307      	str	r3, [sp, #28]
 800c2dc:	2300      	movs	r3, #0
 800c2de:	930a      	str	r3, [sp, #40]	; 0x28
 800c2e0:	e7bf      	b.n	800c262 <_dtoa_r+0x1da>
 800c2e2:	2300      	movs	r3, #0
 800c2e4:	9308      	str	r3, [sp, #32]
 800c2e6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c2e8:	2b00      	cmp	r3, #0
 800c2ea:	dc55      	bgt.n	800c398 <_dtoa_r+0x310>
 800c2ec:	2301      	movs	r3, #1
 800c2ee:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c2f2:	461a      	mov	r2, r3
 800c2f4:	9209      	str	r2, [sp, #36]	; 0x24
 800c2f6:	e00c      	b.n	800c312 <_dtoa_r+0x28a>
 800c2f8:	2301      	movs	r3, #1
 800c2fa:	e7f3      	b.n	800c2e4 <_dtoa_r+0x25c>
 800c2fc:	2300      	movs	r3, #0
 800c2fe:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800c300:	9308      	str	r3, [sp, #32]
 800c302:	9b00      	ldr	r3, [sp, #0]
 800c304:	4413      	add	r3, r2
 800c306:	9302      	str	r3, [sp, #8]
 800c308:	3301      	adds	r3, #1
 800c30a:	2b01      	cmp	r3, #1
 800c30c:	9303      	str	r3, [sp, #12]
 800c30e:	bfb8      	it	lt
 800c310:	2301      	movlt	r3, #1
 800c312:	6a60      	ldr	r0, [r4, #36]	; 0x24
 800c314:	2200      	movs	r2, #0
 800c316:	6042      	str	r2, [r0, #4]
 800c318:	2204      	movs	r2, #4
 800c31a:	f102 0614 	add.w	r6, r2, #20
 800c31e:	429e      	cmp	r6, r3
 800c320:	6841      	ldr	r1, [r0, #4]
 800c322:	d93d      	bls.n	800c3a0 <_dtoa_r+0x318>
 800c324:	4620      	mov	r0, r4
 800c326:	f000 fecd 	bl	800d0c4 <_Balloc>
 800c32a:	9001      	str	r0, [sp, #4]
 800c32c:	2800      	cmp	r0, #0
 800c32e:	d13b      	bne.n	800c3a8 <_dtoa_r+0x320>
 800c330:	4b11      	ldr	r3, [pc, #68]	; (800c378 <_dtoa_r+0x2f0>)
 800c332:	4602      	mov	r2, r0
 800c334:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 800c338:	e6c0      	b.n	800c0bc <_dtoa_r+0x34>
 800c33a:	2301      	movs	r3, #1
 800c33c:	e7df      	b.n	800c2fe <_dtoa_r+0x276>
 800c33e:	bf00      	nop
 800c340:	636f4361 	.word	0x636f4361
 800c344:	3fd287a7 	.word	0x3fd287a7
 800c348:	8b60c8b3 	.word	0x8b60c8b3
 800c34c:	3fc68a28 	.word	0x3fc68a28
 800c350:	509f79fb 	.word	0x509f79fb
 800c354:	3fd34413 	.word	0x3fd34413
 800c358:	0800ed45 	.word	0x0800ed45
 800c35c:	0800ed5c 	.word	0x0800ed5c
 800c360:	7ff00000 	.word	0x7ff00000
 800c364:	0800ed41 	.word	0x0800ed41
 800c368:	0800ed38 	.word	0x0800ed38
 800c36c:	0800ed15 	.word	0x0800ed15
 800c370:	3ff80000 	.word	0x3ff80000
 800c374:	0800eeb0 	.word	0x0800eeb0
 800c378:	0800edb7 	.word	0x0800edb7
 800c37c:	2501      	movs	r5, #1
 800c37e:	2300      	movs	r3, #0
 800c380:	9306      	str	r3, [sp, #24]
 800c382:	9508      	str	r5, [sp, #32]
 800c384:	f04f 33ff 	mov.w	r3, #4294967295
 800c388:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c38c:	2200      	movs	r2, #0
 800c38e:	2312      	movs	r3, #18
 800c390:	e7b0      	b.n	800c2f4 <_dtoa_r+0x26c>
 800c392:	2301      	movs	r3, #1
 800c394:	9308      	str	r3, [sp, #32]
 800c396:	e7f5      	b.n	800c384 <_dtoa_r+0x2fc>
 800c398:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c39a:	e9cd 3302 	strd	r3, r3, [sp, #8]
 800c39e:	e7b8      	b.n	800c312 <_dtoa_r+0x28a>
 800c3a0:	3101      	adds	r1, #1
 800c3a2:	6041      	str	r1, [r0, #4]
 800c3a4:	0052      	lsls	r2, r2, #1
 800c3a6:	e7b8      	b.n	800c31a <_dtoa_r+0x292>
 800c3a8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800c3aa:	9a01      	ldr	r2, [sp, #4]
 800c3ac:	601a      	str	r2, [r3, #0]
 800c3ae:	9b03      	ldr	r3, [sp, #12]
 800c3b0:	2b0e      	cmp	r3, #14
 800c3b2:	f200 809d 	bhi.w	800c4f0 <_dtoa_r+0x468>
 800c3b6:	2d00      	cmp	r5, #0
 800c3b8:	f000 809a 	beq.w	800c4f0 <_dtoa_r+0x468>
 800c3bc:	9b00      	ldr	r3, [sp, #0]
 800c3be:	2b00      	cmp	r3, #0
 800c3c0:	dd32      	ble.n	800c428 <_dtoa_r+0x3a0>
 800c3c2:	4ab7      	ldr	r2, [pc, #732]	; (800c6a0 <_dtoa_r+0x618>)
 800c3c4:	f003 030f 	and.w	r3, r3, #15
 800c3c8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 800c3cc:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c3d0:	9b00      	ldr	r3, [sp, #0]
 800c3d2:	05d8      	lsls	r0, r3, #23
 800c3d4:	ea4f 1723 	mov.w	r7, r3, asr #4
 800c3d8:	d516      	bpl.n	800c408 <_dtoa_r+0x380>
 800c3da:	4bb2      	ldr	r3, [pc, #712]	; (800c6a4 <_dtoa_r+0x61c>)
 800c3dc:	ec51 0b19 	vmov	r0, r1, d9
 800c3e0:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c3e4:	f7f4 fa5a 	bl	800089c <__aeabi_ddiv>
 800c3e8:	f007 070f 	and.w	r7, r7, #15
 800c3ec:	4682      	mov	sl, r0
 800c3ee:	468b      	mov	fp, r1
 800c3f0:	2503      	movs	r5, #3
 800c3f2:	4eac      	ldr	r6, [pc, #688]	; (800c6a4 <_dtoa_r+0x61c>)
 800c3f4:	b957      	cbnz	r7, 800c40c <_dtoa_r+0x384>
 800c3f6:	4642      	mov	r2, r8
 800c3f8:	464b      	mov	r3, r9
 800c3fa:	4650      	mov	r0, sl
 800c3fc:	4659      	mov	r1, fp
 800c3fe:	f7f4 fa4d 	bl	800089c <__aeabi_ddiv>
 800c402:	4682      	mov	sl, r0
 800c404:	468b      	mov	fp, r1
 800c406:	e028      	b.n	800c45a <_dtoa_r+0x3d2>
 800c408:	2502      	movs	r5, #2
 800c40a:	e7f2      	b.n	800c3f2 <_dtoa_r+0x36a>
 800c40c:	07f9      	lsls	r1, r7, #31
 800c40e:	d508      	bpl.n	800c422 <_dtoa_r+0x39a>
 800c410:	4640      	mov	r0, r8
 800c412:	4649      	mov	r1, r9
 800c414:	e9d6 2300 	ldrd	r2, r3, [r6]
 800c418:	f7f4 f916 	bl	8000648 <__aeabi_dmul>
 800c41c:	3501      	adds	r5, #1
 800c41e:	4680      	mov	r8, r0
 800c420:	4689      	mov	r9, r1
 800c422:	107f      	asrs	r7, r7, #1
 800c424:	3608      	adds	r6, #8
 800c426:	e7e5      	b.n	800c3f4 <_dtoa_r+0x36c>
 800c428:	f000 809b 	beq.w	800c562 <_dtoa_r+0x4da>
 800c42c:	9b00      	ldr	r3, [sp, #0]
 800c42e:	4f9d      	ldr	r7, [pc, #628]	; (800c6a4 <_dtoa_r+0x61c>)
 800c430:	425e      	negs	r6, r3
 800c432:	4b9b      	ldr	r3, [pc, #620]	; (800c6a0 <_dtoa_r+0x618>)
 800c434:	f006 020f 	and.w	r2, r6, #15
 800c438:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c43c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c440:	ec51 0b19 	vmov	r0, r1, d9
 800c444:	f7f4 f900 	bl	8000648 <__aeabi_dmul>
 800c448:	1136      	asrs	r6, r6, #4
 800c44a:	4682      	mov	sl, r0
 800c44c:	468b      	mov	fp, r1
 800c44e:	2300      	movs	r3, #0
 800c450:	2502      	movs	r5, #2
 800c452:	2e00      	cmp	r6, #0
 800c454:	d17a      	bne.n	800c54c <_dtoa_r+0x4c4>
 800c456:	2b00      	cmp	r3, #0
 800c458:	d1d3      	bne.n	800c402 <_dtoa_r+0x37a>
 800c45a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c45c:	2b00      	cmp	r3, #0
 800c45e:	f000 8082 	beq.w	800c566 <_dtoa_r+0x4de>
 800c462:	4b91      	ldr	r3, [pc, #580]	; (800c6a8 <_dtoa_r+0x620>)
 800c464:	2200      	movs	r2, #0
 800c466:	4650      	mov	r0, sl
 800c468:	4659      	mov	r1, fp
 800c46a:	f7f4 fb5f 	bl	8000b2c <__aeabi_dcmplt>
 800c46e:	2800      	cmp	r0, #0
 800c470:	d079      	beq.n	800c566 <_dtoa_r+0x4de>
 800c472:	9b03      	ldr	r3, [sp, #12]
 800c474:	2b00      	cmp	r3, #0
 800c476:	d076      	beq.n	800c566 <_dtoa_r+0x4de>
 800c478:	9b02      	ldr	r3, [sp, #8]
 800c47a:	2b00      	cmp	r3, #0
 800c47c:	dd36      	ble.n	800c4ec <_dtoa_r+0x464>
 800c47e:	9b00      	ldr	r3, [sp, #0]
 800c480:	4650      	mov	r0, sl
 800c482:	4659      	mov	r1, fp
 800c484:	1e5f      	subs	r7, r3, #1
 800c486:	2200      	movs	r2, #0
 800c488:	4b88      	ldr	r3, [pc, #544]	; (800c6ac <_dtoa_r+0x624>)
 800c48a:	f7f4 f8dd 	bl	8000648 <__aeabi_dmul>
 800c48e:	9e02      	ldr	r6, [sp, #8]
 800c490:	4682      	mov	sl, r0
 800c492:	468b      	mov	fp, r1
 800c494:	3501      	adds	r5, #1
 800c496:	4628      	mov	r0, r5
 800c498:	f7f4 f86c 	bl	8000574 <__aeabi_i2d>
 800c49c:	4652      	mov	r2, sl
 800c49e:	465b      	mov	r3, fp
 800c4a0:	f7f4 f8d2 	bl	8000648 <__aeabi_dmul>
 800c4a4:	4b82      	ldr	r3, [pc, #520]	; (800c6b0 <_dtoa_r+0x628>)
 800c4a6:	2200      	movs	r2, #0
 800c4a8:	f7f3 ff18 	bl	80002dc <__adddf3>
 800c4ac:	46d0      	mov	r8, sl
 800c4ae:	46d9      	mov	r9, fp
 800c4b0:	4682      	mov	sl, r0
 800c4b2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 800c4b6:	2e00      	cmp	r6, #0
 800c4b8:	d158      	bne.n	800c56c <_dtoa_r+0x4e4>
 800c4ba:	4b7e      	ldr	r3, [pc, #504]	; (800c6b4 <_dtoa_r+0x62c>)
 800c4bc:	2200      	movs	r2, #0
 800c4be:	4640      	mov	r0, r8
 800c4c0:	4649      	mov	r1, r9
 800c4c2:	f7f3 ff09 	bl	80002d8 <__aeabi_dsub>
 800c4c6:	4652      	mov	r2, sl
 800c4c8:	465b      	mov	r3, fp
 800c4ca:	4680      	mov	r8, r0
 800c4cc:	4689      	mov	r9, r1
 800c4ce:	f7f4 fb4b 	bl	8000b68 <__aeabi_dcmpgt>
 800c4d2:	2800      	cmp	r0, #0
 800c4d4:	f040 8295 	bne.w	800ca02 <_dtoa_r+0x97a>
 800c4d8:	4652      	mov	r2, sl
 800c4da:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 800c4de:	4640      	mov	r0, r8
 800c4e0:	4649      	mov	r1, r9
 800c4e2:	f7f4 fb23 	bl	8000b2c <__aeabi_dcmplt>
 800c4e6:	2800      	cmp	r0, #0
 800c4e8:	f040 8289 	bne.w	800c9fe <_dtoa_r+0x976>
 800c4ec:	ec5b ab19 	vmov	sl, fp, d9
 800c4f0:	9b11      	ldr	r3, [sp, #68]	; 0x44
 800c4f2:	2b00      	cmp	r3, #0
 800c4f4:	f2c0 8148 	blt.w	800c788 <_dtoa_r+0x700>
 800c4f8:	9a00      	ldr	r2, [sp, #0]
 800c4fa:	2a0e      	cmp	r2, #14
 800c4fc:	f300 8144 	bgt.w	800c788 <_dtoa_r+0x700>
 800c500:	4b67      	ldr	r3, [pc, #412]	; (800c6a0 <_dtoa_r+0x618>)
 800c502:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c506:	e9d3 8900 	ldrd	r8, r9, [r3]
 800c50a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c50c:	2b00      	cmp	r3, #0
 800c50e:	f280 80d5 	bge.w	800c6bc <_dtoa_r+0x634>
 800c512:	9b03      	ldr	r3, [sp, #12]
 800c514:	2b00      	cmp	r3, #0
 800c516:	f300 80d1 	bgt.w	800c6bc <_dtoa_r+0x634>
 800c51a:	f040 826f 	bne.w	800c9fc <_dtoa_r+0x974>
 800c51e:	4b65      	ldr	r3, [pc, #404]	; (800c6b4 <_dtoa_r+0x62c>)
 800c520:	2200      	movs	r2, #0
 800c522:	4640      	mov	r0, r8
 800c524:	4649      	mov	r1, r9
 800c526:	f7f4 f88f 	bl	8000648 <__aeabi_dmul>
 800c52a:	4652      	mov	r2, sl
 800c52c:	465b      	mov	r3, fp
 800c52e:	f7f4 fb11 	bl	8000b54 <__aeabi_dcmpge>
 800c532:	9e03      	ldr	r6, [sp, #12]
 800c534:	4637      	mov	r7, r6
 800c536:	2800      	cmp	r0, #0
 800c538:	f040 8245 	bne.w	800c9c6 <_dtoa_r+0x93e>
 800c53c:	9d01      	ldr	r5, [sp, #4]
 800c53e:	2331      	movs	r3, #49	; 0x31
 800c540:	f805 3b01 	strb.w	r3, [r5], #1
 800c544:	9b00      	ldr	r3, [sp, #0]
 800c546:	3301      	adds	r3, #1
 800c548:	9300      	str	r3, [sp, #0]
 800c54a:	e240      	b.n	800c9ce <_dtoa_r+0x946>
 800c54c:	07f2      	lsls	r2, r6, #31
 800c54e:	d505      	bpl.n	800c55c <_dtoa_r+0x4d4>
 800c550:	e9d7 2300 	ldrd	r2, r3, [r7]
 800c554:	f7f4 f878 	bl	8000648 <__aeabi_dmul>
 800c558:	3501      	adds	r5, #1
 800c55a:	2301      	movs	r3, #1
 800c55c:	1076      	asrs	r6, r6, #1
 800c55e:	3708      	adds	r7, #8
 800c560:	e777      	b.n	800c452 <_dtoa_r+0x3ca>
 800c562:	2502      	movs	r5, #2
 800c564:	e779      	b.n	800c45a <_dtoa_r+0x3d2>
 800c566:	9f00      	ldr	r7, [sp, #0]
 800c568:	9e03      	ldr	r6, [sp, #12]
 800c56a:	e794      	b.n	800c496 <_dtoa_r+0x40e>
 800c56c:	9901      	ldr	r1, [sp, #4]
 800c56e:	4b4c      	ldr	r3, [pc, #304]	; (800c6a0 <_dtoa_r+0x618>)
 800c570:	4431      	add	r1, r6
 800c572:	910d      	str	r1, [sp, #52]	; 0x34
 800c574:	9908      	ldr	r1, [sp, #32]
 800c576:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 800c57a:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c57e:	2900      	cmp	r1, #0
 800c580:	d043      	beq.n	800c60a <_dtoa_r+0x582>
 800c582:	494d      	ldr	r1, [pc, #308]	; (800c6b8 <_dtoa_r+0x630>)
 800c584:	2000      	movs	r0, #0
 800c586:	f7f4 f989 	bl	800089c <__aeabi_ddiv>
 800c58a:	4652      	mov	r2, sl
 800c58c:	465b      	mov	r3, fp
 800c58e:	f7f3 fea3 	bl	80002d8 <__aeabi_dsub>
 800c592:	9d01      	ldr	r5, [sp, #4]
 800c594:	4682      	mov	sl, r0
 800c596:	468b      	mov	fp, r1
 800c598:	4649      	mov	r1, r9
 800c59a:	4640      	mov	r0, r8
 800c59c:	f7f4 fb04 	bl	8000ba8 <__aeabi_d2iz>
 800c5a0:	4606      	mov	r6, r0
 800c5a2:	f7f3 ffe7 	bl	8000574 <__aeabi_i2d>
 800c5a6:	4602      	mov	r2, r0
 800c5a8:	460b      	mov	r3, r1
 800c5aa:	4640      	mov	r0, r8
 800c5ac:	4649      	mov	r1, r9
 800c5ae:	f7f3 fe93 	bl	80002d8 <__aeabi_dsub>
 800c5b2:	3630      	adds	r6, #48	; 0x30
 800c5b4:	f805 6b01 	strb.w	r6, [r5], #1
 800c5b8:	4652      	mov	r2, sl
 800c5ba:	465b      	mov	r3, fp
 800c5bc:	4680      	mov	r8, r0
 800c5be:	4689      	mov	r9, r1
 800c5c0:	f7f4 fab4 	bl	8000b2c <__aeabi_dcmplt>
 800c5c4:	2800      	cmp	r0, #0
 800c5c6:	d163      	bne.n	800c690 <_dtoa_r+0x608>
 800c5c8:	4642      	mov	r2, r8
 800c5ca:	464b      	mov	r3, r9
 800c5cc:	4936      	ldr	r1, [pc, #216]	; (800c6a8 <_dtoa_r+0x620>)
 800c5ce:	2000      	movs	r0, #0
 800c5d0:	f7f3 fe82 	bl	80002d8 <__aeabi_dsub>
 800c5d4:	4652      	mov	r2, sl
 800c5d6:	465b      	mov	r3, fp
 800c5d8:	f7f4 faa8 	bl	8000b2c <__aeabi_dcmplt>
 800c5dc:	2800      	cmp	r0, #0
 800c5de:	f040 80b5 	bne.w	800c74c <_dtoa_r+0x6c4>
 800c5e2:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c5e4:	429d      	cmp	r5, r3
 800c5e6:	d081      	beq.n	800c4ec <_dtoa_r+0x464>
 800c5e8:	4b30      	ldr	r3, [pc, #192]	; (800c6ac <_dtoa_r+0x624>)
 800c5ea:	2200      	movs	r2, #0
 800c5ec:	4650      	mov	r0, sl
 800c5ee:	4659      	mov	r1, fp
 800c5f0:	f7f4 f82a 	bl	8000648 <__aeabi_dmul>
 800c5f4:	4b2d      	ldr	r3, [pc, #180]	; (800c6ac <_dtoa_r+0x624>)
 800c5f6:	4682      	mov	sl, r0
 800c5f8:	468b      	mov	fp, r1
 800c5fa:	4640      	mov	r0, r8
 800c5fc:	4649      	mov	r1, r9
 800c5fe:	2200      	movs	r2, #0
 800c600:	f7f4 f822 	bl	8000648 <__aeabi_dmul>
 800c604:	4680      	mov	r8, r0
 800c606:	4689      	mov	r9, r1
 800c608:	e7c6      	b.n	800c598 <_dtoa_r+0x510>
 800c60a:	4650      	mov	r0, sl
 800c60c:	4659      	mov	r1, fp
 800c60e:	f7f4 f81b 	bl	8000648 <__aeabi_dmul>
 800c612:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c614:	9d01      	ldr	r5, [sp, #4]
 800c616:	930f      	str	r3, [sp, #60]	; 0x3c
 800c618:	4682      	mov	sl, r0
 800c61a:	468b      	mov	fp, r1
 800c61c:	4649      	mov	r1, r9
 800c61e:	4640      	mov	r0, r8
 800c620:	f7f4 fac2 	bl	8000ba8 <__aeabi_d2iz>
 800c624:	4606      	mov	r6, r0
 800c626:	f7f3 ffa5 	bl	8000574 <__aeabi_i2d>
 800c62a:	3630      	adds	r6, #48	; 0x30
 800c62c:	4602      	mov	r2, r0
 800c62e:	460b      	mov	r3, r1
 800c630:	4640      	mov	r0, r8
 800c632:	4649      	mov	r1, r9
 800c634:	f7f3 fe50 	bl	80002d8 <__aeabi_dsub>
 800c638:	f805 6b01 	strb.w	r6, [r5], #1
 800c63c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800c63e:	429d      	cmp	r5, r3
 800c640:	4680      	mov	r8, r0
 800c642:	4689      	mov	r9, r1
 800c644:	f04f 0200 	mov.w	r2, #0
 800c648:	d124      	bne.n	800c694 <_dtoa_r+0x60c>
 800c64a:	4b1b      	ldr	r3, [pc, #108]	; (800c6b8 <_dtoa_r+0x630>)
 800c64c:	4650      	mov	r0, sl
 800c64e:	4659      	mov	r1, fp
 800c650:	f7f3 fe44 	bl	80002dc <__adddf3>
 800c654:	4602      	mov	r2, r0
 800c656:	460b      	mov	r3, r1
 800c658:	4640      	mov	r0, r8
 800c65a:	4649      	mov	r1, r9
 800c65c:	f7f4 fa84 	bl	8000b68 <__aeabi_dcmpgt>
 800c660:	2800      	cmp	r0, #0
 800c662:	d173      	bne.n	800c74c <_dtoa_r+0x6c4>
 800c664:	4652      	mov	r2, sl
 800c666:	465b      	mov	r3, fp
 800c668:	4913      	ldr	r1, [pc, #76]	; (800c6b8 <_dtoa_r+0x630>)
 800c66a:	2000      	movs	r0, #0
 800c66c:	f7f3 fe34 	bl	80002d8 <__aeabi_dsub>
 800c670:	4602      	mov	r2, r0
 800c672:	460b      	mov	r3, r1
 800c674:	4640      	mov	r0, r8
 800c676:	4649      	mov	r1, r9
 800c678:	f7f4 fa58 	bl	8000b2c <__aeabi_dcmplt>
 800c67c:	2800      	cmp	r0, #0
 800c67e:	f43f af35 	beq.w	800c4ec <_dtoa_r+0x464>
 800c682:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800c684:	1e6b      	subs	r3, r5, #1
 800c686:	930f      	str	r3, [sp, #60]	; 0x3c
 800c688:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 800c68c:	2b30      	cmp	r3, #48	; 0x30
 800c68e:	d0f8      	beq.n	800c682 <_dtoa_r+0x5fa>
 800c690:	9700      	str	r7, [sp, #0]
 800c692:	e049      	b.n	800c728 <_dtoa_r+0x6a0>
 800c694:	4b05      	ldr	r3, [pc, #20]	; (800c6ac <_dtoa_r+0x624>)
 800c696:	f7f3 ffd7 	bl	8000648 <__aeabi_dmul>
 800c69a:	4680      	mov	r8, r0
 800c69c:	4689      	mov	r9, r1
 800c69e:	e7bd      	b.n	800c61c <_dtoa_r+0x594>
 800c6a0:	0800eeb0 	.word	0x0800eeb0
 800c6a4:	0800ee88 	.word	0x0800ee88
 800c6a8:	3ff00000 	.word	0x3ff00000
 800c6ac:	40240000 	.word	0x40240000
 800c6b0:	401c0000 	.word	0x401c0000
 800c6b4:	40140000 	.word	0x40140000
 800c6b8:	3fe00000 	.word	0x3fe00000
 800c6bc:	9d01      	ldr	r5, [sp, #4]
 800c6be:	4656      	mov	r6, sl
 800c6c0:	465f      	mov	r7, fp
 800c6c2:	4642      	mov	r2, r8
 800c6c4:	464b      	mov	r3, r9
 800c6c6:	4630      	mov	r0, r6
 800c6c8:	4639      	mov	r1, r7
 800c6ca:	f7f4 f8e7 	bl	800089c <__aeabi_ddiv>
 800c6ce:	f7f4 fa6b 	bl	8000ba8 <__aeabi_d2iz>
 800c6d2:	4682      	mov	sl, r0
 800c6d4:	f7f3 ff4e 	bl	8000574 <__aeabi_i2d>
 800c6d8:	4642      	mov	r2, r8
 800c6da:	464b      	mov	r3, r9
 800c6dc:	f7f3 ffb4 	bl	8000648 <__aeabi_dmul>
 800c6e0:	4602      	mov	r2, r0
 800c6e2:	460b      	mov	r3, r1
 800c6e4:	4630      	mov	r0, r6
 800c6e6:	4639      	mov	r1, r7
 800c6e8:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 800c6ec:	f7f3 fdf4 	bl	80002d8 <__aeabi_dsub>
 800c6f0:	f805 6b01 	strb.w	r6, [r5], #1
 800c6f4:	9e01      	ldr	r6, [sp, #4]
 800c6f6:	9f03      	ldr	r7, [sp, #12]
 800c6f8:	1bae      	subs	r6, r5, r6
 800c6fa:	42b7      	cmp	r7, r6
 800c6fc:	4602      	mov	r2, r0
 800c6fe:	460b      	mov	r3, r1
 800c700:	d135      	bne.n	800c76e <_dtoa_r+0x6e6>
 800c702:	f7f3 fdeb 	bl	80002dc <__adddf3>
 800c706:	4642      	mov	r2, r8
 800c708:	464b      	mov	r3, r9
 800c70a:	4606      	mov	r6, r0
 800c70c:	460f      	mov	r7, r1
 800c70e:	f7f4 fa2b 	bl	8000b68 <__aeabi_dcmpgt>
 800c712:	b9d0      	cbnz	r0, 800c74a <_dtoa_r+0x6c2>
 800c714:	4642      	mov	r2, r8
 800c716:	464b      	mov	r3, r9
 800c718:	4630      	mov	r0, r6
 800c71a:	4639      	mov	r1, r7
 800c71c:	f7f4 f9fc 	bl	8000b18 <__aeabi_dcmpeq>
 800c720:	b110      	cbz	r0, 800c728 <_dtoa_r+0x6a0>
 800c722:	f01a 0f01 	tst.w	sl, #1
 800c726:	d110      	bne.n	800c74a <_dtoa_r+0x6c2>
 800c728:	4620      	mov	r0, r4
 800c72a:	ee18 1a10 	vmov	r1, s16
 800c72e:	f000 fd09 	bl	800d144 <_Bfree>
 800c732:	2300      	movs	r3, #0
 800c734:	9800      	ldr	r0, [sp, #0]
 800c736:	702b      	strb	r3, [r5, #0]
 800c738:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 800c73a:	3001      	adds	r0, #1
 800c73c:	6018      	str	r0, [r3, #0]
 800c73e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800c740:	2b00      	cmp	r3, #0
 800c742:	f43f acf1 	beq.w	800c128 <_dtoa_r+0xa0>
 800c746:	601d      	str	r5, [r3, #0]
 800c748:	e4ee      	b.n	800c128 <_dtoa_r+0xa0>
 800c74a:	9f00      	ldr	r7, [sp, #0]
 800c74c:	462b      	mov	r3, r5
 800c74e:	461d      	mov	r5, r3
 800c750:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c754:	2a39      	cmp	r2, #57	; 0x39
 800c756:	d106      	bne.n	800c766 <_dtoa_r+0x6de>
 800c758:	9a01      	ldr	r2, [sp, #4]
 800c75a:	429a      	cmp	r2, r3
 800c75c:	d1f7      	bne.n	800c74e <_dtoa_r+0x6c6>
 800c75e:	9901      	ldr	r1, [sp, #4]
 800c760:	2230      	movs	r2, #48	; 0x30
 800c762:	3701      	adds	r7, #1
 800c764:	700a      	strb	r2, [r1, #0]
 800c766:	781a      	ldrb	r2, [r3, #0]
 800c768:	3201      	adds	r2, #1
 800c76a:	701a      	strb	r2, [r3, #0]
 800c76c:	e790      	b.n	800c690 <_dtoa_r+0x608>
 800c76e:	4ba6      	ldr	r3, [pc, #664]	; (800ca08 <_dtoa_r+0x980>)
 800c770:	2200      	movs	r2, #0
 800c772:	f7f3 ff69 	bl	8000648 <__aeabi_dmul>
 800c776:	2200      	movs	r2, #0
 800c778:	2300      	movs	r3, #0
 800c77a:	4606      	mov	r6, r0
 800c77c:	460f      	mov	r7, r1
 800c77e:	f7f4 f9cb 	bl	8000b18 <__aeabi_dcmpeq>
 800c782:	2800      	cmp	r0, #0
 800c784:	d09d      	beq.n	800c6c2 <_dtoa_r+0x63a>
 800c786:	e7cf      	b.n	800c728 <_dtoa_r+0x6a0>
 800c788:	9a08      	ldr	r2, [sp, #32]
 800c78a:	2a00      	cmp	r2, #0
 800c78c:	f000 80d7 	beq.w	800c93e <_dtoa_r+0x8b6>
 800c790:	9a06      	ldr	r2, [sp, #24]
 800c792:	2a01      	cmp	r2, #1
 800c794:	f300 80ba 	bgt.w	800c90c <_dtoa_r+0x884>
 800c798:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 800c79a:	2a00      	cmp	r2, #0
 800c79c:	f000 80b2 	beq.w	800c904 <_dtoa_r+0x87c>
 800c7a0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800c7a4:	9e07      	ldr	r6, [sp, #28]
 800c7a6:	9d04      	ldr	r5, [sp, #16]
 800c7a8:	9a04      	ldr	r2, [sp, #16]
 800c7aa:	441a      	add	r2, r3
 800c7ac:	9204      	str	r2, [sp, #16]
 800c7ae:	9a05      	ldr	r2, [sp, #20]
 800c7b0:	2101      	movs	r1, #1
 800c7b2:	441a      	add	r2, r3
 800c7b4:	4620      	mov	r0, r4
 800c7b6:	9205      	str	r2, [sp, #20]
 800c7b8:	f000 fd7c 	bl	800d2b4 <__i2b>
 800c7bc:	4607      	mov	r7, r0
 800c7be:	2d00      	cmp	r5, #0
 800c7c0:	dd0c      	ble.n	800c7dc <_dtoa_r+0x754>
 800c7c2:	9b05      	ldr	r3, [sp, #20]
 800c7c4:	2b00      	cmp	r3, #0
 800c7c6:	dd09      	ble.n	800c7dc <_dtoa_r+0x754>
 800c7c8:	42ab      	cmp	r3, r5
 800c7ca:	9a04      	ldr	r2, [sp, #16]
 800c7cc:	bfa8      	it	ge
 800c7ce:	462b      	movge	r3, r5
 800c7d0:	1ad2      	subs	r2, r2, r3
 800c7d2:	9204      	str	r2, [sp, #16]
 800c7d4:	9a05      	ldr	r2, [sp, #20]
 800c7d6:	1aed      	subs	r5, r5, r3
 800c7d8:	1ad3      	subs	r3, r2, r3
 800c7da:	9305      	str	r3, [sp, #20]
 800c7dc:	9b07      	ldr	r3, [sp, #28]
 800c7de:	b31b      	cbz	r3, 800c828 <_dtoa_r+0x7a0>
 800c7e0:	9b08      	ldr	r3, [sp, #32]
 800c7e2:	2b00      	cmp	r3, #0
 800c7e4:	f000 80af 	beq.w	800c946 <_dtoa_r+0x8be>
 800c7e8:	2e00      	cmp	r6, #0
 800c7ea:	dd13      	ble.n	800c814 <_dtoa_r+0x78c>
 800c7ec:	4639      	mov	r1, r7
 800c7ee:	4632      	mov	r2, r6
 800c7f0:	4620      	mov	r0, r4
 800c7f2:	f000 fe1f 	bl	800d434 <__pow5mult>
 800c7f6:	ee18 2a10 	vmov	r2, s16
 800c7fa:	4601      	mov	r1, r0
 800c7fc:	4607      	mov	r7, r0
 800c7fe:	4620      	mov	r0, r4
 800c800:	f000 fd6e 	bl	800d2e0 <__multiply>
 800c804:	ee18 1a10 	vmov	r1, s16
 800c808:	4680      	mov	r8, r0
 800c80a:	4620      	mov	r0, r4
 800c80c:	f000 fc9a 	bl	800d144 <_Bfree>
 800c810:	ee08 8a10 	vmov	s16, r8
 800c814:	9b07      	ldr	r3, [sp, #28]
 800c816:	1b9a      	subs	r2, r3, r6
 800c818:	d006      	beq.n	800c828 <_dtoa_r+0x7a0>
 800c81a:	ee18 1a10 	vmov	r1, s16
 800c81e:	4620      	mov	r0, r4
 800c820:	f000 fe08 	bl	800d434 <__pow5mult>
 800c824:	ee08 0a10 	vmov	s16, r0
 800c828:	2101      	movs	r1, #1
 800c82a:	4620      	mov	r0, r4
 800c82c:	f000 fd42 	bl	800d2b4 <__i2b>
 800c830:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c832:	2b00      	cmp	r3, #0
 800c834:	4606      	mov	r6, r0
 800c836:	f340 8088 	ble.w	800c94a <_dtoa_r+0x8c2>
 800c83a:	461a      	mov	r2, r3
 800c83c:	4601      	mov	r1, r0
 800c83e:	4620      	mov	r0, r4
 800c840:	f000 fdf8 	bl	800d434 <__pow5mult>
 800c844:	9b06      	ldr	r3, [sp, #24]
 800c846:	2b01      	cmp	r3, #1
 800c848:	4606      	mov	r6, r0
 800c84a:	f340 8081 	ble.w	800c950 <_dtoa_r+0x8c8>
 800c84e:	f04f 0800 	mov.w	r8, #0
 800c852:	6933      	ldr	r3, [r6, #16]
 800c854:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 800c858:	6918      	ldr	r0, [r3, #16]
 800c85a:	f000 fcdb 	bl	800d214 <__hi0bits>
 800c85e:	f1c0 0020 	rsb	r0, r0, #32
 800c862:	9b05      	ldr	r3, [sp, #20]
 800c864:	4418      	add	r0, r3
 800c866:	f010 001f 	ands.w	r0, r0, #31
 800c86a:	f000 8092 	beq.w	800c992 <_dtoa_r+0x90a>
 800c86e:	f1c0 0320 	rsb	r3, r0, #32
 800c872:	2b04      	cmp	r3, #4
 800c874:	f340 808a 	ble.w	800c98c <_dtoa_r+0x904>
 800c878:	f1c0 001c 	rsb	r0, r0, #28
 800c87c:	9b04      	ldr	r3, [sp, #16]
 800c87e:	4403      	add	r3, r0
 800c880:	9304      	str	r3, [sp, #16]
 800c882:	9b05      	ldr	r3, [sp, #20]
 800c884:	4403      	add	r3, r0
 800c886:	4405      	add	r5, r0
 800c888:	9305      	str	r3, [sp, #20]
 800c88a:	9b04      	ldr	r3, [sp, #16]
 800c88c:	2b00      	cmp	r3, #0
 800c88e:	dd07      	ble.n	800c8a0 <_dtoa_r+0x818>
 800c890:	ee18 1a10 	vmov	r1, s16
 800c894:	461a      	mov	r2, r3
 800c896:	4620      	mov	r0, r4
 800c898:	f000 fe26 	bl	800d4e8 <__lshift>
 800c89c:	ee08 0a10 	vmov	s16, r0
 800c8a0:	9b05      	ldr	r3, [sp, #20]
 800c8a2:	2b00      	cmp	r3, #0
 800c8a4:	dd05      	ble.n	800c8b2 <_dtoa_r+0x82a>
 800c8a6:	4631      	mov	r1, r6
 800c8a8:	461a      	mov	r2, r3
 800c8aa:	4620      	mov	r0, r4
 800c8ac:	f000 fe1c 	bl	800d4e8 <__lshift>
 800c8b0:	4606      	mov	r6, r0
 800c8b2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d06e      	beq.n	800c996 <_dtoa_r+0x90e>
 800c8b8:	ee18 0a10 	vmov	r0, s16
 800c8bc:	4631      	mov	r1, r6
 800c8be:	f000 fe83 	bl	800d5c8 <__mcmp>
 800c8c2:	2800      	cmp	r0, #0
 800c8c4:	da67      	bge.n	800c996 <_dtoa_r+0x90e>
 800c8c6:	9b00      	ldr	r3, [sp, #0]
 800c8c8:	3b01      	subs	r3, #1
 800c8ca:	ee18 1a10 	vmov	r1, s16
 800c8ce:	9300      	str	r3, [sp, #0]
 800c8d0:	220a      	movs	r2, #10
 800c8d2:	2300      	movs	r3, #0
 800c8d4:	4620      	mov	r0, r4
 800c8d6:	f000 fc57 	bl	800d188 <__multadd>
 800c8da:	9b08      	ldr	r3, [sp, #32]
 800c8dc:	ee08 0a10 	vmov	s16, r0
 800c8e0:	2b00      	cmp	r3, #0
 800c8e2:	f000 81b1 	beq.w	800cc48 <_dtoa_r+0xbc0>
 800c8e6:	2300      	movs	r3, #0
 800c8e8:	4639      	mov	r1, r7
 800c8ea:	220a      	movs	r2, #10
 800c8ec:	4620      	mov	r0, r4
 800c8ee:	f000 fc4b 	bl	800d188 <__multadd>
 800c8f2:	9b02      	ldr	r3, [sp, #8]
 800c8f4:	2b00      	cmp	r3, #0
 800c8f6:	4607      	mov	r7, r0
 800c8f8:	f300 808e 	bgt.w	800ca18 <_dtoa_r+0x990>
 800c8fc:	9b06      	ldr	r3, [sp, #24]
 800c8fe:	2b02      	cmp	r3, #2
 800c900:	dc51      	bgt.n	800c9a6 <_dtoa_r+0x91e>
 800c902:	e089      	b.n	800ca18 <_dtoa_r+0x990>
 800c904:	9b10      	ldr	r3, [sp, #64]	; 0x40
 800c906:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 800c90a:	e74b      	b.n	800c7a4 <_dtoa_r+0x71c>
 800c90c:	9b03      	ldr	r3, [sp, #12]
 800c90e:	1e5e      	subs	r6, r3, #1
 800c910:	9b07      	ldr	r3, [sp, #28]
 800c912:	42b3      	cmp	r3, r6
 800c914:	bfbf      	itttt	lt
 800c916:	9b07      	ldrlt	r3, [sp, #28]
 800c918:	9607      	strlt	r6, [sp, #28]
 800c91a:	1af2      	sublt	r2, r6, r3
 800c91c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 800c91e:	bfb6      	itet	lt
 800c920:	189b      	addlt	r3, r3, r2
 800c922:	1b9e      	subge	r6, r3, r6
 800c924:	930a      	strlt	r3, [sp, #40]	; 0x28
 800c926:	9b03      	ldr	r3, [sp, #12]
 800c928:	bfb8      	it	lt
 800c92a:	2600      	movlt	r6, #0
 800c92c:	2b00      	cmp	r3, #0
 800c92e:	bfb7      	itett	lt
 800c930:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800c934:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 800c938:	1a9d      	sublt	r5, r3, r2
 800c93a:	2300      	movlt	r3, #0
 800c93c:	e734      	b.n	800c7a8 <_dtoa_r+0x720>
 800c93e:	9e07      	ldr	r6, [sp, #28]
 800c940:	9d04      	ldr	r5, [sp, #16]
 800c942:	9f08      	ldr	r7, [sp, #32]
 800c944:	e73b      	b.n	800c7be <_dtoa_r+0x736>
 800c946:	9a07      	ldr	r2, [sp, #28]
 800c948:	e767      	b.n	800c81a <_dtoa_r+0x792>
 800c94a:	9b06      	ldr	r3, [sp, #24]
 800c94c:	2b01      	cmp	r3, #1
 800c94e:	dc18      	bgt.n	800c982 <_dtoa_r+0x8fa>
 800c950:	f1ba 0f00 	cmp.w	sl, #0
 800c954:	d115      	bne.n	800c982 <_dtoa_r+0x8fa>
 800c956:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800c95a:	b993      	cbnz	r3, 800c982 <_dtoa_r+0x8fa>
 800c95c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 800c960:	0d1b      	lsrs	r3, r3, #20
 800c962:	051b      	lsls	r3, r3, #20
 800c964:	b183      	cbz	r3, 800c988 <_dtoa_r+0x900>
 800c966:	9b04      	ldr	r3, [sp, #16]
 800c968:	3301      	adds	r3, #1
 800c96a:	9304      	str	r3, [sp, #16]
 800c96c:	9b05      	ldr	r3, [sp, #20]
 800c96e:	3301      	adds	r3, #1
 800c970:	9305      	str	r3, [sp, #20]
 800c972:	f04f 0801 	mov.w	r8, #1
 800c976:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800c978:	2b00      	cmp	r3, #0
 800c97a:	f47f af6a 	bne.w	800c852 <_dtoa_r+0x7ca>
 800c97e:	2001      	movs	r0, #1
 800c980:	e76f      	b.n	800c862 <_dtoa_r+0x7da>
 800c982:	f04f 0800 	mov.w	r8, #0
 800c986:	e7f6      	b.n	800c976 <_dtoa_r+0x8ee>
 800c988:	4698      	mov	r8, r3
 800c98a:	e7f4      	b.n	800c976 <_dtoa_r+0x8ee>
 800c98c:	f43f af7d 	beq.w	800c88a <_dtoa_r+0x802>
 800c990:	4618      	mov	r0, r3
 800c992:	301c      	adds	r0, #28
 800c994:	e772      	b.n	800c87c <_dtoa_r+0x7f4>
 800c996:	9b03      	ldr	r3, [sp, #12]
 800c998:	2b00      	cmp	r3, #0
 800c99a:	dc37      	bgt.n	800ca0c <_dtoa_r+0x984>
 800c99c:	9b06      	ldr	r3, [sp, #24]
 800c99e:	2b02      	cmp	r3, #2
 800c9a0:	dd34      	ble.n	800ca0c <_dtoa_r+0x984>
 800c9a2:	9b03      	ldr	r3, [sp, #12]
 800c9a4:	9302      	str	r3, [sp, #8]
 800c9a6:	9b02      	ldr	r3, [sp, #8]
 800c9a8:	b96b      	cbnz	r3, 800c9c6 <_dtoa_r+0x93e>
 800c9aa:	4631      	mov	r1, r6
 800c9ac:	2205      	movs	r2, #5
 800c9ae:	4620      	mov	r0, r4
 800c9b0:	f000 fbea 	bl	800d188 <__multadd>
 800c9b4:	4601      	mov	r1, r0
 800c9b6:	4606      	mov	r6, r0
 800c9b8:	ee18 0a10 	vmov	r0, s16
 800c9bc:	f000 fe04 	bl	800d5c8 <__mcmp>
 800c9c0:	2800      	cmp	r0, #0
 800c9c2:	f73f adbb 	bgt.w	800c53c <_dtoa_r+0x4b4>
 800c9c6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800c9c8:	9d01      	ldr	r5, [sp, #4]
 800c9ca:	43db      	mvns	r3, r3
 800c9cc:	9300      	str	r3, [sp, #0]
 800c9ce:	f04f 0800 	mov.w	r8, #0
 800c9d2:	4631      	mov	r1, r6
 800c9d4:	4620      	mov	r0, r4
 800c9d6:	f000 fbb5 	bl	800d144 <_Bfree>
 800c9da:	2f00      	cmp	r7, #0
 800c9dc:	f43f aea4 	beq.w	800c728 <_dtoa_r+0x6a0>
 800c9e0:	f1b8 0f00 	cmp.w	r8, #0
 800c9e4:	d005      	beq.n	800c9f2 <_dtoa_r+0x96a>
 800c9e6:	45b8      	cmp	r8, r7
 800c9e8:	d003      	beq.n	800c9f2 <_dtoa_r+0x96a>
 800c9ea:	4641      	mov	r1, r8
 800c9ec:	4620      	mov	r0, r4
 800c9ee:	f000 fba9 	bl	800d144 <_Bfree>
 800c9f2:	4639      	mov	r1, r7
 800c9f4:	4620      	mov	r0, r4
 800c9f6:	f000 fba5 	bl	800d144 <_Bfree>
 800c9fa:	e695      	b.n	800c728 <_dtoa_r+0x6a0>
 800c9fc:	2600      	movs	r6, #0
 800c9fe:	4637      	mov	r7, r6
 800ca00:	e7e1      	b.n	800c9c6 <_dtoa_r+0x93e>
 800ca02:	9700      	str	r7, [sp, #0]
 800ca04:	4637      	mov	r7, r6
 800ca06:	e599      	b.n	800c53c <_dtoa_r+0x4b4>
 800ca08:	40240000 	.word	0x40240000
 800ca0c:	9b08      	ldr	r3, [sp, #32]
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	f000 80ca 	beq.w	800cba8 <_dtoa_r+0xb20>
 800ca14:	9b03      	ldr	r3, [sp, #12]
 800ca16:	9302      	str	r3, [sp, #8]
 800ca18:	2d00      	cmp	r5, #0
 800ca1a:	dd05      	ble.n	800ca28 <_dtoa_r+0x9a0>
 800ca1c:	4639      	mov	r1, r7
 800ca1e:	462a      	mov	r2, r5
 800ca20:	4620      	mov	r0, r4
 800ca22:	f000 fd61 	bl	800d4e8 <__lshift>
 800ca26:	4607      	mov	r7, r0
 800ca28:	f1b8 0f00 	cmp.w	r8, #0
 800ca2c:	d05b      	beq.n	800cae6 <_dtoa_r+0xa5e>
 800ca2e:	6879      	ldr	r1, [r7, #4]
 800ca30:	4620      	mov	r0, r4
 800ca32:	f000 fb47 	bl	800d0c4 <_Balloc>
 800ca36:	4605      	mov	r5, r0
 800ca38:	b928      	cbnz	r0, 800ca46 <_dtoa_r+0x9be>
 800ca3a:	4b87      	ldr	r3, [pc, #540]	; (800cc58 <_dtoa_r+0xbd0>)
 800ca3c:	4602      	mov	r2, r0
 800ca3e:	f240 21ea 	movw	r1, #746	; 0x2ea
 800ca42:	f7ff bb3b 	b.w	800c0bc <_dtoa_r+0x34>
 800ca46:	693a      	ldr	r2, [r7, #16]
 800ca48:	3202      	adds	r2, #2
 800ca4a:	0092      	lsls	r2, r2, #2
 800ca4c:	f107 010c 	add.w	r1, r7, #12
 800ca50:	300c      	adds	r0, #12
 800ca52:	f7fe fb8b 	bl	800b16c <memcpy>
 800ca56:	2201      	movs	r2, #1
 800ca58:	4629      	mov	r1, r5
 800ca5a:	4620      	mov	r0, r4
 800ca5c:	f000 fd44 	bl	800d4e8 <__lshift>
 800ca60:	9b01      	ldr	r3, [sp, #4]
 800ca62:	f103 0901 	add.w	r9, r3, #1
 800ca66:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 800ca6a:	4413      	add	r3, r2
 800ca6c:	9305      	str	r3, [sp, #20]
 800ca6e:	f00a 0301 	and.w	r3, sl, #1
 800ca72:	46b8      	mov	r8, r7
 800ca74:	9304      	str	r3, [sp, #16]
 800ca76:	4607      	mov	r7, r0
 800ca78:	4631      	mov	r1, r6
 800ca7a:	ee18 0a10 	vmov	r0, s16
 800ca7e:	f7ff fa77 	bl	800bf70 <quorem>
 800ca82:	4641      	mov	r1, r8
 800ca84:	9002      	str	r0, [sp, #8]
 800ca86:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800ca8a:	ee18 0a10 	vmov	r0, s16
 800ca8e:	f000 fd9b 	bl	800d5c8 <__mcmp>
 800ca92:	463a      	mov	r2, r7
 800ca94:	9003      	str	r0, [sp, #12]
 800ca96:	4631      	mov	r1, r6
 800ca98:	4620      	mov	r0, r4
 800ca9a:	f000 fdb1 	bl	800d600 <__mdiff>
 800ca9e:	68c2      	ldr	r2, [r0, #12]
 800caa0:	f109 3bff 	add.w	fp, r9, #4294967295
 800caa4:	4605      	mov	r5, r0
 800caa6:	bb02      	cbnz	r2, 800caea <_dtoa_r+0xa62>
 800caa8:	4601      	mov	r1, r0
 800caaa:	ee18 0a10 	vmov	r0, s16
 800caae:	f000 fd8b 	bl	800d5c8 <__mcmp>
 800cab2:	4602      	mov	r2, r0
 800cab4:	4629      	mov	r1, r5
 800cab6:	4620      	mov	r0, r4
 800cab8:	9207      	str	r2, [sp, #28]
 800caba:	f000 fb43 	bl	800d144 <_Bfree>
 800cabe:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 800cac2:	ea43 0102 	orr.w	r1, r3, r2
 800cac6:	9b04      	ldr	r3, [sp, #16]
 800cac8:	430b      	orrs	r3, r1
 800caca:	464d      	mov	r5, r9
 800cacc:	d10f      	bne.n	800caee <_dtoa_r+0xa66>
 800cace:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cad2:	d02a      	beq.n	800cb2a <_dtoa_r+0xaa2>
 800cad4:	9b03      	ldr	r3, [sp, #12]
 800cad6:	2b00      	cmp	r3, #0
 800cad8:	dd02      	ble.n	800cae0 <_dtoa_r+0xa58>
 800cada:	9b02      	ldr	r3, [sp, #8]
 800cadc:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 800cae0:	f88b a000 	strb.w	sl, [fp]
 800cae4:	e775      	b.n	800c9d2 <_dtoa_r+0x94a>
 800cae6:	4638      	mov	r0, r7
 800cae8:	e7ba      	b.n	800ca60 <_dtoa_r+0x9d8>
 800caea:	2201      	movs	r2, #1
 800caec:	e7e2      	b.n	800cab4 <_dtoa_r+0xa2c>
 800caee:	9b03      	ldr	r3, [sp, #12]
 800caf0:	2b00      	cmp	r3, #0
 800caf2:	db04      	blt.n	800cafe <_dtoa_r+0xa76>
 800caf4:	9906      	ldr	r1, [sp, #24]
 800caf6:	430b      	orrs	r3, r1
 800caf8:	9904      	ldr	r1, [sp, #16]
 800cafa:	430b      	orrs	r3, r1
 800cafc:	d122      	bne.n	800cb44 <_dtoa_r+0xabc>
 800cafe:	2a00      	cmp	r2, #0
 800cb00:	ddee      	ble.n	800cae0 <_dtoa_r+0xa58>
 800cb02:	ee18 1a10 	vmov	r1, s16
 800cb06:	2201      	movs	r2, #1
 800cb08:	4620      	mov	r0, r4
 800cb0a:	f000 fced 	bl	800d4e8 <__lshift>
 800cb0e:	4631      	mov	r1, r6
 800cb10:	ee08 0a10 	vmov	s16, r0
 800cb14:	f000 fd58 	bl	800d5c8 <__mcmp>
 800cb18:	2800      	cmp	r0, #0
 800cb1a:	dc03      	bgt.n	800cb24 <_dtoa_r+0xa9c>
 800cb1c:	d1e0      	bne.n	800cae0 <_dtoa_r+0xa58>
 800cb1e:	f01a 0f01 	tst.w	sl, #1
 800cb22:	d0dd      	beq.n	800cae0 <_dtoa_r+0xa58>
 800cb24:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cb28:	d1d7      	bne.n	800cada <_dtoa_r+0xa52>
 800cb2a:	2339      	movs	r3, #57	; 0x39
 800cb2c:	f88b 3000 	strb.w	r3, [fp]
 800cb30:	462b      	mov	r3, r5
 800cb32:	461d      	mov	r5, r3
 800cb34:	3b01      	subs	r3, #1
 800cb36:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800cb3a:	2a39      	cmp	r2, #57	; 0x39
 800cb3c:	d071      	beq.n	800cc22 <_dtoa_r+0xb9a>
 800cb3e:	3201      	adds	r2, #1
 800cb40:	701a      	strb	r2, [r3, #0]
 800cb42:	e746      	b.n	800c9d2 <_dtoa_r+0x94a>
 800cb44:	2a00      	cmp	r2, #0
 800cb46:	dd07      	ble.n	800cb58 <_dtoa_r+0xad0>
 800cb48:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800cb4c:	d0ed      	beq.n	800cb2a <_dtoa_r+0xaa2>
 800cb4e:	f10a 0301 	add.w	r3, sl, #1
 800cb52:	f88b 3000 	strb.w	r3, [fp]
 800cb56:	e73c      	b.n	800c9d2 <_dtoa_r+0x94a>
 800cb58:	9b05      	ldr	r3, [sp, #20]
 800cb5a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800cb5e:	4599      	cmp	r9, r3
 800cb60:	d047      	beq.n	800cbf2 <_dtoa_r+0xb6a>
 800cb62:	ee18 1a10 	vmov	r1, s16
 800cb66:	2300      	movs	r3, #0
 800cb68:	220a      	movs	r2, #10
 800cb6a:	4620      	mov	r0, r4
 800cb6c:	f000 fb0c 	bl	800d188 <__multadd>
 800cb70:	45b8      	cmp	r8, r7
 800cb72:	ee08 0a10 	vmov	s16, r0
 800cb76:	f04f 0300 	mov.w	r3, #0
 800cb7a:	f04f 020a 	mov.w	r2, #10
 800cb7e:	4641      	mov	r1, r8
 800cb80:	4620      	mov	r0, r4
 800cb82:	d106      	bne.n	800cb92 <_dtoa_r+0xb0a>
 800cb84:	f000 fb00 	bl	800d188 <__multadd>
 800cb88:	4680      	mov	r8, r0
 800cb8a:	4607      	mov	r7, r0
 800cb8c:	f109 0901 	add.w	r9, r9, #1
 800cb90:	e772      	b.n	800ca78 <_dtoa_r+0x9f0>
 800cb92:	f000 faf9 	bl	800d188 <__multadd>
 800cb96:	4639      	mov	r1, r7
 800cb98:	4680      	mov	r8, r0
 800cb9a:	2300      	movs	r3, #0
 800cb9c:	220a      	movs	r2, #10
 800cb9e:	4620      	mov	r0, r4
 800cba0:	f000 faf2 	bl	800d188 <__multadd>
 800cba4:	4607      	mov	r7, r0
 800cba6:	e7f1      	b.n	800cb8c <_dtoa_r+0xb04>
 800cba8:	9b03      	ldr	r3, [sp, #12]
 800cbaa:	9302      	str	r3, [sp, #8]
 800cbac:	9d01      	ldr	r5, [sp, #4]
 800cbae:	ee18 0a10 	vmov	r0, s16
 800cbb2:	4631      	mov	r1, r6
 800cbb4:	f7ff f9dc 	bl	800bf70 <quorem>
 800cbb8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 800cbbc:	9b01      	ldr	r3, [sp, #4]
 800cbbe:	f805 ab01 	strb.w	sl, [r5], #1
 800cbc2:	1aea      	subs	r2, r5, r3
 800cbc4:	9b02      	ldr	r3, [sp, #8]
 800cbc6:	4293      	cmp	r3, r2
 800cbc8:	dd09      	ble.n	800cbde <_dtoa_r+0xb56>
 800cbca:	ee18 1a10 	vmov	r1, s16
 800cbce:	2300      	movs	r3, #0
 800cbd0:	220a      	movs	r2, #10
 800cbd2:	4620      	mov	r0, r4
 800cbd4:	f000 fad8 	bl	800d188 <__multadd>
 800cbd8:	ee08 0a10 	vmov	s16, r0
 800cbdc:	e7e7      	b.n	800cbae <_dtoa_r+0xb26>
 800cbde:	9b02      	ldr	r3, [sp, #8]
 800cbe0:	2b00      	cmp	r3, #0
 800cbe2:	bfc8      	it	gt
 800cbe4:	461d      	movgt	r5, r3
 800cbe6:	9b01      	ldr	r3, [sp, #4]
 800cbe8:	bfd8      	it	le
 800cbea:	2501      	movle	r5, #1
 800cbec:	441d      	add	r5, r3
 800cbee:	f04f 0800 	mov.w	r8, #0
 800cbf2:	ee18 1a10 	vmov	r1, s16
 800cbf6:	2201      	movs	r2, #1
 800cbf8:	4620      	mov	r0, r4
 800cbfa:	f000 fc75 	bl	800d4e8 <__lshift>
 800cbfe:	4631      	mov	r1, r6
 800cc00:	ee08 0a10 	vmov	s16, r0
 800cc04:	f000 fce0 	bl	800d5c8 <__mcmp>
 800cc08:	2800      	cmp	r0, #0
 800cc0a:	dc91      	bgt.n	800cb30 <_dtoa_r+0xaa8>
 800cc0c:	d102      	bne.n	800cc14 <_dtoa_r+0xb8c>
 800cc0e:	f01a 0f01 	tst.w	sl, #1
 800cc12:	d18d      	bne.n	800cb30 <_dtoa_r+0xaa8>
 800cc14:	462b      	mov	r3, r5
 800cc16:	461d      	mov	r5, r3
 800cc18:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800cc1c:	2a30      	cmp	r2, #48	; 0x30
 800cc1e:	d0fa      	beq.n	800cc16 <_dtoa_r+0xb8e>
 800cc20:	e6d7      	b.n	800c9d2 <_dtoa_r+0x94a>
 800cc22:	9a01      	ldr	r2, [sp, #4]
 800cc24:	429a      	cmp	r2, r3
 800cc26:	d184      	bne.n	800cb32 <_dtoa_r+0xaaa>
 800cc28:	9b00      	ldr	r3, [sp, #0]
 800cc2a:	3301      	adds	r3, #1
 800cc2c:	9300      	str	r3, [sp, #0]
 800cc2e:	2331      	movs	r3, #49	; 0x31
 800cc30:	7013      	strb	r3, [r2, #0]
 800cc32:	e6ce      	b.n	800c9d2 <_dtoa_r+0x94a>
 800cc34:	4b09      	ldr	r3, [pc, #36]	; (800cc5c <_dtoa_r+0xbd4>)
 800cc36:	f7ff ba95 	b.w	800c164 <_dtoa_r+0xdc>
 800cc3a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800cc3c:	2b00      	cmp	r3, #0
 800cc3e:	f47f aa6e 	bne.w	800c11e <_dtoa_r+0x96>
 800cc42:	4b07      	ldr	r3, [pc, #28]	; (800cc60 <_dtoa_r+0xbd8>)
 800cc44:	f7ff ba8e 	b.w	800c164 <_dtoa_r+0xdc>
 800cc48:	9b02      	ldr	r3, [sp, #8]
 800cc4a:	2b00      	cmp	r3, #0
 800cc4c:	dcae      	bgt.n	800cbac <_dtoa_r+0xb24>
 800cc4e:	9b06      	ldr	r3, [sp, #24]
 800cc50:	2b02      	cmp	r3, #2
 800cc52:	f73f aea8 	bgt.w	800c9a6 <_dtoa_r+0x91e>
 800cc56:	e7a9      	b.n	800cbac <_dtoa_r+0xb24>
 800cc58:	0800edb7 	.word	0x0800edb7
 800cc5c:	0800ed14 	.word	0x0800ed14
 800cc60:	0800ed38 	.word	0x0800ed38

0800cc64 <__sflush_r>:
 800cc64:	898a      	ldrh	r2, [r1, #12]
 800cc66:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cc6a:	4605      	mov	r5, r0
 800cc6c:	0710      	lsls	r0, r2, #28
 800cc6e:	460c      	mov	r4, r1
 800cc70:	d458      	bmi.n	800cd24 <__sflush_r+0xc0>
 800cc72:	684b      	ldr	r3, [r1, #4]
 800cc74:	2b00      	cmp	r3, #0
 800cc76:	dc05      	bgt.n	800cc84 <__sflush_r+0x20>
 800cc78:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 800cc7a:	2b00      	cmp	r3, #0
 800cc7c:	dc02      	bgt.n	800cc84 <__sflush_r+0x20>
 800cc7e:	2000      	movs	r0, #0
 800cc80:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc84:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800cc86:	2e00      	cmp	r6, #0
 800cc88:	d0f9      	beq.n	800cc7e <__sflush_r+0x1a>
 800cc8a:	2300      	movs	r3, #0
 800cc8c:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800cc90:	682f      	ldr	r7, [r5, #0]
 800cc92:	602b      	str	r3, [r5, #0]
 800cc94:	d032      	beq.n	800ccfc <__sflush_r+0x98>
 800cc96:	6d60      	ldr	r0, [r4, #84]	; 0x54
 800cc98:	89a3      	ldrh	r3, [r4, #12]
 800cc9a:	075a      	lsls	r2, r3, #29
 800cc9c:	d505      	bpl.n	800ccaa <__sflush_r+0x46>
 800cc9e:	6863      	ldr	r3, [r4, #4]
 800cca0:	1ac0      	subs	r0, r0, r3
 800cca2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 800cca4:	b10b      	cbz	r3, 800ccaa <__sflush_r+0x46>
 800cca6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 800cca8:	1ac0      	subs	r0, r0, r3
 800ccaa:	2300      	movs	r3, #0
 800ccac:	4602      	mov	r2, r0
 800ccae:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800ccb0:	6a21      	ldr	r1, [r4, #32]
 800ccb2:	4628      	mov	r0, r5
 800ccb4:	47b0      	blx	r6
 800ccb6:	1c43      	adds	r3, r0, #1
 800ccb8:	89a3      	ldrh	r3, [r4, #12]
 800ccba:	d106      	bne.n	800ccca <__sflush_r+0x66>
 800ccbc:	6829      	ldr	r1, [r5, #0]
 800ccbe:	291d      	cmp	r1, #29
 800ccc0:	d82c      	bhi.n	800cd1c <__sflush_r+0xb8>
 800ccc2:	4a2a      	ldr	r2, [pc, #168]	; (800cd6c <__sflush_r+0x108>)
 800ccc4:	40ca      	lsrs	r2, r1
 800ccc6:	07d6      	lsls	r6, r2, #31
 800ccc8:	d528      	bpl.n	800cd1c <__sflush_r+0xb8>
 800ccca:	2200      	movs	r2, #0
 800cccc:	6062      	str	r2, [r4, #4]
 800ccce:	04d9      	lsls	r1, r3, #19
 800ccd0:	6922      	ldr	r2, [r4, #16]
 800ccd2:	6022      	str	r2, [r4, #0]
 800ccd4:	d504      	bpl.n	800cce0 <__sflush_r+0x7c>
 800ccd6:	1c42      	adds	r2, r0, #1
 800ccd8:	d101      	bne.n	800ccde <__sflush_r+0x7a>
 800ccda:	682b      	ldr	r3, [r5, #0]
 800ccdc:	b903      	cbnz	r3, 800cce0 <__sflush_r+0x7c>
 800ccde:	6560      	str	r0, [r4, #84]	; 0x54
 800cce0:	6b61      	ldr	r1, [r4, #52]	; 0x34
 800cce2:	602f      	str	r7, [r5, #0]
 800cce4:	2900      	cmp	r1, #0
 800cce6:	d0ca      	beq.n	800cc7e <__sflush_r+0x1a>
 800cce8:	f104 0344 	add.w	r3, r4, #68	; 0x44
 800ccec:	4299      	cmp	r1, r3
 800ccee:	d002      	beq.n	800ccf6 <__sflush_r+0x92>
 800ccf0:	4628      	mov	r0, r5
 800ccf2:	f7fe fa51 	bl	800b198 <_free_r>
 800ccf6:	2000      	movs	r0, #0
 800ccf8:	6360      	str	r0, [r4, #52]	; 0x34
 800ccfa:	e7c1      	b.n	800cc80 <__sflush_r+0x1c>
 800ccfc:	6a21      	ldr	r1, [r4, #32]
 800ccfe:	2301      	movs	r3, #1
 800cd00:	4628      	mov	r0, r5
 800cd02:	47b0      	blx	r6
 800cd04:	1c41      	adds	r1, r0, #1
 800cd06:	d1c7      	bne.n	800cc98 <__sflush_r+0x34>
 800cd08:	682b      	ldr	r3, [r5, #0]
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d0c4      	beq.n	800cc98 <__sflush_r+0x34>
 800cd0e:	2b1d      	cmp	r3, #29
 800cd10:	d001      	beq.n	800cd16 <__sflush_r+0xb2>
 800cd12:	2b16      	cmp	r3, #22
 800cd14:	d101      	bne.n	800cd1a <__sflush_r+0xb6>
 800cd16:	602f      	str	r7, [r5, #0]
 800cd18:	e7b1      	b.n	800cc7e <__sflush_r+0x1a>
 800cd1a:	89a3      	ldrh	r3, [r4, #12]
 800cd1c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd20:	81a3      	strh	r3, [r4, #12]
 800cd22:	e7ad      	b.n	800cc80 <__sflush_r+0x1c>
 800cd24:	690f      	ldr	r7, [r1, #16]
 800cd26:	2f00      	cmp	r7, #0
 800cd28:	d0a9      	beq.n	800cc7e <__sflush_r+0x1a>
 800cd2a:	0793      	lsls	r3, r2, #30
 800cd2c:	680e      	ldr	r6, [r1, #0]
 800cd2e:	bf08      	it	eq
 800cd30:	694b      	ldreq	r3, [r1, #20]
 800cd32:	600f      	str	r7, [r1, #0]
 800cd34:	bf18      	it	ne
 800cd36:	2300      	movne	r3, #0
 800cd38:	eba6 0807 	sub.w	r8, r6, r7
 800cd3c:	608b      	str	r3, [r1, #8]
 800cd3e:	f1b8 0f00 	cmp.w	r8, #0
 800cd42:	dd9c      	ble.n	800cc7e <__sflush_r+0x1a>
 800cd44:	6a21      	ldr	r1, [r4, #32]
 800cd46:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 800cd48:	4643      	mov	r3, r8
 800cd4a:	463a      	mov	r2, r7
 800cd4c:	4628      	mov	r0, r5
 800cd4e:	47b0      	blx	r6
 800cd50:	2800      	cmp	r0, #0
 800cd52:	dc06      	bgt.n	800cd62 <__sflush_r+0xfe>
 800cd54:	89a3      	ldrh	r3, [r4, #12]
 800cd56:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800cd5a:	81a3      	strh	r3, [r4, #12]
 800cd5c:	f04f 30ff 	mov.w	r0, #4294967295
 800cd60:	e78e      	b.n	800cc80 <__sflush_r+0x1c>
 800cd62:	4407      	add	r7, r0
 800cd64:	eba8 0800 	sub.w	r8, r8, r0
 800cd68:	e7e9      	b.n	800cd3e <__sflush_r+0xda>
 800cd6a:	bf00      	nop
 800cd6c:	20400001 	.word	0x20400001

0800cd70 <_fflush_r>:
 800cd70:	b538      	push	{r3, r4, r5, lr}
 800cd72:	690b      	ldr	r3, [r1, #16]
 800cd74:	4605      	mov	r5, r0
 800cd76:	460c      	mov	r4, r1
 800cd78:	b913      	cbnz	r3, 800cd80 <_fflush_r+0x10>
 800cd7a:	2500      	movs	r5, #0
 800cd7c:	4628      	mov	r0, r5
 800cd7e:	bd38      	pop	{r3, r4, r5, pc}
 800cd80:	b118      	cbz	r0, 800cd8a <_fflush_r+0x1a>
 800cd82:	6983      	ldr	r3, [r0, #24]
 800cd84:	b90b      	cbnz	r3, 800cd8a <_fflush_r+0x1a>
 800cd86:	f000 f887 	bl	800ce98 <__sinit>
 800cd8a:	4b14      	ldr	r3, [pc, #80]	; (800cddc <_fflush_r+0x6c>)
 800cd8c:	429c      	cmp	r4, r3
 800cd8e:	d11b      	bne.n	800cdc8 <_fflush_r+0x58>
 800cd90:	686c      	ldr	r4, [r5, #4]
 800cd92:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800cd96:	2b00      	cmp	r3, #0
 800cd98:	d0ef      	beq.n	800cd7a <_fflush_r+0xa>
 800cd9a:	6e62      	ldr	r2, [r4, #100]	; 0x64
 800cd9c:	07d0      	lsls	r0, r2, #31
 800cd9e:	d404      	bmi.n	800cdaa <_fflush_r+0x3a>
 800cda0:	0599      	lsls	r1, r3, #22
 800cda2:	d402      	bmi.n	800cdaa <_fflush_r+0x3a>
 800cda4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cda6:	f000 f91a 	bl	800cfde <__retarget_lock_acquire_recursive>
 800cdaa:	4628      	mov	r0, r5
 800cdac:	4621      	mov	r1, r4
 800cdae:	f7ff ff59 	bl	800cc64 <__sflush_r>
 800cdb2:	6e63      	ldr	r3, [r4, #100]	; 0x64
 800cdb4:	07da      	lsls	r2, r3, #31
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	d4e0      	bmi.n	800cd7c <_fflush_r+0xc>
 800cdba:	89a3      	ldrh	r3, [r4, #12]
 800cdbc:	059b      	lsls	r3, r3, #22
 800cdbe:	d4dd      	bmi.n	800cd7c <_fflush_r+0xc>
 800cdc0:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800cdc2:	f000 f90d 	bl	800cfe0 <__retarget_lock_release_recursive>
 800cdc6:	e7d9      	b.n	800cd7c <_fflush_r+0xc>
 800cdc8:	4b05      	ldr	r3, [pc, #20]	; (800cde0 <_fflush_r+0x70>)
 800cdca:	429c      	cmp	r4, r3
 800cdcc:	d101      	bne.n	800cdd2 <_fflush_r+0x62>
 800cdce:	68ac      	ldr	r4, [r5, #8]
 800cdd0:	e7df      	b.n	800cd92 <_fflush_r+0x22>
 800cdd2:	4b04      	ldr	r3, [pc, #16]	; (800cde4 <_fflush_r+0x74>)
 800cdd4:	429c      	cmp	r4, r3
 800cdd6:	bf08      	it	eq
 800cdd8:	68ec      	ldreq	r4, [r5, #12]
 800cdda:	e7da      	b.n	800cd92 <_fflush_r+0x22>
 800cddc:	0800ede8 	.word	0x0800ede8
 800cde0:	0800ee08 	.word	0x0800ee08
 800cde4:	0800edc8 	.word	0x0800edc8

0800cde8 <std>:
 800cde8:	2300      	movs	r3, #0
 800cdea:	b510      	push	{r4, lr}
 800cdec:	4604      	mov	r4, r0
 800cdee:	e9c0 3300 	strd	r3, r3, [r0]
 800cdf2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800cdf6:	6083      	str	r3, [r0, #8]
 800cdf8:	8181      	strh	r1, [r0, #12]
 800cdfa:	6643      	str	r3, [r0, #100]	; 0x64
 800cdfc:	81c2      	strh	r2, [r0, #14]
 800cdfe:	6183      	str	r3, [r0, #24]
 800ce00:	4619      	mov	r1, r3
 800ce02:	2208      	movs	r2, #8
 800ce04:	305c      	adds	r0, #92	; 0x5c
 800ce06:	f7fe f9bf 	bl	800b188 <memset>
 800ce0a:	4b05      	ldr	r3, [pc, #20]	; (800ce20 <std+0x38>)
 800ce0c:	6263      	str	r3, [r4, #36]	; 0x24
 800ce0e:	4b05      	ldr	r3, [pc, #20]	; (800ce24 <std+0x3c>)
 800ce10:	62a3      	str	r3, [r4, #40]	; 0x28
 800ce12:	4b05      	ldr	r3, [pc, #20]	; (800ce28 <std+0x40>)
 800ce14:	62e3      	str	r3, [r4, #44]	; 0x2c
 800ce16:	4b05      	ldr	r3, [pc, #20]	; (800ce2c <std+0x44>)
 800ce18:	6224      	str	r4, [r4, #32]
 800ce1a:	6323      	str	r3, [r4, #48]	; 0x30
 800ce1c:	bd10      	pop	{r4, pc}
 800ce1e:	bf00      	nop
 800ce20:	0800daad 	.word	0x0800daad
 800ce24:	0800dacf 	.word	0x0800dacf
 800ce28:	0800db07 	.word	0x0800db07
 800ce2c:	0800db2b 	.word	0x0800db2b

0800ce30 <_cleanup_r>:
 800ce30:	4901      	ldr	r1, [pc, #4]	; (800ce38 <_cleanup_r+0x8>)
 800ce32:	f000 b8af 	b.w	800cf94 <_fwalk_reent>
 800ce36:	bf00      	nop
 800ce38:	0800cd71 	.word	0x0800cd71

0800ce3c <__sfmoreglue>:
 800ce3c:	b570      	push	{r4, r5, r6, lr}
 800ce3e:	2268      	movs	r2, #104	; 0x68
 800ce40:	1e4d      	subs	r5, r1, #1
 800ce42:	4355      	muls	r5, r2
 800ce44:	460e      	mov	r6, r1
 800ce46:	f105 0174 	add.w	r1, r5, #116	; 0x74
 800ce4a:	f7fe fa11 	bl	800b270 <_malloc_r>
 800ce4e:	4604      	mov	r4, r0
 800ce50:	b140      	cbz	r0, 800ce64 <__sfmoreglue+0x28>
 800ce52:	2100      	movs	r1, #0
 800ce54:	e9c0 1600 	strd	r1, r6, [r0]
 800ce58:	300c      	adds	r0, #12
 800ce5a:	60a0      	str	r0, [r4, #8]
 800ce5c:	f105 0268 	add.w	r2, r5, #104	; 0x68
 800ce60:	f7fe f992 	bl	800b188 <memset>
 800ce64:	4620      	mov	r0, r4
 800ce66:	bd70      	pop	{r4, r5, r6, pc}

0800ce68 <__sfp_lock_acquire>:
 800ce68:	4801      	ldr	r0, [pc, #4]	; (800ce70 <__sfp_lock_acquire+0x8>)
 800ce6a:	f000 b8b8 	b.w	800cfde <__retarget_lock_acquire_recursive>
 800ce6e:	bf00      	nop
 800ce70:	20002a31 	.word	0x20002a31

0800ce74 <__sfp_lock_release>:
 800ce74:	4801      	ldr	r0, [pc, #4]	; (800ce7c <__sfp_lock_release+0x8>)
 800ce76:	f000 b8b3 	b.w	800cfe0 <__retarget_lock_release_recursive>
 800ce7a:	bf00      	nop
 800ce7c:	20002a31 	.word	0x20002a31

0800ce80 <__sinit_lock_acquire>:
 800ce80:	4801      	ldr	r0, [pc, #4]	; (800ce88 <__sinit_lock_acquire+0x8>)
 800ce82:	f000 b8ac 	b.w	800cfde <__retarget_lock_acquire_recursive>
 800ce86:	bf00      	nop
 800ce88:	20002a32 	.word	0x20002a32

0800ce8c <__sinit_lock_release>:
 800ce8c:	4801      	ldr	r0, [pc, #4]	; (800ce94 <__sinit_lock_release+0x8>)
 800ce8e:	f000 b8a7 	b.w	800cfe0 <__retarget_lock_release_recursive>
 800ce92:	bf00      	nop
 800ce94:	20002a32 	.word	0x20002a32

0800ce98 <__sinit>:
 800ce98:	b510      	push	{r4, lr}
 800ce9a:	4604      	mov	r4, r0
 800ce9c:	f7ff fff0 	bl	800ce80 <__sinit_lock_acquire>
 800cea0:	69a3      	ldr	r3, [r4, #24]
 800cea2:	b11b      	cbz	r3, 800ceac <__sinit+0x14>
 800cea4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800cea8:	f7ff bff0 	b.w	800ce8c <__sinit_lock_release>
 800ceac:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 800ceb0:	6523      	str	r3, [r4, #80]	; 0x50
 800ceb2:	4b13      	ldr	r3, [pc, #76]	; (800cf00 <__sinit+0x68>)
 800ceb4:	4a13      	ldr	r2, [pc, #76]	; (800cf04 <__sinit+0x6c>)
 800ceb6:	681b      	ldr	r3, [r3, #0]
 800ceb8:	62a2      	str	r2, [r4, #40]	; 0x28
 800ceba:	42a3      	cmp	r3, r4
 800cebc:	bf04      	itt	eq
 800cebe:	2301      	moveq	r3, #1
 800cec0:	61a3      	streq	r3, [r4, #24]
 800cec2:	4620      	mov	r0, r4
 800cec4:	f000 f820 	bl	800cf08 <__sfp>
 800cec8:	6060      	str	r0, [r4, #4]
 800ceca:	4620      	mov	r0, r4
 800cecc:	f000 f81c 	bl	800cf08 <__sfp>
 800ced0:	60a0      	str	r0, [r4, #8]
 800ced2:	4620      	mov	r0, r4
 800ced4:	f000 f818 	bl	800cf08 <__sfp>
 800ced8:	2200      	movs	r2, #0
 800ceda:	60e0      	str	r0, [r4, #12]
 800cedc:	2104      	movs	r1, #4
 800cede:	6860      	ldr	r0, [r4, #4]
 800cee0:	f7ff ff82 	bl	800cde8 <std>
 800cee4:	68a0      	ldr	r0, [r4, #8]
 800cee6:	2201      	movs	r2, #1
 800cee8:	2109      	movs	r1, #9
 800ceea:	f7ff ff7d 	bl	800cde8 <std>
 800ceee:	68e0      	ldr	r0, [r4, #12]
 800cef0:	2202      	movs	r2, #2
 800cef2:	2112      	movs	r1, #18
 800cef4:	f7ff ff78 	bl	800cde8 <std>
 800cef8:	2301      	movs	r3, #1
 800cefa:	61a3      	str	r3, [r4, #24]
 800cefc:	e7d2      	b.n	800cea4 <__sinit+0xc>
 800cefe:	bf00      	nop
 800cf00:	0800ed00 	.word	0x0800ed00
 800cf04:	0800ce31 	.word	0x0800ce31

0800cf08 <__sfp>:
 800cf08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800cf0a:	4607      	mov	r7, r0
 800cf0c:	f7ff ffac 	bl	800ce68 <__sfp_lock_acquire>
 800cf10:	4b1e      	ldr	r3, [pc, #120]	; (800cf8c <__sfp+0x84>)
 800cf12:	681e      	ldr	r6, [r3, #0]
 800cf14:	69b3      	ldr	r3, [r6, #24]
 800cf16:	b913      	cbnz	r3, 800cf1e <__sfp+0x16>
 800cf18:	4630      	mov	r0, r6
 800cf1a:	f7ff ffbd 	bl	800ce98 <__sinit>
 800cf1e:	3648      	adds	r6, #72	; 0x48
 800cf20:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 800cf24:	3b01      	subs	r3, #1
 800cf26:	d503      	bpl.n	800cf30 <__sfp+0x28>
 800cf28:	6833      	ldr	r3, [r6, #0]
 800cf2a:	b30b      	cbz	r3, 800cf70 <__sfp+0x68>
 800cf2c:	6836      	ldr	r6, [r6, #0]
 800cf2e:	e7f7      	b.n	800cf20 <__sfp+0x18>
 800cf30:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 800cf34:	b9d5      	cbnz	r5, 800cf6c <__sfp+0x64>
 800cf36:	4b16      	ldr	r3, [pc, #88]	; (800cf90 <__sfp+0x88>)
 800cf38:	60e3      	str	r3, [r4, #12]
 800cf3a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 800cf3e:	6665      	str	r5, [r4, #100]	; 0x64
 800cf40:	f000 f84c 	bl	800cfdc <__retarget_lock_init_recursive>
 800cf44:	f7ff ff96 	bl	800ce74 <__sfp_lock_release>
 800cf48:	e9c4 5501 	strd	r5, r5, [r4, #4]
 800cf4c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 800cf50:	6025      	str	r5, [r4, #0]
 800cf52:	61a5      	str	r5, [r4, #24]
 800cf54:	2208      	movs	r2, #8
 800cf56:	4629      	mov	r1, r5
 800cf58:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 800cf5c:	f7fe f914 	bl	800b188 <memset>
 800cf60:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 800cf64:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 800cf68:	4620      	mov	r0, r4
 800cf6a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800cf6c:	3468      	adds	r4, #104	; 0x68
 800cf6e:	e7d9      	b.n	800cf24 <__sfp+0x1c>
 800cf70:	2104      	movs	r1, #4
 800cf72:	4638      	mov	r0, r7
 800cf74:	f7ff ff62 	bl	800ce3c <__sfmoreglue>
 800cf78:	4604      	mov	r4, r0
 800cf7a:	6030      	str	r0, [r6, #0]
 800cf7c:	2800      	cmp	r0, #0
 800cf7e:	d1d5      	bne.n	800cf2c <__sfp+0x24>
 800cf80:	f7ff ff78 	bl	800ce74 <__sfp_lock_release>
 800cf84:	230c      	movs	r3, #12
 800cf86:	603b      	str	r3, [r7, #0]
 800cf88:	e7ee      	b.n	800cf68 <__sfp+0x60>
 800cf8a:	bf00      	nop
 800cf8c:	0800ed00 	.word	0x0800ed00
 800cf90:	ffff0001 	.word	0xffff0001

0800cf94 <_fwalk_reent>:
 800cf94:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf98:	4606      	mov	r6, r0
 800cf9a:	4688      	mov	r8, r1
 800cf9c:	f100 0448 	add.w	r4, r0, #72	; 0x48
 800cfa0:	2700      	movs	r7, #0
 800cfa2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800cfa6:	f1b9 0901 	subs.w	r9, r9, #1
 800cfaa:	d505      	bpl.n	800cfb8 <_fwalk_reent+0x24>
 800cfac:	6824      	ldr	r4, [r4, #0]
 800cfae:	2c00      	cmp	r4, #0
 800cfb0:	d1f7      	bne.n	800cfa2 <_fwalk_reent+0xe>
 800cfb2:	4638      	mov	r0, r7
 800cfb4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfb8:	89ab      	ldrh	r3, [r5, #12]
 800cfba:	2b01      	cmp	r3, #1
 800cfbc:	d907      	bls.n	800cfce <_fwalk_reent+0x3a>
 800cfbe:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800cfc2:	3301      	adds	r3, #1
 800cfc4:	d003      	beq.n	800cfce <_fwalk_reent+0x3a>
 800cfc6:	4629      	mov	r1, r5
 800cfc8:	4630      	mov	r0, r6
 800cfca:	47c0      	blx	r8
 800cfcc:	4307      	orrs	r7, r0
 800cfce:	3568      	adds	r5, #104	; 0x68
 800cfd0:	e7e9      	b.n	800cfa6 <_fwalk_reent+0x12>
	...

0800cfd4 <_localeconv_r>:
 800cfd4:	4800      	ldr	r0, [pc, #0]	; (800cfd8 <_localeconv_r+0x4>)
 800cfd6:	4770      	bx	lr
 800cfd8:	200002d8 	.word	0x200002d8

0800cfdc <__retarget_lock_init_recursive>:
 800cfdc:	4770      	bx	lr

0800cfde <__retarget_lock_acquire_recursive>:
 800cfde:	4770      	bx	lr

0800cfe0 <__retarget_lock_release_recursive>:
 800cfe0:	4770      	bx	lr

0800cfe2 <__swhatbuf_r>:
 800cfe2:	b570      	push	{r4, r5, r6, lr}
 800cfe4:	460e      	mov	r6, r1
 800cfe6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800cfea:	2900      	cmp	r1, #0
 800cfec:	b096      	sub	sp, #88	; 0x58
 800cfee:	4614      	mov	r4, r2
 800cff0:	461d      	mov	r5, r3
 800cff2:	da08      	bge.n	800d006 <__swhatbuf_r+0x24>
 800cff4:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 800cff8:	2200      	movs	r2, #0
 800cffa:	602a      	str	r2, [r5, #0]
 800cffc:	061a      	lsls	r2, r3, #24
 800cffe:	d410      	bmi.n	800d022 <__swhatbuf_r+0x40>
 800d000:	f44f 6380 	mov.w	r3, #1024	; 0x400
 800d004:	e00e      	b.n	800d024 <__swhatbuf_r+0x42>
 800d006:	466a      	mov	r2, sp
 800d008:	f000 fde6 	bl	800dbd8 <_fstat_r>
 800d00c:	2800      	cmp	r0, #0
 800d00e:	dbf1      	blt.n	800cff4 <__swhatbuf_r+0x12>
 800d010:	9a01      	ldr	r2, [sp, #4]
 800d012:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 800d016:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 800d01a:	425a      	negs	r2, r3
 800d01c:	415a      	adcs	r2, r3
 800d01e:	602a      	str	r2, [r5, #0]
 800d020:	e7ee      	b.n	800d000 <__swhatbuf_r+0x1e>
 800d022:	2340      	movs	r3, #64	; 0x40
 800d024:	2000      	movs	r0, #0
 800d026:	6023      	str	r3, [r4, #0]
 800d028:	b016      	add	sp, #88	; 0x58
 800d02a:	bd70      	pop	{r4, r5, r6, pc}

0800d02c <__smakebuf_r>:
 800d02c:	898b      	ldrh	r3, [r1, #12]
 800d02e:	b573      	push	{r0, r1, r4, r5, r6, lr}
 800d030:	079d      	lsls	r5, r3, #30
 800d032:	4606      	mov	r6, r0
 800d034:	460c      	mov	r4, r1
 800d036:	d507      	bpl.n	800d048 <__smakebuf_r+0x1c>
 800d038:	f104 0347 	add.w	r3, r4, #71	; 0x47
 800d03c:	6023      	str	r3, [r4, #0]
 800d03e:	6123      	str	r3, [r4, #16]
 800d040:	2301      	movs	r3, #1
 800d042:	6163      	str	r3, [r4, #20]
 800d044:	b002      	add	sp, #8
 800d046:	bd70      	pop	{r4, r5, r6, pc}
 800d048:	ab01      	add	r3, sp, #4
 800d04a:	466a      	mov	r2, sp
 800d04c:	f7ff ffc9 	bl	800cfe2 <__swhatbuf_r>
 800d050:	9900      	ldr	r1, [sp, #0]
 800d052:	4605      	mov	r5, r0
 800d054:	4630      	mov	r0, r6
 800d056:	f7fe f90b 	bl	800b270 <_malloc_r>
 800d05a:	b948      	cbnz	r0, 800d070 <__smakebuf_r+0x44>
 800d05c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d060:	059a      	lsls	r2, r3, #22
 800d062:	d4ef      	bmi.n	800d044 <__smakebuf_r+0x18>
 800d064:	f023 0303 	bic.w	r3, r3, #3
 800d068:	f043 0302 	orr.w	r3, r3, #2
 800d06c:	81a3      	strh	r3, [r4, #12]
 800d06e:	e7e3      	b.n	800d038 <__smakebuf_r+0xc>
 800d070:	4b0d      	ldr	r3, [pc, #52]	; (800d0a8 <__smakebuf_r+0x7c>)
 800d072:	62b3      	str	r3, [r6, #40]	; 0x28
 800d074:	89a3      	ldrh	r3, [r4, #12]
 800d076:	6020      	str	r0, [r4, #0]
 800d078:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800d07c:	81a3      	strh	r3, [r4, #12]
 800d07e:	9b00      	ldr	r3, [sp, #0]
 800d080:	6163      	str	r3, [r4, #20]
 800d082:	9b01      	ldr	r3, [sp, #4]
 800d084:	6120      	str	r0, [r4, #16]
 800d086:	b15b      	cbz	r3, 800d0a0 <__smakebuf_r+0x74>
 800d088:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d08c:	4630      	mov	r0, r6
 800d08e:	f000 fdb5 	bl	800dbfc <_isatty_r>
 800d092:	b128      	cbz	r0, 800d0a0 <__smakebuf_r+0x74>
 800d094:	89a3      	ldrh	r3, [r4, #12]
 800d096:	f023 0303 	bic.w	r3, r3, #3
 800d09a:	f043 0301 	orr.w	r3, r3, #1
 800d09e:	81a3      	strh	r3, [r4, #12]
 800d0a0:	89a0      	ldrh	r0, [r4, #12]
 800d0a2:	4305      	orrs	r5, r0
 800d0a4:	81a5      	strh	r5, [r4, #12]
 800d0a6:	e7cd      	b.n	800d044 <__smakebuf_r+0x18>
 800d0a8:	0800ce31 	.word	0x0800ce31

0800d0ac <__malloc_lock>:
 800d0ac:	4801      	ldr	r0, [pc, #4]	; (800d0b4 <__malloc_lock+0x8>)
 800d0ae:	f7ff bf96 	b.w	800cfde <__retarget_lock_acquire_recursive>
 800d0b2:	bf00      	nop
 800d0b4:	20002a30 	.word	0x20002a30

0800d0b8 <__malloc_unlock>:
 800d0b8:	4801      	ldr	r0, [pc, #4]	; (800d0c0 <__malloc_unlock+0x8>)
 800d0ba:	f7ff bf91 	b.w	800cfe0 <__retarget_lock_release_recursive>
 800d0be:	bf00      	nop
 800d0c0:	20002a30 	.word	0x20002a30

0800d0c4 <_Balloc>:
 800d0c4:	b570      	push	{r4, r5, r6, lr}
 800d0c6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d0c8:	4604      	mov	r4, r0
 800d0ca:	460d      	mov	r5, r1
 800d0cc:	b976      	cbnz	r6, 800d0ec <_Balloc+0x28>
 800d0ce:	2010      	movs	r0, #16
 800d0d0:	f7fe f834 	bl	800b13c <malloc>
 800d0d4:	4602      	mov	r2, r0
 800d0d6:	6260      	str	r0, [r4, #36]	; 0x24
 800d0d8:	b920      	cbnz	r0, 800d0e4 <_Balloc+0x20>
 800d0da:	4b18      	ldr	r3, [pc, #96]	; (800d13c <_Balloc+0x78>)
 800d0dc:	4818      	ldr	r0, [pc, #96]	; (800d140 <_Balloc+0x7c>)
 800d0de:	2166      	movs	r1, #102	; 0x66
 800d0e0:	f000 fd3a 	bl	800db58 <__assert_func>
 800d0e4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d0e8:	6006      	str	r6, [r0, #0]
 800d0ea:	60c6      	str	r6, [r0, #12]
 800d0ec:	6a66      	ldr	r6, [r4, #36]	; 0x24
 800d0ee:	68f3      	ldr	r3, [r6, #12]
 800d0f0:	b183      	cbz	r3, 800d114 <_Balloc+0x50>
 800d0f2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d0f4:	68db      	ldr	r3, [r3, #12]
 800d0f6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800d0fa:	b9b8      	cbnz	r0, 800d12c <_Balloc+0x68>
 800d0fc:	2101      	movs	r1, #1
 800d0fe:	fa01 f605 	lsl.w	r6, r1, r5
 800d102:	1d72      	adds	r2, r6, #5
 800d104:	0092      	lsls	r2, r2, #2
 800d106:	4620      	mov	r0, r4
 800d108:	f000 fb60 	bl	800d7cc <_calloc_r>
 800d10c:	b160      	cbz	r0, 800d128 <_Balloc+0x64>
 800d10e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800d112:	e00e      	b.n	800d132 <_Balloc+0x6e>
 800d114:	2221      	movs	r2, #33	; 0x21
 800d116:	2104      	movs	r1, #4
 800d118:	4620      	mov	r0, r4
 800d11a:	f000 fb57 	bl	800d7cc <_calloc_r>
 800d11e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 800d120:	60f0      	str	r0, [r6, #12]
 800d122:	68db      	ldr	r3, [r3, #12]
 800d124:	2b00      	cmp	r3, #0
 800d126:	d1e4      	bne.n	800d0f2 <_Balloc+0x2e>
 800d128:	2000      	movs	r0, #0
 800d12a:	bd70      	pop	{r4, r5, r6, pc}
 800d12c:	6802      	ldr	r2, [r0, #0]
 800d12e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800d132:	2300      	movs	r3, #0
 800d134:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800d138:	e7f7      	b.n	800d12a <_Balloc+0x66>
 800d13a:	bf00      	nop
 800d13c:	0800ed45 	.word	0x0800ed45
 800d140:	0800ee28 	.word	0x0800ee28

0800d144 <_Bfree>:
 800d144:	b570      	push	{r4, r5, r6, lr}
 800d146:	6a46      	ldr	r6, [r0, #36]	; 0x24
 800d148:	4605      	mov	r5, r0
 800d14a:	460c      	mov	r4, r1
 800d14c:	b976      	cbnz	r6, 800d16c <_Bfree+0x28>
 800d14e:	2010      	movs	r0, #16
 800d150:	f7fd fff4 	bl	800b13c <malloc>
 800d154:	4602      	mov	r2, r0
 800d156:	6268      	str	r0, [r5, #36]	; 0x24
 800d158:	b920      	cbnz	r0, 800d164 <_Bfree+0x20>
 800d15a:	4b09      	ldr	r3, [pc, #36]	; (800d180 <_Bfree+0x3c>)
 800d15c:	4809      	ldr	r0, [pc, #36]	; (800d184 <_Bfree+0x40>)
 800d15e:	218a      	movs	r1, #138	; 0x8a
 800d160:	f000 fcfa 	bl	800db58 <__assert_func>
 800d164:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800d168:	6006      	str	r6, [r0, #0]
 800d16a:	60c6      	str	r6, [r0, #12]
 800d16c:	b13c      	cbz	r4, 800d17e <_Bfree+0x3a>
 800d16e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 800d170:	6862      	ldr	r2, [r4, #4]
 800d172:	68db      	ldr	r3, [r3, #12]
 800d174:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800d178:	6021      	str	r1, [r4, #0]
 800d17a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800d17e:	bd70      	pop	{r4, r5, r6, pc}
 800d180:	0800ed45 	.word	0x0800ed45
 800d184:	0800ee28 	.word	0x0800ee28

0800d188 <__multadd>:
 800d188:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d18c:	690d      	ldr	r5, [r1, #16]
 800d18e:	4607      	mov	r7, r0
 800d190:	460c      	mov	r4, r1
 800d192:	461e      	mov	r6, r3
 800d194:	f101 0c14 	add.w	ip, r1, #20
 800d198:	2000      	movs	r0, #0
 800d19a:	f8dc 3000 	ldr.w	r3, [ip]
 800d19e:	b299      	uxth	r1, r3
 800d1a0:	fb02 6101 	mla	r1, r2, r1, r6
 800d1a4:	0c1e      	lsrs	r6, r3, #16
 800d1a6:	0c0b      	lsrs	r3, r1, #16
 800d1a8:	fb02 3306 	mla	r3, r2, r6, r3
 800d1ac:	b289      	uxth	r1, r1
 800d1ae:	3001      	adds	r0, #1
 800d1b0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800d1b4:	4285      	cmp	r5, r0
 800d1b6:	f84c 1b04 	str.w	r1, [ip], #4
 800d1ba:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800d1be:	dcec      	bgt.n	800d19a <__multadd+0x12>
 800d1c0:	b30e      	cbz	r6, 800d206 <__multadd+0x7e>
 800d1c2:	68a3      	ldr	r3, [r4, #8]
 800d1c4:	42ab      	cmp	r3, r5
 800d1c6:	dc19      	bgt.n	800d1fc <__multadd+0x74>
 800d1c8:	6861      	ldr	r1, [r4, #4]
 800d1ca:	4638      	mov	r0, r7
 800d1cc:	3101      	adds	r1, #1
 800d1ce:	f7ff ff79 	bl	800d0c4 <_Balloc>
 800d1d2:	4680      	mov	r8, r0
 800d1d4:	b928      	cbnz	r0, 800d1e2 <__multadd+0x5a>
 800d1d6:	4602      	mov	r2, r0
 800d1d8:	4b0c      	ldr	r3, [pc, #48]	; (800d20c <__multadd+0x84>)
 800d1da:	480d      	ldr	r0, [pc, #52]	; (800d210 <__multadd+0x88>)
 800d1dc:	21b5      	movs	r1, #181	; 0xb5
 800d1de:	f000 fcbb 	bl	800db58 <__assert_func>
 800d1e2:	6922      	ldr	r2, [r4, #16]
 800d1e4:	3202      	adds	r2, #2
 800d1e6:	f104 010c 	add.w	r1, r4, #12
 800d1ea:	0092      	lsls	r2, r2, #2
 800d1ec:	300c      	adds	r0, #12
 800d1ee:	f7fd ffbd 	bl	800b16c <memcpy>
 800d1f2:	4621      	mov	r1, r4
 800d1f4:	4638      	mov	r0, r7
 800d1f6:	f7ff ffa5 	bl	800d144 <_Bfree>
 800d1fa:	4644      	mov	r4, r8
 800d1fc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800d200:	3501      	adds	r5, #1
 800d202:	615e      	str	r6, [r3, #20]
 800d204:	6125      	str	r5, [r4, #16]
 800d206:	4620      	mov	r0, r4
 800d208:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d20c:	0800edb7 	.word	0x0800edb7
 800d210:	0800ee28 	.word	0x0800ee28

0800d214 <__hi0bits>:
 800d214:	0c03      	lsrs	r3, r0, #16
 800d216:	041b      	lsls	r3, r3, #16
 800d218:	b9d3      	cbnz	r3, 800d250 <__hi0bits+0x3c>
 800d21a:	0400      	lsls	r0, r0, #16
 800d21c:	2310      	movs	r3, #16
 800d21e:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 800d222:	bf04      	itt	eq
 800d224:	0200      	lsleq	r0, r0, #8
 800d226:	3308      	addeq	r3, #8
 800d228:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 800d22c:	bf04      	itt	eq
 800d22e:	0100      	lsleq	r0, r0, #4
 800d230:	3304      	addeq	r3, #4
 800d232:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 800d236:	bf04      	itt	eq
 800d238:	0080      	lsleq	r0, r0, #2
 800d23a:	3302      	addeq	r3, #2
 800d23c:	2800      	cmp	r0, #0
 800d23e:	db05      	blt.n	800d24c <__hi0bits+0x38>
 800d240:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 800d244:	f103 0301 	add.w	r3, r3, #1
 800d248:	bf08      	it	eq
 800d24a:	2320      	moveq	r3, #32
 800d24c:	4618      	mov	r0, r3
 800d24e:	4770      	bx	lr
 800d250:	2300      	movs	r3, #0
 800d252:	e7e4      	b.n	800d21e <__hi0bits+0xa>

0800d254 <__lo0bits>:
 800d254:	6803      	ldr	r3, [r0, #0]
 800d256:	f013 0207 	ands.w	r2, r3, #7
 800d25a:	4601      	mov	r1, r0
 800d25c:	d00b      	beq.n	800d276 <__lo0bits+0x22>
 800d25e:	07da      	lsls	r2, r3, #31
 800d260:	d423      	bmi.n	800d2aa <__lo0bits+0x56>
 800d262:	0798      	lsls	r0, r3, #30
 800d264:	bf49      	itett	mi
 800d266:	085b      	lsrmi	r3, r3, #1
 800d268:	089b      	lsrpl	r3, r3, #2
 800d26a:	2001      	movmi	r0, #1
 800d26c:	600b      	strmi	r3, [r1, #0]
 800d26e:	bf5c      	itt	pl
 800d270:	600b      	strpl	r3, [r1, #0]
 800d272:	2002      	movpl	r0, #2
 800d274:	4770      	bx	lr
 800d276:	b298      	uxth	r0, r3
 800d278:	b9a8      	cbnz	r0, 800d2a6 <__lo0bits+0x52>
 800d27a:	0c1b      	lsrs	r3, r3, #16
 800d27c:	2010      	movs	r0, #16
 800d27e:	b2da      	uxtb	r2, r3
 800d280:	b90a      	cbnz	r2, 800d286 <__lo0bits+0x32>
 800d282:	3008      	adds	r0, #8
 800d284:	0a1b      	lsrs	r3, r3, #8
 800d286:	071a      	lsls	r2, r3, #28
 800d288:	bf04      	itt	eq
 800d28a:	091b      	lsreq	r3, r3, #4
 800d28c:	3004      	addeq	r0, #4
 800d28e:	079a      	lsls	r2, r3, #30
 800d290:	bf04      	itt	eq
 800d292:	089b      	lsreq	r3, r3, #2
 800d294:	3002      	addeq	r0, #2
 800d296:	07da      	lsls	r2, r3, #31
 800d298:	d403      	bmi.n	800d2a2 <__lo0bits+0x4e>
 800d29a:	085b      	lsrs	r3, r3, #1
 800d29c:	f100 0001 	add.w	r0, r0, #1
 800d2a0:	d005      	beq.n	800d2ae <__lo0bits+0x5a>
 800d2a2:	600b      	str	r3, [r1, #0]
 800d2a4:	4770      	bx	lr
 800d2a6:	4610      	mov	r0, r2
 800d2a8:	e7e9      	b.n	800d27e <__lo0bits+0x2a>
 800d2aa:	2000      	movs	r0, #0
 800d2ac:	4770      	bx	lr
 800d2ae:	2020      	movs	r0, #32
 800d2b0:	4770      	bx	lr
	...

0800d2b4 <__i2b>:
 800d2b4:	b510      	push	{r4, lr}
 800d2b6:	460c      	mov	r4, r1
 800d2b8:	2101      	movs	r1, #1
 800d2ba:	f7ff ff03 	bl	800d0c4 <_Balloc>
 800d2be:	4602      	mov	r2, r0
 800d2c0:	b928      	cbnz	r0, 800d2ce <__i2b+0x1a>
 800d2c2:	4b05      	ldr	r3, [pc, #20]	; (800d2d8 <__i2b+0x24>)
 800d2c4:	4805      	ldr	r0, [pc, #20]	; (800d2dc <__i2b+0x28>)
 800d2c6:	f44f 71a0 	mov.w	r1, #320	; 0x140
 800d2ca:	f000 fc45 	bl	800db58 <__assert_func>
 800d2ce:	2301      	movs	r3, #1
 800d2d0:	6144      	str	r4, [r0, #20]
 800d2d2:	6103      	str	r3, [r0, #16]
 800d2d4:	bd10      	pop	{r4, pc}
 800d2d6:	bf00      	nop
 800d2d8:	0800edb7 	.word	0x0800edb7
 800d2dc:	0800ee28 	.word	0x0800ee28

0800d2e0 <__multiply>:
 800d2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d2e4:	4691      	mov	r9, r2
 800d2e6:	690a      	ldr	r2, [r1, #16]
 800d2e8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 800d2ec:	429a      	cmp	r2, r3
 800d2ee:	bfb8      	it	lt
 800d2f0:	460b      	movlt	r3, r1
 800d2f2:	460c      	mov	r4, r1
 800d2f4:	bfbc      	itt	lt
 800d2f6:	464c      	movlt	r4, r9
 800d2f8:	4699      	movlt	r9, r3
 800d2fa:	6927      	ldr	r7, [r4, #16]
 800d2fc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800d300:	68a3      	ldr	r3, [r4, #8]
 800d302:	6861      	ldr	r1, [r4, #4]
 800d304:	eb07 060a 	add.w	r6, r7, sl
 800d308:	42b3      	cmp	r3, r6
 800d30a:	b085      	sub	sp, #20
 800d30c:	bfb8      	it	lt
 800d30e:	3101      	addlt	r1, #1
 800d310:	f7ff fed8 	bl	800d0c4 <_Balloc>
 800d314:	b930      	cbnz	r0, 800d324 <__multiply+0x44>
 800d316:	4602      	mov	r2, r0
 800d318:	4b44      	ldr	r3, [pc, #272]	; (800d42c <__multiply+0x14c>)
 800d31a:	4845      	ldr	r0, [pc, #276]	; (800d430 <__multiply+0x150>)
 800d31c:	f240 115d 	movw	r1, #349	; 0x15d
 800d320:	f000 fc1a 	bl	800db58 <__assert_func>
 800d324:	f100 0514 	add.w	r5, r0, #20
 800d328:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 800d32c:	462b      	mov	r3, r5
 800d32e:	2200      	movs	r2, #0
 800d330:	4543      	cmp	r3, r8
 800d332:	d321      	bcc.n	800d378 <__multiply+0x98>
 800d334:	f104 0314 	add.w	r3, r4, #20
 800d338:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 800d33c:	f109 0314 	add.w	r3, r9, #20
 800d340:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 800d344:	9202      	str	r2, [sp, #8]
 800d346:	1b3a      	subs	r2, r7, r4
 800d348:	3a15      	subs	r2, #21
 800d34a:	f022 0203 	bic.w	r2, r2, #3
 800d34e:	3204      	adds	r2, #4
 800d350:	f104 0115 	add.w	r1, r4, #21
 800d354:	428f      	cmp	r7, r1
 800d356:	bf38      	it	cc
 800d358:	2204      	movcc	r2, #4
 800d35a:	9201      	str	r2, [sp, #4]
 800d35c:	9a02      	ldr	r2, [sp, #8]
 800d35e:	9303      	str	r3, [sp, #12]
 800d360:	429a      	cmp	r2, r3
 800d362:	d80c      	bhi.n	800d37e <__multiply+0x9e>
 800d364:	2e00      	cmp	r6, #0
 800d366:	dd03      	ble.n	800d370 <__multiply+0x90>
 800d368:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 800d36c:	2b00      	cmp	r3, #0
 800d36e:	d05a      	beq.n	800d426 <__multiply+0x146>
 800d370:	6106      	str	r6, [r0, #16]
 800d372:	b005      	add	sp, #20
 800d374:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d378:	f843 2b04 	str.w	r2, [r3], #4
 800d37c:	e7d8      	b.n	800d330 <__multiply+0x50>
 800d37e:	f8b3 a000 	ldrh.w	sl, [r3]
 800d382:	f1ba 0f00 	cmp.w	sl, #0
 800d386:	d024      	beq.n	800d3d2 <__multiply+0xf2>
 800d388:	f104 0e14 	add.w	lr, r4, #20
 800d38c:	46a9      	mov	r9, r5
 800d38e:	f04f 0c00 	mov.w	ip, #0
 800d392:	f85e 2b04 	ldr.w	r2, [lr], #4
 800d396:	f8d9 1000 	ldr.w	r1, [r9]
 800d39a:	fa1f fb82 	uxth.w	fp, r2
 800d39e:	b289      	uxth	r1, r1
 800d3a0:	fb0a 110b 	mla	r1, sl, fp, r1
 800d3a4:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 800d3a8:	f8d9 2000 	ldr.w	r2, [r9]
 800d3ac:	4461      	add	r1, ip
 800d3ae:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3b2:	fb0a c20b 	mla	r2, sl, fp, ip
 800d3b6:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 800d3ba:	b289      	uxth	r1, r1
 800d3bc:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 800d3c0:	4577      	cmp	r7, lr
 800d3c2:	f849 1b04 	str.w	r1, [r9], #4
 800d3c6:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 800d3ca:	d8e2      	bhi.n	800d392 <__multiply+0xb2>
 800d3cc:	9a01      	ldr	r2, [sp, #4]
 800d3ce:	f845 c002 	str.w	ip, [r5, r2]
 800d3d2:	9a03      	ldr	r2, [sp, #12]
 800d3d4:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 800d3d8:	3304      	adds	r3, #4
 800d3da:	f1b9 0f00 	cmp.w	r9, #0
 800d3de:	d020      	beq.n	800d422 <__multiply+0x142>
 800d3e0:	6829      	ldr	r1, [r5, #0]
 800d3e2:	f104 0c14 	add.w	ip, r4, #20
 800d3e6:	46ae      	mov	lr, r5
 800d3e8:	f04f 0a00 	mov.w	sl, #0
 800d3ec:	f8bc b000 	ldrh.w	fp, [ip]
 800d3f0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 800d3f4:	fb09 220b 	mla	r2, r9, fp, r2
 800d3f8:	4492      	add	sl, r2
 800d3fa:	b289      	uxth	r1, r1
 800d3fc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 800d400:	f84e 1b04 	str.w	r1, [lr], #4
 800d404:	f85c 2b04 	ldr.w	r2, [ip], #4
 800d408:	f8be 1000 	ldrh.w	r1, [lr]
 800d40c:	0c12      	lsrs	r2, r2, #16
 800d40e:	fb09 1102 	mla	r1, r9, r2, r1
 800d412:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 800d416:	4567      	cmp	r7, ip
 800d418:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 800d41c:	d8e6      	bhi.n	800d3ec <__multiply+0x10c>
 800d41e:	9a01      	ldr	r2, [sp, #4]
 800d420:	50a9      	str	r1, [r5, r2]
 800d422:	3504      	adds	r5, #4
 800d424:	e79a      	b.n	800d35c <__multiply+0x7c>
 800d426:	3e01      	subs	r6, #1
 800d428:	e79c      	b.n	800d364 <__multiply+0x84>
 800d42a:	bf00      	nop
 800d42c:	0800edb7 	.word	0x0800edb7
 800d430:	0800ee28 	.word	0x0800ee28

0800d434 <__pow5mult>:
 800d434:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800d438:	4615      	mov	r5, r2
 800d43a:	f012 0203 	ands.w	r2, r2, #3
 800d43e:	4606      	mov	r6, r0
 800d440:	460f      	mov	r7, r1
 800d442:	d007      	beq.n	800d454 <__pow5mult+0x20>
 800d444:	4c25      	ldr	r4, [pc, #148]	; (800d4dc <__pow5mult+0xa8>)
 800d446:	3a01      	subs	r2, #1
 800d448:	2300      	movs	r3, #0
 800d44a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800d44e:	f7ff fe9b 	bl	800d188 <__multadd>
 800d452:	4607      	mov	r7, r0
 800d454:	10ad      	asrs	r5, r5, #2
 800d456:	d03d      	beq.n	800d4d4 <__pow5mult+0xa0>
 800d458:	6a74      	ldr	r4, [r6, #36]	; 0x24
 800d45a:	b97c      	cbnz	r4, 800d47c <__pow5mult+0x48>
 800d45c:	2010      	movs	r0, #16
 800d45e:	f7fd fe6d 	bl	800b13c <malloc>
 800d462:	4602      	mov	r2, r0
 800d464:	6270      	str	r0, [r6, #36]	; 0x24
 800d466:	b928      	cbnz	r0, 800d474 <__pow5mult+0x40>
 800d468:	4b1d      	ldr	r3, [pc, #116]	; (800d4e0 <__pow5mult+0xac>)
 800d46a:	481e      	ldr	r0, [pc, #120]	; (800d4e4 <__pow5mult+0xb0>)
 800d46c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 800d470:	f000 fb72 	bl	800db58 <__assert_func>
 800d474:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800d478:	6004      	str	r4, [r0, #0]
 800d47a:	60c4      	str	r4, [r0, #12]
 800d47c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 800d480:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800d484:	b94c      	cbnz	r4, 800d49a <__pow5mult+0x66>
 800d486:	f240 2171 	movw	r1, #625	; 0x271
 800d48a:	4630      	mov	r0, r6
 800d48c:	f7ff ff12 	bl	800d2b4 <__i2b>
 800d490:	2300      	movs	r3, #0
 800d492:	f8c8 0008 	str.w	r0, [r8, #8]
 800d496:	4604      	mov	r4, r0
 800d498:	6003      	str	r3, [r0, #0]
 800d49a:	f04f 0900 	mov.w	r9, #0
 800d49e:	07eb      	lsls	r3, r5, #31
 800d4a0:	d50a      	bpl.n	800d4b8 <__pow5mult+0x84>
 800d4a2:	4639      	mov	r1, r7
 800d4a4:	4622      	mov	r2, r4
 800d4a6:	4630      	mov	r0, r6
 800d4a8:	f7ff ff1a 	bl	800d2e0 <__multiply>
 800d4ac:	4639      	mov	r1, r7
 800d4ae:	4680      	mov	r8, r0
 800d4b0:	4630      	mov	r0, r6
 800d4b2:	f7ff fe47 	bl	800d144 <_Bfree>
 800d4b6:	4647      	mov	r7, r8
 800d4b8:	106d      	asrs	r5, r5, #1
 800d4ba:	d00b      	beq.n	800d4d4 <__pow5mult+0xa0>
 800d4bc:	6820      	ldr	r0, [r4, #0]
 800d4be:	b938      	cbnz	r0, 800d4d0 <__pow5mult+0x9c>
 800d4c0:	4622      	mov	r2, r4
 800d4c2:	4621      	mov	r1, r4
 800d4c4:	4630      	mov	r0, r6
 800d4c6:	f7ff ff0b 	bl	800d2e0 <__multiply>
 800d4ca:	6020      	str	r0, [r4, #0]
 800d4cc:	f8c0 9000 	str.w	r9, [r0]
 800d4d0:	4604      	mov	r4, r0
 800d4d2:	e7e4      	b.n	800d49e <__pow5mult+0x6a>
 800d4d4:	4638      	mov	r0, r7
 800d4d6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800d4da:	bf00      	nop
 800d4dc:	0800ef78 	.word	0x0800ef78
 800d4e0:	0800ed45 	.word	0x0800ed45
 800d4e4:	0800ee28 	.word	0x0800ee28

0800d4e8 <__lshift>:
 800d4e8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800d4ec:	460c      	mov	r4, r1
 800d4ee:	6849      	ldr	r1, [r1, #4]
 800d4f0:	6923      	ldr	r3, [r4, #16]
 800d4f2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800d4f6:	68a3      	ldr	r3, [r4, #8]
 800d4f8:	4607      	mov	r7, r0
 800d4fa:	4691      	mov	r9, r2
 800d4fc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800d500:	f108 0601 	add.w	r6, r8, #1
 800d504:	42b3      	cmp	r3, r6
 800d506:	db0b      	blt.n	800d520 <__lshift+0x38>
 800d508:	4638      	mov	r0, r7
 800d50a:	f7ff fddb 	bl	800d0c4 <_Balloc>
 800d50e:	4605      	mov	r5, r0
 800d510:	b948      	cbnz	r0, 800d526 <__lshift+0x3e>
 800d512:	4602      	mov	r2, r0
 800d514:	4b2a      	ldr	r3, [pc, #168]	; (800d5c0 <__lshift+0xd8>)
 800d516:	482b      	ldr	r0, [pc, #172]	; (800d5c4 <__lshift+0xdc>)
 800d518:	f240 11d9 	movw	r1, #473	; 0x1d9
 800d51c:	f000 fb1c 	bl	800db58 <__assert_func>
 800d520:	3101      	adds	r1, #1
 800d522:	005b      	lsls	r3, r3, #1
 800d524:	e7ee      	b.n	800d504 <__lshift+0x1c>
 800d526:	2300      	movs	r3, #0
 800d528:	f100 0114 	add.w	r1, r0, #20
 800d52c:	f100 0210 	add.w	r2, r0, #16
 800d530:	4618      	mov	r0, r3
 800d532:	4553      	cmp	r3, sl
 800d534:	db37      	blt.n	800d5a6 <__lshift+0xbe>
 800d536:	6920      	ldr	r0, [r4, #16]
 800d538:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d53c:	f104 0314 	add.w	r3, r4, #20
 800d540:	f019 091f 	ands.w	r9, r9, #31
 800d544:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d548:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 800d54c:	d02f      	beq.n	800d5ae <__lshift+0xc6>
 800d54e:	f1c9 0e20 	rsb	lr, r9, #32
 800d552:	468a      	mov	sl, r1
 800d554:	f04f 0c00 	mov.w	ip, #0
 800d558:	681a      	ldr	r2, [r3, #0]
 800d55a:	fa02 f209 	lsl.w	r2, r2, r9
 800d55e:	ea42 020c 	orr.w	r2, r2, ip
 800d562:	f84a 2b04 	str.w	r2, [sl], #4
 800d566:	f853 2b04 	ldr.w	r2, [r3], #4
 800d56a:	4298      	cmp	r0, r3
 800d56c:	fa22 fc0e 	lsr.w	ip, r2, lr
 800d570:	d8f2      	bhi.n	800d558 <__lshift+0x70>
 800d572:	1b03      	subs	r3, r0, r4
 800d574:	3b15      	subs	r3, #21
 800d576:	f023 0303 	bic.w	r3, r3, #3
 800d57a:	3304      	adds	r3, #4
 800d57c:	f104 0215 	add.w	r2, r4, #21
 800d580:	4290      	cmp	r0, r2
 800d582:	bf38      	it	cc
 800d584:	2304      	movcc	r3, #4
 800d586:	f841 c003 	str.w	ip, [r1, r3]
 800d58a:	f1bc 0f00 	cmp.w	ip, #0
 800d58e:	d001      	beq.n	800d594 <__lshift+0xac>
 800d590:	f108 0602 	add.w	r6, r8, #2
 800d594:	3e01      	subs	r6, #1
 800d596:	4638      	mov	r0, r7
 800d598:	612e      	str	r6, [r5, #16]
 800d59a:	4621      	mov	r1, r4
 800d59c:	f7ff fdd2 	bl	800d144 <_Bfree>
 800d5a0:	4628      	mov	r0, r5
 800d5a2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d5a6:	f842 0f04 	str.w	r0, [r2, #4]!
 800d5aa:	3301      	adds	r3, #1
 800d5ac:	e7c1      	b.n	800d532 <__lshift+0x4a>
 800d5ae:	3904      	subs	r1, #4
 800d5b0:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5b4:	f841 2f04 	str.w	r2, [r1, #4]!
 800d5b8:	4298      	cmp	r0, r3
 800d5ba:	d8f9      	bhi.n	800d5b0 <__lshift+0xc8>
 800d5bc:	e7ea      	b.n	800d594 <__lshift+0xac>
 800d5be:	bf00      	nop
 800d5c0:	0800edb7 	.word	0x0800edb7
 800d5c4:	0800ee28 	.word	0x0800ee28

0800d5c8 <__mcmp>:
 800d5c8:	b530      	push	{r4, r5, lr}
 800d5ca:	6902      	ldr	r2, [r0, #16]
 800d5cc:	690c      	ldr	r4, [r1, #16]
 800d5ce:	1b12      	subs	r2, r2, r4
 800d5d0:	d10e      	bne.n	800d5f0 <__mcmp+0x28>
 800d5d2:	f100 0314 	add.w	r3, r0, #20
 800d5d6:	3114      	adds	r1, #20
 800d5d8:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 800d5dc:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 800d5e0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 800d5e4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 800d5e8:	42a5      	cmp	r5, r4
 800d5ea:	d003      	beq.n	800d5f4 <__mcmp+0x2c>
 800d5ec:	d305      	bcc.n	800d5fa <__mcmp+0x32>
 800d5ee:	2201      	movs	r2, #1
 800d5f0:	4610      	mov	r0, r2
 800d5f2:	bd30      	pop	{r4, r5, pc}
 800d5f4:	4283      	cmp	r3, r0
 800d5f6:	d3f3      	bcc.n	800d5e0 <__mcmp+0x18>
 800d5f8:	e7fa      	b.n	800d5f0 <__mcmp+0x28>
 800d5fa:	f04f 32ff 	mov.w	r2, #4294967295
 800d5fe:	e7f7      	b.n	800d5f0 <__mcmp+0x28>

0800d600 <__mdiff>:
 800d600:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d604:	460c      	mov	r4, r1
 800d606:	4606      	mov	r6, r0
 800d608:	4611      	mov	r1, r2
 800d60a:	4620      	mov	r0, r4
 800d60c:	4690      	mov	r8, r2
 800d60e:	f7ff ffdb 	bl	800d5c8 <__mcmp>
 800d612:	1e05      	subs	r5, r0, #0
 800d614:	d110      	bne.n	800d638 <__mdiff+0x38>
 800d616:	4629      	mov	r1, r5
 800d618:	4630      	mov	r0, r6
 800d61a:	f7ff fd53 	bl	800d0c4 <_Balloc>
 800d61e:	b930      	cbnz	r0, 800d62e <__mdiff+0x2e>
 800d620:	4b3a      	ldr	r3, [pc, #232]	; (800d70c <__mdiff+0x10c>)
 800d622:	4602      	mov	r2, r0
 800d624:	f240 2132 	movw	r1, #562	; 0x232
 800d628:	4839      	ldr	r0, [pc, #228]	; (800d710 <__mdiff+0x110>)
 800d62a:	f000 fa95 	bl	800db58 <__assert_func>
 800d62e:	2301      	movs	r3, #1
 800d630:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d634:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d638:	bfa4      	itt	ge
 800d63a:	4643      	movge	r3, r8
 800d63c:	46a0      	movge	r8, r4
 800d63e:	4630      	mov	r0, r6
 800d640:	f8d8 1004 	ldr.w	r1, [r8, #4]
 800d644:	bfa6      	itte	ge
 800d646:	461c      	movge	r4, r3
 800d648:	2500      	movge	r5, #0
 800d64a:	2501      	movlt	r5, #1
 800d64c:	f7ff fd3a 	bl	800d0c4 <_Balloc>
 800d650:	b920      	cbnz	r0, 800d65c <__mdiff+0x5c>
 800d652:	4b2e      	ldr	r3, [pc, #184]	; (800d70c <__mdiff+0x10c>)
 800d654:	4602      	mov	r2, r0
 800d656:	f44f 7110 	mov.w	r1, #576	; 0x240
 800d65a:	e7e5      	b.n	800d628 <__mdiff+0x28>
 800d65c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 800d660:	6926      	ldr	r6, [r4, #16]
 800d662:	60c5      	str	r5, [r0, #12]
 800d664:	f104 0914 	add.w	r9, r4, #20
 800d668:	f108 0514 	add.w	r5, r8, #20
 800d66c:	f100 0e14 	add.w	lr, r0, #20
 800d670:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 800d674:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 800d678:	f108 0210 	add.w	r2, r8, #16
 800d67c:	46f2      	mov	sl, lr
 800d67e:	2100      	movs	r1, #0
 800d680:	f859 3b04 	ldr.w	r3, [r9], #4
 800d684:	f852 bf04 	ldr.w	fp, [r2, #4]!
 800d688:	fa1f f883 	uxth.w	r8, r3
 800d68c:	fa11 f18b 	uxtah	r1, r1, fp
 800d690:	0c1b      	lsrs	r3, r3, #16
 800d692:	eba1 0808 	sub.w	r8, r1, r8
 800d696:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 800d69a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 800d69e:	fa1f f888 	uxth.w	r8, r8
 800d6a2:	1419      	asrs	r1, r3, #16
 800d6a4:	454e      	cmp	r6, r9
 800d6a6:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 800d6aa:	f84a 3b04 	str.w	r3, [sl], #4
 800d6ae:	d8e7      	bhi.n	800d680 <__mdiff+0x80>
 800d6b0:	1b33      	subs	r3, r6, r4
 800d6b2:	3b15      	subs	r3, #21
 800d6b4:	f023 0303 	bic.w	r3, r3, #3
 800d6b8:	3304      	adds	r3, #4
 800d6ba:	3415      	adds	r4, #21
 800d6bc:	42a6      	cmp	r6, r4
 800d6be:	bf38      	it	cc
 800d6c0:	2304      	movcc	r3, #4
 800d6c2:	441d      	add	r5, r3
 800d6c4:	4473      	add	r3, lr
 800d6c6:	469e      	mov	lr, r3
 800d6c8:	462e      	mov	r6, r5
 800d6ca:	4566      	cmp	r6, ip
 800d6cc:	d30e      	bcc.n	800d6ec <__mdiff+0xec>
 800d6ce:	f10c 0203 	add.w	r2, ip, #3
 800d6d2:	1b52      	subs	r2, r2, r5
 800d6d4:	f022 0203 	bic.w	r2, r2, #3
 800d6d8:	3d03      	subs	r5, #3
 800d6da:	45ac      	cmp	ip, r5
 800d6dc:	bf38      	it	cc
 800d6de:	2200      	movcc	r2, #0
 800d6e0:	441a      	add	r2, r3
 800d6e2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 800d6e6:	b17b      	cbz	r3, 800d708 <__mdiff+0x108>
 800d6e8:	6107      	str	r7, [r0, #16]
 800d6ea:	e7a3      	b.n	800d634 <__mdiff+0x34>
 800d6ec:	f856 8b04 	ldr.w	r8, [r6], #4
 800d6f0:	fa11 f288 	uxtah	r2, r1, r8
 800d6f4:	1414      	asrs	r4, r2, #16
 800d6f6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 800d6fa:	b292      	uxth	r2, r2
 800d6fc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 800d700:	f84e 2b04 	str.w	r2, [lr], #4
 800d704:	1421      	asrs	r1, r4, #16
 800d706:	e7e0      	b.n	800d6ca <__mdiff+0xca>
 800d708:	3f01      	subs	r7, #1
 800d70a:	e7ea      	b.n	800d6e2 <__mdiff+0xe2>
 800d70c:	0800edb7 	.word	0x0800edb7
 800d710:	0800ee28 	.word	0x0800ee28

0800d714 <__d2b>:
 800d714:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d718:	4689      	mov	r9, r1
 800d71a:	2101      	movs	r1, #1
 800d71c:	ec57 6b10 	vmov	r6, r7, d0
 800d720:	4690      	mov	r8, r2
 800d722:	f7ff fccf 	bl	800d0c4 <_Balloc>
 800d726:	4604      	mov	r4, r0
 800d728:	b930      	cbnz	r0, 800d738 <__d2b+0x24>
 800d72a:	4602      	mov	r2, r0
 800d72c:	4b25      	ldr	r3, [pc, #148]	; (800d7c4 <__d2b+0xb0>)
 800d72e:	4826      	ldr	r0, [pc, #152]	; (800d7c8 <__d2b+0xb4>)
 800d730:	f240 310a 	movw	r1, #778	; 0x30a
 800d734:	f000 fa10 	bl	800db58 <__assert_func>
 800d738:	f3c7 550a 	ubfx	r5, r7, #20, #11
 800d73c:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800d740:	bb35      	cbnz	r5, 800d790 <__d2b+0x7c>
 800d742:	2e00      	cmp	r6, #0
 800d744:	9301      	str	r3, [sp, #4]
 800d746:	d028      	beq.n	800d79a <__d2b+0x86>
 800d748:	4668      	mov	r0, sp
 800d74a:	9600      	str	r6, [sp, #0]
 800d74c:	f7ff fd82 	bl	800d254 <__lo0bits>
 800d750:	9900      	ldr	r1, [sp, #0]
 800d752:	b300      	cbz	r0, 800d796 <__d2b+0x82>
 800d754:	9a01      	ldr	r2, [sp, #4]
 800d756:	f1c0 0320 	rsb	r3, r0, #32
 800d75a:	fa02 f303 	lsl.w	r3, r2, r3
 800d75e:	430b      	orrs	r3, r1
 800d760:	40c2      	lsrs	r2, r0
 800d762:	6163      	str	r3, [r4, #20]
 800d764:	9201      	str	r2, [sp, #4]
 800d766:	9b01      	ldr	r3, [sp, #4]
 800d768:	61a3      	str	r3, [r4, #24]
 800d76a:	2b00      	cmp	r3, #0
 800d76c:	bf14      	ite	ne
 800d76e:	2202      	movne	r2, #2
 800d770:	2201      	moveq	r2, #1
 800d772:	6122      	str	r2, [r4, #16]
 800d774:	b1d5      	cbz	r5, 800d7ac <__d2b+0x98>
 800d776:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800d77a:	4405      	add	r5, r0
 800d77c:	f8c9 5000 	str.w	r5, [r9]
 800d780:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 800d784:	f8c8 0000 	str.w	r0, [r8]
 800d788:	4620      	mov	r0, r4
 800d78a:	b003      	add	sp, #12
 800d78c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d790:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800d794:	e7d5      	b.n	800d742 <__d2b+0x2e>
 800d796:	6161      	str	r1, [r4, #20]
 800d798:	e7e5      	b.n	800d766 <__d2b+0x52>
 800d79a:	a801      	add	r0, sp, #4
 800d79c:	f7ff fd5a 	bl	800d254 <__lo0bits>
 800d7a0:	9b01      	ldr	r3, [sp, #4]
 800d7a2:	6163      	str	r3, [r4, #20]
 800d7a4:	2201      	movs	r2, #1
 800d7a6:	6122      	str	r2, [r4, #16]
 800d7a8:	3020      	adds	r0, #32
 800d7aa:	e7e3      	b.n	800d774 <__d2b+0x60>
 800d7ac:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d7b0:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 800d7b4:	f8c9 0000 	str.w	r0, [r9]
 800d7b8:	6918      	ldr	r0, [r3, #16]
 800d7ba:	f7ff fd2b 	bl	800d214 <__hi0bits>
 800d7be:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d7c2:	e7df      	b.n	800d784 <__d2b+0x70>
 800d7c4:	0800edb7 	.word	0x0800edb7
 800d7c8:	0800ee28 	.word	0x0800ee28

0800d7cc <_calloc_r>:
 800d7cc:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800d7ce:	fba1 2402 	umull	r2, r4, r1, r2
 800d7d2:	b94c      	cbnz	r4, 800d7e8 <_calloc_r+0x1c>
 800d7d4:	4611      	mov	r1, r2
 800d7d6:	9201      	str	r2, [sp, #4]
 800d7d8:	f7fd fd4a 	bl	800b270 <_malloc_r>
 800d7dc:	9a01      	ldr	r2, [sp, #4]
 800d7de:	4605      	mov	r5, r0
 800d7e0:	b930      	cbnz	r0, 800d7f0 <_calloc_r+0x24>
 800d7e2:	4628      	mov	r0, r5
 800d7e4:	b003      	add	sp, #12
 800d7e6:	bd30      	pop	{r4, r5, pc}
 800d7e8:	220c      	movs	r2, #12
 800d7ea:	6002      	str	r2, [r0, #0]
 800d7ec:	2500      	movs	r5, #0
 800d7ee:	e7f8      	b.n	800d7e2 <_calloc_r+0x16>
 800d7f0:	4621      	mov	r1, r4
 800d7f2:	f7fd fcc9 	bl	800b188 <memset>
 800d7f6:	e7f4      	b.n	800d7e2 <_calloc_r+0x16>

0800d7f8 <__sfputc_r>:
 800d7f8:	6893      	ldr	r3, [r2, #8]
 800d7fa:	3b01      	subs	r3, #1
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	b410      	push	{r4}
 800d800:	6093      	str	r3, [r2, #8]
 800d802:	da08      	bge.n	800d816 <__sfputc_r+0x1e>
 800d804:	6994      	ldr	r4, [r2, #24]
 800d806:	42a3      	cmp	r3, r4
 800d808:	db01      	blt.n	800d80e <__sfputc_r+0x16>
 800d80a:	290a      	cmp	r1, #10
 800d80c:	d103      	bne.n	800d816 <__sfputc_r+0x1e>
 800d80e:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d812:	f7fe baed 	b.w	800bdf0 <__swbuf_r>
 800d816:	6813      	ldr	r3, [r2, #0]
 800d818:	1c58      	adds	r0, r3, #1
 800d81a:	6010      	str	r0, [r2, #0]
 800d81c:	7019      	strb	r1, [r3, #0]
 800d81e:	4608      	mov	r0, r1
 800d820:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d824:	4770      	bx	lr

0800d826 <__sfputs_r>:
 800d826:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d828:	4606      	mov	r6, r0
 800d82a:	460f      	mov	r7, r1
 800d82c:	4614      	mov	r4, r2
 800d82e:	18d5      	adds	r5, r2, r3
 800d830:	42ac      	cmp	r4, r5
 800d832:	d101      	bne.n	800d838 <__sfputs_r+0x12>
 800d834:	2000      	movs	r0, #0
 800d836:	e007      	b.n	800d848 <__sfputs_r+0x22>
 800d838:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d83c:	463a      	mov	r2, r7
 800d83e:	4630      	mov	r0, r6
 800d840:	f7ff ffda 	bl	800d7f8 <__sfputc_r>
 800d844:	1c43      	adds	r3, r0, #1
 800d846:	d1f3      	bne.n	800d830 <__sfputs_r+0xa>
 800d848:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d84c <_vfiprintf_r>:
 800d84c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d850:	460d      	mov	r5, r1
 800d852:	b09d      	sub	sp, #116	; 0x74
 800d854:	4614      	mov	r4, r2
 800d856:	4698      	mov	r8, r3
 800d858:	4606      	mov	r6, r0
 800d85a:	b118      	cbz	r0, 800d864 <_vfiprintf_r+0x18>
 800d85c:	6983      	ldr	r3, [r0, #24]
 800d85e:	b90b      	cbnz	r3, 800d864 <_vfiprintf_r+0x18>
 800d860:	f7ff fb1a 	bl	800ce98 <__sinit>
 800d864:	4b89      	ldr	r3, [pc, #548]	; (800da8c <_vfiprintf_r+0x240>)
 800d866:	429d      	cmp	r5, r3
 800d868:	d11b      	bne.n	800d8a2 <_vfiprintf_r+0x56>
 800d86a:	6875      	ldr	r5, [r6, #4]
 800d86c:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d86e:	07d9      	lsls	r1, r3, #31
 800d870:	d405      	bmi.n	800d87e <_vfiprintf_r+0x32>
 800d872:	89ab      	ldrh	r3, [r5, #12]
 800d874:	059a      	lsls	r2, r3, #22
 800d876:	d402      	bmi.n	800d87e <_vfiprintf_r+0x32>
 800d878:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d87a:	f7ff fbb0 	bl	800cfde <__retarget_lock_acquire_recursive>
 800d87e:	89ab      	ldrh	r3, [r5, #12]
 800d880:	071b      	lsls	r3, r3, #28
 800d882:	d501      	bpl.n	800d888 <_vfiprintf_r+0x3c>
 800d884:	692b      	ldr	r3, [r5, #16]
 800d886:	b9eb      	cbnz	r3, 800d8c4 <_vfiprintf_r+0x78>
 800d888:	4629      	mov	r1, r5
 800d88a:	4630      	mov	r0, r6
 800d88c:	f7fe fb02 	bl	800be94 <__swsetup_r>
 800d890:	b1c0      	cbz	r0, 800d8c4 <_vfiprintf_r+0x78>
 800d892:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800d894:	07dc      	lsls	r4, r3, #31
 800d896:	d50e      	bpl.n	800d8b6 <_vfiprintf_r+0x6a>
 800d898:	f04f 30ff 	mov.w	r0, #4294967295
 800d89c:	b01d      	add	sp, #116	; 0x74
 800d89e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d8a2:	4b7b      	ldr	r3, [pc, #492]	; (800da90 <_vfiprintf_r+0x244>)
 800d8a4:	429d      	cmp	r5, r3
 800d8a6:	d101      	bne.n	800d8ac <_vfiprintf_r+0x60>
 800d8a8:	68b5      	ldr	r5, [r6, #8]
 800d8aa:	e7df      	b.n	800d86c <_vfiprintf_r+0x20>
 800d8ac:	4b79      	ldr	r3, [pc, #484]	; (800da94 <_vfiprintf_r+0x248>)
 800d8ae:	429d      	cmp	r5, r3
 800d8b0:	bf08      	it	eq
 800d8b2:	68f5      	ldreq	r5, [r6, #12]
 800d8b4:	e7da      	b.n	800d86c <_vfiprintf_r+0x20>
 800d8b6:	89ab      	ldrh	r3, [r5, #12]
 800d8b8:	0598      	lsls	r0, r3, #22
 800d8ba:	d4ed      	bmi.n	800d898 <_vfiprintf_r+0x4c>
 800d8bc:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800d8be:	f7ff fb8f 	bl	800cfe0 <__retarget_lock_release_recursive>
 800d8c2:	e7e9      	b.n	800d898 <_vfiprintf_r+0x4c>
 800d8c4:	2300      	movs	r3, #0
 800d8c6:	9309      	str	r3, [sp, #36]	; 0x24
 800d8c8:	2320      	movs	r3, #32
 800d8ca:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800d8ce:	f8cd 800c 	str.w	r8, [sp, #12]
 800d8d2:	2330      	movs	r3, #48	; 0x30
 800d8d4:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800da98 <_vfiprintf_r+0x24c>
 800d8d8:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800d8dc:	f04f 0901 	mov.w	r9, #1
 800d8e0:	4623      	mov	r3, r4
 800d8e2:	469a      	mov	sl, r3
 800d8e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d8e8:	b10a      	cbz	r2, 800d8ee <_vfiprintf_r+0xa2>
 800d8ea:	2a25      	cmp	r2, #37	; 0x25
 800d8ec:	d1f9      	bne.n	800d8e2 <_vfiprintf_r+0x96>
 800d8ee:	ebba 0b04 	subs.w	fp, sl, r4
 800d8f2:	d00b      	beq.n	800d90c <_vfiprintf_r+0xc0>
 800d8f4:	465b      	mov	r3, fp
 800d8f6:	4622      	mov	r2, r4
 800d8f8:	4629      	mov	r1, r5
 800d8fa:	4630      	mov	r0, r6
 800d8fc:	f7ff ff93 	bl	800d826 <__sfputs_r>
 800d900:	3001      	adds	r0, #1
 800d902:	f000 80aa 	beq.w	800da5a <_vfiprintf_r+0x20e>
 800d906:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800d908:	445a      	add	r2, fp
 800d90a:	9209      	str	r2, [sp, #36]	; 0x24
 800d90c:	f89a 3000 	ldrb.w	r3, [sl]
 800d910:	2b00      	cmp	r3, #0
 800d912:	f000 80a2 	beq.w	800da5a <_vfiprintf_r+0x20e>
 800d916:	2300      	movs	r3, #0
 800d918:	f04f 32ff 	mov.w	r2, #4294967295
 800d91c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d920:	f10a 0a01 	add.w	sl, sl, #1
 800d924:	9304      	str	r3, [sp, #16]
 800d926:	9307      	str	r3, [sp, #28]
 800d928:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 800d92c:	931a      	str	r3, [sp, #104]	; 0x68
 800d92e:	4654      	mov	r4, sl
 800d930:	2205      	movs	r2, #5
 800d932:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d936:	4858      	ldr	r0, [pc, #352]	; (800da98 <_vfiprintf_r+0x24c>)
 800d938:	f7f2 fc72 	bl	8000220 <memchr>
 800d93c:	9a04      	ldr	r2, [sp, #16]
 800d93e:	b9d8      	cbnz	r0, 800d978 <_vfiprintf_r+0x12c>
 800d940:	06d1      	lsls	r1, r2, #27
 800d942:	bf44      	itt	mi
 800d944:	2320      	movmi	r3, #32
 800d946:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d94a:	0713      	lsls	r3, r2, #28
 800d94c:	bf44      	itt	mi
 800d94e:	232b      	movmi	r3, #43	; 0x2b
 800d950:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800d954:	f89a 3000 	ldrb.w	r3, [sl]
 800d958:	2b2a      	cmp	r3, #42	; 0x2a
 800d95a:	d015      	beq.n	800d988 <_vfiprintf_r+0x13c>
 800d95c:	9a07      	ldr	r2, [sp, #28]
 800d95e:	4654      	mov	r4, sl
 800d960:	2000      	movs	r0, #0
 800d962:	f04f 0c0a 	mov.w	ip, #10
 800d966:	4621      	mov	r1, r4
 800d968:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d96c:	3b30      	subs	r3, #48	; 0x30
 800d96e:	2b09      	cmp	r3, #9
 800d970:	d94e      	bls.n	800da10 <_vfiprintf_r+0x1c4>
 800d972:	b1b0      	cbz	r0, 800d9a2 <_vfiprintf_r+0x156>
 800d974:	9207      	str	r2, [sp, #28]
 800d976:	e014      	b.n	800d9a2 <_vfiprintf_r+0x156>
 800d978:	eba0 0308 	sub.w	r3, r0, r8
 800d97c:	fa09 f303 	lsl.w	r3, r9, r3
 800d980:	4313      	orrs	r3, r2
 800d982:	9304      	str	r3, [sp, #16]
 800d984:	46a2      	mov	sl, r4
 800d986:	e7d2      	b.n	800d92e <_vfiprintf_r+0xe2>
 800d988:	9b03      	ldr	r3, [sp, #12]
 800d98a:	1d19      	adds	r1, r3, #4
 800d98c:	681b      	ldr	r3, [r3, #0]
 800d98e:	9103      	str	r1, [sp, #12]
 800d990:	2b00      	cmp	r3, #0
 800d992:	bfbb      	ittet	lt
 800d994:	425b      	neglt	r3, r3
 800d996:	f042 0202 	orrlt.w	r2, r2, #2
 800d99a:	9307      	strge	r3, [sp, #28]
 800d99c:	9307      	strlt	r3, [sp, #28]
 800d99e:	bfb8      	it	lt
 800d9a0:	9204      	strlt	r2, [sp, #16]
 800d9a2:	7823      	ldrb	r3, [r4, #0]
 800d9a4:	2b2e      	cmp	r3, #46	; 0x2e
 800d9a6:	d10c      	bne.n	800d9c2 <_vfiprintf_r+0x176>
 800d9a8:	7863      	ldrb	r3, [r4, #1]
 800d9aa:	2b2a      	cmp	r3, #42	; 0x2a
 800d9ac:	d135      	bne.n	800da1a <_vfiprintf_r+0x1ce>
 800d9ae:	9b03      	ldr	r3, [sp, #12]
 800d9b0:	1d1a      	adds	r2, r3, #4
 800d9b2:	681b      	ldr	r3, [r3, #0]
 800d9b4:	9203      	str	r2, [sp, #12]
 800d9b6:	2b00      	cmp	r3, #0
 800d9b8:	bfb8      	it	lt
 800d9ba:	f04f 33ff 	movlt.w	r3, #4294967295
 800d9be:	3402      	adds	r4, #2
 800d9c0:	9305      	str	r3, [sp, #20]
 800d9c2:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 800daa8 <_vfiprintf_r+0x25c>
 800d9c6:	7821      	ldrb	r1, [r4, #0]
 800d9c8:	2203      	movs	r2, #3
 800d9ca:	4650      	mov	r0, sl
 800d9cc:	f7f2 fc28 	bl	8000220 <memchr>
 800d9d0:	b140      	cbz	r0, 800d9e4 <_vfiprintf_r+0x198>
 800d9d2:	2340      	movs	r3, #64	; 0x40
 800d9d4:	eba0 000a 	sub.w	r0, r0, sl
 800d9d8:	fa03 f000 	lsl.w	r0, r3, r0
 800d9dc:	9b04      	ldr	r3, [sp, #16]
 800d9de:	4303      	orrs	r3, r0
 800d9e0:	3401      	adds	r4, #1
 800d9e2:	9304      	str	r3, [sp, #16]
 800d9e4:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d9e8:	482c      	ldr	r0, [pc, #176]	; (800da9c <_vfiprintf_r+0x250>)
 800d9ea:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800d9ee:	2206      	movs	r2, #6
 800d9f0:	f7f2 fc16 	bl	8000220 <memchr>
 800d9f4:	2800      	cmp	r0, #0
 800d9f6:	d03f      	beq.n	800da78 <_vfiprintf_r+0x22c>
 800d9f8:	4b29      	ldr	r3, [pc, #164]	; (800daa0 <_vfiprintf_r+0x254>)
 800d9fa:	bb1b      	cbnz	r3, 800da44 <_vfiprintf_r+0x1f8>
 800d9fc:	9b03      	ldr	r3, [sp, #12]
 800d9fe:	3307      	adds	r3, #7
 800da00:	f023 0307 	bic.w	r3, r3, #7
 800da04:	3308      	adds	r3, #8
 800da06:	9303      	str	r3, [sp, #12]
 800da08:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800da0a:	443b      	add	r3, r7
 800da0c:	9309      	str	r3, [sp, #36]	; 0x24
 800da0e:	e767      	b.n	800d8e0 <_vfiprintf_r+0x94>
 800da10:	fb0c 3202 	mla	r2, ip, r2, r3
 800da14:	460c      	mov	r4, r1
 800da16:	2001      	movs	r0, #1
 800da18:	e7a5      	b.n	800d966 <_vfiprintf_r+0x11a>
 800da1a:	2300      	movs	r3, #0
 800da1c:	3401      	adds	r4, #1
 800da1e:	9305      	str	r3, [sp, #20]
 800da20:	4619      	mov	r1, r3
 800da22:	f04f 0c0a 	mov.w	ip, #10
 800da26:	4620      	mov	r0, r4
 800da28:	f810 2b01 	ldrb.w	r2, [r0], #1
 800da2c:	3a30      	subs	r2, #48	; 0x30
 800da2e:	2a09      	cmp	r2, #9
 800da30:	d903      	bls.n	800da3a <_vfiprintf_r+0x1ee>
 800da32:	2b00      	cmp	r3, #0
 800da34:	d0c5      	beq.n	800d9c2 <_vfiprintf_r+0x176>
 800da36:	9105      	str	r1, [sp, #20]
 800da38:	e7c3      	b.n	800d9c2 <_vfiprintf_r+0x176>
 800da3a:	fb0c 2101 	mla	r1, ip, r1, r2
 800da3e:	4604      	mov	r4, r0
 800da40:	2301      	movs	r3, #1
 800da42:	e7f0      	b.n	800da26 <_vfiprintf_r+0x1da>
 800da44:	ab03      	add	r3, sp, #12
 800da46:	9300      	str	r3, [sp, #0]
 800da48:	462a      	mov	r2, r5
 800da4a:	4b16      	ldr	r3, [pc, #88]	; (800daa4 <_vfiprintf_r+0x258>)
 800da4c:	a904      	add	r1, sp, #16
 800da4e:	4630      	mov	r0, r6
 800da50:	f7fd fd22 	bl	800b498 <_printf_float>
 800da54:	4607      	mov	r7, r0
 800da56:	1c78      	adds	r0, r7, #1
 800da58:	d1d6      	bne.n	800da08 <_vfiprintf_r+0x1bc>
 800da5a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800da5c:	07d9      	lsls	r1, r3, #31
 800da5e:	d405      	bmi.n	800da6c <_vfiprintf_r+0x220>
 800da60:	89ab      	ldrh	r3, [r5, #12]
 800da62:	059a      	lsls	r2, r3, #22
 800da64:	d402      	bmi.n	800da6c <_vfiprintf_r+0x220>
 800da66:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800da68:	f7ff faba 	bl	800cfe0 <__retarget_lock_release_recursive>
 800da6c:	89ab      	ldrh	r3, [r5, #12]
 800da6e:	065b      	lsls	r3, r3, #25
 800da70:	f53f af12 	bmi.w	800d898 <_vfiprintf_r+0x4c>
 800da74:	9809      	ldr	r0, [sp, #36]	; 0x24
 800da76:	e711      	b.n	800d89c <_vfiprintf_r+0x50>
 800da78:	ab03      	add	r3, sp, #12
 800da7a:	9300      	str	r3, [sp, #0]
 800da7c:	462a      	mov	r2, r5
 800da7e:	4b09      	ldr	r3, [pc, #36]	; (800daa4 <_vfiprintf_r+0x258>)
 800da80:	a904      	add	r1, sp, #16
 800da82:	4630      	mov	r0, r6
 800da84:	f7fd ffac 	bl	800b9e0 <_printf_i>
 800da88:	e7e4      	b.n	800da54 <_vfiprintf_r+0x208>
 800da8a:	bf00      	nop
 800da8c:	0800ede8 	.word	0x0800ede8
 800da90:	0800ee08 	.word	0x0800ee08
 800da94:	0800edc8 	.word	0x0800edc8
 800da98:	0800ef84 	.word	0x0800ef84
 800da9c:	0800ef8e 	.word	0x0800ef8e
 800daa0:	0800b499 	.word	0x0800b499
 800daa4:	0800d827 	.word	0x0800d827
 800daa8:	0800ef8a 	.word	0x0800ef8a

0800daac <__sread>:
 800daac:	b510      	push	{r4, lr}
 800daae:	460c      	mov	r4, r1
 800dab0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dab4:	f000 f8d6 	bl	800dc64 <_read_r>
 800dab8:	2800      	cmp	r0, #0
 800daba:	bfab      	itete	ge
 800dabc:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 800dabe:	89a3      	ldrhlt	r3, [r4, #12]
 800dac0:	181b      	addge	r3, r3, r0
 800dac2:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800dac6:	bfac      	ite	ge
 800dac8:	6563      	strge	r3, [r4, #84]	; 0x54
 800daca:	81a3      	strhlt	r3, [r4, #12]
 800dacc:	bd10      	pop	{r4, pc}

0800dace <__swrite>:
 800dace:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800dad2:	461f      	mov	r7, r3
 800dad4:	898b      	ldrh	r3, [r1, #12]
 800dad6:	05db      	lsls	r3, r3, #23
 800dad8:	4605      	mov	r5, r0
 800dada:	460c      	mov	r4, r1
 800dadc:	4616      	mov	r6, r2
 800dade:	d505      	bpl.n	800daec <__swrite+0x1e>
 800dae0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800dae4:	2302      	movs	r3, #2
 800dae6:	2200      	movs	r2, #0
 800dae8:	f000 f898 	bl	800dc1c <_lseek_r>
 800daec:	89a3      	ldrh	r3, [r4, #12]
 800daee:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800daf2:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800daf6:	81a3      	strh	r3, [r4, #12]
 800daf8:	4632      	mov	r2, r6
 800dafa:	463b      	mov	r3, r7
 800dafc:	4628      	mov	r0, r5
 800dafe:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800db02:	f000 b817 	b.w	800db34 <_write_r>

0800db06 <__sseek>:
 800db06:	b510      	push	{r4, lr}
 800db08:	460c      	mov	r4, r1
 800db0a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db0e:	f000 f885 	bl	800dc1c <_lseek_r>
 800db12:	1c43      	adds	r3, r0, #1
 800db14:	89a3      	ldrh	r3, [r4, #12]
 800db16:	bf15      	itete	ne
 800db18:	6560      	strne	r0, [r4, #84]	; 0x54
 800db1a:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 800db1e:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800db22:	81a3      	strheq	r3, [r4, #12]
 800db24:	bf18      	it	ne
 800db26:	81a3      	strhne	r3, [r4, #12]
 800db28:	bd10      	pop	{r4, pc}

0800db2a <__sclose>:
 800db2a:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800db2e:	f000 b831 	b.w	800db94 <_close_r>
	...

0800db34 <_write_r>:
 800db34:	b538      	push	{r3, r4, r5, lr}
 800db36:	4d07      	ldr	r5, [pc, #28]	; (800db54 <_write_r+0x20>)
 800db38:	4604      	mov	r4, r0
 800db3a:	4608      	mov	r0, r1
 800db3c:	4611      	mov	r1, r2
 800db3e:	2200      	movs	r2, #0
 800db40:	602a      	str	r2, [r5, #0]
 800db42:	461a      	mov	r2, r3
 800db44:	f7f6 fd4a 	bl	80045dc <_write>
 800db48:	1c43      	adds	r3, r0, #1
 800db4a:	d102      	bne.n	800db52 <_write_r+0x1e>
 800db4c:	682b      	ldr	r3, [r5, #0]
 800db4e:	b103      	cbz	r3, 800db52 <_write_r+0x1e>
 800db50:	6023      	str	r3, [r4, #0]
 800db52:	bd38      	pop	{r3, r4, r5, pc}
 800db54:	20002a34 	.word	0x20002a34

0800db58 <__assert_func>:
 800db58:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800db5a:	4614      	mov	r4, r2
 800db5c:	461a      	mov	r2, r3
 800db5e:	4b09      	ldr	r3, [pc, #36]	; (800db84 <__assert_func+0x2c>)
 800db60:	681b      	ldr	r3, [r3, #0]
 800db62:	4605      	mov	r5, r0
 800db64:	68d8      	ldr	r0, [r3, #12]
 800db66:	b14c      	cbz	r4, 800db7c <__assert_func+0x24>
 800db68:	4b07      	ldr	r3, [pc, #28]	; (800db88 <__assert_func+0x30>)
 800db6a:	9100      	str	r1, [sp, #0]
 800db6c:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800db70:	4906      	ldr	r1, [pc, #24]	; (800db8c <__assert_func+0x34>)
 800db72:	462b      	mov	r3, r5
 800db74:	f000 f81e 	bl	800dbb4 <fiprintf>
 800db78:	f7fd faae 	bl	800b0d8 <abort>
 800db7c:	4b04      	ldr	r3, [pc, #16]	; (800db90 <__assert_func+0x38>)
 800db7e:	461c      	mov	r4, r3
 800db80:	e7f3      	b.n	800db6a <__assert_func+0x12>
 800db82:	bf00      	nop
 800db84:	20000184 	.word	0x20000184
 800db88:	0800ef95 	.word	0x0800ef95
 800db8c:	0800efa2 	.word	0x0800efa2
 800db90:	0800efd0 	.word	0x0800efd0

0800db94 <_close_r>:
 800db94:	b538      	push	{r3, r4, r5, lr}
 800db96:	4d06      	ldr	r5, [pc, #24]	; (800dbb0 <_close_r+0x1c>)
 800db98:	2300      	movs	r3, #0
 800db9a:	4604      	mov	r4, r0
 800db9c:	4608      	mov	r0, r1
 800db9e:	602b      	str	r3, [r5, #0]
 800dba0:	f7f6 fd36 	bl	8004610 <_close>
 800dba4:	1c43      	adds	r3, r0, #1
 800dba6:	d102      	bne.n	800dbae <_close_r+0x1a>
 800dba8:	682b      	ldr	r3, [r5, #0]
 800dbaa:	b103      	cbz	r3, 800dbae <_close_r+0x1a>
 800dbac:	6023      	str	r3, [r4, #0]
 800dbae:	bd38      	pop	{r3, r4, r5, pc}
 800dbb0:	20002a34 	.word	0x20002a34

0800dbb4 <fiprintf>:
 800dbb4:	b40e      	push	{r1, r2, r3}
 800dbb6:	b503      	push	{r0, r1, lr}
 800dbb8:	4601      	mov	r1, r0
 800dbba:	ab03      	add	r3, sp, #12
 800dbbc:	4805      	ldr	r0, [pc, #20]	; (800dbd4 <fiprintf+0x20>)
 800dbbe:	f853 2b04 	ldr.w	r2, [r3], #4
 800dbc2:	6800      	ldr	r0, [r0, #0]
 800dbc4:	9301      	str	r3, [sp, #4]
 800dbc6:	f7ff fe41 	bl	800d84c <_vfiprintf_r>
 800dbca:	b002      	add	sp, #8
 800dbcc:	f85d eb04 	ldr.w	lr, [sp], #4
 800dbd0:	b003      	add	sp, #12
 800dbd2:	4770      	bx	lr
 800dbd4:	20000184 	.word	0x20000184

0800dbd8 <_fstat_r>:
 800dbd8:	b538      	push	{r3, r4, r5, lr}
 800dbda:	4d07      	ldr	r5, [pc, #28]	; (800dbf8 <_fstat_r+0x20>)
 800dbdc:	2300      	movs	r3, #0
 800dbde:	4604      	mov	r4, r0
 800dbe0:	4608      	mov	r0, r1
 800dbe2:	4611      	mov	r1, r2
 800dbe4:	602b      	str	r3, [r5, #0]
 800dbe6:	f7f6 fd16 	bl	8004616 <_fstat>
 800dbea:	1c43      	adds	r3, r0, #1
 800dbec:	d102      	bne.n	800dbf4 <_fstat_r+0x1c>
 800dbee:	682b      	ldr	r3, [r5, #0]
 800dbf0:	b103      	cbz	r3, 800dbf4 <_fstat_r+0x1c>
 800dbf2:	6023      	str	r3, [r4, #0]
 800dbf4:	bd38      	pop	{r3, r4, r5, pc}
 800dbf6:	bf00      	nop
 800dbf8:	20002a34 	.word	0x20002a34

0800dbfc <_isatty_r>:
 800dbfc:	b538      	push	{r3, r4, r5, lr}
 800dbfe:	4d06      	ldr	r5, [pc, #24]	; (800dc18 <_isatty_r+0x1c>)
 800dc00:	2300      	movs	r3, #0
 800dc02:	4604      	mov	r4, r0
 800dc04:	4608      	mov	r0, r1
 800dc06:	602b      	str	r3, [r5, #0]
 800dc08:	f7f6 fd0a 	bl	8004620 <_isatty>
 800dc0c:	1c43      	adds	r3, r0, #1
 800dc0e:	d102      	bne.n	800dc16 <_isatty_r+0x1a>
 800dc10:	682b      	ldr	r3, [r5, #0]
 800dc12:	b103      	cbz	r3, 800dc16 <_isatty_r+0x1a>
 800dc14:	6023      	str	r3, [r4, #0]
 800dc16:	bd38      	pop	{r3, r4, r5, pc}
 800dc18:	20002a34 	.word	0x20002a34

0800dc1c <_lseek_r>:
 800dc1c:	b538      	push	{r3, r4, r5, lr}
 800dc1e:	4d07      	ldr	r5, [pc, #28]	; (800dc3c <_lseek_r+0x20>)
 800dc20:	4604      	mov	r4, r0
 800dc22:	4608      	mov	r0, r1
 800dc24:	4611      	mov	r1, r2
 800dc26:	2200      	movs	r2, #0
 800dc28:	602a      	str	r2, [r5, #0]
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	f7f6 fcfa 	bl	8004624 <_lseek>
 800dc30:	1c43      	adds	r3, r0, #1
 800dc32:	d102      	bne.n	800dc3a <_lseek_r+0x1e>
 800dc34:	682b      	ldr	r3, [r5, #0]
 800dc36:	b103      	cbz	r3, 800dc3a <_lseek_r+0x1e>
 800dc38:	6023      	str	r3, [r4, #0]
 800dc3a:	bd38      	pop	{r3, r4, r5, pc}
 800dc3c:	20002a34 	.word	0x20002a34

0800dc40 <__ascii_mbtowc>:
 800dc40:	b082      	sub	sp, #8
 800dc42:	b901      	cbnz	r1, 800dc46 <__ascii_mbtowc+0x6>
 800dc44:	a901      	add	r1, sp, #4
 800dc46:	b142      	cbz	r2, 800dc5a <__ascii_mbtowc+0x1a>
 800dc48:	b14b      	cbz	r3, 800dc5e <__ascii_mbtowc+0x1e>
 800dc4a:	7813      	ldrb	r3, [r2, #0]
 800dc4c:	600b      	str	r3, [r1, #0]
 800dc4e:	7812      	ldrb	r2, [r2, #0]
 800dc50:	1e10      	subs	r0, r2, #0
 800dc52:	bf18      	it	ne
 800dc54:	2001      	movne	r0, #1
 800dc56:	b002      	add	sp, #8
 800dc58:	4770      	bx	lr
 800dc5a:	4610      	mov	r0, r2
 800dc5c:	e7fb      	b.n	800dc56 <__ascii_mbtowc+0x16>
 800dc5e:	f06f 0001 	mvn.w	r0, #1
 800dc62:	e7f8      	b.n	800dc56 <__ascii_mbtowc+0x16>

0800dc64 <_read_r>:
 800dc64:	b538      	push	{r3, r4, r5, lr}
 800dc66:	4d07      	ldr	r5, [pc, #28]	; (800dc84 <_read_r+0x20>)
 800dc68:	4604      	mov	r4, r0
 800dc6a:	4608      	mov	r0, r1
 800dc6c:	4611      	mov	r1, r2
 800dc6e:	2200      	movs	r2, #0
 800dc70:	602a      	str	r2, [r5, #0]
 800dc72:	461a      	mov	r2, r3
 800dc74:	f7f6 fca4 	bl	80045c0 <_read>
 800dc78:	1c43      	adds	r3, r0, #1
 800dc7a:	d102      	bne.n	800dc82 <_read_r+0x1e>
 800dc7c:	682b      	ldr	r3, [r5, #0]
 800dc7e:	b103      	cbz	r3, 800dc82 <_read_r+0x1e>
 800dc80:	6023      	str	r3, [r4, #0]
 800dc82:	bd38      	pop	{r3, r4, r5, pc}
 800dc84:	20002a34 	.word	0x20002a34

0800dc88 <__ascii_wctomb>:
 800dc88:	b149      	cbz	r1, 800dc9e <__ascii_wctomb+0x16>
 800dc8a:	2aff      	cmp	r2, #255	; 0xff
 800dc8c:	bf85      	ittet	hi
 800dc8e:	238a      	movhi	r3, #138	; 0x8a
 800dc90:	6003      	strhi	r3, [r0, #0]
 800dc92:	700a      	strbls	r2, [r1, #0]
 800dc94:	f04f 30ff 	movhi.w	r0, #4294967295
 800dc98:	bf98      	it	ls
 800dc9a:	2001      	movls	r0, #1
 800dc9c:	4770      	bx	lr
 800dc9e:	4608      	mov	r0, r1
 800dca0:	4770      	bx	lr
	...

0800dca4 <_init>:
 800dca4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dca6:	bf00      	nop
 800dca8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcaa:	bc08      	pop	{r3}
 800dcac:	469e      	mov	lr, r3
 800dcae:	4770      	bx	lr

0800dcb0 <_fini>:
 800dcb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800dcb2:	bf00      	nop
 800dcb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800dcb6:	bc08      	pop	{r3}
 800dcb8:	469e      	mov	lr, r3
 800dcba:	4770      	bx	lr
