Source Block: hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@227:237@HdlStmAssign
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;

  // axi interface

  up_axi i_up_axi (

Diff Content:
- 232   assign m_axis_mm2s_fsync = vdma_fs_s;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@221:231
  wire            vdma_unf_s;
  wire            vdma_tpm_oos_s;

  // signal name changes

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;

Clone Blocks 2:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@224:234
  // signal name changes

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;


Clone Blocks 3:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@222:232
  wire            vdma_tpm_oos_s;

  // signal name changes

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;

Clone Blocks 4:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@225:235

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;

  // axi interface

Clone Blocks 5:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@226:236
  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;

  // axi interface


Clone Blocks 6:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@223:233

  // signal name changes

  assign up_rstn = s_axi_aresetn;
  assign up_clk = s_axi_aclk;
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;

Clone Blocks 7:
hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@228:238
  assign vdma_clk = m_axis_mm2s_clk;
  assign vdma_valid_s = m_axis_mm2s_tvalid;
  assign vdma_data_s = m_axis_mm2s_tdata;
  assign vdma_fs_ret_s = m_axis_mm2s_fsync_ret;
  assign m_axis_mm2s_fsync = vdma_fs_s;
  assign m_axis_mm2s_tready = vdma_ready_s;

  // axi interface

  up_axi i_up_axi (
    .up_rstn (up_rstn),

