
*** Running vivado
    with args -log system_arbiter_puf_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source system_arbiter_puf_0_0.tcl


****** Vivado v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source system_arbiter_puf_0_0.tcl -notrace
Command: synth_design -top system_arbiter_puf_0_0 -part xc7s50csga324-1 -mode out_of_context
Starting synth_design
WARNING: [IP_Flow 19-3571] IP 'system_arbiter_puf_0_0' is restricted:
* Module reference is stale and needs refreshing.
Attempting to get a license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7s50'
INFO: [Device 21-403] Loading part xc7s50csga324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 130848 
WARNING: [Synth 8-2644] root scope declaration is not allowed in verilog 95/2K mode [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/parameters.vh:4]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 1841.828 ; gain = 208.656 ; free physical = 274 ; free virtual = 7338
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'system_arbiter_puf_0_0' [/home/krek07/Documents/PUF1/PUF/BD/system/ip/system_arbiter_puf_0_0/synth/system_arbiter_puf_0_0.v:58]
INFO: [Synth 8-6157] synthesizing module 'arbiter_puf' [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/arbiter_puf.v:24]
INFO: [Synth 8-6157] synthesizing module 'delay_line' [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/delay_line.v:24]
	Parameter C_LENGTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* dont_touch = "yes" *) [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/delay_line.v:32]
INFO: [Synth 8-6157] synthesizing module 'mux' [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'mux' (1#1) [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/mux.v:23]
INFO: [Synth 8-6155] done synthesizing module 'delay_line' (2#1) [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/delay_line.v:24]
INFO: [Synth 8-6157] synthesizing module 'dff' [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'dff' (3#1) [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/dff.v:23]
INFO: [Synth 8-6155] done synthesizing module 'arbiter_puf' (4#1) [/home/krek07/Documents/PUF1/PUF/PUF.srcs/sources_1/new/arbiter_puf.v:24]
INFO: [Synth 8-6155] done synthesizing module 'system_arbiter_puf_0_0' (5#1) [/home/krek07/Documents/PUF1/PUF/BD/system/ip/system_arbiter_puf_0_0/synth/system_arbiter_puf_0_0.v:58]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1879.703 ; gain = 246.531 ; free physical = 323 ; free virtual = 7389
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.516 ; gain = 264.344 ; free physical = 316 ; free virtual = 7382
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1897.516 ; gain = 264.344 ; free physical = 316 ; free virtual = 7382
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1903.453 ; gain = 0.000 ; free physical = 307 ; free virtual = 7373
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 235 ; free virtual = 7300
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.16 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 234 ; free virtual = 7298
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 297 ; free virtual = 7362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7s50csga324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 297 ; free virtual = 7362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 297 ; free virtual = 7362
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:14 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 289 ; free virtual = 7354
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 64    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module mux 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
Module dff 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 120 (col length:60)
BRAMs: 150 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:09 ; elapsed = 00:00:15 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 279 ; free virtual = 7346
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 184 ; free virtual = 7217
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 189 ; free virtual = 7218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:14 ; elapsed = 00:00:23 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 189 ; free virtual = 7218
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----+------+
|      |Cell |Count |
+------+-----+------+
|1     |LUT1 |     1|
|2     |LUT3 |    64|
|3     |FDRE |     1|
+------+-----+------+

Report Instance Areas: 
+------+-------------------------------+------------+------+
|      |Instance                       |Module      |Cells |
+------+-------------------------------+------------+------+
|1     |top                            |            |    66|
|2     |  inst                         |arbiter_puf |    66|
|3     |    inst_delay_line            |delay_line  |    65|
|4     |      \genblk1[1].inst_mux_1   |mux__1      |     1|
|5     |      \genblk1[1].inst_mux_2   |mux__2      |     1|
|6     |      \genblk1[2].inst_mux_1   |mux__3      |     1|
|7     |      \genblk1[2].inst_mux_2   |mux__4      |     1|
|8     |      \genblk1[3].inst_mux_1   |mux__5      |     1|
|9     |      \genblk1[3].inst_mux_2   |mux__6      |     1|
|10    |      \genblk1[4].inst_mux_1   |mux__7      |     1|
|11    |      \genblk1[4].inst_mux_2   |mux__8      |     1|
|12    |      \genblk1[5].inst_mux_1   |mux__9      |     1|
|13    |      \genblk1[5].inst_mux_2   |mux__10     |     1|
|14    |      \genblk1[6].inst_mux_1   |mux__11     |     1|
|15    |      \genblk1[6].inst_mux_2   |mux__12     |     1|
|16    |      \genblk1[7].inst_mux_1   |mux__13     |     1|
|17    |      \genblk1[7].inst_mux_2   |mux__14     |     1|
|18    |      \genblk1[8].inst_mux_1   |mux__15     |     1|
|19    |      \genblk1[8].inst_mux_2   |mux__16     |     1|
|20    |      \genblk1[9].inst_mux_1   |mux__17     |     1|
|21    |      \genblk1[9].inst_mux_2   |mux__18     |     1|
|22    |      \genblk1[10].inst_mux_1  |mux__19     |     1|
|23    |      \genblk1[10].inst_mux_2  |mux__20     |     1|
|24    |      \genblk1[11].inst_mux_1  |mux__21     |     1|
|25    |      \genblk1[11].inst_mux_2  |mux__22     |     1|
|26    |      \genblk1[12].inst_mux_1  |mux__23     |     1|
|27    |      \genblk1[12].inst_mux_2  |mux__24     |     1|
|28    |      \genblk1[13].inst_mux_1  |mux__25     |     1|
|29    |      \genblk1[13].inst_mux_2  |mux__26     |     1|
|30    |      \genblk1[14].inst_mux_1  |mux__27     |     1|
|31    |      \genblk1[14].inst_mux_2  |mux__28     |     1|
|32    |      \genblk1[15].inst_mux_1  |mux__29     |     1|
|33    |      \genblk1[15].inst_mux_2  |mux__30     |     1|
|34    |      \genblk1[16].inst_mux_1  |mux__31     |     1|
|35    |      \genblk1[16].inst_mux_2  |mux__32     |     1|
|36    |      \genblk1[17].inst_mux_1  |mux__33     |     1|
|37    |      \genblk1[17].inst_mux_2  |mux__34     |     1|
|38    |      \genblk1[18].inst_mux_1  |mux__35     |     1|
|39    |      \genblk1[18].inst_mux_2  |mux__36     |     1|
|40    |      \genblk1[19].inst_mux_1  |mux__37     |     1|
|41    |      \genblk1[19].inst_mux_2  |mux__38     |     1|
|42    |      \genblk1[20].inst_mux_1  |mux__39     |     1|
|43    |      \genblk1[20].inst_mux_2  |mux__40     |     1|
|44    |      \genblk1[21].inst_mux_1  |mux__41     |     1|
|45    |      \genblk1[21].inst_mux_2  |mux__42     |     1|
|46    |      \genblk1[22].inst_mux_1  |mux__43     |     1|
|47    |      \genblk1[22].inst_mux_2  |mux__44     |     1|
|48    |      \genblk1[23].inst_mux_1  |mux__45     |     1|
|49    |      \genblk1[23].inst_mux_2  |mux__46     |     1|
|50    |      \genblk1[24].inst_mux_1  |mux__47     |     1|
|51    |      \genblk1[24].inst_mux_2  |mux__48     |     1|
|52    |      \genblk1[25].inst_mux_1  |mux__49     |     1|
|53    |      \genblk1[25].inst_mux_2  |mux__50     |     1|
|54    |      \genblk1[26].inst_mux_1  |mux__51     |     1|
|55    |      \genblk1[26].inst_mux_2  |mux__52     |     1|
|56    |      \genblk1[27].inst_mux_1  |mux__53     |     1|
|57    |      \genblk1[27].inst_mux_2  |mux__54     |     1|
|58    |      \genblk1[28].inst_mux_1  |mux__55     |     1|
|59    |      \genblk1[28].inst_mux_2  |mux__56     |     1|
|60    |      \genblk1[29].inst_mux_1  |mux__57     |     1|
|61    |      \genblk1[29].inst_mux_2  |mux__58     |     1|
|62    |      \genblk1[30].inst_mux_1  |mux__59     |     1|
|63    |      \genblk1[30].inst_mux_2  |mux__60     |     1|
|64    |      \genblk1[31].inst_mux_1  |mux__61     |     1|
|65    |      \genblk1[31].inst_mux_2  |mux__62     |     1|
|66    |      \genblk1[32].inst_mux_1  |mux__63     |     1|
|67    |      \genblk1[32].inst_mux_2  |mux         |     1|
|68    |    inst_dff                   |dff         |     1|
+------+-------------------------------+------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 195 ; free virtual = 7224
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:16 ; elapsed = 00:00:24 . Memory (MB): peak = 2052.297 ; gain = 264.344 ; free physical = 248 ; free virtual = 7277
Synthesis Optimization Complete : Time (s): cpu = 00:00:17 ; elapsed = 00:00:26 . Memory (MB): peak = 2052.297 ; gain = 419.125 ; free physical = 248 ; free virtual = 7277
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 242 ; free virtual = 7272
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 259 ; free virtual = 7290
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
20 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:34 . Memory (MB): peak = 2052.297 ; gain = 571.492 ; free physical = 390 ; free virtual = 7421
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 390 ; free virtual = 7421
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krek07/Documents/PUF1/PUF/PUF.runs/system_arbiter_puf_0_0_synth_1/system_arbiter_puf_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1174] Renamed 67 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2052.297 ; gain = 0.000 ; free physical = 394 ; free virtual = 7423
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/krek07/Documents/PUF1/PUF/PUF.runs/system_arbiter_puf_0_0_synth_1/system_arbiter_puf_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file system_arbiter_puf_0_0_utilization_synth.rpt -pb system_arbiter_puf_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Tue May  7 21:08:48 2024...
