// Seed: 2820735072
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  output wire id_2;
  input wire id_1;
  timeprecision 1ps;
endmodule
module module_1 #(
    parameter id_4 = 32'd89
) (
    id_1,
    id_2,
    id_3,
    _id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire _id_4;
  inout wire id_3;
  input wire id_2;
  output wire id_1;
  logic [7:0] id_7;
  wire [-1 : -1] id_8;
  module_0 modCall_1 (
      id_5,
      id_3,
      id_8,
      id_3
  );
  assign id_7[id_4] = -1 ? id_2 : -1 ? "" : -1 ? -1 : 1 ? id_6 : 1 ? -1'd0 : -1 ? id_6 : id_8;
endmodule
