<html>
<head>
  <title>Submarine Free Manual</title>
  <link rel="stylesheet" href="manual.css" />
</head>
<body>
  <a href="index.html">Index</a>
<h1>Logic Gates</h1>

<p><a href="#nc">N/C</a> <br />
<a href="#not">NOT gate</a> <br />
<a href="#and">AND gate</a> <br />
<a href="#3and">3-input AND gate</a> <br />
<a href="#4and">4-input AND gate</a> <br />
<a href="#or">OR gate</a> <br />
<a href="#xor">XOR gate</a> <br />
<a href="#nand">NAND gate</a> <br />
<a href="#3nand">3-input NAND gate</a> <br />
<a href="#4nand">4-input NAND gate</a> <br />
<a href="#nor">NOR gate</a> <br />
<a href="#xnor">XNOR gate</a> <br />
<a href="#dtypeflipflop">D-TYPE-FLIPFLOP</a> <br />
<a href="#srflipflop">SR-FLIPFLOP</a> <br />
<a href="#dtypelatch">D-TYPE-LATCH</a> <br />
<a href="#srlatch">SR-LATCH</a> <br />
<a href="#latch">LATCH</a> <br />
<a href="#delay">DELAY</a> <br />
<a href="#clkdelay">CLK-DELAY</a>  </p>

<h4>Conventions used in the truth tables</h4>

<p>Across the top, the truth table shows the inputs, internal states, and outputs of the gate in that order. </p>

<p>| | |
|-|-|
| A | An input, typically for a gate where the inputs are interchangeable |
| B | An input, typically for a gate where the inputs are interchangeable |
| C | An input, typically for a gate where the inputs are interchangeable, or an input representing a clock |
| D | An input. Either the 4th input where the inputs are interchangeable, or an input carrying data |
| E | An <em>Enable</em> input. Typically if a gate has an <em>Enable</em> input, its state will not change unless <em>E</em> is high |
| R | A <em>Reset</em> input. Representing a signal to reset the output to 0 (false) |
| S | A <em>Set</em> input. Representing a signal to set the output to 1 (true) |
| Q | The output of the logic gate |
| 0 | A value of 0, logical false |
| 1 | A value of 1, logical true |
| &#x2715; | Either a 0 or a 1, false or true |
| N&#x305; | A line over a symbol indicates the logical inverse of that value |
| &#x1f809; | An upwards arrow indicates that the gate responds to a rising edge. Where the input goes from 0 to 1 |
| &#x1f80b; | A downwards arrow indicates that the gate responds to a falling edge. Where the input goes from 1 to 0 |
| N&#x2080; | A tiny 0 after a value indicates the value in the <em>previous</em> sample |
| N&#x2081; | A tiny 1 after a value indicates the value in <em>this</em> sample | </p>

<p><a name="nc" /></p>

<hr />

<h3>N/C</h3>

<p><img src="gates/NC.png" alt="N/C" title="N/C" /></p>

<p>When no gate is selected, the DO-1xx device shows N/C which is short for Not Connected. The output is always 0 (false)</p>

<p><a name="not" /></p>

<hr />

<h3>NOT gate</h3>

<p><img src="gates/NOT.png" alt="NOT gate" title="NOT" /></p>

<p>The NOT gate has a single input A. The output Q is always the logical inverse of A. So when A is 1 (true) then Q is 0 (false);
and when A is 0 (false) then Q is 1 (true)</p>

<p>| A | Q |
|---|---|
| 0 | 1 |
| 1 | 0 | </p>

<p><img src="gates/NOT_timing.png" alt="timing diagram for NOT gate" title="NOT" /></p>

<p><a name="and" /></p>

<hr />

<h3>AND gate</h3>

<p><img src="gates/2-AND.png" alt="AND gate" title="AND" /></p>

<p>The AND gate has two inputs A and B. The output Q is 1 (true) if and only if BOTH A and B are 1 (true)</p>

<p>| A | B | Q |
|---|---|---|
| 0 | 0 | 0 |
| 0 | 1 | 0 |
| 1 | 0 | 0 |
| 1 | 1 | 1 |</p>

<p><img src="gates/2-AND_timing.png" alt="timing diagram for AND gate" title="AND" /></p>

<p><a name="3and" /></p>

<hr />

<h3>3-input AND gate</h3>

<p><img src="gates/3-AND.png" alt="3-input AND gate" title="3-input AND" /></p>

<p>The 3-input AND gate has three inputs A, B and C. The output Q is 1 (true) if and only if ALL OF A, B and C are 1 (true)</p>

<p>| A | B | C | Q |
|---|---|---|---|
| 0 | 0 | 0 | 0 |
| 0 | 0 | 1 | 0 |
| 0 | 1 | 0 | 0 |
| 0 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 |
| 1 | 0 | 1 | 0 |
| 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 |</p>

<p><img src="gates/3-AND_timing.png" alt="timing diagram for 3-input AND gate" title="3-input AND" /></p>

<p><a name="4and" /></p>

<hr />

<h3>4-input AND gate</h3>

<p><img src="gates/4-AND.png" alt="4-input AND gate" title="4-input AND" /></p>

<p>The 4-input AND gate has four inputs A, B, C and D. The output Q is 1 (true) if and only if ALL OF A, B, C and D are 1 (true)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |</p>

<p><img src="gates/4-AND_timing.png" alt="timing diagram for 4-input AND gate" title="4-input AND" /></p>

<p><a name="or" /></p>

<hr />

<h3>OR gate</h3>

<p><img src="gates/OR.png" alt="OR gate" title="OR" /></p>

<p>The OR gate has four inputs A, B, C and D. The output Q is 1 (true) if and only if ANY OF A, B, C or D are 1 (true)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 1 |</p>

<p><img src="gates/OR_timing.png" alt="timing diagram for OR gate" title="OR" /></p>

<p><a name="xor" /></p>

<hr />

<h3>XOR gate</h3>

<p><img src="gates/XOR.png" alt="XOR gate" title="XOR" /></p>

<p>The XOR gate has four inputs A, B, C and D. The output Q is (true) if and only if EITHER 1 or 3 OF A, B, C or D are 1 (true).
If 0, 2 or 4 of A, B, C or D are 1 (true) then Q will be 0 (false)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 0 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |</p>

<p><img src="gates/XOR_timing.png" alt="timing diagram for XOR gate" title="XOR" /></p>

<p><a name="nand" /></p>

<hr />

<h3>NAND gate</h3>

<p><img src="gates/2-NAND.png" alt="NAND gate" title="NAND" /></p>

<p>The NAND gate has two inputs A and B. The output Q is 1 (true) if and only if ANY OF A or B are 0 (false)</p>

<p>| A | B | Q |
|---|---|---|
| 0 | 0 | 1 |
| 0 | 1 | 1 |
| 1 | 0 | 1 |
| 1 | 1 | 0 |</p>

<p><img src="gates/2-NAND_timing.png" alt="timing diagram for NAND gate" title="NAND" /></p>

<p><a name="3nand" /></p>

<hr />

<h3>3-input NAND gate</h3>

<p><img src="gates/3-NAND.png" alt="3-input NAND gate" title="3-input NAND" /></p>

<p>The 3-input NAND gate has three inputs A, B and C. The output Q is 1 (true) if and only if ANY OF A, B or C are 0 (false)</p>

<p>| A | B | C | Q |
|---|---|---|---|
| 0 | 0 | 0 | 1 |
| 0 | 0 | 1 | 1 |
| 0 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 |
| 1 | 0 | 0 | 1 |
| 1 | 0 | 1 | 1 |
| 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 0 |</p>

<p><img src="gates/3-NAND_timing.png" alt="timing diagram for 3-input NAND gate" title="3-input NAND" /></p>

<p><a name="4nand" /></p>

<hr />

<h3>4-input NAND gate</h3>

<p><img src="gates/4-NAND.png" alt="4-input NAND gate" title="4-input NAND" /></p>

<p>The 4-input NAND gate has four inputs A, B, C and D. The output Q is 1 (true) if and only if ANY OF A, B, C or D are 0 (false)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 1 |
| 0 | 0 | 1 | 0 | 1 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 1 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 1 |
| 1 | 0 | 0 | 0 | 1 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 1 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 1 |
| 1 | 1 | 1 | 0 | 1 |
| 1 | 1 | 1 | 1 | 0 |</p>

<p><img src="gates/4-NAND_timing.png" alt="timing diagram for 4-input NAND gate" title="4-input NAND" /></p>

<p><a name="nor" /></p>

<hr />

<h3>NOR gate</h3>

<p><img src="gates/NOR.png" alt="NOR gate" title="NOR" /></p>

<p>The NOR gate has four inputs A, B, C and D. The output Q is 1 (true) if and only if ALL OF A, B, C and D are 0 (false)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 0 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 0 |
| 0 | 1 | 1 | 0 | 0 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 0 |
| 1 | 0 | 1 | 0 | 0 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 0 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 0 |</p>

<p><img src="gates/NOR_timing.png" alt="timing diagram for NOR gate" title="NOR" /></p>

<p><a name="xnor" /></p>

<hr />

<h3>XNOR gate</h3>

<p><img src="gates/XNOR.png" alt="XNOR gate" title="XNOR" /></p>

<p>The XOR gate has four inputs A, B, C and D. The output Q is (true) if and only if EITHER 0, 2 or 4 OF A, B, C or D are 1 (true).
If 1 or 3 of A, B, C or D are 1 (true) then Q will be 0 (false)</p>

<p>| A | B | C | D | Q |
|---|---|---|---|---|
| 0 | 0 | 0 | 0 | 1 |
| 0 | 0 | 0 | 1 | 0 |
| 0 | 0 | 1 | 0 | 0 |
| 0 | 0 | 1 | 1 | 1 |
| 0 | 1 | 0 | 0 | 0 |
| 0 | 1 | 0 | 1 | 1 |
| 0 | 1 | 1 | 0 | 1 |
| 0 | 1 | 1 | 1 | 0 |
| 1 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 1 | 1 |
| 1 | 0 | 1 | 0 | 1 |
| 1 | 0 | 1 | 1 | 0 |
| 1 | 1 | 0 | 0 | 1 |
| 1 | 1 | 0 | 1 | 0 |
| 1 | 1 | 1 | 0 | 0 |
| 1 | 1 | 1 | 1 | 1 |</p>

<p><img src="gates/XNOR_timing.png" alt="timing diagram for XNOR gate" title="XNOR" /></p>

<p><a name="dtypeflipflop" /></p>

<hr />

<h3>D-TYPE-FLIPFLOP</h3>

<p><img src="gates/D-TYPE-FLIPFLOP.png" alt="D-TYPE-FLIPFLOP" title="D-TYPE-FLIPFLOP" /></p>

<p>The D-TYPE flipflop has a single edge-triggered input C (clock). The output Q changes whenever the input C rises. i.e. when input C changes from 0 (false) to 1 (true); at that point if Q is 0 (false) it will change to 1 (true), if Q is 1 (true) it will change to 0 (false) </p>

<p>| C&#x2081; | Q&#x2081; |
|---|---|
| C&#x2080; | Q&#x2080; |
| &#x1f80b; | Q&#x2080; |
| &#x1f809; | Q&#x305;&#x2080; |</p>

<p><img src="gates/D-TYPE-FLIPFLOP_timing.png" alt="timing diagram for D-TYPE-FLIPFLOP" title="D-TYPE-FLIPFLOP" /></p>

<p><a name="srflipflop" /></p>

<hr />

<h3>SR-FLIPFLOP</h3>

<p><img src="gates/SR-FLIPFLOP.png" alt="SR-FLIPFLOP" title="SR-FLIPFLOP" /></p>

<p>The SR flipflop has two inputs S (set) and R (reset). The output Q is 1 (true) if S is 1 (true). The output Q is 0 (false) if S is 0 (false) AND R is 1 (true). If both S and R are 0 (false), then Q will remain unchanged.</p>

<p>| S | R | Q&#x2081; |
|---|---|---|
| 0 | 0 | Q&#x2080; |
| 0 | 1 | 0 |
| 1 | &#x2715; | 1 |</p>

<p><img src="gates/SR-FLIPFLOP_timing.png" alt="timing diagram for SR-FLIPFLOP" title="SR-FLIPFLOP" /></p>

<p><a name="dtypelatch" /></p>

<hr />

<h3>D-TYPE-LATCH</h3>

<p><img src="gates/D-TYPE-LATCH.png" alt="D-TYPE-LATCH" title="D-TYPE-LATCH" /></p>

<p>The D-Type Latch has two inputs D (data) and E (enable). The output Q will be equal to the input D while E is 1 (true). When E is 0 (false) Q will remain unchanged irrespective of the state of D.</p>

<p>| D | E | Q&#x2081; |
|---|---|---|
| &#x2715; | 0 | Q&#x2080; |
| 0 | 1 | 0 |
| 1 | 1 | 1 |</p>

<p><img src="gates/D-TYPE-LATCH_timing.png" alt="timing diagram for D-TYPE-LATCH" title="D-TYPE-LATCH" /></p>

<p><a name="srlatch" /></p>

<hr />

<h3>SR-LATCH</h3>

<p><img src="gates/SR-LATCH.png" alt="SR-LATCH" title="SR-LATCH" /></p>

<p>The SR Latch has three inputs S (set), R (reset) and an edge triggered intput E (enable). The output Q will remain unchanged while E is 0 (false). When E rises, i.e. when E changes from 0 (false) to 1 (true) the output Q may be changed. If S is 1 (true) when E rises, then Q will be 1 (true). If S is 0 (false) and R is 1 (true) when E rises, then Q will be 0 (false).</p>

<p>| S | R | E&#x2081; | Q&#x2081; |
|---|---|---|---|
| &#x2715; | &#x2715; | E&#x2080; | Q&#x2080; |
| &#x2715; | &#x2715; | &#x1f80b; | Q&#x2080; |
| 0 | 0 | &#x1f809; | Q&#x2080; |
| 0 | 1 | &#x1f809; | 0 |
| 1 | &#x2715; | &#x1f809; | 1 |</p>

<p><img src="gates/SR-LATCH_timing.png" alt="timing diagram for SR-LATCH" title="SR-LATCH" /></p>

<p><a name="latch" /></p>

<hr />

<h3>LATCH</h3>

<p><img src="gates/LATCH.png" alt="LATCH gate" title="LATCH" /></p>

<p>The Latch has two inputs D (data) and E (enable). When E is 0 (false) the output Q will remain unchanged. When E is 1 (true) the output Q will be the same as input D.</p>

<p>| D | E&#x2081; | Q&#x2081; |
|---|---|---|
| &#x2715; | E&#x2080; | Q&#x2080; |
| &#x2715; | &#x1f80b; | Q&#x2080; |
| 0 | &#x1f809; | 0 |
| 1 | &#x1f809; | 1 |</p>

<p><img src="gates/LATCH_timing.png" alt="timing diagram for LATCH" title="LATCH" /></p>

<p><a name="delay" /></p>

<hr />

<h3>DELAY</h3>

<p><img src="gates/DELAY.png" alt="DELAY gate" title="DELAY" /></p>

<p>The Delay has one input D (data). The output Q will be the same as the input D but delayed by exactly one sample.</p>

<p>| D&#x2081; | Q |
|---|---|
| &#x2715; | D&#x2080; |</p>

<p><img src="gates/DELAY_timing.png" alt="timing<em>diagram</em>for_DELAY" title="DELAY" /></p>

<p><a name="clkdelay" /></p>

<hr />

<h3>CLK-DELAY</h3>

<p><img src="gates/CLK-DELAY.png" alt="CLK-DELAY gate" title="CLK-DELAY" /></p>

<p>The Clocked-Delay has two inputs C (clock) and D (data). It also has an internal register A. When the input C rises from 0 (false) to 1 (true) the output Q takes on the value of register A; AND at the same time the register A takes on the value of input D. Output Q will remain unchanged until the next time that C rises from 0 (false) to 1 (true).</p>

<p>| C&#x2081; | D | A&#x2081; | Q&#x2081; |
|---|---|---|---|
| C&#x2080; | &#x2715; | A&#x2080; | Q&#x2080; |
| &#x1f80b; | &#x2715; | A&#x2080; | Q&#x2080; |
| &#x1f809; | 0 | 0 | A&#x2080; |
| &#x1F809; | 1 | 1 | A&#x2080; |</p>

<p><img src="gates/CLK-DELAY_timing.png" alt="timing diagram for CLK-DELAY" title="CLK-DELAY" /></p>
</body>
</html>
