design,design_name,config,flow_status,total_runtime,routed_runtime,(Cell/mm^2)/Core_Util,DIEAREA_mm^2,CellPer_mm^2,OpenDP_Util,Final_Util,Peak_Memory_Usage_MB,synth_cell_count,tritonRoute_violations,Short_violations,MetSpc_violations,OffGrid_violations,MinHole_violations,Other_violations,Magic_violations,pin_antenna_violations,net_antenna_violations,lvs_total_errors,cvc_total_errors,klayout_violations,wire_length,vias,wns,pl_wns,optimized_wns,fastroute_wns,spef_wns,tns,pl_tns,optimized_tns,fastroute_tns,spef_tns,HPWL,routing_layer1_pct,routing_layer2_pct,routing_layer3_pct,routing_layer4_pct,routing_layer5_pct,routing_layer6_pct,wires_count,wire_bits,public_wires_count,public_wire_bits,memories_count,memory_bits,processes_count,cells_pre_abc,AND,DFF,NAND,NOR,OR,XOR,XNOR,MUX,inputs,outputs,level,DecapCells,WelltapCells,DiodeCells,FillCells,NonPhysCells,TotalCells,CoreArea_um^2,power_slowest_internal_uW,power_slowest_switching_uW,power_slowest_leakage_uW,power_typical_internal_uW,power_typical_switching_uW,power_typical_leakage_uW,power_fastest_internal_uW,power_fastest_switching_uW,power_fastest_leakage_uW,critical_path_ns,suggested_clock_period,suggested_clock_frequency,CLOCK_PERIOD,FP_ASPECT_RATIO,FP_CORE_UTIL,FP_PDN_HPITCH,FP_PDN_VPITCH,GRT_ADJUSTMENT,GRT_REPAIR_ANTENNAS,MAX_FANOUT_CONSTRAINT,PL_TARGET_DENSITY,RUN_HEURISTIC_DIODE_INSERTION,STD_CELL_LIBRARY,SYNTH_STRATEGY
/home/designer-25/CUP/openlane/Eighty_Twos,Eighty_Twos,23_08_08_18_39,flow completed,0h4m59s0ms,0h4m19s0ms,93009.97877147933,0.040963346625,37203.99150859174,41.65,-1,606.11,1428,0,0,0,0,0,0,0,2,2,0,-1,-1,55038,11914,0.0,-1,-1,-1,0.0,0.0,-1,-1,-1,0.0,39726280.0,0.0,41.01,38.87,7.47,14.13,0.0,1930,2405,63,515,0,0,0,2058,71,9,53,130,443,80,39,254,125,212,33,1828,490,0,721,1524,4563,34372.966400000005,-1,-1,-1,0.000749,0.001,9.89e-09,-1,-1,-1,57.06,100.0,10.0,100,1,40,153.18,153.6,0.3,1,20,0.5,0,sky130_fd_sc_hd,AREA 0
