{"version": 2, "width": 131, "height": 38, "timestamp": 1749242261, "env": {"SHELL": "/usr/bin/zsh", "TERM": "xterm-256color"}}
[0.841619, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[0.844723, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[0.850767, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[0.904567, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32mâžœ  \u001b[36mproject\u001b[00m \u001b[K\u001b[?1h\u001b="]
[0.905261, "o", "\u001b[?2004h"]
[1.37586, "o", "asciinema rec a1.cast"]
[1.383962, "o", "\u001b[21D\u001b[32ma\u001b[32ms\u001b[32mc\u001b[32mi\u001b[32mi\u001b[32mn\u001b[32me\u001b[32mm\u001b[32ma\u001b[39m\u001b[5C\u001b[4ma\u001b[4m1\u001b[4m.\u001b[4mc\u001b[4ma\u001b[4ms\u001b[4mt\u001b[24m"]
[2.099173, "o", "\u001b[21D\u001b[32mm\u001b[32ma\u001b[32mk\u001b[32me\u001b[32m \u001b[32mv\u001b[32me\u001b[32mr\u001b[32mi\u001b[39mlate \u001b[4mT\u001b[4mE\u001b[4mS\u001b[4mT\u001b[4mC\u001b[4mA\u001b[4mS\u001b[24mE=sample"]
[2.112998, "o", "\u001b[26D\u001b[32me\u001b[39m\u001b[39m \u001b[39mv\u001b[39me\u001b[39mr\u001b[39mi\u001b[5C\u001b[24mT\u001b[24mE\u001b[24mS\u001b[24mT\u001b[24mC\u001b[24mA\u001b[24mS\u001b[8C"]
[2.769549, "o", "\u001b[?1l\u001b>"]
[2.770197, "o", "\u001b[?2004l"]
[2.778927, "o", "\r\r\n"]
[2.779677, "o", "\u001b]2;make verilate TESTCASE=sample\u0007\u001b]1;make\u0007"]
[3.060363, "o", "mkdir -p /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\r\n"]
[3.073896, "o", "verilator -Wno-STMTDLY --timescale 1ns/10ps --trace --cc --exe  --main --timing --Mdir /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate --top-module Testbench -o Testbench -I/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/include -I/mnt/e/Projects/sys1-sp25-master/src/project/include -CFLAGS \"-DVL_DEBUG -DTOP=Testbench -std=c++17 -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/riscv -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/cosim -iquote/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/include/fesvr\" -LDFLAGS \"-L/mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/ip/lib  -l:libcosim.a -l:libriscv.a -l:libdisasm.a -l:libsoftfloat.a -l:libfdt.a -l:libfesvr.a -ldl\" /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/cosim.v /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/dpi.cpp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/ALU.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Cmp.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Controller.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/Core.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataPkg.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/DataTrunc.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/MaskGen.sv /mnt/e/Projects/sys1-sp25-master/src/project/submit/RegFile.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Decoupled_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/DRAM.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/Mem_ift.sv /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/general/SCPU.sv +define+TOP_DIR=\\\"/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate\\\" +define+VERILATE\r\n"]
[3.649986, "o", "- V e r i l a t i o n   R e p o r t: Verilator 5.033 devel rev v5.032-83-g70459b320\r\n- Verilator: Built from 0.000 MB sources in 0 modules, into 0.000 MB in 0 C++ files needing 0.000 MB\r\n- Verilator: Walltime 0.449 s (elab=0.000, cvt=0.000, bld=0.000); cpu 0.038 s on 1 threads; alloced 7.445 MB\r\n"]
[3.656386, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate -f VTestbench.mk Testbench\r\n"]
[3.674264, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[4.309909, "o", "make[1]: 'Testbench' is up to date.\r\nmake[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/src/project/build/verilate'\r\n"]
[4.312018, "o", "make -C /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase gen\r\n"]
[4.332419, "o", "make[1]: Entering directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\nriscv64-linux-gnu-gcc -march=rv64i -mabi=lp64 -mcmodel=medany -fvisibility=hidden -nostdlib -nostartfiles sample/sample.S -c -o sample/sample.o\r\n"]
[4.396973, "o", "riscv64-linux-gnu-ld -T link.ld sample/sample.o -o sample/sample.elf\r\n"]
[4.436976, "o", "riscv64-linux-gnu-ld: warning: cannot find entry symbol _start; defaulting to 0000000000000000\r\n"]
[4.454869, "o", "riscv64-linux-gnu-objdump -Mno-aliases -D sample/sample.elf > sample/sample.asm\r\n"]
[4.482888, "o", "riscv64-linux-gnu-objcopy -O binary sample/sample.elf tmp.bin\r\n"]
[4.516964, "o", "od -v -An -tx8 tmp.bin > sample/sample.hex\r\n"]
[4.535157, "o", "rm tmp.bin sample/sample.o\r\n"]
[4.550016, "o", "make[1]: Leaving directory '/mnt/e/Projects/sys1-sp25-master/sys-project-main/testcode/testcase'\r\n"]
[4.552064, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/sample/*.elf /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.elf\r\n"]
[4.606167, "o", "cp /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/testcode/testcase/sample/*.hex /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate/testcase.hex\r\n"]
[4.662649, "o", "cd /mnt/e/Projects/sys1-sp25-master/src/project/build/verilate; ./Testbench\r\n"]
[4.899184, "o", "warning: tohost symbols not in ELF; can't communicate with target\r\n[*] `Commit & Judge' General Co-simulation Framework\r\n\t\tpowered by Spike 1.1.1-dev\r\n- core 1, isa: rv64i MSU vlen:128,elen:64\r\n- memory configuration: 0x0@0x2000\r\n"]
[4.899844, "o", "- elf file list: testcase.elf\r\n- tohost address: 0x0\r\n- fuzz information: [Handler] 0 page (0x0 0x0)\r\n                    [Payload] 0 page (0x0 0x0)\r\ninitialize the simulation\r\n"]
[4.900491, "o", "core   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x07b00093) li      ra, 123\r\n"]
[4.912716, "o", "core   0: 3 0x0000000000000000 (0x07b00093) x1  0x000000000000007b\r\ncore   0: 0x0000000000000004 (0x06f08113) addi    sp, ra, 111\r\ncore   0: 3 0x0000000000000004 (0x06f08113) x2  0x00000000000000ea\r\n"]
[4.91343, "o", "core   0: 0x0000000000000008 (0x06f10193) addi    gp, sp, 111\r\ncore   0: 3 0x0000000000000008 (0x06f10193) x3  0x0000000000000159\r\ncore   0: 0x000000000000000c (0x06f18213) addi    tp, gp, 111\r\ncore   0: 3 0x000000000000000c (0x06f18213) x4  0x00000000000001c8"]
[4.913981, "o", "\r\ncore   0: 0x0000000000000010 (0x06f20293) addi    t0, tp, 111\r\ncore   0: 3 0x0000000000000010 (0x06f20293) x5  0x0000000000000237\r\ncore   0: 0x0000000000000014 (0x00000313) li      t1, 0\r\ncore   0: 3 0x0000000000000014 (0x00000313) x6  0x0000000000000000\r\n"]
[4.914369, "o", "core   0: 0x0000000000000018 (0x00400393) li      t2, 4\r\ncore   0: 3 0x0000000000000018 (0x00400393) x7  0x0000000000000004\r\ncore   0: 0x000000000000001c (0x10400413) li      s0, 260\r\ncore   0: 3 0x000000000000001c (0x10400413) x8  0x0000000000000104\r\n"]
[4.914866, "o", "core   0: 0x0000000000000020 (0x10800493) li      s1, 264\r\ncore   0: 3 0x0000000000000020 (0x10800493) x9  0x0000000000000108\r\ncore   0: 0x0000000000000024 (0x40400513) li      a0, 1028\r\ncore   0: 3 0x0000000000000024 (0x40400513) x10 0x0000000000000404\r\ncore   0: 0x0000000000000028 (0x00000a13) li      s4, 0\r\ncore   0: 3 0x0000000000000028 (0x00000a13) x20 0x0000000000000000\r\ncore   0: >>>>  Test_1\r\ncore   0: 0x000000000000002c (0x00132023) sw      ra, 0(t1)\r\ncore   0: 3 "]
[4.915606, "o", "0x000000000000002c (0x00132023) mem 0x0000000000000000 0x0000007b\r\ncore   0: 0x0000000000000030 (0x00032083) lw      ra, 0(t1)\r\n"]
[4.930423, "o", "core   0: 3 0x0000000000000030 (0x00032083) x1  0x000000000000007b mem 0x0000000000000000\r\ncore   0: 0x0000000000000034 (0x0023a023) sw      sp, 0(t2)\r\ncore   0: 3 0x0000000000000034 (0x0023a023) mem 0x0000000000000004 0x000000ea\r\n"]
[4.932195, "o", "core   0: 0x0000000000000038 (0x0003a103) lw      sp, 0(t2)\r\ncore   0: 3 0x0000000000000038 (0x0003a103) x2  0x00000000000000ea mem 0x0000000000000004\r\ncore   0: 0x000000000000003c (0x00032583) lw      a1, 0(t1)\r\ncore   0: 3 0x000000000000003c (0x00032583) x11 0x000000000000007b"]
[4.932637, "o", " mem 0x0000000000000000\r\ncore   0: 0x0000000000000040 (0x00342023) sw      gp, 0(s0)\r\ncore   0: 3 0x0000000000000040 (0x00342023) mem 0x0000000000000104 0x00000159\r\ncore   0: 0x0000000000000044 (0x00042183) lw      gp, 0(s0)\r\ncore   0: 3 "]
[4.933608, "o", "0x0000000000000044 (0x00042183) x3  0x0000000000000159 mem 0x0000000000000104\r\ncore   0: 0x0000000000000048 (0x0044a023) sw      tp, 0(s1)\r\ncore   0: 3 0x0000000000000048 (0x0044a023) mem 0x0000000000000108 0x000001c8\r\n"]
[4.934202, "o", "core   0: 0x000000000000004c (0x0004a203) lw      tp, 0(s1)\r\ncore   0: 3 0x000000000000004c (0x0004a203) x4  0x00000000000001c8 mem 0x0000000000000108\r\ncore   0: 0x0000000000000050 (0x00042683) lw      a3, 0(s0)\r\ncore   0: 3 0x0000000000000050 (0x00042683) x13 0x0000000000000159 mem 0x0000000000000104\r\ncore   0: 0x0000000000000054 (0x0003a603) lw      a2, 0(t2)\r\ncore   0: 3 0x0000000000000054 (0x0003a603) x12 0x00000000000000ea"]
[4.93475, "o", " mem 0x0000000000000004\r\ncore   0: 0x0000000000000058 (0x0004a703) lw      a4, 0(s1)\r\ncore   0: "]
[4.935328, "o", "3 0x0000000000000058 (0x0004a703) x14 0x00000000000001c8 mem 0x0000000000000108\r\ncore   0: 0x000000000000005c (0xea758593) addi    a1, a1, -345\r\ncore   0: 3 0x000000000000005c (0xea758593) x11 0xffffffffffffff22\r\ncore   0: 0x0000000000000060 (0xe3860613) addi    a2, a2, -456\r\ncore   0: 3 0x0000000000000060 (0xe3860613) x12 0xffffffffffffff22\r\n"]
[4.936085, "o", "core   0: 0x0000000000000064 (0x00c59463) bne     a1, a2, pc + 8\r\ncore   0: 3 0x0000000000000064 (0x00c59463)\r\ncore   0: 0x0000000000000068 (0x001a0a13) addi    s4, s4, 1\r\ncore   0: 3 0x0000000000000068 (0x001a0a13) x20 0x0000000000000001\r\ncore   0: >>>>  Test_2\r\ncore   0: 0x000000000000006c (0x00552023) sw      t0, 0(a0)\r\ncore   0: 3 0x000000000000006c (0x00552023) mem 0x0000000000000404 0x00000237\r\ncore   0: 0x0000000000000070 (0x0003a583) lw      a1, 0(t2)\r\ncore   0: 3 0x0000000000000070 (0x0003a583) x11 0x00000000000000ea mem 0x0000000000000004\r\n"]
[4.936591, "o", "core   0: 0x0000000000000074 (0x00052603) lw      a2, 0(a0)\r\ncore   0: 3 0x0000000000000074 (0x00052603) x12 0x0000000000000237 mem 0x0000000000000404\r\ncore   0: 0x0000000000000078 (0x14d58593) addi    a1, a1, 333\r\ncore   0: 3 0x0000000000000078 (0x14d58593) x11 0x0000000000000237\r\ncore   0: 0x000000000000007c (0x00c59463) bne     a1, a2, pc + 8\r\ncore   0: 3 0x000000000000007c (0x00c59463)\r\ncore   0: 0x0000000000000080 (0x001a0a13) addi    s4, s4, 1\r\ncore   0: 3 0x0000000000000080 (0x001a0a13) x20 0x0000000000000002\r\ncore   0: >>>>  Test_3\r\ncore   0: 0x0000000000000084 (0x00032583) lw      a1, 0(t1)\r\ncore   0: 3 0x0000000000000084 (0x00032583) x11 0x000000000000007b mem 0x0000000000000000"]
[4.937154, "o", "\r\ncore   0: 0x0000000000000088 (0x00052603) lw      a2, 0(a0)\r\ncore   0: 3 0x0000000000000088 (0x00052603) x12 0x0000000000000237 mem 0x0000000000000404\r\n"]
[4.937776, "o", "core   0: 0x000000000000008c (0x1bc58593) addi    a1, a1, 444\r\ncore   0: 3 0x000000000000008c (0x1bc58593) x11 0x0000000000000237\r\ncore   0: 0x0000000000000090 (0x00c59463) bne     a1, a2, pc + 8\r\ncore   0: 3 0x0000000000000090 (0x00c59463)\r\n"]
[4.938294, "o", "core   0: 0x0000000000000094 (0x001a0a13) addi    s4, s4, 1\r\ncore   0: 3 0x0000000000000094 (0x001a0a13) x20 0x0000000000000003"]
[4.938543, "o", "\r\ncore   0: >>>>  End\r\ncore   0: 0x0000000000000098 (0x00300a93) li      s5, 3\r\ncore   0: 3 0x0000000000000098 (0x00300a93) x21 0x0000000000000003\r\ncore   0: 0x000000000000009c (0xff4a9ee3) bne     s5, s4, pc - 4\r\ncore   0: 3 0x000000000000009c (0xff4a9ee3)\r\n"]
[4.939274, "o", "core   0: >>>>  _end\r\ncore   0: 0x00000000000000a0 (0x00000000) c.unimp\r\n"]
[4.980882, "o", "core   0: exception trap_illegal_instruction, epc 0x00000000000000a0\r\ncore   0:           tval 0x0000000000000000\r\ncore   0: >>>>  \r\ncore   0: 0x0000000000000000 (0x0000007b) unknown\r\ncore   0: exception trap_illegal_instruction, epc 0x0000000000000000\r\ncore   0:           tval 0x000000000000007b\r\n"]
[4.981472, "o", "core   0: exception trap_illegal_instruction, epc 0x0000000000000000\r\ncore   0:           tval 0x000000000000007b\r\ncore   0: exception trap_illegal_instruction, epc 0x0000000000000000\r\ncore   0:           tval 0x000000000000007b\r\ncore   0: exception trap_illegal_instruction, epc 0x0000000000000000\r\ncore   0:           tval 0x000000000000007b\r\ncore   0: exception trap_illegal_instruction, epc 0x0000000000000000\r\ncore   0:           tval 0x000000000000007b\r\n\u001b[31m[error] PC SIM \u001b[33m0000000000000000\u001b[31m, DUT \u001b[36m00000000000000a0\u001b[0m\r\n\u001b[31m[error] INSN SIM \u001b[33m0000007b\u001b[31m, DUT \u001b[36m00000000\u001b[0m\r\nft0 = 0x0000000000000000 ft1 = 0x0000000000000000 ft2 = 0x0000000000000000 ft3 = 0x0000000000000000\r\nft4 = 0x0000000000000000 ft5 = 0x0000000000000000 ft6 = 0x0000000000000000 ft7 = 0x0000000000000000\r\nfs0 = 0x0000000000000000 fs1 = 0x0000000000000000 fa0 = 0x0000000000000000 fa1 = 0x0000000000000000\r\nfa2 = 0x0000000000000000 fa3 = 0x0000000000000000 fa4 = 0x0000000000000000 fa5 = 0x0000000000000000\r\nfa6 = 0x0000000000000000 fa7 = 0x0000000000000000 fs2 = 0x0000000000000000 fs3 = 0x0000000000000000\r\nfs4 = 0x0000000000000000 fs5 = 0x0000000000000000 fs6 = 0x0000000000000000 fs7 = 0x0000000000000000\r\nfs8 = 0x0000000000000000 fs9 = 0x0000000000000000 fs10 = 0x0000000000000000 fs11 = 0x0000000000000000\r\nft8 = 0x0000000000000000 ft9 = 0x0000000000000000 ft10 = 0x0000000000000000 ft11 = 0x0000000000000000\r\n"]
[4.982004, "o", "x0 = 0x0000000000000000 ra = 0x000000000000007b sp = 0x00000000000000ea gp = 0x0000000000000159\r\ntp = 0x00000000000001c8 t0 = 0x0000000000000237 t1 = 0x0000000000000000 t2 = 0x0000000000000004\r\ns0 = 0x0000000000000104 s1 = 0x0000000000000108 a0 = 0x0000000000000404 a1 = 0x0000000000000237\r\na2 = 0x0000000000000237 a3 = 0x0000000000000159 a4 = 0x00000000000001c8 a5 = 0x0000000000000000\r\na6 = 0x0000000000000000 a7 = 0x0000000000000000 s2 = 0x0000000000000000 s3 = 0x0000000000000000\r\ns4 = 0x0000000000000003 s5 = 0x0000000000000003 s6 = 0x0000000000000000 s7 = 0x0000000000000000\r\ns8 = 0x0000000000000000 s9 = 0x0000000000000000 s10 = 0x0000000000000000 s11 = 0x0000000000000000\r\nt3 = 0x0000000000000000 t4 = 0x0000000000000000 t5 = 0x0000000000000000 t6 = 0x0000000000000000\r\n[CJ]           0 Commit Failed\r\n[CJ] something error\r\n- /mnt/e/Projects/sys1-sp25-master/src/project/../../sys-project-main/sim/testbench.sv:62: Verilog $finish\r\n- S i m u l a t i o n   R e p o r t: Verilator 5.033 devel"]
[4.982622, "o", "\r\n- Verilator: $finish at 435ns; walltime 0.172 s; speed 15.146 us/s\r\n- Verilator: cpu 0.029 s on 1 threads; alloced 97 MB\r\n"]
[4.994351, "o", "\u001b[1m\u001b[7m#\u001b[27m\u001b[1m\u001b[0m                                                                                                                                  \r \r"]
[4.996363, "o", "\u001b]2;root@chunk-core-1:/mnt/e/Projects/sys1-sp25-master/src/project\u0007\u001b]1;..r/src/project\u0007"]
[5.003121, "o", "\u001b]7;file://chunk-core-1/mnt/e/Projects/sys1-sp25-master/src/project\u001b\\"]
[5.043402, "o", "\r\u001b[0m\u001b[27m\u001b[24m\u001b[J\u001b[01;32mâžœ  \u001b[36mproject\u001b[00m \u001b[K"]
[5.044705, "o", "\u001b[?1h\u001b=\u001b[?2004h"]
[6.678197, "o", "\u001b[?2004l\r\r\n"]
