<?xml version="1.0" encoding="UTF-8"?>
<wave_config>
   <wave_state>
   </wave_state>
   <db_ref_list>
      <db_ref path="Multi_sim_behav.wdb" id="1">
         <top_modules>
            <top_module name="Multi_sim" />
            <top_module name="glbl" />
         </top_modules>
      </db_ref>
   </db_ref_list>
   <WVObjectSize size="35" />
   <wvobject db_ref_id="1" fp_name="/Multi_sim/clk" type="logic">
      <obj_property name="ElementShortName">clk</obj_property>
      <obj_property name="ObjectShortName">clk</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/reset" type="logic">
      <obj_property name="ElementShortName">reset</obj_property>
      <obj_property name="ObjectShortName">reset</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/opCode" type="array">
      <obj_property name="ElementShortName">opCode[5:0]</obj_property>
      <obj_property name="ObjectShortName">opCode[5:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/state" type="array">
      <obj_property name="ElementShortName">state[2:0]</obj_property>
      <obj_property name="ObjectShortName">state[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/PCWre" type="logic">
      <obj_property name="ElementShortName">PCWre</obj_property>
      <obj_property name="ObjectShortName">PCWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/IRWre" type="logic">
      <obj_property name="ElementShortName">IRWre</obj_property>
      <obj_property name="ObjectShortName">IRWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/ExtSel" type="logic">
      <obj_property name="ElementShortName">ExtSel</obj_property>
      <obj_property name="ObjectShortName">ExtSel</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/PCSrc" type="array">
      <obj_property name="ElementShortName">PCSrc[1:0]</obj_property>
      <obj_property name="ObjectShortName">PCSrc[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/RegDst" type="array">
      <obj_property name="ElementShortName">RegDst[1:0]</obj_property>
      <obj_property name="ObjectShortName">RegDst[1:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/ALUop" type="array">
      <obj_property name="ElementShortName">ALUop[2:0]</obj_property>
      <obj_property name="ObjectShortName">ALUop[2:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/DBDataSrc" type="logic">
      <obj_property name="ElementShortName">DBDataSrc</obj_property>
      <obj_property name="ObjectShortName">DBDataSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/RegWre" type="logic">
      <obj_property name="ElementShortName">RegWre</obj_property>
      <obj_property name="ObjectShortName">RegWre</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/WrRegDSrc" type="logic">
      <obj_property name="ElementShortName">WrRegDSrc</obj_property>
      <obj_property name="ObjectShortName">WrRegDSrc</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/InsMemRW" type="logic">
      <obj_property name="ElementShortName">InsMemRW</obj_property>
      <obj_property name="ObjectShortName">InsMemRW</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/mRD" type="logic">
      <obj_property name="ElementShortName">mRD</obj_property>
      <obj_property name="ObjectShortName">mRD</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/mWR" type="logic">
      <obj_property name="ElementShortName">mWR</obj_property>
      <obj_property name="ObjectShortName">mWR</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/ALUSrcA" type="logic">
      <obj_property name="ElementShortName">ALUSrcA</obj_property>
      <obj_property name="ObjectShortName">ALUSrcA</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/cu/ALUSrcB" type="logic">
      <obj_property name="ElementShortName">ALUSrcB</obj_property>
      <obj_property name="ObjectShortName">ALUSrcB</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/ReadReg1" type="array">
      <obj_property name="ElementShortName">ReadReg1[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg1[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/ReadReg2" type="array">
      <obj_property name="ElementShortName">ReadReg2[4:0]</obj_property>
      <obj_property name="ObjectShortName">ReadReg2[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/WriteReg" type="array">
      <obj_property name="ElementShortName">WriteReg[4:0]</obj_property>
      <obj_property name="ObjectShortName">WriteReg[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/WriteData" type="array">
      <obj_property name="ElementShortName">WriteData[31:0]</obj_property>
      <obj_property name="ObjectShortName">WriteData[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/regFile[1]" type="array">
      <obj_property name="ElementShortName">[1][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[1][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/regFile[2]" type="array">
      <obj_property name="ElementShortName">[2][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[2][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/regFile[3]" type="array">
      <obj_property name="ElementShortName">[3][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[3][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/regFile[4]" type="array">
      <obj_property name="ElementShortName">[4][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[4][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rf/regFile[5]" type="array">
      <obj_property name="ElementShortName">[5][31:0]</obj_property>
      <obj_property name="ObjectShortName">regFile[5][31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rs" type="array">
      <obj_property name="ElementShortName">rs[4:0]</obj_property>
      <obj_property name="ObjectShortName">rs[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rt" type="array">
      <obj_property name="ElementShortName">rt[4:0]</obj_property>
      <obj_property name="ObjectShortName">rt[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/rd" type="array">
      <obj_property name="ElementShortName">rd[4:0]</obj_property>
      <obj_property name="ObjectShortName">rd[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/sa" type="array">
      <obj_property name="ElementShortName">sa[4:0]</obj_property>
      <obj_property name="ObjectShortName">sa[4:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/op" type="array">
      <obj_property name="ElementShortName">op[5:0]</obj_property>
      <obj_property name="ObjectShortName">op[5:0]</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/immi" type="array">
      <obj_property name="ElementShortName">immi[15:0]</obj_property>
      <obj_property name="ObjectShortName">immi[15:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/addr" type="array">
      <obj_property name="ElementShortName">addr[25:0]</obj_property>
      <obj_property name="ObjectShortName">addr[25:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
   <wvobject db_ref_id="1" fp_name="/Multi_sim/cpu/result" type="array">
      <obj_property name="ElementShortName">result[31:0]</obj_property>
      <obj_property name="ObjectShortName">result[31:0]</obj_property>
      <obj_property name="Radix">HEXRADIX</obj_property>
   </wvobject>
</wave_config>
