
Project.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000093a4  080001a0  080001a0  000011a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000468  08009548  08009548  0000a548  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080099b0  080099b0  0000b1ec  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  080099b0  080099b0  0000a9b0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080099b8  080099b8  0000b1ec  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080099b8  080099b8  0000a9b8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080099bc  080099bc  0000a9bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000001ec  20000000  080099c0  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000464  200001ec  08009bac  0000b1ec  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000650  08009bac  0000b650  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000b1ec  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000fd97  00000000  00000000  0000b21c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000023b2  00000000  00000000  0001afb3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ee0  00000000  00000000  0001d368  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000ba1  00000000  00000000  0001e248  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000185d4  00000000  00000000  0001ede9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00010f45  00000000  00000000  000373bd  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0009b8f0  00000000  00000000  00048302  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000e3bf2  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005154  00000000  00000000  000e3c38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  000e8d8c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	@ (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	@ (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	@ (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001ec 	.word	0x200001ec
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800952c 	.word	0x0800952c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	@ (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	@ (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	@ (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001f0 	.word	0x200001f0
 80001dc:	0800952c 	.word	0x0800952c

080001e0 <memchr>:
 80001e0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001e4:	2a10      	cmp	r2, #16
 80001e6:	db2b      	blt.n	8000240 <memchr+0x60>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	d008      	beq.n	8000200 <memchr+0x20>
 80001ee:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001f2:	3a01      	subs	r2, #1
 80001f4:	428b      	cmp	r3, r1
 80001f6:	d02d      	beq.n	8000254 <memchr+0x74>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	b342      	cbz	r2, 8000250 <memchr+0x70>
 80001fe:	d1f6      	bne.n	80001ee <memchr+0xe>
 8000200:	b4f0      	push	{r4, r5, r6, r7}
 8000202:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000206:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800020a:	f022 0407 	bic.w	r4, r2, #7
 800020e:	f07f 0700 	mvns.w	r7, #0
 8000212:	2300      	movs	r3, #0
 8000214:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000218:	3c08      	subs	r4, #8
 800021a:	ea85 0501 	eor.w	r5, r5, r1
 800021e:	ea86 0601 	eor.w	r6, r6, r1
 8000222:	fa85 f547 	uadd8	r5, r5, r7
 8000226:	faa3 f587 	sel	r5, r3, r7
 800022a:	fa86 f647 	uadd8	r6, r6, r7
 800022e:	faa5 f687 	sel	r6, r5, r7
 8000232:	b98e      	cbnz	r6, 8000258 <memchr+0x78>
 8000234:	d1ee      	bne.n	8000214 <memchr+0x34>
 8000236:	bcf0      	pop	{r4, r5, r6, r7}
 8000238:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800023c:	f002 0207 	and.w	r2, r2, #7
 8000240:	b132      	cbz	r2, 8000250 <memchr+0x70>
 8000242:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000246:	3a01      	subs	r2, #1
 8000248:	ea83 0301 	eor.w	r3, r3, r1
 800024c:	b113      	cbz	r3, 8000254 <memchr+0x74>
 800024e:	d1f8      	bne.n	8000242 <memchr+0x62>
 8000250:	2000      	movs	r0, #0
 8000252:	4770      	bx	lr
 8000254:	3801      	subs	r0, #1
 8000256:	4770      	bx	lr
 8000258:	2d00      	cmp	r5, #0
 800025a:	bf06      	itte	eq
 800025c:	4635      	moveq	r5, r6
 800025e:	3803      	subeq	r0, #3
 8000260:	3807      	subne	r0, #7
 8000262:	f015 0f01 	tst.w	r5, #1
 8000266:	d107      	bne.n	8000278 <memchr+0x98>
 8000268:	3001      	adds	r0, #1
 800026a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800026e:	bf02      	ittt	eq
 8000270:	3001      	addeq	r0, #1
 8000272:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000276:	3001      	addeq	r0, #1
 8000278:	bcf0      	pop	{r4, r5, r6, r7}
 800027a:	3801      	subs	r0, #1
 800027c:	4770      	bx	lr
 800027e:	bf00      	nop

08000280 <strlen>:
 8000280:	4603      	mov	r3, r0
 8000282:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000286:	2a00      	cmp	r2, #0
 8000288:	d1fb      	bne.n	8000282 <strlen+0x2>
 800028a:	1a18      	subs	r0, r3, r0
 800028c:	3801      	subs	r0, #1
 800028e:	4770      	bx	lr

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	@ 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2f>:
 8000bb8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bbc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bc0:	bf24      	itt	cs
 8000bc2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bc6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bca:	d90d      	bls.n	8000be8 <__aeabi_d2f+0x30>
 8000bcc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bd0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bd4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bd8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bdc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000be0:	bf08      	it	eq
 8000be2:	f020 0001 	biceq.w	r0, r0, #1
 8000be6:	4770      	bx	lr
 8000be8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bec:	d121      	bne.n	8000c32 <__aeabi_d2f+0x7a>
 8000bee:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bf2:	bfbc      	itt	lt
 8000bf4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bf8:	4770      	bxlt	lr
 8000bfa:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bfe:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c02:	f1c2 0218 	rsb	r2, r2, #24
 8000c06:	f1c2 0c20 	rsb	ip, r2, #32
 8000c0a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c0e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c12:	bf18      	it	ne
 8000c14:	f040 0001 	orrne.w	r0, r0, #1
 8000c18:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c1c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c20:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c24:	ea40 000c 	orr.w	r0, r0, ip
 8000c28:	fa23 f302 	lsr.w	r3, r3, r2
 8000c2c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c30:	e7cc      	b.n	8000bcc <__aeabi_d2f+0x14>
 8000c32:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c36:	d107      	bne.n	8000c48 <__aeabi_d2f+0x90>
 8000c38:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c3c:	bf1e      	ittt	ne
 8000c3e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c42:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c46:	4770      	bxne	lr
 8000c48:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c4c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c50:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c54:	4770      	bx	lr
 8000c56:	bf00      	nop

08000c58 <__aeabi_uldivmod>:
 8000c58:	b953      	cbnz	r3, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5a:	b94a      	cbnz	r2, 8000c70 <__aeabi_uldivmod+0x18>
 8000c5c:	2900      	cmp	r1, #0
 8000c5e:	bf08      	it	eq
 8000c60:	2800      	cmpeq	r0, #0
 8000c62:	bf1c      	itt	ne
 8000c64:	f04f 31ff 	movne.w	r1, #4294967295
 8000c68:	f04f 30ff 	movne.w	r0, #4294967295
 8000c6c:	f000 b988 	b.w	8000f80 <__aeabi_idiv0>
 8000c70:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c74:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c78:	f000 f806 	bl	8000c88 <__udivmoddi4>
 8000c7c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c80:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c84:	b004      	add	sp, #16
 8000c86:	4770      	bx	lr

08000c88 <__udivmoddi4>:
 8000c88:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c8c:	9d08      	ldr	r5, [sp, #32]
 8000c8e:	468e      	mov	lr, r1
 8000c90:	4604      	mov	r4, r0
 8000c92:	4688      	mov	r8, r1
 8000c94:	2b00      	cmp	r3, #0
 8000c96:	d14a      	bne.n	8000d2e <__udivmoddi4+0xa6>
 8000c98:	428a      	cmp	r2, r1
 8000c9a:	4617      	mov	r7, r2
 8000c9c:	d962      	bls.n	8000d64 <__udivmoddi4+0xdc>
 8000c9e:	fab2 f682 	clz	r6, r2
 8000ca2:	b14e      	cbz	r6, 8000cb8 <__udivmoddi4+0x30>
 8000ca4:	f1c6 0320 	rsb	r3, r6, #32
 8000ca8:	fa01 f806 	lsl.w	r8, r1, r6
 8000cac:	fa20 f303 	lsr.w	r3, r0, r3
 8000cb0:	40b7      	lsls	r7, r6
 8000cb2:	ea43 0808 	orr.w	r8, r3, r8
 8000cb6:	40b4      	lsls	r4, r6
 8000cb8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000cbc:	fa1f fc87 	uxth.w	ip, r7
 8000cc0:	fbb8 f1fe 	udiv	r1, r8, lr
 8000cc4:	0c23      	lsrs	r3, r4, #16
 8000cc6:	fb0e 8811 	mls	r8, lr, r1, r8
 8000cca:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000cce:	fb01 f20c 	mul.w	r2, r1, ip
 8000cd2:	429a      	cmp	r2, r3
 8000cd4:	d909      	bls.n	8000cea <__udivmoddi4+0x62>
 8000cd6:	18fb      	adds	r3, r7, r3
 8000cd8:	f101 30ff 	add.w	r0, r1, #4294967295
 8000cdc:	f080 80ea 	bcs.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce0:	429a      	cmp	r2, r3
 8000ce2:	f240 80e7 	bls.w	8000eb4 <__udivmoddi4+0x22c>
 8000ce6:	3902      	subs	r1, #2
 8000ce8:	443b      	add	r3, r7
 8000cea:	1a9a      	subs	r2, r3, r2
 8000cec:	b2a3      	uxth	r3, r4
 8000cee:	fbb2 f0fe 	udiv	r0, r2, lr
 8000cf2:	fb0e 2210 	mls	r2, lr, r0, r2
 8000cf6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000cfa:	fb00 fc0c 	mul.w	ip, r0, ip
 8000cfe:	459c      	cmp	ip, r3
 8000d00:	d909      	bls.n	8000d16 <__udivmoddi4+0x8e>
 8000d02:	18fb      	adds	r3, r7, r3
 8000d04:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d08:	f080 80d6 	bcs.w	8000eb8 <__udivmoddi4+0x230>
 8000d0c:	459c      	cmp	ip, r3
 8000d0e:	f240 80d3 	bls.w	8000eb8 <__udivmoddi4+0x230>
 8000d12:	443b      	add	r3, r7
 8000d14:	3802      	subs	r0, #2
 8000d16:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d1a:	eba3 030c 	sub.w	r3, r3, ip
 8000d1e:	2100      	movs	r1, #0
 8000d20:	b11d      	cbz	r5, 8000d2a <__udivmoddi4+0xa2>
 8000d22:	40f3      	lsrs	r3, r6
 8000d24:	2200      	movs	r2, #0
 8000d26:	e9c5 3200 	strd	r3, r2, [r5]
 8000d2a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d2e:	428b      	cmp	r3, r1
 8000d30:	d905      	bls.n	8000d3e <__udivmoddi4+0xb6>
 8000d32:	b10d      	cbz	r5, 8000d38 <__udivmoddi4+0xb0>
 8000d34:	e9c5 0100 	strd	r0, r1, [r5]
 8000d38:	2100      	movs	r1, #0
 8000d3a:	4608      	mov	r0, r1
 8000d3c:	e7f5      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d3e:	fab3 f183 	clz	r1, r3
 8000d42:	2900      	cmp	r1, #0
 8000d44:	d146      	bne.n	8000dd4 <__udivmoddi4+0x14c>
 8000d46:	4573      	cmp	r3, lr
 8000d48:	d302      	bcc.n	8000d50 <__udivmoddi4+0xc8>
 8000d4a:	4282      	cmp	r2, r0
 8000d4c:	f200 8105 	bhi.w	8000f5a <__udivmoddi4+0x2d2>
 8000d50:	1a84      	subs	r4, r0, r2
 8000d52:	eb6e 0203 	sbc.w	r2, lr, r3
 8000d56:	2001      	movs	r0, #1
 8000d58:	4690      	mov	r8, r2
 8000d5a:	2d00      	cmp	r5, #0
 8000d5c:	d0e5      	beq.n	8000d2a <__udivmoddi4+0xa2>
 8000d5e:	e9c5 4800 	strd	r4, r8, [r5]
 8000d62:	e7e2      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000d64:	2a00      	cmp	r2, #0
 8000d66:	f000 8090 	beq.w	8000e8a <__udivmoddi4+0x202>
 8000d6a:	fab2 f682 	clz	r6, r2
 8000d6e:	2e00      	cmp	r6, #0
 8000d70:	f040 80a4 	bne.w	8000ebc <__udivmoddi4+0x234>
 8000d74:	1a8a      	subs	r2, r1, r2
 8000d76:	0c03      	lsrs	r3, r0, #16
 8000d78:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d7c:	b280      	uxth	r0, r0
 8000d7e:	b2bc      	uxth	r4, r7
 8000d80:	2101      	movs	r1, #1
 8000d82:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d86:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d8e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d92:	429a      	cmp	r2, r3
 8000d94:	d907      	bls.n	8000da6 <__udivmoddi4+0x11e>
 8000d96:	18fb      	adds	r3, r7, r3
 8000d98:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000d9c:	d202      	bcs.n	8000da4 <__udivmoddi4+0x11c>
 8000d9e:	429a      	cmp	r2, r3
 8000da0:	f200 80e0 	bhi.w	8000f64 <__udivmoddi4+0x2dc>
 8000da4:	46c4      	mov	ip, r8
 8000da6:	1a9b      	subs	r3, r3, r2
 8000da8:	fbb3 f2fe 	udiv	r2, r3, lr
 8000dac:	fb0e 3312 	mls	r3, lr, r2, r3
 8000db0:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000db4:	fb02 f404 	mul.w	r4, r2, r4
 8000db8:	429c      	cmp	r4, r3
 8000dba:	d907      	bls.n	8000dcc <__udivmoddi4+0x144>
 8000dbc:	18fb      	adds	r3, r7, r3
 8000dbe:	f102 30ff 	add.w	r0, r2, #4294967295
 8000dc2:	d202      	bcs.n	8000dca <__udivmoddi4+0x142>
 8000dc4:	429c      	cmp	r4, r3
 8000dc6:	f200 80ca 	bhi.w	8000f5e <__udivmoddi4+0x2d6>
 8000dca:	4602      	mov	r2, r0
 8000dcc:	1b1b      	subs	r3, r3, r4
 8000dce:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000dd2:	e7a5      	b.n	8000d20 <__udivmoddi4+0x98>
 8000dd4:	f1c1 0620 	rsb	r6, r1, #32
 8000dd8:	408b      	lsls	r3, r1
 8000dda:	fa22 f706 	lsr.w	r7, r2, r6
 8000dde:	431f      	orrs	r7, r3
 8000de0:	fa0e f401 	lsl.w	r4, lr, r1
 8000de4:	fa20 f306 	lsr.w	r3, r0, r6
 8000de8:	fa2e fe06 	lsr.w	lr, lr, r6
 8000dec:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000df0:	4323      	orrs	r3, r4
 8000df2:	fa00 f801 	lsl.w	r8, r0, r1
 8000df6:	fa1f fc87 	uxth.w	ip, r7
 8000dfa:	fbbe f0f9 	udiv	r0, lr, r9
 8000dfe:	0c1c      	lsrs	r4, r3, #16
 8000e00:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e04:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e08:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e0c:	45a6      	cmp	lr, r4
 8000e0e:	fa02 f201 	lsl.w	r2, r2, r1
 8000e12:	d909      	bls.n	8000e28 <__udivmoddi4+0x1a0>
 8000e14:	193c      	adds	r4, r7, r4
 8000e16:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e1a:	f080 809c 	bcs.w	8000f56 <__udivmoddi4+0x2ce>
 8000e1e:	45a6      	cmp	lr, r4
 8000e20:	f240 8099 	bls.w	8000f56 <__udivmoddi4+0x2ce>
 8000e24:	3802      	subs	r0, #2
 8000e26:	443c      	add	r4, r7
 8000e28:	eba4 040e 	sub.w	r4, r4, lr
 8000e2c:	fa1f fe83 	uxth.w	lr, r3
 8000e30:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e34:	fb09 4413 	mls	r4, r9, r3, r4
 8000e38:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e3c:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e40:	45a4      	cmp	ip, r4
 8000e42:	d908      	bls.n	8000e56 <__udivmoddi4+0x1ce>
 8000e44:	193c      	adds	r4, r7, r4
 8000e46:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e4a:	f080 8082 	bcs.w	8000f52 <__udivmoddi4+0x2ca>
 8000e4e:	45a4      	cmp	ip, r4
 8000e50:	d97f      	bls.n	8000f52 <__udivmoddi4+0x2ca>
 8000e52:	3b02      	subs	r3, #2
 8000e54:	443c      	add	r4, r7
 8000e56:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000e5a:	eba4 040c 	sub.w	r4, r4, ip
 8000e5e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e62:	4564      	cmp	r4, ip
 8000e64:	4673      	mov	r3, lr
 8000e66:	46e1      	mov	r9, ip
 8000e68:	d362      	bcc.n	8000f30 <__udivmoddi4+0x2a8>
 8000e6a:	d05f      	beq.n	8000f2c <__udivmoddi4+0x2a4>
 8000e6c:	b15d      	cbz	r5, 8000e86 <__udivmoddi4+0x1fe>
 8000e6e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e72:	eb64 0409 	sbc.w	r4, r4, r9
 8000e76:	fa04 f606 	lsl.w	r6, r4, r6
 8000e7a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e7e:	431e      	orrs	r6, r3
 8000e80:	40cc      	lsrs	r4, r1
 8000e82:	e9c5 6400 	strd	r6, r4, [r5]
 8000e86:	2100      	movs	r1, #0
 8000e88:	e74f      	b.n	8000d2a <__udivmoddi4+0xa2>
 8000e8a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e8e:	0c01      	lsrs	r1, r0, #16
 8000e90:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e94:	b280      	uxth	r0, r0
 8000e96:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e9a:	463b      	mov	r3, r7
 8000e9c:	4638      	mov	r0, r7
 8000e9e:	463c      	mov	r4, r7
 8000ea0:	46b8      	mov	r8, r7
 8000ea2:	46be      	mov	lr, r7
 8000ea4:	2620      	movs	r6, #32
 8000ea6:	fbb1 f1f7 	udiv	r1, r1, r7
 8000eaa:	eba2 0208 	sub.w	r2, r2, r8
 8000eae:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000eb2:	e766      	b.n	8000d82 <__udivmoddi4+0xfa>
 8000eb4:	4601      	mov	r1, r0
 8000eb6:	e718      	b.n	8000cea <__udivmoddi4+0x62>
 8000eb8:	4610      	mov	r0, r2
 8000eba:	e72c      	b.n	8000d16 <__udivmoddi4+0x8e>
 8000ebc:	f1c6 0220 	rsb	r2, r6, #32
 8000ec0:	fa2e f302 	lsr.w	r3, lr, r2
 8000ec4:	40b7      	lsls	r7, r6
 8000ec6:	40b1      	lsls	r1, r6
 8000ec8:	fa20 f202 	lsr.w	r2, r0, r2
 8000ecc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000ed0:	430a      	orrs	r2, r1
 8000ed2:	fbb3 f8fe 	udiv	r8, r3, lr
 8000ed6:	b2bc      	uxth	r4, r7
 8000ed8:	fb0e 3318 	mls	r3, lr, r8, r3
 8000edc:	0c11      	lsrs	r1, r2, #16
 8000ede:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000ee2:	fb08 f904 	mul.w	r9, r8, r4
 8000ee6:	40b0      	lsls	r0, r6
 8000ee8:	4589      	cmp	r9, r1
 8000eea:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000eee:	b280      	uxth	r0, r0
 8000ef0:	d93e      	bls.n	8000f70 <__udivmoddi4+0x2e8>
 8000ef2:	1879      	adds	r1, r7, r1
 8000ef4:	f108 3cff 	add.w	ip, r8, #4294967295
 8000ef8:	d201      	bcs.n	8000efe <__udivmoddi4+0x276>
 8000efa:	4589      	cmp	r9, r1
 8000efc:	d81f      	bhi.n	8000f3e <__udivmoddi4+0x2b6>
 8000efe:	eba1 0109 	sub.w	r1, r1, r9
 8000f02:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f06:	fb09 f804 	mul.w	r8, r9, r4
 8000f0a:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f0e:	b292      	uxth	r2, r2
 8000f10:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f14:	4542      	cmp	r2, r8
 8000f16:	d229      	bcs.n	8000f6c <__udivmoddi4+0x2e4>
 8000f18:	18ba      	adds	r2, r7, r2
 8000f1a:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f1e:	d2c4      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f20:	4542      	cmp	r2, r8
 8000f22:	d2c2      	bcs.n	8000eaa <__udivmoddi4+0x222>
 8000f24:	f1a9 0102 	sub.w	r1, r9, #2
 8000f28:	443a      	add	r2, r7
 8000f2a:	e7be      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f2c:	45f0      	cmp	r8, lr
 8000f2e:	d29d      	bcs.n	8000e6c <__udivmoddi4+0x1e4>
 8000f30:	ebbe 0302 	subs.w	r3, lr, r2
 8000f34:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f38:	3801      	subs	r0, #1
 8000f3a:	46e1      	mov	r9, ip
 8000f3c:	e796      	b.n	8000e6c <__udivmoddi4+0x1e4>
 8000f3e:	eba7 0909 	sub.w	r9, r7, r9
 8000f42:	4449      	add	r1, r9
 8000f44:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f48:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f4c:	fb09 f804 	mul.w	r8, r9, r4
 8000f50:	e7db      	b.n	8000f0a <__udivmoddi4+0x282>
 8000f52:	4673      	mov	r3, lr
 8000f54:	e77f      	b.n	8000e56 <__udivmoddi4+0x1ce>
 8000f56:	4650      	mov	r0, sl
 8000f58:	e766      	b.n	8000e28 <__udivmoddi4+0x1a0>
 8000f5a:	4608      	mov	r0, r1
 8000f5c:	e6fd      	b.n	8000d5a <__udivmoddi4+0xd2>
 8000f5e:	443b      	add	r3, r7
 8000f60:	3a02      	subs	r2, #2
 8000f62:	e733      	b.n	8000dcc <__udivmoddi4+0x144>
 8000f64:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f68:	443b      	add	r3, r7
 8000f6a:	e71c      	b.n	8000da6 <__udivmoddi4+0x11e>
 8000f6c:	4649      	mov	r1, r9
 8000f6e:	e79c      	b.n	8000eaa <__udivmoddi4+0x222>
 8000f70:	eba1 0109 	sub.w	r1, r1, r9
 8000f74:	46c4      	mov	ip, r8
 8000f76:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f7a:	fb09 f804 	mul.w	r8, r9, r4
 8000f7e:	e7c4      	b.n	8000f0a <__udivmoddi4+0x282>

08000f80 <__aeabi_idiv0>:
 8000f80:	4770      	bx	lr
 8000f82:	bf00      	nop

08000f84 <presForFrequency>:
	    }
}


int presForFrequency(int frequency)
{
 8000f84:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8000f88:	b082      	sub	sp, #8
 8000f8a:	af00      	add	r7, sp, #0
 8000f8c:	6078      	str	r0, [r7, #4]
  if (frequency <= 0)
 8000f8e:	6879      	ldr	r1, [r7, #4]
 8000f90:	2900      	cmp	r1, #0
 8000f92:	dc01      	bgt.n	8000f98 <presForFrequency+0x14>
    return 0;
 8000f94:	2300      	movs	r3, #0
 8000f96:	e01b      	b.n	8000fd0 <presForFrequency+0x4c>
  /* PSC = TIM_FREQ / ((ARR+1) * f) - 1 */
  return (int)((TIM_FREQ / ((uint64_t)(htim1.Init.Period + 1) * (uint64_t)frequency)) - 1);
 8000f98:	4910      	ldr	r1, [pc, #64]	@ (8000fdc <presForFrequency+0x58>)
 8000f9a:	68c9      	ldr	r1, [r1, #12]
 8000f9c:	3101      	adds	r1, #1
 8000f9e:	2000      	movs	r0, #0
 8000fa0:	4688      	mov	r8, r1
 8000fa2:	4681      	mov	r9, r0
 8000fa4:	6879      	ldr	r1, [r7, #4]
 8000fa6:	17c8      	asrs	r0, r1, #31
 8000fa8:	460c      	mov	r4, r1
 8000faa:	4605      	mov	r5, r0
 8000fac:	fb04 f009 	mul.w	r0, r4, r9
 8000fb0:	fb08 f105 	mul.w	r1, r8, r5
 8000fb4:	4401      	add	r1, r0
 8000fb6:	fba8 2304 	umull	r2, r3, r8, r4
 8000fba:	4419      	add	r1, r3
 8000fbc:	460b      	mov	r3, r1
 8000fbe:	4808      	ldr	r0, [pc, #32]	@ (8000fe0 <presForFrequency+0x5c>)
 8000fc0:	f04f 0100 	mov.w	r1, #0
 8000fc4:	f7ff fe48 	bl	8000c58 <__aeabi_uldivmod>
 8000fc8:	4602      	mov	r2, r0
 8000fca:	460b      	mov	r3, r1
 8000fcc:	4613      	mov	r3, r2
 8000fce:	3b01      	subs	r3, #1
}
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	3708      	adds	r7, #8
 8000fd4:	46bd      	mov	sp, r7
 8000fd6:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8000fda:	bf00      	nop
 8000fdc:	200002b0 	.word	0x200002b0
 8000fe0:	03938700 	.word	0x03938700

08000fe4 <Calculate_Baseline>:
void Calculate_Baseline(void)
{
 8000fe4:	b580      	push	{r7, lr}
 8000fe6:	b086      	sub	sp, #24
 8000fe8:	af00      	add	r7, sp, #0
    if (bpm_count_base < 2) {
 8000fea:	4b41      	ldr	r3, [pc, #260]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8000fec:	681b      	ldr	r3, [r3, #0]
 8000fee:	2b01      	cmp	r3, #1
 8000ff0:	dc06      	bgt.n	8001000 <Calculate_Baseline+0x1c>
        baseline_mean = 80.0f; //  Default  Error
 8000ff2:	4b40      	ldr	r3, [pc, #256]	@ (80010f4 <Calculate_Baseline+0x110>)
 8000ff4:	4a40      	ldr	r2, [pc, #256]	@ (80010f8 <Calculate_Baseline+0x114>)
 8000ff6:	601a      	str	r2, [r3, #0]
        baseline_std = 5.0f;
 8000ff8:	4b40      	ldr	r3, [pc, #256]	@ (80010fc <Calculate_Baseline+0x118>)
 8000ffa:	4a41      	ldr	r2, [pc, #260]	@ (8001100 <Calculate_Baseline+0x11c>)
 8000ffc:	601a      	str	r2, [r3, #0]
        return;
 8000ffe:	e074      	b.n	80010ea <Calculate_Baseline+0x106>
    }

    // Mean (u)
    float sum = 0.0f;
 8001000:	f04f 0300 	mov.w	r3, #0
 8001004:	617b      	str	r3, [r7, #20]
    for(int i=0; i<bpm_count_base; i++) {
 8001006:	2300      	movs	r3, #0
 8001008:	613b      	str	r3, [r7, #16]
 800100a:	e00e      	b.n	800102a <Calculate_Baseline+0x46>
    	sum += bpm_buffer[i];
 800100c:	4a3d      	ldr	r2, [pc, #244]	@ (8001104 <Calculate_Baseline+0x120>)
 800100e:	693b      	ldr	r3, [r7, #16]
 8001010:	009b      	lsls	r3, r3, #2
 8001012:	4413      	add	r3, r2
 8001014:	edd3 7a00 	vldr	s15, [r3]
 8001018:	ed97 7a05 	vldr	s14, [r7, #20]
 800101c:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001020:	edc7 7a05 	vstr	s15, [r7, #20]
    for(int i=0; i<bpm_count_base; i++) {
 8001024:	693b      	ldr	r3, [r7, #16]
 8001026:	3301      	adds	r3, #1
 8001028:	613b      	str	r3, [r7, #16]
 800102a:	4b31      	ldr	r3, [pc, #196]	@ (80010f0 <Calculate_Baseline+0x10c>)
 800102c:	681b      	ldr	r3, [r3, #0]
 800102e:	693a      	ldr	r2, [r7, #16]
 8001030:	429a      	cmp	r2, r3
 8001032:	dbeb      	blt.n	800100c <Calculate_Baseline+0x28>
    }
    baseline_mean = sum / bpm_count_base;
 8001034:	4b2e      	ldr	r3, [pc, #184]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8001036:	681b      	ldr	r3, [r3, #0]
 8001038:	ee07 3a90 	vmov	s15, r3
 800103c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001040:	edd7 6a05 	vldr	s13, [r7, #20]
 8001044:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001048:	4b2a      	ldr	r3, [pc, #168]	@ (80010f4 <Calculate_Baseline+0x110>)
 800104a:	edc3 7a00 	vstr	s15, [r3]

    // StdDev (sigma)
    float sum_sq = 0.0f;
 800104e:	f04f 0300 	mov.w	r3, #0
 8001052:	60fb      	str	r3, [r7, #12]
    for(int i=0; i<bpm_count_base; i++) {
 8001054:	2300      	movs	r3, #0
 8001056:	60bb      	str	r3, [r7, #8]
 8001058:	e019      	b.n	800108e <Calculate_Baseline+0xaa>
        float diff = bpm_buffer[i] - baseline_mean;
 800105a:	4a2a      	ldr	r2, [pc, #168]	@ (8001104 <Calculate_Baseline+0x120>)
 800105c:	68bb      	ldr	r3, [r7, #8]
 800105e:	009b      	lsls	r3, r3, #2
 8001060:	4413      	add	r3, r2
 8001062:	ed93 7a00 	vldr	s14, [r3]
 8001066:	4b23      	ldr	r3, [pc, #140]	@ (80010f4 <Calculate_Baseline+0x110>)
 8001068:	edd3 7a00 	vldr	s15, [r3]
 800106c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001070:	edc7 7a01 	vstr	s15, [r7, #4]
        sum_sq += diff * diff;
 8001074:	edd7 7a01 	vldr	s15, [r7, #4]
 8001078:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800107c:	ed97 7a03 	vldr	s14, [r7, #12]
 8001080:	ee77 7a27 	vadd.f32	s15, s14, s15
 8001084:	edc7 7a03 	vstr	s15, [r7, #12]
    for(int i=0; i<bpm_count_base; i++) {
 8001088:	68bb      	ldr	r3, [r7, #8]
 800108a:	3301      	adds	r3, #1
 800108c:	60bb      	str	r3, [r7, #8]
 800108e:	4b18      	ldr	r3, [pc, #96]	@ (80010f0 <Calculate_Baseline+0x10c>)
 8001090:	681b      	ldr	r3, [r3, #0]
 8001092:	68ba      	ldr	r2, [r7, #8]
 8001094:	429a      	cmp	r2, r3
 8001096:	dbe0      	blt.n	800105a <Calculate_Baseline+0x76>
    }
    baseline_std = sqrt(sum_sq / bpm_count_base);
 8001098:	4b15      	ldr	r3, [pc, #84]	@ (80010f0 <Calculate_Baseline+0x10c>)
 800109a:	681b      	ldr	r3, [r3, #0]
 800109c:	ee07 3a90 	vmov	s15, r3
 80010a0:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80010a4:	ed97 7a03 	vldr	s14, [r7, #12]
 80010a8:	eec7 6a27 	vdiv.f32	s13, s14, s15
 80010ac:	ee16 0a90 	vmov	r0, s13
 80010b0:	f7ff fa52 	bl	8000558 <__aeabi_f2d>
 80010b4:	4602      	mov	r2, r0
 80010b6:	460b      	mov	r3, r1
 80010b8:	ec43 2b10 	vmov	d0, r2, r3
 80010bc:	f008 f934 	bl	8009328 <sqrt>
 80010c0:	ec53 2b10 	vmov	r2, r3, d0
 80010c4:	4610      	mov	r0, r2
 80010c6:	4619      	mov	r1, r3
 80010c8:	f7ff fd76 	bl	8000bb8 <__aeabi_d2f>
 80010cc:	4603      	mov	r3, r0
 80010ce:	4a0b      	ldr	r2, [pc, #44]	@ (80010fc <Calculate_Baseline+0x118>)
 80010d0:	6013      	str	r3, [r2, #0]

    if(baseline_std == 0) baseline_std = 1.0f;
 80010d2:	4b0a      	ldr	r3, [pc, #40]	@ (80010fc <Calculate_Baseline+0x118>)
 80010d4:	edd3 7a00 	vldr	s15, [r3]
 80010d8:	eef5 7a40 	vcmp.f32	s15, #0.0
 80010dc:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80010e0:	d103      	bne.n	80010ea <Calculate_Baseline+0x106>
 80010e2:	4b06      	ldr	r3, [pc, #24]	@ (80010fc <Calculate_Baseline+0x118>)
 80010e4:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80010e8:	601a      	str	r2, [r3, #0]
}
 80010ea:	3718      	adds	r7, #24
 80010ec:	46bd      	mov	sp, r7
 80010ee:	bd80      	pop	{r7, pc}
 80010f0:	200004d4 	.word	0x200004d4
 80010f4:	200004d8 	.word	0x200004d8
 80010f8:	42a00000 	.word	0x42a00000
 80010fc:	200004dc 	.word	0x200004dc
 8001100:	40a00000 	.word	0x40a00000
 8001104:	20000458 	.word	0x20000458

08001108 <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin)
{
 8001108:	b580      	push	{r7, lr}
 800110a:	b082      	sub	sp, #8
 800110c:	af00      	add	r7, sp, #0
 800110e:	4603      	mov	r3, r0
 8001110:	80fb      	strh	r3, [r7, #6]
  now = HAL_GetTick();
 8001112:	f001 fb67 	bl	80027e4 <HAL_GetTick>
 8001116:	4603      	mov	r3, r0
 8001118:	461a      	mov	r2, r3
 800111a:	4b0d      	ldr	r3, [pc, #52]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 800111c:	601a      	str	r2, [r3, #0]
  if (now - prev >= 50)
 800111e:	4b0c      	ldr	r3, [pc, #48]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 8001120:	681a      	ldr	r2, [r3, #0]
 8001122:	4b0c      	ldr	r3, [pc, #48]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001124:	681b      	ldr	r3, [r3, #0]
 8001126:	1ad3      	subs	r3, r2, r3
 8001128:	2b31      	cmp	r3, #49	@ 0x31
 800112a:	dd0d      	ble.n	8001148 <HAL_GPIO_EXTI_Callback+0x40>
  {
    prev = now;
 800112c:	4b08      	ldr	r3, [pc, #32]	@ (8001150 <HAL_GPIO_EXTI_Callback+0x48>)
 800112e:	681b      	ldr	r3, [r3, #0]
 8001130:	4a08      	ldr	r2, [pc, #32]	@ (8001154 <HAL_GPIO_EXTI_Callback+0x4c>)
 8001132:	6013      	str	r3, [r2, #0]
    if (currentState == STATE_IDLE)
 8001134:	4b08      	ldr	r3, [pc, #32]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x50>)
 8001136:	781b      	ldrb	r3, [r3, #0]
 8001138:	b2db      	uxtb	r3, r3
 800113a:	2b00      	cmp	r3, #0
 800113c:	d104      	bne.n	8001148 <HAL_GPIO_EXTI_Callback+0x40>
    {

      Calculate_Baseline();
 800113e:	f7ff ff51 	bl	8000fe4 <Calculate_Baseline>
      currentState = STATE_RECORDING;
 8001142:	4b05      	ldr	r3, [pc, #20]	@ (8001158 <HAL_GPIO_EXTI_Callback+0x50>)
 8001144:	2201      	movs	r2, #1
 8001146:	701a      	strb	r2, [r3, #0]
    }

  }
}
 8001148:	bf00      	nop
 800114a:	3708      	adds	r7, #8
 800114c:	46bd      	mov	sp, r7
 800114e:	bd80      	pop	{r7, pc}
 8001150:	200004f0 	.word	0x200004f0
 8001154:	200004f4 	.word	0x200004f4
 8001158:	200003d0 	.word	0x200003d0

0800115c <HAL_ADC_ConvCpltCallback>:

void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 800115c:	b580      	push	{r7, lr}
 800115e:	b094      	sub	sp, #80	@ 0x50
 8001160:	af06      	add	r7, sp, #24
 8001162:	6078      	str	r0, [r7, #4]
  if (hadc->Instance != ADC1) return;
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	681b      	ldr	r3, [r3, #0]
 8001168:	4a87      	ldr	r2, [pc, #540]	@ (8001388 <HAL_ADC_ConvCpltCallback+0x22c>)
 800116a:	4293      	cmp	r3, r2
 800116c:	f040 81fa 	bne.w	8001564 <HAL_ADC_ConvCpltCallback+0x408>

  //  ADC  DMA Buffer
  //  
  uint16_t raw_mic = (uint16_t)adc_buffer[0];
 8001170:	4b86      	ldr	r3, [pc, #536]	@ (800138c <HAL_ADC_ConvCpltCallback+0x230>)
 8001172:	681b      	ldr	r3, [r3, #0]
 8001174:	86fb      	strh	r3, [r7, #54]	@ 0x36
  uint16_t raw_heart = (uint16_t)adc_buffer[1];
 8001176:	4b85      	ldr	r3, [pc, #532]	@ (800138c <HAL_ADC_ConvCpltCallback+0x230>)
 8001178:	685b      	ldr	r3, [r3, #4]
 800117a:	86bb      	strh	r3, [r7, #52]	@ 0x34

  t_ms = HAL_GetTick();
 800117c:	f001 fb32 	bl	80027e4 <HAL_GetTick>
 8001180:	4603      	mov	r3, r0
 8001182:	4a83      	ldr	r2, [pc, #524]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001184:	6013      	str	r3, [r2, #0]
  // [FIX] LIMIT CALCULATION RATE TO ~100Hz (Every 10ms)
  // ============================================================
  static uint32_t last_dsp_time = 0;

  //  10ms  ( Loop)
  if (t_ms - last_dsp_time < 10)
 8001186:	4b82      	ldr	r3, [pc, #520]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001188:	681a      	ldr	r2, [r3, #0]
 800118a:	4b82      	ldr	r3, [pc, #520]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 800118c:	681b      	ldr	r3, [r3, #0]
 800118e:	1ad3      	subs	r3, r2, r3
 8001190:	2b09      	cmp	r3, #9
 8001192:	f240 81e9 	bls.w	8001568 <HAL_ADC_ConvCpltCallback+0x40c>
  {
      return;
  }
  last_dsp_time = t_ms; // 
 8001196:	4b7e      	ldr	r3, [pc, #504]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001198:	681b      	ldr	r3, [r3, #0]
 800119a:	4a7e      	ldr	r2, [pc, #504]	@ (8001394 <HAL_ADC_ConvCpltCallback+0x238>)
 800119c:	6013      	str	r3, [r2, #0]
  // ==========================================
  // PART A: MICROPHONE LOGIC (Talking Detect)
  // ==========================================

  // 1. Update Min/Max
  if (raw_mic > mic_max) mic_max = raw_mic;
 800119e:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80011a0:	4b7d      	ldr	r3, [pc, #500]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 80011a2:	681b      	ldr	r3, [r3, #0]
 80011a4:	429a      	cmp	r2, r3
 80011a6:	d902      	bls.n	80011ae <HAL_ADC_ConvCpltCallback+0x52>
 80011a8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80011aa:	4a7b      	ldr	r2, [pc, #492]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 80011ac:	6013      	str	r3, [r2, #0]
  if (raw_mic < mic_min) mic_min = raw_mic;
 80011ae:	8efa      	ldrh	r2, [r7, #54]	@ 0x36
 80011b0:	4b7a      	ldr	r3, [pc, #488]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011b2:	681b      	ldr	r3, [r3, #0]
 80011b4:	429a      	cmp	r2, r3
 80011b6:	d202      	bcs.n	80011be <HAL_ADC_ConvCpltCallback+0x62>
 80011b8:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 80011ba:	4a78      	ldr	r2, [pc, #480]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011bc:	6013      	str	r3, [r2, #0]

  // 2. Every 50ms check the volume
  // (Logic   Loop )
  if (t_ms - mic_last_reset > 50)
 80011be:	4b74      	ldr	r3, [pc, #464]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 80011c0:	681a      	ldr	r2, [r3, #0]
 80011c2:	4b77      	ldr	r3, [pc, #476]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 80011c4:	681b      	ldr	r3, [r3, #0]
 80011c6:	1ad3      	subs	r3, r2, r3
 80011c8:	2b32      	cmp	r3, #50	@ 0x32
 80011ca:	d93c      	bls.n	8001246 <HAL_ADC_ConvCpltCallback+0xea>
  {
    mic_val = mic_max - mic_min;
 80011cc:	4b72      	ldr	r3, [pc, #456]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 80011ce:	681a      	ldr	r2, [r3, #0]
 80011d0:	4b72      	ldr	r3, [pc, #456]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 80011d2:	681b      	ldr	r3, [r3, #0]
 80011d4:	1ad3      	subs	r3, r2, r3
 80011d6:	4a73      	ldr	r2, [pc, #460]	@ (80013a4 <HAL_ADC_ConvCpltCallback+0x248>)
 80011d8:	6013      	str	r3, [r2, #0]
    if(currentState == STATE_RECORDING ){
 80011da:	4b73      	ldr	r3, [pc, #460]	@ (80013a8 <HAL_ADC_ConvCpltCallback+0x24c>)
 80011dc:	781b      	ldrb	r3, [r3, #0]
 80011de:	b2db      	uxtb	r3, r3
 80011e0:	2b01      	cmp	r3, #1
 80011e2:	d125      	bne.n	8001230 <HAL_ADC_ConvCpltCallback+0xd4>
    	if (mic_val > MIC_THRESHOLD)
 80011e4:	4b6f      	ldr	r3, [pc, #444]	@ (80013a4 <HAL_ADC_ConvCpltCallback+0x248>)
 80011e6:	681b      	ldr	r3, [r3, #0]
 80011e8:	f5b3 7ffa 	cmp.w	r3, #500	@ 0x1f4
 80011ec:	d90a      	bls.n	8001204 <HAL_ADC_ConvCpltCallback+0xa8>
    	    {
    	      is_talking = 1;
 80011ee:	4b6f      	ldr	r3, [pc, #444]	@ (80013ac <HAL_ADC_ConvCpltCallback+0x250>)
 80011f0:	2201      	movs	r2, #1
 80011f2:	701a      	strb	r2, [r3, #0]
    	      silence_timer = t_ms;
 80011f4:	4b66      	ldr	r3, [pc, #408]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 80011f6:	681b      	ldr	r3, [r3, #0]
 80011f8:	4a6d      	ldr	r2, [pc, #436]	@ (80013b0 <HAL_ADC_ConvCpltCallback+0x254>)
 80011fa:	6013      	str	r3, [r2, #0]
    	      flag = 1;
 80011fc:	4b6d      	ldr	r3, [pc, #436]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x258>)
 80011fe:	2201      	movs	r2, #1
 8001200:	601a      	str	r2, [r3, #0]
 8001202:	e015      	b.n	8001230 <HAL_ADC_ConvCpltCallback+0xd4>
    	    }
    	else
    	    {
    	      if (t_ms - silence_timer > HANG_TIME_MS && flag != 0)
 8001204:	4b62      	ldr	r3, [pc, #392]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001206:	681a      	ldr	r2, [r3, #0]
 8001208:	4b69      	ldr	r3, [pc, #420]	@ (80013b0 <HAL_ADC_ConvCpltCallback+0x254>)
 800120a:	681b      	ldr	r3, [r3, #0]
 800120c:	1ad3      	subs	r3, r2, r3
 800120e:	f641 3258 	movw	r2, #7000	@ 0x1b58
 8001212:	4293      	cmp	r3, r2
 8001214:	d90c      	bls.n	8001230 <HAL_ADC_ConvCpltCallback+0xd4>
 8001216:	4b67      	ldr	r3, [pc, #412]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x258>)
 8001218:	681b      	ldr	r3, [r3, #0]
 800121a:	2b00      	cmp	r3, #0
 800121c:	d008      	beq.n	8001230 <HAL_ADC_ConvCpltCallback+0xd4>
				  {
					is_talking = 0;
 800121e:	4b63      	ldr	r3, [pc, #396]	@ (80013ac <HAL_ADC_ConvCpltCallback+0x250>)
 8001220:	2200      	movs	r2, #0
 8001222:	701a      	strb	r2, [r3, #0]
					flag = 0;
 8001224:	4b63      	ldr	r3, [pc, #396]	@ (80013b4 <HAL_ADC_ConvCpltCallback+0x258>)
 8001226:	2200      	movs	r2, #0
 8001228:	601a      	str	r2, [r3, #0]
					currentState = STATE_PROCESSING;
 800122a:	4b5f      	ldr	r3, [pc, #380]	@ (80013a8 <HAL_ADC_ConvCpltCallback+0x24c>)
 800122c:	2202      	movs	r2, #2
 800122e:	701a      	strb	r2, [r3, #0]
				  }
    	    }
    }

    mic_max = 0;
 8001230:	4b59      	ldr	r3, [pc, #356]	@ (8001398 <HAL_ADC_ConvCpltCallback+0x23c>)
 8001232:	2200      	movs	r2, #0
 8001234:	601a      	str	r2, [r3, #0]
    mic_min = 4095;
 8001236:	4b59      	ldr	r3, [pc, #356]	@ (800139c <HAL_ADC_ConvCpltCallback+0x240>)
 8001238:	f640 72ff 	movw	r2, #4095	@ 0xfff
 800123c:	601a      	str	r2, [r3, #0]
    mic_last_reset = t_ms;
 800123e:	4b54      	ldr	r3, [pc, #336]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001240:	681b      	ldr	r3, [r3, #0]
 8001242:	4a57      	ldr	r2, [pc, #348]	@ (80013a0 <HAL_ADC_ConvCpltCallback+0x244>)
 8001244:	6013      	str	r3, [r2, #0]

  // ==========================================
  // PART B: HEARTBEAT LOGIC
  // ==========================================

    float rawf = (float)raw_heart;
 8001246:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 8001248:	ee07 3a90 	vmov	s15, r3
 800124c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001250:	edc7 7a0c 	vstr	s15, [r7, #48]	@ 0x30
    float err = rawf - dc;
 8001254:	4b58      	ldr	r3, [pc, #352]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001256:	edd3 7a00 	vldr	s15, [r3]
 800125a:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800125e:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001262:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    dc += ALPHA_DC * err;
 8001266:	edd7 7a0b 	vldr	s15, [r7, #44]	@ 0x2c
 800126a:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 80013bc <HAL_ADC_ConvCpltCallback+0x260>
 800126e:	ee27 7a87 	vmul.f32	s14, s15, s14
 8001272:	4b51      	ldr	r3, [pc, #324]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001274:	edd3 7a00 	vldr	s15, [r3]
 8001278:	ee77 7a27 	vadd.f32	s15, s14, s15
 800127c:	4b4e      	ldr	r3, [pc, #312]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 800127e:	edc3 7a00 	vstr	s15, [r3]
    float sig = rawf - dc;
 8001282:	4b4d      	ldr	r3, [pc, #308]	@ (80013b8 <HAL_ADC_ConvCpltCallback+0x25c>)
 8001284:	edd3 7a00 	vldr	s15, [r3]
 8001288:	ed97 7a0c 	vldr	s14, [r7, #48]	@ 0x30
 800128c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001290:	edc7 7a0a 	vstr	s15, [r7, #40]	@ 0x28
    y += ALPHA_LP * (sig - y);
 8001294:	4b4a      	ldr	r3, [pc, #296]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 8001296:	edd3 7a00 	vldr	s15, [r3]
 800129a:	ed97 7a0a 	vldr	s14, [r7, #40]	@ 0x28
 800129e:	ee77 7a67 	vsub.f32	s15, s14, s15
 80012a2:	eeb6 7a08 	vmov.f32	s14, #104	@ 0x3f400000  0.750
 80012a6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012aa:	4b45      	ldr	r3, [pc, #276]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80012ac:	edd3 7a00 	vldr	s15, [r3]
 80012b0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b4:	4b42      	ldr	r3, [pc, #264]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80012b6:	edc3 7a00 	vstr	s15, [r3]

    float ay = (y >= 0) ? y : -y;
 80012ba:	4b41      	ldr	r3, [pc, #260]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80012bc:	edd3 7a00 	vldr	s15, [r3]
 80012c0:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 80012c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012c8:	db03      	blt.n	80012d2 <HAL_ADC_ConvCpltCallback+0x176>
 80012ca:	4b3d      	ldr	r3, [pc, #244]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80012cc:	edd3 7a00 	vldr	s15, [r3]
 80012d0:	e004      	b.n	80012dc <HAL_ADC_ConvCpltCallback+0x180>
 80012d2:	4b3b      	ldr	r3, [pc, #236]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 80012d4:	edd3 7a00 	vldr	s15, [r3]
 80012d8:	eef1 7a67 	vneg.f32	s15, s15
 80012dc:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
    thr_ema = 0.995f * thr_ema + 0.005f * ay;
 80012e0:	4b38      	ldr	r3, [pc, #224]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 80012e2:	edd3 7a00 	vldr	s15, [r3]
 80012e6:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80013c8 <HAL_ADC_ConvCpltCallback+0x26c>
 80012ea:	ee27 7a87 	vmul.f32	s14, s15, s14
 80012ee:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 80012f2:	eddf 6a36 	vldr	s13, [pc, #216]	@ 80013cc <HAL_ADC_ConvCpltCallback+0x270>
 80012f6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80012fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012fe:	4b31      	ldr	r3, [pc, #196]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 8001300:	edc3 7a00 	vstr	s15, [r3]

    float thr_hi = THR_SCALE_HI * thr_ema;
 8001304:	4b2f      	ldr	r3, [pc, #188]	@ (80013c4 <HAL_ADC_ConvCpltCallback+0x268>)
 8001306:	edd3 7a00 	vldr	s15, [r3]
 800130a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 80013d0 <HAL_ADC_ConvCpltCallback+0x274>
 800130e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001312:	edc7 7a08 	vstr	s15, [r7, #32]
    float thr_lo = THR_SCALE_LO * thr_hi;
 8001316:	edd7 7a08 	vldr	s15, [r7, #32]
 800131a:	ed9f 7a2e 	vldr	s14, [pc, #184]	@ 80013d4 <HAL_ADC_ConvCpltCallback+0x278>
 800131e:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001322:	edc7 7a07 	vstr	s15, [r7, #28]

    if (refractory && (t_ms - ref_start_ms) > REFRACT_MS)
 8001326:	4b2c      	ldr	r3, [pc, #176]	@ (80013d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 8001328:	781b      	ldrb	r3, [r3, #0]
 800132a:	2b00      	cmp	r3, #0
 800132c:	d00a      	beq.n	8001344 <HAL_ADC_ConvCpltCallback+0x1e8>
 800132e:	4b18      	ldr	r3, [pc, #96]	@ (8001390 <HAL_ADC_ConvCpltCallback+0x234>)
 8001330:	681a      	ldr	r2, [r3, #0]
 8001332:	4b2a      	ldr	r3, [pc, #168]	@ (80013dc <HAL_ADC_ConvCpltCallback+0x280>)
 8001334:	681b      	ldr	r3, [r3, #0]
 8001336:	1ad3      	subs	r3, r2, r3
 8001338:	f5b3 7fe1 	cmp.w	r3, #450	@ 0x1c2
 800133c:	d902      	bls.n	8001344 <HAL_ADC_ConvCpltCallback+0x1e8>
    {
      refractory = 0;
 800133e:	4b26      	ldr	r3, [pc, #152]	@ (80013d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 8001340:	2200      	movs	r2, #0
 8001342:	701a      	strb	r2, [r3, #0]
    }

    float dy = y - y_prev;
 8001344:	4b1e      	ldr	r3, [pc, #120]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 8001346:	ed93 7a00 	vldr	s14, [r3]
 800134a:	4b25      	ldr	r3, [pc, #148]	@ (80013e0 <HAL_ADC_ConvCpltCallback+0x284>)
 800134c:	edd3 7a00 	vldr	s15, [r3]
 8001350:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001354:	edc7 7a06 	vstr	s15, [r7, #24]

    if (!refractory)
 8001358:	4b1f      	ldr	r3, [pc, #124]	@ (80013d8 <HAL_ADC_ConvCpltCallback+0x27c>)
 800135a:	781b      	ldrb	r3, [r3, #0]
 800135c:	2b00      	cmp	r3, #0
 800135e:	f040 80d8 	bne.w	8001512 <HAL_ADC_ConvCpltCallback+0x3b6>
    {
      if (!peak_armed)
 8001362:	4b20      	ldr	r3, [pc, #128]	@ (80013e4 <HAL_ADC_ConvCpltCallback+0x288>)
 8001364:	781b      	ldrb	r3, [r3, #0]
 8001366:	2b00      	cmp	r3, #0
 8001368:	d13e      	bne.n	80013e8 <HAL_ADC_ConvCpltCallback+0x28c>
      {
        if (y > thr_hi)
 800136a:	4b15      	ldr	r3, [pc, #84]	@ (80013c0 <HAL_ADC_ConvCpltCallback+0x264>)
 800136c:	edd3 7a00 	vldr	s15, [r3]
 8001370:	ed97 7a08 	vldr	s14, [r7, #32]
 8001374:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001378:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800137c:	f140 80c9 	bpl.w	8001512 <HAL_ADC_ConvCpltCallback+0x3b6>
        {
          peak_armed = 1;
 8001380:	4b18      	ldr	r3, [pc, #96]	@ (80013e4 <HAL_ADC_ConvCpltCallback+0x288>)
 8001382:	2201      	movs	r2, #1
 8001384:	701a      	strb	r2, [r3, #0]
 8001386:	e0c4      	b.n	8001512 <HAL_ADC_ConvCpltCallback+0x3b6>
 8001388:	40012000 	.word	0x40012000
 800138c:	20000418 	.word	0x20000418
 8001390:	20000414 	.word	0x20000414
 8001394:	200004f8 	.word	0x200004f8
 8001398:	20000420 	.word	0x20000420
 800139c:	20000000 	.word	0x20000000
 80013a0:	20000428 	.word	0x20000428
 80013a4:	20000424 	.word	0x20000424
 80013a8:	200003d0 	.word	0x200003d0
 80013ac:	20000430 	.word	0x20000430
 80013b0:	20000434 	.word	0x20000434
 80013b4:	2000042c 	.word	0x2000042c
 80013b8:	20000438 	.word	0x20000438
 80013bc:	3c23d70a 	.word	0x3c23d70a
 80013c0:	2000043c 	.word	0x2000043c
 80013c4:	20000444 	.word	0x20000444
 80013c8:	3f7eb852 	.word	0x3f7eb852
 80013cc:	3ba3d70a 	.word	0x3ba3d70a
 80013d0:	3f666666 	.word	0x3f666666
 80013d4:	3ecccccd 	.word	0x3ecccccd
 80013d8:	20000449 	.word	0x20000449
 80013dc:	2000044c 	.word	0x2000044c
 80013e0:	20000440 	.word	0x20000440
 80013e4:	20000448 	.word	0x20000448
        }
      }
      else
      {
        if (y < thr_lo && dy < 0.0f)
 80013e8:	4b61      	ldr	r3, [pc, #388]	@ (8001570 <HAL_ADC_ConvCpltCallback+0x414>)
 80013ea:	edd3 7a00 	vldr	s15, [r3]
 80013ee:	ed97 7a07 	vldr	s14, [r7, #28]
 80013f2:	eeb4 7ae7 	vcmpe.f32	s14, s15
 80013f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013fa:	f340 808a 	ble.w	8001512 <HAL_ADC_ConvCpltCallback+0x3b6>
 80013fe:	edd7 7a06 	vldr	s15, [r7, #24]
 8001402:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001406:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800140a:	f140 8082 	bpl.w	8001512 <HAL_ADC_ConvCpltCallback+0x3b6>
        {
          uint32_t now = t_ms;
 800140e:	4b59      	ldr	r3, [pc, #356]	@ (8001574 <HAL_ADC_ConvCpltCallback+0x418>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	617b      	str	r3, [r7, #20]
          if (last_peak_ms != 0)
 8001414:	4b58      	ldr	r3, [pc, #352]	@ (8001578 <HAL_ADC_ConvCpltCallback+0x41c>)
 8001416:	681b      	ldr	r3, [r3, #0]
 8001418:	2b00      	cmp	r3, #0
 800141a:	d066      	beq.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
          {
            uint32_t ibi = now - last_peak_ms;
 800141c:	4b56      	ldr	r3, [pc, #344]	@ (8001578 <HAL_ADC_ConvCpltCallback+0x41c>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	697a      	ldr	r2, [r7, #20]
 8001422:	1ad3      	subs	r3, r2, r3
 8001424:	613b      	str	r3, [r7, #16]

            // [OPTIONAL]  IBI /
            if (ibi >= 300 && ibi <= 2000)
 8001426:	693b      	ldr	r3, [r7, #16]
 8001428:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 800142c:	d35d      	bcc.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
 800142e:	693b      	ldr	r3, [r7, #16]
 8001430:	f5b3 6ffa 	cmp.w	r3, #2000	@ 0x7d0
 8001434:	d859      	bhi.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
            {
              float bpm_raw = 60000.0f / (float)ibi;
 8001436:	693b      	ldr	r3, [r7, #16]
 8001438:	ee07 3a90 	vmov	s15, r3
 800143c:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001440:	eddf 6a4e 	vldr	s13, [pc, #312]	@ 800157c <HAL_ADC_ConvCpltCallback+0x420>
 8001444:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001448:	edc7 7a03 	vstr	s15, [r7, #12]
              bpm = BPM_SMOOTH_A * bpm + (1.0f - BPM_SMOOTH_A) * bpm_raw;
 800144c:	4b4c      	ldr	r3, [pc, #304]	@ (8001580 <HAL_ADC_ConvCpltCallback+0x424>)
 800144e:	edd3 7a00 	vldr	s15, [r3]
 8001452:	ed9f 7a4c 	vldr	s14, [pc, #304]	@ 8001584 <HAL_ADC_ConvCpltCallback+0x428>
 8001456:	ee27 7a87 	vmul.f32	s14, s15, s14
 800145a:	edd7 7a03 	vldr	s15, [r7, #12]
 800145e:	eddf 6a4a 	vldr	s13, [pc, #296]	@ 8001588 <HAL_ADC_ConvCpltCallback+0x42c>
 8001462:	ee67 7aa6 	vmul.f32	s15, s15, s13
 8001466:	ee77 7a27 	vadd.f32	s15, s14, s15
 800146a:	4b45      	ldr	r3, [pc, #276]	@ (8001580 <HAL_ADC_ConvCpltCallback+0x424>)
 800146c:	edc3 7a00 	vstr	s15, [r3]

              if (currentState == STATE_IDLE)
 8001470:	4b46      	ldr	r3, [pc, #280]	@ (800158c <HAL_ADC_ConvCpltCallback+0x430>)
 8001472:	781b      	ldrb	r3, [r3, #0]
 8001474:	b2db      	uxtb	r3, r3
 8001476:	2b00      	cmp	r3, #0
 8001478:	d122      	bne.n	80014c0 <HAL_ADC_ConvCpltCallback+0x364>
              {
                  bpm_buffer[bpm_idx] = bpm;
 800147a:	4b45      	ldr	r3, [pc, #276]	@ (8001590 <HAL_ADC_ConvCpltCallback+0x434>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a40      	ldr	r2, [pc, #256]	@ (8001580 <HAL_ADC_ConvCpltCallback+0x424>)
 8001480:	6812      	ldr	r2, [r2, #0]
 8001482:	4944      	ldr	r1, [pc, #272]	@ (8001594 <HAL_ADC_ConvCpltCallback+0x438>)
 8001484:	009b      	lsls	r3, r3, #2
 8001486:	440b      	add	r3, r1
 8001488:	601a      	str	r2, [r3, #0]
                  bpm_idx = (bpm_idx + 1) % 30;
 800148a:	4b41      	ldr	r3, [pc, #260]	@ (8001590 <HAL_ADC_ConvCpltCallback+0x434>)
 800148c:	681b      	ldr	r3, [r3, #0]
 800148e:	1c5a      	adds	r2, r3, #1
 8001490:	4b41      	ldr	r3, [pc, #260]	@ (8001598 <HAL_ADC_ConvCpltCallback+0x43c>)
 8001492:	fb83 1302 	smull	r1, r3, r3, r2
 8001496:	4413      	add	r3, r2
 8001498:	1119      	asrs	r1, r3, #4
 800149a:	17d3      	asrs	r3, r2, #31
 800149c:	1ac9      	subs	r1, r1, r3
 800149e:	460b      	mov	r3, r1
 80014a0:	011b      	lsls	r3, r3, #4
 80014a2:	1a5b      	subs	r3, r3, r1
 80014a4:	005b      	lsls	r3, r3, #1
 80014a6:	1ad1      	subs	r1, r2, r3
 80014a8:	4b39      	ldr	r3, [pc, #228]	@ (8001590 <HAL_ADC_ConvCpltCallback+0x434>)
 80014aa:	6019      	str	r1, [r3, #0]
                  if(bpm_count_base < 30) bpm_count_base++;
 80014ac:	4b3b      	ldr	r3, [pc, #236]	@ (800159c <HAL_ADC_ConvCpltCallback+0x440>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	2b1d      	cmp	r3, #29
 80014b2:	dc1a      	bgt.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
 80014b4:	4b39      	ldr	r3, [pc, #228]	@ (800159c <HAL_ADC_ConvCpltCallback+0x440>)
 80014b6:	681b      	ldr	r3, [r3, #0]
 80014b8:	3301      	adds	r3, #1
 80014ba:	4a38      	ldr	r2, [pc, #224]	@ (800159c <HAL_ADC_ConvCpltCallback+0x440>)
 80014bc:	6013      	str	r3, [r2, #0]
 80014be:	e014      	b.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
               }
               //  Logic  Response  State Recording
               else if (currentState == STATE_RECORDING)
 80014c0:	4b32      	ldr	r3, [pc, #200]	@ (800158c <HAL_ADC_ConvCpltCallback+0x430>)
 80014c2:	781b      	ldrb	r3, [r3, #0]
 80014c4:	b2db      	uxtb	r3, r3
 80014c6:	2b01      	cmp	r3, #1
 80014c8:	d10f      	bne.n	80014ea <HAL_ADC_ConvCpltCallback+0x38e>
               {
                  response_sum += bpm;
 80014ca:	4b35      	ldr	r3, [pc, #212]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x444>)
 80014cc:	ed93 7a00 	vldr	s14, [r3]
 80014d0:	4b2b      	ldr	r3, [pc, #172]	@ (8001580 <HAL_ADC_ConvCpltCallback+0x424>)
 80014d2:	edd3 7a00 	vldr	s15, [r3]
 80014d6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80014da:	4b31      	ldr	r3, [pc, #196]	@ (80015a0 <HAL_ADC_ConvCpltCallback+0x444>)
 80014dc:	edc3 7a00 	vstr	s15, [r3]
                  response_count++;
 80014e0:	4b30      	ldr	r3, [pc, #192]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x448>)
 80014e2:	681b      	ldr	r3, [r3, #0]
 80014e4:	3301      	adds	r3, #1
 80014e6:	4a2f      	ldr	r2, [pc, #188]	@ (80015a4 <HAL_ADC_ConvCpltCallback+0x448>)
 80014e8:	6013      	str	r3, [r2, #0]
               }
            }
          }
          last_peak_ms = now;
 80014ea:	4a23      	ldr	r2, [pc, #140]	@ (8001578 <HAL_ADC_ConvCpltCallback+0x41c>)
 80014ec:	697b      	ldr	r3, [r7, #20]
 80014ee:	6013      	str	r3, [r2, #0]

          beep_req = 1;
 80014f0:	4b2d      	ldr	r3, [pc, #180]	@ (80015a8 <HAL_ADC_ConvCpltCallback+0x44c>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	701a      	strb	r2, [r3, #0]
          beep_until = t_ms + BEEP_MS;
 80014f6:	4b1f      	ldr	r3, [pc, #124]	@ (8001574 <HAL_ADC_ConvCpltCallback+0x418>)
 80014f8:	681b      	ldr	r3, [r3, #0]
 80014fa:	333c      	adds	r3, #60	@ 0x3c
 80014fc:	4a2b      	ldr	r2, [pc, #172]	@ (80015ac <HAL_ADC_ConvCpltCallback+0x450>)
 80014fe:	6013      	str	r3, [r2, #0]

          refractory = 1;
 8001500:	4b2b      	ldr	r3, [pc, #172]	@ (80015b0 <HAL_ADC_ConvCpltCallback+0x454>)
 8001502:	2201      	movs	r2, #1
 8001504:	701a      	strb	r2, [r3, #0]
          ref_start_ms = now;
 8001506:	4a2b      	ldr	r2, [pc, #172]	@ (80015b4 <HAL_ADC_ConvCpltCallback+0x458>)
 8001508:	697b      	ldr	r3, [r7, #20]
 800150a:	6013      	str	r3, [r2, #0]
          peak_armed = 0;
 800150c:	4b2a      	ldr	r3, [pc, #168]	@ (80015b8 <HAL_ADC_ConvCpltCallback+0x45c>)
 800150e:	2200      	movs	r2, #0
 8001510:	701a      	strb	r2, [r3, #0]
        }
      }
    }

    y_prev = y;
 8001512:	4b17      	ldr	r3, [pc, #92]	@ (8001570 <HAL_ADC_ConvCpltCallback+0x414>)
 8001514:	681b      	ldr	r3, [r3, #0]
 8001516:	4a29      	ldr	r2, [pc, #164]	@ (80015bc <HAL_ADC_ConvCpltCallback+0x460>)
 8001518:	6013      	str	r3, [r2, #0]
    //  UART  ( 10ms = 100Hz  )
//    int n = snprintf(uart_buf, sizeof(uart_buf),
//                       "%lu,%u,%s,%.1f,%lu,%u\r\n",
//                       t_ms, raw_heart, state_str, bpm, mic_val, is_talking);
//
    int n = snprintf(uart_buf, sizeof(uart_buf),"%s,%d,%.1f,%d\r\n",state_str,-1,bpm, is_talking);
 800151a:	4b19      	ldr	r3, [pc, #100]	@ (8001580 <HAL_ADC_ConvCpltCallback+0x424>)
 800151c:	681b      	ldr	r3, [r3, #0]
 800151e:	4618      	mov	r0, r3
 8001520:	f7ff f81a 	bl	8000558 <__aeabi_f2d>
 8001524:	4602      	mov	r2, r0
 8001526:	460b      	mov	r3, r1
 8001528:	4925      	ldr	r1, [pc, #148]	@ (80015c0 <HAL_ADC_ConvCpltCallback+0x464>)
 800152a:	7809      	ldrb	r1, [r1, #0]
 800152c:	9104      	str	r1, [sp, #16]
 800152e:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001532:	f04f 33ff 	mov.w	r3, #4294967295
 8001536:	9300      	str	r3, [sp, #0]
 8001538:	4b22      	ldr	r3, [pc, #136]	@ (80015c4 <HAL_ADC_ConvCpltCallback+0x468>)
 800153a:	4a23      	ldr	r2, [pc, #140]	@ (80015c8 <HAL_ADC_ConvCpltCallback+0x46c>)
 800153c:	2140      	movs	r1, #64	@ 0x40
 800153e:	4823      	ldr	r0, [pc, #140]	@ (80015cc <HAL_ADC_ConvCpltCallback+0x470>)
 8001540:	f005 fd88 	bl	8007054 <sniprintf>
 8001544:	60b8      	str	r0, [r7, #8]
    HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, n, 10);
 8001546:	68bb      	ldr	r3, [r7, #8]
 8001548:	b29a      	uxth	r2, r3
 800154a:	230a      	movs	r3, #10
 800154c:	491f      	ldr	r1, [pc, #124]	@ (80015cc <HAL_ADC_ConvCpltCallback+0x470>)
 800154e:	4820      	ldr	r0, [pc, #128]	@ (80015d0 <HAL_ADC_ConvCpltCallback+0x474>)
 8001550:	f004 fc4e 	bl	8005df0 <HAL_UART_Transmit>
    HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, n, 10); //  
 8001554:	68bb      	ldr	r3, [r7, #8]
 8001556:	b29a      	uxth	r2, r3
 8001558:	230a      	movs	r3, #10
 800155a:	491c      	ldr	r1, [pc, #112]	@ (80015cc <HAL_ADC_ConvCpltCallback+0x470>)
 800155c:	481d      	ldr	r0, [pc, #116]	@ (80015d4 <HAL_ADC_ConvCpltCallback+0x478>)
 800155e:	f004 fc47 	bl	8005df0 <HAL_UART_Transmit>
 8001562:	e002      	b.n	800156a <HAL_ADC_ConvCpltCallback+0x40e>
  if (hadc->Instance != ADC1) return;
 8001564:	bf00      	nop
 8001566:	e000      	b.n	800156a <HAL_ADC_ConvCpltCallback+0x40e>
      return;
 8001568:	bf00      	nop
}
 800156a:	3738      	adds	r7, #56	@ 0x38
 800156c:	46bd      	mov	sp, r7
 800156e:	bd80      	pop	{r7, pc}
 8001570:	2000043c 	.word	0x2000043c
 8001574:	20000414 	.word	0x20000414
 8001578:	20000450 	.word	0x20000450
 800157c:	476a6000 	.word	0x476a6000
 8001580:	20000454 	.word	0x20000454
 8001584:	3f59999a 	.word	0x3f59999a
 8001588:	3e199998 	.word	0x3e199998
 800158c:	200003d0 	.word	0x200003d0
 8001590:	200004d0 	.word	0x200004d0
 8001594:	20000458 	.word	0x20000458
 8001598:	88888889 	.word	0x88888889
 800159c:	200004d4 	.word	0x200004d4
 80015a0:	200004e0 	.word	0x200004e0
 80015a4:	200004e4 	.word	0x200004e4
 80015a8:	200004e8 	.word	0x200004e8
 80015ac:	200004ec 	.word	0x200004ec
 80015b0:	20000449 	.word	0x20000449
 80015b4:	2000044c 	.word	0x2000044c
 80015b8:	20000448 	.word	0x20000448
 80015bc:	20000440 	.word	0x20000440
 80015c0:	20000430 	.word	0x20000430
 80015c4:	20000004 	.word	0x20000004
 80015c8:	08009578 	.word	0x08009578
 80015cc:	200003d4 	.word	0x200003d4
 80015d0:	20000388 	.word	0x20000388
 80015d4:	20000340 	.word	0x20000340

080015d8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80015d8:	b5b0      	push	{r4, r5, r7, lr}
 80015da:	b08e      	sub	sp, #56	@ 0x38
 80015dc:	af06      	add	r7, sp, #24
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80015de:	f001 f89b 	bl	8002718 <HAL_Init>

  /* USER CODE BEGIN Init */
  int state_timer = 0;
 80015e2:	2300      	movs	r3, #0
 80015e4:	61fb      	str	r3, [r7, #28]
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80015e6:	f000 fa4f 	bl	8001a88 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80015ea:	f000 fca5 	bl	8001f38 <MX_GPIO_Init>
  MX_DMA_Init();
 80015ee:	f000 fc83 	bl	8001ef8 <MX_DMA_Init>
  MX_USART2_UART_Init();
 80015f2:	f000 fc57 	bl	8001ea4 <MX_USART2_UART_Init>
  MX_ADC1_Init();
 80015f6:	f000 fab3 	bl	8001b60 <MX_ADC1_Init>
  MX_TIM1_Init();
 80015fa:	f000 fb13 	bl	8001c24 <MX_TIM1_Init>
  MX_TIM2_Init();
 80015fe:	f000 fbb1 	bl	8001d64 <MX_TIM2_Init>
  MX_USART1_UART_Init();
 8001602:	f000 fc25 	bl	8001e50 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001606:	487d      	ldr	r0, [pc, #500]	@ (80017fc <main+0x224>)
 8001608:	f003 fa30 	bl	8004a6c <HAL_TIM_Base_Start_IT>
//  HAL_ADC_Start_IT(&hadc1);
  HAL_TIM_OC_Start_IT(&htim1, TIM_CHANNEL_1);
 800160c:	2100      	movs	r1, #0
 800160e:	487b      	ldr	r0, [pc, #492]	@ (80017fc <main+0x224>)
 8001610:	f003 fae8 	bl	8004be4 <HAL_TIM_OC_Start_IT>
  HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 8001614:	2104      	movs	r1, #4
 8001616:	487a      	ldr	r0, [pc, #488]	@ (8001800 <main+0x228>)
 8001618:	f003 fc3c 	bl	8004e94 <HAL_TIM_PWM_Start>
  __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, (uint32_t)(htim2.Init.Period * BUZZER_VOLUME));
 800161c:	4b78      	ldr	r3, [pc, #480]	@ (8001800 <main+0x228>)
 800161e:	68db      	ldr	r3, [r3, #12]
 8001620:	ee07 3a90 	vmov	s15, r3
 8001624:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8001628:	eeb6 7a00 	vmov.f32	s14, #96	@ 0x3f000000  0.5
 800162c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8001630:	4b73      	ldr	r3, [pc, #460]	@ (8001800 <main+0x228>)
 8001632:	681b      	ldr	r3, [r3, #0]
 8001634:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8001638:	ee17 2a90 	vmov	r2, s15
 800163c:	639a      	str	r2, [r3, #56]	@ 0x38

  if (HAL_ADC_Start_DMA(&hadc1, adc_buffer, 2) != HAL_OK)
 800163e:	2202      	movs	r2, #2
 8001640:	4970      	ldr	r1, [pc, #448]	@ (8001804 <main+0x22c>)
 8001642:	4871      	ldr	r0, [pc, #452]	@ (8001808 <main+0x230>)
 8001644:	f001 fa52 	bl	8002aec <HAL_ADC_Start_DMA>
 8001648:	4603      	mov	r3, r0
 800164a:	2b00      	cmp	r3, #0
 800164c:	d008      	beq.n	8001660 <main+0x88>
  {
      // If this fails, blink LED rapidly to warn user
      while(1) {
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800164e:	2120      	movs	r1, #32
 8001650:	486e      	ldr	r0, [pc, #440]	@ (800180c <main+0x234>)
 8001652:	f002 fcf0 	bl	8004036 <HAL_GPIO_TogglePin>
          HAL_Delay(100);
 8001656:	2064      	movs	r0, #100	@ 0x64
 8001658:	f001 f8d0 	bl	80027fc <HAL_Delay>
          HAL_GPIO_TogglePin(LD2_GPIO_Port, LD2_Pin);
 800165c:	bf00      	nop
 800165e:	e7f6      	b.n	800164e <main+0x76>
      }
  }

  printf("System Initialized.\r\n");
 8001660:	486b      	ldr	r0, [pc, #428]	@ (8001810 <main+0x238>)
 8001662:	f005 fcef 	bl	8007044 <puts>
  printf("Current State: IDLE. Press Blue Button to Record.\r\n");
 8001666:	486b      	ldr	r0, [pc, #428]	@ (8001814 <main+0x23c>)
 8001668:	f005 fcec 	bl	8007044 <puts>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  switch(currentState)
 800166c:	4b6a      	ldr	r3, [pc, #424]	@ (8001818 <main+0x240>)
 800166e:	781b      	ldrb	r3, [r3, #0]
 8001670:	b2db      	uxtb	r3, r3
 8001672:	2b03      	cmp	r3, #3
 8001674:	d81e      	bhi.n	80016b4 <main+0xdc>
 8001676:	a201      	add	r2, pc, #4	@ (adr r2, 800167c <main+0xa4>)
 8001678:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800167c:	0800168d 	.word	0x0800168d
 8001680:	08001697 	.word	0x08001697
 8001684:	080016a1 	.word	0x080016a1
 8001688:	080016ab 	.word	0x080016ab
	  	    {
	  	        case STATE_IDLE:       sprintf(state_str, "idle");       break;
 800168c:	4963      	ldr	r1, [pc, #396]	@ (800181c <main+0x244>)
 800168e:	4864      	ldr	r0, [pc, #400]	@ (8001820 <main+0x248>)
 8001690:	f005 fd16 	bl	80070c0 <siprintf>
 8001694:	e013      	b.n	80016be <main+0xe6>
	  	        case STATE_RECORDING:  sprintf(state_str, "recording");  break;
 8001696:	4963      	ldr	r1, [pc, #396]	@ (8001824 <main+0x24c>)
 8001698:	4861      	ldr	r0, [pc, #388]	@ (8001820 <main+0x248>)
 800169a:	f005 fd11 	bl	80070c0 <siprintf>
 800169e:	e00e      	b.n	80016be <main+0xe6>
	  	        case STATE_PROCESSING: sprintf(state_str, "processing"); break;
 80016a0:	4961      	ldr	r1, [pc, #388]	@ (8001828 <main+0x250>)
 80016a2:	485f      	ldr	r0, [pc, #380]	@ (8001820 <main+0x248>)
 80016a4:	f005 fd0c 	bl	80070c0 <siprintf>
 80016a8:	e009      	b.n	80016be <main+0xe6>
	  	        case STATE_RESULT:     sprintf(state_str, "result");     break;
 80016aa:	4960      	ldr	r1, [pc, #384]	@ (800182c <main+0x254>)
 80016ac:	485c      	ldr	r0, [pc, #368]	@ (8001820 <main+0x248>)
 80016ae:	f005 fd07 	bl	80070c0 <siprintf>
 80016b2:	e004      	b.n	80016be <main+0xe6>
	  	        default:               sprintf(state_str, "default");    break;
 80016b4:	495e      	ldr	r1, [pc, #376]	@ (8001830 <main+0x258>)
 80016b6:	485a      	ldr	r0, [pc, #360]	@ (8001820 <main+0x248>)
 80016b8:	f005 fd02 	bl	80070c0 <siprintf>
 80016bc:	bf00      	nop
	  	    }
    uint32_t now = HAL_GetTick();
 80016be:	f001 f891 	bl	80027e4 <HAL_GetTick>
 80016c2:	6138      	str	r0, [r7, #16]
    if (beep_req)
 80016c4:	4b5b      	ldr	r3, [pc, #364]	@ (8001834 <main+0x25c>)
 80016c6:	781b      	ldrb	r3, [r3, #0]
 80016c8:	b2db      	uxtb	r3, r3
 80016ca:	2b00      	cmp	r3, #0
 80016cc:	d01e      	beq.n	800170c <main+0x134>
        {
          if (now < beep_until)
 80016ce:	4b5a      	ldr	r3, [pc, #360]	@ (8001838 <main+0x260>)
 80016d0:	681b      	ldr	r3, [r3, #0]
 80016d2:	693a      	ldr	r2, [r7, #16]
 80016d4:	429a      	cmp	r2, r3
 80016d6:	d20b      	bcs.n	80016f0 <main+0x118>
          {
            // 1. 
            __HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(250));
 80016d8:	20fa      	movs	r0, #250	@ 0xfa
 80016da:	f7ff fc53 	bl	8000f84 <presForFrequency>
 80016de:	4602      	mov	r2, r0
 80016e0:	4b47      	ldr	r3, [pc, #284]	@ (8001800 <main+0x228>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	629a      	str	r2, [r3, #40]	@ 0x28
            __HAL_TIM_SET_COUNTER(&htim2, 0);
 80016e6:	4b46      	ldr	r3, [pc, #280]	@ (8001800 <main+0x228>)
 80016e8:	681b      	ldr	r3, [r3, #0]
 80016ea:	2200      	movs	r2, #0
 80016ec:	625a      	str	r2, [r3, #36]	@ 0x24
 80016ee:	e00d      	b.n	800170c <main+0x134>
            // 2. []  (Volume 50%)
          }
          else
          {
            // 1. []  (Volume 0%)
        	__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 80016f0:	2000      	movs	r0, #0
 80016f2:	f7ff fc47 	bl	8000f84 <presForFrequency>
 80016f6:	4602      	mov	r2, r0
 80016f8:	4b41      	ldr	r3, [pc, #260]	@ (8001800 <main+0x228>)
 80016fa:	681b      	ldr	r3, [r3, #0]
 80016fc:	629a      	str	r2, [r3, #40]	@ 0x28
        	__HAL_TIM_SET_COUNTER(&htim2, 0);
 80016fe:	4b40      	ldr	r3, [pc, #256]	@ (8001800 <main+0x228>)
 8001700:	681b      	ldr	r3, [r3, #0]
 8001702:	2200      	movs	r2, #0
 8001704:	625a      	str	r2, [r3, #36]	@ 0x24

            beep_req = 0;
 8001706:	4b4b      	ldr	r3, [pc, #300]	@ (8001834 <main+0x25c>)
 8001708:	2200      	movs	r2, #0
 800170a:	701a      	strb	r2, [r3, #0]
          }
        }
    switch (currentState)
 800170c:	4b42      	ldr	r3, [pc, #264]	@ (8001818 <main+0x240>)
 800170e:	781b      	ldrb	r3, [r3, #0]
 8001710:	b2db      	uxtb	r3, r3
 8001712:	2b03      	cmp	r3, #3
 8001714:	d8aa      	bhi.n	800166c <main+0x94>
 8001716:	a201      	add	r2, pc, #4	@ (adr r2, 800171c <main+0x144>)
 8001718:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800171c:	0800172d 	.word	0x0800172d
 8001720:	08001757 	.word	0x08001757
 8001724:	0800176d 	.word	0x0800176d
 8001728:	08001855 	.word	0x08001855
    {
    /* --- STATE 1: IDLE () --- */
      case STATE_IDLE:
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 800172c:	2200      	movs	r2, #0
 800172e:	2180      	movs	r1, #128	@ 0x80
 8001730:	4836      	ldr	r0, [pc, #216]	@ (800180c <main+0x234>)
 8001732:	f002 fc67 	bl	8004004 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8001736:	2200      	movs	r2, #0
 8001738:	2140      	movs	r1, #64	@ 0x40
 800173a:	4834      	ldr	r0, [pc, #208]	@ (800180c <main+0x234>)
 800173c:	f002 fc62 	bl	8004004 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET); //  Recording
 8001740:	2200      	movs	r2, #0
 8001742:	2140      	movs	r1, #64	@ 0x40
 8001744:	483d      	ldr	r0, [pc, #244]	@ (800183c <main+0x264>)
 8001746:	f002 fc5d 	bl	8004004 <HAL_GPIO_WritePin>

    	  //  Idle
    	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_SET);
 800174a:	2201      	movs	r2, #1
 800174c:	2180      	movs	r1, #128	@ 0x80
 800174e:	483c      	ldr	r0, [pc, #240]	@ (8001840 <main+0x268>)
 8001750:	f002 fc58 	bl	8004004 <HAL_GPIO_WritePin>

        break;
 8001754:	e178      	b.n	8001a48 <main+0x470>

      /* --- STATE 2: RECORDING ( IN2) --- */
      case STATE_RECORDING:
    	  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET); //  Idle
 8001756:	2200      	movs	r2, #0
 8001758:	2180      	movs	r1, #128	@ 0x80
 800175a:	4839      	ldr	r0, [pc, #228]	@ (8001840 <main+0x268>)
 800175c:	f002 fc52 	bl	8004004 <HAL_GPIO_WritePin>
    	  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_SET);   //  Talking
 8001760:	2201      	movs	r2, #1
 8001762:	2140      	movs	r1, #64	@ 0x40
 8001764:	4835      	ldr	r0, [pc, #212]	@ (800183c <main+0x264>)
 8001766:	f002 fc4d 	bl	8004004 <HAL_GPIO_WritePin>
    	  break;
 800176a:	e16d      	b.n	8001a48 <main+0x470>

      case STATE_PROCESSING:
    	HAL_ADC_Stop_DMA(&hadc1);
 800176c:	4826      	ldr	r0, [pc, #152]	@ (8001808 <main+0x230>)
 800176e:	f001 fab1 	bl	8002cd4 <HAL_ADC_Stop_DMA>
    	HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001772:	2200      	movs	r2, #0
 8001774:	2140      	movs	r1, #64	@ 0x40
 8001776:	4831      	ldr	r0, [pc, #196]	@ (800183c <main+0x264>)
 8001778:	f002 fc44 	bl	8004004 <HAL_GPIO_WritePin>
    	HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_SET);
 800177c:	2201      	movs	r2, #1
 800177e:	2180      	movs	r1, #128	@ 0x80
 8001780:	4822      	ldr	r0, [pc, #136]	@ (800180c <main+0x234>)
 8001782:	f002 fc3f 	bl	8004004 <HAL_GPIO_WritePin>
    	int n = snprintf(uart_buf, sizeof(uart_buf),"%s,%d,%.1f,%d\r\n", state_str,-1,0.0,0);
 8001786:	2300      	movs	r3, #0
 8001788:	9304      	str	r3, [sp, #16]
 800178a:	f04f 0200 	mov.w	r2, #0
 800178e:	f04f 0300 	mov.w	r3, #0
 8001792:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001796:	f04f 33ff 	mov.w	r3, #4294967295
 800179a:	9300      	str	r3, [sp, #0]
 800179c:	4b20      	ldr	r3, [pc, #128]	@ (8001820 <main+0x248>)
 800179e:	4a29      	ldr	r2, [pc, #164]	@ (8001844 <main+0x26c>)
 80017a0:	2140      	movs	r1, #64	@ 0x40
 80017a2:	4829      	ldr	r0, [pc, #164]	@ (8001848 <main+0x270>)
 80017a4:	f005 fc56 	bl	8007054 <sniprintf>
 80017a8:	6038      	str	r0, [r7, #0]
    	HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, n, 10);
 80017aa:	683b      	ldr	r3, [r7, #0]
 80017ac:	b29a      	uxth	r2, r3
 80017ae:	230a      	movs	r3, #10
 80017b0:	4925      	ldr	r1, [pc, #148]	@ (8001848 <main+0x270>)
 80017b2:	4826      	ldr	r0, [pc, #152]	@ (800184c <main+0x274>)
 80017b4:	f004 fb1c 	bl	8005df0 <HAL_UART_Transmit>
    	HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, n, 10); //  
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	b29a      	uxth	r2, r3
 80017bc:	230a      	movs	r3, #10
 80017be:	4922      	ldr	r1, [pc, #136]	@ (8001848 <main+0x270>)
 80017c0:	4823      	ldr	r0, [pc, #140]	@ (8001850 <main+0x278>)
 80017c2:	f004 fb15 	bl	8005df0 <HAL_UART_Transmit>
    	HAL_Delay(100);
 80017c6:	2064      	movs	r0, #100	@ 0x64
 80017c8:	f001 f818 	bl	80027fc <HAL_Delay>
        if (state_timer == 0)
 80017cc:	69fb      	ldr	r3, [r7, #28]
 80017ce:	2b00      	cmp	r3, #0
 80017d0:	d106      	bne.n	80017e0 <main+0x208>
        {
          state_timer = now; // 
 80017d2:	693b      	ldr	r3, [r7, #16]
 80017d4:	61fb      	str	r3, [r7, #28]
          //  Interrupt 
//          HAL_ADC_Start_IT(&hadc1);
          //   Processing
          HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_SET);
 80017d6:	2201      	movs	r2, #1
 80017d8:	2120      	movs	r1, #32
 80017da:	480c      	ldr	r0, [pc, #48]	@ (800180c <main+0x234>)
 80017dc:	f002 fc12 	bl	8004004 <HAL_GPIO_WritePin>

        }


        // 2.  10  ()
        if (now - state_timer > 10000)
 80017e0:	69fb      	ldr	r3, [r7, #28]
 80017e2:	693a      	ldr	r2, [r7, #16]
 80017e4:	1ad3      	subs	r3, r2, r3
 80017e6:	f242 7210 	movw	r2, #10000	@ 0x2710
 80017ea:	4293      	cmp	r3, r2
 80017ec:	f240 812a 	bls.w	8001a44 <main+0x46c>
        {
          //  10  -> 
//          HAL_ADC_Stop_IT(&hadc1);

          //  timer 
          state_timer = 0;
 80017f0:	2300      	movs	r3, #0
 80017f2:	61fb      	str	r3, [r7, #28]


          // 
          currentState = STATE_RESULT;
 80017f4:	4b08      	ldr	r3, [pc, #32]	@ (8001818 <main+0x240>)
 80017f6:	2203      	movs	r2, #3
 80017f8:	701a      	strb	r2, [r3, #0]
        }
        break;
 80017fa:	e123      	b.n	8001a44 <main+0x46c>
 80017fc:	200002b0 	.word	0x200002b0
 8001800:	200002f8 	.word	0x200002f8
 8001804:	20000418 	.word	0x20000418
 8001808:	20000208 	.word	0x20000208
 800180c:	40020000 	.word	0x40020000
 8001810:	08009588 	.word	0x08009588
 8001814:	080095a0 	.word	0x080095a0
 8001818:	200003d0 	.word	0x200003d0
 800181c:	080095d4 	.word	0x080095d4
 8001820:	20000004 	.word	0x20000004
 8001824:	080095dc 	.word	0x080095dc
 8001828:	080095e8 	.word	0x080095e8
 800182c:	080095f4 	.word	0x080095f4
 8001830:	080095fc 	.word	0x080095fc
 8001834:	200004e8 	.word	0x200004e8
 8001838:	200004ec 	.word	0x200004ec
 800183c:	40020400 	.word	0x40020400
 8001840:	40020800 	.word	0x40020800
 8001844:	08009578 	.word	0x08009578
 8001848:	200003d4 	.word	0x200003d4
 800184c:	20000388 	.word	0x20000388
 8001850:	20000340 	.word	0x20000340
      case STATE_RESULT:
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_7, GPIO_PIN_RESET);
 8001854:	2200      	movs	r2, #0
 8001856:	2180      	movs	r1, #128	@ 0x80
 8001858:	487c      	ldr	r0, [pc, #496]	@ (8001a4c <main+0x474>)
 800185a:	f002 fbd3 	bl	8004004 <HAL_GPIO_WritePin>
      HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800185e:	2201      	movs	r2, #1
 8001860:	2140      	movs	r1, #64	@ 0x40
 8001862:	487a      	ldr	r0, [pc, #488]	@ (8001a4c <main+0x474>)
 8001864:	f002 fbce 	bl	8004004 <HAL_GPIO_WritePin>

      float response_mean = 0;
 8001868:	f04f 0300 	mov.w	r3, #0
 800186c:	61bb      	str	r3, [r7, #24]
    	if(response_count > 0){
 800186e:	4b78      	ldr	r3, [pc, #480]	@ (8001a50 <main+0x478>)
 8001870:	681b      	ldr	r3, [r3, #0]
 8001872:	2b00      	cmp	r3, #0
 8001874:	dd0c      	ble.n	8001890 <main+0x2b8>
    		response_mean = response_sum / response_count;
 8001876:	4b77      	ldr	r3, [pc, #476]	@ (8001a54 <main+0x47c>)
 8001878:	edd3 6a00 	vldr	s13, [r3]
 800187c:	4b74      	ldr	r3, [pc, #464]	@ (8001a50 <main+0x478>)
 800187e:	681b      	ldr	r3, [r3, #0]
 8001880:	ee07 3a90 	vmov	s15, r3
 8001884:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001888:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800188c:	edc7 7a06 	vstr	s15, [r7, #24]
    	}

    	// Standard Error
    	float std_error = baseline_std / sqrt((float)response_count);
 8001890:	4b71      	ldr	r3, [pc, #452]	@ (8001a58 <main+0x480>)
 8001892:	681b      	ldr	r3, [r3, #0]
 8001894:	4618      	mov	r0, r3
 8001896:	f7fe fe5f 	bl	8000558 <__aeabi_f2d>
 800189a:	4604      	mov	r4, r0
 800189c:	460d      	mov	r5, r1
 800189e:	4b6c      	ldr	r3, [pc, #432]	@ (8001a50 <main+0x478>)
 80018a0:	681b      	ldr	r3, [r3, #0]
 80018a2:	ee07 3a90 	vmov	s15, r3
 80018a6:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80018aa:	ee17 0a90 	vmov	r0, s15
 80018ae:	f7fe fe53 	bl	8000558 <__aeabi_f2d>
 80018b2:	4602      	mov	r2, r0
 80018b4:	460b      	mov	r3, r1
 80018b6:	ec43 2b10 	vmov	d0, r2, r3
 80018ba:	f007 fd35 	bl	8009328 <sqrt>
 80018be:	ec53 2b10 	vmov	r2, r3, d0
 80018c2:	4620      	mov	r0, r4
 80018c4:	4629      	mov	r1, r5
 80018c6:	f7fe ffc9 	bl	800085c <__aeabi_ddiv>
 80018ca:	4602      	mov	r2, r0
 80018cc:	460b      	mov	r3, r1
 80018ce:	4610      	mov	r0, r2
 80018d0:	4619      	mov	r1, r3
 80018d2:	f7ff f971 	bl	8000bb8 <__aeabi_d2f>
 80018d6:	4603      	mov	r3, r0
 80018d8:	617b      	str	r3, [r7, #20]
    	if(std_error == 0) {
 80018da:	edd7 7a05 	vldr	s15, [r7, #20]
 80018de:	eef5 7a40 	vcmp.f32	s15, #0.0
 80018e2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80018e6:	d101      	bne.n	80018ec <main+0x314>
    		std_error = 0.001f;
 80018e8:	4b5c      	ldr	r3, [pc, #368]	@ (8001a5c <main+0x484>)
 80018ea:	617b      	str	r3, [r7, #20]
    	}

    	// Z-Score
    	float z_score = (response_mean - baseline_mean) / std_error;
 80018ec:	4b5c      	ldr	r3, [pc, #368]	@ (8001a60 <main+0x488>)
 80018ee:	edd3 7a00 	vldr	s15, [r3]
 80018f2:	ed97 7a06 	vldr	s14, [r7, #24]
 80018f6:	ee77 6a67 	vsub.f32	s13, s14, s15
 80018fa:	ed97 7a05 	vldr	s14, [r7, #20]
 80018fe:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001902:	edc7 7a03 	vstr	s15, [r7, #12]
    	if (z_score > 1.645f){
 8001906:	edd7 7a03 	vldr	s15, [r7, #12]
 800190a:	ed9f 7a56 	vldr	s14, [pc, #344]	@ 8001a64 <main+0x48c>
 800190e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001912:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001916:	dd52      	ble.n	80019be <main+0x3e6>
    		int n = snprintf(uart_buf, sizeof(uart_buf),"%s,%d,%.1f,%d\r\n", state_str,0,0.0,0);
 8001918:	2300      	movs	r3, #0
 800191a:	9304      	str	r3, [sp, #16]
 800191c:	f04f 0200 	mov.w	r2, #0
 8001920:	f04f 0300 	mov.w	r3, #0
 8001924:	e9cd 2302 	strd	r2, r3, [sp, #8]
 8001928:	2300      	movs	r3, #0
 800192a:	9300      	str	r3, [sp, #0]
 800192c:	4b4e      	ldr	r3, [pc, #312]	@ (8001a68 <main+0x490>)
 800192e:	4a4f      	ldr	r2, [pc, #316]	@ (8001a6c <main+0x494>)
 8001930:	2140      	movs	r1, #64	@ 0x40
 8001932:	484f      	ldr	r0, [pc, #316]	@ (8001a70 <main+0x498>)
 8001934:	f005 fb8e 	bl	8007054 <sniprintf>
 8001938:	6078      	str	r0, [r7, #4]
    		HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, n, 10); //  
 800193a:	687b      	ldr	r3, [r7, #4]
 800193c:	b29a      	uxth	r2, r3
 800193e:	230a      	movs	r3, #10
 8001940:	494b      	ldr	r1, [pc, #300]	@ (8001a70 <main+0x498>)
 8001942:	484c      	ldr	r0, [pc, #304]	@ (8001a74 <main+0x49c>)
 8001944:	f004 fa54 	bl	8005df0 <HAL_UART_Transmit>
//    		HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, n, 10);

    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(1000));
 8001948:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800194c:	f7ff fb1a 	bl	8000f84 <presForFrequency>
 8001950:	4602      	mov	r2, r0
 8001952:	4b49      	ldr	r3, [pc, #292]	@ (8001a78 <main+0x4a0>)
 8001954:	681b      	ldr	r3, [r3, #0]
 8001956:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001958:	4b47      	ldr	r3, [pc, #284]	@ (8001a78 <main+0x4a0>)
 800195a:	681b      	ldr	r3, [r3, #0]
 800195c:	2200      	movs	r2, #0
 800195e:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001960:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001964:	f000 ff4a 	bl	80027fc <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 8001968:	2000      	movs	r0, #0
 800196a:	f7ff fb0b 	bl	8000f84 <presForFrequency>
 800196e:	4602      	mov	r2, r0
 8001970:	4b41      	ldr	r3, [pc, #260]	@ (8001a78 <main+0x4a0>)
 8001972:	681b      	ldr	r3, [r3, #0]
 8001974:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001976:	4b40      	ldr	r3, [pc, #256]	@ (8001a78 <main+0x4a0>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	2200      	movs	r2, #0
 800197c:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 800197e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001982:	f000 ff3b 	bl	80027fc <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(1000));
 8001986:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800198a:	f7ff fafb 	bl	8000f84 <presForFrequency>
 800198e:	4602      	mov	r2, r0
 8001990:	4b39      	ldr	r3, [pc, #228]	@ (8001a78 <main+0x4a0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001996:	4b38      	ldr	r3, [pc, #224]	@ (8001a78 <main+0x4a0>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	2200      	movs	r2, #0
 800199c:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 800199e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80019a2:	f000 ff2b 	bl	80027fc <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 80019a6:	2000      	movs	r0, #0
 80019a8:	f7ff faec 	bl	8000f84 <presForFrequency>
 80019ac:	4602      	mov	r2, r0
 80019ae:	4b32      	ldr	r3, [pc, #200]	@ (8001a78 <main+0x4a0>)
 80019b0:	681b      	ldr	r3, [r3, #0]
 80019b2:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80019b4:	4b30      	ldr	r3, [pc, #192]	@ (8001a78 <main+0x4a0>)
 80019b6:	681b      	ldr	r3, [r3, #0]
 80019b8:	2200      	movs	r2, #0
 80019ba:	625a      	str	r2, [r3, #36]	@ 0x24
 80019bc:	e035      	b.n	8001a2a <main+0x452>

    	}
    	else{
    		int n = snprintf(uart_buf, sizeof(uart_buf),"%s,%d,%.1f,%d\r\n", state_str,1,0.0,0);
 80019be:	2300      	movs	r3, #0
 80019c0:	9304      	str	r3, [sp, #16]
 80019c2:	f04f 0200 	mov.w	r2, #0
 80019c6:	f04f 0300 	mov.w	r3, #0
 80019ca:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80019ce:	2301      	movs	r3, #1
 80019d0:	9300      	str	r3, [sp, #0]
 80019d2:	4b25      	ldr	r3, [pc, #148]	@ (8001a68 <main+0x490>)
 80019d4:	4a25      	ldr	r2, [pc, #148]	@ (8001a6c <main+0x494>)
 80019d6:	2140      	movs	r1, #64	@ 0x40
 80019d8:	4825      	ldr	r0, [pc, #148]	@ (8001a70 <main+0x498>)
 80019da:	f005 fb3b 	bl	8007054 <sniprintf>
 80019de:	60b8      	str	r0, [r7, #8]
//    		HAL_UART_Transmit(&huart2, (uint8_t *)uart_buf, n, 10);
    		HAL_UART_Transmit(&huart1, (uint8_t *)uart_buf, n, 10); //  
 80019e0:	68bb      	ldr	r3, [r7, #8]
 80019e2:	b29a      	uxth	r2, r3
 80019e4:	230a      	movs	r3, #10
 80019e6:	4922      	ldr	r1, [pc, #136]	@ (8001a70 <main+0x498>)
 80019e8:	4822      	ldr	r0, [pc, #136]	@ (8001a74 <main+0x49c>)
 80019ea:	f004 fa01 	bl	8005df0 <HAL_UART_Transmit>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(250));
 80019ee:	20fa      	movs	r0, #250	@ 0xfa
 80019f0:	f7ff fac8 	bl	8000f84 <presForFrequency>
 80019f4:	4602      	mov	r2, r0
 80019f6:	4b20      	ldr	r3, [pc, #128]	@ (8001a78 <main+0x4a0>)
 80019f8:	681b      	ldr	r3, [r3, #0]
 80019fa:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 80019fc:	4b1e      	ldr	r3, [pc, #120]	@ (8001a78 <main+0x4a0>)
 80019fe:	681b      	ldr	r3, [r3, #0]
 8001a00:	2200      	movs	r2, #0
 8001a02:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001a04:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a08:	f000 fef8 	bl	80027fc <HAL_Delay>
    		__HAL_TIM_SET_PRESCALER(&htim2, presForFrequency(0));
 8001a0c:	2000      	movs	r0, #0
 8001a0e:	f7ff fab9 	bl	8000f84 <presForFrequency>
 8001a12:	4602      	mov	r2, r0
 8001a14:	4b18      	ldr	r3, [pc, #96]	@ (8001a78 <main+0x4a0>)
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	629a      	str	r2, [r3, #40]	@ 0x28
    		__HAL_TIM_SET_COUNTER(&htim2, 0);
 8001a1a:	4b17      	ldr	r3, [pc, #92]	@ (8001a78 <main+0x4a0>)
 8001a1c:	681b      	ldr	r3, [r3, #0]
 8001a1e:	2200      	movs	r2, #0
 8001a20:	625a      	str	r2, [r3, #36]	@ 0x24
    		HAL_Delay(1000);
 8001a22:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8001a26:	f000 fee9 	bl	80027fc <HAL_Delay>

    	}
    	HAL_Delay(5000);
 8001a2a:	f241 3088 	movw	r0, #5000	@ 0x1388
 8001a2e:	f000 fee5 	bl	80027fc <HAL_Delay>


    	HAL_ADC_Start_DMA(&hadc1, adc_buffer, 2);
 8001a32:	2202      	movs	r2, #2
 8001a34:	4911      	ldr	r1, [pc, #68]	@ (8001a7c <main+0x4a4>)
 8001a36:	4812      	ldr	r0, [pc, #72]	@ (8001a80 <main+0x4a8>)
 8001a38:	f001 f858 	bl	8002aec <HAL_ADC_Start_DMA>
        currentState = STATE_IDLE;
 8001a3c:	4b11      	ldr	r3, [pc, #68]	@ (8001a84 <main+0x4ac>)
 8001a3e:	2200      	movs	r2, #0
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e613      	b.n	800166c <main+0x94>
        break;
 8001a44:	bf00      	nop
 8001a46:	e611      	b.n	800166c <main+0x94>
  {
 8001a48:	e610      	b.n	800166c <main+0x94>
 8001a4a:	bf00      	nop
 8001a4c:	40020000 	.word	0x40020000
 8001a50:	200004e4 	.word	0x200004e4
 8001a54:	200004e0 	.word	0x200004e0
 8001a58:	200004dc 	.word	0x200004dc
 8001a5c:	3a83126f 	.word	0x3a83126f
 8001a60:	200004d8 	.word	0x200004d8
 8001a64:	3fd28f5c 	.word	0x3fd28f5c
 8001a68:	20000004 	.word	0x20000004
 8001a6c:	08009578 	.word	0x08009578
 8001a70:	200003d4 	.word	0x200003d4
 8001a74:	20000340 	.word	0x20000340
 8001a78:	200002f8 	.word	0x200002f8
 8001a7c:	20000418 	.word	0x20000418
 8001a80:	20000208 	.word	0x20000208
 8001a84:	200003d0 	.word	0x200003d0

08001a88 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	b094      	sub	sp, #80	@ 0x50
 8001a8c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001a8e:	f107 0320 	add.w	r3, r7, #32
 8001a92:	2230      	movs	r2, #48	@ 0x30
 8001a94:	2100      	movs	r1, #0
 8001a96:	4618      	mov	r0, r3
 8001a98:	f005 fc0c 	bl	80072b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001a9c:	f107 030c 	add.w	r3, r7, #12
 8001aa0:	2200      	movs	r2, #0
 8001aa2:	601a      	str	r2, [r3, #0]
 8001aa4:	605a      	str	r2, [r3, #4]
 8001aa6:	609a      	str	r2, [r3, #8]
 8001aa8:	60da      	str	r2, [r3, #12]
 8001aaa:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8001aac:	2300      	movs	r3, #0
 8001aae:	60bb      	str	r3, [r7, #8]
 8001ab0:	4b29      	ldr	r3, [pc, #164]	@ (8001b58 <SystemClock_Config+0xd0>)
 8001ab2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ab4:	4a28      	ldr	r2, [pc, #160]	@ (8001b58 <SystemClock_Config+0xd0>)
 8001ab6:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001aba:	6413      	str	r3, [r2, #64]	@ 0x40
 8001abc:	4b26      	ldr	r3, [pc, #152]	@ (8001b58 <SystemClock_Config+0xd0>)
 8001abe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ac0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001ac4:	60bb      	str	r3, [r7, #8]
 8001ac6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8001ac8:	2300      	movs	r3, #0
 8001aca:	607b      	str	r3, [r7, #4]
 8001acc:	4b23      	ldr	r3, [pc, #140]	@ (8001b5c <SystemClock_Config+0xd4>)
 8001ace:	681b      	ldr	r3, [r3, #0]
 8001ad0:	f423 4340 	bic.w	r3, r3, #49152	@ 0xc000
 8001ad4:	4a21      	ldr	r2, [pc, #132]	@ (8001b5c <SystemClock_Config+0xd4>)
 8001ad6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8001ada:	6013      	str	r3, [r2, #0]
 8001adc:	4b1f      	ldr	r3, [pc, #124]	@ (8001b5c <SystemClock_Config+0xd4>)
 8001ade:	681b      	ldr	r3, [r3, #0]
 8001ae0:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8001ae4:	607b      	str	r3, [r7, #4]
 8001ae6:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001ae8:	2302      	movs	r3, #2
 8001aea:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8001aec:	2301      	movs	r3, #1
 8001aee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001af0:	2310      	movs	r3, #16
 8001af2:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001af4:	2302      	movs	r3, #2
 8001af6:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001af8:	2300      	movs	r3, #0
 8001afa:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8001afc:	2310      	movs	r3, #16
 8001afe:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8001b00:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8001b04:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 8001b06:	2304      	movs	r3, #4
 8001b08:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8001b0a:	2307      	movs	r3, #7
 8001b0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001b0e:	f107 0320 	add.w	r3, r7, #32
 8001b12:	4618      	mov	r0, r3
 8001b14:	f002 fac2 	bl	800409c <HAL_RCC_OscConfig>
 8001b18:	4603      	mov	r3, r0
 8001b1a:	2b00      	cmp	r3, #0
 8001b1c:	d001      	beq.n	8001b22 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8001b1e:	f000 faa9 	bl	8002074 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001b22:	230f      	movs	r3, #15
 8001b24:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001b26:	2302      	movs	r3, #2
 8001b28:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001b2a:	2300      	movs	r3, #0
 8001b2c:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001b2e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001b32:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001b34:	2300      	movs	r3, #0
 8001b36:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001b38:	f107 030c 	add.w	r3, r7, #12
 8001b3c:	2102      	movs	r1, #2
 8001b3e:	4618      	mov	r0, r3
 8001b40:	f002 fd24 	bl	800458c <HAL_RCC_ClockConfig>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <SystemClock_Config+0xc6>
  {
    Error_Handler();
 8001b4a:	f000 fa93 	bl	8002074 <Error_Handler>
  }
}
 8001b4e:	bf00      	nop
 8001b50:	3750      	adds	r7, #80	@ 0x50
 8001b52:	46bd      	mov	sp, r7
 8001b54:	bd80      	pop	{r7, pc}
 8001b56:	bf00      	nop
 8001b58:	40023800 	.word	0x40023800
 8001b5c:	40007000 	.word	0x40007000

08001b60 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	b084      	sub	sp, #16
 8001b64:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001b66:	463b      	mov	r3, r7
 8001b68:	2200      	movs	r2, #0
 8001b6a:	601a      	str	r2, [r3, #0]
 8001b6c:	605a      	str	r2, [r3, #4]
 8001b6e:	609a      	str	r2, [r3, #8]
 8001b70:	60da      	str	r2, [r3, #12]

  /* USER CODE END ADC1_Init 1 */

  /** Configure the global features of the ADC (Clock, Resolution, Data Alignment and number of conversion)
  */
  hadc1.Instance = ADC1;
 8001b72:	4b2a      	ldr	r3, [pc, #168]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b74:	4a2a      	ldr	r2, [pc, #168]	@ (8001c20 <MX_ADC1_Init+0xc0>)
 8001b76:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 8001b78:	4b28      	ldr	r3, [pc, #160]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b7a:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8001b7e:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001b80:	4b26      	ldr	r3, [pc, #152]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b82:	2200      	movs	r2, #0
 8001b84:	609a      	str	r2, [r3, #8]
  hadc1.Init.ScanConvMode = ENABLE;
 8001b86:	4b25      	ldr	r3, [pc, #148]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b88:	2201      	movs	r2, #1
 8001b8a:	611a      	str	r2, [r3, #16]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001b8c:	4b23      	ldr	r3, [pc, #140]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b8e:	2201      	movs	r2, #1
 8001b90:	761a      	strb	r2, [r3, #24]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001b92:	4b22      	ldr	r3, [pc, #136]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b94:	2200      	movs	r2, #0
 8001b96:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001b9a:	4b20      	ldr	r3, [pc, #128]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001b9c:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001ba0:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIGCONV_T1_CC1;
 8001ba2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001ba4:	2200      	movs	r2, #0
 8001ba6:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001ba8:	4b1c      	ldr	r3, [pc, #112]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001baa:	2200      	movs	r2, #0
 8001bac:	60da      	str	r2, [r3, #12]
  hadc1.Init.NbrOfConversion = 2;
 8001bae:	4b1b      	ldr	r3, [pc, #108]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001bb0:	2202      	movs	r2, #2
 8001bb2:	61da      	str	r2, [r3, #28]
  hadc1.Init.DMAContinuousRequests = ENABLE;
 8001bb4:	4b19      	ldr	r3, [pc, #100]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001bb6:	2201      	movs	r2, #1
 8001bb8:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 8001bbc:	4b17      	ldr	r3, [pc, #92]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001bbe:	2201      	movs	r2, #1
 8001bc0:	615a      	str	r2, [r3, #20]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001bc2:	4816      	ldr	r0, [pc, #88]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001bc4:	f000 fe3e 	bl	8002844 <HAL_ADC_Init>
 8001bc8:	4603      	mov	r3, r0
 8001bca:	2b00      	cmp	r3, #0
 8001bcc:	d001      	beq.n	8001bd2 <MX_ADC1_Init+0x72>
  {
    Error_Handler();
 8001bce:	f000 fa51 	bl	8002074 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_4;
 8001bd2:	2304      	movs	r3, #4
 8001bd4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 1;
 8001bd6:	2301      	movs	r3, #1
 8001bd8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_15CYCLES;
 8001bda:	2301      	movs	r3, #1
 8001bdc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bde:	463b      	mov	r3, r7
 8001be0:	4619      	mov	r1, r3
 8001be2:	480e      	ldr	r0, [pc, #56]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001be4:	f001 f8ee 	bl	8002dc4 <HAL_ADC_ConfigChannel>
 8001be8:	4603      	mov	r3, r0
 8001bea:	2b00      	cmp	r3, #0
 8001bec:	d001      	beq.n	8001bf2 <MX_ADC1_Init+0x92>
  {
    Error_Handler();
 8001bee:	f000 fa41 	bl	8002074 <Error_Handler>
  }

  /** Configure for the selected ADC regular channel its corresponding rank in the sequencer and its sample time.
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001bf2:	2300      	movs	r3, #0
 8001bf4:	603b      	str	r3, [r7, #0]
  sConfig.Rank = 2;
 8001bf6:	2302      	movs	r3, #2
 8001bf8:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_144CYCLES;
 8001bfa:	2306      	movs	r3, #6
 8001bfc:	60bb      	str	r3, [r7, #8]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001bfe:	463b      	mov	r3, r7
 8001c00:	4619      	mov	r1, r3
 8001c02:	4806      	ldr	r0, [pc, #24]	@ (8001c1c <MX_ADC1_Init+0xbc>)
 8001c04:	f001 f8de 	bl	8002dc4 <HAL_ADC_ConfigChannel>
 8001c08:	4603      	mov	r3, r0
 8001c0a:	2b00      	cmp	r3, #0
 8001c0c:	d001      	beq.n	8001c12 <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 8001c0e:	f000 fa31 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001c12:	bf00      	nop
 8001c14:	3710      	adds	r7, #16
 8001c16:	46bd      	mov	sp, r7
 8001c18:	bd80      	pop	{r7, pc}
 8001c1a:	bf00      	nop
 8001c1c:	20000208 	.word	0x20000208
 8001c20:	40012000 	.word	0x40012000

08001c24 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001c24:	b580      	push	{r7, lr}
 8001c26:	b096      	sub	sp, #88	@ 0x58
 8001c28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001c2a:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001c2e:	2200      	movs	r2, #0
 8001c30:	601a      	str	r2, [r3, #0]
 8001c32:	605a      	str	r2, [r3, #4]
 8001c34:	609a      	str	r2, [r3, #8]
 8001c36:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c38:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	601a      	str	r2, [r3, #0]
 8001c40:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001c42:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001c46:	2200      	movs	r2, #0
 8001c48:	601a      	str	r2, [r3, #0]
 8001c4a:	605a      	str	r2, [r3, #4]
 8001c4c:	609a      	str	r2, [r3, #8]
 8001c4e:	60da      	str	r2, [r3, #12]
 8001c50:	611a      	str	r2, [r3, #16]
 8001c52:	615a      	str	r2, [r3, #20]
 8001c54:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 8001c56:	1d3b      	adds	r3, r7, #4
 8001c58:	2220      	movs	r2, #32
 8001c5a:	2100      	movs	r1, #0
 8001c5c:	4618      	mov	r0, r3
 8001c5e:	f005 fb29 	bl	80072b4 <memset>

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001c62:	4b3e      	ldr	r3, [pc, #248]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c64:	4a3e      	ldr	r2, [pc, #248]	@ (8001d60 <MX_TIM1_Init+0x13c>)
 8001c66:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 839;
 8001c68:	4b3c      	ldr	r3, [pc, #240]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c6a:	f240 3247 	movw	r2, #839	@ 0x347
 8001c6e:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c70:	4b3a      	ldr	r3, [pc, #232]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c72:	2200      	movs	r2, #0
 8001c74:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 99;
 8001c76:	4b39      	ldr	r3, [pc, #228]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c78:	2263      	movs	r2, #99	@ 0x63
 8001c7a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c7c:	4b37      	ldr	r3, [pc, #220]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c7e:	2200      	movs	r2, #0
 8001c80:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001c82:	4b36      	ldr	r3, [pc, #216]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c84:	2200      	movs	r2, #0
 8001c86:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c88:	4b34      	ldr	r3, [pc, #208]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c8a:	2200      	movs	r2, #0
 8001c8c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001c8e:	4833      	ldr	r0, [pc, #204]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001c90:	f002 fe9c 	bl	80049cc <HAL_TIM_Base_Init>
 8001c94:	4603      	mov	r3, r0
 8001c96:	2b00      	cmp	r3, #0
 8001c98:	d001      	beq.n	8001c9e <MX_TIM1_Init+0x7a>
  {
    Error_Handler();
 8001c9a:	f000 f9eb 	bl	8002074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c9e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001ca2:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001ca4:	f107 0348 	add.w	r3, r7, #72	@ 0x48
 8001ca8:	4619      	mov	r1, r3
 8001caa:	482c      	ldr	r0, [pc, #176]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001cac:	f003 fbb0 	bl	8005410 <HAL_TIM_ConfigClockSource>
 8001cb0:	4603      	mov	r3, r0
 8001cb2:	2b00      	cmp	r3, #0
 8001cb4:	d001      	beq.n	8001cba <MX_TIM1_Init+0x96>
  {
    Error_Handler();
 8001cb6:	f000 f9dd 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_OC_Init(&htim1) != HAL_OK)
 8001cba:	4828      	ldr	r0, [pc, #160]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001cbc:	f002 ff38 	bl	8004b30 <HAL_TIM_OC_Init>
 8001cc0:	4603      	mov	r3, r0
 8001cc2:	2b00      	cmp	r3, #0
 8001cc4:	d001      	beq.n	8001cca <MX_TIM1_Init+0xa6>
  {
    Error_Handler();
 8001cc6:	f000 f9d5 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001cca:	2300      	movs	r3, #0
 8001ccc:	643b      	str	r3, [r7, #64]	@ 0x40
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001cce:	2300      	movs	r3, #0
 8001cd0:	647b      	str	r3, [r7, #68]	@ 0x44
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001cd2:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 8001cd6:	4619      	mov	r1, r3
 8001cd8:	4820      	ldr	r0, [pc, #128]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001cda:	f003 ff65 	bl	8005ba8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cde:	4603      	mov	r3, r0
 8001ce0:	2b00      	cmp	r3, #0
 8001ce2:	d001      	beq.n	8001ce8 <MX_TIM1_Init+0xc4>
  {
    Error_Handler();
 8001ce4:	f000 f9c6 	bl	8002074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_TOGGLE;
 8001ce8:	2330      	movs	r3, #48	@ 0x30
 8001cea:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfigOC.Pulse = 1;
 8001cec:	2301      	movs	r3, #1
 8001cee:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 8001cf4:	2300      	movs	r3, #0
 8001cf6:	633b      	str	r3, [r7, #48]	@ 0x30
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001cf8:	2300      	movs	r3, #0
 8001cfa:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 8001d00:	2300      	movs	r3, #0
 8001d02:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (HAL_TIM_OC_ConfigChannel(&htim1, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001d04:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001d08:	2200      	movs	r2, #0
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4813      	ldr	r0, [pc, #76]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001d0e:	f003 fa61 	bl	80051d4 <HAL_TIM_OC_ConfigChannel>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d001      	beq.n	8001d1c <MX_TIM1_Init+0xf8>
  {
    Error_Handler();
 8001d18:	f000 f9ac 	bl	8002074 <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8001d1c:	2300      	movs	r3, #0
 8001d1e:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 8001d20:	2300      	movs	r3, #0
 8001d22:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 8001d24:	2300      	movs	r3, #0
 8001d26:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.DeadTime = 0;
 8001d28:	2300      	movs	r3, #0
 8001d2a:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8001d2c:	2300      	movs	r3, #0
 8001d2e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 8001d30:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001d34:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8001d36:	2300      	movs	r3, #0
 8001d38:	623b      	str	r3, [r7, #32]
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim1, &sBreakDeadTimeConfig) != HAL_OK)
 8001d3a:	1d3b      	adds	r3, r7, #4
 8001d3c:	4619      	mov	r1, r3
 8001d3e:	4807      	ldr	r0, [pc, #28]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001d40:	f003 ffa0 	bl	8005c84 <HAL_TIMEx_ConfigBreakDeadTime>
 8001d44:	4603      	mov	r3, r0
 8001d46:	2b00      	cmp	r3, #0
 8001d48:	d001      	beq.n	8001d4e <MX_TIM1_Init+0x12a>
  {
    Error_Handler();
 8001d4a:	f000 f993 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */
  HAL_TIM_MspPostInit(&htim1);
 8001d4e:	4803      	ldr	r0, [pc, #12]	@ (8001d5c <MX_TIM1_Init+0x138>)
 8001d50:	f000 fa92 	bl	8002278 <HAL_TIM_MspPostInit>

}
 8001d54:	bf00      	nop
 8001d56:	3758      	adds	r7, #88	@ 0x58
 8001d58:	46bd      	mov	sp, r7
 8001d5a:	bd80      	pop	{r7, pc}
 8001d5c:	200002b0 	.word	0x200002b0
 8001d60:	40010000 	.word	0x40010000

08001d64 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08e      	sub	sp, #56	@ 0x38
 8001d68:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001d6a:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001d78:	f107 0320 	add.w	r3, r7, #32
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	601a      	str	r2, [r3, #0]
 8001d80:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001d82:	1d3b      	adds	r3, r7, #4
 8001d84:	2200      	movs	r2, #0
 8001d86:	601a      	str	r2, [r3, #0]
 8001d88:	605a      	str	r2, [r3, #4]
 8001d8a:	609a      	str	r2, [r3, #8]
 8001d8c:	60da      	str	r2, [r3, #12]
 8001d8e:	611a      	str	r2, [r3, #16]
 8001d90:	615a      	str	r2, [r3, #20]
 8001d92:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001d94:	4b2d      	ldr	r3, [pc, #180]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001d96:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001d9a:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 839;
 8001d9c:	4b2b      	ldr	r3, [pc, #172]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001d9e:	f240 3247 	movw	r2, #839	@ 0x347
 8001da2:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001da4:	4b29      	ldr	r3, [pc, #164]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001da6:	2200      	movs	r2, #0
 8001da8:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 99;
 8001daa:	4b28      	ldr	r3, [pc, #160]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001dac:	2263      	movs	r2, #99	@ 0x63
 8001dae:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001db0:	4b26      	ldr	r3, [pc, #152]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001db2:	2200      	movs	r2, #0
 8001db4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001db6:	4b25      	ldr	r3, [pc, #148]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001db8:	2200      	movs	r2, #0
 8001dba:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8001dbc:	4823      	ldr	r0, [pc, #140]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001dbe:	f002 fe05 	bl	80049cc <HAL_TIM_Base_Init>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b00      	cmp	r3, #0
 8001dc6:	d001      	beq.n	8001dcc <MX_TIM2_Init+0x68>
  {
    Error_Handler();
 8001dc8:	f000 f954 	bl	8002074 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001dcc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001dd0:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8001dd2:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8001dd6:	4619      	mov	r1, r3
 8001dd8:	481c      	ldr	r0, [pc, #112]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001dda:	f003 fb19 	bl	8005410 <HAL_TIM_ConfigClockSource>
 8001dde:	4603      	mov	r3, r0
 8001de0:	2b00      	cmp	r3, #0
 8001de2:	d001      	beq.n	8001de8 <MX_TIM2_Init+0x84>
  {
    Error_Handler();
 8001de4:	f000 f946 	bl	8002074 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001de8:	4818      	ldr	r0, [pc, #96]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001dea:	f002 fff9 	bl	8004de0 <HAL_TIM_PWM_Init>
 8001dee:	4603      	mov	r3, r0
 8001df0:	2b00      	cmp	r3, #0
 8001df2:	d001      	beq.n	8001df8 <MX_TIM2_Init+0x94>
  {
    Error_Handler();
 8001df4:	f000 f93e 	bl	8002074 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001df8:	2300      	movs	r3, #0
 8001dfa:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001dfc:	2300      	movs	r3, #0
 8001dfe:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001e00:	f107 0320 	add.w	r3, r7, #32
 8001e04:	4619      	mov	r1, r3
 8001e06:	4811      	ldr	r0, [pc, #68]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001e08:	f003 fece 	bl	8005ba8 <HAL_TIMEx_MasterConfigSynchronization>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	d001      	beq.n	8001e16 <MX_TIM2_Init+0xb2>
  {
    Error_Handler();
 8001e12:	f000 f92f 	bl	8002074 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001e16:	2360      	movs	r3, #96	@ 0x60
 8001e18:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001e1a:	2300      	movs	r3, #0
 8001e1c:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001e1e:	2300      	movs	r3, #0
 8001e20:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001e22:	2300      	movs	r3, #0
 8001e24:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001e26:	1d3b      	adds	r3, r7, #4
 8001e28:	2204      	movs	r2, #4
 8001e2a:	4619      	mov	r1, r3
 8001e2c:	4807      	ldr	r0, [pc, #28]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001e2e:	f003 fa2d 	bl	800528c <HAL_TIM_PWM_ConfigChannel>
 8001e32:	4603      	mov	r3, r0
 8001e34:	2b00      	cmp	r3, #0
 8001e36:	d001      	beq.n	8001e3c <MX_TIM2_Init+0xd8>
  {
    Error_Handler();
 8001e38:	f000 f91c 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001e3c:	4803      	ldr	r0, [pc, #12]	@ (8001e4c <MX_TIM2_Init+0xe8>)
 8001e3e:	f000 fa1b 	bl	8002278 <HAL_TIM_MspPostInit>

}
 8001e42:	bf00      	nop
 8001e44:	3738      	adds	r7, #56	@ 0x38
 8001e46:	46bd      	mov	sp, r7
 8001e48:	bd80      	pop	{r7, pc}
 8001e4a:	bf00      	nop
 8001e4c:	200002f8 	.word	0x200002f8

08001e50 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001e50:	b580      	push	{r7, lr}
 8001e52:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001e54:	4b11      	ldr	r3, [pc, #68]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e56:	4a12      	ldr	r2, [pc, #72]	@ (8001ea0 <MX_USART1_UART_Init+0x50>)
 8001e58:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001e5a:	4b10      	ldr	r3, [pc, #64]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e5c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001e60:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001e62:	4b0e      	ldr	r3, [pc, #56]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e64:	2200      	movs	r2, #0
 8001e66:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001e68:	4b0c      	ldr	r3, [pc, #48]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e6a:	2200      	movs	r2, #0
 8001e6c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001e6e:	4b0b      	ldr	r3, [pc, #44]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e70:	2200      	movs	r2, #0
 8001e72:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001e74:	4b09      	ldr	r3, [pc, #36]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e76:	220c      	movs	r2, #12
 8001e78:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001e7a:	4b08      	ldr	r3, [pc, #32]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e7c:	2200      	movs	r2, #0
 8001e7e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001e80:	4b06      	ldr	r3, [pc, #24]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e82:	2200      	movs	r2, #0
 8001e84:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001e86:	4805      	ldr	r0, [pc, #20]	@ (8001e9c <MX_USART1_UART_Init+0x4c>)
 8001e88:	f003 ff62 	bl	8005d50 <HAL_UART_Init>
 8001e8c:	4603      	mov	r3, r0
 8001e8e:	2b00      	cmp	r3, #0
 8001e90:	d001      	beq.n	8001e96 <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001e92:	f000 f8ef 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001e96:	bf00      	nop
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000340 	.word	0x20000340
 8001ea0:	40011000 	.word	0x40011000

08001ea4 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001ea4:	b580      	push	{r7, lr}
 8001ea6:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8001ea8:	4b11      	ldr	r3, [pc, #68]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eaa:	4a12      	ldr	r2, [pc, #72]	@ (8001ef4 <MX_USART2_UART_Init+0x50>)
 8001eac:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8001eae:	4b10      	ldr	r3, [pc, #64]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb0:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001eb4:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8001eb6:	4b0e      	ldr	r3, [pc, #56]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eb8:	2200      	movs	r2, #0
 8001eba:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8001ebc:	4b0c      	ldr	r3, [pc, #48]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ebe:	2200      	movs	r2, #0
 8001ec0:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8001ec2:	4b0b      	ldr	r3, [pc, #44]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ec4:	2200      	movs	r2, #0
 8001ec6:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8001ec8:	4b09      	ldr	r3, [pc, #36]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001eca:	220c      	movs	r2, #12
 8001ecc:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001ece:	4b08      	ldr	r3, [pc, #32]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed0:	2200      	movs	r2, #0
 8001ed2:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8001ed4:	4b06      	ldr	r3, [pc, #24]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001ed6:	2200      	movs	r2, #0
 8001ed8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8001eda:	4805      	ldr	r0, [pc, #20]	@ (8001ef0 <MX_USART2_UART_Init+0x4c>)
 8001edc:	f003 ff38 	bl	8005d50 <HAL_UART_Init>
 8001ee0:	4603      	mov	r3, r0
 8001ee2:	2b00      	cmp	r3, #0
 8001ee4:	d001      	beq.n	8001eea <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8001ee6:	f000 f8c5 	bl	8002074 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001eea:	bf00      	nop
 8001eec:	bd80      	pop	{r7, pc}
 8001eee:	bf00      	nop
 8001ef0:	20000388 	.word	0x20000388
 8001ef4:	40004400 	.word	0x40004400

08001ef8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 8001ef8:	b580      	push	{r7, lr}
 8001efa:	b082      	sub	sp, #8
 8001efc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA2_CLK_ENABLE();
 8001efe:	2300      	movs	r3, #0
 8001f00:	607b      	str	r3, [r7, #4]
 8001f02:	4b0c      	ldr	r3, [pc, #48]	@ (8001f34 <MX_DMA_Init+0x3c>)
 8001f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f06:	4a0b      	ldr	r2, [pc, #44]	@ (8001f34 <MX_DMA_Init+0x3c>)
 8001f08:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001f0c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f0e:	4b09      	ldr	r3, [pc, #36]	@ (8001f34 <MX_DMA_Init+0x3c>)
 8001f10:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f12:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8001f16:	607b      	str	r3, [r7, #4]
 8001f18:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA2_Stream0_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Stream0_IRQn, 0, 0);
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	2100      	movs	r1, #0
 8001f1e:	2038      	movs	r0, #56	@ 0x38
 8001f20:	f001 fad5 	bl	80034ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Stream0_IRQn);
 8001f24:	2038      	movs	r0, #56	@ 0x38
 8001f26:	f001 faee 	bl	8003506 <HAL_NVIC_EnableIRQ>

}
 8001f2a:	bf00      	nop
 8001f2c:	3708      	adds	r7, #8
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bd80      	pop	{r7, pc}
 8001f32:	bf00      	nop
 8001f34:	40023800 	.word	0x40023800

08001f38 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b08a      	sub	sp, #40	@ 0x28
 8001f3c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f3e:	f107 0314 	add.w	r3, r7, #20
 8001f42:	2200      	movs	r2, #0
 8001f44:	601a      	str	r2, [r3, #0]
 8001f46:	605a      	str	r2, [r3, #4]
 8001f48:	609a      	str	r2, [r3, #8]
 8001f4a:	60da      	str	r2, [r3, #12]
 8001f4c:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001f4e:	2300      	movs	r3, #0
 8001f50:	613b      	str	r3, [r7, #16]
 8001f52:	4b44      	ldr	r3, [pc, #272]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f54:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f56:	4a43      	ldr	r2, [pc, #268]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f58:	f043 0304 	orr.w	r3, r3, #4
 8001f5c:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f5e:	4b41      	ldr	r3, [pc, #260]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f60:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f62:	f003 0304 	and.w	r3, r3, #4
 8001f66:	613b      	str	r3, [r7, #16]
 8001f68:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001f6a:	2300      	movs	r3, #0
 8001f6c:	60fb      	str	r3, [r7, #12]
 8001f6e:	4b3d      	ldr	r3, [pc, #244]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f72:	4a3c      	ldr	r2, [pc, #240]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001f78:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f7a:	4b3a      	ldr	r3, [pc, #232]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f7c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f7e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001f82:	60fb      	str	r3, [r7, #12]
 8001f84:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f86:	2300      	movs	r3, #0
 8001f88:	60bb      	str	r3, [r7, #8]
 8001f8a:	4b36      	ldr	r3, [pc, #216]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f8e:	4a35      	ldr	r2, [pc, #212]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f90:	f043 0301 	orr.w	r3, r3, #1
 8001f94:	6313      	str	r3, [r2, #48]	@ 0x30
 8001f96:	4b33      	ldr	r3, [pc, #204]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001f98:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001f9a:	f003 0301 	and.w	r3, r3, #1
 8001f9e:	60bb      	str	r3, [r7, #8]
 8001fa0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001fa2:	2300      	movs	r3, #0
 8001fa4:	607b      	str	r3, [r7, #4]
 8001fa6:	4b2f      	ldr	r3, [pc, #188]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001fa8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001faa:	4a2e      	ldr	r2, [pc, #184]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001fac:	f043 0302 	orr.w	r3, r3, #2
 8001fb0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb2:	4b2c      	ldr	r3, [pc, #176]	@ (8002064 <MX_GPIO_Init+0x12c>)
 8001fb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fb6:	f003 0302 	and.w	r3, r3, #2
 8001fba:	607b      	str	r3, [r7, #4]
 8001fbc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LD2_Pin|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	21e0      	movs	r1, #224	@ 0xe0
 8001fc2:	4829      	ldr	r0, [pc, #164]	@ (8002068 <MX_GPIO_Init+0x130>)
 8001fc4:	f002 f81e 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 8001fc8:	2200      	movs	r2, #0
 8001fca:	2180      	movs	r1, #128	@ 0x80
 8001fcc:	4827      	ldr	r0, [pc, #156]	@ (800206c <MX_GPIO_Init+0x134>)
 8001fce:	f002 f819 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_6, GPIO_PIN_RESET);
 8001fd2:	2200      	movs	r2, #0
 8001fd4:	2140      	movs	r1, #64	@ 0x40
 8001fd6:	4826      	ldr	r0, [pc, #152]	@ (8002070 <MX_GPIO_Init+0x138>)
 8001fd8:	f002 f814 	bl	8004004 <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 8001fdc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001fe0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001fe2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001fe6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fe8:	2300      	movs	r3, #0
 8001fea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8001fec:	f107 0314 	add.w	r3, r7, #20
 8001ff0:	4619      	mov	r1, r3
 8001ff2:	481e      	ldr	r0, [pc, #120]	@ (800206c <MX_GPIO_Init+0x134>)
 8001ff4:	f001 fe82 	bl	8003cfc <HAL_GPIO_Init>

  /*Configure GPIO pins : LD2_Pin PA6 PA7 */
  GPIO_InitStruct.Pin = LD2_Pin|GPIO_PIN_6|GPIO_PIN_7;
 8001ff8:	23e0      	movs	r3, #224	@ 0xe0
 8001ffa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001ffc:	2301      	movs	r3, #1
 8001ffe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002000:	2300      	movs	r3, #0
 8002002:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002004:	2300      	movs	r3, #0
 8002006:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002008:	f107 0314 	add.w	r3, r7, #20
 800200c:	4619      	mov	r1, r3
 800200e:	4816      	ldr	r0, [pc, #88]	@ (8002068 <MX_GPIO_Init+0x130>)
 8002010:	f001 fe74 	bl	8003cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8002014:	2380      	movs	r3, #128	@ 0x80
 8002016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002018:	2301      	movs	r3, #1
 800201a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800201c:	2300      	movs	r3, #0
 800201e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002020:	2300      	movs	r3, #0
 8002022:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002024:	f107 0314 	add.w	r3, r7, #20
 8002028:	4619      	mov	r1, r3
 800202a:	4810      	ldr	r0, [pc, #64]	@ (800206c <MX_GPIO_Init+0x134>)
 800202c:	f001 fe66 	bl	8003cfc <HAL_GPIO_Init>

  /*Configure GPIO pin : PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002030:	2340      	movs	r3, #64	@ 0x40
 8002032:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002034:	2301      	movs	r3, #1
 8002036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002038:	2300      	movs	r3, #0
 800203a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800203c:	2300      	movs	r3, #0
 800203e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002040:	f107 0314 	add.w	r3, r7, #20
 8002044:	4619      	mov	r1, r3
 8002046:	480a      	ldr	r0, [pc, #40]	@ (8002070 <MX_GPIO_Init+0x138>)
 8002048:	f001 fe58 	bl	8003cfc <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 0, 0);
 800204c:	2200      	movs	r2, #0
 800204e:	2100      	movs	r1, #0
 8002050:	2028      	movs	r0, #40	@ 0x28
 8002052:	f001 fa3c 	bl	80034ce <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8002056:	2028      	movs	r0, #40	@ 0x28
 8002058:	f001 fa55 	bl	8003506 <HAL_NVIC_EnableIRQ>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800205c:	bf00      	nop
 800205e:	3728      	adds	r7, #40	@ 0x28
 8002060:	46bd      	mov	sp, r7
 8002062:	bd80      	pop	{r7, pc}
 8002064:	40023800 	.word	0x40023800
 8002068:	40020000 	.word	0x40020000
 800206c:	40020800 	.word	0x40020800
 8002070:	40020400 	.word	0x40020400

08002074 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002074:	b480      	push	{r7}
 8002076:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002078:	b672      	cpsid	i
}
 800207a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800207c:	bf00      	nop
 800207e:	e7fd      	b.n	800207c <Error_Handler+0x8>

08002080 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                                        /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8002080:	b480      	push	{r7}
 8002082:	b083      	sub	sp, #12
 8002084:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002086:	2300      	movs	r3, #0
 8002088:	607b      	str	r3, [r7, #4]
 800208a:	4b10      	ldr	r3, [pc, #64]	@ (80020cc <HAL_MspInit+0x4c>)
 800208c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800208e:	4a0f      	ldr	r2, [pc, #60]	@ (80020cc <HAL_MspInit+0x4c>)
 8002090:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002094:	6453      	str	r3, [r2, #68]	@ 0x44
 8002096:	4b0d      	ldr	r3, [pc, #52]	@ (80020cc <HAL_MspInit+0x4c>)
 8002098:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800209a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800209e:	607b      	str	r3, [r7, #4]
 80020a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80020a2:	2300      	movs	r3, #0
 80020a4:	603b      	str	r3, [r7, #0]
 80020a6:	4b09      	ldr	r3, [pc, #36]	@ (80020cc <HAL_MspInit+0x4c>)
 80020a8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020aa:	4a08      	ldr	r2, [pc, #32]	@ (80020cc <HAL_MspInit+0x4c>)
 80020ac:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80020b0:	6413      	str	r3, [r2, #64]	@ 0x40
 80020b2:	4b06      	ldr	r3, [pc, #24]	@ (80020cc <HAL_MspInit+0x4c>)
 80020b4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80020b6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80020ba:	603b      	str	r3, [r7, #0]
 80020bc:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80020be:	bf00      	nop
 80020c0:	370c      	adds	r7, #12
 80020c2:	46bd      	mov	sp, r7
 80020c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020c8:	4770      	bx	lr
 80020ca:	bf00      	nop
 80020cc:	40023800 	.word	0x40023800

080020d0 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 80020d0:	b580      	push	{r7, lr}
 80020d2:	b08a      	sub	sp, #40	@ 0x28
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020d8:	f107 0314 	add.w	r3, r7, #20
 80020dc:	2200      	movs	r2, #0
 80020de:	601a      	str	r2, [r3, #0]
 80020e0:	605a      	str	r2, [r3, #4]
 80020e2:	609a      	str	r2, [r3, #8]
 80020e4:	60da      	str	r2, [r3, #12]
 80020e6:	611a      	str	r2, [r3, #16]
  if(hadc->Instance==ADC1)
 80020e8:	687b      	ldr	r3, [r7, #4]
 80020ea:	681b      	ldr	r3, [r3, #0]
 80020ec:	4a33      	ldr	r2, [pc, #204]	@ (80021bc <HAL_ADC_MspInit+0xec>)
 80020ee:	4293      	cmp	r3, r2
 80020f0:	d15f      	bne.n	80021b2 <HAL_ADC_MspInit+0xe2>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 80020f2:	2300      	movs	r3, #0
 80020f4:	613b      	str	r3, [r7, #16]
 80020f6:	4b32      	ldr	r3, [pc, #200]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 80020f8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80020fa:	4a31      	ldr	r2, [pc, #196]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 80020fc:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002100:	6453      	str	r3, [r2, #68]	@ 0x44
 8002102:	4b2f      	ldr	r3, [pc, #188]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 8002104:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002106:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800210a:	613b      	str	r3, [r7, #16]
 800210c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800210e:	2300      	movs	r3, #0
 8002110:	60fb      	str	r3, [r7, #12]
 8002112:	4b2b      	ldr	r3, [pc, #172]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 8002114:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002116:	4a2a      	ldr	r2, [pc, #168]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 8002118:	f043 0301 	orr.w	r3, r3, #1
 800211c:	6313      	str	r3, [r2, #48]	@ 0x30
 800211e:	4b28      	ldr	r3, [pc, #160]	@ (80021c0 <HAL_ADC_MspInit+0xf0>)
 8002120:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002122:	f003 0301 	and.w	r3, r3, #1
 8002126:	60fb      	str	r3, [r7, #12]
 8002128:	68fb      	ldr	r3, [r7, #12]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    PA4     ------> ADC1_IN4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_4;
 800212a:	2311      	movs	r3, #17
 800212c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800212e:	2303      	movs	r3, #3
 8002130:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002132:	2300      	movs	r3, #0
 8002134:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002136:	f107 0314 	add.w	r3, r7, #20
 800213a:	4619      	mov	r1, r3
 800213c:	4821      	ldr	r0, [pc, #132]	@ (80021c4 <HAL_ADC_MspInit+0xf4>)
 800213e:	f001 fddd 	bl	8003cfc <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA2_Stream0;
 8002142:	4b21      	ldr	r3, [pc, #132]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002144:	4a21      	ldr	r2, [pc, #132]	@ (80021cc <HAL_ADC_MspInit+0xfc>)
 8002146:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Channel = DMA_CHANNEL_0;
 8002148:	4b1f      	ldr	r3, [pc, #124]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800214a:	2200      	movs	r2, #0
 800214c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800214e:	4b1e      	ldr	r3, [pc, #120]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002150:	2200      	movs	r2, #0
 8002152:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002154:	4b1c      	ldr	r3, [pc, #112]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002156:	2200      	movs	r2, #0
 8002158:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800215a:	4b1b      	ldr	r3, [pc, #108]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800215c:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002160:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8002162:	4b19      	ldr	r3, [pc, #100]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002164:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8002168:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 800216a:	4b17      	ldr	r3, [pc, #92]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800216c:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8002170:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 8002172:	4b15      	ldr	r3, [pc, #84]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002174:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8002178:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 800217a:	4b13      	ldr	r3, [pc, #76]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800217c:	2200      	movs	r2, #0
 800217e:	621a      	str	r2, [r3, #32]
    hdma_adc1.Init.FIFOMode = DMA_FIFOMODE_DISABLE;
 8002180:	4b11      	ldr	r3, [pc, #68]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002182:	2200      	movs	r2, #0
 8002184:	625a      	str	r2, [r3, #36]	@ 0x24
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 8002186:	4810      	ldr	r0, [pc, #64]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 8002188:	f001 f9d8 	bl	800353c <HAL_DMA_Init>
 800218c:	4603      	mov	r3, r0
 800218e:	2b00      	cmp	r3, #0
 8002190:	d001      	beq.n	8002196 <HAL_ADC_MspInit+0xc6>
    {
      Error_Handler();
 8002192:	f7ff ff6f 	bl	8002074 <Error_Handler>
    }

    __HAL_LINKDMA(hadc,DMA_Handle,hdma_adc1);
 8002196:	687b      	ldr	r3, [r7, #4]
 8002198:	4a0b      	ldr	r2, [pc, #44]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800219a:	639a      	str	r2, [r3, #56]	@ 0x38
 800219c:	4a0a      	ldr	r2, [pc, #40]	@ (80021c8 <HAL_ADC_MspInit+0xf8>)
 800219e:	687b      	ldr	r3, [r7, #4]
 80021a0:	6393      	str	r3, [r2, #56]	@ 0x38

    /* ADC1 interrupt Init */
    HAL_NVIC_SetPriority(ADC_IRQn, 0, 0);
 80021a2:	2200      	movs	r2, #0
 80021a4:	2100      	movs	r1, #0
 80021a6:	2012      	movs	r0, #18
 80021a8:	f001 f991 	bl	80034ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(ADC_IRQn);
 80021ac:	2012      	movs	r0, #18
 80021ae:	f001 f9aa 	bl	8003506 <HAL_NVIC_EnableIRQ>

    /* USER CODE END ADC1_MspInit 1 */

  }

}
 80021b2:	bf00      	nop
 80021b4:	3728      	adds	r7, #40	@ 0x28
 80021b6:	46bd      	mov	sp, r7
 80021b8:	bd80      	pop	{r7, pc}
 80021ba:	bf00      	nop
 80021bc:	40012000 	.word	0x40012000
 80021c0:	40023800 	.word	0x40023800
 80021c4:	40020000 	.word	0x40020000
 80021c8:	20000250 	.word	0x20000250
 80021cc:	40026410 	.word	0x40026410

080021d0 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80021d0:	b580      	push	{r7, lr}
 80021d2:	b084      	sub	sp, #16
 80021d4:	af00      	add	r7, sp, #0
 80021d6:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 80021d8:	687b      	ldr	r3, [r7, #4]
 80021da:	681b      	ldr	r3, [r3, #0]
 80021dc:	4a24      	ldr	r2, [pc, #144]	@ (8002270 <HAL_TIM_Base_MspInit+0xa0>)
 80021de:	4293      	cmp	r3, r2
 80021e0:	d12e      	bne.n	8002240 <HAL_TIM_Base_MspInit+0x70>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 80021e2:	2300      	movs	r3, #0
 80021e4:	60fb      	str	r3, [r7, #12]
 80021e6:	4b23      	ldr	r3, [pc, #140]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 80021e8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021ea:	4a22      	ldr	r2, [pc, #136]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 80021ec:	f043 0301 	orr.w	r3, r3, #1
 80021f0:	6453      	str	r3, [r2, #68]	@ 0x44
 80021f2:	4b20      	ldr	r3, [pc, #128]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 80021f4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80021f6:	f003 0301 	and.w	r3, r3, #1
 80021fa:	60fb      	str	r3, [r7, #12]
 80021fc:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, 0, 0);
 80021fe:	2200      	movs	r2, #0
 8002200:	2100      	movs	r1, #0
 8002202:	2018      	movs	r0, #24
 8002204:	f001 f963 	bl	80034ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8002208:	2018      	movs	r0, #24
 800220a:	f001 f97c 	bl	8003506 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_UP_TIM10_IRQn, 0, 0);
 800220e:	2200      	movs	r2, #0
 8002210:	2100      	movs	r1, #0
 8002212:	2019      	movs	r0, #25
 8002214:	f001 f95b 	bl	80034ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM10_IRQn);
 8002218:	2019      	movs	r0, #25
 800221a:	f001 f974 	bl	8003506 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_TRG_COM_TIM11_IRQn, 0, 0);
 800221e:	2200      	movs	r2, #0
 8002220:	2100      	movs	r1, #0
 8002222:	201a      	movs	r0, #26
 8002224:	f001 f953 	bl	80034ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_TRG_COM_TIM11_IRQn);
 8002228:	201a      	movs	r0, #26
 800222a:	f001 f96c 	bl	8003506 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM1_CC_IRQn, 0, 0);
 800222e:	2200      	movs	r2, #0
 8002230:	2100      	movs	r1, #0
 8002232:	201b      	movs	r0, #27
 8002234:	f001 f94b 	bl	80034ce <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_CC_IRQn);
 8002238:	201b      	movs	r0, #27
 800223a:	f001 f964 	bl	8003506 <HAL_NVIC_EnableIRQ>
    /* USER CODE BEGIN TIM2_MspInit 1 */

    /* USER CODE END TIM2_MspInit 1 */
  }

}
 800223e:	e012      	b.n	8002266 <HAL_TIM_Base_MspInit+0x96>
  else if(htim_base->Instance==TIM2)
 8002240:	687b      	ldr	r3, [r7, #4]
 8002242:	681b      	ldr	r3, [r3, #0]
 8002244:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002248:	d10d      	bne.n	8002266 <HAL_TIM_Base_MspInit+0x96>
    __HAL_RCC_TIM2_CLK_ENABLE();
 800224a:	2300      	movs	r3, #0
 800224c:	60bb      	str	r3, [r7, #8]
 800224e:	4b09      	ldr	r3, [pc, #36]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 8002250:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002252:	4a08      	ldr	r2, [pc, #32]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 8002254:	f043 0301 	orr.w	r3, r3, #1
 8002258:	6413      	str	r3, [r2, #64]	@ 0x40
 800225a:	4b06      	ldr	r3, [pc, #24]	@ (8002274 <HAL_TIM_Base_MspInit+0xa4>)
 800225c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800225e:	f003 0301 	and.w	r3, r3, #1
 8002262:	60bb      	str	r3, [r7, #8]
 8002264:	68bb      	ldr	r3, [r7, #8]
}
 8002266:	bf00      	nop
 8002268:	3710      	adds	r7, #16
 800226a:	46bd      	mov	sp, r7
 800226c:	bd80      	pop	{r7, pc}
 800226e:	bf00      	nop
 8002270:	40010000 	.word	0x40010000
 8002274:	40023800 	.word	0x40023800

08002278 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 8002278:	b580      	push	{r7, lr}
 800227a:	b08a      	sub	sp, #40	@ 0x28
 800227c:	af00      	add	r7, sp, #0
 800227e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002280:	f107 0314 	add.w	r3, r7, #20
 8002284:	2200      	movs	r2, #0
 8002286:	601a      	str	r2, [r3, #0]
 8002288:	605a      	str	r2, [r3, #4]
 800228a:	609a      	str	r2, [r3, #8]
 800228c:	60da      	str	r2, [r3, #12]
 800228e:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM1)
 8002290:	687b      	ldr	r3, [r7, #4]
 8002292:	681b      	ldr	r3, [r3, #0]
 8002294:	4a24      	ldr	r2, [pc, #144]	@ (8002328 <HAL_TIM_MspPostInit+0xb0>)
 8002296:	4293      	cmp	r3, r2
 8002298:	d11f      	bne.n	80022da <HAL_TIM_MspPostInit+0x62>
  {
    /* USER CODE BEGIN TIM1_MspPostInit 0 */

    /* USER CODE END TIM1_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800229a:	2300      	movs	r3, #0
 800229c:	613b      	str	r3, [r7, #16]
 800229e:	4b23      	ldr	r3, [pc, #140]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022a2:	4a22      	ldr	r2, [pc, #136]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022a4:	f043 0301 	orr.w	r3, r3, #1
 80022a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80022aa:	4b20      	ldr	r3, [pc, #128]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ae:	f003 0301 	and.w	r3, r3, #1
 80022b2:	613b      	str	r3, [r7, #16]
 80022b4:	693b      	ldr	r3, [r7, #16]
    /**TIM1 GPIO Configuration
    PA8     ------> TIM1_CH1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 80022b6:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80022ba:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022bc:	2302      	movs	r3, #2
 80022be:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022c0:	2300      	movs	r3, #0
 80022c2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80022c4:	2300      	movs	r3, #0
 80022c6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM1;
 80022c8:	2301      	movs	r3, #1
 80022ca:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80022cc:	f107 0314 	add.w	r3, r7, #20
 80022d0:	4619      	mov	r1, r3
 80022d2:	4817      	ldr	r0, [pc, #92]	@ (8002330 <HAL_TIM_MspPostInit+0xb8>)
 80022d4:	f001 fd12 	bl	8003cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 80022d8:	e022      	b.n	8002320 <HAL_TIM_MspPostInit+0xa8>
  else if(htim->Instance==TIM2)
 80022da:	687b      	ldr	r3, [r7, #4]
 80022dc:	681b      	ldr	r3, [r3, #0]
 80022de:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80022e2:	d11d      	bne.n	8002320 <HAL_TIM_MspPostInit+0xa8>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80022e4:	2300      	movs	r3, #0
 80022e6:	60fb      	str	r3, [r7, #12]
 80022e8:	4b10      	ldr	r3, [pc, #64]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022ec:	4a0f      	ldr	r2, [pc, #60]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022ee:	f043 0301 	orr.w	r3, r3, #1
 80022f2:	6313      	str	r3, [r2, #48]	@ 0x30
 80022f4:	4b0d      	ldr	r3, [pc, #52]	@ (800232c <HAL_TIM_MspPostInit+0xb4>)
 80022f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80022f8:	f003 0301 	and.w	r3, r3, #1
 80022fc:	60fb      	str	r3, [r7, #12]
 80022fe:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002300:	2302      	movs	r3, #2
 8002302:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002304:	2302      	movs	r3, #2
 8002306:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002308:	2300      	movs	r3, #0
 800230a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800230c:	2300      	movs	r3, #0
 800230e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002310:	2301      	movs	r3, #1
 8002312:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002314:	f107 0314 	add.w	r3, r7, #20
 8002318:	4619      	mov	r1, r3
 800231a:	4805      	ldr	r0, [pc, #20]	@ (8002330 <HAL_TIM_MspPostInit+0xb8>)
 800231c:	f001 fcee 	bl	8003cfc <HAL_GPIO_Init>
}
 8002320:	bf00      	nop
 8002322:	3728      	adds	r7, #40	@ 0x28
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	40010000 	.word	0x40010000
 800232c:	40023800 	.word	0x40023800
 8002330:	40020000 	.word	0x40020000

08002334 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8002334:	b580      	push	{r7, lr}
 8002336:	b08c      	sub	sp, #48	@ 0x30
 8002338:	af00      	add	r7, sp, #0
 800233a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800233c:	f107 031c 	add.w	r3, r7, #28
 8002340:	2200      	movs	r2, #0
 8002342:	601a      	str	r2, [r3, #0]
 8002344:	605a      	str	r2, [r3, #4]
 8002346:	609a      	str	r2, [r3, #8]
 8002348:	60da      	str	r2, [r3, #12]
 800234a:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 800234c:	687b      	ldr	r3, [r7, #4]
 800234e:	681b      	ldr	r3, [r3, #0]
 8002350:	4a32      	ldr	r2, [pc, #200]	@ (800241c <HAL_UART_MspInit+0xe8>)
 8002352:	4293      	cmp	r3, r2
 8002354:	d12d      	bne.n	80023b2 <HAL_UART_MspInit+0x7e>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8002356:	2300      	movs	r3, #0
 8002358:	61bb      	str	r3, [r7, #24]
 800235a:	4b31      	ldr	r3, [pc, #196]	@ (8002420 <HAL_UART_MspInit+0xec>)
 800235c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800235e:	4a30      	ldr	r2, [pc, #192]	@ (8002420 <HAL_UART_MspInit+0xec>)
 8002360:	f043 0310 	orr.w	r3, r3, #16
 8002364:	6453      	str	r3, [r2, #68]	@ 0x44
 8002366:	4b2e      	ldr	r3, [pc, #184]	@ (8002420 <HAL_UART_MspInit+0xec>)
 8002368:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800236a:	f003 0310 	and.w	r3, r3, #16
 800236e:	61bb      	str	r3, [r7, #24]
 8002370:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002372:	2300      	movs	r3, #0
 8002374:	617b      	str	r3, [r7, #20]
 8002376:	4b2a      	ldr	r3, [pc, #168]	@ (8002420 <HAL_UART_MspInit+0xec>)
 8002378:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800237a:	4a29      	ldr	r2, [pc, #164]	@ (8002420 <HAL_UART_MspInit+0xec>)
 800237c:	f043 0301 	orr.w	r3, r3, #1
 8002380:	6313      	str	r3, [r2, #48]	@ 0x30
 8002382:	4b27      	ldr	r3, [pc, #156]	@ (8002420 <HAL_UART_MspInit+0xec>)
 8002384:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002386:	f003 0301 	and.w	r3, r3, #1
 800238a:	617b      	str	r3, [r7, #20]
 800238c:	697b      	ldr	r3, [r7, #20]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_10;
 800238e:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002392:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002394:	2302      	movs	r3, #2
 8002396:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002398:	2300      	movs	r3, #0
 800239a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239c:	2303      	movs	r3, #3
 800239e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80023a0:	2307      	movs	r3, #7
 80023a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80023a4:	f107 031c 	add.w	r3, r7, #28
 80023a8:	4619      	mov	r1, r3
 80023aa:	481e      	ldr	r0, [pc, #120]	@ (8002424 <HAL_UART_MspInit+0xf0>)
 80023ac:	f001 fca6 	bl	8003cfc <HAL_GPIO_Init>
    /* USER CODE BEGIN USART2_MspInit 1 */

    /* USER CODE END USART2_MspInit 1 */
  }

}
 80023b0:	e030      	b.n	8002414 <HAL_UART_MspInit+0xe0>
  else if(huart->Instance==USART2)
 80023b2:	687b      	ldr	r3, [r7, #4]
 80023b4:	681b      	ldr	r3, [r3, #0]
 80023b6:	4a1c      	ldr	r2, [pc, #112]	@ (8002428 <HAL_UART_MspInit+0xf4>)
 80023b8:	4293      	cmp	r3, r2
 80023ba:	d12b      	bne.n	8002414 <HAL_UART_MspInit+0xe0>
    __HAL_RCC_USART2_CLK_ENABLE();
 80023bc:	2300      	movs	r3, #0
 80023be:	613b      	str	r3, [r7, #16]
 80023c0:	4b17      	ldr	r3, [pc, #92]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023c2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023c4:	4a16      	ldr	r2, [pc, #88]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023c6:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80023ca:	6413      	str	r3, [r2, #64]	@ 0x40
 80023cc:	4b14      	ldr	r3, [pc, #80]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023ce:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80023d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d4:	613b      	str	r3, [r7, #16]
 80023d6:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80023d8:	2300      	movs	r3, #0
 80023da:	60fb      	str	r3, [r7, #12]
 80023dc:	4b10      	ldr	r3, [pc, #64]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023de:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023e0:	4a0f      	ldr	r2, [pc, #60]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023e2:	f043 0301 	orr.w	r3, r3, #1
 80023e6:	6313      	str	r3, [r2, #48]	@ 0x30
 80023e8:	4b0d      	ldr	r3, [pc, #52]	@ (8002420 <HAL_UART_MspInit+0xec>)
 80023ea:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80023ec:	f003 0301 	and.w	r3, r3, #1
 80023f0:	60fb      	str	r3, [r7, #12]
 80023f2:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80023f4:	230c      	movs	r3, #12
 80023f6:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80023f8:	2302      	movs	r3, #2
 80023fa:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80023fc:	2300      	movs	r3, #0
 80023fe:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002400:	2300      	movs	r3, #0
 8002402:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002404:	2307      	movs	r3, #7
 8002406:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002408:	f107 031c 	add.w	r3, r7, #28
 800240c:	4619      	mov	r1, r3
 800240e:	4805      	ldr	r0, [pc, #20]	@ (8002424 <HAL_UART_MspInit+0xf0>)
 8002410:	f001 fc74 	bl	8003cfc <HAL_GPIO_Init>
}
 8002414:	bf00      	nop
 8002416:	3730      	adds	r7, #48	@ 0x30
 8002418:	46bd      	mov	sp, r7
 800241a:	bd80      	pop	{r7, pc}
 800241c:	40011000 	.word	0x40011000
 8002420:	40023800 	.word	0x40023800
 8002424:	40020000 	.word	0x40020000
 8002428:	40004400 	.word	0x40004400

0800242c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800242c:	b480      	push	{r7}
 800242e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002430:	bf00      	nop
 8002432:	e7fd      	b.n	8002430 <NMI_Handler+0x4>

08002434 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8002434:	b480      	push	{r7}
 8002436:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002438:	bf00      	nop
 800243a:	e7fd      	b.n	8002438 <HardFault_Handler+0x4>

0800243c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800243c:	b480      	push	{r7}
 800243e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002440:	bf00      	nop
 8002442:	e7fd      	b.n	8002440 <MemManage_Handler+0x4>

08002444 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002444:	b480      	push	{r7}
 8002446:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002448:	bf00      	nop
 800244a:	e7fd      	b.n	8002448 <BusFault_Handler+0x4>

0800244c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800244c:	b480      	push	{r7}
 800244e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002450:	bf00      	nop
 8002452:	e7fd      	b.n	8002450 <UsageFault_Handler+0x4>

08002454 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002458:	bf00      	nop
 800245a:	46bd      	mov	sp, r7
 800245c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002460:	4770      	bx	lr

08002462 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002462:	b480      	push	{r7}
 8002464:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002466:	bf00      	nop
 8002468:	46bd      	mov	sp, r7
 800246a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800246e:	4770      	bx	lr

08002470 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002470:	b480      	push	{r7}
 8002472:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002474:	bf00      	nop
 8002476:	46bd      	mov	sp, r7
 8002478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247c:	4770      	bx	lr

0800247e <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800247e:	b580      	push	{r7, lr}
 8002480:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002482:	f000 f99b 	bl	80027bc <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002486:	bf00      	nop
 8002488:	bd80      	pop	{r7, pc}
	...

0800248c <ADC_IRQHandler>:

/**
  * @brief This function handles ADC1 global interrupt.
  */
void ADC_IRQHandler(void)
{
 800248c:	b580      	push	{r7, lr}
 800248e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN ADC_IRQn 0 */

  /* USER CODE END ADC_IRQn 0 */
  HAL_ADC_IRQHandler(&hadc1);
 8002490:	4802      	ldr	r0, [pc, #8]	@ (800249c <ADC_IRQHandler+0x10>)
 8002492:	f000 fa1a 	bl	80028ca <HAL_ADC_IRQHandler>
  /* USER CODE BEGIN ADC_IRQn 1 */

  /* USER CODE END ADC_IRQn 1 */
}
 8002496:	bf00      	nop
 8002498:	bd80      	pop	{r7, pc}
 800249a:	bf00      	nop
 800249c:	20000208 	.word	0x20000208

080024a0 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024a4:	4802      	ldr	r0, [pc, #8]	@ (80024b0 <TIM1_BRK_TIM9_IRQHandler+0x10>)
 80024a6:	f002 fda5 	bl	8004ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */

  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 80024aa:	bf00      	nop
 80024ac:	bd80      	pop	{r7, pc}
 80024ae:	bf00      	nop
 80024b0:	200002b0 	.word	0x200002b0

080024b4 <TIM1_UP_TIM10_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM10 global interrupt.
  */
void TIM1_UP_TIM10_IRQHandler(void)
{
 80024b4:	b580      	push	{r7, lr}
 80024b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024b8:	4802      	ldr	r0, [pc, #8]	@ (80024c4 <TIM1_UP_TIM10_IRQHandler+0x10>)
 80024ba:	f002 fd9b 	bl	8004ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM10_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM10_IRQn 1 */
}
 80024be:	bf00      	nop
 80024c0:	bd80      	pop	{r7, pc}
 80024c2:	bf00      	nop
 80024c4:	200002b0 	.word	0x200002b0

080024c8 <TIM1_TRG_COM_TIM11_IRQHandler>:

/**
  * @brief This function handles TIM1 trigger and commutation interrupts and TIM11 global interrupt.
  */
void TIM1_TRG_COM_TIM11_IRQHandler(void)
{
 80024c8:	b580      	push	{r7, lr}
 80024ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 0 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024cc:	4802      	ldr	r0, [pc, #8]	@ (80024d8 <TIM1_TRG_COM_TIM11_IRQHandler+0x10>)
 80024ce:	f002 fd91 	bl	8004ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_TRG_COM_TIM11_IRQn 1 */

  /* USER CODE END TIM1_TRG_COM_TIM11_IRQn 1 */
}
 80024d2:	bf00      	nop
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	200002b0 	.word	0x200002b0

080024dc <TIM1_CC_IRQHandler>:

/**
  * @brief This function handles TIM1 capture compare interrupt.
  */
void TIM1_CC_IRQHandler(void)
{
 80024dc:	b580      	push	{r7, lr}
 80024de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_CC_IRQn 0 */

  /* USER CODE END TIM1_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 80024e0:	4802      	ldr	r0, [pc, #8]	@ (80024ec <TIM1_CC_IRQHandler+0x10>)
 80024e2:	f002 fd87 	bl	8004ff4 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_CC_IRQn 1 */

  /* USER CODE END TIM1_CC_IRQn 1 */
}
 80024e6:	bf00      	nop
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	200002b0 	.word	0x200002b0

080024f0 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(B1_Pin);
 80024f4:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 80024f8:	f001 fdb8 	bl	800406c <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 80024fc:	bf00      	nop
 80024fe:	bd80      	pop	{r7, pc}

08002500 <DMA2_Stream0_IRQHandler>:

/**
  * @brief This function handles DMA2 stream0 global interrupt.
  */
void DMA2_Stream0_IRQHandler(void)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Stream0_IRQn 0 */

  /* USER CODE END DMA2_Stream0_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8002504:	4802      	ldr	r0, [pc, #8]	@ (8002510 <DMA2_Stream0_IRQHandler+0x10>)
 8002506:	f001 f98f 	bl	8003828 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Stream0_IRQn 1 */

  /* USER CODE END DMA2_Stream0_IRQn 1 */
}
 800250a:	bf00      	nop
 800250c:	bd80      	pop	{r7, pc}
 800250e:	bf00      	nop
 8002510:	20000250 	.word	0x20000250

08002514 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002514:	b480      	push	{r7}
 8002516:	af00      	add	r7, sp, #0
  return 1;
 8002518:	2301      	movs	r3, #1
}
 800251a:	4618      	mov	r0, r3
 800251c:	46bd      	mov	sp, r7
 800251e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002522:	4770      	bx	lr

08002524 <_kill>:

int _kill(int pid, int sig)
{
 8002524:	b580      	push	{r7, lr}
 8002526:	b082      	sub	sp, #8
 8002528:	af00      	add	r7, sp, #0
 800252a:	6078      	str	r0, [r7, #4]
 800252c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800252e:	f004 ff13 	bl	8007358 <__errno>
 8002532:	4603      	mov	r3, r0
 8002534:	2216      	movs	r2, #22
 8002536:	601a      	str	r2, [r3, #0]
  return -1;
 8002538:	f04f 33ff 	mov.w	r3, #4294967295
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}

08002544 <_exit>:

void _exit (int status)
{
 8002544:	b580      	push	{r7, lr}
 8002546:	b082      	sub	sp, #8
 8002548:	af00      	add	r7, sp, #0
 800254a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800254c:	f04f 31ff 	mov.w	r1, #4294967295
 8002550:	6878      	ldr	r0, [r7, #4]
 8002552:	f7ff ffe7 	bl	8002524 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002556:	bf00      	nop
 8002558:	e7fd      	b.n	8002556 <_exit+0x12>

0800255a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800255a:	b580      	push	{r7, lr}
 800255c:	b086      	sub	sp, #24
 800255e:	af00      	add	r7, sp, #0
 8002560:	60f8      	str	r0, [r7, #12]
 8002562:	60b9      	str	r1, [r7, #8]
 8002564:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002566:	2300      	movs	r3, #0
 8002568:	617b      	str	r3, [r7, #20]
 800256a:	e00a      	b.n	8002582 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800256c:	f3af 8000 	nop.w
 8002570:	4601      	mov	r1, r0
 8002572:	68bb      	ldr	r3, [r7, #8]
 8002574:	1c5a      	adds	r2, r3, #1
 8002576:	60ba      	str	r2, [r7, #8]
 8002578:	b2ca      	uxtb	r2, r1
 800257a:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800257c:	697b      	ldr	r3, [r7, #20]
 800257e:	3301      	adds	r3, #1
 8002580:	617b      	str	r3, [r7, #20]
 8002582:	697a      	ldr	r2, [r7, #20]
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	429a      	cmp	r2, r3
 8002588:	dbf0      	blt.n	800256c <_read+0x12>
  }

  return len;
 800258a:	687b      	ldr	r3, [r7, #4]
}
 800258c:	4618      	mov	r0, r3
 800258e:	3718      	adds	r7, #24
 8002590:	46bd      	mov	sp, r7
 8002592:	bd80      	pop	{r7, pc}

08002594 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b086      	sub	sp, #24
 8002598:	af00      	add	r7, sp, #0
 800259a:	60f8      	str	r0, [r7, #12]
 800259c:	60b9      	str	r1, [r7, #8]
 800259e:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025a0:	2300      	movs	r3, #0
 80025a2:	617b      	str	r3, [r7, #20]
 80025a4:	e009      	b.n	80025ba <_write+0x26>
  {
    __io_putchar(*ptr++);
 80025a6:	68bb      	ldr	r3, [r7, #8]
 80025a8:	1c5a      	adds	r2, r3, #1
 80025aa:	60ba      	str	r2, [r7, #8]
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	4618      	mov	r0, r3
 80025b0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80025b4:	697b      	ldr	r3, [r7, #20]
 80025b6:	3301      	adds	r3, #1
 80025b8:	617b      	str	r3, [r7, #20]
 80025ba:	697a      	ldr	r2, [r7, #20]
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	429a      	cmp	r2, r3
 80025c0:	dbf1      	blt.n	80025a6 <_write+0x12>
  }
  return len;
 80025c2:	687b      	ldr	r3, [r7, #4]
}
 80025c4:	4618      	mov	r0, r3
 80025c6:	3718      	adds	r7, #24
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}

080025cc <_close>:

int _close(int file)
{
 80025cc:	b480      	push	{r7}
 80025ce:	b083      	sub	sp, #12
 80025d0:	af00      	add	r7, sp, #0
 80025d2:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80025d4:	f04f 33ff 	mov.w	r3, #4294967295
}
 80025d8:	4618      	mov	r0, r3
 80025da:	370c      	adds	r7, #12
 80025dc:	46bd      	mov	sp, r7
 80025de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025e2:	4770      	bx	lr

080025e4 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80025e4:	b480      	push	{r7}
 80025e6:	b083      	sub	sp, #12
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	6078      	str	r0, [r7, #4]
 80025ec:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80025ee:	683b      	ldr	r3, [r7, #0]
 80025f0:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80025f4:	605a      	str	r2, [r3, #4]
  return 0;
 80025f6:	2300      	movs	r3, #0
}
 80025f8:	4618      	mov	r0, r3
 80025fa:	370c      	adds	r7, #12
 80025fc:	46bd      	mov	sp, r7
 80025fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002602:	4770      	bx	lr

08002604 <_isatty>:

int _isatty(int file)
{
 8002604:	b480      	push	{r7}
 8002606:	b083      	sub	sp, #12
 8002608:	af00      	add	r7, sp, #0
 800260a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800260c:	2301      	movs	r3, #1
}
 800260e:	4618      	mov	r0, r3
 8002610:	370c      	adds	r7, #12
 8002612:	46bd      	mov	sp, r7
 8002614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002618:	4770      	bx	lr

0800261a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800261a:	b480      	push	{r7}
 800261c:	b085      	sub	sp, #20
 800261e:	af00      	add	r7, sp, #0
 8002620:	60f8      	str	r0, [r7, #12]
 8002622:	60b9      	str	r1, [r7, #8]
 8002624:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002626:	2300      	movs	r3, #0
}
 8002628:	4618      	mov	r0, r3
 800262a:	3714      	adds	r7, #20
 800262c:	46bd      	mov	sp, r7
 800262e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002632:	4770      	bx	lr

08002634 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002634:	b580      	push	{r7, lr}
 8002636:	b086      	sub	sp, #24
 8002638:	af00      	add	r7, sp, #0
 800263a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800263c:	4a14      	ldr	r2, [pc, #80]	@ (8002690 <_sbrk+0x5c>)
 800263e:	4b15      	ldr	r3, [pc, #84]	@ (8002694 <_sbrk+0x60>)
 8002640:	1ad3      	subs	r3, r2, r3
 8002642:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002644:	697b      	ldr	r3, [r7, #20]
 8002646:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002648:	4b13      	ldr	r3, [pc, #76]	@ (8002698 <_sbrk+0x64>)
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d102      	bne.n	8002656 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002650:	4b11      	ldr	r3, [pc, #68]	@ (8002698 <_sbrk+0x64>)
 8002652:	4a12      	ldr	r2, [pc, #72]	@ (800269c <_sbrk+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002656:	4b10      	ldr	r3, [pc, #64]	@ (8002698 <_sbrk+0x64>)
 8002658:	681a      	ldr	r2, [r3, #0]
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	4413      	add	r3, r2
 800265e:	693a      	ldr	r2, [r7, #16]
 8002660:	429a      	cmp	r2, r3
 8002662:	d207      	bcs.n	8002674 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002664:	f004 fe78 	bl	8007358 <__errno>
 8002668:	4603      	mov	r3, r0
 800266a:	220c      	movs	r2, #12
 800266c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800266e:	f04f 33ff 	mov.w	r3, #4294967295
 8002672:	e009      	b.n	8002688 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002674:	4b08      	ldr	r3, [pc, #32]	@ (8002698 <_sbrk+0x64>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800267a:	4b07      	ldr	r3, [pc, #28]	@ (8002698 <_sbrk+0x64>)
 800267c:	681a      	ldr	r2, [r3, #0]
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	4413      	add	r3, r2
 8002682:	4a05      	ldr	r2, [pc, #20]	@ (8002698 <_sbrk+0x64>)
 8002684:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002686:	68fb      	ldr	r3, [r7, #12]
}
 8002688:	4618      	mov	r0, r3
 800268a:	3718      	adds	r7, #24
 800268c:	46bd      	mov	sp, r7
 800268e:	bd80      	pop	{r7, pc}
 8002690:	20018000 	.word	0x20018000
 8002694:	00000400 	.word	0x00000400
 8002698:	200004fc 	.word	0x200004fc
 800269c:	20000650 	.word	0x20000650

080026a0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80026a0:	b480      	push	{r7}
 80026a2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80026a4:	4b06      	ldr	r3, [pc, #24]	@ (80026c0 <SystemInit+0x20>)
 80026a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80026aa:	4a05      	ldr	r2, [pc, #20]	@ (80026c0 <SystemInit+0x20>)
 80026ac:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80026b0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80026b4:	bf00      	nop
 80026b6:	46bd      	mov	sp, r7
 80026b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026bc:	4770      	bx	lr
 80026be:	bf00      	nop
 80026c0:	e000ed00 	.word	0xe000ed00

080026c4 <Reset_Handler>:
*/

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:   ldr   sp, =_estack    		 /* set stack pointer */
 80026c4:	f8df d034 	ldr.w	sp, [pc, #52]	@ 80026fc <LoopFillZerobss+0xe>

/* Call the clock system initialization function.*/
  bl  SystemInit  
 80026c8:	f7ff ffea 	bl	80026a0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80026cc:	480c      	ldr	r0, [pc, #48]	@ (8002700 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 80026ce:	490d      	ldr	r1, [pc, #52]	@ (8002704 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 80026d0:	4a0d      	ldr	r2, [pc, #52]	@ (8002708 <LoopFillZerobss+0x1a>)
  movs r3, #0
 80026d2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80026d4:	e002      	b.n	80026dc <LoopCopyDataInit>

080026d6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80026d6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80026d8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80026da:	3304      	adds	r3, #4

080026dc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80026dc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80026de:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80026e0:	d3f9      	bcc.n	80026d6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80026e2:	4a0a      	ldr	r2, [pc, #40]	@ (800270c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 80026e4:	4c0a      	ldr	r4, [pc, #40]	@ (8002710 <LoopFillZerobss+0x22>)
  movs r3, #0
 80026e6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80026e8:	e001      	b.n	80026ee <LoopFillZerobss>

080026ea <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80026ea:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80026ec:	3204      	adds	r2, #4

080026ee <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80026ee:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80026f0:	d3fb      	bcc.n	80026ea <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 80026f2:	f004 fe37 	bl	8007364 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80026f6:	f7fe ff6f 	bl	80015d8 <main>
  bx  lr    
 80026fa:	4770      	bx	lr
Reset_Handler:   ldr   sp, =_estack    		 /* set stack pointer */
 80026fc:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002700:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002704:	200001ec 	.word	0x200001ec
  ldr r2, =_sidata
 8002708:	080099c0 	.word	0x080099c0
  ldr r2, =_sbss
 800270c:	200001ec 	.word	0x200001ec
  ldr r4, =_ebss
 8002710:	20000650 	.word	0x20000650

08002714 <DMA1_Stream0_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002714:	e7fe      	b.n	8002714 <DMA1_Stream0_IRQHandler>
	...

08002718 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002718:	b580      	push	{r7, lr}
 800271a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 800271c:	4b0e      	ldr	r3, [pc, #56]	@ (8002758 <HAL_Init+0x40>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	4a0d      	ldr	r2, [pc, #52]	@ (8002758 <HAL_Init+0x40>)
 8002722:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002726:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002728:	4b0b      	ldr	r3, [pc, #44]	@ (8002758 <HAL_Init+0x40>)
 800272a:	681b      	ldr	r3, [r3, #0]
 800272c:	4a0a      	ldr	r2, [pc, #40]	@ (8002758 <HAL_Init+0x40>)
 800272e:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8002732:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002734:	4b08      	ldr	r3, [pc, #32]	@ (8002758 <HAL_Init+0x40>)
 8002736:	681b      	ldr	r3, [r3, #0]
 8002738:	4a07      	ldr	r2, [pc, #28]	@ (8002758 <HAL_Init+0x40>)
 800273a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800273e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002740:	2003      	movs	r0, #3
 8002742:	f000 feb9 	bl	80034b8 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002746:	2000      	movs	r0, #0
 8002748:	f000 f808 	bl	800275c <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 800274c:	f7ff fc98 	bl	8002080 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002750:	2300      	movs	r3, #0
}
 8002752:	4618      	mov	r0, r3
 8002754:	bd80      	pop	{r7, pc}
 8002756:	bf00      	nop
 8002758:	40023c00 	.word	0x40023c00

0800275c <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 800275c:	b580      	push	{r7, lr}
 800275e:	b082      	sub	sp, #8
 8002760:	af00      	add	r7, sp, #0
 8002762:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002764:	4b12      	ldr	r3, [pc, #72]	@ (80027b0 <HAL_InitTick+0x54>)
 8002766:	681a      	ldr	r2, [r3, #0]
 8002768:	4b12      	ldr	r3, [pc, #72]	@ (80027b4 <HAL_InitTick+0x58>)
 800276a:	781b      	ldrb	r3, [r3, #0]
 800276c:	4619      	mov	r1, r3
 800276e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8002772:	fbb3 f3f1 	udiv	r3, r3, r1
 8002776:	fbb2 f3f3 	udiv	r3, r2, r3
 800277a:	4618      	mov	r0, r3
 800277c:	f000 fed1 	bl	8003522 <HAL_SYSTICK_Config>
 8002780:	4603      	mov	r3, r0
 8002782:	2b00      	cmp	r3, #0
 8002784:	d001      	beq.n	800278a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002786:	2301      	movs	r3, #1
 8002788:	e00e      	b.n	80027a8 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800278a:	687b      	ldr	r3, [r7, #4]
 800278c:	2b0f      	cmp	r3, #15
 800278e:	d80a      	bhi.n	80027a6 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002790:	2200      	movs	r2, #0
 8002792:	6879      	ldr	r1, [r7, #4]
 8002794:	f04f 30ff 	mov.w	r0, #4294967295
 8002798:	f000 fe99 	bl	80034ce <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800279c:	4a06      	ldr	r2, [pc, #24]	@ (80027b8 <HAL_InitTick+0x5c>)
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80027a2:	2300      	movs	r3, #0
 80027a4:	e000      	b.n	80027a8 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80027a6:	2301      	movs	r3, #1
}
 80027a8:	4618      	mov	r0, r3
 80027aa:	3708      	adds	r7, #8
 80027ac:	46bd      	mov	sp, r7
 80027ae:	bd80      	pop	{r7, pc}
 80027b0:	20000018 	.word	0x20000018
 80027b4:	20000020 	.word	0x20000020
 80027b8:	2000001c 	.word	0x2000001c

080027bc <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80027bc:	b480      	push	{r7}
 80027be:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80027c0:	4b06      	ldr	r3, [pc, #24]	@ (80027dc <HAL_IncTick+0x20>)
 80027c2:	781b      	ldrb	r3, [r3, #0]
 80027c4:	461a      	mov	r2, r3
 80027c6:	4b06      	ldr	r3, [pc, #24]	@ (80027e0 <HAL_IncTick+0x24>)
 80027c8:	681b      	ldr	r3, [r3, #0]
 80027ca:	4413      	add	r3, r2
 80027cc:	4a04      	ldr	r2, [pc, #16]	@ (80027e0 <HAL_IncTick+0x24>)
 80027ce:	6013      	str	r3, [r2, #0]
}
 80027d0:	bf00      	nop
 80027d2:	46bd      	mov	sp, r7
 80027d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027d8:	4770      	bx	lr
 80027da:	bf00      	nop
 80027dc:	20000020 	.word	0x20000020
 80027e0:	20000500 	.word	0x20000500

080027e4 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80027e4:	b480      	push	{r7}
 80027e6:	af00      	add	r7, sp, #0
  return uwTick;
 80027e8:	4b03      	ldr	r3, [pc, #12]	@ (80027f8 <HAL_GetTick+0x14>)
 80027ea:	681b      	ldr	r3, [r3, #0]
}
 80027ec:	4618      	mov	r0, r3
 80027ee:	46bd      	mov	sp, r7
 80027f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027f4:	4770      	bx	lr
 80027f6:	bf00      	nop
 80027f8:	20000500 	.word	0x20000500

080027fc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80027fc:	b580      	push	{r7, lr}
 80027fe:	b084      	sub	sp, #16
 8002800:	af00      	add	r7, sp, #0
 8002802:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002804:	f7ff ffee 	bl	80027e4 <HAL_GetTick>
 8002808:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800280a:	687b      	ldr	r3, [r7, #4]
 800280c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800280e:	68fb      	ldr	r3, [r7, #12]
 8002810:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002814:	d005      	beq.n	8002822 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002816:	4b0a      	ldr	r3, [pc, #40]	@ (8002840 <HAL_Delay+0x44>)
 8002818:	781b      	ldrb	r3, [r3, #0]
 800281a:	461a      	mov	r2, r3
 800281c:	68fb      	ldr	r3, [r7, #12]
 800281e:	4413      	add	r3, r2
 8002820:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002822:	bf00      	nop
 8002824:	f7ff ffde 	bl	80027e4 <HAL_GetTick>
 8002828:	4602      	mov	r2, r0
 800282a:	68bb      	ldr	r3, [r7, #8]
 800282c:	1ad3      	subs	r3, r2, r3
 800282e:	68fa      	ldr	r2, [r7, #12]
 8002830:	429a      	cmp	r2, r3
 8002832:	d8f7      	bhi.n	8002824 <HAL_Delay+0x28>
  {
  }
}
 8002834:	bf00      	nop
 8002836:	bf00      	nop
 8002838:	3710      	adds	r7, #16
 800283a:	46bd      	mov	sp, r7
 800283c:	bd80      	pop	{r7, pc}
 800283e:	bf00      	nop
 8002840:	20000020 	.word	0x20000020

08002844 <HAL_ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8002844:	b580      	push	{r7, lr}
 8002846:	b084      	sub	sp, #16
 8002848:	af00      	add	r7, sp, #0
 800284a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800284c:	2300      	movs	r3, #0
 800284e:	73fb      	strb	r3, [r7, #15]

  /* Check ADC handle */
  if (hadc == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_ADC_Init+0x16>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e033      	b.n	80028c2 <HAL_ADC_Init+0x7e>
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
  {
    assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));
  }

  if (hadc->State == HAL_ADC_STATE_RESET)
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800285e:	2b00      	cmp	r3, #0
 8002860:	d109      	bne.n	8002876 <HAL_ADC_Init+0x32>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002862:	6878      	ldr	r0, [r7, #4]
 8002864:	f7ff fc34 	bl	80020d0 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002868:	687b      	ldr	r3, [r7, #4]
 800286a:	2200      	movs	r2, #0
 800286c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2200      	movs	r2, #0
 8002872:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
  }

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002876:	687b      	ldr	r3, [r7, #4]
 8002878:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800287a:	f003 0310 	and.w	r3, r3, #16
 800287e:	2b00      	cmp	r3, #0
 8002880:	d118      	bne.n	80028b4 <HAL_ADC_Init+0x70>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002882:	687b      	ldr	r3, [r7, #4]
 8002884:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002886:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800288a:	f023 0302 	bic.w	r3, r3, #2
 800288e:	f043 0202 	orr.w	r2, r3, #2
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_BUSY_INTERNAL);

    /* Set ADC parameters */
    ADC_Init(hadc);
 8002896:	6878      	ldr	r0, [r7, #4]
 8002898:	f000 fbb6 	bl	8003008 <ADC_Init>

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2200      	movs	r2, #0
 80028a0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Set the ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 80028a2:	687b      	ldr	r3, [r7, #4]
 80028a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80028a6:	f023 0303 	bic.w	r3, r3, #3
 80028aa:	f043 0201 	orr.w	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	641a      	str	r2, [r3, #64]	@ 0x40
 80028b2:	e001      	b.n	80028b8 <HAL_ADC_Init+0x74>
                      HAL_ADC_STATE_BUSY_INTERNAL,
                      HAL_ADC_STATE_READY);
  }
  else
  {
    tmp_hal_status = HAL_ERROR;
 80028b4:	2301      	movs	r3, #1
 80028b6:	73fb      	strb	r3, [r7, #15]
  }

  /* Release Lock */
  __HAL_UNLOCK(hadc);
 80028b8:	687b      	ldr	r3, [r7, #4]
 80028ba:	2200      	movs	r2, #0
 80028bc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 80028c0:	7bfb      	ldrb	r3, [r7, #15]
}
 80028c2:	4618      	mov	r0, r3
 80028c4:	3710      	adds	r7, #16
 80028c6:	46bd      	mov	sp, r7
 80028c8:	bd80      	pop	{r7, pc}

080028ca <HAL_ADC_IRQHandler>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
void HAL_ADC_IRQHandler(ADC_HandleTypeDef *hadc)
{
 80028ca:	b580      	push	{r7, lr}
 80028cc:	b086      	sub	sp, #24
 80028ce:	af00      	add	r7, sp, #0
 80028d0:	6078      	str	r0, [r7, #4]
  uint32_t tmp1 = 0U, tmp2 = 0U;
 80028d2:	2300      	movs	r3, #0
 80028d4:	617b      	str	r3, [r7, #20]
 80028d6:	2300      	movs	r3, #0
 80028d8:	613b      	str	r3, [r7, #16]

  uint32_t tmp_sr = hadc->Instance->SR;
 80028da:	687b      	ldr	r3, [r7, #4]
 80028dc:	681b      	ldr	r3, [r3, #0]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	60fb      	str	r3, [r7, #12]
  uint32_t tmp_cr1 = hadc->Instance->CR1;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	681b      	ldr	r3, [r3, #0]
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	60bb      	str	r3, [r7, #8]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_REGULAR_LENGTH(hadc->Init.NbrOfConversion));
  assert_param(IS_ADC_EOCSelection(hadc->Init.EOCSelection));

  tmp1 = tmp_sr & ADC_FLAG_EOC;
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	f003 0302 	and.w	r3, r3, #2
 80028f0:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_EOC;
 80028f2:	68bb      	ldr	r3, [r7, #8]
 80028f4:	f003 0320 	and.w	r3, r3, #32
 80028f8:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for regular channels */
  if (tmp1 && tmp2)
 80028fa:	697b      	ldr	r3, [r7, #20]
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d049      	beq.n	8002994 <HAL_ADC_IRQHandler+0xca>
 8002900:	693b      	ldr	r3, [r7, #16]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d046      	beq.n	8002994 <HAL_ADC_IRQHandler+0xca>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800290a:	f003 0310 	and.w	r3, r3, #16
 800290e:	2b00      	cmp	r3, #0
 8002910:	d105      	bne.n	800291e <HAL_ADC_IRQHandler+0x54>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8002912:	687b      	ldr	r3, [r7, #4]
 8002914:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002916:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	689b      	ldr	r3, [r3, #8]
 8002924:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002928:	2b00      	cmp	r3, #0
 800292a:	d12b      	bne.n	8002984 <HAL_ADC_IRQHandler+0xba>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800292c:	687b      	ldr	r3, [r7, #4]
 800292e:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8002930:	2b00      	cmp	r3, #0
 8002932:	d127      	bne.n	8002984 <HAL_ADC_IRQHandler+0xba>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8002934:	687b      	ldr	r3, [r7, #4]
 8002936:	681b      	ldr	r3, [r3, #0]
 8002938:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800293a:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 800293e:	2b00      	cmp	r3, #0
 8002940:	d006      	beq.n	8002950 <HAL_ADC_IRQHandler+0x86>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	681b      	ldr	r3, [r3, #0]
 8002946:	689b      	ldr	r3, [r3, #8]
 8002948:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800294c:	2b00      	cmp	r3, #0
 800294e:	d119      	bne.n	8002984 <HAL_ADC_IRQHandler+0xba>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8002950:	687b      	ldr	r3, [r7, #4]
 8002952:	681b      	ldr	r3, [r3, #0]
 8002954:	685a      	ldr	r2, [r3, #4]
 8002956:	687b      	ldr	r3, [r7, #4]
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f022 0220 	bic.w	r2, r2, #32
 800295e:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002964:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002970:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002974:	2b00      	cmp	r3, #0
 8002976:	d105      	bne.n	8002984 <HAL_ADC_IRQHandler+0xba>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002978:	687b      	ldr	r3, [r7, #4]
 800297a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800297c:	f043 0201 	orr.w	r2, r3, #1
 8002980:	687b      	ldr	r3, [r7, #4]
 8002982:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 8002984:	6878      	ldr	r0, [r7, #4]
 8002986:	f7fe fbe9 	bl	800115c <HAL_ADC_ConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear regular group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 800298a:	687b      	ldr	r3, [r7, #4]
 800298c:	681b      	ldr	r3, [r3, #0]
 800298e:	f06f 0212 	mvn.w	r2, #18
 8002992:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_JEOC;
 8002994:	68fb      	ldr	r3, [r7, #12]
 8002996:	f003 0304 	and.w	r3, r3, #4
 800299a:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_JEOC;
 800299c:	68bb      	ldr	r3, [r7, #8]
 800299e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80029a2:	613b      	str	r3, [r7, #16]
  /* Check End of conversion flag for injected channels */
  if (tmp1 && tmp2)
 80029a4:	697b      	ldr	r3, [r7, #20]
 80029a6:	2b00      	cmp	r3, #0
 80029a8:	d057      	beq.n	8002a5a <HAL_ADC_IRQHandler+0x190>
 80029aa:	693b      	ldr	r3, [r7, #16]
 80029ac:	2b00      	cmp	r3, #0
 80029ae:	d054      	beq.n	8002a5a <HAL_ADC_IRQHandler+0x190>
  {
    /* Update state machine on conversion status if not in error state */
    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL))
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029b4:	f003 0310 	and.w	r3, r3, #16
 80029b8:	2b00      	cmp	r3, #0
 80029ba:	d105      	bne.n	80029c8 <HAL_ADC_IRQHandler+0xfe>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_INJ_EOC);
 80029bc:	687b      	ldr	r3, [r7, #4]
 80029be:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80029c0:	f443 5200 	orr.w	r2, r3, #8192	@ 0x2000
 80029c4:	687b      	ldr	r3, [r7, #4]
 80029c6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Determine whether any further conversion upcoming on group injected  */
    /* by external trigger, scan sequence on going or by automatic injected */
    /* conversion from group regular (same conditions as group regular      */
    /* interruption disabling above).                                       */
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029c8:	687b      	ldr	r3, [r7, #4]
 80029ca:	681b      	ldr	r3, [r3, #0]
 80029cc:	689b      	ldr	r3, [r3, #8]
 80029ce:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80029d2:	2b00      	cmp	r3, #0
 80029d4:	d139      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029d6:	687b      	ldr	r3, [r7, #4]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80029dc:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
    if (ADC_IS_SOFTWARE_START_INJECTED(hadc)                    &&
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d006      	beq.n	80029f2 <HAL_ADC_IRQHandler+0x128>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80029e4:	687b      	ldr	r3, [r7, #4]
 80029e6:	681b      	ldr	r3, [r3, #0]
 80029e8:	689b      	ldr	r3, [r3, #8]
 80029ea:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->JSQR, ADC_JSQR_JL)  ||
 80029ee:	2b00      	cmp	r3, #0
 80029f0:	d12b      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	681b      	ldr	r3, [r3, #0]
 80029f6:	685b      	ldr	r3, [r3, #4]
 80029f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)) &&
 80029fc:	2b00      	cmp	r3, #0
 80029fe:	d124      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a00:	687b      	ldr	r3, [r7, #4]
 8002a02:	681b      	ldr	r3, [r3, #0]
 8002a04:	689b      	ldr	r3, [r3, #8]
 8002a06:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
        (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_JAUTO) &&
 8002a0a:	2b00      	cmp	r3, #0
 8002a0c:	d11d      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
          (hadc->Init.ContinuousConvMode == DISABLE))))
 8002a0e:	687b      	ldr	r3, [r7, #4]
 8002a10:	7e1b      	ldrb	r3, [r3, #24]
         (ADC_IS_SOFTWARE_START_REGULAR(hadc)       &&
 8002a12:	2b00      	cmp	r3, #0
 8002a14:	d119      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
    {
      /* Disable ADC end of single conversion interrupt on group injected */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_JEOC);
 8002a16:	687b      	ldr	r3, [r7, #4]
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	685a      	ldr	r2, [r3, #4]
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8002a24:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_INJ_BUSY);
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a2a:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_REG_BUSY))
 8002a32:	687b      	ldr	r3, [r7, #4]
 8002a34:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a36:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002a3a:	2b00      	cmp	r3, #0
 8002a3c:	d105      	bne.n	8002a4a <HAL_ADC_IRQHandler+0x180>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002a3e:	687b      	ldr	r3, [r7, #4]
 8002a40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a42:	f043 0201 	orr.w	r2, r3, #1
 8002a46:	687b      	ldr	r3, [r7, #4]
 8002a48:	641a      	str	r2, [r3, #64]	@ 0x40
    /* Conversion complete callback */
    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->InjectedConvCpltCallback(hadc);
#else
    HAL_ADCEx_InjectedConvCpltCallback(hadc);
 8002a4a:	6878      	ldr	r0, [r7, #4]
 8002a4c:	f000 fc5a 	bl	8003304 <HAL_ADCEx_InjectedConvCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear injected group conversion flag */
    __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_JSTRT | ADC_FLAG_JEOC));
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	f06f 020c 	mvn.w	r2, #12
 8002a58:	601a      	str	r2, [r3, #0]
  }

  tmp1 = tmp_sr & ADC_FLAG_AWD;
 8002a5a:	68fb      	ldr	r3, [r7, #12]
 8002a5c:	f003 0301 	and.w	r3, r3, #1
 8002a60:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_AWD;
 8002a62:	68bb      	ldr	r3, [r7, #8]
 8002a64:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002a68:	613b      	str	r3, [r7, #16]
  /* Check Analog watchdog flag */
  if (tmp1 && tmp2)
 8002a6a:	697b      	ldr	r3, [r7, #20]
 8002a6c:	2b00      	cmp	r3, #0
 8002a6e:	d017      	beq.n	8002aa0 <HAL_ADC_IRQHandler+0x1d6>
 8002a70:	693b      	ldr	r3, [r7, #16]
 8002a72:	2b00      	cmp	r3, #0
 8002a74:	d014      	beq.n	8002aa0 <HAL_ADC_IRQHandler+0x1d6>
  {
    if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_AWD))
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	681b      	ldr	r3, [r3, #0]
 8002a7c:	f003 0301 	and.w	r3, r3, #1
 8002a80:	2b01      	cmp	r3, #1
 8002a82:	d10d      	bne.n	8002aa0 <HAL_ADC_IRQHandler+0x1d6>
    {
      /* Set ADC state */
      SET_BIT(hadc->State, HAL_ADC_STATE_AWD1);
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a88:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8002a8c:	687b      	ldr	r3, [r7, #4]
 8002a8e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Level out of window callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
      hadc->LevelOutOfWindowCallback(hadc);
#else
      HAL_ADC_LevelOutOfWindowCallback(hadc);
 8002a90:	6878      	ldr	r0, [r7, #4]
 8002a92:	f000 f983 	bl	8002d9c <HAL_ADC_LevelOutOfWindowCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

      /* Clear the ADC analog watchdog flag */
      __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_AWD);
 8002a96:	687b      	ldr	r3, [r7, #4]
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f06f 0201 	mvn.w	r2, #1
 8002a9e:	601a      	str	r2, [r3, #0]
    }
  }

  tmp1 = tmp_sr & ADC_FLAG_OVR;
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f003 0320 	and.w	r3, r3, #32
 8002aa6:	617b      	str	r3, [r7, #20]
  tmp2 = tmp_cr1 & ADC_IT_OVR;
 8002aa8:	68bb      	ldr	r3, [r7, #8]
 8002aaa:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002aae:	613b      	str	r3, [r7, #16]
  /* Check Overrun flag */
  if (tmp1 && tmp2)
 8002ab0:	697b      	ldr	r3, [r7, #20]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d015      	beq.n	8002ae2 <HAL_ADC_IRQHandler+0x218>
 8002ab6:	693b      	ldr	r3, [r7, #16]
 8002ab8:	2b00      	cmp	r3, #0
 8002aba:	d012      	beq.n	8002ae2 <HAL_ADC_IRQHandler+0x218>
    /* Note: On STM32F4, ADC overrun can be set through other parameters    */
    /*       refer to description of parameter "EOCSelection" for more      */
    /*       details.                                                       */

    /* Set ADC error code to overrun */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_OVR);
 8002abc:	687b      	ldr	r3, [r7, #4]
 8002abe:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ac0:	f043 0202 	orr.w	r2, r3, #2
 8002ac4:	687b      	ldr	r3, [r7, #4]
 8002ac6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ADC overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ac8:	687b      	ldr	r3, [r7, #4]
 8002aca:	681b      	ldr	r3, [r3, #0]
 8002acc:	f06f 0220 	mvn.w	r2, #32
 8002ad0:	601a      	str	r2, [r3, #0]

    /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ErrorCallback(hadc);
#else
    HAL_ADC_ErrorCallback(hadc);
 8002ad2:	6878      	ldr	r0, [r7, #4]
 8002ad4:	f000 f96c 	bl	8002db0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Clear the Overrun flag */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_OVR);
 8002ad8:	687b      	ldr	r3, [r7, #4]
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	f06f 0220 	mvn.w	r2, #32
 8002ae0:	601a      	str	r2, [r3, #0]
  }
}
 8002ae2:	bf00      	nop
 8002ae4:	3718      	adds	r7, #24
 8002ae6:	46bd      	mov	sp, r7
 8002ae8:	bd80      	pop	{r7, pc}
	...

08002aec <HAL_ADC_Start_DMA>:
  * @param  pData The destination Buffer address.
  * @param  Length The length of data to be transferred from ADC peripheral to memory.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8002aec:	b580      	push	{r7, lr}
 8002aee:	b088      	sub	sp, #32
 8002af0:	af00      	add	r7, sp, #0
 8002af2:	60f8      	str	r0, [r7, #12]
 8002af4:	60b9      	str	r1, [r7, #8]
 8002af6:	607a      	str	r2, [r7, #4]
  __IO uint32_t counter = 0U;
 8002af8:	2300      	movs	r3, #0
 8002afa:	617b      	str	r3, [r7, #20]
  ADC_Common_TypeDef *tmpADC_Common;
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002afc:	2300      	movs	r3, #0
 8002afe:	77fb      	strb	r3, [r7, #31]
  /* Check the parameters */
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXT_TRIG_EDGE(hadc->Init.ExternalTrigConvEdge));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002b06:	2b01      	cmp	r3, #1
 8002b08:	d101      	bne.n	8002b0e <HAL_ADC_Start_DMA+0x22>
 8002b0a:	2302      	movs	r3, #2
 8002b0c:	e0d0      	b.n	8002cb0 <HAL_ADC_Start_DMA+0x1c4>
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	2201      	movs	r2, #1
 8002b12:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Enable the ADC peripheral */
  /* Check if ADC peripheral is disabled in order to enable it and wait during
  Tstab time the ADC's stabilization */
  if ((hadc->Instance->CR2 & ADC_CR2_ADON) != ADC_CR2_ADON)
 8002b16:	68fb      	ldr	r3, [r7, #12]
 8002b18:	681b      	ldr	r3, [r3, #0]
 8002b1a:	689b      	ldr	r3, [r3, #8]
 8002b1c:	f003 0301 	and.w	r3, r3, #1
 8002b20:	2b01      	cmp	r3, #1
 8002b22:	d018      	beq.n	8002b56 <HAL_ADC_Start_DMA+0x6a>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002b24:	68fb      	ldr	r3, [r7, #12]
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	689a      	ldr	r2, [r3, #8]
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	f042 0201 	orr.w	r2, r2, #1
 8002b32:	609a      	str	r2, [r3, #8]

    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    counter = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002b34:	4b60      	ldr	r3, [pc, #384]	@ (8002cb8 <HAL_ADC_Start_DMA+0x1cc>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	4a60      	ldr	r2, [pc, #384]	@ (8002cbc <HAL_ADC_Start_DMA+0x1d0>)
 8002b3a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b3e:	0c9a      	lsrs	r2, r3, #18
 8002b40:	4613      	mov	r3, r2
 8002b42:	005b      	lsls	r3, r3, #1
 8002b44:	4413      	add	r3, r2
 8002b46:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b48:	e002      	b.n	8002b50 <HAL_ADC_Start_DMA+0x64>
    {
      counter--;
 8002b4a:	697b      	ldr	r3, [r7, #20]
 8002b4c:	3b01      	subs	r3, #1
 8002b4e:	617b      	str	r3, [r7, #20]
    while (counter != 0U)
 8002b50:	697b      	ldr	r3, [r7, #20]
 8002b52:	2b00      	cmp	r3, #0
 8002b54:	d1f9      	bne.n	8002b4a <HAL_ADC_Start_DMA+0x5e>
    }
  }

  /* Check ADC DMA Mode                                                     */
  /* - disable the DMA Mode if it is already enabled                        */
  if ((hadc->Instance->CR2 & ADC_CR2_DMA) == ADC_CR2_DMA)
 8002b56:	68fb      	ldr	r3, [r7, #12]
 8002b58:	681b      	ldr	r3, [r3, #0]
 8002b5a:	689b      	ldr	r3, [r3, #8]
 8002b5c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8002b60:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002b64:	d107      	bne.n	8002b76 <HAL_ADC_Start_DMA+0x8a>
  {
    CLEAR_BIT(hadc->Instance->CR2, ADC_CR2_DMA);
 8002b66:	68fb      	ldr	r3, [r7, #12]
 8002b68:	681b      	ldr	r3, [r3, #0]
 8002b6a:	689a      	ldr	r2, [r3, #8]
 8002b6c:	68fb      	ldr	r3, [r7, #12]
 8002b6e:	681b      	ldr	r3, [r3, #0]
 8002b70:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002b74:	609a      	str	r2, [r3, #8]
  }

  /* Start conversion if ADC is effectively enabled */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_ADON))
 8002b76:	68fb      	ldr	r3, [r7, #12]
 8002b78:	681b      	ldr	r3, [r3, #0]
 8002b7a:	689b      	ldr	r3, [r3, #8]
 8002b7c:	f003 0301 	and.w	r3, r3, #1
 8002b80:	2b01      	cmp	r3, #1
 8002b82:	f040 8088 	bne.w	8002c96 <HAL_ADC_Start_DMA+0x1aa>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular group operation                */
    ADC_STATE_CLR_SET(hadc->State,
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b8a:	f423 63e0 	bic.w	r3, r3, #1792	@ 0x700
 8002b8e:	f023 0301 	bic.w	r3, r3, #1
 8002b92:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_READY | HAL_ADC_STATE_REG_EOC | HAL_ADC_STATE_REG_OVR,
                      HAL_ADC_STATE_REG_BUSY);

    /* If conversions on group regular are also triggering group injected,    */
    /* update ADC state.                                                      */
    if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 8002b9a:	68fb      	ldr	r3, [r7, #12]
 8002b9c:	681b      	ldr	r3, [r3, #0]
 8002b9e:	685b      	ldr	r3, [r3, #4]
 8002ba0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002ba4:	2b00      	cmp	r3, #0
 8002ba6:	d007      	beq.n	8002bb8 <HAL_ADC_Start_DMA+0xcc>
    {
      ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bac:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002bb0:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002bb4:	68fb      	ldr	r3, [r7, #12]
 8002bb6:	641a      	str	r2, [r3, #64]	@ 0x40
    }

    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002bb8:	68fb      	ldr	r3, [r7, #12]
 8002bba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002bbc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002bc0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002bc4:	d106      	bne.n	8002bd4 <HAL_ADC_Start_DMA+0xe8>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002bca:	f023 0206 	bic.w	r2, r3, #6
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	645a      	str	r2, [r3, #68]	@ 0x44
 8002bd2:	e002      	b.n	8002bda <HAL_ADC_Start_DMA+0xee>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	2200      	movs	r2, #0
 8002bd8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	2200      	movs	r2, #0
 8002bde:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Pointer to the common control register to which is belonging hadc    */
    /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
    /* control register)                                                    */
    tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002be2:	4b37      	ldr	r3, [pc, #220]	@ (8002cc0 <HAL_ADC_Start_DMA+0x1d4>)
 8002be4:	61bb      	str	r3, [r7, #24]

    /* Set the DMA transfer complete callback */
    hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bea:	4a36      	ldr	r2, [pc, #216]	@ (8002cc4 <HAL_ADC_Start_DMA+0x1d8>)
 8002bec:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Set the DMA half transfer complete callback */
    hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8002bee:	68fb      	ldr	r3, [r7, #12]
 8002bf0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bf2:	4a35      	ldr	r2, [pc, #212]	@ (8002cc8 <HAL_ADC_Start_DMA+0x1dc>)
 8002bf4:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set the DMA error callback */
    hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8002bf6:	68fb      	ldr	r3, [r7, #12]
 8002bf8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002bfa:	4a34      	ldr	r2, [pc, #208]	@ (8002ccc <HAL_ADC_Start_DMA+0x1e0>)
 8002bfc:	64da      	str	r2, [r3, #76]	@ 0x4c
    /* Manage ADC and DMA start: ADC overrun interruption, DMA start, ADC     */
    /* start (in case of SW start):                                           */

    /* Clear regular group conversion flag and overrun flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC | ADC_FLAG_OVR);
 8002bfe:	68fb      	ldr	r3, [r7, #12]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	f06f 0222 	mvn.w	r2, #34	@ 0x22
 8002c06:	601a      	str	r2, [r3, #0]

    /* Enable ADC overrun interrupt */
    __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8002c08:	68fb      	ldr	r3, [r7, #12]
 8002c0a:	681b      	ldr	r3, [r3, #0]
 8002c0c:	685a      	ldr	r2, [r3, #4]
 8002c0e:	68fb      	ldr	r3, [r7, #12]
 8002c10:	681b      	ldr	r3, [r3, #0]
 8002c12:	f042 6280 	orr.w	r2, r2, #67108864	@ 0x4000000
 8002c16:	605a      	str	r2, [r3, #4]

    /* Enable ADC DMA mode */
    hadc->Instance->CR2 |= ADC_CR2_DMA;
 8002c18:	68fb      	ldr	r3, [r7, #12]
 8002c1a:	681b      	ldr	r3, [r3, #0]
 8002c1c:	689a      	ldr	r2, [r3, #8]
 8002c1e:	68fb      	ldr	r3, [r7, #12]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002c26:	609a      	str	r2, [r3, #8]

    /* Start the DMA channel */
    tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8002c2c:	68fb      	ldr	r3, [r7, #12]
 8002c2e:	681b      	ldr	r3, [r3, #0]
 8002c30:	334c      	adds	r3, #76	@ 0x4c
 8002c32:	4619      	mov	r1, r3
 8002c34:	68ba      	ldr	r2, [r7, #8]
 8002c36:	687b      	ldr	r3, [r7, #4]
 8002c38:	f000 fd2e 	bl	8003698 <HAL_DMA_Start_IT>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	77fb      	strb	r3, [r7, #31]

    /* Check if Multimode enabled */
    if (HAL_IS_BIT_CLR(tmpADC_Common->CCR, ADC_CCR_MULTI))
 8002c40:	69bb      	ldr	r3, [r7, #24]
 8002c42:	685b      	ldr	r3, [r3, #4]
 8002c44:	f003 031f 	and.w	r3, r3, #31
 8002c48:	2b00      	cmp	r3, #0
 8002c4a:	d10f      	bne.n	8002c6c <HAL_ADC_Start_DMA+0x180>
      if ((hadc->Instance == ADC1) || ((hadc->Instance == ADC2) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_0)) \
          || ((hadc->Instance == ADC3) && ((ADC->CCR & ADC_CCR_MULTI_Msk) < ADC_CCR_MULTI_4)))
      {
#endif /* ADC2 || ADC3 */
        /* if no external trigger present enable software conversion of regular channels */
        if ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET)
 8002c4c:	68fb      	ldr	r3, [r7, #12]
 8002c4e:	681b      	ldr	r3, [r3, #0]
 8002c50:	689b      	ldr	r3, [r3, #8]
 8002c52:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c56:	2b00      	cmp	r3, #0
 8002c58:	d129      	bne.n	8002cae <HAL_ADC_Start_DMA+0x1c2>
        {
          /* Enable the selected ADC software conversion for regular group */
          hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c5a:	68fb      	ldr	r3, [r7, #12]
 8002c5c:	681b      	ldr	r3, [r3, #0]
 8002c5e:	689a      	ldr	r2, [r3, #8]
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c68:	609a      	str	r2, [r3, #8]
 8002c6a:	e020      	b.n	8002cae <HAL_ADC_Start_DMA+0x1c2>
#endif /* ADC2 || ADC3 */
    }
    else
    {
      /* if instance of handle correspond to ADC1 and  no external trigger present enable software conversion of regular channels */
      if ((hadc->Instance == ADC1) && ((hadc->Instance->CR2 & ADC_CR2_EXTEN) == RESET))
 8002c6c:	68fb      	ldr	r3, [r7, #12]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	4a17      	ldr	r2, [pc, #92]	@ (8002cd0 <HAL_ADC_Start_DMA+0x1e4>)
 8002c72:	4293      	cmp	r3, r2
 8002c74:	d11b      	bne.n	8002cae <HAL_ADC_Start_DMA+0x1c2>
 8002c76:	68fb      	ldr	r3, [r7, #12]
 8002c78:	681b      	ldr	r3, [r3, #0]
 8002c7a:	689b      	ldr	r3, [r3, #8]
 8002c7c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8002c80:	2b00      	cmp	r3, #0
 8002c82:	d114      	bne.n	8002cae <HAL_ADC_Start_DMA+0x1c2>
      {
        /* Enable the selected ADC software conversion for regular group */
        hadc->Instance->CR2 |= (uint32_t)ADC_CR2_SWSTART;
 8002c84:	68fb      	ldr	r3, [r7, #12]
 8002c86:	681b      	ldr	r3, [r3, #0]
 8002c88:	689a      	ldr	r2, [r3, #8]
 8002c8a:	68fb      	ldr	r3, [r7, #12]
 8002c8c:	681b      	ldr	r3, [r3, #0]
 8002c8e:	f042 4280 	orr.w	r2, r2, #1073741824	@ 0x40000000
 8002c92:	609a      	str	r2, [r3, #8]
 8002c94:	e00b      	b.n	8002cae <HAL_ADC_Start_DMA+0x1c2>
    }
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002c96:	68fb      	ldr	r3, [r7, #12]
 8002c98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c9a:	f043 0210 	orr.w	r2, r3, #16
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Set ADC error code to ADC IP internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ca2:	68fb      	ldr	r3, [r7, #12]
 8002ca4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ca6:	f043 0201 	orr.w	r2, r3, #1
 8002caa:	68fb      	ldr	r3, [r7, #12]
 8002cac:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Return function status */
  return tmp_hal_status;
 8002cae:	7ffb      	ldrb	r3, [r7, #31]
}
 8002cb0:	4618      	mov	r0, r3
 8002cb2:	3720      	adds	r7, #32
 8002cb4:	46bd      	mov	sp, r7
 8002cb6:	bd80      	pop	{r7, pc}
 8002cb8:	20000018 	.word	0x20000018
 8002cbc:	431bde83 	.word	0x431bde83
 8002cc0:	40012300 	.word	0x40012300
 8002cc4:	08003201 	.word	0x08003201
 8002cc8:	080032bb 	.word	0x080032bb
 8002ccc:	080032d7 	.word	0x080032d7
 8002cd0:	40012000 	.word	0x40012000

08002cd4 <HAL_ADC_Stop_DMA>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Stop_DMA(ADC_HandleTypeDef *hadc)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b084      	sub	sp, #16
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002cdc:	2300      	movs	r3, #0
 8002cde:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002ce6:	2b01      	cmp	r3, #1
 8002ce8:	d101      	bne.n	8002cee <HAL_ADC_Stop_DMA+0x1a>
 8002cea:	2302      	movs	r3, #2
 8002cec:	e048      	b.n	8002d80 <HAL_ADC_Stop_DMA+0xac>
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	2201      	movs	r2, #1
 8002cf2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  __HAL_ADC_DISABLE(hadc);
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	689a      	ldr	r2, [r3, #8]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	681b      	ldr	r3, [r3, #0]
 8002d00:	f022 0201 	bic.w	r2, r2, #1
 8002d04:	609a      	str	r2, [r3, #8]

  /* Check if ADC is effectively disabled */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_ADON))
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	689b      	ldr	r3, [r3, #8]
 8002d0c:	f003 0301 	and.w	r3, r3, #1
 8002d10:	2b00      	cmp	r3, #0
 8002d12:	d130      	bne.n	8002d76 <HAL_ADC_Stop_DMA+0xa2>
  {
    /* Disable the selected ADC DMA mode */
    hadc->Instance->CR2 &= ~ADC_CR2_DMA;
 8002d14:	687b      	ldr	r3, [r7, #4]
 8002d16:	681b      	ldr	r3, [r3, #0]
 8002d18:	689a      	ldr	r2, [r3, #8]
 8002d1a:	687b      	ldr	r3, [r7, #4]
 8002d1c:	681b      	ldr	r3, [r3, #0]
 8002d1e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d22:	609a      	str	r2, [r3, #8]

    /* Disable the DMA channel (in case of DMA in circular mode or stop while */
    /* DMA transfer is on going)                                              */
    if (hadc->DMA_Handle->State == HAL_DMA_STATE_BUSY)
 8002d24:	687b      	ldr	r3, [r7, #4]
 8002d26:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d28:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8002d2c:	b2db      	uxtb	r3, r3
 8002d2e:	2b02      	cmp	r3, #2
 8002d30:	d10f      	bne.n	8002d52 <HAL_ADC_Stop_DMA+0x7e>
    {
      tmp_hal_status = HAL_DMA_Abort(hadc->DMA_Handle);
 8002d32:	687b      	ldr	r3, [r7, #4]
 8002d34:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d36:	4618      	mov	r0, r3
 8002d38:	f000 fd06 	bl	8003748 <HAL_DMA_Abort>
 8002d3c:	4603      	mov	r3, r0
 8002d3e:	73fb      	strb	r3, [r7, #15]

      /* Check if DMA channel effectively disabled */
      if (tmp_hal_status != HAL_OK)
 8002d40:	7bfb      	ldrb	r3, [r7, #15]
 8002d42:	2b00      	cmp	r3, #0
 8002d44:	d005      	beq.n	8002d52 <HAL_ADC_Stop_DMA+0x7e>
      {
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d4a:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8002d4e:	687b      	ldr	r3, [r7, #4]
 8002d50:	641a      	str	r2, [r3, #64]	@ 0x40
      }
    }

    /* Disable ADC overrun interrupt */
    __HAL_ADC_DISABLE_IT(hadc, ADC_IT_OVR);
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	685a      	ldr	r2, [r3, #4]
 8002d58:	687b      	ldr	r3, [r7, #4]
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f022 6280 	bic.w	r2, r2, #67108864	@ 0x4000000
 8002d60:	605a      	str	r2, [r3, #4]

    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002d62:	687b      	ldr	r3, [r7, #4]
 8002d64:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d66:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002d6a:	f023 0301 	bic.w	r3, r3, #1
 8002d6e:	f043 0201 	orr.w	r2, r3, #1
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	641a      	str	r2, [r3, #64]	@ 0x40
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002d76:	687b      	ldr	r3, [r7, #4]
 8002d78:	2200      	movs	r2, #0
 8002d7a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return tmp_hal_status;
 8002d7e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d80:	4618      	mov	r0, r3
 8002d82:	3710      	adds	r7, #16
 8002d84:	46bd      	mov	sp, r7
 8002d86:	bd80      	pop	{r7, pc}

08002d88 <HAL_ADC_ConvHalfCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8002d88:	b480      	push	{r7}
 8002d8a:	b083      	sub	sp, #12
 8002d8c:	af00      	add	r7, sp, #0
 8002d8e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ConvHalfCpltCallback could be implemented in the user file
   */
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <HAL_ADC_LevelOutOfWindowCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_LevelOutOfWindowCallback(ADC_HandleTypeDef *hadc)
{
 8002d9c:	b480      	push	{r7}
 8002d9e:	b083      	sub	sp, #12
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_LevelOoutOfWindowCallback could be implemented in the user file
   */
}
 8002da4:	bf00      	nop
 8002da6:	370c      	adds	r7, #12
 8002da8:	46bd      	mov	sp, r7
 8002daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dae:	4770      	bx	lr

08002db0 <HAL_ADC_ErrorCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8002db0:	b480      	push	{r7}
 8002db2:	b083      	sub	sp, #12
 8002db4:	af00      	add	r7, sp, #0
 8002db6:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_ErrorCallback could be implemented in the user file
   */
}
 8002db8:	bf00      	nop
 8002dba:	370c      	adds	r7, #12
 8002dbc:	46bd      	mov	sp, r7
 8002dbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc2:	4770      	bx	lr

08002dc4 <HAL_ADC_ConfigChannel>:
*         the configuration information for the specified ADC.
* @param  sConfig ADC configuration structure.
* @retval HAL status
*/
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, ADC_ChannelConfTypeDef *sConfig)
{
 8002dc4:	b480      	push	{r7}
 8002dc6:	b085      	sub	sp, #20
 8002dc8:	af00      	add	r7, sp, #0
 8002dca:	6078      	str	r0, [r7, #4]
 8002dcc:	6039      	str	r1, [r7, #0]
  __IO uint32_t counter = 0U;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));

  /* Process locked */
  __HAL_LOCK(hadc);
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002dd8:	2b01      	cmp	r3, #1
 8002dda:	d101      	bne.n	8002de0 <HAL_ADC_ConfigChannel+0x1c>
 8002ddc:	2302      	movs	r3, #2
 8002dde:	e105      	b.n	8002fec <HAL_ADC_ConfigChannel+0x228>
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	2201      	movs	r2, #1
 8002de4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* if ADC_Channel_10 ... ADC_Channel_18 is selected */
  if (sConfig->Channel > ADC_CHANNEL_9)
 8002de8:	683b      	ldr	r3, [r7, #0]
 8002dea:	681b      	ldr	r3, [r3, #0]
 8002dec:	2b09      	cmp	r3, #9
 8002dee:	d925      	bls.n	8002e3c <HAL_ADC_ConfigChannel+0x78>
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR1 &= ~ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel);
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	68d9      	ldr	r1, [r3, #12]
 8002df6:	683b      	ldr	r3, [r7, #0]
 8002df8:	681b      	ldr	r3, [r3, #0]
 8002dfa:	b29b      	uxth	r3, r3
 8002dfc:	461a      	mov	r2, r3
 8002dfe:	4613      	mov	r3, r2
 8002e00:	005b      	lsls	r3, r3, #1
 8002e02:	4413      	add	r3, r2
 8002e04:	3b1e      	subs	r3, #30
 8002e06:	2207      	movs	r2, #7
 8002e08:	fa02 f303 	lsl.w	r3, r2, r3
 8002e0c:	43da      	mvns	r2, r3
 8002e0e:	687b      	ldr	r3, [r7, #4]
 8002e10:	681b      	ldr	r3, [r3, #0]
 8002e12:	400a      	ands	r2, r1
 8002e14:	60da      	str	r2, [r3, #12]

    /* Set the new sample time */
    hadc->Instance->SMPR1 |= ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel);
 8002e16:	687b      	ldr	r3, [r7, #4]
 8002e18:	681b      	ldr	r3, [r3, #0]
 8002e1a:	68d9      	ldr	r1, [r3, #12]
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	689a      	ldr	r2, [r3, #8]
 8002e20:	683b      	ldr	r3, [r7, #0]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	4618      	mov	r0, r3
 8002e28:	4603      	mov	r3, r0
 8002e2a:	005b      	lsls	r3, r3, #1
 8002e2c:	4403      	add	r3, r0
 8002e2e:	3b1e      	subs	r3, #30
 8002e30:	409a      	lsls	r2, r3
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	681b      	ldr	r3, [r3, #0]
 8002e36:	430a      	orrs	r2, r1
 8002e38:	60da      	str	r2, [r3, #12]
 8002e3a:	e022      	b.n	8002e82 <HAL_ADC_ConfigChannel+0xbe>
  }
  else /* ADC_Channel include in ADC_Channel_[0..9] */
  {
    /* Clear the old sample time */
    hadc->Instance->SMPR2 &= ~ADC_SMPR2(ADC_SMPR2_SMP0, sConfig->Channel);
 8002e3c:	687b      	ldr	r3, [r7, #4]
 8002e3e:	681b      	ldr	r3, [r3, #0]
 8002e40:	6919      	ldr	r1, [r3, #16]
 8002e42:	683b      	ldr	r3, [r7, #0]
 8002e44:	681b      	ldr	r3, [r3, #0]
 8002e46:	b29b      	uxth	r3, r3
 8002e48:	461a      	mov	r2, r3
 8002e4a:	4613      	mov	r3, r2
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	4413      	add	r3, r2
 8002e50:	2207      	movs	r2, #7
 8002e52:	fa02 f303 	lsl.w	r3, r2, r3
 8002e56:	43da      	mvns	r2, r3
 8002e58:	687b      	ldr	r3, [r7, #4]
 8002e5a:	681b      	ldr	r3, [r3, #0]
 8002e5c:	400a      	ands	r2, r1
 8002e5e:	611a      	str	r2, [r3, #16]

    /* Set the new sample time */
    hadc->Instance->SMPR2 |= ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel);
 8002e60:	687b      	ldr	r3, [r7, #4]
 8002e62:	681b      	ldr	r3, [r3, #0]
 8002e64:	6919      	ldr	r1, [r3, #16]
 8002e66:	683b      	ldr	r3, [r7, #0]
 8002e68:	689a      	ldr	r2, [r3, #8]
 8002e6a:	683b      	ldr	r3, [r7, #0]
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	b29b      	uxth	r3, r3
 8002e70:	4618      	mov	r0, r3
 8002e72:	4603      	mov	r3, r0
 8002e74:	005b      	lsls	r3, r3, #1
 8002e76:	4403      	add	r3, r0
 8002e78:	409a      	lsls	r2, r3
 8002e7a:	687b      	ldr	r3, [r7, #4]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	430a      	orrs	r2, r1
 8002e80:	611a      	str	r2, [r3, #16]
  }

  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 8002e82:	683b      	ldr	r3, [r7, #0]
 8002e84:	685b      	ldr	r3, [r3, #4]
 8002e86:	2b06      	cmp	r3, #6
 8002e88:	d824      	bhi.n	8002ed4 <HAL_ADC_ConfigChannel+0x110>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR3 &= ~ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank);
 8002e8a:	687b      	ldr	r3, [r7, #4]
 8002e8c:	681b      	ldr	r3, [r3, #0]
 8002e8e:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002e90:	683b      	ldr	r3, [r7, #0]
 8002e92:	685a      	ldr	r2, [r3, #4]
 8002e94:	4613      	mov	r3, r2
 8002e96:	009b      	lsls	r3, r3, #2
 8002e98:	4413      	add	r3, r2
 8002e9a:	3b05      	subs	r3, #5
 8002e9c:	221f      	movs	r2, #31
 8002e9e:	fa02 f303 	lsl.w	r3, r2, r3
 8002ea2:	43da      	mvns	r2, r3
 8002ea4:	687b      	ldr	r3, [r7, #4]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	400a      	ands	r2, r1
 8002eaa:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR3 |= ADC_SQR3_RK(sConfig->Channel, sConfig->Rank);
 8002eac:	687b      	ldr	r3, [r7, #4]
 8002eae:	681b      	ldr	r3, [r3, #0]
 8002eb0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 8002eb2:	683b      	ldr	r3, [r7, #0]
 8002eb4:	681b      	ldr	r3, [r3, #0]
 8002eb6:	b29b      	uxth	r3, r3
 8002eb8:	4618      	mov	r0, r3
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	685a      	ldr	r2, [r3, #4]
 8002ebe:	4613      	mov	r3, r2
 8002ec0:	009b      	lsls	r3, r3, #2
 8002ec2:	4413      	add	r3, r2
 8002ec4:	3b05      	subs	r3, #5
 8002ec6:	fa00 f203 	lsl.w	r2, r0, r3
 8002eca:	687b      	ldr	r3, [r7, #4]
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	430a      	orrs	r2, r1
 8002ed0:	635a      	str	r2, [r3, #52]	@ 0x34
 8002ed2:	e04c      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 8002ed4:	683b      	ldr	r3, [r7, #0]
 8002ed6:	685b      	ldr	r3, [r3, #4]
 8002ed8:	2b0c      	cmp	r3, #12
 8002eda:	d824      	bhi.n	8002f26 <HAL_ADC_ConfigChannel+0x162>
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR2 &= ~ADC_SQR2_RK(ADC_SQR2_SQ7, sConfig->Rank);
 8002edc:	687b      	ldr	r3, [r7, #4]
 8002ede:	681b      	ldr	r3, [r3, #0]
 8002ee0:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002ee2:	683b      	ldr	r3, [r7, #0]
 8002ee4:	685a      	ldr	r2, [r3, #4]
 8002ee6:	4613      	mov	r3, r2
 8002ee8:	009b      	lsls	r3, r3, #2
 8002eea:	4413      	add	r3, r2
 8002eec:	3b23      	subs	r3, #35	@ 0x23
 8002eee:	221f      	movs	r2, #31
 8002ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef4:	43da      	mvns	r2, r3
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	681b      	ldr	r3, [r3, #0]
 8002efa:	400a      	ands	r2, r1
 8002efc:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR2 |= ADC_SQR2_RK(sConfig->Channel, sConfig->Rank);
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	681b      	ldr	r3, [r3, #0]
 8002f02:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 8002f04:	683b      	ldr	r3, [r7, #0]
 8002f06:	681b      	ldr	r3, [r3, #0]
 8002f08:	b29b      	uxth	r3, r3
 8002f0a:	4618      	mov	r0, r3
 8002f0c:	683b      	ldr	r3, [r7, #0]
 8002f0e:	685a      	ldr	r2, [r3, #4]
 8002f10:	4613      	mov	r3, r2
 8002f12:	009b      	lsls	r3, r3, #2
 8002f14:	4413      	add	r3, r2
 8002f16:	3b23      	subs	r3, #35	@ 0x23
 8002f18:	fa00 f203 	lsl.w	r2, r0, r3
 8002f1c:	687b      	ldr	r3, [r7, #4]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	430a      	orrs	r2, r1
 8002f22:	631a      	str	r2, [r3, #48]	@ 0x30
 8002f24:	e023      	b.n	8002f6e <HAL_ADC_ConfigChannel+0x1aa>
  }
  /* For Rank 13 to 16 */
  else
  {
    /* Clear the old SQx bits for the selected rank */
    hadc->Instance->SQR1 &= ~ADC_SQR1_RK(ADC_SQR1_SQ13, sConfig->Rank);
 8002f26:	687b      	ldr	r3, [r7, #4]
 8002f28:	681b      	ldr	r3, [r3, #0]
 8002f2a:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f2c:	683b      	ldr	r3, [r7, #0]
 8002f2e:	685a      	ldr	r2, [r3, #4]
 8002f30:	4613      	mov	r3, r2
 8002f32:	009b      	lsls	r3, r3, #2
 8002f34:	4413      	add	r3, r2
 8002f36:	3b41      	subs	r3, #65	@ 0x41
 8002f38:	221f      	movs	r2, #31
 8002f3a:	fa02 f303 	lsl.w	r3, r2, r3
 8002f3e:	43da      	mvns	r2, r3
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	400a      	ands	r2, r1
 8002f46:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the SQx bits for the selected rank */
    hadc->Instance->SQR1 |= ADC_SQR1_RK(sConfig->Channel, sConfig->Rank);
 8002f48:	687b      	ldr	r3, [r7, #4]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8002f4e:	683b      	ldr	r3, [r7, #0]
 8002f50:	681b      	ldr	r3, [r3, #0]
 8002f52:	b29b      	uxth	r3, r3
 8002f54:	4618      	mov	r0, r3
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	685a      	ldr	r2, [r3, #4]
 8002f5a:	4613      	mov	r3, r2
 8002f5c:	009b      	lsls	r3, r3, #2
 8002f5e:	4413      	add	r3, r2
 8002f60:	3b41      	subs	r3, #65	@ 0x41
 8002f62:	fa00 f203 	lsl.w	r2, r0, r3
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	681b      	ldr	r3, [r3, #0]
 8002f6a:	430a      	orrs	r2, r1
 8002f6c:	62da      	str	r2, [r3, #44]	@ 0x2c
  }

  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8002f6e:	4b22      	ldr	r3, [pc, #136]	@ (8002ff8 <HAL_ADC_ConfigChannel+0x234>)
 8002f70:	60fb      	str	r3, [r7, #12]

  /* if ADC1 Channel_18 is selected for VBAT Channel ennable VBATE */
  if ((hadc->Instance == ADC1) && (sConfig->Channel == ADC_CHANNEL_VBAT))
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	681b      	ldr	r3, [r3, #0]
 8002f76:	4a21      	ldr	r2, [pc, #132]	@ (8002ffc <HAL_ADC_ConfigChannel+0x238>)
 8002f78:	4293      	cmp	r3, r2
 8002f7a:	d109      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x1cc>
 8002f7c:	683b      	ldr	r3, [r7, #0]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2b12      	cmp	r3, #18
 8002f82:	d105      	bne.n	8002f90 <HAL_ADC_ConfigChannel+0x1cc>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_TSVREFE;
    }
    /* Enable the VBAT channel*/
    tmpADC_Common->CCR |= ADC_CCR_VBATE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	685b      	ldr	r3, [r3, #4]
 8002f88:	f443 0280 	orr.w	r2, r3, #4194304	@ 0x400000
 8002f8c:	68fb      	ldr	r3, [r7, #12]
 8002f8e:	605a      	str	r2, [r3, #4]
  }

  /* if ADC1 Channel_16 or Channel_18 is selected for Temperature sensor or
     Channel_17 is selected for VREFINT enable TSVREFE */
  if ((hadc->Instance == ADC1) && ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) || (sConfig->Channel == ADC_CHANNEL_VREFINT)))
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	681b      	ldr	r3, [r3, #0]
 8002f94:	4a19      	ldr	r2, [pc, #100]	@ (8002ffc <HAL_ADC_ConfigChannel+0x238>)
 8002f96:	4293      	cmp	r3, r2
 8002f98:	d123      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x21e>
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	681b      	ldr	r3, [r3, #0]
 8002f9e:	2b10      	cmp	r3, #16
 8002fa0:	d003      	beq.n	8002faa <HAL_ADC_ConfigChannel+0x1e6>
 8002fa2:	683b      	ldr	r3, [r7, #0]
 8002fa4:	681b      	ldr	r3, [r3, #0]
 8002fa6:	2b11      	cmp	r3, #17
 8002fa8:	d11b      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x21e>
    if ((uint16_t)ADC_CHANNEL_TEMPSENSOR == (uint16_t)ADC_CHANNEL_VBAT)
    {
      tmpADC_Common->CCR &= ~ADC_CCR_VBATE;
    }
    /* Enable the Temperature sensor and VREFINT channel*/
    tmpADC_Common->CCR |= ADC_CCR_TSVREFE;
 8002faa:	68fb      	ldr	r3, [r7, #12]
 8002fac:	685b      	ldr	r3, [r3, #4]
 8002fae:	f443 0200 	orr.w	r2, r3, #8388608	@ 0x800000
 8002fb2:	68fb      	ldr	r3, [r7, #12]
 8002fb4:	605a      	str	r2, [r3, #4]

    if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	2b10      	cmp	r3, #16
 8002fbc:	d111      	bne.n	8002fe2 <HAL_ADC_ConfigChannel+0x21e>
    {
      /* Delay for temperature sensor stabilization time */
      /* Compute number of CPU cycles to wait for */
      counter = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002fbe:	4b10      	ldr	r3, [pc, #64]	@ (8003000 <HAL_ADC_ConfigChannel+0x23c>)
 8002fc0:	681b      	ldr	r3, [r3, #0]
 8002fc2:	4a10      	ldr	r2, [pc, #64]	@ (8003004 <HAL_ADC_ConfigChannel+0x240>)
 8002fc4:	fba2 2303 	umull	r2, r3, r2, r3
 8002fc8:	0c9a      	lsrs	r2, r3, #18
 8002fca:	4613      	mov	r3, r2
 8002fcc:	009b      	lsls	r3, r3, #2
 8002fce:	4413      	add	r3, r2
 8002fd0:	005b      	lsls	r3, r3, #1
 8002fd2:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fd4:	e002      	b.n	8002fdc <HAL_ADC_ConfigChannel+0x218>
      {
        counter--;
 8002fd6:	68bb      	ldr	r3, [r7, #8]
 8002fd8:	3b01      	subs	r3, #1
 8002fda:	60bb      	str	r3, [r7, #8]
      while (counter != 0U)
 8002fdc:	68bb      	ldr	r3, [r7, #8]
 8002fde:	2b00      	cmp	r3, #0
 8002fe0:	d1f9      	bne.n	8002fd6 <HAL_ADC_ConfigChannel+0x212>
      }
    }
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002fe2:	687b      	ldr	r3, [r7, #4]
 8002fe4:	2200      	movs	r2, #0
 8002fe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Return function status */
  return HAL_OK;
 8002fea:	2300      	movs	r3, #0
}
 8002fec:	4618      	mov	r0, r3
 8002fee:	3714      	adds	r7, #20
 8002ff0:	46bd      	mov	sp, r7
 8002ff2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ff6:	4770      	bx	lr
 8002ff8:	40012300 	.word	0x40012300
 8002ffc:	40012000 	.word	0x40012000
 8003000:	20000018 	.word	0x20000018
 8003004:	431bde83 	.word	0x431bde83

08003008 <ADC_Init>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
static void ADC_Init(ADC_HandleTypeDef *hadc)
{
 8003008:	b480      	push	{r7}
 800300a:	b085      	sub	sp, #20
 800300c:	af00      	add	r7, sp, #0
 800300e:	6078      	str	r0, [r7, #4]

  /* Set ADC parameters */
  /* Pointer to the common control register to which is belonging hadc    */
  /* (Depending on STM32F4 product, there may be up to 3 ADCs and 1 common */
  /* control register)                                                    */
  tmpADC_Common = ADC_COMMON_REGISTER(hadc);
 8003010:	4b79      	ldr	r3, [pc, #484]	@ (80031f8 <ADC_Init+0x1f0>)
 8003012:	60fb      	str	r3, [r7, #12]

  /* Set the ADC clock prescaler */
  tmpADC_Common->CCR &= ~(ADC_CCR_ADCPRE);
 8003014:	68fb      	ldr	r3, [r7, #12]
 8003016:	685b      	ldr	r3, [r3, #4]
 8003018:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800301c:	68fb      	ldr	r3, [r7, #12]
 800301e:	605a      	str	r2, [r3, #4]
  tmpADC_Common->CCR |=  hadc->Init.ClockPrescaler;
 8003020:	68fb      	ldr	r3, [r7, #12]
 8003022:	685a      	ldr	r2, [r3, #4]
 8003024:	687b      	ldr	r3, [r7, #4]
 8003026:	685b      	ldr	r3, [r3, #4]
 8003028:	431a      	orrs	r2, r3
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	605a      	str	r2, [r3, #4]

  /* Set ADC scan mode */
  hadc->Instance->CR1 &= ~(ADC_CR1_SCAN);
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	681b      	ldr	r3, [r3, #0]
 8003032:	685a      	ldr	r2, [r3, #4]
 8003034:	687b      	ldr	r3, [r7, #4]
 8003036:	681b      	ldr	r3, [r3, #0]
 8003038:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800303c:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  ADC_CR1_SCANCONV(hadc->Init.ScanConvMode);
 800303e:	687b      	ldr	r3, [r7, #4]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	6859      	ldr	r1, [r3, #4]
 8003044:	687b      	ldr	r3, [r7, #4]
 8003046:	691b      	ldr	r3, [r3, #16]
 8003048:	021a      	lsls	r2, r3, #8
 800304a:	687b      	ldr	r3, [r7, #4]
 800304c:	681b      	ldr	r3, [r3, #0]
 800304e:	430a      	orrs	r2, r1
 8003050:	605a      	str	r2, [r3, #4]

  /* Set ADC resolution */
  hadc->Instance->CR1 &= ~(ADC_CR1_RES);
 8003052:	687b      	ldr	r3, [r7, #4]
 8003054:	681b      	ldr	r3, [r3, #0]
 8003056:	685a      	ldr	r2, [r3, #4]
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	681b      	ldr	r3, [r3, #0]
 800305c:	f022 7240 	bic.w	r2, r2, #50331648	@ 0x3000000
 8003060:	605a      	str	r2, [r3, #4]
  hadc->Instance->CR1 |=  hadc->Init.Resolution;
 8003062:	687b      	ldr	r3, [r7, #4]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	6859      	ldr	r1, [r3, #4]
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	689a      	ldr	r2, [r3, #8]
 800306c:	687b      	ldr	r3, [r7, #4]
 800306e:	681b      	ldr	r3, [r3, #0]
 8003070:	430a      	orrs	r2, r1
 8003072:	605a      	str	r2, [r3, #4]

  /* Set ADC data alignment */
  hadc->Instance->CR2 &= ~(ADC_CR2_ALIGN);
 8003074:	687b      	ldr	r3, [r7, #4]
 8003076:	681b      	ldr	r3, [r3, #0]
 8003078:	689a      	ldr	r2, [r3, #8]
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003082:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= hadc->Init.DataAlign;
 8003084:	687b      	ldr	r3, [r7, #4]
 8003086:	681b      	ldr	r3, [r3, #0]
 8003088:	6899      	ldr	r1, [r3, #8]
 800308a:	687b      	ldr	r3, [r7, #4]
 800308c:	68da      	ldr	r2, [r3, #12]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	681b      	ldr	r3, [r3, #0]
 8003092:	430a      	orrs	r2, r1
 8003094:	609a      	str	r2, [r3, #8]
  /* Enable external trigger if trigger selection is different of software  */
  /* start.                                                                 */
  /* Note: This configuration keeps the hardware feature of parameter       */
  /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
  /*       software start.                                                  */
  if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8003096:	687b      	ldr	r3, [r7, #4]
 8003098:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800309a:	4a58      	ldr	r2, [pc, #352]	@ (80031fc <ADC_Init+0x1f4>)
 800309c:	4293      	cmp	r3, r2
 800309e:	d022      	beq.n	80030e6 <ADC_Init+0xde>
  {
    /* Select external trigger to start conversion */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030a0:	687b      	ldr	r3, [r7, #4]
 80030a2:	681b      	ldr	r3, [r3, #0]
 80030a4:	689a      	ldr	r2, [r3, #8]
 80030a6:	687b      	ldr	r3, [r7, #4]
 80030a8:	681b      	ldr	r3, [r3, #0]
 80030aa:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030ae:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConv;
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	681b      	ldr	r3, [r3, #0]
 80030b4:	6899      	ldr	r1, [r3, #8]
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80030ba:	687b      	ldr	r3, [r7, #4]
 80030bc:	681b      	ldr	r3, [r3, #0]
 80030be:	430a      	orrs	r2, r1
 80030c0:	609a      	str	r2, [r3, #8]

    /* Select external trigger polarity */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030c2:	687b      	ldr	r3, [r7, #4]
 80030c4:	681b      	ldr	r3, [r3, #0]
 80030c6:	689a      	ldr	r2, [r3, #8]
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	681b      	ldr	r3, [r3, #0]
 80030cc:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 80030d0:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 |= hadc->Init.ExternalTrigConvEdge;
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	681b      	ldr	r3, [r3, #0]
 80030d6:	6899      	ldr	r1, [r3, #8]
 80030d8:	687b      	ldr	r3, [r7, #4]
 80030da:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	681b      	ldr	r3, [r3, #0]
 80030e0:	430a      	orrs	r2, r1
 80030e2:	609a      	str	r2, [r3, #8]
 80030e4:	e00f      	b.n	8003106 <ADC_Init+0xfe>
  }
  else
  {
    /* Reset the external trigger */
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTSEL);
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	681b      	ldr	r3, [r3, #0]
 80030ea:	689a      	ldr	r2, [r3, #8]
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	681b      	ldr	r3, [r3, #0]
 80030f0:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80030f4:	609a      	str	r2, [r3, #8]
    hadc->Instance->CR2 &= ~(ADC_CR2_EXTEN);
 80030f6:	687b      	ldr	r3, [r7, #4]
 80030f8:	681b      	ldr	r3, [r3, #0]
 80030fa:	689a      	ldr	r2, [r3, #8]
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	f022 5240 	bic.w	r2, r2, #805306368	@ 0x30000000
 8003104:	609a      	str	r2, [r3, #8]
  }

  /* Enable or disable ADC continuous conversion mode */
  hadc->Instance->CR2 &= ~(ADC_CR2_CONT);
 8003106:	687b      	ldr	r3, [r7, #4]
 8003108:	681b      	ldr	r3, [r3, #0]
 800310a:	689a      	ldr	r2, [r3, #8]
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	f022 0202 	bic.w	r2, r2, #2
 8003114:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode);
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	6899      	ldr	r1, [r3, #8]
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	7e1b      	ldrb	r3, [r3, #24]
 8003120:	005a      	lsls	r2, r3, #1
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	430a      	orrs	r2, r1
 8003128:	609a      	str	r2, [r3, #8]

  if (hadc->Init.DiscontinuousConvMode != DISABLE)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	f893 3020 	ldrb.w	r3, [r3, #32]
 8003130:	2b00      	cmp	r3, #0
 8003132:	d01b      	beq.n	800316c <ADC_Init+0x164>
  {
    assert_param(IS_ADC_REGULAR_DISC_NUMBER(hadc->Init.NbrOfDiscConversion));

    /* Enable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 |= (uint32_t)ADC_CR1_DISCEN;
 8003134:	687b      	ldr	r3, [r7, #4]
 8003136:	681b      	ldr	r3, [r3, #0]
 8003138:	685a      	ldr	r2, [r3, #4]
 800313a:	687b      	ldr	r3, [r7, #4]
 800313c:	681b      	ldr	r3, [r3, #0]
 800313e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8003142:	605a      	str	r2, [r3, #4]

    /* Set the number of channels to be converted in discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCNUM);
 8003144:	687b      	ldr	r3, [r7, #4]
 8003146:	681b      	ldr	r3, [r3, #0]
 8003148:	685a      	ldr	r2, [r3, #4]
 800314a:	687b      	ldr	r3, [r7, #4]
 800314c:	681b      	ldr	r3, [r3, #0]
 800314e:	f422 4260 	bic.w	r2, r2, #57344	@ 0xe000
 8003152:	605a      	str	r2, [r3, #4]
    hadc->Instance->CR1 |=  ADC_CR1_DISCONTINUOUS(hadc->Init.NbrOfDiscConversion);
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	681b      	ldr	r3, [r3, #0]
 8003158:	6859      	ldr	r1, [r3, #4]
 800315a:	687b      	ldr	r3, [r7, #4]
 800315c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800315e:	3b01      	subs	r3, #1
 8003160:	035a      	lsls	r2, r3, #13
 8003162:	687b      	ldr	r3, [r7, #4]
 8003164:	681b      	ldr	r3, [r3, #0]
 8003166:	430a      	orrs	r2, r1
 8003168:	605a      	str	r2, [r3, #4]
 800316a:	e007      	b.n	800317c <ADC_Init+0x174>
  }
  else
  {
    /* Disable the selected ADC regular discontinuous mode */
    hadc->Instance->CR1 &= ~(ADC_CR1_DISCEN);
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	685a      	ldr	r2, [r3, #4]
 8003172:	687b      	ldr	r3, [r7, #4]
 8003174:	681b      	ldr	r3, [r3, #0]
 8003176:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 800317a:	605a      	str	r2, [r3, #4]
  }

  /* Set ADC number of conversion */
  hadc->Instance->SQR1 &= ~(ADC_SQR1_L);
 800317c:	687b      	ldr	r3, [r7, #4]
 800317e:	681b      	ldr	r3, [r3, #0]
 8003180:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	f422 0270 	bic.w	r2, r2, #15728640	@ 0xf00000
 800318a:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc->Instance->SQR1 |=  ADC_SQR1(hadc->Init.NbrOfConversion);
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	681b      	ldr	r3, [r3, #0]
 8003190:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	69db      	ldr	r3, [r3, #28]
 8003196:	3b01      	subs	r3, #1
 8003198:	051a      	lsls	r2, r3, #20
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	681b      	ldr	r3, [r3, #0]
 800319e:	430a      	orrs	r2, r1
 80031a0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Enable or disable ADC DMA continuous request */
  hadc->Instance->CR2 &= ~(ADC_CR2_DDS);
 80031a2:	687b      	ldr	r3, [r7, #4]
 80031a4:	681b      	ldr	r3, [r3, #0]
 80031a6:	689a      	ldr	r2, [r3, #8]
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 80031b0:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_DMAContReq((uint32_t)hadc->Init.DMAContinuousRequests);
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	681b      	ldr	r3, [r3, #0]
 80031b6:	6899      	ldr	r1, [r3, #8]
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 80031be:	025a      	lsls	r2, r3, #9
 80031c0:	687b      	ldr	r3, [r7, #4]
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	430a      	orrs	r2, r1
 80031c6:	609a      	str	r2, [r3, #8]

  /* Enable or disable ADC end of conversion selection */
  hadc->Instance->CR2 &= ~(ADC_CR2_EOCS);
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	689a      	ldr	r2, [r3, #8]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031d6:	609a      	str	r2, [r3, #8]
  hadc->Instance->CR2 |= ADC_CR2_EOCSelection(hadc->Init.EOCSelection);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	6899      	ldr	r1, [r3, #8]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	695b      	ldr	r3, [r3, #20]
 80031e2:	029a      	lsls	r2, r3, #10
 80031e4:	687b      	ldr	r3, [r7, #4]
 80031e6:	681b      	ldr	r3, [r3, #0]
 80031e8:	430a      	orrs	r2, r1
 80031ea:	609a      	str	r2, [r3, #8]
}
 80031ec:	bf00      	nop
 80031ee:	3714      	adds	r7, #20
 80031f0:	46bd      	mov	sp, r7
 80031f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80031f6:	4770      	bx	lr
 80031f8:	40012300 	.word	0x40012300
 80031fc:	0f000001 	.word	0x0f000001

08003200 <ADC_DMAConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 8003200:	b580      	push	{r7, lr}
 8003202:	b084      	sub	sp, #16
 8003204:	af00      	add	r7, sp, #0
 8003206:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800320c:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA))
 800320e:	68fb      	ldr	r3, [r7, #12]
 8003210:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003212:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8003216:	2b00      	cmp	r3, #0
 8003218:	d13c      	bne.n	8003294 <ADC_DMAConvCplt+0x94>
  {
    /* Update ADC state machine */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800321e:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	641a      	str	r2, [r3, #64]	@ 0x40
    /* by external trigger, continuous mode or scan sequence on going.      */
    /* Note: On STM32F4, there is no independent flag of end of sequence.   */
    /*       The test of scan sequence on going is done either with scan    */
    /*       sequence disabled or with end of conversion flag set to        */
    /*       of end of sequence.                                            */
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003226:	68fb      	ldr	r3, [r7, #12]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f003 5340 	and.w	r3, r3, #805306368	@ 0x30000000
 8003230:	2b00      	cmp	r3, #0
 8003232:	d12b      	bne.n	800328c <ADC_DMAConvCplt+0x8c>
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	7e1b      	ldrb	r3, [r3, #24]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)                   &&
 8003238:	2b00      	cmp	r3, #0
 800323a:	d127      	bne.n	800328c <ADC_DMAConvCplt+0x8c>
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 800323c:	68fb      	ldr	r3, [r7, #12]
 800323e:	681b      	ldr	r3, [r3, #0]
 8003240:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003242:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
        (hadc->Init.ContinuousConvMode == DISABLE)            &&
 8003246:	2b00      	cmp	r3, #0
 8003248:	d006      	beq.n	8003258 <ADC_DMAConvCplt+0x58>
         HAL_IS_BIT_CLR(hadc->Instance->CR2, ADC_CR2_EOCS)))
 800324a:	68fb      	ldr	r3, [r7, #12]
 800324c:	681b      	ldr	r3, [r3, #0]
 800324e:	689b      	ldr	r3, [r3, #8]
 8003250:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
        (HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L) ||
 8003254:	2b00      	cmp	r3, #0
 8003256:	d119      	bne.n	800328c <ADC_DMAConvCplt+0x8c>
    {
      /* Disable ADC end of single conversion interrupt on group regular */
      /* Note: Overrun interrupt was enabled with EOC interrupt in          */
      /* HAL_ADC_Start_IT(), but is not disabled here because can be used   */
      /* by overrun IRQ process below.                                      */
      __HAL_ADC_DISABLE_IT(hadc, ADC_IT_EOC);
 8003258:	68fb      	ldr	r3, [r7, #12]
 800325a:	681b      	ldr	r3, [r3, #0]
 800325c:	685a      	ldr	r2, [r3, #4]
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f022 0220 	bic.w	r2, r2, #32
 8003266:	605a      	str	r2, [r3, #4]

      /* Set ADC state */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8003268:	68fb      	ldr	r3, [r7, #12]
 800326a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800326c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8003270:	68fb      	ldr	r3, [r7, #12]
 8003272:	641a      	str	r2, [r3, #64]	@ 0x40

      if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003278:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800327c:	2b00      	cmp	r3, #0
 800327e:	d105      	bne.n	800328c <ADC_DMAConvCplt+0x8c>
      {
        SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8003280:	68fb      	ldr	r3, [r7, #12]
 8003282:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003284:	f043 0201 	orr.w	r2, r3, #1
 8003288:	68fb      	ldr	r3, [r7, #12]
 800328a:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 800328c:	68f8      	ldr	r0, [r7, #12]
 800328e:	f7fd ff65 	bl	800115c <HAL_ADC_ConvCpltCallback>
    {
      /* Call DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 8003292:	e00e      	b.n	80032b2 <ADC_DMAConvCplt+0xb2>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003298:	f003 0310 	and.w	r3, r3, #16
 800329c:	2b00      	cmp	r3, #0
 800329e:	d003      	beq.n	80032a8 <ADC_DMAConvCplt+0xa8>
      HAL_ADC_ErrorCallback(hadc);
 80032a0:	68f8      	ldr	r0, [r7, #12]
 80032a2:	f7ff fd85 	bl	8002db0 <HAL_ADC_ErrorCallback>
}
 80032a6:	e004      	b.n	80032b2 <ADC_DMAConvCplt+0xb2>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80032a8:	68fb      	ldr	r3, [r7, #12]
 80032aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80032ae:	6878      	ldr	r0, [r7, #4]
 80032b0:	4798      	blx	r3
}
 80032b2:	bf00      	nop
 80032b4:	3710      	adds	r7, #16
 80032b6:	46bd      	mov	sp, r7
 80032b8:	bd80      	pop	{r7, pc}

080032ba <ADC_DMAHalfConvCplt>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80032ba:	b580      	push	{r7, lr}
 80032bc:	b084      	sub	sp, #16
 80032be:	af00      	add	r7, sp, #0
 80032c0:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032c6:	60fb      	str	r3, [r7, #12]
  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80032c8:	68f8      	ldr	r0, [r7, #12]
 80032ca:	f7ff fd5d 	bl	8002d88 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032ce:	bf00      	nop
 80032d0:	3710      	adds	r7, #16
 80032d2:	46bd      	mov	sp, r7
 80032d4:	bd80      	pop	{r7, pc}

080032d6 <ADC_DMAError>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *                the configuration information for the specified DMA module.
  * @retval None
  */
static void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80032d6:	b580      	push	{r7, lr}
 80032d8:	b084      	sub	sp, #16
 80032da:	af00      	add	r7, sp, #0
 80032dc:	6078      	str	r0, [r7, #4]
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80032de:	687b      	ldr	r3, [r7, #4]
 80032e0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80032e2:	60fb      	str	r3, [r7, #12]
  hadc->State = HAL_ADC_STATE_ERROR_DMA;
 80032e4:	68fb      	ldr	r3, [r7, #12]
 80032e6:	2240      	movs	r2, #64	@ 0x40
 80032e8:	641a      	str	r2, [r3, #64]	@ 0x40
  /* Set ADC error code to DMA error */
  hadc->ErrorCode |= HAL_ADC_ERROR_DMA;
 80032ea:	68fb      	ldr	r3, [r7, #12]
 80032ec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80032ee:	f043 0204 	orr.w	r2, r3, #4
 80032f2:	68fb      	ldr	r3, [r7, #12]
 80032f4:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 80032f6:	68f8      	ldr	r0, [r7, #12]
 80032f8:	f7ff fd5a 	bl	8002db0 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80032fc:	bf00      	nop
 80032fe:	3710      	adds	r7, #16
 8003300:	46bd      	mov	sp, r7
 8003302:	bd80      	pop	{r7, pc}

08003304 <HAL_ADCEx_InjectedConvCpltCallback>:
  * @param  hadc pointer to a ADC_HandleTypeDef structure that contains
  *         the configuration information for the specified ADC.
  * @retval None
  */
__weak void HAL_ADCEx_InjectedConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8003304:	b480      	push	{r7}
 8003306:	b083      	sub	sp, #12
 8003308:	af00      	add	r7, sp, #0
 800330a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(hadc);
  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_ADC_InjectedConvCpltCallback could be implemented in the user file
   */
}
 800330c:	bf00      	nop
 800330e:	370c      	adds	r7, #12
 8003310:	46bd      	mov	sp, r7
 8003312:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003316:	4770      	bx	lr

08003318 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003318:	b480      	push	{r7}
 800331a:	b085      	sub	sp, #20
 800331c:	af00      	add	r7, sp, #0
 800331e:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	f003 0307 	and.w	r3, r3, #7
 8003326:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003328:	4b0c      	ldr	r3, [pc, #48]	@ (800335c <__NVIC_SetPriorityGrouping+0x44>)
 800332a:	68db      	ldr	r3, [r3, #12]
 800332c:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800332e:	68ba      	ldr	r2, [r7, #8]
 8003330:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003334:	4013      	ands	r3, r2
 8003336:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003338:	68fb      	ldr	r3, [r7, #12]
 800333a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 800333c:	68bb      	ldr	r3, [r7, #8]
 800333e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8003340:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003344:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003348:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800334a:	4a04      	ldr	r2, [pc, #16]	@ (800335c <__NVIC_SetPriorityGrouping+0x44>)
 800334c:	68bb      	ldr	r3, [r7, #8]
 800334e:	60d3      	str	r3, [r2, #12]
}
 8003350:	bf00      	nop
 8003352:	3714      	adds	r7, #20
 8003354:	46bd      	mov	sp, r7
 8003356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800335a:	4770      	bx	lr
 800335c:	e000ed00 	.word	0xe000ed00

08003360 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8003360:	b480      	push	{r7}
 8003362:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8003364:	4b04      	ldr	r3, [pc, #16]	@ (8003378 <__NVIC_GetPriorityGrouping+0x18>)
 8003366:	68db      	ldr	r3, [r3, #12]
 8003368:	0a1b      	lsrs	r3, r3, #8
 800336a:	f003 0307 	and.w	r3, r3, #7
}
 800336e:	4618      	mov	r0, r3
 8003370:	46bd      	mov	sp, r7
 8003372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003376:	4770      	bx	lr
 8003378:	e000ed00 	.word	0xe000ed00

0800337c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800337c:	b480      	push	{r7}
 800337e:	b083      	sub	sp, #12
 8003380:	af00      	add	r7, sp, #0
 8003382:	4603      	mov	r3, r0
 8003384:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003386:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800338a:	2b00      	cmp	r3, #0
 800338c:	db0b      	blt.n	80033a6 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800338e:	79fb      	ldrb	r3, [r7, #7]
 8003390:	f003 021f 	and.w	r2, r3, #31
 8003394:	4907      	ldr	r1, [pc, #28]	@ (80033b4 <__NVIC_EnableIRQ+0x38>)
 8003396:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800339a:	095b      	lsrs	r3, r3, #5
 800339c:	2001      	movs	r0, #1
 800339e:	fa00 f202 	lsl.w	r2, r0, r2
 80033a2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80033a6:	bf00      	nop
 80033a8:	370c      	adds	r7, #12
 80033aa:	46bd      	mov	sp, r7
 80033ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033b0:	4770      	bx	lr
 80033b2:	bf00      	nop
 80033b4:	e000e100 	.word	0xe000e100

080033b8 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80033b8:	b480      	push	{r7}
 80033ba:	b083      	sub	sp, #12
 80033bc:	af00      	add	r7, sp, #0
 80033be:	4603      	mov	r3, r0
 80033c0:	6039      	str	r1, [r7, #0]
 80033c2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80033c4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	db0a      	blt.n	80033e2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033cc:	683b      	ldr	r3, [r7, #0]
 80033ce:	b2da      	uxtb	r2, r3
 80033d0:	490c      	ldr	r1, [pc, #48]	@ (8003404 <__NVIC_SetPriority+0x4c>)
 80033d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80033d6:	0112      	lsls	r2, r2, #4
 80033d8:	b2d2      	uxtb	r2, r2
 80033da:	440b      	add	r3, r1
 80033dc:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80033e0:	e00a      	b.n	80033f8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80033e2:	683b      	ldr	r3, [r7, #0]
 80033e4:	b2da      	uxtb	r2, r3
 80033e6:	4908      	ldr	r1, [pc, #32]	@ (8003408 <__NVIC_SetPriority+0x50>)
 80033e8:	79fb      	ldrb	r3, [r7, #7]
 80033ea:	f003 030f 	and.w	r3, r3, #15
 80033ee:	3b04      	subs	r3, #4
 80033f0:	0112      	lsls	r2, r2, #4
 80033f2:	b2d2      	uxtb	r2, r2
 80033f4:	440b      	add	r3, r1
 80033f6:	761a      	strb	r2, [r3, #24]
}
 80033f8:	bf00      	nop
 80033fa:	370c      	adds	r7, #12
 80033fc:	46bd      	mov	sp, r7
 80033fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003402:	4770      	bx	lr
 8003404:	e000e100 	.word	0xe000e100
 8003408:	e000ed00 	.word	0xe000ed00

0800340c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800340c:	b480      	push	{r7}
 800340e:	b089      	sub	sp, #36	@ 0x24
 8003410:	af00      	add	r7, sp, #0
 8003412:	60f8      	str	r0, [r7, #12]
 8003414:	60b9      	str	r1, [r7, #8]
 8003416:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003418:	68fb      	ldr	r3, [r7, #12]
 800341a:	f003 0307 	and.w	r3, r3, #7
 800341e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8003420:	69fb      	ldr	r3, [r7, #28]
 8003422:	f1c3 0307 	rsb	r3, r3, #7
 8003426:	2b04      	cmp	r3, #4
 8003428:	bf28      	it	cs
 800342a:	2304      	movcs	r3, #4
 800342c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800342e:	69fb      	ldr	r3, [r7, #28]
 8003430:	3304      	adds	r3, #4
 8003432:	2b06      	cmp	r3, #6
 8003434:	d902      	bls.n	800343c <NVIC_EncodePriority+0x30>
 8003436:	69fb      	ldr	r3, [r7, #28]
 8003438:	3b03      	subs	r3, #3
 800343a:	e000      	b.n	800343e <NVIC_EncodePriority+0x32>
 800343c:	2300      	movs	r3, #0
 800343e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003440:	f04f 32ff 	mov.w	r2, #4294967295
 8003444:	69bb      	ldr	r3, [r7, #24]
 8003446:	fa02 f303 	lsl.w	r3, r2, r3
 800344a:	43da      	mvns	r2, r3
 800344c:	68bb      	ldr	r3, [r7, #8]
 800344e:	401a      	ands	r2, r3
 8003450:	697b      	ldr	r3, [r7, #20]
 8003452:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003454:	f04f 31ff 	mov.w	r1, #4294967295
 8003458:	697b      	ldr	r3, [r7, #20]
 800345a:	fa01 f303 	lsl.w	r3, r1, r3
 800345e:	43d9      	mvns	r1, r3
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8003464:	4313      	orrs	r3, r2
         );
}
 8003466:	4618      	mov	r0, r3
 8003468:	3724      	adds	r7, #36	@ 0x24
 800346a:	46bd      	mov	sp, r7
 800346c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003470:	4770      	bx	lr
	...

08003474 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800347c:	687b      	ldr	r3, [r7, #4]
 800347e:	3b01      	subs	r3, #1
 8003480:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8003484:	d301      	bcc.n	800348a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8003486:	2301      	movs	r3, #1
 8003488:	e00f      	b.n	80034aa <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800348a:	4a0a      	ldr	r2, [pc, #40]	@ (80034b4 <SysTick_Config+0x40>)
 800348c:	687b      	ldr	r3, [r7, #4]
 800348e:	3b01      	subs	r3, #1
 8003490:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8003492:	210f      	movs	r1, #15
 8003494:	f04f 30ff 	mov.w	r0, #4294967295
 8003498:	f7ff ff8e 	bl	80033b8 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800349c:	4b05      	ldr	r3, [pc, #20]	@ (80034b4 <SysTick_Config+0x40>)
 800349e:	2200      	movs	r2, #0
 80034a0:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80034a2:	4b04      	ldr	r3, [pc, #16]	@ (80034b4 <SysTick_Config+0x40>)
 80034a4:	2207      	movs	r2, #7
 80034a6:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 80034a8:	2300      	movs	r3, #0
}
 80034aa:	4618      	mov	r0, r3
 80034ac:	3708      	adds	r7, #8
 80034ae:	46bd      	mov	sp, r7
 80034b0:	bd80      	pop	{r7, pc}
 80034b2:	bf00      	nop
 80034b4:	e000e010 	.word	0xe000e010

080034b8 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80034b8:	b580      	push	{r7, lr}
 80034ba:	b082      	sub	sp, #8
 80034bc:	af00      	add	r7, sp, #0
 80034be:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80034c0:	6878      	ldr	r0, [r7, #4]
 80034c2:	f7ff ff29 	bl	8003318 <__NVIC_SetPriorityGrouping>
}
 80034c6:	bf00      	nop
 80034c8:	3708      	adds	r7, #8
 80034ca:	46bd      	mov	sp, r7
 80034cc:	bd80      	pop	{r7, pc}

080034ce <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 80034ce:	b580      	push	{r7, lr}
 80034d0:	b086      	sub	sp, #24
 80034d2:	af00      	add	r7, sp, #0
 80034d4:	4603      	mov	r3, r0
 80034d6:	60b9      	str	r1, [r7, #8]
 80034d8:	607a      	str	r2, [r7, #4]
 80034da:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80034dc:	2300      	movs	r3, #0
 80034de:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80034e0:	f7ff ff3e 	bl	8003360 <__NVIC_GetPriorityGrouping>
 80034e4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80034e6:	687a      	ldr	r2, [r7, #4]
 80034e8:	68b9      	ldr	r1, [r7, #8]
 80034ea:	6978      	ldr	r0, [r7, #20]
 80034ec:	f7ff ff8e 	bl	800340c <NVIC_EncodePriority>
 80034f0:	4602      	mov	r2, r0
 80034f2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80034f6:	4611      	mov	r1, r2
 80034f8:	4618      	mov	r0, r3
 80034fa:	f7ff ff5d 	bl	80033b8 <__NVIC_SetPriority>
}
 80034fe:	bf00      	nop
 8003500:	3718      	adds	r7, #24
 8003502:	46bd      	mov	sp, r7
 8003504:	bd80      	pop	{r7, pc}

08003506 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8003506:	b580      	push	{r7, lr}
 8003508:	b082      	sub	sp, #8
 800350a:	af00      	add	r7, sp, #0
 800350c:	4603      	mov	r3, r0
 800350e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003510:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003514:	4618      	mov	r0, r3
 8003516:	f7ff ff31 	bl	800337c <__NVIC_EnableIRQ>
}
 800351a:	bf00      	nop
 800351c:	3708      	adds	r7, #8
 800351e:	46bd      	mov	sp, r7
 8003520:	bd80      	pop	{r7, pc}

08003522 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8003522:	b580      	push	{r7, lr}
 8003524:	b082      	sub	sp, #8
 8003526:	af00      	add	r7, sp, #0
 8003528:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 800352a:	6878      	ldr	r0, [r7, #4]
 800352c:	f7ff ffa2 	bl	8003474 <SysTick_Config>
 8003530:	4603      	mov	r3, r0
}
 8003532:	4618      	mov	r0, r3
 8003534:	3708      	adds	r7, #8
 8003536:	46bd      	mov	sp, r7
 8003538:	bd80      	pop	{r7, pc}
	...

0800353c <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b086      	sub	sp, #24
 8003540:	af00      	add	r7, sp, #0
 8003542:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8003544:	2300      	movs	r3, #0
 8003546:	617b      	str	r3, [r7, #20]
  uint32_t tickstart = HAL_GetTick();
 8003548:	f7ff f94c 	bl	80027e4 <HAL_GetTick>
 800354c:	6138      	str	r0, [r7, #16]
  DMA_Base_Registers *regs;

  /* Check the DMA peripheral state */
  if(hdma == NULL)
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	2b00      	cmp	r3, #0
 8003552:	d101      	bne.n	8003558 <HAL_DMA_Init+0x1c>
  {
    return HAL_ERROR;
 8003554:	2301      	movs	r3, #1
 8003556:	e099      	b.n	800368c <HAL_DMA_Init+0x150>
    assert_param(IS_DMA_MEMORY_BURST(hdma->Init.MemBurst));
    assert_param(IS_DMA_PERIPHERAL_BURST(hdma->Init.PeriphBurst));
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8003558:	687b      	ldr	r3, [r7, #4]
 800355a:	2202      	movs	r2, #2
 800355c:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  /* Allocate lock resource */
  __HAL_UNLOCK(hdma);
 8003560:	687b      	ldr	r3, [r7, #4]
 8003562:	2200      	movs	r2, #0
 8003564:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  /* Disable the peripheral */
  __HAL_DMA_DISABLE(hdma);
 8003568:	687b      	ldr	r3, [r7, #4]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	681a      	ldr	r2, [r3, #0]
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	681b      	ldr	r3, [r3, #0]
 8003572:	f022 0201 	bic.w	r2, r2, #1
 8003576:	601a      	str	r2, [r3, #0]
  
  /* Check if the DMA Stream is effectively disabled */
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8003578:	e00f      	b.n	800359a <HAL_DMA_Init+0x5e>
  {
    /* Check for the Timeout */
    if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800357a:	f7ff f933 	bl	80027e4 <HAL_GetTick>
 800357e:	4602      	mov	r2, r0
 8003580:	693b      	ldr	r3, [r7, #16]
 8003582:	1ad3      	subs	r3, r2, r3
 8003584:	2b05      	cmp	r3, #5
 8003586:	d908      	bls.n	800359a <HAL_DMA_Init+0x5e>
    {
      /* Update error code */
      hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	2220      	movs	r2, #32
 800358c:	655a      	str	r2, [r3, #84]	@ 0x54
      
      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_TIMEOUT;
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	2203      	movs	r2, #3
 8003592:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
      
      return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e078      	b.n	800368c <HAL_DMA_Init+0x150>
  while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	681b      	ldr	r3, [r3, #0]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f003 0301 	and.w	r3, r3, #1
 80035a4:	2b00      	cmp	r3, #0
 80035a6:	d1e8      	bne.n	800357a <HAL_DMA_Init+0x3e>
    }
  }
  
  /* Get the CR register value */
  tmp = hdma->Instance->CR;
 80035a8:	687b      	ldr	r3, [r7, #4]
 80035aa:	681b      	ldr	r3, [r3, #0]
 80035ac:	681b      	ldr	r3, [r3, #0]
 80035ae:	617b      	str	r3, [r7, #20]

  /* Clear CHSEL, MBURST, PBURST, PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR, CT and DBM bits */
  tmp &= ((uint32_t)~(DMA_SxCR_CHSEL | DMA_SxCR_MBURST | DMA_SxCR_PBURST | \
 80035b0:	697a      	ldr	r2, [r7, #20]
 80035b2:	4b38      	ldr	r3, [pc, #224]	@ (8003694 <HAL_DMA_Init+0x158>)
 80035b4:	4013      	ands	r3, r2
 80035b6:	617b      	str	r3, [r7, #20]
                      DMA_SxCR_PL    | DMA_SxCR_MSIZE  | DMA_SxCR_PSIZE  | \
                      DMA_SxCR_MINC  | DMA_SxCR_PINC   | DMA_SxCR_CIRC   | \
                      DMA_SxCR_DIR   | DMA_SxCR_CT     | DMA_SxCR_DBM));

  /* Prepare the DMA Stream configuration */
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035b8:	687b      	ldr	r3, [r7, #4]
 80035ba:	685a      	ldr	r2, [r3, #4]
 80035bc:	687b      	ldr	r3, [r7, #4]
 80035be:	689b      	ldr	r3, [r3, #8]
 80035c0:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035c2:	687b      	ldr	r3, [r7, #4]
 80035c4:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035c6:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035c8:	687b      	ldr	r3, [r7, #4]
 80035ca:	691b      	ldr	r3, [r3, #16]
 80035cc:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035ce:	687b      	ldr	r3, [r7, #4]
 80035d0:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80035d2:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035d4:	687b      	ldr	r3, [r7, #4]
 80035d6:	699b      	ldr	r3, [r3, #24]
 80035d8:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035da:	687b      	ldr	r3, [r7, #4]
 80035dc:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80035de:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80035e0:	687b      	ldr	r3, [r7, #4]
 80035e2:	6a1b      	ldr	r3, [r3, #32]
 80035e4:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Channel             | hdma->Init.Direction        |
 80035e6:	697a      	ldr	r2, [r7, #20]
 80035e8:	4313      	orrs	r3, r2
 80035ea:	617b      	str	r3, [r7, #20]

  /* the Memory burst and peripheral burst are not used when the FIFO is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 80035ec:	687b      	ldr	r3, [r7, #4]
 80035ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80035f0:	2b04      	cmp	r3, #4
 80035f2:	d107      	bne.n	8003604 <HAL_DMA_Init+0xc8>
  {
    /* Get memory burst and peripheral burst */
    tmp |=  hdma->Init.MemBurst | hdma->Init.PeriphBurst;
 80035f4:	687b      	ldr	r3, [r7, #4]
 80035f6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80035fc:	4313      	orrs	r3, r2
 80035fe:	697a      	ldr	r2, [r7, #20]
 8003600:	4313      	orrs	r3, r2
 8003602:	617b      	str	r3, [r7, #20]
  }
  
  /* Write to DMA Stream CR register */
  hdma->Instance->CR = tmp;  
 8003604:	687b      	ldr	r3, [r7, #4]
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	697a      	ldr	r2, [r7, #20]
 800360a:	601a      	str	r2, [r3, #0]

  /* Get the FCR register value */
  tmp = hdma->Instance->FCR;
 800360c:	687b      	ldr	r3, [r7, #4]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	695b      	ldr	r3, [r3, #20]
 8003612:	617b      	str	r3, [r7, #20]

  /* Clear Direct mode and FIFO threshold bits */
  tmp &= (uint32_t)~(DMA_SxFCR_DMDIS | DMA_SxFCR_FTH);
 8003614:	697b      	ldr	r3, [r7, #20]
 8003616:	f023 0307 	bic.w	r3, r3, #7
 800361a:	617b      	str	r3, [r7, #20]

  /* Prepare the DMA Stream FIFO configuration */
  tmp |= hdma->Init.FIFOMode;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003620:	697a      	ldr	r2, [r7, #20]
 8003622:	4313      	orrs	r3, r2
 8003624:	617b      	str	r3, [r7, #20]

  /* The FIFO threshold is not used when the FIFO mode is disabled */
  if(hdma->Init.FIFOMode == DMA_FIFOMODE_ENABLE)
 8003626:	687b      	ldr	r3, [r7, #4]
 8003628:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800362a:	2b04      	cmp	r3, #4
 800362c:	d117      	bne.n	800365e <HAL_DMA_Init+0x122>
  {
    /* Get the FIFO threshold */
    tmp |= hdma->Init.FIFOThreshold;
 800362e:	687b      	ldr	r3, [r7, #4]
 8003630:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003632:	697a      	ldr	r2, [r7, #20]
 8003634:	4313      	orrs	r3, r2
 8003636:	617b      	str	r3, [r7, #20]
    
    /* Check compatibility between FIFO threshold level and size of the memory burst */
    /* for INCR4, INCR8, INCR16 bursts */
    if (hdma->Init.MemBurst != DMA_MBURST_SINGLE)
 8003638:	687b      	ldr	r3, [r7, #4]
 800363a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800363c:	2b00      	cmp	r3, #0
 800363e:	d00e      	beq.n	800365e <HAL_DMA_Init+0x122>
    {
      if (DMA_CheckFifoParam(hdma) != HAL_OK)
 8003640:	6878      	ldr	r0, [r7, #4]
 8003642:	f000 fadf 	bl	8003c04 <DMA_CheckFifoParam>
 8003646:	4603      	mov	r3, r0
 8003648:	2b00      	cmp	r3, #0
 800364a:	d008      	beq.n	800365e <HAL_DMA_Init+0x122>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_PARAM;
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2240      	movs	r2, #64	@ 0x40
 8003650:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003652:	687b      	ldr	r3, [r7, #4]
 8003654:	2201      	movs	r2, #1
 8003656:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        return HAL_ERROR; 
 800365a:	2301      	movs	r3, #1
 800365c:	e016      	b.n	800368c <HAL_DMA_Init+0x150>
      }
    }
  }
  
  /* Write to DMA Stream FCR */
  hdma->Instance->FCR = tmp;
 800365e:	687b      	ldr	r3, [r7, #4]
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	697a      	ldr	r2, [r7, #20]
 8003664:	615a      	str	r2, [r3, #20]

  /* Initialize StreamBaseAddress and StreamIndex parameters to be used to calculate
     DMA steam Base Address needed by HAL_DMA_IRQHandler() and HAL_DMA_PollForTransfer() */
  regs = (DMA_Base_Registers *)DMA_CalcBaseAndBitshift(hdma);
 8003666:	6878      	ldr	r0, [r7, #4]
 8003668:	f000 fa96 	bl	8003b98 <DMA_CalcBaseAndBitshift>
 800366c:	4603      	mov	r3, r0
 800366e:	60fb      	str	r3, [r7, #12]
  
  /* Clear all interrupt flags */
  regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003670:	687b      	ldr	r3, [r7, #4]
 8003672:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003674:	223f      	movs	r2, #63	@ 0x3f
 8003676:	409a      	lsls	r2, r3
 8003678:	68fb      	ldr	r3, [r7, #12]
 800367a:	609a      	str	r2, [r3, #8]

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2200      	movs	r2, #0
 8003680:	655a      	str	r2, [r3, #84]	@ 0x54
                                                                                     
  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	2201      	movs	r2, #1
 8003686:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

  return HAL_OK;
 800368a:	2300      	movs	r3, #0
}
 800368c:	4618      	mov	r0, r3
 800368e:	3718      	adds	r7, #24
 8003690:	46bd      	mov	sp, r7
 8003692:	bd80      	pop	{r7, pc}
 8003694:	f010803f 	.word	0xf010803f

08003698 <HAL_DMA_Start_IT>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af00      	add	r7, sp, #0
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80036a6:	2300      	movs	r3, #0
 80036a8:	75fb      	strb	r3, [r7, #23]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80036aa:	68fb      	ldr	r3, [r7, #12]
 80036ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80036ae:	613b      	str	r3, [r7, #16]
  
  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));
 
  /* Process locked */
  __HAL_LOCK(hdma);
 80036b0:	68fb      	ldr	r3, [r7, #12]
 80036b2:	f893 3034 	ldrb.w	r3, [r3, #52]	@ 0x34
 80036b6:	2b01      	cmp	r3, #1
 80036b8:	d101      	bne.n	80036be <HAL_DMA_Start_IT+0x26>
 80036ba:	2302      	movs	r3, #2
 80036bc:	e040      	b.n	8003740 <HAL_DMA_Start_IT+0xa8>
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2201      	movs	r2, #1
 80036c2:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  
  if(HAL_DMA_STATE_READY == hdma->State)
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80036cc:	b2db      	uxtb	r3, r3
 80036ce:	2b01      	cmp	r3, #1
 80036d0:	d12f      	bne.n	8003732 <HAL_DMA_Start_IT+0x9a>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	2202      	movs	r2, #2
 80036d6:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Initialize the error code */
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80036da:	68fb      	ldr	r3, [r7, #12]
 80036dc:	2200      	movs	r2, #0
 80036de:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Configure the source, destination address and the data length */
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 80036e0:	683b      	ldr	r3, [r7, #0]
 80036e2:	687a      	ldr	r2, [r7, #4]
 80036e4:	68b9      	ldr	r1, [r7, #8]
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 fa28 	bl	8003b3c <DMA_SetConfig>
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80036f0:	223f      	movs	r2, #63	@ 0x3f
 80036f2:	409a      	lsls	r2, r3
 80036f4:	693b      	ldr	r3, [r7, #16]
 80036f6:	609a      	str	r2, [r3, #8]
    
    /* Enable Common interrupts*/
    hdma->Instance->CR  |= DMA_IT_TC | DMA_IT_TE | DMA_IT_DME;
 80036f8:	68fb      	ldr	r3, [r7, #12]
 80036fa:	681b      	ldr	r3, [r3, #0]
 80036fc:	681a      	ldr	r2, [r3, #0]
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	f042 0216 	orr.w	r2, r2, #22
 8003706:	601a      	str	r2, [r3, #0]
    
    if(hdma->XferHalfCpltCallback != NULL)
 8003708:	68fb      	ldr	r3, [r7, #12]
 800370a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800370c:	2b00      	cmp	r3, #0
 800370e:	d007      	beq.n	8003720 <HAL_DMA_Start_IT+0x88>
    {
      hdma->Instance->CR  |= DMA_IT_HT;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	681b      	ldr	r3, [r3, #0]
 8003714:	681a      	ldr	r2, [r3, #0]
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	681b      	ldr	r3, [r3, #0]
 800371a:	f042 0208 	orr.w	r2, r2, #8
 800371e:	601a      	str	r2, [r3, #0]
    }
    
    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	681b      	ldr	r3, [r3, #0]
 8003724:	681a      	ldr	r2, [r3, #0]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	f042 0201 	orr.w	r2, r2, #1
 800372e:	601a      	str	r2, [r3, #0]
 8003730:	e005      	b.n	800373e <HAL_DMA_Start_IT+0xa6>
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hdma);	  
 8003732:	68fb      	ldr	r3, [r7, #12]
 8003734:	2200      	movs	r2, #0
 8003736:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    /* Return error status */
    status = HAL_BUSY;
 800373a:	2302      	movs	r3, #2
 800373c:	75fb      	strb	r3, [r7, #23]
  }
  
  return status;
 800373e:	7dfb      	ldrb	r3, [r7, #23]
}
 8003740:	4618      	mov	r0, r3
 8003742:	3718      	adds	r7, #24
 8003744:	46bd      	mov	sp, r7
 8003746:	bd80      	pop	{r7, pc}

08003748 <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003748:	b580      	push	{r7, lr}
 800374a:	b084      	sub	sp, #16
 800374c:	af00      	add	r7, sp, #0
 800374e:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003754:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8003756:	f7ff f845 	bl	80027e4 <HAL_GetTick>
 800375a:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800375c:	687b      	ldr	r3, [r7, #4]
 800375e:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 8003762:	b2db      	uxtb	r3, r3
 8003764:	2b02      	cmp	r3, #2
 8003766:	d008      	beq.n	800377a <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	2280      	movs	r2, #128	@ 0x80
 800376c:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	2200      	movs	r2, #0
 8003772:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 8003776:	2301      	movs	r3, #1
 8003778:	e052      	b.n	8003820 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	681b      	ldr	r3, [r3, #0]
 800377e:	681a      	ldr	r2, [r3, #0]
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	681b      	ldr	r3, [r3, #0]
 8003784:	f022 0216 	bic.w	r2, r2, #22
 8003788:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800378a:	687b      	ldr	r3, [r7, #4]
 800378c:	681b      	ldr	r3, [r3, #0]
 800378e:	695a      	ldr	r2, [r3, #20]
 8003790:	687b      	ldr	r3, [r7, #4]
 8003792:	681b      	ldr	r3, [r3, #0]
 8003794:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8003798:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800379a:	687b      	ldr	r3, [r7, #4]
 800379c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800379e:	2b00      	cmp	r3, #0
 80037a0:	d103      	bne.n	80037aa <HAL_DMA_Abort+0x62>
 80037a2:	687b      	ldr	r3, [r7, #4]
 80037a4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80037a6:	2b00      	cmp	r3, #0
 80037a8:	d007      	beq.n	80037ba <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	681a      	ldr	r2, [r3, #0]
 80037b0:	687b      	ldr	r3, [r7, #4]
 80037b2:	681b      	ldr	r3, [r3, #0]
 80037b4:	f022 0208 	bic.w	r2, r2, #8
 80037b8:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	681b      	ldr	r3, [r3, #0]
 80037be:	681a      	ldr	r2, [r3, #0]
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	f022 0201 	bic.w	r2, r2, #1
 80037c8:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037ca:	e013      	b.n	80037f4 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 80037cc:	f7ff f80a 	bl	80027e4 <HAL_GetTick>
 80037d0:	4602      	mov	r2, r0
 80037d2:	68bb      	ldr	r3, [r7, #8]
 80037d4:	1ad3      	subs	r3, r2, r3
 80037d6:	2b05      	cmp	r3, #5
 80037d8:	d90c      	bls.n	80037f4 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 80037da:	687b      	ldr	r3, [r7, #4]
 80037dc:	2220      	movs	r2, #32
 80037de:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 80037e0:	687b      	ldr	r3, [r7, #4]
 80037e2:	2203      	movs	r2, #3
 80037e4:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 80037e8:	687b      	ldr	r3, [r7, #4]
 80037ea:	2200      	movs	r2, #0
 80037ec:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 80037f0:	2303      	movs	r3, #3
 80037f2:	e015      	b.n	8003820 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80037f4:	687b      	ldr	r3, [r7, #4]
 80037f6:	681b      	ldr	r3, [r3, #0]
 80037f8:	681b      	ldr	r3, [r3, #0]
 80037fa:	f003 0301 	and.w	r3, r3, #1
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d1e4      	bne.n	80037cc <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003806:	223f      	movs	r2, #63	@ 0x3f
 8003808:	409a      	lsls	r2, r3
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 800380e:	687b      	ldr	r3, [r7, #4]
 8003810:	2201      	movs	r2, #1
 8003812:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	2200      	movs	r2, #0
 800381a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 800381e:	2300      	movs	r3, #0
}
 8003820:	4618      	mov	r0, r3
 8003822:	3710      	adds	r7, #16
 8003824:	46bd      	mov	sp, r7
 8003826:	bd80      	pop	{r7, pc}

08003828 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Stream.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003828:	b580      	push	{r7, lr}
 800382a:	b086      	sub	sp, #24
 800382c:	af00      	add	r7, sp, #0
 800382e:	6078      	str	r0, [r7, #4]
  uint32_t tmpisr;
  __IO uint32_t count = 0U;
 8003830:	2300      	movs	r3, #0
 8003832:	60bb      	str	r3, [r7, #8]
  uint32_t timeout = SystemCoreClock / 9600U;
 8003834:	4b8e      	ldr	r3, [pc, #568]	@ (8003a70 <HAL_DMA_IRQHandler+0x248>)
 8003836:	681b      	ldr	r3, [r3, #0]
 8003838:	4a8e      	ldr	r2, [pc, #568]	@ (8003a74 <HAL_DMA_IRQHandler+0x24c>)
 800383a:	fba2 2303 	umull	r2, r3, r2, r3
 800383e:	0a9b      	lsrs	r3, r3, #10
 8003840:	617b      	str	r3, [r7, #20]

  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8003842:	687b      	ldr	r3, [r7, #4]
 8003844:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003846:	613b      	str	r3, [r7, #16]

  tmpisr = regs->ISR;
 8003848:	693b      	ldr	r3, [r7, #16]
 800384a:	681b      	ldr	r3, [r3, #0]
 800384c:	60fb      	str	r3, [r7, #12]

  /* Transfer Error Interrupt management ***************************************/
  if ((tmpisr & (DMA_FLAG_TEIF0_4 << hdma->StreamIndex)) != RESET)
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003852:	2208      	movs	r2, #8
 8003854:	409a      	lsls	r2, r3
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	4013      	ands	r3, r2
 800385a:	2b00      	cmp	r3, #0
 800385c:	d01a      	beq.n	8003894 <HAL_DMA_IRQHandler+0x6c>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TE) != RESET)
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	681b      	ldr	r3, [r3, #0]
 8003864:	f003 0304 	and.w	r3, r3, #4
 8003868:	2b00      	cmp	r3, #0
 800386a:	d013      	beq.n	8003894 <HAL_DMA_IRQHandler+0x6c>
    {
      /* Disable the transfer error interrupt */
      hdma->Instance->CR  &= ~(DMA_IT_TE);
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	681a      	ldr	r2, [r3, #0]
 8003872:	687b      	ldr	r3, [r7, #4]
 8003874:	681b      	ldr	r3, [r3, #0]
 8003876:	f022 0204 	bic.w	r2, r2, #4
 800387a:	601a      	str	r2, [r3, #0]
      
      /* Clear the transfer error flag */
      regs->IFCR = DMA_FLAG_TEIF0_4 << hdma->StreamIndex;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003880:	2208      	movs	r2, #8
 8003882:	409a      	lsls	r2, r3
 8003884:	693b      	ldr	r3, [r7, #16]
 8003886:	609a      	str	r2, [r3, #8]
      
      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_TE;
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388c:	f043 0201 	orr.w	r2, r3, #1
 8003890:	687b      	ldr	r3, [r7, #4]
 8003892:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* FIFO Error Interrupt management ******************************************/
  if ((tmpisr & (DMA_FLAG_FEIF0_4 << hdma->StreamIndex)) != RESET)
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003898:	2201      	movs	r2, #1
 800389a:	409a      	lsls	r2, r3
 800389c:	68fb      	ldr	r3, [r7, #12]
 800389e:	4013      	ands	r3, r2
 80038a0:	2b00      	cmp	r3, #0
 80038a2:	d012      	beq.n	80038ca <HAL_DMA_IRQHandler+0xa2>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_FE) != RESET)
 80038a4:	687b      	ldr	r3, [r7, #4]
 80038a6:	681b      	ldr	r3, [r3, #0]
 80038a8:	695b      	ldr	r3, [r3, #20]
 80038aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d00b      	beq.n	80038ca <HAL_DMA_IRQHandler+0xa2>
    {
      /* Clear the FIFO error flag */
      regs->IFCR = DMA_FLAG_FEIF0_4 << hdma->StreamIndex;
 80038b2:	687b      	ldr	r3, [r7, #4]
 80038b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038b6:	2201      	movs	r2, #1
 80038b8:	409a      	lsls	r2, r3
 80038ba:	693b      	ldr	r3, [r7, #16]
 80038bc:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_FE;
 80038be:	687b      	ldr	r3, [r7, #4]
 80038c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038c2:	f043 0202 	orr.w	r2, r3, #2
 80038c6:	687b      	ldr	r3, [r7, #4]
 80038c8:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Direct Mode Error Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_DMEIF0_4 << hdma->StreamIndex)) != RESET)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ce:	2204      	movs	r2, #4
 80038d0:	409a      	lsls	r2, r3
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	4013      	ands	r3, r2
 80038d6:	2b00      	cmp	r3, #0
 80038d8:	d012      	beq.n	8003900 <HAL_DMA_IRQHandler+0xd8>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_DME) != RESET)
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	681b      	ldr	r3, [r3, #0]
 80038e0:	f003 0302 	and.w	r3, r3, #2
 80038e4:	2b00      	cmp	r3, #0
 80038e6:	d00b      	beq.n	8003900 <HAL_DMA_IRQHandler+0xd8>
    {
      /* Clear the direct mode error flag */
      regs->IFCR = DMA_FLAG_DMEIF0_4 << hdma->StreamIndex;
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80038ec:	2204      	movs	r2, #4
 80038ee:	409a      	lsls	r2, r3
 80038f0:	693b      	ldr	r3, [r7, #16]
 80038f2:	609a      	str	r2, [r3, #8]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_DME;
 80038f4:	687b      	ldr	r3, [r7, #4]
 80038f6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80038f8:	f043 0204 	orr.w	r2, r3, #4
 80038fc:	687b      	ldr	r3, [r7, #4]
 80038fe:	655a      	str	r2, [r3, #84]	@ 0x54
    }
  }
  /* Half Transfer Complete Interrupt management ******************************/
  if ((tmpisr & (DMA_FLAG_HTIF0_4 << hdma->StreamIndex)) != RESET)
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003904:	2210      	movs	r2, #16
 8003906:	409a      	lsls	r2, r3
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	4013      	ands	r3, r2
 800390c:	2b00      	cmp	r3, #0
 800390e:	d043      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_HT) != RESET)
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	681b      	ldr	r3, [r3, #0]
 8003916:	f003 0308 	and.w	r3, r3, #8
 800391a:	2b00      	cmp	r3, #0
 800391c:	d03c      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
    {
      /* Clear the half transfer complete flag */
      regs->IFCR = DMA_FLAG_HTIF0_4 << hdma->StreamIndex;
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003922:	2210      	movs	r2, #16
 8003924:	409a      	lsls	r2, r3
 8003926:	693b      	ldr	r3, [r7, #16]
 8003928:	609a      	str	r2, [r3, #8]
      
      /* Multi_Buffering mode enabled */
      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003934:	2b00      	cmp	r3, #0
 8003936:	d018      	beq.n	800396a <HAL_DMA_IRQHandler+0x142>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003942:	2b00      	cmp	r3, #0
 8003944:	d108      	bne.n	8003958 <HAL_DMA_IRQHandler+0x130>
        {
          if(hdma->XferHalfCpltCallback != NULL)
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800394a:	2b00      	cmp	r3, #0
 800394c:	d024      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferHalfCpltCallback(hdma);
 800394e:	687b      	ldr	r3, [r7, #4]
 8003950:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003952:	6878      	ldr	r0, [r7, #4]
 8003954:	4798      	blx	r3
 8003956:	e01f      	b.n	8003998 <HAL_DMA_IRQHandler+0x170>
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferM1HalfCpltCallback != NULL)
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800395c:	2b00      	cmp	r3, #0
 800395e:	d01b      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
          {
            /* Half transfer callback */
            hdma->XferM1HalfCpltCallback(hdma);
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003964:	6878      	ldr	r0, [r7, #4]
 8003966:	4798      	blx	r3
 8003968:	e016      	b.n	8003998 <HAL_DMA_IRQHandler+0x170>
        }
      }
      else
      {
        /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	681b      	ldr	r3, [r3, #0]
 800396e:	681b      	ldr	r3, [r3, #0]
 8003970:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003974:	2b00      	cmp	r3, #0
 8003976:	d107      	bne.n	8003988 <HAL_DMA_IRQHandler+0x160>
        {
          /* Disable the half transfer interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003978:	687b      	ldr	r3, [r7, #4]
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	681a      	ldr	r2, [r3, #0]
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f022 0208 	bic.w	r2, r2, #8
 8003986:	601a      	str	r2, [r3, #0]
        }
        
        if(hdma->XferHalfCpltCallback != NULL)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800398c:	2b00      	cmp	r3, #0
 800398e:	d003      	beq.n	8003998 <HAL_DMA_IRQHandler+0x170>
        {
          /* Half transfer callback */
          hdma->XferHalfCpltCallback(hdma);
 8003990:	687b      	ldr	r3, [r7, #4]
 8003992:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003994:	6878      	ldr	r0, [r7, #4]
 8003996:	4798      	blx	r3
        }
      }
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  if ((tmpisr & (DMA_FLAG_TCIF0_4 << hdma->StreamIndex)) != RESET)
 8003998:	687b      	ldr	r3, [r7, #4]
 800399a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800399c:	2220      	movs	r2, #32
 800399e:	409a      	lsls	r2, r3
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	4013      	ands	r3, r2
 80039a4:	2b00      	cmp	r3, #0
 80039a6:	f000 808f 	beq.w	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
  {
    if(__HAL_DMA_GET_IT_SOURCE(hdma, DMA_IT_TC) != RESET)
 80039aa:	687b      	ldr	r3, [r7, #4]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b00      	cmp	r3, #0
 80039b6:	f000 8087 	beq.w	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
    {
      /* Clear the transfer complete flag */
      regs->IFCR = DMA_FLAG_TCIF0_4 << hdma->StreamIndex;
 80039ba:	687b      	ldr	r3, [r7, #4]
 80039bc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80039be:	2220      	movs	r2, #32
 80039c0:	409a      	lsls	r2, r3
 80039c2:	693b      	ldr	r3, [r7, #16]
 80039c4:	609a      	str	r2, [r3, #8]
      
      if(HAL_DMA_STATE_ABORT == hdma->State)
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80039cc:	b2db      	uxtb	r3, r3
 80039ce:	2b05      	cmp	r3, #5
 80039d0:	d136      	bne.n	8003a40 <HAL_DMA_IRQHandler+0x218>
      {
        /* Disable all the transfer interrupts */
        hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 80039d2:	687b      	ldr	r3, [r7, #4]
 80039d4:	681b      	ldr	r3, [r3, #0]
 80039d6:	681a      	ldr	r2, [r3, #0]
 80039d8:	687b      	ldr	r3, [r7, #4]
 80039da:	681b      	ldr	r3, [r3, #0]
 80039dc:	f022 0216 	bic.w	r2, r2, #22
 80039e0:	601a      	str	r2, [r3, #0]
        hdma->Instance->FCR &= ~(DMA_IT_FE);
 80039e2:	687b      	ldr	r3, [r7, #4]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	695a      	ldr	r2, [r3, #20]
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	681b      	ldr	r3, [r3, #0]
 80039ec:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80039f0:	615a      	str	r2, [r3, #20]
        
        if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039f6:	2b00      	cmp	r3, #0
 80039f8:	d103      	bne.n	8003a02 <HAL_DMA_IRQHandler+0x1da>
 80039fa:	687b      	ldr	r3, [r7, #4]
 80039fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d007      	beq.n	8003a12 <HAL_DMA_IRQHandler+0x1ea>
        {
          hdma->Instance->CR  &= ~(DMA_IT_HT);
 8003a02:	687b      	ldr	r3, [r7, #4]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	681a      	ldr	r2, [r3, #0]
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	f022 0208 	bic.w	r2, r2, #8
 8003a10:	601a      	str	r2, [r3, #0]
        }

        /* Clear all interrupt flags at correct offset within the register */
        regs->IFCR = 0x3FU << hdma->StreamIndex;
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003a16:	223f      	movs	r2, #63	@ 0x3f
 8003a18:	409a      	lsls	r2, r3
 8003a1a:	693b      	ldr	r3, [r7, #16]
 8003a1c:	609a      	str	r2, [r3, #8]

        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_READY;
 8003a1e:	687b      	ldr	r3, [r7, #4]
 8003a20:	2201      	movs	r2, #1
 8003a22:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 8003a26:	687b      	ldr	r3, [r7, #4]
 8003a28:	2200      	movs	r2, #0
 8003a2a:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34

        if(hdma->XferAbortCallback != NULL)
 8003a2e:	687b      	ldr	r3, [r7, #4]
 8003a30:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a32:	2b00      	cmp	r3, #0
 8003a34:	d07e      	beq.n	8003b34 <HAL_DMA_IRQHandler+0x30c>
        {
          hdma->XferAbortCallback(hdma);
 8003a36:	687b      	ldr	r3, [r7, #4]
 8003a38:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003a3a:	6878      	ldr	r0, [r7, #4]
 8003a3c:	4798      	blx	r3
        }
        return;
 8003a3e:	e079      	b.n	8003b34 <HAL_DMA_IRQHandler+0x30c>
      }

      if(((hdma->Instance->CR) & (uint32_t)(DMA_SxCR_DBM)) != RESET)
 8003a40:	687b      	ldr	r3, [r7, #4]
 8003a42:	681b      	ldr	r3, [r3, #0]
 8003a44:	681b      	ldr	r3, [r3, #0]
 8003a46:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003a4a:	2b00      	cmp	r3, #0
 8003a4c:	d01d      	beq.n	8003a8a <HAL_DMA_IRQHandler+0x262>
      {
        /* Current memory buffer used is Memory 0 */
        if((hdma->Instance->CR & DMA_SxCR_CT) == RESET)
 8003a4e:	687b      	ldr	r3, [r7, #4]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	681b      	ldr	r3, [r3, #0]
 8003a54:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003a58:	2b00      	cmp	r3, #0
 8003a5a:	d10d      	bne.n	8003a78 <HAL_DMA_IRQHandler+0x250>
        {
          if(hdma->XferM1CpltCallback != NULL)
 8003a5c:	687b      	ldr	r3, [r7, #4]
 8003a5e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a60:	2b00      	cmp	r3, #0
 8003a62:	d031      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory1 */
            hdma->XferM1CpltCallback(hdma);
 8003a64:	687b      	ldr	r3, [r7, #4]
 8003a66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003a68:	6878      	ldr	r0, [r7, #4]
 8003a6a:	4798      	blx	r3
 8003a6c:	e02c      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
 8003a6e:	bf00      	nop
 8003a70:	20000018 	.word	0x20000018
 8003a74:	1b4e81b5 	.word	0x1b4e81b5
          }
        }
        /* Current memory buffer used is Memory 1 */
        else
        {
          if(hdma->XferCpltCallback != NULL)
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a7c:	2b00      	cmp	r3, #0
 8003a7e:	d023      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
          {
            /* Transfer complete Callback for memory0 */
            hdma->XferCpltCallback(hdma);
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003a84:	6878      	ldr	r0, [r7, #4]
 8003a86:	4798      	blx	r3
 8003a88:	e01e      	b.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
        }
      }
      /* Disable the transfer complete interrupt if the DMA mode is not CIRCULAR */
      else
      {
        if((hdma->Instance->CR & DMA_SxCR_CIRC) == RESET)
 8003a8a:	687b      	ldr	r3, [r7, #4]
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	681b      	ldr	r3, [r3, #0]
 8003a90:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003a94:	2b00      	cmp	r3, #0
 8003a96:	d10f      	bne.n	8003ab8 <HAL_DMA_IRQHandler+0x290>
        {
          /* Disable the transfer complete interrupt */
          hdma->Instance->CR  &= ~(DMA_IT_TC);
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	681b      	ldr	r3, [r3, #0]
 8003a9c:	681a      	ldr	r2, [r3, #0]
 8003a9e:	687b      	ldr	r3, [r7, #4]
 8003aa0:	681b      	ldr	r3, [r3, #0]
 8003aa2:	f022 0210 	bic.w	r2, r2, #16
 8003aa6:	601a      	str	r2, [r3, #0]

          /* Change the DMA state */
          hdma->State = HAL_DMA_STATE_READY;
 8003aa8:	687b      	ldr	r3, [r7, #4]
 8003aaa:	2201      	movs	r2, #1
 8003aac:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

          /* Process Unlocked */
          __HAL_UNLOCK(hdma);
 8003ab0:	687b      	ldr	r3, [r7, #4]
 8003ab2:	2200      	movs	r2, #0
 8003ab4:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        }

        if(hdma->XferCpltCallback != NULL)
 8003ab8:	687b      	ldr	r3, [r7, #4]
 8003aba:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003abc:	2b00      	cmp	r3, #0
 8003abe:	d003      	beq.n	8003ac8 <HAL_DMA_IRQHandler+0x2a0>
        {
          /* Transfer complete callback */
          hdma->XferCpltCallback(hdma);
 8003ac0:	687b      	ldr	r3, [r7, #4]
 8003ac2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ac4:	6878      	ldr	r0, [r7, #4]
 8003ac6:	4798      	blx	r3
      }
    }
  }
  
  /* manage error case */
  if(hdma->ErrorCode != HAL_DMA_ERROR_NONE)
 8003ac8:	687b      	ldr	r3, [r7, #4]
 8003aca:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003acc:	2b00      	cmp	r3, #0
 8003ace:	d032      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
  {
    if((hdma->ErrorCode & HAL_DMA_ERROR_TE) != RESET)
 8003ad0:	687b      	ldr	r3, [r7, #4]
 8003ad2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003ad4:	f003 0301 	and.w	r3, r3, #1
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d022      	beq.n	8003b22 <HAL_DMA_IRQHandler+0x2fa>
    {
      hdma->State = HAL_DMA_STATE_ABORT;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2205      	movs	r2, #5
 8003ae0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Disable the stream */
      __HAL_DMA_DISABLE(hdma);
 8003ae4:	687b      	ldr	r3, [r7, #4]
 8003ae6:	681b      	ldr	r3, [r3, #0]
 8003ae8:	681a      	ldr	r2, [r3, #0]
 8003aea:	687b      	ldr	r3, [r7, #4]
 8003aec:	681b      	ldr	r3, [r3, #0]
 8003aee:	f022 0201 	bic.w	r2, r2, #1
 8003af2:	601a      	str	r2, [r3, #0]

      do
      {
        if (++count > timeout)
 8003af4:	68bb      	ldr	r3, [r7, #8]
 8003af6:	3301      	adds	r3, #1
 8003af8:	60bb      	str	r3, [r7, #8]
 8003afa:	697a      	ldr	r2, [r7, #20]
 8003afc:	429a      	cmp	r2, r3
 8003afe:	d307      	bcc.n	8003b10 <HAL_DMA_IRQHandler+0x2e8>
        {
          break;
        }
      }
      while((hdma->Instance->CR & DMA_SxCR_EN) != RESET);
 8003b00:	687b      	ldr	r3, [r7, #4]
 8003b02:	681b      	ldr	r3, [r3, #0]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	f003 0301 	and.w	r3, r3, #1
 8003b0a:	2b00      	cmp	r3, #0
 8003b0c:	d1f2      	bne.n	8003af4 <HAL_DMA_IRQHandler+0x2cc>
 8003b0e:	e000      	b.n	8003b12 <HAL_DMA_IRQHandler+0x2ea>
          break;
 8003b10:	bf00      	nop

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8003b12:	687b      	ldr	r3, [r7, #4]
 8003b14:	2201      	movs	r2, #1
 8003b16:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35

      /* Process Unlocked */
      __HAL_UNLOCK(hdma);
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    }

    if(hdma->XferErrorCallback != NULL)
 8003b22:	687b      	ldr	r3, [r7, #4]
 8003b24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d005      	beq.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8003b2a:	687b      	ldr	r3, [r7, #4]
 8003b2c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003b2e:	6878      	ldr	r0, [r7, #4]
 8003b30:	4798      	blx	r3
 8003b32:	e000      	b.n	8003b36 <HAL_DMA_IRQHandler+0x30e>
        return;
 8003b34:	bf00      	nop
    }
  }
}
 8003b36:	3718      	adds	r7, #24
 8003b38:	46bd      	mov	sp, r7
 8003b3a:	bd80      	pop	{r7, pc}

08003b3c <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8003b3c:	b480      	push	{r7}
 8003b3e:	b085      	sub	sp, #20
 8003b40:	af00      	add	r7, sp, #0
 8003b42:	60f8      	str	r0, [r7, #12]
 8003b44:	60b9      	str	r1, [r7, #8]
 8003b46:	607a      	str	r2, [r7, #4]
 8003b48:	603b      	str	r3, [r7, #0]
  /* Clear DBM bit */
  hdma->Instance->CR &= (uint32_t)(~DMA_SxCR_DBM);
 8003b4a:	68fb      	ldr	r3, [r7, #12]
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	681a      	ldr	r2, [r3, #0]
 8003b50:	68fb      	ldr	r3, [r7, #12]
 8003b52:	681b      	ldr	r3, [r3, #0]
 8003b54:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 8003b58:	601a      	str	r2, [r3, #0]

  /* Configure DMA Stream data length */
  hdma->Instance->NDTR = DataLength;
 8003b5a:	68fb      	ldr	r3, [r7, #12]
 8003b5c:	681b      	ldr	r3, [r3, #0]
 8003b5e:	683a      	ldr	r2, [r7, #0]
 8003b60:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	2b40      	cmp	r3, #64	@ 0x40
 8003b68:	d108      	bne.n	8003b7c <DMA_SetConfig+0x40>
  {
    /* Configure DMA Stream destination address */
    hdma->Instance->PAR = DstAddress;
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	681b      	ldr	r3, [r3, #0]
 8003b6e:	687a      	ldr	r2, [r7, #4]
 8003b70:	609a      	str	r2, [r3, #8]

    /* Configure DMA Stream source address */
    hdma->Instance->M0AR = SrcAddress;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	681b      	ldr	r3, [r3, #0]
 8003b76:	68ba      	ldr	r2, [r7, #8]
 8003b78:	60da      	str	r2, [r3, #12]
    hdma->Instance->PAR = SrcAddress;

    /* Configure DMA Stream destination address */
    hdma->Instance->M0AR = DstAddress;
  }
}
 8003b7a:	e007      	b.n	8003b8c <DMA_SetConfig+0x50>
    hdma->Instance->PAR = SrcAddress;
 8003b7c:	68fb      	ldr	r3, [r7, #12]
 8003b7e:	681b      	ldr	r3, [r3, #0]
 8003b80:	68ba      	ldr	r2, [r7, #8]
 8003b82:	609a      	str	r2, [r3, #8]
    hdma->Instance->M0AR = DstAddress;
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	687a      	ldr	r2, [r7, #4]
 8003b8a:	60da      	str	r2, [r3, #12]
}
 8003b8c:	bf00      	nop
 8003b8e:	3714      	adds	r7, #20
 8003b90:	46bd      	mov	sp, r7
 8003b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b96:	4770      	bx	lr

08003b98 <DMA_CalcBaseAndBitshift>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval Stream base address
  */
static uint32_t DMA_CalcBaseAndBitshift(DMA_HandleTypeDef *hdma)
{
 8003b98:	b480      	push	{r7}
 8003b9a:	b085      	sub	sp, #20
 8003b9c:	af00      	add	r7, sp, #0
 8003b9e:	6078      	str	r0, [r7, #4]
  uint32_t stream_number = (((uint32_t)hdma->Instance & 0xFFU) - 16U) / 24U;
 8003ba0:	687b      	ldr	r3, [r7, #4]
 8003ba2:	681b      	ldr	r3, [r3, #0]
 8003ba4:	b2db      	uxtb	r3, r3
 8003ba6:	3b10      	subs	r3, #16
 8003ba8:	4a14      	ldr	r2, [pc, #80]	@ (8003bfc <DMA_CalcBaseAndBitshift+0x64>)
 8003baa:	fba2 2303 	umull	r2, r3, r2, r3
 8003bae:	091b      	lsrs	r3, r3, #4
 8003bb0:	60fb      	str	r3, [r7, #12]
  
  /* lookup table for necessary bitshift of flags within status registers */
  static const uint8_t flagBitshiftOffset[8U] = {0U, 6U, 16U, 22U, 0U, 6U, 16U, 22U};
  hdma->StreamIndex = flagBitshiftOffset[stream_number];
 8003bb2:	4a13      	ldr	r2, [pc, #76]	@ (8003c00 <DMA_CalcBaseAndBitshift+0x68>)
 8003bb4:	68fb      	ldr	r3, [r7, #12]
 8003bb6:	4413      	add	r3, r2
 8003bb8:	781b      	ldrb	r3, [r3, #0]
 8003bba:	461a      	mov	r2, r3
 8003bbc:	687b      	ldr	r3, [r7, #4]
 8003bbe:	65da      	str	r2, [r3, #92]	@ 0x5c
  
  if (stream_number > 3U)
 8003bc0:	68fb      	ldr	r3, [r7, #12]
 8003bc2:	2b03      	cmp	r3, #3
 8003bc4:	d909      	bls.n	8003bda <DMA_CalcBaseAndBitshift+0x42>
  {
    /* return pointer to HISR and HIFCR */
    hdma->StreamBaseAddress = (((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU)) + 4U);
 8003bc6:	687b      	ldr	r3, [r7, #4]
 8003bc8:	681b      	ldr	r3, [r3, #0]
 8003bca:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003bce:	f023 0303 	bic.w	r3, r3, #3
 8003bd2:	1d1a      	adds	r2, r3, #4
 8003bd4:	687b      	ldr	r3, [r7, #4]
 8003bd6:	659a      	str	r2, [r3, #88]	@ 0x58
 8003bd8:	e007      	b.n	8003bea <DMA_CalcBaseAndBitshift+0x52>
  }
  else
  {
    /* return pointer to LISR and LIFCR */
    hdma->StreamBaseAddress = ((uint32_t)hdma->Instance & (uint32_t)(~0x3FFU));
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	681b      	ldr	r3, [r3, #0]
 8003bde:	f423 737f 	bic.w	r3, r3, #1020	@ 0x3fc
 8003be2:	f023 0303 	bic.w	r3, r3, #3
 8003be6:	687a      	ldr	r2, [r7, #4]
 8003be8:	6593      	str	r3, [r2, #88]	@ 0x58
  }
  
  return hdma->StreamBaseAddress;
 8003bea:	687b      	ldr	r3, [r7, #4]
 8003bec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
}
 8003bee:	4618      	mov	r0, r3
 8003bf0:	3714      	adds	r7, #20
 8003bf2:	46bd      	mov	sp, r7
 8003bf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bf8:	4770      	bx	lr
 8003bfa:	bf00      	nop
 8003bfc:	aaaaaaab 	.word	0xaaaaaaab
 8003c00:	0800961c 	.word	0x0800961c

08003c04 <DMA_CheckFifoParam>:
  * @param  hdma       pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream. 
  * @retval HAL status
  */
static HAL_StatusTypeDef DMA_CheckFifoParam(DMA_HandleTypeDef *hdma)
{
 8003c04:	b480      	push	{r7}
 8003c06:	b085      	sub	sp, #20
 8003c08:	af00      	add	r7, sp, #0
 8003c0a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003c0c:	2300      	movs	r3, #0
 8003c0e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmp = hdma->Init.FIFOThreshold;
 8003c10:	687b      	ldr	r3, [r7, #4]
 8003c12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003c14:	60bb      	str	r3, [r7, #8]
  
  /* Memory Data size equal to Byte */
  if(hdma->Init.MemDataAlignment == DMA_MDATAALIGN_BYTE)
 8003c16:	687b      	ldr	r3, [r7, #4]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	2b00      	cmp	r3, #0
 8003c1c:	d11f      	bne.n	8003c5e <DMA_CheckFifoParam+0x5a>
  {
    switch (tmp)
 8003c1e:	68bb      	ldr	r3, [r7, #8]
 8003c20:	2b03      	cmp	r3, #3
 8003c22:	d856      	bhi.n	8003cd2 <DMA_CheckFifoParam+0xce>
 8003c24:	a201      	add	r2, pc, #4	@ (adr r2, 8003c2c <DMA_CheckFifoParam+0x28>)
 8003c26:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c2a:	bf00      	nop
 8003c2c:	08003c3d 	.word	0x08003c3d
 8003c30:	08003c4f 	.word	0x08003c4f
 8003c34:	08003c3d 	.word	0x08003c3d
 8003c38:	08003cd3 	.word	0x08003cd3
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c3c:	687b      	ldr	r3, [r7, #4]
 8003c3e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c40:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c44:	2b00      	cmp	r3, #0
 8003c46:	d046      	beq.n	8003cd6 <DMA_CheckFifoParam+0xd2>
      {
        status = HAL_ERROR;
 8003c48:	2301      	movs	r3, #1
 8003c4a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c4c:	e043      	b.n	8003cd6 <DMA_CheckFifoParam+0xd2>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c52:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003c56:	d140      	bne.n	8003cda <DMA_CheckFifoParam+0xd6>
      {
        status = HAL_ERROR;
 8003c58:	2301      	movs	r3, #1
 8003c5a:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c5c:	e03d      	b.n	8003cda <DMA_CheckFifoParam+0xd6>
      break;
    }
  }
  
  /* Memory Data size equal to Half-Word */
  else if (hdma->Init.MemDataAlignment == DMA_MDATAALIGN_HALFWORD)
 8003c5e:	687b      	ldr	r3, [r7, #4]
 8003c60:	699b      	ldr	r3, [r3, #24]
 8003c62:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8003c66:	d121      	bne.n	8003cac <DMA_CheckFifoParam+0xa8>
  {
    switch (tmp)
 8003c68:	68bb      	ldr	r3, [r7, #8]
 8003c6a:	2b03      	cmp	r3, #3
 8003c6c:	d837      	bhi.n	8003cde <DMA_CheckFifoParam+0xda>
 8003c6e:	a201      	add	r2, pc, #4	@ (adr r2, 8003c74 <DMA_CheckFifoParam+0x70>)
 8003c70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003c74:	08003c85 	.word	0x08003c85
 8003c78:	08003c8b 	.word	0x08003c8b
 8003c7c:	08003c85 	.word	0x08003c85
 8003c80:	08003c9d 	.word	0x08003c9d
    {
    case DMA_FIFO_THRESHOLD_1QUARTERFULL:
    case DMA_FIFO_THRESHOLD_3QUARTERSFULL:
      status = HAL_ERROR;
 8003c84:	2301      	movs	r3, #1
 8003c86:	73fb      	strb	r3, [r7, #15]
      break;
 8003c88:	e030      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
    case DMA_FIFO_THRESHOLD_HALFFULL:
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003c8e:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	d025      	beq.n	8003ce2 <DMA_CheckFifoParam+0xde>
      {
        status = HAL_ERROR;
 8003c96:	2301      	movs	r3, #1
 8003c98:	73fb      	strb	r3, [r7, #15]
      }
      break;
 8003c9a:	e022      	b.n	8003ce2 <DMA_CheckFifoParam+0xde>
    case DMA_FIFO_THRESHOLD_FULL:
      if (hdma->Init.MemBurst == DMA_MBURST_INC16)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003ca0:	f1b3 7fc0 	cmp.w	r3, #25165824	@ 0x1800000
 8003ca4:	d11f      	bne.n	8003ce6 <DMA_CheckFifoParam+0xe2>
      {
        status = HAL_ERROR;
 8003ca6:	2301      	movs	r3, #1
 8003ca8:	73fb      	strb	r3, [r7, #15]
      }
      break;   
 8003caa:	e01c      	b.n	8003ce6 <DMA_CheckFifoParam+0xe2>
  }
  
  /* Memory Data size equal to Word */
  else
  {
    switch (tmp)
 8003cac:	68bb      	ldr	r3, [r7, #8]
 8003cae:	2b02      	cmp	r3, #2
 8003cb0:	d903      	bls.n	8003cba <DMA_CheckFifoParam+0xb6>
 8003cb2:	68bb      	ldr	r3, [r7, #8]
 8003cb4:	2b03      	cmp	r3, #3
 8003cb6:	d003      	beq.n	8003cc0 <DMA_CheckFifoParam+0xbc>
      {
        status = HAL_ERROR;
      }
      break;
    default:
      break;
 8003cb8:	e018      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      status = HAL_ERROR;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	73fb      	strb	r3, [r7, #15]
      break;
 8003cbe:	e015      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      if ((hdma->Init.MemBurst & DMA_SxCR_MBURST_1) == DMA_SxCR_MBURST_1)
 8003cc0:	687b      	ldr	r3, [r7, #4]
 8003cc2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003cc4:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00e      	beq.n	8003cea <DMA_CheckFifoParam+0xe6>
        status = HAL_ERROR;
 8003ccc:	2301      	movs	r3, #1
 8003cce:	73fb      	strb	r3, [r7, #15]
      break;
 8003cd0:	e00b      	b.n	8003cea <DMA_CheckFifoParam+0xe6>
      break;
 8003cd2:	bf00      	nop
 8003cd4:	e00a      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cd6:	bf00      	nop
 8003cd8:	e008      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cda:	bf00      	nop
 8003cdc:	e006      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cde:	bf00      	nop
 8003ce0:	e004      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003ce2:	bf00      	nop
 8003ce4:	e002      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;   
 8003ce6:	bf00      	nop
 8003ce8:	e000      	b.n	8003cec <DMA_CheckFifoParam+0xe8>
      break;
 8003cea:	bf00      	nop
    }
  } 
  
  return status; 
 8003cec:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cee:	4618      	mov	r0, r3
 8003cf0:	3714      	adds	r7, #20
 8003cf2:	46bd      	mov	sp, r7
 8003cf4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cf8:	4770      	bx	lr
 8003cfa:	bf00      	nop

08003cfc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003cfc:	b480      	push	{r7}
 8003cfe:	b089      	sub	sp, #36	@ 0x24
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
 8003d04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8003d06:	2300      	movs	r3, #0
 8003d08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8003d0a:	2300      	movs	r3, #0
 8003d0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8003d0e:	2300      	movs	r3, #0
 8003d10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003d12:	2300      	movs	r3, #0
 8003d14:	61fb      	str	r3, [r7, #28]
 8003d16:	e159      	b.n	8003fcc <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8003d18:	2201      	movs	r2, #1
 8003d1a:	69fb      	ldr	r3, [r7, #28]
 8003d1c:	fa02 f303 	lsl.w	r3, r2, r3
 8003d20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8003d22:	683b      	ldr	r3, [r7, #0]
 8003d24:	681b      	ldr	r3, [r3, #0]
 8003d26:	697a      	ldr	r2, [r7, #20]
 8003d28:	4013      	ands	r3, r2
 8003d2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8003d2c:	693a      	ldr	r2, [r7, #16]
 8003d2e:	697b      	ldr	r3, [r7, #20]
 8003d30:	429a      	cmp	r2, r3
 8003d32:	f040 8148 	bne.w	8003fc6 <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d36:	683b      	ldr	r3, [r7, #0]
 8003d38:	685b      	ldr	r3, [r3, #4]
 8003d3a:	f003 0303 	and.w	r3, r3, #3
 8003d3e:	2b01      	cmp	r3, #1
 8003d40:	d005      	beq.n	8003d4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d42:	683b      	ldr	r3, [r7, #0]
 8003d44:	685b      	ldr	r3, [r3, #4]
 8003d46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8003d4a:	2b02      	cmp	r3, #2
 8003d4c:	d130      	bne.n	8003db0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	689b      	ldr	r3, [r3, #8]
 8003d52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8003d54:	69fb      	ldr	r3, [r7, #28]
 8003d56:	005b      	lsls	r3, r3, #1
 8003d58:	2203      	movs	r2, #3
 8003d5a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d5e:	43db      	mvns	r3, r3
 8003d60:	69ba      	ldr	r2, [r7, #24]
 8003d62:	4013      	ands	r3, r2
 8003d64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003d66:	683b      	ldr	r3, [r7, #0]
 8003d68:	68da      	ldr	r2, [r3, #12]
 8003d6a:	69fb      	ldr	r3, [r7, #28]
 8003d6c:	005b      	lsls	r3, r3, #1
 8003d6e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d72:	69ba      	ldr	r2, [r7, #24]
 8003d74:	4313      	orrs	r3, r2
 8003d76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8003d78:	687b      	ldr	r3, [r7, #4]
 8003d7a:	69ba      	ldr	r2, [r7, #24]
 8003d7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	685b      	ldr	r3, [r3, #4]
 8003d82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8003d84:	2201      	movs	r2, #1
 8003d86:	69fb      	ldr	r3, [r7, #28]
 8003d88:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8c:	43db      	mvns	r3, r3
 8003d8e:	69ba      	ldr	r2, [r7, #24]
 8003d90:	4013      	ands	r3, r2
 8003d92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003d94:	683b      	ldr	r3, [r7, #0]
 8003d96:	685b      	ldr	r3, [r3, #4]
 8003d98:	091b      	lsrs	r3, r3, #4
 8003d9a:	f003 0201 	and.w	r2, r3, #1
 8003d9e:	69fb      	ldr	r3, [r7, #28]
 8003da0:	fa02 f303 	lsl.w	r3, r2, r3
 8003da4:	69ba      	ldr	r2, [r7, #24]
 8003da6:	4313      	orrs	r3, r2
 8003da8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	69ba      	ldr	r2, [r7, #24]
 8003dae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003db0:	683b      	ldr	r3, [r7, #0]
 8003db2:	685b      	ldr	r3, [r3, #4]
 8003db4:	f003 0303 	and.w	r3, r3, #3
 8003db8:	2b03      	cmp	r3, #3
 8003dba:	d017      	beq.n	8003dec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003dbc:	687b      	ldr	r3, [r7, #4]
 8003dbe:	68db      	ldr	r3, [r3, #12]
 8003dc0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8003dc2:	69fb      	ldr	r3, [r7, #28]
 8003dc4:	005b      	lsls	r3, r3, #1
 8003dc6:	2203      	movs	r2, #3
 8003dc8:	fa02 f303 	lsl.w	r3, r2, r3
 8003dcc:	43db      	mvns	r3, r3
 8003dce:	69ba      	ldr	r2, [r7, #24]
 8003dd0:	4013      	ands	r3, r2
 8003dd2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003dd4:	683b      	ldr	r3, [r7, #0]
 8003dd6:	689a      	ldr	r2, [r3, #8]
 8003dd8:	69fb      	ldr	r3, [r7, #28]
 8003dda:	005b      	lsls	r3, r3, #1
 8003ddc:	fa02 f303 	lsl.w	r3, r2, r3
 8003de0:	69ba      	ldr	r2, [r7, #24]
 8003de2:	4313      	orrs	r3, r2
 8003de4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8003de6:	687b      	ldr	r3, [r7, #4]
 8003de8:	69ba      	ldr	r2, [r7, #24]
 8003dea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003dec:	683b      	ldr	r3, [r7, #0]
 8003dee:	685b      	ldr	r3, [r3, #4]
 8003df0:	f003 0303 	and.w	r3, r3, #3
 8003df4:	2b02      	cmp	r3, #2
 8003df6:	d123      	bne.n	8003e40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003df8:	69fb      	ldr	r3, [r7, #28]
 8003dfa:	08da      	lsrs	r2, r3, #3
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	3208      	adds	r2, #8
 8003e00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003e04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8003e06:	69fb      	ldr	r3, [r7, #28]
 8003e08:	f003 0307 	and.w	r3, r3, #7
 8003e0c:	009b      	lsls	r3, r3, #2
 8003e0e:	220f      	movs	r2, #15
 8003e10:	fa02 f303 	lsl.w	r3, r2, r3
 8003e14:	43db      	mvns	r3, r3
 8003e16:	69ba      	ldr	r2, [r7, #24]
 8003e18:	4013      	ands	r3, r2
 8003e1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8003e1c:	683b      	ldr	r3, [r7, #0]
 8003e1e:	691a      	ldr	r2, [r3, #16]
 8003e20:	69fb      	ldr	r3, [r7, #28]
 8003e22:	f003 0307 	and.w	r3, r3, #7
 8003e26:	009b      	lsls	r3, r3, #2
 8003e28:	fa02 f303 	lsl.w	r3, r2, r3
 8003e2c:	69ba      	ldr	r2, [r7, #24]
 8003e2e:	4313      	orrs	r3, r2
 8003e30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8003e32:	69fb      	ldr	r3, [r7, #28]
 8003e34:	08da      	lsrs	r2, r3, #3
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	3208      	adds	r2, #8
 8003e3a:	69b9      	ldr	r1, [r7, #24]
 8003e3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003e40:	687b      	ldr	r3, [r7, #4]
 8003e42:	681b      	ldr	r3, [r3, #0]
 8003e44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8003e46:	69fb      	ldr	r3, [r7, #28]
 8003e48:	005b      	lsls	r3, r3, #1
 8003e4a:	2203      	movs	r2, #3
 8003e4c:	fa02 f303 	lsl.w	r3, r2, r3
 8003e50:	43db      	mvns	r3, r3
 8003e52:	69ba      	ldr	r2, [r7, #24]
 8003e54:	4013      	ands	r3, r2
 8003e56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003e58:	683b      	ldr	r3, [r7, #0]
 8003e5a:	685b      	ldr	r3, [r3, #4]
 8003e5c:	f003 0203 	and.w	r2, r3, #3
 8003e60:	69fb      	ldr	r3, [r7, #28]
 8003e62:	005b      	lsls	r3, r3, #1
 8003e64:	fa02 f303 	lsl.w	r3, r2, r3
 8003e68:	69ba      	ldr	r2, [r7, #24]
 8003e6a:	4313      	orrs	r3, r2
 8003e6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8003e6e:	687b      	ldr	r3, [r7, #4]
 8003e70:	69ba      	ldr	r2, [r7, #24]
 8003e72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	f000 80a2 	beq.w	8003fc6 <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003e82:	2300      	movs	r3, #0
 8003e84:	60fb      	str	r3, [r7, #12]
 8003e86:	4b57      	ldr	r3, [pc, #348]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e8a:	4a56      	ldr	r2, [pc, #344]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8003e90:	6453      	str	r3, [r2, #68]	@ 0x44
 8003e92:	4b54      	ldr	r3, [pc, #336]	@ (8003fe4 <HAL_GPIO_Init+0x2e8>)
 8003e94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003e96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003e9a:	60fb      	str	r3, [r7, #12]
 8003e9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003e9e:	4a52      	ldr	r2, [pc, #328]	@ (8003fe8 <HAL_GPIO_Init+0x2ec>)
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	089b      	lsrs	r3, r3, #2
 8003ea4:	3302      	adds	r3, #2
 8003ea6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003eaa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f003 0303 	and.w	r3, r3, #3
 8003eb2:	009b      	lsls	r3, r3, #2
 8003eb4:	220f      	movs	r2, #15
 8003eb6:	fa02 f303 	lsl.w	r3, r2, r3
 8003eba:	43db      	mvns	r3, r3
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	4013      	ands	r3, r2
 8003ec0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8003ec2:	687b      	ldr	r3, [r7, #4]
 8003ec4:	4a49      	ldr	r2, [pc, #292]	@ (8003fec <HAL_GPIO_Init+0x2f0>)
 8003ec6:	4293      	cmp	r3, r2
 8003ec8:	d019      	beq.n	8003efe <HAL_GPIO_Init+0x202>
 8003eca:	687b      	ldr	r3, [r7, #4]
 8003ecc:	4a48      	ldr	r2, [pc, #288]	@ (8003ff0 <HAL_GPIO_Init+0x2f4>)
 8003ece:	4293      	cmp	r3, r2
 8003ed0:	d013      	beq.n	8003efa <HAL_GPIO_Init+0x1fe>
 8003ed2:	687b      	ldr	r3, [r7, #4]
 8003ed4:	4a47      	ldr	r2, [pc, #284]	@ (8003ff4 <HAL_GPIO_Init+0x2f8>)
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d00d      	beq.n	8003ef6 <HAL_GPIO_Init+0x1fa>
 8003eda:	687b      	ldr	r3, [r7, #4]
 8003edc:	4a46      	ldr	r2, [pc, #280]	@ (8003ff8 <HAL_GPIO_Init+0x2fc>)
 8003ede:	4293      	cmp	r3, r2
 8003ee0:	d007      	beq.n	8003ef2 <HAL_GPIO_Init+0x1f6>
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	4a45      	ldr	r2, [pc, #276]	@ (8003ffc <HAL_GPIO_Init+0x300>)
 8003ee6:	4293      	cmp	r3, r2
 8003ee8:	d101      	bne.n	8003eee <HAL_GPIO_Init+0x1f2>
 8003eea:	2304      	movs	r3, #4
 8003eec:	e008      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003eee:	2307      	movs	r3, #7
 8003ef0:	e006      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003ef2:	2303      	movs	r3, #3
 8003ef4:	e004      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003ef6:	2302      	movs	r3, #2
 8003ef8:	e002      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003efa:	2301      	movs	r3, #1
 8003efc:	e000      	b.n	8003f00 <HAL_GPIO_Init+0x204>
 8003efe:	2300      	movs	r3, #0
 8003f00:	69fa      	ldr	r2, [r7, #28]
 8003f02:	f002 0203 	and.w	r2, r2, #3
 8003f06:	0092      	lsls	r2, r2, #2
 8003f08:	4093      	lsls	r3, r2
 8003f0a:	69ba      	ldr	r2, [r7, #24]
 8003f0c:	4313      	orrs	r3, r2
 8003f0e:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003f10:	4935      	ldr	r1, [pc, #212]	@ (8003fe8 <HAL_GPIO_Init+0x2ec>)
 8003f12:	69fb      	ldr	r3, [r7, #28]
 8003f14:	089b      	lsrs	r3, r3, #2
 8003f16:	3302      	adds	r3, #2
 8003f18:	69ba      	ldr	r2, [r7, #24]
 8003f1a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8003f1e:	4b38      	ldr	r3, [pc, #224]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f20:	689b      	ldr	r3, [r3, #8]
 8003f22:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f24:	693b      	ldr	r3, [r7, #16]
 8003f26:	43db      	mvns	r3, r3
 8003f28:	69ba      	ldr	r2, [r7, #24]
 8003f2a:	4013      	ands	r3, r2
 8003f2c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003f2e:	683b      	ldr	r3, [r7, #0]
 8003f30:	685b      	ldr	r3, [r3, #4]
 8003f32:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003f36:	2b00      	cmp	r3, #0
 8003f38:	d003      	beq.n	8003f42 <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8003f3a:	69ba      	ldr	r2, [r7, #24]
 8003f3c:	693b      	ldr	r3, [r7, #16]
 8003f3e:	4313      	orrs	r3, r2
 8003f40:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8003f42:	4a2f      	ldr	r2, [pc, #188]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f44:	69bb      	ldr	r3, [r7, #24]
 8003f46:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8003f48:	4b2d      	ldr	r3, [pc, #180]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f4a:	68db      	ldr	r3, [r3, #12]
 8003f4c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f4e:	693b      	ldr	r3, [r7, #16]
 8003f50:	43db      	mvns	r3, r3
 8003f52:	69ba      	ldr	r2, [r7, #24]
 8003f54:	4013      	ands	r3, r2
 8003f56:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003f58:	683b      	ldr	r3, [r7, #0]
 8003f5a:	685b      	ldr	r3, [r3, #4]
 8003f5c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003f60:	2b00      	cmp	r3, #0
 8003f62:	d003      	beq.n	8003f6c <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8003f64:	69ba      	ldr	r2, [r7, #24]
 8003f66:	693b      	ldr	r3, [r7, #16]
 8003f68:	4313      	orrs	r3, r2
 8003f6a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8003f6c:	4a24      	ldr	r2, [pc, #144]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f6e:	69bb      	ldr	r3, [r7, #24]
 8003f70:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8003f72:	4b23      	ldr	r3, [pc, #140]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f74:	685b      	ldr	r3, [r3, #4]
 8003f76:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003f78:	693b      	ldr	r3, [r7, #16]
 8003f7a:	43db      	mvns	r3, r3
 8003f7c:	69ba      	ldr	r2, [r7, #24]
 8003f7e:	4013      	ands	r3, r2
 8003f80:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003f82:	683b      	ldr	r3, [r7, #0]
 8003f84:	685b      	ldr	r3, [r3, #4]
 8003f86:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003f8a:	2b00      	cmp	r3, #0
 8003f8c:	d003      	beq.n	8003f96 <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003f8e:	69ba      	ldr	r2, [r7, #24]
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	4313      	orrs	r3, r2
 8003f94:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8003f96:	4a1a      	ldr	r2, [pc, #104]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f98:	69bb      	ldr	r3, [r7, #24]
 8003f9a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003f9c:	4b18      	ldr	r3, [pc, #96]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003fa2:	693b      	ldr	r3, [r7, #16]
 8003fa4:	43db      	mvns	r3, r3
 8003fa6:	69ba      	ldr	r2, [r7, #24]
 8003fa8:	4013      	ands	r3, r2
 8003faa:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	685b      	ldr	r3, [r3, #4]
 8003fb0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003fb4:	2b00      	cmp	r3, #0
 8003fb6:	d003      	beq.n	8003fc0 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003fb8:	69ba      	ldr	r2, [r7, #24]
 8003fba:	693b      	ldr	r3, [r7, #16]
 8003fbc:	4313      	orrs	r3, r2
 8003fbe:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003fc0:	4a0f      	ldr	r2, [pc, #60]	@ (8004000 <HAL_GPIO_Init+0x304>)
 8003fc2:	69bb      	ldr	r3, [r7, #24]
 8003fc4:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8003fc6:	69fb      	ldr	r3, [r7, #28]
 8003fc8:	3301      	adds	r3, #1
 8003fca:	61fb      	str	r3, [r7, #28]
 8003fcc:	69fb      	ldr	r3, [r7, #28]
 8003fce:	2b0f      	cmp	r3, #15
 8003fd0:	f67f aea2 	bls.w	8003d18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8003fd4:	bf00      	nop
 8003fd6:	bf00      	nop
 8003fd8:	3724      	adds	r7, #36	@ 0x24
 8003fda:	46bd      	mov	sp, r7
 8003fdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fe0:	4770      	bx	lr
 8003fe2:	bf00      	nop
 8003fe4:	40023800 	.word	0x40023800
 8003fe8:	40013800 	.word	0x40013800
 8003fec:	40020000 	.word	0x40020000
 8003ff0:	40020400 	.word	0x40020400
 8003ff4:	40020800 	.word	0x40020800
 8003ff8:	40020c00 	.word	0x40020c00
 8003ffc:	40021000 	.word	0x40021000
 8004000:	40013c00 	.word	0x40013c00

08004004 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004004:	b480      	push	{r7}
 8004006:	b083      	sub	sp, #12
 8004008:	af00      	add	r7, sp, #0
 800400a:	6078      	str	r0, [r7, #4]
 800400c:	460b      	mov	r3, r1
 800400e:	807b      	strh	r3, [r7, #2]
 8004010:	4613      	mov	r3, r2
 8004012:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004014:	787b      	ldrb	r3, [r7, #1]
 8004016:	2b00      	cmp	r3, #0
 8004018:	d003      	beq.n	8004022 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 800401a:	887a      	ldrh	r2, [r7, #2]
 800401c:	687b      	ldr	r3, [r7, #4]
 800401e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004020:	e003      	b.n	800402a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004022:	887b      	ldrh	r3, [r7, #2]
 8004024:	041a      	lsls	r2, r3, #16
 8004026:	687b      	ldr	r3, [r7, #4]
 8004028:	619a      	str	r2, [r3, #24]
}
 800402a:	bf00      	nop
 800402c:	370c      	adds	r7, #12
 800402e:	46bd      	mov	sp, r7
 8004030:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004034:	4770      	bx	lr

08004036 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004036:	b480      	push	{r7}
 8004038:	b085      	sub	sp, #20
 800403a:	af00      	add	r7, sp, #0
 800403c:	6078      	str	r0, [r7, #4]
 800403e:	460b      	mov	r3, r1
 8004040:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004042:	687b      	ldr	r3, [r7, #4]
 8004044:	695b      	ldr	r3, [r3, #20]
 8004046:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004048:	887a      	ldrh	r2, [r7, #2]
 800404a:	68fb      	ldr	r3, [r7, #12]
 800404c:	4013      	ands	r3, r2
 800404e:	041a      	lsls	r2, r3, #16
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	43d9      	mvns	r1, r3
 8004054:	887b      	ldrh	r3, [r7, #2]
 8004056:	400b      	ands	r3, r1
 8004058:	431a      	orrs	r2, r3
 800405a:	687b      	ldr	r3, [r7, #4]
 800405c:	619a      	str	r2, [r3, #24]
}
 800405e:	bf00      	nop
 8004060:	3714      	adds	r7, #20
 8004062:	46bd      	mov	sp, r7
 8004064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004068:	4770      	bx	lr
	...

0800406c <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  This function handles EXTI interrupt request.
  * @param  GPIO_Pin Specifies the pins connected EXTI line
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 800406c:	b580      	push	{r7, lr}
 800406e:	b082      	sub	sp, #8
 8004070:	af00      	add	r7, sp, #0
 8004072:	4603      	mov	r3, r0
 8004074:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if(__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != RESET)
 8004076:	4b08      	ldr	r3, [pc, #32]	@ (8004098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004078:	695a      	ldr	r2, [r3, #20]
 800407a:	88fb      	ldrh	r3, [r7, #6]
 800407c:	4013      	ands	r3, r2
 800407e:	2b00      	cmp	r3, #0
 8004080:	d006      	beq.n	8004090 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8004082:	4a05      	ldr	r2, [pc, #20]	@ (8004098 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8004084:	88fb      	ldrh	r3, [r7, #6]
 8004086:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8004088:	88fb      	ldrh	r3, [r7, #6]
 800408a:	4618      	mov	r0, r3
 800408c:	f7fd f83c 	bl	8001108 <HAL_GPIO_EXTI_Callback>
  }
}
 8004090:	bf00      	nop
 8004092:	3708      	adds	r7, #8
 8004094:	46bd      	mov	sp, r7
 8004096:	bd80      	pop	{r7, pc}
 8004098:	40013c00 	.word	0x40013c00

0800409c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800409c:	b580      	push	{r7, lr}
 800409e:	b086      	sub	sp, #24
 80040a0:	af00      	add	r7, sp, #0
 80040a2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80040a4:	687b      	ldr	r3, [r7, #4]
 80040a6:	2b00      	cmp	r3, #0
 80040a8:	d101      	bne.n	80040ae <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80040aa:	2301      	movs	r3, #1
 80040ac:	e267      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80040ae:	687b      	ldr	r3, [r7, #4]
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	f003 0301 	and.w	r3, r3, #1
 80040b6:	2b00      	cmp	r3, #0
 80040b8:	d075      	beq.n	80041a6 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040ba:	4b88      	ldr	r3, [pc, #544]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80040bc:	689b      	ldr	r3, [r3, #8]
 80040be:	f003 030c 	and.w	r3, r3, #12
 80040c2:	2b04      	cmp	r3, #4
 80040c4:	d00c      	beq.n	80040e0 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040c6:	4b85      	ldr	r3, [pc, #532]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80040c8:	689b      	ldr	r3, [r3, #8]
 80040ca:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80040ce:	2b08      	cmp	r3, #8
 80040d0:	d112      	bne.n	80040f8 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80040d2:	4b82      	ldr	r3, [pc, #520]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80040d4:	685b      	ldr	r3, [r3, #4]
 80040d6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80040da:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80040de:	d10b      	bne.n	80040f8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80040e0:	4b7e      	ldr	r3, [pc, #504]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80040e2:	681b      	ldr	r3, [r3, #0]
 80040e4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80040e8:	2b00      	cmp	r3, #0
 80040ea:	d05b      	beq.n	80041a4 <HAL_RCC_OscConfig+0x108>
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d157      	bne.n	80041a4 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80040f4:	2301      	movs	r3, #1
 80040f6:	e242      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80040f8:	687b      	ldr	r3, [r7, #4]
 80040fa:	685b      	ldr	r3, [r3, #4]
 80040fc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004100:	d106      	bne.n	8004110 <HAL_RCC_OscConfig+0x74>
 8004102:	4b76      	ldr	r3, [pc, #472]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004104:	681b      	ldr	r3, [r3, #0]
 8004106:	4a75      	ldr	r2, [pc, #468]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004108:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800410c:	6013      	str	r3, [r2, #0]
 800410e:	e01d      	b.n	800414c <HAL_RCC_OscConfig+0xb0>
 8004110:	687b      	ldr	r3, [r7, #4]
 8004112:	685b      	ldr	r3, [r3, #4]
 8004114:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004118:	d10c      	bne.n	8004134 <HAL_RCC_OscConfig+0x98>
 800411a:	4b70      	ldr	r3, [pc, #448]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 800411c:	681b      	ldr	r3, [r3, #0]
 800411e:	4a6f      	ldr	r2, [pc, #444]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004120:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004124:	6013      	str	r3, [r2, #0]
 8004126:	4b6d      	ldr	r3, [pc, #436]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004128:	681b      	ldr	r3, [r3, #0]
 800412a:	4a6c      	ldr	r2, [pc, #432]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 800412c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004130:	6013      	str	r3, [r2, #0]
 8004132:	e00b      	b.n	800414c <HAL_RCC_OscConfig+0xb0>
 8004134:	4b69      	ldr	r3, [pc, #420]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004136:	681b      	ldr	r3, [r3, #0]
 8004138:	4a68      	ldr	r2, [pc, #416]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 800413a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800413e:	6013      	str	r3, [r2, #0]
 8004140:	4b66      	ldr	r3, [pc, #408]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004142:	681b      	ldr	r3, [r3, #0]
 8004144:	4a65      	ldr	r2, [pc, #404]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004146:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800414a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	685b      	ldr	r3, [r3, #4]
 8004150:	2b00      	cmp	r3, #0
 8004152:	d013      	beq.n	800417c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004154:	f7fe fb46 	bl	80027e4 <HAL_GetTick>
 8004158:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800415a:	e008      	b.n	800416e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800415c:	f7fe fb42 	bl	80027e4 <HAL_GetTick>
 8004160:	4602      	mov	r2, r0
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	1ad3      	subs	r3, r2, r3
 8004166:	2b64      	cmp	r3, #100	@ 0x64
 8004168:	d901      	bls.n	800416e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800416a:	2303      	movs	r3, #3
 800416c:	e207      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800416e:	4b5b      	ldr	r3, [pc, #364]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004170:	681b      	ldr	r3, [r3, #0]
 8004172:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004176:	2b00      	cmp	r3, #0
 8004178:	d0f0      	beq.n	800415c <HAL_RCC_OscConfig+0xc0>
 800417a:	e014      	b.n	80041a6 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800417c:	f7fe fb32 	bl	80027e4 <HAL_GetTick>
 8004180:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004182:	e008      	b.n	8004196 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004184:	f7fe fb2e 	bl	80027e4 <HAL_GetTick>
 8004188:	4602      	mov	r2, r0
 800418a:	693b      	ldr	r3, [r7, #16]
 800418c:	1ad3      	subs	r3, r2, r3
 800418e:	2b64      	cmp	r3, #100	@ 0x64
 8004190:	d901      	bls.n	8004196 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8004192:	2303      	movs	r3, #3
 8004194:	e1f3      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8004196:	4b51      	ldr	r3, [pc, #324]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004198:	681b      	ldr	r3, [r3, #0]
 800419a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1f0      	bne.n	8004184 <HAL_RCC_OscConfig+0xe8>
 80041a2:	e000      	b.n	80041a6 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80041a4:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80041a6:	687b      	ldr	r3, [r7, #4]
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	f003 0302 	and.w	r3, r3, #2
 80041ae:	2b00      	cmp	r3, #0
 80041b0:	d063      	beq.n	800427a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041b2:	4b4a      	ldr	r3, [pc, #296]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041b4:	689b      	ldr	r3, [r3, #8]
 80041b6:	f003 030c 	and.w	r3, r3, #12
 80041ba:	2b00      	cmp	r3, #0
 80041bc:	d00b      	beq.n	80041d6 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041be:	4b47      	ldr	r3, [pc, #284]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041c0:	689b      	ldr	r3, [r3, #8]
 80041c2:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 80041c6:	2b08      	cmp	r3, #8
 80041c8:	d11c      	bne.n	8004204 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80041ca:	4b44      	ldr	r3, [pc, #272]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041cc:	685b      	ldr	r3, [r3, #4]
 80041ce:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80041d2:	2b00      	cmp	r3, #0
 80041d4:	d116      	bne.n	8004204 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80041d6:	4b41      	ldr	r3, [pc, #260]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041d8:	681b      	ldr	r3, [r3, #0]
 80041da:	f003 0302 	and.w	r3, r3, #2
 80041de:	2b00      	cmp	r3, #0
 80041e0:	d005      	beq.n	80041ee <HAL_RCC_OscConfig+0x152>
 80041e2:	687b      	ldr	r3, [r7, #4]
 80041e4:	68db      	ldr	r3, [r3, #12]
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d001      	beq.n	80041ee <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80041ea:	2301      	movs	r3, #1
 80041ec:	e1c7      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80041ee:	4b3b      	ldr	r3, [pc, #236]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041f0:	681b      	ldr	r3, [r3, #0]
 80041f2:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80041f6:	687b      	ldr	r3, [r7, #4]
 80041f8:	691b      	ldr	r3, [r3, #16]
 80041fa:	00db      	lsls	r3, r3, #3
 80041fc:	4937      	ldr	r1, [pc, #220]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80041fe:	4313      	orrs	r3, r2
 8004200:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8004202:	e03a      	b.n	800427a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 8004204:	687b      	ldr	r3, [r7, #4]
 8004206:	68db      	ldr	r3, [r3, #12]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d020      	beq.n	800424e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800420c:	4b34      	ldr	r3, [pc, #208]	@ (80042e0 <HAL_RCC_OscConfig+0x244>)
 800420e:	2201      	movs	r2, #1
 8004210:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004212:	f7fe fae7 	bl	80027e4 <HAL_GetTick>
 8004216:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8004218:	e008      	b.n	800422c <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800421a:	f7fe fae3 	bl	80027e4 <HAL_GetTick>
 800421e:	4602      	mov	r2, r0
 8004220:	693b      	ldr	r3, [r7, #16]
 8004222:	1ad3      	subs	r3, r2, r3
 8004224:	2b02      	cmp	r3, #2
 8004226:	d901      	bls.n	800422c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8004228:	2303      	movs	r3, #3
 800422a:	e1a8      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800422c:	4b2b      	ldr	r3, [pc, #172]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 800422e:	681b      	ldr	r3, [r3, #0]
 8004230:	f003 0302 	and.w	r3, r3, #2
 8004234:	2b00      	cmp	r3, #0
 8004236:	d0f0      	beq.n	800421a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004238:	4b28      	ldr	r3, [pc, #160]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 800423a:	681b      	ldr	r3, [r3, #0]
 800423c:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8004240:	687b      	ldr	r3, [r7, #4]
 8004242:	691b      	ldr	r3, [r3, #16]
 8004244:	00db      	lsls	r3, r3, #3
 8004246:	4925      	ldr	r1, [pc, #148]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004248:	4313      	orrs	r3, r2
 800424a:	600b      	str	r3, [r1, #0]
 800424c:	e015      	b.n	800427a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800424e:	4b24      	ldr	r3, [pc, #144]	@ (80042e0 <HAL_RCC_OscConfig+0x244>)
 8004250:	2200      	movs	r2, #0
 8004252:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004254:	f7fe fac6 	bl	80027e4 <HAL_GetTick>
 8004258:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800425a:	e008      	b.n	800426e <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800425c:	f7fe fac2 	bl	80027e4 <HAL_GetTick>
 8004260:	4602      	mov	r2, r0
 8004262:	693b      	ldr	r3, [r7, #16]
 8004264:	1ad3      	subs	r3, r2, r3
 8004266:	2b02      	cmp	r3, #2
 8004268:	d901      	bls.n	800426e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800426a:	2303      	movs	r3, #3
 800426c:	e187      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800426e:	4b1b      	ldr	r3, [pc, #108]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 8004270:	681b      	ldr	r3, [r3, #0]
 8004272:	f003 0302 	and.w	r3, r3, #2
 8004276:	2b00      	cmp	r3, #0
 8004278:	d1f0      	bne.n	800425c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	f003 0308 	and.w	r3, r3, #8
 8004282:	2b00      	cmp	r3, #0
 8004284:	d036      	beq.n	80042f4 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8004286:	687b      	ldr	r3, [r7, #4]
 8004288:	695b      	ldr	r3, [r3, #20]
 800428a:	2b00      	cmp	r3, #0
 800428c:	d016      	beq.n	80042bc <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800428e:	4b15      	ldr	r3, [pc, #84]	@ (80042e4 <HAL_RCC_OscConfig+0x248>)
 8004290:	2201      	movs	r2, #1
 8004292:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004294:	f7fe faa6 	bl	80027e4 <HAL_GetTick>
 8004298:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800429a:	e008      	b.n	80042ae <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800429c:	f7fe faa2 	bl	80027e4 <HAL_GetTick>
 80042a0:	4602      	mov	r2, r0
 80042a2:	693b      	ldr	r3, [r7, #16]
 80042a4:	1ad3      	subs	r3, r2, r3
 80042a6:	2b02      	cmp	r3, #2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e167      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80042ae:	4b0b      	ldr	r3, [pc, #44]	@ (80042dc <HAL_RCC_OscConfig+0x240>)
 80042b0:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042b2:	f003 0302 	and.w	r3, r3, #2
 80042b6:	2b00      	cmp	r3, #0
 80042b8:	d0f0      	beq.n	800429c <HAL_RCC_OscConfig+0x200>
 80042ba:	e01b      	b.n	80042f4 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80042bc:	4b09      	ldr	r3, [pc, #36]	@ (80042e4 <HAL_RCC_OscConfig+0x248>)
 80042be:	2200      	movs	r2, #0
 80042c0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80042c2:	f7fe fa8f 	bl	80027e4 <HAL_GetTick>
 80042c6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042c8:	e00e      	b.n	80042e8 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80042ca:	f7fe fa8b 	bl	80027e4 <HAL_GetTick>
 80042ce:	4602      	mov	r2, r0
 80042d0:	693b      	ldr	r3, [r7, #16]
 80042d2:	1ad3      	subs	r3, r2, r3
 80042d4:	2b02      	cmp	r3, #2
 80042d6:	d907      	bls.n	80042e8 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e150      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
 80042dc:	40023800 	.word	0x40023800
 80042e0:	42470000 	.word	0x42470000
 80042e4:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80042e8:	4b88      	ldr	r3, [pc, #544]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80042ea:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80042ec:	f003 0302 	and.w	r3, r3, #2
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d1ea      	bne.n	80042ca <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80042f4:	687b      	ldr	r3, [r7, #4]
 80042f6:	681b      	ldr	r3, [r3, #0]
 80042f8:	f003 0304 	and.w	r3, r3, #4
 80042fc:	2b00      	cmp	r3, #0
 80042fe:	f000 8097 	beq.w	8004430 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004302:	2300      	movs	r3, #0
 8004304:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004306:	4b81      	ldr	r3, [pc, #516]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004308:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800430a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800430e:	2b00      	cmp	r3, #0
 8004310:	d10f      	bne.n	8004332 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004312:	2300      	movs	r3, #0
 8004314:	60bb      	str	r3, [r7, #8]
 8004316:	4b7d      	ldr	r3, [pc, #500]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004318:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800431a:	4a7c      	ldr	r2, [pc, #496]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800431c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004320:	6413      	str	r3, [r2, #64]	@ 0x40
 8004322:	4b7a      	ldr	r3, [pc, #488]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004324:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004326:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800432a:	60bb      	str	r3, [r7, #8]
 800432c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800432e:	2301      	movs	r3, #1
 8004330:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004332:	4b77      	ldr	r3, [pc, #476]	@ (8004510 <HAL_RCC_OscConfig+0x474>)
 8004334:	681b      	ldr	r3, [r3, #0]
 8004336:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800433a:	2b00      	cmp	r3, #0
 800433c:	d118      	bne.n	8004370 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800433e:	4b74      	ldr	r3, [pc, #464]	@ (8004510 <HAL_RCC_OscConfig+0x474>)
 8004340:	681b      	ldr	r3, [r3, #0]
 8004342:	4a73      	ldr	r2, [pc, #460]	@ (8004510 <HAL_RCC_OscConfig+0x474>)
 8004344:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004348:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800434a:	f7fe fa4b 	bl	80027e4 <HAL_GetTick>
 800434e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004350:	e008      	b.n	8004364 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004352:	f7fe fa47 	bl	80027e4 <HAL_GetTick>
 8004356:	4602      	mov	r2, r0
 8004358:	693b      	ldr	r3, [r7, #16]
 800435a:	1ad3      	subs	r3, r2, r3
 800435c:	2b02      	cmp	r3, #2
 800435e:	d901      	bls.n	8004364 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8004360:	2303      	movs	r3, #3
 8004362:	e10c      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004364:	4b6a      	ldr	r3, [pc, #424]	@ (8004510 <HAL_RCC_OscConfig+0x474>)
 8004366:	681b      	ldr	r3, [r3, #0]
 8004368:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800436c:	2b00      	cmp	r3, #0
 800436e:	d0f0      	beq.n	8004352 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8004370:	687b      	ldr	r3, [r7, #4]
 8004372:	689b      	ldr	r3, [r3, #8]
 8004374:	2b01      	cmp	r3, #1
 8004376:	d106      	bne.n	8004386 <HAL_RCC_OscConfig+0x2ea>
 8004378:	4b64      	ldr	r3, [pc, #400]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800437a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800437c:	4a63      	ldr	r2, [pc, #396]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800437e:	f043 0301 	orr.w	r3, r3, #1
 8004382:	6713      	str	r3, [r2, #112]	@ 0x70
 8004384:	e01c      	b.n	80043c0 <HAL_RCC_OscConfig+0x324>
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	689b      	ldr	r3, [r3, #8]
 800438a:	2b05      	cmp	r3, #5
 800438c:	d10c      	bne.n	80043a8 <HAL_RCC_OscConfig+0x30c>
 800438e:	4b5f      	ldr	r3, [pc, #380]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004390:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004392:	4a5e      	ldr	r2, [pc, #376]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004394:	f043 0304 	orr.w	r3, r3, #4
 8004398:	6713      	str	r3, [r2, #112]	@ 0x70
 800439a:	4b5c      	ldr	r3, [pc, #368]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800439c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800439e:	4a5b      	ldr	r2, [pc, #364]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043a0:	f043 0301 	orr.w	r3, r3, #1
 80043a4:	6713      	str	r3, [r2, #112]	@ 0x70
 80043a6:	e00b      	b.n	80043c0 <HAL_RCC_OscConfig+0x324>
 80043a8:	4b58      	ldr	r3, [pc, #352]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043aa:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ac:	4a57      	ldr	r2, [pc, #348]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043ae:	f023 0301 	bic.w	r3, r3, #1
 80043b2:	6713      	str	r3, [r2, #112]	@ 0x70
 80043b4:	4b55      	ldr	r3, [pc, #340]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043b6:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043b8:	4a54      	ldr	r2, [pc, #336]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043ba:	f023 0304 	bic.w	r3, r3, #4
 80043be:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	689b      	ldr	r3, [r3, #8]
 80043c4:	2b00      	cmp	r3, #0
 80043c6:	d015      	beq.n	80043f4 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80043c8:	f7fe fa0c 	bl	80027e4 <HAL_GetTick>
 80043cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043ce:	e00a      	b.n	80043e6 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043d0:	f7fe fa08 	bl	80027e4 <HAL_GetTick>
 80043d4:	4602      	mov	r2, r0
 80043d6:	693b      	ldr	r3, [r7, #16]
 80043d8:	1ad3      	subs	r3, r2, r3
 80043da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80043de:	4293      	cmp	r3, r2
 80043e0:	d901      	bls.n	80043e6 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80043e2:	2303      	movs	r3, #3
 80043e4:	e0cb      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80043e6:	4b49      	ldr	r3, [pc, #292]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80043e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80043ea:	f003 0302 	and.w	r3, r3, #2
 80043ee:	2b00      	cmp	r3, #0
 80043f0:	d0ee      	beq.n	80043d0 <HAL_RCC_OscConfig+0x334>
 80043f2:	e014      	b.n	800441e <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80043f4:	f7fe f9f6 	bl	80027e4 <HAL_GetTick>
 80043f8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80043fa:	e00a      	b.n	8004412 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80043fc:	f7fe f9f2 	bl	80027e4 <HAL_GetTick>
 8004400:	4602      	mov	r2, r0
 8004402:	693b      	ldr	r3, [r7, #16]
 8004404:	1ad3      	subs	r3, r2, r3
 8004406:	f241 3288 	movw	r2, #5000	@ 0x1388
 800440a:	4293      	cmp	r3, r2
 800440c:	d901      	bls.n	8004412 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 800440e:	2303      	movs	r3, #3
 8004410:	e0b5      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8004412:	4b3e      	ldr	r3, [pc, #248]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004414:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8004416:	f003 0302 	and.w	r3, r3, #2
 800441a:	2b00      	cmp	r3, #0
 800441c:	d1ee      	bne.n	80043fc <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800441e:	7dfb      	ldrb	r3, [r7, #23]
 8004420:	2b01      	cmp	r3, #1
 8004422:	d105      	bne.n	8004430 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004424:	4b39      	ldr	r3, [pc, #228]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004426:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004428:	4a38      	ldr	r2, [pc, #224]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800442a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800442e:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8004430:	687b      	ldr	r3, [r7, #4]
 8004432:	699b      	ldr	r3, [r3, #24]
 8004434:	2b00      	cmp	r3, #0
 8004436:	f000 80a1 	beq.w	800457c <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800443a:	4b34      	ldr	r3, [pc, #208]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 800443c:	689b      	ldr	r3, [r3, #8]
 800443e:	f003 030c 	and.w	r3, r3, #12
 8004442:	2b08      	cmp	r3, #8
 8004444:	d05c      	beq.n	8004500 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8004446:	687b      	ldr	r3, [r7, #4]
 8004448:	699b      	ldr	r3, [r3, #24]
 800444a:	2b02      	cmp	r3, #2
 800444c:	d141      	bne.n	80044d2 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800444e:	4b31      	ldr	r3, [pc, #196]	@ (8004514 <HAL_RCC_OscConfig+0x478>)
 8004450:	2200      	movs	r2, #0
 8004452:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8004454:	f7fe f9c6 	bl	80027e4 <HAL_GetTick>
 8004458:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800445a:	e008      	b.n	800446e <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800445c:	f7fe f9c2 	bl	80027e4 <HAL_GetTick>
 8004460:	4602      	mov	r2, r0
 8004462:	693b      	ldr	r3, [r7, #16]
 8004464:	1ad3      	subs	r3, r2, r3
 8004466:	2b02      	cmp	r3, #2
 8004468:	d901      	bls.n	800446e <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800446a:	2303      	movs	r3, #3
 800446c:	e087      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800446e:	4b27      	ldr	r3, [pc, #156]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 8004470:	681b      	ldr	r3, [r3, #0]
 8004472:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004476:	2b00      	cmp	r3, #0
 8004478:	d1f0      	bne.n	800445c <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800447a:	687b      	ldr	r3, [r7, #4]
 800447c:	69da      	ldr	r2, [r3, #28]
 800447e:	687b      	ldr	r3, [r7, #4]
 8004480:	6a1b      	ldr	r3, [r3, #32]
 8004482:	431a      	orrs	r2, r3
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004488:	019b      	lsls	r3, r3, #6
 800448a:	431a      	orrs	r2, r3
 800448c:	687b      	ldr	r3, [r7, #4]
 800448e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004490:	085b      	lsrs	r3, r3, #1
 8004492:	3b01      	subs	r3, #1
 8004494:	041b      	lsls	r3, r3, #16
 8004496:	431a      	orrs	r2, r3
 8004498:	687b      	ldr	r3, [r7, #4]
 800449a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800449c:	061b      	lsls	r3, r3, #24
 800449e:	491b      	ldr	r1, [pc, #108]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80044a0:	4313      	orrs	r3, r2
 80044a2:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80044a4:	4b1b      	ldr	r3, [pc, #108]	@ (8004514 <HAL_RCC_OscConfig+0x478>)
 80044a6:	2201      	movs	r2, #1
 80044a8:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044aa:	f7fe f99b 	bl	80027e4 <HAL_GetTick>
 80044ae:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044b0:	e008      	b.n	80044c4 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044b2:	f7fe f997 	bl	80027e4 <HAL_GetTick>
 80044b6:	4602      	mov	r2, r0
 80044b8:	693b      	ldr	r3, [r7, #16]
 80044ba:	1ad3      	subs	r3, r2, r3
 80044bc:	2b02      	cmp	r3, #2
 80044be:	d901      	bls.n	80044c4 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80044c0:	2303      	movs	r3, #3
 80044c2:	e05c      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80044c4:	4b11      	ldr	r3, [pc, #68]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80044c6:	681b      	ldr	r3, [r3, #0]
 80044c8:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044cc:	2b00      	cmp	r3, #0
 80044ce:	d0f0      	beq.n	80044b2 <HAL_RCC_OscConfig+0x416>
 80044d0:	e054      	b.n	800457c <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80044d2:	4b10      	ldr	r3, [pc, #64]	@ (8004514 <HAL_RCC_OscConfig+0x478>)
 80044d4:	2200      	movs	r2, #0
 80044d6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80044d8:	f7fe f984 	bl	80027e4 <HAL_GetTick>
 80044dc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044de:	e008      	b.n	80044f2 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044e0:	f7fe f980 	bl	80027e4 <HAL_GetTick>
 80044e4:	4602      	mov	r2, r0
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	2b02      	cmp	r3, #2
 80044ec:	d901      	bls.n	80044f2 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80044ee:	2303      	movs	r3, #3
 80044f0:	e045      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80044f2:	4b06      	ldr	r3, [pc, #24]	@ (800450c <HAL_RCC_OscConfig+0x470>)
 80044f4:	681b      	ldr	r3, [r3, #0]
 80044f6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d1f0      	bne.n	80044e0 <HAL_RCC_OscConfig+0x444>
 80044fe:	e03d      	b.n	800457c <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	699b      	ldr	r3, [r3, #24]
 8004504:	2b01      	cmp	r3, #1
 8004506:	d107      	bne.n	8004518 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8004508:	2301      	movs	r3, #1
 800450a:	e038      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
 800450c:	40023800 	.word	0x40023800
 8004510:	40007000 	.word	0x40007000
 8004514:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8004518:	4b1b      	ldr	r3, [pc, #108]	@ (8004588 <HAL_RCC_OscConfig+0x4ec>)
 800451a:	685b      	ldr	r3, [r3, #4]
 800451c:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 800451e:	687b      	ldr	r3, [r7, #4]
 8004520:	699b      	ldr	r3, [r3, #24]
 8004522:	2b01      	cmp	r3, #1
 8004524:	d028      	beq.n	8004578 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8004526:	68fb      	ldr	r3, [r7, #12]
 8004528:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8004530:	429a      	cmp	r2, r3
 8004532:	d121      	bne.n	8004578 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004534:	68fb      	ldr	r3, [r7, #12]
 8004536:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800453a:	687b      	ldr	r3, [r7, #4]
 800453c:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800453e:	429a      	cmp	r2, r3
 8004540:	d11a      	bne.n	8004578 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004542:	68fa      	ldr	r2, [r7, #12]
 8004544:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8004548:	4013      	ands	r3, r2
 800454a:	687a      	ldr	r2, [r7, #4]
 800454c:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800454e:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8004550:	4293      	cmp	r3, r2
 8004552:	d111      	bne.n	8004578 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004554:	68fb      	ldr	r3, [r7, #12]
 8004556:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800455a:	687b      	ldr	r3, [r7, #4]
 800455c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800455e:	085b      	lsrs	r3, r3, #1
 8004560:	3b01      	subs	r3, #1
 8004562:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8004564:	429a      	cmp	r2, r3
 8004566:	d107      	bne.n	8004578 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800456e:	687b      	ldr	r3, [r7, #4]
 8004570:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004572:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8004574:	429a      	cmp	r2, r3
 8004576:	d001      	beq.n	800457c <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8004578:	2301      	movs	r3, #1
 800457a:	e000      	b.n	800457e <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 800457c:	2300      	movs	r3, #0
}
 800457e:	4618      	mov	r0, r3
 8004580:	3718      	adds	r7, #24
 8004582:	46bd      	mov	sp, r7
 8004584:	bd80      	pop	{r7, pc}
 8004586:	bf00      	nop
 8004588:	40023800 	.word	0x40023800

0800458c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800458c:	b580      	push	{r7, lr}
 800458e:	b084      	sub	sp, #16
 8004590:	af00      	add	r7, sp, #0
 8004592:	6078      	str	r0, [r7, #4]
 8004594:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	2b00      	cmp	r3, #0
 800459a:	d101      	bne.n	80045a0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800459c:	2301      	movs	r3, #1
 800459e:	e0cc      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80045a0:	4b68      	ldr	r3, [pc, #416]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80045a2:	681b      	ldr	r3, [r3, #0]
 80045a4:	f003 0307 	and.w	r3, r3, #7
 80045a8:	683a      	ldr	r2, [r7, #0]
 80045aa:	429a      	cmp	r2, r3
 80045ac:	d90c      	bls.n	80045c8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045ae:	4b65      	ldr	r3, [pc, #404]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	b2d2      	uxtb	r2, r2
 80045b4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80045b6:	4b63      	ldr	r3, [pc, #396]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f003 0307 	and.w	r3, r3, #7
 80045be:	683a      	ldr	r2, [r7, #0]
 80045c0:	429a      	cmp	r2, r3
 80045c2:	d001      	beq.n	80045c8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80045c4:	2301      	movs	r3, #1
 80045c6:	e0b8      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	f003 0302 	and.w	r3, r3, #2
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d020      	beq.n	8004616 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80045d4:	687b      	ldr	r3, [r7, #4]
 80045d6:	681b      	ldr	r3, [r3, #0]
 80045d8:	f003 0304 	and.w	r3, r3, #4
 80045dc:	2b00      	cmp	r3, #0
 80045de:	d005      	beq.n	80045ec <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80045e0:	4b59      	ldr	r3, [pc, #356]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80045e2:	689b      	ldr	r3, [r3, #8]
 80045e4:	4a58      	ldr	r2, [pc, #352]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80045e6:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80045ea:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80045ec:	687b      	ldr	r3, [r7, #4]
 80045ee:	681b      	ldr	r3, [r3, #0]
 80045f0:	f003 0308 	and.w	r3, r3, #8
 80045f4:	2b00      	cmp	r3, #0
 80045f6:	d005      	beq.n	8004604 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80045f8:	4b53      	ldr	r3, [pc, #332]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80045fa:	689b      	ldr	r3, [r3, #8]
 80045fc:	4a52      	ldr	r2, [pc, #328]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80045fe:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 8004602:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004604:	4b50      	ldr	r3, [pc, #320]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 8004606:	689b      	ldr	r3, [r3, #8]
 8004608:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	689b      	ldr	r3, [r3, #8]
 8004610:	494d      	ldr	r1, [pc, #308]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 8004612:	4313      	orrs	r3, r2
 8004614:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004616:	687b      	ldr	r3, [r7, #4]
 8004618:	681b      	ldr	r3, [r3, #0]
 800461a:	f003 0301 	and.w	r3, r3, #1
 800461e:	2b00      	cmp	r3, #0
 8004620:	d044      	beq.n	80046ac <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004622:	687b      	ldr	r3, [r7, #4]
 8004624:	685b      	ldr	r3, [r3, #4]
 8004626:	2b01      	cmp	r3, #1
 8004628:	d107      	bne.n	800463a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800462a:	4b47      	ldr	r3, [pc, #284]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800462c:	681b      	ldr	r3, [r3, #0]
 800462e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004632:	2b00      	cmp	r3, #0
 8004634:	d119      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004636:	2301      	movs	r3, #1
 8004638:	e07f      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800463a:	687b      	ldr	r3, [r7, #4]
 800463c:	685b      	ldr	r3, [r3, #4]
 800463e:	2b02      	cmp	r3, #2
 8004640:	d003      	beq.n	800464a <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8004642:	687b      	ldr	r3, [r7, #4]
 8004644:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8004646:	2b03      	cmp	r3, #3
 8004648:	d107      	bne.n	800465a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800464a:	4b3f      	ldr	r3, [pc, #252]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800464c:	681b      	ldr	r3, [r3, #0]
 800464e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004652:	2b00      	cmp	r3, #0
 8004654:	d109      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004656:	2301      	movs	r3, #1
 8004658:	e06f      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800465a:	4b3b      	ldr	r3, [pc, #236]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	f003 0302 	and.w	r3, r3, #2
 8004662:	2b00      	cmp	r3, #0
 8004664:	d101      	bne.n	800466a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8004666:	2301      	movs	r3, #1
 8004668:	e067      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800466a:	4b37      	ldr	r3, [pc, #220]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800466c:	689b      	ldr	r3, [r3, #8]
 800466e:	f023 0203 	bic.w	r2, r3, #3
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	685b      	ldr	r3, [r3, #4]
 8004676:	4934      	ldr	r1, [pc, #208]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 8004678:	4313      	orrs	r3, r2
 800467a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800467c:	f7fe f8b2 	bl	80027e4 <HAL_GetTick>
 8004680:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004682:	e00a      	b.n	800469a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8004684:	f7fe f8ae 	bl	80027e4 <HAL_GetTick>
 8004688:	4602      	mov	r2, r0
 800468a:	68fb      	ldr	r3, [r7, #12]
 800468c:	1ad3      	subs	r3, r2, r3
 800468e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004692:	4293      	cmp	r3, r2
 8004694:	d901      	bls.n	800469a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8004696:	2303      	movs	r3, #3
 8004698:	e04f      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800469a:	4b2b      	ldr	r3, [pc, #172]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800469c:	689b      	ldr	r3, [r3, #8]
 800469e:	f003 020c 	and.w	r2, r3, #12
 80046a2:	687b      	ldr	r3, [r7, #4]
 80046a4:	685b      	ldr	r3, [r3, #4]
 80046a6:	009b      	lsls	r3, r3, #2
 80046a8:	429a      	cmp	r2, r3
 80046aa:	d1eb      	bne.n	8004684 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80046ac:	4b25      	ldr	r3, [pc, #148]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80046ae:	681b      	ldr	r3, [r3, #0]
 80046b0:	f003 0307 	and.w	r3, r3, #7
 80046b4:	683a      	ldr	r2, [r7, #0]
 80046b6:	429a      	cmp	r2, r3
 80046b8:	d20c      	bcs.n	80046d4 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80046ba:	4b22      	ldr	r3, [pc, #136]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80046bc:	683a      	ldr	r2, [r7, #0]
 80046be:	b2d2      	uxtb	r2, r2
 80046c0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80046c2:	4b20      	ldr	r3, [pc, #128]	@ (8004744 <HAL_RCC_ClockConfig+0x1b8>)
 80046c4:	681b      	ldr	r3, [r3, #0]
 80046c6:	f003 0307 	and.w	r3, r3, #7
 80046ca:	683a      	ldr	r2, [r7, #0]
 80046cc:	429a      	cmp	r2, r3
 80046ce:	d001      	beq.n	80046d4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80046d0:	2301      	movs	r3, #1
 80046d2:	e032      	b.n	800473a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80046d4:	687b      	ldr	r3, [r7, #4]
 80046d6:	681b      	ldr	r3, [r3, #0]
 80046d8:	f003 0304 	and.w	r3, r3, #4
 80046dc:	2b00      	cmp	r3, #0
 80046de:	d008      	beq.n	80046f2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80046e0:	4b19      	ldr	r3, [pc, #100]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80046e2:	689b      	ldr	r3, [r3, #8]
 80046e4:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80046e8:	687b      	ldr	r3, [r7, #4]
 80046ea:	68db      	ldr	r3, [r3, #12]
 80046ec:	4916      	ldr	r1, [pc, #88]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 80046ee:	4313      	orrs	r3, r2
 80046f0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80046f2:	687b      	ldr	r3, [r7, #4]
 80046f4:	681b      	ldr	r3, [r3, #0]
 80046f6:	f003 0308 	and.w	r3, r3, #8
 80046fa:	2b00      	cmp	r3, #0
 80046fc:	d009      	beq.n	8004712 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80046fe:	4b12      	ldr	r3, [pc, #72]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 8004700:	689b      	ldr	r3, [r3, #8]
 8004702:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8004706:	687b      	ldr	r3, [r7, #4]
 8004708:	691b      	ldr	r3, [r3, #16]
 800470a:	00db      	lsls	r3, r3, #3
 800470c:	490e      	ldr	r1, [pc, #56]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800470e:	4313      	orrs	r3, r2
 8004710:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004712:	f000 f821 	bl	8004758 <HAL_RCC_GetSysClockFreq>
 8004716:	4602      	mov	r2, r0
 8004718:	4b0b      	ldr	r3, [pc, #44]	@ (8004748 <HAL_RCC_ClockConfig+0x1bc>)
 800471a:	689b      	ldr	r3, [r3, #8]
 800471c:	091b      	lsrs	r3, r3, #4
 800471e:	f003 030f 	and.w	r3, r3, #15
 8004722:	490a      	ldr	r1, [pc, #40]	@ (800474c <HAL_RCC_ClockConfig+0x1c0>)
 8004724:	5ccb      	ldrb	r3, [r1, r3]
 8004726:	fa22 f303 	lsr.w	r3, r2, r3
 800472a:	4a09      	ldr	r2, [pc, #36]	@ (8004750 <HAL_RCC_ClockConfig+0x1c4>)
 800472c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 800472e:	4b09      	ldr	r3, [pc, #36]	@ (8004754 <HAL_RCC_ClockConfig+0x1c8>)
 8004730:	681b      	ldr	r3, [r3, #0]
 8004732:	4618      	mov	r0, r3
 8004734:	f7fe f812 	bl	800275c <HAL_InitTick>

  return HAL_OK;
 8004738:	2300      	movs	r3, #0
}
 800473a:	4618      	mov	r0, r3
 800473c:	3710      	adds	r7, #16
 800473e:	46bd      	mov	sp, r7
 8004740:	bd80      	pop	{r7, pc}
 8004742:	bf00      	nop
 8004744:	40023c00 	.word	0x40023c00
 8004748:	40023800 	.word	0x40023800
 800474c:	08009604 	.word	0x08009604
 8004750:	20000018 	.word	0x20000018
 8004754:	2000001c 	.word	0x2000001c

08004758 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004758:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800475c:	b094      	sub	sp, #80	@ 0x50
 800475e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8004760:	2300      	movs	r3, #0
 8004762:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8004764:	2300      	movs	r3, #0
 8004766:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8004768:	2300      	movs	r3, #0
 800476a:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 800476c:	2300      	movs	r3, #0
 800476e:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8004770:	4b79      	ldr	r3, [pc, #484]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 8004772:	689b      	ldr	r3, [r3, #8]
 8004774:	f003 030c 	and.w	r3, r3, #12
 8004778:	2b08      	cmp	r3, #8
 800477a:	d00d      	beq.n	8004798 <HAL_RCC_GetSysClockFreq+0x40>
 800477c:	2b08      	cmp	r3, #8
 800477e:	f200 80e1 	bhi.w	8004944 <HAL_RCC_GetSysClockFreq+0x1ec>
 8004782:	2b00      	cmp	r3, #0
 8004784:	d002      	beq.n	800478c <HAL_RCC_GetSysClockFreq+0x34>
 8004786:	2b04      	cmp	r3, #4
 8004788:	d003      	beq.n	8004792 <HAL_RCC_GetSysClockFreq+0x3a>
 800478a:	e0db      	b.n	8004944 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800478c:	4b73      	ldr	r3, [pc, #460]	@ (800495c <HAL_RCC_GetSysClockFreq+0x204>)
 800478e:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004790:	e0db      	b.n	800494a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8004792:	4b73      	ldr	r3, [pc, #460]	@ (8004960 <HAL_RCC_GetSysClockFreq+0x208>)
 8004794:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004796:	e0d8      	b.n	800494a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004798:	4b6f      	ldr	r3, [pc, #444]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 800479a:	685b      	ldr	r3, [r3, #4]
 800479c:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 80047a0:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80047a2:	4b6d      	ldr	r3, [pc, #436]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 80047a4:	685b      	ldr	r3, [r3, #4]
 80047a6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	d063      	beq.n	8004876 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80047ae:	4b6a      	ldr	r3, [pc, #424]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 80047b0:	685b      	ldr	r3, [r3, #4]
 80047b2:	099b      	lsrs	r3, r3, #6
 80047b4:	2200      	movs	r2, #0
 80047b6:	63bb      	str	r3, [r7, #56]	@ 0x38
 80047b8:	63fa      	str	r2, [r7, #60]	@ 0x3c
 80047ba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80047bc:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80047c0:	633b      	str	r3, [r7, #48]	@ 0x30
 80047c2:	2300      	movs	r3, #0
 80047c4:	637b      	str	r3, [r7, #52]	@ 0x34
 80047c6:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 80047ca:	4622      	mov	r2, r4
 80047cc:	462b      	mov	r3, r5
 80047ce:	f04f 0000 	mov.w	r0, #0
 80047d2:	f04f 0100 	mov.w	r1, #0
 80047d6:	0159      	lsls	r1, r3, #5
 80047d8:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80047dc:	0150      	lsls	r0, r2, #5
 80047de:	4602      	mov	r2, r0
 80047e0:	460b      	mov	r3, r1
 80047e2:	4621      	mov	r1, r4
 80047e4:	1a51      	subs	r1, r2, r1
 80047e6:	6139      	str	r1, [r7, #16]
 80047e8:	4629      	mov	r1, r5
 80047ea:	eb63 0301 	sbc.w	r3, r3, r1
 80047ee:	617b      	str	r3, [r7, #20]
 80047f0:	f04f 0200 	mov.w	r2, #0
 80047f4:	f04f 0300 	mov.w	r3, #0
 80047f8:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80047fc:	4659      	mov	r1, fp
 80047fe:	018b      	lsls	r3, r1, #6
 8004800:	4651      	mov	r1, sl
 8004802:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 8004806:	4651      	mov	r1, sl
 8004808:	018a      	lsls	r2, r1, #6
 800480a:	4651      	mov	r1, sl
 800480c:	ebb2 0801 	subs.w	r8, r2, r1
 8004810:	4659      	mov	r1, fp
 8004812:	eb63 0901 	sbc.w	r9, r3, r1
 8004816:	f04f 0200 	mov.w	r2, #0
 800481a:	f04f 0300 	mov.w	r3, #0
 800481e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8004822:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004826:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800482a:	4690      	mov	r8, r2
 800482c:	4699      	mov	r9, r3
 800482e:	4623      	mov	r3, r4
 8004830:	eb18 0303 	adds.w	r3, r8, r3
 8004834:	60bb      	str	r3, [r7, #8]
 8004836:	462b      	mov	r3, r5
 8004838:	eb49 0303 	adc.w	r3, r9, r3
 800483c:	60fb      	str	r3, [r7, #12]
 800483e:	f04f 0200 	mov.w	r2, #0
 8004842:	f04f 0300 	mov.w	r3, #0
 8004846:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800484a:	4629      	mov	r1, r5
 800484c:	024b      	lsls	r3, r1, #9
 800484e:	4621      	mov	r1, r4
 8004850:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004854:	4621      	mov	r1, r4
 8004856:	024a      	lsls	r2, r1, #9
 8004858:	4610      	mov	r0, r2
 800485a:	4619      	mov	r1, r3
 800485c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800485e:	2200      	movs	r2, #0
 8004860:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004862:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004864:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8004868:	f7fc f9f6 	bl	8000c58 <__aeabi_uldivmod>
 800486c:	4602      	mov	r2, r0
 800486e:	460b      	mov	r3, r1
 8004870:	4613      	mov	r3, r2
 8004872:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004874:	e058      	b.n	8004928 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004876:	4b38      	ldr	r3, [pc, #224]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 8004878:	685b      	ldr	r3, [r3, #4]
 800487a:	099b      	lsrs	r3, r3, #6
 800487c:	2200      	movs	r2, #0
 800487e:	4618      	mov	r0, r3
 8004880:	4611      	mov	r1, r2
 8004882:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004886:	623b      	str	r3, [r7, #32]
 8004888:	2300      	movs	r3, #0
 800488a:	627b      	str	r3, [r7, #36]	@ 0x24
 800488c:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8004890:	4642      	mov	r2, r8
 8004892:	464b      	mov	r3, r9
 8004894:	f04f 0000 	mov.w	r0, #0
 8004898:	f04f 0100 	mov.w	r1, #0
 800489c:	0159      	lsls	r1, r3, #5
 800489e:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80048a2:	0150      	lsls	r0, r2, #5
 80048a4:	4602      	mov	r2, r0
 80048a6:	460b      	mov	r3, r1
 80048a8:	4641      	mov	r1, r8
 80048aa:	ebb2 0a01 	subs.w	sl, r2, r1
 80048ae:	4649      	mov	r1, r9
 80048b0:	eb63 0b01 	sbc.w	fp, r3, r1
 80048b4:	f04f 0200 	mov.w	r2, #0
 80048b8:	f04f 0300 	mov.w	r3, #0
 80048bc:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80048c0:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80048c4:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80048c8:	ebb2 040a 	subs.w	r4, r2, sl
 80048cc:	eb63 050b 	sbc.w	r5, r3, fp
 80048d0:	f04f 0200 	mov.w	r2, #0
 80048d4:	f04f 0300 	mov.w	r3, #0
 80048d8:	00eb      	lsls	r3, r5, #3
 80048da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80048de:	00e2      	lsls	r2, r4, #3
 80048e0:	4614      	mov	r4, r2
 80048e2:	461d      	mov	r5, r3
 80048e4:	4643      	mov	r3, r8
 80048e6:	18e3      	adds	r3, r4, r3
 80048e8:	603b      	str	r3, [r7, #0]
 80048ea:	464b      	mov	r3, r9
 80048ec:	eb45 0303 	adc.w	r3, r5, r3
 80048f0:	607b      	str	r3, [r7, #4]
 80048f2:	f04f 0200 	mov.w	r2, #0
 80048f6:	f04f 0300 	mov.w	r3, #0
 80048fa:	e9d7 4500 	ldrd	r4, r5, [r7]
 80048fe:	4629      	mov	r1, r5
 8004900:	028b      	lsls	r3, r1, #10
 8004902:	4621      	mov	r1, r4
 8004904:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8004908:	4621      	mov	r1, r4
 800490a:	028a      	lsls	r2, r1, #10
 800490c:	4610      	mov	r0, r2
 800490e:	4619      	mov	r1, r3
 8004910:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8004912:	2200      	movs	r2, #0
 8004914:	61bb      	str	r3, [r7, #24]
 8004916:	61fa      	str	r2, [r7, #28]
 8004918:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800491c:	f7fc f99c 	bl	8000c58 <__aeabi_uldivmod>
 8004920:	4602      	mov	r2, r0
 8004922:	460b      	mov	r3, r1
 8004924:	4613      	mov	r3, r2
 8004926:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8004928:	4b0b      	ldr	r3, [pc, #44]	@ (8004958 <HAL_RCC_GetSysClockFreq+0x200>)
 800492a:	685b      	ldr	r3, [r3, #4]
 800492c:	0c1b      	lsrs	r3, r3, #16
 800492e:	f003 0303 	and.w	r3, r3, #3
 8004932:	3301      	adds	r3, #1
 8004934:	005b      	lsls	r3, r3, #1
 8004936:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8004938:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800493a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800493c:	fbb2 f3f3 	udiv	r3, r2, r3
 8004940:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004942:	e002      	b.n	800494a <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004944:	4b05      	ldr	r3, [pc, #20]	@ (800495c <HAL_RCC_GetSysClockFreq+0x204>)
 8004946:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8004948:	bf00      	nop
    }
  }
  return sysclockfreq;
 800494a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 800494c:	4618      	mov	r0, r3
 800494e:	3750      	adds	r7, #80	@ 0x50
 8004950:	46bd      	mov	sp, r7
 8004952:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004956:	bf00      	nop
 8004958:	40023800 	.word	0x40023800
 800495c:	00f42400 	.word	0x00f42400
 8004960:	007a1200 	.word	0x007a1200

08004964 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004964:	b480      	push	{r7}
 8004966:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004968:	4b03      	ldr	r3, [pc, #12]	@ (8004978 <HAL_RCC_GetHCLKFreq+0x14>)
 800496a:	681b      	ldr	r3, [r3, #0]
}
 800496c:	4618      	mov	r0, r3
 800496e:	46bd      	mov	sp, r7
 8004970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004974:	4770      	bx	lr
 8004976:	bf00      	nop
 8004978:	20000018 	.word	0x20000018

0800497c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800497c:	b580      	push	{r7, lr}
 800497e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004980:	f7ff fff0 	bl	8004964 <HAL_RCC_GetHCLKFreq>
 8004984:	4602      	mov	r2, r0
 8004986:	4b05      	ldr	r3, [pc, #20]	@ (800499c <HAL_RCC_GetPCLK1Freq+0x20>)
 8004988:	689b      	ldr	r3, [r3, #8]
 800498a:	0a9b      	lsrs	r3, r3, #10
 800498c:	f003 0307 	and.w	r3, r3, #7
 8004990:	4903      	ldr	r1, [pc, #12]	@ (80049a0 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004992:	5ccb      	ldrb	r3, [r1, r3]
 8004994:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004998:	4618      	mov	r0, r3
 800499a:	bd80      	pop	{r7, pc}
 800499c:	40023800 	.word	0x40023800
 80049a0:	08009614 	.word	0x08009614

080049a4 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80049a4:	b580      	push	{r7, lr}
 80049a6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80049a8:	f7ff ffdc 	bl	8004964 <HAL_RCC_GetHCLKFreq>
 80049ac:	4602      	mov	r2, r0
 80049ae:	4b05      	ldr	r3, [pc, #20]	@ (80049c4 <HAL_RCC_GetPCLK2Freq+0x20>)
 80049b0:	689b      	ldr	r3, [r3, #8]
 80049b2:	0b5b      	lsrs	r3, r3, #13
 80049b4:	f003 0307 	and.w	r3, r3, #7
 80049b8:	4903      	ldr	r1, [pc, #12]	@ (80049c8 <HAL_RCC_GetPCLK2Freq+0x24>)
 80049ba:	5ccb      	ldrb	r3, [r1, r3]
 80049bc:	fa22 f303 	lsr.w	r3, r2, r3
}
 80049c0:	4618      	mov	r0, r3
 80049c2:	bd80      	pop	{r7, pc}
 80049c4:	40023800 	.word	0x40023800
 80049c8:	08009614 	.word	0x08009614

080049cc <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80049cc:	b580      	push	{r7, lr}
 80049ce:	b082      	sub	sp, #8
 80049d0:	af00      	add	r7, sp, #0
 80049d2:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80049d4:	687b      	ldr	r3, [r7, #4]
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	d101      	bne.n	80049de <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80049da:	2301      	movs	r3, #1
 80049dc:	e041      	b.n	8004a62 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80049e4:	b2db      	uxtb	r3, r3
 80049e6:	2b00      	cmp	r3, #0
 80049e8:	d106      	bne.n	80049f8 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80049ea:	687b      	ldr	r3, [r7, #4]
 80049ec:	2200      	movs	r2, #0
 80049ee:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80049f2:	6878      	ldr	r0, [r7, #4]
 80049f4:	f7fd fbec 	bl	80021d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	2202      	movs	r2, #2
 80049fc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004a00:	687b      	ldr	r3, [r7, #4]
 8004a02:	681a      	ldr	r2, [r3, #0]
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	3304      	adds	r3, #4
 8004a08:	4619      	mov	r1, r3
 8004a0a:	4610      	mov	r0, r2
 8004a0c:	f000 fdfa 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004a10:	687b      	ldr	r3, [r7, #4]
 8004a12:	2201      	movs	r2, #1
 8004a14:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	2201      	movs	r2, #1
 8004a1c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2201      	movs	r2, #1
 8004a24:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2201      	movs	r2, #1
 8004a2c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004a30:	687b      	ldr	r3, [r7, #4]
 8004a32:	2201      	movs	r2, #1
 8004a34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004a38:	687b      	ldr	r3, [r7, #4]
 8004a3a:	2201      	movs	r2, #1
 8004a3c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004a40:	687b      	ldr	r3, [r7, #4]
 8004a42:	2201      	movs	r2, #1
 8004a44:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	2201      	movs	r2, #1
 8004a4c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004a50:	687b      	ldr	r3, [r7, #4]
 8004a52:	2201      	movs	r2, #1
 8004a54:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004a58:	687b      	ldr	r3, [r7, #4]
 8004a5a:	2201      	movs	r2, #1
 8004a5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004a60:	2300      	movs	r3, #0
}
 8004a62:	4618      	mov	r0, r3
 8004a64:	3708      	adds	r7, #8
 8004a66:	46bd      	mov	sp, r7
 8004a68:	bd80      	pop	{r7, pc}
	...

08004a6c <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004a6c:	b480      	push	{r7}
 8004a6e:	b085      	sub	sp, #20
 8004a70:	af00      	add	r7, sp, #0
 8004a72:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004a7a:	b2db      	uxtb	r3, r3
 8004a7c:	2b01      	cmp	r3, #1
 8004a7e:	d001      	beq.n	8004a84 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8004a80:	2301      	movs	r3, #1
 8004a82:	e044      	b.n	8004b0e <HAL_TIM_Base_Start_IT+0xa2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	2202      	movs	r2, #2
 8004a88:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	681b      	ldr	r3, [r3, #0]
 8004a90:	68da      	ldr	r2, [r3, #12]
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	681b      	ldr	r3, [r3, #0]
 8004a96:	f042 0201 	orr.w	r2, r2, #1
 8004a9a:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	4a1e      	ldr	r2, [pc, #120]	@ (8004b1c <HAL_TIM_Base_Start_IT+0xb0>)
 8004aa2:	4293      	cmp	r3, r2
 8004aa4:	d018      	beq.n	8004ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8004aa6:	687b      	ldr	r3, [r7, #4]
 8004aa8:	681b      	ldr	r3, [r3, #0]
 8004aaa:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004aae:	d013      	beq.n	8004ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8004ab0:	687b      	ldr	r3, [r7, #4]
 8004ab2:	681b      	ldr	r3, [r3, #0]
 8004ab4:	4a1a      	ldr	r2, [pc, #104]	@ (8004b20 <HAL_TIM_Base_Start_IT+0xb4>)
 8004ab6:	4293      	cmp	r3, r2
 8004ab8:	d00e      	beq.n	8004ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8004aba:	687b      	ldr	r3, [r7, #4]
 8004abc:	681b      	ldr	r3, [r3, #0]
 8004abe:	4a19      	ldr	r2, [pc, #100]	@ (8004b24 <HAL_TIM_Base_Start_IT+0xb8>)
 8004ac0:	4293      	cmp	r3, r2
 8004ac2:	d009      	beq.n	8004ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8004ac4:	687b      	ldr	r3, [r7, #4]
 8004ac6:	681b      	ldr	r3, [r3, #0]
 8004ac8:	4a17      	ldr	r2, [pc, #92]	@ (8004b28 <HAL_TIM_Base_Start_IT+0xbc>)
 8004aca:	4293      	cmp	r3, r2
 8004acc:	d004      	beq.n	8004ad8 <HAL_TIM_Base_Start_IT+0x6c>
 8004ace:	687b      	ldr	r3, [r7, #4]
 8004ad0:	681b      	ldr	r3, [r3, #0]
 8004ad2:	4a16      	ldr	r2, [pc, #88]	@ (8004b2c <HAL_TIM_Base_Start_IT+0xc0>)
 8004ad4:	4293      	cmp	r3, r2
 8004ad6:	d111      	bne.n	8004afc <HAL_TIM_Base_Start_IT+0x90>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004ad8:	687b      	ldr	r3, [r7, #4]
 8004ada:	681b      	ldr	r3, [r3, #0]
 8004adc:	689b      	ldr	r3, [r3, #8]
 8004ade:	f003 0307 	and.w	r3, r3, #7
 8004ae2:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004ae4:	68fb      	ldr	r3, [r7, #12]
 8004ae6:	2b06      	cmp	r3, #6
 8004ae8:	d010      	beq.n	8004b0c <HAL_TIM_Base_Start_IT+0xa0>
    {
      __HAL_TIM_ENABLE(htim);
 8004aea:	687b      	ldr	r3, [r7, #4]
 8004aec:	681b      	ldr	r3, [r3, #0]
 8004aee:	681a      	ldr	r2, [r3, #0]
 8004af0:	687b      	ldr	r3, [r7, #4]
 8004af2:	681b      	ldr	r3, [r3, #0]
 8004af4:	f042 0201 	orr.w	r2, r2, #1
 8004af8:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004afa:	e007      	b.n	8004b0c <HAL_TIM_Base_Start_IT+0xa0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	681b      	ldr	r3, [r3, #0]
 8004b00:	681a      	ldr	r2, [r3, #0]
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	f042 0201 	orr.w	r2, r2, #1
 8004b0a:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004b0c:	2300      	movs	r3, #0
}
 8004b0e:	4618      	mov	r0, r3
 8004b10:	3714      	adds	r7, #20
 8004b12:	46bd      	mov	sp, r7
 8004b14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b18:	4770      	bx	lr
 8004b1a:	bf00      	nop
 8004b1c:	40010000 	.word	0x40010000
 8004b20:	40000400 	.word	0x40000400
 8004b24:	40000800 	.word	0x40000800
 8004b28:	40000c00 	.word	0x40000c00
 8004b2c:	40014000 	.word	0x40014000

08004b30 <HAL_TIM_OC_Init>:
  *         Ex: call @ref HAL_TIM_OC_DeInit() before HAL_TIM_OC_Init()
  * @param  htim TIM Output Compare handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Init(TIM_HandleTypeDef *htim)
{
 8004b30:	b580      	push	{r7, lr}
 8004b32:	b082      	sub	sp, #8
 8004b34:	af00      	add	r7, sp, #0
 8004b36:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2b00      	cmp	r3, #0
 8004b3c:	d101      	bne.n	8004b42 <HAL_TIM_OC_Init+0x12>
  {
    return HAL_ERROR;
 8004b3e:	2301      	movs	r3, #1
 8004b40:	e041      	b.n	8004bc6 <HAL_TIM_OC_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004b42:	687b      	ldr	r3, [r7, #4]
 8004b44:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004b48:	b2db      	uxtb	r3, r3
 8004b4a:	2b00      	cmp	r3, #0
 8004b4c:	d106      	bne.n	8004b5c <HAL_TIM_OC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	2200      	movs	r2, #0
 8004b52:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->OC_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_OC_MspInit(htim);
 8004b56:	6878      	ldr	r0, [r7, #4]
 8004b58:	f000 f839 	bl	8004bce <HAL_TIM_OC_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	2202      	movs	r2, #2
 8004b60:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the Output Compare */
  TIM_Base_SetConfig(htim->Instance,  &htim->Init);
 8004b64:	687b      	ldr	r3, [r7, #4]
 8004b66:	681a      	ldr	r2, [r3, #0]
 8004b68:	687b      	ldr	r3, [r7, #4]
 8004b6a:	3304      	adds	r3, #4
 8004b6c:	4619      	mov	r1, r3
 8004b6e:	4610      	mov	r0, r2
 8004b70:	f000 fd48 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004b74:	687b      	ldr	r3, [r7, #4]
 8004b76:	2201      	movs	r2, #1
 8004b78:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b7c:	687b      	ldr	r3, [r7, #4]
 8004b7e:	2201      	movs	r2, #1
 8004b80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004b84:	687b      	ldr	r3, [r7, #4]
 8004b86:	2201      	movs	r2, #1
 8004b88:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004b8c:	687b      	ldr	r3, [r7, #4]
 8004b8e:	2201      	movs	r2, #1
 8004b90:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	2201      	movs	r2, #1
 8004b98:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2201      	movs	r2, #1
 8004ba0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004ba4:	687b      	ldr	r3, [r7, #4]
 8004ba6:	2201      	movs	r2, #1
 8004ba8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	2201      	movs	r2, #1
 8004bb0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004bb4:	687b      	ldr	r3, [r7, #4]
 8004bb6:	2201      	movs	r2, #1
 8004bb8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004bbc:	687b      	ldr	r3, [r7, #4]
 8004bbe:	2201      	movs	r2, #1
 8004bc0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004bc4:	2300      	movs	r3, #0
}
 8004bc6:	4618      	mov	r0, r3
 8004bc8:	3708      	adds	r7, #8
 8004bca:	46bd      	mov	sp, r7
 8004bcc:	bd80      	pop	{r7, pc}

08004bce <HAL_TIM_OC_MspInit>:
  * @brief  Initializes the TIM Output Compare MSP.
  * @param  htim TIM Output Compare handle
  * @retval None
  */
__weak void HAL_TIM_OC_MspInit(TIM_HandleTypeDef *htim)
{
 8004bce:	b480      	push	{r7}
 8004bd0:	b083      	sub	sp, #12
 8004bd2:	af00      	add	r7, sp, #0
 8004bd4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_MspInit could be implemented in the user file
   */
}
 8004bd6:	bf00      	nop
 8004bd8:	370c      	adds	r7, #12
 8004bda:	46bd      	mov	sp, r7
 8004bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004be0:	4770      	bx	lr
	...

08004be4 <HAL_TIM_OC_Start_IT>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_Start_IT(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004be4:	b580      	push	{r7, lr}
 8004be6:	b084      	sub	sp, #16
 8004be8:	af00      	add	r7, sp, #0
 8004bea:	6078      	str	r0, [r7, #4]
 8004bec:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004bee:	2300      	movs	r3, #0
 8004bf0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	2b00      	cmp	r3, #0
 8004bf6:	d109      	bne.n	8004c0c <HAL_TIM_OC_Start_IT+0x28>
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004bfe:	b2db      	uxtb	r3, r3
 8004c00:	2b01      	cmp	r3, #1
 8004c02:	bf14      	ite	ne
 8004c04:	2301      	movne	r3, #1
 8004c06:	2300      	moveq	r3, #0
 8004c08:	b2db      	uxtb	r3, r3
 8004c0a:	e022      	b.n	8004c52 <HAL_TIM_OC_Start_IT+0x6e>
 8004c0c:	683b      	ldr	r3, [r7, #0]
 8004c0e:	2b04      	cmp	r3, #4
 8004c10:	d109      	bne.n	8004c26 <HAL_TIM_OC_Start_IT+0x42>
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004c18:	b2db      	uxtb	r3, r3
 8004c1a:	2b01      	cmp	r3, #1
 8004c1c:	bf14      	ite	ne
 8004c1e:	2301      	movne	r3, #1
 8004c20:	2300      	moveq	r3, #0
 8004c22:	b2db      	uxtb	r3, r3
 8004c24:	e015      	b.n	8004c52 <HAL_TIM_OC_Start_IT+0x6e>
 8004c26:	683b      	ldr	r3, [r7, #0]
 8004c28:	2b08      	cmp	r3, #8
 8004c2a:	d109      	bne.n	8004c40 <HAL_TIM_OC_Start_IT+0x5c>
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004c32:	b2db      	uxtb	r3, r3
 8004c34:	2b01      	cmp	r3, #1
 8004c36:	bf14      	ite	ne
 8004c38:	2301      	movne	r3, #1
 8004c3a:	2300      	moveq	r3, #0
 8004c3c:	b2db      	uxtb	r3, r3
 8004c3e:	e008      	b.n	8004c52 <HAL_TIM_OC_Start_IT+0x6e>
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c46:	b2db      	uxtb	r3, r3
 8004c48:	2b01      	cmp	r3, #1
 8004c4a:	bf14      	ite	ne
 8004c4c:	2301      	movne	r3, #1
 8004c4e:	2300      	moveq	r3, #0
 8004c50:	b2db      	uxtb	r3, r3
 8004c52:	2b00      	cmp	r3, #0
 8004c54:	d001      	beq.n	8004c5a <HAL_TIM_OC_Start_IT+0x76>
  {
    return HAL_ERROR;
 8004c56:	2301      	movs	r3, #1
 8004c58:	e0b3      	b.n	8004dc2 <HAL_TIM_OC_Start_IT+0x1de>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004c5a:	683b      	ldr	r3, [r7, #0]
 8004c5c:	2b00      	cmp	r3, #0
 8004c5e:	d104      	bne.n	8004c6a <HAL_TIM_OC_Start_IT+0x86>
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	2202      	movs	r2, #2
 8004c64:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004c68:	e013      	b.n	8004c92 <HAL_TIM_OC_Start_IT+0xae>
 8004c6a:	683b      	ldr	r3, [r7, #0]
 8004c6c:	2b04      	cmp	r3, #4
 8004c6e:	d104      	bne.n	8004c7a <HAL_TIM_OC_Start_IT+0x96>
 8004c70:	687b      	ldr	r3, [r7, #4]
 8004c72:	2202      	movs	r2, #2
 8004c74:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004c78:	e00b      	b.n	8004c92 <HAL_TIM_OC_Start_IT+0xae>
 8004c7a:	683b      	ldr	r3, [r7, #0]
 8004c7c:	2b08      	cmp	r3, #8
 8004c7e:	d104      	bne.n	8004c8a <HAL_TIM_OC_Start_IT+0xa6>
 8004c80:	687b      	ldr	r3, [r7, #4]
 8004c82:	2202      	movs	r2, #2
 8004c84:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004c88:	e003      	b.n	8004c92 <HAL_TIM_OC_Start_IT+0xae>
 8004c8a:	687b      	ldr	r3, [r7, #4]
 8004c8c:	2202      	movs	r2, #2
 8004c8e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  switch (Channel)
 8004c92:	683b      	ldr	r3, [r7, #0]
 8004c94:	2b0c      	cmp	r3, #12
 8004c96:	d841      	bhi.n	8004d1c <HAL_TIM_OC_Start_IT+0x138>
 8004c98:	a201      	add	r2, pc, #4	@ (adr r2, 8004ca0 <HAL_TIM_OC_Start_IT+0xbc>)
 8004c9a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004c9e:	bf00      	nop
 8004ca0:	08004cd5 	.word	0x08004cd5
 8004ca4:	08004d1d 	.word	0x08004d1d
 8004ca8:	08004d1d 	.word	0x08004d1d
 8004cac:	08004d1d 	.word	0x08004d1d
 8004cb0:	08004ce7 	.word	0x08004ce7
 8004cb4:	08004d1d 	.word	0x08004d1d
 8004cb8:	08004d1d 	.word	0x08004d1d
 8004cbc:	08004d1d 	.word	0x08004d1d
 8004cc0:	08004cf9 	.word	0x08004cf9
 8004cc4:	08004d1d 	.word	0x08004d1d
 8004cc8:	08004d1d 	.word	0x08004d1d
 8004ccc:	08004d1d 	.word	0x08004d1d
 8004cd0:	08004d0b 	.word	0x08004d0b
  {
    case TIM_CHANNEL_1:
    {
      /* Enable the TIM Capture/Compare 1 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC1);
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	681b      	ldr	r3, [r3, #0]
 8004cd8:	68da      	ldr	r2, [r3, #12]
 8004cda:	687b      	ldr	r3, [r7, #4]
 8004cdc:	681b      	ldr	r3, [r3, #0]
 8004cde:	f042 0202 	orr.w	r2, r2, #2
 8004ce2:	60da      	str	r2, [r3, #12]
      break;
 8004ce4:	e01d      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_2:
    {
      /* Enable the TIM Capture/Compare 2 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC2);
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	681b      	ldr	r3, [r3, #0]
 8004cea:	68da      	ldr	r2, [r3, #12]
 8004cec:	687b      	ldr	r3, [r7, #4]
 8004cee:	681b      	ldr	r3, [r3, #0]
 8004cf0:	f042 0204 	orr.w	r2, r2, #4
 8004cf4:	60da      	str	r2, [r3, #12]
      break;
 8004cf6:	e014      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_3:
    {
      /* Enable the TIM Capture/Compare 3 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC3);
 8004cf8:	687b      	ldr	r3, [r7, #4]
 8004cfa:	681b      	ldr	r3, [r3, #0]
 8004cfc:	68da      	ldr	r2, [r3, #12]
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	f042 0208 	orr.w	r2, r2, #8
 8004d06:	60da      	str	r2, [r3, #12]
      break;
 8004d08:	e00b      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x13e>
    }

    case TIM_CHANNEL_4:
    {
      /* Enable the TIM Capture/Compare 4 interrupt */
      __HAL_TIM_ENABLE_IT(htim, TIM_IT_CC4);
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	68da      	ldr	r2, [r3, #12]
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	f042 0210 	orr.w	r2, r2, #16
 8004d18:	60da      	str	r2, [r3, #12]
      break;
 8004d1a:	e002      	b.n	8004d22 <HAL_TIM_OC_Start_IT+0x13e>
    }

    default:
      status = HAL_ERROR;
 8004d1c:	2301      	movs	r3, #1
 8004d1e:	73fb      	strb	r3, [r7, #15]
      break;
 8004d20:	bf00      	nop
  }

  if (status == HAL_OK)
 8004d22:	7bfb      	ldrb	r3, [r7, #15]
 8004d24:	2b00      	cmp	r3, #0
 8004d26:	d14b      	bne.n	8004dc0 <HAL_TIM_OC_Start_IT+0x1dc>
  {
    /* Enable the Output compare channel */
    TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	681b      	ldr	r3, [r3, #0]
 8004d2c:	2201      	movs	r2, #1
 8004d2e:	6839      	ldr	r1, [r7, #0]
 8004d30:	4618      	mov	r0, r3
 8004d32:	f000 ff13 	bl	8005b5c <TIM_CCxChannelCmd>

    if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	4a24      	ldr	r2, [pc, #144]	@ (8004dcc <HAL_TIM_OC_Start_IT+0x1e8>)
 8004d3c:	4293      	cmp	r3, r2
 8004d3e:	d107      	bne.n	8004d50 <HAL_TIM_OC_Start_IT+0x16c>
    {
      /* Enable the main output */
      __HAL_TIM_MOE_ENABLE(htim);
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	681b      	ldr	r3, [r3, #0]
 8004d44:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004d4e:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
    if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004d50:	687b      	ldr	r3, [r7, #4]
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	4a1d      	ldr	r2, [pc, #116]	@ (8004dcc <HAL_TIM_OC_Start_IT+0x1e8>)
 8004d56:	4293      	cmp	r3, r2
 8004d58:	d018      	beq.n	8004d8c <HAL_TIM_OC_Start_IT+0x1a8>
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	681b      	ldr	r3, [r3, #0]
 8004d5e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004d62:	d013      	beq.n	8004d8c <HAL_TIM_OC_Start_IT+0x1a8>
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	681b      	ldr	r3, [r3, #0]
 8004d68:	4a19      	ldr	r2, [pc, #100]	@ (8004dd0 <HAL_TIM_OC_Start_IT+0x1ec>)
 8004d6a:	4293      	cmp	r3, r2
 8004d6c:	d00e      	beq.n	8004d8c <HAL_TIM_OC_Start_IT+0x1a8>
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	681b      	ldr	r3, [r3, #0]
 8004d72:	4a18      	ldr	r2, [pc, #96]	@ (8004dd4 <HAL_TIM_OC_Start_IT+0x1f0>)
 8004d74:	4293      	cmp	r3, r2
 8004d76:	d009      	beq.n	8004d8c <HAL_TIM_OC_Start_IT+0x1a8>
 8004d78:	687b      	ldr	r3, [r7, #4]
 8004d7a:	681b      	ldr	r3, [r3, #0]
 8004d7c:	4a16      	ldr	r2, [pc, #88]	@ (8004dd8 <HAL_TIM_OC_Start_IT+0x1f4>)
 8004d7e:	4293      	cmp	r3, r2
 8004d80:	d004      	beq.n	8004d8c <HAL_TIM_OC_Start_IT+0x1a8>
 8004d82:	687b      	ldr	r3, [r7, #4]
 8004d84:	681b      	ldr	r3, [r3, #0]
 8004d86:	4a15      	ldr	r2, [pc, #84]	@ (8004ddc <HAL_TIM_OC_Start_IT+0x1f8>)
 8004d88:	4293      	cmp	r3, r2
 8004d8a:	d111      	bne.n	8004db0 <HAL_TIM_OC_Start_IT+0x1cc>
    {
      tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004d8c:	687b      	ldr	r3, [r7, #4]
 8004d8e:	681b      	ldr	r3, [r3, #0]
 8004d90:	689b      	ldr	r3, [r3, #8]
 8004d92:	f003 0307 	and.w	r3, r3, #7
 8004d96:	60bb      	str	r3, [r7, #8]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004d98:	68bb      	ldr	r3, [r7, #8]
 8004d9a:	2b06      	cmp	r3, #6
 8004d9c:	d010      	beq.n	8004dc0 <HAL_TIM_OC_Start_IT+0x1dc>
      {
        __HAL_TIM_ENABLE(htim);
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	681a      	ldr	r2, [r3, #0]
 8004da4:	687b      	ldr	r3, [r7, #4]
 8004da6:	681b      	ldr	r3, [r3, #0]
 8004da8:	f042 0201 	orr.w	r2, r2, #1
 8004dac:	601a      	str	r2, [r3, #0]
      if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004dae:	e007      	b.n	8004dc0 <HAL_TIM_OC_Start_IT+0x1dc>
      }
    }
    else
    {
      __HAL_TIM_ENABLE(htim);
 8004db0:	687b      	ldr	r3, [r7, #4]
 8004db2:	681b      	ldr	r3, [r3, #0]
 8004db4:	681a      	ldr	r2, [r3, #0]
 8004db6:	687b      	ldr	r3, [r7, #4]
 8004db8:	681b      	ldr	r3, [r3, #0]
 8004dba:	f042 0201 	orr.w	r2, r2, #1
 8004dbe:	601a      	str	r2, [r3, #0]
    }
  }

  /* Return function status */
  return status;
 8004dc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8004dc2:	4618      	mov	r0, r3
 8004dc4:	3710      	adds	r7, #16
 8004dc6:	46bd      	mov	sp, r7
 8004dc8:	bd80      	pop	{r7, pc}
 8004dca:	bf00      	nop
 8004dcc:	40010000 	.word	0x40010000
 8004dd0:	40000400 	.word	0x40000400
 8004dd4:	40000800 	.word	0x40000800
 8004dd8:	40000c00 	.word	0x40000c00
 8004ddc:	40014000 	.word	0x40014000

08004de0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8004de0:	b580      	push	{r7, lr}
 8004de2:	b082      	sub	sp, #8
 8004de4:	af00      	add	r7, sp, #0
 8004de6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004de8:	687b      	ldr	r3, [r7, #4]
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d101      	bne.n	8004df2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8004dee:	2301      	movs	r3, #1
 8004df0:	e041      	b.n	8004e76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004df8:	b2db      	uxtb	r3, r3
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d106      	bne.n	8004e0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	2200      	movs	r2, #0
 8004e02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8004e06:	6878      	ldr	r0, [r7, #4]
 8004e08:	f000 f839 	bl	8004e7e <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2202      	movs	r2, #2
 8004e10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681a      	ldr	r2, [r3, #0]
 8004e18:	687b      	ldr	r3, [r7, #4]
 8004e1a:	3304      	adds	r3, #4
 8004e1c:	4619      	mov	r1, r3
 8004e1e:	4610      	mov	r0, r2
 8004e20:	f000 fbf0 	bl	8005604 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	2201      	movs	r2, #1
 8004e28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	2201      	movs	r2, #1
 8004e30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	2201      	movs	r2, #1
 8004e38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2201      	movs	r2, #1
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	2201      	movs	r2, #1
 8004e48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2201      	movs	r2, #1
 8004e50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2201      	movs	r2, #1
 8004e58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	2201      	movs	r2, #1
 8004e60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	2201      	movs	r2, #1
 8004e68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004e6c:	687b      	ldr	r3, [r7, #4]
 8004e6e:	2201      	movs	r2, #1
 8004e70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8004e74:	2300      	movs	r3, #0
}
 8004e76:	4618      	mov	r0, r3
 8004e78:	3708      	adds	r7, #8
 8004e7a:	46bd      	mov	sp, r7
 8004e7c:	bd80      	pop	{r7, pc}

08004e7e <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8004e7e:	b480      	push	{r7}
 8004e80:	b083      	sub	sp, #12
 8004e82:	af00      	add	r7, sp, #0
 8004e84:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8004e86:	bf00      	nop
 8004e88:	370c      	adds	r7, #12
 8004e8a:	46bd      	mov	sp, r7
 8004e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e90:	4770      	bx	lr
	...

08004e94 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8004e94:	b580      	push	{r7, lr}
 8004e96:	b084      	sub	sp, #16
 8004e98:	af00      	add	r7, sp, #0
 8004e9a:	6078      	str	r0, [r7, #4]
 8004e9c:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8004e9e:	683b      	ldr	r3, [r7, #0]
 8004ea0:	2b00      	cmp	r3, #0
 8004ea2:	d109      	bne.n	8004eb8 <HAL_TIM_PWM_Start+0x24>
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8004eaa:	b2db      	uxtb	r3, r3
 8004eac:	2b01      	cmp	r3, #1
 8004eae:	bf14      	ite	ne
 8004eb0:	2301      	movne	r3, #1
 8004eb2:	2300      	moveq	r3, #0
 8004eb4:	b2db      	uxtb	r3, r3
 8004eb6:	e022      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004eb8:	683b      	ldr	r3, [r7, #0]
 8004eba:	2b04      	cmp	r3, #4
 8004ebc:	d109      	bne.n	8004ed2 <HAL_TIM_PWM_Start+0x3e>
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8004ec4:	b2db      	uxtb	r3, r3
 8004ec6:	2b01      	cmp	r3, #1
 8004ec8:	bf14      	ite	ne
 8004eca:	2301      	movne	r3, #1
 8004ecc:	2300      	moveq	r3, #0
 8004ece:	b2db      	uxtb	r3, r3
 8004ed0:	e015      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004ed2:	683b      	ldr	r3, [r7, #0]
 8004ed4:	2b08      	cmp	r3, #8
 8004ed6:	d109      	bne.n	8004eec <HAL_TIM_PWM_Start+0x58>
 8004ed8:	687b      	ldr	r3, [r7, #4]
 8004eda:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004ede:	b2db      	uxtb	r3, r3
 8004ee0:	2b01      	cmp	r3, #1
 8004ee2:	bf14      	ite	ne
 8004ee4:	2301      	movne	r3, #1
 8004ee6:	2300      	moveq	r3, #0
 8004ee8:	b2db      	uxtb	r3, r3
 8004eea:	e008      	b.n	8004efe <HAL_TIM_PWM_Start+0x6a>
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ef2:	b2db      	uxtb	r3, r3
 8004ef4:	2b01      	cmp	r3, #1
 8004ef6:	bf14      	ite	ne
 8004ef8:	2301      	movne	r3, #1
 8004efa:	2300      	moveq	r3, #0
 8004efc:	b2db      	uxtb	r3, r3
 8004efe:	2b00      	cmp	r3, #0
 8004f00:	d001      	beq.n	8004f06 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8004f02:	2301      	movs	r3, #1
 8004f04:	e068      	b.n	8004fd8 <HAL_TIM_PWM_Start+0x144>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8004f06:	683b      	ldr	r3, [r7, #0]
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d104      	bne.n	8004f16 <HAL_TIM_PWM_Start+0x82>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	2202      	movs	r2, #2
 8004f10:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8004f14:	e013      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f16:	683b      	ldr	r3, [r7, #0]
 8004f18:	2b04      	cmp	r3, #4
 8004f1a:	d104      	bne.n	8004f26 <HAL_TIM_PWM_Start+0x92>
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	2202      	movs	r2, #2
 8004f20:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004f24:	e00b      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f26:	683b      	ldr	r3, [r7, #0]
 8004f28:	2b08      	cmp	r3, #8
 8004f2a:	d104      	bne.n	8004f36 <HAL_TIM_PWM_Start+0xa2>
 8004f2c:	687b      	ldr	r3, [r7, #4]
 8004f2e:	2202      	movs	r2, #2
 8004f30:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8004f34:	e003      	b.n	8004f3e <HAL_TIM_PWM_Start+0xaa>
 8004f36:	687b      	ldr	r3, [r7, #4]
 8004f38:	2202      	movs	r2, #2
 8004f3a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8004f3e:	687b      	ldr	r3, [r7, #4]
 8004f40:	681b      	ldr	r3, [r3, #0]
 8004f42:	2201      	movs	r2, #1
 8004f44:	6839      	ldr	r1, [r7, #0]
 8004f46:	4618      	mov	r0, r3
 8004f48:	f000 fe08 	bl	8005b5c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	4a23      	ldr	r2, [pc, #140]	@ (8004fe0 <HAL_TIM_PWM_Start+0x14c>)
 8004f52:	4293      	cmp	r3, r2
 8004f54:	d107      	bne.n	8004f66 <HAL_TIM_PWM_Start+0xd2>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8004f56:	687b      	ldr	r3, [r7, #4]
 8004f58:	681b      	ldr	r3, [r3, #0]
 8004f5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f5c:	687b      	ldr	r3, [r7, #4]
 8004f5e:	681b      	ldr	r3, [r3, #0]
 8004f60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004f64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004f66:	687b      	ldr	r3, [r7, #4]
 8004f68:	681b      	ldr	r3, [r3, #0]
 8004f6a:	4a1d      	ldr	r2, [pc, #116]	@ (8004fe0 <HAL_TIM_PWM_Start+0x14c>)
 8004f6c:	4293      	cmp	r3, r2
 8004f6e:	d018      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x10e>
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f78:	d013      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x10e>
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	4a19      	ldr	r2, [pc, #100]	@ (8004fe4 <HAL_TIM_PWM_Start+0x150>)
 8004f80:	4293      	cmp	r3, r2
 8004f82:	d00e      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x10e>
 8004f84:	687b      	ldr	r3, [r7, #4]
 8004f86:	681b      	ldr	r3, [r3, #0]
 8004f88:	4a17      	ldr	r2, [pc, #92]	@ (8004fe8 <HAL_TIM_PWM_Start+0x154>)
 8004f8a:	4293      	cmp	r3, r2
 8004f8c:	d009      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x10e>
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	681b      	ldr	r3, [r3, #0]
 8004f92:	4a16      	ldr	r2, [pc, #88]	@ (8004fec <HAL_TIM_PWM_Start+0x158>)
 8004f94:	4293      	cmp	r3, r2
 8004f96:	d004      	beq.n	8004fa2 <HAL_TIM_PWM_Start+0x10e>
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	4a14      	ldr	r2, [pc, #80]	@ (8004ff0 <HAL_TIM_PWM_Start+0x15c>)
 8004f9e:	4293      	cmp	r3, r2
 8004fa0:	d111      	bne.n	8004fc6 <HAL_TIM_PWM_Start+0x132>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8004fa2:	687b      	ldr	r3, [r7, #4]
 8004fa4:	681b      	ldr	r3, [r3, #0]
 8004fa6:	689b      	ldr	r3, [r3, #8]
 8004fa8:	f003 0307 	and.w	r3, r3, #7
 8004fac:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fae:	68fb      	ldr	r3, [r7, #12]
 8004fb0:	2b06      	cmp	r3, #6
 8004fb2:	d010      	beq.n	8004fd6 <HAL_TIM_PWM_Start+0x142>
    {
      __HAL_TIM_ENABLE(htim);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	681b      	ldr	r3, [r3, #0]
 8004fb8:	681a      	ldr	r2, [r3, #0]
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	681b      	ldr	r3, [r3, #0]
 8004fbe:	f042 0201 	orr.w	r2, r2, #1
 8004fc2:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004fc4:	e007      	b.n	8004fd6 <HAL_TIM_PWM_Start+0x142>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	681b      	ldr	r3, [r3, #0]
 8004fca:	681a      	ldr	r2, [r3, #0]
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	681b      	ldr	r3, [r3, #0]
 8004fd0:	f042 0201 	orr.w	r2, r2, #1
 8004fd4:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004fd6:	2300      	movs	r3, #0
}
 8004fd8:	4618      	mov	r0, r3
 8004fda:	3710      	adds	r7, #16
 8004fdc:	46bd      	mov	sp, r7
 8004fde:	bd80      	pop	{r7, pc}
 8004fe0:	40010000 	.word	0x40010000
 8004fe4:	40000400 	.word	0x40000400
 8004fe8:	40000800 	.word	0x40000800
 8004fec:	40000c00 	.word	0x40000c00
 8004ff0:	40014000 	.word	0x40014000

08004ff4 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8004ff4:	b580      	push	{r7, lr}
 8004ff6:	b084      	sub	sp, #16
 8004ff8:	af00      	add	r7, sp, #0
 8004ffa:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	68db      	ldr	r3, [r3, #12]
 8005002:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	681b      	ldr	r3, [r3, #0]
 8005008:	691b      	ldr	r3, [r3, #16]
 800500a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800500c:	68bb      	ldr	r3, [r7, #8]
 800500e:	f003 0302 	and.w	r3, r3, #2
 8005012:	2b00      	cmp	r3, #0
 8005014:	d020      	beq.n	8005058 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005016:	68fb      	ldr	r3, [r7, #12]
 8005018:	f003 0302 	and.w	r3, r3, #2
 800501c:	2b00      	cmp	r3, #0
 800501e:	d01b      	beq.n	8005058 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005020:	687b      	ldr	r3, [r7, #4]
 8005022:	681b      	ldr	r3, [r3, #0]
 8005024:	f06f 0202 	mvn.w	r2, #2
 8005028:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	2201      	movs	r2, #1
 800502e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	699b      	ldr	r3, [r3, #24]
 8005036:	f003 0303 	and.w	r3, r3, #3
 800503a:	2b00      	cmp	r3, #0
 800503c:	d003      	beq.n	8005046 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800503e:	6878      	ldr	r0, [r7, #4]
 8005040:	f000 fac1 	bl	80055c6 <HAL_TIM_IC_CaptureCallback>
 8005044:	e005      	b.n	8005052 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005046:	6878      	ldr	r0, [r7, #4]
 8005048:	f000 fab3 	bl	80055b2 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800504c:	6878      	ldr	r0, [r7, #4]
 800504e:	f000 fac4 	bl	80055da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	2200      	movs	r2, #0
 8005056:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005058:	68bb      	ldr	r3, [r7, #8]
 800505a:	f003 0304 	and.w	r3, r3, #4
 800505e:	2b00      	cmp	r3, #0
 8005060:	d020      	beq.n	80050a4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	f003 0304 	and.w	r3, r3, #4
 8005068:	2b00      	cmp	r3, #0
 800506a:	d01b      	beq.n	80050a4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800506c:	687b      	ldr	r3, [r7, #4]
 800506e:	681b      	ldr	r3, [r3, #0]
 8005070:	f06f 0204 	mvn.w	r2, #4
 8005074:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	2202      	movs	r2, #2
 800507a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800507c:	687b      	ldr	r3, [r7, #4]
 800507e:	681b      	ldr	r3, [r3, #0]
 8005080:	699b      	ldr	r3, [r3, #24]
 8005082:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005086:	2b00      	cmp	r3, #0
 8005088:	d003      	beq.n	8005092 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800508a:	6878      	ldr	r0, [r7, #4]
 800508c:	f000 fa9b 	bl	80055c6 <HAL_TIM_IC_CaptureCallback>
 8005090:	e005      	b.n	800509e <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005092:	6878      	ldr	r0, [r7, #4]
 8005094:	f000 fa8d 	bl	80055b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 fa9e 	bl	80055da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	2200      	movs	r2, #0
 80050a2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80050a4:	68bb      	ldr	r3, [r7, #8]
 80050a6:	f003 0308 	and.w	r3, r3, #8
 80050aa:	2b00      	cmp	r3, #0
 80050ac:	d020      	beq.n	80050f0 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80050ae:	68fb      	ldr	r3, [r7, #12]
 80050b0:	f003 0308 	and.w	r3, r3, #8
 80050b4:	2b00      	cmp	r3, #0
 80050b6:	d01b      	beq.n	80050f0 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 80050b8:	687b      	ldr	r3, [r7, #4]
 80050ba:	681b      	ldr	r3, [r3, #0]
 80050bc:	f06f 0208 	mvn.w	r2, #8
 80050c0:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 80050c2:	687b      	ldr	r3, [r7, #4]
 80050c4:	2204      	movs	r2, #4
 80050c6:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 80050c8:	687b      	ldr	r3, [r7, #4]
 80050ca:	681b      	ldr	r3, [r3, #0]
 80050cc:	69db      	ldr	r3, [r3, #28]
 80050ce:	f003 0303 	and.w	r3, r3, #3
 80050d2:	2b00      	cmp	r3, #0
 80050d4:	d003      	beq.n	80050de <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80050d6:	6878      	ldr	r0, [r7, #4]
 80050d8:	f000 fa75 	bl	80055c6 <HAL_TIM_IC_CaptureCallback>
 80050dc:	e005      	b.n	80050ea <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80050de:	6878      	ldr	r0, [r7, #4]
 80050e0:	f000 fa67 	bl	80055b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80050e4:	6878      	ldr	r0, [r7, #4]
 80050e6:	f000 fa78 	bl	80055da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80050ea:	687b      	ldr	r3, [r7, #4]
 80050ec:	2200      	movs	r2, #0
 80050ee:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 80050f0:	68bb      	ldr	r3, [r7, #8]
 80050f2:	f003 0310 	and.w	r3, r3, #16
 80050f6:	2b00      	cmp	r3, #0
 80050f8:	d020      	beq.n	800513c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 80050fa:	68fb      	ldr	r3, [r7, #12]
 80050fc:	f003 0310 	and.w	r3, r3, #16
 8005100:	2b00      	cmp	r3, #0
 8005102:	d01b      	beq.n	800513c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	681b      	ldr	r3, [r3, #0]
 8005108:	f06f 0210 	mvn.w	r2, #16
 800510c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800510e:	687b      	ldr	r3, [r7, #4]
 8005110:	2208      	movs	r2, #8
 8005112:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005114:	687b      	ldr	r3, [r7, #4]
 8005116:	681b      	ldr	r3, [r3, #0]
 8005118:	69db      	ldr	r3, [r3, #28]
 800511a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800511e:	2b00      	cmp	r3, #0
 8005120:	d003      	beq.n	800512a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005122:	6878      	ldr	r0, [r7, #4]
 8005124:	f000 fa4f 	bl	80055c6 <HAL_TIM_IC_CaptureCallback>
 8005128:	e005      	b.n	8005136 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800512a:	6878      	ldr	r0, [r7, #4]
 800512c:	f000 fa41 	bl	80055b2 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005130:	6878      	ldr	r0, [r7, #4]
 8005132:	f000 fa52 	bl	80055da <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	2200      	movs	r2, #0
 800513a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800513c:	68bb      	ldr	r3, [r7, #8]
 800513e:	f003 0301 	and.w	r3, r3, #1
 8005142:	2b00      	cmp	r3, #0
 8005144:	d00c      	beq.n	8005160 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005146:	68fb      	ldr	r3, [r7, #12]
 8005148:	f003 0301 	and.w	r3, r3, #1
 800514c:	2b00      	cmp	r3, #0
 800514e:	d007      	beq.n	8005160 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005150:	687b      	ldr	r3, [r7, #4]
 8005152:	681b      	ldr	r3, [r3, #0]
 8005154:	f06f 0201 	mvn.w	r2, #1
 8005158:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800515a:	6878      	ldr	r0, [r7, #4]
 800515c:	f000 fa1f 	bl	800559e <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005160:	68bb      	ldr	r3, [r7, #8]
 8005162:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005166:	2b00      	cmp	r3, #0
 8005168:	d00c      	beq.n	8005184 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800516a:	68fb      	ldr	r3, [r7, #12]
 800516c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005170:	2b00      	cmp	r3, #0
 8005172:	d007      	beq.n	8005184 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	681b      	ldr	r3, [r3, #0]
 8005178:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 800517c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800517e:	6878      	ldr	r0, [r7, #4]
 8005180:	f000 fddc 	bl	8005d3c <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8005184:	68bb      	ldr	r3, [r7, #8]
 8005186:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800518a:	2b00      	cmp	r3, #0
 800518c:	d00c      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800518e:	68fb      	ldr	r3, [r7, #12]
 8005190:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005194:	2b00      	cmp	r3, #0
 8005196:	d007      	beq.n	80051a8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80051a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80051a2:	6878      	ldr	r0, [r7, #4]
 80051a4:	f000 fa23 	bl	80055ee <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80051a8:	68bb      	ldr	r3, [r7, #8]
 80051aa:	f003 0320 	and.w	r3, r3, #32
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d00c      	beq.n	80051cc <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80051b2:	68fb      	ldr	r3, [r7, #12]
 80051b4:	f003 0320 	and.w	r3, r3, #32
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	d007      	beq.n	80051cc <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 80051bc:	687b      	ldr	r3, [r7, #4]
 80051be:	681b      	ldr	r3, [r3, #0]
 80051c0:	f06f 0220 	mvn.w	r2, #32
 80051c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 80051c6:	6878      	ldr	r0, [r7, #4]
 80051c8:	f000 fdae 	bl	8005d28 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 80051cc:	bf00      	nop
 80051ce:	3710      	adds	r7, #16
 80051d0:	46bd      	mov	sp, r7
 80051d2:	bd80      	pop	{r7, pc}

080051d4 <HAL_TIM_OC_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_OC_ConfigChannel(TIM_HandleTypeDef *htim,
                                           const TIM_OC_InitTypeDef *sConfig,
                                           uint32_t Channel)
{
 80051d4:	b580      	push	{r7, lr}
 80051d6:	b086      	sub	sp, #24
 80051d8:	af00      	add	r7, sp, #0
 80051da:	60f8      	str	r0, [r7, #12]
 80051dc:	60b9      	str	r1, [r7, #8]
 80051de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80051e0:	2300      	movs	r3, #0
 80051e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_CHANNELS(Channel));
  assert_param(IS_TIM_OC_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));

  /* Process Locked */
  __HAL_LOCK(htim);
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80051ea:	2b01      	cmp	r3, #1
 80051ec:	d101      	bne.n	80051f2 <HAL_TIM_OC_ConfigChannel+0x1e>
 80051ee:	2302      	movs	r3, #2
 80051f0:	e048      	b.n	8005284 <HAL_TIM_OC_ConfigChannel+0xb0>
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	2201      	movs	r2, #1
 80051f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80051fa:	687b      	ldr	r3, [r7, #4]
 80051fc:	2b0c      	cmp	r3, #12
 80051fe:	d839      	bhi.n	8005274 <HAL_TIM_OC_ConfigChannel+0xa0>
 8005200:	a201      	add	r2, pc, #4	@ (adr r2, 8005208 <HAL_TIM_OC_ConfigChannel+0x34>)
 8005202:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005206:	bf00      	nop
 8005208:	0800523d 	.word	0x0800523d
 800520c:	08005275 	.word	0x08005275
 8005210:	08005275 	.word	0x08005275
 8005214:	08005275 	.word	0x08005275
 8005218:	0800524b 	.word	0x0800524b
 800521c:	08005275 	.word	0x08005275
 8005220:	08005275 	.word	0x08005275
 8005224:	08005275 	.word	0x08005275
 8005228:	08005259 	.word	0x08005259
 800522c:	08005275 	.word	0x08005275
 8005230:	08005275 	.word	0x08005275
 8005234:	08005275 	.word	0x08005275
 8005238:	08005267 	.word	0x08005267
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 1 in Output Compare */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	68b9      	ldr	r1, [r7, #8]
 8005242:	4618      	mov	r0, r3
 8005244:	f000 fa64 	bl	8005710 <TIM_OC1_SetConfig>
      break;
 8005248:	e017      	b.n	800527a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 2 in Output Compare */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800524a:	68fb      	ldr	r3, [r7, #12]
 800524c:	681b      	ldr	r3, [r3, #0]
 800524e:	68b9      	ldr	r1, [r7, #8]
 8005250:	4618      	mov	r0, r3
 8005252:	f000 fac3 	bl	80057dc <TIM_OC2_SetConfig>
      break;
 8005256:	e010      	b.n	800527a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 3 in Output Compare */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005258:	68fb      	ldr	r3, [r7, #12]
 800525a:	681b      	ldr	r3, [r3, #0]
 800525c:	68b9      	ldr	r1, [r7, #8]
 800525e:	4618      	mov	r0, r3
 8005260:	f000 fb28 	bl	80058b4 <TIM_OC3_SetConfig>
      break;
 8005264:	e009      	b.n	800527a <HAL_TIM_OC_ConfigChannel+0xa6>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the TIM Channel 4 in Output Compare */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8005266:	68fb      	ldr	r3, [r7, #12]
 8005268:	681b      	ldr	r3, [r3, #0]
 800526a:	68b9      	ldr	r1, [r7, #8]
 800526c:	4618      	mov	r0, r3
 800526e:	f000 fb8b 	bl	8005988 <TIM_OC4_SetConfig>
      break;
 8005272:	e002      	b.n	800527a <HAL_TIM_OC_ConfigChannel+0xa6>
    }

    default:
      status = HAL_ERROR;
 8005274:	2301      	movs	r3, #1
 8005276:	75fb      	strb	r3, [r7, #23]
      break;
 8005278:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	2200      	movs	r2, #0
 800527e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005282:	7dfb      	ldrb	r3, [r7, #23]
}
 8005284:	4618      	mov	r0, r3
 8005286:	3718      	adds	r7, #24
 8005288:	46bd      	mov	sp, r7
 800528a:	bd80      	pop	{r7, pc}

0800528c <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800528c:	b580      	push	{r7, lr}
 800528e:	b086      	sub	sp, #24
 8005290:	af00      	add	r7, sp, #0
 8005292:	60f8      	str	r0, [r7, #12]
 8005294:	60b9      	str	r1, [r7, #8]
 8005296:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005298:	2300      	movs	r3, #0
 800529a:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800529c:	68fb      	ldr	r3, [r7, #12]
 800529e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80052a2:	2b01      	cmp	r3, #1
 80052a4:	d101      	bne.n	80052aa <HAL_TIM_PWM_ConfigChannel+0x1e>
 80052a6:	2302      	movs	r3, #2
 80052a8:	e0ae      	b.n	8005408 <HAL_TIM_PWM_ConfigChannel+0x17c>
 80052aa:	68fb      	ldr	r3, [r7, #12]
 80052ac:	2201      	movs	r2, #1
 80052ae:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 80052b2:	687b      	ldr	r3, [r7, #4]
 80052b4:	2b0c      	cmp	r3, #12
 80052b6:	f200 809f 	bhi.w	80053f8 <HAL_TIM_PWM_ConfigChannel+0x16c>
 80052ba:	a201      	add	r2, pc, #4	@ (adr r2, 80052c0 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80052bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80052c0:	080052f5 	.word	0x080052f5
 80052c4:	080053f9 	.word	0x080053f9
 80052c8:	080053f9 	.word	0x080053f9
 80052cc:	080053f9 	.word	0x080053f9
 80052d0:	08005335 	.word	0x08005335
 80052d4:	080053f9 	.word	0x080053f9
 80052d8:	080053f9 	.word	0x080053f9
 80052dc:	080053f9 	.word	0x080053f9
 80052e0:	08005377 	.word	0x08005377
 80052e4:	080053f9 	.word	0x080053f9
 80052e8:	080053f9 	.word	0x080053f9
 80052ec:	080053f9 	.word	0x080053f9
 80052f0:	080053b7 	.word	0x080053b7
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80052f4:	68fb      	ldr	r3, [r7, #12]
 80052f6:	681b      	ldr	r3, [r3, #0]
 80052f8:	68b9      	ldr	r1, [r7, #8]
 80052fa:	4618      	mov	r0, r3
 80052fc:	f000 fa08 	bl	8005710 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8005300:	68fb      	ldr	r3, [r7, #12]
 8005302:	681b      	ldr	r3, [r3, #0]
 8005304:	699a      	ldr	r2, [r3, #24]
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	681b      	ldr	r3, [r3, #0]
 800530a:	f042 0208 	orr.w	r2, r2, #8
 800530e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	699a      	ldr	r2, [r3, #24]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f022 0204 	bic.w	r2, r2, #4
 800531e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8005320:	68fb      	ldr	r3, [r7, #12]
 8005322:	681b      	ldr	r3, [r3, #0]
 8005324:	6999      	ldr	r1, [r3, #24]
 8005326:	68bb      	ldr	r3, [r7, #8]
 8005328:	691a      	ldr	r2, [r3, #16]
 800532a:	68fb      	ldr	r3, [r7, #12]
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	430a      	orrs	r2, r1
 8005330:	619a      	str	r2, [r3, #24]
      break;
 8005332:	e064      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8005334:	68fb      	ldr	r3, [r7, #12]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	68b9      	ldr	r1, [r7, #8]
 800533a:	4618      	mov	r0, r3
 800533c:	f000 fa4e 	bl	80057dc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8005340:	68fb      	ldr	r3, [r7, #12]
 8005342:	681b      	ldr	r3, [r3, #0]
 8005344:	699a      	ldr	r2, [r3, #24]
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	681b      	ldr	r3, [r3, #0]
 800534a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800534e:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8005350:	68fb      	ldr	r3, [r7, #12]
 8005352:	681b      	ldr	r3, [r3, #0]
 8005354:	699a      	ldr	r2, [r3, #24]
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	681b      	ldr	r3, [r3, #0]
 800535a:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800535e:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8005360:	68fb      	ldr	r3, [r7, #12]
 8005362:	681b      	ldr	r3, [r3, #0]
 8005364:	6999      	ldr	r1, [r3, #24]
 8005366:	68bb      	ldr	r3, [r7, #8]
 8005368:	691b      	ldr	r3, [r3, #16]
 800536a:	021a      	lsls	r2, r3, #8
 800536c:	68fb      	ldr	r3, [r7, #12]
 800536e:	681b      	ldr	r3, [r3, #0]
 8005370:	430a      	orrs	r2, r1
 8005372:	619a      	str	r2, [r3, #24]
      break;
 8005374:	e043      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8005376:	68fb      	ldr	r3, [r7, #12]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	68b9      	ldr	r1, [r7, #8]
 800537c:	4618      	mov	r0, r3
 800537e:	f000 fa99 	bl	80058b4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8005382:	68fb      	ldr	r3, [r7, #12]
 8005384:	681b      	ldr	r3, [r3, #0]
 8005386:	69da      	ldr	r2, [r3, #28]
 8005388:	68fb      	ldr	r3, [r7, #12]
 800538a:	681b      	ldr	r3, [r3, #0]
 800538c:	f042 0208 	orr.w	r2, r2, #8
 8005390:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8005392:	68fb      	ldr	r3, [r7, #12]
 8005394:	681b      	ldr	r3, [r3, #0]
 8005396:	69da      	ldr	r2, [r3, #28]
 8005398:	68fb      	ldr	r3, [r7, #12]
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f022 0204 	bic.w	r2, r2, #4
 80053a0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 80053a2:	68fb      	ldr	r3, [r7, #12]
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	69d9      	ldr	r1, [r3, #28]
 80053a8:	68bb      	ldr	r3, [r7, #8]
 80053aa:	691a      	ldr	r2, [r3, #16]
 80053ac:	68fb      	ldr	r3, [r7, #12]
 80053ae:	681b      	ldr	r3, [r3, #0]
 80053b0:	430a      	orrs	r2, r1
 80053b2:	61da      	str	r2, [r3, #28]
      break;
 80053b4:	e023      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 80053b6:	68fb      	ldr	r3, [r7, #12]
 80053b8:	681b      	ldr	r3, [r3, #0]
 80053ba:	68b9      	ldr	r1, [r7, #8]
 80053bc:	4618      	mov	r0, r3
 80053be:	f000 fae3 	bl	8005988 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 80053c2:	68fb      	ldr	r3, [r7, #12]
 80053c4:	681b      	ldr	r3, [r3, #0]
 80053c6:	69da      	ldr	r2, [r3, #28]
 80053c8:	68fb      	ldr	r3, [r7, #12]
 80053ca:	681b      	ldr	r3, [r3, #0]
 80053cc:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80053d0:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 80053d2:	68fb      	ldr	r3, [r7, #12]
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	69da      	ldr	r2, [r3, #28]
 80053d8:	68fb      	ldr	r3, [r7, #12]
 80053da:	681b      	ldr	r3, [r3, #0]
 80053dc:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80053e0:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	681b      	ldr	r3, [r3, #0]
 80053e6:	69d9      	ldr	r1, [r3, #28]
 80053e8:	68bb      	ldr	r3, [r7, #8]
 80053ea:	691b      	ldr	r3, [r3, #16]
 80053ec:	021a      	lsls	r2, r3, #8
 80053ee:	68fb      	ldr	r3, [r7, #12]
 80053f0:	681b      	ldr	r3, [r3, #0]
 80053f2:	430a      	orrs	r2, r1
 80053f4:	61da      	str	r2, [r3, #28]
      break;
 80053f6:	e002      	b.n	80053fe <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80053f8:	2301      	movs	r3, #1
 80053fa:	75fb      	strb	r3, [r7, #23]
      break;
 80053fc:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80053fe:	68fb      	ldr	r3, [r7, #12]
 8005400:	2200      	movs	r2, #0
 8005402:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005406:	7dfb      	ldrb	r3, [r7, #23]
}
 8005408:	4618      	mov	r0, r3
 800540a:	3718      	adds	r7, #24
 800540c:	46bd      	mov	sp, r7
 800540e:	bd80      	pop	{r7, pc}

08005410 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8005410:	b580      	push	{r7, lr}
 8005412:	b084      	sub	sp, #16
 8005414:	af00      	add	r7, sp, #0
 8005416:	6078      	str	r0, [r7, #4]
 8005418:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800541a:	2300      	movs	r3, #0
 800541c:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_TIM_ConfigClockSource+0x1c>
 8005428:	2302      	movs	r3, #2
 800542a:	e0b4      	b.n	8005596 <HAL_TIM_ConfigClockSource+0x186>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2202      	movs	r2, #2
 8005438:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	689b      	ldr	r3, [r3, #8]
 8005442:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8005444:	68bb      	ldr	r3, [r7, #8]
 8005446:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800544a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800544c:	68bb      	ldr	r3, [r7, #8]
 800544e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005452:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8005454:	687b      	ldr	r3, [r7, #4]
 8005456:	681b      	ldr	r3, [r3, #0]
 8005458:	68ba      	ldr	r2, [r7, #8]
 800545a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800545c:	683b      	ldr	r3, [r7, #0]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005464:	d03e      	beq.n	80054e4 <HAL_TIM_ConfigClockSource+0xd4>
 8005466:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800546a:	f200 8087 	bhi.w	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800546e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005472:	f000 8086 	beq.w	8005582 <HAL_TIM_ConfigClockSource+0x172>
 8005476:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800547a:	d87f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800547c:	2b70      	cmp	r3, #112	@ 0x70
 800547e:	d01a      	beq.n	80054b6 <HAL_TIM_ConfigClockSource+0xa6>
 8005480:	2b70      	cmp	r3, #112	@ 0x70
 8005482:	d87b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005484:	2b60      	cmp	r3, #96	@ 0x60
 8005486:	d050      	beq.n	800552a <HAL_TIM_ConfigClockSource+0x11a>
 8005488:	2b60      	cmp	r3, #96	@ 0x60
 800548a:	d877      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800548c:	2b50      	cmp	r3, #80	@ 0x50
 800548e:	d03c      	beq.n	800550a <HAL_TIM_ConfigClockSource+0xfa>
 8005490:	2b50      	cmp	r3, #80	@ 0x50
 8005492:	d873      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 8005494:	2b40      	cmp	r3, #64	@ 0x40
 8005496:	d058      	beq.n	800554a <HAL_TIM_ConfigClockSource+0x13a>
 8005498:	2b40      	cmp	r3, #64	@ 0x40
 800549a:	d86f      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 800549c:	2b30      	cmp	r3, #48	@ 0x30
 800549e:	d064      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a0:	2b30      	cmp	r3, #48	@ 0x30
 80054a2:	d86b      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054a4:	2b20      	cmp	r3, #32
 80054a6:	d060      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054a8:	2b20      	cmp	r3, #32
 80054aa:	d867      	bhi.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d05c      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b0:	2b10      	cmp	r3, #16
 80054b2:	d05a      	beq.n	800556a <HAL_TIM_ConfigClockSource+0x15a>
 80054b4:	e062      	b.n	800557c <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054b6:	687b      	ldr	r3, [r7, #4]
 80054b8:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054ba:	683b      	ldr	r3, [r7, #0]
 80054bc:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054be:	683b      	ldr	r3, [r7, #0]
 80054c0:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054c2:	683b      	ldr	r3, [r7, #0]
 80054c4:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054c6:	f000 fb29 	bl	8005b1c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	681b      	ldr	r3, [r3, #0]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80054d2:	68bb      	ldr	r3, [r7, #8]
 80054d4:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80054d8:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80054da:	687b      	ldr	r3, [r7, #4]
 80054dc:	681b      	ldr	r3, [r3, #0]
 80054de:	68ba      	ldr	r2, [r7, #8]
 80054e0:	609a      	str	r2, [r3, #8]
      break;
 80054e2:	e04f      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80054e4:	687b      	ldr	r3, [r7, #4]
 80054e6:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80054e8:	683b      	ldr	r3, [r7, #0]
 80054ea:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80054ec:	683b      	ldr	r3, [r7, #0]
 80054ee:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80054f0:	683b      	ldr	r3, [r7, #0]
 80054f2:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80054f4:	f000 fb12 	bl	8005b1c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80054f8:	687b      	ldr	r3, [r7, #4]
 80054fa:	681b      	ldr	r3, [r3, #0]
 80054fc:	689a      	ldr	r2, [r3, #8]
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	681b      	ldr	r3, [r3, #0]
 8005502:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8005506:	609a      	str	r2, [r3, #8]
      break;
 8005508:	e03c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800550e:	683b      	ldr	r3, [r7, #0]
 8005510:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005512:	683b      	ldr	r3, [r7, #0]
 8005514:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005516:	461a      	mov	r2, r3
 8005518:	f000 fa86 	bl	8005a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	681b      	ldr	r3, [r3, #0]
 8005520:	2150      	movs	r1, #80	@ 0x50
 8005522:	4618      	mov	r0, r3
 8005524:	f000 fadf 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 8005528:	e02c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800552a:	687b      	ldr	r3, [r7, #4]
 800552c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800552e:	683b      	ldr	r3, [r7, #0]
 8005530:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005532:	683b      	ldr	r3, [r7, #0]
 8005534:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8005536:	461a      	mov	r2, r3
 8005538:	f000 faa5 	bl	8005a86 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800553c:	687b      	ldr	r3, [r7, #4]
 800553e:	681b      	ldr	r3, [r3, #0]
 8005540:	2160      	movs	r1, #96	@ 0x60
 8005542:	4618      	mov	r0, r3
 8005544:	f000 facf 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 8005548:	e01c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8005552:	683b      	ldr	r3, [r7, #0]
 8005554:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8005556:	461a      	mov	r2, r3
 8005558:	f000 fa66 	bl	8005a28 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800555c:	687b      	ldr	r3, [r7, #4]
 800555e:	681b      	ldr	r3, [r3, #0]
 8005560:	2140      	movs	r1, #64	@ 0x40
 8005562:	4618      	mov	r0, r3
 8005564:	f000 fabf 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 8005568:	e00c      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800556a:	687b      	ldr	r3, [r7, #4]
 800556c:	681a      	ldr	r2, [r3, #0]
 800556e:	683b      	ldr	r3, [r7, #0]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	4619      	mov	r1, r3
 8005574:	4610      	mov	r0, r2
 8005576:	f000 fab6 	bl	8005ae6 <TIM_ITRx_SetConfig>
      break;
 800557a:	e003      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 800557c:	2301      	movs	r3, #1
 800557e:	73fb      	strb	r3, [r7, #15]
      break;
 8005580:	e000      	b.n	8005584 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8005582:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8005584:	687b      	ldr	r3, [r7, #4]
 8005586:	2201      	movs	r2, #1
 8005588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800558c:	687b      	ldr	r3, [r7, #4]
 800558e:	2200      	movs	r2, #0
 8005590:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8005594:	7bfb      	ldrb	r3, [r7, #15]
}
 8005596:	4618      	mov	r0, r3
 8005598:	3710      	adds	r7, #16
 800559a:	46bd      	mov	sp, r7
 800559c:	bd80      	pop	{r7, pc}

0800559e <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 800559e:	b480      	push	{r7}
 80055a0:	b083      	sub	sp, #12
 80055a2:	af00      	add	r7, sp, #0
 80055a4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80055a6:	bf00      	nop
 80055a8:	370c      	adds	r7, #12
 80055aa:	46bd      	mov	sp, r7
 80055ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b0:	4770      	bx	lr

080055b2 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80055b2:	b480      	push	{r7}
 80055b4:	b083      	sub	sp, #12
 80055b6:	af00      	add	r7, sp, #0
 80055b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80055ba:	bf00      	nop
 80055bc:	370c      	adds	r7, #12
 80055be:	46bd      	mov	sp, r7
 80055c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055c4:	4770      	bx	lr

080055c6 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80055c6:	b480      	push	{r7}
 80055c8:	b083      	sub	sp, #12
 80055ca:	af00      	add	r7, sp, #0
 80055cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80055ce:	bf00      	nop
 80055d0:	370c      	adds	r7, #12
 80055d2:	46bd      	mov	sp, r7
 80055d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d8:	4770      	bx	lr

080055da <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80055da:	b480      	push	{r7}
 80055dc:	b083      	sub	sp, #12
 80055de:	af00      	add	r7, sp, #0
 80055e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80055e2:	bf00      	nop
 80055e4:	370c      	adds	r7, #12
 80055e6:	46bd      	mov	sp, r7
 80055e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ec:	4770      	bx	lr

080055ee <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80055ee:	b480      	push	{r7}
 80055f0:	b083      	sub	sp, #12
 80055f2:	af00      	add	r7, sp, #0
 80055f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80055f6:	bf00      	nop
 80055f8:	370c      	adds	r7, #12
 80055fa:	46bd      	mov	sp, r7
 80055fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005600:	4770      	bx	lr
	...

08005604 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8005604:	b480      	push	{r7}
 8005606:	b085      	sub	sp, #20
 8005608:	af00      	add	r7, sp, #0
 800560a:	6078      	str	r0, [r7, #4]
 800560c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800560e:	687b      	ldr	r3, [r7, #4]
 8005610:	681b      	ldr	r3, [r3, #0]
 8005612:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8005614:	687b      	ldr	r3, [r7, #4]
 8005616:	4a37      	ldr	r2, [pc, #220]	@ (80056f4 <TIM_Base_SetConfig+0xf0>)
 8005618:	4293      	cmp	r3, r2
 800561a:	d00f      	beq.n	800563c <TIM_Base_SetConfig+0x38>
 800561c:	687b      	ldr	r3, [r7, #4]
 800561e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005622:	d00b      	beq.n	800563c <TIM_Base_SetConfig+0x38>
 8005624:	687b      	ldr	r3, [r7, #4]
 8005626:	4a34      	ldr	r2, [pc, #208]	@ (80056f8 <TIM_Base_SetConfig+0xf4>)
 8005628:	4293      	cmp	r3, r2
 800562a:	d007      	beq.n	800563c <TIM_Base_SetConfig+0x38>
 800562c:	687b      	ldr	r3, [r7, #4]
 800562e:	4a33      	ldr	r2, [pc, #204]	@ (80056fc <TIM_Base_SetConfig+0xf8>)
 8005630:	4293      	cmp	r3, r2
 8005632:	d003      	beq.n	800563c <TIM_Base_SetConfig+0x38>
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	4a32      	ldr	r2, [pc, #200]	@ (8005700 <TIM_Base_SetConfig+0xfc>)
 8005638:	4293      	cmp	r3, r2
 800563a:	d108      	bne.n	800564e <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005642:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8005644:	683b      	ldr	r3, [r7, #0]
 8005646:	685b      	ldr	r3, [r3, #4]
 8005648:	68fa      	ldr	r2, [r7, #12]
 800564a:	4313      	orrs	r3, r2
 800564c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	4a28      	ldr	r2, [pc, #160]	@ (80056f4 <TIM_Base_SetConfig+0xf0>)
 8005652:	4293      	cmp	r3, r2
 8005654:	d01b      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800565c:	d017      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	4a25      	ldr	r2, [pc, #148]	@ (80056f8 <TIM_Base_SetConfig+0xf4>)
 8005662:	4293      	cmp	r3, r2
 8005664:	d013      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 8005666:	687b      	ldr	r3, [r7, #4]
 8005668:	4a24      	ldr	r2, [pc, #144]	@ (80056fc <TIM_Base_SetConfig+0xf8>)
 800566a:	4293      	cmp	r3, r2
 800566c:	d00f      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	4a23      	ldr	r2, [pc, #140]	@ (8005700 <TIM_Base_SetConfig+0xfc>)
 8005672:	4293      	cmp	r3, r2
 8005674:	d00b      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 8005676:	687b      	ldr	r3, [r7, #4]
 8005678:	4a22      	ldr	r2, [pc, #136]	@ (8005704 <TIM_Base_SetConfig+0x100>)
 800567a:	4293      	cmp	r3, r2
 800567c:	d007      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 800567e:	687b      	ldr	r3, [r7, #4]
 8005680:	4a21      	ldr	r2, [pc, #132]	@ (8005708 <TIM_Base_SetConfig+0x104>)
 8005682:	4293      	cmp	r3, r2
 8005684:	d003      	beq.n	800568e <TIM_Base_SetConfig+0x8a>
 8005686:	687b      	ldr	r3, [r7, #4]
 8005688:	4a20      	ldr	r2, [pc, #128]	@ (800570c <TIM_Base_SetConfig+0x108>)
 800568a:	4293      	cmp	r3, r2
 800568c:	d108      	bne.n	80056a0 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800568e:	68fb      	ldr	r3, [r7, #12]
 8005690:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005694:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8005696:	683b      	ldr	r3, [r7, #0]
 8005698:	68db      	ldr	r3, [r3, #12]
 800569a:	68fa      	ldr	r2, [r7, #12]
 800569c:	4313      	orrs	r3, r2
 800569e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 80056a0:	68fb      	ldr	r3, [r7, #12]
 80056a2:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 80056a6:	683b      	ldr	r3, [r7, #0]
 80056a8:	695b      	ldr	r3, [r3, #20]
 80056aa:	4313      	orrs	r3, r2
 80056ac:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80056ae:	683b      	ldr	r3, [r7, #0]
 80056b0:	689a      	ldr	r2, [r3, #8]
 80056b2:	687b      	ldr	r3, [r7, #4]
 80056b4:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80056b6:	683b      	ldr	r3, [r7, #0]
 80056b8:	681a      	ldr	r2, [r3, #0]
 80056ba:	687b      	ldr	r3, [r7, #4]
 80056bc:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80056be:	687b      	ldr	r3, [r7, #4]
 80056c0:	4a0c      	ldr	r2, [pc, #48]	@ (80056f4 <TIM_Base_SetConfig+0xf0>)
 80056c2:	4293      	cmp	r3, r2
 80056c4:	d103      	bne.n	80056ce <TIM_Base_SetConfig+0xca>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80056c6:	683b      	ldr	r3, [r7, #0]
 80056c8:	691a      	ldr	r2, [r3, #16]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	681b      	ldr	r3, [r3, #0]
 80056d2:	f043 0204 	orr.w	r2, r3, #4
 80056d6:	687b      	ldr	r3, [r7, #4]
 80056d8:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	2201      	movs	r2, #1
 80056de:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	68fa      	ldr	r2, [r7, #12]
 80056e4:	601a      	str	r2, [r3, #0]
}
 80056e6:	bf00      	nop
 80056e8:	3714      	adds	r7, #20
 80056ea:	46bd      	mov	sp, r7
 80056ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056f0:	4770      	bx	lr
 80056f2:	bf00      	nop
 80056f4:	40010000 	.word	0x40010000
 80056f8:	40000400 	.word	0x40000400
 80056fc:	40000800 	.word	0x40000800
 8005700:	40000c00 	.word	0x40000c00
 8005704:	40014000 	.word	0x40014000
 8005708:	40014400 	.word	0x40014400
 800570c:	40014800 	.word	0x40014800

08005710 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005710:	b480      	push	{r7}
 8005712:	b087      	sub	sp, #28
 8005714:	af00      	add	r7, sp, #0
 8005716:	6078      	str	r0, [r7, #4]
 8005718:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800571a:	687b      	ldr	r3, [r7, #4]
 800571c:	6a1b      	ldr	r3, [r3, #32]
 800571e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005720:	687b      	ldr	r3, [r7, #4]
 8005722:	6a1b      	ldr	r3, [r3, #32]
 8005724:	f023 0201 	bic.w	r2, r3, #1
 8005728:	687b      	ldr	r3, [r7, #4]
 800572a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800572c:	687b      	ldr	r3, [r7, #4]
 800572e:	685b      	ldr	r3, [r3, #4]
 8005730:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8005732:	687b      	ldr	r3, [r7, #4]
 8005734:	699b      	ldr	r3, [r3, #24]
 8005736:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8005738:	68fb      	ldr	r3, [r7, #12]
 800573a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800573e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8005740:	68fb      	ldr	r3, [r7, #12]
 8005742:	f023 0303 	bic.w	r3, r3, #3
 8005746:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8005748:	683b      	ldr	r3, [r7, #0]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	68fa      	ldr	r2, [r7, #12]
 800574e:	4313      	orrs	r3, r2
 8005750:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8005752:	697b      	ldr	r3, [r7, #20]
 8005754:	f023 0302 	bic.w	r3, r3, #2
 8005758:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800575a:	683b      	ldr	r3, [r7, #0]
 800575c:	689b      	ldr	r3, [r3, #8]
 800575e:	697a      	ldr	r2, [r7, #20]
 8005760:	4313      	orrs	r3, r2
 8005762:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8005764:	687b      	ldr	r3, [r7, #4]
 8005766:	4a1c      	ldr	r2, [pc, #112]	@ (80057d8 <TIM_OC1_SetConfig+0xc8>)
 8005768:	4293      	cmp	r3, r2
 800576a:	d10c      	bne.n	8005786 <TIM_OC1_SetConfig+0x76>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800576c:	697b      	ldr	r3, [r7, #20]
 800576e:	f023 0308 	bic.w	r3, r3, #8
 8005772:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8005774:	683b      	ldr	r3, [r7, #0]
 8005776:	68db      	ldr	r3, [r3, #12]
 8005778:	697a      	ldr	r2, [r7, #20]
 800577a:	4313      	orrs	r3, r2
 800577c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800577e:	697b      	ldr	r3, [r7, #20]
 8005780:	f023 0304 	bic.w	r3, r3, #4
 8005784:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005786:	687b      	ldr	r3, [r7, #4]
 8005788:	4a13      	ldr	r2, [pc, #76]	@ (80057d8 <TIM_OC1_SetConfig+0xc8>)
 800578a:	4293      	cmp	r3, r2
 800578c:	d111      	bne.n	80057b2 <TIM_OC1_SetConfig+0xa2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800578e:	693b      	ldr	r3, [r7, #16]
 8005790:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005794:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8005796:	693b      	ldr	r3, [r7, #16]
 8005798:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800579c:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800579e:	683b      	ldr	r3, [r7, #0]
 80057a0:	695b      	ldr	r3, [r3, #20]
 80057a2:	693a      	ldr	r2, [r7, #16]
 80057a4:	4313      	orrs	r3, r2
 80057a6:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80057a8:	683b      	ldr	r3, [r7, #0]
 80057aa:	699b      	ldr	r3, [r3, #24]
 80057ac:	693a      	ldr	r2, [r7, #16]
 80057ae:	4313      	orrs	r3, r2
 80057b0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80057b2:	687b      	ldr	r3, [r7, #4]
 80057b4:	693a      	ldr	r2, [r7, #16]
 80057b6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80057b8:	687b      	ldr	r3, [r7, #4]
 80057ba:	68fa      	ldr	r2, [r7, #12]
 80057bc:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80057be:	683b      	ldr	r3, [r7, #0]
 80057c0:	685a      	ldr	r2, [r3, #4]
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80057c6:	687b      	ldr	r3, [r7, #4]
 80057c8:	697a      	ldr	r2, [r7, #20]
 80057ca:	621a      	str	r2, [r3, #32]
}
 80057cc:	bf00      	nop
 80057ce:	371c      	adds	r7, #28
 80057d0:	46bd      	mov	sp, r7
 80057d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057d6:	4770      	bx	lr
 80057d8:	40010000 	.word	0x40010000

080057dc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80057dc:	b480      	push	{r7}
 80057de:	b087      	sub	sp, #28
 80057e0:	af00      	add	r7, sp, #0
 80057e2:	6078      	str	r0, [r7, #4]
 80057e4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80057e6:	687b      	ldr	r3, [r7, #4]
 80057e8:	6a1b      	ldr	r3, [r3, #32]
 80057ea:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6a1b      	ldr	r3, [r3, #32]
 80057f0:	f023 0210 	bic.w	r2, r3, #16
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80057f8:	687b      	ldr	r3, [r7, #4]
 80057fa:	685b      	ldr	r3, [r3, #4]
 80057fc:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 80057fe:	687b      	ldr	r3, [r7, #4]
 8005800:	699b      	ldr	r3, [r3, #24]
 8005802:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8005804:	68fb      	ldr	r3, [r7, #12]
 8005806:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800580a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800580c:	68fb      	ldr	r3, [r7, #12]
 800580e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005812:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8005814:	683b      	ldr	r3, [r7, #0]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	021b      	lsls	r3, r3, #8
 800581a:	68fa      	ldr	r2, [r7, #12]
 800581c:	4313      	orrs	r3, r2
 800581e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8005820:	697b      	ldr	r3, [r7, #20]
 8005822:	f023 0320 	bic.w	r3, r3, #32
 8005826:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8005828:	683b      	ldr	r3, [r7, #0]
 800582a:	689b      	ldr	r3, [r3, #8]
 800582c:	011b      	lsls	r3, r3, #4
 800582e:	697a      	ldr	r2, [r7, #20]
 8005830:	4313      	orrs	r3, r2
 8005832:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8005834:	687b      	ldr	r3, [r7, #4]
 8005836:	4a1e      	ldr	r2, [pc, #120]	@ (80058b0 <TIM_OC2_SetConfig+0xd4>)
 8005838:	4293      	cmp	r3, r2
 800583a:	d10d      	bne.n	8005858 <TIM_OC2_SetConfig+0x7c>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800583c:	697b      	ldr	r3, [r7, #20]
 800583e:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005842:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8005844:	683b      	ldr	r3, [r7, #0]
 8005846:	68db      	ldr	r3, [r3, #12]
 8005848:	011b      	lsls	r3, r3, #4
 800584a:	697a      	ldr	r2, [r7, #20]
 800584c:	4313      	orrs	r3, r2
 800584e:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8005850:	697b      	ldr	r3, [r7, #20]
 8005852:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8005856:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8005858:	687b      	ldr	r3, [r7, #4]
 800585a:	4a15      	ldr	r2, [pc, #84]	@ (80058b0 <TIM_OC2_SetConfig+0xd4>)
 800585c:	4293      	cmp	r3, r2
 800585e:	d113      	bne.n	8005888 <TIM_OC2_SetConfig+0xac>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8005860:	693b      	ldr	r3, [r7, #16]
 8005862:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8005866:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8005868:	693b      	ldr	r3, [r7, #16]
 800586a:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800586e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8005870:	683b      	ldr	r3, [r7, #0]
 8005872:	695b      	ldr	r3, [r3, #20]
 8005874:	009b      	lsls	r3, r3, #2
 8005876:	693a      	ldr	r2, [r7, #16]
 8005878:	4313      	orrs	r3, r2
 800587a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800587c:	683b      	ldr	r3, [r7, #0]
 800587e:	699b      	ldr	r3, [r3, #24]
 8005880:	009b      	lsls	r3, r3, #2
 8005882:	693a      	ldr	r2, [r7, #16]
 8005884:	4313      	orrs	r3, r2
 8005886:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8005888:	687b      	ldr	r3, [r7, #4]
 800588a:	693a      	ldr	r2, [r7, #16]
 800588c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800588e:	687b      	ldr	r3, [r7, #4]
 8005890:	68fa      	ldr	r2, [r7, #12]
 8005892:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8005894:	683b      	ldr	r3, [r7, #0]
 8005896:	685a      	ldr	r2, [r3, #4]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800589c:	687b      	ldr	r3, [r7, #4]
 800589e:	697a      	ldr	r2, [r7, #20]
 80058a0:	621a      	str	r2, [r3, #32]
}
 80058a2:	bf00      	nop
 80058a4:	371c      	adds	r7, #28
 80058a6:	46bd      	mov	sp, r7
 80058a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ac:	4770      	bx	lr
 80058ae:	bf00      	nop
 80058b0:	40010000 	.word	0x40010000

080058b4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80058b4:	b480      	push	{r7}
 80058b6:	b087      	sub	sp, #28
 80058b8:	af00      	add	r7, sp, #0
 80058ba:	6078      	str	r0, [r7, #4]
 80058bc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80058be:	687b      	ldr	r3, [r7, #4]
 80058c0:	6a1b      	ldr	r3, [r3, #32]
 80058c2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	6a1b      	ldr	r3, [r3, #32]
 80058c8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	685b      	ldr	r3, [r3, #4]
 80058d4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	69db      	ldr	r3, [r3, #28]
 80058da:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80058dc:	68fb      	ldr	r3, [r7, #12]
 80058de:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80058e2:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 80058e4:	68fb      	ldr	r3, [r7, #12]
 80058e6:	f023 0303 	bic.w	r3, r3, #3
 80058ea:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 80058ec:	683b      	ldr	r3, [r7, #0]
 80058ee:	681b      	ldr	r3, [r3, #0]
 80058f0:	68fa      	ldr	r2, [r7, #12]
 80058f2:	4313      	orrs	r3, r2
 80058f4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 80058f6:	697b      	ldr	r3, [r7, #20]
 80058f8:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80058fc:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 80058fe:	683b      	ldr	r3, [r7, #0]
 8005900:	689b      	ldr	r3, [r3, #8]
 8005902:	021b      	lsls	r3, r3, #8
 8005904:	697a      	ldr	r2, [r7, #20]
 8005906:	4313      	orrs	r3, r2
 8005908:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800590a:	687b      	ldr	r3, [r7, #4]
 800590c:	4a1d      	ldr	r2, [pc, #116]	@ (8005984 <TIM_OC3_SetConfig+0xd0>)
 800590e:	4293      	cmp	r3, r2
 8005910:	d10d      	bne.n	800592e <TIM_OC3_SetConfig+0x7a>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8005912:	697b      	ldr	r3, [r7, #20]
 8005914:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8005918:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800591a:	683b      	ldr	r3, [r7, #0]
 800591c:	68db      	ldr	r3, [r3, #12]
 800591e:	021b      	lsls	r3, r3, #8
 8005920:	697a      	ldr	r2, [r7, #20]
 8005922:	4313      	orrs	r3, r2
 8005924:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8005926:	697b      	ldr	r3, [r7, #20]
 8005928:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800592c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800592e:	687b      	ldr	r3, [r7, #4]
 8005930:	4a14      	ldr	r2, [pc, #80]	@ (8005984 <TIM_OC3_SetConfig+0xd0>)
 8005932:	4293      	cmp	r3, r2
 8005934:	d113      	bne.n	800595e <TIM_OC3_SetConfig+0xaa>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8005936:	693b      	ldr	r3, [r7, #16]
 8005938:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800593c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800593e:	693b      	ldr	r3, [r7, #16]
 8005940:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8005944:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8005946:	683b      	ldr	r3, [r7, #0]
 8005948:	695b      	ldr	r3, [r3, #20]
 800594a:	011b      	lsls	r3, r3, #4
 800594c:	693a      	ldr	r2, [r7, #16]
 800594e:	4313      	orrs	r3, r2
 8005950:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	699b      	ldr	r3, [r3, #24]
 8005956:	011b      	lsls	r3, r3, #4
 8005958:	693a      	ldr	r2, [r7, #16]
 800595a:	4313      	orrs	r3, r2
 800595c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	693a      	ldr	r2, [r7, #16]
 8005962:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	68fa      	ldr	r2, [r7, #12]
 8005968:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800596a:	683b      	ldr	r3, [r7, #0]
 800596c:	685a      	ldr	r2, [r3, #4]
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005972:	687b      	ldr	r3, [r7, #4]
 8005974:	697a      	ldr	r2, [r7, #20]
 8005976:	621a      	str	r2, [r3, #32]
}
 8005978:	bf00      	nop
 800597a:	371c      	adds	r7, #28
 800597c:	46bd      	mov	sp, r7
 800597e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005982:	4770      	bx	lr
 8005984:	40010000 	.word	0x40010000

08005988 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8005988:	b480      	push	{r7}
 800598a:	b087      	sub	sp, #28
 800598c:	af00      	add	r7, sp, #0
 800598e:	6078      	str	r0, [r7, #4]
 8005990:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	6a1b      	ldr	r3, [r3, #32]
 8005996:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	6a1b      	ldr	r3, [r3, #32]
 800599c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	685b      	ldr	r3, [r3, #4]
 80059a8:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	69db      	ldr	r3, [r3, #28]
 80059ae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80059b0:	68fb      	ldr	r3, [r7, #12]
 80059b2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80059b6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80059b8:	68fb      	ldr	r3, [r7, #12]
 80059ba:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80059be:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80059c0:	683b      	ldr	r3, [r7, #0]
 80059c2:	681b      	ldr	r3, [r3, #0]
 80059c4:	021b      	lsls	r3, r3, #8
 80059c6:	68fa      	ldr	r2, [r7, #12]
 80059c8:	4313      	orrs	r3, r2
 80059ca:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 80059cc:	693b      	ldr	r3, [r7, #16]
 80059ce:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80059d2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 80059d4:	683b      	ldr	r3, [r7, #0]
 80059d6:	689b      	ldr	r3, [r3, #8]
 80059d8:	031b      	lsls	r3, r3, #12
 80059da:	693a      	ldr	r2, [r7, #16]
 80059dc:	4313      	orrs	r3, r2
 80059de:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 80059e0:	687b      	ldr	r3, [r7, #4]
 80059e2:	4a10      	ldr	r2, [pc, #64]	@ (8005a24 <TIM_OC4_SetConfig+0x9c>)
 80059e4:	4293      	cmp	r3, r2
 80059e6:	d109      	bne.n	80059fc <TIM_OC4_SetConfig+0x74>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80059e8:	697b      	ldr	r3, [r7, #20]
 80059ea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80059ee:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80059f0:	683b      	ldr	r3, [r7, #0]
 80059f2:	695b      	ldr	r3, [r3, #20]
 80059f4:	019b      	lsls	r3, r3, #6
 80059f6:	697a      	ldr	r2, [r7, #20]
 80059f8:	4313      	orrs	r3, r2
 80059fa:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80059fc:	687b      	ldr	r3, [r7, #4]
 80059fe:	697a      	ldr	r2, [r7, #20]
 8005a00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8005a02:	687b      	ldr	r3, [r7, #4]
 8005a04:	68fa      	ldr	r2, [r7, #12]
 8005a06:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8005a08:	683b      	ldr	r3, [r7, #0]
 8005a0a:	685a      	ldr	r2, [r3, #4]
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8005a10:	687b      	ldr	r3, [r7, #4]
 8005a12:	693a      	ldr	r2, [r7, #16]
 8005a14:	621a      	str	r2, [r3, #32]
}
 8005a16:	bf00      	nop
 8005a18:	371c      	adds	r7, #28
 8005a1a:	46bd      	mov	sp, r7
 8005a1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a20:	4770      	bx	lr
 8005a22:	bf00      	nop
 8005a24:	40010000 	.word	0x40010000

08005a28 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a28:	b480      	push	{r7}
 8005a2a:	b087      	sub	sp, #28
 8005a2c:	af00      	add	r7, sp, #0
 8005a2e:	60f8      	str	r0, [r7, #12]
 8005a30:	60b9      	str	r1, [r7, #8]
 8005a32:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8005a34:	68fb      	ldr	r3, [r7, #12]
 8005a36:	6a1b      	ldr	r3, [r3, #32]
 8005a38:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8005a3a:	68fb      	ldr	r3, [r7, #12]
 8005a3c:	6a1b      	ldr	r3, [r3, #32]
 8005a3e:	f023 0201 	bic.w	r2, r3, #1
 8005a42:	68fb      	ldr	r3, [r7, #12]
 8005a44:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	699b      	ldr	r3, [r3, #24]
 8005a4a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8005a4c:	693b      	ldr	r3, [r7, #16]
 8005a4e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005a52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	011b      	lsls	r3, r3, #4
 8005a58:	693a      	ldr	r2, [r7, #16]
 8005a5a:	4313      	orrs	r3, r2
 8005a5c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8005a5e:	697b      	ldr	r3, [r7, #20]
 8005a60:	f023 030a 	bic.w	r3, r3, #10
 8005a64:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8005a66:	697a      	ldr	r2, [r7, #20]
 8005a68:	68bb      	ldr	r3, [r7, #8]
 8005a6a:	4313      	orrs	r3, r2
 8005a6c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	693a      	ldr	r2, [r7, #16]
 8005a72:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005a74:	68fb      	ldr	r3, [r7, #12]
 8005a76:	697a      	ldr	r2, [r7, #20]
 8005a78:	621a      	str	r2, [r3, #32]
}
 8005a7a:	bf00      	nop
 8005a7c:	371c      	adds	r7, #28
 8005a7e:	46bd      	mov	sp, r7
 8005a80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005a84:	4770      	bx	lr

08005a86 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8005a86:	b480      	push	{r7}
 8005a88:	b087      	sub	sp, #28
 8005a8a:	af00      	add	r7, sp, #0
 8005a8c:	60f8      	str	r0, [r7, #12]
 8005a8e:	60b9      	str	r1, [r7, #8]
 8005a90:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8005a92:	68fb      	ldr	r3, [r7, #12]
 8005a94:	6a1b      	ldr	r3, [r3, #32]
 8005a96:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8005a98:	68fb      	ldr	r3, [r7, #12]
 8005a9a:	6a1b      	ldr	r3, [r3, #32]
 8005a9c:	f023 0210 	bic.w	r2, r3, #16
 8005aa0:	68fb      	ldr	r3, [r7, #12]
 8005aa2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8005aa4:	68fb      	ldr	r3, [r7, #12]
 8005aa6:	699b      	ldr	r3, [r3, #24]
 8005aa8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8005aaa:	693b      	ldr	r3, [r7, #16]
 8005aac:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005ab0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8005ab2:	687b      	ldr	r3, [r7, #4]
 8005ab4:	031b      	lsls	r3, r3, #12
 8005ab6:	693a      	ldr	r2, [r7, #16]
 8005ab8:	4313      	orrs	r3, r2
 8005aba:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8005abc:	697b      	ldr	r3, [r7, #20]
 8005abe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8005ac2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8005ac4:	68bb      	ldr	r3, [r7, #8]
 8005ac6:	011b      	lsls	r3, r3, #4
 8005ac8:	697a      	ldr	r2, [r7, #20]
 8005aca:	4313      	orrs	r3, r2
 8005acc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8005ace:	68fb      	ldr	r3, [r7, #12]
 8005ad0:	693a      	ldr	r2, [r7, #16]
 8005ad2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8005ad4:	68fb      	ldr	r3, [r7, #12]
 8005ad6:	697a      	ldr	r2, [r7, #20]
 8005ad8:	621a      	str	r2, [r3, #32]
}
 8005ada:	bf00      	nop
 8005adc:	371c      	adds	r7, #28
 8005ade:	46bd      	mov	sp, r7
 8005ae0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ae4:	4770      	bx	lr

08005ae6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8005ae6:	b480      	push	{r7}
 8005ae8:	b085      	sub	sp, #20
 8005aea:	af00      	add	r7, sp, #0
 8005aec:	6078      	str	r0, [r7, #4]
 8005aee:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8005af0:	687b      	ldr	r3, [r7, #4]
 8005af2:	689b      	ldr	r3, [r3, #8]
 8005af4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8005af6:	68fb      	ldr	r3, [r7, #12]
 8005af8:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005afc:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8005afe:	683a      	ldr	r2, [r7, #0]
 8005b00:	68fb      	ldr	r3, [r7, #12]
 8005b02:	4313      	orrs	r3, r2
 8005b04:	f043 0307 	orr.w	r3, r3, #7
 8005b08:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b0a:	687b      	ldr	r3, [r7, #4]
 8005b0c:	68fa      	ldr	r2, [r7, #12]
 8005b0e:	609a      	str	r2, [r3, #8]
}
 8005b10:	bf00      	nop
 8005b12:	3714      	adds	r7, #20
 8005b14:	46bd      	mov	sp, r7
 8005b16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b1a:	4770      	bx	lr

08005b1c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8005b1c:	b480      	push	{r7}
 8005b1e:	b087      	sub	sp, #28
 8005b20:	af00      	add	r7, sp, #0
 8005b22:	60f8      	str	r0, [r7, #12]
 8005b24:	60b9      	str	r1, [r7, #8]
 8005b26:	607a      	str	r2, [r7, #4]
 8005b28:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8005b2a:	68fb      	ldr	r3, [r7, #12]
 8005b2c:	689b      	ldr	r3, [r3, #8]
 8005b2e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8005b30:	697b      	ldr	r3, [r7, #20]
 8005b32:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8005b36:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8005b38:	683b      	ldr	r3, [r7, #0]
 8005b3a:	021a      	lsls	r2, r3, #8
 8005b3c:	687b      	ldr	r3, [r7, #4]
 8005b3e:	431a      	orrs	r2, r3
 8005b40:	68bb      	ldr	r3, [r7, #8]
 8005b42:	4313      	orrs	r3, r2
 8005b44:	697a      	ldr	r2, [r7, #20]
 8005b46:	4313      	orrs	r3, r2
 8005b48:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8005b4a:	68fb      	ldr	r3, [r7, #12]
 8005b4c:	697a      	ldr	r2, [r7, #20]
 8005b4e:	609a      	str	r2, [r3, #8]
}
 8005b50:	bf00      	nop
 8005b52:	371c      	adds	r7, #28
 8005b54:	46bd      	mov	sp, r7
 8005b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b5a:	4770      	bx	lr

08005b5c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 8005b5c:	b480      	push	{r7}
 8005b5e:	b087      	sub	sp, #28
 8005b60:	af00      	add	r7, sp, #0
 8005b62:	60f8      	str	r0, [r7, #12]
 8005b64:	60b9      	str	r1, [r7, #8]
 8005b66:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 8005b68:	68bb      	ldr	r3, [r7, #8]
 8005b6a:	f003 031f 	and.w	r3, r3, #31
 8005b6e:	2201      	movs	r2, #1
 8005b70:	fa02 f303 	lsl.w	r3, r2, r3
 8005b74:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 8005b76:	68fb      	ldr	r3, [r7, #12]
 8005b78:	6a1a      	ldr	r2, [r3, #32]
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	43db      	mvns	r3, r3
 8005b7e:	401a      	ands	r2, r3
 8005b80:	68fb      	ldr	r3, [r7, #12]
 8005b82:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 8005b84:	68fb      	ldr	r3, [r7, #12]
 8005b86:	6a1a      	ldr	r2, [r3, #32]
 8005b88:	68bb      	ldr	r3, [r7, #8]
 8005b8a:	f003 031f 	and.w	r3, r3, #31
 8005b8e:	6879      	ldr	r1, [r7, #4]
 8005b90:	fa01 f303 	lsl.w	r3, r1, r3
 8005b94:	431a      	orrs	r2, r3
 8005b96:	68fb      	ldr	r3, [r7, #12]
 8005b98:	621a      	str	r2, [r3, #32]
}
 8005b9a:	bf00      	nop
 8005b9c:	371c      	adds	r7, #28
 8005b9e:	46bd      	mov	sp, r7
 8005ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005ba4:	4770      	bx	lr
	...

08005ba8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8005ba8:	b480      	push	{r7}
 8005baa:	b085      	sub	sp, #20
 8005bac:	af00      	add	r7, sp, #0
 8005bae:	6078      	str	r0, [r7, #4]
 8005bb0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8005bb2:	687b      	ldr	r3, [r7, #4]
 8005bb4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005bb8:	2b01      	cmp	r3, #1
 8005bba:	d101      	bne.n	8005bc0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8005bbc:	2302      	movs	r3, #2
 8005bbe:	e050      	b.n	8005c62 <HAL_TIMEx_MasterConfigSynchronization+0xba>
 8005bc0:	687b      	ldr	r3, [r7, #4]
 8005bc2:	2201      	movs	r2, #1
 8005bc4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	2202      	movs	r2, #2
 8005bcc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	685b      	ldr	r3, [r3, #4]
 8005bd6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005bd8:	687b      	ldr	r3, [r7, #4]
 8005bda:	681b      	ldr	r3, [r3, #0]
 8005bdc:	689b      	ldr	r3, [r3, #8]
 8005bde:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8005be0:	68fb      	ldr	r3, [r7, #12]
 8005be2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8005be6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8005be8:	683b      	ldr	r3, [r7, #0]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	68fa      	ldr	r2, [r7, #12]
 8005bee:	4313      	orrs	r3, r2
 8005bf0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	68fa      	ldr	r2, [r7, #12]
 8005bf8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005bfa:	687b      	ldr	r3, [r7, #4]
 8005bfc:	681b      	ldr	r3, [r3, #0]
 8005bfe:	4a1c      	ldr	r2, [pc, #112]	@ (8005c70 <HAL_TIMEx_MasterConfigSynchronization+0xc8>)
 8005c00:	4293      	cmp	r3, r2
 8005c02:	d018      	beq.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c04:	687b      	ldr	r3, [r7, #4]
 8005c06:	681b      	ldr	r3, [r3, #0]
 8005c08:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005c0c:	d013      	beq.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c0e:	687b      	ldr	r3, [r7, #4]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	4a18      	ldr	r2, [pc, #96]	@ (8005c74 <HAL_TIMEx_MasterConfigSynchronization+0xcc>)
 8005c14:	4293      	cmp	r3, r2
 8005c16:	d00e      	beq.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	4a16      	ldr	r2, [pc, #88]	@ (8005c78 <HAL_TIMEx_MasterConfigSynchronization+0xd0>)
 8005c1e:	4293      	cmp	r3, r2
 8005c20:	d009      	beq.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c22:	687b      	ldr	r3, [r7, #4]
 8005c24:	681b      	ldr	r3, [r3, #0]
 8005c26:	4a15      	ldr	r2, [pc, #84]	@ (8005c7c <HAL_TIMEx_MasterConfigSynchronization+0xd4>)
 8005c28:	4293      	cmp	r3, r2
 8005c2a:	d004      	beq.n	8005c36 <HAL_TIMEx_MasterConfigSynchronization+0x8e>
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	4a13      	ldr	r2, [pc, #76]	@ (8005c80 <HAL_TIMEx_MasterConfigSynchronization+0xd8>)
 8005c32:	4293      	cmp	r3, r2
 8005c34:	d10c      	bne.n	8005c50 <HAL_TIMEx_MasterConfigSynchronization+0xa8>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8005c36:	68bb      	ldr	r3, [r7, #8]
 8005c38:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8005c3c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8005c3e:	683b      	ldr	r3, [r7, #0]
 8005c40:	685b      	ldr	r3, [r3, #4]
 8005c42:	68ba      	ldr	r2, [r7, #8]
 8005c44:	4313      	orrs	r3, r2
 8005c46:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8005c48:	687b      	ldr	r3, [r7, #4]
 8005c4a:	681b      	ldr	r3, [r3, #0]
 8005c4c:	68ba      	ldr	r2, [r7, #8]
 8005c4e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8005c50:	687b      	ldr	r3, [r7, #4]
 8005c52:	2201      	movs	r2, #1
 8005c54:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	2200      	movs	r2, #0
 8005c5c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005c60:	2300      	movs	r3, #0
}
 8005c62:	4618      	mov	r0, r3
 8005c64:	3714      	adds	r7, #20
 8005c66:	46bd      	mov	sp, r7
 8005c68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005c6c:	4770      	bx	lr
 8005c6e:	bf00      	nop
 8005c70:	40010000 	.word	0x40010000
 8005c74:	40000400 	.word	0x40000400
 8005c78:	40000800 	.word	0x40000800
 8005c7c:	40000c00 	.word	0x40000c00
 8005c80:	40014000 	.word	0x40014000

08005c84 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 8005c84:	b480      	push	{r7}
 8005c86:	b085      	sub	sp, #20
 8005c88:	af00      	add	r7, sp, #0
 8005c8a:	6078      	str	r0, [r7, #4]
 8005c8c:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 8005c8e:	2300      	movs	r3, #0
 8005c90:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_STATE(sBreakDeadTimeConfig->BreakState));
  assert_param(IS_TIM_BREAK_POLARITY(sBreakDeadTimeConfig->BreakPolarity));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));

  /* Check input state */
  __HAL_LOCK(htim);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8005c98:	2b01      	cmp	r3, #1
 8005c9a:	d101      	bne.n	8005ca0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 8005c9c:	2302      	movs	r3, #2
 8005c9e:	e03d      	b.n	8005d1c <HAL_TIMEx_ConfigBreakDeadTime+0x98>
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	2201      	movs	r2, #1
 8005ca4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 8005ca8:	68fb      	ldr	r3, [r7, #12]
 8005caa:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 8005cae:	683b      	ldr	r3, [r7, #0]
 8005cb0:	68db      	ldr	r3, [r3, #12]
 8005cb2:	4313      	orrs	r3, r2
 8005cb4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8005cbc:	683b      	ldr	r3, [r7, #0]
 8005cbe:	689b      	ldr	r3, [r3, #8]
 8005cc0:	4313      	orrs	r3, r2
 8005cc2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 8005cc4:	68fb      	ldr	r3, [r7, #12]
 8005cc6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 8005cca:	683b      	ldr	r3, [r7, #0]
 8005ccc:	685b      	ldr	r3, [r3, #4]
 8005cce:	4313      	orrs	r3, r2
 8005cd0:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8005cd8:	683b      	ldr	r3, [r7, #0]
 8005cda:	681b      	ldr	r3, [r3, #0]
 8005cdc:	4313      	orrs	r3, r2
 8005cde:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8005ce0:	68fb      	ldr	r3, [r7, #12]
 8005ce2:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8005ce6:	683b      	ldr	r3, [r7, #0]
 8005ce8:	691b      	ldr	r3, [r3, #16]
 8005cea:	4313      	orrs	r3, r2
 8005cec:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 8005cee:	68fb      	ldr	r3, [r7, #12]
 8005cf0:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8005cf4:	683b      	ldr	r3, [r7, #0]
 8005cf6:	695b      	ldr	r3, [r3, #20]
 8005cf8:	4313      	orrs	r3, r2
 8005cfa:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 8005cfc:	68fb      	ldr	r3, [r7, #12]
 8005cfe:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8005d02:	683b      	ldr	r3, [r7, #0]
 8005d04:	69db      	ldr	r3, [r3, #28]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]


  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	68fa      	ldr	r2, [r7, #12]
 8005d10:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3714      	adds	r7, #20
 8005d20:	46bd      	mov	sp, r7
 8005d22:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d26:	4770      	bx	lr

08005d28 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8005d28:	b480      	push	{r7}
 8005d2a:	b083      	sub	sp, #12
 8005d2c:	af00      	add	r7, sp, #0
 8005d2e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8005d30:	bf00      	nop
 8005d32:	370c      	adds	r7, #12
 8005d34:	46bd      	mov	sp, r7
 8005d36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d3a:	4770      	bx	lr

08005d3c <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8005d3c:	b480      	push	{r7}
 8005d3e:	b083      	sub	sp, #12
 8005d40:	af00      	add	r7, sp, #0
 8005d42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8005d44:	bf00      	nop
 8005d46:	370c      	adds	r7, #12
 8005d48:	46bd      	mov	sp, r7
 8005d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d4e:	4770      	bx	lr

08005d50 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8005d50:	b580      	push	{r7, lr}
 8005d52:	b082      	sub	sp, #8
 8005d54:	af00      	add	r7, sp, #0
 8005d56:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005d58:	687b      	ldr	r3, [r7, #4]
 8005d5a:	2b00      	cmp	r3, #0
 8005d5c:	d101      	bne.n	8005d62 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8005d5e:	2301      	movs	r3, #1
 8005d60:	e042      	b.n	8005de8 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8005d62:	687b      	ldr	r3, [r7, #4]
 8005d64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005d68:	b2db      	uxtb	r3, r3
 8005d6a:	2b00      	cmp	r3, #0
 8005d6c:	d106      	bne.n	8005d7c <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	2200      	movs	r2, #0
 8005d72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005d76:	6878      	ldr	r0, [r7, #4]
 8005d78:	f7fc fadc 	bl	8002334 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005d7c:	687b      	ldr	r3, [r7, #4]
 8005d7e:	2224      	movs	r2, #36	@ 0x24
 8005d80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8005d84:	687b      	ldr	r3, [r7, #4]
 8005d86:	681b      	ldr	r3, [r3, #0]
 8005d88:	68da      	ldr	r2, [r3, #12]
 8005d8a:	687b      	ldr	r3, [r7, #4]
 8005d8c:	681b      	ldr	r3, [r3, #0]
 8005d8e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8005d92:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8005d94:	6878      	ldr	r0, [r7, #4]
 8005d96:	f000 f973 	bl	8006080 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8005d9a:	687b      	ldr	r3, [r7, #4]
 8005d9c:	681b      	ldr	r3, [r3, #0]
 8005d9e:	691a      	ldr	r2, [r3, #16]
 8005da0:	687b      	ldr	r3, [r7, #4]
 8005da2:	681b      	ldr	r3, [r3, #0]
 8005da4:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8005da8:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	695a      	ldr	r2, [r3, #20]
 8005db0:	687b      	ldr	r3, [r7, #4]
 8005db2:	681b      	ldr	r3, [r3, #0]
 8005db4:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8005db8:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8005dba:	687b      	ldr	r3, [r7, #4]
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	68da      	ldr	r2, [r3, #12]
 8005dc0:	687b      	ldr	r3, [r7, #4]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8005dc8:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	2200      	movs	r2, #0
 8005dce:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8005dd0:	687b      	ldr	r3, [r7, #4]
 8005dd2:	2220      	movs	r2, #32
 8005dd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	2220      	movs	r2, #32
 8005ddc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005de0:	687b      	ldr	r3, [r7, #4]
 8005de2:	2200      	movs	r2, #0
 8005de4:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8005de6:	2300      	movs	r3, #0
}
 8005de8:	4618      	mov	r0, r3
 8005dea:	3708      	adds	r7, #8
 8005dec:	46bd      	mov	sp, r7
 8005dee:	bd80      	pop	{r7, pc}

08005df0 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8005df0:	b580      	push	{r7, lr}
 8005df2:	b08a      	sub	sp, #40	@ 0x28
 8005df4:	af02      	add	r7, sp, #8
 8005df6:	60f8      	str	r0, [r7, #12]
 8005df8:	60b9      	str	r1, [r7, #8]
 8005dfa:	603b      	str	r3, [r7, #0]
 8005dfc:	4613      	mov	r3, r2
 8005dfe:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8005e00:	2300      	movs	r3, #0
 8005e02:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8005e04:	68fb      	ldr	r3, [r7, #12]
 8005e06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005e0a:	b2db      	uxtb	r3, r3
 8005e0c:	2b20      	cmp	r3, #32
 8005e0e:	d175      	bne.n	8005efc <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8005e10:	68bb      	ldr	r3, [r7, #8]
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d002      	beq.n	8005e1c <HAL_UART_Transmit+0x2c>
 8005e16:	88fb      	ldrh	r3, [r7, #6]
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8005e1c:	2301      	movs	r3, #1
 8005e1e:	e06e      	b.n	8005efe <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005e20:	68fb      	ldr	r3, [r7, #12]
 8005e22:	2200      	movs	r2, #0
 8005e24:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8005e26:	68fb      	ldr	r3, [r7, #12]
 8005e28:	2221      	movs	r2, #33	@ 0x21
 8005e2a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8005e2e:	f7fc fcd9 	bl	80027e4 <HAL_GetTick>
 8005e32:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8005e34:	68fb      	ldr	r3, [r7, #12]
 8005e36:	88fa      	ldrh	r2, [r7, #6]
 8005e38:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8005e3a:	68fb      	ldr	r3, [r7, #12]
 8005e3c:	88fa      	ldrh	r2, [r7, #6]
 8005e3e:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8005e40:	68fb      	ldr	r3, [r7, #12]
 8005e42:	689b      	ldr	r3, [r3, #8]
 8005e44:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005e48:	d108      	bne.n	8005e5c <HAL_UART_Transmit+0x6c>
 8005e4a:	68fb      	ldr	r3, [r7, #12]
 8005e4c:	691b      	ldr	r3, [r3, #16]
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d104      	bne.n	8005e5c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8005e52:	2300      	movs	r3, #0
 8005e54:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8005e56:	68bb      	ldr	r3, [r7, #8]
 8005e58:	61bb      	str	r3, [r7, #24]
 8005e5a:	e003      	b.n	8005e64 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8005e5c:	68bb      	ldr	r3, [r7, #8]
 8005e5e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8005e60:	2300      	movs	r3, #0
 8005e62:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8005e64:	e02e      	b.n	8005ec4 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8005e66:	683b      	ldr	r3, [r7, #0]
 8005e68:	9300      	str	r3, [sp, #0]
 8005e6a:	697b      	ldr	r3, [r7, #20]
 8005e6c:	2200      	movs	r2, #0
 8005e6e:	2180      	movs	r1, #128	@ 0x80
 8005e70:	68f8      	ldr	r0, [r7, #12]
 8005e72:	f000 f848 	bl	8005f06 <UART_WaitOnFlagUntilTimeout>
 8005e76:	4603      	mov	r3, r0
 8005e78:	2b00      	cmp	r3, #0
 8005e7a:	d005      	beq.n	8005e88 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8005e7c:	68fb      	ldr	r3, [r7, #12]
 8005e7e:	2220      	movs	r2, #32
 8005e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8005e84:	2303      	movs	r3, #3
 8005e86:	e03a      	b.n	8005efe <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8005e88:	69fb      	ldr	r3, [r7, #28]
 8005e8a:	2b00      	cmp	r3, #0
 8005e8c:	d10b      	bne.n	8005ea6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8005e8e:	69bb      	ldr	r3, [r7, #24]
 8005e90:	881b      	ldrh	r3, [r3, #0]
 8005e92:	461a      	mov	r2, r3
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	681b      	ldr	r3, [r3, #0]
 8005e98:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8005e9c:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8005e9e:	69bb      	ldr	r3, [r7, #24]
 8005ea0:	3302      	adds	r3, #2
 8005ea2:	61bb      	str	r3, [r7, #24]
 8005ea4:	e007      	b.n	8005eb6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8005ea6:	69fb      	ldr	r3, [r7, #28]
 8005ea8:	781a      	ldrb	r2, [r3, #0]
 8005eaa:	68fb      	ldr	r3, [r7, #12]
 8005eac:	681b      	ldr	r3, [r3, #0]
 8005eae:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8005eb0:	69fb      	ldr	r3, [r7, #28]
 8005eb2:	3301      	adds	r3, #1
 8005eb4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8005eb6:	68fb      	ldr	r3, [r7, #12]
 8005eb8:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005eba:	b29b      	uxth	r3, r3
 8005ebc:	3b01      	subs	r3, #1
 8005ebe:	b29a      	uxth	r2, r3
 8005ec0:	68fb      	ldr	r3, [r7, #12]
 8005ec2:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8005ec4:	68fb      	ldr	r3, [r7, #12]
 8005ec6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8005ec8:	b29b      	uxth	r3, r3
 8005eca:	2b00      	cmp	r3, #0
 8005ecc:	d1cb      	bne.n	8005e66 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8005ece:	683b      	ldr	r3, [r7, #0]
 8005ed0:	9300      	str	r3, [sp, #0]
 8005ed2:	697b      	ldr	r3, [r7, #20]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	2140      	movs	r1, #64	@ 0x40
 8005ed8:	68f8      	ldr	r0, [r7, #12]
 8005eda:	f000 f814 	bl	8005f06 <UART_WaitOnFlagUntilTimeout>
 8005ede:	4603      	mov	r3, r0
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d005      	beq.n	8005ef0 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8005ee4:	68fb      	ldr	r3, [r7, #12]
 8005ee6:	2220      	movs	r2, #32
 8005ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8005eec:	2303      	movs	r3, #3
 8005eee:	e006      	b.n	8005efe <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8005ef0:	68fb      	ldr	r3, [r7, #12]
 8005ef2:	2220      	movs	r2, #32
 8005ef4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8005ef8:	2300      	movs	r3, #0
 8005efa:	e000      	b.n	8005efe <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8005efc:	2302      	movs	r3, #2
  }
}
 8005efe:	4618      	mov	r0, r3
 8005f00:	3720      	adds	r7, #32
 8005f02:	46bd      	mov	sp, r7
 8005f04:	bd80      	pop	{r7, pc}

08005f06 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8005f06:	b580      	push	{r7, lr}
 8005f08:	b086      	sub	sp, #24
 8005f0a:	af00      	add	r7, sp, #0
 8005f0c:	60f8      	str	r0, [r7, #12]
 8005f0e:	60b9      	str	r1, [r7, #8]
 8005f10:	603b      	str	r3, [r7, #0]
 8005f12:	4613      	mov	r3, r2
 8005f14:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f16:	e03b      	b.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005f18:	6a3b      	ldr	r3, [r7, #32]
 8005f1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005f1e:	d037      	beq.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005f20:	f7fc fc60 	bl	80027e4 <HAL_GetTick>
 8005f24:	4602      	mov	r2, r0
 8005f26:	683b      	ldr	r3, [r7, #0]
 8005f28:	1ad3      	subs	r3, r2, r3
 8005f2a:	6a3a      	ldr	r2, [r7, #32]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d302      	bcc.n	8005f36 <UART_WaitOnFlagUntilTimeout+0x30>
 8005f30:	6a3b      	ldr	r3, [r7, #32]
 8005f32:	2b00      	cmp	r3, #0
 8005f34:	d101      	bne.n	8005f3a <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005f36:	2303      	movs	r3, #3
 8005f38:	e03a      	b.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8005f3a:	68fb      	ldr	r3, [r7, #12]
 8005f3c:	681b      	ldr	r3, [r3, #0]
 8005f3e:	68db      	ldr	r3, [r3, #12]
 8005f40:	f003 0304 	and.w	r3, r3, #4
 8005f44:	2b00      	cmp	r3, #0
 8005f46:	d023      	beq.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f48:	68bb      	ldr	r3, [r7, #8]
 8005f4a:	2b80      	cmp	r3, #128	@ 0x80
 8005f4c:	d020      	beq.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
 8005f4e:	68bb      	ldr	r3, [r7, #8]
 8005f50:	2b40      	cmp	r3, #64	@ 0x40
 8005f52:	d01d      	beq.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005f54:	68fb      	ldr	r3, [r7, #12]
 8005f56:	681b      	ldr	r3, [r3, #0]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	f003 0308 	and.w	r3, r3, #8
 8005f5e:	2b08      	cmp	r3, #8
 8005f60:	d116      	bne.n	8005f90 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8005f62:	2300      	movs	r3, #0
 8005f64:	617b      	str	r3, [r7, #20]
 8005f66:	68fb      	ldr	r3, [r7, #12]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	681b      	ldr	r3, [r3, #0]
 8005f6c:	617b      	str	r3, [r7, #20]
 8005f6e:	68fb      	ldr	r3, [r7, #12]
 8005f70:	681b      	ldr	r3, [r3, #0]
 8005f72:	685b      	ldr	r3, [r3, #4]
 8005f74:	617b      	str	r3, [r7, #20]
 8005f76:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005f78:	68f8      	ldr	r0, [r7, #12]
 8005f7a:	f000 f81d 	bl	8005fb8 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	2208      	movs	r2, #8
 8005f82:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f84:	68fb      	ldr	r3, [r7, #12]
 8005f86:	2200      	movs	r2, #0
 8005f88:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005f8c:	2301      	movs	r3, #1
 8005f8e:	e00f      	b.n	8005fb0 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f90:	68fb      	ldr	r3, [r7, #12]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	681a      	ldr	r2, [r3, #0]
 8005f96:	68bb      	ldr	r3, [r7, #8]
 8005f98:	4013      	ands	r3, r2
 8005f9a:	68ba      	ldr	r2, [r7, #8]
 8005f9c:	429a      	cmp	r2, r3
 8005f9e:	bf0c      	ite	eq
 8005fa0:	2301      	moveq	r3, #1
 8005fa2:	2300      	movne	r3, #0
 8005fa4:	b2db      	uxtb	r3, r3
 8005fa6:	461a      	mov	r2, r3
 8005fa8:	79fb      	ldrb	r3, [r7, #7]
 8005faa:	429a      	cmp	r2, r3
 8005fac:	d0b4      	beq.n	8005f18 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005fae:	2300      	movs	r3, #0
}
 8005fb0:	4618      	mov	r0, r3
 8005fb2:	3718      	adds	r7, #24
 8005fb4:	46bd      	mov	sp, r7
 8005fb6:	bd80      	pop	{r7, pc}

08005fb8 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005fb8:	b480      	push	{r7}
 8005fba:	b095      	sub	sp, #84	@ 0x54
 8005fbc:	af00      	add	r7, sp, #0
 8005fbe:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8005fc0:	687b      	ldr	r3, [r7, #4]
 8005fc2:	681b      	ldr	r3, [r3, #0]
 8005fc4:	330c      	adds	r3, #12
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fc8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8005fca:	e853 3f00 	ldrex	r3, [r3]
 8005fce:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8005fd0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fd2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8005fd6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	330c      	adds	r3, #12
 8005fde:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8005fe0:	643a      	str	r2, [r7, #64]	@ 0x40
 8005fe2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fe4:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8005fe6:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8005fe8:	e841 2300 	strex	r3, r2, [r1]
 8005fec:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8005fee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d1e5      	bne.n	8005fc0 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	681b      	ldr	r3, [r3, #0]
 8005ff8:	3314      	adds	r3, #20
 8005ffa:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005ffc:	6a3b      	ldr	r3, [r7, #32]
 8005ffe:	e853 3f00 	ldrex	r3, [r3]
 8006002:	61fb      	str	r3, [r7, #28]
   return(result);
 8006004:	69fb      	ldr	r3, [r7, #28]
 8006006:	f023 0301 	bic.w	r3, r3, #1
 800600a:	64bb      	str	r3, [r7, #72]	@ 0x48
 800600c:	687b      	ldr	r3, [r7, #4]
 800600e:	681b      	ldr	r3, [r3, #0]
 8006010:	3314      	adds	r3, #20
 8006012:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006014:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006016:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006018:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800601a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800601c:	e841 2300 	strex	r3, r2, [r1]
 8006020:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8006022:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006024:	2b00      	cmp	r3, #0
 8006026:	d1e5      	bne.n	8005ff4 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006028:	687b      	ldr	r3, [r7, #4]
 800602a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800602c:	2b01      	cmp	r3, #1
 800602e:	d119      	bne.n	8006064 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006030:	687b      	ldr	r3, [r7, #4]
 8006032:	681b      	ldr	r3, [r3, #0]
 8006034:	330c      	adds	r3, #12
 8006036:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	e853 3f00 	ldrex	r3, [r3]
 800603e:	60bb      	str	r3, [r7, #8]
   return(result);
 8006040:	68bb      	ldr	r3, [r7, #8]
 8006042:	f023 0310 	bic.w	r3, r3, #16
 8006046:	647b      	str	r3, [r7, #68]	@ 0x44
 8006048:	687b      	ldr	r3, [r7, #4]
 800604a:	681b      	ldr	r3, [r3, #0]
 800604c:	330c      	adds	r3, #12
 800604e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006050:	61ba      	str	r2, [r7, #24]
 8006052:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006054:	6979      	ldr	r1, [r7, #20]
 8006056:	69ba      	ldr	r2, [r7, #24]
 8006058:	e841 2300 	strex	r3, r2, [r1]
 800605c:	613b      	str	r3, [r7, #16]
   return(result);
 800605e:	693b      	ldr	r3, [r7, #16]
 8006060:	2b00      	cmp	r3, #0
 8006062:	d1e5      	bne.n	8006030 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8006064:	687b      	ldr	r3, [r7, #4]
 8006066:	2220      	movs	r2, #32
 8006068:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800606c:	687b      	ldr	r3, [r7, #4]
 800606e:	2200      	movs	r2, #0
 8006070:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8006072:	bf00      	nop
 8006074:	3754      	adds	r7, #84	@ 0x54
 8006076:	46bd      	mov	sp, r7
 8006078:	f85d 7b04 	ldr.w	r7, [sp], #4
 800607c:	4770      	bx	lr
	...

08006080 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006080:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006084:	b0c0      	sub	sp, #256	@ 0x100
 8006086:	af00      	add	r7, sp, #0
 8006088:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800608c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006090:	681b      	ldr	r3, [r3, #0]
 8006092:	691b      	ldr	r3, [r3, #16]
 8006094:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 8006098:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800609c:	68d9      	ldr	r1, [r3, #12]
 800609e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060a2:	681a      	ldr	r2, [r3, #0]
 80060a4:	ea40 0301 	orr.w	r3, r0, r1
 80060a8:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80060aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ae:	689a      	ldr	r2, [r3, #8]
 80060b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060b4:	691b      	ldr	r3, [r3, #16]
 80060b6:	431a      	orrs	r2, r3
 80060b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060bc:	695b      	ldr	r3, [r3, #20]
 80060be:	431a      	orrs	r2, r3
 80060c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060c4:	69db      	ldr	r3, [r3, #28]
 80060c6:	4313      	orrs	r3, r2
 80060c8:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80060cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060d0:	681b      	ldr	r3, [r3, #0]
 80060d2:	68db      	ldr	r3, [r3, #12]
 80060d4:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 80060d8:	f021 010c 	bic.w	r1, r1, #12
 80060dc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060e0:	681a      	ldr	r2, [r3, #0]
 80060e2:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 80060e6:	430b      	orrs	r3, r1
 80060e8:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80060ea:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	695b      	ldr	r3, [r3, #20]
 80060f2:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 80060f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80060fa:	6999      	ldr	r1, [r3, #24]
 80060fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006100:	681a      	ldr	r2, [r3, #0]
 8006102:	ea40 0301 	orr.w	r3, r0, r1
 8006106:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8006108:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800610c:	681a      	ldr	r2, [r3, #0]
 800610e:	4b8f      	ldr	r3, [pc, #572]	@ (800634c <UART_SetConfig+0x2cc>)
 8006110:	429a      	cmp	r2, r3
 8006112:	d005      	beq.n	8006120 <UART_SetConfig+0xa0>
 8006114:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006118:	681a      	ldr	r2, [r3, #0]
 800611a:	4b8d      	ldr	r3, [pc, #564]	@ (8006350 <UART_SetConfig+0x2d0>)
 800611c:	429a      	cmp	r2, r3
 800611e:	d104      	bne.n	800612a <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8006120:	f7fe fc40 	bl	80049a4 <HAL_RCC_GetPCLK2Freq>
 8006124:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8006128:	e003      	b.n	8006132 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 800612a:	f7fe fc27 	bl	800497c <HAL_RCC_GetPCLK1Freq>
 800612e:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006132:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006136:	69db      	ldr	r3, [r3, #28]
 8006138:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800613c:	f040 810c 	bne.w	8006358 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8006140:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8006144:	2200      	movs	r2, #0
 8006146:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 800614a:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 800614e:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8006152:	4622      	mov	r2, r4
 8006154:	462b      	mov	r3, r5
 8006156:	1891      	adds	r1, r2, r2
 8006158:	65b9      	str	r1, [r7, #88]	@ 0x58
 800615a:	415b      	adcs	r3, r3
 800615c:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800615e:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8006162:	4621      	mov	r1, r4
 8006164:	eb12 0801 	adds.w	r8, r2, r1
 8006168:	4629      	mov	r1, r5
 800616a:	eb43 0901 	adc.w	r9, r3, r1
 800616e:	f04f 0200 	mov.w	r2, #0
 8006172:	f04f 0300 	mov.w	r3, #0
 8006176:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800617a:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800617e:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8006182:	4690      	mov	r8, r2
 8006184:	4699      	mov	r9, r3
 8006186:	4623      	mov	r3, r4
 8006188:	eb18 0303 	adds.w	r3, r8, r3
 800618c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8006190:	462b      	mov	r3, r5
 8006192:	eb49 0303 	adc.w	r3, r9, r3
 8006196:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 800619a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 800619e:	685b      	ldr	r3, [r3, #4]
 80061a0:	2200      	movs	r2, #0
 80061a2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 80061a6:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 80061aa:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 80061ae:	460b      	mov	r3, r1
 80061b0:	18db      	adds	r3, r3, r3
 80061b2:	653b      	str	r3, [r7, #80]	@ 0x50
 80061b4:	4613      	mov	r3, r2
 80061b6:	eb42 0303 	adc.w	r3, r2, r3
 80061ba:	657b      	str	r3, [r7, #84]	@ 0x54
 80061bc:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 80061c0:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 80061c4:	f7fa fd48 	bl	8000c58 <__aeabi_uldivmod>
 80061c8:	4602      	mov	r2, r0
 80061ca:	460b      	mov	r3, r1
 80061cc:	4b61      	ldr	r3, [pc, #388]	@ (8006354 <UART_SetConfig+0x2d4>)
 80061ce:	fba3 2302 	umull	r2, r3, r3, r2
 80061d2:	095b      	lsrs	r3, r3, #5
 80061d4:	011c      	lsls	r4, r3, #4
 80061d6:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80061da:	2200      	movs	r2, #0
 80061dc:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 80061e0:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 80061e4:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 80061e8:	4642      	mov	r2, r8
 80061ea:	464b      	mov	r3, r9
 80061ec:	1891      	adds	r1, r2, r2
 80061ee:	64b9      	str	r1, [r7, #72]	@ 0x48
 80061f0:	415b      	adcs	r3, r3
 80061f2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80061f4:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 80061f8:	4641      	mov	r1, r8
 80061fa:	eb12 0a01 	adds.w	sl, r2, r1
 80061fe:	4649      	mov	r1, r9
 8006200:	eb43 0b01 	adc.w	fp, r3, r1
 8006204:	f04f 0200 	mov.w	r2, #0
 8006208:	f04f 0300 	mov.w	r3, #0
 800620c:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8006210:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8006214:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8006218:	4692      	mov	sl, r2
 800621a:	469b      	mov	fp, r3
 800621c:	4643      	mov	r3, r8
 800621e:	eb1a 0303 	adds.w	r3, sl, r3
 8006222:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006226:	464b      	mov	r3, r9
 8006228:	eb4b 0303 	adc.w	r3, fp, r3
 800622c:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8006230:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006234:	685b      	ldr	r3, [r3, #4]
 8006236:	2200      	movs	r2, #0
 8006238:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800623c:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8006240:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8006244:	460b      	mov	r3, r1
 8006246:	18db      	adds	r3, r3, r3
 8006248:	643b      	str	r3, [r7, #64]	@ 0x40
 800624a:	4613      	mov	r3, r2
 800624c:	eb42 0303 	adc.w	r3, r2, r3
 8006250:	647b      	str	r3, [r7, #68]	@ 0x44
 8006252:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8006256:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 800625a:	f7fa fcfd 	bl	8000c58 <__aeabi_uldivmod>
 800625e:	4602      	mov	r2, r0
 8006260:	460b      	mov	r3, r1
 8006262:	4611      	mov	r1, r2
 8006264:	4b3b      	ldr	r3, [pc, #236]	@ (8006354 <UART_SetConfig+0x2d4>)
 8006266:	fba3 2301 	umull	r2, r3, r3, r1
 800626a:	095b      	lsrs	r3, r3, #5
 800626c:	2264      	movs	r2, #100	@ 0x64
 800626e:	fb02 f303 	mul.w	r3, r2, r3
 8006272:	1acb      	subs	r3, r1, r3
 8006274:	00db      	lsls	r3, r3, #3
 8006276:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 800627a:	4b36      	ldr	r3, [pc, #216]	@ (8006354 <UART_SetConfig+0x2d4>)
 800627c:	fba3 2302 	umull	r2, r3, r3, r2
 8006280:	095b      	lsrs	r3, r3, #5
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8006288:	441c      	add	r4, r3
 800628a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800628e:	2200      	movs	r2, #0
 8006290:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006294:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8006298:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 800629c:	4642      	mov	r2, r8
 800629e:	464b      	mov	r3, r9
 80062a0:	1891      	adds	r1, r2, r2
 80062a2:	63b9      	str	r1, [r7, #56]	@ 0x38
 80062a4:	415b      	adcs	r3, r3
 80062a6:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80062a8:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 80062ac:	4641      	mov	r1, r8
 80062ae:	1851      	adds	r1, r2, r1
 80062b0:	6339      	str	r1, [r7, #48]	@ 0x30
 80062b2:	4649      	mov	r1, r9
 80062b4:	414b      	adcs	r3, r1
 80062b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80062b8:	f04f 0200 	mov.w	r2, #0
 80062bc:	f04f 0300 	mov.w	r3, #0
 80062c0:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 80062c4:	4659      	mov	r1, fp
 80062c6:	00cb      	lsls	r3, r1, #3
 80062c8:	4651      	mov	r1, sl
 80062ca:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80062ce:	4651      	mov	r1, sl
 80062d0:	00ca      	lsls	r2, r1, #3
 80062d2:	4610      	mov	r0, r2
 80062d4:	4619      	mov	r1, r3
 80062d6:	4603      	mov	r3, r0
 80062d8:	4642      	mov	r2, r8
 80062da:	189b      	adds	r3, r3, r2
 80062dc:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80062e0:	464b      	mov	r3, r9
 80062e2:	460a      	mov	r2, r1
 80062e4:	eb42 0303 	adc.w	r3, r2, r3
 80062e8:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80062ec:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80062f0:	685b      	ldr	r3, [r3, #4]
 80062f2:	2200      	movs	r2, #0
 80062f4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 80062f8:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 80062fc:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8006300:	460b      	mov	r3, r1
 8006302:	18db      	adds	r3, r3, r3
 8006304:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006306:	4613      	mov	r3, r2
 8006308:	eb42 0303 	adc.w	r3, r2, r3
 800630c:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800630e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006312:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8006316:	f7fa fc9f 	bl	8000c58 <__aeabi_uldivmod>
 800631a:	4602      	mov	r2, r0
 800631c:	460b      	mov	r3, r1
 800631e:	4b0d      	ldr	r3, [pc, #52]	@ (8006354 <UART_SetConfig+0x2d4>)
 8006320:	fba3 1302 	umull	r1, r3, r3, r2
 8006324:	095b      	lsrs	r3, r3, #5
 8006326:	2164      	movs	r1, #100	@ 0x64
 8006328:	fb01 f303 	mul.w	r3, r1, r3
 800632c:	1ad3      	subs	r3, r2, r3
 800632e:	00db      	lsls	r3, r3, #3
 8006330:	3332      	adds	r3, #50	@ 0x32
 8006332:	4a08      	ldr	r2, [pc, #32]	@ (8006354 <UART_SetConfig+0x2d4>)
 8006334:	fba2 2303 	umull	r2, r3, r2, r3
 8006338:	095b      	lsrs	r3, r3, #5
 800633a:	f003 0207 	and.w	r2, r3, #7
 800633e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006342:	681b      	ldr	r3, [r3, #0]
 8006344:	4422      	add	r2, r4
 8006346:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8006348:	e106      	b.n	8006558 <UART_SetConfig+0x4d8>
 800634a:	bf00      	nop
 800634c:	40011000 	.word	0x40011000
 8006350:	40011400 	.word	0x40011400
 8006354:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8006358:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 800635c:	2200      	movs	r2, #0
 800635e:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8006362:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8006366:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 800636a:	4642      	mov	r2, r8
 800636c:	464b      	mov	r3, r9
 800636e:	1891      	adds	r1, r2, r2
 8006370:	6239      	str	r1, [r7, #32]
 8006372:	415b      	adcs	r3, r3
 8006374:	627b      	str	r3, [r7, #36]	@ 0x24
 8006376:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800637a:	4641      	mov	r1, r8
 800637c:	1854      	adds	r4, r2, r1
 800637e:	4649      	mov	r1, r9
 8006380:	eb43 0501 	adc.w	r5, r3, r1
 8006384:	f04f 0200 	mov.w	r2, #0
 8006388:	f04f 0300 	mov.w	r3, #0
 800638c:	00eb      	lsls	r3, r5, #3
 800638e:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006392:	00e2      	lsls	r2, r4, #3
 8006394:	4614      	mov	r4, r2
 8006396:	461d      	mov	r5, r3
 8006398:	4643      	mov	r3, r8
 800639a:	18e3      	adds	r3, r4, r3
 800639c:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 80063a0:	464b      	mov	r3, r9
 80063a2:	eb45 0303 	adc.w	r3, r5, r3
 80063a6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 80063aa:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80063ae:	685b      	ldr	r3, [r3, #4]
 80063b0:	2200      	movs	r2, #0
 80063b2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80063b6:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 80063ba:	f04f 0200 	mov.w	r2, #0
 80063be:	f04f 0300 	mov.w	r3, #0
 80063c2:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 80063c6:	4629      	mov	r1, r5
 80063c8:	008b      	lsls	r3, r1, #2
 80063ca:	4621      	mov	r1, r4
 80063cc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80063d0:	4621      	mov	r1, r4
 80063d2:	008a      	lsls	r2, r1, #2
 80063d4:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 80063d8:	f7fa fc3e 	bl	8000c58 <__aeabi_uldivmod>
 80063dc:	4602      	mov	r2, r0
 80063de:	460b      	mov	r3, r1
 80063e0:	4b60      	ldr	r3, [pc, #384]	@ (8006564 <UART_SetConfig+0x4e4>)
 80063e2:	fba3 2302 	umull	r2, r3, r3, r2
 80063e6:	095b      	lsrs	r3, r3, #5
 80063e8:	011c      	lsls	r4, r3, #4
 80063ea:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80063ee:	2200      	movs	r2, #0
 80063f0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 80063f4:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80063f8:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 80063fc:	4642      	mov	r2, r8
 80063fe:	464b      	mov	r3, r9
 8006400:	1891      	adds	r1, r2, r2
 8006402:	61b9      	str	r1, [r7, #24]
 8006404:	415b      	adcs	r3, r3
 8006406:	61fb      	str	r3, [r7, #28]
 8006408:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800640c:	4641      	mov	r1, r8
 800640e:	1851      	adds	r1, r2, r1
 8006410:	6139      	str	r1, [r7, #16]
 8006412:	4649      	mov	r1, r9
 8006414:	414b      	adcs	r3, r1
 8006416:	617b      	str	r3, [r7, #20]
 8006418:	f04f 0200 	mov.w	r2, #0
 800641c:	f04f 0300 	mov.w	r3, #0
 8006420:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8006424:	4659      	mov	r1, fp
 8006426:	00cb      	lsls	r3, r1, #3
 8006428:	4651      	mov	r1, sl
 800642a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800642e:	4651      	mov	r1, sl
 8006430:	00ca      	lsls	r2, r1, #3
 8006432:	4610      	mov	r0, r2
 8006434:	4619      	mov	r1, r3
 8006436:	4603      	mov	r3, r0
 8006438:	4642      	mov	r2, r8
 800643a:	189b      	adds	r3, r3, r2
 800643c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8006440:	464b      	mov	r3, r9
 8006442:	460a      	mov	r2, r1
 8006444:	eb42 0303 	adc.w	r3, r2, r3
 8006448:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800644c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006450:	685b      	ldr	r3, [r3, #4]
 8006452:	2200      	movs	r2, #0
 8006454:	67bb      	str	r3, [r7, #120]	@ 0x78
 8006456:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8006458:	f04f 0200 	mov.w	r2, #0
 800645c:	f04f 0300 	mov.w	r3, #0
 8006460:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8006464:	4649      	mov	r1, r9
 8006466:	008b      	lsls	r3, r1, #2
 8006468:	4641      	mov	r1, r8
 800646a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800646e:	4641      	mov	r1, r8
 8006470:	008a      	lsls	r2, r1, #2
 8006472:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8006476:	f7fa fbef 	bl	8000c58 <__aeabi_uldivmod>
 800647a:	4602      	mov	r2, r0
 800647c:	460b      	mov	r3, r1
 800647e:	4611      	mov	r1, r2
 8006480:	4b38      	ldr	r3, [pc, #224]	@ (8006564 <UART_SetConfig+0x4e4>)
 8006482:	fba3 2301 	umull	r2, r3, r3, r1
 8006486:	095b      	lsrs	r3, r3, #5
 8006488:	2264      	movs	r2, #100	@ 0x64
 800648a:	fb02 f303 	mul.w	r3, r2, r3
 800648e:	1acb      	subs	r3, r1, r3
 8006490:	011b      	lsls	r3, r3, #4
 8006492:	3332      	adds	r3, #50	@ 0x32
 8006494:	4a33      	ldr	r2, [pc, #204]	@ (8006564 <UART_SetConfig+0x4e4>)
 8006496:	fba2 2303 	umull	r2, r3, r2, r3
 800649a:	095b      	lsrs	r3, r3, #5
 800649c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80064a0:	441c      	add	r4, r3
 80064a2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 80064a6:	2200      	movs	r2, #0
 80064a8:	673b      	str	r3, [r7, #112]	@ 0x70
 80064aa:	677a      	str	r2, [r7, #116]	@ 0x74
 80064ac:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 80064b0:	4642      	mov	r2, r8
 80064b2:	464b      	mov	r3, r9
 80064b4:	1891      	adds	r1, r2, r2
 80064b6:	60b9      	str	r1, [r7, #8]
 80064b8:	415b      	adcs	r3, r3
 80064ba:	60fb      	str	r3, [r7, #12]
 80064bc:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80064c0:	4641      	mov	r1, r8
 80064c2:	1851      	adds	r1, r2, r1
 80064c4:	6039      	str	r1, [r7, #0]
 80064c6:	4649      	mov	r1, r9
 80064c8:	414b      	adcs	r3, r1
 80064ca:	607b      	str	r3, [r7, #4]
 80064cc:	f04f 0200 	mov.w	r2, #0
 80064d0:	f04f 0300 	mov.w	r3, #0
 80064d4:	e9d7 ab00 	ldrd	sl, fp, [r7]
 80064d8:	4659      	mov	r1, fp
 80064da:	00cb      	lsls	r3, r1, #3
 80064dc:	4651      	mov	r1, sl
 80064de:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80064e2:	4651      	mov	r1, sl
 80064e4:	00ca      	lsls	r2, r1, #3
 80064e6:	4610      	mov	r0, r2
 80064e8:	4619      	mov	r1, r3
 80064ea:	4603      	mov	r3, r0
 80064ec:	4642      	mov	r2, r8
 80064ee:	189b      	adds	r3, r3, r2
 80064f0:	66bb      	str	r3, [r7, #104]	@ 0x68
 80064f2:	464b      	mov	r3, r9
 80064f4:	460a      	mov	r2, r1
 80064f6:	eb42 0303 	adc.w	r3, r2, r3
 80064fa:	66fb      	str	r3, [r7, #108]	@ 0x6c
 80064fc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006500:	685b      	ldr	r3, [r3, #4]
 8006502:	2200      	movs	r2, #0
 8006504:	663b      	str	r3, [r7, #96]	@ 0x60
 8006506:	667a      	str	r2, [r7, #100]	@ 0x64
 8006508:	f04f 0200 	mov.w	r2, #0
 800650c:	f04f 0300 	mov.w	r3, #0
 8006510:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8006514:	4649      	mov	r1, r9
 8006516:	008b      	lsls	r3, r1, #2
 8006518:	4641      	mov	r1, r8
 800651a:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800651e:	4641      	mov	r1, r8
 8006520:	008a      	lsls	r2, r1, #2
 8006522:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8006526:	f7fa fb97 	bl	8000c58 <__aeabi_uldivmod>
 800652a:	4602      	mov	r2, r0
 800652c:	460b      	mov	r3, r1
 800652e:	4b0d      	ldr	r3, [pc, #52]	@ (8006564 <UART_SetConfig+0x4e4>)
 8006530:	fba3 1302 	umull	r1, r3, r3, r2
 8006534:	095b      	lsrs	r3, r3, #5
 8006536:	2164      	movs	r1, #100	@ 0x64
 8006538:	fb01 f303 	mul.w	r3, r1, r3
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	011b      	lsls	r3, r3, #4
 8006540:	3332      	adds	r3, #50	@ 0x32
 8006542:	4a08      	ldr	r2, [pc, #32]	@ (8006564 <UART_SetConfig+0x4e4>)
 8006544:	fba2 2303 	umull	r2, r3, r2, r3
 8006548:	095b      	lsrs	r3, r3, #5
 800654a:	f003 020f 	and.w	r2, r3, #15
 800654e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8006552:	681b      	ldr	r3, [r3, #0]
 8006554:	4422      	add	r2, r4
 8006556:	609a      	str	r2, [r3, #8]
}
 8006558:	bf00      	nop
 800655a:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 800655e:	46bd      	mov	sp, r7
 8006560:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006564:	51eb851f 	.word	0x51eb851f

08006568 <__cvt>:
 8006568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800656c:	ec57 6b10 	vmov	r6, r7, d0
 8006570:	2f00      	cmp	r7, #0
 8006572:	460c      	mov	r4, r1
 8006574:	4619      	mov	r1, r3
 8006576:	463b      	mov	r3, r7
 8006578:	bfbb      	ittet	lt
 800657a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800657e:	461f      	movlt	r7, r3
 8006580:	2300      	movge	r3, #0
 8006582:	232d      	movlt	r3, #45	@ 0x2d
 8006584:	700b      	strb	r3, [r1, #0]
 8006586:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8006588:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800658c:	4691      	mov	r9, r2
 800658e:	f023 0820 	bic.w	r8, r3, #32
 8006592:	bfbc      	itt	lt
 8006594:	4632      	movlt	r2, r6
 8006596:	4616      	movlt	r6, r2
 8006598:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800659c:	d005      	beq.n	80065aa <__cvt+0x42>
 800659e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 80065a2:	d100      	bne.n	80065a6 <__cvt+0x3e>
 80065a4:	3401      	adds	r4, #1
 80065a6:	2102      	movs	r1, #2
 80065a8:	e000      	b.n	80065ac <__cvt+0x44>
 80065aa:	2103      	movs	r1, #3
 80065ac:	ab03      	add	r3, sp, #12
 80065ae:	9301      	str	r3, [sp, #4]
 80065b0:	ab02      	add	r3, sp, #8
 80065b2:	9300      	str	r3, [sp, #0]
 80065b4:	ec47 6b10 	vmov	d0, r6, r7
 80065b8:	4653      	mov	r3, sl
 80065ba:	4622      	mov	r2, r4
 80065bc:	f000 ff84 	bl	80074c8 <_dtoa_r>
 80065c0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 80065c4:	4605      	mov	r5, r0
 80065c6:	d119      	bne.n	80065fc <__cvt+0x94>
 80065c8:	f019 0f01 	tst.w	r9, #1
 80065cc:	d00e      	beq.n	80065ec <__cvt+0x84>
 80065ce:	eb00 0904 	add.w	r9, r0, r4
 80065d2:	2200      	movs	r2, #0
 80065d4:	2300      	movs	r3, #0
 80065d6:	4630      	mov	r0, r6
 80065d8:	4639      	mov	r1, r7
 80065da:	f7fa fa7d 	bl	8000ad8 <__aeabi_dcmpeq>
 80065de:	b108      	cbz	r0, 80065e4 <__cvt+0x7c>
 80065e0:	f8cd 900c 	str.w	r9, [sp, #12]
 80065e4:	2230      	movs	r2, #48	@ 0x30
 80065e6:	9b03      	ldr	r3, [sp, #12]
 80065e8:	454b      	cmp	r3, r9
 80065ea:	d31e      	bcc.n	800662a <__cvt+0xc2>
 80065ec:	9b03      	ldr	r3, [sp, #12]
 80065ee:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80065f0:	1b5b      	subs	r3, r3, r5
 80065f2:	4628      	mov	r0, r5
 80065f4:	6013      	str	r3, [r2, #0]
 80065f6:	b004      	add	sp, #16
 80065f8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80065fc:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8006600:	eb00 0904 	add.w	r9, r0, r4
 8006604:	d1e5      	bne.n	80065d2 <__cvt+0x6a>
 8006606:	7803      	ldrb	r3, [r0, #0]
 8006608:	2b30      	cmp	r3, #48	@ 0x30
 800660a:	d10a      	bne.n	8006622 <__cvt+0xba>
 800660c:	2200      	movs	r2, #0
 800660e:	2300      	movs	r3, #0
 8006610:	4630      	mov	r0, r6
 8006612:	4639      	mov	r1, r7
 8006614:	f7fa fa60 	bl	8000ad8 <__aeabi_dcmpeq>
 8006618:	b918      	cbnz	r0, 8006622 <__cvt+0xba>
 800661a:	f1c4 0401 	rsb	r4, r4, #1
 800661e:	f8ca 4000 	str.w	r4, [sl]
 8006622:	f8da 3000 	ldr.w	r3, [sl]
 8006626:	4499      	add	r9, r3
 8006628:	e7d3      	b.n	80065d2 <__cvt+0x6a>
 800662a:	1c59      	adds	r1, r3, #1
 800662c:	9103      	str	r1, [sp, #12]
 800662e:	701a      	strb	r2, [r3, #0]
 8006630:	e7d9      	b.n	80065e6 <__cvt+0x7e>

08006632 <__exponent>:
 8006632:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8006634:	2900      	cmp	r1, #0
 8006636:	bfba      	itte	lt
 8006638:	4249      	neglt	r1, r1
 800663a:	232d      	movlt	r3, #45	@ 0x2d
 800663c:	232b      	movge	r3, #43	@ 0x2b
 800663e:	2909      	cmp	r1, #9
 8006640:	7002      	strb	r2, [r0, #0]
 8006642:	7043      	strb	r3, [r0, #1]
 8006644:	dd29      	ble.n	800669a <__exponent+0x68>
 8006646:	f10d 0307 	add.w	r3, sp, #7
 800664a:	461d      	mov	r5, r3
 800664c:	270a      	movs	r7, #10
 800664e:	461a      	mov	r2, r3
 8006650:	fbb1 f6f7 	udiv	r6, r1, r7
 8006654:	fb07 1416 	mls	r4, r7, r6, r1
 8006658:	3430      	adds	r4, #48	@ 0x30
 800665a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800665e:	460c      	mov	r4, r1
 8006660:	2c63      	cmp	r4, #99	@ 0x63
 8006662:	f103 33ff 	add.w	r3, r3, #4294967295
 8006666:	4631      	mov	r1, r6
 8006668:	dcf1      	bgt.n	800664e <__exponent+0x1c>
 800666a:	3130      	adds	r1, #48	@ 0x30
 800666c:	1e94      	subs	r4, r2, #2
 800666e:	f803 1c01 	strb.w	r1, [r3, #-1]
 8006672:	1c41      	adds	r1, r0, #1
 8006674:	4623      	mov	r3, r4
 8006676:	42ab      	cmp	r3, r5
 8006678:	d30a      	bcc.n	8006690 <__exponent+0x5e>
 800667a:	f10d 0309 	add.w	r3, sp, #9
 800667e:	1a9b      	subs	r3, r3, r2
 8006680:	42ac      	cmp	r4, r5
 8006682:	bf88      	it	hi
 8006684:	2300      	movhi	r3, #0
 8006686:	3302      	adds	r3, #2
 8006688:	4403      	add	r3, r0
 800668a:	1a18      	subs	r0, r3, r0
 800668c:	b003      	add	sp, #12
 800668e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8006690:	f813 6b01 	ldrb.w	r6, [r3], #1
 8006694:	f801 6f01 	strb.w	r6, [r1, #1]!
 8006698:	e7ed      	b.n	8006676 <__exponent+0x44>
 800669a:	2330      	movs	r3, #48	@ 0x30
 800669c:	3130      	adds	r1, #48	@ 0x30
 800669e:	7083      	strb	r3, [r0, #2]
 80066a0:	70c1      	strb	r1, [r0, #3]
 80066a2:	1d03      	adds	r3, r0, #4
 80066a4:	e7f1      	b.n	800668a <__exponent+0x58>
	...

080066a8 <_printf_float>:
 80066a8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80066ac:	b08d      	sub	sp, #52	@ 0x34
 80066ae:	460c      	mov	r4, r1
 80066b0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 80066b4:	4616      	mov	r6, r2
 80066b6:	461f      	mov	r7, r3
 80066b8:	4605      	mov	r5, r0
 80066ba:	f000 fe03 	bl	80072c4 <_localeconv_r>
 80066be:	6803      	ldr	r3, [r0, #0]
 80066c0:	9304      	str	r3, [sp, #16]
 80066c2:	4618      	mov	r0, r3
 80066c4:	f7f9 fddc 	bl	8000280 <strlen>
 80066c8:	2300      	movs	r3, #0
 80066ca:	930a      	str	r3, [sp, #40]	@ 0x28
 80066cc:	f8d8 3000 	ldr.w	r3, [r8]
 80066d0:	9005      	str	r0, [sp, #20]
 80066d2:	3307      	adds	r3, #7
 80066d4:	f023 0307 	bic.w	r3, r3, #7
 80066d8:	f103 0208 	add.w	r2, r3, #8
 80066dc:	f894 a018 	ldrb.w	sl, [r4, #24]
 80066e0:	f8d4 b000 	ldr.w	fp, [r4]
 80066e4:	f8c8 2000 	str.w	r2, [r8]
 80066e8:	e9d3 8900 	ldrd	r8, r9, [r3]
 80066ec:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80066f0:	9307      	str	r3, [sp, #28]
 80066f2:	f8cd 8018 	str.w	r8, [sp, #24]
 80066f6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80066fa:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80066fe:	4b9c      	ldr	r3, [pc, #624]	@ (8006970 <_printf_float+0x2c8>)
 8006700:	f04f 32ff 	mov.w	r2, #4294967295
 8006704:	f7fa fa1a 	bl	8000b3c <__aeabi_dcmpun>
 8006708:	bb70      	cbnz	r0, 8006768 <_printf_float+0xc0>
 800670a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800670e:	4b98      	ldr	r3, [pc, #608]	@ (8006970 <_printf_float+0x2c8>)
 8006710:	f04f 32ff 	mov.w	r2, #4294967295
 8006714:	f7fa f9f4 	bl	8000b00 <__aeabi_dcmple>
 8006718:	bb30      	cbnz	r0, 8006768 <_printf_float+0xc0>
 800671a:	2200      	movs	r2, #0
 800671c:	2300      	movs	r3, #0
 800671e:	4640      	mov	r0, r8
 8006720:	4649      	mov	r1, r9
 8006722:	f7fa f9e3 	bl	8000aec <__aeabi_dcmplt>
 8006726:	b110      	cbz	r0, 800672e <_printf_float+0x86>
 8006728:	232d      	movs	r3, #45	@ 0x2d
 800672a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800672e:	4a91      	ldr	r2, [pc, #580]	@ (8006974 <_printf_float+0x2cc>)
 8006730:	4b91      	ldr	r3, [pc, #580]	@ (8006978 <_printf_float+0x2d0>)
 8006732:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 8006736:	bf8c      	ite	hi
 8006738:	4690      	movhi	r8, r2
 800673a:	4698      	movls	r8, r3
 800673c:	2303      	movs	r3, #3
 800673e:	6123      	str	r3, [r4, #16]
 8006740:	f02b 0304 	bic.w	r3, fp, #4
 8006744:	6023      	str	r3, [r4, #0]
 8006746:	f04f 0900 	mov.w	r9, #0
 800674a:	9700      	str	r7, [sp, #0]
 800674c:	4633      	mov	r3, r6
 800674e:	aa0b      	add	r2, sp, #44	@ 0x2c
 8006750:	4621      	mov	r1, r4
 8006752:	4628      	mov	r0, r5
 8006754:	f000 f9d2 	bl	8006afc <_printf_common>
 8006758:	3001      	adds	r0, #1
 800675a:	f040 808d 	bne.w	8006878 <_printf_float+0x1d0>
 800675e:	f04f 30ff 	mov.w	r0, #4294967295
 8006762:	b00d      	add	sp, #52	@ 0x34
 8006764:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006768:	4642      	mov	r2, r8
 800676a:	464b      	mov	r3, r9
 800676c:	4640      	mov	r0, r8
 800676e:	4649      	mov	r1, r9
 8006770:	f7fa f9e4 	bl	8000b3c <__aeabi_dcmpun>
 8006774:	b140      	cbz	r0, 8006788 <_printf_float+0xe0>
 8006776:	464b      	mov	r3, r9
 8006778:	2b00      	cmp	r3, #0
 800677a:	bfbc      	itt	lt
 800677c:	232d      	movlt	r3, #45	@ 0x2d
 800677e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8006782:	4a7e      	ldr	r2, [pc, #504]	@ (800697c <_printf_float+0x2d4>)
 8006784:	4b7e      	ldr	r3, [pc, #504]	@ (8006980 <_printf_float+0x2d8>)
 8006786:	e7d4      	b.n	8006732 <_printf_float+0x8a>
 8006788:	6863      	ldr	r3, [r4, #4]
 800678a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800678e:	9206      	str	r2, [sp, #24]
 8006790:	1c5a      	adds	r2, r3, #1
 8006792:	d13b      	bne.n	800680c <_printf_float+0x164>
 8006794:	2306      	movs	r3, #6
 8006796:	6063      	str	r3, [r4, #4]
 8006798:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800679c:	2300      	movs	r3, #0
 800679e:	6022      	str	r2, [r4, #0]
 80067a0:	9303      	str	r3, [sp, #12]
 80067a2:	ab0a      	add	r3, sp, #40	@ 0x28
 80067a4:	e9cd a301 	strd	sl, r3, [sp, #4]
 80067a8:	ab09      	add	r3, sp, #36	@ 0x24
 80067aa:	9300      	str	r3, [sp, #0]
 80067ac:	6861      	ldr	r1, [r4, #4]
 80067ae:	ec49 8b10 	vmov	d0, r8, r9
 80067b2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 80067b6:	4628      	mov	r0, r5
 80067b8:	f7ff fed6 	bl	8006568 <__cvt>
 80067bc:	9b06      	ldr	r3, [sp, #24]
 80067be:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80067c0:	2b47      	cmp	r3, #71	@ 0x47
 80067c2:	4680      	mov	r8, r0
 80067c4:	d129      	bne.n	800681a <_printf_float+0x172>
 80067c6:	1cc8      	adds	r0, r1, #3
 80067c8:	db02      	blt.n	80067d0 <_printf_float+0x128>
 80067ca:	6863      	ldr	r3, [r4, #4]
 80067cc:	4299      	cmp	r1, r3
 80067ce:	dd41      	ble.n	8006854 <_printf_float+0x1ac>
 80067d0:	f1aa 0a02 	sub.w	sl, sl, #2
 80067d4:	fa5f fa8a 	uxtb.w	sl, sl
 80067d8:	3901      	subs	r1, #1
 80067da:	4652      	mov	r2, sl
 80067dc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80067e0:	9109      	str	r1, [sp, #36]	@ 0x24
 80067e2:	f7ff ff26 	bl	8006632 <__exponent>
 80067e6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80067e8:	1813      	adds	r3, r2, r0
 80067ea:	2a01      	cmp	r2, #1
 80067ec:	4681      	mov	r9, r0
 80067ee:	6123      	str	r3, [r4, #16]
 80067f0:	dc02      	bgt.n	80067f8 <_printf_float+0x150>
 80067f2:	6822      	ldr	r2, [r4, #0]
 80067f4:	07d2      	lsls	r2, r2, #31
 80067f6:	d501      	bpl.n	80067fc <_printf_float+0x154>
 80067f8:	3301      	adds	r3, #1
 80067fa:	6123      	str	r3, [r4, #16]
 80067fc:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8006800:	2b00      	cmp	r3, #0
 8006802:	d0a2      	beq.n	800674a <_printf_float+0xa2>
 8006804:	232d      	movs	r3, #45	@ 0x2d
 8006806:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800680a:	e79e      	b.n	800674a <_printf_float+0xa2>
 800680c:	9a06      	ldr	r2, [sp, #24]
 800680e:	2a47      	cmp	r2, #71	@ 0x47
 8006810:	d1c2      	bne.n	8006798 <_printf_float+0xf0>
 8006812:	2b00      	cmp	r3, #0
 8006814:	d1c0      	bne.n	8006798 <_printf_float+0xf0>
 8006816:	2301      	movs	r3, #1
 8006818:	e7bd      	b.n	8006796 <_printf_float+0xee>
 800681a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800681e:	d9db      	bls.n	80067d8 <_printf_float+0x130>
 8006820:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 8006824:	d118      	bne.n	8006858 <_printf_float+0x1b0>
 8006826:	2900      	cmp	r1, #0
 8006828:	6863      	ldr	r3, [r4, #4]
 800682a:	dd0b      	ble.n	8006844 <_printf_float+0x19c>
 800682c:	6121      	str	r1, [r4, #16]
 800682e:	b913      	cbnz	r3, 8006836 <_printf_float+0x18e>
 8006830:	6822      	ldr	r2, [r4, #0]
 8006832:	07d0      	lsls	r0, r2, #31
 8006834:	d502      	bpl.n	800683c <_printf_float+0x194>
 8006836:	3301      	adds	r3, #1
 8006838:	440b      	add	r3, r1
 800683a:	6123      	str	r3, [r4, #16]
 800683c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800683e:	f04f 0900 	mov.w	r9, #0
 8006842:	e7db      	b.n	80067fc <_printf_float+0x154>
 8006844:	b913      	cbnz	r3, 800684c <_printf_float+0x1a4>
 8006846:	6822      	ldr	r2, [r4, #0]
 8006848:	07d2      	lsls	r2, r2, #31
 800684a:	d501      	bpl.n	8006850 <_printf_float+0x1a8>
 800684c:	3302      	adds	r3, #2
 800684e:	e7f4      	b.n	800683a <_printf_float+0x192>
 8006850:	2301      	movs	r3, #1
 8006852:	e7f2      	b.n	800683a <_printf_float+0x192>
 8006854:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8006858:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800685a:	4299      	cmp	r1, r3
 800685c:	db05      	blt.n	800686a <_printf_float+0x1c2>
 800685e:	6823      	ldr	r3, [r4, #0]
 8006860:	6121      	str	r1, [r4, #16]
 8006862:	07d8      	lsls	r0, r3, #31
 8006864:	d5ea      	bpl.n	800683c <_printf_float+0x194>
 8006866:	1c4b      	adds	r3, r1, #1
 8006868:	e7e7      	b.n	800683a <_printf_float+0x192>
 800686a:	2900      	cmp	r1, #0
 800686c:	bfd4      	ite	le
 800686e:	f1c1 0202 	rsble	r2, r1, #2
 8006872:	2201      	movgt	r2, #1
 8006874:	4413      	add	r3, r2
 8006876:	e7e0      	b.n	800683a <_printf_float+0x192>
 8006878:	6823      	ldr	r3, [r4, #0]
 800687a:	055a      	lsls	r2, r3, #21
 800687c:	d407      	bmi.n	800688e <_printf_float+0x1e6>
 800687e:	6923      	ldr	r3, [r4, #16]
 8006880:	4642      	mov	r2, r8
 8006882:	4631      	mov	r1, r6
 8006884:	4628      	mov	r0, r5
 8006886:	47b8      	blx	r7
 8006888:	3001      	adds	r0, #1
 800688a:	d12b      	bne.n	80068e4 <_printf_float+0x23c>
 800688c:	e767      	b.n	800675e <_printf_float+0xb6>
 800688e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8006892:	f240 80dd 	bls.w	8006a50 <_printf_float+0x3a8>
 8006896:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800689a:	2200      	movs	r2, #0
 800689c:	2300      	movs	r3, #0
 800689e:	f7fa f91b 	bl	8000ad8 <__aeabi_dcmpeq>
 80068a2:	2800      	cmp	r0, #0
 80068a4:	d033      	beq.n	800690e <_printf_float+0x266>
 80068a6:	4a37      	ldr	r2, [pc, #220]	@ (8006984 <_printf_float+0x2dc>)
 80068a8:	2301      	movs	r3, #1
 80068aa:	4631      	mov	r1, r6
 80068ac:	4628      	mov	r0, r5
 80068ae:	47b8      	blx	r7
 80068b0:	3001      	adds	r0, #1
 80068b2:	f43f af54 	beq.w	800675e <_printf_float+0xb6>
 80068b6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 80068ba:	4543      	cmp	r3, r8
 80068bc:	db02      	blt.n	80068c4 <_printf_float+0x21c>
 80068be:	6823      	ldr	r3, [r4, #0]
 80068c0:	07d8      	lsls	r0, r3, #31
 80068c2:	d50f      	bpl.n	80068e4 <_printf_float+0x23c>
 80068c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80068c8:	4631      	mov	r1, r6
 80068ca:	4628      	mov	r0, r5
 80068cc:	47b8      	blx	r7
 80068ce:	3001      	adds	r0, #1
 80068d0:	f43f af45 	beq.w	800675e <_printf_float+0xb6>
 80068d4:	f04f 0900 	mov.w	r9, #0
 80068d8:	f108 38ff 	add.w	r8, r8, #4294967295
 80068dc:	f104 0a1a 	add.w	sl, r4, #26
 80068e0:	45c8      	cmp	r8, r9
 80068e2:	dc09      	bgt.n	80068f8 <_printf_float+0x250>
 80068e4:	6823      	ldr	r3, [r4, #0]
 80068e6:	079b      	lsls	r3, r3, #30
 80068e8:	f100 8103 	bmi.w	8006af2 <_printf_float+0x44a>
 80068ec:	68e0      	ldr	r0, [r4, #12]
 80068ee:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80068f0:	4298      	cmp	r0, r3
 80068f2:	bfb8      	it	lt
 80068f4:	4618      	movlt	r0, r3
 80068f6:	e734      	b.n	8006762 <_printf_float+0xba>
 80068f8:	2301      	movs	r3, #1
 80068fa:	4652      	mov	r2, sl
 80068fc:	4631      	mov	r1, r6
 80068fe:	4628      	mov	r0, r5
 8006900:	47b8      	blx	r7
 8006902:	3001      	adds	r0, #1
 8006904:	f43f af2b 	beq.w	800675e <_printf_float+0xb6>
 8006908:	f109 0901 	add.w	r9, r9, #1
 800690c:	e7e8      	b.n	80068e0 <_printf_float+0x238>
 800690e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006910:	2b00      	cmp	r3, #0
 8006912:	dc39      	bgt.n	8006988 <_printf_float+0x2e0>
 8006914:	4a1b      	ldr	r2, [pc, #108]	@ (8006984 <_printf_float+0x2dc>)
 8006916:	2301      	movs	r3, #1
 8006918:	4631      	mov	r1, r6
 800691a:	4628      	mov	r0, r5
 800691c:	47b8      	blx	r7
 800691e:	3001      	adds	r0, #1
 8006920:	f43f af1d 	beq.w	800675e <_printf_float+0xb6>
 8006924:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8006928:	ea59 0303 	orrs.w	r3, r9, r3
 800692c:	d102      	bne.n	8006934 <_printf_float+0x28c>
 800692e:	6823      	ldr	r3, [r4, #0]
 8006930:	07d9      	lsls	r1, r3, #31
 8006932:	d5d7      	bpl.n	80068e4 <_printf_float+0x23c>
 8006934:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006938:	4631      	mov	r1, r6
 800693a:	4628      	mov	r0, r5
 800693c:	47b8      	blx	r7
 800693e:	3001      	adds	r0, #1
 8006940:	f43f af0d 	beq.w	800675e <_printf_float+0xb6>
 8006944:	f04f 0a00 	mov.w	sl, #0
 8006948:	f104 0b1a 	add.w	fp, r4, #26
 800694c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800694e:	425b      	negs	r3, r3
 8006950:	4553      	cmp	r3, sl
 8006952:	dc01      	bgt.n	8006958 <_printf_float+0x2b0>
 8006954:	464b      	mov	r3, r9
 8006956:	e793      	b.n	8006880 <_printf_float+0x1d8>
 8006958:	2301      	movs	r3, #1
 800695a:	465a      	mov	r2, fp
 800695c:	4631      	mov	r1, r6
 800695e:	4628      	mov	r0, r5
 8006960:	47b8      	blx	r7
 8006962:	3001      	adds	r0, #1
 8006964:	f43f aefb 	beq.w	800675e <_printf_float+0xb6>
 8006968:	f10a 0a01 	add.w	sl, sl, #1
 800696c:	e7ee      	b.n	800694c <_printf_float+0x2a4>
 800696e:	bf00      	nop
 8006970:	7fefffff 	.word	0x7fefffff
 8006974:	08009628 	.word	0x08009628
 8006978:	08009624 	.word	0x08009624
 800697c:	08009630 	.word	0x08009630
 8006980:	0800962c 	.word	0x0800962c
 8006984:	08009634 	.word	0x08009634
 8006988:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800698a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800698e:	4553      	cmp	r3, sl
 8006990:	bfa8      	it	ge
 8006992:	4653      	movge	r3, sl
 8006994:	2b00      	cmp	r3, #0
 8006996:	4699      	mov	r9, r3
 8006998:	dc36      	bgt.n	8006a08 <_printf_float+0x360>
 800699a:	f04f 0b00 	mov.w	fp, #0
 800699e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069a2:	f104 021a 	add.w	r2, r4, #26
 80069a6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 80069a8:	9306      	str	r3, [sp, #24]
 80069aa:	eba3 0309 	sub.w	r3, r3, r9
 80069ae:	455b      	cmp	r3, fp
 80069b0:	dc31      	bgt.n	8006a16 <_printf_float+0x36e>
 80069b2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069b4:	459a      	cmp	sl, r3
 80069b6:	dc3a      	bgt.n	8006a2e <_printf_float+0x386>
 80069b8:	6823      	ldr	r3, [r4, #0]
 80069ba:	07da      	lsls	r2, r3, #31
 80069bc:	d437      	bmi.n	8006a2e <_printf_float+0x386>
 80069be:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069c0:	ebaa 0903 	sub.w	r9, sl, r3
 80069c4:	9b06      	ldr	r3, [sp, #24]
 80069c6:	ebaa 0303 	sub.w	r3, sl, r3
 80069ca:	4599      	cmp	r9, r3
 80069cc:	bfa8      	it	ge
 80069ce:	4699      	movge	r9, r3
 80069d0:	f1b9 0f00 	cmp.w	r9, #0
 80069d4:	dc33      	bgt.n	8006a3e <_printf_float+0x396>
 80069d6:	f04f 0800 	mov.w	r8, #0
 80069da:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80069de:	f104 0b1a 	add.w	fp, r4, #26
 80069e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80069e4:	ebaa 0303 	sub.w	r3, sl, r3
 80069e8:	eba3 0309 	sub.w	r3, r3, r9
 80069ec:	4543      	cmp	r3, r8
 80069ee:	f77f af79 	ble.w	80068e4 <_printf_float+0x23c>
 80069f2:	2301      	movs	r3, #1
 80069f4:	465a      	mov	r2, fp
 80069f6:	4631      	mov	r1, r6
 80069f8:	4628      	mov	r0, r5
 80069fa:	47b8      	blx	r7
 80069fc:	3001      	adds	r0, #1
 80069fe:	f43f aeae 	beq.w	800675e <_printf_float+0xb6>
 8006a02:	f108 0801 	add.w	r8, r8, #1
 8006a06:	e7ec      	b.n	80069e2 <_printf_float+0x33a>
 8006a08:	4642      	mov	r2, r8
 8006a0a:	4631      	mov	r1, r6
 8006a0c:	4628      	mov	r0, r5
 8006a0e:	47b8      	blx	r7
 8006a10:	3001      	adds	r0, #1
 8006a12:	d1c2      	bne.n	800699a <_printf_float+0x2f2>
 8006a14:	e6a3      	b.n	800675e <_printf_float+0xb6>
 8006a16:	2301      	movs	r3, #1
 8006a18:	4631      	mov	r1, r6
 8006a1a:	4628      	mov	r0, r5
 8006a1c:	9206      	str	r2, [sp, #24]
 8006a1e:	47b8      	blx	r7
 8006a20:	3001      	adds	r0, #1
 8006a22:	f43f ae9c 	beq.w	800675e <_printf_float+0xb6>
 8006a26:	9a06      	ldr	r2, [sp, #24]
 8006a28:	f10b 0b01 	add.w	fp, fp, #1
 8006a2c:	e7bb      	b.n	80069a6 <_printf_float+0x2fe>
 8006a2e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a32:	4631      	mov	r1, r6
 8006a34:	4628      	mov	r0, r5
 8006a36:	47b8      	blx	r7
 8006a38:	3001      	adds	r0, #1
 8006a3a:	d1c0      	bne.n	80069be <_printf_float+0x316>
 8006a3c:	e68f      	b.n	800675e <_printf_float+0xb6>
 8006a3e:	9a06      	ldr	r2, [sp, #24]
 8006a40:	464b      	mov	r3, r9
 8006a42:	4442      	add	r2, r8
 8006a44:	4631      	mov	r1, r6
 8006a46:	4628      	mov	r0, r5
 8006a48:	47b8      	blx	r7
 8006a4a:	3001      	adds	r0, #1
 8006a4c:	d1c3      	bne.n	80069d6 <_printf_float+0x32e>
 8006a4e:	e686      	b.n	800675e <_printf_float+0xb6>
 8006a50:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8006a54:	f1ba 0f01 	cmp.w	sl, #1
 8006a58:	dc01      	bgt.n	8006a5e <_printf_float+0x3b6>
 8006a5a:	07db      	lsls	r3, r3, #31
 8006a5c:	d536      	bpl.n	8006acc <_printf_float+0x424>
 8006a5e:	2301      	movs	r3, #1
 8006a60:	4642      	mov	r2, r8
 8006a62:	4631      	mov	r1, r6
 8006a64:	4628      	mov	r0, r5
 8006a66:	47b8      	blx	r7
 8006a68:	3001      	adds	r0, #1
 8006a6a:	f43f ae78 	beq.w	800675e <_printf_float+0xb6>
 8006a6e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006a72:	4631      	mov	r1, r6
 8006a74:	4628      	mov	r0, r5
 8006a76:	47b8      	blx	r7
 8006a78:	3001      	adds	r0, #1
 8006a7a:	f43f ae70 	beq.w	800675e <_printf_float+0xb6>
 8006a7e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8006a82:	2200      	movs	r2, #0
 8006a84:	2300      	movs	r3, #0
 8006a86:	f10a 3aff 	add.w	sl, sl, #4294967295
 8006a8a:	f7fa f825 	bl	8000ad8 <__aeabi_dcmpeq>
 8006a8e:	b9c0      	cbnz	r0, 8006ac2 <_printf_float+0x41a>
 8006a90:	4653      	mov	r3, sl
 8006a92:	f108 0201 	add.w	r2, r8, #1
 8006a96:	4631      	mov	r1, r6
 8006a98:	4628      	mov	r0, r5
 8006a9a:	47b8      	blx	r7
 8006a9c:	3001      	adds	r0, #1
 8006a9e:	d10c      	bne.n	8006aba <_printf_float+0x412>
 8006aa0:	e65d      	b.n	800675e <_printf_float+0xb6>
 8006aa2:	2301      	movs	r3, #1
 8006aa4:	465a      	mov	r2, fp
 8006aa6:	4631      	mov	r1, r6
 8006aa8:	4628      	mov	r0, r5
 8006aaa:	47b8      	blx	r7
 8006aac:	3001      	adds	r0, #1
 8006aae:	f43f ae56 	beq.w	800675e <_printf_float+0xb6>
 8006ab2:	f108 0801 	add.w	r8, r8, #1
 8006ab6:	45d0      	cmp	r8, sl
 8006ab8:	dbf3      	blt.n	8006aa2 <_printf_float+0x3fa>
 8006aba:	464b      	mov	r3, r9
 8006abc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8006ac0:	e6df      	b.n	8006882 <_printf_float+0x1da>
 8006ac2:	f04f 0800 	mov.w	r8, #0
 8006ac6:	f104 0b1a 	add.w	fp, r4, #26
 8006aca:	e7f4      	b.n	8006ab6 <_printf_float+0x40e>
 8006acc:	2301      	movs	r3, #1
 8006ace:	4642      	mov	r2, r8
 8006ad0:	e7e1      	b.n	8006a96 <_printf_float+0x3ee>
 8006ad2:	2301      	movs	r3, #1
 8006ad4:	464a      	mov	r2, r9
 8006ad6:	4631      	mov	r1, r6
 8006ad8:	4628      	mov	r0, r5
 8006ada:	47b8      	blx	r7
 8006adc:	3001      	adds	r0, #1
 8006ade:	f43f ae3e 	beq.w	800675e <_printf_float+0xb6>
 8006ae2:	f108 0801 	add.w	r8, r8, #1
 8006ae6:	68e3      	ldr	r3, [r4, #12]
 8006ae8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006aea:	1a5b      	subs	r3, r3, r1
 8006aec:	4543      	cmp	r3, r8
 8006aee:	dcf0      	bgt.n	8006ad2 <_printf_float+0x42a>
 8006af0:	e6fc      	b.n	80068ec <_printf_float+0x244>
 8006af2:	f04f 0800 	mov.w	r8, #0
 8006af6:	f104 0919 	add.w	r9, r4, #25
 8006afa:	e7f4      	b.n	8006ae6 <_printf_float+0x43e>

08006afc <_printf_common>:
 8006afc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006b00:	4616      	mov	r6, r2
 8006b02:	4698      	mov	r8, r3
 8006b04:	688a      	ldr	r2, [r1, #8]
 8006b06:	690b      	ldr	r3, [r1, #16]
 8006b08:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8006b0c:	4293      	cmp	r3, r2
 8006b0e:	bfb8      	it	lt
 8006b10:	4613      	movlt	r3, r2
 8006b12:	6033      	str	r3, [r6, #0]
 8006b14:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8006b18:	4607      	mov	r7, r0
 8006b1a:	460c      	mov	r4, r1
 8006b1c:	b10a      	cbz	r2, 8006b22 <_printf_common+0x26>
 8006b1e:	3301      	adds	r3, #1
 8006b20:	6033      	str	r3, [r6, #0]
 8006b22:	6823      	ldr	r3, [r4, #0]
 8006b24:	0699      	lsls	r1, r3, #26
 8006b26:	bf42      	ittt	mi
 8006b28:	6833      	ldrmi	r3, [r6, #0]
 8006b2a:	3302      	addmi	r3, #2
 8006b2c:	6033      	strmi	r3, [r6, #0]
 8006b2e:	6825      	ldr	r5, [r4, #0]
 8006b30:	f015 0506 	ands.w	r5, r5, #6
 8006b34:	d106      	bne.n	8006b44 <_printf_common+0x48>
 8006b36:	f104 0a19 	add.w	sl, r4, #25
 8006b3a:	68e3      	ldr	r3, [r4, #12]
 8006b3c:	6832      	ldr	r2, [r6, #0]
 8006b3e:	1a9b      	subs	r3, r3, r2
 8006b40:	42ab      	cmp	r3, r5
 8006b42:	dc26      	bgt.n	8006b92 <_printf_common+0x96>
 8006b44:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8006b48:	6822      	ldr	r2, [r4, #0]
 8006b4a:	3b00      	subs	r3, #0
 8006b4c:	bf18      	it	ne
 8006b4e:	2301      	movne	r3, #1
 8006b50:	0692      	lsls	r2, r2, #26
 8006b52:	d42b      	bmi.n	8006bac <_printf_common+0xb0>
 8006b54:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8006b58:	4641      	mov	r1, r8
 8006b5a:	4638      	mov	r0, r7
 8006b5c:	47c8      	blx	r9
 8006b5e:	3001      	adds	r0, #1
 8006b60:	d01e      	beq.n	8006ba0 <_printf_common+0xa4>
 8006b62:	6823      	ldr	r3, [r4, #0]
 8006b64:	6922      	ldr	r2, [r4, #16]
 8006b66:	f003 0306 	and.w	r3, r3, #6
 8006b6a:	2b04      	cmp	r3, #4
 8006b6c:	bf02      	ittt	eq
 8006b6e:	68e5      	ldreq	r5, [r4, #12]
 8006b70:	6833      	ldreq	r3, [r6, #0]
 8006b72:	1aed      	subeq	r5, r5, r3
 8006b74:	68a3      	ldr	r3, [r4, #8]
 8006b76:	bf0c      	ite	eq
 8006b78:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006b7c:	2500      	movne	r5, #0
 8006b7e:	4293      	cmp	r3, r2
 8006b80:	bfc4      	itt	gt
 8006b82:	1a9b      	subgt	r3, r3, r2
 8006b84:	18ed      	addgt	r5, r5, r3
 8006b86:	2600      	movs	r6, #0
 8006b88:	341a      	adds	r4, #26
 8006b8a:	42b5      	cmp	r5, r6
 8006b8c:	d11a      	bne.n	8006bc4 <_printf_common+0xc8>
 8006b8e:	2000      	movs	r0, #0
 8006b90:	e008      	b.n	8006ba4 <_printf_common+0xa8>
 8006b92:	2301      	movs	r3, #1
 8006b94:	4652      	mov	r2, sl
 8006b96:	4641      	mov	r1, r8
 8006b98:	4638      	mov	r0, r7
 8006b9a:	47c8      	blx	r9
 8006b9c:	3001      	adds	r0, #1
 8006b9e:	d103      	bne.n	8006ba8 <_printf_common+0xac>
 8006ba0:	f04f 30ff 	mov.w	r0, #4294967295
 8006ba4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006ba8:	3501      	adds	r5, #1
 8006baa:	e7c6      	b.n	8006b3a <_printf_common+0x3e>
 8006bac:	18e1      	adds	r1, r4, r3
 8006bae:	1c5a      	adds	r2, r3, #1
 8006bb0:	2030      	movs	r0, #48	@ 0x30
 8006bb2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8006bb6:	4422      	add	r2, r4
 8006bb8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8006bbc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8006bc0:	3302      	adds	r3, #2
 8006bc2:	e7c7      	b.n	8006b54 <_printf_common+0x58>
 8006bc4:	2301      	movs	r3, #1
 8006bc6:	4622      	mov	r2, r4
 8006bc8:	4641      	mov	r1, r8
 8006bca:	4638      	mov	r0, r7
 8006bcc:	47c8      	blx	r9
 8006bce:	3001      	adds	r0, #1
 8006bd0:	d0e6      	beq.n	8006ba0 <_printf_common+0xa4>
 8006bd2:	3601      	adds	r6, #1
 8006bd4:	e7d9      	b.n	8006b8a <_printf_common+0x8e>
	...

08006bd8 <_printf_i>:
 8006bd8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8006bdc:	7e0f      	ldrb	r7, [r1, #24]
 8006bde:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8006be0:	2f78      	cmp	r7, #120	@ 0x78
 8006be2:	4691      	mov	r9, r2
 8006be4:	4680      	mov	r8, r0
 8006be6:	460c      	mov	r4, r1
 8006be8:	469a      	mov	sl, r3
 8006bea:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8006bee:	d807      	bhi.n	8006c00 <_printf_i+0x28>
 8006bf0:	2f62      	cmp	r7, #98	@ 0x62
 8006bf2:	d80a      	bhi.n	8006c0a <_printf_i+0x32>
 8006bf4:	2f00      	cmp	r7, #0
 8006bf6:	f000 80d1 	beq.w	8006d9c <_printf_i+0x1c4>
 8006bfa:	2f58      	cmp	r7, #88	@ 0x58
 8006bfc:	f000 80b8 	beq.w	8006d70 <_printf_i+0x198>
 8006c00:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c04:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8006c08:	e03a      	b.n	8006c80 <_printf_i+0xa8>
 8006c0a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8006c0e:	2b15      	cmp	r3, #21
 8006c10:	d8f6      	bhi.n	8006c00 <_printf_i+0x28>
 8006c12:	a101      	add	r1, pc, #4	@ (adr r1, 8006c18 <_printf_i+0x40>)
 8006c14:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8006c18:	08006c71 	.word	0x08006c71
 8006c1c:	08006c85 	.word	0x08006c85
 8006c20:	08006c01 	.word	0x08006c01
 8006c24:	08006c01 	.word	0x08006c01
 8006c28:	08006c01 	.word	0x08006c01
 8006c2c:	08006c01 	.word	0x08006c01
 8006c30:	08006c85 	.word	0x08006c85
 8006c34:	08006c01 	.word	0x08006c01
 8006c38:	08006c01 	.word	0x08006c01
 8006c3c:	08006c01 	.word	0x08006c01
 8006c40:	08006c01 	.word	0x08006c01
 8006c44:	08006d83 	.word	0x08006d83
 8006c48:	08006caf 	.word	0x08006caf
 8006c4c:	08006d3d 	.word	0x08006d3d
 8006c50:	08006c01 	.word	0x08006c01
 8006c54:	08006c01 	.word	0x08006c01
 8006c58:	08006da5 	.word	0x08006da5
 8006c5c:	08006c01 	.word	0x08006c01
 8006c60:	08006caf 	.word	0x08006caf
 8006c64:	08006c01 	.word	0x08006c01
 8006c68:	08006c01 	.word	0x08006c01
 8006c6c:	08006d45 	.word	0x08006d45
 8006c70:	6833      	ldr	r3, [r6, #0]
 8006c72:	1d1a      	adds	r2, r3, #4
 8006c74:	681b      	ldr	r3, [r3, #0]
 8006c76:	6032      	str	r2, [r6, #0]
 8006c78:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8006c7c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8006c80:	2301      	movs	r3, #1
 8006c82:	e09c      	b.n	8006dbe <_printf_i+0x1e6>
 8006c84:	6833      	ldr	r3, [r6, #0]
 8006c86:	6820      	ldr	r0, [r4, #0]
 8006c88:	1d19      	adds	r1, r3, #4
 8006c8a:	6031      	str	r1, [r6, #0]
 8006c8c:	0606      	lsls	r6, r0, #24
 8006c8e:	d501      	bpl.n	8006c94 <_printf_i+0xbc>
 8006c90:	681d      	ldr	r5, [r3, #0]
 8006c92:	e003      	b.n	8006c9c <_printf_i+0xc4>
 8006c94:	0645      	lsls	r5, r0, #25
 8006c96:	d5fb      	bpl.n	8006c90 <_printf_i+0xb8>
 8006c98:	f9b3 5000 	ldrsh.w	r5, [r3]
 8006c9c:	2d00      	cmp	r5, #0
 8006c9e:	da03      	bge.n	8006ca8 <_printf_i+0xd0>
 8006ca0:	232d      	movs	r3, #45	@ 0x2d
 8006ca2:	426d      	negs	r5, r5
 8006ca4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006ca8:	4858      	ldr	r0, [pc, #352]	@ (8006e0c <_printf_i+0x234>)
 8006caa:	230a      	movs	r3, #10
 8006cac:	e011      	b.n	8006cd2 <_printf_i+0xfa>
 8006cae:	6821      	ldr	r1, [r4, #0]
 8006cb0:	6833      	ldr	r3, [r6, #0]
 8006cb2:	0608      	lsls	r0, r1, #24
 8006cb4:	f853 5b04 	ldr.w	r5, [r3], #4
 8006cb8:	d402      	bmi.n	8006cc0 <_printf_i+0xe8>
 8006cba:	0649      	lsls	r1, r1, #25
 8006cbc:	bf48      	it	mi
 8006cbe:	b2ad      	uxthmi	r5, r5
 8006cc0:	2f6f      	cmp	r7, #111	@ 0x6f
 8006cc2:	4852      	ldr	r0, [pc, #328]	@ (8006e0c <_printf_i+0x234>)
 8006cc4:	6033      	str	r3, [r6, #0]
 8006cc6:	bf14      	ite	ne
 8006cc8:	230a      	movne	r3, #10
 8006cca:	2308      	moveq	r3, #8
 8006ccc:	2100      	movs	r1, #0
 8006cce:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8006cd2:	6866      	ldr	r6, [r4, #4]
 8006cd4:	60a6      	str	r6, [r4, #8]
 8006cd6:	2e00      	cmp	r6, #0
 8006cd8:	db05      	blt.n	8006ce6 <_printf_i+0x10e>
 8006cda:	6821      	ldr	r1, [r4, #0]
 8006cdc:	432e      	orrs	r6, r5
 8006cde:	f021 0104 	bic.w	r1, r1, #4
 8006ce2:	6021      	str	r1, [r4, #0]
 8006ce4:	d04b      	beq.n	8006d7e <_printf_i+0x1a6>
 8006ce6:	4616      	mov	r6, r2
 8006ce8:	fbb5 f1f3 	udiv	r1, r5, r3
 8006cec:	fb03 5711 	mls	r7, r3, r1, r5
 8006cf0:	5dc7      	ldrb	r7, [r0, r7]
 8006cf2:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8006cf6:	462f      	mov	r7, r5
 8006cf8:	42bb      	cmp	r3, r7
 8006cfa:	460d      	mov	r5, r1
 8006cfc:	d9f4      	bls.n	8006ce8 <_printf_i+0x110>
 8006cfe:	2b08      	cmp	r3, #8
 8006d00:	d10b      	bne.n	8006d1a <_printf_i+0x142>
 8006d02:	6823      	ldr	r3, [r4, #0]
 8006d04:	07df      	lsls	r7, r3, #31
 8006d06:	d508      	bpl.n	8006d1a <_printf_i+0x142>
 8006d08:	6923      	ldr	r3, [r4, #16]
 8006d0a:	6861      	ldr	r1, [r4, #4]
 8006d0c:	4299      	cmp	r1, r3
 8006d0e:	bfde      	ittt	le
 8006d10:	2330      	movle	r3, #48	@ 0x30
 8006d12:	f806 3c01 	strble.w	r3, [r6, #-1]
 8006d16:	f106 36ff 	addle.w	r6, r6, #4294967295
 8006d1a:	1b92      	subs	r2, r2, r6
 8006d1c:	6122      	str	r2, [r4, #16]
 8006d1e:	f8cd a000 	str.w	sl, [sp]
 8006d22:	464b      	mov	r3, r9
 8006d24:	aa03      	add	r2, sp, #12
 8006d26:	4621      	mov	r1, r4
 8006d28:	4640      	mov	r0, r8
 8006d2a:	f7ff fee7 	bl	8006afc <_printf_common>
 8006d2e:	3001      	adds	r0, #1
 8006d30:	d14a      	bne.n	8006dc8 <_printf_i+0x1f0>
 8006d32:	f04f 30ff 	mov.w	r0, #4294967295
 8006d36:	b004      	add	sp, #16
 8006d38:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006d3c:	6823      	ldr	r3, [r4, #0]
 8006d3e:	f043 0320 	orr.w	r3, r3, #32
 8006d42:	6023      	str	r3, [r4, #0]
 8006d44:	4832      	ldr	r0, [pc, #200]	@ (8006e10 <_printf_i+0x238>)
 8006d46:	2778      	movs	r7, #120	@ 0x78
 8006d48:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8006d4c:	6823      	ldr	r3, [r4, #0]
 8006d4e:	6831      	ldr	r1, [r6, #0]
 8006d50:	061f      	lsls	r7, r3, #24
 8006d52:	f851 5b04 	ldr.w	r5, [r1], #4
 8006d56:	d402      	bmi.n	8006d5e <_printf_i+0x186>
 8006d58:	065f      	lsls	r7, r3, #25
 8006d5a:	bf48      	it	mi
 8006d5c:	b2ad      	uxthmi	r5, r5
 8006d5e:	6031      	str	r1, [r6, #0]
 8006d60:	07d9      	lsls	r1, r3, #31
 8006d62:	bf44      	itt	mi
 8006d64:	f043 0320 	orrmi.w	r3, r3, #32
 8006d68:	6023      	strmi	r3, [r4, #0]
 8006d6a:	b11d      	cbz	r5, 8006d74 <_printf_i+0x19c>
 8006d6c:	2310      	movs	r3, #16
 8006d6e:	e7ad      	b.n	8006ccc <_printf_i+0xf4>
 8006d70:	4826      	ldr	r0, [pc, #152]	@ (8006e0c <_printf_i+0x234>)
 8006d72:	e7e9      	b.n	8006d48 <_printf_i+0x170>
 8006d74:	6823      	ldr	r3, [r4, #0]
 8006d76:	f023 0320 	bic.w	r3, r3, #32
 8006d7a:	6023      	str	r3, [r4, #0]
 8006d7c:	e7f6      	b.n	8006d6c <_printf_i+0x194>
 8006d7e:	4616      	mov	r6, r2
 8006d80:	e7bd      	b.n	8006cfe <_printf_i+0x126>
 8006d82:	6833      	ldr	r3, [r6, #0]
 8006d84:	6825      	ldr	r5, [r4, #0]
 8006d86:	6961      	ldr	r1, [r4, #20]
 8006d88:	1d18      	adds	r0, r3, #4
 8006d8a:	6030      	str	r0, [r6, #0]
 8006d8c:	062e      	lsls	r6, r5, #24
 8006d8e:	681b      	ldr	r3, [r3, #0]
 8006d90:	d501      	bpl.n	8006d96 <_printf_i+0x1be>
 8006d92:	6019      	str	r1, [r3, #0]
 8006d94:	e002      	b.n	8006d9c <_printf_i+0x1c4>
 8006d96:	0668      	lsls	r0, r5, #25
 8006d98:	d5fb      	bpl.n	8006d92 <_printf_i+0x1ba>
 8006d9a:	8019      	strh	r1, [r3, #0]
 8006d9c:	2300      	movs	r3, #0
 8006d9e:	6123      	str	r3, [r4, #16]
 8006da0:	4616      	mov	r6, r2
 8006da2:	e7bc      	b.n	8006d1e <_printf_i+0x146>
 8006da4:	6833      	ldr	r3, [r6, #0]
 8006da6:	1d1a      	adds	r2, r3, #4
 8006da8:	6032      	str	r2, [r6, #0]
 8006daa:	681e      	ldr	r6, [r3, #0]
 8006dac:	6862      	ldr	r2, [r4, #4]
 8006dae:	2100      	movs	r1, #0
 8006db0:	4630      	mov	r0, r6
 8006db2:	f7f9 fa15 	bl	80001e0 <memchr>
 8006db6:	b108      	cbz	r0, 8006dbc <_printf_i+0x1e4>
 8006db8:	1b80      	subs	r0, r0, r6
 8006dba:	6060      	str	r0, [r4, #4]
 8006dbc:	6863      	ldr	r3, [r4, #4]
 8006dbe:	6123      	str	r3, [r4, #16]
 8006dc0:	2300      	movs	r3, #0
 8006dc2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8006dc6:	e7aa      	b.n	8006d1e <_printf_i+0x146>
 8006dc8:	6923      	ldr	r3, [r4, #16]
 8006dca:	4632      	mov	r2, r6
 8006dcc:	4649      	mov	r1, r9
 8006dce:	4640      	mov	r0, r8
 8006dd0:	47d0      	blx	sl
 8006dd2:	3001      	adds	r0, #1
 8006dd4:	d0ad      	beq.n	8006d32 <_printf_i+0x15a>
 8006dd6:	6823      	ldr	r3, [r4, #0]
 8006dd8:	079b      	lsls	r3, r3, #30
 8006dda:	d413      	bmi.n	8006e04 <_printf_i+0x22c>
 8006ddc:	68e0      	ldr	r0, [r4, #12]
 8006dde:	9b03      	ldr	r3, [sp, #12]
 8006de0:	4298      	cmp	r0, r3
 8006de2:	bfb8      	it	lt
 8006de4:	4618      	movlt	r0, r3
 8006de6:	e7a6      	b.n	8006d36 <_printf_i+0x15e>
 8006de8:	2301      	movs	r3, #1
 8006dea:	4632      	mov	r2, r6
 8006dec:	4649      	mov	r1, r9
 8006dee:	4640      	mov	r0, r8
 8006df0:	47d0      	blx	sl
 8006df2:	3001      	adds	r0, #1
 8006df4:	d09d      	beq.n	8006d32 <_printf_i+0x15a>
 8006df6:	3501      	adds	r5, #1
 8006df8:	68e3      	ldr	r3, [r4, #12]
 8006dfa:	9903      	ldr	r1, [sp, #12]
 8006dfc:	1a5b      	subs	r3, r3, r1
 8006dfe:	42ab      	cmp	r3, r5
 8006e00:	dcf2      	bgt.n	8006de8 <_printf_i+0x210>
 8006e02:	e7eb      	b.n	8006ddc <_printf_i+0x204>
 8006e04:	2500      	movs	r5, #0
 8006e06:	f104 0619 	add.w	r6, r4, #25
 8006e0a:	e7f5      	b.n	8006df8 <_printf_i+0x220>
 8006e0c:	08009636 	.word	0x08009636
 8006e10:	08009647 	.word	0x08009647

08006e14 <std>:
 8006e14:	2300      	movs	r3, #0
 8006e16:	b510      	push	{r4, lr}
 8006e18:	4604      	mov	r4, r0
 8006e1a:	e9c0 3300 	strd	r3, r3, [r0]
 8006e1e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8006e22:	6083      	str	r3, [r0, #8]
 8006e24:	8181      	strh	r1, [r0, #12]
 8006e26:	6643      	str	r3, [r0, #100]	@ 0x64
 8006e28:	81c2      	strh	r2, [r0, #14]
 8006e2a:	6183      	str	r3, [r0, #24]
 8006e2c:	4619      	mov	r1, r3
 8006e2e:	2208      	movs	r2, #8
 8006e30:	305c      	adds	r0, #92	@ 0x5c
 8006e32:	f000 fa3f 	bl	80072b4 <memset>
 8006e36:	4b0d      	ldr	r3, [pc, #52]	@ (8006e6c <std+0x58>)
 8006e38:	6263      	str	r3, [r4, #36]	@ 0x24
 8006e3a:	4b0d      	ldr	r3, [pc, #52]	@ (8006e70 <std+0x5c>)
 8006e3c:	62a3      	str	r3, [r4, #40]	@ 0x28
 8006e3e:	4b0d      	ldr	r3, [pc, #52]	@ (8006e74 <std+0x60>)
 8006e40:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8006e42:	4b0d      	ldr	r3, [pc, #52]	@ (8006e78 <std+0x64>)
 8006e44:	6323      	str	r3, [r4, #48]	@ 0x30
 8006e46:	4b0d      	ldr	r3, [pc, #52]	@ (8006e7c <std+0x68>)
 8006e48:	6224      	str	r4, [r4, #32]
 8006e4a:	429c      	cmp	r4, r3
 8006e4c:	d006      	beq.n	8006e5c <std+0x48>
 8006e4e:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8006e52:	4294      	cmp	r4, r2
 8006e54:	d002      	beq.n	8006e5c <std+0x48>
 8006e56:	33d0      	adds	r3, #208	@ 0xd0
 8006e58:	429c      	cmp	r4, r3
 8006e5a:	d105      	bne.n	8006e68 <std+0x54>
 8006e5c:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8006e60:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006e64:	f000 baa2 	b.w	80073ac <__retarget_lock_init_recursive>
 8006e68:	bd10      	pop	{r4, pc}
 8006e6a:	bf00      	nop
 8006e6c:	08007105 	.word	0x08007105
 8006e70:	08007127 	.word	0x08007127
 8006e74:	0800715f 	.word	0x0800715f
 8006e78:	08007183 	.word	0x08007183
 8006e7c:	20000504 	.word	0x20000504

08006e80 <stdio_exit_handler>:
 8006e80:	4a02      	ldr	r2, [pc, #8]	@ (8006e8c <stdio_exit_handler+0xc>)
 8006e82:	4903      	ldr	r1, [pc, #12]	@ (8006e90 <stdio_exit_handler+0x10>)
 8006e84:	4803      	ldr	r0, [pc, #12]	@ (8006e94 <stdio_exit_handler+0x14>)
 8006e86:	f000 b869 	b.w	8006f5c <_fwalk_sglue>
 8006e8a:	bf00      	nop
 8006e8c:	20000024 	.word	0x20000024
 8006e90:	08008d15 	.word	0x08008d15
 8006e94:	20000034 	.word	0x20000034

08006e98 <cleanup_stdio>:
 8006e98:	6841      	ldr	r1, [r0, #4]
 8006e9a:	4b0c      	ldr	r3, [pc, #48]	@ (8006ecc <cleanup_stdio+0x34>)
 8006e9c:	4299      	cmp	r1, r3
 8006e9e:	b510      	push	{r4, lr}
 8006ea0:	4604      	mov	r4, r0
 8006ea2:	d001      	beq.n	8006ea8 <cleanup_stdio+0x10>
 8006ea4:	f001 ff36 	bl	8008d14 <_fflush_r>
 8006ea8:	68a1      	ldr	r1, [r4, #8]
 8006eaa:	4b09      	ldr	r3, [pc, #36]	@ (8006ed0 <cleanup_stdio+0x38>)
 8006eac:	4299      	cmp	r1, r3
 8006eae:	d002      	beq.n	8006eb6 <cleanup_stdio+0x1e>
 8006eb0:	4620      	mov	r0, r4
 8006eb2:	f001 ff2f 	bl	8008d14 <_fflush_r>
 8006eb6:	68e1      	ldr	r1, [r4, #12]
 8006eb8:	4b06      	ldr	r3, [pc, #24]	@ (8006ed4 <cleanup_stdio+0x3c>)
 8006eba:	4299      	cmp	r1, r3
 8006ebc:	d004      	beq.n	8006ec8 <cleanup_stdio+0x30>
 8006ebe:	4620      	mov	r0, r4
 8006ec0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006ec4:	f001 bf26 	b.w	8008d14 <_fflush_r>
 8006ec8:	bd10      	pop	{r4, pc}
 8006eca:	bf00      	nop
 8006ecc:	20000504 	.word	0x20000504
 8006ed0:	2000056c 	.word	0x2000056c
 8006ed4:	200005d4 	.word	0x200005d4

08006ed8 <global_stdio_init.part.0>:
 8006ed8:	b510      	push	{r4, lr}
 8006eda:	4b0b      	ldr	r3, [pc, #44]	@ (8006f08 <global_stdio_init.part.0+0x30>)
 8006edc:	4c0b      	ldr	r4, [pc, #44]	@ (8006f0c <global_stdio_init.part.0+0x34>)
 8006ede:	4a0c      	ldr	r2, [pc, #48]	@ (8006f10 <global_stdio_init.part.0+0x38>)
 8006ee0:	601a      	str	r2, [r3, #0]
 8006ee2:	4620      	mov	r0, r4
 8006ee4:	2200      	movs	r2, #0
 8006ee6:	2104      	movs	r1, #4
 8006ee8:	f7ff ff94 	bl	8006e14 <std>
 8006eec:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8006ef0:	2201      	movs	r2, #1
 8006ef2:	2109      	movs	r1, #9
 8006ef4:	f7ff ff8e 	bl	8006e14 <std>
 8006ef8:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8006efc:	2202      	movs	r2, #2
 8006efe:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f02:	2112      	movs	r1, #18
 8006f04:	f7ff bf86 	b.w	8006e14 <std>
 8006f08:	2000063c 	.word	0x2000063c
 8006f0c:	20000504 	.word	0x20000504
 8006f10:	08006e81 	.word	0x08006e81

08006f14 <__sfp_lock_acquire>:
 8006f14:	4801      	ldr	r0, [pc, #4]	@ (8006f1c <__sfp_lock_acquire+0x8>)
 8006f16:	f000 ba4a 	b.w	80073ae <__retarget_lock_acquire_recursive>
 8006f1a:	bf00      	nop
 8006f1c:	20000645 	.word	0x20000645

08006f20 <__sfp_lock_release>:
 8006f20:	4801      	ldr	r0, [pc, #4]	@ (8006f28 <__sfp_lock_release+0x8>)
 8006f22:	f000 ba45 	b.w	80073b0 <__retarget_lock_release_recursive>
 8006f26:	bf00      	nop
 8006f28:	20000645 	.word	0x20000645

08006f2c <__sinit>:
 8006f2c:	b510      	push	{r4, lr}
 8006f2e:	4604      	mov	r4, r0
 8006f30:	f7ff fff0 	bl	8006f14 <__sfp_lock_acquire>
 8006f34:	6a23      	ldr	r3, [r4, #32]
 8006f36:	b11b      	cbz	r3, 8006f40 <__sinit+0x14>
 8006f38:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8006f3c:	f7ff bff0 	b.w	8006f20 <__sfp_lock_release>
 8006f40:	4b04      	ldr	r3, [pc, #16]	@ (8006f54 <__sinit+0x28>)
 8006f42:	6223      	str	r3, [r4, #32]
 8006f44:	4b04      	ldr	r3, [pc, #16]	@ (8006f58 <__sinit+0x2c>)
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	2b00      	cmp	r3, #0
 8006f4a:	d1f5      	bne.n	8006f38 <__sinit+0xc>
 8006f4c:	f7ff ffc4 	bl	8006ed8 <global_stdio_init.part.0>
 8006f50:	e7f2      	b.n	8006f38 <__sinit+0xc>
 8006f52:	bf00      	nop
 8006f54:	08006e99 	.word	0x08006e99
 8006f58:	2000063c 	.word	0x2000063c

08006f5c <_fwalk_sglue>:
 8006f5c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f60:	4607      	mov	r7, r0
 8006f62:	4688      	mov	r8, r1
 8006f64:	4614      	mov	r4, r2
 8006f66:	2600      	movs	r6, #0
 8006f68:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8006f6c:	f1b9 0901 	subs.w	r9, r9, #1
 8006f70:	d505      	bpl.n	8006f7e <_fwalk_sglue+0x22>
 8006f72:	6824      	ldr	r4, [r4, #0]
 8006f74:	2c00      	cmp	r4, #0
 8006f76:	d1f7      	bne.n	8006f68 <_fwalk_sglue+0xc>
 8006f78:	4630      	mov	r0, r6
 8006f7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006f7e:	89ab      	ldrh	r3, [r5, #12]
 8006f80:	2b01      	cmp	r3, #1
 8006f82:	d907      	bls.n	8006f94 <_fwalk_sglue+0x38>
 8006f84:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8006f88:	3301      	adds	r3, #1
 8006f8a:	d003      	beq.n	8006f94 <_fwalk_sglue+0x38>
 8006f8c:	4629      	mov	r1, r5
 8006f8e:	4638      	mov	r0, r7
 8006f90:	47c0      	blx	r8
 8006f92:	4306      	orrs	r6, r0
 8006f94:	3568      	adds	r5, #104	@ 0x68
 8006f96:	e7e9      	b.n	8006f6c <_fwalk_sglue+0x10>

08006f98 <_puts_r>:
 8006f98:	6a03      	ldr	r3, [r0, #32]
 8006f9a:	b570      	push	{r4, r5, r6, lr}
 8006f9c:	6884      	ldr	r4, [r0, #8]
 8006f9e:	4605      	mov	r5, r0
 8006fa0:	460e      	mov	r6, r1
 8006fa2:	b90b      	cbnz	r3, 8006fa8 <_puts_r+0x10>
 8006fa4:	f7ff ffc2 	bl	8006f2c <__sinit>
 8006fa8:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006faa:	07db      	lsls	r3, r3, #31
 8006fac:	d405      	bmi.n	8006fba <_puts_r+0x22>
 8006fae:	89a3      	ldrh	r3, [r4, #12]
 8006fb0:	0598      	lsls	r0, r3, #22
 8006fb2:	d402      	bmi.n	8006fba <_puts_r+0x22>
 8006fb4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fb6:	f000 f9fa 	bl	80073ae <__retarget_lock_acquire_recursive>
 8006fba:	89a3      	ldrh	r3, [r4, #12]
 8006fbc:	0719      	lsls	r1, r3, #28
 8006fbe:	d502      	bpl.n	8006fc6 <_puts_r+0x2e>
 8006fc0:	6923      	ldr	r3, [r4, #16]
 8006fc2:	2b00      	cmp	r3, #0
 8006fc4:	d135      	bne.n	8007032 <_puts_r+0x9a>
 8006fc6:	4621      	mov	r1, r4
 8006fc8:	4628      	mov	r0, r5
 8006fca:	f000 f91d 	bl	8007208 <__swsetup_r>
 8006fce:	b380      	cbz	r0, 8007032 <_puts_r+0x9a>
 8006fd0:	f04f 35ff 	mov.w	r5, #4294967295
 8006fd4:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8006fd6:	07da      	lsls	r2, r3, #31
 8006fd8:	d405      	bmi.n	8006fe6 <_puts_r+0x4e>
 8006fda:	89a3      	ldrh	r3, [r4, #12]
 8006fdc:	059b      	lsls	r3, r3, #22
 8006fde:	d402      	bmi.n	8006fe6 <_puts_r+0x4e>
 8006fe0:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8006fe2:	f000 f9e5 	bl	80073b0 <__retarget_lock_release_recursive>
 8006fe6:	4628      	mov	r0, r5
 8006fe8:	bd70      	pop	{r4, r5, r6, pc}
 8006fea:	2b00      	cmp	r3, #0
 8006fec:	da04      	bge.n	8006ff8 <_puts_r+0x60>
 8006fee:	69a2      	ldr	r2, [r4, #24]
 8006ff0:	429a      	cmp	r2, r3
 8006ff2:	dc17      	bgt.n	8007024 <_puts_r+0x8c>
 8006ff4:	290a      	cmp	r1, #10
 8006ff6:	d015      	beq.n	8007024 <_puts_r+0x8c>
 8006ff8:	6823      	ldr	r3, [r4, #0]
 8006ffa:	1c5a      	adds	r2, r3, #1
 8006ffc:	6022      	str	r2, [r4, #0]
 8006ffe:	7019      	strb	r1, [r3, #0]
 8007000:	68a3      	ldr	r3, [r4, #8]
 8007002:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8007006:	3b01      	subs	r3, #1
 8007008:	60a3      	str	r3, [r4, #8]
 800700a:	2900      	cmp	r1, #0
 800700c:	d1ed      	bne.n	8006fea <_puts_r+0x52>
 800700e:	2b00      	cmp	r3, #0
 8007010:	da11      	bge.n	8007036 <_puts_r+0x9e>
 8007012:	4622      	mov	r2, r4
 8007014:	210a      	movs	r1, #10
 8007016:	4628      	mov	r0, r5
 8007018:	f000 f8b7 	bl	800718a <__swbuf_r>
 800701c:	3001      	adds	r0, #1
 800701e:	d0d7      	beq.n	8006fd0 <_puts_r+0x38>
 8007020:	250a      	movs	r5, #10
 8007022:	e7d7      	b.n	8006fd4 <_puts_r+0x3c>
 8007024:	4622      	mov	r2, r4
 8007026:	4628      	mov	r0, r5
 8007028:	f000 f8af 	bl	800718a <__swbuf_r>
 800702c:	3001      	adds	r0, #1
 800702e:	d1e7      	bne.n	8007000 <_puts_r+0x68>
 8007030:	e7ce      	b.n	8006fd0 <_puts_r+0x38>
 8007032:	3e01      	subs	r6, #1
 8007034:	e7e4      	b.n	8007000 <_puts_r+0x68>
 8007036:	6823      	ldr	r3, [r4, #0]
 8007038:	1c5a      	adds	r2, r3, #1
 800703a:	6022      	str	r2, [r4, #0]
 800703c:	220a      	movs	r2, #10
 800703e:	701a      	strb	r2, [r3, #0]
 8007040:	e7ee      	b.n	8007020 <_puts_r+0x88>
	...

08007044 <puts>:
 8007044:	4b02      	ldr	r3, [pc, #8]	@ (8007050 <puts+0xc>)
 8007046:	4601      	mov	r1, r0
 8007048:	6818      	ldr	r0, [r3, #0]
 800704a:	f7ff bfa5 	b.w	8006f98 <_puts_r>
 800704e:	bf00      	nop
 8007050:	20000030 	.word	0x20000030

08007054 <sniprintf>:
 8007054:	b40c      	push	{r2, r3}
 8007056:	b530      	push	{r4, r5, lr}
 8007058:	4b18      	ldr	r3, [pc, #96]	@ (80070bc <sniprintf+0x68>)
 800705a:	1e0c      	subs	r4, r1, #0
 800705c:	681d      	ldr	r5, [r3, #0]
 800705e:	b09d      	sub	sp, #116	@ 0x74
 8007060:	da08      	bge.n	8007074 <sniprintf+0x20>
 8007062:	238b      	movs	r3, #139	@ 0x8b
 8007064:	602b      	str	r3, [r5, #0]
 8007066:	f04f 30ff 	mov.w	r0, #4294967295
 800706a:	b01d      	add	sp, #116	@ 0x74
 800706c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8007070:	b002      	add	sp, #8
 8007072:	4770      	bx	lr
 8007074:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8007078:	f8ad 3014 	strh.w	r3, [sp, #20]
 800707c:	f04f 0300 	mov.w	r3, #0
 8007080:	931b      	str	r3, [sp, #108]	@ 0x6c
 8007082:	bf14      	ite	ne
 8007084:	f104 33ff 	addne.w	r3, r4, #4294967295
 8007088:	4623      	moveq	r3, r4
 800708a:	9304      	str	r3, [sp, #16]
 800708c:	9307      	str	r3, [sp, #28]
 800708e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8007092:	9002      	str	r0, [sp, #8]
 8007094:	9006      	str	r0, [sp, #24]
 8007096:	f8ad 3016 	strh.w	r3, [sp, #22]
 800709a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800709c:	ab21      	add	r3, sp, #132	@ 0x84
 800709e:	a902      	add	r1, sp, #8
 80070a0:	4628      	mov	r0, r5
 80070a2:	9301      	str	r3, [sp, #4]
 80070a4:	f001 fcb6 	bl	8008a14 <_svfiprintf_r>
 80070a8:	1c43      	adds	r3, r0, #1
 80070aa:	bfbc      	itt	lt
 80070ac:	238b      	movlt	r3, #139	@ 0x8b
 80070ae:	602b      	strlt	r3, [r5, #0]
 80070b0:	2c00      	cmp	r4, #0
 80070b2:	d0da      	beq.n	800706a <sniprintf+0x16>
 80070b4:	9b02      	ldr	r3, [sp, #8]
 80070b6:	2200      	movs	r2, #0
 80070b8:	701a      	strb	r2, [r3, #0]
 80070ba:	e7d6      	b.n	800706a <sniprintf+0x16>
 80070bc:	20000030 	.word	0x20000030

080070c0 <siprintf>:
 80070c0:	b40e      	push	{r1, r2, r3}
 80070c2:	b510      	push	{r4, lr}
 80070c4:	b09d      	sub	sp, #116	@ 0x74
 80070c6:	ab1f      	add	r3, sp, #124	@ 0x7c
 80070c8:	9002      	str	r0, [sp, #8]
 80070ca:	9006      	str	r0, [sp, #24]
 80070cc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80070d0:	480a      	ldr	r0, [pc, #40]	@ (80070fc <siprintf+0x3c>)
 80070d2:	9107      	str	r1, [sp, #28]
 80070d4:	9104      	str	r1, [sp, #16]
 80070d6:	490a      	ldr	r1, [pc, #40]	@ (8007100 <siprintf+0x40>)
 80070d8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070dc:	9105      	str	r1, [sp, #20]
 80070de:	2400      	movs	r4, #0
 80070e0:	a902      	add	r1, sp, #8
 80070e2:	6800      	ldr	r0, [r0, #0]
 80070e4:	9301      	str	r3, [sp, #4]
 80070e6:	941b      	str	r4, [sp, #108]	@ 0x6c
 80070e8:	f001 fc94 	bl	8008a14 <_svfiprintf_r>
 80070ec:	9b02      	ldr	r3, [sp, #8]
 80070ee:	701c      	strb	r4, [r3, #0]
 80070f0:	b01d      	add	sp, #116	@ 0x74
 80070f2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80070f6:	b003      	add	sp, #12
 80070f8:	4770      	bx	lr
 80070fa:	bf00      	nop
 80070fc:	20000030 	.word	0x20000030
 8007100:	ffff0208 	.word	0xffff0208

08007104 <__sread>:
 8007104:	b510      	push	{r4, lr}
 8007106:	460c      	mov	r4, r1
 8007108:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800710c:	f000 f900 	bl	8007310 <_read_r>
 8007110:	2800      	cmp	r0, #0
 8007112:	bfab      	itete	ge
 8007114:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8007116:	89a3      	ldrhlt	r3, [r4, #12]
 8007118:	181b      	addge	r3, r3, r0
 800711a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800711e:	bfac      	ite	ge
 8007120:	6563      	strge	r3, [r4, #84]	@ 0x54
 8007122:	81a3      	strhlt	r3, [r4, #12]
 8007124:	bd10      	pop	{r4, pc}

08007126 <__swrite>:
 8007126:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800712a:	461f      	mov	r7, r3
 800712c:	898b      	ldrh	r3, [r1, #12]
 800712e:	05db      	lsls	r3, r3, #23
 8007130:	4605      	mov	r5, r0
 8007132:	460c      	mov	r4, r1
 8007134:	4616      	mov	r6, r2
 8007136:	d505      	bpl.n	8007144 <__swrite+0x1e>
 8007138:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800713c:	2302      	movs	r3, #2
 800713e:	2200      	movs	r2, #0
 8007140:	f000 f8d4 	bl	80072ec <_lseek_r>
 8007144:	89a3      	ldrh	r3, [r4, #12]
 8007146:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800714a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800714e:	81a3      	strh	r3, [r4, #12]
 8007150:	4632      	mov	r2, r6
 8007152:	463b      	mov	r3, r7
 8007154:	4628      	mov	r0, r5
 8007156:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800715a:	f000 b8eb 	b.w	8007334 <_write_r>

0800715e <__sseek>:
 800715e:	b510      	push	{r4, lr}
 8007160:	460c      	mov	r4, r1
 8007162:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007166:	f000 f8c1 	bl	80072ec <_lseek_r>
 800716a:	1c43      	adds	r3, r0, #1
 800716c:	89a3      	ldrh	r3, [r4, #12]
 800716e:	bf15      	itete	ne
 8007170:	6560      	strne	r0, [r4, #84]	@ 0x54
 8007172:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8007176:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800717a:	81a3      	strheq	r3, [r4, #12]
 800717c:	bf18      	it	ne
 800717e:	81a3      	strhne	r3, [r4, #12]
 8007180:	bd10      	pop	{r4, pc}

08007182 <__sclose>:
 8007182:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8007186:	f000 b8a1 	b.w	80072cc <_close_r>

0800718a <__swbuf_r>:
 800718a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800718c:	460e      	mov	r6, r1
 800718e:	4614      	mov	r4, r2
 8007190:	4605      	mov	r5, r0
 8007192:	b118      	cbz	r0, 800719c <__swbuf_r+0x12>
 8007194:	6a03      	ldr	r3, [r0, #32]
 8007196:	b90b      	cbnz	r3, 800719c <__swbuf_r+0x12>
 8007198:	f7ff fec8 	bl	8006f2c <__sinit>
 800719c:	69a3      	ldr	r3, [r4, #24]
 800719e:	60a3      	str	r3, [r4, #8]
 80071a0:	89a3      	ldrh	r3, [r4, #12]
 80071a2:	071a      	lsls	r2, r3, #28
 80071a4:	d501      	bpl.n	80071aa <__swbuf_r+0x20>
 80071a6:	6923      	ldr	r3, [r4, #16]
 80071a8:	b943      	cbnz	r3, 80071bc <__swbuf_r+0x32>
 80071aa:	4621      	mov	r1, r4
 80071ac:	4628      	mov	r0, r5
 80071ae:	f000 f82b 	bl	8007208 <__swsetup_r>
 80071b2:	b118      	cbz	r0, 80071bc <__swbuf_r+0x32>
 80071b4:	f04f 37ff 	mov.w	r7, #4294967295
 80071b8:	4638      	mov	r0, r7
 80071ba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80071bc:	6823      	ldr	r3, [r4, #0]
 80071be:	6922      	ldr	r2, [r4, #16]
 80071c0:	1a98      	subs	r0, r3, r2
 80071c2:	6963      	ldr	r3, [r4, #20]
 80071c4:	b2f6      	uxtb	r6, r6
 80071c6:	4283      	cmp	r3, r0
 80071c8:	4637      	mov	r7, r6
 80071ca:	dc05      	bgt.n	80071d8 <__swbuf_r+0x4e>
 80071cc:	4621      	mov	r1, r4
 80071ce:	4628      	mov	r0, r5
 80071d0:	f001 fda0 	bl	8008d14 <_fflush_r>
 80071d4:	2800      	cmp	r0, #0
 80071d6:	d1ed      	bne.n	80071b4 <__swbuf_r+0x2a>
 80071d8:	68a3      	ldr	r3, [r4, #8]
 80071da:	3b01      	subs	r3, #1
 80071dc:	60a3      	str	r3, [r4, #8]
 80071de:	6823      	ldr	r3, [r4, #0]
 80071e0:	1c5a      	adds	r2, r3, #1
 80071e2:	6022      	str	r2, [r4, #0]
 80071e4:	701e      	strb	r6, [r3, #0]
 80071e6:	6962      	ldr	r2, [r4, #20]
 80071e8:	1c43      	adds	r3, r0, #1
 80071ea:	429a      	cmp	r2, r3
 80071ec:	d004      	beq.n	80071f8 <__swbuf_r+0x6e>
 80071ee:	89a3      	ldrh	r3, [r4, #12]
 80071f0:	07db      	lsls	r3, r3, #31
 80071f2:	d5e1      	bpl.n	80071b8 <__swbuf_r+0x2e>
 80071f4:	2e0a      	cmp	r6, #10
 80071f6:	d1df      	bne.n	80071b8 <__swbuf_r+0x2e>
 80071f8:	4621      	mov	r1, r4
 80071fa:	4628      	mov	r0, r5
 80071fc:	f001 fd8a 	bl	8008d14 <_fflush_r>
 8007200:	2800      	cmp	r0, #0
 8007202:	d0d9      	beq.n	80071b8 <__swbuf_r+0x2e>
 8007204:	e7d6      	b.n	80071b4 <__swbuf_r+0x2a>
	...

08007208 <__swsetup_r>:
 8007208:	b538      	push	{r3, r4, r5, lr}
 800720a:	4b29      	ldr	r3, [pc, #164]	@ (80072b0 <__swsetup_r+0xa8>)
 800720c:	4605      	mov	r5, r0
 800720e:	6818      	ldr	r0, [r3, #0]
 8007210:	460c      	mov	r4, r1
 8007212:	b118      	cbz	r0, 800721c <__swsetup_r+0x14>
 8007214:	6a03      	ldr	r3, [r0, #32]
 8007216:	b90b      	cbnz	r3, 800721c <__swsetup_r+0x14>
 8007218:	f7ff fe88 	bl	8006f2c <__sinit>
 800721c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007220:	0719      	lsls	r1, r3, #28
 8007222:	d422      	bmi.n	800726a <__swsetup_r+0x62>
 8007224:	06da      	lsls	r2, r3, #27
 8007226:	d407      	bmi.n	8007238 <__swsetup_r+0x30>
 8007228:	2209      	movs	r2, #9
 800722a:	602a      	str	r2, [r5, #0]
 800722c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007230:	81a3      	strh	r3, [r4, #12]
 8007232:	f04f 30ff 	mov.w	r0, #4294967295
 8007236:	e033      	b.n	80072a0 <__swsetup_r+0x98>
 8007238:	0758      	lsls	r0, r3, #29
 800723a:	d512      	bpl.n	8007262 <__swsetup_r+0x5a>
 800723c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800723e:	b141      	cbz	r1, 8007252 <__swsetup_r+0x4a>
 8007240:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007244:	4299      	cmp	r1, r3
 8007246:	d002      	beq.n	800724e <__swsetup_r+0x46>
 8007248:	4628      	mov	r0, r5
 800724a:	f000 ff0d 	bl	8008068 <_free_r>
 800724e:	2300      	movs	r3, #0
 8007250:	6363      	str	r3, [r4, #52]	@ 0x34
 8007252:	89a3      	ldrh	r3, [r4, #12]
 8007254:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8007258:	81a3      	strh	r3, [r4, #12]
 800725a:	2300      	movs	r3, #0
 800725c:	6063      	str	r3, [r4, #4]
 800725e:	6923      	ldr	r3, [r4, #16]
 8007260:	6023      	str	r3, [r4, #0]
 8007262:	89a3      	ldrh	r3, [r4, #12]
 8007264:	f043 0308 	orr.w	r3, r3, #8
 8007268:	81a3      	strh	r3, [r4, #12]
 800726a:	6923      	ldr	r3, [r4, #16]
 800726c:	b94b      	cbnz	r3, 8007282 <__swsetup_r+0x7a>
 800726e:	89a3      	ldrh	r3, [r4, #12]
 8007270:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007274:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8007278:	d003      	beq.n	8007282 <__swsetup_r+0x7a>
 800727a:	4621      	mov	r1, r4
 800727c:	4628      	mov	r0, r5
 800727e:	f001 fd97 	bl	8008db0 <__smakebuf_r>
 8007282:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007286:	f013 0201 	ands.w	r2, r3, #1
 800728a:	d00a      	beq.n	80072a2 <__swsetup_r+0x9a>
 800728c:	2200      	movs	r2, #0
 800728e:	60a2      	str	r2, [r4, #8]
 8007290:	6962      	ldr	r2, [r4, #20]
 8007292:	4252      	negs	r2, r2
 8007294:	61a2      	str	r2, [r4, #24]
 8007296:	6922      	ldr	r2, [r4, #16]
 8007298:	b942      	cbnz	r2, 80072ac <__swsetup_r+0xa4>
 800729a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800729e:	d1c5      	bne.n	800722c <__swsetup_r+0x24>
 80072a0:	bd38      	pop	{r3, r4, r5, pc}
 80072a2:	0799      	lsls	r1, r3, #30
 80072a4:	bf58      	it	pl
 80072a6:	6962      	ldrpl	r2, [r4, #20]
 80072a8:	60a2      	str	r2, [r4, #8]
 80072aa:	e7f4      	b.n	8007296 <__swsetup_r+0x8e>
 80072ac:	2000      	movs	r0, #0
 80072ae:	e7f7      	b.n	80072a0 <__swsetup_r+0x98>
 80072b0:	20000030 	.word	0x20000030

080072b4 <memset>:
 80072b4:	4402      	add	r2, r0
 80072b6:	4603      	mov	r3, r0
 80072b8:	4293      	cmp	r3, r2
 80072ba:	d100      	bne.n	80072be <memset+0xa>
 80072bc:	4770      	bx	lr
 80072be:	f803 1b01 	strb.w	r1, [r3], #1
 80072c2:	e7f9      	b.n	80072b8 <memset+0x4>

080072c4 <_localeconv_r>:
 80072c4:	4800      	ldr	r0, [pc, #0]	@ (80072c8 <_localeconv_r+0x4>)
 80072c6:	4770      	bx	lr
 80072c8:	20000170 	.word	0x20000170

080072cc <_close_r>:
 80072cc:	b538      	push	{r3, r4, r5, lr}
 80072ce:	4d06      	ldr	r5, [pc, #24]	@ (80072e8 <_close_r+0x1c>)
 80072d0:	2300      	movs	r3, #0
 80072d2:	4604      	mov	r4, r0
 80072d4:	4608      	mov	r0, r1
 80072d6:	602b      	str	r3, [r5, #0]
 80072d8:	f7fb f978 	bl	80025cc <_close>
 80072dc:	1c43      	adds	r3, r0, #1
 80072de:	d102      	bne.n	80072e6 <_close_r+0x1a>
 80072e0:	682b      	ldr	r3, [r5, #0]
 80072e2:	b103      	cbz	r3, 80072e6 <_close_r+0x1a>
 80072e4:	6023      	str	r3, [r4, #0]
 80072e6:	bd38      	pop	{r3, r4, r5, pc}
 80072e8:	20000640 	.word	0x20000640

080072ec <_lseek_r>:
 80072ec:	b538      	push	{r3, r4, r5, lr}
 80072ee:	4d07      	ldr	r5, [pc, #28]	@ (800730c <_lseek_r+0x20>)
 80072f0:	4604      	mov	r4, r0
 80072f2:	4608      	mov	r0, r1
 80072f4:	4611      	mov	r1, r2
 80072f6:	2200      	movs	r2, #0
 80072f8:	602a      	str	r2, [r5, #0]
 80072fa:	461a      	mov	r2, r3
 80072fc:	f7fb f98d 	bl	800261a <_lseek>
 8007300:	1c43      	adds	r3, r0, #1
 8007302:	d102      	bne.n	800730a <_lseek_r+0x1e>
 8007304:	682b      	ldr	r3, [r5, #0]
 8007306:	b103      	cbz	r3, 800730a <_lseek_r+0x1e>
 8007308:	6023      	str	r3, [r4, #0]
 800730a:	bd38      	pop	{r3, r4, r5, pc}
 800730c:	20000640 	.word	0x20000640

08007310 <_read_r>:
 8007310:	b538      	push	{r3, r4, r5, lr}
 8007312:	4d07      	ldr	r5, [pc, #28]	@ (8007330 <_read_r+0x20>)
 8007314:	4604      	mov	r4, r0
 8007316:	4608      	mov	r0, r1
 8007318:	4611      	mov	r1, r2
 800731a:	2200      	movs	r2, #0
 800731c:	602a      	str	r2, [r5, #0]
 800731e:	461a      	mov	r2, r3
 8007320:	f7fb f91b 	bl	800255a <_read>
 8007324:	1c43      	adds	r3, r0, #1
 8007326:	d102      	bne.n	800732e <_read_r+0x1e>
 8007328:	682b      	ldr	r3, [r5, #0]
 800732a:	b103      	cbz	r3, 800732e <_read_r+0x1e>
 800732c:	6023      	str	r3, [r4, #0]
 800732e:	bd38      	pop	{r3, r4, r5, pc}
 8007330:	20000640 	.word	0x20000640

08007334 <_write_r>:
 8007334:	b538      	push	{r3, r4, r5, lr}
 8007336:	4d07      	ldr	r5, [pc, #28]	@ (8007354 <_write_r+0x20>)
 8007338:	4604      	mov	r4, r0
 800733a:	4608      	mov	r0, r1
 800733c:	4611      	mov	r1, r2
 800733e:	2200      	movs	r2, #0
 8007340:	602a      	str	r2, [r5, #0]
 8007342:	461a      	mov	r2, r3
 8007344:	f7fb f926 	bl	8002594 <_write>
 8007348:	1c43      	adds	r3, r0, #1
 800734a:	d102      	bne.n	8007352 <_write_r+0x1e>
 800734c:	682b      	ldr	r3, [r5, #0]
 800734e:	b103      	cbz	r3, 8007352 <_write_r+0x1e>
 8007350:	6023      	str	r3, [r4, #0]
 8007352:	bd38      	pop	{r3, r4, r5, pc}
 8007354:	20000640 	.word	0x20000640

08007358 <__errno>:
 8007358:	4b01      	ldr	r3, [pc, #4]	@ (8007360 <__errno+0x8>)
 800735a:	6818      	ldr	r0, [r3, #0]
 800735c:	4770      	bx	lr
 800735e:	bf00      	nop
 8007360:	20000030 	.word	0x20000030

08007364 <__libc_init_array>:
 8007364:	b570      	push	{r4, r5, r6, lr}
 8007366:	4d0d      	ldr	r5, [pc, #52]	@ (800739c <__libc_init_array+0x38>)
 8007368:	4c0d      	ldr	r4, [pc, #52]	@ (80073a0 <__libc_init_array+0x3c>)
 800736a:	1b64      	subs	r4, r4, r5
 800736c:	10a4      	asrs	r4, r4, #2
 800736e:	2600      	movs	r6, #0
 8007370:	42a6      	cmp	r6, r4
 8007372:	d109      	bne.n	8007388 <__libc_init_array+0x24>
 8007374:	4d0b      	ldr	r5, [pc, #44]	@ (80073a4 <__libc_init_array+0x40>)
 8007376:	4c0c      	ldr	r4, [pc, #48]	@ (80073a8 <__libc_init_array+0x44>)
 8007378:	f002 f8d8 	bl	800952c <_init>
 800737c:	1b64      	subs	r4, r4, r5
 800737e:	10a4      	asrs	r4, r4, #2
 8007380:	2600      	movs	r6, #0
 8007382:	42a6      	cmp	r6, r4
 8007384:	d105      	bne.n	8007392 <__libc_init_array+0x2e>
 8007386:	bd70      	pop	{r4, r5, r6, pc}
 8007388:	f855 3b04 	ldr.w	r3, [r5], #4
 800738c:	4798      	blx	r3
 800738e:	3601      	adds	r6, #1
 8007390:	e7ee      	b.n	8007370 <__libc_init_array+0xc>
 8007392:	f855 3b04 	ldr.w	r3, [r5], #4
 8007396:	4798      	blx	r3
 8007398:	3601      	adds	r6, #1
 800739a:	e7f2      	b.n	8007382 <__libc_init_array+0x1e>
 800739c:	080099b8 	.word	0x080099b8
 80073a0:	080099b8 	.word	0x080099b8
 80073a4:	080099b8 	.word	0x080099b8
 80073a8:	080099bc 	.word	0x080099bc

080073ac <__retarget_lock_init_recursive>:
 80073ac:	4770      	bx	lr

080073ae <__retarget_lock_acquire_recursive>:
 80073ae:	4770      	bx	lr

080073b0 <__retarget_lock_release_recursive>:
 80073b0:	4770      	bx	lr

080073b2 <quorem>:
 80073b2:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80073b6:	6903      	ldr	r3, [r0, #16]
 80073b8:	690c      	ldr	r4, [r1, #16]
 80073ba:	42a3      	cmp	r3, r4
 80073bc:	4607      	mov	r7, r0
 80073be:	db7e      	blt.n	80074be <quorem+0x10c>
 80073c0:	3c01      	subs	r4, #1
 80073c2:	f101 0814 	add.w	r8, r1, #20
 80073c6:	00a3      	lsls	r3, r4, #2
 80073c8:	f100 0514 	add.w	r5, r0, #20
 80073cc:	9300      	str	r3, [sp, #0]
 80073ce:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80073d2:	9301      	str	r3, [sp, #4]
 80073d4:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80073d8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80073dc:	3301      	adds	r3, #1
 80073de:	429a      	cmp	r2, r3
 80073e0:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80073e4:	fbb2 f6f3 	udiv	r6, r2, r3
 80073e8:	d32e      	bcc.n	8007448 <quorem+0x96>
 80073ea:	f04f 0a00 	mov.w	sl, #0
 80073ee:	46c4      	mov	ip, r8
 80073f0:	46ae      	mov	lr, r5
 80073f2:	46d3      	mov	fp, sl
 80073f4:	f85c 3b04 	ldr.w	r3, [ip], #4
 80073f8:	b298      	uxth	r0, r3
 80073fa:	fb06 a000 	mla	r0, r6, r0, sl
 80073fe:	0c02      	lsrs	r2, r0, #16
 8007400:	0c1b      	lsrs	r3, r3, #16
 8007402:	fb06 2303 	mla	r3, r6, r3, r2
 8007406:	f8de 2000 	ldr.w	r2, [lr]
 800740a:	b280      	uxth	r0, r0
 800740c:	b292      	uxth	r2, r2
 800740e:	1a12      	subs	r2, r2, r0
 8007410:	445a      	add	r2, fp
 8007412:	f8de 0000 	ldr.w	r0, [lr]
 8007416:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800741a:	b29b      	uxth	r3, r3
 800741c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8007420:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8007424:	b292      	uxth	r2, r2
 8007426:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800742a:	45e1      	cmp	r9, ip
 800742c:	f84e 2b04 	str.w	r2, [lr], #4
 8007430:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8007434:	d2de      	bcs.n	80073f4 <quorem+0x42>
 8007436:	9b00      	ldr	r3, [sp, #0]
 8007438:	58eb      	ldr	r3, [r5, r3]
 800743a:	b92b      	cbnz	r3, 8007448 <quorem+0x96>
 800743c:	9b01      	ldr	r3, [sp, #4]
 800743e:	3b04      	subs	r3, #4
 8007440:	429d      	cmp	r5, r3
 8007442:	461a      	mov	r2, r3
 8007444:	d32f      	bcc.n	80074a6 <quorem+0xf4>
 8007446:	613c      	str	r4, [r7, #16]
 8007448:	4638      	mov	r0, r7
 800744a:	f001 f97f 	bl	800874c <__mcmp>
 800744e:	2800      	cmp	r0, #0
 8007450:	db25      	blt.n	800749e <quorem+0xec>
 8007452:	4629      	mov	r1, r5
 8007454:	2000      	movs	r0, #0
 8007456:	f858 2b04 	ldr.w	r2, [r8], #4
 800745a:	f8d1 c000 	ldr.w	ip, [r1]
 800745e:	fa1f fe82 	uxth.w	lr, r2
 8007462:	fa1f f38c 	uxth.w	r3, ip
 8007466:	eba3 030e 	sub.w	r3, r3, lr
 800746a:	4403      	add	r3, r0
 800746c:	0c12      	lsrs	r2, r2, #16
 800746e:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8007472:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8007476:	b29b      	uxth	r3, r3
 8007478:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800747c:	45c1      	cmp	r9, r8
 800747e:	f841 3b04 	str.w	r3, [r1], #4
 8007482:	ea4f 4022 	mov.w	r0, r2, asr #16
 8007486:	d2e6      	bcs.n	8007456 <quorem+0xa4>
 8007488:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800748c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8007490:	b922      	cbnz	r2, 800749c <quorem+0xea>
 8007492:	3b04      	subs	r3, #4
 8007494:	429d      	cmp	r5, r3
 8007496:	461a      	mov	r2, r3
 8007498:	d30b      	bcc.n	80074b2 <quorem+0x100>
 800749a:	613c      	str	r4, [r7, #16]
 800749c:	3601      	adds	r6, #1
 800749e:	4630      	mov	r0, r6
 80074a0:	b003      	add	sp, #12
 80074a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80074a6:	6812      	ldr	r2, [r2, #0]
 80074a8:	3b04      	subs	r3, #4
 80074aa:	2a00      	cmp	r2, #0
 80074ac:	d1cb      	bne.n	8007446 <quorem+0x94>
 80074ae:	3c01      	subs	r4, #1
 80074b0:	e7c6      	b.n	8007440 <quorem+0x8e>
 80074b2:	6812      	ldr	r2, [r2, #0]
 80074b4:	3b04      	subs	r3, #4
 80074b6:	2a00      	cmp	r2, #0
 80074b8:	d1ef      	bne.n	800749a <quorem+0xe8>
 80074ba:	3c01      	subs	r4, #1
 80074bc:	e7ea      	b.n	8007494 <quorem+0xe2>
 80074be:	2000      	movs	r0, #0
 80074c0:	e7ee      	b.n	80074a0 <quorem+0xee>
 80074c2:	0000      	movs	r0, r0
 80074c4:	0000      	movs	r0, r0
	...

080074c8 <_dtoa_r>:
 80074c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80074cc:	69c7      	ldr	r7, [r0, #28]
 80074ce:	b097      	sub	sp, #92	@ 0x5c
 80074d0:	ed8d 0b04 	vstr	d0, [sp, #16]
 80074d4:	ec55 4b10 	vmov	r4, r5, d0
 80074d8:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 80074da:	9107      	str	r1, [sp, #28]
 80074dc:	4681      	mov	r9, r0
 80074de:	920c      	str	r2, [sp, #48]	@ 0x30
 80074e0:	9311      	str	r3, [sp, #68]	@ 0x44
 80074e2:	b97f      	cbnz	r7, 8007504 <_dtoa_r+0x3c>
 80074e4:	2010      	movs	r0, #16
 80074e6:	f000 fe09 	bl	80080fc <malloc>
 80074ea:	4602      	mov	r2, r0
 80074ec:	f8c9 001c 	str.w	r0, [r9, #28]
 80074f0:	b920      	cbnz	r0, 80074fc <_dtoa_r+0x34>
 80074f2:	4ba9      	ldr	r3, [pc, #676]	@ (8007798 <_dtoa_r+0x2d0>)
 80074f4:	21ef      	movs	r1, #239	@ 0xef
 80074f6:	48a9      	ldr	r0, [pc, #676]	@ (800779c <_dtoa_r+0x2d4>)
 80074f8:	f001 fcf0 	bl	8008edc <__assert_func>
 80074fc:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8007500:	6007      	str	r7, [r0, #0]
 8007502:	60c7      	str	r7, [r0, #12]
 8007504:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007508:	6819      	ldr	r1, [r3, #0]
 800750a:	b159      	cbz	r1, 8007524 <_dtoa_r+0x5c>
 800750c:	685a      	ldr	r2, [r3, #4]
 800750e:	604a      	str	r2, [r1, #4]
 8007510:	2301      	movs	r3, #1
 8007512:	4093      	lsls	r3, r2
 8007514:	608b      	str	r3, [r1, #8]
 8007516:	4648      	mov	r0, r9
 8007518:	f000 fee6 	bl	80082e8 <_Bfree>
 800751c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8007520:	2200      	movs	r2, #0
 8007522:	601a      	str	r2, [r3, #0]
 8007524:	1e2b      	subs	r3, r5, #0
 8007526:	bfb9      	ittee	lt
 8007528:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800752c:	9305      	strlt	r3, [sp, #20]
 800752e:	2300      	movge	r3, #0
 8007530:	6033      	strge	r3, [r6, #0]
 8007532:	9f05      	ldr	r7, [sp, #20]
 8007534:	4b9a      	ldr	r3, [pc, #616]	@ (80077a0 <_dtoa_r+0x2d8>)
 8007536:	bfbc      	itt	lt
 8007538:	2201      	movlt	r2, #1
 800753a:	6032      	strlt	r2, [r6, #0]
 800753c:	43bb      	bics	r3, r7
 800753e:	d112      	bne.n	8007566 <_dtoa_r+0x9e>
 8007540:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007542:	f242 730f 	movw	r3, #9999	@ 0x270f
 8007546:	6013      	str	r3, [r2, #0]
 8007548:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800754c:	4323      	orrs	r3, r4
 800754e:	f000 855a 	beq.w	8008006 <_dtoa_r+0xb3e>
 8007552:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007554:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 80077b4 <_dtoa_r+0x2ec>
 8007558:	2b00      	cmp	r3, #0
 800755a:	f000 855c 	beq.w	8008016 <_dtoa_r+0xb4e>
 800755e:	f10a 0303 	add.w	r3, sl, #3
 8007562:	f000 bd56 	b.w	8008012 <_dtoa_r+0xb4a>
 8007566:	ed9d 7b04 	vldr	d7, [sp, #16]
 800756a:	2200      	movs	r2, #0
 800756c:	ec51 0b17 	vmov	r0, r1, d7
 8007570:	2300      	movs	r3, #0
 8007572:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8007576:	f7f9 faaf 	bl	8000ad8 <__aeabi_dcmpeq>
 800757a:	4680      	mov	r8, r0
 800757c:	b158      	cbz	r0, 8007596 <_dtoa_r+0xce>
 800757e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8007580:	2301      	movs	r3, #1
 8007582:	6013      	str	r3, [r2, #0]
 8007584:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007586:	b113      	cbz	r3, 800758e <_dtoa_r+0xc6>
 8007588:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800758a:	4b86      	ldr	r3, [pc, #536]	@ (80077a4 <_dtoa_r+0x2dc>)
 800758c:	6013      	str	r3, [r2, #0]
 800758e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 80077b8 <_dtoa_r+0x2f0>
 8007592:	f000 bd40 	b.w	8008016 <_dtoa_r+0xb4e>
 8007596:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800759a:	aa14      	add	r2, sp, #80	@ 0x50
 800759c:	a915      	add	r1, sp, #84	@ 0x54
 800759e:	4648      	mov	r0, r9
 80075a0:	f001 f984 	bl	80088ac <__d2b>
 80075a4:	f3c7 560a 	ubfx	r6, r7, #20, #11
 80075a8:	9002      	str	r0, [sp, #8]
 80075aa:	2e00      	cmp	r6, #0
 80075ac:	d078      	beq.n	80076a0 <_dtoa_r+0x1d8>
 80075ae:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80075b0:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 80075b4:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80075b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80075bc:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 80075c0:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 80075c4:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 80075c8:	4619      	mov	r1, r3
 80075ca:	2200      	movs	r2, #0
 80075cc:	4b76      	ldr	r3, [pc, #472]	@ (80077a8 <_dtoa_r+0x2e0>)
 80075ce:	f7f8 fe63 	bl	8000298 <__aeabi_dsub>
 80075d2:	a36b      	add	r3, pc, #428	@ (adr r3, 8007780 <_dtoa_r+0x2b8>)
 80075d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075d8:	f7f9 f816 	bl	8000608 <__aeabi_dmul>
 80075dc:	a36a      	add	r3, pc, #424	@ (adr r3, 8007788 <_dtoa_r+0x2c0>)
 80075de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075e2:	f7f8 fe5b 	bl	800029c <__adddf3>
 80075e6:	4604      	mov	r4, r0
 80075e8:	4630      	mov	r0, r6
 80075ea:	460d      	mov	r5, r1
 80075ec:	f7f8 ffa2 	bl	8000534 <__aeabi_i2d>
 80075f0:	a367      	add	r3, pc, #412	@ (adr r3, 8007790 <_dtoa_r+0x2c8>)
 80075f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80075f6:	f7f9 f807 	bl	8000608 <__aeabi_dmul>
 80075fa:	4602      	mov	r2, r0
 80075fc:	460b      	mov	r3, r1
 80075fe:	4620      	mov	r0, r4
 8007600:	4629      	mov	r1, r5
 8007602:	f7f8 fe4b 	bl	800029c <__adddf3>
 8007606:	4604      	mov	r4, r0
 8007608:	460d      	mov	r5, r1
 800760a:	f7f9 faad 	bl	8000b68 <__aeabi_d2iz>
 800760e:	2200      	movs	r2, #0
 8007610:	4607      	mov	r7, r0
 8007612:	2300      	movs	r3, #0
 8007614:	4620      	mov	r0, r4
 8007616:	4629      	mov	r1, r5
 8007618:	f7f9 fa68 	bl	8000aec <__aeabi_dcmplt>
 800761c:	b140      	cbz	r0, 8007630 <_dtoa_r+0x168>
 800761e:	4638      	mov	r0, r7
 8007620:	f7f8 ff88 	bl	8000534 <__aeabi_i2d>
 8007624:	4622      	mov	r2, r4
 8007626:	462b      	mov	r3, r5
 8007628:	f7f9 fa56 	bl	8000ad8 <__aeabi_dcmpeq>
 800762c:	b900      	cbnz	r0, 8007630 <_dtoa_r+0x168>
 800762e:	3f01      	subs	r7, #1
 8007630:	2f16      	cmp	r7, #22
 8007632:	d852      	bhi.n	80076da <_dtoa_r+0x212>
 8007634:	4b5d      	ldr	r3, [pc, #372]	@ (80077ac <_dtoa_r+0x2e4>)
 8007636:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800763a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800763e:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007642:	f7f9 fa53 	bl	8000aec <__aeabi_dcmplt>
 8007646:	2800      	cmp	r0, #0
 8007648:	d049      	beq.n	80076de <_dtoa_r+0x216>
 800764a:	3f01      	subs	r7, #1
 800764c:	2300      	movs	r3, #0
 800764e:	9310      	str	r3, [sp, #64]	@ 0x40
 8007650:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007652:	1b9b      	subs	r3, r3, r6
 8007654:	1e5a      	subs	r2, r3, #1
 8007656:	bf45      	ittet	mi
 8007658:	f1c3 0301 	rsbmi	r3, r3, #1
 800765c:	9300      	strmi	r3, [sp, #0]
 800765e:	2300      	movpl	r3, #0
 8007660:	2300      	movmi	r3, #0
 8007662:	9206      	str	r2, [sp, #24]
 8007664:	bf54      	ite	pl
 8007666:	9300      	strpl	r3, [sp, #0]
 8007668:	9306      	strmi	r3, [sp, #24]
 800766a:	2f00      	cmp	r7, #0
 800766c:	db39      	blt.n	80076e2 <_dtoa_r+0x21a>
 800766e:	9b06      	ldr	r3, [sp, #24]
 8007670:	970d      	str	r7, [sp, #52]	@ 0x34
 8007672:	443b      	add	r3, r7
 8007674:	9306      	str	r3, [sp, #24]
 8007676:	2300      	movs	r3, #0
 8007678:	9308      	str	r3, [sp, #32]
 800767a:	9b07      	ldr	r3, [sp, #28]
 800767c:	2b09      	cmp	r3, #9
 800767e:	d863      	bhi.n	8007748 <_dtoa_r+0x280>
 8007680:	2b05      	cmp	r3, #5
 8007682:	bfc4      	itt	gt
 8007684:	3b04      	subgt	r3, #4
 8007686:	9307      	strgt	r3, [sp, #28]
 8007688:	9b07      	ldr	r3, [sp, #28]
 800768a:	f1a3 0302 	sub.w	r3, r3, #2
 800768e:	bfcc      	ite	gt
 8007690:	2400      	movgt	r4, #0
 8007692:	2401      	movle	r4, #1
 8007694:	2b03      	cmp	r3, #3
 8007696:	d863      	bhi.n	8007760 <_dtoa_r+0x298>
 8007698:	e8df f003 	tbb	[pc, r3]
 800769c:	2b375452 	.word	0x2b375452
 80076a0:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 80076a4:	441e      	add	r6, r3
 80076a6:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 80076aa:	2b20      	cmp	r3, #32
 80076ac:	bfc1      	itttt	gt
 80076ae:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 80076b2:	409f      	lslgt	r7, r3
 80076b4:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 80076b8:	fa24 f303 	lsrgt.w	r3, r4, r3
 80076bc:	bfd6      	itet	le
 80076be:	f1c3 0320 	rsble	r3, r3, #32
 80076c2:	ea47 0003 	orrgt.w	r0, r7, r3
 80076c6:	fa04 f003 	lslle.w	r0, r4, r3
 80076ca:	f7f8 ff23 	bl	8000514 <__aeabi_ui2d>
 80076ce:	2201      	movs	r2, #1
 80076d0:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 80076d4:	3e01      	subs	r6, #1
 80076d6:	9212      	str	r2, [sp, #72]	@ 0x48
 80076d8:	e776      	b.n	80075c8 <_dtoa_r+0x100>
 80076da:	2301      	movs	r3, #1
 80076dc:	e7b7      	b.n	800764e <_dtoa_r+0x186>
 80076de:	9010      	str	r0, [sp, #64]	@ 0x40
 80076e0:	e7b6      	b.n	8007650 <_dtoa_r+0x188>
 80076e2:	9b00      	ldr	r3, [sp, #0]
 80076e4:	1bdb      	subs	r3, r3, r7
 80076e6:	9300      	str	r3, [sp, #0]
 80076e8:	427b      	negs	r3, r7
 80076ea:	9308      	str	r3, [sp, #32]
 80076ec:	2300      	movs	r3, #0
 80076ee:	930d      	str	r3, [sp, #52]	@ 0x34
 80076f0:	e7c3      	b.n	800767a <_dtoa_r+0x1b2>
 80076f2:	2301      	movs	r3, #1
 80076f4:	9309      	str	r3, [sp, #36]	@ 0x24
 80076f6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80076f8:	eb07 0b03 	add.w	fp, r7, r3
 80076fc:	f10b 0301 	add.w	r3, fp, #1
 8007700:	2b01      	cmp	r3, #1
 8007702:	9303      	str	r3, [sp, #12]
 8007704:	bfb8      	it	lt
 8007706:	2301      	movlt	r3, #1
 8007708:	e006      	b.n	8007718 <_dtoa_r+0x250>
 800770a:	2301      	movs	r3, #1
 800770c:	9309      	str	r3, [sp, #36]	@ 0x24
 800770e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007710:	2b00      	cmp	r3, #0
 8007712:	dd28      	ble.n	8007766 <_dtoa_r+0x29e>
 8007714:	469b      	mov	fp, r3
 8007716:	9303      	str	r3, [sp, #12]
 8007718:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800771c:	2100      	movs	r1, #0
 800771e:	2204      	movs	r2, #4
 8007720:	f102 0514 	add.w	r5, r2, #20
 8007724:	429d      	cmp	r5, r3
 8007726:	d926      	bls.n	8007776 <_dtoa_r+0x2ae>
 8007728:	6041      	str	r1, [r0, #4]
 800772a:	4648      	mov	r0, r9
 800772c:	f000 fd9c 	bl	8008268 <_Balloc>
 8007730:	4682      	mov	sl, r0
 8007732:	2800      	cmp	r0, #0
 8007734:	d142      	bne.n	80077bc <_dtoa_r+0x2f4>
 8007736:	4b1e      	ldr	r3, [pc, #120]	@ (80077b0 <_dtoa_r+0x2e8>)
 8007738:	4602      	mov	r2, r0
 800773a:	f240 11af 	movw	r1, #431	@ 0x1af
 800773e:	e6da      	b.n	80074f6 <_dtoa_r+0x2e>
 8007740:	2300      	movs	r3, #0
 8007742:	e7e3      	b.n	800770c <_dtoa_r+0x244>
 8007744:	2300      	movs	r3, #0
 8007746:	e7d5      	b.n	80076f4 <_dtoa_r+0x22c>
 8007748:	2401      	movs	r4, #1
 800774a:	2300      	movs	r3, #0
 800774c:	9307      	str	r3, [sp, #28]
 800774e:	9409      	str	r4, [sp, #36]	@ 0x24
 8007750:	f04f 3bff 	mov.w	fp, #4294967295
 8007754:	2200      	movs	r2, #0
 8007756:	f8cd b00c 	str.w	fp, [sp, #12]
 800775a:	2312      	movs	r3, #18
 800775c:	920c      	str	r2, [sp, #48]	@ 0x30
 800775e:	e7db      	b.n	8007718 <_dtoa_r+0x250>
 8007760:	2301      	movs	r3, #1
 8007762:	9309      	str	r3, [sp, #36]	@ 0x24
 8007764:	e7f4      	b.n	8007750 <_dtoa_r+0x288>
 8007766:	f04f 0b01 	mov.w	fp, #1
 800776a:	f8cd b00c 	str.w	fp, [sp, #12]
 800776e:	465b      	mov	r3, fp
 8007770:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8007774:	e7d0      	b.n	8007718 <_dtoa_r+0x250>
 8007776:	3101      	adds	r1, #1
 8007778:	0052      	lsls	r2, r2, #1
 800777a:	e7d1      	b.n	8007720 <_dtoa_r+0x258>
 800777c:	f3af 8000 	nop.w
 8007780:	636f4361 	.word	0x636f4361
 8007784:	3fd287a7 	.word	0x3fd287a7
 8007788:	8b60c8b3 	.word	0x8b60c8b3
 800778c:	3fc68a28 	.word	0x3fc68a28
 8007790:	509f79fb 	.word	0x509f79fb
 8007794:	3fd34413 	.word	0x3fd34413
 8007798:	08009665 	.word	0x08009665
 800779c:	0800967c 	.word	0x0800967c
 80077a0:	7ff00000 	.word	0x7ff00000
 80077a4:	08009635 	.word	0x08009635
 80077a8:	3ff80000 	.word	0x3ff80000
 80077ac:	080097d0 	.word	0x080097d0
 80077b0:	080096d4 	.word	0x080096d4
 80077b4:	08009661 	.word	0x08009661
 80077b8:	08009634 	.word	0x08009634
 80077bc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80077c0:	6018      	str	r0, [r3, #0]
 80077c2:	9b03      	ldr	r3, [sp, #12]
 80077c4:	2b0e      	cmp	r3, #14
 80077c6:	f200 80a1 	bhi.w	800790c <_dtoa_r+0x444>
 80077ca:	2c00      	cmp	r4, #0
 80077cc:	f000 809e 	beq.w	800790c <_dtoa_r+0x444>
 80077d0:	2f00      	cmp	r7, #0
 80077d2:	dd33      	ble.n	800783c <_dtoa_r+0x374>
 80077d4:	4b9c      	ldr	r3, [pc, #624]	@ (8007a48 <_dtoa_r+0x580>)
 80077d6:	f007 020f 	and.w	r2, r7, #15
 80077da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80077de:	ed93 7b00 	vldr	d7, [r3]
 80077e2:	05f8      	lsls	r0, r7, #23
 80077e4:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 80077e8:	ea4f 1427 	mov.w	r4, r7, asr #4
 80077ec:	d516      	bpl.n	800781c <_dtoa_r+0x354>
 80077ee:	4b97      	ldr	r3, [pc, #604]	@ (8007a4c <_dtoa_r+0x584>)
 80077f0:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80077f4:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80077f8:	f7f9 f830 	bl	800085c <__aeabi_ddiv>
 80077fc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007800:	f004 040f 	and.w	r4, r4, #15
 8007804:	2603      	movs	r6, #3
 8007806:	4d91      	ldr	r5, [pc, #580]	@ (8007a4c <_dtoa_r+0x584>)
 8007808:	b954      	cbnz	r4, 8007820 <_dtoa_r+0x358>
 800780a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800780e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007812:	f7f9 f823 	bl	800085c <__aeabi_ddiv>
 8007816:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800781a:	e028      	b.n	800786e <_dtoa_r+0x3a6>
 800781c:	2602      	movs	r6, #2
 800781e:	e7f2      	b.n	8007806 <_dtoa_r+0x33e>
 8007820:	07e1      	lsls	r1, r4, #31
 8007822:	d508      	bpl.n	8007836 <_dtoa_r+0x36e>
 8007824:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007828:	e9d5 2300 	ldrd	r2, r3, [r5]
 800782c:	f7f8 feec 	bl	8000608 <__aeabi_dmul>
 8007830:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007834:	3601      	adds	r6, #1
 8007836:	1064      	asrs	r4, r4, #1
 8007838:	3508      	adds	r5, #8
 800783a:	e7e5      	b.n	8007808 <_dtoa_r+0x340>
 800783c:	f000 80af 	beq.w	800799e <_dtoa_r+0x4d6>
 8007840:	427c      	negs	r4, r7
 8007842:	4b81      	ldr	r3, [pc, #516]	@ (8007a48 <_dtoa_r+0x580>)
 8007844:	4d81      	ldr	r5, [pc, #516]	@ (8007a4c <_dtoa_r+0x584>)
 8007846:	f004 020f 	and.w	r2, r4, #15
 800784a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800784e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007852:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8007856:	f7f8 fed7 	bl	8000608 <__aeabi_dmul>
 800785a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800785e:	1124      	asrs	r4, r4, #4
 8007860:	2300      	movs	r3, #0
 8007862:	2602      	movs	r6, #2
 8007864:	2c00      	cmp	r4, #0
 8007866:	f040 808f 	bne.w	8007988 <_dtoa_r+0x4c0>
 800786a:	2b00      	cmp	r3, #0
 800786c:	d1d3      	bne.n	8007816 <_dtoa_r+0x34e>
 800786e:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007870:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007874:	2b00      	cmp	r3, #0
 8007876:	f000 8094 	beq.w	80079a2 <_dtoa_r+0x4da>
 800787a:	4b75      	ldr	r3, [pc, #468]	@ (8007a50 <_dtoa_r+0x588>)
 800787c:	2200      	movs	r2, #0
 800787e:	4620      	mov	r0, r4
 8007880:	4629      	mov	r1, r5
 8007882:	f7f9 f933 	bl	8000aec <__aeabi_dcmplt>
 8007886:	2800      	cmp	r0, #0
 8007888:	f000 808b 	beq.w	80079a2 <_dtoa_r+0x4da>
 800788c:	9b03      	ldr	r3, [sp, #12]
 800788e:	2b00      	cmp	r3, #0
 8007890:	f000 8087 	beq.w	80079a2 <_dtoa_r+0x4da>
 8007894:	f1bb 0f00 	cmp.w	fp, #0
 8007898:	dd34      	ble.n	8007904 <_dtoa_r+0x43c>
 800789a:	4620      	mov	r0, r4
 800789c:	4b6d      	ldr	r3, [pc, #436]	@ (8007a54 <_dtoa_r+0x58c>)
 800789e:	2200      	movs	r2, #0
 80078a0:	4629      	mov	r1, r5
 80078a2:	f7f8 feb1 	bl	8000608 <__aeabi_dmul>
 80078a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80078aa:	f107 38ff 	add.w	r8, r7, #4294967295
 80078ae:	3601      	adds	r6, #1
 80078b0:	465c      	mov	r4, fp
 80078b2:	4630      	mov	r0, r6
 80078b4:	f7f8 fe3e 	bl	8000534 <__aeabi_i2d>
 80078b8:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80078bc:	f7f8 fea4 	bl	8000608 <__aeabi_dmul>
 80078c0:	4b65      	ldr	r3, [pc, #404]	@ (8007a58 <_dtoa_r+0x590>)
 80078c2:	2200      	movs	r2, #0
 80078c4:	f7f8 fcea 	bl	800029c <__adddf3>
 80078c8:	4605      	mov	r5, r0
 80078ca:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 80078ce:	2c00      	cmp	r4, #0
 80078d0:	d16a      	bne.n	80079a8 <_dtoa_r+0x4e0>
 80078d2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078d6:	4b61      	ldr	r3, [pc, #388]	@ (8007a5c <_dtoa_r+0x594>)
 80078d8:	2200      	movs	r2, #0
 80078da:	f7f8 fcdd 	bl	8000298 <__aeabi_dsub>
 80078de:	4602      	mov	r2, r0
 80078e0:	460b      	mov	r3, r1
 80078e2:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80078e6:	462a      	mov	r2, r5
 80078e8:	4633      	mov	r3, r6
 80078ea:	f7f9 f91d 	bl	8000b28 <__aeabi_dcmpgt>
 80078ee:	2800      	cmp	r0, #0
 80078f0:	f040 8298 	bne.w	8007e24 <_dtoa_r+0x95c>
 80078f4:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80078f8:	462a      	mov	r2, r5
 80078fa:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80078fe:	f7f9 f8f5 	bl	8000aec <__aeabi_dcmplt>
 8007902:	bb38      	cbnz	r0, 8007954 <_dtoa_r+0x48c>
 8007904:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8007908:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800790c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800790e:	2b00      	cmp	r3, #0
 8007910:	f2c0 8157 	blt.w	8007bc2 <_dtoa_r+0x6fa>
 8007914:	2f0e      	cmp	r7, #14
 8007916:	f300 8154 	bgt.w	8007bc2 <_dtoa_r+0x6fa>
 800791a:	4b4b      	ldr	r3, [pc, #300]	@ (8007a48 <_dtoa_r+0x580>)
 800791c:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8007920:	ed93 7b00 	vldr	d7, [r3]
 8007924:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8007926:	2b00      	cmp	r3, #0
 8007928:	ed8d 7b00 	vstr	d7, [sp]
 800792c:	f280 80e5 	bge.w	8007afa <_dtoa_r+0x632>
 8007930:	9b03      	ldr	r3, [sp, #12]
 8007932:	2b00      	cmp	r3, #0
 8007934:	f300 80e1 	bgt.w	8007afa <_dtoa_r+0x632>
 8007938:	d10c      	bne.n	8007954 <_dtoa_r+0x48c>
 800793a:	4b48      	ldr	r3, [pc, #288]	@ (8007a5c <_dtoa_r+0x594>)
 800793c:	2200      	movs	r2, #0
 800793e:	ec51 0b17 	vmov	r0, r1, d7
 8007942:	f7f8 fe61 	bl	8000608 <__aeabi_dmul>
 8007946:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800794a:	f7f9 f8e3 	bl	8000b14 <__aeabi_dcmpge>
 800794e:	2800      	cmp	r0, #0
 8007950:	f000 8266 	beq.w	8007e20 <_dtoa_r+0x958>
 8007954:	2400      	movs	r4, #0
 8007956:	4625      	mov	r5, r4
 8007958:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800795a:	4656      	mov	r6, sl
 800795c:	ea6f 0803 	mvn.w	r8, r3
 8007960:	2700      	movs	r7, #0
 8007962:	4621      	mov	r1, r4
 8007964:	4648      	mov	r0, r9
 8007966:	f000 fcbf 	bl	80082e8 <_Bfree>
 800796a:	2d00      	cmp	r5, #0
 800796c:	f000 80bd 	beq.w	8007aea <_dtoa_r+0x622>
 8007970:	b12f      	cbz	r7, 800797e <_dtoa_r+0x4b6>
 8007972:	42af      	cmp	r7, r5
 8007974:	d003      	beq.n	800797e <_dtoa_r+0x4b6>
 8007976:	4639      	mov	r1, r7
 8007978:	4648      	mov	r0, r9
 800797a:	f000 fcb5 	bl	80082e8 <_Bfree>
 800797e:	4629      	mov	r1, r5
 8007980:	4648      	mov	r0, r9
 8007982:	f000 fcb1 	bl	80082e8 <_Bfree>
 8007986:	e0b0      	b.n	8007aea <_dtoa_r+0x622>
 8007988:	07e2      	lsls	r2, r4, #31
 800798a:	d505      	bpl.n	8007998 <_dtoa_r+0x4d0>
 800798c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8007990:	f7f8 fe3a 	bl	8000608 <__aeabi_dmul>
 8007994:	3601      	adds	r6, #1
 8007996:	2301      	movs	r3, #1
 8007998:	1064      	asrs	r4, r4, #1
 800799a:	3508      	adds	r5, #8
 800799c:	e762      	b.n	8007864 <_dtoa_r+0x39c>
 800799e:	2602      	movs	r6, #2
 80079a0:	e765      	b.n	800786e <_dtoa_r+0x3a6>
 80079a2:	9c03      	ldr	r4, [sp, #12]
 80079a4:	46b8      	mov	r8, r7
 80079a6:	e784      	b.n	80078b2 <_dtoa_r+0x3ea>
 80079a8:	4b27      	ldr	r3, [pc, #156]	@ (8007a48 <_dtoa_r+0x580>)
 80079aa:	9909      	ldr	r1, [sp, #36]	@ 0x24
 80079ac:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 80079b0:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 80079b4:	4454      	add	r4, sl
 80079b6:	2900      	cmp	r1, #0
 80079b8:	d054      	beq.n	8007a64 <_dtoa_r+0x59c>
 80079ba:	4929      	ldr	r1, [pc, #164]	@ (8007a60 <_dtoa_r+0x598>)
 80079bc:	2000      	movs	r0, #0
 80079be:	f7f8 ff4d 	bl	800085c <__aeabi_ddiv>
 80079c2:	4633      	mov	r3, r6
 80079c4:	462a      	mov	r2, r5
 80079c6:	f7f8 fc67 	bl	8000298 <__aeabi_dsub>
 80079ca:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80079ce:	4656      	mov	r6, sl
 80079d0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079d4:	f7f9 f8c8 	bl	8000b68 <__aeabi_d2iz>
 80079d8:	4605      	mov	r5, r0
 80079da:	f7f8 fdab 	bl	8000534 <__aeabi_i2d>
 80079de:	4602      	mov	r2, r0
 80079e0:	460b      	mov	r3, r1
 80079e2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80079e6:	f7f8 fc57 	bl	8000298 <__aeabi_dsub>
 80079ea:	3530      	adds	r5, #48	@ 0x30
 80079ec:	4602      	mov	r2, r0
 80079ee:	460b      	mov	r3, r1
 80079f0:	e9cd 2304 	strd	r2, r3, [sp, #16]
 80079f4:	f806 5b01 	strb.w	r5, [r6], #1
 80079f8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80079fc:	f7f9 f876 	bl	8000aec <__aeabi_dcmplt>
 8007a00:	2800      	cmp	r0, #0
 8007a02:	d172      	bne.n	8007aea <_dtoa_r+0x622>
 8007a04:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007a08:	4911      	ldr	r1, [pc, #68]	@ (8007a50 <_dtoa_r+0x588>)
 8007a0a:	2000      	movs	r0, #0
 8007a0c:	f7f8 fc44 	bl	8000298 <__aeabi_dsub>
 8007a10:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007a14:	f7f9 f86a 	bl	8000aec <__aeabi_dcmplt>
 8007a18:	2800      	cmp	r0, #0
 8007a1a:	f040 80b4 	bne.w	8007b86 <_dtoa_r+0x6be>
 8007a1e:	42a6      	cmp	r6, r4
 8007a20:	f43f af70 	beq.w	8007904 <_dtoa_r+0x43c>
 8007a24:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007a28:	4b0a      	ldr	r3, [pc, #40]	@ (8007a54 <_dtoa_r+0x58c>)
 8007a2a:	2200      	movs	r2, #0
 8007a2c:	f7f8 fdec 	bl	8000608 <__aeabi_dmul>
 8007a30:	4b08      	ldr	r3, [pc, #32]	@ (8007a54 <_dtoa_r+0x58c>)
 8007a32:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a36:	2200      	movs	r2, #0
 8007a38:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a3c:	f7f8 fde4 	bl	8000608 <__aeabi_dmul>
 8007a40:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007a44:	e7c4      	b.n	80079d0 <_dtoa_r+0x508>
 8007a46:	bf00      	nop
 8007a48:	080097d0 	.word	0x080097d0
 8007a4c:	080097a8 	.word	0x080097a8
 8007a50:	3ff00000 	.word	0x3ff00000
 8007a54:	40240000 	.word	0x40240000
 8007a58:	401c0000 	.word	0x401c0000
 8007a5c:	40140000 	.word	0x40140000
 8007a60:	3fe00000 	.word	0x3fe00000
 8007a64:	4631      	mov	r1, r6
 8007a66:	4628      	mov	r0, r5
 8007a68:	f7f8 fdce 	bl	8000608 <__aeabi_dmul>
 8007a6c:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8007a70:	9413      	str	r4, [sp, #76]	@ 0x4c
 8007a72:	4656      	mov	r6, sl
 8007a74:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a78:	f7f9 f876 	bl	8000b68 <__aeabi_d2iz>
 8007a7c:	4605      	mov	r5, r0
 8007a7e:	f7f8 fd59 	bl	8000534 <__aeabi_i2d>
 8007a82:	4602      	mov	r2, r0
 8007a84:	460b      	mov	r3, r1
 8007a86:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007a8a:	f7f8 fc05 	bl	8000298 <__aeabi_dsub>
 8007a8e:	3530      	adds	r5, #48	@ 0x30
 8007a90:	f806 5b01 	strb.w	r5, [r6], #1
 8007a94:	4602      	mov	r2, r0
 8007a96:	460b      	mov	r3, r1
 8007a98:	42a6      	cmp	r6, r4
 8007a9a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007a9e:	f04f 0200 	mov.w	r2, #0
 8007aa2:	d124      	bne.n	8007aee <_dtoa_r+0x626>
 8007aa4:	4baf      	ldr	r3, [pc, #700]	@ (8007d64 <_dtoa_r+0x89c>)
 8007aa6:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8007aaa:	f7f8 fbf7 	bl	800029c <__adddf3>
 8007aae:	4602      	mov	r2, r0
 8007ab0:	460b      	mov	r3, r1
 8007ab2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ab6:	f7f9 f837 	bl	8000b28 <__aeabi_dcmpgt>
 8007aba:	2800      	cmp	r0, #0
 8007abc:	d163      	bne.n	8007b86 <_dtoa_r+0x6be>
 8007abe:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8007ac2:	49a8      	ldr	r1, [pc, #672]	@ (8007d64 <_dtoa_r+0x89c>)
 8007ac4:	2000      	movs	r0, #0
 8007ac6:	f7f8 fbe7 	bl	8000298 <__aeabi_dsub>
 8007aca:	4602      	mov	r2, r0
 8007acc:	460b      	mov	r3, r1
 8007ace:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007ad2:	f7f9 f80b 	bl	8000aec <__aeabi_dcmplt>
 8007ad6:	2800      	cmp	r0, #0
 8007ad8:	f43f af14 	beq.w	8007904 <_dtoa_r+0x43c>
 8007adc:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8007ade:	1e73      	subs	r3, r6, #1
 8007ae0:	9313      	str	r3, [sp, #76]	@ 0x4c
 8007ae2:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8007ae6:	2b30      	cmp	r3, #48	@ 0x30
 8007ae8:	d0f8      	beq.n	8007adc <_dtoa_r+0x614>
 8007aea:	4647      	mov	r7, r8
 8007aec:	e03b      	b.n	8007b66 <_dtoa_r+0x69e>
 8007aee:	4b9e      	ldr	r3, [pc, #632]	@ (8007d68 <_dtoa_r+0x8a0>)
 8007af0:	f7f8 fd8a 	bl	8000608 <__aeabi_dmul>
 8007af4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007af8:	e7bc      	b.n	8007a74 <_dtoa_r+0x5ac>
 8007afa:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8007afe:	4656      	mov	r6, sl
 8007b00:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b04:	4620      	mov	r0, r4
 8007b06:	4629      	mov	r1, r5
 8007b08:	f7f8 fea8 	bl	800085c <__aeabi_ddiv>
 8007b0c:	f7f9 f82c 	bl	8000b68 <__aeabi_d2iz>
 8007b10:	4680      	mov	r8, r0
 8007b12:	f7f8 fd0f 	bl	8000534 <__aeabi_i2d>
 8007b16:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b1a:	f7f8 fd75 	bl	8000608 <__aeabi_dmul>
 8007b1e:	4602      	mov	r2, r0
 8007b20:	460b      	mov	r3, r1
 8007b22:	4620      	mov	r0, r4
 8007b24:	4629      	mov	r1, r5
 8007b26:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8007b2a:	f7f8 fbb5 	bl	8000298 <__aeabi_dsub>
 8007b2e:	f806 4b01 	strb.w	r4, [r6], #1
 8007b32:	9d03      	ldr	r5, [sp, #12]
 8007b34:	eba6 040a 	sub.w	r4, r6, sl
 8007b38:	42a5      	cmp	r5, r4
 8007b3a:	4602      	mov	r2, r0
 8007b3c:	460b      	mov	r3, r1
 8007b3e:	d133      	bne.n	8007ba8 <_dtoa_r+0x6e0>
 8007b40:	f7f8 fbac 	bl	800029c <__adddf3>
 8007b44:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b48:	4604      	mov	r4, r0
 8007b4a:	460d      	mov	r5, r1
 8007b4c:	f7f8 ffec 	bl	8000b28 <__aeabi_dcmpgt>
 8007b50:	b9c0      	cbnz	r0, 8007b84 <_dtoa_r+0x6bc>
 8007b52:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007b56:	4620      	mov	r0, r4
 8007b58:	4629      	mov	r1, r5
 8007b5a:	f7f8 ffbd 	bl	8000ad8 <__aeabi_dcmpeq>
 8007b5e:	b110      	cbz	r0, 8007b66 <_dtoa_r+0x69e>
 8007b60:	f018 0f01 	tst.w	r8, #1
 8007b64:	d10e      	bne.n	8007b84 <_dtoa_r+0x6bc>
 8007b66:	9902      	ldr	r1, [sp, #8]
 8007b68:	4648      	mov	r0, r9
 8007b6a:	f000 fbbd 	bl	80082e8 <_Bfree>
 8007b6e:	2300      	movs	r3, #0
 8007b70:	7033      	strb	r3, [r6, #0]
 8007b72:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8007b74:	3701      	adds	r7, #1
 8007b76:	601f      	str	r7, [r3, #0]
 8007b78:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8007b7a:	2b00      	cmp	r3, #0
 8007b7c:	f000 824b 	beq.w	8008016 <_dtoa_r+0xb4e>
 8007b80:	601e      	str	r6, [r3, #0]
 8007b82:	e248      	b.n	8008016 <_dtoa_r+0xb4e>
 8007b84:	46b8      	mov	r8, r7
 8007b86:	4633      	mov	r3, r6
 8007b88:	461e      	mov	r6, r3
 8007b8a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007b8e:	2a39      	cmp	r2, #57	@ 0x39
 8007b90:	d106      	bne.n	8007ba0 <_dtoa_r+0x6d8>
 8007b92:	459a      	cmp	sl, r3
 8007b94:	d1f8      	bne.n	8007b88 <_dtoa_r+0x6c0>
 8007b96:	2230      	movs	r2, #48	@ 0x30
 8007b98:	f108 0801 	add.w	r8, r8, #1
 8007b9c:	f88a 2000 	strb.w	r2, [sl]
 8007ba0:	781a      	ldrb	r2, [r3, #0]
 8007ba2:	3201      	adds	r2, #1
 8007ba4:	701a      	strb	r2, [r3, #0]
 8007ba6:	e7a0      	b.n	8007aea <_dtoa_r+0x622>
 8007ba8:	4b6f      	ldr	r3, [pc, #444]	@ (8007d68 <_dtoa_r+0x8a0>)
 8007baa:	2200      	movs	r2, #0
 8007bac:	f7f8 fd2c 	bl	8000608 <__aeabi_dmul>
 8007bb0:	2200      	movs	r2, #0
 8007bb2:	2300      	movs	r3, #0
 8007bb4:	4604      	mov	r4, r0
 8007bb6:	460d      	mov	r5, r1
 8007bb8:	f7f8 ff8e 	bl	8000ad8 <__aeabi_dcmpeq>
 8007bbc:	2800      	cmp	r0, #0
 8007bbe:	d09f      	beq.n	8007b00 <_dtoa_r+0x638>
 8007bc0:	e7d1      	b.n	8007b66 <_dtoa_r+0x69e>
 8007bc2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8007bc4:	2a00      	cmp	r2, #0
 8007bc6:	f000 80ea 	beq.w	8007d9e <_dtoa_r+0x8d6>
 8007bca:	9a07      	ldr	r2, [sp, #28]
 8007bcc:	2a01      	cmp	r2, #1
 8007bce:	f300 80cd 	bgt.w	8007d6c <_dtoa_r+0x8a4>
 8007bd2:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8007bd4:	2a00      	cmp	r2, #0
 8007bd6:	f000 80c1 	beq.w	8007d5c <_dtoa_r+0x894>
 8007bda:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8007bde:	9c08      	ldr	r4, [sp, #32]
 8007be0:	9e00      	ldr	r6, [sp, #0]
 8007be2:	9a00      	ldr	r2, [sp, #0]
 8007be4:	441a      	add	r2, r3
 8007be6:	9200      	str	r2, [sp, #0]
 8007be8:	9a06      	ldr	r2, [sp, #24]
 8007bea:	2101      	movs	r1, #1
 8007bec:	441a      	add	r2, r3
 8007bee:	4648      	mov	r0, r9
 8007bf0:	9206      	str	r2, [sp, #24]
 8007bf2:	f000 fc2d 	bl	8008450 <__i2b>
 8007bf6:	4605      	mov	r5, r0
 8007bf8:	b166      	cbz	r6, 8007c14 <_dtoa_r+0x74c>
 8007bfa:	9b06      	ldr	r3, [sp, #24]
 8007bfc:	2b00      	cmp	r3, #0
 8007bfe:	dd09      	ble.n	8007c14 <_dtoa_r+0x74c>
 8007c00:	42b3      	cmp	r3, r6
 8007c02:	9a00      	ldr	r2, [sp, #0]
 8007c04:	bfa8      	it	ge
 8007c06:	4633      	movge	r3, r6
 8007c08:	1ad2      	subs	r2, r2, r3
 8007c0a:	9200      	str	r2, [sp, #0]
 8007c0c:	9a06      	ldr	r2, [sp, #24]
 8007c0e:	1af6      	subs	r6, r6, r3
 8007c10:	1ad3      	subs	r3, r2, r3
 8007c12:	9306      	str	r3, [sp, #24]
 8007c14:	9b08      	ldr	r3, [sp, #32]
 8007c16:	b30b      	cbz	r3, 8007c5c <_dtoa_r+0x794>
 8007c18:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	f000 80c6 	beq.w	8007dac <_dtoa_r+0x8e4>
 8007c20:	2c00      	cmp	r4, #0
 8007c22:	f000 80c0 	beq.w	8007da6 <_dtoa_r+0x8de>
 8007c26:	4629      	mov	r1, r5
 8007c28:	4622      	mov	r2, r4
 8007c2a:	4648      	mov	r0, r9
 8007c2c:	f000 fcc8 	bl	80085c0 <__pow5mult>
 8007c30:	9a02      	ldr	r2, [sp, #8]
 8007c32:	4601      	mov	r1, r0
 8007c34:	4605      	mov	r5, r0
 8007c36:	4648      	mov	r0, r9
 8007c38:	f000 fc20 	bl	800847c <__multiply>
 8007c3c:	9902      	ldr	r1, [sp, #8]
 8007c3e:	4680      	mov	r8, r0
 8007c40:	4648      	mov	r0, r9
 8007c42:	f000 fb51 	bl	80082e8 <_Bfree>
 8007c46:	9b08      	ldr	r3, [sp, #32]
 8007c48:	1b1b      	subs	r3, r3, r4
 8007c4a:	9308      	str	r3, [sp, #32]
 8007c4c:	f000 80b1 	beq.w	8007db2 <_dtoa_r+0x8ea>
 8007c50:	9a08      	ldr	r2, [sp, #32]
 8007c52:	4641      	mov	r1, r8
 8007c54:	4648      	mov	r0, r9
 8007c56:	f000 fcb3 	bl	80085c0 <__pow5mult>
 8007c5a:	9002      	str	r0, [sp, #8]
 8007c5c:	2101      	movs	r1, #1
 8007c5e:	4648      	mov	r0, r9
 8007c60:	f000 fbf6 	bl	8008450 <__i2b>
 8007c64:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007c66:	4604      	mov	r4, r0
 8007c68:	2b00      	cmp	r3, #0
 8007c6a:	f000 81d8 	beq.w	800801e <_dtoa_r+0xb56>
 8007c6e:	461a      	mov	r2, r3
 8007c70:	4601      	mov	r1, r0
 8007c72:	4648      	mov	r0, r9
 8007c74:	f000 fca4 	bl	80085c0 <__pow5mult>
 8007c78:	9b07      	ldr	r3, [sp, #28]
 8007c7a:	2b01      	cmp	r3, #1
 8007c7c:	4604      	mov	r4, r0
 8007c7e:	f300 809f 	bgt.w	8007dc0 <_dtoa_r+0x8f8>
 8007c82:	9b04      	ldr	r3, [sp, #16]
 8007c84:	2b00      	cmp	r3, #0
 8007c86:	f040 8097 	bne.w	8007db8 <_dtoa_r+0x8f0>
 8007c8a:	9b05      	ldr	r3, [sp, #20]
 8007c8c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	f040 8093 	bne.w	8007dbc <_dtoa_r+0x8f4>
 8007c96:	9b05      	ldr	r3, [sp, #20]
 8007c98:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007c9c:	0d1b      	lsrs	r3, r3, #20
 8007c9e:	051b      	lsls	r3, r3, #20
 8007ca0:	b133      	cbz	r3, 8007cb0 <_dtoa_r+0x7e8>
 8007ca2:	9b00      	ldr	r3, [sp, #0]
 8007ca4:	3301      	adds	r3, #1
 8007ca6:	9300      	str	r3, [sp, #0]
 8007ca8:	9b06      	ldr	r3, [sp, #24]
 8007caa:	3301      	adds	r3, #1
 8007cac:	9306      	str	r3, [sp, #24]
 8007cae:	2301      	movs	r3, #1
 8007cb0:	9308      	str	r3, [sp, #32]
 8007cb2:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8007cb4:	2b00      	cmp	r3, #0
 8007cb6:	f000 81b8 	beq.w	800802a <_dtoa_r+0xb62>
 8007cba:	6923      	ldr	r3, [r4, #16]
 8007cbc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8007cc0:	6918      	ldr	r0, [r3, #16]
 8007cc2:	f000 fb79 	bl	80083b8 <__hi0bits>
 8007cc6:	f1c0 0020 	rsb	r0, r0, #32
 8007cca:	9b06      	ldr	r3, [sp, #24]
 8007ccc:	4418      	add	r0, r3
 8007cce:	f010 001f 	ands.w	r0, r0, #31
 8007cd2:	f000 8082 	beq.w	8007dda <_dtoa_r+0x912>
 8007cd6:	f1c0 0320 	rsb	r3, r0, #32
 8007cda:	2b04      	cmp	r3, #4
 8007cdc:	dd73      	ble.n	8007dc6 <_dtoa_r+0x8fe>
 8007cde:	9b00      	ldr	r3, [sp, #0]
 8007ce0:	f1c0 001c 	rsb	r0, r0, #28
 8007ce4:	4403      	add	r3, r0
 8007ce6:	9300      	str	r3, [sp, #0]
 8007ce8:	9b06      	ldr	r3, [sp, #24]
 8007cea:	4403      	add	r3, r0
 8007cec:	4406      	add	r6, r0
 8007cee:	9306      	str	r3, [sp, #24]
 8007cf0:	9b00      	ldr	r3, [sp, #0]
 8007cf2:	2b00      	cmp	r3, #0
 8007cf4:	dd05      	ble.n	8007d02 <_dtoa_r+0x83a>
 8007cf6:	9902      	ldr	r1, [sp, #8]
 8007cf8:	461a      	mov	r2, r3
 8007cfa:	4648      	mov	r0, r9
 8007cfc:	f000 fcba 	bl	8008674 <__lshift>
 8007d00:	9002      	str	r0, [sp, #8]
 8007d02:	9b06      	ldr	r3, [sp, #24]
 8007d04:	2b00      	cmp	r3, #0
 8007d06:	dd05      	ble.n	8007d14 <_dtoa_r+0x84c>
 8007d08:	4621      	mov	r1, r4
 8007d0a:	461a      	mov	r2, r3
 8007d0c:	4648      	mov	r0, r9
 8007d0e:	f000 fcb1 	bl	8008674 <__lshift>
 8007d12:	4604      	mov	r4, r0
 8007d14:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8007d16:	2b00      	cmp	r3, #0
 8007d18:	d061      	beq.n	8007dde <_dtoa_r+0x916>
 8007d1a:	9802      	ldr	r0, [sp, #8]
 8007d1c:	4621      	mov	r1, r4
 8007d1e:	f000 fd15 	bl	800874c <__mcmp>
 8007d22:	2800      	cmp	r0, #0
 8007d24:	da5b      	bge.n	8007dde <_dtoa_r+0x916>
 8007d26:	2300      	movs	r3, #0
 8007d28:	9902      	ldr	r1, [sp, #8]
 8007d2a:	220a      	movs	r2, #10
 8007d2c:	4648      	mov	r0, r9
 8007d2e:	f000 fafd 	bl	800832c <__multadd>
 8007d32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007d34:	9002      	str	r0, [sp, #8]
 8007d36:	f107 38ff 	add.w	r8, r7, #4294967295
 8007d3a:	2b00      	cmp	r3, #0
 8007d3c:	f000 8177 	beq.w	800802e <_dtoa_r+0xb66>
 8007d40:	4629      	mov	r1, r5
 8007d42:	2300      	movs	r3, #0
 8007d44:	220a      	movs	r2, #10
 8007d46:	4648      	mov	r0, r9
 8007d48:	f000 faf0 	bl	800832c <__multadd>
 8007d4c:	f1bb 0f00 	cmp.w	fp, #0
 8007d50:	4605      	mov	r5, r0
 8007d52:	dc6f      	bgt.n	8007e34 <_dtoa_r+0x96c>
 8007d54:	9b07      	ldr	r3, [sp, #28]
 8007d56:	2b02      	cmp	r3, #2
 8007d58:	dc49      	bgt.n	8007dee <_dtoa_r+0x926>
 8007d5a:	e06b      	b.n	8007e34 <_dtoa_r+0x96c>
 8007d5c:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8007d5e:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8007d62:	e73c      	b.n	8007bde <_dtoa_r+0x716>
 8007d64:	3fe00000 	.word	0x3fe00000
 8007d68:	40240000 	.word	0x40240000
 8007d6c:	9b03      	ldr	r3, [sp, #12]
 8007d6e:	1e5c      	subs	r4, r3, #1
 8007d70:	9b08      	ldr	r3, [sp, #32]
 8007d72:	42a3      	cmp	r3, r4
 8007d74:	db09      	blt.n	8007d8a <_dtoa_r+0x8c2>
 8007d76:	1b1c      	subs	r4, r3, r4
 8007d78:	9b03      	ldr	r3, [sp, #12]
 8007d7a:	2b00      	cmp	r3, #0
 8007d7c:	f6bf af30 	bge.w	8007be0 <_dtoa_r+0x718>
 8007d80:	9b00      	ldr	r3, [sp, #0]
 8007d82:	9a03      	ldr	r2, [sp, #12]
 8007d84:	1a9e      	subs	r6, r3, r2
 8007d86:	2300      	movs	r3, #0
 8007d88:	e72b      	b.n	8007be2 <_dtoa_r+0x71a>
 8007d8a:	9b08      	ldr	r3, [sp, #32]
 8007d8c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8007d8e:	9408      	str	r4, [sp, #32]
 8007d90:	1ae3      	subs	r3, r4, r3
 8007d92:	441a      	add	r2, r3
 8007d94:	9e00      	ldr	r6, [sp, #0]
 8007d96:	9b03      	ldr	r3, [sp, #12]
 8007d98:	920d      	str	r2, [sp, #52]	@ 0x34
 8007d9a:	2400      	movs	r4, #0
 8007d9c:	e721      	b.n	8007be2 <_dtoa_r+0x71a>
 8007d9e:	9c08      	ldr	r4, [sp, #32]
 8007da0:	9e00      	ldr	r6, [sp, #0]
 8007da2:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8007da4:	e728      	b.n	8007bf8 <_dtoa_r+0x730>
 8007da6:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8007daa:	e751      	b.n	8007c50 <_dtoa_r+0x788>
 8007dac:	9a08      	ldr	r2, [sp, #32]
 8007dae:	9902      	ldr	r1, [sp, #8]
 8007db0:	e750      	b.n	8007c54 <_dtoa_r+0x78c>
 8007db2:	f8cd 8008 	str.w	r8, [sp, #8]
 8007db6:	e751      	b.n	8007c5c <_dtoa_r+0x794>
 8007db8:	2300      	movs	r3, #0
 8007dba:	e779      	b.n	8007cb0 <_dtoa_r+0x7e8>
 8007dbc:	9b04      	ldr	r3, [sp, #16]
 8007dbe:	e777      	b.n	8007cb0 <_dtoa_r+0x7e8>
 8007dc0:	2300      	movs	r3, #0
 8007dc2:	9308      	str	r3, [sp, #32]
 8007dc4:	e779      	b.n	8007cba <_dtoa_r+0x7f2>
 8007dc6:	d093      	beq.n	8007cf0 <_dtoa_r+0x828>
 8007dc8:	9a00      	ldr	r2, [sp, #0]
 8007dca:	331c      	adds	r3, #28
 8007dcc:	441a      	add	r2, r3
 8007dce:	9200      	str	r2, [sp, #0]
 8007dd0:	9a06      	ldr	r2, [sp, #24]
 8007dd2:	441a      	add	r2, r3
 8007dd4:	441e      	add	r6, r3
 8007dd6:	9206      	str	r2, [sp, #24]
 8007dd8:	e78a      	b.n	8007cf0 <_dtoa_r+0x828>
 8007dda:	4603      	mov	r3, r0
 8007ddc:	e7f4      	b.n	8007dc8 <_dtoa_r+0x900>
 8007dde:	9b03      	ldr	r3, [sp, #12]
 8007de0:	2b00      	cmp	r3, #0
 8007de2:	46b8      	mov	r8, r7
 8007de4:	dc20      	bgt.n	8007e28 <_dtoa_r+0x960>
 8007de6:	469b      	mov	fp, r3
 8007de8:	9b07      	ldr	r3, [sp, #28]
 8007dea:	2b02      	cmp	r3, #2
 8007dec:	dd1e      	ble.n	8007e2c <_dtoa_r+0x964>
 8007dee:	f1bb 0f00 	cmp.w	fp, #0
 8007df2:	f47f adb1 	bne.w	8007958 <_dtoa_r+0x490>
 8007df6:	4621      	mov	r1, r4
 8007df8:	465b      	mov	r3, fp
 8007dfa:	2205      	movs	r2, #5
 8007dfc:	4648      	mov	r0, r9
 8007dfe:	f000 fa95 	bl	800832c <__multadd>
 8007e02:	4601      	mov	r1, r0
 8007e04:	4604      	mov	r4, r0
 8007e06:	9802      	ldr	r0, [sp, #8]
 8007e08:	f000 fca0 	bl	800874c <__mcmp>
 8007e0c:	2800      	cmp	r0, #0
 8007e0e:	f77f ada3 	ble.w	8007958 <_dtoa_r+0x490>
 8007e12:	4656      	mov	r6, sl
 8007e14:	2331      	movs	r3, #49	@ 0x31
 8007e16:	f806 3b01 	strb.w	r3, [r6], #1
 8007e1a:	f108 0801 	add.w	r8, r8, #1
 8007e1e:	e59f      	b.n	8007960 <_dtoa_r+0x498>
 8007e20:	9c03      	ldr	r4, [sp, #12]
 8007e22:	46b8      	mov	r8, r7
 8007e24:	4625      	mov	r5, r4
 8007e26:	e7f4      	b.n	8007e12 <_dtoa_r+0x94a>
 8007e28:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8007e2c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007e2e:	2b00      	cmp	r3, #0
 8007e30:	f000 8101 	beq.w	8008036 <_dtoa_r+0xb6e>
 8007e34:	2e00      	cmp	r6, #0
 8007e36:	dd05      	ble.n	8007e44 <_dtoa_r+0x97c>
 8007e38:	4629      	mov	r1, r5
 8007e3a:	4632      	mov	r2, r6
 8007e3c:	4648      	mov	r0, r9
 8007e3e:	f000 fc19 	bl	8008674 <__lshift>
 8007e42:	4605      	mov	r5, r0
 8007e44:	9b08      	ldr	r3, [sp, #32]
 8007e46:	2b00      	cmp	r3, #0
 8007e48:	d05c      	beq.n	8007f04 <_dtoa_r+0xa3c>
 8007e4a:	6869      	ldr	r1, [r5, #4]
 8007e4c:	4648      	mov	r0, r9
 8007e4e:	f000 fa0b 	bl	8008268 <_Balloc>
 8007e52:	4606      	mov	r6, r0
 8007e54:	b928      	cbnz	r0, 8007e62 <_dtoa_r+0x99a>
 8007e56:	4b82      	ldr	r3, [pc, #520]	@ (8008060 <_dtoa_r+0xb98>)
 8007e58:	4602      	mov	r2, r0
 8007e5a:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8007e5e:	f7ff bb4a 	b.w	80074f6 <_dtoa_r+0x2e>
 8007e62:	692a      	ldr	r2, [r5, #16]
 8007e64:	3202      	adds	r2, #2
 8007e66:	0092      	lsls	r2, r2, #2
 8007e68:	f105 010c 	add.w	r1, r5, #12
 8007e6c:	300c      	adds	r0, #12
 8007e6e:	f001 f827 	bl	8008ec0 <memcpy>
 8007e72:	2201      	movs	r2, #1
 8007e74:	4631      	mov	r1, r6
 8007e76:	4648      	mov	r0, r9
 8007e78:	f000 fbfc 	bl	8008674 <__lshift>
 8007e7c:	f10a 0301 	add.w	r3, sl, #1
 8007e80:	9300      	str	r3, [sp, #0]
 8007e82:	eb0a 030b 	add.w	r3, sl, fp
 8007e86:	9308      	str	r3, [sp, #32]
 8007e88:	9b04      	ldr	r3, [sp, #16]
 8007e8a:	f003 0301 	and.w	r3, r3, #1
 8007e8e:	462f      	mov	r7, r5
 8007e90:	9306      	str	r3, [sp, #24]
 8007e92:	4605      	mov	r5, r0
 8007e94:	9b00      	ldr	r3, [sp, #0]
 8007e96:	9802      	ldr	r0, [sp, #8]
 8007e98:	4621      	mov	r1, r4
 8007e9a:	f103 3bff 	add.w	fp, r3, #4294967295
 8007e9e:	f7ff fa88 	bl	80073b2 <quorem>
 8007ea2:	4603      	mov	r3, r0
 8007ea4:	3330      	adds	r3, #48	@ 0x30
 8007ea6:	9003      	str	r0, [sp, #12]
 8007ea8:	4639      	mov	r1, r7
 8007eaa:	9802      	ldr	r0, [sp, #8]
 8007eac:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eae:	f000 fc4d 	bl	800874c <__mcmp>
 8007eb2:	462a      	mov	r2, r5
 8007eb4:	9004      	str	r0, [sp, #16]
 8007eb6:	4621      	mov	r1, r4
 8007eb8:	4648      	mov	r0, r9
 8007eba:	f000 fc63 	bl	8008784 <__mdiff>
 8007ebe:	68c2      	ldr	r2, [r0, #12]
 8007ec0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ec2:	4606      	mov	r6, r0
 8007ec4:	bb02      	cbnz	r2, 8007f08 <_dtoa_r+0xa40>
 8007ec6:	4601      	mov	r1, r0
 8007ec8:	9802      	ldr	r0, [sp, #8]
 8007eca:	f000 fc3f 	bl	800874c <__mcmp>
 8007ece:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007ed0:	4602      	mov	r2, r0
 8007ed2:	4631      	mov	r1, r6
 8007ed4:	4648      	mov	r0, r9
 8007ed6:	920c      	str	r2, [sp, #48]	@ 0x30
 8007ed8:	9309      	str	r3, [sp, #36]	@ 0x24
 8007eda:	f000 fa05 	bl	80082e8 <_Bfree>
 8007ede:	9b07      	ldr	r3, [sp, #28]
 8007ee0:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8007ee2:	9e00      	ldr	r6, [sp, #0]
 8007ee4:	ea42 0103 	orr.w	r1, r2, r3
 8007ee8:	9b06      	ldr	r3, [sp, #24]
 8007eea:	4319      	orrs	r1, r3
 8007eec:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007eee:	d10d      	bne.n	8007f0c <_dtoa_r+0xa44>
 8007ef0:	2b39      	cmp	r3, #57	@ 0x39
 8007ef2:	d027      	beq.n	8007f44 <_dtoa_r+0xa7c>
 8007ef4:	9a04      	ldr	r2, [sp, #16]
 8007ef6:	2a00      	cmp	r2, #0
 8007ef8:	dd01      	ble.n	8007efe <_dtoa_r+0xa36>
 8007efa:	9b03      	ldr	r3, [sp, #12]
 8007efc:	3331      	adds	r3, #49	@ 0x31
 8007efe:	f88b 3000 	strb.w	r3, [fp]
 8007f02:	e52e      	b.n	8007962 <_dtoa_r+0x49a>
 8007f04:	4628      	mov	r0, r5
 8007f06:	e7b9      	b.n	8007e7c <_dtoa_r+0x9b4>
 8007f08:	2201      	movs	r2, #1
 8007f0a:	e7e2      	b.n	8007ed2 <_dtoa_r+0xa0a>
 8007f0c:	9904      	ldr	r1, [sp, #16]
 8007f0e:	2900      	cmp	r1, #0
 8007f10:	db04      	blt.n	8007f1c <_dtoa_r+0xa54>
 8007f12:	9807      	ldr	r0, [sp, #28]
 8007f14:	4301      	orrs	r1, r0
 8007f16:	9806      	ldr	r0, [sp, #24]
 8007f18:	4301      	orrs	r1, r0
 8007f1a:	d120      	bne.n	8007f5e <_dtoa_r+0xa96>
 8007f1c:	2a00      	cmp	r2, #0
 8007f1e:	ddee      	ble.n	8007efe <_dtoa_r+0xa36>
 8007f20:	9902      	ldr	r1, [sp, #8]
 8007f22:	9300      	str	r3, [sp, #0]
 8007f24:	2201      	movs	r2, #1
 8007f26:	4648      	mov	r0, r9
 8007f28:	f000 fba4 	bl	8008674 <__lshift>
 8007f2c:	4621      	mov	r1, r4
 8007f2e:	9002      	str	r0, [sp, #8]
 8007f30:	f000 fc0c 	bl	800874c <__mcmp>
 8007f34:	2800      	cmp	r0, #0
 8007f36:	9b00      	ldr	r3, [sp, #0]
 8007f38:	dc02      	bgt.n	8007f40 <_dtoa_r+0xa78>
 8007f3a:	d1e0      	bne.n	8007efe <_dtoa_r+0xa36>
 8007f3c:	07da      	lsls	r2, r3, #31
 8007f3e:	d5de      	bpl.n	8007efe <_dtoa_r+0xa36>
 8007f40:	2b39      	cmp	r3, #57	@ 0x39
 8007f42:	d1da      	bne.n	8007efa <_dtoa_r+0xa32>
 8007f44:	2339      	movs	r3, #57	@ 0x39
 8007f46:	f88b 3000 	strb.w	r3, [fp]
 8007f4a:	4633      	mov	r3, r6
 8007f4c:	461e      	mov	r6, r3
 8007f4e:	3b01      	subs	r3, #1
 8007f50:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8007f54:	2a39      	cmp	r2, #57	@ 0x39
 8007f56:	d04e      	beq.n	8007ff6 <_dtoa_r+0xb2e>
 8007f58:	3201      	adds	r2, #1
 8007f5a:	701a      	strb	r2, [r3, #0]
 8007f5c:	e501      	b.n	8007962 <_dtoa_r+0x49a>
 8007f5e:	2a00      	cmp	r2, #0
 8007f60:	dd03      	ble.n	8007f6a <_dtoa_r+0xaa2>
 8007f62:	2b39      	cmp	r3, #57	@ 0x39
 8007f64:	d0ee      	beq.n	8007f44 <_dtoa_r+0xa7c>
 8007f66:	3301      	adds	r3, #1
 8007f68:	e7c9      	b.n	8007efe <_dtoa_r+0xa36>
 8007f6a:	9a00      	ldr	r2, [sp, #0]
 8007f6c:	9908      	ldr	r1, [sp, #32]
 8007f6e:	f802 3c01 	strb.w	r3, [r2, #-1]
 8007f72:	428a      	cmp	r2, r1
 8007f74:	d028      	beq.n	8007fc8 <_dtoa_r+0xb00>
 8007f76:	9902      	ldr	r1, [sp, #8]
 8007f78:	2300      	movs	r3, #0
 8007f7a:	220a      	movs	r2, #10
 8007f7c:	4648      	mov	r0, r9
 8007f7e:	f000 f9d5 	bl	800832c <__multadd>
 8007f82:	42af      	cmp	r7, r5
 8007f84:	9002      	str	r0, [sp, #8]
 8007f86:	f04f 0300 	mov.w	r3, #0
 8007f8a:	f04f 020a 	mov.w	r2, #10
 8007f8e:	4639      	mov	r1, r7
 8007f90:	4648      	mov	r0, r9
 8007f92:	d107      	bne.n	8007fa4 <_dtoa_r+0xadc>
 8007f94:	f000 f9ca 	bl	800832c <__multadd>
 8007f98:	4607      	mov	r7, r0
 8007f9a:	4605      	mov	r5, r0
 8007f9c:	9b00      	ldr	r3, [sp, #0]
 8007f9e:	3301      	adds	r3, #1
 8007fa0:	9300      	str	r3, [sp, #0]
 8007fa2:	e777      	b.n	8007e94 <_dtoa_r+0x9cc>
 8007fa4:	f000 f9c2 	bl	800832c <__multadd>
 8007fa8:	4629      	mov	r1, r5
 8007faa:	4607      	mov	r7, r0
 8007fac:	2300      	movs	r3, #0
 8007fae:	220a      	movs	r2, #10
 8007fb0:	4648      	mov	r0, r9
 8007fb2:	f000 f9bb 	bl	800832c <__multadd>
 8007fb6:	4605      	mov	r5, r0
 8007fb8:	e7f0      	b.n	8007f9c <_dtoa_r+0xad4>
 8007fba:	f1bb 0f00 	cmp.w	fp, #0
 8007fbe:	bfcc      	ite	gt
 8007fc0:	465e      	movgt	r6, fp
 8007fc2:	2601      	movle	r6, #1
 8007fc4:	4456      	add	r6, sl
 8007fc6:	2700      	movs	r7, #0
 8007fc8:	9902      	ldr	r1, [sp, #8]
 8007fca:	9300      	str	r3, [sp, #0]
 8007fcc:	2201      	movs	r2, #1
 8007fce:	4648      	mov	r0, r9
 8007fd0:	f000 fb50 	bl	8008674 <__lshift>
 8007fd4:	4621      	mov	r1, r4
 8007fd6:	9002      	str	r0, [sp, #8]
 8007fd8:	f000 fbb8 	bl	800874c <__mcmp>
 8007fdc:	2800      	cmp	r0, #0
 8007fde:	dcb4      	bgt.n	8007f4a <_dtoa_r+0xa82>
 8007fe0:	d102      	bne.n	8007fe8 <_dtoa_r+0xb20>
 8007fe2:	9b00      	ldr	r3, [sp, #0]
 8007fe4:	07db      	lsls	r3, r3, #31
 8007fe6:	d4b0      	bmi.n	8007f4a <_dtoa_r+0xa82>
 8007fe8:	4633      	mov	r3, r6
 8007fea:	461e      	mov	r6, r3
 8007fec:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8007ff0:	2a30      	cmp	r2, #48	@ 0x30
 8007ff2:	d0fa      	beq.n	8007fea <_dtoa_r+0xb22>
 8007ff4:	e4b5      	b.n	8007962 <_dtoa_r+0x49a>
 8007ff6:	459a      	cmp	sl, r3
 8007ff8:	d1a8      	bne.n	8007f4c <_dtoa_r+0xa84>
 8007ffa:	2331      	movs	r3, #49	@ 0x31
 8007ffc:	f108 0801 	add.w	r8, r8, #1
 8008000:	f88a 3000 	strb.w	r3, [sl]
 8008004:	e4ad      	b.n	8007962 <_dtoa_r+0x49a>
 8008006:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8008008:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8008064 <_dtoa_r+0xb9c>
 800800c:	b11b      	cbz	r3, 8008016 <_dtoa_r+0xb4e>
 800800e:	f10a 0308 	add.w	r3, sl, #8
 8008012:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8008014:	6013      	str	r3, [r2, #0]
 8008016:	4650      	mov	r0, sl
 8008018:	b017      	add	sp, #92	@ 0x5c
 800801a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800801e:	9b07      	ldr	r3, [sp, #28]
 8008020:	2b01      	cmp	r3, #1
 8008022:	f77f ae2e 	ble.w	8007c82 <_dtoa_r+0x7ba>
 8008026:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8008028:	9308      	str	r3, [sp, #32]
 800802a:	2001      	movs	r0, #1
 800802c:	e64d      	b.n	8007cca <_dtoa_r+0x802>
 800802e:	f1bb 0f00 	cmp.w	fp, #0
 8008032:	f77f aed9 	ble.w	8007de8 <_dtoa_r+0x920>
 8008036:	4656      	mov	r6, sl
 8008038:	9802      	ldr	r0, [sp, #8]
 800803a:	4621      	mov	r1, r4
 800803c:	f7ff f9b9 	bl	80073b2 <quorem>
 8008040:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8008044:	f806 3b01 	strb.w	r3, [r6], #1
 8008048:	eba6 020a 	sub.w	r2, r6, sl
 800804c:	4593      	cmp	fp, r2
 800804e:	ddb4      	ble.n	8007fba <_dtoa_r+0xaf2>
 8008050:	9902      	ldr	r1, [sp, #8]
 8008052:	2300      	movs	r3, #0
 8008054:	220a      	movs	r2, #10
 8008056:	4648      	mov	r0, r9
 8008058:	f000 f968 	bl	800832c <__multadd>
 800805c:	9002      	str	r0, [sp, #8]
 800805e:	e7eb      	b.n	8008038 <_dtoa_r+0xb70>
 8008060:	080096d4 	.word	0x080096d4
 8008064:	08009658 	.word	0x08009658

08008068 <_free_r>:
 8008068:	b538      	push	{r3, r4, r5, lr}
 800806a:	4605      	mov	r5, r0
 800806c:	2900      	cmp	r1, #0
 800806e:	d041      	beq.n	80080f4 <_free_r+0x8c>
 8008070:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008074:	1f0c      	subs	r4, r1, #4
 8008076:	2b00      	cmp	r3, #0
 8008078:	bfb8      	it	lt
 800807a:	18e4      	addlt	r4, r4, r3
 800807c:	f000 f8e8 	bl	8008250 <__malloc_lock>
 8008080:	4a1d      	ldr	r2, [pc, #116]	@ (80080f8 <_free_r+0x90>)
 8008082:	6813      	ldr	r3, [r2, #0]
 8008084:	b933      	cbnz	r3, 8008094 <_free_r+0x2c>
 8008086:	6063      	str	r3, [r4, #4]
 8008088:	6014      	str	r4, [r2, #0]
 800808a:	4628      	mov	r0, r5
 800808c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008090:	f000 b8e4 	b.w	800825c <__malloc_unlock>
 8008094:	42a3      	cmp	r3, r4
 8008096:	d908      	bls.n	80080aa <_free_r+0x42>
 8008098:	6820      	ldr	r0, [r4, #0]
 800809a:	1821      	adds	r1, r4, r0
 800809c:	428b      	cmp	r3, r1
 800809e:	bf01      	itttt	eq
 80080a0:	6819      	ldreq	r1, [r3, #0]
 80080a2:	685b      	ldreq	r3, [r3, #4]
 80080a4:	1809      	addeq	r1, r1, r0
 80080a6:	6021      	streq	r1, [r4, #0]
 80080a8:	e7ed      	b.n	8008086 <_free_r+0x1e>
 80080aa:	461a      	mov	r2, r3
 80080ac:	685b      	ldr	r3, [r3, #4]
 80080ae:	b10b      	cbz	r3, 80080b4 <_free_r+0x4c>
 80080b0:	42a3      	cmp	r3, r4
 80080b2:	d9fa      	bls.n	80080aa <_free_r+0x42>
 80080b4:	6811      	ldr	r1, [r2, #0]
 80080b6:	1850      	adds	r0, r2, r1
 80080b8:	42a0      	cmp	r0, r4
 80080ba:	d10b      	bne.n	80080d4 <_free_r+0x6c>
 80080bc:	6820      	ldr	r0, [r4, #0]
 80080be:	4401      	add	r1, r0
 80080c0:	1850      	adds	r0, r2, r1
 80080c2:	4283      	cmp	r3, r0
 80080c4:	6011      	str	r1, [r2, #0]
 80080c6:	d1e0      	bne.n	800808a <_free_r+0x22>
 80080c8:	6818      	ldr	r0, [r3, #0]
 80080ca:	685b      	ldr	r3, [r3, #4]
 80080cc:	6053      	str	r3, [r2, #4]
 80080ce:	4408      	add	r0, r1
 80080d0:	6010      	str	r0, [r2, #0]
 80080d2:	e7da      	b.n	800808a <_free_r+0x22>
 80080d4:	d902      	bls.n	80080dc <_free_r+0x74>
 80080d6:	230c      	movs	r3, #12
 80080d8:	602b      	str	r3, [r5, #0]
 80080da:	e7d6      	b.n	800808a <_free_r+0x22>
 80080dc:	6820      	ldr	r0, [r4, #0]
 80080de:	1821      	adds	r1, r4, r0
 80080e0:	428b      	cmp	r3, r1
 80080e2:	bf04      	itt	eq
 80080e4:	6819      	ldreq	r1, [r3, #0]
 80080e6:	685b      	ldreq	r3, [r3, #4]
 80080e8:	6063      	str	r3, [r4, #4]
 80080ea:	bf04      	itt	eq
 80080ec:	1809      	addeq	r1, r1, r0
 80080ee:	6021      	streq	r1, [r4, #0]
 80080f0:	6054      	str	r4, [r2, #4]
 80080f2:	e7ca      	b.n	800808a <_free_r+0x22>
 80080f4:	bd38      	pop	{r3, r4, r5, pc}
 80080f6:	bf00      	nop
 80080f8:	2000064c 	.word	0x2000064c

080080fc <malloc>:
 80080fc:	4b02      	ldr	r3, [pc, #8]	@ (8008108 <malloc+0xc>)
 80080fe:	4601      	mov	r1, r0
 8008100:	6818      	ldr	r0, [r3, #0]
 8008102:	f000 b825 	b.w	8008150 <_malloc_r>
 8008106:	bf00      	nop
 8008108:	20000030 	.word	0x20000030

0800810c <sbrk_aligned>:
 800810c:	b570      	push	{r4, r5, r6, lr}
 800810e:	4e0f      	ldr	r6, [pc, #60]	@ (800814c <sbrk_aligned+0x40>)
 8008110:	460c      	mov	r4, r1
 8008112:	6831      	ldr	r1, [r6, #0]
 8008114:	4605      	mov	r5, r0
 8008116:	b911      	cbnz	r1, 800811e <sbrk_aligned+0x12>
 8008118:	f000 fec2 	bl	8008ea0 <_sbrk_r>
 800811c:	6030      	str	r0, [r6, #0]
 800811e:	4621      	mov	r1, r4
 8008120:	4628      	mov	r0, r5
 8008122:	f000 febd 	bl	8008ea0 <_sbrk_r>
 8008126:	1c43      	adds	r3, r0, #1
 8008128:	d103      	bne.n	8008132 <sbrk_aligned+0x26>
 800812a:	f04f 34ff 	mov.w	r4, #4294967295
 800812e:	4620      	mov	r0, r4
 8008130:	bd70      	pop	{r4, r5, r6, pc}
 8008132:	1cc4      	adds	r4, r0, #3
 8008134:	f024 0403 	bic.w	r4, r4, #3
 8008138:	42a0      	cmp	r0, r4
 800813a:	d0f8      	beq.n	800812e <sbrk_aligned+0x22>
 800813c:	1a21      	subs	r1, r4, r0
 800813e:	4628      	mov	r0, r5
 8008140:	f000 feae 	bl	8008ea0 <_sbrk_r>
 8008144:	3001      	adds	r0, #1
 8008146:	d1f2      	bne.n	800812e <sbrk_aligned+0x22>
 8008148:	e7ef      	b.n	800812a <sbrk_aligned+0x1e>
 800814a:	bf00      	nop
 800814c:	20000648 	.word	0x20000648

08008150 <_malloc_r>:
 8008150:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008154:	1ccd      	adds	r5, r1, #3
 8008156:	f025 0503 	bic.w	r5, r5, #3
 800815a:	3508      	adds	r5, #8
 800815c:	2d0c      	cmp	r5, #12
 800815e:	bf38      	it	cc
 8008160:	250c      	movcc	r5, #12
 8008162:	2d00      	cmp	r5, #0
 8008164:	4606      	mov	r6, r0
 8008166:	db01      	blt.n	800816c <_malloc_r+0x1c>
 8008168:	42a9      	cmp	r1, r5
 800816a:	d904      	bls.n	8008176 <_malloc_r+0x26>
 800816c:	230c      	movs	r3, #12
 800816e:	6033      	str	r3, [r6, #0]
 8008170:	2000      	movs	r0, #0
 8008172:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008176:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800824c <_malloc_r+0xfc>
 800817a:	f000 f869 	bl	8008250 <__malloc_lock>
 800817e:	f8d8 3000 	ldr.w	r3, [r8]
 8008182:	461c      	mov	r4, r3
 8008184:	bb44      	cbnz	r4, 80081d8 <_malloc_r+0x88>
 8008186:	4629      	mov	r1, r5
 8008188:	4630      	mov	r0, r6
 800818a:	f7ff ffbf 	bl	800810c <sbrk_aligned>
 800818e:	1c43      	adds	r3, r0, #1
 8008190:	4604      	mov	r4, r0
 8008192:	d158      	bne.n	8008246 <_malloc_r+0xf6>
 8008194:	f8d8 4000 	ldr.w	r4, [r8]
 8008198:	4627      	mov	r7, r4
 800819a:	2f00      	cmp	r7, #0
 800819c:	d143      	bne.n	8008226 <_malloc_r+0xd6>
 800819e:	2c00      	cmp	r4, #0
 80081a0:	d04b      	beq.n	800823a <_malloc_r+0xea>
 80081a2:	6823      	ldr	r3, [r4, #0]
 80081a4:	4639      	mov	r1, r7
 80081a6:	4630      	mov	r0, r6
 80081a8:	eb04 0903 	add.w	r9, r4, r3
 80081ac:	f000 fe78 	bl	8008ea0 <_sbrk_r>
 80081b0:	4581      	cmp	r9, r0
 80081b2:	d142      	bne.n	800823a <_malloc_r+0xea>
 80081b4:	6821      	ldr	r1, [r4, #0]
 80081b6:	1a6d      	subs	r5, r5, r1
 80081b8:	4629      	mov	r1, r5
 80081ba:	4630      	mov	r0, r6
 80081bc:	f7ff ffa6 	bl	800810c <sbrk_aligned>
 80081c0:	3001      	adds	r0, #1
 80081c2:	d03a      	beq.n	800823a <_malloc_r+0xea>
 80081c4:	6823      	ldr	r3, [r4, #0]
 80081c6:	442b      	add	r3, r5
 80081c8:	6023      	str	r3, [r4, #0]
 80081ca:	f8d8 3000 	ldr.w	r3, [r8]
 80081ce:	685a      	ldr	r2, [r3, #4]
 80081d0:	bb62      	cbnz	r2, 800822c <_malloc_r+0xdc>
 80081d2:	f8c8 7000 	str.w	r7, [r8]
 80081d6:	e00f      	b.n	80081f8 <_malloc_r+0xa8>
 80081d8:	6822      	ldr	r2, [r4, #0]
 80081da:	1b52      	subs	r2, r2, r5
 80081dc:	d420      	bmi.n	8008220 <_malloc_r+0xd0>
 80081de:	2a0b      	cmp	r2, #11
 80081e0:	d917      	bls.n	8008212 <_malloc_r+0xc2>
 80081e2:	1961      	adds	r1, r4, r5
 80081e4:	42a3      	cmp	r3, r4
 80081e6:	6025      	str	r5, [r4, #0]
 80081e8:	bf18      	it	ne
 80081ea:	6059      	strne	r1, [r3, #4]
 80081ec:	6863      	ldr	r3, [r4, #4]
 80081ee:	bf08      	it	eq
 80081f0:	f8c8 1000 	streq.w	r1, [r8]
 80081f4:	5162      	str	r2, [r4, r5]
 80081f6:	604b      	str	r3, [r1, #4]
 80081f8:	4630      	mov	r0, r6
 80081fa:	f000 f82f 	bl	800825c <__malloc_unlock>
 80081fe:	f104 000b 	add.w	r0, r4, #11
 8008202:	1d23      	adds	r3, r4, #4
 8008204:	f020 0007 	bic.w	r0, r0, #7
 8008208:	1ac2      	subs	r2, r0, r3
 800820a:	bf1c      	itt	ne
 800820c:	1a1b      	subne	r3, r3, r0
 800820e:	50a3      	strne	r3, [r4, r2]
 8008210:	e7af      	b.n	8008172 <_malloc_r+0x22>
 8008212:	6862      	ldr	r2, [r4, #4]
 8008214:	42a3      	cmp	r3, r4
 8008216:	bf0c      	ite	eq
 8008218:	f8c8 2000 	streq.w	r2, [r8]
 800821c:	605a      	strne	r2, [r3, #4]
 800821e:	e7eb      	b.n	80081f8 <_malloc_r+0xa8>
 8008220:	4623      	mov	r3, r4
 8008222:	6864      	ldr	r4, [r4, #4]
 8008224:	e7ae      	b.n	8008184 <_malloc_r+0x34>
 8008226:	463c      	mov	r4, r7
 8008228:	687f      	ldr	r7, [r7, #4]
 800822a:	e7b6      	b.n	800819a <_malloc_r+0x4a>
 800822c:	461a      	mov	r2, r3
 800822e:	685b      	ldr	r3, [r3, #4]
 8008230:	42a3      	cmp	r3, r4
 8008232:	d1fb      	bne.n	800822c <_malloc_r+0xdc>
 8008234:	2300      	movs	r3, #0
 8008236:	6053      	str	r3, [r2, #4]
 8008238:	e7de      	b.n	80081f8 <_malloc_r+0xa8>
 800823a:	230c      	movs	r3, #12
 800823c:	6033      	str	r3, [r6, #0]
 800823e:	4630      	mov	r0, r6
 8008240:	f000 f80c 	bl	800825c <__malloc_unlock>
 8008244:	e794      	b.n	8008170 <_malloc_r+0x20>
 8008246:	6005      	str	r5, [r0, #0]
 8008248:	e7d6      	b.n	80081f8 <_malloc_r+0xa8>
 800824a:	bf00      	nop
 800824c:	2000064c 	.word	0x2000064c

08008250 <__malloc_lock>:
 8008250:	4801      	ldr	r0, [pc, #4]	@ (8008258 <__malloc_lock+0x8>)
 8008252:	f7ff b8ac 	b.w	80073ae <__retarget_lock_acquire_recursive>
 8008256:	bf00      	nop
 8008258:	20000644 	.word	0x20000644

0800825c <__malloc_unlock>:
 800825c:	4801      	ldr	r0, [pc, #4]	@ (8008264 <__malloc_unlock+0x8>)
 800825e:	f7ff b8a7 	b.w	80073b0 <__retarget_lock_release_recursive>
 8008262:	bf00      	nop
 8008264:	20000644 	.word	0x20000644

08008268 <_Balloc>:
 8008268:	b570      	push	{r4, r5, r6, lr}
 800826a:	69c6      	ldr	r6, [r0, #28]
 800826c:	4604      	mov	r4, r0
 800826e:	460d      	mov	r5, r1
 8008270:	b976      	cbnz	r6, 8008290 <_Balloc+0x28>
 8008272:	2010      	movs	r0, #16
 8008274:	f7ff ff42 	bl	80080fc <malloc>
 8008278:	4602      	mov	r2, r0
 800827a:	61e0      	str	r0, [r4, #28]
 800827c:	b920      	cbnz	r0, 8008288 <_Balloc+0x20>
 800827e:	4b18      	ldr	r3, [pc, #96]	@ (80082e0 <_Balloc+0x78>)
 8008280:	4818      	ldr	r0, [pc, #96]	@ (80082e4 <_Balloc+0x7c>)
 8008282:	216b      	movs	r1, #107	@ 0x6b
 8008284:	f000 fe2a 	bl	8008edc <__assert_func>
 8008288:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800828c:	6006      	str	r6, [r0, #0]
 800828e:	60c6      	str	r6, [r0, #12]
 8008290:	69e6      	ldr	r6, [r4, #28]
 8008292:	68f3      	ldr	r3, [r6, #12]
 8008294:	b183      	cbz	r3, 80082b8 <_Balloc+0x50>
 8008296:	69e3      	ldr	r3, [r4, #28]
 8008298:	68db      	ldr	r3, [r3, #12]
 800829a:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800829e:	b9b8      	cbnz	r0, 80082d0 <_Balloc+0x68>
 80082a0:	2101      	movs	r1, #1
 80082a2:	fa01 f605 	lsl.w	r6, r1, r5
 80082a6:	1d72      	adds	r2, r6, #5
 80082a8:	0092      	lsls	r2, r2, #2
 80082aa:	4620      	mov	r0, r4
 80082ac:	f000 fe34 	bl	8008f18 <_calloc_r>
 80082b0:	b160      	cbz	r0, 80082cc <_Balloc+0x64>
 80082b2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80082b6:	e00e      	b.n	80082d6 <_Balloc+0x6e>
 80082b8:	2221      	movs	r2, #33	@ 0x21
 80082ba:	2104      	movs	r1, #4
 80082bc:	4620      	mov	r0, r4
 80082be:	f000 fe2b 	bl	8008f18 <_calloc_r>
 80082c2:	69e3      	ldr	r3, [r4, #28]
 80082c4:	60f0      	str	r0, [r6, #12]
 80082c6:	68db      	ldr	r3, [r3, #12]
 80082c8:	2b00      	cmp	r3, #0
 80082ca:	d1e4      	bne.n	8008296 <_Balloc+0x2e>
 80082cc:	2000      	movs	r0, #0
 80082ce:	bd70      	pop	{r4, r5, r6, pc}
 80082d0:	6802      	ldr	r2, [r0, #0]
 80082d2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80082d6:	2300      	movs	r3, #0
 80082d8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80082dc:	e7f7      	b.n	80082ce <_Balloc+0x66>
 80082de:	bf00      	nop
 80082e0:	08009665 	.word	0x08009665
 80082e4:	080096e5 	.word	0x080096e5

080082e8 <_Bfree>:
 80082e8:	b570      	push	{r4, r5, r6, lr}
 80082ea:	69c6      	ldr	r6, [r0, #28]
 80082ec:	4605      	mov	r5, r0
 80082ee:	460c      	mov	r4, r1
 80082f0:	b976      	cbnz	r6, 8008310 <_Bfree+0x28>
 80082f2:	2010      	movs	r0, #16
 80082f4:	f7ff ff02 	bl	80080fc <malloc>
 80082f8:	4602      	mov	r2, r0
 80082fa:	61e8      	str	r0, [r5, #28]
 80082fc:	b920      	cbnz	r0, 8008308 <_Bfree+0x20>
 80082fe:	4b09      	ldr	r3, [pc, #36]	@ (8008324 <_Bfree+0x3c>)
 8008300:	4809      	ldr	r0, [pc, #36]	@ (8008328 <_Bfree+0x40>)
 8008302:	218f      	movs	r1, #143	@ 0x8f
 8008304:	f000 fdea 	bl	8008edc <__assert_func>
 8008308:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800830c:	6006      	str	r6, [r0, #0]
 800830e:	60c6      	str	r6, [r0, #12]
 8008310:	b13c      	cbz	r4, 8008322 <_Bfree+0x3a>
 8008312:	69eb      	ldr	r3, [r5, #28]
 8008314:	6862      	ldr	r2, [r4, #4]
 8008316:	68db      	ldr	r3, [r3, #12]
 8008318:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800831c:	6021      	str	r1, [r4, #0]
 800831e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8008322:	bd70      	pop	{r4, r5, r6, pc}
 8008324:	08009665 	.word	0x08009665
 8008328:	080096e5 	.word	0x080096e5

0800832c <__multadd>:
 800832c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008330:	690d      	ldr	r5, [r1, #16]
 8008332:	4607      	mov	r7, r0
 8008334:	460c      	mov	r4, r1
 8008336:	461e      	mov	r6, r3
 8008338:	f101 0c14 	add.w	ip, r1, #20
 800833c:	2000      	movs	r0, #0
 800833e:	f8dc 3000 	ldr.w	r3, [ip]
 8008342:	b299      	uxth	r1, r3
 8008344:	fb02 6101 	mla	r1, r2, r1, r6
 8008348:	0c1e      	lsrs	r6, r3, #16
 800834a:	0c0b      	lsrs	r3, r1, #16
 800834c:	fb02 3306 	mla	r3, r2, r6, r3
 8008350:	b289      	uxth	r1, r1
 8008352:	3001      	adds	r0, #1
 8008354:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8008358:	4285      	cmp	r5, r0
 800835a:	f84c 1b04 	str.w	r1, [ip], #4
 800835e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8008362:	dcec      	bgt.n	800833e <__multadd+0x12>
 8008364:	b30e      	cbz	r6, 80083aa <__multadd+0x7e>
 8008366:	68a3      	ldr	r3, [r4, #8]
 8008368:	42ab      	cmp	r3, r5
 800836a:	dc19      	bgt.n	80083a0 <__multadd+0x74>
 800836c:	6861      	ldr	r1, [r4, #4]
 800836e:	4638      	mov	r0, r7
 8008370:	3101      	adds	r1, #1
 8008372:	f7ff ff79 	bl	8008268 <_Balloc>
 8008376:	4680      	mov	r8, r0
 8008378:	b928      	cbnz	r0, 8008386 <__multadd+0x5a>
 800837a:	4602      	mov	r2, r0
 800837c:	4b0c      	ldr	r3, [pc, #48]	@ (80083b0 <__multadd+0x84>)
 800837e:	480d      	ldr	r0, [pc, #52]	@ (80083b4 <__multadd+0x88>)
 8008380:	21ba      	movs	r1, #186	@ 0xba
 8008382:	f000 fdab 	bl	8008edc <__assert_func>
 8008386:	6922      	ldr	r2, [r4, #16]
 8008388:	3202      	adds	r2, #2
 800838a:	f104 010c 	add.w	r1, r4, #12
 800838e:	0092      	lsls	r2, r2, #2
 8008390:	300c      	adds	r0, #12
 8008392:	f000 fd95 	bl	8008ec0 <memcpy>
 8008396:	4621      	mov	r1, r4
 8008398:	4638      	mov	r0, r7
 800839a:	f7ff ffa5 	bl	80082e8 <_Bfree>
 800839e:	4644      	mov	r4, r8
 80083a0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80083a4:	3501      	adds	r5, #1
 80083a6:	615e      	str	r6, [r3, #20]
 80083a8:	6125      	str	r5, [r4, #16]
 80083aa:	4620      	mov	r0, r4
 80083ac:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80083b0:	080096d4 	.word	0x080096d4
 80083b4:	080096e5 	.word	0x080096e5

080083b8 <__hi0bits>:
 80083b8:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 80083bc:	4603      	mov	r3, r0
 80083be:	bf36      	itet	cc
 80083c0:	0403      	lslcc	r3, r0, #16
 80083c2:	2000      	movcs	r0, #0
 80083c4:	2010      	movcc	r0, #16
 80083c6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80083ca:	bf3c      	itt	cc
 80083cc:	021b      	lslcc	r3, r3, #8
 80083ce:	3008      	addcc	r0, #8
 80083d0:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80083d4:	bf3c      	itt	cc
 80083d6:	011b      	lslcc	r3, r3, #4
 80083d8:	3004      	addcc	r0, #4
 80083da:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80083de:	bf3c      	itt	cc
 80083e0:	009b      	lslcc	r3, r3, #2
 80083e2:	3002      	addcc	r0, #2
 80083e4:	2b00      	cmp	r3, #0
 80083e6:	db05      	blt.n	80083f4 <__hi0bits+0x3c>
 80083e8:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80083ec:	f100 0001 	add.w	r0, r0, #1
 80083f0:	bf08      	it	eq
 80083f2:	2020      	moveq	r0, #32
 80083f4:	4770      	bx	lr

080083f6 <__lo0bits>:
 80083f6:	6803      	ldr	r3, [r0, #0]
 80083f8:	4602      	mov	r2, r0
 80083fa:	f013 0007 	ands.w	r0, r3, #7
 80083fe:	d00b      	beq.n	8008418 <__lo0bits+0x22>
 8008400:	07d9      	lsls	r1, r3, #31
 8008402:	d421      	bmi.n	8008448 <__lo0bits+0x52>
 8008404:	0798      	lsls	r0, r3, #30
 8008406:	bf49      	itett	mi
 8008408:	085b      	lsrmi	r3, r3, #1
 800840a:	089b      	lsrpl	r3, r3, #2
 800840c:	2001      	movmi	r0, #1
 800840e:	6013      	strmi	r3, [r2, #0]
 8008410:	bf5c      	itt	pl
 8008412:	6013      	strpl	r3, [r2, #0]
 8008414:	2002      	movpl	r0, #2
 8008416:	4770      	bx	lr
 8008418:	b299      	uxth	r1, r3
 800841a:	b909      	cbnz	r1, 8008420 <__lo0bits+0x2a>
 800841c:	0c1b      	lsrs	r3, r3, #16
 800841e:	2010      	movs	r0, #16
 8008420:	b2d9      	uxtb	r1, r3
 8008422:	b909      	cbnz	r1, 8008428 <__lo0bits+0x32>
 8008424:	3008      	adds	r0, #8
 8008426:	0a1b      	lsrs	r3, r3, #8
 8008428:	0719      	lsls	r1, r3, #28
 800842a:	bf04      	itt	eq
 800842c:	091b      	lsreq	r3, r3, #4
 800842e:	3004      	addeq	r0, #4
 8008430:	0799      	lsls	r1, r3, #30
 8008432:	bf04      	itt	eq
 8008434:	089b      	lsreq	r3, r3, #2
 8008436:	3002      	addeq	r0, #2
 8008438:	07d9      	lsls	r1, r3, #31
 800843a:	d403      	bmi.n	8008444 <__lo0bits+0x4e>
 800843c:	085b      	lsrs	r3, r3, #1
 800843e:	f100 0001 	add.w	r0, r0, #1
 8008442:	d003      	beq.n	800844c <__lo0bits+0x56>
 8008444:	6013      	str	r3, [r2, #0]
 8008446:	4770      	bx	lr
 8008448:	2000      	movs	r0, #0
 800844a:	4770      	bx	lr
 800844c:	2020      	movs	r0, #32
 800844e:	4770      	bx	lr

08008450 <__i2b>:
 8008450:	b510      	push	{r4, lr}
 8008452:	460c      	mov	r4, r1
 8008454:	2101      	movs	r1, #1
 8008456:	f7ff ff07 	bl	8008268 <_Balloc>
 800845a:	4602      	mov	r2, r0
 800845c:	b928      	cbnz	r0, 800846a <__i2b+0x1a>
 800845e:	4b05      	ldr	r3, [pc, #20]	@ (8008474 <__i2b+0x24>)
 8008460:	4805      	ldr	r0, [pc, #20]	@ (8008478 <__i2b+0x28>)
 8008462:	f240 1145 	movw	r1, #325	@ 0x145
 8008466:	f000 fd39 	bl	8008edc <__assert_func>
 800846a:	2301      	movs	r3, #1
 800846c:	6144      	str	r4, [r0, #20]
 800846e:	6103      	str	r3, [r0, #16]
 8008470:	bd10      	pop	{r4, pc}
 8008472:	bf00      	nop
 8008474:	080096d4 	.word	0x080096d4
 8008478:	080096e5 	.word	0x080096e5

0800847c <__multiply>:
 800847c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008480:	4617      	mov	r7, r2
 8008482:	690a      	ldr	r2, [r1, #16]
 8008484:	693b      	ldr	r3, [r7, #16]
 8008486:	429a      	cmp	r2, r3
 8008488:	bfa8      	it	ge
 800848a:	463b      	movge	r3, r7
 800848c:	4689      	mov	r9, r1
 800848e:	bfa4      	itt	ge
 8008490:	460f      	movge	r7, r1
 8008492:	4699      	movge	r9, r3
 8008494:	693d      	ldr	r5, [r7, #16]
 8008496:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800849a:	68bb      	ldr	r3, [r7, #8]
 800849c:	6879      	ldr	r1, [r7, #4]
 800849e:	eb05 060a 	add.w	r6, r5, sl
 80084a2:	42b3      	cmp	r3, r6
 80084a4:	b085      	sub	sp, #20
 80084a6:	bfb8      	it	lt
 80084a8:	3101      	addlt	r1, #1
 80084aa:	f7ff fedd 	bl	8008268 <_Balloc>
 80084ae:	b930      	cbnz	r0, 80084be <__multiply+0x42>
 80084b0:	4602      	mov	r2, r0
 80084b2:	4b41      	ldr	r3, [pc, #260]	@ (80085b8 <__multiply+0x13c>)
 80084b4:	4841      	ldr	r0, [pc, #260]	@ (80085bc <__multiply+0x140>)
 80084b6:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 80084ba:	f000 fd0f 	bl	8008edc <__assert_func>
 80084be:	f100 0414 	add.w	r4, r0, #20
 80084c2:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 80084c6:	4623      	mov	r3, r4
 80084c8:	2200      	movs	r2, #0
 80084ca:	4573      	cmp	r3, lr
 80084cc:	d320      	bcc.n	8008510 <__multiply+0x94>
 80084ce:	f107 0814 	add.w	r8, r7, #20
 80084d2:	f109 0114 	add.w	r1, r9, #20
 80084d6:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 80084da:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 80084de:	9302      	str	r3, [sp, #8]
 80084e0:	1beb      	subs	r3, r5, r7
 80084e2:	3b15      	subs	r3, #21
 80084e4:	f023 0303 	bic.w	r3, r3, #3
 80084e8:	3304      	adds	r3, #4
 80084ea:	3715      	adds	r7, #21
 80084ec:	42bd      	cmp	r5, r7
 80084ee:	bf38      	it	cc
 80084f0:	2304      	movcc	r3, #4
 80084f2:	9301      	str	r3, [sp, #4]
 80084f4:	9b02      	ldr	r3, [sp, #8]
 80084f6:	9103      	str	r1, [sp, #12]
 80084f8:	428b      	cmp	r3, r1
 80084fa:	d80c      	bhi.n	8008516 <__multiply+0x9a>
 80084fc:	2e00      	cmp	r6, #0
 80084fe:	dd03      	ble.n	8008508 <__multiply+0x8c>
 8008500:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8008504:	2b00      	cmp	r3, #0
 8008506:	d055      	beq.n	80085b4 <__multiply+0x138>
 8008508:	6106      	str	r6, [r0, #16]
 800850a:	b005      	add	sp, #20
 800850c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008510:	f843 2b04 	str.w	r2, [r3], #4
 8008514:	e7d9      	b.n	80084ca <__multiply+0x4e>
 8008516:	f8b1 a000 	ldrh.w	sl, [r1]
 800851a:	f1ba 0f00 	cmp.w	sl, #0
 800851e:	d01f      	beq.n	8008560 <__multiply+0xe4>
 8008520:	46c4      	mov	ip, r8
 8008522:	46a1      	mov	r9, r4
 8008524:	2700      	movs	r7, #0
 8008526:	f85c 2b04 	ldr.w	r2, [ip], #4
 800852a:	f8d9 3000 	ldr.w	r3, [r9]
 800852e:	fa1f fb82 	uxth.w	fp, r2
 8008532:	b29b      	uxth	r3, r3
 8008534:	fb0a 330b 	mla	r3, sl, fp, r3
 8008538:	443b      	add	r3, r7
 800853a:	f8d9 7000 	ldr.w	r7, [r9]
 800853e:	0c12      	lsrs	r2, r2, #16
 8008540:	0c3f      	lsrs	r7, r7, #16
 8008542:	fb0a 7202 	mla	r2, sl, r2, r7
 8008546:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800854a:	b29b      	uxth	r3, r3
 800854c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8008550:	4565      	cmp	r5, ip
 8008552:	f849 3b04 	str.w	r3, [r9], #4
 8008556:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800855a:	d8e4      	bhi.n	8008526 <__multiply+0xaa>
 800855c:	9b01      	ldr	r3, [sp, #4]
 800855e:	50e7      	str	r7, [r4, r3]
 8008560:	9b03      	ldr	r3, [sp, #12]
 8008562:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8008566:	3104      	adds	r1, #4
 8008568:	f1b9 0f00 	cmp.w	r9, #0
 800856c:	d020      	beq.n	80085b0 <__multiply+0x134>
 800856e:	6823      	ldr	r3, [r4, #0]
 8008570:	4647      	mov	r7, r8
 8008572:	46a4      	mov	ip, r4
 8008574:	f04f 0a00 	mov.w	sl, #0
 8008578:	f8b7 b000 	ldrh.w	fp, [r7]
 800857c:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8008580:	fb09 220b 	mla	r2, r9, fp, r2
 8008584:	4452      	add	r2, sl
 8008586:	b29b      	uxth	r3, r3
 8008588:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800858c:	f84c 3b04 	str.w	r3, [ip], #4
 8008590:	f857 3b04 	ldr.w	r3, [r7], #4
 8008594:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8008598:	f8bc 3000 	ldrh.w	r3, [ip]
 800859c:	fb09 330a 	mla	r3, r9, sl, r3
 80085a0:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 80085a4:	42bd      	cmp	r5, r7
 80085a6:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80085aa:	d8e5      	bhi.n	8008578 <__multiply+0xfc>
 80085ac:	9a01      	ldr	r2, [sp, #4]
 80085ae:	50a3      	str	r3, [r4, r2]
 80085b0:	3404      	adds	r4, #4
 80085b2:	e79f      	b.n	80084f4 <__multiply+0x78>
 80085b4:	3e01      	subs	r6, #1
 80085b6:	e7a1      	b.n	80084fc <__multiply+0x80>
 80085b8:	080096d4 	.word	0x080096d4
 80085bc:	080096e5 	.word	0x080096e5

080085c0 <__pow5mult>:
 80085c0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80085c4:	4615      	mov	r5, r2
 80085c6:	f012 0203 	ands.w	r2, r2, #3
 80085ca:	4607      	mov	r7, r0
 80085cc:	460e      	mov	r6, r1
 80085ce:	d007      	beq.n	80085e0 <__pow5mult+0x20>
 80085d0:	4c25      	ldr	r4, [pc, #148]	@ (8008668 <__pow5mult+0xa8>)
 80085d2:	3a01      	subs	r2, #1
 80085d4:	2300      	movs	r3, #0
 80085d6:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 80085da:	f7ff fea7 	bl	800832c <__multadd>
 80085de:	4606      	mov	r6, r0
 80085e0:	10ad      	asrs	r5, r5, #2
 80085e2:	d03d      	beq.n	8008660 <__pow5mult+0xa0>
 80085e4:	69fc      	ldr	r4, [r7, #28]
 80085e6:	b97c      	cbnz	r4, 8008608 <__pow5mult+0x48>
 80085e8:	2010      	movs	r0, #16
 80085ea:	f7ff fd87 	bl	80080fc <malloc>
 80085ee:	4602      	mov	r2, r0
 80085f0:	61f8      	str	r0, [r7, #28]
 80085f2:	b928      	cbnz	r0, 8008600 <__pow5mult+0x40>
 80085f4:	4b1d      	ldr	r3, [pc, #116]	@ (800866c <__pow5mult+0xac>)
 80085f6:	481e      	ldr	r0, [pc, #120]	@ (8008670 <__pow5mult+0xb0>)
 80085f8:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80085fc:	f000 fc6e 	bl	8008edc <__assert_func>
 8008600:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8008604:	6004      	str	r4, [r0, #0]
 8008606:	60c4      	str	r4, [r0, #12]
 8008608:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800860c:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8008610:	b94c      	cbnz	r4, 8008626 <__pow5mult+0x66>
 8008612:	f240 2171 	movw	r1, #625	@ 0x271
 8008616:	4638      	mov	r0, r7
 8008618:	f7ff ff1a 	bl	8008450 <__i2b>
 800861c:	2300      	movs	r3, #0
 800861e:	f8c8 0008 	str.w	r0, [r8, #8]
 8008622:	4604      	mov	r4, r0
 8008624:	6003      	str	r3, [r0, #0]
 8008626:	f04f 0900 	mov.w	r9, #0
 800862a:	07eb      	lsls	r3, r5, #31
 800862c:	d50a      	bpl.n	8008644 <__pow5mult+0x84>
 800862e:	4631      	mov	r1, r6
 8008630:	4622      	mov	r2, r4
 8008632:	4638      	mov	r0, r7
 8008634:	f7ff ff22 	bl	800847c <__multiply>
 8008638:	4631      	mov	r1, r6
 800863a:	4680      	mov	r8, r0
 800863c:	4638      	mov	r0, r7
 800863e:	f7ff fe53 	bl	80082e8 <_Bfree>
 8008642:	4646      	mov	r6, r8
 8008644:	106d      	asrs	r5, r5, #1
 8008646:	d00b      	beq.n	8008660 <__pow5mult+0xa0>
 8008648:	6820      	ldr	r0, [r4, #0]
 800864a:	b938      	cbnz	r0, 800865c <__pow5mult+0x9c>
 800864c:	4622      	mov	r2, r4
 800864e:	4621      	mov	r1, r4
 8008650:	4638      	mov	r0, r7
 8008652:	f7ff ff13 	bl	800847c <__multiply>
 8008656:	6020      	str	r0, [r4, #0]
 8008658:	f8c0 9000 	str.w	r9, [r0]
 800865c:	4604      	mov	r4, r0
 800865e:	e7e4      	b.n	800862a <__pow5mult+0x6a>
 8008660:	4630      	mov	r0, r6
 8008662:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008666:	bf00      	nop
 8008668:	08009798 	.word	0x08009798
 800866c:	08009665 	.word	0x08009665
 8008670:	080096e5 	.word	0x080096e5

08008674 <__lshift>:
 8008674:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008678:	460c      	mov	r4, r1
 800867a:	6849      	ldr	r1, [r1, #4]
 800867c:	6923      	ldr	r3, [r4, #16]
 800867e:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8008682:	68a3      	ldr	r3, [r4, #8]
 8008684:	4607      	mov	r7, r0
 8008686:	4691      	mov	r9, r2
 8008688:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800868c:	f108 0601 	add.w	r6, r8, #1
 8008690:	42b3      	cmp	r3, r6
 8008692:	db0b      	blt.n	80086ac <__lshift+0x38>
 8008694:	4638      	mov	r0, r7
 8008696:	f7ff fde7 	bl	8008268 <_Balloc>
 800869a:	4605      	mov	r5, r0
 800869c:	b948      	cbnz	r0, 80086b2 <__lshift+0x3e>
 800869e:	4602      	mov	r2, r0
 80086a0:	4b28      	ldr	r3, [pc, #160]	@ (8008744 <__lshift+0xd0>)
 80086a2:	4829      	ldr	r0, [pc, #164]	@ (8008748 <__lshift+0xd4>)
 80086a4:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 80086a8:	f000 fc18 	bl	8008edc <__assert_func>
 80086ac:	3101      	adds	r1, #1
 80086ae:	005b      	lsls	r3, r3, #1
 80086b0:	e7ee      	b.n	8008690 <__lshift+0x1c>
 80086b2:	2300      	movs	r3, #0
 80086b4:	f100 0114 	add.w	r1, r0, #20
 80086b8:	f100 0210 	add.w	r2, r0, #16
 80086bc:	4618      	mov	r0, r3
 80086be:	4553      	cmp	r3, sl
 80086c0:	db33      	blt.n	800872a <__lshift+0xb6>
 80086c2:	6920      	ldr	r0, [r4, #16]
 80086c4:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 80086c8:	f104 0314 	add.w	r3, r4, #20
 80086cc:	f019 091f 	ands.w	r9, r9, #31
 80086d0:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80086d4:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 80086d8:	d02b      	beq.n	8008732 <__lshift+0xbe>
 80086da:	f1c9 0e20 	rsb	lr, r9, #32
 80086de:	468a      	mov	sl, r1
 80086e0:	2200      	movs	r2, #0
 80086e2:	6818      	ldr	r0, [r3, #0]
 80086e4:	fa00 f009 	lsl.w	r0, r0, r9
 80086e8:	4310      	orrs	r0, r2
 80086ea:	f84a 0b04 	str.w	r0, [sl], #4
 80086ee:	f853 2b04 	ldr.w	r2, [r3], #4
 80086f2:	459c      	cmp	ip, r3
 80086f4:	fa22 f20e 	lsr.w	r2, r2, lr
 80086f8:	d8f3      	bhi.n	80086e2 <__lshift+0x6e>
 80086fa:	ebac 0304 	sub.w	r3, ip, r4
 80086fe:	3b15      	subs	r3, #21
 8008700:	f023 0303 	bic.w	r3, r3, #3
 8008704:	3304      	adds	r3, #4
 8008706:	f104 0015 	add.w	r0, r4, #21
 800870a:	4560      	cmp	r0, ip
 800870c:	bf88      	it	hi
 800870e:	2304      	movhi	r3, #4
 8008710:	50ca      	str	r2, [r1, r3]
 8008712:	b10a      	cbz	r2, 8008718 <__lshift+0xa4>
 8008714:	f108 0602 	add.w	r6, r8, #2
 8008718:	3e01      	subs	r6, #1
 800871a:	4638      	mov	r0, r7
 800871c:	612e      	str	r6, [r5, #16]
 800871e:	4621      	mov	r1, r4
 8008720:	f7ff fde2 	bl	80082e8 <_Bfree>
 8008724:	4628      	mov	r0, r5
 8008726:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800872a:	f842 0f04 	str.w	r0, [r2, #4]!
 800872e:	3301      	adds	r3, #1
 8008730:	e7c5      	b.n	80086be <__lshift+0x4a>
 8008732:	3904      	subs	r1, #4
 8008734:	f853 2b04 	ldr.w	r2, [r3], #4
 8008738:	f841 2f04 	str.w	r2, [r1, #4]!
 800873c:	459c      	cmp	ip, r3
 800873e:	d8f9      	bhi.n	8008734 <__lshift+0xc0>
 8008740:	e7ea      	b.n	8008718 <__lshift+0xa4>
 8008742:	bf00      	nop
 8008744:	080096d4 	.word	0x080096d4
 8008748:	080096e5 	.word	0x080096e5

0800874c <__mcmp>:
 800874c:	690a      	ldr	r2, [r1, #16]
 800874e:	4603      	mov	r3, r0
 8008750:	6900      	ldr	r0, [r0, #16]
 8008752:	1a80      	subs	r0, r0, r2
 8008754:	b530      	push	{r4, r5, lr}
 8008756:	d10e      	bne.n	8008776 <__mcmp+0x2a>
 8008758:	3314      	adds	r3, #20
 800875a:	3114      	adds	r1, #20
 800875c:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8008760:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8008764:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8008768:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800876c:	4295      	cmp	r5, r2
 800876e:	d003      	beq.n	8008778 <__mcmp+0x2c>
 8008770:	d205      	bcs.n	800877e <__mcmp+0x32>
 8008772:	f04f 30ff 	mov.w	r0, #4294967295
 8008776:	bd30      	pop	{r4, r5, pc}
 8008778:	42a3      	cmp	r3, r4
 800877a:	d3f3      	bcc.n	8008764 <__mcmp+0x18>
 800877c:	e7fb      	b.n	8008776 <__mcmp+0x2a>
 800877e:	2001      	movs	r0, #1
 8008780:	e7f9      	b.n	8008776 <__mcmp+0x2a>
	...

08008784 <__mdiff>:
 8008784:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008788:	4689      	mov	r9, r1
 800878a:	4606      	mov	r6, r0
 800878c:	4611      	mov	r1, r2
 800878e:	4648      	mov	r0, r9
 8008790:	4614      	mov	r4, r2
 8008792:	f7ff ffdb 	bl	800874c <__mcmp>
 8008796:	1e05      	subs	r5, r0, #0
 8008798:	d112      	bne.n	80087c0 <__mdiff+0x3c>
 800879a:	4629      	mov	r1, r5
 800879c:	4630      	mov	r0, r6
 800879e:	f7ff fd63 	bl	8008268 <_Balloc>
 80087a2:	4602      	mov	r2, r0
 80087a4:	b928      	cbnz	r0, 80087b2 <__mdiff+0x2e>
 80087a6:	4b3f      	ldr	r3, [pc, #252]	@ (80088a4 <__mdiff+0x120>)
 80087a8:	f240 2137 	movw	r1, #567	@ 0x237
 80087ac:	483e      	ldr	r0, [pc, #248]	@ (80088a8 <__mdiff+0x124>)
 80087ae:	f000 fb95 	bl	8008edc <__assert_func>
 80087b2:	2301      	movs	r3, #1
 80087b4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 80087b8:	4610      	mov	r0, r2
 80087ba:	b003      	add	sp, #12
 80087bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087c0:	bfbc      	itt	lt
 80087c2:	464b      	movlt	r3, r9
 80087c4:	46a1      	movlt	r9, r4
 80087c6:	4630      	mov	r0, r6
 80087c8:	f8d9 1004 	ldr.w	r1, [r9, #4]
 80087cc:	bfba      	itte	lt
 80087ce:	461c      	movlt	r4, r3
 80087d0:	2501      	movlt	r5, #1
 80087d2:	2500      	movge	r5, #0
 80087d4:	f7ff fd48 	bl	8008268 <_Balloc>
 80087d8:	4602      	mov	r2, r0
 80087da:	b918      	cbnz	r0, 80087e4 <__mdiff+0x60>
 80087dc:	4b31      	ldr	r3, [pc, #196]	@ (80088a4 <__mdiff+0x120>)
 80087de:	f240 2145 	movw	r1, #581	@ 0x245
 80087e2:	e7e3      	b.n	80087ac <__mdiff+0x28>
 80087e4:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80087e8:	6926      	ldr	r6, [r4, #16]
 80087ea:	60c5      	str	r5, [r0, #12]
 80087ec:	f109 0310 	add.w	r3, r9, #16
 80087f0:	f109 0514 	add.w	r5, r9, #20
 80087f4:	f104 0e14 	add.w	lr, r4, #20
 80087f8:	f100 0b14 	add.w	fp, r0, #20
 80087fc:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8008800:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8008804:	9301      	str	r3, [sp, #4]
 8008806:	46d9      	mov	r9, fp
 8008808:	f04f 0c00 	mov.w	ip, #0
 800880c:	9b01      	ldr	r3, [sp, #4]
 800880e:	f85e 0b04 	ldr.w	r0, [lr], #4
 8008812:	f853 af04 	ldr.w	sl, [r3, #4]!
 8008816:	9301      	str	r3, [sp, #4]
 8008818:	fa1f f38a 	uxth.w	r3, sl
 800881c:	4619      	mov	r1, r3
 800881e:	b283      	uxth	r3, r0
 8008820:	1acb      	subs	r3, r1, r3
 8008822:	0c00      	lsrs	r0, r0, #16
 8008824:	4463      	add	r3, ip
 8008826:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800882a:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800882e:	b29b      	uxth	r3, r3
 8008830:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8008834:	4576      	cmp	r6, lr
 8008836:	f849 3b04 	str.w	r3, [r9], #4
 800883a:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800883e:	d8e5      	bhi.n	800880c <__mdiff+0x88>
 8008840:	1b33      	subs	r3, r6, r4
 8008842:	3b15      	subs	r3, #21
 8008844:	f023 0303 	bic.w	r3, r3, #3
 8008848:	3415      	adds	r4, #21
 800884a:	3304      	adds	r3, #4
 800884c:	42a6      	cmp	r6, r4
 800884e:	bf38      	it	cc
 8008850:	2304      	movcc	r3, #4
 8008852:	441d      	add	r5, r3
 8008854:	445b      	add	r3, fp
 8008856:	461e      	mov	r6, r3
 8008858:	462c      	mov	r4, r5
 800885a:	4544      	cmp	r4, r8
 800885c:	d30e      	bcc.n	800887c <__mdiff+0xf8>
 800885e:	f108 0103 	add.w	r1, r8, #3
 8008862:	1b49      	subs	r1, r1, r5
 8008864:	f021 0103 	bic.w	r1, r1, #3
 8008868:	3d03      	subs	r5, #3
 800886a:	45a8      	cmp	r8, r5
 800886c:	bf38      	it	cc
 800886e:	2100      	movcc	r1, #0
 8008870:	440b      	add	r3, r1
 8008872:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8008876:	b191      	cbz	r1, 800889e <__mdiff+0x11a>
 8008878:	6117      	str	r7, [r2, #16]
 800887a:	e79d      	b.n	80087b8 <__mdiff+0x34>
 800887c:	f854 1b04 	ldr.w	r1, [r4], #4
 8008880:	46e6      	mov	lr, ip
 8008882:	0c08      	lsrs	r0, r1, #16
 8008884:	fa1c fc81 	uxtah	ip, ip, r1
 8008888:	4471      	add	r1, lr
 800888a:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800888e:	b289      	uxth	r1, r1
 8008890:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8008894:	f846 1b04 	str.w	r1, [r6], #4
 8008898:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800889c:	e7dd      	b.n	800885a <__mdiff+0xd6>
 800889e:	3f01      	subs	r7, #1
 80088a0:	e7e7      	b.n	8008872 <__mdiff+0xee>
 80088a2:	bf00      	nop
 80088a4:	080096d4 	.word	0x080096d4
 80088a8:	080096e5 	.word	0x080096e5

080088ac <__d2b>:
 80088ac:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80088b0:	460f      	mov	r7, r1
 80088b2:	2101      	movs	r1, #1
 80088b4:	ec59 8b10 	vmov	r8, r9, d0
 80088b8:	4616      	mov	r6, r2
 80088ba:	f7ff fcd5 	bl	8008268 <_Balloc>
 80088be:	4604      	mov	r4, r0
 80088c0:	b930      	cbnz	r0, 80088d0 <__d2b+0x24>
 80088c2:	4602      	mov	r2, r0
 80088c4:	4b23      	ldr	r3, [pc, #140]	@ (8008954 <__d2b+0xa8>)
 80088c6:	4824      	ldr	r0, [pc, #144]	@ (8008958 <__d2b+0xac>)
 80088c8:	f240 310f 	movw	r1, #783	@ 0x30f
 80088cc:	f000 fb06 	bl	8008edc <__assert_func>
 80088d0:	f3c9 550a 	ubfx	r5, r9, #20, #11
 80088d4:	f3c9 0313 	ubfx	r3, r9, #0, #20
 80088d8:	b10d      	cbz	r5, 80088de <__d2b+0x32>
 80088da:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80088de:	9301      	str	r3, [sp, #4]
 80088e0:	f1b8 0300 	subs.w	r3, r8, #0
 80088e4:	d023      	beq.n	800892e <__d2b+0x82>
 80088e6:	4668      	mov	r0, sp
 80088e8:	9300      	str	r3, [sp, #0]
 80088ea:	f7ff fd84 	bl	80083f6 <__lo0bits>
 80088ee:	e9dd 1200 	ldrd	r1, r2, [sp]
 80088f2:	b1d0      	cbz	r0, 800892a <__d2b+0x7e>
 80088f4:	f1c0 0320 	rsb	r3, r0, #32
 80088f8:	fa02 f303 	lsl.w	r3, r2, r3
 80088fc:	430b      	orrs	r3, r1
 80088fe:	40c2      	lsrs	r2, r0
 8008900:	6163      	str	r3, [r4, #20]
 8008902:	9201      	str	r2, [sp, #4]
 8008904:	9b01      	ldr	r3, [sp, #4]
 8008906:	61a3      	str	r3, [r4, #24]
 8008908:	2b00      	cmp	r3, #0
 800890a:	bf0c      	ite	eq
 800890c:	2201      	moveq	r2, #1
 800890e:	2202      	movne	r2, #2
 8008910:	6122      	str	r2, [r4, #16]
 8008912:	b1a5      	cbz	r5, 800893e <__d2b+0x92>
 8008914:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8008918:	4405      	add	r5, r0
 800891a:	603d      	str	r5, [r7, #0]
 800891c:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8008920:	6030      	str	r0, [r6, #0]
 8008922:	4620      	mov	r0, r4
 8008924:	b003      	add	sp, #12
 8008926:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800892a:	6161      	str	r1, [r4, #20]
 800892c:	e7ea      	b.n	8008904 <__d2b+0x58>
 800892e:	a801      	add	r0, sp, #4
 8008930:	f7ff fd61 	bl	80083f6 <__lo0bits>
 8008934:	9b01      	ldr	r3, [sp, #4]
 8008936:	6163      	str	r3, [r4, #20]
 8008938:	3020      	adds	r0, #32
 800893a:	2201      	movs	r2, #1
 800893c:	e7e8      	b.n	8008910 <__d2b+0x64>
 800893e:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8008942:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8008946:	6038      	str	r0, [r7, #0]
 8008948:	6918      	ldr	r0, [r3, #16]
 800894a:	f7ff fd35 	bl	80083b8 <__hi0bits>
 800894e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8008952:	e7e5      	b.n	8008920 <__d2b+0x74>
 8008954:	080096d4 	.word	0x080096d4
 8008958:	080096e5 	.word	0x080096e5

0800895c <__ssputs_r>:
 800895c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008960:	688e      	ldr	r6, [r1, #8]
 8008962:	461f      	mov	r7, r3
 8008964:	42be      	cmp	r6, r7
 8008966:	680b      	ldr	r3, [r1, #0]
 8008968:	4682      	mov	sl, r0
 800896a:	460c      	mov	r4, r1
 800896c:	4690      	mov	r8, r2
 800896e:	d82d      	bhi.n	80089cc <__ssputs_r+0x70>
 8008970:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008974:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008978:	d026      	beq.n	80089c8 <__ssputs_r+0x6c>
 800897a:	6965      	ldr	r5, [r4, #20]
 800897c:	6909      	ldr	r1, [r1, #16]
 800897e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008982:	eba3 0901 	sub.w	r9, r3, r1
 8008986:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800898a:	1c7b      	adds	r3, r7, #1
 800898c:	444b      	add	r3, r9
 800898e:	106d      	asrs	r5, r5, #1
 8008990:	429d      	cmp	r5, r3
 8008992:	bf38      	it	cc
 8008994:	461d      	movcc	r5, r3
 8008996:	0553      	lsls	r3, r2, #21
 8008998:	d527      	bpl.n	80089ea <__ssputs_r+0x8e>
 800899a:	4629      	mov	r1, r5
 800899c:	f7ff fbd8 	bl	8008150 <_malloc_r>
 80089a0:	4606      	mov	r6, r0
 80089a2:	b360      	cbz	r0, 80089fe <__ssputs_r+0xa2>
 80089a4:	6921      	ldr	r1, [r4, #16]
 80089a6:	464a      	mov	r2, r9
 80089a8:	f000 fa8a 	bl	8008ec0 <memcpy>
 80089ac:	89a3      	ldrh	r3, [r4, #12]
 80089ae:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 80089b2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80089b6:	81a3      	strh	r3, [r4, #12]
 80089b8:	6126      	str	r6, [r4, #16]
 80089ba:	6165      	str	r5, [r4, #20]
 80089bc:	444e      	add	r6, r9
 80089be:	eba5 0509 	sub.w	r5, r5, r9
 80089c2:	6026      	str	r6, [r4, #0]
 80089c4:	60a5      	str	r5, [r4, #8]
 80089c6:	463e      	mov	r6, r7
 80089c8:	42be      	cmp	r6, r7
 80089ca:	d900      	bls.n	80089ce <__ssputs_r+0x72>
 80089cc:	463e      	mov	r6, r7
 80089ce:	6820      	ldr	r0, [r4, #0]
 80089d0:	4632      	mov	r2, r6
 80089d2:	4641      	mov	r1, r8
 80089d4:	f000 fa28 	bl	8008e28 <memmove>
 80089d8:	68a3      	ldr	r3, [r4, #8]
 80089da:	1b9b      	subs	r3, r3, r6
 80089dc:	60a3      	str	r3, [r4, #8]
 80089de:	6823      	ldr	r3, [r4, #0]
 80089e0:	4433      	add	r3, r6
 80089e2:	6023      	str	r3, [r4, #0]
 80089e4:	2000      	movs	r0, #0
 80089e6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80089ea:	462a      	mov	r2, r5
 80089ec:	f000 faba 	bl	8008f64 <_realloc_r>
 80089f0:	4606      	mov	r6, r0
 80089f2:	2800      	cmp	r0, #0
 80089f4:	d1e0      	bne.n	80089b8 <__ssputs_r+0x5c>
 80089f6:	6921      	ldr	r1, [r4, #16]
 80089f8:	4650      	mov	r0, sl
 80089fa:	f7ff fb35 	bl	8008068 <_free_r>
 80089fe:	230c      	movs	r3, #12
 8008a00:	f8ca 3000 	str.w	r3, [sl]
 8008a04:	89a3      	ldrh	r3, [r4, #12]
 8008a06:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008a0a:	81a3      	strh	r3, [r4, #12]
 8008a0c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a10:	e7e9      	b.n	80089e6 <__ssputs_r+0x8a>
	...

08008a14 <_svfiprintf_r>:
 8008a14:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008a18:	4698      	mov	r8, r3
 8008a1a:	898b      	ldrh	r3, [r1, #12]
 8008a1c:	061b      	lsls	r3, r3, #24
 8008a1e:	b09d      	sub	sp, #116	@ 0x74
 8008a20:	4607      	mov	r7, r0
 8008a22:	460d      	mov	r5, r1
 8008a24:	4614      	mov	r4, r2
 8008a26:	d510      	bpl.n	8008a4a <_svfiprintf_r+0x36>
 8008a28:	690b      	ldr	r3, [r1, #16]
 8008a2a:	b973      	cbnz	r3, 8008a4a <_svfiprintf_r+0x36>
 8008a2c:	2140      	movs	r1, #64	@ 0x40
 8008a2e:	f7ff fb8f 	bl	8008150 <_malloc_r>
 8008a32:	6028      	str	r0, [r5, #0]
 8008a34:	6128      	str	r0, [r5, #16]
 8008a36:	b930      	cbnz	r0, 8008a46 <_svfiprintf_r+0x32>
 8008a38:	230c      	movs	r3, #12
 8008a3a:	603b      	str	r3, [r7, #0]
 8008a3c:	f04f 30ff 	mov.w	r0, #4294967295
 8008a40:	b01d      	add	sp, #116	@ 0x74
 8008a42:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8008a46:	2340      	movs	r3, #64	@ 0x40
 8008a48:	616b      	str	r3, [r5, #20]
 8008a4a:	2300      	movs	r3, #0
 8008a4c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008a4e:	2320      	movs	r3, #32
 8008a50:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a54:	f8cd 800c 	str.w	r8, [sp, #12]
 8008a58:	2330      	movs	r3, #48	@ 0x30
 8008a5a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8008bf8 <_svfiprintf_r+0x1e4>
 8008a5e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a62:	f04f 0901 	mov.w	r9, #1
 8008a66:	4623      	mov	r3, r4
 8008a68:	469a      	mov	sl, r3
 8008a6a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a6e:	b10a      	cbz	r2, 8008a74 <_svfiprintf_r+0x60>
 8008a70:	2a25      	cmp	r2, #37	@ 0x25
 8008a72:	d1f9      	bne.n	8008a68 <_svfiprintf_r+0x54>
 8008a74:	ebba 0b04 	subs.w	fp, sl, r4
 8008a78:	d00b      	beq.n	8008a92 <_svfiprintf_r+0x7e>
 8008a7a:	465b      	mov	r3, fp
 8008a7c:	4622      	mov	r2, r4
 8008a7e:	4629      	mov	r1, r5
 8008a80:	4638      	mov	r0, r7
 8008a82:	f7ff ff6b 	bl	800895c <__ssputs_r>
 8008a86:	3001      	adds	r0, #1
 8008a88:	f000 80a7 	beq.w	8008bda <_svfiprintf_r+0x1c6>
 8008a8c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a8e:	445a      	add	r2, fp
 8008a90:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a92:	f89a 3000 	ldrb.w	r3, [sl]
 8008a96:	2b00      	cmp	r3, #0
 8008a98:	f000 809f 	beq.w	8008bda <_svfiprintf_r+0x1c6>
 8008a9c:	2300      	movs	r3, #0
 8008a9e:	f04f 32ff 	mov.w	r2, #4294967295
 8008aa2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008aa6:	f10a 0a01 	add.w	sl, sl, #1
 8008aaa:	9304      	str	r3, [sp, #16]
 8008aac:	9307      	str	r3, [sp, #28]
 8008aae:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008ab2:	931a      	str	r3, [sp, #104]	@ 0x68
 8008ab4:	4654      	mov	r4, sl
 8008ab6:	2205      	movs	r2, #5
 8008ab8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008abc:	484e      	ldr	r0, [pc, #312]	@ (8008bf8 <_svfiprintf_r+0x1e4>)
 8008abe:	f7f7 fb8f 	bl	80001e0 <memchr>
 8008ac2:	9a04      	ldr	r2, [sp, #16]
 8008ac4:	b9d8      	cbnz	r0, 8008afe <_svfiprintf_r+0xea>
 8008ac6:	06d0      	lsls	r0, r2, #27
 8008ac8:	bf44      	itt	mi
 8008aca:	2320      	movmi	r3, #32
 8008acc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ad0:	0711      	lsls	r1, r2, #28
 8008ad2:	bf44      	itt	mi
 8008ad4:	232b      	movmi	r3, #43	@ 0x2b
 8008ad6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008ada:	f89a 3000 	ldrb.w	r3, [sl]
 8008ade:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ae0:	d015      	beq.n	8008b0e <_svfiprintf_r+0xfa>
 8008ae2:	9a07      	ldr	r2, [sp, #28]
 8008ae4:	4654      	mov	r4, sl
 8008ae6:	2000      	movs	r0, #0
 8008ae8:	f04f 0c0a 	mov.w	ip, #10
 8008aec:	4621      	mov	r1, r4
 8008aee:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008af2:	3b30      	subs	r3, #48	@ 0x30
 8008af4:	2b09      	cmp	r3, #9
 8008af6:	d94b      	bls.n	8008b90 <_svfiprintf_r+0x17c>
 8008af8:	b1b0      	cbz	r0, 8008b28 <_svfiprintf_r+0x114>
 8008afa:	9207      	str	r2, [sp, #28]
 8008afc:	e014      	b.n	8008b28 <_svfiprintf_r+0x114>
 8008afe:	eba0 0308 	sub.w	r3, r0, r8
 8008b02:	fa09 f303 	lsl.w	r3, r9, r3
 8008b06:	4313      	orrs	r3, r2
 8008b08:	9304      	str	r3, [sp, #16]
 8008b0a:	46a2      	mov	sl, r4
 8008b0c:	e7d2      	b.n	8008ab4 <_svfiprintf_r+0xa0>
 8008b0e:	9b03      	ldr	r3, [sp, #12]
 8008b10:	1d19      	adds	r1, r3, #4
 8008b12:	681b      	ldr	r3, [r3, #0]
 8008b14:	9103      	str	r1, [sp, #12]
 8008b16:	2b00      	cmp	r3, #0
 8008b18:	bfbb      	ittet	lt
 8008b1a:	425b      	neglt	r3, r3
 8008b1c:	f042 0202 	orrlt.w	r2, r2, #2
 8008b20:	9307      	strge	r3, [sp, #28]
 8008b22:	9307      	strlt	r3, [sp, #28]
 8008b24:	bfb8      	it	lt
 8008b26:	9204      	strlt	r2, [sp, #16]
 8008b28:	7823      	ldrb	r3, [r4, #0]
 8008b2a:	2b2e      	cmp	r3, #46	@ 0x2e
 8008b2c:	d10a      	bne.n	8008b44 <_svfiprintf_r+0x130>
 8008b2e:	7863      	ldrb	r3, [r4, #1]
 8008b30:	2b2a      	cmp	r3, #42	@ 0x2a
 8008b32:	d132      	bne.n	8008b9a <_svfiprintf_r+0x186>
 8008b34:	9b03      	ldr	r3, [sp, #12]
 8008b36:	1d1a      	adds	r2, r3, #4
 8008b38:	681b      	ldr	r3, [r3, #0]
 8008b3a:	9203      	str	r2, [sp, #12]
 8008b3c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008b40:	3402      	adds	r4, #2
 8008b42:	9305      	str	r3, [sp, #20]
 8008b44:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008c08 <_svfiprintf_r+0x1f4>
 8008b48:	7821      	ldrb	r1, [r4, #0]
 8008b4a:	2203      	movs	r2, #3
 8008b4c:	4650      	mov	r0, sl
 8008b4e:	f7f7 fb47 	bl	80001e0 <memchr>
 8008b52:	b138      	cbz	r0, 8008b64 <_svfiprintf_r+0x150>
 8008b54:	9b04      	ldr	r3, [sp, #16]
 8008b56:	eba0 000a 	sub.w	r0, r0, sl
 8008b5a:	2240      	movs	r2, #64	@ 0x40
 8008b5c:	4082      	lsls	r2, r0
 8008b5e:	4313      	orrs	r3, r2
 8008b60:	3401      	adds	r4, #1
 8008b62:	9304      	str	r3, [sp, #16]
 8008b64:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b68:	4824      	ldr	r0, [pc, #144]	@ (8008bfc <_svfiprintf_r+0x1e8>)
 8008b6a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b6e:	2206      	movs	r2, #6
 8008b70:	f7f7 fb36 	bl	80001e0 <memchr>
 8008b74:	2800      	cmp	r0, #0
 8008b76:	d036      	beq.n	8008be6 <_svfiprintf_r+0x1d2>
 8008b78:	4b21      	ldr	r3, [pc, #132]	@ (8008c00 <_svfiprintf_r+0x1ec>)
 8008b7a:	bb1b      	cbnz	r3, 8008bc4 <_svfiprintf_r+0x1b0>
 8008b7c:	9b03      	ldr	r3, [sp, #12]
 8008b7e:	3307      	adds	r3, #7
 8008b80:	f023 0307 	bic.w	r3, r3, #7
 8008b84:	3308      	adds	r3, #8
 8008b86:	9303      	str	r3, [sp, #12]
 8008b88:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b8a:	4433      	add	r3, r6
 8008b8c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b8e:	e76a      	b.n	8008a66 <_svfiprintf_r+0x52>
 8008b90:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b94:	460c      	mov	r4, r1
 8008b96:	2001      	movs	r0, #1
 8008b98:	e7a8      	b.n	8008aec <_svfiprintf_r+0xd8>
 8008b9a:	2300      	movs	r3, #0
 8008b9c:	3401      	adds	r4, #1
 8008b9e:	9305      	str	r3, [sp, #20]
 8008ba0:	4619      	mov	r1, r3
 8008ba2:	f04f 0c0a 	mov.w	ip, #10
 8008ba6:	4620      	mov	r0, r4
 8008ba8:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008bac:	3a30      	subs	r2, #48	@ 0x30
 8008bae:	2a09      	cmp	r2, #9
 8008bb0:	d903      	bls.n	8008bba <_svfiprintf_r+0x1a6>
 8008bb2:	2b00      	cmp	r3, #0
 8008bb4:	d0c6      	beq.n	8008b44 <_svfiprintf_r+0x130>
 8008bb6:	9105      	str	r1, [sp, #20]
 8008bb8:	e7c4      	b.n	8008b44 <_svfiprintf_r+0x130>
 8008bba:	fb0c 2101 	mla	r1, ip, r1, r2
 8008bbe:	4604      	mov	r4, r0
 8008bc0:	2301      	movs	r3, #1
 8008bc2:	e7f0      	b.n	8008ba6 <_svfiprintf_r+0x192>
 8008bc4:	ab03      	add	r3, sp, #12
 8008bc6:	9300      	str	r3, [sp, #0]
 8008bc8:	462a      	mov	r2, r5
 8008bca:	4b0e      	ldr	r3, [pc, #56]	@ (8008c04 <_svfiprintf_r+0x1f0>)
 8008bcc:	a904      	add	r1, sp, #16
 8008bce:	4638      	mov	r0, r7
 8008bd0:	f7fd fd6a 	bl	80066a8 <_printf_float>
 8008bd4:	1c42      	adds	r2, r0, #1
 8008bd6:	4606      	mov	r6, r0
 8008bd8:	d1d6      	bne.n	8008b88 <_svfiprintf_r+0x174>
 8008bda:	89ab      	ldrh	r3, [r5, #12]
 8008bdc:	065b      	lsls	r3, r3, #25
 8008bde:	f53f af2d 	bmi.w	8008a3c <_svfiprintf_r+0x28>
 8008be2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008be4:	e72c      	b.n	8008a40 <_svfiprintf_r+0x2c>
 8008be6:	ab03      	add	r3, sp, #12
 8008be8:	9300      	str	r3, [sp, #0]
 8008bea:	462a      	mov	r2, r5
 8008bec:	4b05      	ldr	r3, [pc, #20]	@ (8008c04 <_svfiprintf_r+0x1f0>)
 8008bee:	a904      	add	r1, sp, #16
 8008bf0:	4638      	mov	r0, r7
 8008bf2:	f7fd fff1 	bl	8006bd8 <_printf_i>
 8008bf6:	e7ed      	b.n	8008bd4 <_svfiprintf_r+0x1c0>
 8008bf8:	0800973e 	.word	0x0800973e
 8008bfc:	08009748 	.word	0x08009748
 8008c00:	080066a9 	.word	0x080066a9
 8008c04:	0800895d 	.word	0x0800895d
 8008c08:	08009744 	.word	0x08009744

08008c0c <__sflush_r>:
 8008c0c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008c10:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008c14:	0716      	lsls	r6, r2, #28
 8008c16:	4605      	mov	r5, r0
 8008c18:	460c      	mov	r4, r1
 8008c1a:	d454      	bmi.n	8008cc6 <__sflush_r+0xba>
 8008c1c:	684b      	ldr	r3, [r1, #4]
 8008c1e:	2b00      	cmp	r3, #0
 8008c20:	dc02      	bgt.n	8008c28 <__sflush_r+0x1c>
 8008c22:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8008c24:	2b00      	cmp	r3, #0
 8008c26:	dd48      	ble.n	8008cba <__sflush_r+0xae>
 8008c28:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c2a:	2e00      	cmp	r6, #0
 8008c2c:	d045      	beq.n	8008cba <__sflush_r+0xae>
 8008c2e:	2300      	movs	r3, #0
 8008c30:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8008c34:	682f      	ldr	r7, [r5, #0]
 8008c36:	6a21      	ldr	r1, [r4, #32]
 8008c38:	602b      	str	r3, [r5, #0]
 8008c3a:	d030      	beq.n	8008c9e <__sflush_r+0x92>
 8008c3c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8008c3e:	89a3      	ldrh	r3, [r4, #12]
 8008c40:	0759      	lsls	r1, r3, #29
 8008c42:	d505      	bpl.n	8008c50 <__sflush_r+0x44>
 8008c44:	6863      	ldr	r3, [r4, #4]
 8008c46:	1ad2      	subs	r2, r2, r3
 8008c48:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8008c4a:	b10b      	cbz	r3, 8008c50 <__sflush_r+0x44>
 8008c4c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8008c4e:	1ad2      	subs	r2, r2, r3
 8008c50:	2300      	movs	r3, #0
 8008c52:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8008c54:	6a21      	ldr	r1, [r4, #32]
 8008c56:	4628      	mov	r0, r5
 8008c58:	47b0      	blx	r6
 8008c5a:	1c43      	adds	r3, r0, #1
 8008c5c:	89a3      	ldrh	r3, [r4, #12]
 8008c5e:	d106      	bne.n	8008c6e <__sflush_r+0x62>
 8008c60:	6829      	ldr	r1, [r5, #0]
 8008c62:	291d      	cmp	r1, #29
 8008c64:	d82b      	bhi.n	8008cbe <__sflush_r+0xb2>
 8008c66:	4a2a      	ldr	r2, [pc, #168]	@ (8008d10 <__sflush_r+0x104>)
 8008c68:	40ca      	lsrs	r2, r1
 8008c6a:	07d6      	lsls	r6, r2, #31
 8008c6c:	d527      	bpl.n	8008cbe <__sflush_r+0xb2>
 8008c6e:	2200      	movs	r2, #0
 8008c70:	6062      	str	r2, [r4, #4]
 8008c72:	04d9      	lsls	r1, r3, #19
 8008c74:	6922      	ldr	r2, [r4, #16]
 8008c76:	6022      	str	r2, [r4, #0]
 8008c78:	d504      	bpl.n	8008c84 <__sflush_r+0x78>
 8008c7a:	1c42      	adds	r2, r0, #1
 8008c7c:	d101      	bne.n	8008c82 <__sflush_r+0x76>
 8008c7e:	682b      	ldr	r3, [r5, #0]
 8008c80:	b903      	cbnz	r3, 8008c84 <__sflush_r+0x78>
 8008c82:	6560      	str	r0, [r4, #84]	@ 0x54
 8008c84:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8008c86:	602f      	str	r7, [r5, #0]
 8008c88:	b1b9      	cbz	r1, 8008cba <__sflush_r+0xae>
 8008c8a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8008c8e:	4299      	cmp	r1, r3
 8008c90:	d002      	beq.n	8008c98 <__sflush_r+0x8c>
 8008c92:	4628      	mov	r0, r5
 8008c94:	f7ff f9e8 	bl	8008068 <_free_r>
 8008c98:	2300      	movs	r3, #0
 8008c9a:	6363      	str	r3, [r4, #52]	@ 0x34
 8008c9c:	e00d      	b.n	8008cba <__sflush_r+0xae>
 8008c9e:	2301      	movs	r3, #1
 8008ca0:	4628      	mov	r0, r5
 8008ca2:	47b0      	blx	r6
 8008ca4:	4602      	mov	r2, r0
 8008ca6:	1c50      	adds	r0, r2, #1
 8008ca8:	d1c9      	bne.n	8008c3e <__sflush_r+0x32>
 8008caa:	682b      	ldr	r3, [r5, #0]
 8008cac:	2b00      	cmp	r3, #0
 8008cae:	d0c6      	beq.n	8008c3e <__sflush_r+0x32>
 8008cb0:	2b1d      	cmp	r3, #29
 8008cb2:	d001      	beq.n	8008cb8 <__sflush_r+0xac>
 8008cb4:	2b16      	cmp	r3, #22
 8008cb6:	d11e      	bne.n	8008cf6 <__sflush_r+0xea>
 8008cb8:	602f      	str	r7, [r5, #0]
 8008cba:	2000      	movs	r0, #0
 8008cbc:	e022      	b.n	8008d04 <__sflush_r+0xf8>
 8008cbe:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cc2:	b21b      	sxth	r3, r3
 8008cc4:	e01b      	b.n	8008cfe <__sflush_r+0xf2>
 8008cc6:	690f      	ldr	r7, [r1, #16]
 8008cc8:	2f00      	cmp	r7, #0
 8008cca:	d0f6      	beq.n	8008cba <__sflush_r+0xae>
 8008ccc:	0793      	lsls	r3, r2, #30
 8008cce:	680e      	ldr	r6, [r1, #0]
 8008cd0:	bf08      	it	eq
 8008cd2:	694b      	ldreq	r3, [r1, #20]
 8008cd4:	600f      	str	r7, [r1, #0]
 8008cd6:	bf18      	it	ne
 8008cd8:	2300      	movne	r3, #0
 8008cda:	eba6 0807 	sub.w	r8, r6, r7
 8008cde:	608b      	str	r3, [r1, #8]
 8008ce0:	f1b8 0f00 	cmp.w	r8, #0
 8008ce4:	dde9      	ble.n	8008cba <__sflush_r+0xae>
 8008ce6:	6a21      	ldr	r1, [r4, #32]
 8008ce8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8008cea:	4643      	mov	r3, r8
 8008cec:	463a      	mov	r2, r7
 8008cee:	4628      	mov	r0, r5
 8008cf0:	47b0      	blx	r6
 8008cf2:	2800      	cmp	r0, #0
 8008cf4:	dc08      	bgt.n	8008d08 <__sflush_r+0xfc>
 8008cf6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008cfa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8008cfe:	81a3      	strh	r3, [r4, #12]
 8008d00:	f04f 30ff 	mov.w	r0, #4294967295
 8008d04:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008d08:	4407      	add	r7, r0
 8008d0a:	eba8 0800 	sub.w	r8, r8, r0
 8008d0e:	e7e7      	b.n	8008ce0 <__sflush_r+0xd4>
 8008d10:	20400001 	.word	0x20400001

08008d14 <_fflush_r>:
 8008d14:	b538      	push	{r3, r4, r5, lr}
 8008d16:	690b      	ldr	r3, [r1, #16]
 8008d18:	4605      	mov	r5, r0
 8008d1a:	460c      	mov	r4, r1
 8008d1c:	b913      	cbnz	r3, 8008d24 <_fflush_r+0x10>
 8008d1e:	2500      	movs	r5, #0
 8008d20:	4628      	mov	r0, r5
 8008d22:	bd38      	pop	{r3, r4, r5, pc}
 8008d24:	b118      	cbz	r0, 8008d2e <_fflush_r+0x1a>
 8008d26:	6a03      	ldr	r3, [r0, #32]
 8008d28:	b90b      	cbnz	r3, 8008d2e <_fflush_r+0x1a>
 8008d2a:	f7fe f8ff 	bl	8006f2c <__sinit>
 8008d2e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008d32:	2b00      	cmp	r3, #0
 8008d34:	d0f3      	beq.n	8008d1e <_fflush_r+0xa>
 8008d36:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8008d38:	07d0      	lsls	r0, r2, #31
 8008d3a:	d404      	bmi.n	8008d46 <_fflush_r+0x32>
 8008d3c:	0599      	lsls	r1, r3, #22
 8008d3e:	d402      	bmi.n	8008d46 <_fflush_r+0x32>
 8008d40:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d42:	f7fe fb34 	bl	80073ae <__retarget_lock_acquire_recursive>
 8008d46:	4628      	mov	r0, r5
 8008d48:	4621      	mov	r1, r4
 8008d4a:	f7ff ff5f 	bl	8008c0c <__sflush_r>
 8008d4e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 8008d50:	07da      	lsls	r2, r3, #31
 8008d52:	4605      	mov	r5, r0
 8008d54:	d4e4      	bmi.n	8008d20 <_fflush_r+0xc>
 8008d56:	89a3      	ldrh	r3, [r4, #12]
 8008d58:	059b      	lsls	r3, r3, #22
 8008d5a:	d4e1      	bmi.n	8008d20 <_fflush_r+0xc>
 8008d5c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 8008d5e:	f7fe fb27 	bl	80073b0 <__retarget_lock_release_recursive>
 8008d62:	e7dd      	b.n	8008d20 <_fflush_r+0xc>

08008d64 <__swhatbuf_r>:
 8008d64:	b570      	push	{r4, r5, r6, lr}
 8008d66:	460c      	mov	r4, r1
 8008d68:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008d6c:	2900      	cmp	r1, #0
 8008d6e:	b096      	sub	sp, #88	@ 0x58
 8008d70:	4615      	mov	r5, r2
 8008d72:	461e      	mov	r6, r3
 8008d74:	da0d      	bge.n	8008d92 <__swhatbuf_r+0x2e>
 8008d76:	89a3      	ldrh	r3, [r4, #12]
 8008d78:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8008d7c:	f04f 0100 	mov.w	r1, #0
 8008d80:	bf14      	ite	ne
 8008d82:	2340      	movne	r3, #64	@ 0x40
 8008d84:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8008d88:	2000      	movs	r0, #0
 8008d8a:	6031      	str	r1, [r6, #0]
 8008d8c:	602b      	str	r3, [r5, #0]
 8008d8e:	b016      	add	sp, #88	@ 0x58
 8008d90:	bd70      	pop	{r4, r5, r6, pc}
 8008d92:	466a      	mov	r2, sp
 8008d94:	f000 f862 	bl	8008e5c <_fstat_r>
 8008d98:	2800      	cmp	r0, #0
 8008d9a:	dbec      	blt.n	8008d76 <__swhatbuf_r+0x12>
 8008d9c:	9901      	ldr	r1, [sp, #4]
 8008d9e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8008da2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8008da6:	4259      	negs	r1, r3
 8008da8:	4159      	adcs	r1, r3
 8008daa:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8008dae:	e7eb      	b.n	8008d88 <__swhatbuf_r+0x24>

08008db0 <__smakebuf_r>:
 8008db0:	898b      	ldrh	r3, [r1, #12]
 8008db2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8008db4:	079d      	lsls	r5, r3, #30
 8008db6:	4606      	mov	r6, r0
 8008db8:	460c      	mov	r4, r1
 8008dba:	d507      	bpl.n	8008dcc <__smakebuf_r+0x1c>
 8008dbc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8008dc0:	6023      	str	r3, [r4, #0]
 8008dc2:	6123      	str	r3, [r4, #16]
 8008dc4:	2301      	movs	r3, #1
 8008dc6:	6163      	str	r3, [r4, #20]
 8008dc8:	b003      	add	sp, #12
 8008dca:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8008dcc:	ab01      	add	r3, sp, #4
 8008dce:	466a      	mov	r2, sp
 8008dd0:	f7ff ffc8 	bl	8008d64 <__swhatbuf_r>
 8008dd4:	9f00      	ldr	r7, [sp, #0]
 8008dd6:	4605      	mov	r5, r0
 8008dd8:	4639      	mov	r1, r7
 8008dda:	4630      	mov	r0, r6
 8008ddc:	f7ff f9b8 	bl	8008150 <_malloc_r>
 8008de0:	b948      	cbnz	r0, 8008df6 <__smakebuf_r+0x46>
 8008de2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008de6:	059a      	lsls	r2, r3, #22
 8008de8:	d4ee      	bmi.n	8008dc8 <__smakebuf_r+0x18>
 8008dea:	f023 0303 	bic.w	r3, r3, #3
 8008dee:	f043 0302 	orr.w	r3, r3, #2
 8008df2:	81a3      	strh	r3, [r4, #12]
 8008df4:	e7e2      	b.n	8008dbc <__smakebuf_r+0xc>
 8008df6:	89a3      	ldrh	r3, [r4, #12]
 8008df8:	6020      	str	r0, [r4, #0]
 8008dfa:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008dfe:	81a3      	strh	r3, [r4, #12]
 8008e00:	9b01      	ldr	r3, [sp, #4]
 8008e02:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8008e06:	b15b      	cbz	r3, 8008e20 <__smakebuf_r+0x70>
 8008e08:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008e0c:	4630      	mov	r0, r6
 8008e0e:	f000 f837 	bl	8008e80 <_isatty_r>
 8008e12:	b128      	cbz	r0, 8008e20 <__smakebuf_r+0x70>
 8008e14:	89a3      	ldrh	r3, [r4, #12]
 8008e16:	f023 0303 	bic.w	r3, r3, #3
 8008e1a:	f043 0301 	orr.w	r3, r3, #1
 8008e1e:	81a3      	strh	r3, [r4, #12]
 8008e20:	89a3      	ldrh	r3, [r4, #12]
 8008e22:	431d      	orrs	r5, r3
 8008e24:	81a5      	strh	r5, [r4, #12]
 8008e26:	e7cf      	b.n	8008dc8 <__smakebuf_r+0x18>

08008e28 <memmove>:
 8008e28:	4288      	cmp	r0, r1
 8008e2a:	b510      	push	{r4, lr}
 8008e2c:	eb01 0402 	add.w	r4, r1, r2
 8008e30:	d902      	bls.n	8008e38 <memmove+0x10>
 8008e32:	4284      	cmp	r4, r0
 8008e34:	4623      	mov	r3, r4
 8008e36:	d807      	bhi.n	8008e48 <memmove+0x20>
 8008e38:	1e43      	subs	r3, r0, #1
 8008e3a:	42a1      	cmp	r1, r4
 8008e3c:	d008      	beq.n	8008e50 <memmove+0x28>
 8008e3e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008e42:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008e46:	e7f8      	b.n	8008e3a <memmove+0x12>
 8008e48:	4402      	add	r2, r0
 8008e4a:	4601      	mov	r1, r0
 8008e4c:	428a      	cmp	r2, r1
 8008e4e:	d100      	bne.n	8008e52 <memmove+0x2a>
 8008e50:	bd10      	pop	{r4, pc}
 8008e52:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008e56:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008e5a:	e7f7      	b.n	8008e4c <memmove+0x24>

08008e5c <_fstat_r>:
 8008e5c:	b538      	push	{r3, r4, r5, lr}
 8008e5e:	4d07      	ldr	r5, [pc, #28]	@ (8008e7c <_fstat_r+0x20>)
 8008e60:	2300      	movs	r3, #0
 8008e62:	4604      	mov	r4, r0
 8008e64:	4608      	mov	r0, r1
 8008e66:	4611      	mov	r1, r2
 8008e68:	602b      	str	r3, [r5, #0]
 8008e6a:	f7f9 fbbb 	bl	80025e4 <_fstat>
 8008e6e:	1c43      	adds	r3, r0, #1
 8008e70:	d102      	bne.n	8008e78 <_fstat_r+0x1c>
 8008e72:	682b      	ldr	r3, [r5, #0]
 8008e74:	b103      	cbz	r3, 8008e78 <_fstat_r+0x1c>
 8008e76:	6023      	str	r3, [r4, #0]
 8008e78:	bd38      	pop	{r3, r4, r5, pc}
 8008e7a:	bf00      	nop
 8008e7c:	20000640 	.word	0x20000640

08008e80 <_isatty_r>:
 8008e80:	b538      	push	{r3, r4, r5, lr}
 8008e82:	4d06      	ldr	r5, [pc, #24]	@ (8008e9c <_isatty_r+0x1c>)
 8008e84:	2300      	movs	r3, #0
 8008e86:	4604      	mov	r4, r0
 8008e88:	4608      	mov	r0, r1
 8008e8a:	602b      	str	r3, [r5, #0]
 8008e8c:	f7f9 fbba 	bl	8002604 <_isatty>
 8008e90:	1c43      	adds	r3, r0, #1
 8008e92:	d102      	bne.n	8008e9a <_isatty_r+0x1a>
 8008e94:	682b      	ldr	r3, [r5, #0]
 8008e96:	b103      	cbz	r3, 8008e9a <_isatty_r+0x1a>
 8008e98:	6023      	str	r3, [r4, #0]
 8008e9a:	bd38      	pop	{r3, r4, r5, pc}
 8008e9c:	20000640 	.word	0x20000640

08008ea0 <_sbrk_r>:
 8008ea0:	b538      	push	{r3, r4, r5, lr}
 8008ea2:	4d06      	ldr	r5, [pc, #24]	@ (8008ebc <_sbrk_r+0x1c>)
 8008ea4:	2300      	movs	r3, #0
 8008ea6:	4604      	mov	r4, r0
 8008ea8:	4608      	mov	r0, r1
 8008eaa:	602b      	str	r3, [r5, #0]
 8008eac:	f7f9 fbc2 	bl	8002634 <_sbrk>
 8008eb0:	1c43      	adds	r3, r0, #1
 8008eb2:	d102      	bne.n	8008eba <_sbrk_r+0x1a>
 8008eb4:	682b      	ldr	r3, [r5, #0]
 8008eb6:	b103      	cbz	r3, 8008eba <_sbrk_r+0x1a>
 8008eb8:	6023      	str	r3, [r4, #0]
 8008eba:	bd38      	pop	{r3, r4, r5, pc}
 8008ebc:	20000640 	.word	0x20000640

08008ec0 <memcpy>:
 8008ec0:	440a      	add	r2, r1
 8008ec2:	4291      	cmp	r1, r2
 8008ec4:	f100 33ff 	add.w	r3, r0, #4294967295
 8008ec8:	d100      	bne.n	8008ecc <memcpy+0xc>
 8008eca:	4770      	bx	lr
 8008ecc:	b510      	push	{r4, lr}
 8008ece:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008ed2:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008ed6:	4291      	cmp	r1, r2
 8008ed8:	d1f9      	bne.n	8008ece <memcpy+0xe>
 8008eda:	bd10      	pop	{r4, pc}

08008edc <__assert_func>:
 8008edc:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8008ede:	4614      	mov	r4, r2
 8008ee0:	461a      	mov	r2, r3
 8008ee2:	4b09      	ldr	r3, [pc, #36]	@ (8008f08 <__assert_func+0x2c>)
 8008ee4:	681b      	ldr	r3, [r3, #0]
 8008ee6:	4605      	mov	r5, r0
 8008ee8:	68d8      	ldr	r0, [r3, #12]
 8008eea:	b14c      	cbz	r4, 8008f00 <__assert_func+0x24>
 8008eec:	4b07      	ldr	r3, [pc, #28]	@ (8008f0c <__assert_func+0x30>)
 8008eee:	9100      	str	r1, [sp, #0]
 8008ef0:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8008ef4:	4906      	ldr	r1, [pc, #24]	@ (8008f10 <__assert_func+0x34>)
 8008ef6:	462b      	mov	r3, r5
 8008ef8:	f000 f870 	bl	8008fdc <fiprintf>
 8008efc:	f000 f880 	bl	8009000 <abort>
 8008f00:	4b04      	ldr	r3, [pc, #16]	@ (8008f14 <__assert_func+0x38>)
 8008f02:	461c      	mov	r4, r3
 8008f04:	e7f3      	b.n	8008eee <__assert_func+0x12>
 8008f06:	bf00      	nop
 8008f08:	20000030 	.word	0x20000030
 8008f0c:	08009759 	.word	0x08009759
 8008f10:	08009766 	.word	0x08009766
 8008f14:	08009794 	.word	0x08009794

08008f18 <_calloc_r>:
 8008f18:	b570      	push	{r4, r5, r6, lr}
 8008f1a:	fba1 5402 	umull	r5, r4, r1, r2
 8008f1e:	b934      	cbnz	r4, 8008f2e <_calloc_r+0x16>
 8008f20:	4629      	mov	r1, r5
 8008f22:	f7ff f915 	bl	8008150 <_malloc_r>
 8008f26:	4606      	mov	r6, r0
 8008f28:	b928      	cbnz	r0, 8008f36 <_calloc_r+0x1e>
 8008f2a:	4630      	mov	r0, r6
 8008f2c:	bd70      	pop	{r4, r5, r6, pc}
 8008f2e:	220c      	movs	r2, #12
 8008f30:	6002      	str	r2, [r0, #0]
 8008f32:	2600      	movs	r6, #0
 8008f34:	e7f9      	b.n	8008f2a <_calloc_r+0x12>
 8008f36:	462a      	mov	r2, r5
 8008f38:	4621      	mov	r1, r4
 8008f3a:	f7fe f9bb 	bl	80072b4 <memset>
 8008f3e:	e7f4      	b.n	8008f2a <_calloc_r+0x12>

08008f40 <__ascii_mbtowc>:
 8008f40:	b082      	sub	sp, #8
 8008f42:	b901      	cbnz	r1, 8008f46 <__ascii_mbtowc+0x6>
 8008f44:	a901      	add	r1, sp, #4
 8008f46:	b142      	cbz	r2, 8008f5a <__ascii_mbtowc+0x1a>
 8008f48:	b14b      	cbz	r3, 8008f5e <__ascii_mbtowc+0x1e>
 8008f4a:	7813      	ldrb	r3, [r2, #0]
 8008f4c:	600b      	str	r3, [r1, #0]
 8008f4e:	7812      	ldrb	r2, [r2, #0]
 8008f50:	1e10      	subs	r0, r2, #0
 8008f52:	bf18      	it	ne
 8008f54:	2001      	movne	r0, #1
 8008f56:	b002      	add	sp, #8
 8008f58:	4770      	bx	lr
 8008f5a:	4610      	mov	r0, r2
 8008f5c:	e7fb      	b.n	8008f56 <__ascii_mbtowc+0x16>
 8008f5e:	f06f 0001 	mvn.w	r0, #1
 8008f62:	e7f8      	b.n	8008f56 <__ascii_mbtowc+0x16>

08008f64 <_realloc_r>:
 8008f64:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f68:	4607      	mov	r7, r0
 8008f6a:	4614      	mov	r4, r2
 8008f6c:	460d      	mov	r5, r1
 8008f6e:	b921      	cbnz	r1, 8008f7a <_realloc_r+0x16>
 8008f70:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f74:	4611      	mov	r1, r2
 8008f76:	f7ff b8eb 	b.w	8008150 <_malloc_r>
 8008f7a:	b92a      	cbnz	r2, 8008f88 <_realloc_r+0x24>
 8008f7c:	f7ff f874 	bl	8008068 <_free_r>
 8008f80:	4625      	mov	r5, r4
 8008f82:	4628      	mov	r0, r5
 8008f84:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f88:	f000 f841 	bl	800900e <_malloc_usable_size_r>
 8008f8c:	4284      	cmp	r4, r0
 8008f8e:	4606      	mov	r6, r0
 8008f90:	d802      	bhi.n	8008f98 <_realloc_r+0x34>
 8008f92:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f96:	d8f4      	bhi.n	8008f82 <_realloc_r+0x1e>
 8008f98:	4621      	mov	r1, r4
 8008f9a:	4638      	mov	r0, r7
 8008f9c:	f7ff f8d8 	bl	8008150 <_malloc_r>
 8008fa0:	4680      	mov	r8, r0
 8008fa2:	b908      	cbnz	r0, 8008fa8 <_realloc_r+0x44>
 8008fa4:	4645      	mov	r5, r8
 8008fa6:	e7ec      	b.n	8008f82 <_realloc_r+0x1e>
 8008fa8:	42b4      	cmp	r4, r6
 8008faa:	4622      	mov	r2, r4
 8008fac:	4629      	mov	r1, r5
 8008fae:	bf28      	it	cs
 8008fb0:	4632      	movcs	r2, r6
 8008fb2:	f7ff ff85 	bl	8008ec0 <memcpy>
 8008fb6:	4629      	mov	r1, r5
 8008fb8:	4638      	mov	r0, r7
 8008fba:	f7ff f855 	bl	8008068 <_free_r>
 8008fbe:	e7f1      	b.n	8008fa4 <_realloc_r+0x40>

08008fc0 <__ascii_wctomb>:
 8008fc0:	4603      	mov	r3, r0
 8008fc2:	4608      	mov	r0, r1
 8008fc4:	b141      	cbz	r1, 8008fd8 <__ascii_wctomb+0x18>
 8008fc6:	2aff      	cmp	r2, #255	@ 0xff
 8008fc8:	d904      	bls.n	8008fd4 <__ascii_wctomb+0x14>
 8008fca:	228a      	movs	r2, #138	@ 0x8a
 8008fcc:	601a      	str	r2, [r3, #0]
 8008fce:	f04f 30ff 	mov.w	r0, #4294967295
 8008fd2:	4770      	bx	lr
 8008fd4:	700a      	strb	r2, [r1, #0]
 8008fd6:	2001      	movs	r0, #1
 8008fd8:	4770      	bx	lr
	...

08008fdc <fiprintf>:
 8008fdc:	b40e      	push	{r1, r2, r3}
 8008fde:	b503      	push	{r0, r1, lr}
 8008fe0:	4601      	mov	r1, r0
 8008fe2:	ab03      	add	r3, sp, #12
 8008fe4:	4805      	ldr	r0, [pc, #20]	@ (8008ffc <fiprintf+0x20>)
 8008fe6:	f853 2b04 	ldr.w	r2, [r3], #4
 8008fea:	6800      	ldr	r0, [r0, #0]
 8008fec:	9301      	str	r3, [sp, #4]
 8008fee:	f000 f83f 	bl	8009070 <_vfiprintf_r>
 8008ff2:	b002      	add	sp, #8
 8008ff4:	f85d eb04 	ldr.w	lr, [sp], #4
 8008ff8:	b003      	add	sp, #12
 8008ffa:	4770      	bx	lr
 8008ffc:	20000030 	.word	0x20000030

08009000 <abort>:
 8009000:	b508      	push	{r3, lr}
 8009002:	2006      	movs	r0, #6
 8009004:	f000 f974 	bl	80092f0 <raise>
 8009008:	2001      	movs	r0, #1
 800900a:	f7f9 fa9b 	bl	8002544 <_exit>

0800900e <_malloc_usable_size_r>:
 800900e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8009012:	1f18      	subs	r0, r3, #4
 8009014:	2b00      	cmp	r3, #0
 8009016:	bfbc      	itt	lt
 8009018:	580b      	ldrlt	r3, [r1, r0]
 800901a:	18c0      	addlt	r0, r0, r3
 800901c:	4770      	bx	lr

0800901e <__sfputc_r>:
 800901e:	6893      	ldr	r3, [r2, #8]
 8009020:	3b01      	subs	r3, #1
 8009022:	2b00      	cmp	r3, #0
 8009024:	b410      	push	{r4}
 8009026:	6093      	str	r3, [r2, #8]
 8009028:	da08      	bge.n	800903c <__sfputc_r+0x1e>
 800902a:	6994      	ldr	r4, [r2, #24]
 800902c:	42a3      	cmp	r3, r4
 800902e:	db01      	blt.n	8009034 <__sfputc_r+0x16>
 8009030:	290a      	cmp	r1, #10
 8009032:	d103      	bne.n	800903c <__sfputc_r+0x1e>
 8009034:	f85d 4b04 	ldr.w	r4, [sp], #4
 8009038:	f7fe b8a7 	b.w	800718a <__swbuf_r>
 800903c:	6813      	ldr	r3, [r2, #0]
 800903e:	1c58      	adds	r0, r3, #1
 8009040:	6010      	str	r0, [r2, #0]
 8009042:	7019      	strb	r1, [r3, #0]
 8009044:	4608      	mov	r0, r1
 8009046:	f85d 4b04 	ldr.w	r4, [sp], #4
 800904a:	4770      	bx	lr

0800904c <__sfputs_r>:
 800904c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800904e:	4606      	mov	r6, r0
 8009050:	460f      	mov	r7, r1
 8009052:	4614      	mov	r4, r2
 8009054:	18d5      	adds	r5, r2, r3
 8009056:	42ac      	cmp	r4, r5
 8009058:	d101      	bne.n	800905e <__sfputs_r+0x12>
 800905a:	2000      	movs	r0, #0
 800905c:	e007      	b.n	800906e <__sfputs_r+0x22>
 800905e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8009062:	463a      	mov	r2, r7
 8009064:	4630      	mov	r0, r6
 8009066:	f7ff ffda 	bl	800901e <__sfputc_r>
 800906a:	1c43      	adds	r3, r0, #1
 800906c:	d1f3      	bne.n	8009056 <__sfputs_r+0xa>
 800906e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08009070 <_vfiprintf_r>:
 8009070:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009074:	460d      	mov	r5, r1
 8009076:	b09d      	sub	sp, #116	@ 0x74
 8009078:	4614      	mov	r4, r2
 800907a:	4698      	mov	r8, r3
 800907c:	4606      	mov	r6, r0
 800907e:	b118      	cbz	r0, 8009088 <_vfiprintf_r+0x18>
 8009080:	6a03      	ldr	r3, [r0, #32]
 8009082:	b90b      	cbnz	r3, 8009088 <_vfiprintf_r+0x18>
 8009084:	f7fd ff52 	bl	8006f2c <__sinit>
 8009088:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800908a:	07d9      	lsls	r1, r3, #31
 800908c:	d405      	bmi.n	800909a <_vfiprintf_r+0x2a>
 800908e:	89ab      	ldrh	r3, [r5, #12]
 8009090:	059a      	lsls	r2, r3, #22
 8009092:	d402      	bmi.n	800909a <_vfiprintf_r+0x2a>
 8009094:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8009096:	f7fe f98a 	bl	80073ae <__retarget_lock_acquire_recursive>
 800909a:	89ab      	ldrh	r3, [r5, #12]
 800909c:	071b      	lsls	r3, r3, #28
 800909e:	d501      	bpl.n	80090a4 <_vfiprintf_r+0x34>
 80090a0:	692b      	ldr	r3, [r5, #16]
 80090a2:	b99b      	cbnz	r3, 80090cc <_vfiprintf_r+0x5c>
 80090a4:	4629      	mov	r1, r5
 80090a6:	4630      	mov	r0, r6
 80090a8:	f7fe f8ae 	bl	8007208 <__swsetup_r>
 80090ac:	b170      	cbz	r0, 80090cc <_vfiprintf_r+0x5c>
 80090ae:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80090b0:	07dc      	lsls	r4, r3, #31
 80090b2:	d504      	bpl.n	80090be <_vfiprintf_r+0x4e>
 80090b4:	f04f 30ff 	mov.w	r0, #4294967295
 80090b8:	b01d      	add	sp, #116	@ 0x74
 80090ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80090be:	89ab      	ldrh	r3, [r5, #12]
 80090c0:	0598      	lsls	r0, r3, #22
 80090c2:	d4f7      	bmi.n	80090b4 <_vfiprintf_r+0x44>
 80090c4:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80090c6:	f7fe f973 	bl	80073b0 <__retarget_lock_release_recursive>
 80090ca:	e7f3      	b.n	80090b4 <_vfiprintf_r+0x44>
 80090cc:	2300      	movs	r3, #0
 80090ce:	9309      	str	r3, [sp, #36]	@ 0x24
 80090d0:	2320      	movs	r3, #32
 80090d2:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80090d6:	f8cd 800c 	str.w	r8, [sp, #12]
 80090da:	2330      	movs	r3, #48	@ 0x30
 80090dc:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800928c <_vfiprintf_r+0x21c>
 80090e0:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80090e4:	f04f 0901 	mov.w	r9, #1
 80090e8:	4623      	mov	r3, r4
 80090ea:	469a      	mov	sl, r3
 80090ec:	f813 2b01 	ldrb.w	r2, [r3], #1
 80090f0:	b10a      	cbz	r2, 80090f6 <_vfiprintf_r+0x86>
 80090f2:	2a25      	cmp	r2, #37	@ 0x25
 80090f4:	d1f9      	bne.n	80090ea <_vfiprintf_r+0x7a>
 80090f6:	ebba 0b04 	subs.w	fp, sl, r4
 80090fa:	d00b      	beq.n	8009114 <_vfiprintf_r+0xa4>
 80090fc:	465b      	mov	r3, fp
 80090fe:	4622      	mov	r2, r4
 8009100:	4629      	mov	r1, r5
 8009102:	4630      	mov	r0, r6
 8009104:	f7ff ffa2 	bl	800904c <__sfputs_r>
 8009108:	3001      	adds	r0, #1
 800910a:	f000 80a7 	beq.w	800925c <_vfiprintf_r+0x1ec>
 800910e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8009110:	445a      	add	r2, fp
 8009112:	9209      	str	r2, [sp, #36]	@ 0x24
 8009114:	f89a 3000 	ldrb.w	r3, [sl]
 8009118:	2b00      	cmp	r3, #0
 800911a:	f000 809f 	beq.w	800925c <_vfiprintf_r+0x1ec>
 800911e:	2300      	movs	r3, #0
 8009120:	f04f 32ff 	mov.w	r2, #4294967295
 8009124:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8009128:	f10a 0a01 	add.w	sl, sl, #1
 800912c:	9304      	str	r3, [sp, #16]
 800912e:	9307      	str	r3, [sp, #28]
 8009130:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8009134:	931a      	str	r3, [sp, #104]	@ 0x68
 8009136:	4654      	mov	r4, sl
 8009138:	2205      	movs	r2, #5
 800913a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800913e:	4853      	ldr	r0, [pc, #332]	@ (800928c <_vfiprintf_r+0x21c>)
 8009140:	f7f7 f84e 	bl	80001e0 <memchr>
 8009144:	9a04      	ldr	r2, [sp, #16]
 8009146:	b9d8      	cbnz	r0, 8009180 <_vfiprintf_r+0x110>
 8009148:	06d1      	lsls	r1, r2, #27
 800914a:	bf44      	itt	mi
 800914c:	2320      	movmi	r3, #32
 800914e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8009152:	0713      	lsls	r3, r2, #28
 8009154:	bf44      	itt	mi
 8009156:	232b      	movmi	r3, #43	@ 0x2b
 8009158:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800915c:	f89a 3000 	ldrb.w	r3, [sl]
 8009160:	2b2a      	cmp	r3, #42	@ 0x2a
 8009162:	d015      	beq.n	8009190 <_vfiprintf_r+0x120>
 8009164:	9a07      	ldr	r2, [sp, #28]
 8009166:	4654      	mov	r4, sl
 8009168:	2000      	movs	r0, #0
 800916a:	f04f 0c0a 	mov.w	ip, #10
 800916e:	4621      	mov	r1, r4
 8009170:	f811 3b01 	ldrb.w	r3, [r1], #1
 8009174:	3b30      	subs	r3, #48	@ 0x30
 8009176:	2b09      	cmp	r3, #9
 8009178:	d94b      	bls.n	8009212 <_vfiprintf_r+0x1a2>
 800917a:	b1b0      	cbz	r0, 80091aa <_vfiprintf_r+0x13a>
 800917c:	9207      	str	r2, [sp, #28]
 800917e:	e014      	b.n	80091aa <_vfiprintf_r+0x13a>
 8009180:	eba0 0308 	sub.w	r3, r0, r8
 8009184:	fa09 f303 	lsl.w	r3, r9, r3
 8009188:	4313      	orrs	r3, r2
 800918a:	9304      	str	r3, [sp, #16]
 800918c:	46a2      	mov	sl, r4
 800918e:	e7d2      	b.n	8009136 <_vfiprintf_r+0xc6>
 8009190:	9b03      	ldr	r3, [sp, #12]
 8009192:	1d19      	adds	r1, r3, #4
 8009194:	681b      	ldr	r3, [r3, #0]
 8009196:	9103      	str	r1, [sp, #12]
 8009198:	2b00      	cmp	r3, #0
 800919a:	bfbb      	ittet	lt
 800919c:	425b      	neglt	r3, r3
 800919e:	f042 0202 	orrlt.w	r2, r2, #2
 80091a2:	9307      	strge	r3, [sp, #28]
 80091a4:	9307      	strlt	r3, [sp, #28]
 80091a6:	bfb8      	it	lt
 80091a8:	9204      	strlt	r2, [sp, #16]
 80091aa:	7823      	ldrb	r3, [r4, #0]
 80091ac:	2b2e      	cmp	r3, #46	@ 0x2e
 80091ae:	d10a      	bne.n	80091c6 <_vfiprintf_r+0x156>
 80091b0:	7863      	ldrb	r3, [r4, #1]
 80091b2:	2b2a      	cmp	r3, #42	@ 0x2a
 80091b4:	d132      	bne.n	800921c <_vfiprintf_r+0x1ac>
 80091b6:	9b03      	ldr	r3, [sp, #12]
 80091b8:	1d1a      	adds	r2, r3, #4
 80091ba:	681b      	ldr	r3, [r3, #0]
 80091bc:	9203      	str	r2, [sp, #12]
 80091be:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80091c2:	3402      	adds	r4, #2
 80091c4:	9305      	str	r3, [sp, #20]
 80091c6:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800929c <_vfiprintf_r+0x22c>
 80091ca:	7821      	ldrb	r1, [r4, #0]
 80091cc:	2203      	movs	r2, #3
 80091ce:	4650      	mov	r0, sl
 80091d0:	f7f7 f806 	bl	80001e0 <memchr>
 80091d4:	b138      	cbz	r0, 80091e6 <_vfiprintf_r+0x176>
 80091d6:	9b04      	ldr	r3, [sp, #16]
 80091d8:	eba0 000a 	sub.w	r0, r0, sl
 80091dc:	2240      	movs	r2, #64	@ 0x40
 80091de:	4082      	lsls	r2, r0
 80091e0:	4313      	orrs	r3, r2
 80091e2:	3401      	adds	r4, #1
 80091e4:	9304      	str	r3, [sp, #16]
 80091e6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80091ea:	4829      	ldr	r0, [pc, #164]	@ (8009290 <_vfiprintf_r+0x220>)
 80091ec:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80091f0:	2206      	movs	r2, #6
 80091f2:	f7f6 fff5 	bl	80001e0 <memchr>
 80091f6:	2800      	cmp	r0, #0
 80091f8:	d03f      	beq.n	800927a <_vfiprintf_r+0x20a>
 80091fa:	4b26      	ldr	r3, [pc, #152]	@ (8009294 <_vfiprintf_r+0x224>)
 80091fc:	bb1b      	cbnz	r3, 8009246 <_vfiprintf_r+0x1d6>
 80091fe:	9b03      	ldr	r3, [sp, #12]
 8009200:	3307      	adds	r3, #7
 8009202:	f023 0307 	bic.w	r3, r3, #7
 8009206:	3308      	adds	r3, #8
 8009208:	9303      	str	r3, [sp, #12]
 800920a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800920c:	443b      	add	r3, r7
 800920e:	9309      	str	r3, [sp, #36]	@ 0x24
 8009210:	e76a      	b.n	80090e8 <_vfiprintf_r+0x78>
 8009212:	fb0c 3202 	mla	r2, ip, r2, r3
 8009216:	460c      	mov	r4, r1
 8009218:	2001      	movs	r0, #1
 800921a:	e7a8      	b.n	800916e <_vfiprintf_r+0xfe>
 800921c:	2300      	movs	r3, #0
 800921e:	3401      	adds	r4, #1
 8009220:	9305      	str	r3, [sp, #20]
 8009222:	4619      	mov	r1, r3
 8009224:	f04f 0c0a 	mov.w	ip, #10
 8009228:	4620      	mov	r0, r4
 800922a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800922e:	3a30      	subs	r2, #48	@ 0x30
 8009230:	2a09      	cmp	r2, #9
 8009232:	d903      	bls.n	800923c <_vfiprintf_r+0x1cc>
 8009234:	2b00      	cmp	r3, #0
 8009236:	d0c6      	beq.n	80091c6 <_vfiprintf_r+0x156>
 8009238:	9105      	str	r1, [sp, #20]
 800923a:	e7c4      	b.n	80091c6 <_vfiprintf_r+0x156>
 800923c:	fb0c 2101 	mla	r1, ip, r1, r2
 8009240:	4604      	mov	r4, r0
 8009242:	2301      	movs	r3, #1
 8009244:	e7f0      	b.n	8009228 <_vfiprintf_r+0x1b8>
 8009246:	ab03      	add	r3, sp, #12
 8009248:	9300      	str	r3, [sp, #0]
 800924a:	462a      	mov	r2, r5
 800924c:	4b12      	ldr	r3, [pc, #72]	@ (8009298 <_vfiprintf_r+0x228>)
 800924e:	a904      	add	r1, sp, #16
 8009250:	4630      	mov	r0, r6
 8009252:	f7fd fa29 	bl	80066a8 <_printf_float>
 8009256:	4607      	mov	r7, r0
 8009258:	1c78      	adds	r0, r7, #1
 800925a:	d1d6      	bne.n	800920a <_vfiprintf_r+0x19a>
 800925c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800925e:	07d9      	lsls	r1, r3, #31
 8009260:	d405      	bmi.n	800926e <_vfiprintf_r+0x1fe>
 8009262:	89ab      	ldrh	r3, [r5, #12]
 8009264:	059a      	lsls	r2, r3, #22
 8009266:	d402      	bmi.n	800926e <_vfiprintf_r+0x1fe>
 8009268:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800926a:	f7fe f8a1 	bl	80073b0 <__retarget_lock_release_recursive>
 800926e:	89ab      	ldrh	r3, [r5, #12]
 8009270:	065b      	lsls	r3, r3, #25
 8009272:	f53f af1f 	bmi.w	80090b4 <_vfiprintf_r+0x44>
 8009276:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8009278:	e71e      	b.n	80090b8 <_vfiprintf_r+0x48>
 800927a:	ab03      	add	r3, sp, #12
 800927c:	9300      	str	r3, [sp, #0]
 800927e:	462a      	mov	r2, r5
 8009280:	4b05      	ldr	r3, [pc, #20]	@ (8009298 <_vfiprintf_r+0x228>)
 8009282:	a904      	add	r1, sp, #16
 8009284:	4630      	mov	r0, r6
 8009286:	f7fd fca7 	bl	8006bd8 <_printf_i>
 800928a:	e7e4      	b.n	8009256 <_vfiprintf_r+0x1e6>
 800928c:	0800973e 	.word	0x0800973e
 8009290:	08009748 	.word	0x08009748
 8009294:	080066a9 	.word	0x080066a9
 8009298:	0800904d 	.word	0x0800904d
 800929c:	08009744 	.word	0x08009744

080092a0 <_raise_r>:
 80092a0:	291f      	cmp	r1, #31
 80092a2:	b538      	push	{r3, r4, r5, lr}
 80092a4:	4605      	mov	r5, r0
 80092a6:	460c      	mov	r4, r1
 80092a8:	d904      	bls.n	80092b4 <_raise_r+0x14>
 80092aa:	2316      	movs	r3, #22
 80092ac:	6003      	str	r3, [r0, #0]
 80092ae:	f04f 30ff 	mov.w	r0, #4294967295
 80092b2:	bd38      	pop	{r3, r4, r5, pc}
 80092b4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80092b6:	b112      	cbz	r2, 80092be <_raise_r+0x1e>
 80092b8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80092bc:	b94b      	cbnz	r3, 80092d2 <_raise_r+0x32>
 80092be:	4628      	mov	r0, r5
 80092c0:	f000 f830 	bl	8009324 <_getpid_r>
 80092c4:	4622      	mov	r2, r4
 80092c6:	4601      	mov	r1, r0
 80092c8:	4628      	mov	r0, r5
 80092ca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 80092ce:	f000 b817 	b.w	8009300 <_kill_r>
 80092d2:	2b01      	cmp	r3, #1
 80092d4:	d00a      	beq.n	80092ec <_raise_r+0x4c>
 80092d6:	1c59      	adds	r1, r3, #1
 80092d8:	d103      	bne.n	80092e2 <_raise_r+0x42>
 80092da:	2316      	movs	r3, #22
 80092dc:	6003      	str	r3, [r0, #0]
 80092de:	2001      	movs	r0, #1
 80092e0:	e7e7      	b.n	80092b2 <_raise_r+0x12>
 80092e2:	2100      	movs	r1, #0
 80092e4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 80092e8:	4620      	mov	r0, r4
 80092ea:	4798      	blx	r3
 80092ec:	2000      	movs	r0, #0
 80092ee:	e7e0      	b.n	80092b2 <_raise_r+0x12>

080092f0 <raise>:
 80092f0:	4b02      	ldr	r3, [pc, #8]	@ (80092fc <raise+0xc>)
 80092f2:	4601      	mov	r1, r0
 80092f4:	6818      	ldr	r0, [r3, #0]
 80092f6:	f7ff bfd3 	b.w	80092a0 <_raise_r>
 80092fa:	bf00      	nop
 80092fc:	20000030 	.word	0x20000030

08009300 <_kill_r>:
 8009300:	b538      	push	{r3, r4, r5, lr}
 8009302:	4d07      	ldr	r5, [pc, #28]	@ (8009320 <_kill_r+0x20>)
 8009304:	2300      	movs	r3, #0
 8009306:	4604      	mov	r4, r0
 8009308:	4608      	mov	r0, r1
 800930a:	4611      	mov	r1, r2
 800930c:	602b      	str	r3, [r5, #0]
 800930e:	f7f9 f909 	bl	8002524 <_kill>
 8009312:	1c43      	adds	r3, r0, #1
 8009314:	d102      	bne.n	800931c <_kill_r+0x1c>
 8009316:	682b      	ldr	r3, [r5, #0]
 8009318:	b103      	cbz	r3, 800931c <_kill_r+0x1c>
 800931a:	6023      	str	r3, [r4, #0]
 800931c:	bd38      	pop	{r3, r4, r5, pc}
 800931e:	bf00      	nop
 8009320:	20000640 	.word	0x20000640

08009324 <_getpid_r>:
 8009324:	f7f9 b8f6 	b.w	8002514 <_getpid>

08009328 <sqrt>:
 8009328:	b538      	push	{r3, r4, r5, lr}
 800932a:	ed2d 8b02 	vpush	{d8}
 800932e:	ec55 4b10 	vmov	r4, r5, d0
 8009332:	f000 f825 	bl	8009380 <__ieee754_sqrt>
 8009336:	4622      	mov	r2, r4
 8009338:	462b      	mov	r3, r5
 800933a:	4620      	mov	r0, r4
 800933c:	4629      	mov	r1, r5
 800933e:	eeb0 8a40 	vmov.f32	s16, s0
 8009342:	eef0 8a60 	vmov.f32	s17, s1
 8009346:	f7f7 fbf9 	bl	8000b3c <__aeabi_dcmpun>
 800934a:	b990      	cbnz	r0, 8009372 <sqrt+0x4a>
 800934c:	2200      	movs	r2, #0
 800934e:	2300      	movs	r3, #0
 8009350:	4620      	mov	r0, r4
 8009352:	4629      	mov	r1, r5
 8009354:	f7f7 fbca 	bl	8000aec <__aeabi_dcmplt>
 8009358:	b158      	cbz	r0, 8009372 <sqrt+0x4a>
 800935a:	f7fd fffd 	bl	8007358 <__errno>
 800935e:	2321      	movs	r3, #33	@ 0x21
 8009360:	6003      	str	r3, [r0, #0]
 8009362:	2200      	movs	r2, #0
 8009364:	2300      	movs	r3, #0
 8009366:	4610      	mov	r0, r2
 8009368:	4619      	mov	r1, r3
 800936a:	f7f7 fa77 	bl	800085c <__aeabi_ddiv>
 800936e:	ec41 0b18 	vmov	d8, r0, r1
 8009372:	eeb0 0a48 	vmov.f32	s0, s16
 8009376:	eef0 0a68 	vmov.f32	s1, s17
 800937a:	ecbd 8b02 	vpop	{d8}
 800937e:	bd38      	pop	{r3, r4, r5, pc}

08009380 <__ieee754_sqrt>:
 8009380:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8009384:	4a66      	ldr	r2, [pc, #408]	@ (8009520 <__ieee754_sqrt+0x1a0>)
 8009386:	ec55 4b10 	vmov	r4, r5, d0
 800938a:	43aa      	bics	r2, r5
 800938c:	462b      	mov	r3, r5
 800938e:	4621      	mov	r1, r4
 8009390:	d110      	bne.n	80093b4 <__ieee754_sqrt+0x34>
 8009392:	4622      	mov	r2, r4
 8009394:	4620      	mov	r0, r4
 8009396:	4629      	mov	r1, r5
 8009398:	f7f7 f936 	bl	8000608 <__aeabi_dmul>
 800939c:	4602      	mov	r2, r0
 800939e:	460b      	mov	r3, r1
 80093a0:	4620      	mov	r0, r4
 80093a2:	4629      	mov	r1, r5
 80093a4:	f7f6 ff7a 	bl	800029c <__adddf3>
 80093a8:	4604      	mov	r4, r0
 80093aa:	460d      	mov	r5, r1
 80093ac:	ec45 4b10 	vmov	d0, r4, r5
 80093b0:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80093b4:	2d00      	cmp	r5, #0
 80093b6:	dc0e      	bgt.n	80093d6 <__ieee754_sqrt+0x56>
 80093b8:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 80093bc:	4322      	orrs	r2, r4
 80093be:	d0f5      	beq.n	80093ac <__ieee754_sqrt+0x2c>
 80093c0:	b19d      	cbz	r5, 80093ea <__ieee754_sqrt+0x6a>
 80093c2:	4622      	mov	r2, r4
 80093c4:	4620      	mov	r0, r4
 80093c6:	4629      	mov	r1, r5
 80093c8:	f7f6 ff66 	bl	8000298 <__aeabi_dsub>
 80093cc:	4602      	mov	r2, r0
 80093ce:	460b      	mov	r3, r1
 80093d0:	f7f7 fa44 	bl	800085c <__aeabi_ddiv>
 80093d4:	e7e8      	b.n	80093a8 <__ieee754_sqrt+0x28>
 80093d6:	152a      	asrs	r2, r5, #20
 80093d8:	d115      	bne.n	8009406 <__ieee754_sqrt+0x86>
 80093da:	2000      	movs	r0, #0
 80093dc:	e009      	b.n	80093f2 <__ieee754_sqrt+0x72>
 80093de:	0acb      	lsrs	r3, r1, #11
 80093e0:	3a15      	subs	r2, #21
 80093e2:	0549      	lsls	r1, r1, #21
 80093e4:	2b00      	cmp	r3, #0
 80093e6:	d0fa      	beq.n	80093de <__ieee754_sqrt+0x5e>
 80093e8:	e7f7      	b.n	80093da <__ieee754_sqrt+0x5a>
 80093ea:	462a      	mov	r2, r5
 80093ec:	e7fa      	b.n	80093e4 <__ieee754_sqrt+0x64>
 80093ee:	005b      	lsls	r3, r3, #1
 80093f0:	3001      	adds	r0, #1
 80093f2:	02dc      	lsls	r4, r3, #11
 80093f4:	d5fb      	bpl.n	80093ee <__ieee754_sqrt+0x6e>
 80093f6:	1e44      	subs	r4, r0, #1
 80093f8:	1b12      	subs	r2, r2, r4
 80093fa:	f1c0 0420 	rsb	r4, r0, #32
 80093fe:	fa21 f404 	lsr.w	r4, r1, r4
 8009402:	4323      	orrs	r3, r4
 8009404:	4081      	lsls	r1, r0
 8009406:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800940a:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 800940e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009412:	07d2      	lsls	r2, r2, #31
 8009414:	bf5c      	itt	pl
 8009416:	005b      	lslpl	r3, r3, #1
 8009418:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 800941c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8009420:	bf58      	it	pl
 8009422:	0049      	lslpl	r1, r1, #1
 8009424:	2600      	movs	r6, #0
 8009426:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 800942a:	107f      	asrs	r7, r7, #1
 800942c:	0049      	lsls	r1, r1, #1
 800942e:	2016      	movs	r0, #22
 8009430:	4632      	mov	r2, r6
 8009432:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 8009436:	1915      	adds	r5, r2, r4
 8009438:	429d      	cmp	r5, r3
 800943a:	bfde      	ittt	le
 800943c:	192a      	addle	r2, r5, r4
 800943e:	1b5b      	suble	r3, r3, r5
 8009440:	1936      	addle	r6, r6, r4
 8009442:	0fcd      	lsrs	r5, r1, #31
 8009444:	3801      	subs	r0, #1
 8009446:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 800944a:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800944e:	ea4f 0454 	mov.w	r4, r4, lsr #1
 8009452:	d1f0      	bne.n	8009436 <__ieee754_sqrt+0xb6>
 8009454:	4605      	mov	r5, r0
 8009456:	2420      	movs	r4, #32
 8009458:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800945c:	4293      	cmp	r3, r2
 800945e:	eb0c 0e00 	add.w	lr, ip, r0
 8009462:	dc02      	bgt.n	800946a <__ieee754_sqrt+0xea>
 8009464:	d113      	bne.n	800948e <__ieee754_sqrt+0x10e>
 8009466:	458e      	cmp	lr, r1
 8009468:	d811      	bhi.n	800948e <__ieee754_sqrt+0x10e>
 800946a:	f1be 0f00 	cmp.w	lr, #0
 800946e:	eb0e 000c 	add.w	r0, lr, ip
 8009472:	da3f      	bge.n	80094f4 <__ieee754_sqrt+0x174>
 8009474:	2800      	cmp	r0, #0
 8009476:	db3d      	blt.n	80094f4 <__ieee754_sqrt+0x174>
 8009478:	f102 0801 	add.w	r8, r2, #1
 800947c:	1a9b      	subs	r3, r3, r2
 800947e:	458e      	cmp	lr, r1
 8009480:	bf88      	it	hi
 8009482:	f103 33ff 	addhi.w	r3, r3, #4294967295
 8009486:	eba1 010e 	sub.w	r1, r1, lr
 800948a:	4465      	add	r5, ip
 800948c:	4642      	mov	r2, r8
 800948e:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 8009492:	3c01      	subs	r4, #1
 8009494:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 8009498:	ea4f 0141 	mov.w	r1, r1, lsl #1
 800949c:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 80094a0:	d1dc      	bne.n	800945c <__ieee754_sqrt+0xdc>
 80094a2:	4319      	orrs	r1, r3
 80094a4:	d01b      	beq.n	80094de <__ieee754_sqrt+0x15e>
 80094a6:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 8009524 <__ieee754_sqrt+0x1a4>
 80094aa:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 8009528 <__ieee754_sqrt+0x1a8>
 80094ae:	e9da 0100 	ldrd	r0, r1, [sl]
 80094b2:	e9db 2300 	ldrd	r2, r3, [fp]
 80094b6:	f7f6 feef 	bl	8000298 <__aeabi_dsub>
 80094ba:	e9da 8900 	ldrd	r8, r9, [sl]
 80094be:	4602      	mov	r2, r0
 80094c0:	460b      	mov	r3, r1
 80094c2:	4640      	mov	r0, r8
 80094c4:	4649      	mov	r1, r9
 80094c6:	f7f7 fb1b 	bl	8000b00 <__aeabi_dcmple>
 80094ca:	b140      	cbz	r0, 80094de <__ieee754_sqrt+0x15e>
 80094cc:	f1b5 3fff 	cmp.w	r5, #4294967295
 80094d0:	e9da 0100 	ldrd	r0, r1, [sl]
 80094d4:	e9db 2300 	ldrd	r2, r3, [fp]
 80094d8:	d10e      	bne.n	80094f8 <__ieee754_sqrt+0x178>
 80094da:	3601      	adds	r6, #1
 80094dc:	4625      	mov	r5, r4
 80094de:	1073      	asrs	r3, r6, #1
 80094e0:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 80094e4:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 80094e8:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 80094ec:	086b      	lsrs	r3, r5, #1
 80094ee:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 80094f2:	e759      	b.n	80093a8 <__ieee754_sqrt+0x28>
 80094f4:	4690      	mov	r8, r2
 80094f6:	e7c1      	b.n	800947c <__ieee754_sqrt+0xfc>
 80094f8:	f7f6 fed0 	bl	800029c <__adddf3>
 80094fc:	e9da 8900 	ldrd	r8, r9, [sl]
 8009500:	4602      	mov	r2, r0
 8009502:	460b      	mov	r3, r1
 8009504:	4640      	mov	r0, r8
 8009506:	4649      	mov	r1, r9
 8009508:	f7f7 faf0 	bl	8000aec <__aeabi_dcmplt>
 800950c:	b120      	cbz	r0, 8009518 <__ieee754_sqrt+0x198>
 800950e:	1cab      	adds	r3, r5, #2
 8009510:	bf08      	it	eq
 8009512:	3601      	addeq	r6, #1
 8009514:	3502      	adds	r5, #2
 8009516:	e7e2      	b.n	80094de <__ieee754_sqrt+0x15e>
 8009518:	1c6b      	adds	r3, r5, #1
 800951a:	f023 0501 	bic.w	r5, r3, #1
 800951e:	e7de      	b.n	80094de <__ieee754_sqrt+0x15e>
 8009520:	7ff00000 	.word	0x7ff00000
 8009524:	080099a8 	.word	0x080099a8
 8009528:	080099a0 	.word	0x080099a0

0800952c <_init>:
 800952c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800952e:	bf00      	nop
 8009530:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009532:	bc08      	pop	{r3}
 8009534:	469e      	mov	lr, r3
 8009536:	4770      	bx	lr

08009538 <_fini>:
 8009538:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800953a:	bf00      	nop
 800953c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800953e:	bc08      	pop	{r3}
 8009540:	469e      	mov	lr, r3
 8009542:	4770      	bx	lr
