
SelfBalanceCar.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000fe70  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000608  08010000  08010000  00011000  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08010608  08010608  000122d8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08010608  08010608  00011608  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08010610  08010610  000122d8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08010610  08010610  00011610  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08010614  08010614  00011614  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d8  20000000  08010618  00012000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  000122d8  2**0
                  CONTENTS
 10 .bss          00001f50  200002d8  200002d8  000122d8  2**2
                  ALLOC
 11 ._user_heap_stack 00000600  20002228  20002228  000122d8  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  000122d8  2**0
                  CONTENTS, READONLY
 13 .debug_info   000165a8  00000000  00000000  00012308  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000036a0  00000000  00000000  000288b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001498  00000000  00000000  0002bf50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000fde  00000000  00000000  0002d3e8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00024e50  00000000  00000000  0002e3c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00019b55  00000000  00000000  00053216  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d1c9a  00000000  00000000  0006cd6b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      00000043  00000000  00000000  0013ea05  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00006f40  00000000  00000000  0013ea48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000007f  00000000  00000000  00145988  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d8 	.word	0x200002d8
 80001ac:	00000000 	.word	0x00000000
 80001b0:	0800ffe8 	.word	0x0800ffe8

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002dc 	.word	0x200002dc
 80001cc:	0800ffe8 	.word	0x0800ffe8

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <strlen>:
 8000270:	4603      	mov	r3, r0
 8000272:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000276:	2a00      	cmp	r2, #0
 8000278:	d1fb      	bne.n	8000272 <strlen+0x2>
 800027a:	1a18      	subs	r0, r3, r0
 800027c:	3801      	subs	r0, #1
 800027e:	4770      	bx	lr

08000280 <__aeabi_drsub>:
 8000280:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000284:	e002      	b.n	800028c <__adddf3>
 8000286:	bf00      	nop

08000288 <__aeabi_dsub>:
 8000288:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800028c <__adddf3>:
 800028c:	b530      	push	{r4, r5, lr}
 800028e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000292:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000296:	ea94 0f05 	teq	r4, r5
 800029a:	bf08      	it	eq
 800029c:	ea90 0f02 	teqeq	r0, r2
 80002a0:	bf1f      	itttt	ne
 80002a2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002a6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002aa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ae:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002b2:	f000 80e2 	beq.w	800047a <__adddf3+0x1ee>
 80002b6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ba:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002be:	bfb8      	it	lt
 80002c0:	426d      	neglt	r5, r5
 80002c2:	dd0c      	ble.n	80002de <__adddf3+0x52>
 80002c4:	442c      	add	r4, r5
 80002c6:	ea80 0202 	eor.w	r2, r0, r2
 80002ca:	ea81 0303 	eor.w	r3, r1, r3
 80002ce:	ea82 0000 	eor.w	r0, r2, r0
 80002d2:	ea83 0101 	eor.w	r1, r3, r1
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	2d36      	cmp	r5, #54	@ 0x36
 80002e0:	bf88      	it	hi
 80002e2:	bd30      	pophi	{r4, r5, pc}
 80002e4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80002e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002ec:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002f0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002f4:	d002      	beq.n	80002fc <__adddf3+0x70>
 80002f6:	4240      	negs	r0, r0
 80002f8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002fc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000300:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000304:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000308:	d002      	beq.n	8000310 <__adddf3+0x84>
 800030a:	4252      	negs	r2, r2
 800030c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000310:	ea94 0f05 	teq	r4, r5
 8000314:	f000 80a7 	beq.w	8000466 <__adddf3+0x1da>
 8000318:	f1a4 0401 	sub.w	r4, r4, #1
 800031c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000320:	db0d      	blt.n	800033e <__adddf3+0xb2>
 8000322:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000326:	fa22 f205 	lsr.w	r2, r2, r5
 800032a:	1880      	adds	r0, r0, r2
 800032c:	f141 0100 	adc.w	r1, r1, #0
 8000330:	fa03 f20e 	lsl.w	r2, r3, lr
 8000334:	1880      	adds	r0, r0, r2
 8000336:	fa43 f305 	asr.w	r3, r3, r5
 800033a:	4159      	adcs	r1, r3
 800033c:	e00e      	b.n	800035c <__adddf3+0xd0>
 800033e:	f1a5 0520 	sub.w	r5, r5, #32
 8000342:	f10e 0e20 	add.w	lr, lr, #32
 8000346:	2a01      	cmp	r2, #1
 8000348:	fa03 fc0e 	lsl.w	ip, r3, lr
 800034c:	bf28      	it	cs
 800034e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000352:	fa43 f305 	asr.w	r3, r3, r5
 8000356:	18c0      	adds	r0, r0, r3
 8000358:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800035c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000360:	d507      	bpl.n	8000372 <__adddf3+0xe6>
 8000362:	f04f 0e00 	mov.w	lr, #0
 8000366:	f1dc 0c00 	rsbs	ip, ip, #0
 800036a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800036e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000372:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000376:	d31b      	bcc.n	80003b0 <__adddf3+0x124>
 8000378:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800037c:	d30c      	bcc.n	8000398 <__adddf3+0x10c>
 800037e:	0849      	lsrs	r1, r1, #1
 8000380:	ea5f 0030 	movs.w	r0, r0, rrx
 8000384:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000388:	f104 0401 	add.w	r4, r4, #1
 800038c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000390:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000394:	f080 809a 	bcs.w	80004cc <__adddf3+0x240>
 8000398:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800039c:	bf08      	it	eq
 800039e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003a2:	f150 0000 	adcs.w	r0, r0, #0
 80003a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003aa:	ea41 0105 	orr.w	r1, r1, r5
 80003ae:	bd30      	pop	{r4, r5, pc}
 80003b0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003b4:	4140      	adcs	r0, r0
 80003b6:	eb41 0101 	adc.w	r1, r1, r1
 80003ba:	3c01      	subs	r4, #1
 80003bc:	bf28      	it	cs
 80003be:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003c2:	d2e9      	bcs.n	8000398 <__adddf3+0x10c>
 80003c4:	f091 0f00 	teq	r1, #0
 80003c8:	bf04      	itt	eq
 80003ca:	4601      	moveq	r1, r0
 80003cc:	2000      	moveq	r0, #0
 80003ce:	fab1 f381 	clz	r3, r1
 80003d2:	bf08      	it	eq
 80003d4:	3320      	addeq	r3, #32
 80003d6:	f1a3 030b 	sub.w	r3, r3, #11
 80003da:	f1b3 0220 	subs.w	r2, r3, #32
 80003de:	da0c      	bge.n	80003fa <__adddf3+0x16e>
 80003e0:	320c      	adds	r2, #12
 80003e2:	dd08      	ble.n	80003f6 <__adddf3+0x16a>
 80003e4:	f102 0c14 	add.w	ip, r2, #20
 80003e8:	f1c2 020c 	rsb	r2, r2, #12
 80003ec:	fa01 f00c 	lsl.w	r0, r1, ip
 80003f0:	fa21 f102 	lsr.w	r1, r1, r2
 80003f4:	e00c      	b.n	8000410 <__adddf3+0x184>
 80003f6:	f102 0214 	add.w	r2, r2, #20
 80003fa:	bfd8      	it	le
 80003fc:	f1c2 0c20 	rsble	ip, r2, #32
 8000400:	fa01 f102 	lsl.w	r1, r1, r2
 8000404:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000408:	bfdc      	itt	le
 800040a:	ea41 010c 	orrle.w	r1, r1, ip
 800040e:	4090      	lslle	r0, r2
 8000410:	1ae4      	subs	r4, r4, r3
 8000412:	bfa2      	ittt	ge
 8000414:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000418:	4329      	orrge	r1, r5
 800041a:	bd30      	popge	{r4, r5, pc}
 800041c:	ea6f 0404 	mvn.w	r4, r4
 8000420:	3c1f      	subs	r4, #31
 8000422:	da1c      	bge.n	800045e <__adddf3+0x1d2>
 8000424:	340c      	adds	r4, #12
 8000426:	dc0e      	bgt.n	8000446 <__adddf3+0x1ba>
 8000428:	f104 0414 	add.w	r4, r4, #20
 800042c:	f1c4 0220 	rsb	r2, r4, #32
 8000430:	fa20 f004 	lsr.w	r0, r0, r4
 8000434:	fa01 f302 	lsl.w	r3, r1, r2
 8000438:	ea40 0003 	orr.w	r0, r0, r3
 800043c:	fa21 f304 	lsr.w	r3, r1, r4
 8000440:	ea45 0103 	orr.w	r1, r5, r3
 8000444:	bd30      	pop	{r4, r5, pc}
 8000446:	f1c4 040c 	rsb	r4, r4, #12
 800044a:	f1c4 0220 	rsb	r2, r4, #32
 800044e:	fa20 f002 	lsr.w	r0, r0, r2
 8000452:	fa01 f304 	lsl.w	r3, r1, r4
 8000456:	ea40 0003 	orr.w	r0, r0, r3
 800045a:	4629      	mov	r1, r5
 800045c:	bd30      	pop	{r4, r5, pc}
 800045e:	fa21 f004 	lsr.w	r0, r1, r4
 8000462:	4629      	mov	r1, r5
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f094 0f00 	teq	r4, #0
 800046a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800046e:	bf06      	itte	eq
 8000470:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000474:	3401      	addeq	r4, #1
 8000476:	3d01      	subne	r5, #1
 8000478:	e74e      	b.n	8000318 <__adddf3+0x8c>
 800047a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800047e:	bf18      	it	ne
 8000480:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000484:	d029      	beq.n	80004da <__adddf3+0x24e>
 8000486:	ea94 0f05 	teq	r4, r5
 800048a:	bf08      	it	eq
 800048c:	ea90 0f02 	teqeq	r0, r2
 8000490:	d005      	beq.n	800049e <__adddf3+0x212>
 8000492:	ea54 0c00 	orrs.w	ip, r4, r0
 8000496:	bf04      	itt	eq
 8000498:	4619      	moveq	r1, r3
 800049a:	4610      	moveq	r0, r2
 800049c:	bd30      	pop	{r4, r5, pc}
 800049e:	ea91 0f03 	teq	r1, r3
 80004a2:	bf1e      	ittt	ne
 80004a4:	2100      	movne	r1, #0
 80004a6:	2000      	movne	r0, #0
 80004a8:	bd30      	popne	{r4, r5, pc}
 80004aa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ae:	d105      	bne.n	80004bc <__adddf3+0x230>
 80004b0:	0040      	lsls	r0, r0, #1
 80004b2:	4149      	adcs	r1, r1
 80004b4:	bf28      	it	cs
 80004b6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004ba:	bd30      	pop	{r4, r5, pc}
 80004bc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004c0:	bf3c      	itt	cc
 80004c2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004c6:	bd30      	popcc	{r4, r5, pc}
 80004c8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004cc:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004d0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004d4:	f04f 0000 	mov.w	r0, #0
 80004d8:	bd30      	pop	{r4, r5, pc}
 80004da:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004de:	bf1a      	itte	ne
 80004e0:	4619      	movne	r1, r3
 80004e2:	4610      	movne	r0, r2
 80004e4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004e8:	bf1c      	itt	ne
 80004ea:	460b      	movne	r3, r1
 80004ec:	4602      	movne	r2, r0
 80004ee:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004f2:	bf06      	itte	eq
 80004f4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004f8:	ea91 0f03 	teqeq	r1, r3
 80004fc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000500:	bd30      	pop	{r4, r5, pc}
 8000502:	bf00      	nop

08000504 <__aeabi_ui2d>:
 8000504:	f090 0f00 	teq	r0, #0
 8000508:	bf04      	itt	eq
 800050a:	2100      	moveq	r1, #0
 800050c:	4770      	bxeq	lr
 800050e:	b530      	push	{r4, r5, lr}
 8000510:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000514:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000518:	f04f 0500 	mov.w	r5, #0
 800051c:	f04f 0100 	mov.w	r1, #0
 8000520:	e750      	b.n	80003c4 <__adddf3+0x138>
 8000522:	bf00      	nop

08000524 <__aeabi_i2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800053c:	bf48      	it	mi
 800053e:	4240      	negmi	r0, r0
 8000540:	f04f 0100 	mov.w	r1, #0
 8000544:	e73e      	b.n	80003c4 <__adddf3+0x138>
 8000546:	bf00      	nop

08000548 <__aeabi_f2d>:
 8000548:	0042      	lsls	r2, r0, #1
 800054a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800054e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000552:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000556:	bf1f      	itttt	ne
 8000558:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800055c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000560:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000564:	4770      	bxne	lr
 8000566:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800056a:	bf08      	it	eq
 800056c:	4770      	bxeq	lr
 800056e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000572:	bf04      	itt	eq
 8000574:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000578:	4770      	bxeq	lr
 800057a:	b530      	push	{r4, r5, lr}
 800057c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000580:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000584:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000588:	e71c      	b.n	80003c4 <__adddf3+0x138>
 800058a:	bf00      	nop

0800058c <__aeabi_ul2d>:
 800058c:	ea50 0201 	orrs.w	r2, r0, r1
 8000590:	bf08      	it	eq
 8000592:	4770      	bxeq	lr
 8000594:	b530      	push	{r4, r5, lr}
 8000596:	f04f 0500 	mov.w	r5, #0
 800059a:	e00a      	b.n	80005b2 <__aeabi_l2d+0x16>

0800059c <__aeabi_l2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005aa:	d502      	bpl.n	80005b2 <__aeabi_l2d+0x16>
 80005ac:	4240      	negs	r0, r0
 80005ae:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005b2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005b6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005ba:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005be:	f43f aed8 	beq.w	8000372 <__adddf3+0xe6>
 80005c2:	f04f 0203 	mov.w	r2, #3
 80005c6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ca:	bf18      	it	ne
 80005cc:	3203      	addne	r2, #3
 80005ce:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005d2:	bf18      	it	ne
 80005d4:	3203      	addne	r2, #3
 80005d6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005da:	f1c2 0320 	rsb	r3, r2, #32
 80005de:	fa00 fc03 	lsl.w	ip, r0, r3
 80005e2:	fa20 f002 	lsr.w	r0, r0, r2
 80005e6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005ea:	ea40 000e 	orr.w	r0, r0, lr
 80005ee:	fa21 f102 	lsr.w	r1, r1, r2
 80005f2:	4414      	add	r4, r2
 80005f4:	e6bd      	b.n	8000372 <__adddf3+0xe6>
 80005f6:	bf00      	nop

080005f8 <__aeabi_dmul>:
 80005f8:	b570      	push	{r4, r5, r6, lr}
 80005fa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005fe:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000602:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000606:	bf1d      	ittte	ne
 8000608:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800060c:	ea94 0f0c 	teqne	r4, ip
 8000610:	ea95 0f0c 	teqne	r5, ip
 8000614:	f000 f8de 	bleq	80007d4 <__aeabi_dmul+0x1dc>
 8000618:	442c      	add	r4, r5
 800061a:	ea81 0603 	eor.w	r6, r1, r3
 800061e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000622:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000626:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800062a:	bf18      	it	ne
 800062c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000630:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000634:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000638:	d038      	beq.n	80006ac <__aeabi_dmul+0xb4>
 800063a:	fba0 ce02 	umull	ip, lr, r0, r2
 800063e:	f04f 0500 	mov.w	r5, #0
 8000642:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000646:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800064a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800064e:	f04f 0600 	mov.w	r6, #0
 8000652:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000656:	f09c 0f00 	teq	ip, #0
 800065a:	bf18      	it	ne
 800065c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000660:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000664:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000668:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800066c:	d204      	bcs.n	8000678 <__aeabi_dmul+0x80>
 800066e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000672:	416d      	adcs	r5, r5
 8000674:	eb46 0606 	adc.w	r6, r6, r6
 8000678:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800067c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000680:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000684:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000688:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800068c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000690:	bf88      	it	hi
 8000692:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000696:	d81e      	bhi.n	80006d6 <__aeabi_dmul+0xde>
 8000698:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800069c:	bf08      	it	eq
 800069e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006a2:	f150 0000 	adcs.w	r0, r0, #0
 80006a6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006aa:	bd70      	pop	{r4, r5, r6, pc}
 80006ac:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006b0:	ea46 0101 	orr.w	r1, r6, r1
 80006b4:	ea40 0002 	orr.w	r0, r0, r2
 80006b8:	ea81 0103 	eor.w	r1, r1, r3
 80006bc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006c0:	bfc2      	ittt	gt
 80006c2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006c6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	popgt	{r4, r5, r6, pc}
 80006cc:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006d0:	f04f 0e00 	mov.w	lr, #0
 80006d4:	3c01      	subs	r4, #1
 80006d6:	f300 80ab 	bgt.w	8000830 <__aeabi_dmul+0x238>
 80006da:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006de:	bfde      	ittt	le
 80006e0:	2000      	movle	r0, #0
 80006e2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80006e6:	bd70      	pople	{r4, r5, r6, pc}
 80006e8:	f1c4 0400 	rsb	r4, r4, #0
 80006ec:	3c20      	subs	r4, #32
 80006ee:	da35      	bge.n	800075c <__aeabi_dmul+0x164>
 80006f0:	340c      	adds	r4, #12
 80006f2:	dc1b      	bgt.n	800072c <__aeabi_dmul+0x134>
 80006f4:	f104 0414 	add.w	r4, r4, #20
 80006f8:	f1c4 0520 	rsb	r5, r4, #32
 80006fc:	fa00 f305 	lsl.w	r3, r0, r5
 8000700:	fa20 f004 	lsr.w	r0, r0, r4
 8000704:	fa01 f205 	lsl.w	r2, r1, r5
 8000708:	ea40 0002 	orr.w	r0, r0, r2
 800070c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000710:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000718:	fa21 f604 	lsr.w	r6, r1, r4
 800071c:	eb42 0106 	adc.w	r1, r2, r6
 8000720:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000724:	bf08      	it	eq
 8000726:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800072a:	bd70      	pop	{r4, r5, r6, pc}
 800072c:	f1c4 040c 	rsb	r4, r4, #12
 8000730:	f1c4 0520 	rsb	r5, r4, #32
 8000734:	fa00 f304 	lsl.w	r3, r0, r4
 8000738:	fa20 f005 	lsr.w	r0, r0, r5
 800073c:	fa01 f204 	lsl.w	r2, r1, r4
 8000740:	ea40 0002 	orr.w	r0, r0, r2
 8000744:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000748:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800074c:	f141 0100 	adc.w	r1, r1, #0
 8000750:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000754:	bf08      	it	eq
 8000756:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800075a:	bd70      	pop	{r4, r5, r6, pc}
 800075c:	f1c4 0520 	rsb	r5, r4, #32
 8000760:	fa00 f205 	lsl.w	r2, r0, r5
 8000764:	ea4e 0e02 	orr.w	lr, lr, r2
 8000768:	fa20 f304 	lsr.w	r3, r0, r4
 800076c:	fa01 f205 	lsl.w	r2, r1, r5
 8000770:	ea43 0302 	orr.w	r3, r3, r2
 8000774:	fa21 f004 	lsr.w	r0, r1, r4
 8000778:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800077c:	fa21 f204 	lsr.w	r2, r1, r4
 8000780:	ea20 0002 	bic.w	r0, r0, r2
 8000784:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000788:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800078c:	bf08      	it	eq
 800078e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000792:	bd70      	pop	{r4, r5, r6, pc}
 8000794:	f094 0f00 	teq	r4, #0
 8000798:	d10f      	bne.n	80007ba <__aeabi_dmul+0x1c2>
 800079a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800079e:	0040      	lsls	r0, r0, #1
 80007a0:	eb41 0101 	adc.w	r1, r1, r1
 80007a4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007a8:	bf08      	it	eq
 80007aa:	3c01      	subeq	r4, #1
 80007ac:	d0f7      	beq.n	800079e <__aeabi_dmul+0x1a6>
 80007ae:	ea41 0106 	orr.w	r1, r1, r6
 80007b2:	f095 0f00 	teq	r5, #0
 80007b6:	bf18      	it	ne
 80007b8:	4770      	bxne	lr
 80007ba:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007be:	0052      	lsls	r2, r2, #1
 80007c0:	eb43 0303 	adc.w	r3, r3, r3
 80007c4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3d01      	subeq	r5, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1c6>
 80007ce:	ea43 0306 	orr.w	r3, r3, r6
 80007d2:	4770      	bx	lr
 80007d4:	ea94 0f0c 	teq	r4, ip
 80007d8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007dc:	bf18      	it	ne
 80007de:	ea95 0f0c 	teqne	r5, ip
 80007e2:	d00c      	beq.n	80007fe <__aeabi_dmul+0x206>
 80007e4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007e8:	bf18      	it	ne
 80007ea:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007ee:	d1d1      	bne.n	8000794 <__aeabi_dmul+0x19c>
 80007f0:	ea81 0103 	eor.w	r1, r1, r3
 80007f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007f8:	f04f 0000 	mov.w	r0, #0
 80007fc:	bd70      	pop	{r4, r5, r6, pc}
 80007fe:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000802:	bf06      	itte	eq
 8000804:	4610      	moveq	r0, r2
 8000806:	4619      	moveq	r1, r3
 8000808:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080c:	d019      	beq.n	8000842 <__aeabi_dmul+0x24a>
 800080e:	ea94 0f0c 	teq	r4, ip
 8000812:	d102      	bne.n	800081a <__aeabi_dmul+0x222>
 8000814:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000818:	d113      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800081a:	ea95 0f0c 	teq	r5, ip
 800081e:	d105      	bne.n	800082c <__aeabi_dmul+0x234>
 8000820:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000824:	bf1c      	itt	ne
 8000826:	4610      	movne	r0, r2
 8000828:	4619      	movne	r1, r3
 800082a:	d10a      	bne.n	8000842 <__aeabi_dmul+0x24a>
 800082c:	ea81 0103 	eor.w	r1, r1, r3
 8000830:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000834:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000838:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800083c:	f04f 0000 	mov.w	r0, #0
 8000840:	bd70      	pop	{r4, r5, r6, pc}
 8000842:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000846:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800084a:	bd70      	pop	{r4, r5, r6, pc}

0800084c <__aeabi_ddiv>:
 800084c:	b570      	push	{r4, r5, r6, lr}
 800084e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000852:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000856:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800085a:	bf1d      	ittte	ne
 800085c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000860:	ea94 0f0c 	teqne	r4, ip
 8000864:	ea95 0f0c 	teqne	r5, ip
 8000868:	f000 f8a7 	bleq	80009ba <__aeabi_ddiv+0x16e>
 800086c:	eba4 0405 	sub.w	r4, r4, r5
 8000870:	ea81 0e03 	eor.w	lr, r1, r3
 8000874:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000878:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800087c:	f000 8088 	beq.w	8000990 <__aeabi_ddiv+0x144>
 8000880:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000884:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000888:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800088c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000890:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000894:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000898:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800089c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008a0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008a4:	429d      	cmp	r5, r3
 80008a6:	bf08      	it	eq
 80008a8:	4296      	cmpeq	r6, r2
 80008aa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ae:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008b2:	d202      	bcs.n	80008ba <__aeabi_ddiv+0x6e>
 80008b4:	085b      	lsrs	r3, r3, #1
 80008b6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ba:	1ab6      	subs	r6, r6, r2
 80008bc:	eb65 0503 	sbc.w	r5, r5, r3
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ca:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ce:	ebb6 0e02 	subs.w	lr, r6, r2
 80008d2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008d6:	bf22      	ittt	cs
 80008d8:	1ab6      	subcs	r6, r6, r2
 80008da:	4675      	movcs	r5, lr
 80008dc:	ea40 000c 	orrcs.w	r0, r0, ip
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ea:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ee:	bf22      	ittt	cs
 80008f0:	1ab6      	subcs	r6, r6, r2
 80008f2:	4675      	movcs	r5, lr
 80008f4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008f8:	085b      	lsrs	r3, r3, #1
 80008fa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008fe:	ebb6 0e02 	subs.w	lr, r6, r2
 8000902:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000906:	bf22      	ittt	cs
 8000908:	1ab6      	subcs	r6, r6, r2
 800090a:	4675      	movcs	r5, lr
 800090c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	ebb6 0e02 	subs.w	lr, r6, r2
 800091a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800091e:	bf22      	ittt	cs
 8000920:	1ab6      	subcs	r6, r6, r2
 8000922:	4675      	movcs	r5, lr
 8000924:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000928:	ea55 0e06 	orrs.w	lr, r5, r6
 800092c:	d018      	beq.n	8000960 <__aeabi_ddiv+0x114>
 800092e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000932:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000936:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800093a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800093e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000942:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000946:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800094a:	d1c0      	bne.n	80008ce <__aeabi_ddiv+0x82>
 800094c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000950:	d10b      	bne.n	800096a <__aeabi_ddiv+0x11e>
 8000952:	ea41 0100 	orr.w	r1, r1, r0
 8000956:	f04f 0000 	mov.w	r0, #0
 800095a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800095e:	e7b6      	b.n	80008ce <__aeabi_ddiv+0x82>
 8000960:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000964:	bf04      	itt	eq
 8000966:	4301      	orreq	r1, r0
 8000968:	2000      	moveq	r0, #0
 800096a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800096e:	bf88      	it	hi
 8000970:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000974:	f63f aeaf 	bhi.w	80006d6 <__aeabi_dmul+0xde>
 8000978:	ebb5 0c03 	subs.w	ip, r5, r3
 800097c:	bf04      	itt	eq
 800097e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000982:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000986:	f150 0000 	adcs.w	r0, r0, #0
 800098a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800098e:	bd70      	pop	{r4, r5, r6, pc}
 8000990:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000994:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000998:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800099c:	bfc2      	ittt	gt
 800099e:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009a2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009a6:	bd70      	popgt	{r4, r5, r6, pc}
 80009a8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009ac:	f04f 0e00 	mov.w	lr, #0
 80009b0:	3c01      	subs	r4, #1
 80009b2:	e690      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009b4:	ea45 0e06 	orr.w	lr, r5, r6
 80009b8:	e68d      	b.n	80006d6 <__aeabi_dmul+0xde>
 80009ba:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009be:	ea94 0f0c 	teq	r4, ip
 80009c2:	bf08      	it	eq
 80009c4:	ea95 0f0c 	teqeq	r5, ip
 80009c8:	f43f af3b 	beq.w	8000842 <__aeabi_dmul+0x24a>
 80009cc:	ea94 0f0c 	teq	r4, ip
 80009d0:	d10a      	bne.n	80009e8 <__aeabi_ddiv+0x19c>
 80009d2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009d6:	f47f af34 	bne.w	8000842 <__aeabi_dmul+0x24a>
 80009da:	ea95 0f0c 	teq	r5, ip
 80009de:	f47f af25 	bne.w	800082c <__aeabi_dmul+0x234>
 80009e2:	4610      	mov	r0, r2
 80009e4:	4619      	mov	r1, r3
 80009e6:	e72c      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009e8:	ea95 0f0c 	teq	r5, ip
 80009ec:	d106      	bne.n	80009fc <__aeabi_ddiv+0x1b0>
 80009ee:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009f2:	f43f aefd 	beq.w	80007f0 <__aeabi_dmul+0x1f8>
 80009f6:	4610      	mov	r0, r2
 80009f8:	4619      	mov	r1, r3
 80009fa:	e722      	b.n	8000842 <__aeabi_dmul+0x24a>
 80009fc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a00:	bf18      	it	ne
 8000a02:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a06:	f47f aec5 	bne.w	8000794 <__aeabi_dmul+0x19c>
 8000a0a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a0e:	f47f af0d 	bne.w	800082c <__aeabi_dmul+0x234>
 8000a12:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a16:	f47f aeeb 	bne.w	80007f0 <__aeabi_dmul+0x1f8>
 8000a1a:	e712      	b.n	8000842 <__aeabi_dmul+0x24a>

08000a1c <__gedf2>:
 8000a1c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a20:	e006      	b.n	8000a30 <__cmpdf2+0x4>
 8000a22:	bf00      	nop

08000a24 <__ledf2>:
 8000a24:	f04f 0c01 	mov.w	ip, #1
 8000a28:	e002      	b.n	8000a30 <__cmpdf2+0x4>
 8000a2a:	bf00      	nop

08000a2c <__cmpdf2>:
 8000a2c:	f04f 0c01 	mov.w	ip, #1
 8000a30:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a34:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a38:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a40:	bf18      	it	ne
 8000a42:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a46:	d01b      	beq.n	8000a80 <__cmpdf2+0x54>
 8000a48:	b001      	add	sp, #4
 8000a4a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a4e:	bf0c      	ite	eq
 8000a50:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a54:	ea91 0f03 	teqne	r1, r3
 8000a58:	bf02      	ittt	eq
 8000a5a:	ea90 0f02 	teqeq	r0, r2
 8000a5e:	2000      	moveq	r0, #0
 8000a60:	4770      	bxeq	lr
 8000a62:	f110 0f00 	cmn.w	r0, #0
 8000a66:	ea91 0f03 	teq	r1, r3
 8000a6a:	bf58      	it	pl
 8000a6c:	4299      	cmppl	r1, r3
 8000a6e:	bf08      	it	eq
 8000a70:	4290      	cmpeq	r0, r2
 8000a72:	bf2c      	ite	cs
 8000a74:	17d8      	asrcs	r0, r3, #31
 8000a76:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a7a:	f040 0001 	orr.w	r0, r0, #1
 8000a7e:	4770      	bx	lr
 8000a80:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a84:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a88:	d102      	bne.n	8000a90 <__cmpdf2+0x64>
 8000a8a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a8e:	d107      	bne.n	8000aa0 <__cmpdf2+0x74>
 8000a90:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d1d6      	bne.n	8000a48 <__cmpdf2+0x1c>
 8000a9a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a9e:	d0d3      	beq.n	8000a48 <__cmpdf2+0x1c>
 8000aa0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000aa4:	4770      	bx	lr
 8000aa6:	bf00      	nop

08000aa8 <__aeabi_cdrcmple>:
 8000aa8:	4684      	mov	ip, r0
 8000aaa:	4610      	mov	r0, r2
 8000aac:	4662      	mov	r2, ip
 8000aae:	468c      	mov	ip, r1
 8000ab0:	4619      	mov	r1, r3
 8000ab2:	4663      	mov	r3, ip
 8000ab4:	e000      	b.n	8000ab8 <__aeabi_cdcmpeq>
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdcmpeq>:
 8000ab8:	b501      	push	{r0, lr}
 8000aba:	f7ff ffb7 	bl	8000a2c <__cmpdf2>
 8000abe:	2800      	cmp	r0, #0
 8000ac0:	bf48      	it	mi
 8000ac2:	f110 0f00 	cmnmi.w	r0, #0
 8000ac6:	bd01      	pop	{r0, pc}

08000ac8 <__aeabi_dcmpeq>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff fff4 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ad0:	bf0c      	ite	eq
 8000ad2:	2001      	moveq	r0, #1
 8000ad4:	2000      	movne	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmplt>:
 8000adc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ae0:	f7ff ffea 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000ae4:	bf34      	ite	cc
 8000ae6:	2001      	movcc	r0, #1
 8000ae8:	2000      	movcs	r0, #0
 8000aea:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aee:	bf00      	nop

08000af0 <__aeabi_dcmple>:
 8000af0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af4:	f7ff ffe0 	bl	8000ab8 <__aeabi_cdcmpeq>
 8000af8:	bf94      	ite	ls
 8000afa:	2001      	movls	r0, #1
 8000afc:	2000      	movhi	r0, #0
 8000afe:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b02:	bf00      	nop

08000b04 <__aeabi_dcmpge>:
 8000b04:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b08:	f7ff ffce 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b0c:	bf94      	ite	ls
 8000b0e:	2001      	movls	r0, #1
 8000b10:	2000      	movhi	r0, #0
 8000b12:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b16:	bf00      	nop

08000b18 <__aeabi_dcmpgt>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff ffc4 	bl	8000aa8 <__aeabi_cdrcmple>
 8000b20:	bf34      	ite	cc
 8000b22:	2001      	movcc	r0, #1
 8000b24:	2000      	movcs	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmpun>:
 8000b2c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b30:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b34:	d102      	bne.n	8000b3c <__aeabi_dcmpun+0x10>
 8000b36:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b3a:	d10a      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b3c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x20>
 8000b46:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b4a:	d102      	bne.n	8000b52 <__aeabi_dcmpun+0x26>
 8000b4c:	f04f 0000 	mov.w	r0, #0
 8000b50:	4770      	bx	lr
 8000b52:	f04f 0001 	mov.w	r0, #1
 8000b56:	4770      	bx	lr

08000b58 <__aeabi_d2iz>:
 8000b58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d215      	bcs.n	8000b8e <__aeabi_d2iz+0x36>
 8000b62:	d511      	bpl.n	8000b88 <__aeabi_d2iz+0x30>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d912      	bls.n	8000b94 <__aeabi_d2iz+0x3c>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b82:	bf18      	it	ne
 8000b84:	4240      	negne	r0, r0
 8000b86:	4770      	bx	lr
 8000b88:	f04f 0000 	mov.w	r0, #0
 8000b8c:	4770      	bx	lr
 8000b8e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b92:	d105      	bne.n	8000ba0 <__aeabi_d2iz+0x48>
 8000b94:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b98:	bf08      	it	eq
 8000b9a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b9e:	4770      	bx	lr
 8000ba0:	f04f 0000 	mov.w	r0, #0
 8000ba4:	4770      	bx	lr
 8000ba6:	bf00      	nop

08000ba8 <__aeabi_d2uiz>:
 8000ba8:	004a      	lsls	r2, r1, #1
 8000baa:	d211      	bcs.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d211      	bcs.n	8000bd6 <__aeabi_d2uiz+0x2e>
 8000bb2:	d50d      	bpl.n	8000bd0 <__aeabi_d2uiz+0x28>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d40e      	bmi.n	8000bdc <__aeabi_d2uiz+0x34>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	fa23 f002 	lsr.w	r0, r3, r2
 8000bce:	4770      	bx	lr
 8000bd0:	f04f 0000 	mov.w	r0, #0
 8000bd4:	4770      	bx	lr
 8000bd6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bda:	d102      	bne.n	8000be2 <__aeabi_d2uiz+0x3a>
 8000bdc:	f04f 30ff 	mov.w	r0, #4294967295
 8000be0:	4770      	bx	lr
 8000be2:	f04f 0000 	mov.w	r0, #0
 8000be6:	4770      	bx	lr

08000be8 <__aeabi_d2f>:
 8000be8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bec:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000bf0:	bf24      	itt	cs
 8000bf2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000bf6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000bfa:	d90d      	bls.n	8000c18 <__aeabi_d2f+0x30>
 8000bfc:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c00:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c04:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c08:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c0c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c10:	bf08      	it	eq
 8000c12:	f020 0001 	biceq.w	r0, r0, #1
 8000c16:	4770      	bx	lr
 8000c18:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c1c:	d121      	bne.n	8000c62 <__aeabi_d2f+0x7a>
 8000c1e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c22:	bfbc      	itt	lt
 8000c24:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c28:	4770      	bxlt	lr
 8000c2a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c2e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c32:	f1c2 0218 	rsb	r2, r2, #24
 8000c36:	f1c2 0c20 	rsb	ip, r2, #32
 8000c3a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c3e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c42:	bf18      	it	ne
 8000c44:	f040 0001 	orrne.w	r0, r0, #1
 8000c48:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c4c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c50:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c54:	ea40 000c 	orr.w	r0, r0, ip
 8000c58:	fa23 f302 	lsr.w	r3, r3, r2
 8000c5c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c60:	e7cc      	b.n	8000bfc <__aeabi_d2f+0x14>
 8000c62:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c66:	d107      	bne.n	8000c78 <__aeabi_d2f+0x90>
 8000c68:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c6c:	bf1e      	ittt	ne
 8000c6e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c72:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c76:	4770      	bxne	lr
 8000c78:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c7c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c80:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c84:	4770      	bx	lr
 8000c86:	bf00      	nop

08000c88 <__aeabi_uldivmod>:
 8000c88:	b953      	cbnz	r3, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8a:	b94a      	cbnz	r2, 8000ca0 <__aeabi_uldivmod+0x18>
 8000c8c:	2900      	cmp	r1, #0
 8000c8e:	bf08      	it	eq
 8000c90:	2800      	cmpeq	r0, #0
 8000c92:	bf1c      	itt	ne
 8000c94:	f04f 31ff 	movne.w	r1, #4294967295
 8000c98:	f04f 30ff 	movne.w	r0, #4294967295
 8000c9c:	f000 b9be 	b.w	800101c <__aeabi_idiv0>
 8000ca0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000ca4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000ca8:	f000 f83c 	bl	8000d24 <__udivmoddi4>
 8000cac:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cb0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cb4:	b004      	add	sp, #16
 8000cb6:	4770      	bx	lr

08000cb8 <__aeabi_d2lz>:
 8000cb8:	b538      	push	{r3, r4, r5, lr}
 8000cba:	2200      	movs	r2, #0
 8000cbc:	2300      	movs	r3, #0
 8000cbe:	4604      	mov	r4, r0
 8000cc0:	460d      	mov	r5, r1
 8000cc2:	f7ff ff0b 	bl	8000adc <__aeabi_dcmplt>
 8000cc6:	b928      	cbnz	r0, 8000cd4 <__aeabi_d2lz+0x1c>
 8000cc8:	4620      	mov	r0, r4
 8000cca:	4629      	mov	r1, r5
 8000ccc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cd0:	f000 b80a 	b.w	8000ce8 <__aeabi_d2ulz>
 8000cd4:	4620      	mov	r0, r4
 8000cd6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cda:	f000 f805 	bl	8000ce8 <__aeabi_d2ulz>
 8000cde:	4240      	negs	r0, r0
 8000ce0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000ce4:	bd38      	pop	{r3, r4, r5, pc}
 8000ce6:	bf00      	nop

08000ce8 <__aeabi_d2ulz>:
 8000ce8:	b5d0      	push	{r4, r6, r7, lr}
 8000cea:	4b0c      	ldr	r3, [pc, #48]	@ (8000d1c <__aeabi_d2ulz+0x34>)
 8000cec:	2200      	movs	r2, #0
 8000cee:	4606      	mov	r6, r0
 8000cf0:	460f      	mov	r7, r1
 8000cf2:	f7ff fc81 	bl	80005f8 <__aeabi_dmul>
 8000cf6:	f7ff ff57 	bl	8000ba8 <__aeabi_d2uiz>
 8000cfa:	4604      	mov	r4, r0
 8000cfc:	f7ff fc02 	bl	8000504 <__aeabi_ui2d>
 8000d00:	4b07      	ldr	r3, [pc, #28]	@ (8000d20 <__aeabi_d2ulz+0x38>)
 8000d02:	2200      	movs	r2, #0
 8000d04:	f7ff fc78 	bl	80005f8 <__aeabi_dmul>
 8000d08:	4602      	mov	r2, r0
 8000d0a:	460b      	mov	r3, r1
 8000d0c:	4630      	mov	r0, r6
 8000d0e:	4639      	mov	r1, r7
 8000d10:	f7ff faba 	bl	8000288 <__aeabi_dsub>
 8000d14:	f7ff ff48 	bl	8000ba8 <__aeabi_d2uiz>
 8000d18:	4621      	mov	r1, r4
 8000d1a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d1c:	3df00000 	.word	0x3df00000
 8000d20:	41f00000 	.word	0x41f00000

08000d24 <__udivmoddi4>:
 8000d24:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d28:	9d08      	ldr	r5, [sp, #32]
 8000d2a:	468e      	mov	lr, r1
 8000d2c:	4604      	mov	r4, r0
 8000d2e:	4688      	mov	r8, r1
 8000d30:	2b00      	cmp	r3, #0
 8000d32:	d14a      	bne.n	8000dca <__udivmoddi4+0xa6>
 8000d34:	428a      	cmp	r2, r1
 8000d36:	4617      	mov	r7, r2
 8000d38:	d962      	bls.n	8000e00 <__udivmoddi4+0xdc>
 8000d3a:	fab2 f682 	clz	r6, r2
 8000d3e:	b14e      	cbz	r6, 8000d54 <__udivmoddi4+0x30>
 8000d40:	f1c6 0320 	rsb	r3, r6, #32
 8000d44:	fa01 f806 	lsl.w	r8, r1, r6
 8000d48:	fa20 f303 	lsr.w	r3, r0, r3
 8000d4c:	40b7      	lsls	r7, r6
 8000d4e:	ea43 0808 	orr.w	r8, r3, r8
 8000d52:	40b4      	lsls	r4, r6
 8000d54:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d58:	fa1f fc87 	uxth.w	ip, r7
 8000d5c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d60:	0c23      	lsrs	r3, r4, #16
 8000d62:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d66:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d6a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d6e:	429a      	cmp	r2, r3
 8000d70:	d909      	bls.n	8000d86 <__udivmoddi4+0x62>
 8000d72:	18fb      	adds	r3, r7, r3
 8000d74:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d78:	f080 80ea 	bcs.w	8000f50 <__udivmoddi4+0x22c>
 8000d7c:	429a      	cmp	r2, r3
 8000d7e:	f240 80e7 	bls.w	8000f50 <__udivmoddi4+0x22c>
 8000d82:	3902      	subs	r1, #2
 8000d84:	443b      	add	r3, r7
 8000d86:	1a9a      	subs	r2, r3, r2
 8000d88:	b2a3      	uxth	r3, r4
 8000d8a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d8e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d92:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d96:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d9a:	459c      	cmp	ip, r3
 8000d9c:	d909      	bls.n	8000db2 <__udivmoddi4+0x8e>
 8000d9e:	18fb      	adds	r3, r7, r3
 8000da0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000da4:	f080 80d6 	bcs.w	8000f54 <__udivmoddi4+0x230>
 8000da8:	459c      	cmp	ip, r3
 8000daa:	f240 80d3 	bls.w	8000f54 <__udivmoddi4+0x230>
 8000dae:	443b      	add	r3, r7
 8000db0:	3802      	subs	r0, #2
 8000db2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000db6:	eba3 030c 	sub.w	r3, r3, ip
 8000dba:	2100      	movs	r1, #0
 8000dbc:	b11d      	cbz	r5, 8000dc6 <__udivmoddi4+0xa2>
 8000dbe:	40f3      	lsrs	r3, r6
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	e9c5 3200 	strd	r3, r2, [r5]
 8000dc6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dca:	428b      	cmp	r3, r1
 8000dcc:	d905      	bls.n	8000dda <__udivmoddi4+0xb6>
 8000dce:	b10d      	cbz	r5, 8000dd4 <__udivmoddi4+0xb0>
 8000dd0:	e9c5 0100 	strd	r0, r1, [r5]
 8000dd4:	2100      	movs	r1, #0
 8000dd6:	4608      	mov	r0, r1
 8000dd8:	e7f5      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000dda:	fab3 f183 	clz	r1, r3
 8000dde:	2900      	cmp	r1, #0
 8000de0:	d146      	bne.n	8000e70 <__udivmoddi4+0x14c>
 8000de2:	4573      	cmp	r3, lr
 8000de4:	d302      	bcc.n	8000dec <__udivmoddi4+0xc8>
 8000de6:	4282      	cmp	r2, r0
 8000de8:	f200 8105 	bhi.w	8000ff6 <__udivmoddi4+0x2d2>
 8000dec:	1a84      	subs	r4, r0, r2
 8000dee:	eb6e 0203 	sbc.w	r2, lr, r3
 8000df2:	2001      	movs	r0, #1
 8000df4:	4690      	mov	r8, r2
 8000df6:	2d00      	cmp	r5, #0
 8000df8:	d0e5      	beq.n	8000dc6 <__udivmoddi4+0xa2>
 8000dfa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dfe:	e7e2      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000e00:	2a00      	cmp	r2, #0
 8000e02:	f000 8090 	beq.w	8000f26 <__udivmoddi4+0x202>
 8000e06:	fab2 f682 	clz	r6, r2
 8000e0a:	2e00      	cmp	r6, #0
 8000e0c:	f040 80a4 	bne.w	8000f58 <__udivmoddi4+0x234>
 8000e10:	1a8a      	subs	r2, r1, r2
 8000e12:	0c03      	lsrs	r3, r0, #16
 8000e14:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e18:	b280      	uxth	r0, r0
 8000e1a:	b2bc      	uxth	r4, r7
 8000e1c:	2101      	movs	r1, #1
 8000e1e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e22:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e26:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e2a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e2e:	429a      	cmp	r2, r3
 8000e30:	d907      	bls.n	8000e42 <__udivmoddi4+0x11e>
 8000e32:	18fb      	adds	r3, r7, r3
 8000e34:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e38:	d202      	bcs.n	8000e40 <__udivmoddi4+0x11c>
 8000e3a:	429a      	cmp	r2, r3
 8000e3c:	f200 80e0 	bhi.w	8001000 <__udivmoddi4+0x2dc>
 8000e40:	46c4      	mov	ip, r8
 8000e42:	1a9b      	subs	r3, r3, r2
 8000e44:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e48:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e4c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e50:	fb02 f404 	mul.w	r4, r2, r4
 8000e54:	429c      	cmp	r4, r3
 8000e56:	d907      	bls.n	8000e68 <__udivmoddi4+0x144>
 8000e58:	18fb      	adds	r3, r7, r3
 8000e5a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e5e:	d202      	bcs.n	8000e66 <__udivmoddi4+0x142>
 8000e60:	429c      	cmp	r4, r3
 8000e62:	f200 80ca 	bhi.w	8000ffa <__udivmoddi4+0x2d6>
 8000e66:	4602      	mov	r2, r0
 8000e68:	1b1b      	subs	r3, r3, r4
 8000e6a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e6e:	e7a5      	b.n	8000dbc <__udivmoddi4+0x98>
 8000e70:	f1c1 0620 	rsb	r6, r1, #32
 8000e74:	408b      	lsls	r3, r1
 8000e76:	fa22 f706 	lsr.w	r7, r2, r6
 8000e7a:	431f      	orrs	r7, r3
 8000e7c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e80:	fa20 f306 	lsr.w	r3, r0, r6
 8000e84:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e88:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e8c:	4323      	orrs	r3, r4
 8000e8e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e92:	fa1f fc87 	uxth.w	ip, r7
 8000e96:	fbbe f0f9 	udiv	r0, lr, r9
 8000e9a:	0c1c      	lsrs	r4, r3, #16
 8000e9c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ea0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ea4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ea8:	45a6      	cmp	lr, r4
 8000eaa:	fa02 f201 	lsl.w	r2, r2, r1
 8000eae:	d909      	bls.n	8000ec4 <__udivmoddi4+0x1a0>
 8000eb0:	193c      	adds	r4, r7, r4
 8000eb2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000eb6:	f080 809c 	bcs.w	8000ff2 <__udivmoddi4+0x2ce>
 8000eba:	45a6      	cmp	lr, r4
 8000ebc:	f240 8099 	bls.w	8000ff2 <__udivmoddi4+0x2ce>
 8000ec0:	3802      	subs	r0, #2
 8000ec2:	443c      	add	r4, r7
 8000ec4:	eba4 040e 	sub.w	r4, r4, lr
 8000ec8:	fa1f fe83 	uxth.w	lr, r3
 8000ecc:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ed0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ed4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ed8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000edc:	45a4      	cmp	ip, r4
 8000ede:	d908      	bls.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ee0:	193c      	adds	r4, r7, r4
 8000ee2:	f103 3eff 	add.w	lr, r3, #4294967295
 8000ee6:	f080 8082 	bcs.w	8000fee <__udivmoddi4+0x2ca>
 8000eea:	45a4      	cmp	ip, r4
 8000eec:	d97f      	bls.n	8000fee <__udivmoddi4+0x2ca>
 8000eee:	3b02      	subs	r3, #2
 8000ef0:	443c      	add	r4, r7
 8000ef2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ef6:	eba4 040c 	sub.w	r4, r4, ip
 8000efa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000efe:	4564      	cmp	r4, ip
 8000f00:	4673      	mov	r3, lr
 8000f02:	46e1      	mov	r9, ip
 8000f04:	d362      	bcc.n	8000fcc <__udivmoddi4+0x2a8>
 8000f06:	d05f      	beq.n	8000fc8 <__udivmoddi4+0x2a4>
 8000f08:	b15d      	cbz	r5, 8000f22 <__udivmoddi4+0x1fe>
 8000f0a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f0e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f12:	fa04 f606 	lsl.w	r6, r4, r6
 8000f16:	fa22 f301 	lsr.w	r3, r2, r1
 8000f1a:	431e      	orrs	r6, r3
 8000f1c:	40cc      	lsrs	r4, r1
 8000f1e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f22:	2100      	movs	r1, #0
 8000f24:	e74f      	b.n	8000dc6 <__udivmoddi4+0xa2>
 8000f26:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f2a:	0c01      	lsrs	r1, r0, #16
 8000f2c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f30:	b280      	uxth	r0, r0
 8000f32:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f36:	463b      	mov	r3, r7
 8000f38:	4638      	mov	r0, r7
 8000f3a:	463c      	mov	r4, r7
 8000f3c:	46b8      	mov	r8, r7
 8000f3e:	46be      	mov	lr, r7
 8000f40:	2620      	movs	r6, #32
 8000f42:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f46:	eba2 0208 	sub.w	r2, r2, r8
 8000f4a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f4e:	e766      	b.n	8000e1e <__udivmoddi4+0xfa>
 8000f50:	4601      	mov	r1, r0
 8000f52:	e718      	b.n	8000d86 <__udivmoddi4+0x62>
 8000f54:	4610      	mov	r0, r2
 8000f56:	e72c      	b.n	8000db2 <__udivmoddi4+0x8e>
 8000f58:	f1c6 0220 	rsb	r2, r6, #32
 8000f5c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f60:	40b7      	lsls	r7, r6
 8000f62:	40b1      	lsls	r1, r6
 8000f64:	fa20 f202 	lsr.w	r2, r0, r2
 8000f68:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f6c:	430a      	orrs	r2, r1
 8000f6e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f72:	b2bc      	uxth	r4, r7
 8000f74:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f78:	0c11      	lsrs	r1, r2, #16
 8000f7a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f7e:	fb08 f904 	mul.w	r9, r8, r4
 8000f82:	40b0      	lsls	r0, r6
 8000f84:	4589      	cmp	r9, r1
 8000f86:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f8a:	b280      	uxth	r0, r0
 8000f8c:	d93e      	bls.n	800100c <__udivmoddi4+0x2e8>
 8000f8e:	1879      	adds	r1, r7, r1
 8000f90:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f94:	d201      	bcs.n	8000f9a <__udivmoddi4+0x276>
 8000f96:	4589      	cmp	r9, r1
 8000f98:	d81f      	bhi.n	8000fda <__udivmoddi4+0x2b6>
 8000f9a:	eba1 0109 	sub.w	r1, r1, r9
 8000f9e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fa2:	fb09 f804 	mul.w	r8, r9, r4
 8000fa6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000faa:	b292      	uxth	r2, r2
 8000fac:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fb0:	4542      	cmp	r2, r8
 8000fb2:	d229      	bcs.n	8001008 <__udivmoddi4+0x2e4>
 8000fb4:	18ba      	adds	r2, r7, r2
 8000fb6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fba:	d2c4      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fbc:	4542      	cmp	r2, r8
 8000fbe:	d2c2      	bcs.n	8000f46 <__udivmoddi4+0x222>
 8000fc0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fc4:	443a      	add	r2, r7
 8000fc6:	e7be      	b.n	8000f46 <__udivmoddi4+0x222>
 8000fc8:	45f0      	cmp	r8, lr
 8000fca:	d29d      	bcs.n	8000f08 <__udivmoddi4+0x1e4>
 8000fcc:	ebbe 0302 	subs.w	r3, lr, r2
 8000fd0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000fd4:	3801      	subs	r0, #1
 8000fd6:	46e1      	mov	r9, ip
 8000fd8:	e796      	b.n	8000f08 <__udivmoddi4+0x1e4>
 8000fda:	eba7 0909 	sub.w	r9, r7, r9
 8000fde:	4449      	add	r1, r9
 8000fe0:	f1a8 0c02 	sub.w	ip, r8, #2
 8000fe4:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fe8:	fb09 f804 	mul.w	r8, r9, r4
 8000fec:	e7db      	b.n	8000fa6 <__udivmoddi4+0x282>
 8000fee:	4673      	mov	r3, lr
 8000ff0:	e77f      	b.n	8000ef2 <__udivmoddi4+0x1ce>
 8000ff2:	4650      	mov	r0, sl
 8000ff4:	e766      	b.n	8000ec4 <__udivmoddi4+0x1a0>
 8000ff6:	4608      	mov	r0, r1
 8000ff8:	e6fd      	b.n	8000df6 <__udivmoddi4+0xd2>
 8000ffa:	443b      	add	r3, r7
 8000ffc:	3a02      	subs	r2, #2
 8000ffe:	e733      	b.n	8000e68 <__udivmoddi4+0x144>
 8001000:	f1ac 0c02 	sub.w	ip, ip, #2
 8001004:	443b      	add	r3, r7
 8001006:	e71c      	b.n	8000e42 <__udivmoddi4+0x11e>
 8001008:	4649      	mov	r1, r9
 800100a:	e79c      	b.n	8000f46 <__udivmoddi4+0x222>
 800100c:	eba1 0109 	sub.w	r1, r1, r9
 8001010:	46c4      	mov	ip, r8
 8001012:	fbb1 f9fe 	udiv	r9, r1, lr
 8001016:	fb09 f804 	mul.w	r8, r9, r4
 800101a:	e7c4      	b.n	8000fa6 <__udivmoddi4+0x282>

0800101c <__aeabi_idiv0>:
 800101c:	4770      	bx	lr
 800101e:	bf00      	nop

08001020 <USB_SendString>:
extern uint8_t g_usb_rx_buffer[64];
extern volatile uint8_t g_usb_rx_flag;

// Hm gi d liu v my tnh (cho phn hi)
void USB_SendString(char* str)
{
 8001020:	b580      	push	{r7, lr}
 8001022:	b082      	sub	sp, #8
 8001024:	af00      	add	r7, sp, #0
 8001026:	6078      	str	r0, [r7, #4]
    CDC_Transmit_FS((uint8_t*)str, strlen(str));
 8001028:	6878      	ldr	r0, [r7, #4]
 800102a:	f7ff f921 	bl	8000270 <strlen>
 800102e:	4603      	mov	r3, r0
 8001030:	4619      	mov	r1, r3
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f009 f97a 	bl	800a32c <CDC_Transmit_FS>
}
 8001038:	bf00      	nop
 800103a:	3708      	adds	r7, #8
 800103c:	46bd      	mov	sp, r7
 800103e:	bd80      	pop	{r7, pc}

08001040 <MPU6050_Init>:
//* @param motor_num: 1 hoc 2
//* @param direction: 'F' (Tin), 'R' (Li), 'S' (Dng)
//* @param percentage: Tc  (0-100)
//*/
// Khi to MPU6050 (nh thc chip)
void MPU6050_Init(void) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b096      	sub	sp, #88	@ 0x58
 8001044:	af04      	add	r7, sp, #16
    uint8_t check = 0;
 8001046:	2300      	movs	r3, #0
 8001048:	f887 3046 	strb.w	r3, [r7, #70]	@ 0x46
    uint8_t data;

    // c thanh ghi WHO_AM_I (0x75)
    // Nu giao tip tt, n phi tr v 0x68
    HAL_StatusTypeDef ret = HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x75, 1, &check, 1, 1000);
 800104c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001050:	9302      	str	r3, [sp, #8]
 8001052:	2301      	movs	r3, #1
 8001054:	9301      	str	r3, [sp, #4]
 8001056:	f107 0346 	add.w	r3, r7, #70	@ 0x46
 800105a:	9300      	str	r3, [sp, #0]
 800105c:	2301      	movs	r3, #1
 800105e:	2275      	movs	r2, #117	@ 0x75
 8001060:	21d0      	movs	r1, #208	@ 0xd0
 8001062:	4824      	ldr	r0, [pc, #144]	@ (80010f4 <MPU6050_Init+0xb4>)
 8001064:	f001 ff40 	bl	8002ee8 <HAL_I2C_Mem_Read>
 8001068:	4603      	mov	r3, r0
 800106a:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47

    if (ret != HAL_OK) {
 800106e:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001072:	2b00      	cmp	r3, #0
 8001074:	d003      	beq.n	800107e <MPU6050_Init+0x3e>
        USB_SendString("Error: I2C Connect Failed! Check wires.\r\n");
 8001076:	4820      	ldr	r0, [pc, #128]	@ (80010f8 <MPU6050_Init+0xb8>)
 8001078:	f7ff ffd2 	bl	8001020 <USB_SendString>
        // Nu c c nhng ID khng phi 0x68
        char msg[64];
        sprintf(msg, "Error: Wrong ID! Read: 0x%02X (Expected 0x68)\r\n", check);
        USB_SendString(msg);
    }
}
 800107c:	e035      	b.n	80010ea <MPU6050_Init+0xaa>
    else if (check == 0x68) {
 800107e:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 8001082:	2b68      	cmp	r3, #104	@ 0x68
 8001084:	d125      	bne.n	80010d2 <MPU6050_Init+0x92>
        data = 0;
 8001086:	2300      	movs	r3, #0
 8001088:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x6B, 1, &data, 1, 1000);
 800108c:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001090:	9302      	str	r3, [sp, #8]
 8001092:	2301      	movs	r3, #1
 8001094:	9301      	str	r3, [sp, #4]
 8001096:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 800109a:	9300      	str	r3, [sp, #0]
 800109c:	2301      	movs	r3, #1
 800109e:	226b      	movs	r2, #107	@ 0x6b
 80010a0:	21d0      	movs	r1, #208	@ 0xd0
 80010a2:	4814      	ldr	r0, [pc, #80]	@ (80010f4 <MPU6050_Init+0xb4>)
 80010a4:	f001 fe26 	bl	8002cf4 <HAL_I2C_Mem_Write>
        data = 0x00;
 80010a8:	2300      	movs	r3, #0
 80010aa:	f887 3045 	strb.w	r3, [r7, #69]	@ 0x45
        HAL_I2C_Mem_Write(&hi2c1, MPU6050_ADDR, 0x1B, 1, &data, 1, 1000);
 80010ae:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80010b2:	9302      	str	r3, [sp, #8]
 80010b4:	2301      	movs	r3, #1
 80010b6:	9301      	str	r3, [sp, #4]
 80010b8:	f107 0345 	add.w	r3, r7, #69	@ 0x45
 80010bc:	9300      	str	r3, [sp, #0]
 80010be:	2301      	movs	r3, #1
 80010c0:	221b      	movs	r2, #27
 80010c2:	21d0      	movs	r1, #208	@ 0xd0
 80010c4:	480b      	ldr	r0, [pc, #44]	@ (80010f4 <MPU6050_Init+0xb4>)
 80010c6:	f001 fe15 	bl	8002cf4 <HAL_I2C_Mem_Write>
        USB_SendString("MPU6050 Init: OK (Found 0x68)\r\n");
 80010ca:	480c      	ldr	r0, [pc, #48]	@ (80010fc <MPU6050_Init+0xbc>)
 80010cc:	f7ff ffa8 	bl	8001020 <USB_SendString>
}
 80010d0:	e00b      	b.n	80010ea <MPU6050_Init+0xaa>
        sprintf(msg, "Error: Wrong ID! Read: 0x%02X (Expected 0x68)\r\n", check);
 80010d2:	f897 3046 	ldrb.w	r3, [r7, #70]	@ 0x46
 80010d6:	461a      	mov	r2, r3
 80010d8:	1d3b      	adds	r3, r7, #4
 80010da:	4909      	ldr	r1, [pc, #36]	@ (8001100 <MPU6050_Init+0xc0>)
 80010dc:	4618      	mov	r0, r3
 80010de:	f00a fca7 	bl	800ba30 <siprintf>
        USB_SendString(msg);
 80010e2:	1d3b      	adds	r3, r7, #4
 80010e4:	4618      	mov	r0, r3
 80010e6:	f7ff ff9b 	bl	8001020 <USB_SendString>
}
 80010ea:	bf00      	nop
 80010ec:	3748      	adds	r7, #72	@ 0x48
 80010ee:	46bd      	mov	sp, r7
 80010f0:	bd80      	pop	{r7, pc}
 80010f2:	bf00      	nop
 80010f4:	200002f4 	.word	0x200002f4
 80010f8:	08010000 	.word	0x08010000
 80010fc:	0801002c 	.word	0x0801002c
 8001100:	0801004c 	.word	0x0801004c
 8001104:	00000000 	.word	0x00000000

08001108 <Read_Sensor>:

// c d liu cm bin
void Read_Sensor(void) {
 8001108:	b5b0      	push	{r4, r5, r7, lr}
 800110a:	b088      	sub	sp, #32
 800110c:	af04      	add	r7, sp, #16
    uint8_t Rec_Data[14];

    // c Accel Y (0x3D)
    HAL_I2C_Mem_Read(&hi2c1, MPU6050_ADDR, 0x3B, 1, Rec_Data, 14, 1000);
 800110e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001112:	9302      	str	r3, [sp, #8]
 8001114:	230e      	movs	r3, #14
 8001116:	9301      	str	r3, [sp, #4]
 8001118:	463b      	mov	r3, r7
 800111a:	9300      	str	r3, [sp, #0]
 800111c:	2301      	movs	r3, #1
 800111e:	223b      	movs	r2, #59	@ 0x3b
 8001120:	21d0      	movs	r1, #208	@ 0xd0
 8001122:	4833      	ldr	r0, [pc, #204]	@ (80011f0 <Read_Sensor+0xe8>)
 8001124:	f001 fee0 	bl	8002ee8 <HAL_I2C_Mem_Read>

    // Accel Y (0x3D, 0x3E)
    Accel_Y_RAW = (int16_t)(Rec_Data[2] << 8 | Rec_Data[3]);
 8001128:	78bb      	ldrb	r3, [r7, #2]
 800112a:	b21b      	sxth	r3, r3
 800112c:	021b      	lsls	r3, r3, #8
 800112e:	b21a      	sxth	r2, r3
 8001130:	78fb      	ldrb	r3, [r7, #3]
 8001132:	b21b      	sxth	r3, r3
 8001134:	4313      	orrs	r3, r2
 8001136:	b21a      	sxth	r2, r3
 8001138:	4b2e      	ldr	r3, [pc, #184]	@ (80011f4 <Read_Sensor+0xec>)
 800113a:	801a      	strh	r2, [r3, #0]
    // Accel Z (0x3F, 0x40)
    Accel_Z_RAW = (int16_t)(Rec_Data[4] << 8 | Rec_Data[5]);
 800113c:	793b      	ldrb	r3, [r7, #4]
 800113e:	b21b      	sxth	r3, r3
 8001140:	021b      	lsls	r3, r3, #8
 8001142:	b21a      	sxth	r2, r3
 8001144:	797b      	ldrb	r3, [r7, #5]
 8001146:	b21b      	sxth	r3, r3
 8001148:	4313      	orrs	r3, r2
 800114a:	b21a      	sxth	r2, r3
 800114c:	4b2a      	ldr	r3, [pc, #168]	@ (80011f8 <Read_Sensor+0xf0>)
 800114e:	801a      	strh	r2, [r3, #0]
    // Gyro X (0x43, 0x44)
    Gyro_X_RAW = (int16_t)(Rec_Data[8] << 8 | Rec_Data[9]);
 8001150:	7a3b      	ldrb	r3, [r7, #8]
 8001152:	b21b      	sxth	r3, r3
 8001154:	021b      	lsls	r3, r3, #8
 8001156:	b21a      	sxth	r2, r3
 8001158:	7a7b      	ldrb	r3, [r7, #9]
 800115a:	b21b      	sxth	r3, r3
 800115c:	4313      	orrs	r3, r2
 800115e:	b21a      	sxth	r2, r3
 8001160:	4b26      	ldr	r3, [pc, #152]	@ (80011fc <Read_Sensor+0xf4>)
 8001162:	801a      	strh	r2, [r3, #0]
    // 57.296 = 180/PI
    Ax = atan2(Accel_Y_RAW, Accel_Z_RAW) * 57.296;
 8001164:	4b23      	ldr	r3, [pc, #140]	@ (80011f4 <Read_Sensor+0xec>)
 8001166:	f9b3 3000 	ldrsh.w	r3, [r3]
 800116a:	4618      	mov	r0, r3
 800116c:	f7ff f9da 	bl	8000524 <__aeabi_i2d>
 8001170:	4604      	mov	r4, r0
 8001172:	460d      	mov	r5, r1
 8001174:	4b20      	ldr	r3, [pc, #128]	@ (80011f8 <Read_Sensor+0xf0>)
 8001176:	f9b3 3000 	ldrsh.w	r3, [r3]
 800117a:	4618      	mov	r0, r3
 800117c:	f7ff f9d2 	bl	8000524 <__aeabi_i2d>
 8001180:	4602      	mov	r2, r0
 8001182:	460b      	mov	r3, r1
 8001184:	ec43 2b11 	vmov	d1, r2, r3
 8001188:	ec45 4b10 	vmov	d0, r4, r5
 800118c:	f00e fcc0 	bl	800fb10 <atan2>
 8001190:	ec51 0b10 	vmov	r0, r1, d0
 8001194:	a312      	add	r3, pc, #72	@ (adr r3, 80011e0 <Read_Sensor+0xd8>)
 8001196:	e9d3 2300 	ldrd	r2, r3, [r3]
 800119a:	f7ff fa2d 	bl	80005f8 <__aeabi_dmul>
 800119e:	4602      	mov	r2, r0
 80011a0:	460b      	mov	r3, r1
 80011a2:	4610      	mov	r0, r2
 80011a4:	4619      	mov	r1, r3
 80011a6:	f7ff fd1f 	bl	8000be8 <__aeabi_d2f>
 80011aa:	4603      	mov	r3, r0
 80011ac:	4a14      	ldr	r2, [pc, #80]	@ (8001200 <Read_Sensor+0xf8>)
 80011ae:	6013      	str	r3, [r2, #0]
    Gx = Gyro_X_RAW / 131.0;
 80011b0:	4b12      	ldr	r3, [pc, #72]	@ (80011fc <Read_Sensor+0xf4>)
 80011b2:	f9b3 3000 	ldrsh.w	r3, [r3]
 80011b6:	4618      	mov	r0, r3
 80011b8:	f7ff f9b4 	bl	8000524 <__aeabi_i2d>
 80011bc:	a30a      	add	r3, pc, #40	@ (adr r3, 80011e8 <Read_Sensor+0xe0>)
 80011be:	e9d3 2300 	ldrd	r2, r3, [r3]
 80011c2:	f7ff fb43 	bl	800084c <__aeabi_ddiv>
 80011c6:	4602      	mov	r2, r0
 80011c8:	460b      	mov	r3, r1
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fd0b 	bl	8000be8 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001204 <Read_Sensor+0xfc>)
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	bf00      	nop
 80011da:	3710      	adds	r7, #16
 80011dc:	46bd      	mov	sp, r7
 80011de:	bdb0      	pop	{r4, r5, r7, pc}
 80011e0:	53f7ced9 	.word	0x53f7ced9
 80011e4:	404ca5e3 	.word	0x404ca5e3
 80011e8:	00000000 	.word	0x00000000
 80011ec:	40606000 	.word	0x40606000
 80011f0:	200002f4 	.word	0x200002f4
 80011f4:	20000468 	.word	0x20000468
 80011f8:	2000046a 	.word	0x2000046a
 80011fc:	2000046c 	.word	0x2000046c
 8001200:	20000470 	.word	0x20000470
 8001204:	20000474 	.word	0x20000474

08001208 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 8001208:	b5b0      	push	{r4, r5, r7, lr}
 800120a:	b088      	sub	sp, #32
 800120c:	af00      	add	r7, sp, #0
 800120e:	6078      	str	r0, [r7, #4]
  if (htim->Instance == TIM5) {
 8001210:	687b      	ldr	r3, [r7, #4]
 8001212:	681b      	ldr	r3, [r3, #0]
 8001214:	4abc      	ldr	r2, [pc, #752]	@ (8001508 <HAL_TIM_PeriodElapsedCallback+0x300>)
 8001216:	4293      	cmp	r3, r2
 8001218:	f040 8167 	bne.w	80014ea <HAL_TIM_PeriodElapsedCallback+0x2e2>
	  float dt = 0.005;
 800121c:	4bbb      	ldr	r3, [pc, #748]	@ (800150c <HAL_TIM_PeriodElapsedCallback+0x304>)
 800121e:	617b      	str	r3, [r7, #20]
	        // GIAI ON 1: C CM BIN & TNH GC (Theo ti liu)
	        Read_Sensor(); // c Ax, Gx (Hm ny bn  c  code trc)
 8001220:	f7ff ff72 	bl	8001108 <Read_Sensor>
	        // B lc b (Complementary Filter): Tin Gyro 98%, Accel 2%
	        Angle_Balance = 0.98 * ((float)Angle_Balance + (float)Gx * dt) + 0.02 * (float)Ax;
 8001224:	4bba      	ldr	r3, [pc, #744]	@ (8001510 <HAL_TIM_PeriodElapsedCallback+0x308>)
 8001226:	ed93 7a00 	vldr	s14, [r3]
 800122a:	edd7 7a05 	vldr	s15, [r7, #20]
 800122e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001232:	4bb8      	ldr	r3, [pc, #736]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001234:	edd3 7a00 	vldr	s15, [r3]
 8001238:	ee77 7a27 	vadd.f32	s15, s14, s15
 800123c:	ee17 0a90 	vmov	r0, s15
 8001240:	f7ff f982 	bl	8000548 <__aeabi_f2d>
 8001244:	a3ac      	add	r3, pc, #688	@ (adr r3, 80014f8 <HAL_TIM_PeriodElapsedCallback+0x2f0>)
 8001246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800124a:	f7ff f9d5 	bl	80005f8 <__aeabi_dmul>
 800124e:	4602      	mov	r2, r0
 8001250:	460b      	mov	r3, r1
 8001252:	4614      	mov	r4, r2
 8001254:	461d      	mov	r5, r3
 8001256:	4bb0      	ldr	r3, [pc, #704]	@ (8001518 <HAL_TIM_PeriodElapsedCallback+0x310>)
 8001258:	681b      	ldr	r3, [r3, #0]
 800125a:	4618      	mov	r0, r3
 800125c:	f7ff f974 	bl	8000548 <__aeabi_f2d>
 8001260:	a3a7      	add	r3, pc, #668	@ (adr r3, 8001500 <HAL_TIM_PeriodElapsedCallback+0x2f8>)
 8001262:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001266:	f7ff f9c7 	bl	80005f8 <__aeabi_dmul>
 800126a:	4602      	mov	r2, r0
 800126c:	460b      	mov	r3, r1
 800126e:	4620      	mov	r0, r4
 8001270:	4629      	mov	r1, r5
 8001272:	f7ff f80b 	bl	800028c <__adddf3>
 8001276:	4602      	mov	r2, r0
 8001278:	460b      	mov	r3, r1
 800127a:	4610      	mov	r0, r2
 800127c:	4619      	mov	r1, r3
 800127e:	f7ff fcb3 	bl	8000be8 <__aeabi_d2f>
 8001282:	4603      	mov	r3, r0
 8001284:	4aa3      	ldr	r2, [pc, #652]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001286:	6013      	str	r3, [r2, #0]
	        // GIAI ON 2: VNG PID NGOI (ANGLE LOOP)
	        Error_Ang = Angle_Balance - Setpoint_Ang;
 8001288:	4ba2      	ldr	r3, [pc, #648]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 800128a:	ed93 7a00 	vldr	s14, [r3]
 800128e:	4ba3      	ldr	r3, [pc, #652]	@ (800151c <HAL_TIM_PeriodElapsedCallback+0x314>)
 8001290:	edd3 7a00 	vldr	s15, [r3]
 8001294:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001298:	4ba1      	ldr	r3, [pc, #644]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800129a:	edc3 7a00 	vstr	s15, [r3]
	        Integral_Ang += Error_Ang * dt;
 800129e:	4ba0      	ldr	r3, [pc, #640]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80012a0:	ed93 7a00 	vldr	s14, [r3]
 80012a4:	edd7 7a05 	vldr	s15, [r7, #20]
 80012a8:	ee27 7a27 	vmul.f32	s14, s14, s15
 80012ac:	4b9d      	ldr	r3, [pc, #628]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012ae:	edd3 7a00 	vldr	s15, [r3]
 80012b2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80012b6:	4b9b      	ldr	r3, [pc, #620]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012b8:	edc3 7a00 	vstr	s15, [r3]
	        // Kp tch phn (Anti-windup)
	        if (Integral_Ang > 200) Integral_Ang = 200;
 80012bc:	4b99      	ldr	r3, [pc, #612]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012be:	edd3 7a00 	vldr	s15, [r3]
 80012c2:	ed9f 7a99 	vldr	s14, [pc, #612]	@ 8001528 <HAL_TIM_PeriodElapsedCallback+0x320>
 80012c6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012ca:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012ce:	dd02      	ble.n	80012d6 <HAL_TIM_PeriodElapsedCallback+0xce>
 80012d0:	4b94      	ldr	r3, [pc, #592]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012d2:	4a96      	ldr	r2, [pc, #600]	@ (800152c <HAL_TIM_PeriodElapsedCallback+0x324>)
 80012d4:	601a      	str	r2, [r3, #0]
	        if (Integral_Ang < -200) Integral_Ang = -200;
 80012d6:	4b93      	ldr	r3, [pc, #588]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012d8:	edd3 7a00 	vldr	s15, [r3]
 80012dc:	ed9f 7a94 	vldr	s14, [pc, #592]	@ 8001530 <HAL_TIM_PeriodElapsedCallback+0x328>
 80012e0:	eef4 7ac7 	vcmpe.f32	s15, s14
 80012e4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80012e8:	d502      	bpl.n	80012f0 <HAL_TIM_PeriodElapsedCallback+0xe8>
 80012ea:	4b8e      	ldr	r3, [pc, #568]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 80012ec:	4a91      	ldr	r2, [pc, #580]	@ (8001534 <HAL_TIM_PeriodElapsedCallback+0x32c>)
 80012ee:	601a      	str	r2, [r3, #0]
	        float Derivative_Ang = (Error_Ang - Last_Error_Ang) / dt;
 80012f0:	4b8b      	ldr	r3, [pc, #556]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x318>)
 80012f2:	ed93 7a00 	vldr	s14, [r3]
 80012f6:	4b90      	ldr	r3, [pc, #576]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x330>)
 80012f8:	edd3 7a00 	vldr	s15, [r3]
 80012fc:	ee77 6a67 	vsub.f32	s13, s14, s15
 8001300:	ed97 7a05 	vldr	s14, [r7, #20]
 8001304:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8001308:	edc7 7a04 	vstr	s15, [r7, #16]
	        Last_Error_Ang = Error_Ang;
 800130c:	4b84      	ldr	r3, [pc, #528]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800130e:	681b      	ldr	r3, [r3, #0]
 8001310:	4a89      	ldr	r2, [pc, #548]	@ (8001538 <HAL_TIM_PeriodElapsedCallback+0x330>)
 8001312:	6013      	str	r3, [r2, #0]
	        // Cng thc PID: Out = P + I + D
	        Target_Speed = (Kp_Ang * Error_Ang) + (Ki_Ang * Integral_Ang) + (Kd_Ang * Derivative_Ang);
 8001314:	4b89      	ldr	r3, [pc, #548]	@ (800153c <HAL_TIM_PeriodElapsedCallback+0x334>)
 8001316:	ed93 7a00 	vldr	s14, [r3]
 800131a:	4b81      	ldr	r3, [pc, #516]	@ (8001520 <HAL_TIM_PeriodElapsedCallback+0x318>)
 800131c:	edd3 7a00 	vldr	s15, [r3]
 8001320:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001324:	4b86      	ldr	r3, [pc, #536]	@ (8001540 <HAL_TIM_PeriodElapsedCallback+0x338>)
 8001326:	edd3 6a00 	vldr	s13, [r3]
 800132a:	4b7e      	ldr	r3, [pc, #504]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 800132c:	edd3 7a00 	vldr	s15, [r3]
 8001330:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001334:	ee37 7a27 	vadd.f32	s14, s14, s15
 8001338:	4b82      	ldr	r3, [pc, #520]	@ (8001544 <HAL_TIM_PeriodElapsedCallback+0x33c>)
 800133a:	edd3 6a00 	vldr	s13, [r3]
 800133e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001342:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001346:	ee77 7a27 	vadd.f32	s15, s14, s15
 800134a:	4b7f      	ldr	r3, [pc, #508]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x340>)
 800134c:	edc3 7a00 	vstr	s15, [r3]
	        // GIAI ON 3: VNG PID TRONG (SPEED LOOP)
	        // 3.1. c tc  thc t Encoder (Pulse / 5ms)
	        // c timer encoder, p kiu int16_t  x l s m khi trn
	        int16_t count1 = (int16_t)__HAL_TIM_GET_COUNTER(&htim3);
 8001350:	4b7e      	ldr	r3, [pc, #504]	@ (800154c <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001352:	681b      	ldr	r3, [r3, #0]
 8001354:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001356:	81fb      	strh	r3, [r7, #14]
	        int16_t count2 = (int16_t)__HAL_TIM_GET_COUNTER(&htim4);
 8001358:	4b7d      	ldr	r3, [pc, #500]	@ (8001550 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800135a:	681b      	ldr	r3, [r3, #0]
 800135c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800135e:	81bb      	strh	r3, [r7, #12]
	        // Reset counter  o cho chu k tip theo
	        __HAL_TIM_SET_COUNTER(&htim3, 0);
 8001360:	4b7a      	ldr	r3, [pc, #488]	@ (800154c <HAL_TIM_PeriodElapsedCallback+0x344>)
 8001362:	681b      	ldr	r3, [r3, #0]
 8001364:	2200      	movs	r2, #0
 8001366:	625a      	str	r2, [r3, #36]	@ 0x24
	        __HAL_TIM_SET_COUNTER(&htim4, 0);
 8001368:	4b79      	ldr	r3, [pc, #484]	@ (8001550 <HAL_TIM_PeriodElapsedCallback+0x348>)
 800136a:	681b      	ldr	r3, [r3, #0]
 800136c:	2200      	movs	r2, #0
 800136e:	625a      	str	r2, [r3, #36]	@ 0x24
	        // Tc  trung bnh 2 bnh
	        Current_Speed = (float)(count1 + count2) / 2.0;
 8001370:	f9b7 200e 	ldrsh.w	r2, [r7, #14]
 8001374:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8001378:	4413      	add	r3, r2
 800137a:	ee07 3a90 	vmov	s15, r3
 800137e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001382:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8001386:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800138a:	4b72      	ldr	r3, [pc, #456]	@ (8001554 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 800138c:	edc3 7a00 	vstr	s15, [r3]
	        // 3.2. Tnh ton PID Tc 
	        Error_Spd = Target_Speed - Current_Speed;
 8001390:	4b6d      	ldr	r3, [pc, #436]	@ (8001548 <HAL_TIM_PeriodElapsedCallback+0x340>)
 8001392:	ed93 7a00 	vldr	s14, [r3]
 8001396:	4b6f      	ldr	r3, [pc, #444]	@ (8001554 <HAL_TIM_PeriodElapsedCallback+0x34c>)
 8001398:	edd3 7a00 	vldr	s15, [r3]
 800139c:	ee77 7a67 	vsub.f32	s15, s14, s15
 80013a0:	4b6d      	ldr	r3, [pc, #436]	@ (8001558 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80013a2:	edc3 7a00 	vstr	s15, [r3]
	        Integral_Spd += Error_Spd * dt;
 80013a6:	4b6c      	ldr	r3, [pc, #432]	@ (8001558 <HAL_TIM_PeriodElapsedCallback+0x350>)
 80013a8:	ed93 7a00 	vldr	s14, [r3]
 80013ac:	edd7 7a05 	vldr	s15, [r7, #20]
 80013b0:	ee27 7a27 	vmul.f32	s14, s14, s15
 80013b4:	4b69      	ldr	r3, [pc, #420]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013b6:	edd3 7a00 	vldr	s15, [r3]
 80013ba:	ee77 7a27 	vadd.f32	s15, s14, s15
 80013be:	4b67      	ldr	r3, [pc, #412]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013c0:	edc3 7a00 	vstr	s15, [r3]
	        // Kp tch phn tc  (Quan trng cho PWM)
	        if (Integral_Spd > 1000) Integral_Spd = 1000;
 80013c4:	4b65      	ldr	r3, [pc, #404]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013c6:	edd3 7a00 	vldr	s15, [r3]
 80013ca:	ed9f 7a65 	vldr	s14, [pc, #404]	@ 8001560 <HAL_TIM_PeriodElapsedCallback+0x358>
 80013ce:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013d6:	dd02      	ble.n	80013de <HAL_TIM_PeriodElapsedCallback+0x1d6>
 80013d8:	4b60      	ldr	r3, [pc, #384]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013da:	4a62      	ldr	r2, [pc, #392]	@ (8001564 <HAL_TIM_PeriodElapsedCallback+0x35c>)
 80013dc:	601a      	str	r2, [r3, #0]
	        if (Integral_Spd < -1000) Integral_Spd = -1000;
 80013de:	4b5f      	ldr	r3, [pc, #380]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013e0:	edd3 7a00 	vldr	s15, [r3]
 80013e4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8001568 <HAL_TIM_PeriodElapsedCallback+0x360>
 80013e8:	eef4 7ac7 	vcmpe.f32	s15, s14
 80013ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80013f0:	d502      	bpl.n	80013f8 <HAL_TIM_PeriodElapsedCallback+0x1f0>
 80013f2:	4b5a      	ldr	r3, [pc, #360]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 80013f4:	4a5d      	ldr	r2, [pc, #372]	@ (800156c <HAL_TIM_PeriodElapsedCallback+0x364>)
 80013f6:	601a      	str	r2, [r3, #0]
	        // Vng tc  thng ch cn PI (D t dng v nhiu)
	        PWM_Out = (Kp_Spd * Error_Spd) + (Ki_Spd * Integral_Spd);
 80013f8:	4b5d      	ldr	r3, [pc, #372]	@ (8001570 <HAL_TIM_PeriodElapsedCallback+0x368>)
 80013fa:	ed93 7a00 	vldr	s14, [r3]
 80013fe:	4b56      	ldr	r3, [pc, #344]	@ (8001558 <HAL_TIM_PeriodElapsedCallback+0x350>)
 8001400:	edd3 7a00 	vldr	s15, [r3]
 8001404:	ee27 7a27 	vmul.f32	s14, s14, s15
 8001408:	4b5a      	ldr	r3, [pc, #360]	@ (8001574 <HAL_TIM_PeriodElapsedCallback+0x36c>)
 800140a:	edd3 6a00 	vldr	s13, [r3]
 800140e:	4b53      	ldr	r3, [pc, #332]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 8001410:	edd3 7a00 	vldr	s15, [r3]
 8001414:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8001418:	ee77 7a27 	vadd.f32	s15, s14, s15
 800141c:	4b56      	ldr	r3, [pc, #344]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800141e:	edc3 7a00 	vstr	s15, [r3]
	        // GIAI ON 4: X L PHN CNG (HARDWARE MAPPING)
	        // 4.1. An ton: Ngt nu gc qu ln (xe ng)
	        if (Angle_Balance > 70 || Angle_Balance < -70) {
 8001422:	4b3c      	ldr	r3, [pc, #240]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001424:	edd3 7a00 	vldr	s15, [r3]
 8001428:	ed9f 7a54 	vldr	s14, [pc, #336]	@ 800157c <HAL_TIM_PeriodElapsedCallback+0x374>
 800142c:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001430:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001434:	dc09      	bgt.n	800144a <HAL_TIM_PeriodElapsedCallback+0x242>
 8001436:	4b37      	ldr	r3, [pc, #220]	@ (8001514 <HAL_TIM_PeriodElapsedCallback+0x30c>)
 8001438:	edd3 7a00 	vldr	s15, [r3]
 800143c:	ed9f 7a50 	vldr	s14, [pc, #320]	@ 8001580 <HAL_TIM_PeriodElapsedCallback+0x378>
 8001440:	eef4 7ac7 	vcmpe.f32	s15, s14
 8001444:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001448:	d50b      	bpl.n	8001462 <HAL_TIM_PeriodElapsedCallback+0x25a>
	            PWM_Out = 0;
 800144a:	4b4b      	ldr	r3, [pc, #300]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800144c:	f04f 0200 	mov.w	r2, #0
 8001450:	601a      	str	r2, [r3, #0]
	            Integral_Ang = 0; // Reset tch phn  trnh vt l khi dng li
 8001452:	4b34      	ldr	r3, [pc, #208]	@ (8001524 <HAL_TIM_PeriodElapsedCallback+0x31c>)
 8001454:	f04f 0200 	mov.w	r2, #0
 8001458:	601a      	str	r2, [r3, #0]
	            Integral_Spd = 0;
 800145a:	4b40      	ldr	r3, [pc, #256]	@ (800155c <HAL_TIM_PeriodElapsedCallback+0x354>)
 800145c:	f04f 0200 	mov.w	r2, #0
 8001460:	601a      	str	r2, [r3, #0]
	      }
	        // 4.2. Xut ra ng c
	        int final_pwm = 0;
 8001462:	2300      	movs	r3, #0
 8001464:	61fb      	str	r3, [r7, #28]
	        char dir = 'S';
 8001466:	2353      	movs	r3, #83	@ 0x53
 8001468:	76fb      	strb	r3, [r7, #27]
	        if (PWM_Out > 0) {
 800146a:	4b43      	ldr	r3, [pc, #268]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 800146c:	edd3 7a00 	vldr	s15, [r3]
 8001470:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8001474:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001478:	dd0a      	ble.n	8001490 <HAL_TIM_PeriodElapsedCallback+0x288>
	            dir = 'F'; // Tin
 800147a:	2346      	movs	r3, #70	@ 0x46
 800147c:	76fb      	strb	r3, [r7, #27]
	            final_pwm = (int)(PWM_Out);
 800147e:	4b3e      	ldr	r3, [pc, #248]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001480:	edd3 7a00 	vldr	s15, [r3]
 8001484:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001488:	ee17 3a90 	vmov	r3, s15
 800148c:	61fb      	str	r3, [r7, #28]
 800148e:	e013      	b.n	80014b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>
	        } else if (PWM_Out < 0) {
 8001490:	4b39      	ldr	r3, [pc, #228]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 8001492:	edd3 7a00 	vldr	s15, [r3]
 8001496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800149a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800149e:	d50b      	bpl.n	80014b8 <HAL_TIM_PeriodElapsedCallback+0x2b0>
	            dir = 'R'; // Li
 80014a0:	2352      	movs	r3, #82	@ 0x52
 80014a2:	76fb      	strb	r3, [r7, #27]
	            final_pwm = (int)(-PWM_Out);
 80014a4:	4b34      	ldr	r3, [pc, #208]	@ (8001578 <HAL_TIM_PeriodElapsedCallback+0x370>)
 80014a6:	edd3 7a00 	vldr	s15, [r3]
 80014aa:	eef1 7a67 	vneg.f32	s15, s15
 80014ae:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80014b2:	ee17 3a90 	vmov	r3, s15
 80014b6:	61fb      	str	r3, [r7, #28]
	        }
	        // Gii hn Max PWM (0-100 hoc 0-1000 ty Timer ca bn)
	        //  code trc max PWM ca bn l 100 (percentage)
	        if (final_pwm > 100) final_pwm = 100;
 80014b8:	69fb      	ldr	r3, [r7, #28]
 80014ba:	2b64      	cmp	r3, #100	@ 0x64
 80014bc:	dd01      	ble.n	80014c2 <HAL_TIM_PeriodElapsedCallback+0x2ba>
 80014be:	2364      	movs	r3, #100	@ 0x64
 80014c0:	61fb      	str	r3, [r7, #28]

	        // Vng cht (Deadzone compensation)
	        if (final_pwm > 0 && final_pwm < 20) final_pwm = 20;
 80014c2:	69fb      	ldr	r3, [r7, #28]
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	dd04      	ble.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x2ca>
 80014c8:	69fb      	ldr	r3, [r7, #28]
 80014ca:	2b13      	cmp	r3, #19
 80014cc:	dc01      	bgt.n	80014d2 <HAL_TIM_PeriodElapsedCallback+0x2ca>
 80014ce:	2314      	movs	r3, #20
 80014d0:	61fb      	str	r3, [r7, #28]

	        Control_Motor(1, dir, final_pwm);
 80014d2:	7efb      	ldrb	r3, [r7, #27]
 80014d4:	69fa      	ldr	r2, [r7, #28]
 80014d6:	4619      	mov	r1, r3
 80014d8:	2001      	movs	r0, #1
 80014da:	f000 f853 	bl	8001584 <Control_Motor>
	        Control_Motor(2, dir, final_pwm);
 80014de:	7efb      	ldrb	r3, [r7, #27]
 80014e0:	69fa      	ldr	r2, [r7, #28]
 80014e2:	4619      	mov	r1, r3
 80014e4:	2002      	movs	r0, #2
 80014e6:	f000 f84d 	bl	8001584 <Control_Motor>
	    }
}
 80014ea:	bf00      	nop
 80014ec:	3720      	adds	r7, #32
 80014ee:	46bd      	mov	sp, r7
 80014f0:	bdb0      	pop	{r4, r5, r7, pc}
 80014f2:	bf00      	nop
 80014f4:	f3af 8000 	nop.w
 80014f8:	f5c28f5c 	.word	0xf5c28f5c
 80014fc:	3fef5c28 	.word	0x3fef5c28
 8001500:	47ae147b 	.word	0x47ae147b
 8001504:	3f947ae1 	.word	0x3f947ae1
 8001508:	40000c00 	.word	0x40000c00
 800150c:	3ba3d70a 	.word	0x3ba3d70a
 8001510:	20000474 	.word	0x20000474
 8001514:	20000478 	.word	0x20000478
 8001518:	20000470 	.word	0x20000470
 800151c:	20000008 	.word	0x20000008
 8001520:	20000480 	.word	0x20000480
 8001524:	20000488 	.word	0x20000488
 8001528:	43480000 	.word	0x43480000
 800152c:	43480000 	.word	0x43480000
 8001530:	c3480000 	.word	0xc3480000
 8001534:	c3480000 	.word	0xc3480000
 8001538:	20000484 	.word	0x20000484
 800153c:	20000000 	.word	0x20000000
 8001540:	2000047c 	.word	0x2000047c
 8001544:	20000004 	.word	0x20000004
 8001548:	2000048c 	.word	0x2000048c
 800154c:	20000390 	.word	0x20000390
 8001550:	200003d8 	.word	0x200003d8
 8001554:	20000494 	.word	0x20000494
 8001558:	20000498 	.word	0x20000498
 800155c:	2000049c 	.word	0x2000049c
 8001560:	447a0000 	.word	0x447a0000
 8001564:	447a0000 	.word	0x447a0000
 8001568:	c47a0000 	.word	0xc47a0000
 800156c:	c47a0000 	.word	0xc47a0000
 8001570:	2000000c 	.word	0x2000000c
 8001574:	20000010 	.word	0x20000010
 8001578:	200004a4 	.word	0x200004a4
 800157c:	428c0000 	.word	0x428c0000
 8001580:	c28c0000 	.word	0xc28c0000

08001584 <Control_Motor>:

void Control_Motor(int motor_num, char direction, int percentage)
{
 8001584:	b580      	push	{r7, lr}
 8001586:	b086      	sub	sp, #24
 8001588:	af00      	add	r7, sp, #0
 800158a:	60f8      	str	r0, [r7, #12]
 800158c:	460b      	mov	r3, r1
 800158e:	607a      	str	r2, [r7, #4]
 8001590:	72fb      	strb	r3, [r7, #11]
  // 1. Chuyn i % tc  (0-100) sang gi tr PWM (0-999)
  if (percentage < 0)   percentage = 0;
 8001592:	687b      	ldr	r3, [r7, #4]
 8001594:	2b00      	cmp	r3, #0
 8001596:	da01      	bge.n	800159c <Control_Motor+0x18>
 8001598:	2300      	movs	r3, #0
 800159a:	607b      	str	r3, [r7, #4]
  if (percentage > 100) percentage = 100;
 800159c:	687b      	ldr	r3, [r7, #4]
 800159e:	2b64      	cmp	r3, #100	@ 0x64
 80015a0:	dd01      	ble.n	80015a6 <Control_Motor+0x22>
 80015a2:	2364      	movs	r3, #100	@ 0x64
 80015a4:	607b      	str	r3, [r7, #4]

  // Nu dng, tc  lun l 0
  if (direction == 'S') {
 80015a6:	7afb      	ldrb	r3, [r7, #11]
 80015a8:	2b53      	cmp	r3, #83	@ 0x53
 80015aa:	d101      	bne.n	80015b0 <Control_Motor+0x2c>
      percentage = 0;
 80015ac:	2300      	movs	r3, #0
 80015ae:	607b      	str	r3, [r7, #4]
  }

  uint32_t pwm_value = (uint32_t)(percentage * PWM_MAX_VALUE / 100.0);
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	f240 32e7 	movw	r2, #999	@ 0x3e7
 80015b6:	fb02 f303 	mul.w	r3, r2, r3
 80015ba:	4618      	mov	r0, r3
 80015bc:	f7fe ffb2 	bl	8000524 <__aeabi_i2d>
 80015c0:	f04f 0200 	mov.w	r2, #0
 80015c4:	4b34      	ldr	r3, [pc, #208]	@ (8001698 <Control_Motor+0x114>)
 80015c6:	f7ff f941 	bl	800084c <__aeabi_ddiv>
 80015ca:	4602      	mov	r2, r0
 80015cc:	460b      	mov	r3, r1
 80015ce:	4610      	mov	r0, r2
 80015d0:	4619      	mov	r1, r3
 80015d2:	f7ff fae9 	bl	8000ba8 <__aeabi_d2uiz>
 80015d6:	4603      	mov	r3, r0
 80015d8:	617b      	str	r3, [r7, #20]

  // 2. iu khin Motor 1
  if (motor_num == 1)
 80015da:	68fb      	ldr	r3, [r7, #12]
 80015dc:	2b01      	cmp	r3, #1
 80015de:	d12a      	bne.n	8001636 <Control_Motor+0xb2>
  {
      // t chiu quay
      if (direction == 'F') // Quay tin
 80015e0:	7afb      	ldrb	r3, [r7, #11]
 80015e2:	2b46      	cmp	r3, #70	@ 0x46
 80015e4:	d10a      	bne.n	80015fc <Control_Motor+0x78>
      {
          HAL_GPIO_WritePin(M1_IN1_PORT, M1_IN1_PIN, GPIO_PIN_SET);
 80015e6:	2201      	movs	r2, #1
 80015e8:	2101      	movs	r1, #1
 80015ea:	482c      	ldr	r0, [pc, #176]	@ (800169c <Control_Motor+0x118>)
 80015ec:	f001 fa24 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M1_IN2_PORT, M1_IN2_PIN, GPIO_PIN_RESET);
 80015f0:	2200      	movs	r2, #0
 80015f2:	2110      	movs	r1, #16
 80015f4:	4829      	ldr	r0, [pc, #164]	@ (800169c <Control_Motor+0x118>)
 80015f6:	f001 fa1f 	bl	8002a38 <HAL_GPIO_WritePin>
 80015fa:	e017      	b.n	800162c <Control_Motor+0xa8>
      }
      else if (direction == 'R') // Quay li
 80015fc:	7afb      	ldrb	r3, [r7, #11]
 80015fe:	2b52      	cmp	r3, #82	@ 0x52
 8001600:	d10a      	bne.n	8001618 <Control_Motor+0x94>
      {
          HAL_GPIO_WritePin(M1_IN1_PORT, M1_IN1_PIN, GPIO_PIN_RESET);
 8001602:	2200      	movs	r2, #0
 8001604:	2101      	movs	r1, #1
 8001606:	4825      	ldr	r0, [pc, #148]	@ (800169c <Control_Motor+0x118>)
 8001608:	f001 fa16 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M1_IN2_PORT, M1_IN2_PIN, GPIO_PIN_SET);
 800160c:	2201      	movs	r2, #1
 800160e:	2110      	movs	r1, #16
 8001610:	4822      	ldr	r0, [pc, #136]	@ (800169c <Control_Motor+0x118>)
 8001612:	f001 fa11 	bl	8002a38 <HAL_GPIO_WritePin>
 8001616:	e009      	b.n	800162c <Control_Motor+0xa8>
      }
      else // 'S' (Stop) - Phanh hm (Brake)
      {
          HAL_GPIO_WritePin(M1_IN1_PORT, M1_IN1_PIN, GPIO_PIN_RESET);
 8001618:	2200      	movs	r2, #0
 800161a:	2101      	movs	r1, #1
 800161c:	481f      	ldr	r0, [pc, #124]	@ (800169c <Control_Motor+0x118>)
 800161e:	f001 fa0b 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M1_IN2_PORT, M1_IN2_PIN, GPIO_PIN_RESET);
 8001622:	2200      	movs	r2, #0
 8001624:	2110      	movs	r1, #16
 8001626:	481d      	ldr	r0, [pc, #116]	@ (800169c <Control_Motor+0x118>)
 8001628:	f001 fa06 	bl	8002a38 <HAL_GPIO_WritePin>
      }

      // t tc  PWM
      __HAL_TIM_SET_COMPARE(M1_TIMER_PWM, M1_TIMER_CHANNEL, pwm_value);
 800162c:	4b1c      	ldr	r3, [pc, #112]	@ (80016a0 <Control_Motor+0x11c>)
 800162e:	681b      	ldr	r3, [r3, #0]
 8001630:	697a      	ldr	r2, [r7, #20]
 8001632:	635a      	str	r2, [r3, #52]	@ 0x34
      }

      // t tc  PWM
      __HAL_TIM_SET_COMPARE(M2_TIMER_PWM, M2_TIMER_CHANNEL, pwm_value);
  }
}
 8001634:	e02c      	b.n	8001690 <Control_Motor+0x10c>
  else if (motor_num == 2)
 8001636:	68fb      	ldr	r3, [r7, #12]
 8001638:	2b02      	cmp	r3, #2
 800163a:	d129      	bne.n	8001690 <Control_Motor+0x10c>
      if (direction == 'F') // Quay tin
 800163c:	7afb      	ldrb	r3, [r7, #11]
 800163e:	2b46      	cmp	r3, #70	@ 0x46
 8001640:	d10a      	bne.n	8001658 <Control_Motor+0xd4>
          HAL_GPIO_WritePin(M2_IN3_PORT, M2_IN3_PIN, GPIO_PIN_SET);
 8001642:	2201      	movs	r2, #1
 8001644:	2104      	movs	r1, #4
 8001646:	4815      	ldr	r0, [pc, #84]	@ (800169c <Control_Motor+0x118>)
 8001648:	f001 f9f6 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M2_IN4_PORT, M2_IN4_PIN, GPIO_PIN_RESET);
 800164c:	2200      	movs	r2, #0
 800164e:	2108      	movs	r1, #8
 8001650:	4812      	ldr	r0, [pc, #72]	@ (800169c <Control_Motor+0x118>)
 8001652:	f001 f9f1 	bl	8002a38 <HAL_GPIO_WritePin>
 8001656:	e017      	b.n	8001688 <Control_Motor+0x104>
      else if (direction == 'R') // Quay li
 8001658:	7afb      	ldrb	r3, [r7, #11]
 800165a:	2b52      	cmp	r3, #82	@ 0x52
 800165c:	d10a      	bne.n	8001674 <Control_Motor+0xf0>
          HAL_GPIO_WritePin(M2_IN3_PORT, M2_IN3_PIN, GPIO_PIN_RESET);
 800165e:	2200      	movs	r2, #0
 8001660:	2104      	movs	r1, #4
 8001662:	480e      	ldr	r0, [pc, #56]	@ (800169c <Control_Motor+0x118>)
 8001664:	f001 f9e8 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M2_IN4_PORT, M2_IN4_PIN, GPIO_PIN_SET);
 8001668:	2201      	movs	r2, #1
 800166a:	2108      	movs	r1, #8
 800166c:	480b      	ldr	r0, [pc, #44]	@ (800169c <Control_Motor+0x118>)
 800166e:	f001 f9e3 	bl	8002a38 <HAL_GPIO_WritePin>
 8001672:	e009      	b.n	8001688 <Control_Motor+0x104>
          HAL_GPIO_WritePin(M2_IN3_PORT, M2_IN3_PIN, GPIO_PIN_RESET);
 8001674:	2200      	movs	r2, #0
 8001676:	2104      	movs	r1, #4
 8001678:	4808      	ldr	r0, [pc, #32]	@ (800169c <Control_Motor+0x118>)
 800167a:	f001 f9dd 	bl	8002a38 <HAL_GPIO_WritePin>
          HAL_GPIO_WritePin(M2_IN4_PORT, M2_IN4_PIN, GPIO_PIN_RESET);
 800167e:	2200      	movs	r2, #0
 8001680:	2108      	movs	r1, #8
 8001682:	4806      	ldr	r0, [pc, #24]	@ (800169c <Control_Motor+0x118>)
 8001684:	f001 f9d8 	bl	8002a38 <HAL_GPIO_WritePin>
      __HAL_TIM_SET_COMPARE(M2_TIMER_PWM, M2_TIMER_CHANNEL, pwm_value);
 8001688:	4b05      	ldr	r3, [pc, #20]	@ (80016a0 <Control_Motor+0x11c>)
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	697a      	ldr	r2, [r7, #20]
 800168e:	639a      	str	r2, [r3, #56]	@ 0x38
}
 8001690:	bf00      	nop
 8001692:	3718      	adds	r7, #24
 8001694:	46bd      	mov	sp, r7
 8001696:	bd80      	pop	{r7, pc}
 8001698:	40590000 	.word	0x40590000
 800169c:	40020800 	.word	0x40020800
 80016a0:	20000348 	.word	0x20000348

080016a4 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80016a4:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80016a8:	b096      	sub	sp, #88	@ 0x58
 80016aa:	af04      	add	r7, sp, #16
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80016ac:	f000 fe80 	bl	80023b0 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80016b0:	f000 f966 	bl	8001980 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80016b4:	f000 fb56 	bl	8001d64 <MX_GPIO_Init>
  MX_TIM2_Init();
 80016b8:	f000 f9fa 	bl	8001ab0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80016bc:	f000 fa5c 	bl	8001b78 <MX_TIM3_Init>
  MX_TIM4_Init();
 80016c0:	f000 faae 	bl	8001c20 <MX_TIM4_Init>
  MX_USB_DEVICE_Init();
 80016c4:	f008 fd5e 	bl	800a184 <MX_USB_DEVICE_Init>
  MX_I2C1_Init();
 80016c8:	f000 f9c4 	bl	8001a54 <MX_I2C1_Init>
  MX_TIM5_Init();
 80016cc:	f000 fafc 	bl	8001cc8 <MX_TIM5_Init>
  /* USER CODE BEGIN 2 */
  // === KHI NG PWM CHO L298N ===
   // Khi ng PWM cho Motor 1 (TIM2, Channel 1)
   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);
 80016d0:	2100      	movs	r1, #0
 80016d2:	4890      	ldr	r0, [pc, #576]	@ (8001914 <main+0x270>)
 80016d4:	f004 f9d4 	bl	8005a80 <HAL_TIM_PWM_Start>
   // Khi ng PWM cho Motor 2 (TIM2, Channel 2)
   HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_2);
 80016d8:	2104      	movs	r1, #4
 80016da:	488e      	ldr	r0, [pc, #568]	@ (8001914 <main+0x270>)
 80016dc:	f004 f9d0 	bl	8005a80 <HAL_TIM_PWM_Start>

   // t tc  ban u bng 0
   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_1, 0);
 80016e0:	4b8c      	ldr	r3, [pc, #560]	@ (8001914 <main+0x270>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	2200      	movs	r2, #0
 80016e6:	635a      	str	r2, [r3, #52]	@ 0x34
   __HAL_TIM_SET_COMPARE(&htim2, TIM_CHANNEL_2, 0);
 80016e8:	4b8a      	ldr	r3, [pc, #552]	@ (8001914 <main+0x270>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	2200      	movs	r2, #0
 80016ee:	639a      	str	r2, [r3, #56]	@ 0x38

   // === KHI NG ENCODER ( sn sng) ===
   // Khi ng Encoder Motor 1 (TIM3)
   HAL_TIM_Encoder_Start(&htim3, TIM_CHANNEL_ALL);
 80016f0:	213c      	movs	r1, #60	@ 0x3c
 80016f2:	4889      	ldr	r0, [pc, #548]	@ (8001918 <main+0x274>)
 80016f4:	f004 fb32 	bl	8005d5c <HAL_TIM_Encoder_Start>
   // Khi ng Encoder Motor 2 (TIM4)
   HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL);
 80016f8:	213c      	movs	r1, #60	@ 0x3c
 80016fa:	4888      	ldr	r0, [pc, #544]	@ (800191c <main+0x278>)
 80016fc:	f004 fb2e 	bl	8005d5c <HAL_TIM_Encoder_Start>
   MPU6050_Init();
 8001700:	f7ff fc9e 	bl	8001040 <MPU6050_Init>
      HAL_Delay(50);
 8001704:	2032      	movs	r0, #50	@ 0x32
 8001706:	f000 fec5 	bl	8002494 <HAL_Delay>
   // Gi li cho khi kt ni
   USB_SendString("Motor Controller Ready. Send commands.\r\n");
 800170a:	4885      	ldr	r0, [pc, #532]	@ (8001920 <main+0x27c>)
 800170c:	f7ff fc88 	bl	8001020 <USB_SendString>
   HAL_TIM_Base_Start_IT(&htim5);
 8001710:	4884      	ldr	r0, [pc, #528]	@ (8001924 <main+0x280>)
 8001712:	f004 f8f5 	bl	8005900 <HAL_TIM_Base_Start_IT>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if (g_usb_rx_flag == 1)
 8001716:	4b84      	ldr	r3, [pc, #528]	@ (8001928 <main+0x284>)
 8001718:	781b      	ldrb	r3, [r3, #0]
 800171a:	b2db      	uxtb	r3, r3
 800171c:	2b01      	cmp	r3, #1
 800171e:	f040 80c7 	bne.w	80018b0 <main+0x20c>
	      {
	          g_usb_rx_flag = 0;
 8001722:	4b81      	ldr	r3, [pc, #516]	@ (8001928 <main+0x284>)
 8001724:	2200      	movs	r2, #0
 8001726:	701a      	strb	r2, [r3, #0]
	          char type;
	          float value;

	          // C php: P 15.5 hoc S -2.0
	          if (sscanf((char*)g_usb_rx_buffer, "%c %f", &type, &value) == 2)
 8001728:	f107 0340 	add.w	r3, r7, #64	@ 0x40
 800172c:	f107 0247 	add.w	r2, r7, #71	@ 0x47
 8001730:	497e      	ldr	r1, [pc, #504]	@ (800192c <main+0x288>)
 8001732:	487f      	ldr	r0, [pc, #508]	@ (8001930 <main+0x28c>)
 8001734:	f00a f99e 	bl	800ba74 <siscanf>
 8001738:	4603      	mov	r3, r0
 800173a:	2b02      	cmp	r3, #2
 800173c:	f040 80b8 	bne.w	80018b0 <main+0x20c>
	          {
	        	  switch(type) {
 8001740:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 8001744:	3b41      	subs	r3, #65	@ 0x41
 8001746:	2b32      	cmp	r3, #50	@ 0x32
 8001748:	f200 8086 	bhi.w	8001858 <main+0x1b4>
 800174c:	a201      	add	r2, pc, #4	@ (adr r2, 8001754 <main+0xb0>)
 800174e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001752:	bf00      	nop
 8001754:	08001821 	.word	0x08001821
 8001758:	08001829 	.word	0x08001829
 800175c:	08001831 	.word	0x08001831
 8001760:	08001851 	.word	0x08001851
 8001764:	08001859 	.word	0x08001859
 8001768:	08001859 	.word	0x08001859
 800176c:	08001859 	.word	0x08001859
 8001770:	08001859 	.word	0x08001859
 8001774:	08001849 	.word	0x08001849
 8001778:	08001859 	.word	0x08001859
 800177c:	08001859 	.word	0x08001859
 8001780:	08001859 	.word	0x08001859
 8001784:	08001859 	.word	0x08001859
 8001788:	08001859 	.word	0x08001859
 800178c:	08001859 	.word	0x08001859
 8001790:	08001841 	.word	0x08001841
 8001794:	08001859 	.word	0x08001859
 8001798:	08001859 	.word	0x08001859
 800179c:	08001839 	.word	0x08001839
 80017a0:	08001859 	.word	0x08001859
 80017a4:	08001859 	.word	0x08001859
 80017a8:	08001859 	.word	0x08001859
 80017ac:	08001859 	.word	0x08001859
 80017b0:	08001859 	.word	0x08001859
 80017b4:	08001859 	.word	0x08001859
 80017b8:	08001859 	.word	0x08001859
 80017bc:	08001859 	.word	0x08001859
 80017c0:	08001859 	.word	0x08001859
 80017c4:	08001859 	.word	0x08001859
 80017c8:	08001859 	.word	0x08001859
 80017cc:	08001859 	.word	0x08001859
 80017d0:	08001859 	.word	0x08001859
 80017d4:	08001821 	.word	0x08001821
 80017d8:	08001829 	.word	0x08001829
 80017dc:	08001831 	.word	0x08001831
 80017e0:	08001851 	.word	0x08001851
 80017e4:	08001859 	.word	0x08001859
 80017e8:	08001859 	.word	0x08001859
 80017ec:	08001859 	.word	0x08001859
 80017f0:	08001859 	.word	0x08001859
 80017f4:	08001849 	.word	0x08001849
 80017f8:	08001859 	.word	0x08001859
 80017fc:	08001859 	.word	0x08001859
 8001800:	08001859 	.word	0x08001859
 8001804:	08001859 	.word	0x08001859
 8001808:	08001859 	.word	0x08001859
 800180c:	08001859 	.word	0x08001859
 8001810:	08001841 	.word	0x08001841
 8001814:	08001859 	.word	0x08001859
 8001818:	08001859 	.word	0x08001859
 800181c:	08001839 	.word	0x08001839
	        	  				  // Vng GC (Angle Loop) - Dng A, B, C
	        	  				  case 'A': case 'a': Kp_Ang = value; break; // Thay cho Kp c
 8001820:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001822:	4a44      	ldr	r2, [pc, #272]	@ (8001934 <main+0x290>)
 8001824:	6013      	str	r3, [r2, #0]
 8001826:	e017      	b.n	8001858 <main+0x1b4>
	        	  				  case 'B': case 'b': Ki_Ang = value; break; // Thay cho Ki c
 8001828:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800182a:	4a43      	ldr	r2, [pc, #268]	@ (8001938 <main+0x294>)
 800182c:	6013      	str	r3, [r2, #0]
 800182e:	e013      	b.n	8001858 <main+0x1b4>
	        	  				  case 'C': case 'c': Kd_Ang = value; break; // Thay cho Kd c
 8001830:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001832:	4a42      	ldr	r2, [pc, #264]	@ (800193c <main+0x298>)
 8001834:	6013      	str	r3, [r2, #0]
 8001836:	e00f      	b.n	8001858 <main+0x1b4>
	        	  				  case 'S': case 's': Setpoint_Ang = value; break;
 8001838:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800183a:	4a41      	ldr	r2, [pc, #260]	@ (8001940 <main+0x29c>)
 800183c:	6013      	str	r3, [r2, #0]
 800183e:	e00b      	b.n	8001858 <main+0x1b4>

	        	  				  // Vng TC  (Speed Loop) - Dng P, I, D
	        	  				  case 'P': case 'p': Kp_Spd = value; break;
 8001840:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001842:	4a40      	ldr	r2, [pc, #256]	@ (8001944 <main+0x2a0>)
 8001844:	6013      	str	r3, [r2, #0]
 8001846:	e007      	b.n	8001858 <main+0x1b4>
	        	  				  case 'I': case 'i': Ki_Spd = value; break;
 8001848:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800184a:	4a3f      	ldr	r2, [pc, #252]	@ (8001948 <main+0x2a4>)
 800184c:	6013      	str	r3, [r2, #0]
 800184e:	e003      	b.n	8001858 <main+0x1b4>
	        	  				  case 'D': case 'd': Kd_Spd = value; break;
 8001850:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001852:	4a3e      	ldr	r2, [pc, #248]	@ (800194c <main+0x2a8>)
 8001854:	6013      	str	r3, [r2, #0]
 8001856:	bf00      	nop
	        	  			  }
	        	  			  char msg[64];
	              sprintf(msg, "SET: %c = %.2f\r\n", type, value);
 8001858:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
 800185c:	461c      	mov	r4, r3
 800185e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8001860:	4618      	mov	r0, r3
 8001862:	f7fe fe71 	bl	8000548 <__aeabi_f2d>
 8001866:	4602      	mov	r2, r0
 8001868:	460b      	mov	r3, r1
 800186a:	4638      	mov	r0, r7
 800186c:	e9cd 2300 	strd	r2, r3, [sp]
 8001870:	4622      	mov	r2, r4
 8001872:	4937      	ldr	r1, [pc, #220]	@ (8001950 <main+0x2ac>)
 8001874:	f00a f8dc 	bl	800ba30 <siprintf>
	              USB_SendString(msg);
 8001878:	463b      	mov	r3, r7
 800187a:	4618      	mov	r0, r3
 800187c:	f7ff fbd0 	bl	8001020 <USB_SendString>

	              // Reset thng s PID khi thay i  trnh git
	              Error_Ang = 0; Integral_Ang = 0; Last_Error_Ang = 0;
 8001880:	4b34      	ldr	r3, [pc, #208]	@ (8001954 <main+0x2b0>)
 8001882:	f04f 0200 	mov.w	r2, #0
 8001886:	601a      	str	r2, [r3, #0]
 8001888:	4b33      	ldr	r3, [pc, #204]	@ (8001958 <main+0x2b4>)
 800188a:	f04f 0200 	mov.w	r2, #0
 800188e:	601a      	str	r2, [r3, #0]
 8001890:	4b32      	ldr	r3, [pc, #200]	@ (800195c <main+0x2b8>)
 8001892:	f04f 0200 	mov.w	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
	              Error_Spd = 0; Integral_Spd = 0; Last_Error_Spd = 0;
 8001898:	4b31      	ldr	r3, [pc, #196]	@ (8001960 <main+0x2bc>)
 800189a:	f04f 0200 	mov.w	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	4b30      	ldr	r3, [pc, #192]	@ (8001964 <main+0x2c0>)
 80018a2:	f04f 0200 	mov.w	r2, #0
 80018a6:	601a      	str	r2, [r3, #0]
 80018a8:	4b2f      	ldr	r3, [pc, #188]	@ (8001968 <main+0x2c4>)
 80018aa:	f04f 0200 	mov.w	r2, #0
 80018ae:	601a      	str	r2, [r3, #0]
	          }
	      }

	      // --- GI DATA DEBUG (10Hz) ---
	      static uint32_t last_tick = 0;
	      if (HAL_GetTick() - last_tick > 100)
 80018b0:	f000 fde4 	bl	800247c <HAL_GetTick>
 80018b4:	4602      	mov	r2, r0
 80018b6:	4b2d      	ldr	r3, [pc, #180]	@ (800196c <main+0x2c8>)
 80018b8:	681b      	ldr	r3, [r3, #0]
 80018ba:	1ad3      	subs	r3, r2, r3
 80018bc:	2b64      	cmp	r3, #100	@ 0x64
 80018be:	f67f af2a 	bls.w	8001716 <main+0x72>
	      {
	          last_tick = HAL_GetTick();
 80018c2:	f000 fddb 	bl	800247c <HAL_GetTick>
 80018c6:	4603      	mov	r3, r0
 80018c8:	4a28      	ldr	r2, [pc, #160]	@ (800196c <main+0x2c8>)
 80018ca:	6013      	str	r3, [r2, #0]
	          char debug_msg[64];
	          // In ra Gc nghing v PWM  v  th
	          sprintf(debug_msg, "Ang:%.2f, Tgt:%.2f, PWM:%1f\r\n", Angle_Balance, Target_Speed, PWM_Out);
 80018cc:	4b28      	ldr	r3, [pc, #160]	@ (8001970 <main+0x2cc>)
 80018ce:	681b      	ldr	r3, [r3, #0]
 80018d0:	4618      	mov	r0, r3
 80018d2:	f7fe fe39 	bl	8000548 <__aeabi_f2d>
 80018d6:	4680      	mov	r8, r0
 80018d8:	4689      	mov	r9, r1
 80018da:	4b26      	ldr	r3, [pc, #152]	@ (8001974 <main+0x2d0>)
 80018dc:	681b      	ldr	r3, [r3, #0]
 80018de:	4618      	mov	r0, r3
 80018e0:	f7fe fe32 	bl	8000548 <__aeabi_f2d>
 80018e4:	4604      	mov	r4, r0
 80018e6:	460d      	mov	r5, r1
 80018e8:	4b23      	ldr	r3, [pc, #140]	@ (8001978 <main+0x2d4>)
 80018ea:	681b      	ldr	r3, [r3, #0]
 80018ec:	4618      	mov	r0, r3
 80018ee:	f7fe fe2b 	bl	8000548 <__aeabi_f2d>
 80018f2:	4602      	mov	r2, r0
 80018f4:	460b      	mov	r3, r1
 80018f6:	4638      	mov	r0, r7
 80018f8:	e9cd 2302 	strd	r2, r3, [sp, #8]
 80018fc:	e9cd 4500 	strd	r4, r5, [sp]
 8001900:	4642      	mov	r2, r8
 8001902:	464b      	mov	r3, r9
 8001904:	491d      	ldr	r1, [pc, #116]	@ (800197c <main+0x2d8>)
 8001906:	f00a f893 	bl	800ba30 <siprintf>
	          USB_SendString(debug_msg);
 800190a:	463b      	mov	r3, r7
 800190c:	4618      	mov	r0, r3
 800190e:	f7ff fb87 	bl	8001020 <USB_SendString>
  {
 8001912:	e700      	b.n	8001716 <main+0x72>
 8001914:	20000348 	.word	0x20000348
 8001918:	20000390 	.word	0x20000390
 800191c:	200003d8 	.word	0x200003d8
 8001920:	0801007c 	.word	0x0801007c
 8001924:	20000420 	.word	0x20000420
 8001928:	200017d4 	.word	0x200017d4
 800192c:	080100a8 	.word	0x080100a8
 8001930:	20001794 	.word	0x20001794
 8001934:	20000000 	.word	0x20000000
 8001938:	2000047c 	.word	0x2000047c
 800193c:	20000004 	.word	0x20000004
 8001940:	20000008 	.word	0x20000008
 8001944:	2000000c 	.word	0x2000000c
 8001948:	20000010 	.word	0x20000010
 800194c:	20000490 	.word	0x20000490
 8001950:	080100b0 	.word	0x080100b0
 8001954:	20000480 	.word	0x20000480
 8001958:	20000488 	.word	0x20000488
 800195c:	20000484 	.word	0x20000484
 8001960:	20000498 	.word	0x20000498
 8001964:	2000049c 	.word	0x2000049c
 8001968:	200004a0 	.word	0x200004a0
 800196c:	200004a8 	.word	0x200004a8
 8001970:	20000478 	.word	0x20000478
 8001974:	2000048c 	.word	0x2000048c
 8001978:	200004a4 	.word	0x200004a4
 800197c:	080100c4 	.word	0x080100c4

08001980 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001980:	b580      	push	{r7, lr}
 8001982:	b094      	sub	sp, #80	@ 0x50
 8001984:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001986:	f107 0320 	add.w	r3, r7, #32
 800198a:	2230      	movs	r2, #48	@ 0x30
 800198c:	2100      	movs	r1, #0
 800198e:	4618      	mov	r0, r3
 8001990:	f00a f8e1 	bl	800bb56 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001994:	f107 030c 	add.w	r3, r7, #12
 8001998:	2200      	movs	r2, #0
 800199a:	601a      	str	r2, [r3, #0]
 800199c:	605a      	str	r2, [r3, #4]
 800199e:	609a      	str	r2, [r3, #8]
 80019a0:	60da      	str	r2, [r3, #12]
 80019a2:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a4:	2300      	movs	r3, #0
 80019a6:	60bb      	str	r3, [r7, #8]
 80019a8:	4b28      	ldr	r3, [pc, #160]	@ (8001a4c <SystemClock_Config+0xcc>)
 80019aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019ac:	4a27      	ldr	r2, [pc, #156]	@ (8001a4c <SystemClock_Config+0xcc>)
 80019ae:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019b2:	6413      	str	r3, [r2, #64]	@ 0x40
 80019b4:	4b25      	ldr	r3, [pc, #148]	@ (8001a4c <SystemClock_Config+0xcc>)
 80019b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80019b8:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019bc:	60bb      	str	r3, [r7, #8]
 80019be:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80019c0:	2300      	movs	r3, #0
 80019c2:	607b      	str	r3, [r7, #4]
 80019c4:	4b22      	ldr	r3, [pc, #136]	@ (8001a50 <SystemClock_Config+0xd0>)
 80019c6:	681b      	ldr	r3, [r3, #0]
 80019c8:	4a21      	ldr	r2, [pc, #132]	@ (8001a50 <SystemClock_Config+0xd0>)
 80019ca:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80019ce:	6013      	str	r3, [r2, #0]
 80019d0:	4b1f      	ldr	r3, [pc, #124]	@ (8001a50 <SystemClock_Config+0xd0>)
 80019d2:	681b      	ldr	r3, [r3, #0]
 80019d4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80019d8:	607b      	str	r3, [r7, #4]
 80019da:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019dc:	2301      	movs	r3, #1
 80019de:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019e0:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019e4:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e6:	2302      	movs	r3, #2
 80019e8:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ea:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 80019ee:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 4;
 80019f0:	2304      	movs	r3, #4
 80019f2:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80019f4:	23a8      	movs	r3, #168	@ 0xa8
 80019f6:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80019f8:	2302      	movs	r3, #2
 80019fa:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80019fc:	2307      	movs	r3, #7
 80019fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001a00:	f107 0320 	add.w	r3, r7, #32
 8001a04:	4618      	mov	r0, r3
 8001a06:	f003 faa7 	bl	8004f58 <HAL_RCC_OscConfig>
 8001a0a:	4603      	mov	r3, r0
 8001a0c:	2b00      	cmp	r3, #0
 8001a0e:	d001      	beq.n	8001a14 <SystemClock_Config+0x94>
  {
    Error_Handler();
 8001a10:	f000 fa14 	bl	8001e3c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a14:	230f      	movs	r3, #15
 8001a16:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a18:	2302      	movs	r3, #2
 8001a1a:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001a20:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8001a24:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8001a26:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001a2a:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8001a2c:	f107 030c 	add.w	r3, r7, #12
 8001a30:	2105      	movs	r1, #5
 8001a32:	4618      	mov	r0, r3
 8001a34:	f003 fd08 	bl	8005448 <HAL_RCC_ClockConfig>
 8001a38:	4603      	mov	r3, r0
 8001a3a:	2b00      	cmp	r3, #0
 8001a3c:	d001      	beq.n	8001a42 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8001a3e:	f000 f9fd 	bl	8001e3c <Error_Handler>
  }
}
 8001a42:	bf00      	nop
 8001a44:	3750      	adds	r7, #80	@ 0x50
 8001a46:	46bd      	mov	sp, r7
 8001a48:	bd80      	pop	{r7, pc}
 8001a4a:	bf00      	nop
 8001a4c:	40023800 	.word	0x40023800
 8001a50:	40007000 	.word	0x40007000

08001a54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001a54:	b580      	push	{r7, lr}
 8001a56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001a58:	4b12      	ldr	r3, [pc, #72]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a5a:	4a13      	ldr	r2, [pc, #76]	@ (8001aa8 <MX_I2C1_Init+0x54>)
 8001a5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 8001a5e:	4b11      	ldr	r3, [pc, #68]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a60:	4a12      	ldr	r2, [pc, #72]	@ (8001aac <MX_I2C1_Init+0x58>)
 8001a62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001a64:	4b0f      	ldr	r3, [pc, #60]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a66:	2200      	movs	r2, #0
 8001a68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001a6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a6c:	2200      	movs	r2, #0
 8001a6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001a70:	4b0c      	ldr	r3, [pc, #48]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001a76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001a78:	4b0a      	ldr	r3, [pc, #40]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001a7e:	4b09      	ldr	r3, [pc, #36]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001a84:	4b07      	ldr	r3, [pc, #28]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001a8a:	4b06      	ldr	r3, [pc, #24]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001a90:	4804      	ldr	r0, [pc, #16]	@ (8001aa4 <MX_I2C1_Init+0x50>)
 8001a92:	f000 ffeb 	bl	8002a6c <HAL_I2C_Init>
 8001a96:	4603      	mov	r3, r0
 8001a98:	2b00      	cmp	r3, #0
 8001a9a:	d001      	beq.n	8001aa0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001a9c:	f000 f9ce 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001aa0:	bf00      	nop
 8001aa2:	bd80      	pop	{r7, pc}
 8001aa4:	200002f4 	.word	0x200002f4
 8001aa8:	40005400 	.word	0x40005400
 8001aac:	00061a80 	.word	0x00061a80

08001ab0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ab0:	b580      	push	{r7, lr}
 8001ab2:	b08a      	sub	sp, #40	@ 0x28
 8001ab4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ab6:	f107 0320 	add.w	r3, r7, #32
 8001aba:	2200      	movs	r2, #0
 8001abc:	601a      	str	r2, [r3, #0]
 8001abe:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8001ac0:	1d3b      	adds	r3, r7, #4
 8001ac2:	2200      	movs	r2, #0
 8001ac4:	601a      	str	r2, [r3, #0]
 8001ac6:	605a      	str	r2, [r3, #4]
 8001ac8:	609a      	str	r2, [r3, #8]
 8001aca:	60da      	str	r2, [r3, #12]
 8001acc:	611a      	str	r2, [r3, #16]
 8001ace:	615a      	str	r2, [r3, #20]
 8001ad0:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8001ad2:	4b28      	ldr	r3, [pc, #160]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001ad4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001ad8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 83;
 8001ada:	4b26      	ldr	r3, [pc, #152]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001adc:	2253      	movs	r2, #83	@ 0x53
 8001ade:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ae0:	4b24      	ldr	r3, [pc, #144]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001ae2:	2200      	movs	r2, #0
 8001ae4:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8001ae6:	4b23      	ldr	r3, [pc, #140]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001ae8:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8001aec:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001aee:	4b21      	ldr	r3, [pc, #132]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001af4:	4b1f      	ldr	r3, [pc, #124]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8001afa:	481e      	ldr	r0, [pc, #120]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001afc:	f003 ff70 	bl	80059e0 <HAL_TIM_PWM_Init>
 8001b00:	4603      	mov	r3, r0
 8001b02:	2b00      	cmp	r3, #0
 8001b04:	d001      	beq.n	8001b0a <MX_TIM2_Init+0x5a>
  {
    Error_Handler();
 8001b06:	f000 f999 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001b0e:	2300      	movs	r3, #0
 8001b10:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8001b12:	f107 0320 	add.w	r3, r7, #32
 8001b16:	4619      	mov	r1, r3
 8001b18:	4816      	ldr	r0, [pc, #88]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001b1a:	f004 ff65 	bl	80069e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001b1e:	4603      	mov	r3, r0
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	d001      	beq.n	8001b28 <MX_TIM2_Init+0x78>
  {
    Error_Handler();
 8001b24:	f000 f98a 	bl	8001e3c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8001b28:	2360      	movs	r3, #96	@ 0x60
 8001b2a:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 0;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8001b30:	2300      	movs	r3, #0
 8001b32:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8001b34:	2300      	movs	r3, #0
 8001b36:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8001b38:	1d3b      	adds	r3, r7, #4
 8001b3a:	2200      	movs	r2, #0
 8001b3c:	4619      	mov	r1, r3
 8001b3e:	480d      	ldr	r0, [pc, #52]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001b40:	f004 fa8a 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8001b44:	4603      	mov	r3, r0
 8001b46:	2b00      	cmp	r3, #0
 8001b48:	d001      	beq.n	8001b4e <MX_TIM2_Init+0x9e>
  {
    Error_Handler();
 8001b4a:	f000 f977 	bl	8001e3c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8001b4e:	1d3b      	adds	r3, r7, #4
 8001b50:	2204      	movs	r2, #4
 8001b52:	4619      	mov	r1, r3
 8001b54:	4807      	ldr	r0, [pc, #28]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001b56:	f004 fa7f 	bl	8006058 <HAL_TIM_PWM_ConfigChannel>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	2b00      	cmp	r3, #0
 8001b5e:	d001      	beq.n	8001b64 <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8001b60:	f000 f96c 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8001b64:	4803      	ldr	r0, [pc, #12]	@ (8001b74 <MX_TIM2_Init+0xc4>)
 8001b66:	f000 faa5 	bl	80020b4 <HAL_TIM_MspPostInit>

}
 8001b6a:	bf00      	nop
 8001b6c:	3728      	adds	r7, #40	@ 0x28
 8001b6e:	46bd      	mov	sp, r7
 8001b70:	bd80      	pop	{r7, pc}
 8001b72:	bf00      	nop
 8001b74:	20000348 	.word	0x20000348

08001b78 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b78:	b580      	push	{r7, lr}
 8001b7a:	b08c      	sub	sp, #48	@ 0x30
 8001b7c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001b7e:	f107 030c 	add.w	r3, r7, #12
 8001b82:	2224      	movs	r2, #36	@ 0x24
 8001b84:	2100      	movs	r1, #0
 8001b86:	4618      	mov	r0, r3
 8001b88:	f009 ffe5 	bl	800bb56 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001b8c:	1d3b      	adds	r3, r7, #4
 8001b8e:	2200      	movs	r2, #0
 8001b90:	601a      	str	r2, [r3, #0]
 8001b92:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8001b94:	4b20      	ldr	r3, [pc, #128]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001b96:	4a21      	ldr	r2, [pc, #132]	@ (8001c1c <MX_TIM3_Init+0xa4>)
 8001b98:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 8001b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001ba2:	2200      	movs	r2, #0
 8001ba4:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8001ba6:	4b1c      	ldr	r3, [pc, #112]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001ba8:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001bac:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001bae:	4b1a      	ldr	r3, [pc, #104]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001bb0:	2200      	movs	r2, #0
 8001bb2:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bb4:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001bb6:	2200      	movs	r2, #0
 8001bb8:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001bba:	2303      	movs	r3, #3
 8001bbc:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001bbe:	2300      	movs	r3, #0
 8001bc0:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001bc2:	2301      	movs	r3, #1
 8001bc4:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001bc6:	2300      	movs	r3, #0
 8001bc8:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001bca:	2300      	movs	r3, #0
 8001bcc:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001bce:	2300      	movs	r3, #0
 8001bd0:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001bd2:	2301      	movs	r3, #1
 8001bd4:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001bd6:	2300      	movs	r3, #0
 8001bd8:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001bda:	2300      	movs	r3, #0
 8001bdc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 8001bde:	f107 030c 	add.w	r3, r7, #12
 8001be2:	4619      	mov	r1, r3
 8001be4:	480c      	ldr	r0, [pc, #48]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001be6:	f004 f813 	bl	8005c10 <HAL_TIM_Encoder_Init>
 8001bea:	4603      	mov	r3, r0
 8001bec:	2b00      	cmp	r3, #0
 8001bee:	d001      	beq.n	8001bf4 <MX_TIM3_Init+0x7c>
  {
    Error_Handler();
 8001bf0:	f000 f924 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	4805      	ldr	r0, [pc, #20]	@ (8001c18 <MX_TIM3_Init+0xa0>)
 8001c02:	f004 fef1 	bl	80069e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001c06:	4603      	mov	r3, r0
 8001c08:	2b00      	cmp	r3, #0
 8001c0a:	d001      	beq.n	8001c10 <MX_TIM3_Init+0x98>
  {
    Error_Handler();
 8001c0c:	f000 f916 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8001c10:	bf00      	nop
 8001c12:	3730      	adds	r7, #48	@ 0x30
 8001c14:	46bd      	mov	sp, r7
 8001c16:	bd80      	pop	{r7, pc}
 8001c18:	20000390 	.word	0x20000390
 8001c1c:	40000400 	.word	0x40000400

08001c20 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001c20:	b580      	push	{r7, lr}
 8001c22:	b08c      	sub	sp, #48	@ 0x30
 8001c24:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8001c26:	f107 030c 	add.w	r3, r7, #12
 8001c2a:	2224      	movs	r2, #36	@ 0x24
 8001c2c:	2100      	movs	r1, #0
 8001c2e:	4618      	mov	r0, r3
 8001c30:	f009 ff91 	bl	800bb56 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001c34:	1d3b      	adds	r3, r7, #4
 8001c36:	2200      	movs	r2, #0
 8001c38:	601a      	str	r2, [r3, #0]
 8001c3a:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8001c3c:	4b20      	ldr	r3, [pc, #128]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c3e:	4a21      	ldr	r2, [pc, #132]	@ (8001cc4 <MX_TIM4_Init+0xa4>)
 8001c40:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8001c42:	4b1f      	ldr	r3, [pc, #124]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c44:	2200      	movs	r2, #0
 8001c46:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001c48:	4b1d      	ldr	r3, [pc, #116]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c4a:	2200      	movs	r2, #0
 8001c4c:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8001c4e:	4b1c      	ldr	r3, [pc, #112]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c50:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8001c54:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001c56:	4b1a      	ldr	r3, [pc, #104]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c58:	2200      	movs	r2, #0
 8001c5a:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001c5c:	4b18      	ldr	r3, [pc, #96]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c5e:	2200      	movs	r2, #0
 8001c60:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8001c62:	2303      	movs	r3, #3
 8001c64:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8001c66:	2300      	movs	r3, #0
 8001c68:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8001c6a:	2301      	movs	r3, #1
 8001c6c:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8001c72:	2300      	movs	r3, #0
 8001c74:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8001c76:	2300      	movs	r3, #0
 8001c78:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8001c7a:	2301      	movs	r3, #1
 8001c7c:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8001c7e:	2300      	movs	r3, #0
 8001c80:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8001c82:	2300      	movs	r3, #0
 8001c84:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8001c86:	f107 030c 	add.w	r3, r7, #12
 8001c8a:	4619      	mov	r1, r3
 8001c8c:	480c      	ldr	r0, [pc, #48]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001c8e:	f003 ffbf 	bl	8005c10 <HAL_TIM_Encoder_Init>
 8001c92:	4603      	mov	r3, r0
 8001c94:	2b00      	cmp	r3, #0
 8001c96:	d001      	beq.n	8001c9c <MX_TIM4_Init+0x7c>
  {
    Error_Handler();
 8001c98:	f000 f8d0 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001ca0:	2300      	movs	r3, #0
 8001ca2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8001ca4:	1d3b      	adds	r3, r7, #4
 8001ca6:	4619      	mov	r1, r3
 8001ca8:	4805      	ldr	r0, [pc, #20]	@ (8001cc0 <MX_TIM4_Init+0xa0>)
 8001caa:	f004 fe9d 	bl	80069e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001cae:	4603      	mov	r3, r0
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d001      	beq.n	8001cb8 <MX_TIM4_Init+0x98>
  {
    Error_Handler();
 8001cb4:	f000 f8c2 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001cb8:	bf00      	nop
 8001cba:	3730      	adds	r7, #48	@ 0x30
 8001cbc:	46bd      	mov	sp, r7
 8001cbe:	bd80      	pop	{r7, pc}
 8001cc0:	200003d8 	.word	0x200003d8
 8001cc4:	40000800 	.word	0x40000800

08001cc8 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001cc8:	b580      	push	{r7, lr}
 8001cca:	b086      	sub	sp, #24
 8001ccc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001cce:	f107 0308 	add.w	r3, r7, #8
 8001cd2:	2200      	movs	r2, #0
 8001cd4:	601a      	str	r2, [r3, #0]
 8001cd6:	605a      	str	r2, [r3, #4]
 8001cd8:	609a      	str	r2, [r3, #8]
 8001cda:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001cdc:	463b      	mov	r3, r7
 8001cde:	2200      	movs	r2, #0
 8001ce0:	601a      	str	r2, [r3, #0]
 8001ce2:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8001ce4:	4b1d      	ldr	r3, [pc, #116]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001ce6:	4a1e      	ldr	r2, [pc, #120]	@ (8001d60 <MX_TIM5_Init+0x98>)
 8001ce8:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 83;
 8001cea:	4b1c      	ldr	r3, [pc, #112]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001cec:	2253      	movs	r2, #83	@ 0x53
 8001cee:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001cf0:	4b1a      	ldr	r3, [pc, #104]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001cf2:	2200      	movs	r2, #0
 8001cf4:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 4999;
 8001cf6:	4b19      	ldr	r3, [pc, #100]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001cf8:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001cfc:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001cfe:	4b17      	ldr	r3, [pc, #92]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001d00:	2200      	movs	r2, #0
 8001d02:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001d04:	4b15      	ldr	r3, [pc, #84]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001d06:	2200      	movs	r2, #0
 8001d08:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8001d0a:	4814      	ldr	r0, [pc, #80]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001d0c:	f003 fda8 	bl	8005860 <HAL_TIM_Base_Init>
 8001d10:	4603      	mov	r3, r0
 8001d12:	2b00      	cmp	r3, #0
 8001d14:	d001      	beq.n	8001d1a <MX_TIM5_Init+0x52>
  {
    Error_Handler();
 8001d16:	f000 f891 	bl	8001e3c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001d1a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001d1e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8001d20:	f107 0308 	add.w	r3, r7, #8
 8001d24:	4619      	mov	r1, r3
 8001d26:	480d      	ldr	r0, [pc, #52]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001d28:	f004 fa58 	bl	80061dc <HAL_TIM_ConfigClockSource>
 8001d2c:	4603      	mov	r3, r0
 8001d2e:	2b00      	cmp	r3, #0
 8001d30:	d001      	beq.n	8001d36 <MX_TIM5_Init+0x6e>
  {
    Error_Handler();
 8001d32:	f000 f883 	bl	8001e3c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001d36:	2300      	movs	r3, #0
 8001d38:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001d3a:	2300      	movs	r3, #0
 8001d3c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8001d3e:	463b      	mov	r3, r7
 8001d40:	4619      	mov	r1, r3
 8001d42:	4806      	ldr	r0, [pc, #24]	@ (8001d5c <MX_TIM5_Init+0x94>)
 8001d44:	f004 fe50 	bl	80069e8 <HAL_TIMEx_MasterConfigSynchronization>
 8001d48:	4603      	mov	r3, r0
 8001d4a:	2b00      	cmp	r3, #0
 8001d4c:	d001      	beq.n	8001d52 <MX_TIM5_Init+0x8a>
  {
    Error_Handler();
 8001d4e:	f000 f875 	bl	8001e3c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001d52:	bf00      	nop
 8001d54:	3718      	adds	r7, #24
 8001d56:	46bd      	mov	sp, r7
 8001d58:	bd80      	pop	{r7, pc}
 8001d5a:	bf00      	nop
 8001d5c:	20000420 	.word	0x20000420
 8001d60:	40000c00 	.word	0x40000c00

08001d64 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001d64:	b580      	push	{r7, lr}
 8001d66:	b08a      	sub	sp, #40	@ 0x28
 8001d68:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d6a:	f107 0314 	add.w	r3, r7, #20
 8001d6e:	2200      	movs	r2, #0
 8001d70:	601a      	str	r2, [r3, #0]
 8001d72:	605a      	str	r2, [r3, #4]
 8001d74:	609a      	str	r2, [r3, #8]
 8001d76:	60da      	str	r2, [r3, #12]
 8001d78:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8001d7a:	2300      	movs	r3, #0
 8001d7c:	613b      	str	r3, [r7, #16]
 8001d7e:	4b2d      	ldr	r3, [pc, #180]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001d80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d82:	4a2c      	ldr	r2, [pc, #176]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001d84:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8001d88:	6313      	str	r3, [r2, #48]	@ 0x30
 8001d8a:	4b2a      	ldr	r3, [pc, #168]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001d8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d8e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8001d92:	613b      	str	r3, [r7, #16]
 8001d94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001d96:	2300      	movs	r3, #0
 8001d98:	60fb      	str	r3, [r7, #12]
 8001d9a:	4b26      	ldr	r3, [pc, #152]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001d9c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001d9e:	4a25      	ldr	r2, [pc, #148]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001da0:	f043 0304 	orr.w	r3, r3, #4
 8001da4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001da6:	4b23      	ldr	r3, [pc, #140]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001da8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001daa:	f003 0304 	and.w	r3, r3, #4
 8001dae:	60fb      	str	r3, [r7, #12]
 8001db0:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001db2:	2300      	movs	r3, #0
 8001db4:	60bb      	str	r3, [r7, #8]
 8001db6:	4b1f      	ldr	r3, [pc, #124]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001db8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dba:	4a1e      	ldr	r2, [pc, #120]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001dbc:	f043 0301 	orr.w	r3, r3, #1
 8001dc0:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dc2:	4b1c      	ldr	r3, [pc, #112]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001dc4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dc6:	f003 0301 	and.w	r3, r3, #1
 8001dca:	60bb      	str	r3, [r7, #8]
 8001dcc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001dce:	2300      	movs	r3, #0
 8001dd0:	607b      	str	r3, [r7, #4]
 8001dd2:	4b18      	ldr	r3, [pc, #96]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001dd4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dd6:	4a17      	ldr	r2, [pc, #92]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001dd8:	f043 0308 	orr.w	r3, r3, #8
 8001ddc:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dde:	4b15      	ldr	r3, [pc, #84]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001de0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001de2:	f003 0308 	and.w	r3, r3, #8
 8001de6:	607b      	str	r3, [r7, #4]
 8001de8:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dea:	2300      	movs	r3, #0
 8001dec:	603b      	str	r3, [r7, #0]
 8001dee:	4b11      	ldr	r3, [pc, #68]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001df0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001df2:	4a10      	ldr	r2, [pc, #64]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001df4:	f043 0302 	orr.w	r3, r3, #2
 8001df8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001dfa:	4b0e      	ldr	r3, [pc, #56]	@ (8001e34 <MX_GPIO_Init+0xd0>)
 8001dfc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001dfe:	f003 0302 	and.w	r3, r3, #2
 8001e02:	603b      	str	r3, [r7, #0]
 8001e04:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, M1_IN1_Pin|M2_IN3_Pin|M2_IN4_Pin|M1_IN2_Pin, GPIO_PIN_RESET);
 8001e06:	2200      	movs	r2, #0
 8001e08:	211d      	movs	r1, #29
 8001e0a:	480b      	ldr	r0, [pc, #44]	@ (8001e38 <MX_GPIO_Init+0xd4>)
 8001e0c:	f000 fe14 	bl	8002a38 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : M1_IN1_Pin M2_IN3_Pin M2_IN4_Pin M1_IN2_Pin */
  GPIO_InitStruct.Pin = M1_IN1_Pin|M2_IN3_Pin|M2_IN4_Pin|M1_IN2_Pin;
 8001e10:	231d      	movs	r3, #29
 8001e12:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e14:	2301      	movs	r3, #1
 8001e16:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e18:	2300      	movs	r3, #0
 8001e1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e20:	f107 0314 	add.w	r3, r7, #20
 8001e24:	4619      	mov	r1, r3
 8001e26:	4804      	ldr	r0, [pc, #16]	@ (8001e38 <MX_GPIO_Init+0xd4>)
 8001e28:	f000 fc6a 	bl	8002700 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001e2c:	bf00      	nop
 8001e2e:	3728      	adds	r7, #40	@ 0x28
 8001e30:	46bd      	mov	sp, r7
 8001e32:	bd80      	pop	{r7, pc}
 8001e34:	40023800 	.word	0x40023800
 8001e38:	40020800 	.word	0x40020800

08001e3c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001e3c:	b480      	push	{r7}
 8001e3e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001e40:	b672      	cpsid	i
}
 8001e42:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001e44:	bf00      	nop
 8001e46:	e7fd      	b.n	8001e44 <Error_Handler+0x8>

08001e48 <HAL_MspInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef *htim);
                    /**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001e48:	b480      	push	{r7}
 8001e4a:	b083      	sub	sp, #12
 8001e4c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001e4e:	2300      	movs	r3, #0
 8001e50:	607b      	str	r3, [r7, #4]
 8001e52:	4b10      	ldr	r3, [pc, #64]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e56:	4a0f      	ldr	r2, [pc, #60]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e58:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001e5c:	6453      	str	r3, [r2, #68]	@ 0x44
 8001e5e:	4b0d      	ldr	r3, [pc, #52]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e60:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e62:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001e66:	607b      	str	r3, [r7, #4]
 8001e68:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	603b      	str	r3, [r7, #0]
 8001e6e:	4b09      	ldr	r3, [pc, #36]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e70:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e72:	4a08      	ldr	r2, [pc, #32]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e74:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001e78:	6413      	str	r3, [r2, #64]	@ 0x40
 8001e7a:	4b06      	ldr	r3, [pc, #24]	@ (8001e94 <HAL_MspInit+0x4c>)
 8001e7c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001e7e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001e82:	603b      	str	r3, [r7, #0]
 8001e84:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e86:	bf00      	nop
 8001e88:	370c      	adds	r7, #12
 8001e8a:	46bd      	mov	sp, r7
 8001e8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e90:	4770      	bx	lr
 8001e92:	bf00      	nop
 8001e94:	40023800 	.word	0x40023800

08001e98 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e98:	b580      	push	{r7, lr}
 8001e9a:	b08a      	sub	sp, #40	@ 0x28
 8001e9c:	af00      	add	r7, sp, #0
 8001e9e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001ea0:	f107 0314 	add.w	r3, r7, #20
 8001ea4:	2200      	movs	r2, #0
 8001ea6:	601a      	str	r2, [r3, #0]
 8001ea8:	605a      	str	r2, [r3, #4]
 8001eaa:	609a      	str	r2, [r3, #8]
 8001eac:	60da      	str	r2, [r3, #12]
 8001eae:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 8001eb0:	687b      	ldr	r3, [r7, #4]
 8001eb2:	681b      	ldr	r3, [r3, #0]
 8001eb4:	4a19      	ldr	r2, [pc, #100]	@ (8001f1c <HAL_I2C_MspInit+0x84>)
 8001eb6:	4293      	cmp	r3, r2
 8001eb8:	d12b      	bne.n	8001f12 <HAL_I2C_MspInit+0x7a>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001eba:	2300      	movs	r3, #0
 8001ebc:	613b      	str	r3, [r7, #16]
 8001ebe:	4b18      	ldr	r3, [pc, #96]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001ec0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ec2:	4a17      	ldr	r2, [pc, #92]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001ec4:	f043 0302 	orr.w	r3, r3, #2
 8001ec8:	6313      	str	r3, [r2, #48]	@ 0x30
 8001eca:	4b15      	ldr	r3, [pc, #84]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ece:	f003 0302 	and.w	r3, r3, #2
 8001ed2:	613b      	str	r3, [r7, #16]
 8001ed4:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001ed6:	23c0      	movs	r3, #192	@ 0xc0
 8001ed8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001eda:	2312      	movs	r3, #18
 8001edc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001ede:	2300      	movs	r3, #0
 8001ee0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001ee2:	2303      	movs	r3, #3
 8001ee4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8001ee6:	2304      	movs	r3, #4
 8001ee8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001eea:	f107 0314 	add.w	r3, r7, #20
 8001eee:	4619      	mov	r1, r3
 8001ef0:	480c      	ldr	r0, [pc, #48]	@ (8001f24 <HAL_I2C_MspInit+0x8c>)
 8001ef2:	f000 fc05 	bl	8002700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001ef6:	2300      	movs	r3, #0
 8001ef8:	60fb      	str	r3, [r7, #12]
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001efc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001efe:	4a08      	ldr	r2, [pc, #32]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001f00:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001f04:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f06:	4b06      	ldr	r3, [pc, #24]	@ (8001f20 <HAL_I2C_MspInit+0x88>)
 8001f08:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f0a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001f0e:	60fb      	str	r3, [r7, #12]
 8001f10:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001f12:	bf00      	nop
 8001f14:	3728      	adds	r7, #40	@ 0x28
 8001f16:	46bd      	mov	sp, r7
 8001f18:	bd80      	pop	{r7, pc}
 8001f1a:	bf00      	nop
 8001f1c:	40005400 	.word	0x40005400
 8001f20:	40023800 	.word	0x40023800
 8001f24:	40020400 	.word	0x40020400

08001f28 <HAL_TIM_PWM_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_pwm: TIM_PWM handle pointer
  * @retval None
  */
void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* htim_pwm)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  if(htim_pwm->Instance==TIM2)
 8001f30:	687b      	ldr	r3, [r7, #4]
 8001f32:	681b      	ldr	r3, [r3, #0]
 8001f34:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8001f38:	d10d      	bne.n	8001f56 <HAL_TIM_PWM_MspInit+0x2e>
  {
    /* USER CODE BEGIN TIM2_MspInit 0 */

    /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8001f3a:	2300      	movs	r3, #0
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	4b09      	ldr	r3, [pc, #36]	@ (8001f64 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f40:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f42:	4a08      	ldr	r2, [pc, #32]	@ (8001f64 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f44:	f043 0301 	orr.w	r3, r3, #1
 8001f48:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f4a:	4b06      	ldr	r3, [pc, #24]	@ (8001f64 <HAL_TIM_PWM_MspInit+0x3c>)
 8001f4c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f4e:	f003 0301 	and.w	r3, r3, #1
 8001f52:	60fb      	str	r3, [r7, #12]
 8001f54:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001f56:	bf00      	nop
 8001f58:	3714      	adds	r7, #20
 8001f5a:	46bd      	mov	sp, r7
 8001f5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f60:	4770      	bx	lr
 8001f62:	bf00      	nop
 8001f64:	40023800 	.word	0x40023800

08001f68 <HAL_TIM_Encoder_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_encoder: TIM_Encoder handle pointer
  * @retval None
  */
void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* htim_encoder)
{
 8001f68:	b580      	push	{r7, lr}
 8001f6a:	b08c      	sub	sp, #48	@ 0x30
 8001f6c:	af00      	add	r7, sp, #0
 8001f6e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f70:	f107 031c 	add.w	r3, r7, #28
 8001f74:	2200      	movs	r2, #0
 8001f76:	601a      	str	r2, [r3, #0]
 8001f78:	605a      	str	r2, [r3, #4]
 8001f7a:	609a      	str	r2, [r3, #8]
 8001f7c:	60da      	str	r2, [r3, #12]
 8001f7e:	611a      	str	r2, [r3, #16]
  if(htim_encoder->Instance==TIM3)
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	681b      	ldr	r3, [r3, #0]
 8001f84:	4a32      	ldr	r2, [pc, #200]	@ (8002050 <HAL_TIM_Encoder_MspInit+0xe8>)
 8001f86:	4293      	cmp	r3, r2
 8001f88:	d12c      	bne.n	8001fe4 <HAL_TIM_Encoder_MspInit+0x7c>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 8001f8a:	2300      	movs	r3, #0
 8001f8c:	61bb      	str	r3, [r7, #24]
 8001f8e:	4b31      	ldr	r3, [pc, #196]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001f90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f92:	4a30      	ldr	r2, [pc, #192]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001f94:	f043 0302 	orr.w	r3, r3, #2
 8001f98:	6413      	str	r3, [r2, #64]	@ 0x40
 8001f9a:	4b2e      	ldr	r3, [pc, #184]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001f9c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001f9e:	f003 0302 	and.w	r3, r3, #2
 8001fa2:	61bb      	str	r3, [r7, #24]
 8001fa4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	617b      	str	r3, [r7, #20]
 8001faa:	4b2a      	ldr	r3, [pc, #168]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fae:	4a29      	ldr	r2, [pc, #164]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fb0:	f043 0301 	orr.w	r3, r3, #1
 8001fb4:	6313      	str	r3, [r2, #48]	@ 0x30
 8001fb6:	4b27      	ldr	r3, [pc, #156]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001fb8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fba:	f003 0301 	and.w	r3, r3, #1
 8001fbe:	617b      	str	r3, [r7, #20]
 8001fc0:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA6     ------> TIM3_CH1
    PA7     ------> TIM3_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001fc2:	23c0      	movs	r3, #192	@ 0xc0
 8001fc4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001fc6:	2302      	movs	r3, #2
 8001fc8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001fca:	2300      	movs	r3, #0
 8001fcc:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001fce:	2300      	movs	r3, #0
 8001fd0:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8001fd2:	2302      	movs	r3, #2
 8001fd4:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001fd6:	f107 031c 	add.w	r3, r7, #28
 8001fda:	4619      	mov	r1, r3
 8001fdc:	481e      	ldr	r0, [pc, #120]	@ (8002058 <HAL_TIM_Encoder_MspInit+0xf0>)
 8001fde:	f000 fb8f 	bl	8002700 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM4_MspInit 1 */

    /* USER CODE END TIM4_MspInit 1 */
  }

}
 8001fe2:	e031      	b.n	8002048 <HAL_TIM_Encoder_MspInit+0xe0>
  else if(htim_encoder->Instance==TIM4)
 8001fe4:	687b      	ldr	r3, [r7, #4]
 8001fe6:	681b      	ldr	r3, [r3, #0]
 8001fe8:	4a1c      	ldr	r2, [pc, #112]	@ (800205c <HAL_TIM_Encoder_MspInit+0xf4>)
 8001fea:	4293      	cmp	r3, r2
 8001fec:	d12c      	bne.n	8002048 <HAL_TIM_Encoder_MspInit+0xe0>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8001fee:	2300      	movs	r3, #0
 8001ff0:	613b      	str	r3, [r7, #16]
 8001ff2:	4b18      	ldr	r3, [pc, #96]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001ff4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001ff6:	4a17      	ldr	r2, [pc, #92]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8001ff8:	f043 0304 	orr.w	r3, r3, #4
 8001ffc:	6413      	str	r3, [r2, #64]	@ 0x40
 8001ffe:	4b15      	ldr	r3, [pc, #84]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8002000:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002002:	f003 0304 	and.w	r3, r3, #4
 8002006:	613b      	str	r3, [r7, #16]
 8002008:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 800200a:	2300      	movs	r3, #0
 800200c:	60fb      	str	r3, [r7, #12]
 800200e:	4b11      	ldr	r3, [pc, #68]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8002010:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002012:	4a10      	ldr	r2, [pc, #64]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 8002014:	f043 0308 	orr.w	r3, r3, #8
 8002018:	6313      	str	r3, [r2, #48]	@ 0x30
 800201a:	4b0e      	ldr	r3, [pc, #56]	@ (8002054 <HAL_TIM_Encoder_MspInit+0xec>)
 800201c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800201e:	f003 0308 	and.w	r3, r3, #8
 8002022:	60fb      	str	r3, [r7, #12]
 8002024:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_13;
 8002026:	f44f 5340 	mov.w	r3, #12288	@ 0x3000
 800202a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800202c:	2302      	movs	r3, #2
 800202e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002030:	2300      	movs	r3, #0
 8002032:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002034:	2300      	movs	r3, #0
 8002036:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM4;
 8002038:	2302      	movs	r3, #2
 800203a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800203c:	f107 031c 	add.w	r3, r7, #28
 8002040:	4619      	mov	r1, r3
 8002042:	4807      	ldr	r0, [pc, #28]	@ (8002060 <HAL_TIM_Encoder_MspInit+0xf8>)
 8002044:	f000 fb5c 	bl	8002700 <HAL_GPIO_Init>
}
 8002048:	bf00      	nop
 800204a:	3730      	adds	r7, #48	@ 0x30
 800204c:	46bd      	mov	sp, r7
 800204e:	bd80      	pop	{r7, pc}
 8002050:	40000400 	.word	0x40000400
 8002054:	40023800 	.word	0x40023800
 8002058:	40020000 	.word	0x40020000
 800205c:	40000800 	.word	0x40000800
 8002060:	40020c00 	.word	0x40020c00

08002064 <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8002064:	b580      	push	{r7, lr}
 8002066:	b084      	sub	sp, #16
 8002068:	af00      	add	r7, sp, #0
 800206a:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM5)
 800206c:	687b      	ldr	r3, [r7, #4]
 800206e:	681b      	ldr	r3, [r3, #0]
 8002070:	4a0e      	ldr	r2, [pc, #56]	@ (80020ac <HAL_TIM_Base_MspInit+0x48>)
 8002072:	4293      	cmp	r3, r2
 8002074:	d115      	bne.n	80020a2 <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM5_MspInit 0 */

    /* USER CODE END TIM5_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM5_CLK_ENABLE();
 8002076:	2300      	movs	r3, #0
 8002078:	60fb      	str	r3, [r7, #12]
 800207a:	4b0d      	ldr	r3, [pc, #52]	@ (80020b0 <HAL_TIM_Base_MspInit+0x4c>)
 800207c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800207e:	4a0c      	ldr	r2, [pc, #48]	@ (80020b0 <HAL_TIM_Base_MspInit+0x4c>)
 8002080:	f043 0308 	orr.w	r3, r3, #8
 8002084:	6413      	str	r3, [r2, #64]	@ 0x40
 8002086:	4b0a      	ldr	r3, [pc, #40]	@ (80020b0 <HAL_TIM_Base_MspInit+0x4c>)
 8002088:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800208a:	f003 0308 	and.w	r3, r3, #8
 800208e:	60fb      	str	r3, [r7, #12]
 8002090:	68fb      	ldr	r3, [r7, #12]
    /* TIM5 interrupt Init */
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8002092:	2200      	movs	r2, #0
 8002094:	2100      	movs	r1, #0
 8002096:	2032      	movs	r0, #50	@ 0x32
 8002098:	f000 fafb 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 800209c:	2032      	movs	r0, #50	@ 0x32
 800209e:	f000 fb14 	bl	80026ca <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM5_MspInit 1 */

  }

}
 80020a2:	bf00      	nop
 80020a4:	3710      	adds	r7, #16
 80020a6:	46bd      	mov	sp, r7
 80020a8:	bd80      	pop	{r7, pc}
 80020aa:	bf00      	nop
 80020ac:	40000c00 	.word	0x40000c00
 80020b0:	40023800 	.word	0x40023800

080020b4 <HAL_TIM_MspPostInit>:

void HAL_TIM_MspPostInit(TIM_HandleTypeDef* htim)
{
 80020b4:	b580      	push	{r7, lr}
 80020b6:	b088      	sub	sp, #32
 80020b8:	af00      	add	r7, sp, #0
 80020ba:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80020bc:	f107 030c 	add.w	r3, r7, #12
 80020c0:	2200      	movs	r2, #0
 80020c2:	601a      	str	r2, [r3, #0]
 80020c4:	605a      	str	r2, [r3, #4]
 80020c6:	609a      	str	r2, [r3, #8]
 80020c8:	60da      	str	r2, [r3, #12]
 80020ca:	611a      	str	r2, [r3, #16]
  if(htim->Instance==TIM2)
 80020cc:	687b      	ldr	r3, [r7, #4]
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80020d4:	d11d      	bne.n	8002112 <HAL_TIM_MspPostInit+0x5e>
  {
    /* USER CODE BEGIN TIM2_MspPostInit 0 */

    /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020d6:	2300      	movs	r3, #0
 80020d8:	60bb      	str	r3, [r7, #8]
 80020da:	4b10      	ldr	r3, [pc, #64]	@ (800211c <HAL_TIM_MspPostInit+0x68>)
 80020dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020de:	4a0f      	ldr	r2, [pc, #60]	@ (800211c <HAL_TIM_MspPostInit+0x68>)
 80020e0:	f043 0301 	orr.w	r3, r3, #1
 80020e4:	6313      	str	r3, [r2, #48]	@ 0x30
 80020e6:	4b0d      	ldr	r3, [pc, #52]	@ (800211c <HAL_TIM_MspPostInit+0x68>)
 80020e8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80020ea:	f003 0301 	and.w	r3, r3, #1
 80020ee:	60bb      	str	r3, [r7, #8]
 80020f0:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0-WKUP     ------> TIM2_CH1
    PA1     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0|GPIO_PIN_1;
 80020f2:	2303      	movs	r3, #3
 80020f4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80020f6:	2302      	movs	r3, #2
 80020f8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020fa:	2300      	movs	r3, #0
 80020fc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020fe:	2300      	movs	r3, #0
 8002100:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002102:	2301      	movs	r3, #1
 8002104:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002106:	f107 030c 	add.w	r3, r7, #12
 800210a:	4619      	mov	r1, r3
 800210c:	4804      	ldr	r0, [pc, #16]	@ (8002120 <HAL_TIM_MspPostInit+0x6c>)
 800210e:	f000 faf7 	bl	8002700 <HAL_GPIO_Init>
    /* USER CODE BEGIN TIM2_MspPostInit 1 */

    /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8002112:	bf00      	nop
 8002114:	3720      	adds	r7, #32
 8002116:	46bd      	mov	sp, r7
 8002118:	bd80      	pop	{r7, pc}
 800211a:	bf00      	nop
 800211c:	40023800 	.word	0x40023800
 8002120:	40020000 	.word	0x40020000

08002124 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002124:	b480      	push	{r7}
 8002126:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8002128:	bf00      	nop
 800212a:	e7fd      	b.n	8002128 <NMI_Handler+0x4>

0800212c <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800212c:	b480      	push	{r7}
 800212e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8002130:	bf00      	nop
 8002132:	e7fd      	b.n	8002130 <HardFault_Handler+0x4>

08002134 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002138:	bf00      	nop
 800213a:	e7fd      	b.n	8002138 <MemManage_Handler+0x4>

0800213c <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 800213c:	b480      	push	{r7}
 800213e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002140:	bf00      	nop
 8002142:	e7fd      	b.n	8002140 <BusFault_Handler+0x4>

08002144 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002144:	b480      	push	{r7}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002148:	bf00      	nop
 800214a:	e7fd      	b.n	8002148 <UsageFault_Handler+0x4>

0800214c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800214c:	b480      	push	{r7}
 800214e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002150:	bf00      	nop
 8002152:	46bd      	mov	sp, r7
 8002154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002158:	4770      	bx	lr

0800215a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800215a:	b480      	push	{r7}
 800215c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800215e:	bf00      	nop
 8002160:	46bd      	mov	sp, r7
 8002162:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002166:	4770      	bx	lr

08002168 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8002168:	b480      	push	{r7}
 800216a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800216c:	bf00      	nop
 800216e:	46bd      	mov	sp, r7
 8002170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002174:	4770      	bx	lr

08002176 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8002176:	b580      	push	{r7, lr}
 8002178:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800217a:	f000 f96b 	bl	8002454 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800217e:	bf00      	nop
 8002180:	bd80      	pop	{r7, pc}
	...

08002184 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8002188:	4802      	ldr	r0, [pc, #8]	@ (8002194 <TIM5_IRQHandler+0x10>)
 800218a:	f003 fe75 	bl	8005e78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 800218e:	bf00      	nop
 8002190:	bd80      	pop	{r7, pc}
 8002192:	bf00      	nop
 8002194:	20000420 	.word	0x20000420

08002198 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8002198:	b580      	push	{r7, lr}
 800219a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 800219c:	4802      	ldr	r0, [pc, #8]	@ (80021a8 <OTG_FS_IRQHandler+0x10>)
 800219e:	f001 fdcd 	bl	8003d3c <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 80021a2:	bf00      	nop
 80021a4:	bd80      	pop	{r7, pc}
 80021a6:	bf00      	nop
 80021a8:	200019d8 	.word	0x200019d8

080021ac <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80021ac:	b480      	push	{r7}
 80021ae:	af00      	add	r7, sp, #0
  return 1;
 80021b0:	2301      	movs	r3, #1
}
 80021b2:	4618      	mov	r0, r3
 80021b4:	46bd      	mov	sp, r7
 80021b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021ba:	4770      	bx	lr

080021bc <_kill>:

int _kill(int pid, int sig)
{
 80021bc:	b580      	push	{r7, lr}
 80021be:	b082      	sub	sp, #8
 80021c0:	af00      	add	r7, sp, #0
 80021c2:	6078      	str	r0, [r7, #4]
 80021c4:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 80021c6:	f009 fd19 	bl	800bbfc <__errno>
 80021ca:	4603      	mov	r3, r0
 80021cc:	2216      	movs	r2, #22
 80021ce:	601a      	str	r2, [r3, #0]
  return -1;
 80021d0:	f04f 33ff 	mov.w	r3, #4294967295
}
 80021d4:	4618      	mov	r0, r3
 80021d6:	3708      	adds	r7, #8
 80021d8:	46bd      	mov	sp, r7
 80021da:	bd80      	pop	{r7, pc}

080021dc <_exit>:

void _exit (int status)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	b082      	sub	sp, #8
 80021e0:	af00      	add	r7, sp, #0
 80021e2:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 80021e4:	f04f 31ff 	mov.w	r1, #4294967295
 80021e8:	6878      	ldr	r0, [r7, #4]
 80021ea:	f7ff ffe7 	bl	80021bc <_kill>
  while (1) {}    /* Make sure we hang here */
 80021ee:	bf00      	nop
 80021f0:	e7fd      	b.n	80021ee <_exit+0x12>

080021f2 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80021f2:	b580      	push	{r7, lr}
 80021f4:	b086      	sub	sp, #24
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	60f8      	str	r0, [r7, #12]
 80021fa:	60b9      	str	r1, [r7, #8]
 80021fc:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80021fe:	2300      	movs	r3, #0
 8002200:	617b      	str	r3, [r7, #20]
 8002202:	e00a      	b.n	800221a <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002204:	f3af 8000 	nop.w
 8002208:	4601      	mov	r1, r0
 800220a:	68bb      	ldr	r3, [r7, #8]
 800220c:	1c5a      	adds	r2, r3, #1
 800220e:	60ba      	str	r2, [r7, #8]
 8002210:	b2ca      	uxtb	r2, r1
 8002212:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002214:	697b      	ldr	r3, [r7, #20]
 8002216:	3301      	adds	r3, #1
 8002218:	617b      	str	r3, [r7, #20]
 800221a:	697a      	ldr	r2, [r7, #20]
 800221c:	687b      	ldr	r3, [r7, #4]
 800221e:	429a      	cmp	r2, r3
 8002220:	dbf0      	blt.n	8002204 <_read+0x12>
  }

  return len;
 8002222:	687b      	ldr	r3, [r7, #4]
}
 8002224:	4618      	mov	r0, r3
 8002226:	3718      	adds	r7, #24
 8002228:	46bd      	mov	sp, r7
 800222a:	bd80      	pop	{r7, pc}

0800222c <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	b086      	sub	sp, #24
 8002230:	af00      	add	r7, sp, #0
 8002232:	60f8      	str	r0, [r7, #12]
 8002234:	60b9      	str	r1, [r7, #8]
 8002236:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002238:	2300      	movs	r3, #0
 800223a:	617b      	str	r3, [r7, #20]
 800223c:	e009      	b.n	8002252 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800223e:	68bb      	ldr	r3, [r7, #8]
 8002240:	1c5a      	adds	r2, r3, #1
 8002242:	60ba      	str	r2, [r7, #8]
 8002244:	781b      	ldrb	r3, [r3, #0]
 8002246:	4618      	mov	r0, r3
 8002248:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800224c:	697b      	ldr	r3, [r7, #20]
 800224e:	3301      	adds	r3, #1
 8002250:	617b      	str	r3, [r7, #20]
 8002252:	697a      	ldr	r2, [r7, #20]
 8002254:	687b      	ldr	r3, [r7, #4]
 8002256:	429a      	cmp	r2, r3
 8002258:	dbf1      	blt.n	800223e <_write+0x12>
  }
  return len;
 800225a:	687b      	ldr	r3, [r7, #4]
}
 800225c:	4618      	mov	r0, r3
 800225e:	3718      	adds	r7, #24
 8002260:	46bd      	mov	sp, r7
 8002262:	bd80      	pop	{r7, pc}

08002264 <_close>:

int _close(int file)
{
 8002264:	b480      	push	{r7}
 8002266:	b083      	sub	sp, #12
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 800226c:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002270:	4618      	mov	r0, r3
 8002272:	370c      	adds	r7, #12
 8002274:	46bd      	mov	sp, r7
 8002276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800227a:	4770      	bx	lr

0800227c <_fstat>:


int _fstat(int file, struct stat *st)
{
 800227c:	b480      	push	{r7}
 800227e:	b083      	sub	sp, #12
 8002280:	af00      	add	r7, sp, #0
 8002282:	6078      	str	r0, [r7, #4]
 8002284:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8002286:	683b      	ldr	r3, [r7, #0]
 8002288:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 800228c:	605a      	str	r2, [r3, #4]
  return 0;
 800228e:	2300      	movs	r3, #0
}
 8002290:	4618      	mov	r0, r3
 8002292:	370c      	adds	r7, #12
 8002294:	46bd      	mov	sp, r7
 8002296:	f85d 7b04 	ldr.w	r7, [sp], #4
 800229a:	4770      	bx	lr

0800229c <_isatty>:

int _isatty(int file)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80022a4:	2301      	movs	r3, #1
}
 80022a6:	4618      	mov	r0, r3
 80022a8:	370c      	adds	r7, #12
 80022aa:	46bd      	mov	sp, r7
 80022ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022b0:	4770      	bx	lr

080022b2 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80022b2:	b480      	push	{r7}
 80022b4:	b085      	sub	sp, #20
 80022b6:	af00      	add	r7, sp, #0
 80022b8:	60f8      	str	r0, [r7, #12]
 80022ba:	60b9      	str	r1, [r7, #8]
 80022bc:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 80022be:	2300      	movs	r3, #0
}
 80022c0:	4618      	mov	r0, r3
 80022c2:	3714      	adds	r7, #20
 80022c4:	46bd      	mov	sp, r7
 80022c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022ca:	4770      	bx	lr

080022cc <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80022cc:	b580      	push	{r7, lr}
 80022ce:	b086      	sub	sp, #24
 80022d0:	af00      	add	r7, sp, #0
 80022d2:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80022d4:	4a14      	ldr	r2, [pc, #80]	@ (8002328 <_sbrk+0x5c>)
 80022d6:	4b15      	ldr	r3, [pc, #84]	@ (800232c <_sbrk+0x60>)
 80022d8:	1ad3      	subs	r3, r2, r3
 80022da:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80022dc:	697b      	ldr	r3, [r7, #20]
 80022de:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80022e0:	4b13      	ldr	r3, [pc, #76]	@ (8002330 <_sbrk+0x64>)
 80022e2:	681b      	ldr	r3, [r3, #0]
 80022e4:	2b00      	cmp	r3, #0
 80022e6:	d102      	bne.n	80022ee <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80022e8:	4b11      	ldr	r3, [pc, #68]	@ (8002330 <_sbrk+0x64>)
 80022ea:	4a12      	ldr	r2, [pc, #72]	@ (8002334 <_sbrk+0x68>)
 80022ec:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80022ee:	4b10      	ldr	r3, [pc, #64]	@ (8002330 <_sbrk+0x64>)
 80022f0:	681a      	ldr	r2, [r3, #0]
 80022f2:	687b      	ldr	r3, [r7, #4]
 80022f4:	4413      	add	r3, r2
 80022f6:	693a      	ldr	r2, [r7, #16]
 80022f8:	429a      	cmp	r2, r3
 80022fa:	d207      	bcs.n	800230c <_sbrk+0x40>
  {
    errno = ENOMEM;
 80022fc:	f009 fc7e 	bl	800bbfc <__errno>
 8002300:	4603      	mov	r3, r0
 8002302:	220c      	movs	r2, #12
 8002304:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8002306:	f04f 33ff 	mov.w	r3, #4294967295
 800230a:	e009      	b.n	8002320 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 800230c:	4b08      	ldr	r3, [pc, #32]	@ (8002330 <_sbrk+0x64>)
 800230e:	681b      	ldr	r3, [r3, #0]
 8002310:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002312:	4b07      	ldr	r3, [pc, #28]	@ (8002330 <_sbrk+0x64>)
 8002314:	681a      	ldr	r2, [r3, #0]
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	4413      	add	r3, r2
 800231a:	4a05      	ldr	r2, [pc, #20]	@ (8002330 <_sbrk+0x64>)
 800231c:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 800231e:	68fb      	ldr	r3, [r7, #12]
}
 8002320:	4618      	mov	r0, r3
 8002322:	3718      	adds	r7, #24
 8002324:	46bd      	mov	sp, r7
 8002326:	bd80      	pop	{r7, pc}
 8002328:	20020000 	.word	0x20020000
 800232c:	00000400 	.word	0x00000400
 8002330:	200004ac 	.word	0x200004ac
 8002334:	20002228 	.word	0x20002228

08002338 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002338:	b480      	push	{r7}
 800233a:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 800233c:	4b06      	ldr	r3, [pc, #24]	@ (8002358 <SystemInit+0x20>)
 800233e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002342:	4a05      	ldr	r2, [pc, #20]	@ (8002358 <SystemInit+0x20>)
 8002344:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8002348:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 800234c:	bf00      	nop
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
 8002356:	bf00      	nop
 8002358:	e000ed00 	.word	0xe000ed00

0800235c <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 800235c:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8002394 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8002360:	f7ff ffea 	bl	8002338 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002364:	480c      	ldr	r0, [pc, #48]	@ (8002398 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002366:	490d      	ldr	r1, [pc, #52]	@ (800239c <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002368:	4a0d      	ldr	r2, [pc, #52]	@ (80023a0 <LoopFillZerobss+0x1a>)
  movs r3, #0
 800236a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800236c:	e002      	b.n	8002374 <LoopCopyDataInit>

0800236e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800236e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002370:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002372:	3304      	adds	r3, #4

08002374 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002374:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002376:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002378:	d3f9      	bcc.n	800236e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800237a:	4a0a      	ldr	r2, [pc, #40]	@ (80023a4 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 800237c:	4c0a      	ldr	r4, [pc, #40]	@ (80023a8 <LoopFillZerobss+0x22>)
  movs r3, #0
 800237e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002380:	e001      	b.n	8002386 <LoopFillZerobss>

08002382 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002382:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002384:	3204      	adds	r2, #4

08002386 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002386:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002388:	d3fb      	bcc.n	8002382 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800238a:	f009 fc3d 	bl	800bc08 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800238e:	f7ff f989 	bl	80016a4 <main>
  bx  lr    
 8002392:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002394:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002398:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800239c:	200002d8 	.word	0x200002d8
  ldr r2, =_sidata
 80023a0:	08010618 	.word	0x08010618
  ldr r2, =_sbss
 80023a4:	200002d8 	.word	0x200002d8
  ldr r4, =_ebss
 80023a8:	20002228 	.word	0x20002228

080023ac <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80023ac:	e7fe      	b.n	80023ac <ADC_IRQHandler>
	...

080023b0 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80023b0:	b580      	push	{r7, lr}
 80023b2:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80023b4:	4b0e      	ldr	r3, [pc, #56]	@ (80023f0 <HAL_Init+0x40>)
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	4a0d      	ldr	r2, [pc, #52]	@ (80023f0 <HAL_Init+0x40>)
 80023ba:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80023be:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80023c0:	4b0b      	ldr	r3, [pc, #44]	@ (80023f0 <HAL_Init+0x40>)
 80023c2:	681b      	ldr	r3, [r3, #0]
 80023c4:	4a0a      	ldr	r2, [pc, #40]	@ (80023f0 <HAL_Init+0x40>)
 80023c6:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80023ca:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80023cc:	4b08      	ldr	r3, [pc, #32]	@ (80023f0 <HAL_Init+0x40>)
 80023ce:	681b      	ldr	r3, [r3, #0]
 80023d0:	4a07      	ldr	r2, [pc, #28]	@ (80023f0 <HAL_Init+0x40>)
 80023d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80023d6:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80023d8:	2003      	movs	r0, #3
 80023da:	f000 f94f 	bl	800267c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80023de:	200f      	movs	r0, #15
 80023e0:	f000 f808 	bl	80023f4 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80023e4:	f7ff fd30 	bl	8001e48 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80023e8:	2300      	movs	r3, #0
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	bd80      	pop	{r7, pc}
 80023ee:	bf00      	nop
 80023f0:	40023c00 	.word	0x40023c00

080023f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80023f4:	b580      	push	{r7, lr}
 80023f6:	b082      	sub	sp, #8
 80023f8:	af00      	add	r7, sp, #0
 80023fa:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80023fc:	4b12      	ldr	r3, [pc, #72]	@ (8002448 <HAL_InitTick+0x54>)
 80023fe:	681a      	ldr	r2, [r3, #0]
 8002400:	4b12      	ldr	r3, [pc, #72]	@ (800244c <HAL_InitTick+0x58>)
 8002402:	781b      	ldrb	r3, [r3, #0]
 8002404:	4619      	mov	r1, r3
 8002406:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800240a:	fbb3 f3f1 	udiv	r3, r3, r1
 800240e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002412:	4618      	mov	r0, r3
 8002414:	f000 f967 	bl	80026e6 <HAL_SYSTICK_Config>
 8002418:	4603      	mov	r3, r0
 800241a:	2b00      	cmp	r3, #0
 800241c:	d001      	beq.n	8002422 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800241e:	2301      	movs	r3, #1
 8002420:	e00e      	b.n	8002440 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	2b0f      	cmp	r3, #15
 8002426:	d80a      	bhi.n	800243e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002428:	2200      	movs	r2, #0
 800242a:	6879      	ldr	r1, [r7, #4]
 800242c:	f04f 30ff 	mov.w	r0, #4294967295
 8002430:	f000 f92f 	bl	8002692 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002434:	4a06      	ldr	r2, [pc, #24]	@ (8002450 <HAL_InitTick+0x5c>)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800243a:	2300      	movs	r3, #0
 800243c:	e000      	b.n	8002440 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800243e:	2301      	movs	r3, #1
}
 8002440:	4618      	mov	r0, r3
 8002442:	3708      	adds	r7, #8
 8002444:	46bd      	mov	sp, r7
 8002446:	bd80      	pop	{r7, pc}
 8002448:	20000014 	.word	0x20000014
 800244c:	2000001c 	.word	0x2000001c
 8002450:	20000018 	.word	0x20000018

08002454 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002454:	b480      	push	{r7}
 8002456:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002458:	4b06      	ldr	r3, [pc, #24]	@ (8002474 <HAL_IncTick+0x20>)
 800245a:	781b      	ldrb	r3, [r3, #0]
 800245c:	461a      	mov	r2, r3
 800245e:	4b06      	ldr	r3, [pc, #24]	@ (8002478 <HAL_IncTick+0x24>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	4413      	add	r3, r2
 8002464:	4a04      	ldr	r2, [pc, #16]	@ (8002478 <HAL_IncTick+0x24>)
 8002466:	6013      	str	r3, [r2, #0]
}
 8002468:	bf00      	nop
 800246a:	46bd      	mov	sp, r7
 800246c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002470:	4770      	bx	lr
 8002472:	bf00      	nop
 8002474:	2000001c 	.word	0x2000001c
 8002478:	200004b0 	.word	0x200004b0

0800247c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  return uwTick;
 8002480:	4b03      	ldr	r3, [pc, #12]	@ (8002490 <HAL_GetTick+0x14>)
 8002482:	681b      	ldr	r3, [r3, #0]
}
 8002484:	4618      	mov	r0, r3
 8002486:	46bd      	mov	sp, r7
 8002488:	f85d 7b04 	ldr.w	r7, [sp], #4
 800248c:	4770      	bx	lr
 800248e:	bf00      	nop
 8002490:	200004b0 	.word	0x200004b0

08002494 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002494:	b580      	push	{r7, lr}
 8002496:	b084      	sub	sp, #16
 8002498:	af00      	add	r7, sp, #0
 800249a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 800249c:	f7ff ffee 	bl	800247c <HAL_GetTick>
 80024a0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80024a6:	68fb      	ldr	r3, [r7, #12]
 80024a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80024ac:	d005      	beq.n	80024ba <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80024ae:	4b0a      	ldr	r3, [pc, #40]	@ (80024d8 <HAL_Delay+0x44>)
 80024b0:	781b      	ldrb	r3, [r3, #0]
 80024b2:	461a      	mov	r2, r3
 80024b4:	68fb      	ldr	r3, [r7, #12]
 80024b6:	4413      	add	r3, r2
 80024b8:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80024ba:	bf00      	nop
 80024bc:	f7ff ffde 	bl	800247c <HAL_GetTick>
 80024c0:	4602      	mov	r2, r0
 80024c2:	68bb      	ldr	r3, [r7, #8]
 80024c4:	1ad3      	subs	r3, r2, r3
 80024c6:	68fa      	ldr	r2, [r7, #12]
 80024c8:	429a      	cmp	r2, r3
 80024ca:	d8f7      	bhi.n	80024bc <HAL_Delay+0x28>
  {
  }
}
 80024cc:	bf00      	nop
 80024ce:	bf00      	nop
 80024d0:	3710      	adds	r7, #16
 80024d2:	46bd      	mov	sp, r7
 80024d4:	bd80      	pop	{r7, pc}
 80024d6:	bf00      	nop
 80024d8:	2000001c 	.word	0x2000001c

080024dc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80024dc:	b480      	push	{r7}
 80024de:	b085      	sub	sp, #20
 80024e0:	af00      	add	r7, sp, #0
 80024e2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	f003 0307 	and.w	r3, r3, #7
 80024ea:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80024ec:	4b0c      	ldr	r3, [pc, #48]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 80024ee:	68db      	ldr	r3, [r3, #12]
 80024f0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80024f2:	68ba      	ldr	r2, [r7, #8]
 80024f4:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80024f8:	4013      	ands	r3, r2
 80024fa:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80024fc:	68fb      	ldr	r3, [r7, #12]
 80024fe:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002500:	68bb      	ldr	r3, [r7, #8]
 8002502:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002504:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002508:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 800250c:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800250e:	4a04      	ldr	r2, [pc, #16]	@ (8002520 <__NVIC_SetPriorityGrouping+0x44>)
 8002510:	68bb      	ldr	r3, [r7, #8]
 8002512:	60d3      	str	r3, [r2, #12]
}
 8002514:	bf00      	nop
 8002516:	3714      	adds	r7, #20
 8002518:	46bd      	mov	sp, r7
 800251a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800251e:	4770      	bx	lr
 8002520:	e000ed00 	.word	0xe000ed00

08002524 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002524:	b480      	push	{r7}
 8002526:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002528:	4b04      	ldr	r3, [pc, #16]	@ (800253c <__NVIC_GetPriorityGrouping+0x18>)
 800252a:	68db      	ldr	r3, [r3, #12]
 800252c:	0a1b      	lsrs	r3, r3, #8
 800252e:	f003 0307 	and.w	r3, r3, #7
}
 8002532:	4618      	mov	r0, r3
 8002534:	46bd      	mov	sp, r7
 8002536:	f85d 7b04 	ldr.w	r7, [sp], #4
 800253a:	4770      	bx	lr
 800253c:	e000ed00 	.word	0xe000ed00

08002540 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002540:	b480      	push	{r7}
 8002542:	b083      	sub	sp, #12
 8002544:	af00      	add	r7, sp, #0
 8002546:	4603      	mov	r3, r0
 8002548:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800254a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800254e:	2b00      	cmp	r3, #0
 8002550:	db0b      	blt.n	800256a <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002552:	79fb      	ldrb	r3, [r7, #7]
 8002554:	f003 021f 	and.w	r2, r3, #31
 8002558:	4907      	ldr	r1, [pc, #28]	@ (8002578 <__NVIC_EnableIRQ+0x38>)
 800255a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800255e:	095b      	lsrs	r3, r3, #5
 8002560:	2001      	movs	r0, #1
 8002562:	fa00 f202 	lsl.w	r2, r0, r2
 8002566:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800256a:	bf00      	nop
 800256c:	370c      	adds	r7, #12
 800256e:	46bd      	mov	sp, r7
 8002570:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002574:	4770      	bx	lr
 8002576:	bf00      	nop
 8002578:	e000e100 	.word	0xe000e100

0800257c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800257c:	b480      	push	{r7}
 800257e:	b083      	sub	sp, #12
 8002580:	af00      	add	r7, sp, #0
 8002582:	4603      	mov	r3, r0
 8002584:	6039      	str	r1, [r7, #0]
 8002586:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002588:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800258c:	2b00      	cmp	r3, #0
 800258e:	db0a      	blt.n	80025a6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002590:	683b      	ldr	r3, [r7, #0]
 8002592:	b2da      	uxtb	r2, r3
 8002594:	490c      	ldr	r1, [pc, #48]	@ (80025c8 <__NVIC_SetPriority+0x4c>)
 8002596:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800259a:	0112      	lsls	r2, r2, #4
 800259c:	b2d2      	uxtb	r2, r2
 800259e:	440b      	add	r3, r1
 80025a0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80025a4:	e00a      	b.n	80025bc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80025a6:	683b      	ldr	r3, [r7, #0]
 80025a8:	b2da      	uxtb	r2, r3
 80025aa:	4908      	ldr	r1, [pc, #32]	@ (80025cc <__NVIC_SetPriority+0x50>)
 80025ac:	79fb      	ldrb	r3, [r7, #7]
 80025ae:	f003 030f 	and.w	r3, r3, #15
 80025b2:	3b04      	subs	r3, #4
 80025b4:	0112      	lsls	r2, r2, #4
 80025b6:	b2d2      	uxtb	r2, r2
 80025b8:	440b      	add	r3, r1
 80025ba:	761a      	strb	r2, [r3, #24]
}
 80025bc:	bf00      	nop
 80025be:	370c      	adds	r7, #12
 80025c0:	46bd      	mov	sp, r7
 80025c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025c6:	4770      	bx	lr
 80025c8:	e000e100 	.word	0xe000e100
 80025cc:	e000ed00 	.word	0xe000ed00

080025d0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80025d0:	b480      	push	{r7}
 80025d2:	b089      	sub	sp, #36	@ 0x24
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	60f8      	str	r0, [r7, #12]
 80025d8:	60b9      	str	r1, [r7, #8]
 80025da:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f003 0307 	and.w	r3, r3, #7
 80025e2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80025e4:	69fb      	ldr	r3, [r7, #28]
 80025e6:	f1c3 0307 	rsb	r3, r3, #7
 80025ea:	2b04      	cmp	r3, #4
 80025ec:	bf28      	it	cs
 80025ee:	2304      	movcs	r3, #4
 80025f0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80025f2:	69fb      	ldr	r3, [r7, #28]
 80025f4:	3304      	adds	r3, #4
 80025f6:	2b06      	cmp	r3, #6
 80025f8:	d902      	bls.n	8002600 <NVIC_EncodePriority+0x30>
 80025fa:	69fb      	ldr	r3, [r7, #28]
 80025fc:	3b03      	subs	r3, #3
 80025fe:	e000      	b.n	8002602 <NVIC_EncodePriority+0x32>
 8002600:	2300      	movs	r3, #0
 8002602:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002604:	f04f 32ff 	mov.w	r2, #4294967295
 8002608:	69bb      	ldr	r3, [r7, #24]
 800260a:	fa02 f303 	lsl.w	r3, r2, r3
 800260e:	43da      	mvns	r2, r3
 8002610:	68bb      	ldr	r3, [r7, #8]
 8002612:	401a      	ands	r2, r3
 8002614:	697b      	ldr	r3, [r7, #20]
 8002616:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002618:	f04f 31ff 	mov.w	r1, #4294967295
 800261c:	697b      	ldr	r3, [r7, #20]
 800261e:	fa01 f303 	lsl.w	r3, r1, r3
 8002622:	43d9      	mvns	r1, r3
 8002624:	687b      	ldr	r3, [r7, #4]
 8002626:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002628:	4313      	orrs	r3, r2
         );
}
 800262a:	4618      	mov	r0, r3
 800262c:	3724      	adds	r7, #36	@ 0x24
 800262e:	46bd      	mov	sp, r7
 8002630:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002634:	4770      	bx	lr
	...

08002638 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002638:	b580      	push	{r7, lr}
 800263a:	b082      	sub	sp, #8
 800263c:	af00      	add	r7, sp, #0
 800263e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	3b01      	subs	r3, #1
 8002644:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002648:	d301      	bcc.n	800264e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800264a:	2301      	movs	r3, #1
 800264c:	e00f      	b.n	800266e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800264e:	4a0a      	ldr	r2, [pc, #40]	@ (8002678 <SysTick_Config+0x40>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	3b01      	subs	r3, #1
 8002654:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002656:	210f      	movs	r1, #15
 8002658:	f04f 30ff 	mov.w	r0, #4294967295
 800265c:	f7ff ff8e 	bl	800257c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002660:	4b05      	ldr	r3, [pc, #20]	@ (8002678 <SysTick_Config+0x40>)
 8002662:	2200      	movs	r2, #0
 8002664:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002666:	4b04      	ldr	r3, [pc, #16]	@ (8002678 <SysTick_Config+0x40>)
 8002668:	2207      	movs	r2, #7
 800266a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800266c:	2300      	movs	r3, #0
}
 800266e:	4618      	mov	r0, r3
 8002670:	3708      	adds	r7, #8
 8002672:	46bd      	mov	sp, r7
 8002674:	bd80      	pop	{r7, pc}
 8002676:	bf00      	nop
 8002678:	e000e010 	.word	0xe000e010

0800267c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800267c:	b580      	push	{r7, lr}
 800267e:	b082      	sub	sp, #8
 8002680:	af00      	add	r7, sp, #0
 8002682:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002684:	6878      	ldr	r0, [r7, #4]
 8002686:	f7ff ff29 	bl	80024dc <__NVIC_SetPriorityGrouping>
}
 800268a:	bf00      	nop
 800268c:	3708      	adds	r7, #8
 800268e:	46bd      	mov	sp, r7
 8002690:	bd80      	pop	{r7, pc}

08002692 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002692:	b580      	push	{r7, lr}
 8002694:	b086      	sub	sp, #24
 8002696:	af00      	add	r7, sp, #0
 8002698:	4603      	mov	r3, r0
 800269a:	60b9      	str	r1, [r7, #8]
 800269c:	607a      	str	r2, [r7, #4]
 800269e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 80026a0:	2300      	movs	r3, #0
 80026a2:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80026a4:	f7ff ff3e 	bl	8002524 <__NVIC_GetPriorityGrouping>
 80026a8:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80026aa:	687a      	ldr	r2, [r7, #4]
 80026ac:	68b9      	ldr	r1, [r7, #8]
 80026ae:	6978      	ldr	r0, [r7, #20]
 80026b0:	f7ff ff8e 	bl	80025d0 <NVIC_EncodePriority>
 80026b4:	4602      	mov	r2, r0
 80026b6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80026ba:	4611      	mov	r1, r2
 80026bc:	4618      	mov	r0, r3
 80026be:	f7ff ff5d 	bl	800257c <__NVIC_SetPriority>
}
 80026c2:	bf00      	nop
 80026c4:	3718      	adds	r7, #24
 80026c6:	46bd      	mov	sp, r7
 80026c8:	bd80      	pop	{r7, pc}

080026ca <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80026ca:	b580      	push	{r7, lr}
 80026cc:	b082      	sub	sp, #8
 80026ce:	af00      	add	r7, sp, #0
 80026d0:	4603      	mov	r3, r0
 80026d2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80026d4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80026d8:	4618      	mov	r0, r3
 80026da:	f7ff ff31 	bl	8002540 <__NVIC_EnableIRQ>
}
 80026de:	bf00      	nop
 80026e0:	3708      	adds	r7, #8
 80026e2:	46bd      	mov	sp, r7
 80026e4:	bd80      	pop	{r7, pc}

080026e6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80026e6:	b580      	push	{r7, lr}
 80026e8:	b082      	sub	sp, #8
 80026ea:	af00      	add	r7, sp, #0
 80026ec:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80026ee:	6878      	ldr	r0, [r7, #4]
 80026f0:	f7ff ffa2 	bl	8002638 <SysTick_Config>
 80026f4:	4603      	mov	r3, r0
}
 80026f6:	4618      	mov	r0, r3
 80026f8:	3708      	adds	r7, #8
 80026fa:	46bd      	mov	sp, r7
 80026fc:	bd80      	pop	{r7, pc}
	...

08002700 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002700:	b480      	push	{r7}
 8002702:	b089      	sub	sp, #36	@ 0x24
 8002704:	af00      	add	r7, sp, #0
 8002706:	6078      	str	r0, [r7, #4]
 8002708:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800270a:	2300      	movs	r3, #0
 800270c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800270e:	2300      	movs	r3, #0
 8002710:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002712:	2300      	movs	r3, #0
 8002714:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002716:	2300      	movs	r3, #0
 8002718:	61fb      	str	r3, [r7, #28]
 800271a:	e16b      	b.n	80029f4 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800271c:	2201      	movs	r2, #1
 800271e:	69fb      	ldr	r3, [r7, #28]
 8002720:	fa02 f303 	lsl.w	r3, r2, r3
 8002724:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002726:	683b      	ldr	r3, [r7, #0]
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	697a      	ldr	r2, [r7, #20]
 800272c:	4013      	ands	r3, r2
 800272e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002730:	693a      	ldr	r2, [r7, #16]
 8002732:	697b      	ldr	r3, [r7, #20]
 8002734:	429a      	cmp	r2, r3
 8002736:	f040 815a 	bne.w	80029ee <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800273a:	683b      	ldr	r3, [r7, #0]
 800273c:	685b      	ldr	r3, [r3, #4]
 800273e:	f003 0303 	and.w	r3, r3, #3
 8002742:	2b01      	cmp	r3, #1
 8002744:	d005      	beq.n	8002752 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002746:	683b      	ldr	r3, [r7, #0]
 8002748:	685b      	ldr	r3, [r3, #4]
 800274a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800274e:	2b02      	cmp	r3, #2
 8002750:	d130      	bne.n	80027b4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	689b      	ldr	r3, [r3, #8]
 8002756:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002758:	69fb      	ldr	r3, [r7, #28]
 800275a:	005b      	lsls	r3, r3, #1
 800275c:	2203      	movs	r2, #3
 800275e:	fa02 f303 	lsl.w	r3, r2, r3
 8002762:	43db      	mvns	r3, r3
 8002764:	69ba      	ldr	r2, [r7, #24]
 8002766:	4013      	ands	r3, r2
 8002768:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800276a:	683b      	ldr	r3, [r7, #0]
 800276c:	68da      	ldr	r2, [r3, #12]
 800276e:	69fb      	ldr	r3, [r7, #28]
 8002770:	005b      	lsls	r3, r3, #1
 8002772:	fa02 f303 	lsl.w	r3, r2, r3
 8002776:	69ba      	ldr	r2, [r7, #24]
 8002778:	4313      	orrs	r3, r2
 800277a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800277c:	687b      	ldr	r3, [r7, #4]
 800277e:	69ba      	ldr	r2, [r7, #24]
 8002780:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002782:	687b      	ldr	r3, [r7, #4]
 8002784:	685b      	ldr	r3, [r3, #4]
 8002786:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002788:	2201      	movs	r2, #1
 800278a:	69fb      	ldr	r3, [r7, #28]
 800278c:	fa02 f303 	lsl.w	r3, r2, r3
 8002790:	43db      	mvns	r3, r3
 8002792:	69ba      	ldr	r2, [r7, #24]
 8002794:	4013      	ands	r3, r2
 8002796:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002798:	683b      	ldr	r3, [r7, #0]
 800279a:	685b      	ldr	r3, [r3, #4]
 800279c:	091b      	lsrs	r3, r3, #4
 800279e:	f003 0201 	and.w	r2, r3, #1
 80027a2:	69fb      	ldr	r3, [r7, #28]
 80027a4:	fa02 f303 	lsl.w	r3, r2, r3
 80027a8:	69ba      	ldr	r2, [r7, #24]
 80027aa:	4313      	orrs	r3, r2
 80027ac:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80027ae:	687b      	ldr	r3, [r7, #4]
 80027b0:	69ba      	ldr	r2, [r7, #24]
 80027b2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80027b4:	683b      	ldr	r3, [r7, #0]
 80027b6:	685b      	ldr	r3, [r3, #4]
 80027b8:	f003 0303 	and.w	r3, r3, #3
 80027bc:	2b03      	cmp	r3, #3
 80027be:	d017      	beq.n	80027f0 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80027c0:	687b      	ldr	r3, [r7, #4]
 80027c2:	68db      	ldr	r3, [r3, #12]
 80027c4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80027c6:	69fb      	ldr	r3, [r7, #28]
 80027c8:	005b      	lsls	r3, r3, #1
 80027ca:	2203      	movs	r2, #3
 80027cc:	fa02 f303 	lsl.w	r3, r2, r3
 80027d0:	43db      	mvns	r3, r3
 80027d2:	69ba      	ldr	r2, [r7, #24]
 80027d4:	4013      	ands	r3, r2
 80027d6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80027d8:	683b      	ldr	r3, [r7, #0]
 80027da:	689a      	ldr	r2, [r3, #8]
 80027dc:	69fb      	ldr	r3, [r7, #28]
 80027de:	005b      	lsls	r3, r3, #1
 80027e0:	fa02 f303 	lsl.w	r3, r2, r3
 80027e4:	69ba      	ldr	r2, [r7, #24]
 80027e6:	4313      	orrs	r3, r2
 80027e8:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 80027ea:	687b      	ldr	r3, [r7, #4]
 80027ec:	69ba      	ldr	r2, [r7, #24]
 80027ee:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80027f0:	683b      	ldr	r3, [r7, #0]
 80027f2:	685b      	ldr	r3, [r3, #4]
 80027f4:	f003 0303 	and.w	r3, r3, #3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d123      	bne.n	8002844 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80027fc:	69fb      	ldr	r3, [r7, #28]
 80027fe:	08da      	lsrs	r2, r3, #3
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	3208      	adds	r2, #8
 8002804:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002808:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 800280a:	69fb      	ldr	r3, [r7, #28]
 800280c:	f003 0307 	and.w	r3, r3, #7
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	220f      	movs	r2, #15
 8002814:	fa02 f303 	lsl.w	r3, r2, r3
 8002818:	43db      	mvns	r3, r3
 800281a:	69ba      	ldr	r2, [r7, #24]
 800281c:	4013      	ands	r3, r2
 800281e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002820:	683b      	ldr	r3, [r7, #0]
 8002822:	691a      	ldr	r2, [r3, #16]
 8002824:	69fb      	ldr	r3, [r7, #28]
 8002826:	f003 0307 	and.w	r3, r3, #7
 800282a:	009b      	lsls	r3, r3, #2
 800282c:	fa02 f303 	lsl.w	r3, r2, r3
 8002830:	69ba      	ldr	r2, [r7, #24]
 8002832:	4313      	orrs	r3, r2
 8002834:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002836:	69fb      	ldr	r3, [r7, #28]
 8002838:	08da      	lsrs	r2, r3, #3
 800283a:	687b      	ldr	r3, [r7, #4]
 800283c:	3208      	adds	r2, #8
 800283e:	69b9      	ldr	r1, [r7, #24]
 8002840:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002844:	687b      	ldr	r3, [r7, #4]
 8002846:	681b      	ldr	r3, [r3, #0]
 8002848:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 800284a:	69fb      	ldr	r3, [r7, #28]
 800284c:	005b      	lsls	r3, r3, #1
 800284e:	2203      	movs	r2, #3
 8002850:	fa02 f303 	lsl.w	r3, r2, r3
 8002854:	43db      	mvns	r3, r3
 8002856:	69ba      	ldr	r2, [r7, #24]
 8002858:	4013      	ands	r3, r2
 800285a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800285c:	683b      	ldr	r3, [r7, #0]
 800285e:	685b      	ldr	r3, [r3, #4]
 8002860:	f003 0203 	and.w	r2, r3, #3
 8002864:	69fb      	ldr	r3, [r7, #28]
 8002866:	005b      	lsls	r3, r3, #1
 8002868:	fa02 f303 	lsl.w	r3, r2, r3
 800286c:	69ba      	ldr	r2, [r7, #24]
 800286e:	4313      	orrs	r3, r2
 8002870:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	69ba      	ldr	r2, [r7, #24]
 8002876:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002878:	683b      	ldr	r3, [r7, #0]
 800287a:	685b      	ldr	r3, [r3, #4]
 800287c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002880:	2b00      	cmp	r3, #0
 8002882:	f000 80b4 	beq.w	80029ee <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002886:	2300      	movs	r3, #0
 8002888:	60fb      	str	r3, [r7, #12]
 800288a:	4b60      	ldr	r3, [pc, #384]	@ (8002a0c <HAL_GPIO_Init+0x30c>)
 800288c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800288e:	4a5f      	ldr	r2, [pc, #380]	@ (8002a0c <HAL_GPIO_Init+0x30c>)
 8002890:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002894:	6453      	str	r3, [r2, #68]	@ 0x44
 8002896:	4b5d      	ldr	r3, [pc, #372]	@ (8002a0c <HAL_GPIO_Init+0x30c>)
 8002898:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800289a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800289e:	60fb      	str	r3, [r7, #12]
 80028a0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 80028a2:	4a5b      	ldr	r2, [pc, #364]	@ (8002a10 <HAL_GPIO_Init+0x310>)
 80028a4:	69fb      	ldr	r3, [r7, #28]
 80028a6:	089b      	lsrs	r3, r3, #2
 80028a8:	3302      	adds	r3, #2
 80028aa:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80028ae:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 80028b0:	69fb      	ldr	r3, [r7, #28]
 80028b2:	f003 0303 	and.w	r3, r3, #3
 80028b6:	009b      	lsls	r3, r3, #2
 80028b8:	220f      	movs	r2, #15
 80028ba:	fa02 f303 	lsl.w	r3, r2, r3
 80028be:	43db      	mvns	r3, r3
 80028c0:	69ba      	ldr	r2, [r7, #24]
 80028c2:	4013      	ands	r3, r2
 80028c4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	4a52      	ldr	r2, [pc, #328]	@ (8002a14 <HAL_GPIO_Init+0x314>)
 80028ca:	4293      	cmp	r3, r2
 80028cc:	d02b      	beq.n	8002926 <HAL_GPIO_Init+0x226>
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	4a51      	ldr	r2, [pc, #324]	@ (8002a18 <HAL_GPIO_Init+0x318>)
 80028d2:	4293      	cmp	r3, r2
 80028d4:	d025      	beq.n	8002922 <HAL_GPIO_Init+0x222>
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	4a50      	ldr	r2, [pc, #320]	@ (8002a1c <HAL_GPIO_Init+0x31c>)
 80028da:	4293      	cmp	r3, r2
 80028dc:	d01f      	beq.n	800291e <HAL_GPIO_Init+0x21e>
 80028de:	687b      	ldr	r3, [r7, #4]
 80028e0:	4a4f      	ldr	r2, [pc, #316]	@ (8002a20 <HAL_GPIO_Init+0x320>)
 80028e2:	4293      	cmp	r3, r2
 80028e4:	d019      	beq.n	800291a <HAL_GPIO_Init+0x21a>
 80028e6:	687b      	ldr	r3, [r7, #4]
 80028e8:	4a4e      	ldr	r2, [pc, #312]	@ (8002a24 <HAL_GPIO_Init+0x324>)
 80028ea:	4293      	cmp	r3, r2
 80028ec:	d013      	beq.n	8002916 <HAL_GPIO_Init+0x216>
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	4a4d      	ldr	r2, [pc, #308]	@ (8002a28 <HAL_GPIO_Init+0x328>)
 80028f2:	4293      	cmp	r3, r2
 80028f4:	d00d      	beq.n	8002912 <HAL_GPIO_Init+0x212>
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	4a4c      	ldr	r2, [pc, #304]	@ (8002a2c <HAL_GPIO_Init+0x32c>)
 80028fa:	4293      	cmp	r3, r2
 80028fc:	d007      	beq.n	800290e <HAL_GPIO_Init+0x20e>
 80028fe:	687b      	ldr	r3, [r7, #4]
 8002900:	4a4b      	ldr	r2, [pc, #300]	@ (8002a30 <HAL_GPIO_Init+0x330>)
 8002902:	4293      	cmp	r3, r2
 8002904:	d101      	bne.n	800290a <HAL_GPIO_Init+0x20a>
 8002906:	2307      	movs	r3, #7
 8002908:	e00e      	b.n	8002928 <HAL_GPIO_Init+0x228>
 800290a:	2308      	movs	r3, #8
 800290c:	e00c      	b.n	8002928 <HAL_GPIO_Init+0x228>
 800290e:	2306      	movs	r3, #6
 8002910:	e00a      	b.n	8002928 <HAL_GPIO_Init+0x228>
 8002912:	2305      	movs	r3, #5
 8002914:	e008      	b.n	8002928 <HAL_GPIO_Init+0x228>
 8002916:	2304      	movs	r3, #4
 8002918:	e006      	b.n	8002928 <HAL_GPIO_Init+0x228>
 800291a:	2303      	movs	r3, #3
 800291c:	e004      	b.n	8002928 <HAL_GPIO_Init+0x228>
 800291e:	2302      	movs	r3, #2
 8002920:	e002      	b.n	8002928 <HAL_GPIO_Init+0x228>
 8002922:	2301      	movs	r3, #1
 8002924:	e000      	b.n	8002928 <HAL_GPIO_Init+0x228>
 8002926:	2300      	movs	r3, #0
 8002928:	69fa      	ldr	r2, [r7, #28]
 800292a:	f002 0203 	and.w	r2, r2, #3
 800292e:	0092      	lsls	r2, r2, #2
 8002930:	4093      	lsls	r3, r2
 8002932:	69ba      	ldr	r2, [r7, #24]
 8002934:	4313      	orrs	r3, r2
 8002936:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002938:	4935      	ldr	r1, [pc, #212]	@ (8002a10 <HAL_GPIO_Init+0x310>)
 800293a:	69fb      	ldr	r3, [r7, #28]
 800293c:	089b      	lsrs	r3, r3, #2
 800293e:	3302      	adds	r3, #2
 8002940:	69ba      	ldr	r2, [r7, #24]
 8002942:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002946:	4b3b      	ldr	r3, [pc, #236]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 8002948:	689b      	ldr	r3, [r3, #8]
 800294a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800294c:	693b      	ldr	r3, [r7, #16]
 800294e:	43db      	mvns	r3, r3
 8002950:	69ba      	ldr	r2, [r7, #24]
 8002952:	4013      	ands	r3, r2
 8002954:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002956:	683b      	ldr	r3, [r7, #0]
 8002958:	685b      	ldr	r3, [r3, #4]
 800295a:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800295e:	2b00      	cmp	r3, #0
 8002960:	d003      	beq.n	800296a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002962:	69ba      	ldr	r2, [r7, #24]
 8002964:	693b      	ldr	r3, [r7, #16]
 8002966:	4313      	orrs	r3, r2
 8002968:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 800296a:	4a32      	ldr	r2, [pc, #200]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 800296c:	69bb      	ldr	r3, [r7, #24]
 800296e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002970:	4b30      	ldr	r3, [pc, #192]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 8002972:	68db      	ldr	r3, [r3, #12]
 8002974:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002976:	693b      	ldr	r3, [r7, #16]
 8002978:	43db      	mvns	r3, r3
 800297a:	69ba      	ldr	r2, [r7, #24]
 800297c:	4013      	ands	r3, r2
 800297e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002980:	683b      	ldr	r3, [r7, #0]
 8002982:	685b      	ldr	r3, [r3, #4]
 8002984:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002988:	2b00      	cmp	r3, #0
 800298a:	d003      	beq.n	8002994 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 800298c:	69ba      	ldr	r2, [r7, #24]
 800298e:	693b      	ldr	r3, [r7, #16]
 8002990:	4313      	orrs	r3, r2
 8002992:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002994:	4a27      	ldr	r2, [pc, #156]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 8002996:	69bb      	ldr	r3, [r7, #24]
 8002998:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 800299a:	4b26      	ldr	r3, [pc, #152]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 800299c:	685b      	ldr	r3, [r3, #4]
 800299e:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029a0:	693b      	ldr	r3, [r7, #16]
 80029a2:	43db      	mvns	r3, r3
 80029a4:	69ba      	ldr	r2, [r7, #24]
 80029a6:	4013      	ands	r3, r2
 80029a8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80029aa:	683b      	ldr	r3, [r7, #0]
 80029ac:	685b      	ldr	r3, [r3, #4]
 80029ae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80029b2:	2b00      	cmp	r3, #0
 80029b4:	d003      	beq.n	80029be <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 80029b6:	69ba      	ldr	r2, [r7, #24]
 80029b8:	693b      	ldr	r3, [r7, #16]
 80029ba:	4313      	orrs	r3, r2
 80029bc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 80029be:	4a1d      	ldr	r2, [pc, #116]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 80029c0:	69bb      	ldr	r3, [r7, #24]
 80029c2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80029c4:	4b1b      	ldr	r3, [pc, #108]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 80029c6:	681b      	ldr	r3, [r3, #0]
 80029c8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 80029ca:	693b      	ldr	r3, [r7, #16]
 80029cc:	43db      	mvns	r3, r3
 80029ce:	69ba      	ldr	r2, [r7, #24]
 80029d0:	4013      	ands	r3, r2
 80029d2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80029dc:	2b00      	cmp	r3, #0
 80029de:	d003      	beq.n	80029e8 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 80029e0:	69ba      	ldr	r2, [r7, #24]
 80029e2:	693b      	ldr	r3, [r7, #16]
 80029e4:	4313      	orrs	r3, r2
 80029e6:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 80029e8:	4a12      	ldr	r2, [pc, #72]	@ (8002a34 <HAL_GPIO_Init+0x334>)
 80029ea:	69bb      	ldr	r3, [r7, #24]
 80029ec:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80029ee:	69fb      	ldr	r3, [r7, #28]
 80029f0:	3301      	adds	r3, #1
 80029f2:	61fb      	str	r3, [r7, #28]
 80029f4:	69fb      	ldr	r3, [r7, #28]
 80029f6:	2b0f      	cmp	r3, #15
 80029f8:	f67f ae90 	bls.w	800271c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80029fc:	bf00      	nop
 80029fe:	bf00      	nop
 8002a00:	3724      	adds	r7, #36	@ 0x24
 8002a02:	46bd      	mov	sp, r7
 8002a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a08:	4770      	bx	lr
 8002a0a:	bf00      	nop
 8002a0c:	40023800 	.word	0x40023800
 8002a10:	40013800 	.word	0x40013800
 8002a14:	40020000 	.word	0x40020000
 8002a18:	40020400 	.word	0x40020400
 8002a1c:	40020800 	.word	0x40020800
 8002a20:	40020c00 	.word	0x40020c00
 8002a24:	40021000 	.word	0x40021000
 8002a28:	40021400 	.word	0x40021400
 8002a2c:	40021800 	.word	0x40021800
 8002a30:	40021c00 	.word	0x40021c00
 8002a34:	40013c00 	.word	0x40013c00

08002a38 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002a38:	b480      	push	{r7}
 8002a3a:	b083      	sub	sp, #12
 8002a3c:	af00      	add	r7, sp, #0
 8002a3e:	6078      	str	r0, [r7, #4]
 8002a40:	460b      	mov	r3, r1
 8002a42:	807b      	strh	r3, [r7, #2]
 8002a44:	4613      	mov	r3, r2
 8002a46:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002a48:	787b      	ldrb	r3, [r7, #1]
 8002a4a:	2b00      	cmp	r3, #0
 8002a4c:	d003      	beq.n	8002a56 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002a4e:	887a      	ldrh	r2, [r7, #2]
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002a54:	e003      	b.n	8002a5e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002a56:	887b      	ldrh	r3, [r7, #2]
 8002a58:	041a      	lsls	r2, r3, #16
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	619a      	str	r2, [r3, #24]
}
 8002a5e:	bf00      	nop
 8002a60:	370c      	adds	r7, #12
 8002a62:	46bd      	mov	sp, r7
 8002a64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a68:	4770      	bx	lr
	...

08002a6c <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002a74:	687b      	ldr	r3, [r7, #4]
 8002a76:	2b00      	cmp	r3, #0
 8002a78:	d101      	bne.n	8002a7e <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002a7a:	2301      	movs	r3, #1
 8002a7c:	e12b      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002a84:	b2db      	uxtb	r3, r3
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d106      	bne.n	8002a98 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 8002a92:	6878      	ldr	r0, [r7, #4]
 8002a94:	f7ff fa00 	bl	8001e98 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2224      	movs	r2, #36	@ 0x24
 8002a9c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002aa0:	687b      	ldr	r3, [r7, #4]
 8002aa2:	681b      	ldr	r3, [r3, #0]
 8002aa4:	681a      	ldr	r2, [r3, #0]
 8002aa6:	687b      	ldr	r3, [r7, #4]
 8002aa8:	681b      	ldr	r3, [r3, #0]
 8002aaa:	f022 0201 	bic.w	r2, r2, #1
 8002aae:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	681a      	ldr	r2, [r3, #0]
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	681b      	ldr	r3, [r3, #0]
 8002aba:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8002abe:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	681b      	ldr	r3, [r3, #0]
 8002ac4:	681a      	ldr	r2, [r3, #0]
 8002ac6:	687b      	ldr	r3, [r7, #4]
 8002ac8:	681b      	ldr	r3, [r3, #0]
 8002aca:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002ace:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8002ad0:	f002 feb2 	bl	8005838 <HAL_RCC_GetPCLK1Freq>
 8002ad4:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8002ad6:	687b      	ldr	r3, [r7, #4]
 8002ad8:	685b      	ldr	r3, [r3, #4]
 8002ada:	4a81      	ldr	r2, [pc, #516]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002adc:	4293      	cmp	r3, r2
 8002ade:	d807      	bhi.n	8002af0 <HAL_I2C_Init+0x84>
 8002ae0:	68fb      	ldr	r3, [r7, #12]
 8002ae2:	4a80      	ldr	r2, [pc, #512]	@ (8002ce4 <HAL_I2C_Init+0x278>)
 8002ae4:	4293      	cmp	r3, r2
 8002ae6:	bf94      	ite	ls
 8002ae8:	2301      	movls	r3, #1
 8002aea:	2300      	movhi	r3, #0
 8002aec:	b2db      	uxtb	r3, r3
 8002aee:	e006      	b.n	8002afe <HAL_I2C_Init+0x92>
 8002af0:	68fb      	ldr	r3, [r7, #12]
 8002af2:	4a7d      	ldr	r2, [pc, #500]	@ (8002ce8 <HAL_I2C_Init+0x27c>)
 8002af4:	4293      	cmp	r3, r2
 8002af6:	bf94      	ite	ls
 8002af8:	2301      	movls	r3, #1
 8002afa:	2300      	movhi	r3, #0
 8002afc:	b2db      	uxtb	r3, r3
 8002afe:	2b00      	cmp	r3, #0
 8002b00:	d001      	beq.n	8002b06 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8002b02:	2301      	movs	r3, #1
 8002b04:	e0e7      	b.n	8002cd6 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	4a78      	ldr	r2, [pc, #480]	@ (8002cec <HAL_I2C_Init+0x280>)
 8002b0a:	fba2 2303 	umull	r2, r3, r2, r3
 8002b0e:	0c9b      	lsrs	r3, r3, #18
 8002b10:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	681b      	ldr	r3, [r3, #0]
 8002b16:	685b      	ldr	r3, [r3, #4]
 8002b18:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b1c:	687b      	ldr	r3, [r7, #4]
 8002b1e:	681b      	ldr	r3, [r3, #0]
 8002b20:	68ba      	ldr	r2, [r7, #8]
 8002b22:	430a      	orrs	r2, r1
 8002b24:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8002b26:	687b      	ldr	r3, [r7, #4]
 8002b28:	681b      	ldr	r3, [r3, #0]
 8002b2a:	6a1b      	ldr	r3, [r3, #32]
 8002b2c:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	685b      	ldr	r3, [r3, #4]
 8002b34:	4a6a      	ldr	r2, [pc, #424]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	d802      	bhi.n	8002b40 <HAL_I2C_Init+0xd4>
 8002b3a:	68bb      	ldr	r3, [r7, #8]
 8002b3c:	3301      	adds	r3, #1
 8002b3e:	e009      	b.n	8002b54 <HAL_I2C_Init+0xe8>
 8002b40:	68bb      	ldr	r3, [r7, #8]
 8002b42:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002b46:	fb02 f303 	mul.w	r3, r2, r3
 8002b4a:	4a69      	ldr	r2, [pc, #420]	@ (8002cf0 <HAL_I2C_Init+0x284>)
 8002b4c:	fba2 2303 	umull	r2, r3, r2, r3
 8002b50:	099b      	lsrs	r3, r3, #6
 8002b52:	3301      	adds	r3, #1
 8002b54:	687a      	ldr	r2, [r7, #4]
 8002b56:	6812      	ldr	r2, [r2, #0]
 8002b58:	430b      	orrs	r3, r1
 8002b5a:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 8002b5c:	687b      	ldr	r3, [r7, #4]
 8002b5e:	681b      	ldr	r3, [r3, #0]
 8002b60:	69db      	ldr	r3, [r3, #28]
 8002b62:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 8002b66:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 8002b6a:	687b      	ldr	r3, [r7, #4]
 8002b6c:	685b      	ldr	r3, [r3, #4]
 8002b6e:	495c      	ldr	r1, [pc, #368]	@ (8002ce0 <HAL_I2C_Init+0x274>)
 8002b70:	428b      	cmp	r3, r1
 8002b72:	d819      	bhi.n	8002ba8 <HAL_I2C_Init+0x13c>
 8002b74:	68fb      	ldr	r3, [r7, #12]
 8002b76:	1e59      	subs	r1, r3, #1
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	685b      	ldr	r3, [r3, #4]
 8002b7c:	005b      	lsls	r3, r3, #1
 8002b7e:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b82:	1c59      	adds	r1, r3, #1
 8002b84:	f640 73fc 	movw	r3, #4092	@ 0xffc
 8002b88:	400b      	ands	r3, r1
 8002b8a:	2b00      	cmp	r3, #0
 8002b8c:	d00a      	beq.n	8002ba4 <HAL_I2C_Init+0x138>
 8002b8e:	68fb      	ldr	r3, [r7, #12]
 8002b90:	1e59      	subs	r1, r3, #1
 8002b92:	687b      	ldr	r3, [r7, #4]
 8002b94:	685b      	ldr	r3, [r3, #4]
 8002b96:	005b      	lsls	r3, r3, #1
 8002b98:	fbb1 f3f3 	udiv	r3, r1, r3
 8002b9c:	3301      	adds	r3, #1
 8002b9e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002ba2:	e051      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba4:	2304      	movs	r3, #4
 8002ba6:	e04f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002ba8:	687b      	ldr	r3, [r7, #4]
 8002baa:	689b      	ldr	r3, [r3, #8]
 8002bac:	2b00      	cmp	r3, #0
 8002bae:	d111      	bne.n	8002bd4 <HAL_I2C_Init+0x168>
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	1e58      	subs	r0, r3, #1
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	6859      	ldr	r1, [r3, #4]
 8002bb8:	460b      	mov	r3, r1
 8002bba:	005b      	lsls	r3, r3, #1
 8002bbc:	440b      	add	r3, r1
 8002bbe:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bc2:	3301      	adds	r3, #1
 8002bc4:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bc8:	2b00      	cmp	r3, #0
 8002bca:	bf0c      	ite	eq
 8002bcc:	2301      	moveq	r3, #1
 8002bce:	2300      	movne	r3, #0
 8002bd0:	b2db      	uxtb	r3, r3
 8002bd2:	e012      	b.n	8002bfa <HAL_I2C_Init+0x18e>
 8002bd4:	68fb      	ldr	r3, [r7, #12]
 8002bd6:	1e58      	subs	r0, r3, #1
 8002bd8:	687b      	ldr	r3, [r7, #4]
 8002bda:	6859      	ldr	r1, [r3, #4]
 8002bdc:	460b      	mov	r3, r1
 8002bde:	009b      	lsls	r3, r3, #2
 8002be0:	440b      	add	r3, r1
 8002be2:	0099      	lsls	r1, r3, #2
 8002be4:	440b      	add	r3, r1
 8002be6:	fbb0 f3f3 	udiv	r3, r0, r3
 8002bea:	3301      	adds	r3, #1
 8002bec:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002bf0:	2b00      	cmp	r3, #0
 8002bf2:	bf0c      	ite	eq
 8002bf4:	2301      	moveq	r3, #1
 8002bf6:	2300      	movne	r3, #0
 8002bf8:	b2db      	uxtb	r3, r3
 8002bfa:	2b00      	cmp	r3, #0
 8002bfc:	d001      	beq.n	8002c02 <HAL_I2C_Init+0x196>
 8002bfe:	2301      	movs	r3, #1
 8002c00:	e022      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c02:	687b      	ldr	r3, [r7, #4]
 8002c04:	689b      	ldr	r3, [r3, #8]
 8002c06:	2b00      	cmp	r3, #0
 8002c08:	d10e      	bne.n	8002c28 <HAL_I2C_Init+0x1bc>
 8002c0a:	68fb      	ldr	r3, [r7, #12]
 8002c0c:	1e58      	subs	r0, r3, #1
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6859      	ldr	r1, [r3, #4]
 8002c12:	460b      	mov	r3, r1
 8002c14:	005b      	lsls	r3, r3, #1
 8002c16:	440b      	add	r3, r1
 8002c18:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c1c:	3301      	adds	r3, #1
 8002c1e:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c22:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002c26:	e00f      	b.n	8002c48 <HAL_I2C_Init+0x1dc>
 8002c28:	68fb      	ldr	r3, [r7, #12]
 8002c2a:	1e58      	subs	r0, r3, #1
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6859      	ldr	r1, [r3, #4]
 8002c30:	460b      	mov	r3, r1
 8002c32:	009b      	lsls	r3, r3, #2
 8002c34:	440b      	add	r3, r1
 8002c36:	0099      	lsls	r1, r3, #2
 8002c38:	440b      	add	r3, r1
 8002c3a:	fbb0 f3f3 	udiv	r3, r0, r3
 8002c3e:	3301      	adds	r3, #1
 8002c40:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8002c44:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8002c48:	6879      	ldr	r1, [r7, #4]
 8002c4a:	6809      	ldr	r1, [r1, #0]
 8002c4c:	4313      	orrs	r3, r2
 8002c4e:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 8002c50:	687b      	ldr	r3, [r7, #4]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8002c5a:	687b      	ldr	r3, [r7, #4]
 8002c5c:	69da      	ldr	r2, [r3, #28]
 8002c5e:	687b      	ldr	r3, [r7, #4]
 8002c60:	6a1b      	ldr	r3, [r3, #32]
 8002c62:	431a      	orrs	r2, r3
 8002c64:	687b      	ldr	r3, [r7, #4]
 8002c66:	681b      	ldr	r3, [r3, #0]
 8002c68:	430a      	orrs	r2, r1
 8002c6a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 8002c6c:	687b      	ldr	r3, [r7, #4]
 8002c6e:	681b      	ldr	r3, [r3, #0]
 8002c70:	689b      	ldr	r3, [r3, #8]
 8002c72:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 8002c76:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 8002c7a:	687a      	ldr	r2, [r7, #4]
 8002c7c:	6911      	ldr	r1, [r2, #16]
 8002c7e:	687a      	ldr	r2, [r7, #4]
 8002c80:	68d2      	ldr	r2, [r2, #12]
 8002c82:	4311      	orrs	r1, r2
 8002c84:	687a      	ldr	r2, [r7, #4]
 8002c86:	6812      	ldr	r2, [r2, #0]
 8002c88:	430b      	orrs	r3, r1
 8002c8a:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 8002c8c:	687b      	ldr	r3, [r7, #4]
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	68db      	ldr	r3, [r3, #12]
 8002c92:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695a      	ldr	r2, [r3, #20]
 8002c9a:	687b      	ldr	r3, [r7, #4]
 8002c9c:	699b      	ldr	r3, [r3, #24]
 8002c9e:	431a      	orrs	r2, r3
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	430a      	orrs	r2, r1
 8002ca6:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002ca8:	687b      	ldr	r3, [r7, #4]
 8002caa:	681b      	ldr	r3, [r3, #0]
 8002cac:	681a      	ldr	r2, [r3, #0]
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	681b      	ldr	r3, [r3, #0]
 8002cb2:	f042 0201 	orr.w	r2, r2, #1
 8002cb6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002cb8:	687b      	ldr	r3, [r7, #4]
 8002cba:	2200      	movs	r2, #0
 8002cbc:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8002cbe:	687b      	ldr	r3, [r7, #4]
 8002cc0:	2220      	movs	r2, #32
 8002cc2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	2200      	movs	r2, #0
 8002cca:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	2200      	movs	r2, #0
 8002cd0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8002cd4:	2300      	movs	r3, #0
}
 8002cd6:	4618      	mov	r0, r3
 8002cd8:	3710      	adds	r7, #16
 8002cda:	46bd      	mov	sp, r7
 8002cdc:	bd80      	pop	{r7, pc}
 8002cde:	bf00      	nop
 8002ce0:	000186a0 	.word	0x000186a0
 8002ce4:	001e847f 	.word	0x001e847f
 8002ce8:	003d08ff 	.word	0x003d08ff
 8002cec:	431bde83 	.word	0x431bde83
 8002cf0:	10624dd3 	.word	0x10624dd3

08002cf4 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002cf4:	b580      	push	{r7, lr}
 8002cf6:	b088      	sub	sp, #32
 8002cf8:	af02      	add	r7, sp, #8
 8002cfa:	60f8      	str	r0, [r7, #12]
 8002cfc:	4608      	mov	r0, r1
 8002cfe:	4611      	mov	r1, r2
 8002d00:	461a      	mov	r2, r3
 8002d02:	4603      	mov	r3, r0
 8002d04:	817b      	strh	r3, [r7, #10]
 8002d06:	460b      	mov	r3, r1
 8002d08:	813b      	strh	r3, [r7, #8]
 8002d0a:	4613      	mov	r3, r2
 8002d0c:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002d0e:	f7ff fbb5 	bl	800247c <HAL_GetTick>
 8002d12:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002d14:	68fb      	ldr	r3, [r7, #12]
 8002d16:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002d1a:	b2db      	uxtb	r3, r3
 8002d1c:	2b20      	cmp	r3, #32
 8002d1e:	f040 80d9 	bne.w	8002ed4 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002d22:	697b      	ldr	r3, [r7, #20]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	2319      	movs	r3, #25
 8002d28:	2201      	movs	r2, #1
 8002d2a:	496d      	ldr	r1, [pc, #436]	@ (8002ee0 <HAL_I2C_Mem_Write+0x1ec>)
 8002d2c:	68f8      	ldr	r0, [r7, #12]
 8002d2e:	f000 fc8b 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8002d32:	4603      	mov	r3, r0
 8002d34:	2b00      	cmp	r3, #0
 8002d36:	d001      	beq.n	8002d3c <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 8002d38:	2302      	movs	r3, #2
 8002d3a:	e0cc      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002d3c:	68fb      	ldr	r3, [r7, #12]
 8002d3e:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002d42:	2b01      	cmp	r3, #1
 8002d44:	d101      	bne.n	8002d4a <HAL_I2C_Mem_Write+0x56>
 8002d46:	2302      	movs	r3, #2
 8002d48:	e0c5      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
 8002d4a:	68fb      	ldr	r3, [r7, #12]
 8002d4c:	2201      	movs	r2, #1
 8002d4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002d52:	68fb      	ldr	r3, [r7, #12]
 8002d54:	681b      	ldr	r3, [r3, #0]
 8002d56:	681b      	ldr	r3, [r3, #0]
 8002d58:	f003 0301 	and.w	r3, r3, #1
 8002d5c:	2b01      	cmp	r3, #1
 8002d5e:	d007      	beq.n	8002d70 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002d60:	68fb      	ldr	r3, [r7, #12]
 8002d62:	681b      	ldr	r3, [r3, #0]
 8002d64:	681a      	ldr	r2, [r3, #0]
 8002d66:	68fb      	ldr	r3, [r7, #12]
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	f042 0201 	orr.w	r2, r2, #1
 8002d6e:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002d70:	68fb      	ldr	r3, [r7, #12]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681a      	ldr	r2, [r3, #0]
 8002d76:	68fb      	ldr	r3, [r7, #12]
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002d7e:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002d80:	68fb      	ldr	r3, [r7, #12]
 8002d82:	2221      	movs	r2, #33	@ 0x21
 8002d84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002d88:	68fb      	ldr	r3, [r7, #12]
 8002d8a:	2240      	movs	r2, #64	@ 0x40
 8002d8c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002d90:	68fb      	ldr	r3, [r7, #12]
 8002d92:	2200      	movs	r2, #0
 8002d94:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002d96:	68fb      	ldr	r3, [r7, #12]
 8002d98:	6a3a      	ldr	r2, [r7, #32]
 8002d9a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002d9c:	68fb      	ldr	r3, [r7, #12]
 8002d9e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8002da0:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002da2:	68fb      	ldr	r3, [r7, #12]
 8002da4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002da6:	b29a      	uxth	r2, r3
 8002da8:	68fb      	ldr	r3, [r7, #12]
 8002daa:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002dac:	68fb      	ldr	r3, [r7, #12]
 8002dae:	4a4d      	ldr	r2, [pc, #308]	@ (8002ee4 <HAL_I2C_Mem_Write+0x1f0>)
 8002db0:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002db2:	88f8      	ldrh	r0, [r7, #6]
 8002db4:	893a      	ldrh	r2, [r7, #8]
 8002db6:	8979      	ldrh	r1, [r7, #10]
 8002db8:	697b      	ldr	r3, [r7, #20]
 8002dba:	9301      	str	r3, [sp, #4]
 8002dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dbe:	9300      	str	r3, [sp, #0]
 8002dc0:	4603      	mov	r3, r0
 8002dc2:	68f8      	ldr	r0, [r7, #12]
 8002dc4:	f000 fac2 	bl	800334c <I2C_RequestMemoryWrite>
 8002dc8:	4603      	mov	r3, r0
 8002dca:	2b00      	cmp	r3, #0
 8002dcc:	d052      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8002dce:	2301      	movs	r3, #1
 8002dd0:	e081      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002dd2:	697a      	ldr	r2, [r7, #20]
 8002dd4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002dd6:	68f8      	ldr	r0, [r7, #12]
 8002dd8:	f000 fd50 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 8002ddc:	4603      	mov	r3, r0
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00d      	beq.n	8002dfe <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002de2:	68fb      	ldr	r3, [r7, #12]
 8002de4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002de6:	2b04      	cmp	r3, #4
 8002de8:	d107      	bne.n	8002dfa <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	681b      	ldr	r3, [r3, #0]
 8002dee:	681a      	ldr	r2, [r3, #0]
 8002df0:	68fb      	ldr	r3, [r7, #12]
 8002df2:	681b      	ldr	r3, [r3, #0]
 8002df4:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002df8:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8002dfa:	2301      	movs	r3, #1
 8002dfc:	e06b      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e02:	781a      	ldrb	r2, [r3, #0]
 8002e04:	68fb      	ldr	r3, [r7, #12]
 8002e06:	681b      	ldr	r3, [r3, #0]
 8002e08:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002e0a:	68fb      	ldr	r3, [r7, #12]
 8002e0c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e0e:	1c5a      	adds	r2, r3, #1
 8002e10:	68fb      	ldr	r3, [r7, #12]
 8002e12:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferSize--;
 8002e14:	68fb      	ldr	r3, [r7, #12]
 8002e16:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e18:	3b01      	subs	r3, #1
 8002e1a:	b29a      	uxth	r2, r3
 8002e1c:	68fb      	ldr	r3, [r7, #12]
 8002e1e:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8002e20:	68fb      	ldr	r3, [r7, #12]
 8002e22:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e24:	b29b      	uxth	r3, r3
 8002e26:	3b01      	subs	r3, #1
 8002e28:	b29a      	uxth	r2, r3
 8002e2a:	68fb      	ldr	r3, [r7, #12]
 8002e2c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8002e2e:	68fb      	ldr	r3, [r7, #12]
 8002e30:	681b      	ldr	r3, [r3, #0]
 8002e32:	695b      	ldr	r3, [r3, #20]
 8002e34:	f003 0304 	and.w	r3, r3, #4
 8002e38:	2b04      	cmp	r3, #4
 8002e3a:	d11b      	bne.n	8002e74 <HAL_I2C_Mem_Write+0x180>
 8002e3c:	68fb      	ldr	r3, [r7, #12]
 8002e3e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d017      	beq.n	8002e74 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8002e44:	68fb      	ldr	r3, [r7, #12]
 8002e46:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e48:	781a      	ldrb	r2, [r3, #0]
 8002e4a:	68fb      	ldr	r3, [r7, #12]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 8002e50:	68fb      	ldr	r3, [r7, #12]
 8002e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002e54:	1c5a      	adds	r2, r3, #1
 8002e56:	68fb      	ldr	r3, [r7, #12]
 8002e58:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 8002e5a:	68fb      	ldr	r3, [r7, #12]
 8002e5c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e5e:	3b01      	subs	r3, #1
 8002e60:	b29a      	uxth	r2, r3
 8002e62:	68fb      	ldr	r3, [r7, #12]
 8002e64:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 8002e66:	68fb      	ldr	r3, [r7, #12]
 8002e68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002e6a:	b29b      	uxth	r3, r3
 8002e6c:	3b01      	subs	r3, #1
 8002e6e:	b29a      	uxth	r2, r3
 8002e70:	68fb      	ldr	r3, [r7, #12]
 8002e72:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8002e74:	68fb      	ldr	r3, [r7, #12]
 8002e76:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002e78:	2b00      	cmp	r3, #0
 8002e7a:	d1aa      	bne.n	8002dd2 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002e7c:	697a      	ldr	r2, [r7, #20]
 8002e7e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002e80:	68f8      	ldr	r0, [r7, #12]
 8002e82:	f000 fd43 	bl	800390c <I2C_WaitOnBTFFlagUntilTimeout>
 8002e86:	4603      	mov	r3, r0
 8002e88:	2b00      	cmp	r3, #0
 8002e8a:	d00d      	beq.n	8002ea8 <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8002e8c:	68fb      	ldr	r3, [r7, #12]
 8002e8e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e90:	2b04      	cmp	r3, #4
 8002e92:	d107      	bne.n	8002ea4 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	681b      	ldr	r3, [r3, #0]
 8002e98:	681a      	ldr	r2, [r3, #0]
 8002e9a:	68fb      	ldr	r3, [r7, #12]
 8002e9c:	681b      	ldr	r3, [r3, #0]
 8002e9e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ea2:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8002ea4:	2301      	movs	r3, #1
 8002ea6:	e016      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002ea8:	68fb      	ldr	r3, [r7, #12]
 8002eaa:	681b      	ldr	r3, [r3, #0]
 8002eac:	681a      	ldr	r2, [r3, #0]
 8002eae:	68fb      	ldr	r3, [r7, #12]
 8002eb0:	681b      	ldr	r3, [r3, #0]
 8002eb2:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002eb6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002eb8:	68fb      	ldr	r3, [r7, #12]
 8002eba:	2220      	movs	r2, #32
 8002ebc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8002ec0:	68fb      	ldr	r3, [r7, #12]
 8002ec2:	2200      	movs	r2, #0
 8002ec4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002ec8:	68fb      	ldr	r3, [r7, #12]
 8002eca:	2200      	movs	r2, #0
 8002ecc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8002ed0:	2300      	movs	r3, #0
 8002ed2:	e000      	b.n	8002ed6 <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8002ed4:	2302      	movs	r3, #2
  }
}
 8002ed6:	4618      	mov	r0, r3
 8002ed8:	3718      	adds	r7, #24
 8002eda:	46bd      	mov	sp, r7
 8002edc:	bd80      	pop	{r7, pc}
 8002ede:	bf00      	nop
 8002ee0:	00100002 	.word	0x00100002
 8002ee4:	ffff0000 	.word	0xffff0000

08002ee8 <HAL_I2C_Mem_Read>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8002ee8:	b580      	push	{r7, lr}
 8002eea:	b08c      	sub	sp, #48	@ 0x30
 8002eec:	af02      	add	r7, sp, #8
 8002eee:	60f8      	str	r0, [r7, #12]
 8002ef0:	4608      	mov	r0, r1
 8002ef2:	4611      	mov	r1, r2
 8002ef4:	461a      	mov	r2, r3
 8002ef6:	4603      	mov	r3, r0
 8002ef8:	817b      	strh	r3, [r7, #10]
 8002efa:	460b      	mov	r3, r1
 8002efc:	813b      	strh	r3, [r7, #8]
 8002efe:	4613      	mov	r3, r2
 8002f00:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8002f02:	f7ff fabb 	bl	800247c <HAL_GetTick>
 8002f06:	6278      	str	r0, [r7, #36]	@ 0x24

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002f08:	68fb      	ldr	r3, [r7, #12]
 8002f0a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002f0e:	b2db      	uxtb	r3, r3
 8002f10:	2b20      	cmp	r3, #32
 8002f12:	f040 8214 	bne.w	800333e <HAL_I2C_Mem_Read+0x456>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8002f16:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f18:	9300      	str	r3, [sp, #0]
 8002f1a:	2319      	movs	r3, #25
 8002f1c:	2201      	movs	r2, #1
 8002f1e:	497b      	ldr	r1, [pc, #492]	@ (800310c <HAL_I2C_Mem_Read+0x224>)
 8002f20:	68f8      	ldr	r0, [r7, #12]
 8002f22:	f000 fb91 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8002f26:	4603      	mov	r3, r0
 8002f28:	2b00      	cmp	r3, #0
 8002f2a:	d001      	beq.n	8002f30 <HAL_I2C_Mem_Read+0x48>
    {
      return HAL_BUSY;
 8002f2c:	2302      	movs	r3, #2
 8002f2e:	e207      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002f30:	68fb      	ldr	r3, [r7, #12]
 8002f32:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002f36:	2b01      	cmp	r3, #1
 8002f38:	d101      	bne.n	8002f3e <HAL_I2C_Mem_Read+0x56>
 8002f3a:	2302      	movs	r3, #2
 8002f3c:	e200      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
 8002f3e:	68fb      	ldr	r3, [r7, #12]
 8002f40:	2201      	movs	r2, #1
 8002f42:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 8002f46:	68fb      	ldr	r3, [r7, #12]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b01      	cmp	r3, #1
 8002f52:	d007      	beq.n	8002f64 <HAL_I2C_Mem_Read+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 8002f54:	68fb      	ldr	r3, [r7, #12]
 8002f56:	681b      	ldr	r3, [r3, #0]
 8002f58:	681a      	ldr	r2, [r3, #0]
 8002f5a:	68fb      	ldr	r3, [r7, #12]
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	f042 0201 	orr.w	r2, r2, #1
 8002f62:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 8002f64:	68fb      	ldr	r3, [r7, #12]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	681a      	ldr	r2, [r3, #0]
 8002f6a:	68fb      	ldr	r3, [r7, #12]
 8002f6c:	681b      	ldr	r3, [r3, #0]
 8002f6e:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002f72:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002f74:	68fb      	ldr	r3, [r7, #12]
 8002f76:	2222      	movs	r2, #34	@ 0x22
 8002f78:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	2240      	movs	r2, #64	@ 0x40
 8002f80:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002f84:	68fb      	ldr	r3, [r7, #12]
 8002f86:	2200      	movs	r2, #0
 8002f88:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8002f8a:	68fb      	ldr	r3, [r7, #12]
 8002f8c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002f8e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8002f90:	68fb      	ldr	r3, [r7, #12]
 8002f92:	8eba      	ldrh	r2, [r7, #52]	@ 0x34
 8002f94:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 8002f96:	68fb      	ldr	r3, [r7, #12]
 8002f98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8002f9a:	b29a      	uxth	r2, r3
 8002f9c:	68fb      	ldr	r3, [r7, #12]
 8002f9e:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8002fa0:	68fb      	ldr	r3, [r7, #12]
 8002fa2:	4a5b      	ldr	r2, [pc, #364]	@ (8003110 <HAL_I2C_Mem_Read+0x228>)
 8002fa4:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002fa6:	88f8      	ldrh	r0, [r7, #6]
 8002fa8:	893a      	ldrh	r2, [r7, #8]
 8002faa:	8979      	ldrh	r1, [r7, #10]
 8002fac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fae:	9301      	str	r3, [sp, #4]
 8002fb0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8002fb2:	9300      	str	r3, [sp, #0]
 8002fb4:	4603      	mov	r3, r0
 8002fb6:	68f8      	ldr	r0, [r7, #12]
 8002fb8:	f000 fa5e 	bl	8003478 <I2C_RequestMemoryRead>
 8002fbc:	4603      	mov	r3, r0
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d001      	beq.n	8002fc6 <HAL_I2C_Mem_Read+0xde>
    {
      return HAL_ERROR;
 8002fc2:	2301      	movs	r3, #1
 8002fc4:	e1bc      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
    }

    if (hi2c->XferSize == 0U)
 8002fc6:	68fb      	ldr	r3, [r7, #12]
 8002fc8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002fca:	2b00      	cmp	r3, #0
 8002fcc:	d113      	bne.n	8002ff6 <HAL_I2C_Mem_Read+0x10e>
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8002fce:	2300      	movs	r3, #0
 8002fd0:	623b      	str	r3, [r7, #32]
 8002fd2:	68fb      	ldr	r3, [r7, #12]
 8002fd4:	681b      	ldr	r3, [r3, #0]
 8002fd6:	695b      	ldr	r3, [r3, #20]
 8002fd8:	623b      	str	r3, [r7, #32]
 8002fda:	68fb      	ldr	r3, [r7, #12]
 8002fdc:	681b      	ldr	r3, [r3, #0]
 8002fde:	699b      	ldr	r3, [r3, #24]
 8002fe0:	623b      	str	r3, [r7, #32]
 8002fe2:	6a3b      	ldr	r3, [r7, #32]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8002fe4:	68fb      	ldr	r3, [r7, #12]
 8002fe6:	681b      	ldr	r3, [r3, #0]
 8002fe8:	681a      	ldr	r2, [r3, #0]
 8002fea:	68fb      	ldr	r3, [r7, #12]
 8002fec:	681b      	ldr	r3, [r3, #0]
 8002fee:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8002ff2:	601a      	str	r2, [r3, #0]
 8002ff4:	e190      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 1U)
 8002ff6:	68fb      	ldr	r3, [r7, #12]
 8002ff8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8002ffa:	2b01      	cmp	r3, #1
 8002ffc:	d11b      	bne.n	8003036 <HAL_I2C_Mem_Read+0x14e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8002ffe:	68fb      	ldr	r3, [r7, #12]
 8003000:	681b      	ldr	r3, [r3, #0]
 8003002:	681a      	ldr	r2, [r3, #0]
 8003004:	68fb      	ldr	r3, [r7, #12]
 8003006:	681b      	ldr	r3, [r3, #0]
 8003008:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800300c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800300e:	2300      	movs	r3, #0
 8003010:	61fb      	str	r3, [r7, #28]
 8003012:	68fb      	ldr	r3, [r7, #12]
 8003014:	681b      	ldr	r3, [r3, #0]
 8003016:	695b      	ldr	r3, [r3, #20]
 8003018:	61fb      	str	r3, [r7, #28]
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	61fb      	str	r3, [r7, #28]
 8003022:	69fb      	ldr	r3, [r7, #28]

      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003024:	68fb      	ldr	r3, [r7, #12]
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	681a      	ldr	r2, [r3, #0]
 800302a:	68fb      	ldr	r3, [r7, #12]
 800302c:	681b      	ldr	r3, [r3, #0]
 800302e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003032:	601a      	str	r2, [r3, #0]
 8003034:	e170      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
    }
    else if (hi2c->XferSize == 2U)
 8003036:	68fb      	ldr	r3, [r7, #12]
 8003038:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800303a:	2b02      	cmp	r3, #2
 800303c:	d11b      	bne.n	8003076 <HAL_I2C_Mem_Read+0x18e>
    {
      /* Disable Acknowledge */
      CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 800303e:	68fb      	ldr	r3, [r7, #12]
 8003040:	681b      	ldr	r3, [r3, #0]
 8003042:	681a      	ldr	r2, [r3, #0]
 8003044:	68fb      	ldr	r3, [r7, #12]
 8003046:	681b      	ldr	r3, [r3, #0]
 8003048:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800304c:	601a      	str	r2, [r3, #0]

      /* Enable Pos */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	68fb      	ldr	r3, [r7, #12]
 8003056:	681b      	ldr	r3, [r3, #0]
 8003058:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800305c:	601a      	str	r2, [r3, #0]

      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800305e:	2300      	movs	r3, #0
 8003060:	61bb      	str	r3, [r7, #24]
 8003062:	68fb      	ldr	r3, [r7, #12]
 8003064:	681b      	ldr	r3, [r3, #0]
 8003066:	695b      	ldr	r3, [r3, #20]
 8003068:	61bb      	str	r3, [r7, #24]
 800306a:	68fb      	ldr	r3, [r7, #12]
 800306c:	681b      	ldr	r3, [r3, #0]
 800306e:	699b      	ldr	r3, [r3, #24]
 8003070:	61bb      	str	r3, [r7, #24]
 8003072:	69bb      	ldr	r3, [r7, #24]
 8003074:	e150      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
    }
    else
    {
      /* Clear ADDR flag */
      __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 8003076:	2300      	movs	r3, #0
 8003078:	617b      	str	r3, [r7, #20]
 800307a:	68fb      	ldr	r3, [r7, #12]
 800307c:	681b      	ldr	r3, [r3, #0]
 800307e:	695b      	ldr	r3, [r3, #20]
 8003080:	617b      	str	r3, [r7, #20]
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	681b      	ldr	r3, [r3, #0]
 8003086:	699b      	ldr	r3, [r3, #24]
 8003088:	617b      	str	r3, [r7, #20]
 800308a:	697b      	ldr	r3, [r7, #20]
    }

    while (hi2c->XferSize > 0U)
 800308c:	e144      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
    {
      if (hi2c->XferSize <= 3U)
 800308e:	68fb      	ldr	r3, [r7, #12]
 8003090:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003092:	2b03      	cmp	r3, #3
 8003094:	f200 80f1 	bhi.w	800327a <HAL_I2C_Mem_Read+0x392>
      {
        /* One byte */
        if (hi2c->XferSize == 1U)
 8003098:	68fb      	ldr	r3, [r7, #12]
 800309a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800309c:	2b01      	cmp	r3, #1
 800309e:	d123      	bne.n	80030e8 <HAL_I2C_Mem_Read+0x200>
        {
          /* Wait until RXNE flag is set */
          if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80030a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80030a2:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 80030a4:	68f8      	ldr	r0, [r7, #12]
 80030a6:	f000 fc79 	bl	800399c <I2C_WaitOnRXNEFlagUntilTimeout>
 80030aa:	4603      	mov	r3, r0
 80030ac:	2b00      	cmp	r3, #0
 80030ae:	d001      	beq.n	80030b4 <HAL_I2C_Mem_Read+0x1cc>
          {
            return HAL_ERROR;
 80030b0:	2301      	movs	r3, #1
 80030b2:	e145      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
          }

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80030b4:	68fb      	ldr	r3, [r7, #12]
 80030b6:	681b      	ldr	r3, [r3, #0]
 80030b8:	691a      	ldr	r2, [r3, #16]
 80030ba:	68fb      	ldr	r3, [r7, #12]
 80030bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030be:	b2d2      	uxtb	r2, r2
 80030c0:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80030c2:	68fb      	ldr	r3, [r7, #12]
 80030c4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80030c6:	1c5a      	adds	r2, r3, #1
 80030c8:	68fb      	ldr	r3, [r7, #12]
 80030ca:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80030cc:	68fb      	ldr	r3, [r7, #12]
 80030ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030d0:	3b01      	subs	r3, #1
 80030d2:	b29a      	uxth	r2, r3
 80030d4:	68fb      	ldr	r3, [r7, #12]
 80030d6:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80030dc:	b29b      	uxth	r3, r3
 80030de:	3b01      	subs	r3, #1
 80030e0:	b29a      	uxth	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 80030e6:	e117      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
        }
        /* Two bytes */
        else if (hi2c->XferSize == 2U)
 80030e8:	68fb      	ldr	r3, [r7, #12]
 80030ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80030ec:	2b02      	cmp	r3, #2
 80030ee:	d14e      	bne.n	800318e <HAL_I2C_Mem_Read+0x2a6>
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80030f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030f2:	9300      	str	r3, [sp, #0]
 80030f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80030f6:	2200      	movs	r2, #0
 80030f8:	4906      	ldr	r1, [pc, #24]	@ (8003114 <HAL_I2C_Mem_Read+0x22c>)
 80030fa:	68f8      	ldr	r0, [r7, #12]
 80030fc:	f000 faa4 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8003100:	4603      	mov	r3, r0
 8003102:	2b00      	cmp	r3, #0
 8003104:	d008      	beq.n	8003118 <HAL_I2C_Mem_Read+0x230>
          {
            return HAL_ERROR;
 8003106:	2301      	movs	r3, #1
 8003108:	e11a      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
 800310a:	bf00      	nop
 800310c:	00100002 	.word	0x00100002
 8003110:	ffff0000 	.word	0xffff0000
 8003114:	00010004 	.word	0x00010004
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003118:	68fb      	ldr	r3, [r7, #12]
 800311a:	681b      	ldr	r3, [r3, #0]
 800311c:	681a      	ldr	r2, [r3, #0]
 800311e:	68fb      	ldr	r3, [r7, #12]
 8003120:	681b      	ldr	r3, [r3, #0]
 8003122:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003126:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003128:	68fb      	ldr	r3, [r7, #12]
 800312a:	681b      	ldr	r3, [r3, #0]
 800312c:	691a      	ldr	r2, [r3, #16]
 800312e:	68fb      	ldr	r3, [r7, #12]
 8003130:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003132:	b2d2      	uxtb	r2, r2
 8003134:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003136:	68fb      	ldr	r3, [r7, #12]
 8003138:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800313a:	1c5a      	adds	r2, r3, #1
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003144:	3b01      	subs	r3, #1
 8003146:	b29a      	uxth	r2, r3
 8003148:	68fb      	ldr	r3, [r7, #12]
 800314a:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003150:	b29b      	uxth	r3, r3
 8003152:	3b01      	subs	r3, #1
 8003154:	b29a      	uxth	r2, r3
 8003156:	68fb      	ldr	r3, [r7, #12]
 8003158:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	681b      	ldr	r3, [r3, #0]
 800315e:	691a      	ldr	r2, [r3, #16]
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003164:	b2d2      	uxtb	r2, r2
 8003166:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003168:	68fb      	ldr	r3, [r7, #12]
 800316a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800316c:	1c5a      	adds	r2, r3, #1
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003176:	3b01      	subs	r3, #1
 8003178:	b29a      	uxth	r2, r3
 800317a:	68fb      	ldr	r3, [r7, #12]
 800317c:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800317e:	68fb      	ldr	r3, [r7, #12]
 8003180:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003182:	b29b      	uxth	r3, r3
 8003184:	3b01      	subs	r3, #1
 8003186:	b29a      	uxth	r2, r3
 8003188:	68fb      	ldr	r3, [r7, #12]
 800318a:	855a      	strh	r2, [r3, #42]	@ 0x2a
 800318c:	e0c4      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
        }
        /* 3 Last bytes */
        else
        {
          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 800318e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003190:	9300      	str	r3, [sp, #0]
 8003192:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8003194:	2200      	movs	r2, #0
 8003196:	496c      	ldr	r1, [pc, #432]	@ (8003348 <HAL_I2C_Mem_Read+0x460>)
 8003198:	68f8      	ldr	r0, [r7, #12]
 800319a:	f000 fa55 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 800319e:	4603      	mov	r3, r0
 80031a0:	2b00      	cmp	r3, #0
 80031a2:	d001      	beq.n	80031a8 <HAL_I2C_Mem_Read+0x2c0>
          {
            return HAL_ERROR;
 80031a4:	2301      	movs	r3, #1
 80031a6:	e0cb      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
          }

          /* Disable Acknowledge */
          CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80031a8:	68fb      	ldr	r3, [r7, #12]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	68fb      	ldr	r3, [r7, #12]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80031b6:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80031b8:	68fb      	ldr	r3, [r7, #12]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	691a      	ldr	r2, [r3, #16]
 80031be:	68fb      	ldr	r3, [r7, #12]
 80031c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031c2:	b2d2      	uxtb	r2, r2
 80031c4:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80031c6:	68fb      	ldr	r3, [r7, #12]
 80031c8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80031ca:	1c5a      	adds	r2, r3, #1
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80031d4:	3b01      	subs	r3, #1
 80031d6:	b29a      	uxth	r2, r3
 80031d8:	68fb      	ldr	r3, [r7, #12]
 80031da:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 80031dc:	68fb      	ldr	r3, [r7, #12]
 80031de:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80031e0:	b29b      	uxth	r3, r3
 80031e2:	3b01      	subs	r3, #1
 80031e4:	b29a      	uxth	r2, r3
 80031e6:	68fb      	ldr	r3, [r7, #12]
 80031e8:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Wait until BTF flag is set */
          if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BTF, RESET, Timeout, tickstart) != HAL_OK)
 80031ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80031ec:	9300      	str	r3, [sp, #0]
 80031ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80031f0:	2200      	movs	r2, #0
 80031f2:	4955      	ldr	r1, [pc, #340]	@ (8003348 <HAL_I2C_Mem_Read+0x460>)
 80031f4:	68f8      	ldr	r0, [r7, #12]
 80031f6:	f000 fa27 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80031fa:	4603      	mov	r3, r0
 80031fc:	2b00      	cmp	r3, #0
 80031fe:	d001      	beq.n	8003204 <HAL_I2C_Mem_Read+0x31c>
          {
            return HAL_ERROR;
 8003200:	2301      	movs	r3, #1
 8003202:	e09d      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
          }

          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	681b      	ldr	r3, [r3, #0]
 8003208:	681a      	ldr	r2, [r3, #0]
 800320a:	68fb      	ldr	r3, [r7, #12]
 800320c:	681b      	ldr	r3, [r3, #0]
 800320e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003212:	601a      	str	r2, [r3, #0]

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	691a      	ldr	r2, [r3, #16]
 800321a:	68fb      	ldr	r3, [r7, #12]
 800321c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800321e:	b2d2      	uxtb	r2, r2
 8003220:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003222:	68fb      	ldr	r3, [r7, #12]
 8003224:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003226:	1c5a      	adds	r2, r3, #1
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800322c:	68fb      	ldr	r3, [r7, #12]
 800322e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003230:	3b01      	subs	r3, #1
 8003232:	b29a      	uxth	r2, r3
 8003234:	68fb      	ldr	r3, [r7, #12]
 8003236:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 8003238:	68fb      	ldr	r3, [r7, #12]
 800323a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800323c:	b29b      	uxth	r3, r3
 800323e:	3b01      	subs	r3, #1
 8003240:	b29a      	uxth	r2, r3
 8003242:	68fb      	ldr	r3, [r7, #12]
 8003244:	855a      	strh	r2, [r3, #42]	@ 0x2a

          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 8003246:	68fb      	ldr	r3, [r7, #12]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	691a      	ldr	r2, [r3, #16]
 800324c:	68fb      	ldr	r3, [r7, #12]
 800324e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003250:	b2d2      	uxtb	r2, r2
 8003252:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 8003254:	68fb      	ldr	r3, [r7, #12]
 8003256:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003258:	1c5a      	adds	r2, r3, #1
 800325a:	68fb      	ldr	r3, [r7, #12]
 800325c:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003262:	3b01      	subs	r3, #1
 8003264:	b29a      	uxth	r2, r3
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800326a:	68fb      	ldr	r3, [r7, #12]
 800326c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800326e:	b29b      	uxth	r3, r3
 8003270:	3b01      	subs	r3, #1
 8003272:	b29a      	uxth	r2, r3
 8003274:	68fb      	ldr	r3, [r7, #12]
 8003276:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003278:	e04e      	b.n	8003318 <HAL_I2C_Mem_Read+0x430>
        }
      }
      else
      {
        /* Wait until RXNE flag is set */
        if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800327a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800327c:	6bb9      	ldr	r1, [r7, #56]	@ 0x38
 800327e:	68f8      	ldr	r0, [r7, #12]
 8003280:	f000 fb8c 	bl	800399c <I2C_WaitOnRXNEFlagUntilTimeout>
 8003284:	4603      	mov	r3, r0
 8003286:	2b00      	cmp	r3, #0
 8003288:	d001      	beq.n	800328e <HAL_I2C_Mem_Read+0x3a6>
        {
          return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e058      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
        }

        /* Read data from DR */
        *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 800328e:	68fb      	ldr	r3, [r7, #12]
 8003290:	681b      	ldr	r3, [r3, #0]
 8003292:	691a      	ldr	r2, [r3, #16]
 8003294:	68fb      	ldr	r3, [r7, #12]
 8003296:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003298:	b2d2      	uxtb	r2, r2
 800329a:	701a      	strb	r2, [r3, #0]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 800329c:	68fb      	ldr	r3, [r7, #12]
 800329e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032a0:	1c5a      	adds	r2, r3, #1
 80032a2:	68fb      	ldr	r3, [r7, #12]
 80032a4:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferSize--;
 80032a6:	68fb      	ldr	r3, [r7, #12]
 80032a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032aa:	3b01      	subs	r3, #1
 80032ac:	b29a      	uxth	r2, r3
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	851a      	strh	r2, [r3, #40]	@ 0x28
        hi2c->XferCount--;
 80032b2:	68fb      	ldr	r3, [r7, #12]
 80032b4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80032b6:	b29b      	uxth	r3, r3
 80032b8:	3b01      	subs	r3, #1
 80032ba:	b29a      	uxth	r2, r3
 80032bc:	68fb      	ldr	r3, [r7, #12]
 80032be:	855a      	strh	r2, [r3, #42]	@ 0x2a

        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET)
 80032c0:	68fb      	ldr	r3, [r7, #12]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	695b      	ldr	r3, [r3, #20]
 80032c6:	f003 0304 	and.w	r3, r3, #4
 80032ca:	2b04      	cmp	r3, #4
 80032cc:	d124      	bne.n	8003318 <HAL_I2C_Mem_Read+0x430>
        {
          if (hi2c->XferSize == 3U)
 80032ce:	68fb      	ldr	r3, [r7, #12]
 80032d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80032d2:	2b03      	cmp	r3, #3
 80032d4:	d107      	bne.n	80032e6 <HAL_I2C_Mem_Read+0x3fe>
          {
            /* Disable Acknowledge */
            CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 80032d6:	68fb      	ldr	r3, [r7, #12]
 80032d8:	681b      	ldr	r3, [r3, #0]
 80032da:	681a      	ldr	r2, [r3, #0]
 80032dc:	68fb      	ldr	r3, [r7, #12]
 80032de:	681b      	ldr	r3, [r3, #0]
 80032e0:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80032e4:	601a      	str	r2, [r3, #0]
          }
          /* Read data from DR */
          *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->DR;
 80032e6:	68fb      	ldr	r3, [r7, #12]
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	691a      	ldr	r2, [r3, #16]
 80032ec:	68fb      	ldr	r3, [r7, #12]
 80032ee:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f0:	b2d2      	uxtb	r2, r2
 80032f2:	701a      	strb	r2, [r3, #0]

          /* Increment Buffer pointer */
          hi2c->pBuffPtr++;
 80032f4:	68fb      	ldr	r3, [r7, #12]
 80032f6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80032f8:	1c5a      	adds	r2, r3, #1
 80032fa:	68fb      	ldr	r3, [r7, #12]
 80032fc:	625a      	str	r2, [r3, #36]	@ 0x24

          /* Update counter */
          hi2c->XferSize--;
 80032fe:	68fb      	ldr	r3, [r7, #12]
 8003300:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003302:	3b01      	subs	r3, #1
 8003304:	b29a      	uxth	r2, r3
 8003306:	68fb      	ldr	r3, [r7, #12]
 8003308:	851a      	strh	r2, [r3, #40]	@ 0x28
          hi2c->XferCount--;
 800330a:	68fb      	ldr	r3, [r7, #12]
 800330c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800330e:	b29b      	uxth	r3, r3
 8003310:	3b01      	subs	r3, #1
 8003312:	b29a      	uxth	r2, r3
 8003314:	68fb      	ldr	r3, [r7, #12]
 8003316:	855a      	strh	r2, [r3, #42]	@ 0x2a
    while (hi2c->XferSize > 0U)
 8003318:	68fb      	ldr	r3, [r7, #12]
 800331a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800331c:	2b00      	cmp	r3, #0
 800331e:	f47f aeb6 	bne.w	800308e <HAL_I2C_Mem_Read+0x1a6>
        }
      }
    }

    hi2c->State = HAL_I2C_STATE_READY;
 8003322:	68fb      	ldr	r3, [r7, #12]
 8003324:	2220      	movs	r2, #32
 8003326:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 800332a:	68fb      	ldr	r3, [r7, #12]
 800332c:	2200      	movs	r2, #0
 800332e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	2200      	movs	r2, #0
 8003336:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 800333a:	2300      	movs	r3, #0
 800333c:	e000      	b.n	8003340 <HAL_I2C_Mem_Read+0x458>
  }
  else
  {
    return HAL_BUSY;
 800333e:	2302      	movs	r3, #2
  }
}
 8003340:	4618      	mov	r0, r3
 8003342:	3728      	adds	r7, #40	@ 0x28
 8003344:	46bd      	mov	sp, r7
 8003346:	bd80      	pop	{r7, pc}
 8003348:	00010004 	.word	0x00010004

0800334c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800334c:	b580      	push	{r7, lr}
 800334e:	b088      	sub	sp, #32
 8003350:	af02      	add	r7, sp, #8
 8003352:	60f8      	str	r0, [r7, #12]
 8003354:	4608      	mov	r0, r1
 8003356:	4611      	mov	r1, r2
 8003358:	461a      	mov	r2, r3
 800335a:	4603      	mov	r3, r0
 800335c:	817b      	strh	r3, [r7, #10]
 800335e:	460b      	mov	r3, r1
 8003360:	813b      	strh	r3, [r7, #8]
 8003362:	4613      	mov	r3, r2
 8003364:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003366:	68fb      	ldr	r3, [r7, #12]
 8003368:	681b      	ldr	r3, [r3, #0]
 800336a:	681a      	ldr	r2, [r3, #0]
 800336c:	68fb      	ldr	r3, [r7, #12]
 800336e:	681b      	ldr	r3, [r3, #0]
 8003370:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003374:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	6a3b      	ldr	r3, [r7, #32]
 800337c:	2200      	movs	r2, #0
 800337e:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f960 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d00d      	beq.n	80033aa <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800338e:	68fb      	ldr	r3, [r7, #12]
 8003390:	681b      	ldr	r3, [r3, #0]
 8003392:	681b      	ldr	r3, [r3, #0]
 8003394:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003398:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800339c:	d103      	bne.n	80033a6 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80033a4:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80033a6:	2303      	movs	r3, #3
 80033a8:	e05f      	b.n	800346a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80033aa:	897b      	ldrh	r3, [r7, #10]
 80033ac:	b2db      	uxtb	r3, r3
 80033ae:	461a      	mov	r2, r3
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	681b      	ldr	r3, [r3, #0]
 80033b4:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80033b8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80033ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80033bc:	6a3a      	ldr	r2, [r7, #32]
 80033be:	492d      	ldr	r1, [pc, #180]	@ (8003474 <I2C_RequestMemoryWrite+0x128>)
 80033c0:	68f8      	ldr	r0, [r7, #12]
 80033c2:	f000 f9bb 	bl	800373c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80033c6:	4603      	mov	r3, r0
 80033c8:	2b00      	cmp	r3, #0
 80033ca:	d001      	beq.n	80033d0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80033cc:	2301      	movs	r3, #1
 80033ce:	e04c      	b.n	800346a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80033d0:	2300      	movs	r3, #0
 80033d2:	617b      	str	r3, [r7, #20]
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	681b      	ldr	r3, [r3, #0]
 80033d8:	695b      	ldr	r3, [r3, #20]
 80033da:	617b      	str	r3, [r7, #20]
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	681b      	ldr	r3, [r3, #0]
 80033e0:	699b      	ldr	r3, [r3, #24]
 80033e2:	617b      	str	r3, [r7, #20]
 80033e4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80033e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80033e8:	6a39      	ldr	r1, [r7, #32]
 80033ea:	68f8      	ldr	r0, [r7, #12]
 80033ec:	f000 fa46 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 80033f0:	4603      	mov	r3, r0
 80033f2:	2b00      	cmp	r3, #0
 80033f4:	d00d      	beq.n	8003412 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80033fa:	2b04      	cmp	r3, #4
 80033fc:	d107      	bne.n	800340e <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	681b      	ldr	r3, [r3, #0]
 8003402:	681a      	ldr	r2, [r3, #0]
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	681b      	ldr	r3, [r3, #0]
 8003408:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800340c:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800340e:	2301      	movs	r3, #1
 8003410:	e02b      	b.n	800346a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003412:	88fb      	ldrh	r3, [r7, #6]
 8003414:	2b01      	cmp	r3, #1
 8003416:	d105      	bne.n	8003424 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003418:	893b      	ldrh	r3, [r7, #8]
 800341a:	b2da      	uxtb	r2, r3
 800341c:	68fb      	ldr	r3, [r7, #12]
 800341e:	681b      	ldr	r3, [r3, #0]
 8003420:	611a      	str	r2, [r3, #16]
 8003422:	e021      	b.n	8003468 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003424:	893b      	ldrh	r3, [r7, #8]
 8003426:	0a1b      	lsrs	r3, r3, #8
 8003428:	b29b      	uxth	r3, r3
 800342a:	b2da      	uxtb	r2, r3
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	681b      	ldr	r3, [r3, #0]
 8003430:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003432:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003434:	6a39      	ldr	r1, [r7, #32]
 8003436:	68f8      	ldr	r0, [r7, #12]
 8003438:	f000 fa20 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 800343c:	4603      	mov	r3, r0
 800343e:	2b00      	cmp	r3, #0
 8003440:	d00d      	beq.n	800345e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003442:	68fb      	ldr	r3, [r7, #12]
 8003444:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003446:	2b04      	cmp	r3, #4
 8003448:	d107      	bne.n	800345a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800344a:	68fb      	ldr	r3, [r7, #12]
 800344c:	681b      	ldr	r3, [r3, #0]
 800344e:	681a      	ldr	r2, [r3, #0]
 8003450:	68fb      	ldr	r3, [r7, #12]
 8003452:	681b      	ldr	r3, [r3, #0]
 8003454:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003458:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800345a:	2301      	movs	r3, #1
 800345c:	e005      	b.n	800346a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800345e:	893b      	ldrh	r3, [r7, #8]
 8003460:	b2da      	uxtb	r2, r3
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	681b      	ldr	r3, [r3, #0]
 8003466:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003468:	2300      	movs	r3, #0
}
 800346a:	4618      	mov	r0, r3
 800346c:	3718      	adds	r7, #24
 800346e:	46bd      	mov	sp, r7
 8003470:	bd80      	pop	{r7, pc}
 8003472:	bf00      	nop
 8003474:	00010002 	.word	0x00010002

08003478 <I2C_RequestMemoryRead>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 8003478:	b580      	push	{r7, lr}
 800347a:	b088      	sub	sp, #32
 800347c:	af02      	add	r7, sp, #8
 800347e:	60f8      	str	r0, [r7, #12]
 8003480:	4608      	mov	r0, r1
 8003482:	4611      	mov	r1, r2
 8003484:	461a      	mov	r2, r3
 8003486:	4603      	mov	r3, r0
 8003488:	817b      	strh	r3, [r7, #10]
 800348a:	460b      	mov	r3, r1
 800348c:	813b      	strh	r3, [r7, #8]
 800348e:	4613      	mov	r3, r2
 8003490:	80fb      	strh	r3, [r7, #6]
  /* Enable Acknowledge */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_ACK);
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	681a      	ldr	r2, [r3, #0]
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	681b      	ldr	r3, [r3, #0]
 800349c:	f442 6280 	orr.w	r2, r2, #1024	@ 0x400
 80034a0:	601a      	str	r2, [r3, #0]

  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	681a      	ldr	r2, [r3, #0]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80034b0:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80034b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034b4:	9300      	str	r3, [sp, #0]
 80034b6:	6a3b      	ldr	r3, [r7, #32]
 80034b8:	2200      	movs	r2, #0
 80034ba:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80034be:	68f8      	ldr	r0, [r7, #12]
 80034c0:	f000 f8c2 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80034c4:	4603      	mov	r3, r0
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d00d      	beq.n	80034e6 <I2C_RequestMemoryRead+0x6e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80034ca:	68fb      	ldr	r3, [r7, #12]
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	681b      	ldr	r3, [r3, #0]
 80034d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80034d4:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80034d8:	d103      	bne.n	80034e2 <I2C_RequestMemoryRead+0x6a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80034da:	68fb      	ldr	r3, [r7, #12]
 80034dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80034e0:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80034e2:	2303      	movs	r3, #3
 80034e4:	e0aa      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80034e6:	897b      	ldrh	r3, [r7, #10]
 80034e8:	b2db      	uxtb	r3, r3
 80034ea:	461a      	mov	r2, r3
 80034ec:	68fb      	ldr	r3, [r7, #12]
 80034ee:	681b      	ldr	r3, [r3, #0]
 80034f0:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80034f4:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80034f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80034f8:	6a3a      	ldr	r2, [r7, #32]
 80034fa:	4952      	ldr	r1, [pc, #328]	@ (8003644 <I2C_RequestMemoryRead+0x1cc>)
 80034fc:	68f8      	ldr	r0, [r7, #12]
 80034fe:	f000 f91d 	bl	800373c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003502:	4603      	mov	r3, r0
 8003504:	2b00      	cmp	r3, #0
 8003506:	d001      	beq.n	800350c <I2C_RequestMemoryRead+0x94>
  {
    return HAL_ERROR;
 8003508:	2301      	movs	r3, #1
 800350a:	e097      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800350c:	2300      	movs	r3, #0
 800350e:	617b      	str	r3, [r7, #20]
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	681b      	ldr	r3, [r3, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	617b      	str	r3, [r7, #20]
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	681b      	ldr	r3, [r3, #0]
 800351c:	699b      	ldr	r3, [r3, #24]
 800351e:	617b      	str	r3, [r7, #20]
 8003520:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003522:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003524:	6a39      	ldr	r1, [r7, #32]
 8003526:	68f8      	ldr	r0, [r7, #12]
 8003528:	f000 f9a8 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 800352c:	4603      	mov	r3, r0
 800352e:	2b00      	cmp	r3, #0
 8003530:	d00d      	beq.n	800354e <I2C_RequestMemoryRead+0xd6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003532:	68fb      	ldr	r3, [r7, #12]
 8003534:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003536:	2b04      	cmp	r3, #4
 8003538:	d107      	bne.n	800354a <I2C_RequestMemoryRead+0xd2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800353a:	68fb      	ldr	r3, [r7, #12]
 800353c:	681b      	ldr	r3, [r3, #0]
 800353e:	681a      	ldr	r2, [r3, #0]
 8003540:	68fb      	ldr	r3, [r7, #12]
 8003542:	681b      	ldr	r3, [r3, #0]
 8003544:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003548:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 800354a:	2301      	movs	r3, #1
 800354c:	e076      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 800354e:	88fb      	ldrh	r3, [r7, #6]
 8003550:	2b01      	cmp	r3, #1
 8003552:	d105      	bne.n	8003560 <I2C_RequestMemoryRead+0xe8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003554:	893b      	ldrh	r3, [r7, #8]
 8003556:	b2da      	uxtb	r2, r3
 8003558:	68fb      	ldr	r3, [r7, #12]
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	611a      	str	r2, [r3, #16]
 800355e:	e021      	b.n	80035a4 <I2C_RequestMemoryRead+0x12c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003560:	893b      	ldrh	r3, [r7, #8]
 8003562:	0a1b      	lsrs	r3, r3, #8
 8003564:	b29b      	uxth	r3, r3
 8003566:	b2da      	uxtb	r2, r3
 8003568:	68fb      	ldr	r3, [r7, #12]
 800356a:	681b      	ldr	r3, [r3, #0]
 800356c:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800356e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003570:	6a39      	ldr	r1, [r7, #32]
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f000 f982 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00d      	beq.n	800359a <I2C_RequestMemoryRead+0x122>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003582:	2b04      	cmp	r3, #4
 8003584:	d107      	bne.n	8003596 <I2C_RequestMemoryRead+0x11e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003586:	68fb      	ldr	r3, [r7, #12]
 8003588:	681b      	ldr	r3, [r3, #0]
 800358a:	681a      	ldr	r2, [r3, #0]
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	681b      	ldr	r3, [r3, #0]
 8003590:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003594:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 8003596:	2301      	movs	r3, #1
 8003598:	e050      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800359a:	893b      	ldrh	r3, [r7, #8]
 800359c:	b2da      	uxtb	r2, r3
 800359e:	68fb      	ldr	r3, [r7, #12]
 80035a0:	681b      	ldr	r3, [r3, #0]
 80035a2:	611a      	str	r2, [r3, #16]
  }

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035a4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80035a6:	6a39      	ldr	r1, [r7, #32]
 80035a8:	68f8      	ldr	r0, [r7, #12]
 80035aa:	f000 f967 	bl	800387c <I2C_WaitOnTXEFlagUntilTimeout>
 80035ae:	4603      	mov	r3, r0
 80035b0:	2b00      	cmp	r3, #0
 80035b2:	d00d      	beq.n	80035d0 <I2C_RequestMemoryRead+0x158>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035b4:	68fb      	ldr	r3, [r7, #12]
 80035b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80035b8:	2b04      	cmp	r3, #4
 80035ba:	d107      	bne.n	80035cc <I2C_RequestMemoryRead+0x154>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035bc:	68fb      	ldr	r3, [r7, #12]
 80035be:	681b      	ldr	r3, [r3, #0]
 80035c0:	681a      	ldr	r2, [r3, #0]
 80035c2:	68fb      	ldr	r3, [r7, #12]
 80035c4:	681b      	ldr	r3, [r3, #0]
 80035c6:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80035ca:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035cc:	2301      	movs	r3, #1
 80035ce:	e035      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Generate Restart */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	681b      	ldr	r3, [r3, #0]
 80035d4:	681a      	ldr	r2, [r3, #0]
 80035d6:	68fb      	ldr	r3, [r7, #12]
 80035d8:	681b      	ldr	r3, [r3, #0]
 80035da:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 80035de:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80035e2:	9300      	str	r3, [sp, #0]
 80035e4:	6a3b      	ldr	r3, [r7, #32]
 80035e6:	2200      	movs	r2, #0
 80035e8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035ec:	68f8      	ldr	r0, [r7, #12]
 80035ee:	f000 f82b 	bl	8003648 <I2C_WaitOnFlagUntilTimeout>
 80035f2:	4603      	mov	r3, r0
 80035f4:	2b00      	cmp	r3, #0
 80035f6:	d00d      	beq.n	8003614 <I2C_RequestMemoryRead+0x19c>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035f8:	68fb      	ldr	r3, [r7, #12]
 80035fa:	681b      	ldr	r3, [r3, #0]
 80035fc:	681b      	ldr	r3, [r3, #0]
 80035fe:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003602:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8003606:	d103      	bne.n	8003610 <I2C_RequestMemoryRead+0x198>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 8003608:	68fb      	ldr	r3, [r7, #12]
 800360a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800360e:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 8003610:	2303      	movs	r3, #3
 8003612:	e013      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_READ(DevAddress);
 8003614:	897b      	ldrh	r3, [r7, #10]
 8003616:	b2db      	uxtb	r3, r3
 8003618:	f043 0301 	orr.w	r3, r3, #1
 800361c:	b2da      	uxtb	r2, r3
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	681b      	ldr	r3, [r3, #0]
 8003622:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003624:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003626:	6a3a      	ldr	r2, [r7, #32]
 8003628:	4906      	ldr	r1, [pc, #24]	@ (8003644 <I2C_RequestMemoryRead+0x1cc>)
 800362a:	68f8      	ldr	r0, [r7, #12]
 800362c:	f000 f886 	bl	800373c <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003630:	4603      	mov	r3, r0
 8003632:	2b00      	cmp	r3, #0
 8003634:	d001      	beq.n	800363a <I2C_RequestMemoryRead+0x1c2>
  {
    return HAL_ERROR;
 8003636:	2301      	movs	r3, #1
 8003638:	e000      	b.n	800363c <I2C_RequestMemoryRead+0x1c4>
  }

  return HAL_OK;
 800363a:	2300      	movs	r3, #0
}
 800363c:	4618      	mov	r0, r3
 800363e:	3718      	adds	r7, #24
 8003640:	46bd      	mov	sp, r7
 8003642:	bd80      	pop	{r7, pc}
 8003644:	00010002 	.word	0x00010002

08003648 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003648:	b580      	push	{r7, lr}
 800364a:	b084      	sub	sp, #16
 800364c:	af00      	add	r7, sp, #0
 800364e:	60f8      	str	r0, [r7, #12]
 8003650:	60b9      	str	r1, [r7, #8]
 8003652:	603b      	str	r3, [r7, #0]
 8003654:	4613      	mov	r3, r2
 8003656:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003658:	e048      	b.n	80036ec <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800365a:	683b      	ldr	r3, [r7, #0]
 800365c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003660:	d044      	beq.n	80036ec <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003662:	f7fe ff0b 	bl	800247c <HAL_GetTick>
 8003666:	4602      	mov	r2, r0
 8003668:	69bb      	ldr	r3, [r7, #24]
 800366a:	1ad3      	subs	r3, r2, r3
 800366c:	683a      	ldr	r2, [r7, #0]
 800366e:	429a      	cmp	r2, r3
 8003670:	d302      	bcc.n	8003678 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003672:	683b      	ldr	r3, [r7, #0]
 8003674:	2b00      	cmp	r3, #0
 8003676:	d139      	bne.n	80036ec <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	0c1b      	lsrs	r3, r3, #16
 800367c:	b2db      	uxtb	r3, r3
 800367e:	2b01      	cmp	r3, #1
 8003680:	d10d      	bne.n	800369e <I2C_WaitOnFlagUntilTimeout+0x56>
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	681b      	ldr	r3, [r3, #0]
 8003686:	695b      	ldr	r3, [r3, #20]
 8003688:	43da      	mvns	r2, r3
 800368a:	68bb      	ldr	r3, [r7, #8]
 800368c:	4013      	ands	r3, r2
 800368e:	b29b      	uxth	r3, r3
 8003690:	2b00      	cmp	r3, #0
 8003692:	bf0c      	ite	eq
 8003694:	2301      	moveq	r3, #1
 8003696:	2300      	movne	r3, #0
 8003698:	b2db      	uxtb	r3, r3
 800369a:	461a      	mov	r2, r3
 800369c:	e00c      	b.n	80036b8 <I2C_WaitOnFlagUntilTimeout+0x70>
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	681b      	ldr	r3, [r3, #0]
 80036a2:	699b      	ldr	r3, [r3, #24]
 80036a4:	43da      	mvns	r2, r3
 80036a6:	68bb      	ldr	r3, [r7, #8]
 80036a8:	4013      	ands	r3, r2
 80036aa:	b29b      	uxth	r3, r3
 80036ac:	2b00      	cmp	r3, #0
 80036ae:	bf0c      	ite	eq
 80036b0:	2301      	moveq	r3, #1
 80036b2:	2300      	movne	r3, #0
 80036b4:	b2db      	uxtb	r3, r3
 80036b6:	461a      	mov	r2, r3
 80036b8:	79fb      	ldrb	r3, [r7, #7]
 80036ba:	429a      	cmp	r2, r3
 80036bc:	d116      	bne.n	80036ec <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80036be:	68fb      	ldr	r3, [r7, #12]
 80036c0:	2200      	movs	r2, #0
 80036c2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80036c4:	68fb      	ldr	r3, [r7, #12]
 80036c6:	2220      	movs	r2, #32
 80036c8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2200      	movs	r2, #0
 80036d0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036d8:	f043 0220 	orr.w	r2, r3, #32
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036e0:	68fb      	ldr	r3, [r7, #12]
 80036e2:	2200      	movs	r2, #0
 80036e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036e8:	2301      	movs	r3, #1
 80036ea:	e023      	b.n	8003734 <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036ec:	68bb      	ldr	r3, [r7, #8]
 80036ee:	0c1b      	lsrs	r3, r3, #16
 80036f0:	b2db      	uxtb	r3, r3
 80036f2:	2b01      	cmp	r3, #1
 80036f4:	d10d      	bne.n	8003712 <I2C_WaitOnFlagUntilTimeout+0xca>
 80036f6:	68fb      	ldr	r3, [r7, #12]
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	695b      	ldr	r3, [r3, #20]
 80036fc:	43da      	mvns	r2, r3
 80036fe:	68bb      	ldr	r3, [r7, #8]
 8003700:	4013      	ands	r3, r2
 8003702:	b29b      	uxth	r3, r3
 8003704:	2b00      	cmp	r3, #0
 8003706:	bf0c      	ite	eq
 8003708:	2301      	moveq	r3, #1
 800370a:	2300      	movne	r3, #0
 800370c:	b2db      	uxtb	r3, r3
 800370e:	461a      	mov	r2, r3
 8003710:	e00c      	b.n	800372c <I2C_WaitOnFlagUntilTimeout+0xe4>
 8003712:	68fb      	ldr	r3, [r7, #12]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	699b      	ldr	r3, [r3, #24]
 8003718:	43da      	mvns	r2, r3
 800371a:	68bb      	ldr	r3, [r7, #8]
 800371c:	4013      	ands	r3, r2
 800371e:	b29b      	uxth	r3, r3
 8003720:	2b00      	cmp	r3, #0
 8003722:	bf0c      	ite	eq
 8003724:	2301      	moveq	r3, #1
 8003726:	2300      	movne	r3, #0
 8003728:	b2db      	uxtb	r3, r3
 800372a:	461a      	mov	r2, r3
 800372c:	79fb      	ldrb	r3, [r7, #7]
 800372e:	429a      	cmp	r2, r3
 8003730:	d093      	beq.n	800365a <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8003732:	2300      	movs	r3, #0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}

0800373c <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 800373c:	b580      	push	{r7, lr}
 800373e:	b084      	sub	sp, #16
 8003740:	af00      	add	r7, sp, #0
 8003742:	60f8      	str	r0, [r7, #12]
 8003744:	60b9      	str	r1, [r7, #8]
 8003746:	607a      	str	r2, [r7, #4]
 8003748:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 800374a:	e071      	b.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	695b      	ldr	r3, [r3, #20]
 8003752:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003756:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800375a:	d123      	bne.n	80037a4 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800375c:	68fb      	ldr	r3, [r7, #12]
 800375e:	681b      	ldr	r3, [r3, #0]
 8003760:	681a      	ldr	r2, [r3, #0]
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	681b      	ldr	r3, [r3, #0]
 8003766:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800376a:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800376c:	68fb      	ldr	r3, [r7, #12]
 800376e:	681b      	ldr	r3, [r3, #0]
 8003770:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003774:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003776:	68fb      	ldr	r3, [r7, #12]
 8003778:	2200      	movs	r2, #0
 800377a:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	2220      	movs	r2, #32
 8003780:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2200      	movs	r2, #0
 8003788:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003790:	f043 0204 	orr.w	r2, r3, #4
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	2200      	movs	r2, #0
 800379c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80037a0:	2301      	movs	r3, #1
 80037a2:	e067      	b.n	8003874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037a4:	687b      	ldr	r3, [r7, #4]
 80037a6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037aa:	d041      	beq.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037ac:	f7fe fe66 	bl	800247c <HAL_GetTick>
 80037b0:	4602      	mov	r2, r0
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	1ad3      	subs	r3, r2, r3
 80037b6:	687a      	ldr	r2, [r7, #4]
 80037b8:	429a      	cmp	r2, r3
 80037ba:	d302      	bcc.n	80037c2 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037bc:	687b      	ldr	r3, [r7, #4]
 80037be:	2b00      	cmp	r3, #0
 80037c0:	d136      	bne.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80037c2:	68bb      	ldr	r3, [r7, #8]
 80037c4:	0c1b      	lsrs	r3, r3, #16
 80037c6:	b2db      	uxtb	r3, r3
 80037c8:	2b01      	cmp	r3, #1
 80037ca:	d10c      	bne.n	80037e6 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80037cc:	68fb      	ldr	r3, [r7, #12]
 80037ce:	681b      	ldr	r3, [r3, #0]
 80037d0:	695b      	ldr	r3, [r3, #20]
 80037d2:	43da      	mvns	r2, r3
 80037d4:	68bb      	ldr	r3, [r7, #8]
 80037d6:	4013      	ands	r3, r2
 80037d8:	b29b      	uxth	r3, r3
 80037da:	2b00      	cmp	r3, #0
 80037dc:	bf14      	ite	ne
 80037de:	2301      	movne	r3, #1
 80037e0:	2300      	moveq	r3, #0
 80037e2:	b2db      	uxtb	r3, r3
 80037e4:	e00b      	b.n	80037fe <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80037e6:	68fb      	ldr	r3, [r7, #12]
 80037e8:	681b      	ldr	r3, [r3, #0]
 80037ea:	699b      	ldr	r3, [r3, #24]
 80037ec:	43da      	mvns	r2, r3
 80037ee:	68bb      	ldr	r3, [r7, #8]
 80037f0:	4013      	ands	r3, r2
 80037f2:	b29b      	uxth	r3, r3
 80037f4:	2b00      	cmp	r3, #0
 80037f6:	bf14      	ite	ne
 80037f8:	2301      	movne	r3, #1
 80037fa:	2300      	moveq	r3, #0
 80037fc:	b2db      	uxtb	r3, r3
 80037fe:	2b00      	cmp	r3, #0
 8003800:	d016      	beq.n	8003830 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003802:	68fb      	ldr	r3, [r7, #12]
 8003804:	2200      	movs	r2, #0
 8003806:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	2220      	movs	r2, #32
 800380c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2200      	movs	r2, #0
 8003814:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800381c:	f043 0220 	orr.w	r2, r3, #32
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	2200      	movs	r2, #0
 8003828:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 800382c:	2301      	movs	r3, #1
 800382e:	e021      	b.n	8003874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003830:	68bb      	ldr	r3, [r7, #8]
 8003832:	0c1b      	lsrs	r3, r3, #16
 8003834:	b2db      	uxtb	r3, r3
 8003836:	2b01      	cmp	r3, #1
 8003838:	d10c      	bne.n	8003854 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 800383a:	68fb      	ldr	r3, [r7, #12]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	695b      	ldr	r3, [r3, #20]
 8003840:	43da      	mvns	r2, r3
 8003842:	68bb      	ldr	r3, [r7, #8]
 8003844:	4013      	ands	r3, r2
 8003846:	b29b      	uxth	r3, r3
 8003848:	2b00      	cmp	r3, #0
 800384a:	bf14      	ite	ne
 800384c:	2301      	movne	r3, #1
 800384e:	2300      	moveq	r3, #0
 8003850:	b2db      	uxtb	r3, r3
 8003852:	e00b      	b.n	800386c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	681b      	ldr	r3, [r3, #0]
 8003858:	699b      	ldr	r3, [r3, #24]
 800385a:	43da      	mvns	r2, r3
 800385c:	68bb      	ldr	r3, [r7, #8]
 800385e:	4013      	ands	r3, r2
 8003860:	b29b      	uxth	r3, r3
 8003862:	2b00      	cmp	r3, #0
 8003864:	bf14      	ite	ne
 8003866:	2301      	movne	r3, #1
 8003868:	2300      	moveq	r3, #0
 800386a:	b2db      	uxtb	r3, r3
 800386c:	2b00      	cmp	r3, #0
 800386e:	f47f af6d 	bne.w	800374c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 8003872:	2300      	movs	r3, #0
}
 8003874:	4618      	mov	r0, r3
 8003876:	3710      	adds	r7, #16
 8003878:	46bd      	mov	sp, r7
 800387a:	bd80      	pop	{r7, pc}

0800387c <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800387c:	b580      	push	{r7, lr}
 800387e:	b084      	sub	sp, #16
 8003880:	af00      	add	r7, sp, #0
 8003882:	60f8      	str	r0, [r7, #12]
 8003884:	60b9      	str	r1, [r7, #8]
 8003886:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003888:	e034      	b.n	80038f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800388a:	68f8      	ldr	r0, [r7, #12]
 800388c:	f000 f8e3 	bl	8003a56 <I2C_IsAcknowledgeFailed>
 8003890:	4603      	mov	r3, r0
 8003892:	2b00      	cmp	r3, #0
 8003894:	d001      	beq.n	800389a <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003896:	2301      	movs	r3, #1
 8003898:	e034      	b.n	8003904 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800389a:	68bb      	ldr	r3, [r7, #8]
 800389c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a0:	d028      	beq.n	80038f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038a2:	f7fe fdeb 	bl	800247c <HAL_GetTick>
 80038a6:	4602      	mov	r2, r0
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	1ad3      	subs	r3, r2, r3
 80038ac:	68ba      	ldr	r2, [r7, #8]
 80038ae:	429a      	cmp	r2, r3
 80038b0:	d302      	bcc.n	80038b8 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038b2:	68bb      	ldr	r3, [r7, #8]
 80038b4:	2b00      	cmp	r3, #0
 80038b6:	d11d      	bne.n	80038f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	695b      	ldr	r3, [r3, #20]
 80038be:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038c2:	2b80      	cmp	r3, #128	@ 0x80
 80038c4:	d016      	beq.n	80038f4 <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038c6:	68fb      	ldr	r3, [r7, #12]
 80038c8:	2200      	movs	r2, #0
 80038ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038cc:	68fb      	ldr	r3, [r7, #12]
 80038ce:	2220      	movs	r2, #32
 80038d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e0:	f043 0220 	orr.w	r2, r3, #32
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	2200      	movs	r2, #0
 80038ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f0:	2301      	movs	r3, #1
 80038f2:	e007      	b.n	8003904 <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	681b      	ldr	r3, [r3, #0]
 80038f8:	695b      	ldr	r3, [r3, #20]
 80038fa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038fe:	2b80      	cmp	r3, #128	@ 0x80
 8003900:	d1c3      	bne.n	800388a <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003902:	2300      	movs	r3, #0
}
 8003904:	4618      	mov	r0, r3
 8003906:	3710      	adds	r7, #16
 8003908:	46bd      	mov	sp, r7
 800390a:	bd80      	pop	{r7, pc}

0800390c <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800390c:	b580      	push	{r7, lr}
 800390e:	b084      	sub	sp, #16
 8003910:	af00      	add	r7, sp, #0
 8003912:	60f8      	str	r0, [r7, #12]
 8003914:	60b9      	str	r1, [r7, #8]
 8003916:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003918:	e034      	b.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 800391a:	68f8      	ldr	r0, [r7, #12]
 800391c:	f000 f89b 	bl	8003a56 <I2C_IsAcknowledgeFailed>
 8003920:	4603      	mov	r3, r0
 8003922:	2b00      	cmp	r3, #0
 8003924:	d001      	beq.n	800392a <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 8003926:	2301      	movs	r3, #1
 8003928:	e034      	b.n	8003994 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800392a:	68bb      	ldr	r3, [r7, #8]
 800392c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003930:	d028      	beq.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003932:	f7fe fda3 	bl	800247c <HAL_GetTick>
 8003936:	4602      	mov	r2, r0
 8003938:	687b      	ldr	r3, [r7, #4]
 800393a:	1ad3      	subs	r3, r2, r3
 800393c:	68ba      	ldr	r2, [r7, #8]
 800393e:	429a      	cmp	r2, r3
 8003940:	d302      	bcc.n	8003948 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 8003942:	68bb      	ldr	r3, [r7, #8]
 8003944:	2b00      	cmp	r3, #0
 8003946:	d11d      	bne.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003948:	68fb      	ldr	r3, [r7, #12]
 800394a:	681b      	ldr	r3, [r3, #0]
 800394c:	695b      	ldr	r3, [r3, #20]
 800394e:	f003 0304 	and.w	r3, r3, #4
 8003952:	2b04      	cmp	r3, #4
 8003954:	d016      	beq.n	8003984 <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	2200      	movs	r2, #0
 800395a:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 800395c:	68fb      	ldr	r3, [r7, #12]
 800395e:	2220      	movs	r2, #32
 8003960:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2200      	movs	r2, #0
 8003968:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003970:	f043 0220 	orr.w	r2, r3, #32
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003978:	68fb      	ldr	r3, [r7, #12]
 800397a:	2200      	movs	r2, #0
 800397c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003980:	2301      	movs	r3, #1
 8003982:	e007      	b.n	8003994 <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	681b      	ldr	r3, [r3, #0]
 8003988:	695b      	ldr	r3, [r3, #20]
 800398a:	f003 0304 	and.w	r3, r3, #4
 800398e:	2b04      	cmp	r3, #4
 8003990:	d1c3      	bne.n	800391a <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8003992:	2300      	movs	r3, #0
}
 8003994:	4618      	mov	r0, r3
 8003996:	3710      	adds	r7, #16
 8003998:	46bd      	mov	sp, r7
 800399a:	bd80      	pop	{r7, pc}

0800399c <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 800399c:	b580      	push	{r7, lr}
 800399e:	b084      	sub	sp, #16
 80039a0:	af00      	add	r7, sp, #0
 80039a2:	60f8      	str	r0, [r7, #12]
 80039a4:	60b9      	str	r1, [r7, #8]
 80039a6:	607a      	str	r2, [r7, #4]

  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 80039a8:	e049      	b.n	8003a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
  {
    /* Check if a STOPF is detected */
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 80039aa:	68fb      	ldr	r3, [r7, #12]
 80039ac:	681b      	ldr	r3, [r3, #0]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	f003 0310 	and.w	r3, r3, #16
 80039b4:	2b10      	cmp	r3, #16
 80039b6:	d119      	bne.n	80039ec <I2C_WaitOnRXNEFlagUntilTimeout+0x50>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80039b8:	68fb      	ldr	r3, [r7, #12]
 80039ba:	681b      	ldr	r3, [r3, #0]
 80039bc:	f06f 0210 	mvn.w	r2, #16
 80039c0:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	2200      	movs	r2, #0
 80039c6:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 80039c8:	68fb      	ldr	r3, [r7, #12]
 80039ca:	2220      	movs	r2, #32
 80039cc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039d0:	68fb      	ldr	r3, [r7, #12]
 80039d2:	2200      	movs	r2, #0
 80039d4:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_NONE;
 80039d8:	68fb      	ldr	r3, [r7, #12]
 80039da:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 80039dc:	68fb      	ldr	r3, [r7, #12]
 80039de:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	2200      	movs	r2, #0
 80039e4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80039e8:	2301      	movs	r3, #1
 80039ea:	e030      	b.n	8003a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80039ec:	f7fe fd46 	bl	800247c <HAL_GetTick>
 80039f0:	4602      	mov	r2, r0
 80039f2:	687b      	ldr	r3, [r7, #4]
 80039f4:	1ad3      	subs	r3, r2, r3
 80039f6:	68ba      	ldr	r2, [r7, #8]
 80039f8:	429a      	cmp	r2, r3
 80039fa:	d302      	bcc.n	8003a02 <I2C_WaitOnRXNEFlagUntilTimeout+0x66>
 80039fc:	68bb      	ldr	r3, [r7, #8]
 80039fe:	2b00      	cmp	r3, #0
 8003a00:	d11d      	bne.n	8003a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8003a02:	68fb      	ldr	r3, [r7, #12]
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	695b      	ldr	r3, [r3, #20]
 8003a08:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a0c:	2b40      	cmp	r3, #64	@ 0x40
 8003a0e:	d016      	beq.n	8003a3e <I2C_WaitOnRXNEFlagUntilTimeout+0xa2>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003a10:	68fb      	ldr	r3, [r7, #12]
 8003a12:	2200      	movs	r2, #0
 8003a14:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003a16:	68fb      	ldr	r3, [r7, #12]
 8003a18:	2220      	movs	r2, #32
 8003a1a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	2200      	movs	r2, #0
 8003a22:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003a26:	68fb      	ldr	r3, [r7, #12]
 8003a28:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a2a:	f043 0220 	orr.w	r2, r3, #32
 8003a2e:	68fb      	ldr	r3, [r7, #12]
 8003a30:	641a      	str	r2, [r3, #64]	@ 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003a32:	68fb      	ldr	r3, [r7, #12]
 8003a34:	2200      	movs	r2, #0
 8003a36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

        return HAL_ERROR;
 8003a3a:	2301      	movs	r3, #1
 8003a3c:	e007      	b.n	8003a4e <I2C_WaitOnRXNEFlagUntilTimeout+0xb2>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET)
 8003a3e:	68fb      	ldr	r3, [r7, #12]
 8003a40:	681b      	ldr	r3, [r3, #0]
 8003a42:	695b      	ldr	r3, [r3, #20]
 8003a44:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003a48:	2b40      	cmp	r3, #64	@ 0x40
 8003a4a:	d1ae      	bne.n	80039aa <I2C_WaitOnRXNEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8003a4c:	2300      	movs	r3, #0
}
 8003a4e:	4618      	mov	r0, r3
 8003a50:	3710      	adds	r7, #16
 8003a52:	46bd      	mov	sp, r7
 8003a54:	bd80      	pop	{r7, pc}

08003a56 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003a56:	b480      	push	{r7}
 8003a58:	b083      	sub	sp, #12
 8003a5a:	af00      	add	r7, sp, #0
 8003a5c:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	681b      	ldr	r3, [r3, #0]
 8003a62:	695b      	ldr	r3, [r3, #20]
 8003a64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8003a68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003a6c:	d11b      	bne.n	8003aa6 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003a6e:	687b      	ldr	r3, [r7, #4]
 8003a70:	681b      	ldr	r3, [r3, #0]
 8003a72:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 8003a76:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 8003a78:	687b      	ldr	r3, [r7, #4]
 8003a7a:	2200      	movs	r2, #0
 8003a7c:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003a7e:	687b      	ldr	r3, [r7, #4]
 8003a80:	2220      	movs	r2, #32
 8003a82:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003a86:	687b      	ldr	r3, [r7, #4]
 8003a88:	2200      	movs	r2, #0
 8003a8a:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003a8e:	687b      	ldr	r3, [r7, #4]
 8003a90:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003a92:	f043 0204 	orr.w	r2, r3, #4
 8003a96:	687b      	ldr	r3, [r7, #4]
 8003a98:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003a9a:	687b      	ldr	r3, [r7, #4]
 8003a9c:	2200      	movs	r2, #0
 8003a9e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 8003aa2:	2301      	movs	r3, #1
 8003aa4:	e000      	b.n	8003aa8 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003aa6:	2300      	movs	r3, #0
}
 8003aa8:	4618      	mov	r0, r3
 8003aaa:	370c      	adds	r7, #12
 8003aac:	46bd      	mov	sp, r7
 8003aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ab2:	4770      	bx	lr

08003ab4 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8003ab4:	b580      	push	{r7, lr}
 8003ab6:	b086      	sub	sp, #24
 8003ab8:	af02      	add	r7, sp, #8
 8003aba:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8003abc:	687b      	ldr	r3, [r7, #4]
 8003abe:	2b00      	cmp	r3, #0
 8003ac0:	d101      	bne.n	8003ac6 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8003ac2:	2301      	movs	r3, #1
 8003ac4:	e101      	b.n	8003cca <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8003ac6:	687b      	ldr	r3, [r7, #4]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8003acc:	687b      	ldr	r3, [r7, #4]
 8003ace:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8003ad2:	b2db      	uxtb	r3, r3
 8003ad4:	2b00      	cmp	r3, #0
 8003ad6:	d106      	bne.n	8003ae6 <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8003ad8:	687b      	ldr	r3, [r7, #4]
 8003ada:	2200      	movs	r2, #0
 8003adc:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8003ae0:	6878      	ldr	r0, [r7, #4]
 8003ae2:	f006 fd6b 	bl	800a5bc <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8003ae6:	687b      	ldr	r3, [r7, #4]
 8003ae8:	2203      	movs	r2, #3
 8003aea:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8003aee:	68bb      	ldr	r3, [r7, #8]
 8003af0:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8003af4:	d102      	bne.n	8003afc <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	4618      	mov	r0, r3
 8003b02:	f003 f918 	bl	8006d36 <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	6818      	ldr	r0, [r3, #0]
 8003b0a:	687b      	ldr	r3, [r7, #4]
 8003b0c:	7c1a      	ldrb	r2, [r3, #16]
 8003b0e:	f88d 2000 	strb.w	r2, [sp]
 8003b12:	3304      	adds	r3, #4
 8003b14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003b16:	f002 fff7 	bl	8006b08 <USB_CoreInit>
 8003b1a:	4603      	mov	r3, r0
 8003b1c:	2b00      	cmp	r3, #0
 8003b1e:	d005      	beq.n	8003b2c <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2202      	movs	r2, #2
 8003b24:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b28:	2301      	movs	r3, #1
 8003b2a:	e0ce      	b.n	8003cca <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	681b      	ldr	r3, [r3, #0]
 8003b30:	2100      	movs	r1, #0
 8003b32:	4618      	mov	r0, r3
 8003b34:	f003 f910 	bl	8006d58 <USB_SetCurrentMode>
 8003b38:	4603      	mov	r3, r0
 8003b3a:	2b00      	cmp	r3, #0
 8003b3c:	d005      	beq.n	8003b4a <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003b3e:	687b      	ldr	r3, [r7, #4]
 8003b40:	2202      	movs	r2, #2
 8003b42:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003b46:	2301      	movs	r3, #1
 8003b48:	e0bf      	b.n	8003cca <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003b4a:	2300      	movs	r3, #0
 8003b4c:	73fb      	strb	r3, [r7, #15]
 8003b4e:	e04a      	b.n	8003be6 <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8003b50:	7bfa      	ldrb	r2, [r7, #15]
 8003b52:	6879      	ldr	r1, [r7, #4]
 8003b54:	4613      	mov	r3, r2
 8003b56:	00db      	lsls	r3, r3, #3
 8003b58:	4413      	add	r3, r2
 8003b5a:	009b      	lsls	r3, r3, #2
 8003b5c:	440b      	add	r3, r1
 8003b5e:	3315      	adds	r3, #21
 8003b60:	2201      	movs	r2, #1
 8003b62:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8003b64:	7bfa      	ldrb	r2, [r7, #15]
 8003b66:	6879      	ldr	r1, [r7, #4]
 8003b68:	4613      	mov	r3, r2
 8003b6a:	00db      	lsls	r3, r3, #3
 8003b6c:	4413      	add	r3, r2
 8003b6e:	009b      	lsls	r3, r3, #2
 8003b70:	440b      	add	r3, r1
 8003b72:	3314      	adds	r3, #20
 8003b74:	7bfa      	ldrb	r2, [r7, #15]
 8003b76:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8003b78:	7bfa      	ldrb	r2, [r7, #15]
 8003b7a:	7bfb      	ldrb	r3, [r7, #15]
 8003b7c:	b298      	uxth	r0, r3
 8003b7e:	6879      	ldr	r1, [r7, #4]
 8003b80:	4613      	mov	r3, r2
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4413      	add	r3, r2
 8003b86:	009b      	lsls	r3, r3, #2
 8003b88:	440b      	add	r3, r1
 8003b8a:	332e      	adds	r3, #46	@ 0x2e
 8003b8c:	4602      	mov	r2, r0
 8003b8e:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8003b90:	7bfa      	ldrb	r2, [r7, #15]
 8003b92:	6879      	ldr	r1, [r7, #4]
 8003b94:	4613      	mov	r3, r2
 8003b96:	00db      	lsls	r3, r3, #3
 8003b98:	4413      	add	r3, r2
 8003b9a:	009b      	lsls	r3, r3, #2
 8003b9c:	440b      	add	r3, r1
 8003b9e:	3318      	adds	r3, #24
 8003ba0:	2200      	movs	r2, #0
 8003ba2:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8003ba4:	7bfa      	ldrb	r2, [r7, #15]
 8003ba6:	6879      	ldr	r1, [r7, #4]
 8003ba8:	4613      	mov	r3, r2
 8003baa:	00db      	lsls	r3, r3, #3
 8003bac:	4413      	add	r3, r2
 8003bae:	009b      	lsls	r3, r3, #2
 8003bb0:	440b      	add	r3, r1
 8003bb2:	331c      	adds	r3, #28
 8003bb4:	2200      	movs	r2, #0
 8003bb6:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8003bb8:	7bfa      	ldrb	r2, [r7, #15]
 8003bba:	6879      	ldr	r1, [r7, #4]
 8003bbc:	4613      	mov	r3, r2
 8003bbe:	00db      	lsls	r3, r3, #3
 8003bc0:	4413      	add	r3, r2
 8003bc2:	009b      	lsls	r3, r3, #2
 8003bc4:	440b      	add	r3, r1
 8003bc6:	3320      	adds	r3, #32
 8003bc8:	2200      	movs	r2, #0
 8003bca:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8003bcc:	7bfa      	ldrb	r2, [r7, #15]
 8003bce:	6879      	ldr	r1, [r7, #4]
 8003bd0:	4613      	mov	r3, r2
 8003bd2:	00db      	lsls	r3, r3, #3
 8003bd4:	4413      	add	r3, r2
 8003bd6:	009b      	lsls	r3, r3, #2
 8003bd8:	440b      	add	r3, r1
 8003bda:	3324      	adds	r3, #36	@ 0x24
 8003bdc:	2200      	movs	r2, #0
 8003bde:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003be0:	7bfb      	ldrb	r3, [r7, #15]
 8003be2:	3301      	adds	r3, #1
 8003be4:	73fb      	strb	r3, [r7, #15]
 8003be6:	687b      	ldr	r3, [r7, #4]
 8003be8:	791b      	ldrb	r3, [r3, #4]
 8003bea:	7bfa      	ldrb	r2, [r7, #15]
 8003bec:	429a      	cmp	r2, r3
 8003bee:	d3af      	bcc.n	8003b50 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003bf0:	2300      	movs	r3, #0
 8003bf2:	73fb      	strb	r3, [r7, #15]
 8003bf4:	e044      	b.n	8003c80 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8003bf6:	7bfa      	ldrb	r2, [r7, #15]
 8003bf8:	6879      	ldr	r1, [r7, #4]
 8003bfa:	4613      	mov	r3, r2
 8003bfc:	00db      	lsls	r3, r3, #3
 8003bfe:	4413      	add	r3, r2
 8003c00:	009b      	lsls	r3, r3, #2
 8003c02:	440b      	add	r3, r1
 8003c04:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8003c08:	2200      	movs	r2, #0
 8003c0a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8003c0c:	7bfa      	ldrb	r2, [r7, #15]
 8003c0e:	6879      	ldr	r1, [r7, #4]
 8003c10:	4613      	mov	r3, r2
 8003c12:	00db      	lsls	r3, r3, #3
 8003c14:	4413      	add	r3, r2
 8003c16:	009b      	lsls	r3, r3, #2
 8003c18:	440b      	add	r3, r1
 8003c1a:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8003c1e:	7bfa      	ldrb	r2, [r7, #15]
 8003c20:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8003c22:	7bfa      	ldrb	r2, [r7, #15]
 8003c24:	6879      	ldr	r1, [r7, #4]
 8003c26:	4613      	mov	r3, r2
 8003c28:	00db      	lsls	r3, r3, #3
 8003c2a:	4413      	add	r3, r2
 8003c2c:	009b      	lsls	r3, r3, #2
 8003c2e:	440b      	add	r3, r1
 8003c30:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8003c34:	2200      	movs	r2, #0
 8003c36:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8003c38:	7bfa      	ldrb	r2, [r7, #15]
 8003c3a:	6879      	ldr	r1, [r7, #4]
 8003c3c:	4613      	mov	r3, r2
 8003c3e:	00db      	lsls	r3, r3, #3
 8003c40:	4413      	add	r3, r2
 8003c42:	009b      	lsls	r3, r3, #2
 8003c44:	440b      	add	r3, r1
 8003c46:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8003c4a:	2200      	movs	r2, #0
 8003c4c:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8003c4e:	7bfa      	ldrb	r2, [r7, #15]
 8003c50:	6879      	ldr	r1, [r7, #4]
 8003c52:	4613      	mov	r3, r2
 8003c54:	00db      	lsls	r3, r3, #3
 8003c56:	4413      	add	r3, r2
 8003c58:	009b      	lsls	r3, r3, #2
 8003c5a:	440b      	add	r3, r1
 8003c5c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8003c60:	2200      	movs	r2, #0
 8003c62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8003c64:	7bfa      	ldrb	r2, [r7, #15]
 8003c66:	6879      	ldr	r1, [r7, #4]
 8003c68:	4613      	mov	r3, r2
 8003c6a:	00db      	lsls	r3, r3, #3
 8003c6c:	4413      	add	r3, r2
 8003c6e:	009b      	lsls	r3, r3, #2
 8003c70:	440b      	add	r3, r1
 8003c72:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8003c76:	2200      	movs	r2, #0
 8003c78:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8003c7a:	7bfb      	ldrb	r3, [r7, #15]
 8003c7c:	3301      	adds	r3, #1
 8003c7e:	73fb      	strb	r3, [r7, #15]
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	791b      	ldrb	r3, [r3, #4]
 8003c84:	7bfa      	ldrb	r2, [r7, #15]
 8003c86:	429a      	cmp	r2, r3
 8003c88:	d3b5      	bcc.n	8003bf6 <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8003c8a:	687b      	ldr	r3, [r7, #4]
 8003c8c:	6818      	ldr	r0, [r3, #0]
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	7c1a      	ldrb	r2, [r3, #16]
 8003c92:	f88d 2000 	strb.w	r2, [sp]
 8003c96:	3304      	adds	r3, #4
 8003c98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003c9a:	f003 f8a9 	bl	8006df0 <USB_DevInit>
 8003c9e:	4603      	mov	r3, r0
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d005      	beq.n	8003cb0 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8003ca4:	687b      	ldr	r3, [r7, #4]
 8003ca6:	2202      	movs	r2, #2
 8003ca8:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8003cac:	2301      	movs	r3, #1
 8003cae:	e00c      	b.n	8003cca <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	2201      	movs	r2, #1
 8003cba:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8003cbe:	687b      	ldr	r3, [r7, #4]
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f004 f8f3 	bl	8007eae <USB_DevDisconnect>

  return HAL_OK;
 8003cc8:	2300      	movs	r3, #0
}
 8003cca:	4618      	mov	r0, r3
 8003ccc:	3710      	adds	r7, #16
 8003cce:	46bd      	mov	sp, r7
 8003cd0:	bd80      	pop	{r7, pc}

08003cd2 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8003cd2:	b580      	push	{r7, lr}
 8003cd4:	b084      	sub	sp, #16
 8003cd6:	af00      	add	r7, sp, #0
 8003cd8:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003cda:	687b      	ldr	r3, [r7, #4]
 8003cdc:	681b      	ldr	r3, [r3, #0]
 8003cde:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8003ce0:	687b      	ldr	r3, [r7, #4]
 8003ce2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8003ce6:	2b01      	cmp	r3, #1
 8003ce8:	d101      	bne.n	8003cee <HAL_PCD_Start+0x1c>
 8003cea:	2302      	movs	r3, #2
 8003cec:	e022      	b.n	8003d34 <HAL_PCD_Start+0x62>
 8003cee:	687b      	ldr	r3, [r7, #4]
 8003cf0:	2201      	movs	r2, #1
 8003cf2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	68db      	ldr	r3, [r3, #12]
 8003cfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8003cfe:	2b00      	cmp	r3, #0
 8003d00:	d009      	beq.n	8003d16 <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8003d02:	687b      	ldr	r3, [r7, #4]
 8003d04:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 8003d06:	2b01      	cmp	r3, #1
 8003d08:	d105      	bne.n	8003d16 <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8003d0a:	68fb      	ldr	r3, [r7, #12]
 8003d0c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003d0e:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8003d12:	68fb      	ldr	r3, [r7, #12]
 8003d14:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	681b      	ldr	r3, [r3, #0]
 8003d1a:	4618      	mov	r0, r3
 8003d1c:	f002 fffa 	bl	8006d14 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8003d20:	687b      	ldr	r3, [r7, #4]
 8003d22:	681b      	ldr	r3, [r3, #0]
 8003d24:	4618      	mov	r0, r3
 8003d26:	f004 f8a1 	bl	8007e6c <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8003d2a:	687b      	ldr	r3, [r7, #4]
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8003d32:	2300      	movs	r3, #0
}
 8003d34:	4618      	mov	r0, r3
 8003d36:	3710      	adds	r7, #16
 8003d38:	46bd      	mov	sp, r7
 8003d3a:	bd80      	pop	{r7, pc}

08003d3c <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8003d3c:	b590      	push	{r4, r7, lr}
 8003d3e:	b08d      	sub	sp, #52	@ 0x34
 8003d40:	af00      	add	r7, sp, #0
 8003d42:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8003d44:	687b      	ldr	r3, [r7, #4]
 8003d46:	681b      	ldr	r3, [r3, #0]
 8003d48:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8003d4a:	6a3b      	ldr	r3, [r7, #32]
 8003d4c:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	681b      	ldr	r3, [r3, #0]
 8003d52:	4618      	mov	r0, r3
 8003d54:	f004 f95f 	bl	8008016 <USB_GetMode>
 8003d58:	4603      	mov	r3, r0
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f040 848c 	bne.w	8004678 <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	681b      	ldr	r3, [r3, #0]
 8003d64:	4618      	mov	r0, r3
 8003d66:	f004 f8c3 	bl	8007ef0 <USB_ReadInterrupts>
 8003d6a:	4603      	mov	r3, r0
 8003d6c:	2b00      	cmp	r3, #0
 8003d6e:	f000 8482 	beq.w	8004676 <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8003d72:	69fb      	ldr	r3, [r7, #28]
 8003d74:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003d78:	689b      	ldr	r3, [r3, #8]
 8003d7a:	0a1b      	lsrs	r3, r3, #8
 8003d7c:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8003d80:	687b      	ldr	r3, [r7, #4]
 8003d82:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 8003d86:	687b      	ldr	r3, [r7, #4]
 8003d88:	681b      	ldr	r3, [r3, #0]
 8003d8a:	4618      	mov	r0, r3
 8003d8c:	f004 f8b0 	bl	8007ef0 <USB_ReadInterrupts>
 8003d90:	4603      	mov	r3, r0
 8003d92:	f003 0302 	and.w	r3, r3, #2
 8003d96:	2b02      	cmp	r3, #2
 8003d98:	d107      	bne.n	8003daa <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	681b      	ldr	r3, [r3, #0]
 8003d9e:	695a      	ldr	r2, [r3, #20]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f002 0202 	and.w	r2, r2, #2
 8003da8:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 8003daa:	687b      	ldr	r3, [r7, #4]
 8003dac:	681b      	ldr	r3, [r3, #0]
 8003dae:	4618      	mov	r0, r3
 8003db0:	f004 f89e 	bl	8007ef0 <USB_ReadInterrupts>
 8003db4:	4603      	mov	r3, r0
 8003db6:	f003 0310 	and.w	r3, r3, #16
 8003dba:	2b10      	cmp	r3, #16
 8003dbc:	d161      	bne.n	8003e82 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	681b      	ldr	r3, [r3, #0]
 8003dc2:	699a      	ldr	r2, [r3, #24]
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f022 0210 	bic.w	r2, r2, #16
 8003dcc:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 8003dce:	6a3b      	ldr	r3, [r7, #32]
 8003dd0:	6a1b      	ldr	r3, [r3, #32]
 8003dd2:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 8003dd4:	69bb      	ldr	r3, [r7, #24]
 8003dd6:	f003 020f 	and.w	r2, r3, #15
 8003dda:	4613      	mov	r3, r2
 8003ddc:	00db      	lsls	r3, r3, #3
 8003dde:	4413      	add	r3, r2
 8003de0:	009b      	lsls	r3, r3, #2
 8003de2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003de6:	687a      	ldr	r2, [r7, #4]
 8003de8:	4413      	add	r3, r2
 8003dea:	3304      	adds	r3, #4
 8003dec:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8003dee:	69bb      	ldr	r3, [r7, #24]
 8003df0:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003df4:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003df8:	d124      	bne.n	8003e44 <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8003dfa:	69ba      	ldr	r2, [r7, #24]
 8003dfc:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8003e00:	4013      	ands	r3, r2
 8003e02:	2b00      	cmp	r3, #0
 8003e04:	d035      	beq.n	8003e72 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e06:	697b      	ldr	r3, [r7, #20]
 8003e08:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8003e0a:	69bb      	ldr	r3, [r7, #24]
 8003e0c:	091b      	lsrs	r3, r3, #4
 8003e0e:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8003e10:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e14:	b29b      	uxth	r3, r3
 8003e16:	461a      	mov	r2, r3
 8003e18:	6a38      	ldr	r0, [r7, #32]
 8003e1a:	f003 fed5 	bl	8007bc8 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e1e:	697b      	ldr	r3, [r7, #20]
 8003e20:	68da      	ldr	r2, [r3, #12]
 8003e22:	69bb      	ldr	r3, [r7, #24]
 8003e24:	091b      	lsrs	r3, r3, #4
 8003e26:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e2a:	441a      	add	r2, r3
 8003e2c:	697b      	ldr	r3, [r7, #20]
 8003e2e:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e30:	697b      	ldr	r3, [r7, #20]
 8003e32:	695a      	ldr	r2, [r3, #20]
 8003e34:	69bb      	ldr	r3, [r7, #24]
 8003e36:	091b      	lsrs	r3, r3, #4
 8003e38:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e3c:	441a      	add	r2, r3
 8003e3e:	697b      	ldr	r3, [r7, #20]
 8003e40:	615a      	str	r2, [r3, #20]
 8003e42:	e016      	b.n	8003e72 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 8003e44:	69bb      	ldr	r3, [r7, #24]
 8003e46:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8003e4a:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8003e4e:	d110      	bne.n	8003e72 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8003e56:	2208      	movs	r2, #8
 8003e58:	4619      	mov	r1, r3
 8003e5a:	6a38      	ldr	r0, [r7, #32]
 8003e5c:	f003 feb4 	bl	8007bc8 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8003e60:	697b      	ldr	r3, [r7, #20]
 8003e62:	695a      	ldr	r2, [r3, #20]
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	091b      	lsrs	r3, r3, #4
 8003e68:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8003e6c:	441a      	add	r2, r3
 8003e6e:	697b      	ldr	r3, [r7, #20]
 8003e70:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	681b      	ldr	r3, [r3, #0]
 8003e76:	699a      	ldr	r2, [r3, #24]
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	681b      	ldr	r3, [r3, #0]
 8003e7c:	f042 0210 	orr.w	r2, r2, #16
 8003e80:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8003e82:	687b      	ldr	r3, [r7, #4]
 8003e84:	681b      	ldr	r3, [r3, #0]
 8003e86:	4618      	mov	r0, r3
 8003e88:	f004 f832 	bl	8007ef0 <USB_ReadInterrupts>
 8003e8c:	4603      	mov	r3, r0
 8003e8e:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8003e92:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8003e96:	f040 80a7 	bne.w	8003fe8 <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 8003e9a:	2300      	movs	r3, #0
 8003e9c:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 8003e9e:	687b      	ldr	r3, [r7, #4]
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f004 f837 	bl	8007f16 <USB_ReadDevAllOutEpInterrupt>
 8003ea8:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 8003eaa:	e099      	b.n	8003fe0 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 8003eac:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003eae:	f003 0301 	and.w	r3, r3, #1
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	f000 808e 	beq.w	8003fd4 <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	681b      	ldr	r3, [r3, #0]
 8003ebc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003ebe:	b2d2      	uxtb	r2, r2
 8003ec0:	4611      	mov	r1, r2
 8003ec2:	4618      	mov	r0, r3
 8003ec4:	f004 f85b 	bl	8007f7e <USB_ReadDevOutEPInterrupt>
 8003ec8:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 8003eca:	693b      	ldr	r3, [r7, #16]
 8003ecc:	f003 0301 	and.w	r3, r3, #1
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d00c      	beq.n	8003eee <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 8003ed4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003ed6:	015a      	lsls	r2, r3, #5
 8003ed8:	69fb      	ldr	r3, [r7, #28]
 8003eda:	4413      	add	r3, r2
 8003edc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003ee0:	461a      	mov	r2, r3
 8003ee2:	2301      	movs	r3, #1
 8003ee4:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 8003ee6:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003ee8:	6878      	ldr	r0, [r7, #4]
 8003eea:	f000 fea3 	bl	8004c34 <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8003eee:	693b      	ldr	r3, [r7, #16]
 8003ef0:	f003 0308 	and.w	r3, r3, #8
 8003ef4:	2b00      	cmp	r3, #0
 8003ef6:	d00c      	beq.n	8003f12 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 8003ef8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003efa:	015a      	lsls	r2, r3, #5
 8003efc:	69fb      	ldr	r3, [r7, #28]
 8003efe:	4413      	add	r3, r2
 8003f00:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f04:	461a      	mov	r2, r3
 8003f06:	2308      	movs	r3, #8
 8003f08:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8003f0a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8003f0c:	6878      	ldr	r0, [r7, #4]
 8003f0e:	f000 ff79 	bl	8004e04 <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8003f12:	693b      	ldr	r3, [r7, #16]
 8003f14:	f003 0310 	and.w	r3, r3, #16
 8003f18:	2b00      	cmp	r3, #0
 8003f1a:	d008      	beq.n	8003f2e <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8003f1c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f1e:	015a      	lsls	r2, r3, #5
 8003f20:	69fb      	ldr	r3, [r7, #28]
 8003f22:	4413      	add	r3, r2
 8003f24:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f28:	461a      	mov	r2, r3
 8003f2a:	2310      	movs	r3, #16
 8003f2c:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8003f2e:	693b      	ldr	r3, [r7, #16]
 8003f30:	f003 0302 	and.w	r3, r3, #2
 8003f34:	2b00      	cmp	r3, #0
 8003f36:	d030      	beq.n	8003f9a <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 8003f38:	6a3b      	ldr	r3, [r7, #32]
 8003f3a:	695b      	ldr	r3, [r3, #20]
 8003f3c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003f40:	2b80      	cmp	r3, #128	@ 0x80
 8003f42:	d109      	bne.n	8003f58 <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 8003f44:	69fb      	ldr	r3, [r7, #28]
 8003f46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8003f4a:	685b      	ldr	r3, [r3, #4]
 8003f4c:	69fa      	ldr	r2, [r7, #28]
 8003f4e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8003f52:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003f56:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 8003f58:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8003f5a:	4613      	mov	r3, r2
 8003f5c:	00db      	lsls	r3, r3, #3
 8003f5e:	4413      	add	r3, r2
 8003f60:	009b      	lsls	r3, r3, #2
 8003f62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8003f66:	687a      	ldr	r2, [r7, #4]
 8003f68:	4413      	add	r3, r2
 8003f6a:	3304      	adds	r3, #4
 8003f6c:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	78db      	ldrb	r3, [r3, #3]
 8003f72:	2b01      	cmp	r3, #1
 8003f74:	d108      	bne.n	8003f88 <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 8003f76:	697b      	ldr	r3, [r7, #20]
 8003f78:	2200      	movs	r2, #0
 8003f7a:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8003f7c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f7e:	b2db      	uxtb	r3, r3
 8003f80:	4619      	mov	r1, r3
 8003f82:	6878      	ldr	r0, [r7, #4]
 8003f84:	f006 fc20 	bl	800a7c8 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 8003f88:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003f8a:	015a      	lsls	r2, r3, #5
 8003f8c:	69fb      	ldr	r3, [r7, #28]
 8003f8e:	4413      	add	r3, r2
 8003f90:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003f94:	461a      	mov	r2, r3
 8003f96:	2302      	movs	r3, #2
 8003f98:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8003f9a:	693b      	ldr	r3, [r7, #16]
 8003f9c:	f003 0320 	and.w	r3, r3, #32
 8003fa0:	2b00      	cmp	r3, #0
 8003fa2:	d008      	beq.n	8003fb6 <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8003fa4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fa6:	015a      	lsls	r2, r3, #5
 8003fa8:	69fb      	ldr	r3, [r7, #28]
 8003faa:	4413      	add	r3, r2
 8003fac:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fb0:	461a      	mov	r2, r3
 8003fb2:	2320      	movs	r3, #32
 8003fb4:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 8003fb6:	693b      	ldr	r3, [r7, #16]
 8003fb8:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003fbc:	2b00      	cmp	r3, #0
 8003fbe:	d009      	beq.n	8003fd4 <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 8003fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fc2:	015a      	lsls	r2, r3, #5
 8003fc4:	69fb      	ldr	r3, [r7, #28]
 8003fc6:	4413      	add	r3, r2
 8003fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8003fcc:	461a      	mov	r2, r3
 8003fce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8003fd2:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 8003fd4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003fd6:	3301      	adds	r3, #1
 8003fd8:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 8003fda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fdc:	085b      	lsrs	r3, r3, #1
 8003fde:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 8003fe0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003fe2:	2b00      	cmp	r3, #0
 8003fe4:	f47f af62 	bne.w	8003eac <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 8003fe8:	687b      	ldr	r3, [r7, #4]
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4618      	mov	r0, r3
 8003fee:	f003 ff7f 	bl	8007ef0 <USB_ReadInterrupts>
 8003ff2:	4603      	mov	r3, r0
 8003ff4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003ff8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8003ffc:	f040 80db 	bne.w	80041b6 <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	681b      	ldr	r3, [r3, #0]
 8004004:	4618      	mov	r0, r3
 8004006:	f003 ffa0 	bl	8007f4a <USB_ReadDevAllInEpInterrupt>
 800400a:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 800400c:	2300      	movs	r3, #0
 800400e:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8004010:	e0cd      	b.n	80041ae <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8004012:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004014:	f003 0301 	and.w	r3, r3, #1
 8004018:	2b00      	cmp	r3, #0
 800401a:	f000 80c2 	beq.w	80041a2 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004024:	b2d2      	uxtb	r2, r2
 8004026:	4611      	mov	r1, r2
 8004028:	4618      	mov	r0, r3
 800402a:	f003 ffc6 	bl	8007fba <USB_ReadDevInEPInterrupt>
 800402e:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8004030:	693b      	ldr	r3, [r7, #16]
 8004032:	f003 0301 	and.w	r3, r3, #1
 8004036:	2b00      	cmp	r3, #0
 8004038:	d057      	beq.n	80040ea <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 800403a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800403c:	f003 030f 	and.w	r3, r3, #15
 8004040:	2201      	movs	r2, #1
 8004042:	fa02 f303 	lsl.w	r3, r2, r3
 8004046:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800404e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004050:	68fb      	ldr	r3, [r7, #12]
 8004052:	43db      	mvns	r3, r3
 8004054:	69f9      	ldr	r1, [r7, #28]
 8004056:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800405a:	4013      	ands	r3, r2
 800405c:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 800405e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004060:	015a      	lsls	r2, r3, #5
 8004062:	69fb      	ldr	r3, [r7, #28]
 8004064:	4413      	add	r3, r2
 8004066:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800406a:	461a      	mov	r2, r3
 800406c:	2301      	movs	r3, #1
 800406e:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8004070:	687b      	ldr	r3, [r7, #4]
 8004072:	799b      	ldrb	r3, [r3, #6]
 8004074:	2b01      	cmp	r3, #1
 8004076:	d132      	bne.n	80040de <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 8004078:	6879      	ldr	r1, [r7, #4]
 800407a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800407c:	4613      	mov	r3, r2
 800407e:	00db      	lsls	r3, r3, #3
 8004080:	4413      	add	r3, r2
 8004082:	009b      	lsls	r3, r3, #2
 8004084:	440b      	add	r3, r1
 8004086:	3320      	adds	r3, #32
 8004088:	6819      	ldr	r1, [r3, #0]
 800408a:	6878      	ldr	r0, [r7, #4]
 800408c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800408e:	4613      	mov	r3, r2
 8004090:	00db      	lsls	r3, r3, #3
 8004092:	4413      	add	r3, r2
 8004094:	009b      	lsls	r3, r3, #2
 8004096:	4403      	add	r3, r0
 8004098:	331c      	adds	r3, #28
 800409a:	681b      	ldr	r3, [r3, #0]
 800409c:	4419      	add	r1, r3
 800409e:	6878      	ldr	r0, [r7, #4]
 80040a0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040a2:	4613      	mov	r3, r2
 80040a4:	00db      	lsls	r3, r3, #3
 80040a6:	4413      	add	r3, r2
 80040a8:	009b      	lsls	r3, r3, #2
 80040aa:	4403      	add	r3, r0
 80040ac:	3320      	adds	r3, #32
 80040ae:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80040b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	d113      	bne.n	80040de <HAL_PCD_IRQHandler+0x3a2>
 80040b6:	6879      	ldr	r1, [r7, #4]
 80040b8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80040ba:	4613      	mov	r3, r2
 80040bc:	00db      	lsls	r3, r3, #3
 80040be:	4413      	add	r3, r2
 80040c0:	009b      	lsls	r3, r3, #2
 80040c2:	440b      	add	r3, r1
 80040c4:	3324      	adds	r3, #36	@ 0x24
 80040c6:	681b      	ldr	r3, [r3, #0]
 80040c8:	2b00      	cmp	r3, #0
 80040ca:	d108      	bne.n	80040de <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	6818      	ldr	r0, [r3, #0]
 80040d0:	687b      	ldr	r3, [r7, #4]
 80040d2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80040d6:	461a      	mov	r2, r3
 80040d8:	2101      	movs	r1, #1
 80040da:	f003 ffcd 	bl	8008078 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80040de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040e0:	b2db      	uxtb	r3, r3
 80040e2:	4619      	mov	r1, r3
 80040e4:	6878      	ldr	r0, [r7, #4]
 80040e6:	f006 faea 	bl	800a6be <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 80040ea:	693b      	ldr	r3, [r7, #16]
 80040ec:	f003 0308 	and.w	r3, r3, #8
 80040f0:	2b00      	cmp	r3, #0
 80040f2:	d008      	beq.n	8004106 <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 80040f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80040f6:	015a      	lsls	r2, r3, #5
 80040f8:	69fb      	ldr	r3, [r7, #28]
 80040fa:	4413      	add	r3, r2
 80040fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004100:	461a      	mov	r2, r3
 8004102:	2308      	movs	r3, #8
 8004104:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 8004106:	693b      	ldr	r3, [r7, #16]
 8004108:	f003 0310 	and.w	r3, r3, #16
 800410c:	2b00      	cmp	r3, #0
 800410e:	d008      	beq.n	8004122 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8004110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004112:	015a      	lsls	r2, r3, #5
 8004114:	69fb      	ldr	r3, [r7, #28]
 8004116:	4413      	add	r3, r2
 8004118:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800411c:	461a      	mov	r2, r3
 800411e:	2310      	movs	r3, #16
 8004120:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8004122:	693b      	ldr	r3, [r7, #16]
 8004124:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004128:	2b00      	cmp	r3, #0
 800412a:	d008      	beq.n	800413e <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 800412c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800412e:	015a      	lsls	r2, r3, #5
 8004130:	69fb      	ldr	r3, [r7, #28]
 8004132:	4413      	add	r3, r2
 8004134:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004138:	461a      	mov	r2, r3
 800413a:	2340      	movs	r3, #64	@ 0x40
 800413c:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 800413e:	693b      	ldr	r3, [r7, #16]
 8004140:	f003 0302 	and.w	r3, r3, #2
 8004144:	2b00      	cmp	r3, #0
 8004146:	d023      	beq.n	8004190 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 8004148:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800414a:	6a38      	ldr	r0, [r7, #32]
 800414c:	f002 ffb4 	bl	80070b8 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8004150:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004152:	4613      	mov	r3, r2
 8004154:	00db      	lsls	r3, r3, #3
 8004156:	4413      	add	r3, r2
 8004158:	009b      	lsls	r3, r3, #2
 800415a:	3310      	adds	r3, #16
 800415c:	687a      	ldr	r2, [r7, #4]
 800415e:	4413      	add	r3, r2
 8004160:	3304      	adds	r3, #4
 8004162:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8004164:	697b      	ldr	r3, [r7, #20]
 8004166:	78db      	ldrb	r3, [r3, #3]
 8004168:	2b01      	cmp	r3, #1
 800416a:	d108      	bne.n	800417e <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 800416c:	697b      	ldr	r3, [r7, #20]
 800416e:	2200      	movs	r2, #0
 8004170:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8004172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004174:	b2db      	uxtb	r3, r3
 8004176:	4619      	mov	r1, r3
 8004178:	6878      	ldr	r0, [r7, #4]
 800417a:	f006 fb37 	bl	800a7ec <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 800417e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004180:	015a      	lsls	r2, r3, #5
 8004182:	69fb      	ldr	r3, [r7, #28]
 8004184:	4413      	add	r3, r2
 8004186:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800418a:	461a      	mov	r2, r3
 800418c:	2302      	movs	r3, #2
 800418e:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 8004190:	693b      	ldr	r3, [r7, #16]
 8004192:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004196:	2b00      	cmp	r3, #0
 8004198:	d003      	beq.n	80041a2 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 800419a:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800419c:	6878      	ldr	r0, [r7, #4]
 800419e:	f000 fcbd 	bl	8004b1c <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80041a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80041a4:	3301      	adds	r3, #1
 80041a6:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80041a8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041aa:	085b      	lsrs	r3, r3, #1
 80041ac:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80041ae:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041b0:	2b00      	cmp	r3, #0
 80041b2:	f47f af2e 	bne.w	8004012 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80041b6:	687b      	ldr	r3, [r7, #4]
 80041b8:	681b      	ldr	r3, [r3, #0]
 80041ba:	4618      	mov	r0, r3
 80041bc:	f003 fe98 	bl	8007ef0 <USB_ReadInterrupts>
 80041c0:	4603      	mov	r3, r0
 80041c2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80041c6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80041ca:	d122      	bne.n	8004212 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80041d2:	685b      	ldr	r3, [r3, #4]
 80041d4:	69fa      	ldr	r2, [r7, #28]
 80041d6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80041da:	f023 0301 	bic.w	r3, r3, #1
 80041de:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80041e0:	687b      	ldr	r3, [r7, #4]
 80041e2:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80041e6:	2b01      	cmp	r3, #1
 80041e8:	d108      	bne.n	80041fc <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 80041ea:	687b      	ldr	r3, [r7, #4]
 80041ec:	2200      	movs	r2, #0
 80041ee:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 80041f2:	2100      	movs	r1, #0
 80041f4:	6878      	ldr	r0, [r7, #4]
 80041f6:	f000 fea3 	bl	8004f40 <HAL_PCDEx_LPM_Callback>
 80041fa:	e002      	b.n	8004202 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 80041fc:	6878      	ldr	r0, [r7, #4]
 80041fe:	f006 fad5 	bl	800a7ac <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8004202:	687b      	ldr	r3, [r7, #4]
 8004204:	681b      	ldr	r3, [r3, #0]
 8004206:	695a      	ldr	r2, [r3, #20]
 8004208:	687b      	ldr	r3, [r7, #4]
 800420a:	681b      	ldr	r3, [r3, #0]
 800420c:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8004210:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8004212:	687b      	ldr	r3, [r7, #4]
 8004214:	681b      	ldr	r3, [r3, #0]
 8004216:	4618      	mov	r0, r3
 8004218:	f003 fe6a 	bl	8007ef0 <USB_ReadInterrupts>
 800421c:	4603      	mov	r3, r0
 800421e:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004222:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8004226:	d112      	bne.n	800424e <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800422e:	689b      	ldr	r3, [r3, #8]
 8004230:	f003 0301 	and.w	r3, r3, #1
 8004234:	2b01      	cmp	r3, #1
 8004236:	d102      	bne.n	800423e <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 8004238:	6878      	ldr	r0, [r7, #4]
 800423a:	f006 fa91 	bl	800a760 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 800423e:	687b      	ldr	r3, [r7, #4]
 8004240:	681b      	ldr	r3, [r3, #0]
 8004242:	695a      	ldr	r2, [r3, #20]
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	681b      	ldr	r3, [r3, #0]
 8004248:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 800424c:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 800424e:	687b      	ldr	r3, [r7, #4]
 8004250:	681b      	ldr	r3, [r3, #0]
 8004252:	4618      	mov	r0, r3
 8004254:	f003 fe4c 	bl	8007ef0 <USB_ReadInterrupts>
 8004258:	4603      	mov	r3, r0
 800425a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800425e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004262:	f040 80b7 	bne.w	80043d4 <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 8004266:	69fb      	ldr	r3, [r7, #28]
 8004268:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800426c:	685b      	ldr	r3, [r3, #4]
 800426e:	69fa      	ldr	r2, [r7, #28]
 8004270:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004274:	f023 0301 	bic.w	r3, r3, #1
 8004278:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 800427a:	687b      	ldr	r3, [r7, #4]
 800427c:	681b      	ldr	r3, [r3, #0]
 800427e:	2110      	movs	r1, #16
 8004280:	4618      	mov	r0, r3
 8004282:	f002 ff19 	bl	80070b8 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004286:	2300      	movs	r3, #0
 8004288:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800428a:	e046      	b.n	800431a <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 800428c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800428e:	015a      	lsls	r2, r3, #5
 8004290:	69fb      	ldr	r3, [r7, #28]
 8004292:	4413      	add	r3, r2
 8004294:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004298:	461a      	mov	r2, r3
 800429a:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800429e:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80042a0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042a2:	015a      	lsls	r2, r3, #5
 80042a4:	69fb      	ldr	r3, [r7, #28]
 80042a6:	4413      	add	r3, r2
 80042a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80042ac:	681b      	ldr	r3, [r3, #0]
 80042ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042b0:	0151      	lsls	r1, r2, #5
 80042b2:	69fa      	ldr	r2, [r7, #28]
 80042b4:	440a      	add	r2, r1
 80042b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80042ba:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042be:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80042c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042c2:	015a      	lsls	r2, r3, #5
 80042c4:	69fb      	ldr	r3, [r7, #28]
 80042c6:	4413      	add	r3, r2
 80042c8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042cc:	461a      	mov	r2, r3
 80042ce:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80042d2:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80042d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042d6:	015a      	lsls	r2, r3, #5
 80042d8:	69fb      	ldr	r3, [r7, #28]
 80042da:	4413      	add	r3, r2
 80042dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80042e0:	681b      	ldr	r3, [r3, #0]
 80042e2:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80042e4:	0151      	lsls	r1, r2, #5
 80042e6:	69fa      	ldr	r2, [r7, #28]
 80042e8:	440a      	add	r2, r1
 80042ea:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80042ee:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80042f2:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80042f4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80042f6:	015a      	lsls	r2, r3, #5
 80042f8:	69fb      	ldr	r3, [r7, #28]
 80042fa:	4413      	add	r3, r2
 80042fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004300:	681b      	ldr	r3, [r3, #0]
 8004302:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004304:	0151      	lsls	r1, r2, #5
 8004306:	69fa      	ldr	r2, [r7, #28]
 8004308:	440a      	add	r2, r1
 800430a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800430e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8004312:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004314:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004316:	3301      	adds	r3, #1
 8004318:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	791b      	ldrb	r3, [r3, #4]
 800431e:	461a      	mov	r2, r3
 8004320:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004322:	4293      	cmp	r3, r2
 8004324:	d3b2      	bcc.n	800428c <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 8004326:	69fb      	ldr	r3, [r7, #28]
 8004328:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800432c:	69db      	ldr	r3, [r3, #28]
 800432e:	69fa      	ldr	r2, [r7, #28]
 8004330:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004334:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 8004338:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 800433a:	687b      	ldr	r3, [r7, #4]
 800433c:	7bdb      	ldrb	r3, [r3, #15]
 800433e:	2b00      	cmp	r3, #0
 8004340:	d016      	beq.n	8004370 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8004342:	69fb      	ldr	r3, [r7, #28]
 8004344:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004348:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 800434c:	69fa      	ldr	r2, [r7, #28]
 800434e:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004352:	f043 030b 	orr.w	r3, r3, #11
 8004356:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 800435a:	69fb      	ldr	r3, [r7, #28]
 800435c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004360:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004362:	69fa      	ldr	r2, [r7, #28]
 8004364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004368:	f043 030b 	orr.w	r3, r3, #11
 800436c:	6453      	str	r3, [r2, #68]	@ 0x44
 800436e:	e015      	b.n	800439c <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8004370:	69fb      	ldr	r3, [r7, #28]
 8004372:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004376:	695b      	ldr	r3, [r3, #20]
 8004378:	69fa      	ldr	r2, [r7, #28]
 800437a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800437e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8004382:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 8004386:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 8004388:	69fb      	ldr	r3, [r7, #28]
 800438a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800438e:	691b      	ldr	r3, [r3, #16]
 8004390:	69fa      	ldr	r2, [r7, #28]
 8004392:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8004396:	f043 030b 	orr.w	r3, r3, #11
 800439a:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 800439c:	69fb      	ldr	r3, [r7, #28]
 800439e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80043a2:	681b      	ldr	r3, [r3, #0]
 80043a4:	69fa      	ldr	r2, [r7, #28]
 80043a6:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80043aa:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80043ae:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6818      	ldr	r0, [r3, #0]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80043be:	461a      	mov	r2, r3
 80043c0:	f003 fe5a 	bl	8008078 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	681b      	ldr	r3, [r3, #0]
 80043c8:	695a      	ldr	r2, [r3, #20]
 80043ca:	687b      	ldr	r3, [r7, #4]
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80043d2:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80043d4:	687b      	ldr	r3, [r7, #4]
 80043d6:	681b      	ldr	r3, [r3, #0]
 80043d8:	4618      	mov	r0, r3
 80043da:	f003 fd89 	bl	8007ef0 <USB_ReadInterrupts>
 80043de:	4603      	mov	r3, r0
 80043e0:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80043e4:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80043e8:	d123      	bne.n	8004432 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 80043ea:	687b      	ldr	r3, [r7, #4]
 80043ec:	681b      	ldr	r3, [r3, #0]
 80043ee:	4618      	mov	r0, r3
 80043f0:	f003 fe1f 	bl	8008032 <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	4618      	mov	r0, r3
 80043fa:	f002 fed6 	bl	80071aa <USB_GetDevSpeed>
 80043fe:	4603      	mov	r3, r0
 8004400:	461a      	mov	r2, r3
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	681c      	ldr	r4, [r3, #0]
 800440a:	f001 fa09 	bl	8005820 <HAL_RCC_GetHCLKFreq>
 800440e:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 8004414:	461a      	mov	r2, r3
 8004416:	4620      	mov	r0, r4
 8004418:	f002 fbda 	bl	8006bd0 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 800441c:	6878      	ldr	r0, [r7, #4]
 800441e:	f006 f976 	bl	800a70e <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8004422:	687b      	ldr	r3, [r7, #4]
 8004424:	681b      	ldr	r3, [r3, #0]
 8004426:	695a      	ldr	r2, [r3, #20]
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8004430:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8004432:	687b      	ldr	r3, [r7, #4]
 8004434:	681b      	ldr	r3, [r3, #0]
 8004436:	4618      	mov	r0, r3
 8004438:	f003 fd5a 	bl	8007ef0 <USB_ReadInterrupts>
 800443c:	4603      	mov	r3, r0
 800443e:	f003 0308 	and.w	r3, r3, #8
 8004442:	2b08      	cmp	r3, #8
 8004444:	d10a      	bne.n	800445c <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 8004446:	6878      	ldr	r0, [r7, #4]
 8004448:	f006 f953 	bl	800a6f2 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 800444c:	687b      	ldr	r3, [r7, #4]
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	695a      	ldr	r2, [r3, #20]
 8004452:	687b      	ldr	r3, [r7, #4]
 8004454:	681b      	ldr	r3, [r3, #0]
 8004456:	f002 0208 	and.w	r2, r2, #8
 800445a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 800445c:	687b      	ldr	r3, [r7, #4]
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	4618      	mov	r0, r3
 8004462:	f003 fd45 	bl	8007ef0 <USB_ReadInterrupts>
 8004466:	4603      	mov	r3, r0
 8004468:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800446c:	2b80      	cmp	r3, #128	@ 0x80
 800446e:	d123      	bne.n	80044b8 <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8004470:	6a3b      	ldr	r3, [r7, #32]
 8004472:	699b      	ldr	r3, [r3, #24]
 8004474:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004478:	6a3b      	ldr	r3, [r7, #32]
 800447a:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800447c:	2301      	movs	r3, #1
 800447e:	627b      	str	r3, [r7, #36]	@ 0x24
 8004480:	e014      	b.n	80044ac <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8004482:	6879      	ldr	r1, [r7, #4]
 8004484:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004486:	4613      	mov	r3, r2
 8004488:	00db      	lsls	r3, r3, #3
 800448a:	4413      	add	r3, r2
 800448c:	009b      	lsls	r3, r3, #2
 800448e:	440b      	add	r3, r1
 8004490:	f203 2357 	addw	r3, r3, #599	@ 0x257
 8004494:	781b      	ldrb	r3, [r3, #0]
 8004496:	2b01      	cmp	r3, #1
 8004498:	d105      	bne.n	80044a6 <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 800449a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800449c:	b2db      	uxtb	r3, r3
 800449e:	4619      	mov	r1, r3
 80044a0:	6878      	ldr	r0, [r7, #4]
 80044a2:	f000 fb0a 	bl	8004aba <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044a8:	3301      	adds	r3, #1
 80044aa:	627b      	str	r3, [r7, #36]	@ 0x24
 80044ac:	687b      	ldr	r3, [r7, #4]
 80044ae:	791b      	ldrb	r3, [r3, #4]
 80044b0:	461a      	mov	r2, r3
 80044b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044b4:	4293      	cmp	r3, r2
 80044b6:	d3e4      	bcc.n	8004482 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80044b8:	687b      	ldr	r3, [r7, #4]
 80044ba:	681b      	ldr	r3, [r3, #0]
 80044bc:	4618      	mov	r0, r3
 80044be:	f003 fd17 	bl	8007ef0 <USB_ReadInterrupts>
 80044c2:	4603      	mov	r3, r0
 80044c4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80044c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80044cc:	d13c      	bne.n	8004548 <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80044ce:	2301      	movs	r3, #1
 80044d0:	627b      	str	r3, [r7, #36]	@ 0x24
 80044d2:	e02b      	b.n	800452c <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80044d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80044d6:	015a      	lsls	r2, r3, #5
 80044d8:	69fb      	ldr	r3, [r7, #28]
 80044da:	4413      	add	r3, r2
 80044dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80044e0:	681b      	ldr	r3, [r3, #0]
 80044e2:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044e4:	6879      	ldr	r1, [r7, #4]
 80044e6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80044e8:	4613      	mov	r3, r2
 80044ea:	00db      	lsls	r3, r3, #3
 80044ec:	4413      	add	r3, r2
 80044ee:	009b      	lsls	r3, r3, #2
 80044f0:	440b      	add	r3, r1
 80044f2:	3318      	adds	r3, #24
 80044f4:	781b      	ldrb	r3, [r3, #0]
 80044f6:	2b01      	cmp	r3, #1
 80044f8:	d115      	bne.n	8004526 <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 80044fa:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80044fc:	2b00      	cmp	r3, #0
 80044fe:	da12      	bge.n	8004526 <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8004500:	6879      	ldr	r1, [r7, #4]
 8004502:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004504:	4613      	mov	r3, r2
 8004506:	00db      	lsls	r3, r3, #3
 8004508:	4413      	add	r3, r2
 800450a:	009b      	lsls	r3, r3, #2
 800450c:	440b      	add	r3, r1
 800450e:	3317      	adds	r3, #23
 8004510:	2201      	movs	r2, #1
 8004512:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 8004514:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004516:	b2db      	uxtb	r3, r3
 8004518:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800451c:	b2db      	uxtb	r3, r3
 800451e:	4619      	mov	r1, r3
 8004520:	6878      	ldr	r0, [r7, #4]
 8004522:	f000 faca 	bl	8004aba <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8004526:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004528:	3301      	adds	r3, #1
 800452a:	627b      	str	r3, [r7, #36]	@ 0x24
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	791b      	ldrb	r3, [r3, #4]
 8004530:	461a      	mov	r2, r3
 8004532:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004534:	4293      	cmp	r3, r2
 8004536:	d3cd      	bcc.n	80044d4 <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	695a      	ldr	r2, [r3, #20]
 800453e:	687b      	ldr	r3, [r7, #4]
 8004540:	681b      	ldr	r3, [r3, #0]
 8004542:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 8004546:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 8004548:	687b      	ldr	r3, [r7, #4]
 800454a:	681b      	ldr	r3, [r3, #0]
 800454c:	4618      	mov	r0, r3
 800454e:	f003 fccf 	bl	8007ef0 <USB_ReadInterrupts>
 8004552:	4603      	mov	r3, r0
 8004554:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004558:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800455c:	d156      	bne.n	800460c <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800455e:	2301      	movs	r3, #1
 8004560:	627b      	str	r3, [r7, #36]	@ 0x24
 8004562:	e045      	b.n	80045f0 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 8004564:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004566:	015a      	lsls	r2, r3, #5
 8004568:	69fb      	ldr	r3, [r7, #28]
 800456a:	4413      	add	r3, r2
 800456c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004570:	681b      	ldr	r3, [r3, #0]
 8004572:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 8004574:	6879      	ldr	r1, [r7, #4]
 8004576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8004578:	4613      	mov	r3, r2
 800457a:	00db      	lsls	r3, r3, #3
 800457c:	4413      	add	r3, r2
 800457e:	009b      	lsls	r3, r3, #2
 8004580:	440b      	add	r3, r1
 8004582:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004586:	781b      	ldrb	r3, [r3, #0]
 8004588:	2b01      	cmp	r3, #1
 800458a:	d12e      	bne.n	80045ea <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 800458c:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800458e:	2b00      	cmp	r3, #0
 8004590:	da2b      	bge.n	80045ea <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 8004592:	69bb      	ldr	r3, [r7, #24]
 8004594:	0c1a      	lsrs	r2, r3, #16
 8004596:	687b      	ldr	r3, [r7, #4]
 8004598:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 800459c:	4053      	eors	r3, r2
 800459e:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80045a2:	2b00      	cmp	r3, #0
 80045a4:	d121      	bne.n	80045ea <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80045a6:	6879      	ldr	r1, [r7, #4]
 80045a8:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80045aa:	4613      	mov	r3, r2
 80045ac:	00db      	lsls	r3, r3, #3
 80045ae:	4413      	add	r3, r2
 80045b0:	009b      	lsls	r3, r3, #2
 80045b2:	440b      	add	r3, r1
 80045b4:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80045b8:	2201      	movs	r2, #1
 80045ba:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80045bc:	6a3b      	ldr	r3, [r7, #32]
 80045be:	699b      	ldr	r3, [r3, #24]
 80045c0:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80045c4:	6a3b      	ldr	r3, [r7, #32]
 80045c6:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80045c8:	6a3b      	ldr	r3, [r7, #32]
 80045ca:	695b      	ldr	r3, [r3, #20]
 80045cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80045d0:	2b00      	cmp	r3, #0
 80045d2:	d10a      	bne.n	80045ea <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80045d4:	69fb      	ldr	r3, [r7, #28]
 80045d6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80045da:	685b      	ldr	r3, [r3, #4]
 80045dc:	69fa      	ldr	r2, [r7, #28]
 80045de:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80045e2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80045e6:	6053      	str	r3, [r2, #4]
            break;
 80045e8:	e008      	b.n	80045fc <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80045ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045ec:	3301      	adds	r3, #1
 80045ee:	627b      	str	r3, [r7, #36]	@ 0x24
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	791b      	ldrb	r3, [r3, #4]
 80045f4:	461a      	mov	r2, r3
 80045f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80045f8:	4293      	cmp	r3, r2
 80045fa:	d3b3      	bcc.n	8004564 <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	695a      	ldr	r2, [r3, #20]
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 800460a:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 800460c:	687b      	ldr	r3, [r7, #4]
 800460e:	681b      	ldr	r3, [r3, #0]
 8004610:	4618      	mov	r0, r3
 8004612:	f003 fc6d 	bl	8007ef0 <USB_ReadInterrupts>
 8004616:	4603      	mov	r3, r0
 8004618:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800461c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004620:	d10a      	bne.n	8004638 <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8004622:	6878      	ldr	r0, [r7, #4]
 8004624:	f006 f8f4 	bl	800a810 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 8004628:	687b      	ldr	r3, [r7, #4]
 800462a:	681b      	ldr	r3, [r3, #0]
 800462c:	695a      	ldr	r2, [r3, #20]
 800462e:	687b      	ldr	r3, [r7, #4]
 8004630:	681b      	ldr	r3, [r3, #0]
 8004632:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 8004636:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 8004638:	687b      	ldr	r3, [r7, #4]
 800463a:	681b      	ldr	r3, [r3, #0]
 800463c:	4618      	mov	r0, r3
 800463e:	f003 fc57 	bl	8007ef0 <USB_ReadInterrupts>
 8004642:	4603      	mov	r3, r0
 8004644:	f003 0304 	and.w	r3, r3, #4
 8004648:	2b04      	cmp	r3, #4
 800464a:	d115      	bne.n	8004678 <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	685b      	ldr	r3, [r3, #4]
 8004652:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 8004654:	69bb      	ldr	r3, [r7, #24]
 8004656:	f003 0304 	and.w	r3, r3, #4
 800465a:	2b00      	cmp	r3, #0
 800465c:	d002      	beq.n	8004664 <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 800465e:	6878      	ldr	r0, [r7, #4]
 8004660:	f006 f8e4 	bl	800a82c <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 8004664:	687b      	ldr	r3, [r7, #4]
 8004666:	681b      	ldr	r3, [r3, #0]
 8004668:	6859      	ldr	r1, [r3, #4]
 800466a:	687b      	ldr	r3, [r7, #4]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	69ba      	ldr	r2, [r7, #24]
 8004670:	430a      	orrs	r2, r1
 8004672:	605a      	str	r2, [r3, #4]
 8004674:	e000      	b.n	8004678 <HAL_PCD_IRQHandler+0x93c>
      return;
 8004676:	bf00      	nop
    }
  }
}
 8004678:	3734      	adds	r7, #52	@ 0x34
 800467a:	46bd      	mov	sp, r7
 800467c:	bd90      	pop	{r4, r7, pc}

0800467e <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 800467e:	b580      	push	{r7, lr}
 8004680:	b082      	sub	sp, #8
 8004682:	af00      	add	r7, sp, #0
 8004684:	6078      	str	r0, [r7, #4]
 8004686:	460b      	mov	r3, r1
 8004688:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 800468a:	687b      	ldr	r3, [r7, #4]
 800468c:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004690:	2b01      	cmp	r3, #1
 8004692:	d101      	bne.n	8004698 <HAL_PCD_SetAddress+0x1a>
 8004694:	2302      	movs	r3, #2
 8004696:	e012      	b.n	80046be <HAL_PCD_SetAddress+0x40>
 8004698:	687b      	ldr	r3, [r7, #4]
 800469a:	2201      	movs	r2, #1
 800469c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80046a0:	687b      	ldr	r3, [r7, #4]
 80046a2:	78fa      	ldrb	r2, [r7, #3]
 80046a4:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80046a6:	687b      	ldr	r3, [r7, #4]
 80046a8:	681b      	ldr	r3, [r3, #0]
 80046aa:	78fa      	ldrb	r2, [r7, #3]
 80046ac:	4611      	mov	r1, r2
 80046ae:	4618      	mov	r0, r3
 80046b0:	f003 fbb6 	bl	8007e20 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	2200      	movs	r2, #0
 80046b8:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80046bc:	2300      	movs	r3, #0
}
 80046be:	4618      	mov	r0, r3
 80046c0:	3708      	adds	r7, #8
 80046c2:	46bd      	mov	sp, r7
 80046c4:	bd80      	pop	{r7, pc}

080046c6 <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80046c6:	b580      	push	{r7, lr}
 80046c8:	b084      	sub	sp, #16
 80046ca:	af00      	add	r7, sp, #0
 80046cc:	6078      	str	r0, [r7, #4]
 80046ce:	4608      	mov	r0, r1
 80046d0:	4611      	mov	r1, r2
 80046d2:	461a      	mov	r2, r3
 80046d4:	4603      	mov	r3, r0
 80046d6:	70fb      	strb	r3, [r7, #3]
 80046d8:	460b      	mov	r3, r1
 80046da:	803b      	strh	r3, [r7, #0]
 80046dc:	4613      	mov	r3, r2
 80046de:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80046e0:	2300      	movs	r3, #0
 80046e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80046e4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80046e8:	2b00      	cmp	r3, #0
 80046ea:	da0f      	bge.n	800470c <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80046ec:	78fb      	ldrb	r3, [r7, #3]
 80046ee:	f003 020f 	and.w	r2, r3, #15
 80046f2:	4613      	mov	r3, r2
 80046f4:	00db      	lsls	r3, r3, #3
 80046f6:	4413      	add	r3, r2
 80046f8:	009b      	lsls	r3, r3, #2
 80046fa:	3310      	adds	r3, #16
 80046fc:	687a      	ldr	r2, [r7, #4]
 80046fe:	4413      	add	r3, r2
 8004700:	3304      	adds	r3, #4
 8004702:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004704:	68fb      	ldr	r3, [r7, #12]
 8004706:	2201      	movs	r2, #1
 8004708:	705a      	strb	r2, [r3, #1]
 800470a:	e00f      	b.n	800472c <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800470c:	78fb      	ldrb	r3, [r7, #3]
 800470e:	f003 020f 	and.w	r2, r3, #15
 8004712:	4613      	mov	r3, r2
 8004714:	00db      	lsls	r3, r3, #3
 8004716:	4413      	add	r3, r2
 8004718:	009b      	lsls	r3, r3, #2
 800471a:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800471e:	687a      	ldr	r2, [r7, #4]
 8004720:	4413      	add	r3, r2
 8004722:	3304      	adds	r3, #4
 8004724:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004726:	68fb      	ldr	r3, [r7, #12]
 8004728:	2200      	movs	r2, #0
 800472a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800472c:	78fb      	ldrb	r3, [r7, #3]
 800472e:	f003 030f 	and.w	r3, r3, #15
 8004732:	b2da      	uxtb	r2, r3
 8004734:	68fb      	ldr	r3, [r7, #12]
 8004736:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8004738:	883b      	ldrh	r3, [r7, #0]
 800473a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	78ba      	ldrb	r2, [r7, #2]
 8004746:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8004748:	68fb      	ldr	r3, [r7, #12]
 800474a:	785b      	ldrb	r3, [r3, #1]
 800474c:	2b00      	cmp	r3, #0
 800474e:	d004      	beq.n	800475a <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8004750:	68fb      	ldr	r3, [r7, #12]
 8004752:	781b      	ldrb	r3, [r3, #0]
 8004754:	461a      	mov	r2, r3
 8004756:	68fb      	ldr	r3, [r7, #12]
 8004758:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 800475a:	78bb      	ldrb	r3, [r7, #2]
 800475c:	2b02      	cmp	r3, #2
 800475e:	d102      	bne.n	8004766 <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8004760:	68fb      	ldr	r3, [r7, #12]
 8004762:	2200      	movs	r2, #0
 8004764:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8004766:	687b      	ldr	r3, [r7, #4]
 8004768:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 800476c:	2b01      	cmp	r3, #1
 800476e:	d101      	bne.n	8004774 <HAL_PCD_EP_Open+0xae>
 8004770:	2302      	movs	r3, #2
 8004772:	e00e      	b.n	8004792 <HAL_PCD_EP_Open+0xcc>
 8004774:	687b      	ldr	r3, [r7, #4]
 8004776:	2201      	movs	r2, #1
 8004778:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800477c:	687b      	ldr	r3, [r7, #4]
 800477e:	681b      	ldr	r3, [r3, #0]
 8004780:	68f9      	ldr	r1, [r7, #12]
 8004782:	4618      	mov	r0, r3
 8004784:	f002 fd36 	bl	80071f4 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8004788:	687b      	ldr	r3, [r7, #4]
 800478a:	2200      	movs	r2, #0
 800478c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8004790:	7afb      	ldrb	r3, [r7, #11]
}
 8004792:	4618      	mov	r0, r3
 8004794:	3710      	adds	r7, #16
 8004796:	46bd      	mov	sp, r7
 8004798:	bd80      	pop	{r7, pc}

0800479a <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 800479a:	b580      	push	{r7, lr}
 800479c:	b084      	sub	sp, #16
 800479e:	af00      	add	r7, sp, #0
 80047a0:	6078      	str	r0, [r7, #4]
 80047a2:	460b      	mov	r3, r1
 80047a4:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80047a6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80047aa:	2b00      	cmp	r3, #0
 80047ac:	da0f      	bge.n	80047ce <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80047ae:	78fb      	ldrb	r3, [r7, #3]
 80047b0:	f003 020f 	and.w	r2, r3, #15
 80047b4:	4613      	mov	r3, r2
 80047b6:	00db      	lsls	r3, r3, #3
 80047b8:	4413      	add	r3, r2
 80047ba:	009b      	lsls	r3, r3, #2
 80047bc:	3310      	adds	r3, #16
 80047be:	687a      	ldr	r2, [r7, #4]
 80047c0:	4413      	add	r3, r2
 80047c2:	3304      	adds	r3, #4
 80047c4:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80047c6:	68fb      	ldr	r3, [r7, #12]
 80047c8:	2201      	movs	r2, #1
 80047ca:	705a      	strb	r2, [r3, #1]
 80047cc:	e00f      	b.n	80047ee <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80047ce:	78fb      	ldrb	r3, [r7, #3]
 80047d0:	f003 020f 	and.w	r2, r3, #15
 80047d4:	4613      	mov	r3, r2
 80047d6:	00db      	lsls	r3, r3, #3
 80047d8:	4413      	add	r3, r2
 80047da:	009b      	lsls	r3, r3, #2
 80047dc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80047e0:	687a      	ldr	r2, [r7, #4]
 80047e2:	4413      	add	r3, r2
 80047e4:	3304      	adds	r3, #4
 80047e6:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80047e8:	68fb      	ldr	r3, [r7, #12]
 80047ea:	2200      	movs	r2, #0
 80047ec:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 80047ee:	78fb      	ldrb	r3, [r7, #3]
 80047f0:	f003 030f 	and.w	r3, r3, #15
 80047f4:	b2da      	uxtb	r2, r3
 80047f6:	68fb      	ldr	r3, [r7, #12]
 80047f8:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004800:	2b01      	cmp	r3, #1
 8004802:	d101      	bne.n	8004808 <HAL_PCD_EP_Close+0x6e>
 8004804:	2302      	movs	r3, #2
 8004806:	e00e      	b.n	8004826 <HAL_PCD_EP_Close+0x8c>
 8004808:	687b      	ldr	r3, [r7, #4]
 800480a:	2201      	movs	r2, #1
 800480c:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	68f9      	ldr	r1, [r7, #12]
 8004816:	4618      	mov	r0, r3
 8004818:	f002 fd74 	bl	8007304 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 800481c:	687b      	ldr	r3, [r7, #4]
 800481e:	2200      	movs	r2, #0
 8004820:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8004824:	2300      	movs	r3, #0
}
 8004826:	4618      	mov	r0, r3
 8004828:	3710      	adds	r7, #16
 800482a:	46bd      	mov	sp, r7
 800482c:	bd80      	pop	{r7, pc}

0800482e <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 800482e:	b580      	push	{r7, lr}
 8004830:	b086      	sub	sp, #24
 8004832:	af00      	add	r7, sp, #0
 8004834:	60f8      	str	r0, [r7, #12]
 8004836:	607a      	str	r2, [r7, #4]
 8004838:	603b      	str	r3, [r7, #0]
 800483a:	460b      	mov	r3, r1
 800483c:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800483e:	7afb      	ldrb	r3, [r7, #11]
 8004840:	f003 020f 	and.w	r2, r3, #15
 8004844:	4613      	mov	r3, r2
 8004846:	00db      	lsls	r3, r3, #3
 8004848:	4413      	add	r3, r2
 800484a:	009b      	lsls	r3, r3, #2
 800484c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004850:	68fa      	ldr	r2, [r7, #12]
 8004852:	4413      	add	r3, r2
 8004854:	3304      	adds	r3, #4
 8004856:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8004858:	697b      	ldr	r3, [r7, #20]
 800485a:	687a      	ldr	r2, [r7, #4]
 800485c:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 800485e:	697b      	ldr	r3, [r7, #20]
 8004860:	683a      	ldr	r2, [r7, #0]
 8004862:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004864:	697b      	ldr	r3, [r7, #20]
 8004866:	2200      	movs	r2, #0
 8004868:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 800486a:	697b      	ldr	r3, [r7, #20]
 800486c:	2200      	movs	r2, #0
 800486e:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004870:	7afb      	ldrb	r3, [r7, #11]
 8004872:	f003 030f 	and.w	r3, r3, #15
 8004876:	b2da      	uxtb	r2, r3
 8004878:	697b      	ldr	r3, [r7, #20]
 800487a:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 800487c:	68fb      	ldr	r3, [r7, #12]
 800487e:	799b      	ldrb	r3, [r3, #6]
 8004880:	2b01      	cmp	r3, #1
 8004882:	d102      	bne.n	800488a <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004884:	687a      	ldr	r2, [r7, #4]
 8004886:	697b      	ldr	r3, [r7, #20]
 8004888:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800488a:	68fb      	ldr	r3, [r7, #12]
 800488c:	6818      	ldr	r0, [r3, #0]
 800488e:	68fb      	ldr	r3, [r7, #12]
 8004890:	799b      	ldrb	r3, [r3, #6]
 8004892:	461a      	mov	r2, r3
 8004894:	6979      	ldr	r1, [r7, #20]
 8004896:	f002 fe11 	bl	80074bc <USB_EPStartXfer>

  return HAL_OK;
 800489a:	2300      	movs	r3, #0
}
 800489c:	4618      	mov	r0, r3
 800489e:	3718      	adds	r7, #24
 80048a0:	46bd      	mov	sp, r7
 80048a2:	bd80      	pop	{r7, pc}

080048a4 <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80048a4:	b480      	push	{r7}
 80048a6:	b083      	sub	sp, #12
 80048a8:	af00      	add	r7, sp, #0
 80048aa:	6078      	str	r0, [r7, #4]
 80048ac:	460b      	mov	r3, r1
 80048ae:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80048b0:	78fb      	ldrb	r3, [r7, #3]
 80048b2:	f003 020f 	and.w	r2, r3, #15
 80048b6:	6879      	ldr	r1, [r7, #4]
 80048b8:	4613      	mov	r3, r2
 80048ba:	00db      	lsls	r3, r3, #3
 80048bc:	4413      	add	r3, r2
 80048be:	009b      	lsls	r3, r3, #2
 80048c0:	440b      	add	r3, r1
 80048c2:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 80048c6:	681b      	ldr	r3, [r3, #0]
}
 80048c8:	4618      	mov	r0, r3
 80048ca:	370c      	adds	r7, #12
 80048cc:	46bd      	mov	sp, r7
 80048ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048d2:	4770      	bx	lr

080048d4 <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80048d4:	b580      	push	{r7, lr}
 80048d6:	b086      	sub	sp, #24
 80048d8:	af00      	add	r7, sp, #0
 80048da:	60f8      	str	r0, [r7, #12]
 80048dc:	607a      	str	r2, [r7, #4]
 80048de:	603b      	str	r3, [r7, #0]
 80048e0:	460b      	mov	r3, r1
 80048e2:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80048e4:	7afb      	ldrb	r3, [r7, #11]
 80048e6:	f003 020f 	and.w	r2, r3, #15
 80048ea:	4613      	mov	r3, r2
 80048ec:	00db      	lsls	r3, r3, #3
 80048ee:	4413      	add	r3, r2
 80048f0:	009b      	lsls	r3, r3, #2
 80048f2:	3310      	adds	r3, #16
 80048f4:	68fa      	ldr	r2, [r7, #12]
 80048f6:	4413      	add	r3, r2
 80048f8:	3304      	adds	r3, #4
 80048fa:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 80048fc:	697b      	ldr	r3, [r7, #20]
 80048fe:	687a      	ldr	r2, [r7, #4]
 8004900:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8004902:	697b      	ldr	r3, [r7, #20]
 8004904:	683a      	ldr	r2, [r7, #0]
 8004906:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8004908:	697b      	ldr	r3, [r7, #20]
 800490a:	2200      	movs	r2, #0
 800490c:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 800490e:	697b      	ldr	r3, [r7, #20]
 8004910:	2201      	movs	r2, #1
 8004912:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004914:	7afb      	ldrb	r3, [r7, #11]
 8004916:	f003 030f 	and.w	r3, r3, #15
 800491a:	b2da      	uxtb	r2, r3
 800491c:	697b      	ldr	r3, [r7, #20]
 800491e:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8004920:	68fb      	ldr	r3, [r7, #12]
 8004922:	799b      	ldrb	r3, [r3, #6]
 8004924:	2b01      	cmp	r3, #1
 8004926:	d102      	bne.n	800492e <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8004928:	687a      	ldr	r2, [r7, #4]
 800492a:	697b      	ldr	r3, [r7, #20]
 800492c:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 800492e:	68fb      	ldr	r3, [r7, #12]
 8004930:	6818      	ldr	r0, [r3, #0]
 8004932:	68fb      	ldr	r3, [r7, #12]
 8004934:	799b      	ldrb	r3, [r3, #6]
 8004936:	461a      	mov	r2, r3
 8004938:	6979      	ldr	r1, [r7, #20]
 800493a:	f002 fdbf 	bl	80074bc <USB_EPStartXfer>

  return HAL_OK;
 800493e:	2300      	movs	r3, #0
}
 8004940:	4618      	mov	r0, r3
 8004942:	3718      	adds	r7, #24
 8004944:	46bd      	mov	sp, r7
 8004946:	bd80      	pop	{r7, pc}

08004948 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004948:	b580      	push	{r7, lr}
 800494a:	b084      	sub	sp, #16
 800494c:	af00      	add	r7, sp, #0
 800494e:	6078      	str	r0, [r7, #4]
 8004950:	460b      	mov	r3, r1
 8004952:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8004954:	78fb      	ldrb	r3, [r7, #3]
 8004956:	f003 030f 	and.w	r3, r3, #15
 800495a:	687a      	ldr	r2, [r7, #4]
 800495c:	7912      	ldrb	r2, [r2, #4]
 800495e:	4293      	cmp	r3, r2
 8004960:	d901      	bls.n	8004966 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8004962:	2301      	movs	r3, #1
 8004964:	e04f      	b.n	8004a06 <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004966:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800496a:	2b00      	cmp	r3, #0
 800496c:	da0f      	bge.n	800498e <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800496e:	78fb      	ldrb	r3, [r7, #3]
 8004970:	f003 020f 	and.w	r2, r3, #15
 8004974:	4613      	mov	r3, r2
 8004976:	00db      	lsls	r3, r3, #3
 8004978:	4413      	add	r3, r2
 800497a:	009b      	lsls	r3, r3, #2
 800497c:	3310      	adds	r3, #16
 800497e:	687a      	ldr	r2, [r7, #4]
 8004980:	4413      	add	r3, r2
 8004982:	3304      	adds	r3, #4
 8004984:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004986:	68fb      	ldr	r3, [r7, #12]
 8004988:	2201      	movs	r2, #1
 800498a:	705a      	strb	r2, [r3, #1]
 800498c:	e00d      	b.n	80049aa <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800498e:	78fa      	ldrb	r2, [r7, #3]
 8004990:	4613      	mov	r3, r2
 8004992:	00db      	lsls	r3, r3, #3
 8004994:	4413      	add	r3, r2
 8004996:	009b      	lsls	r3, r3, #2
 8004998:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800499c:	687a      	ldr	r2, [r7, #4]
 800499e:	4413      	add	r3, r2
 80049a0:	3304      	adds	r3, #4
 80049a2:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80049a4:	68fb      	ldr	r3, [r7, #12]
 80049a6:	2200      	movs	r2, #0
 80049a8:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80049aa:	68fb      	ldr	r3, [r7, #12]
 80049ac:	2201      	movs	r2, #1
 80049ae:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80049b0:	78fb      	ldrb	r3, [r7, #3]
 80049b2:	f003 030f 	and.w	r3, r3, #15
 80049b6:	b2da      	uxtb	r2, r3
 80049b8:	68fb      	ldr	r3, [r7, #12]
 80049ba:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80049bc:	687b      	ldr	r3, [r7, #4]
 80049be:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80049c2:	2b01      	cmp	r3, #1
 80049c4:	d101      	bne.n	80049ca <HAL_PCD_EP_SetStall+0x82>
 80049c6:	2302      	movs	r3, #2
 80049c8:	e01d      	b.n	8004a06 <HAL_PCD_EP_SetStall+0xbe>
 80049ca:	687b      	ldr	r3, [r7, #4]
 80049cc:	2201      	movs	r2, #1
 80049ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	68f9      	ldr	r1, [r7, #12]
 80049d8:	4618      	mov	r0, r3
 80049da:	f003 f94d 	bl	8007c78 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 80049de:	78fb      	ldrb	r3, [r7, #3]
 80049e0:	f003 030f 	and.w	r3, r3, #15
 80049e4:	2b00      	cmp	r3, #0
 80049e6:	d109      	bne.n	80049fc <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 80049e8:	687b      	ldr	r3, [r7, #4]
 80049ea:	6818      	ldr	r0, [r3, #0]
 80049ec:	687b      	ldr	r3, [r7, #4]
 80049ee:	7999      	ldrb	r1, [r3, #6]
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80049f6:	461a      	mov	r2, r3
 80049f8:	f003 fb3e 	bl	8008078 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 80049fc:	687b      	ldr	r3, [r7, #4]
 80049fe:	2200      	movs	r2, #0
 8004a00:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004a04:	2300      	movs	r3, #0
}
 8004a06:	4618      	mov	r0, r3
 8004a08:	3710      	adds	r7, #16
 8004a0a:	46bd      	mov	sp, r7
 8004a0c:	bd80      	pop	{r7, pc}

08004a0e <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004a0e:	b580      	push	{r7, lr}
 8004a10:	b084      	sub	sp, #16
 8004a12:	af00      	add	r7, sp, #0
 8004a14:	6078      	str	r0, [r7, #4]
 8004a16:	460b      	mov	r3, r1
 8004a18:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8004a1a:	78fb      	ldrb	r3, [r7, #3]
 8004a1c:	f003 030f 	and.w	r3, r3, #15
 8004a20:	687a      	ldr	r2, [r7, #4]
 8004a22:	7912      	ldrb	r2, [r2, #4]
 8004a24:	4293      	cmp	r3, r2
 8004a26:	d901      	bls.n	8004a2c <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8004a28:	2301      	movs	r3, #1
 8004a2a:	e042      	b.n	8004ab2 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8004a2c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004a30:	2b00      	cmp	r3, #0
 8004a32:	da0f      	bge.n	8004a54 <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004a34:	78fb      	ldrb	r3, [r7, #3]
 8004a36:	f003 020f 	and.w	r2, r3, #15
 8004a3a:	4613      	mov	r3, r2
 8004a3c:	00db      	lsls	r3, r3, #3
 8004a3e:	4413      	add	r3, r2
 8004a40:	009b      	lsls	r3, r3, #2
 8004a42:	3310      	adds	r3, #16
 8004a44:	687a      	ldr	r2, [r7, #4]
 8004a46:	4413      	add	r3, r2
 8004a48:	3304      	adds	r3, #4
 8004a4a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8004a4c:	68fb      	ldr	r3, [r7, #12]
 8004a4e:	2201      	movs	r2, #1
 8004a50:	705a      	strb	r2, [r3, #1]
 8004a52:	e00f      	b.n	8004a74 <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004a54:	78fb      	ldrb	r3, [r7, #3]
 8004a56:	f003 020f 	and.w	r2, r3, #15
 8004a5a:	4613      	mov	r3, r2
 8004a5c:	00db      	lsls	r3, r3, #3
 8004a5e:	4413      	add	r3, r2
 8004a60:	009b      	lsls	r3, r3, #2
 8004a62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004a66:	687a      	ldr	r2, [r7, #4]
 8004a68:	4413      	add	r3, r2
 8004a6a:	3304      	adds	r3, #4
 8004a6c:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8004a6e:	68fb      	ldr	r3, [r7, #12]
 8004a70:	2200      	movs	r2, #0
 8004a72:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8004a74:	68fb      	ldr	r3, [r7, #12]
 8004a76:	2200      	movs	r2, #0
 8004a78:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8004a7a:	78fb      	ldrb	r3, [r7, #3]
 8004a7c:	f003 030f 	and.w	r3, r3, #15
 8004a80:	b2da      	uxtb	r2, r3
 8004a82:	68fb      	ldr	r3, [r7, #12]
 8004a84:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004a8c:	2b01      	cmp	r3, #1
 8004a8e:	d101      	bne.n	8004a94 <HAL_PCD_EP_ClrStall+0x86>
 8004a90:	2302      	movs	r3, #2
 8004a92:	e00e      	b.n	8004ab2 <HAL_PCD_EP_ClrStall+0xa4>
 8004a94:	687b      	ldr	r3, [r7, #4]
 8004a96:	2201      	movs	r2, #1
 8004a98:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	681b      	ldr	r3, [r3, #0]
 8004aa0:	68f9      	ldr	r1, [r7, #12]
 8004aa2:	4618      	mov	r0, r3
 8004aa4:	f003 f956 	bl	8007d54 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8004ab0:	2300      	movs	r3, #0
}
 8004ab2:	4618      	mov	r0, r3
 8004ab4:	3710      	adds	r7, #16
 8004ab6:	46bd      	mov	sp, r7
 8004ab8:	bd80      	pop	{r7, pc}

08004aba <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8004aba:	b580      	push	{r7, lr}
 8004abc:	b084      	sub	sp, #16
 8004abe:	af00      	add	r7, sp, #0
 8004ac0:	6078      	str	r0, [r7, #4]
 8004ac2:	460b      	mov	r3, r1
 8004ac4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8004ac6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8004aca:	2b00      	cmp	r3, #0
 8004acc:	da0c      	bge.n	8004ae8 <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8004ace:	78fb      	ldrb	r3, [r7, #3]
 8004ad0:	f003 020f 	and.w	r2, r3, #15
 8004ad4:	4613      	mov	r3, r2
 8004ad6:	00db      	lsls	r3, r3, #3
 8004ad8:	4413      	add	r3, r2
 8004ada:	009b      	lsls	r3, r3, #2
 8004adc:	3310      	adds	r3, #16
 8004ade:	687a      	ldr	r2, [r7, #4]
 8004ae0:	4413      	add	r3, r2
 8004ae2:	3304      	adds	r3, #4
 8004ae4:	60fb      	str	r3, [r7, #12]
 8004ae6:	e00c      	b.n	8004b02 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8004ae8:	78fb      	ldrb	r3, [r7, #3]
 8004aea:	f003 020f 	and.w	r2, r3, #15
 8004aee:	4613      	mov	r3, r2
 8004af0:	00db      	lsls	r3, r3, #3
 8004af2:	4413      	add	r3, r2
 8004af4:	009b      	lsls	r3, r3, #2
 8004af6:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004afa:	687a      	ldr	r2, [r7, #4]
 8004afc:	4413      	add	r3, r2
 8004afe:	3304      	adds	r3, #4
 8004b00:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	68f9      	ldr	r1, [r7, #12]
 8004b08:	4618      	mov	r0, r3
 8004b0a:	f002 ff75 	bl	80079f8 <USB_EPStopXfer>
 8004b0e:	4603      	mov	r3, r0
 8004b10:	72fb      	strb	r3, [r7, #11]

  return ret;
 8004b12:	7afb      	ldrb	r3, [r7, #11]
}
 8004b14:	4618      	mov	r0, r3
 8004b16:	3710      	adds	r7, #16
 8004b18:	46bd      	mov	sp, r7
 8004b1a:	bd80      	pop	{r7, pc}

08004b1c <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004b1c:	b580      	push	{r7, lr}
 8004b1e:	b08a      	sub	sp, #40	@ 0x28
 8004b20:	af02      	add	r7, sp, #8
 8004b22:	6078      	str	r0, [r7, #4]
 8004b24:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004b26:	687b      	ldr	r3, [r7, #4]
 8004b28:	681b      	ldr	r3, [r3, #0]
 8004b2a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004b2c:	697b      	ldr	r3, [r7, #20]
 8004b2e:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8004b30:	683a      	ldr	r2, [r7, #0]
 8004b32:	4613      	mov	r3, r2
 8004b34:	00db      	lsls	r3, r3, #3
 8004b36:	4413      	add	r3, r2
 8004b38:	009b      	lsls	r3, r3, #2
 8004b3a:	3310      	adds	r3, #16
 8004b3c:	687a      	ldr	r2, [r7, #4]
 8004b3e:	4413      	add	r3, r2
 8004b40:	3304      	adds	r3, #4
 8004b42:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8004b44:	68fb      	ldr	r3, [r7, #12]
 8004b46:	695a      	ldr	r2, [r3, #20]
 8004b48:	68fb      	ldr	r3, [r7, #12]
 8004b4a:	691b      	ldr	r3, [r3, #16]
 8004b4c:	429a      	cmp	r2, r3
 8004b4e:	d901      	bls.n	8004b54 <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8004b50:	2301      	movs	r3, #1
 8004b52:	e06b      	b.n	8004c2c <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8004b54:	68fb      	ldr	r3, [r7, #12]
 8004b56:	691a      	ldr	r2, [r3, #16]
 8004b58:	68fb      	ldr	r3, [r7, #12]
 8004b5a:	695b      	ldr	r3, [r3, #20]
 8004b5c:	1ad3      	subs	r3, r2, r3
 8004b5e:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8004b60:	68fb      	ldr	r3, [r7, #12]
 8004b62:	689b      	ldr	r3, [r3, #8]
 8004b64:	69fa      	ldr	r2, [r7, #28]
 8004b66:	429a      	cmp	r2, r3
 8004b68:	d902      	bls.n	8004b70 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8004b6a:	68fb      	ldr	r3, [r7, #12]
 8004b6c:	689b      	ldr	r3, [r3, #8]
 8004b6e:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8004b70:	69fb      	ldr	r3, [r7, #28]
 8004b72:	3303      	adds	r3, #3
 8004b74:	089b      	lsrs	r3, r3, #2
 8004b76:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004b78:	e02a      	b.n	8004bd0 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	691a      	ldr	r2, [r3, #16]
 8004b7e:	68fb      	ldr	r3, [r7, #12]
 8004b80:	695b      	ldr	r3, [r3, #20]
 8004b82:	1ad3      	subs	r3, r2, r3
 8004b84:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8004b86:	68fb      	ldr	r3, [r7, #12]
 8004b88:	689b      	ldr	r3, [r3, #8]
 8004b8a:	69fa      	ldr	r2, [r7, #28]
 8004b8c:	429a      	cmp	r2, r3
 8004b8e:	d902      	bls.n	8004b96 <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8004b90:	68fb      	ldr	r3, [r7, #12]
 8004b92:	689b      	ldr	r3, [r3, #8]
 8004b94:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8004b96:	69fb      	ldr	r3, [r7, #28]
 8004b98:	3303      	adds	r3, #3
 8004b9a:	089b      	lsrs	r3, r3, #2
 8004b9c:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004b9e:	68fb      	ldr	r3, [r7, #12]
 8004ba0:	68d9      	ldr	r1, [r3, #12]
 8004ba2:	683b      	ldr	r3, [r7, #0]
 8004ba4:	b2da      	uxtb	r2, r3
 8004ba6:	69fb      	ldr	r3, [r7, #28]
 8004ba8:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8004bae:	9300      	str	r3, [sp, #0]
 8004bb0:	4603      	mov	r3, r0
 8004bb2:	6978      	ldr	r0, [r7, #20]
 8004bb4:	f002 ffca 	bl	8007b4c <USB_WritePacket>

    ep->xfer_buff  += len;
 8004bb8:	68fb      	ldr	r3, [r7, #12]
 8004bba:	68da      	ldr	r2, [r3, #12]
 8004bbc:	69fb      	ldr	r3, [r7, #28]
 8004bbe:	441a      	add	r2, r3
 8004bc0:	68fb      	ldr	r3, [r7, #12]
 8004bc2:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8004bc4:	68fb      	ldr	r3, [r7, #12]
 8004bc6:	695a      	ldr	r2, [r3, #20]
 8004bc8:	69fb      	ldr	r3, [r7, #28]
 8004bca:	441a      	add	r2, r3
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bd0:	683b      	ldr	r3, [r7, #0]
 8004bd2:	015a      	lsls	r2, r3, #5
 8004bd4:	693b      	ldr	r3, [r7, #16]
 8004bd6:	4413      	add	r3, r2
 8004bd8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8004bdc:	699b      	ldr	r3, [r3, #24]
 8004bde:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004be0:	69ba      	ldr	r2, [r7, #24]
 8004be2:	429a      	cmp	r2, r3
 8004be4:	d809      	bhi.n	8004bfa <PCD_WriteEmptyTxFifo+0xde>
 8004be6:	68fb      	ldr	r3, [r7, #12]
 8004be8:	695a      	ldr	r2, [r3, #20]
 8004bea:	68fb      	ldr	r3, [r7, #12]
 8004bec:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8004bee:	429a      	cmp	r2, r3
 8004bf0:	d203      	bcs.n	8004bfa <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8004bf2:	68fb      	ldr	r3, [r7, #12]
 8004bf4:	691b      	ldr	r3, [r3, #16]
 8004bf6:	2b00      	cmp	r3, #0
 8004bf8:	d1bf      	bne.n	8004b7a <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8004bfa:	68fb      	ldr	r3, [r7, #12]
 8004bfc:	691a      	ldr	r2, [r3, #16]
 8004bfe:	68fb      	ldr	r3, [r7, #12]
 8004c00:	695b      	ldr	r3, [r3, #20]
 8004c02:	429a      	cmp	r2, r3
 8004c04:	d811      	bhi.n	8004c2a <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8004c06:	683b      	ldr	r3, [r7, #0]
 8004c08:	f003 030f 	and.w	r3, r3, #15
 8004c0c:	2201      	movs	r2, #1
 8004c0e:	fa02 f303 	lsl.w	r3, r2, r3
 8004c12:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8004c14:	693b      	ldr	r3, [r7, #16]
 8004c16:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8004c1a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8004c1c:	68bb      	ldr	r3, [r7, #8]
 8004c1e:	43db      	mvns	r3, r3
 8004c20:	6939      	ldr	r1, [r7, #16]
 8004c22:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8004c26:	4013      	ands	r3, r2
 8004c28:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8004c2a:	2300      	movs	r3, #0
}
 8004c2c:	4618      	mov	r0, r3
 8004c2e:	3720      	adds	r7, #32
 8004c30:	46bd      	mov	sp, r7
 8004c32:	bd80      	pop	{r7, pc}

08004c34 <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004c34:	b580      	push	{r7, lr}
 8004c36:	b088      	sub	sp, #32
 8004c38:	af00      	add	r7, sp, #0
 8004c3a:	6078      	str	r0, [r7, #4]
 8004c3c:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004c3e:	687b      	ldr	r3, [r7, #4]
 8004c40:	681b      	ldr	r3, [r3, #0]
 8004c42:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004c44:	69fb      	ldr	r3, [r7, #28]
 8004c46:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004c48:	69fb      	ldr	r3, [r7, #28]
 8004c4a:	333c      	adds	r3, #60	@ 0x3c
 8004c4c:	3304      	adds	r3, #4
 8004c4e:	681b      	ldr	r3, [r3, #0]
 8004c50:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	015a      	lsls	r2, r3, #5
 8004c56:	69bb      	ldr	r3, [r7, #24]
 8004c58:	4413      	add	r3, r2
 8004c5a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c5e:	689b      	ldr	r3, [r3, #8]
 8004c60:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	799b      	ldrb	r3, [r3, #6]
 8004c66:	2b01      	cmp	r3, #1
 8004c68:	d17b      	bne.n	8004d62 <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8004c6a:	693b      	ldr	r3, [r7, #16]
 8004c6c:	f003 0308 	and.w	r3, r3, #8
 8004c70:	2b00      	cmp	r3, #0
 8004c72:	d015      	beq.n	8004ca0 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c74:	697b      	ldr	r3, [r7, #20]
 8004c76:	4a61      	ldr	r2, [pc, #388]	@ (8004dfc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004c78:	4293      	cmp	r3, r2
 8004c7a:	f240 80b9 	bls.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004c7e:	693b      	ldr	r3, [r7, #16]
 8004c80:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	f000 80b3 	beq.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004c8a:	683b      	ldr	r3, [r7, #0]
 8004c8c:	015a      	lsls	r2, r3, #5
 8004c8e:	69bb      	ldr	r3, [r7, #24]
 8004c90:	4413      	add	r3, r2
 8004c92:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004c96:	461a      	mov	r2, r3
 8004c98:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004c9c:	6093      	str	r3, [r2, #8]
 8004c9e:	e0a7      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8004ca0:	693b      	ldr	r3, [r7, #16]
 8004ca2:	f003 0320 	and.w	r3, r3, #32
 8004ca6:	2b00      	cmp	r3, #0
 8004ca8:	d009      	beq.n	8004cbe <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004caa:	683b      	ldr	r3, [r7, #0]
 8004cac:	015a      	lsls	r2, r3, #5
 8004cae:	69bb      	ldr	r3, [r7, #24]
 8004cb0:	4413      	add	r3, r2
 8004cb2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004cb6:	461a      	mov	r2, r3
 8004cb8:	2320      	movs	r3, #32
 8004cba:	6093      	str	r3, [r2, #8]
 8004cbc:	e098      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8004cbe:	693b      	ldr	r3, [r7, #16]
 8004cc0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004cc4:	2b00      	cmp	r3, #0
 8004cc6:	f040 8093 	bne.w	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cca:	697b      	ldr	r3, [r7, #20]
 8004ccc:	4a4b      	ldr	r2, [pc, #300]	@ (8004dfc <PCD_EP_OutXfrComplete_int+0x1c8>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d90f      	bls.n	8004cf2 <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004cd2:	693b      	ldr	r3, [r7, #16]
 8004cd4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d00a      	beq.n	8004cf2 <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004cdc:	683b      	ldr	r3, [r7, #0]
 8004cde:	015a      	lsls	r2, r3, #5
 8004ce0:	69bb      	ldr	r3, [r7, #24]
 8004ce2:	4413      	add	r3, r2
 8004ce4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004ce8:	461a      	mov	r2, r3
 8004cea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004cee:	6093      	str	r3, [r2, #8]
 8004cf0:	e07e      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 8004cf2:	683a      	ldr	r2, [r7, #0]
 8004cf4:	4613      	mov	r3, r2
 8004cf6:	00db      	lsls	r3, r3, #3
 8004cf8:	4413      	add	r3, r2
 8004cfa:	009b      	lsls	r3, r3, #2
 8004cfc:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8004d00:	687a      	ldr	r2, [r7, #4]
 8004d02:	4413      	add	r3, r2
 8004d04:	3304      	adds	r3, #4
 8004d06:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8004d08:	68fb      	ldr	r3, [r7, #12]
 8004d0a:	6a1a      	ldr	r2, [r3, #32]
 8004d0c:	683b      	ldr	r3, [r7, #0]
 8004d0e:	0159      	lsls	r1, r3, #5
 8004d10:	69bb      	ldr	r3, [r7, #24]
 8004d12:	440b      	add	r3, r1
 8004d14:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d18:	691b      	ldr	r3, [r3, #16]
 8004d1a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8004d1e:	1ad2      	subs	r2, r2, r3
 8004d20:	68fb      	ldr	r3, [r7, #12]
 8004d22:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 8004d24:	683b      	ldr	r3, [r7, #0]
 8004d26:	2b00      	cmp	r3, #0
 8004d28:	d114      	bne.n	8004d54 <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8004d2a:	68fb      	ldr	r3, [r7, #12]
 8004d2c:	691b      	ldr	r3, [r3, #16]
 8004d2e:	2b00      	cmp	r3, #0
 8004d30:	d109      	bne.n	8004d46 <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004d32:	687b      	ldr	r3, [r7, #4]
 8004d34:	6818      	ldr	r0, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004d3c:	461a      	mov	r2, r3
 8004d3e:	2101      	movs	r1, #1
 8004d40:	f003 f99a 	bl	8008078 <USB_EP0_OutStart>
 8004d44:	e006      	b.n	8004d54 <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 8004d46:	68fb      	ldr	r3, [r7, #12]
 8004d48:	68da      	ldr	r2, [r3, #12]
 8004d4a:	68fb      	ldr	r3, [r7, #12]
 8004d4c:	695b      	ldr	r3, [r3, #20]
 8004d4e:	441a      	add	r2, r3
 8004d50:	68fb      	ldr	r3, [r7, #12]
 8004d52:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004d54:	683b      	ldr	r3, [r7, #0]
 8004d56:	b2db      	uxtb	r3, r3
 8004d58:	4619      	mov	r1, r3
 8004d5a:	6878      	ldr	r0, [r7, #4]
 8004d5c:	f005 fc94 	bl	800a688 <HAL_PCD_DataOutStageCallback>
 8004d60:	e046      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 8004d62:	697b      	ldr	r3, [r7, #20]
 8004d64:	4a26      	ldr	r2, [pc, #152]	@ (8004e00 <PCD_EP_OutXfrComplete_int+0x1cc>)
 8004d66:	4293      	cmp	r3, r2
 8004d68:	d124      	bne.n	8004db4 <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8004d6a:	693b      	ldr	r3, [r7, #16]
 8004d6c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004d70:	2b00      	cmp	r3, #0
 8004d72:	d00a      	beq.n	8004d8a <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004d74:	683b      	ldr	r3, [r7, #0]
 8004d76:	015a      	lsls	r2, r3, #5
 8004d78:	69bb      	ldr	r3, [r7, #24]
 8004d7a:	4413      	add	r3, r2
 8004d7c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004d80:	461a      	mov	r2, r3
 8004d82:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004d86:	6093      	str	r3, [r2, #8]
 8004d88:	e032      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 8004d8a:	693b      	ldr	r3, [r7, #16]
 8004d8c:	f003 0320 	and.w	r3, r3, #32
 8004d90:	2b00      	cmp	r3, #0
 8004d92:	d008      	beq.n	8004da6 <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8004d94:	683b      	ldr	r3, [r7, #0]
 8004d96:	015a      	lsls	r2, r3, #5
 8004d98:	69bb      	ldr	r3, [r7, #24]
 8004d9a:	4413      	add	r3, r2
 8004d9c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004da0:	461a      	mov	r2, r3
 8004da2:	2320      	movs	r3, #32
 8004da4:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004da6:	683b      	ldr	r3, [r7, #0]
 8004da8:	b2db      	uxtb	r3, r3
 8004daa:	4619      	mov	r1, r3
 8004dac:	6878      	ldr	r0, [r7, #4]
 8004dae:	f005 fc6b 	bl	800a688 <HAL_PCD_DataOutStageCallback>
 8004db2:	e01d      	b.n	8004df0 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 8004db4:	683b      	ldr	r3, [r7, #0]
 8004db6:	2b00      	cmp	r3, #0
 8004db8:	d114      	bne.n	8004de4 <PCD_EP_OutXfrComplete_int+0x1b0>
 8004dba:	6879      	ldr	r1, [r7, #4]
 8004dbc:	683a      	ldr	r2, [r7, #0]
 8004dbe:	4613      	mov	r3, r2
 8004dc0:	00db      	lsls	r3, r3, #3
 8004dc2:	4413      	add	r3, r2
 8004dc4:	009b      	lsls	r3, r3, #2
 8004dc6:	440b      	add	r3, r1
 8004dc8:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004dcc:	681b      	ldr	r3, [r3, #0]
 8004dce:	2b00      	cmp	r3, #0
 8004dd0:	d108      	bne.n	8004de4 <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	6818      	ldr	r0, [r3, #0]
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004ddc:	461a      	mov	r2, r3
 8004dde:	2100      	movs	r1, #0
 8004de0:	f003 f94a 	bl	8008078 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 8004de4:	683b      	ldr	r3, [r7, #0]
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	4619      	mov	r1, r3
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f005 fc4c 	bl	800a688 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8004df0:	2300      	movs	r3, #0
}
 8004df2:	4618      	mov	r0, r3
 8004df4:	3720      	adds	r7, #32
 8004df6:	46bd      	mov	sp, r7
 8004df8:	bd80      	pop	{r7, pc}
 8004dfa:	bf00      	nop
 8004dfc:	4f54300a 	.word	0x4f54300a
 8004e00:	4f54310a 	.word	0x4f54310a

08004e04 <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8004e04:	b580      	push	{r7, lr}
 8004e06:	b086      	sub	sp, #24
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
 8004e0c:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	681b      	ldr	r3, [r3, #0]
 8004e12:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8004e14:	697b      	ldr	r3, [r7, #20]
 8004e16:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8004e18:	697b      	ldr	r3, [r7, #20]
 8004e1a:	333c      	adds	r3, #60	@ 0x3c
 8004e1c:	3304      	adds	r3, #4
 8004e1e:	681b      	ldr	r3, [r3, #0]
 8004e20:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8004e22:	683b      	ldr	r3, [r7, #0]
 8004e24:	015a      	lsls	r2, r3, #5
 8004e26:	693b      	ldr	r3, [r7, #16]
 8004e28:	4413      	add	r3, r2
 8004e2a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e2e:	689b      	ldr	r3, [r3, #8]
 8004e30:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e32:	68fb      	ldr	r3, [r7, #12]
 8004e34:	4a15      	ldr	r2, [pc, #84]	@ (8004e8c <PCD_EP_OutSetupPacket_int+0x88>)
 8004e36:	4293      	cmp	r3, r2
 8004e38:	d90e      	bls.n	8004e58 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8004e3a:	68bb      	ldr	r3, [r7, #8]
 8004e3c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8004e40:	2b00      	cmp	r3, #0
 8004e42:	d009      	beq.n	8004e58 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8004e44:	683b      	ldr	r3, [r7, #0]
 8004e46:	015a      	lsls	r2, r3, #5
 8004e48:	693b      	ldr	r3, [r7, #16]
 8004e4a:	4413      	add	r3, r2
 8004e4c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8004e50:	461a      	mov	r2, r3
 8004e52:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004e56:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8004e58:	6878      	ldr	r0, [r7, #4]
 8004e5a:	f005 fc03 	bl	800a664 <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8004e5e:	68fb      	ldr	r3, [r7, #12]
 8004e60:	4a0a      	ldr	r2, [pc, #40]	@ (8004e8c <PCD_EP_OutSetupPacket_int+0x88>)
 8004e62:	4293      	cmp	r3, r2
 8004e64:	d90c      	bls.n	8004e80 <PCD_EP_OutSetupPacket_int+0x7c>
 8004e66:	687b      	ldr	r3, [r7, #4]
 8004e68:	799b      	ldrb	r3, [r3, #6]
 8004e6a:	2b01      	cmp	r3, #1
 8004e6c:	d108      	bne.n	8004e80 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8004e6e:	687b      	ldr	r3, [r7, #4]
 8004e70:	6818      	ldr	r0, [r3, #0]
 8004e72:	687b      	ldr	r3, [r7, #4]
 8004e74:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8004e78:	461a      	mov	r2, r3
 8004e7a:	2101      	movs	r1, #1
 8004e7c:	f003 f8fc 	bl	8008078 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8004e80:	2300      	movs	r3, #0
}
 8004e82:	4618      	mov	r0, r3
 8004e84:	3718      	adds	r7, #24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	bd80      	pop	{r7, pc}
 8004e8a:	bf00      	nop
 8004e8c:	4f54300a 	.word	0x4f54300a

08004e90 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 8004e90:	b480      	push	{r7}
 8004e92:	b085      	sub	sp, #20
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
 8004e98:	460b      	mov	r3, r1
 8004e9a:	70fb      	strb	r3, [r7, #3]
 8004e9c:	4613      	mov	r3, r2
 8004e9e:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 8004ea0:	687b      	ldr	r3, [r7, #4]
 8004ea2:	681b      	ldr	r3, [r3, #0]
 8004ea4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ea6:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 8004ea8:	78fb      	ldrb	r3, [r7, #3]
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d107      	bne.n	8004ebe <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 8004eae:	883b      	ldrh	r3, [r7, #0]
 8004eb0:	0419      	lsls	r1, r3, #16
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	681b      	ldr	r3, [r3, #0]
 8004eb6:	68ba      	ldr	r2, [r7, #8]
 8004eb8:	430a      	orrs	r2, r1
 8004eba:	629a      	str	r2, [r3, #40]	@ 0x28
 8004ebc:	e028      	b.n	8004f10 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	681b      	ldr	r3, [r3, #0]
 8004ec2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004ec4:	0c1b      	lsrs	r3, r3, #16
 8004ec6:	68ba      	ldr	r2, [r7, #8]
 8004ec8:	4413      	add	r3, r2
 8004eca:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ecc:	2300      	movs	r3, #0
 8004ece:	73fb      	strb	r3, [r7, #15]
 8004ed0:	e00d      	b.n	8004eee <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	681a      	ldr	r2, [r3, #0]
 8004ed6:	7bfb      	ldrb	r3, [r7, #15]
 8004ed8:	3340      	adds	r3, #64	@ 0x40
 8004eda:	009b      	lsls	r3, r3, #2
 8004edc:	4413      	add	r3, r2
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	0c1b      	lsrs	r3, r3, #16
 8004ee2:	68ba      	ldr	r2, [r7, #8]
 8004ee4:	4413      	add	r3, r2
 8004ee6:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8004ee8:	7bfb      	ldrb	r3, [r7, #15]
 8004eea:	3301      	adds	r3, #1
 8004eec:	73fb      	strb	r3, [r7, #15]
 8004eee:	7bfa      	ldrb	r2, [r7, #15]
 8004ef0:	78fb      	ldrb	r3, [r7, #3]
 8004ef2:	3b01      	subs	r3, #1
 8004ef4:	429a      	cmp	r2, r3
 8004ef6:	d3ec      	bcc.n	8004ed2 <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8004ef8:	883b      	ldrh	r3, [r7, #0]
 8004efa:	0418      	lsls	r0, r3, #16
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6819      	ldr	r1, [r3, #0]
 8004f00:	78fb      	ldrb	r3, [r7, #3]
 8004f02:	3b01      	subs	r3, #1
 8004f04:	68ba      	ldr	r2, [r7, #8]
 8004f06:	4302      	orrs	r2, r0
 8004f08:	3340      	adds	r3, #64	@ 0x40
 8004f0a:	009b      	lsls	r3, r3, #2
 8004f0c:	440b      	add	r3, r1
 8004f0e:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8004f10:	2300      	movs	r3, #0
}
 8004f12:	4618      	mov	r0, r3
 8004f14:	3714      	adds	r7, #20
 8004f16:	46bd      	mov	sp, r7
 8004f18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f1c:	4770      	bx	lr

08004f1e <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8004f1e:	b480      	push	{r7}
 8004f20:	b083      	sub	sp, #12
 8004f22:	af00      	add	r7, sp, #0
 8004f24:	6078      	str	r0, [r7, #4]
 8004f26:	460b      	mov	r3, r1
 8004f28:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	887a      	ldrh	r2, [r7, #2]
 8004f30:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8004f32:	2300      	movs	r3, #0
}
 8004f34:	4618      	mov	r0, r3
 8004f36:	370c      	adds	r7, #12
 8004f38:	46bd      	mov	sp, r7
 8004f3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f3e:	4770      	bx	lr

08004f40 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8004f40:	b480      	push	{r7}
 8004f42:	b083      	sub	sp, #12
 8004f44:	af00      	add	r7, sp, #0
 8004f46:	6078      	str	r0, [r7, #4]
 8004f48:	460b      	mov	r3, r1
 8004f4a:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8004f4c:	bf00      	nop
 8004f4e:	370c      	adds	r7, #12
 8004f50:	46bd      	mov	sp, r7
 8004f52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f56:	4770      	bx	lr

08004f58 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8004f58:	b580      	push	{r7, lr}
 8004f5a:	b086      	sub	sp, #24
 8004f5c:	af00      	add	r7, sp, #0
 8004f5e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	2b00      	cmp	r3, #0
 8004f64:	d101      	bne.n	8004f6a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8004f66:	2301      	movs	r3, #1
 8004f68:	e267      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	f003 0301 	and.w	r3, r3, #1
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	d075      	beq.n	8005062 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f76:	4b88      	ldr	r3, [pc, #544]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004f78:	689b      	ldr	r3, [r3, #8]
 8004f7a:	f003 030c 	and.w	r3, r3, #12
 8004f7e:	2b04      	cmp	r3, #4
 8004f80:	d00c      	beq.n	8004f9c <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f82:	4b85      	ldr	r3, [pc, #532]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004f84:	689b      	ldr	r3, [r3, #8]
 8004f86:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 8004f8a:	2b08      	cmp	r3, #8
 8004f8c:	d112      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8004f8e:	4b82      	ldr	r3, [pc, #520]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004f90:	685b      	ldr	r3, [r3, #4]
 8004f92:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8004f96:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004f9a:	d10b      	bne.n	8004fb4 <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8004f9c:	4b7e      	ldr	r3, [pc, #504]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004f9e:	681b      	ldr	r3, [r3, #0]
 8004fa0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004fa4:	2b00      	cmp	r3, #0
 8004fa6:	d05b      	beq.n	8005060 <HAL_RCC_OscConfig+0x108>
 8004fa8:	687b      	ldr	r3, [r7, #4]
 8004faa:	685b      	ldr	r3, [r3, #4]
 8004fac:	2b00      	cmp	r3, #0
 8004fae:	d157      	bne.n	8005060 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8004fb0:	2301      	movs	r3, #1
 8004fb2:	e242      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	685b      	ldr	r3, [r3, #4]
 8004fb8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8004fbc:	d106      	bne.n	8004fcc <HAL_RCC_OscConfig+0x74>
 8004fbe:	4b76      	ldr	r3, [pc, #472]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	4a75      	ldr	r2, [pc, #468]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fc4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fc8:	6013      	str	r3, [r2, #0]
 8004fca:	e01d      	b.n	8005008 <HAL_RCC_OscConfig+0xb0>
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	685b      	ldr	r3, [r3, #4]
 8004fd0:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8004fd4:	d10c      	bne.n	8004ff0 <HAL_RCC_OscConfig+0x98>
 8004fd6:	4b70      	ldr	r3, [pc, #448]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a6f      	ldr	r2, [pc, #444]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fdc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8004fe0:	6013      	str	r3, [r2, #0]
 8004fe2:	4b6d      	ldr	r3, [pc, #436]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fe4:	681b      	ldr	r3, [r3, #0]
 8004fe6:	4a6c      	ldr	r2, [pc, #432]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004fe8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004fec:	6013      	str	r3, [r2, #0]
 8004fee:	e00b      	b.n	8005008 <HAL_RCC_OscConfig+0xb0>
 8004ff0:	4b69      	ldr	r3, [pc, #420]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	4a68      	ldr	r2, [pc, #416]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004ff6:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8004ffa:	6013      	str	r3, [r2, #0]
 8004ffc:	4b66      	ldr	r3, [pc, #408]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	4a65      	ldr	r2, [pc, #404]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005002:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8005006:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	685b      	ldr	r3, [r3, #4]
 800500c:	2b00      	cmp	r3, #0
 800500e:	d013      	beq.n	8005038 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005010:	f7fd fa34 	bl	800247c <HAL_GetTick>
 8005014:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8005016:	e008      	b.n	800502a <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005018:	f7fd fa30 	bl	800247c <HAL_GetTick>
 800501c:	4602      	mov	r2, r0
 800501e:	693b      	ldr	r3, [r7, #16]
 8005020:	1ad3      	subs	r3, r2, r3
 8005022:	2b64      	cmp	r3, #100	@ 0x64
 8005024:	d901      	bls.n	800502a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8005026:	2303      	movs	r3, #3
 8005028:	e207      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800502a:	4b5b      	ldr	r3, [pc, #364]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 800502c:	681b      	ldr	r3, [r3, #0]
 800502e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005032:	2b00      	cmp	r3, #0
 8005034:	d0f0      	beq.n	8005018 <HAL_RCC_OscConfig+0xc0>
 8005036:	e014      	b.n	8005062 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005038:	f7fd fa20 	bl	800247c <HAL_GetTick>
 800503c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800503e:	e008      	b.n	8005052 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005040:	f7fd fa1c 	bl	800247c <HAL_GetTick>
 8005044:	4602      	mov	r2, r0
 8005046:	693b      	ldr	r3, [r7, #16]
 8005048:	1ad3      	subs	r3, r2, r3
 800504a:	2b64      	cmp	r3, #100	@ 0x64
 800504c:	d901      	bls.n	8005052 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 800504e:	2303      	movs	r3, #3
 8005050:	e1f3      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8005052:	4b51      	ldr	r3, [pc, #324]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005054:	681b      	ldr	r3, [r3, #0]
 8005056:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800505a:	2b00      	cmp	r3, #0
 800505c:	d1f0      	bne.n	8005040 <HAL_RCC_OscConfig+0xe8>
 800505e:	e000      	b.n	8005062 <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005060:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005062:	687b      	ldr	r3, [r7, #4]
 8005064:	681b      	ldr	r3, [r3, #0]
 8005066:	f003 0302 	and.w	r3, r3, #2
 800506a:	2b00      	cmp	r3, #0
 800506c:	d063      	beq.n	8005136 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800506e:	4b4a      	ldr	r3, [pc, #296]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005070:	689b      	ldr	r3, [r3, #8]
 8005072:	f003 030c 	and.w	r3, r3, #12
 8005076:	2b00      	cmp	r3, #0
 8005078:	d00b      	beq.n	8005092 <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800507a:	4b47      	ldr	r3, [pc, #284]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 800507c:	689b      	ldr	r3, [r3, #8]
 800507e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8005082:	2b08      	cmp	r3, #8
 8005084:	d11c      	bne.n	80050c0 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8005086:	4b44      	ldr	r3, [pc, #272]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005088:	685b      	ldr	r3, [r3, #4]
 800508a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800508e:	2b00      	cmp	r3, #0
 8005090:	d116      	bne.n	80050c0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8005092:	4b41      	ldr	r3, [pc, #260]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005094:	681b      	ldr	r3, [r3, #0]
 8005096:	f003 0302 	and.w	r3, r3, #2
 800509a:	2b00      	cmp	r3, #0
 800509c:	d005      	beq.n	80050aa <HAL_RCC_OscConfig+0x152>
 800509e:	687b      	ldr	r3, [r7, #4]
 80050a0:	68db      	ldr	r3, [r3, #12]
 80050a2:	2b01      	cmp	r3, #1
 80050a4:	d001      	beq.n	80050aa <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80050a6:	2301      	movs	r3, #1
 80050a8:	e1c7      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050aa:	4b3b      	ldr	r3, [pc, #236]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 80050ac:	681b      	ldr	r3, [r3, #0]
 80050ae:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	691b      	ldr	r3, [r3, #16]
 80050b6:	00db      	lsls	r3, r3, #3
 80050b8:	4937      	ldr	r1, [pc, #220]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 80050ba:	4313      	orrs	r3, r2
 80050bc:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80050be:	e03a      	b.n	8005136 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	68db      	ldr	r3, [r3, #12]
 80050c4:	2b00      	cmp	r3, #0
 80050c6:	d020      	beq.n	800510a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80050c8:	4b34      	ldr	r3, [pc, #208]	@ (800519c <HAL_RCC_OscConfig+0x244>)
 80050ca:	2201      	movs	r2, #1
 80050cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80050ce:	f7fd f9d5 	bl	800247c <HAL_GetTick>
 80050d2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050d4:	e008      	b.n	80050e8 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80050d6:	f7fd f9d1 	bl	800247c <HAL_GetTick>
 80050da:	4602      	mov	r2, r0
 80050dc:	693b      	ldr	r3, [r7, #16]
 80050de:	1ad3      	subs	r3, r2, r3
 80050e0:	2b02      	cmp	r3, #2
 80050e2:	d901      	bls.n	80050e8 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80050e4:	2303      	movs	r3, #3
 80050e6:	e1a8      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80050e8:	4b2b      	ldr	r3, [pc, #172]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 80050ea:	681b      	ldr	r3, [r3, #0]
 80050ec:	f003 0302 	and.w	r3, r3, #2
 80050f0:	2b00      	cmp	r3, #0
 80050f2:	d0f0      	beq.n	80050d6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80050f4:	4b28      	ldr	r3, [pc, #160]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 80050f6:	681b      	ldr	r3, [r3, #0]
 80050f8:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	691b      	ldr	r3, [r3, #16]
 8005100:	00db      	lsls	r3, r3, #3
 8005102:	4925      	ldr	r1, [pc, #148]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 8005104:	4313      	orrs	r3, r2
 8005106:	600b      	str	r3, [r1, #0]
 8005108:	e015      	b.n	8005136 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800510a:	4b24      	ldr	r3, [pc, #144]	@ (800519c <HAL_RCC_OscConfig+0x244>)
 800510c:	2200      	movs	r2, #0
 800510e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005110:	f7fd f9b4 	bl	800247c <HAL_GetTick>
 8005114:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8005116:	e008      	b.n	800512a <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005118:	f7fd f9b0 	bl	800247c <HAL_GetTick>
 800511c:	4602      	mov	r2, r0
 800511e:	693b      	ldr	r3, [r7, #16]
 8005120:	1ad3      	subs	r3, r2, r3
 8005122:	2b02      	cmp	r3, #2
 8005124:	d901      	bls.n	800512a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8005126:	2303      	movs	r3, #3
 8005128:	e187      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800512a:	4b1b      	ldr	r3, [pc, #108]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	f003 0302 	and.w	r3, r3, #2
 8005132:	2b00      	cmp	r3, #0
 8005134:	d1f0      	bne.n	8005118 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	681b      	ldr	r3, [r3, #0]
 800513a:	f003 0308 	and.w	r3, r3, #8
 800513e:	2b00      	cmp	r3, #0
 8005140:	d036      	beq.n	80051b0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 8005142:	687b      	ldr	r3, [r7, #4]
 8005144:	695b      	ldr	r3, [r3, #20]
 8005146:	2b00      	cmp	r3, #0
 8005148:	d016      	beq.n	8005178 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800514a:	4b15      	ldr	r3, [pc, #84]	@ (80051a0 <HAL_RCC_OscConfig+0x248>)
 800514c:	2201      	movs	r2, #1
 800514e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005150:	f7fd f994 	bl	800247c <HAL_GetTick>
 8005154:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8005156:	e008      	b.n	800516a <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005158:	f7fd f990 	bl	800247c <HAL_GetTick>
 800515c:	4602      	mov	r2, r0
 800515e:	693b      	ldr	r3, [r7, #16]
 8005160:	1ad3      	subs	r3, r2, r3
 8005162:	2b02      	cmp	r3, #2
 8005164:	d901      	bls.n	800516a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8005166:	2303      	movs	r3, #3
 8005168:	e167      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800516a:	4b0b      	ldr	r3, [pc, #44]	@ (8005198 <HAL_RCC_OscConfig+0x240>)
 800516c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800516e:	f003 0302 	and.w	r3, r3, #2
 8005172:	2b00      	cmp	r3, #0
 8005174:	d0f0      	beq.n	8005158 <HAL_RCC_OscConfig+0x200>
 8005176:	e01b      	b.n	80051b0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005178:	4b09      	ldr	r3, [pc, #36]	@ (80051a0 <HAL_RCC_OscConfig+0x248>)
 800517a:	2200      	movs	r2, #0
 800517c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800517e:	f7fd f97d 	bl	800247c <HAL_GetTick>
 8005182:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8005184:	e00e      	b.n	80051a4 <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005186:	f7fd f979 	bl	800247c <HAL_GetTick>
 800518a:	4602      	mov	r2, r0
 800518c:	693b      	ldr	r3, [r7, #16]
 800518e:	1ad3      	subs	r3, r2, r3
 8005190:	2b02      	cmp	r3, #2
 8005192:	d907      	bls.n	80051a4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8005194:	2303      	movs	r3, #3
 8005196:	e150      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
 8005198:	40023800 	.word	0x40023800
 800519c:	42470000 	.word	0x42470000
 80051a0:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80051a4:	4b88      	ldr	r3, [pc, #544]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80051a6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80051a8:	f003 0302 	and.w	r3, r3, #2
 80051ac:	2b00      	cmp	r3, #0
 80051ae:	d1ea      	bne.n	8005186 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80051b0:	687b      	ldr	r3, [r7, #4]
 80051b2:	681b      	ldr	r3, [r3, #0]
 80051b4:	f003 0304 	and.w	r3, r3, #4
 80051b8:	2b00      	cmp	r3, #0
 80051ba:	f000 8097 	beq.w	80052ec <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80051be:	2300      	movs	r3, #0
 80051c0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80051c2:	4b81      	ldr	r3, [pc, #516]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80051c4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051c6:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051ca:	2b00      	cmp	r3, #0
 80051cc:	d10f      	bne.n	80051ee <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80051ce:	2300      	movs	r3, #0
 80051d0:	60bb      	str	r3, [r7, #8]
 80051d2:	4b7d      	ldr	r3, [pc, #500]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80051d4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051d6:	4a7c      	ldr	r2, [pc, #496]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80051d8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80051dc:	6413      	str	r3, [r2, #64]	@ 0x40
 80051de:	4b7a      	ldr	r3, [pc, #488]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80051e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80051e2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051e6:	60bb      	str	r3, [r7, #8]
 80051e8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80051ea:	2301      	movs	r3, #1
 80051ec:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80051ee:	4b77      	ldr	r3, [pc, #476]	@ (80053cc <HAL_RCC_OscConfig+0x474>)
 80051f0:	681b      	ldr	r3, [r3, #0]
 80051f2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80051f6:	2b00      	cmp	r3, #0
 80051f8:	d118      	bne.n	800522c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 80051fa:	4b74      	ldr	r3, [pc, #464]	@ (80053cc <HAL_RCC_OscConfig+0x474>)
 80051fc:	681b      	ldr	r3, [r3, #0]
 80051fe:	4a73      	ldr	r2, [pc, #460]	@ (80053cc <HAL_RCC_OscConfig+0x474>)
 8005200:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005204:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005206:	f7fd f939 	bl	800247c <HAL_GetTick>
 800520a:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800520c:	e008      	b.n	8005220 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800520e:	f7fd f935 	bl	800247c <HAL_GetTick>
 8005212:	4602      	mov	r2, r0
 8005214:	693b      	ldr	r3, [r7, #16]
 8005216:	1ad3      	subs	r3, r2, r3
 8005218:	2b02      	cmp	r3, #2
 800521a:	d901      	bls.n	8005220 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 800521c:	2303      	movs	r3, #3
 800521e:	e10c      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8005220:	4b6a      	ldr	r3, [pc, #424]	@ (80053cc <HAL_RCC_OscConfig+0x474>)
 8005222:	681b      	ldr	r3, [r3, #0]
 8005224:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005228:	2b00      	cmp	r3, #0
 800522a:	d0f0      	beq.n	800520e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800522c:	687b      	ldr	r3, [r7, #4]
 800522e:	689b      	ldr	r3, [r3, #8]
 8005230:	2b01      	cmp	r3, #1
 8005232:	d106      	bne.n	8005242 <HAL_RCC_OscConfig+0x2ea>
 8005234:	4b64      	ldr	r3, [pc, #400]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005236:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005238:	4a63      	ldr	r2, [pc, #396]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800523a:	f043 0301 	orr.w	r3, r3, #1
 800523e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005240:	e01c      	b.n	800527c <HAL_RCC_OscConfig+0x324>
 8005242:	687b      	ldr	r3, [r7, #4]
 8005244:	689b      	ldr	r3, [r3, #8]
 8005246:	2b05      	cmp	r3, #5
 8005248:	d10c      	bne.n	8005264 <HAL_RCC_OscConfig+0x30c>
 800524a:	4b5f      	ldr	r3, [pc, #380]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800524c:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800524e:	4a5e      	ldr	r2, [pc, #376]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005250:	f043 0304 	orr.w	r3, r3, #4
 8005254:	6713      	str	r3, [r2, #112]	@ 0x70
 8005256:	4b5c      	ldr	r3, [pc, #368]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005258:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800525a:	4a5b      	ldr	r2, [pc, #364]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800525c:	f043 0301 	orr.w	r3, r3, #1
 8005260:	6713      	str	r3, [r2, #112]	@ 0x70
 8005262:	e00b      	b.n	800527c <HAL_RCC_OscConfig+0x324>
 8005264:	4b58      	ldr	r3, [pc, #352]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005266:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005268:	4a57      	ldr	r2, [pc, #348]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800526a:	f023 0301 	bic.w	r3, r3, #1
 800526e:	6713      	str	r3, [r2, #112]	@ 0x70
 8005270:	4b55      	ldr	r3, [pc, #340]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005272:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8005274:	4a54      	ldr	r2, [pc, #336]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005276:	f023 0304 	bic.w	r3, r3, #4
 800527a:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 800527c:	687b      	ldr	r3, [r7, #4]
 800527e:	689b      	ldr	r3, [r3, #8]
 8005280:	2b00      	cmp	r3, #0
 8005282:	d015      	beq.n	80052b0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005284:	f7fd f8fa 	bl	800247c <HAL_GetTick>
 8005288:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800528a:	e00a      	b.n	80052a2 <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800528c:	f7fd f8f6 	bl	800247c <HAL_GetTick>
 8005290:	4602      	mov	r2, r0
 8005292:	693b      	ldr	r3, [r7, #16]
 8005294:	1ad3      	subs	r3, r2, r3
 8005296:	f241 3288 	movw	r2, #5000	@ 0x1388
 800529a:	4293      	cmp	r3, r2
 800529c:	d901      	bls.n	80052a2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 800529e:	2303      	movs	r3, #3
 80052a0:	e0cb      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80052a2:	4b49      	ldr	r3, [pc, #292]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80052a4:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052a6:	f003 0302 	and.w	r3, r3, #2
 80052aa:	2b00      	cmp	r3, #0
 80052ac:	d0ee      	beq.n	800528c <HAL_RCC_OscConfig+0x334>
 80052ae:	e014      	b.n	80052da <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80052b0:	f7fd f8e4 	bl	800247c <HAL_GetTick>
 80052b4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052b6:	e00a      	b.n	80052ce <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80052b8:	f7fd f8e0 	bl	800247c <HAL_GetTick>
 80052bc:	4602      	mov	r2, r0
 80052be:	693b      	ldr	r3, [r7, #16]
 80052c0:	1ad3      	subs	r3, r2, r3
 80052c2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80052c6:	4293      	cmp	r3, r2
 80052c8:	d901      	bls.n	80052ce <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80052ca:	2303      	movs	r3, #3
 80052cc:	e0b5      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80052ce:	4b3e      	ldr	r3, [pc, #248]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80052d0:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80052d2:	f003 0302 	and.w	r3, r3, #2
 80052d6:	2b00      	cmp	r3, #0
 80052d8:	d1ee      	bne.n	80052b8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80052da:	7dfb      	ldrb	r3, [r7, #23]
 80052dc:	2b01      	cmp	r3, #1
 80052de:	d105      	bne.n	80052ec <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80052e0:	4b39      	ldr	r3, [pc, #228]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80052e2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80052e4:	4a38      	ldr	r2, [pc, #224]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80052e6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80052ea:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80052ec:	687b      	ldr	r3, [r7, #4]
 80052ee:	699b      	ldr	r3, [r3, #24]
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	f000 80a1 	beq.w	8005438 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 80052f6:	4b34      	ldr	r3, [pc, #208]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80052f8:	689b      	ldr	r3, [r3, #8]
 80052fa:	f003 030c 	and.w	r3, r3, #12
 80052fe:	2b08      	cmp	r3, #8
 8005300:	d05c      	beq.n	80053bc <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8005302:	687b      	ldr	r3, [r7, #4]
 8005304:	699b      	ldr	r3, [r3, #24]
 8005306:	2b02      	cmp	r3, #2
 8005308:	d141      	bne.n	800538e <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800530a:	4b31      	ldr	r3, [pc, #196]	@ (80053d0 <HAL_RCC_OscConfig+0x478>)
 800530c:	2200      	movs	r2, #0
 800530e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005310:	f7fd f8b4 	bl	800247c <HAL_GetTick>
 8005314:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8005316:	e008      	b.n	800532a <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005318:	f7fd f8b0 	bl	800247c <HAL_GetTick>
 800531c:	4602      	mov	r2, r0
 800531e:	693b      	ldr	r3, [r7, #16]
 8005320:	1ad3      	subs	r3, r2, r3
 8005322:	2b02      	cmp	r3, #2
 8005324:	d901      	bls.n	800532a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8005326:	2303      	movs	r3, #3
 8005328:	e087      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800532a:	4b27      	ldr	r3, [pc, #156]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800532c:	681b      	ldr	r3, [r3, #0]
 800532e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005332:	2b00      	cmp	r3, #0
 8005334:	d1f0      	bne.n	8005318 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8005336:	687b      	ldr	r3, [r7, #4]
 8005338:	69da      	ldr	r2, [r3, #28]
 800533a:	687b      	ldr	r3, [r7, #4]
 800533c:	6a1b      	ldr	r3, [r3, #32]
 800533e:	431a      	orrs	r2, r3
 8005340:	687b      	ldr	r3, [r7, #4]
 8005342:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005344:	019b      	lsls	r3, r3, #6
 8005346:	431a      	orrs	r2, r3
 8005348:	687b      	ldr	r3, [r7, #4]
 800534a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800534c:	085b      	lsrs	r3, r3, #1
 800534e:	3b01      	subs	r3, #1
 8005350:	041b      	lsls	r3, r3, #16
 8005352:	431a      	orrs	r2, r3
 8005354:	687b      	ldr	r3, [r7, #4]
 8005356:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005358:	061b      	lsls	r3, r3, #24
 800535a:	491b      	ldr	r1, [pc, #108]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 800535c:	4313      	orrs	r3, r2
 800535e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005360:	4b1b      	ldr	r3, [pc, #108]	@ (80053d0 <HAL_RCC_OscConfig+0x478>)
 8005362:	2201      	movs	r2, #1
 8005364:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005366:	f7fd f889 	bl	800247c <HAL_GetTick>
 800536a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800536c:	e008      	b.n	8005380 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800536e:	f7fd f885 	bl	800247c <HAL_GetTick>
 8005372:	4602      	mov	r2, r0
 8005374:	693b      	ldr	r3, [r7, #16]
 8005376:	1ad3      	subs	r3, r2, r3
 8005378:	2b02      	cmp	r3, #2
 800537a:	d901      	bls.n	8005380 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 800537c:	2303      	movs	r3, #3
 800537e:	e05c      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005380:	4b11      	ldr	r3, [pc, #68]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 8005382:	681b      	ldr	r3, [r3, #0]
 8005384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005388:	2b00      	cmp	r3, #0
 800538a:	d0f0      	beq.n	800536e <HAL_RCC_OscConfig+0x416>
 800538c:	e054      	b.n	8005438 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800538e:	4b10      	ldr	r3, [pc, #64]	@ (80053d0 <HAL_RCC_OscConfig+0x478>)
 8005390:	2200      	movs	r2, #0
 8005392:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8005394:	f7fd f872 	bl	800247c <HAL_GetTick>
 8005398:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800539a:	e008      	b.n	80053ae <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800539c:	f7fd f86e 	bl	800247c <HAL_GetTick>
 80053a0:	4602      	mov	r2, r0
 80053a2:	693b      	ldr	r3, [r7, #16]
 80053a4:	1ad3      	subs	r3, r2, r3
 80053a6:	2b02      	cmp	r3, #2
 80053a8:	d901      	bls.n	80053ae <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80053aa:	2303      	movs	r3, #3
 80053ac:	e045      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80053ae:	4b06      	ldr	r3, [pc, #24]	@ (80053c8 <HAL_RCC_OscConfig+0x470>)
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80053b6:	2b00      	cmp	r3, #0
 80053b8:	d1f0      	bne.n	800539c <HAL_RCC_OscConfig+0x444>
 80053ba:	e03d      	b.n	8005438 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	699b      	ldr	r3, [r3, #24]
 80053c0:	2b01      	cmp	r3, #1
 80053c2:	d107      	bne.n	80053d4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80053c4:	2301      	movs	r3, #1
 80053c6:	e038      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
 80053c8:	40023800 	.word	0x40023800
 80053cc:	40007000 	.word	0x40007000
 80053d0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80053d4:	4b1b      	ldr	r3, [pc, #108]	@ (8005444 <HAL_RCC_OscConfig+0x4ec>)
 80053d6:	685b      	ldr	r3, [r3, #4]
 80053d8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053da:	687b      	ldr	r3, [r7, #4]
 80053dc:	699b      	ldr	r3, [r3, #24]
 80053de:	2b01      	cmp	r3, #1
 80053e0:	d028      	beq.n	8005434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 80053e8:	687b      	ldr	r3, [r7, #4]
 80053ea:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80053ec:	429a      	cmp	r2, r3
 80053ee:	d121      	bne.n	8005434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 80053f6:	687b      	ldr	r3, [r7, #4]
 80053f8:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80053fa:	429a      	cmp	r2, r3
 80053fc:	d11a      	bne.n	8005434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 80053fe:	68fa      	ldr	r2, [r7, #12]
 8005400:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 8005404:	4013      	ands	r3, r2
 8005406:	687a      	ldr	r2, [r7, #4]
 8005408:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 800540a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 800540c:	4293      	cmp	r3, r2
 800540e:	d111      	bne.n	8005434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005410:	68fb      	ldr	r3, [r7, #12]
 8005412:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 8005416:	687b      	ldr	r3, [r7, #4]
 8005418:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800541a:	085b      	lsrs	r3, r3, #1
 800541c:	3b01      	subs	r3, #1
 800541e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8005420:	429a      	cmp	r2, r3
 8005422:	d107      	bne.n	8005434 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8005424:	68fb      	ldr	r3, [r7, #12]
 8005426:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 800542a:	687b      	ldr	r3, [r7, #4]
 800542c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800542e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8005430:	429a      	cmp	r2, r3
 8005432:	d001      	beq.n	8005438 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 8005434:	2301      	movs	r3, #1
 8005436:	e000      	b.n	800543a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8005438:	2300      	movs	r3, #0
}
 800543a:	4618      	mov	r0, r3
 800543c:	3718      	adds	r7, #24
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	40023800 	.word	0x40023800

08005448 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005448:	b580      	push	{r7, lr}
 800544a:	b084      	sub	sp, #16
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
 8005450:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d101      	bne.n	800545c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8005458:	2301      	movs	r3, #1
 800545a:	e0cc      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800545c:	4b68      	ldr	r3, [pc, #416]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	f003 0307 	and.w	r3, r3, #7
 8005464:	683a      	ldr	r2, [r7, #0]
 8005466:	429a      	cmp	r2, r3
 8005468:	d90c      	bls.n	8005484 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800546a:	4b65      	ldr	r3, [pc, #404]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 800546c:	683a      	ldr	r2, [r7, #0]
 800546e:	b2d2      	uxtb	r2, r2
 8005470:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005472:	4b63      	ldr	r3, [pc, #396]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f003 0307 	and.w	r3, r3, #7
 800547a:	683a      	ldr	r2, [r7, #0]
 800547c:	429a      	cmp	r2, r3
 800547e:	d001      	beq.n	8005484 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8005480:	2301      	movs	r3, #1
 8005482:	e0b8      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	681b      	ldr	r3, [r3, #0]
 8005488:	f003 0302 	and.w	r3, r3, #2
 800548c:	2b00      	cmp	r3, #0
 800548e:	d020      	beq.n	80054d2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005490:	687b      	ldr	r3, [r7, #4]
 8005492:	681b      	ldr	r3, [r3, #0]
 8005494:	f003 0304 	and.w	r3, r3, #4
 8005498:	2b00      	cmp	r3, #0
 800549a:	d005      	beq.n	80054a8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800549c:	4b59      	ldr	r3, [pc, #356]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 800549e:	689b      	ldr	r3, [r3, #8]
 80054a0:	4a58      	ldr	r2, [pc, #352]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054a2:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80054a6:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	681b      	ldr	r3, [r3, #0]
 80054ac:	f003 0308 	and.w	r3, r3, #8
 80054b0:	2b00      	cmp	r3, #0
 80054b2:	d005      	beq.n	80054c0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80054b4:	4b53      	ldr	r3, [pc, #332]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054b6:	689b      	ldr	r3, [r3, #8]
 80054b8:	4a52      	ldr	r2, [pc, #328]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054ba:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80054be:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80054c0:	4b50      	ldr	r3, [pc, #320]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054c2:	689b      	ldr	r3, [r3, #8]
 80054c4:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80054c8:	687b      	ldr	r3, [r7, #4]
 80054ca:	689b      	ldr	r3, [r3, #8]
 80054cc:	494d      	ldr	r1, [pc, #308]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054ce:	4313      	orrs	r3, r2
 80054d0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	f003 0301 	and.w	r3, r3, #1
 80054da:	2b00      	cmp	r3, #0
 80054dc:	d044      	beq.n	8005568 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80054de:	687b      	ldr	r3, [r7, #4]
 80054e0:	685b      	ldr	r3, [r3, #4]
 80054e2:	2b01      	cmp	r3, #1
 80054e4:	d107      	bne.n	80054f6 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80054e6:	4b47      	ldr	r3, [pc, #284]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80054e8:	681b      	ldr	r3, [r3, #0]
 80054ea:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d119      	bne.n	8005526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80054f2:	2301      	movs	r3, #1
 80054f4:	e07f      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	685b      	ldr	r3, [r3, #4]
 80054fa:	2b02      	cmp	r3, #2
 80054fc:	d003      	beq.n	8005506 <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 80054fe:	687b      	ldr	r3, [r7, #4]
 8005500:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8005502:	2b03      	cmp	r3, #3
 8005504:	d107      	bne.n	8005516 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8005506:	4b3f      	ldr	r3, [pc, #252]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 8005508:	681b      	ldr	r3, [r3, #0]
 800550a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800550e:	2b00      	cmp	r3, #0
 8005510:	d109      	bne.n	8005526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005512:	2301      	movs	r3, #1
 8005514:	e06f      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8005516:	4b3b      	ldr	r3, [pc, #236]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 8005518:	681b      	ldr	r3, [r3, #0]
 800551a:	f003 0302 	and.w	r3, r3, #2
 800551e:	2b00      	cmp	r3, #0
 8005520:	d101      	bne.n	8005526 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8005522:	2301      	movs	r3, #1
 8005524:	e067      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8005526:	4b37      	ldr	r3, [pc, #220]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 8005528:	689b      	ldr	r3, [r3, #8]
 800552a:	f023 0203 	bic.w	r2, r3, #3
 800552e:	687b      	ldr	r3, [r7, #4]
 8005530:	685b      	ldr	r3, [r3, #4]
 8005532:	4934      	ldr	r1, [pc, #208]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 8005534:	4313      	orrs	r3, r2
 8005536:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8005538:	f7fc ffa0 	bl	800247c <HAL_GetTick>
 800553c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800553e:	e00a      	b.n	8005556 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005540:	f7fc ff9c 	bl	800247c <HAL_GetTick>
 8005544:	4602      	mov	r2, r0
 8005546:	68fb      	ldr	r3, [r7, #12]
 8005548:	1ad3      	subs	r3, r2, r3
 800554a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800554e:	4293      	cmp	r3, r2
 8005550:	d901      	bls.n	8005556 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8005552:	2303      	movs	r3, #3
 8005554:	e04f      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005556:	4b2b      	ldr	r3, [pc, #172]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 8005558:	689b      	ldr	r3, [r3, #8]
 800555a:	f003 020c 	and.w	r2, r3, #12
 800555e:	687b      	ldr	r3, [r7, #4]
 8005560:	685b      	ldr	r3, [r3, #4]
 8005562:	009b      	lsls	r3, r3, #2
 8005564:	429a      	cmp	r2, r3
 8005566:	d1eb      	bne.n	8005540 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005568:	4b25      	ldr	r3, [pc, #148]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 800556a:	681b      	ldr	r3, [r3, #0]
 800556c:	f003 0307 	and.w	r3, r3, #7
 8005570:	683a      	ldr	r2, [r7, #0]
 8005572:	429a      	cmp	r2, r3
 8005574:	d20c      	bcs.n	8005590 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005576:	4b22      	ldr	r3, [pc, #136]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 8005578:	683a      	ldr	r2, [r7, #0]
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800557e:	4b20      	ldr	r3, [pc, #128]	@ (8005600 <HAL_RCC_ClockConfig+0x1b8>)
 8005580:	681b      	ldr	r3, [r3, #0]
 8005582:	f003 0307 	and.w	r3, r3, #7
 8005586:	683a      	ldr	r2, [r7, #0]
 8005588:	429a      	cmp	r2, r3
 800558a:	d001      	beq.n	8005590 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 800558c:	2301      	movs	r3, #1
 800558e:	e032      	b.n	80055f6 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	f003 0304 	and.w	r3, r3, #4
 8005598:	2b00      	cmp	r3, #0
 800559a:	d008      	beq.n	80055ae <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 800559c:	4b19      	ldr	r3, [pc, #100]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 800559e:	689b      	ldr	r3, [r3, #8]
 80055a0:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80055a4:	687b      	ldr	r3, [r7, #4]
 80055a6:	68db      	ldr	r3, [r3, #12]
 80055a8:	4916      	ldr	r1, [pc, #88]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80055aa:	4313      	orrs	r3, r2
 80055ac:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80055ae:	687b      	ldr	r3, [r7, #4]
 80055b0:	681b      	ldr	r3, [r3, #0]
 80055b2:	f003 0308 	and.w	r3, r3, #8
 80055b6:	2b00      	cmp	r3, #0
 80055b8:	d009      	beq.n	80055ce <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80055ba:	4b12      	ldr	r3, [pc, #72]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80055bc:	689b      	ldr	r3, [r3, #8]
 80055be:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	691b      	ldr	r3, [r3, #16]
 80055c6:	00db      	lsls	r3, r3, #3
 80055c8:	490e      	ldr	r1, [pc, #56]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80055ca:	4313      	orrs	r3, r2
 80055cc:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80055ce:	f000 f821 	bl	8005614 <HAL_RCC_GetSysClockFreq>
 80055d2:	4602      	mov	r2, r0
 80055d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005604 <HAL_RCC_ClockConfig+0x1bc>)
 80055d6:	689b      	ldr	r3, [r3, #8]
 80055d8:	091b      	lsrs	r3, r3, #4
 80055da:	f003 030f 	and.w	r3, r3, #15
 80055de:	490a      	ldr	r1, [pc, #40]	@ (8005608 <HAL_RCC_ClockConfig+0x1c0>)
 80055e0:	5ccb      	ldrb	r3, [r1, r3]
 80055e2:	fa22 f303 	lsr.w	r3, r2, r3
 80055e6:	4a09      	ldr	r2, [pc, #36]	@ (800560c <HAL_RCC_ClockConfig+0x1c4>)
 80055e8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 80055ea:	4b09      	ldr	r3, [pc, #36]	@ (8005610 <HAL_RCC_ClockConfig+0x1c8>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	4618      	mov	r0, r3
 80055f0:	f7fc ff00 	bl	80023f4 <HAL_InitTick>

  return HAL_OK;
 80055f4:	2300      	movs	r3, #0
}
 80055f6:	4618      	mov	r0, r3
 80055f8:	3710      	adds	r7, #16
 80055fa:	46bd      	mov	sp, r7
 80055fc:	bd80      	pop	{r7, pc}
 80055fe:	bf00      	nop
 8005600:	40023c00 	.word	0x40023c00
 8005604:	40023800 	.word	0x40023800
 8005608:	08010138 	.word	0x08010138
 800560c:	20000014 	.word	0x20000014
 8005610:	20000018 	.word	0x20000018

08005614 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005614:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005618:	b094      	sub	sp, #80	@ 0x50
 800561a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 800561c:	2300      	movs	r3, #0
 800561e:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8005620:	2300      	movs	r3, #0
 8005622:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8005628:	2300      	movs	r3, #0
 800562a:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800562c:	4b79      	ldr	r3, [pc, #484]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 800562e:	689b      	ldr	r3, [r3, #8]
 8005630:	f003 030c 	and.w	r3, r3, #12
 8005634:	2b08      	cmp	r3, #8
 8005636:	d00d      	beq.n	8005654 <HAL_RCC_GetSysClockFreq+0x40>
 8005638:	2b08      	cmp	r3, #8
 800563a:	f200 80e1 	bhi.w	8005800 <HAL_RCC_GetSysClockFreq+0x1ec>
 800563e:	2b00      	cmp	r3, #0
 8005640:	d002      	beq.n	8005648 <HAL_RCC_GetSysClockFreq+0x34>
 8005642:	2b04      	cmp	r3, #4
 8005644:	d003      	beq.n	800564e <HAL_RCC_GetSysClockFreq+0x3a>
 8005646:	e0db      	b.n	8005800 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8005648:	4b73      	ldr	r3, [pc, #460]	@ (8005818 <HAL_RCC_GetSysClockFreq+0x204>)
 800564a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800564c:	e0db      	b.n	8005806 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800564e:	4b73      	ldr	r3, [pc, #460]	@ (800581c <HAL_RCC_GetSysClockFreq+0x208>)
 8005650:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005652:	e0d8      	b.n	8005806 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8005654:	4b6f      	ldr	r3, [pc, #444]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 8005656:	685b      	ldr	r3, [r3, #4]
 8005658:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800565c:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800565e:	4b6d      	ldr	r3, [pc, #436]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 8005660:	685b      	ldr	r3, [r3, #4]
 8005662:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8005666:	2b00      	cmp	r3, #0
 8005668:	d063      	beq.n	8005732 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800566a:	4b6a      	ldr	r3, [pc, #424]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 800566c:	685b      	ldr	r3, [r3, #4]
 800566e:	099b      	lsrs	r3, r3, #6
 8005670:	2200      	movs	r2, #0
 8005672:	63bb      	str	r3, [r7, #56]	@ 0x38
 8005674:	63fa      	str	r2, [r7, #60]	@ 0x3c
 8005676:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8005678:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800567c:	633b      	str	r3, [r7, #48]	@ 0x30
 800567e:	2300      	movs	r3, #0
 8005680:	637b      	str	r3, [r7, #52]	@ 0x34
 8005682:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 8005686:	4622      	mov	r2, r4
 8005688:	462b      	mov	r3, r5
 800568a:	f04f 0000 	mov.w	r0, #0
 800568e:	f04f 0100 	mov.w	r1, #0
 8005692:	0159      	lsls	r1, r3, #5
 8005694:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8005698:	0150      	lsls	r0, r2, #5
 800569a:	4602      	mov	r2, r0
 800569c:	460b      	mov	r3, r1
 800569e:	4621      	mov	r1, r4
 80056a0:	1a51      	subs	r1, r2, r1
 80056a2:	6139      	str	r1, [r7, #16]
 80056a4:	4629      	mov	r1, r5
 80056a6:	eb63 0301 	sbc.w	r3, r3, r1
 80056aa:	617b      	str	r3, [r7, #20]
 80056ac:	f04f 0200 	mov.w	r2, #0
 80056b0:	f04f 0300 	mov.w	r3, #0
 80056b4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80056b8:	4659      	mov	r1, fp
 80056ba:	018b      	lsls	r3, r1, #6
 80056bc:	4651      	mov	r1, sl
 80056be:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80056c2:	4651      	mov	r1, sl
 80056c4:	018a      	lsls	r2, r1, #6
 80056c6:	4651      	mov	r1, sl
 80056c8:	ebb2 0801 	subs.w	r8, r2, r1
 80056cc:	4659      	mov	r1, fp
 80056ce:	eb63 0901 	sbc.w	r9, r3, r1
 80056d2:	f04f 0200 	mov.w	r2, #0
 80056d6:	f04f 0300 	mov.w	r3, #0
 80056da:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80056de:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80056e2:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80056e6:	4690      	mov	r8, r2
 80056e8:	4699      	mov	r9, r3
 80056ea:	4623      	mov	r3, r4
 80056ec:	eb18 0303 	adds.w	r3, r8, r3
 80056f0:	60bb      	str	r3, [r7, #8]
 80056f2:	462b      	mov	r3, r5
 80056f4:	eb49 0303 	adc.w	r3, r9, r3
 80056f8:	60fb      	str	r3, [r7, #12]
 80056fa:	f04f 0200 	mov.w	r2, #0
 80056fe:	f04f 0300 	mov.w	r3, #0
 8005702:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8005706:	4629      	mov	r1, r5
 8005708:	024b      	lsls	r3, r1, #9
 800570a:	4621      	mov	r1, r4
 800570c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8005710:	4621      	mov	r1, r4
 8005712:	024a      	lsls	r2, r1, #9
 8005714:	4610      	mov	r0, r2
 8005716:	4619      	mov	r1, r3
 8005718:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800571a:	2200      	movs	r2, #0
 800571c:	62bb      	str	r3, [r7, #40]	@ 0x28
 800571e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8005720:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8005724:	f7fb fab0 	bl	8000c88 <__aeabi_uldivmod>
 8005728:	4602      	mov	r2, r0
 800572a:	460b      	mov	r3, r1
 800572c:	4613      	mov	r3, r2
 800572e:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8005730:	e058      	b.n	80057e4 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8005732:	4b38      	ldr	r3, [pc, #224]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 8005734:	685b      	ldr	r3, [r3, #4]
 8005736:	099b      	lsrs	r3, r3, #6
 8005738:	2200      	movs	r2, #0
 800573a:	4618      	mov	r0, r3
 800573c:	4611      	mov	r1, r2
 800573e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8005742:	623b      	str	r3, [r7, #32]
 8005744:	2300      	movs	r3, #0
 8005746:	627b      	str	r3, [r7, #36]	@ 0x24
 8005748:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800574c:	4642      	mov	r2, r8
 800574e:	464b      	mov	r3, r9
 8005750:	f04f 0000 	mov.w	r0, #0
 8005754:	f04f 0100 	mov.w	r1, #0
 8005758:	0159      	lsls	r1, r3, #5
 800575a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800575e:	0150      	lsls	r0, r2, #5
 8005760:	4602      	mov	r2, r0
 8005762:	460b      	mov	r3, r1
 8005764:	4641      	mov	r1, r8
 8005766:	ebb2 0a01 	subs.w	sl, r2, r1
 800576a:	4649      	mov	r1, r9
 800576c:	eb63 0b01 	sbc.w	fp, r3, r1
 8005770:	f04f 0200 	mov.w	r2, #0
 8005774:	f04f 0300 	mov.w	r3, #0
 8005778:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800577c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8005780:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8005784:	ebb2 040a 	subs.w	r4, r2, sl
 8005788:	eb63 050b 	sbc.w	r5, r3, fp
 800578c:	f04f 0200 	mov.w	r2, #0
 8005790:	f04f 0300 	mov.w	r3, #0
 8005794:	00eb      	lsls	r3, r5, #3
 8005796:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 800579a:	00e2      	lsls	r2, r4, #3
 800579c:	4614      	mov	r4, r2
 800579e:	461d      	mov	r5, r3
 80057a0:	4643      	mov	r3, r8
 80057a2:	18e3      	adds	r3, r4, r3
 80057a4:	603b      	str	r3, [r7, #0]
 80057a6:	464b      	mov	r3, r9
 80057a8:	eb45 0303 	adc.w	r3, r5, r3
 80057ac:	607b      	str	r3, [r7, #4]
 80057ae:	f04f 0200 	mov.w	r2, #0
 80057b2:	f04f 0300 	mov.w	r3, #0
 80057b6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80057ba:	4629      	mov	r1, r5
 80057bc:	028b      	lsls	r3, r1, #10
 80057be:	4621      	mov	r1, r4
 80057c0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80057c4:	4621      	mov	r1, r4
 80057c6:	028a      	lsls	r2, r1, #10
 80057c8:	4610      	mov	r0, r2
 80057ca:	4619      	mov	r1, r3
 80057cc:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80057ce:	2200      	movs	r2, #0
 80057d0:	61bb      	str	r3, [r7, #24]
 80057d2:	61fa      	str	r2, [r7, #28]
 80057d4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80057d8:	f7fb fa56 	bl	8000c88 <__aeabi_uldivmod>
 80057dc:	4602      	mov	r2, r0
 80057de:	460b      	mov	r3, r1
 80057e0:	4613      	mov	r3, r2
 80057e2:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 80057e4:	4b0b      	ldr	r3, [pc, #44]	@ (8005814 <HAL_RCC_GetSysClockFreq+0x200>)
 80057e6:	685b      	ldr	r3, [r3, #4]
 80057e8:	0c1b      	lsrs	r3, r3, #16
 80057ea:	f003 0303 	and.w	r3, r3, #3
 80057ee:	3301      	adds	r3, #1
 80057f0:	005b      	lsls	r3, r3, #1
 80057f2:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 80057f4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80057f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80057f8:	fbb2 f3f3 	udiv	r3, r2, r3
 80057fc:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 80057fe:	e002      	b.n	8005806 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8005800:	4b05      	ldr	r3, [pc, #20]	@ (8005818 <HAL_RCC_GetSysClockFreq+0x204>)
 8005802:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8005804:	bf00      	nop
    }
  }
  return sysclockfreq;
 8005806:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8005808:	4618      	mov	r0, r3
 800580a:	3750      	adds	r7, #80	@ 0x50
 800580c:	46bd      	mov	sp, r7
 800580e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005812:	bf00      	nop
 8005814:	40023800 	.word	0x40023800
 8005818:	00f42400 	.word	0x00f42400
 800581c:	007a1200 	.word	0x007a1200

08005820 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8005820:	b480      	push	{r7}
 8005822:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8005824:	4b03      	ldr	r3, [pc, #12]	@ (8005834 <HAL_RCC_GetHCLKFreq+0x14>)
 8005826:	681b      	ldr	r3, [r3, #0]
}
 8005828:	4618      	mov	r0, r3
 800582a:	46bd      	mov	sp, r7
 800582c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005830:	4770      	bx	lr
 8005832:	bf00      	nop
 8005834:	20000014 	.word	0x20000014

08005838 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8005838:	b580      	push	{r7, lr}
 800583a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 800583c:	f7ff fff0 	bl	8005820 <HAL_RCC_GetHCLKFreq>
 8005840:	4602      	mov	r2, r0
 8005842:	4b05      	ldr	r3, [pc, #20]	@ (8005858 <HAL_RCC_GetPCLK1Freq+0x20>)
 8005844:	689b      	ldr	r3, [r3, #8]
 8005846:	0a9b      	lsrs	r3, r3, #10
 8005848:	f003 0307 	and.w	r3, r3, #7
 800584c:	4903      	ldr	r1, [pc, #12]	@ (800585c <HAL_RCC_GetPCLK1Freq+0x24>)
 800584e:	5ccb      	ldrb	r3, [r1, r3]
 8005850:	fa22 f303 	lsr.w	r3, r2, r3
}
 8005854:	4618      	mov	r0, r3
 8005856:	bd80      	pop	{r7, pc}
 8005858:	40023800 	.word	0x40023800
 800585c:	08010148 	.word	0x08010148

08005860 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8005860:	b580      	push	{r7, lr}
 8005862:	b082      	sub	sp, #8
 8005864:	af00      	add	r7, sp, #0
 8005866:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005868:	687b      	ldr	r3, [r7, #4]
 800586a:	2b00      	cmp	r3, #0
 800586c:	d101      	bne.n	8005872 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800586e:	2301      	movs	r3, #1
 8005870:	e041      	b.n	80058f6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005872:	687b      	ldr	r3, [r7, #4]
 8005874:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005878:	b2db      	uxtb	r3, r3
 800587a:	2b00      	cmp	r3, #0
 800587c:	d106      	bne.n	800588c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	2200      	movs	r2, #0
 8005882:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8005886:	6878      	ldr	r0, [r7, #4]
 8005888:	f7fc fbec 	bl	8002064 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800588c:	687b      	ldr	r3, [r7, #4]
 800588e:	2202      	movs	r2, #2
 8005890:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005894:	687b      	ldr	r3, [r7, #4]
 8005896:	681a      	ldr	r2, [r3, #0]
 8005898:	687b      	ldr	r3, [r7, #4]
 800589a:	3304      	adds	r3, #4
 800589c:	4619      	mov	r1, r3
 800589e:	4610      	mov	r0, r2
 80058a0:	f000 fd8c 	bl	80063bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	2201      	movs	r2, #1
 80058a8:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	2201      	movs	r2, #1
 80058b0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	2201      	movs	r2, #1
 80058b8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	2201      	movs	r2, #1
 80058c0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80058c4:	687b      	ldr	r3, [r7, #4]
 80058c6:	2201      	movs	r2, #1
 80058c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	2201      	movs	r2, #1
 80058d0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80058d4:	687b      	ldr	r3, [r7, #4]
 80058d6:	2201      	movs	r2, #1
 80058d8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	2201      	movs	r2, #1
 80058e0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80058e4:	687b      	ldr	r3, [r7, #4]
 80058e6:	2201      	movs	r2, #1
 80058e8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80058ec:	687b      	ldr	r3, [r7, #4]
 80058ee:	2201      	movs	r2, #1
 80058f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80058f4:	2300      	movs	r3, #0
}
 80058f6:	4618      	mov	r0, r3
 80058f8:	3708      	adds	r7, #8
 80058fa:	46bd      	mov	sp, r7
 80058fc:	bd80      	pop	{r7, pc}
	...

08005900 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8005900:	b480      	push	{r7}
 8005902:	b085      	sub	sp, #20
 8005904:	af00      	add	r7, sp, #0
 8005906:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800590e:	b2db      	uxtb	r3, r3
 8005910:	2b01      	cmp	r3, #1
 8005912:	d001      	beq.n	8005918 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8005914:	2301      	movs	r3, #1
 8005916:	e04e      	b.n	80059b6 <HAL_TIM_Base_Start_IT+0xb6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	2202      	movs	r2, #2
 800591c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	681b      	ldr	r3, [r3, #0]
 8005924:	68da      	ldr	r2, [r3, #12]
 8005926:	687b      	ldr	r3, [r7, #4]
 8005928:	681b      	ldr	r3, [r3, #0]
 800592a:	f042 0201 	orr.w	r2, r2, #1
 800592e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005930:	687b      	ldr	r3, [r7, #4]
 8005932:	681b      	ldr	r3, [r3, #0]
 8005934:	4a23      	ldr	r2, [pc, #140]	@ (80059c4 <HAL_TIM_Base_Start_IT+0xc4>)
 8005936:	4293      	cmp	r3, r2
 8005938:	d022      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 800593a:	687b      	ldr	r3, [r7, #4]
 800593c:	681b      	ldr	r3, [r3, #0]
 800593e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005942:	d01d      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	4a1f      	ldr	r2, [pc, #124]	@ (80059c8 <HAL_TIM_Base_Start_IT+0xc8>)
 800594a:	4293      	cmp	r3, r2
 800594c:	d018      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4a1e      	ldr	r2, [pc, #120]	@ (80059cc <HAL_TIM_Base_Start_IT+0xcc>)
 8005954:	4293      	cmp	r3, r2
 8005956:	d013      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 8005958:	687b      	ldr	r3, [r7, #4]
 800595a:	681b      	ldr	r3, [r3, #0]
 800595c:	4a1c      	ldr	r2, [pc, #112]	@ (80059d0 <HAL_TIM_Base_Start_IT+0xd0>)
 800595e:	4293      	cmp	r3, r2
 8005960:	d00e      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	4a1b      	ldr	r2, [pc, #108]	@ (80059d4 <HAL_TIM_Base_Start_IT+0xd4>)
 8005968:	4293      	cmp	r3, r2
 800596a:	d009      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 800596c:	687b      	ldr	r3, [r7, #4]
 800596e:	681b      	ldr	r3, [r3, #0]
 8005970:	4a19      	ldr	r2, [pc, #100]	@ (80059d8 <HAL_TIM_Base_Start_IT+0xd8>)
 8005972:	4293      	cmp	r3, r2
 8005974:	d004      	beq.n	8005980 <HAL_TIM_Base_Start_IT+0x80>
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	4a18      	ldr	r2, [pc, #96]	@ (80059dc <HAL_TIM_Base_Start_IT+0xdc>)
 800597c:	4293      	cmp	r3, r2
 800597e:	d111      	bne.n	80059a4 <HAL_TIM_Base_Start_IT+0xa4>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 0307 	and.w	r3, r3, #7
 800598a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800598c:	68fb      	ldr	r3, [r7, #12]
 800598e:	2b06      	cmp	r3, #6
 8005990:	d010      	beq.n	80059b4 <HAL_TIM_Base_Start_IT+0xb4>
    {
      __HAL_TIM_ENABLE(htim);
 8005992:	687b      	ldr	r3, [r7, #4]
 8005994:	681b      	ldr	r3, [r3, #0]
 8005996:	681a      	ldr	r2, [r3, #0]
 8005998:	687b      	ldr	r3, [r7, #4]
 800599a:	681b      	ldr	r3, [r3, #0]
 800599c:	f042 0201 	orr.w	r2, r2, #1
 80059a0:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80059a2:	e007      	b.n	80059b4 <HAL_TIM_Base_Start_IT+0xb4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 80059a4:	687b      	ldr	r3, [r7, #4]
 80059a6:	681b      	ldr	r3, [r3, #0]
 80059a8:	681a      	ldr	r2, [r3, #0]
 80059aa:	687b      	ldr	r3, [r7, #4]
 80059ac:	681b      	ldr	r3, [r3, #0]
 80059ae:	f042 0201 	orr.w	r2, r2, #1
 80059b2:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80059b4:	2300      	movs	r3, #0
}
 80059b6:	4618      	mov	r0, r3
 80059b8:	3714      	adds	r7, #20
 80059ba:	46bd      	mov	sp, r7
 80059bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059c0:	4770      	bx	lr
 80059c2:	bf00      	nop
 80059c4:	40010000 	.word	0x40010000
 80059c8:	40000400 	.word	0x40000400
 80059cc:	40000800 	.word	0x40000800
 80059d0:	40000c00 	.word	0x40000c00
 80059d4:	40010400 	.word	0x40010400
 80059d8:	40014000 	.word	0x40014000
 80059dc:	40001800 	.word	0x40001800

080059e0 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 80059e0:	b580      	push	{r7, lr}
 80059e2:	b082      	sub	sp, #8
 80059e4:	af00      	add	r7, sp, #0
 80059e6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	2b00      	cmp	r3, #0
 80059ec:	d101      	bne.n	80059f2 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 80059ee:	2301      	movs	r3, #1
 80059f0:	e041      	b.n	8005a76 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80059f8:	b2db      	uxtb	r3, r3
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	d106      	bne.n	8005a0c <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80059fe:	687b      	ldr	r3, [r7, #4]
 8005a00:	2200      	movs	r2, #0
 8005a02:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8005a06:	6878      	ldr	r0, [r7, #4]
 8005a08:	f7fc fa8e 	bl	8001f28 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005a0c:	687b      	ldr	r3, [r7, #4]
 8005a0e:	2202      	movs	r2, #2
 8005a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005a14:	687b      	ldr	r3, [r7, #4]
 8005a16:	681a      	ldr	r2, [r3, #0]
 8005a18:	687b      	ldr	r3, [r7, #4]
 8005a1a:	3304      	adds	r3, #4
 8005a1c:	4619      	mov	r1, r3
 8005a1e:	4610      	mov	r0, r2
 8005a20:	f000 fccc 	bl	80063bc <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005a24:	687b      	ldr	r3, [r7, #4]
 8005a26:	2201      	movs	r2, #1
 8005a28:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a2c:	687b      	ldr	r3, [r7, #4]
 8005a2e:	2201      	movs	r2, #1
 8005a30:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005a34:	687b      	ldr	r3, [r7, #4]
 8005a36:	2201      	movs	r2, #1
 8005a38:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005a3c:	687b      	ldr	r3, [r7, #4]
 8005a3e:	2201      	movs	r2, #1
 8005a40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005a44:	687b      	ldr	r3, [r7, #4]
 8005a46:	2201      	movs	r2, #1
 8005a48:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8005a4c:	687b      	ldr	r3, [r7, #4]
 8005a4e:	2201      	movs	r2, #1
 8005a50:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005a54:	687b      	ldr	r3, [r7, #4]
 8005a56:	2201      	movs	r2, #1
 8005a58:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005a5c:	687b      	ldr	r3, [r7, #4]
 8005a5e:	2201      	movs	r2, #1
 8005a60:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8005a64:	687b      	ldr	r3, [r7, #4]
 8005a66:	2201      	movs	r2, #1
 8005a68:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005a6c:	687b      	ldr	r3, [r7, #4]
 8005a6e:	2201      	movs	r2, #1
 8005a70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005a74:	2300      	movs	r3, #0
}
 8005a76:	4618      	mov	r0, r3
 8005a78:	3708      	adds	r7, #8
 8005a7a:	46bd      	mov	sp, r7
 8005a7c:	bd80      	pop	{r7, pc}
	...

08005a80 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005a80:	b580      	push	{r7, lr}
 8005a82:	b084      	sub	sp, #16
 8005a84:	af00      	add	r7, sp, #0
 8005a86:	6078      	str	r0, [r7, #4]
 8005a88:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8005a8a:	683b      	ldr	r3, [r7, #0]
 8005a8c:	2b00      	cmp	r3, #0
 8005a8e:	d109      	bne.n	8005aa4 <HAL_TIM_PWM_Start+0x24>
 8005a90:	687b      	ldr	r3, [r7, #4]
 8005a92:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005a96:	b2db      	uxtb	r3, r3
 8005a98:	2b01      	cmp	r3, #1
 8005a9a:	bf14      	ite	ne
 8005a9c:	2301      	movne	r3, #1
 8005a9e:	2300      	moveq	r3, #0
 8005aa0:	b2db      	uxtb	r3, r3
 8005aa2:	e022      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005aa4:	683b      	ldr	r3, [r7, #0]
 8005aa6:	2b04      	cmp	r3, #4
 8005aa8:	d109      	bne.n	8005abe <HAL_TIM_PWM_Start+0x3e>
 8005aaa:	687b      	ldr	r3, [r7, #4]
 8005aac:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005ab0:	b2db      	uxtb	r3, r3
 8005ab2:	2b01      	cmp	r3, #1
 8005ab4:	bf14      	ite	ne
 8005ab6:	2301      	movne	r3, #1
 8005ab8:	2300      	moveq	r3, #0
 8005aba:	b2db      	uxtb	r3, r3
 8005abc:	e015      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005abe:	683b      	ldr	r3, [r7, #0]
 8005ac0:	2b08      	cmp	r3, #8
 8005ac2:	d109      	bne.n	8005ad8 <HAL_TIM_PWM_Start+0x58>
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005aca:	b2db      	uxtb	r3, r3
 8005acc:	2b01      	cmp	r3, #1
 8005ace:	bf14      	ite	ne
 8005ad0:	2301      	movne	r3, #1
 8005ad2:	2300      	moveq	r3, #0
 8005ad4:	b2db      	uxtb	r3, r3
 8005ad6:	e008      	b.n	8005aea <HAL_TIM_PWM_Start+0x6a>
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005ade:	b2db      	uxtb	r3, r3
 8005ae0:	2b01      	cmp	r3, #1
 8005ae2:	bf14      	ite	ne
 8005ae4:	2301      	movne	r3, #1
 8005ae6:	2300      	moveq	r3, #0
 8005ae8:	b2db      	uxtb	r3, r3
 8005aea:	2b00      	cmp	r3, #0
 8005aec:	d001      	beq.n	8005af2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 8005aee:	2301      	movs	r3, #1
 8005af0:	e07c      	b.n	8005bec <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8005af2:	683b      	ldr	r3, [r7, #0]
 8005af4:	2b00      	cmp	r3, #0
 8005af6:	d104      	bne.n	8005b02 <HAL_TIM_PWM_Start+0x82>
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	2202      	movs	r2, #2
 8005afc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8005b00:	e013      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b02:	683b      	ldr	r3, [r7, #0]
 8005b04:	2b04      	cmp	r3, #4
 8005b06:	d104      	bne.n	8005b12 <HAL_TIM_PWM_Start+0x92>
 8005b08:	687b      	ldr	r3, [r7, #4]
 8005b0a:	2202      	movs	r2, #2
 8005b0c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8005b10:	e00b      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b12:	683b      	ldr	r3, [r7, #0]
 8005b14:	2b08      	cmp	r3, #8
 8005b16:	d104      	bne.n	8005b22 <HAL_TIM_PWM_Start+0xa2>
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	2202      	movs	r2, #2
 8005b1c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8005b20:	e003      	b.n	8005b2a <HAL_TIM_PWM_Start+0xaa>
 8005b22:	687b      	ldr	r3, [r7, #4]
 8005b24:	2202      	movs	r2, #2
 8005b26:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8005b2a:	687b      	ldr	r3, [r7, #4]
 8005b2c:	681b      	ldr	r3, [r3, #0]
 8005b2e:	2201      	movs	r2, #1
 8005b30:	6839      	ldr	r1, [r7, #0]
 8005b32:	4618      	mov	r0, r3
 8005b34:	f000 ff32 	bl	800699c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8005b38:	687b      	ldr	r3, [r7, #4]
 8005b3a:	681b      	ldr	r3, [r3, #0]
 8005b3c:	4a2d      	ldr	r2, [pc, #180]	@ (8005bf4 <HAL_TIM_PWM_Start+0x174>)
 8005b3e:	4293      	cmp	r3, r2
 8005b40:	d004      	beq.n	8005b4c <HAL_TIM_PWM_Start+0xcc>
 8005b42:	687b      	ldr	r3, [r7, #4]
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	4a2c      	ldr	r2, [pc, #176]	@ (8005bf8 <HAL_TIM_PWM_Start+0x178>)
 8005b48:	4293      	cmp	r3, r2
 8005b4a:	d101      	bne.n	8005b50 <HAL_TIM_PWM_Start+0xd0>
 8005b4c:	2301      	movs	r3, #1
 8005b4e:	e000      	b.n	8005b52 <HAL_TIM_PWM_Start+0xd2>
 8005b50:	2300      	movs	r3, #0
 8005b52:	2b00      	cmp	r3, #0
 8005b54:	d007      	beq.n	8005b66 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8005b56:	687b      	ldr	r3, [r7, #4]
 8005b58:	681b      	ldr	r3, [r3, #0]
 8005b5a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8005b5c:	687b      	ldr	r3, [r7, #4]
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8005b64:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8005b66:	687b      	ldr	r3, [r7, #4]
 8005b68:	681b      	ldr	r3, [r3, #0]
 8005b6a:	4a22      	ldr	r2, [pc, #136]	@ (8005bf4 <HAL_TIM_PWM_Start+0x174>)
 8005b6c:	4293      	cmp	r3, r2
 8005b6e:	d022      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005b70:	687b      	ldr	r3, [r7, #4]
 8005b72:	681b      	ldr	r3, [r3, #0]
 8005b74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005b78:	d01d      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005b7a:	687b      	ldr	r3, [r7, #4]
 8005b7c:	681b      	ldr	r3, [r3, #0]
 8005b7e:	4a1f      	ldr	r2, [pc, #124]	@ (8005bfc <HAL_TIM_PWM_Start+0x17c>)
 8005b80:	4293      	cmp	r3, r2
 8005b82:	d018      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005b84:	687b      	ldr	r3, [r7, #4]
 8005b86:	681b      	ldr	r3, [r3, #0]
 8005b88:	4a1d      	ldr	r2, [pc, #116]	@ (8005c00 <HAL_TIM_PWM_Start+0x180>)
 8005b8a:	4293      	cmp	r3, r2
 8005b8c:	d013      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	4a1c      	ldr	r2, [pc, #112]	@ (8005c04 <HAL_TIM_PWM_Start+0x184>)
 8005b94:	4293      	cmp	r3, r2
 8005b96:	d00e      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	4a16      	ldr	r2, [pc, #88]	@ (8005bf8 <HAL_TIM_PWM_Start+0x178>)
 8005b9e:	4293      	cmp	r3, r2
 8005ba0:	d009      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005ba2:	687b      	ldr	r3, [r7, #4]
 8005ba4:	681b      	ldr	r3, [r3, #0]
 8005ba6:	4a18      	ldr	r2, [pc, #96]	@ (8005c08 <HAL_TIM_PWM_Start+0x188>)
 8005ba8:	4293      	cmp	r3, r2
 8005baa:	d004      	beq.n	8005bb6 <HAL_TIM_PWM_Start+0x136>
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4a16      	ldr	r2, [pc, #88]	@ (8005c0c <HAL_TIM_PWM_Start+0x18c>)
 8005bb2:	4293      	cmp	r3, r2
 8005bb4:	d111      	bne.n	8005bda <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8005bb6:	687b      	ldr	r3, [r7, #4]
 8005bb8:	681b      	ldr	r3, [r3, #0]
 8005bba:	689b      	ldr	r3, [r3, #8]
 8005bbc:	f003 0307 	and.w	r3, r3, #7
 8005bc0:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bc2:	68fb      	ldr	r3, [r7, #12]
 8005bc4:	2b06      	cmp	r3, #6
 8005bc6:	d010      	beq.n	8005bea <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8005bc8:	687b      	ldr	r3, [r7, #4]
 8005bca:	681b      	ldr	r3, [r3, #0]
 8005bcc:	681a      	ldr	r2, [r3, #0]
 8005bce:	687b      	ldr	r3, [r7, #4]
 8005bd0:	681b      	ldr	r3, [r3, #0]
 8005bd2:	f042 0201 	orr.w	r2, r2, #1
 8005bd6:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8005bd8:	e007      	b.n	8005bea <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	681b      	ldr	r3, [r3, #0]
 8005bde:	681a      	ldr	r2, [r3, #0]
 8005be0:	687b      	ldr	r3, [r7, #4]
 8005be2:	681b      	ldr	r3, [r3, #0]
 8005be4:	f042 0201 	orr.w	r2, r2, #1
 8005be8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8005bea:	2300      	movs	r3, #0
}
 8005bec:	4618      	mov	r0, r3
 8005bee:	3710      	adds	r7, #16
 8005bf0:	46bd      	mov	sp, r7
 8005bf2:	bd80      	pop	{r7, pc}
 8005bf4:	40010000 	.word	0x40010000
 8005bf8:	40010400 	.word	0x40010400
 8005bfc:	40000400 	.word	0x40000400
 8005c00:	40000800 	.word	0x40000800
 8005c04:	40000c00 	.word	0x40000c00
 8005c08:	40014000 	.word	0x40014000
 8005c0c:	40001800 	.word	0x40001800

08005c10 <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8005c10:	b580      	push	{r7, lr}
 8005c12:	b086      	sub	sp, #24
 8005c14:	af00      	add	r7, sp, #0
 8005c16:	6078      	str	r0, [r7, #4]
 8005c18:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	2b00      	cmp	r3, #0
 8005c1e:	d101      	bne.n	8005c24 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8005c20:	2301      	movs	r3, #1
 8005c22:	e097      	b.n	8005d54 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8005c24:	687b      	ldr	r3, [r7, #4]
 8005c26:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8005c2a:	b2db      	uxtb	r3, r3
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d106      	bne.n	8005c3e <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8005c30:	687b      	ldr	r3, [r7, #4]
 8005c32:	2200      	movs	r2, #0
 8005c34:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8005c38:	6878      	ldr	r0, [r7, #4]
 8005c3a:	f7fc f995 	bl	8001f68 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8005c3e:	687b      	ldr	r3, [r7, #4]
 8005c40:	2202      	movs	r2, #2
 8005c42:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8005c46:	687b      	ldr	r3, [r7, #4]
 8005c48:	681b      	ldr	r3, [r3, #0]
 8005c4a:	689b      	ldr	r3, [r3, #8]
 8005c4c:	687a      	ldr	r2, [r7, #4]
 8005c4e:	6812      	ldr	r2, [r2, #0]
 8005c50:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005c54:	f023 0307 	bic.w	r3, r3, #7
 8005c58:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8005c5a:	687b      	ldr	r3, [r7, #4]
 8005c5c:	681a      	ldr	r2, [r3, #0]
 8005c5e:	687b      	ldr	r3, [r7, #4]
 8005c60:	3304      	adds	r3, #4
 8005c62:	4619      	mov	r1, r3
 8005c64:	4610      	mov	r0, r2
 8005c66:	f000 fba9 	bl	80063bc <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	681b      	ldr	r3, [r3, #0]
 8005c6e:	689b      	ldr	r3, [r3, #8]
 8005c70:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8005c72:	687b      	ldr	r3, [r7, #4]
 8005c74:	681b      	ldr	r3, [r3, #0]
 8005c76:	699b      	ldr	r3, [r3, #24]
 8005c78:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	681b      	ldr	r3, [r3, #0]
 8005c7e:	6a1b      	ldr	r3, [r3, #32]
 8005c80:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	681b      	ldr	r3, [r3, #0]
 8005c86:	697a      	ldr	r2, [r7, #20]
 8005c88:	4313      	orrs	r3, r2
 8005c8a:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8005c8c:	693b      	ldr	r3, [r7, #16]
 8005c8e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8005c92:	f023 0303 	bic.w	r3, r3, #3
 8005c96:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	689a      	ldr	r2, [r3, #8]
 8005c9c:	683b      	ldr	r3, [r7, #0]
 8005c9e:	699b      	ldr	r3, [r3, #24]
 8005ca0:	021b      	lsls	r3, r3, #8
 8005ca2:	4313      	orrs	r3, r2
 8005ca4:	693a      	ldr	r2, [r7, #16]
 8005ca6:	4313      	orrs	r3, r2
 8005ca8:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8005caa:	693b      	ldr	r3, [r7, #16]
 8005cac:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8005cb0:	f023 030c 	bic.w	r3, r3, #12
 8005cb4:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8005cb6:	693b      	ldr	r3, [r7, #16]
 8005cb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8005cbc:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005cc0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8005cc2:	683b      	ldr	r3, [r7, #0]
 8005cc4:	68da      	ldr	r2, [r3, #12]
 8005cc6:	683b      	ldr	r3, [r7, #0]
 8005cc8:	69db      	ldr	r3, [r3, #28]
 8005cca:	021b      	lsls	r3, r3, #8
 8005ccc:	4313      	orrs	r3, r2
 8005cce:	693a      	ldr	r2, [r7, #16]
 8005cd0:	4313      	orrs	r3, r2
 8005cd2:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8005cd4:	683b      	ldr	r3, [r7, #0]
 8005cd6:	691b      	ldr	r3, [r3, #16]
 8005cd8:	011a      	lsls	r2, r3, #4
 8005cda:	683b      	ldr	r3, [r7, #0]
 8005cdc:	6a1b      	ldr	r3, [r3, #32]
 8005cde:	031b      	lsls	r3, r3, #12
 8005ce0:	4313      	orrs	r3, r2
 8005ce2:	693a      	ldr	r2, [r7, #16]
 8005ce4:	4313      	orrs	r3, r2
 8005ce6:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8005ce8:	68fb      	ldr	r3, [r7, #12]
 8005cea:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8005cee:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8005cf6:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8005cf8:	683b      	ldr	r3, [r7, #0]
 8005cfa:	685a      	ldr	r2, [r3, #4]
 8005cfc:	683b      	ldr	r3, [r7, #0]
 8005cfe:	695b      	ldr	r3, [r3, #20]
 8005d00:	011b      	lsls	r3, r3, #4
 8005d02:	4313      	orrs	r3, r2
 8005d04:	68fa      	ldr	r2, [r7, #12]
 8005d06:	4313      	orrs	r3, r2
 8005d08:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8005d0a:	687b      	ldr	r3, [r7, #4]
 8005d0c:	681b      	ldr	r3, [r3, #0]
 8005d0e:	697a      	ldr	r2, [r7, #20]
 8005d10:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	693a      	ldr	r2, [r7, #16]
 8005d18:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8005d1a:	687b      	ldr	r3, [r7, #4]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	68fa      	ldr	r2, [r7, #12]
 8005d20:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8005d22:	687b      	ldr	r3, [r7, #4]
 8005d24:	2201      	movs	r2, #1
 8005d26:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d2a:	687b      	ldr	r3, [r7, #4]
 8005d2c:	2201      	movs	r2, #1
 8005d2e:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d32:	687b      	ldr	r3, [r7, #4]
 8005d34:	2201      	movs	r2, #1
 8005d36:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8005d3a:	687b      	ldr	r3, [r7, #4]
 8005d3c:	2201      	movs	r2, #1
 8005d3e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8005d42:	687b      	ldr	r3, [r7, #4]
 8005d44:	2201      	movs	r2, #1
 8005d46:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8005d4a:	687b      	ldr	r3, [r7, #4]
 8005d4c:	2201      	movs	r2, #1
 8005d4e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8005d52:	2300      	movs	r3, #0
}
 8005d54:	4618      	mov	r0, r3
 8005d56:	3718      	adds	r7, #24
 8005d58:	46bd      	mov	sp, r7
 8005d5a:	bd80      	pop	{r7, pc}

08005d5c <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8005d5c:	b580      	push	{r7, lr}
 8005d5e:	b084      	sub	sp, #16
 8005d60:	af00      	add	r7, sp, #0
 8005d62:	6078      	str	r0, [r7, #4]
 8005d64:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8005d66:	687b      	ldr	r3, [r7, #4]
 8005d68:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8005d6c:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8005d6e:	687b      	ldr	r3, [r7, #4]
 8005d70:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8005d74:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8005d7c:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8005d7e:	687b      	ldr	r3, [r7, #4]
 8005d80:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8005d84:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8005d86:	683b      	ldr	r3, [r7, #0]
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d110      	bne.n	8005dae <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005d8c:	7bfb      	ldrb	r3, [r7, #15]
 8005d8e:	2b01      	cmp	r3, #1
 8005d90:	d102      	bne.n	8005d98 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8005d92:	7b7b      	ldrb	r3, [r7, #13]
 8005d94:	2b01      	cmp	r3, #1
 8005d96:	d001      	beq.n	8005d9c <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e069      	b.n	8005e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	2202      	movs	r2, #2
 8005da0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005da4:	687b      	ldr	r3, [r7, #4]
 8005da6:	2202      	movs	r2, #2
 8005da8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8005dac:	e031      	b.n	8005e12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8005dae:	683b      	ldr	r3, [r7, #0]
 8005db0:	2b04      	cmp	r3, #4
 8005db2:	d110      	bne.n	8005dd6 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005db4:	7bbb      	ldrb	r3, [r7, #14]
 8005db6:	2b01      	cmp	r3, #1
 8005db8:	d102      	bne.n	8005dc0 <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005dba:	7b3b      	ldrb	r3, [r7, #12]
 8005dbc:	2b01      	cmp	r3, #1
 8005dbe:	d001      	beq.n	8005dc4 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8005dc0:	2301      	movs	r3, #1
 8005dc2:	e055      	b.n	8005e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	2202      	movs	r2, #2
 8005dc8:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	2202      	movs	r2, #2
 8005dd0:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8005dd4:	e01d      	b.n	8005e12 <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005dd6:	7bfb      	ldrb	r3, [r7, #15]
 8005dd8:	2b01      	cmp	r3, #1
 8005dda:	d108      	bne.n	8005dee <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8005ddc:	7bbb      	ldrb	r3, [r7, #14]
 8005dde:	2b01      	cmp	r3, #1
 8005de0:	d105      	bne.n	8005dee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8005de2:	7b7b      	ldrb	r3, [r7, #13]
 8005de4:	2b01      	cmp	r3, #1
 8005de6:	d102      	bne.n	8005dee <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8005de8:	7b3b      	ldrb	r3, [r7, #12]
 8005dea:	2b01      	cmp	r3, #1
 8005dec:	d001      	beq.n	8005df2 <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8005dee:	2301      	movs	r3, #1
 8005df0:	e03e      	b.n	8005e70 <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005df2:	687b      	ldr	r3, [r7, #4]
 8005df4:	2202      	movs	r2, #2
 8005df6:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	2202      	movs	r2, #2
 8005dfe:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e02:	687b      	ldr	r3, [r7, #4]
 8005e04:	2202      	movs	r2, #2
 8005e06:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	2202      	movs	r2, #2
 8005e0e:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8005e12:	683b      	ldr	r3, [r7, #0]
 8005e14:	2b00      	cmp	r3, #0
 8005e16:	d003      	beq.n	8005e20 <HAL_TIM_Encoder_Start+0xc4>
 8005e18:	683b      	ldr	r3, [r7, #0]
 8005e1a:	2b04      	cmp	r3, #4
 8005e1c:	d008      	beq.n	8005e30 <HAL_TIM_Encoder_Start+0xd4>
 8005e1e:	e00f      	b.n	8005e40 <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e20:	687b      	ldr	r3, [r7, #4]
 8005e22:	681b      	ldr	r3, [r3, #0]
 8005e24:	2201      	movs	r2, #1
 8005e26:	2100      	movs	r1, #0
 8005e28:	4618      	mov	r0, r3
 8005e2a:	f000 fdb7 	bl	800699c <TIM_CCxChannelCmd>
      break;
 8005e2e:	e016      	b.n	8005e5e <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e30:	687b      	ldr	r3, [r7, #4]
 8005e32:	681b      	ldr	r3, [r3, #0]
 8005e34:	2201      	movs	r2, #1
 8005e36:	2104      	movs	r1, #4
 8005e38:	4618      	mov	r0, r3
 8005e3a:	f000 fdaf 	bl	800699c <TIM_CCxChannelCmd>
      break;
 8005e3e:	e00e      	b.n	8005e5e <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8005e40:	687b      	ldr	r3, [r7, #4]
 8005e42:	681b      	ldr	r3, [r3, #0]
 8005e44:	2201      	movs	r2, #1
 8005e46:	2100      	movs	r1, #0
 8005e48:	4618      	mov	r0, r3
 8005e4a:	f000 fda7 	bl	800699c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	681b      	ldr	r3, [r3, #0]
 8005e52:	2201      	movs	r2, #1
 8005e54:	2104      	movs	r1, #4
 8005e56:	4618      	mov	r0, r3
 8005e58:	f000 fda0 	bl	800699c <TIM_CCxChannelCmd>
      break;
 8005e5c:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 8005e5e:	687b      	ldr	r3, [r7, #4]
 8005e60:	681b      	ldr	r3, [r3, #0]
 8005e62:	681a      	ldr	r2, [r3, #0]
 8005e64:	687b      	ldr	r3, [r7, #4]
 8005e66:	681b      	ldr	r3, [r3, #0]
 8005e68:	f042 0201 	orr.w	r2, r2, #1
 8005e6c:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 8005e6e:	2300      	movs	r3, #0
}
 8005e70:	4618      	mov	r0, r3
 8005e72:	3710      	adds	r7, #16
 8005e74:	46bd      	mov	sp, r7
 8005e76:	bd80      	pop	{r7, pc}

08005e78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8005e78:	b580      	push	{r7, lr}
 8005e7a:	b084      	sub	sp, #16
 8005e7c:	af00      	add	r7, sp, #0
 8005e7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8005e80:	687b      	ldr	r3, [r7, #4]
 8005e82:	681b      	ldr	r3, [r3, #0]
 8005e84:	68db      	ldr	r3, [r3, #12]
 8005e86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8005e88:	687b      	ldr	r3, [r7, #4]
 8005e8a:	681b      	ldr	r3, [r3, #0]
 8005e8c:	691b      	ldr	r3, [r3, #16]
 8005e8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8005e90:	68bb      	ldr	r3, [r7, #8]
 8005e92:	f003 0302 	and.w	r3, r3, #2
 8005e96:	2b00      	cmp	r3, #0
 8005e98:	d020      	beq.n	8005edc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8005e9a:	68fb      	ldr	r3, [r7, #12]
 8005e9c:	f003 0302 	and.w	r3, r3, #2
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d01b      	beq.n	8005edc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8005ea4:	687b      	ldr	r3, [r7, #4]
 8005ea6:	681b      	ldr	r3, [r3, #0]
 8005ea8:	f06f 0202 	mvn.w	r2, #2
 8005eac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8005eae:	687b      	ldr	r3, [r7, #4]
 8005eb0:	2201      	movs	r2, #1
 8005eb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8005eb4:	687b      	ldr	r3, [r7, #4]
 8005eb6:	681b      	ldr	r3, [r3, #0]
 8005eb8:	699b      	ldr	r3, [r3, #24]
 8005eba:	f003 0303 	and.w	r3, r3, #3
 8005ebe:	2b00      	cmp	r3, #0
 8005ec0:	d003      	beq.n	8005eca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8005ec2:	6878      	ldr	r0, [r7, #4]
 8005ec4:	f000 fa5b 	bl	800637e <HAL_TIM_IC_CaptureCallback>
 8005ec8:	e005      	b.n	8005ed6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8005eca:	6878      	ldr	r0, [r7, #4]
 8005ecc:	f000 fa4d 	bl	800636a <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005ed0:	6878      	ldr	r0, [r7, #4]
 8005ed2:	f000 fa5e 	bl	8006392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005ed6:	687b      	ldr	r3, [r7, #4]
 8005ed8:	2200      	movs	r2, #0
 8005eda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8005edc:	68bb      	ldr	r3, [r7, #8]
 8005ede:	f003 0304 	and.w	r3, r3, #4
 8005ee2:	2b00      	cmp	r3, #0
 8005ee4:	d020      	beq.n	8005f28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8005ee6:	68fb      	ldr	r3, [r7, #12]
 8005ee8:	f003 0304 	and.w	r3, r3, #4
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d01b      	beq.n	8005f28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	f06f 0204 	mvn.w	r2, #4
 8005ef8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8005efa:	687b      	ldr	r3, [r7, #4]
 8005efc:	2202      	movs	r2, #2
 8005efe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8005f00:	687b      	ldr	r3, [r7, #4]
 8005f02:	681b      	ldr	r3, [r3, #0]
 8005f04:	699b      	ldr	r3, [r3, #24]
 8005f06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005f0a:	2b00      	cmp	r3, #0
 8005f0c:	d003      	beq.n	8005f16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f0e:	6878      	ldr	r0, [r7, #4]
 8005f10:	f000 fa35 	bl	800637e <HAL_TIM_IC_CaptureCallback>
 8005f14:	e005      	b.n	8005f22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f16:	6878      	ldr	r0, [r7, #4]
 8005f18:	f000 fa27 	bl	800636a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f1c:	6878      	ldr	r0, [r7, #4]
 8005f1e:	f000 fa38 	bl	8006392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	2200      	movs	r2, #0
 8005f26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8005f28:	68bb      	ldr	r3, [r7, #8]
 8005f2a:	f003 0308 	and.w	r3, r3, #8
 8005f2e:	2b00      	cmp	r3, #0
 8005f30:	d020      	beq.n	8005f74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8005f32:	68fb      	ldr	r3, [r7, #12]
 8005f34:	f003 0308 	and.w	r3, r3, #8
 8005f38:	2b00      	cmp	r3, #0
 8005f3a:	d01b      	beq.n	8005f74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8005f3c:	687b      	ldr	r3, [r7, #4]
 8005f3e:	681b      	ldr	r3, [r3, #0]
 8005f40:	f06f 0208 	mvn.w	r2, #8
 8005f44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8005f46:	687b      	ldr	r3, [r7, #4]
 8005f48:	2204      	movs	r2, #4
 8005f4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8005f4c:	687b      	ldr	r3, [r7, #4]
 8005f4e:	681b      	ldr	r3, [r3, #0]
 8005f50:	69db      	ldr	r3, [r3, #28]
 8005f52:	f003 0303 	and.w	r3, r3, #3
 8005f56:	2b00      	cmp	r3, #0
 8005f58:	d003      	beq.n	8005f62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005f5a:	6878      	ldr	r0, [r7, #4]
 8005f5c:	f000 fa0f 	bl	800637e <HAL_TIM_IC_CaptureCallback>
 8005f60:	e005      	b.n	8005f6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005f62:	6878      	ldr	r0, [r7, #4]
 8005f64:	f000 fa01 	bl	800636a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005f68:	6878      	ldr	r0, [r7, #4]
 8005f6a:	f000 fa12 	bl	8006392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005f6e:	687b      	ldr	r3, [r7, #4]
 8005f70:	2200      	movs	r2, #0
 8005f72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8005f74:	68bb      	ldr	r3, [r7, #8]
 8005f76:	f003 0310 	and.w	r3, r3, #16
 8005f7a:	2b00      	cmp	r3, #0
 8005f7c:	d020      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8005f7e:	68fb      	ldr	r3, [r7, #12]
 8005f80:	f003 0310 	and.w	r3, r3, #16
 8005f84:	2b00      	cmp	r3, #0
 8005f86:	d01b      	beq.n	8005fc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8005f88:	687b      	ldr	r3, [r7, #4]
 8005f8a:	681b      	ldr	r3, [r3, #0]
 8005f8c:	f06f 0210 	mvn.w	r2, #16
 8005f90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	2208      	movs	r2, #8
 8005f96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8005f98:	687b      	ldr	r3, [r7, #4]
 8005f9a:	681b      	ldr	r3, [r3, #0]
 8005f9c:	69db      	ldr	r3, [r3, #28]
 8005f9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005fa2:	2b00      	cmp	r3, #0
 8005fa4:	d003      	beq.n	8005fae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8005fa6:	6878      	ldr	r0, [r7, #4]
 8005fa8:	f000 f9e9 	bl	800637e <HAL_TIM_IC_CaptureCallback>
 8005fac:	e005      	b.n	8005fba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8005fae:	6878      	ldr	r0, [r7, #4]
 8005fb0:	f000 f9db 	bl	800636a <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8005fb4:	6878      	ldr	r0, [r7, #4]
 8005fb6:	f000 f9ec 	bl	8006392 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	2200      	movs	r2, #0
 8005fbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8005fc0:	68bb      	ldr	r3, [r7, #8]
 8005fc2:	f003 0301 	and.w	r3, r3, #1
 8005fc6:	2b00      	cmp	r3, #0
 8005fc8:	d00c      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8005fca:	68fb      	ldr	r3, [r7, #12]
 8005fcc:	f003 0301 	and.w	r3, r3, #1
 8005fd0:	2b00      	cmp	r3, #0
 8005fd2:	d007      	beq.n	8005fe4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8005fd4:	687b      	ldr	r3, [r7, #4]
 8005fd6:	681b      	ldr	r3, [r3, #0]
 8005fd8:	f06f 0201 	mvn.w	r2, #1
 8005fdc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8005fde:	6878      	ldr	r0, [r7, #4]
 8005fe0:	f7fb f912 	bl	8001208 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8005fe4:	68bb      	ldr	r3, [r7, #8]
 8005fe6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d00c      	beq.n	8006008 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8005fee:	68fb      	ldr	r3, [r7, #12]
 8005ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005ff4:	2b00      	cmp	r3, #0
 8005ff6:	d007      	beq.n	8006008 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8005ff8:	687b      	ldr	r3, [r7, #4]
 8005ffa:	681b      	ldr	r3, [r3, #0]
 8005ffc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8006000:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006002:	6878      	ldr	r0, [r7, #4]
 8006004:	f000 fd76 	bl	8006af4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006008:	68bb      	ldr	r3, [r7, #8]
 800600a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800600e:	2b00      	cmp	r3, #0
 8006010:	d00c      	beq.n	800602c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006012:	68fb      	ldr	r3, [r7, #12]
 8006014:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006018:	2b00      	cmp	r3, #0
 800601a:	d007      	beq.n	800602c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	681b      	ldr	r3, [r3, #0]
 8006020:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006024:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006026:	6878      	ldr	r0, [r7, #4]
 8006028:	f000 f9bd 	bl	80063a6 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800602c:	68bb      	ldr	r3, [r7, #8]
 800602e:	f003 0320 	and.w	r3, r3, #32
 8006032:	2b00      	cmp	r3, #0
 8006034:	d00c      	beq.n	8006050 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006036:	68fb      	ldr	r3, [r7, #12]
 8006038:	f003 0320 	and.w	r3, r3, #32
 800603c:	2b00      	cmp	r3, #0
 800603e:	d007      	beq.n	8006050 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006040:	687b      	ldr	r3, [r7, #4]
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f06f 0220 	mvn.w	r2, #32
 8006048:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800604a:	6878      	ldr	r0, [r7, #4]
 800604c:	f000 fd48 	bl	8006ae0 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006050:	bf00      	nop
 8006052:	3710      	adds	r7, #16
 8006054:	46bd      	mov	sp, r7
 8006056:	bd80      	pop	{r7, pc}

08006058 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006058:	b580      	push	{r7, lr}
 800605a:	b086      	sub	sp, #24
 800605c:	af00      	add	r7, sp, #0
 800605e:	60f8      	str	r0, [r7, #12]
 8006060:	60b9      	str	r1, [r7, #8]
 8006062:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006064:	2300      	movs	r3, #0
 8006066:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800606e:	2b01      	cmp	r3, #1
 8006070:	d101      	bne.n	8006076 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006072:	2302      	movs	r3, #2
 8006074:	e0ae      	b.n	80061d4 <HAL_TIM_PWM_ConfigChannel+0x17c>
 8006076:	68fb      	ldr	r3, [r7, #12]
 8006078:	2201      	movs	r2, #1
 800607a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800607e:	687b      	ldr	r3, [r7, #4]
 8006080:	2b0c      	cmp	r3, #12
 8006082:	f200 809f 	bhi.w	80061c4 <HAL_TIM_PWM_ConfigChannel+0x16c>
 8006086:	a201      	add	r2, pc, #4	@ (adr r2, 800608c <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006088:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800608c:	080060c1 	.word	0x080060c1
 8006090:	080061c5 	.word	0x080061c5
 8006094:	080061c5 	.word	0x080061c5
 8006098:	080061c5 	.word	0x080061c5
 800609c:	08006101 	.word	0x08006101
 80060a0:	080061c5 	.word	0x080061c5
 80060a4:	080061c5 	.word	0x080061c5
 80060a8:	080061c5 	.word	0x080061c5
 80060ac:	08006143 	.word	0x08006143
 80060b0:	080061c5 	.word	0x080061c5
 80060b4:	080061c5 	.word	0x080061c5
 80060b8:	080061c5 	.word	0x080061c5
 80060bc:	08006183 	.word	0x08006183
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 80060c0:	68fb      	ldr	r3, [r7, #12]
 80060c2:	681b      	ldr	r3, [r3, #0]
 80060c4:	68b9      	ldr	r1, [r7, #8]
 80060c6:	4618      	mov	r0, r3
 80060c8:	f000 fa1e 	bl	8006508 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 80060cc:	68fb      	ldr	r3, [r7, #12]
 80060ce:	681b      	ldr	r3, [r3, #0]
 80060d0:	699a      	ldr	r2, [r3, #24]
 80060d2:	68fb      	ldr	r3, [r7, #12]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	f042 0208 	orr.w	r2, r2, #8
 80060da:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 80060dc:	68fb      	ldr	r3, [r7, #12]
 80060de:	681b      	ldr	r3, [r3, #0]
 80060e0:	699a      	ldr	r2, [r3, #24]
 80060e2:	68fb      	ldr	r3, [r7, #12]
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	f022 0204 	bic.w	r2, r2, #4
 80060ea:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 80060ec:	68fb      	ldr	r3, [r7, #12]
 80060ee:	681b      	ldr	r3, [r3, #0]
 80060f0:	6999      	ldr	r1, [r3, #24]
 80060f2:	68bb      	ldr	r3, [r7, #8]
 80060f4:	691a      	ldr	r2, [r3, #16]
 80060f6:	68fb      	ldr	r3, [r7, #12]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	430a      	orrs	r2, r1
 80060fc:	619a      	str	r2, [r3, #24]
      break;
 80060fe:	e064      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006100:	68fb      	ldr	r3, [r7, #12]
 8006102:	681b      	ldr	r3, [r3, #0]
 8006104:	68b9      	ldr	r1, [r7, #8]
 8006106:	4618      	mov	r0, r3
 8006108:	f000 fa6e 	bl	80065e8 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800610c:	68fb      	ldr	r3, [r7, #12]
 800610e:	681b      	ldr	r3, [r3, #0]
 8006110:	699a      	ldr	r2, [r3, #24]
 8006112:	68fb      	ldr	r3, [r7, #12]
 8006114:	681b      	ldr	r3, [r3, #0]
 8006116:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800611a:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800611c:	68fb      	ldr	r3, [r7, #12]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	699a      	ldr	r2, [r3, #24]
 8006122:	68fb      	ldr	r3, [r7, #12]
 8006124:	681b      	ldr	r3, [r3, #0]
 8006126:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800612a:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800612c:	68fb      	ldr	r3, [r7, #12]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	6999      	ldr	r1, [r3, #24]
 8006132:	68bb      	ldr	r3, [r7, #8]
 8006134:	691b      	ldr	r3, [r3, #16]
 8006136:	021a      	lsls	r2, r3, #8
 8006138:	68fb      	ldr	r3, [r7, #12]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	430a      	orrs	r2, r1
 800613e:	619a      	str	r2, [r3, #24]
      break;
 8006140:	e043      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006142:	68fb      	ldr	r3, [r7, #12]
 8006144:	681b      	ldr	r3, [r3, #0]
 8006146:	68b9      	ldr	r1, [r7, #8]
 8006148:	4618      	mov	r0, r3
 800614a:	f000 fac3 	bl	80066d4 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800614e:	68fb      	ldr	r3, [r7, #12]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	69da      	ldr	r2, [r3, #28]
 8006154:	68fb      	ldr	r3, [r7, #12]
 8006156:	681b      	ldr	r3, [r3, #0]
 8006158:	f042 0208 	orr.w	r2, r2, #8
 800615c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800615e:	68fb      	ldr	r3, [r7, #12]
 8006160:	681b      	ldr	r3, [r3, #0]
 8006162:	69da      	ldr	r2, [r3, #28]
 8006164:	68fb      	ldr	r3, [r7, #12]
 8006166:	681b      	ldr	r3, [r3, #0]
 8006168:	f022 0204 	bic.w	r2, r2, #4
 800616c:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800616e:	68fb      	ldr	r3, [r7, #12]
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	69d9      	ldr	r1, [r3, #28]
 8006174:	68bb      	ldr	r3, [r7, #8]
 8006176:	691a      	ldr	r2, [r3, #16]
 8006178:	68fb      	ldr	r3, [r7, #12]
 800617a:	681b      	ldr	r3, [r3, #0]
 800617c:	430a      	orrs	r2, r1
 800617e:	61da      	str	r2, [r3, #28]
      break;
 8006180:	e023      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006182:	68fb      	ldr	r3, [r7, #12]
 8006184:	681b      	ldr	r3, [r3, #0]
 8006186:	68b9      	ldr	r1, [r7, #8]
 8006188:	4618      	mov	r0, r3
 800618a:	f000 fb17 	bl	80067bc <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800618e:	68fb      	ldr	r3, [r7, #12]
 8006190:	681b      	ldr	r3, [r3, #0]
 8006192:	69da      	ldr	r2, [r3, #28]
 8006194:	68fb      	ldr	r3, [r7, #12]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800619c:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800619e:	68fb      	ldr	r3, [r7, #12]
 80061a0:	681b      	ldr	r3, [r3, #0]
 80061a2:	69da      	ldr	r2, [r3, #28]
 80061a4:	68fb      	ldr	r3, [r7, #12]
 80061a6:	681b      	ldr	r3, [r3, #0]
 80061a8:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80061ac:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 80061ae:	68fb      	ldr	r3, [r7, #12]
 80061b0:	681b      	ldr	r3, [r3, #0]
 80061b2:	69d9      	ldr	r1, [r3, #28]
 80061b4:	68bb      	ldr	r3, [r7, #8]
 80061b6:	691b      	ldr	r3, [r3, #16]
 80061b8:	021a      	lsls	r2, r3, #8
 80061ba:	68fb      	ldr	r3, [r7, #12]
 80061bc:	681b      	ldr	r3, [r3, #0]
 80061be:	430a      	orrs	r2, r1
 80061c0:	61da      	str	r2, [r3, #28]
      break;
 80061c2:	e002      	b.n	80061ca <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 80061c4:	2301      	movs	r3, #1
 80061c6:	75fb      	strb	r3, [r7, #23]
      break;
 80061c8:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 80061ca:	68fb      	ldr	r3, [r7, #12]
 80061cc:	2200      	movs	r2, #0
 80061ce:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80061d2:	7dfb      	ldrb	r3, [r7, #23]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	3718      	adds	r7, #24
 80061d8:	46bd      	mov	sp, r7
 80061da:	bd80      	pop	{r7, pc}

080061dc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 80061dc:	b580      	push	{r7, lr}
 80061de:	b084      	sub	sp, #16
 80061e0:	af00      	add	r7, sp, #0
 80061e2:	6078      	str	r0, [r7, #4]
 80061e4:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 80061e6:	2300      	movs	r3, #0
 80061e8:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80061f0:	2b01      	cmp	r3, #1
 80061f2:	d101      	bne.n	80061f8 <HAL_TIM_ConfigClockSource+0x1c>
 80061f4:	2302      	movs	r3, #2
 80061f6:	e0b4      	b.n	8006362 <HAL_TIM_ConfigClockSource+0x186>
 80061f8:	687b      	ldr	r3, [r7, #4]
 80061fa:	2201      	movs	r2, #1
 80061fc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8006200:	687b      	ldr	r3, [r7, #4]
 8006202:	2202      	movs	r2, #2
 8006204:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8006208:	687b      	ldr	r3, [r7, #4]
 800620a:	681b      	ldr	r3, [r3, #0]
 800620c:	689b      	ldr	r3, [r3, #8]
 800620e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8006210:	68bb      	ldr	r3, [r7, #8]
 8006212:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8006216:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006218:	68bb      	ldr	r3, [r7, #8]
 800621a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800621e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8006220:	687b      	ldr	r3, [r7, #4]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	68ba      	ldr	r2, [r7, #8]
 8006226:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8006228:	683b      	ldr	r3, [r7, #0]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006230:	d03e      	beq.n	80062b0 <HAL_TIM_ConfigClockSource+0xd4>
 8006232:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8006236:	f200 8087 	bhi.w	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 800623a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800623e:	f000 8086 	beq.w	800634e <HAL_TIM_ConfigClockSource+0x172>
 8006242:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006246:	d87f      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006248:	2b70      	cmp	r3, #112	@ 0x70
 800624a:	d01a      	beq.n	8006282 <HAL_TIM_ConfigClockSource+0xa6>
 800624c:	2b70      	cmp	r3, #112	@ 0x70
 800624e:	d87b      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006250:	2b60      	cmp	r3, #96	@ 0x60
 8006252:	d050      	beq.n	80062f6 <HAL_TIM_ConfigClockSource+0x11a>
 8006254:	2b60      	cmp	r3, #96	@ 0x60
 8006256:	d877      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006258:	2b50      	cmp	r3, #80	@ 0x50
 800625a:	d03c      	beq.n	80062d6 <HAL_TIM_ConfigClockSource+0xfa>
 800625c:	2b50      	cmp	r3, #80	@ 0x50
 800625e:	d873      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006260:	2b40      	cmp	r3, #64	@ 0x40
 8006262:	d058      	beq.n	8006316 <HAL_TIM_ConfigClockSource+0x13a>
 8006264:	2b40      	cmp	r3, #64	@ 0x40
 8006266:	d86f      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006268:	2b30      	cmp	r3, #48	@ 0x30
 800626a:	d064      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 800626c:	2b30      	cmp	r3, #48	@ 0x30
 800626e:	d86b      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006270:	2b20      	cmp	r3, #32
 8006272:	d060      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 8006274:	2b20      	cmp	r3, #32
 8006276:	d867      	bhi.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
 8006278:	2b00      	cmp	r3, #0
 800627a:	d05c      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 800627c:	2b10      	cmp	r3, #16
 800627e:	d05a      	beq.n	8006336 <HAL_TIM_ConfigClockSource+0x15a>
 8006280:	e062      	b.n	8006348 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8006286:	683b      	ldr	r3, [r7, #0]
 8006288:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800628e:	683b      	ldr	r3, [r7, #0]
 8006290:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8006292:	f000 fb63 	bl	800695c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8006296:	687b      	ldr	r3, [r7, #4]
 8006298:	681b      	ldr	r3, [r3, #0]
 800629a:	689b      	ldr	r3, [r3, #8]
 800629c:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800629e:	68bb      	ldr	r3, [r7, #8]
 80062a0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80062a4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80062a6:	687b      	ldr	r3, [r7, #4]
 80062a8:	681b      	ldr	r3, [r3, #0]
 80062aa:	68ba      	ldr	r2, [r7, #8]
 80062ac:	609a      	str	r2, [r3, #8]
      break;
 80062ae:	e04f      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80062b0:	687b      	ldr	r3, [r7, #4]
 80062b2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80062b4:	683b      	ldr	r3, [r7, #0]
 80062b6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80062b8:	683b      	ldr	r3, [r7, #0]
 80062ba:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80062bc:	683b      	ldr	r3, [r7, #0]
 80062be:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80062c0:	f000 fb4c 	bl	800695c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 80062c4:	687b      	ldr	r3, [r7, #4]
 80062c6:	681b      	ldr	r3, [r3, #0]
 80062c8:	689a      	ldr	r2, [r3, #8]
 80062ca:	687b      	ldr	r3, [r7, #4]
 80062cc:	681b      	ldr	r3, [r3, #0]
 80062ce:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80062d2:	609a      	str	r2, [r3, #8]
      break;
 80062d4:	e03c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 80062d6:	687b      	ldr	r3, [r7, #4]
 80062d8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062da:	683b      	ldr	r3, [r7, #0]
 80062dc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062de:	683b      	ldr	r3, [r7, #0]
 80062e0:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 80062e2:	461a      	mov	r2, r3
 80062e4:	f000 fac0 	bl	8006868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 80062e8:	687b      	ldr	r3, [r7, #4]
 80062ea:	681b      	ldr	r3, [r3, #0]
 80062ec:	2150      	movs	r1, #80	@ 0x50
 80062ee:	4618      	mov	r0, r3
 80062f0:	f000 fb19 	bl	8006926 <TIM_ITRx_SetConfig>
      break;
 80062f4:	e02c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 80062f6:	687b      	ldr	r3, [r7, #4]
 80062f8:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 80062fa:	683b      	ldr	r3, [r7, #0]
 80062fc:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 80062fe:	683b      	ldr	r3, [r7, #0]
 8006300:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8006302:	461a      	mov	r2, r3
 8006304:	f000 fadf 	bl	80068c6 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8006308:	687b      	ldr	r3, [r7, #4]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	2160      	movs	r1, #96	@ 0x60
 800630e:	4618      	mov	r0, r3
 8006310:	f000 fb09 	bl	8006926 <TIM_ITRx_SetConfig>
      break;
 8006314:	e01c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8006316:	687b      	ldr	r3, [r7, #4]
 8006318:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800631a:	683b      	ldr	r3, [r7, #0]
 800631c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800631e:	683b      	ldr	r3, [r7, #0]
 8006320:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8006322:	461a      	mov	r2, r3
 8006324:	f000 faa0 	bl	8006868 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8006328:	687b      	ldr	r3, [r7, #4]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	2140      	movs	r1, #64	@ 0x40
 800632e:	4618      	mov	r0, r3
 8006330:	f000 faf9 	bl	8006926 <TIM_ITRx_SetConfig>
      break;
 8006334:	e00c      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681a      	ldr	r2, [r3, #0]
 800633a:	683b      	ldr	r3, [r7, #0]
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	4619      	mov	r1, r3
 8006340:	4610      	mov	r0, r2
 8006342:	f000 faf0 	bl	8006926 <TIM_ITRx_SetConfig>
      break;
 8006346:	e003      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8006348:	2301      	movs	r3, #1
 800634a:	73fb      	strb	r3, [r7, #15]
      break;
 800634c:	e000      	b.n	8006350 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800634e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8006350:	687b      	ldr	r3, [r7, #4]
 8006352:	2201      	movs	r2, #1
 8006354:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006358:	687b      	ldr	r3, [r7, #4]
 800635a:	2200      	movs	r2, #0
 800635c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006360:	7bfb      	ldrb	r3, [r7, #15]
}
 8006362:	4618      	mov	r0, r3
 8006364:	3710      	adds	r7, #16
 8006366:	46bd      	mov	sp, r7
 8006368:	bd80      	pop	{r7, pc}

0800636a <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800636a:	b480      	push	{r7}
 800636c:	b083      	sub	sp, #12
 800636e:	af00      	add	r7, sp, #0
 8006370:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006372:	bf00      	nop
 8006374:	370c      	adds	r7, #12
 8006376:	46bd      	mov	sp, r7
 8006378:	f85d 7b04 	ldr.w	r7, [sp], #4
 800637c:	4770      	bx	lr

0800637e <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800637e:	b480      	push	{r7}
 8006380:	b083      	sub	sp, #12
 8006382:	af00      	add	r7, sp, #0
 8006384:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006386:	bf00      	nop
 8006388:	370c      	adds	r7, #12
 800638a:	46bd      	mov	sp, r7
 800638c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006390:	4770      	bx	lr

08006392 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006392:	b480      	push	{r7}
 8006394:	b083      	sub	sp, #12
 8006396:	af00      	add	r7, sp, #0
 8006398:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800639a:	bf00      	nop
 800639c:	370c      	adds	r7, #12
 800639e:	46bd      	mov	sp, r7
 80063a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063a4:	4770      	bx	lr

080063a6 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80063a6:	b480      	push	{r7}
 80063a8:	b083      	sub	sp, #12
 80063aa:	af00      	add	r7, sp, #0
 80063ac:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80063ae:	bf00      	nop
 80063b0:	370c      	adds	r7, #12
 80063b2:	46bd      	mov	sp, r7
 80063b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80063b8:	4770      	bx	lr
	...

080063bc <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80063bc:	b480      	push	{r7}
 80063be:	b085      	sub	sp, #20
 80063c0:	af00      	add	r7, sp, #0
 80063c2:	6078      	str	r0, [r7, #4]
 80063c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80063c6:	687b      	ldr	r3, [r7, #4]
 80063c8:	681b      	ldr	r3, [r3, #0]
 80063ca:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	4a43      	ldr	r2, [pc, #268]	@ (80064dc <TIM_Base_SetConfig+0x120>)
 80063d0:	4293      	cmp	r3, r2
 80063d2:	d013      	beq.n	80063fc <TIM_Base_SetConfig+0x40>
 80063d4:	687b      	ldr	r3, [r7, #4]
 80063d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80063da:	d00f      	beq.n	80063fc <TIM_Base_SetConfig+0x40>
 80063dc:	687b      	ldr	r3, [r7, #4]
 80063de:	4a40      	ldr	r2, [pc, #256]	@ (80064e0 <TIM_Base_SetConfig+0x124>)
 80063e0:	4293      	cmp	r3, r2
 80063e2:	d00b      	beq.n	80063fc <TIM_Base_SetConfig+0x40>
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	4a3f      	ldr	r2, [pc, #252]	@ (80064e4 <TIM_Base_SetConfig+0x128>)
 80063e8:	4293      	cmp	r3, r2
 80063ea:	d007      	beq.n	80063fc <TIM_Base_SetConfig+0x40>
 80063ec:	687b      	ldr	r3, [r7, #4]
 80063ee:	4a3e      	ldr	r2, [pc, #248]	@ (80064e8 <TIM_Base_SetConfig+0x12c>)
 80063f0:	4293      	cmp	r3, r2
 80063f2:	d003      	beq.n	80063fc <TIM_Base_SetConfig+0x40>
 80063f4:	687b      	ldr	r3, [r7, #4]
 80063f6:	4a3d      	ldr	r2, [pc, #244]	@ (80064ec <TIM_Base_SetConfig+0x130>)
 80063f8:	4293      	cmp	r3, r2
 80063fa:	d108      	bne.n	800640e <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 80063fc:	68fb      	ldr	r3, [r7, #12]
 80063fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006402:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006404:	683b      	ldr	r3, [r7, #0]
 8006406:	685b      	ldr	r3, [r3, #4]
 8006408:	68fa      	ldr	r2, [r7, #12]
 800640a:	4313      	orrs	r3, r2
 800640c:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800640e:	687b      	ldr	r3, [r7, #4]
 8006410:	4a32      	ldr	r2, [pc, #200]	@ (80064dc <TIM_Base_SetConfig+0x120>)
 8006412:	4293      	cmp	r3, r2
 8006414:	d02b      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800641c:	d027      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 800641e:	687b      	ldr	r3, [r7, #4]
 8006420:	4a2f      	ldr	r2, [pc, #188]	@ (80064e0 <TIM_Base_SetConfig+0x124>)
 8006422:	4293      	cmp	r3, r2
 8006424:	d023      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	4a2e      	ldr	r2, [pc, #184]	@ (80064e4 <TIM_Base_SetConfig+0x128>)
 800642a:	4293      	cmp	r3, r2
 800642c:	d01f      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 800642e:	687b      	ldr	r3, [r7, #4]
 8006430:	4a2d      	ldr	r2, [pc, #180]	@ (80064e8 <TIM_Base_SetConfig+0x12c>)
 8006432:	4293      	cmp	r3, r2
 8006434:	d01b      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	4a2c      	ldr	r2, [pc, #176]	@ (80064ec <TIM_Base_SetConfig+0x130>)
 800643a:	4293      	cmp	r3, r2
 800643c:	d017      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	4a2b      	ldr	r2, [pc, #172]	@ (80064f0 <TIM_Base_SetConfig+0x134>)
 8006442:	4293      	cmp	r3, r2
 8006444:	d013      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	4a2a      	ldr	r2, [pc, #168]	@ (80064f4 <TIM_Base_SetConfig+0x138>)
 800644a:	4293      	cmp	r3, r2
 800644c:	d00f      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	4a29      	ldr	r2, [pc, #164]	@ (80064f8 <TIM_Base_SetConfig+0x13c>)
 8006452:	4293      	cmp	r3, r2
 8006454:	d00b      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006456:	687b      	ldr	r3, [r7, #4]
 8006458:	4a28      	ldr	r2, [pc, #160]	@ (80064fc <TIM_Base_SetConfig+0x140>)
 800645a:	4293      	cmp	r3, r2
 800645c:	d007      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	4a27      	ldr	r2, [pc, #156]	@ (8006500 <TIM_Base_SetConfig+0x144>)
 8006462:	4293      	cmp	r3, r2
 8006464:	d003      	beq.n	800646e <TIM_Base_SetConfig+0xb2>
 8006466:	687b      	ldr	r3, [r7, #4]
 8006468:	4a26      	ldr	r2, [pc, #152]	@ (8006504 <TIM_Base_SetConfig+0x148>)
 800646a:	4293      	cmp	r3, r2
 800646c:	d108      	bne.n	8006480 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800646e:	68fb      	ldr	r3, [r7, #12]
 8006470:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006474:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006476:	683b      	ldr	r3, [r7, #0]
 8006478:	68db      	ldr	r3, [r3, #12]
 800647a:	68fa      	ldr	r2, [r7, #12]
 800647c:	4313      	orrs	r3, r2
 800647e:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006480:	68fb      	ldr	r3, [r7, #12]
 8006482:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006486:	683b      	ldr	r3, [r7, #0]
 8006488:	695b      	ldr	r3, [r3, #20]
 800648a:	4313      	orrs	r3, r2
 800648c:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800648e:	683b      	ldr	r3, [r7, #0]
 8006490:	689a      	ldr	r2, [r3, #8]
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006496:	683b      	ldr	r3, [r7, #0]
 8006498:	681a      	ldr	r2, [r3, #0]
 800649a:	687b      	ldr	r3, [r7, #4]
 800649c:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	4a0e      	ldr	r2, [pc, #56]	@ (80064dc <TIM_Base_SetConfig+0x120>)
 80064a2:	4293      	cmp	r3, r2
 80064a4:	d003      	beq.n	80064ae <TIM_Base_SetConfig+0xf2>
 80064a6:	687b      	ldr	r3, [r7, #4]
 80064a8:	4a10      	ldr	r2, [pc, #64]	@ (80064ec <TIM_Base_SetConfig+0x130>)
 80064aa:	4293      	cmp	r3, r2
 80064ac:	d103      	bne.n	80064b6 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80064ae:	683b      	ldr	r3, [r7, #0]
 80064b0:	691a      	ldr	r2, [r3, #16]
 80064b2:	687b      	ldr	r3, [r7, #4]
 80064b4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 80064b6:	687b      	ldr	r3, [r7, #4]
 80064b8:	681b      	ldr	r3, [r3, #0]
 80064ba:	f043 0204 	orr.w	r2, r3, #4
 80064be:	687b      	ldr	r3, [r7, #4]
 80064c0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80064c2:	687b      	ldr	r3, [r7, #4]
 80064c4:	2201      	movs	r2, #1
 80064c6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	68fa      	ldr	r2, [r7, #12]
 80064cc:	601a      	str	r2, [r3, #0]
}
 80064ce:	bf00      	nop
 80064d0:	3714      	adds	r7, #20
 80064d2:	46bd      	mov	sp, r7
 80064d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80064d8:	4770      	bx	lr
 80064da:	bf00      	nop
 80064dc:	40010000 	.word	0x40010000
 80064e0:	40000400 	.word	0x40000400
 80064e4:	40000800 	.word	0x40000800
 80064e8:	40000c00 	.word	0x40000c00
 80064ec:	40010400 	.word	0x40010400
 80064f0:	40014000 	.word	0x40014000
 80064f4:	40014400 	.word	0x40014400
 80064f8:	40014800 	.word	0x40014800
 80064fc:	40001800 	.word	0x40001800
 8006500:	40001c00 	.word	0x40001c00
 8006504:	40002000 	.word	0x40002000

08006508 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006508:	b480      	push	{r7}
 800650a:	b087      	sub	sp, #28
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
 8006510:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006512:	687b      	ldr	r3, [r7, #4]
 8006514:	6a1b      	ldr	r3, [r3, #32]
 8006516:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006518:	687b      	ldr	r3, [r7, #4]
 800651a:	6a1b      	ldr	r3, [r3, #32]
 800651c:	f023 0201 	bic.w	r2, r3, #1
 8006520:	687b      	ldr	r3, [r7, #4]
 8006522:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	685b      	ldr	r3, [r3, #4]
 8006528:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	699b      	ldr	r3, [r3, #24]
 800652e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006530:	68fb      	ldr	r3, [r7, #12]
 8006532:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006536:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006538:	68fb      	ldr	r3, [r7, #12]
 800653a:	f023 0303 	bic.w	r3, r3, #3
 800653e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8006540:	683b      	ldr	r3, [r7, #0]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	68fa      	ldr	r2, [r7, #12]
 8006546:	4313      	orrs	r3, r2
 8006548:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800654a:	697b      	ldr	r3, [r7, #20]
 800654c:	f023 0302 	bic.w	r3, r3, #2
 8006550:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8006552:	683b      	ldr	r3, [r7, #0]
 8006554:	689b      	ldr	r3, [r3, #8]
 8006556:	697a      	ldr	r2, [r7, #20]
 8006558:	4313      	orrs	r3, r2
 800655a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800655c:	687b      	ldr	r3, [r7, #4]
 800655e:	4a20      	ldr	r2, [pc, #128]	@ (80065e0 <TIM_OC1_SetConfig+0xd8>)
 8006560:	4293      	cmp	r3, r2
 8006562:	d003      	beq.n	800656c <TIM_OC1_SetConfig+0x64>
 8006564:	687b      	ldr	r3, [r7, #4]
 8006566:	4a1f      	ldr	r2, [pc, #124]	@ (80065e4 <TIM_OC1_SetConfig+0xdc>)
 8006568:	4293      	cmp	r3, r2
 800656a:	d10c      	bne.n	8006586 <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800656c:	697b      	ldr	r3, [r7, #20]
 800656e:	f023 0308 	bic.w	r3, r3, #8
 8006572:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8006574:	683b      	ldr	r3, [r7, #0]
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	697a      	ldr	r2, [r7, #20]
 800657a:	4313      	orrs	r3, r2
 800657c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800657e:	697b      	ldr	r3, [r7, #20]
 8006580:	f023 0304 	bic.w	r3, r3, #4
 8006584:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006586:	687b      	ldr	r3, [r7, #4]
 8006588:	4a15      	ldr	r2, [pc, #84]	@ (80065e0 <TIM_OC1_SetConfig+0xd8>)
 800658a:	4293      	cmp	r3, r2
 800658c:	d003      	beq.n	8006596 <TIM_OC1_SetConfig+0x8e>
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	4a14      	ldr	r2, [pc, #80]	@ (80065e4 <TIM_OC1_SetConfig+0xdc>)
 8006592:	4293      	cmp	r3, r2
 8006594:	d111      	bne.n	80065ba <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8006596:	693b      	ldr	r3, [r7, #16]
 8006598:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800659c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800659e:	693b      	ldr	r3, [r7, #16]
 80065a0:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 80065a4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 80065a6:	683b      	ldr	r3, [r7, #0]
 80065a8:	695b      	ldr	r3, [r3, #20]
 80065aa:	693a      	ldr	r2, [r7, #16]
 80065ac:	4313      	orrs	r3, r2
 80065ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80065b0:	683b      	ldr	r3, [r7, #0]
 80065b2:	699b      	ldr	r3, [r3, #24]
 80065b4:	693a      	ldr	r2, [r7, #16]
 80065b6:	4313      	orrs	r3, r2
 80065b8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	693a      	ldr	r2, [r7, #16]
 80065be:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	68fa      	ldr	r2, [r7, #12]
 80065c4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80065c6:	683b      	ldr	r3, [r7, #0]
 80065c8:	685a      	ldr	r2, [r3, #4]
 80065ca:	687b      	ldr	r3, [r7, #4]
 80065cc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	697a      	ldr	r2, [r7, #20]
 80065d2:	621a      	str	r2, [r3, #32]
}
 80065d4:	bf00      	nop
 80065d6:	371c      	adds	r7, #28
 80065d8:	46bd      	mov	sp, r7
 80065da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80065de:	4770      	bx	lr
 80065e0:	40010000 	.word	0x40010000
 80065e4:	40010400 	.word	0x40010400

080065e8 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80065e8:	b480      	push	{r7}
 80065ea:	b087      	sub	sp, #28
 80065ec:	af00      	add	r7, sp, #0
 80065ee:	6078      	str	r0, [r7, #4]
 80065f0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80065f2:	687b      	ldr	r3, [r7, #4]
 80065f4:	6a1b      	ldr	r3, [r3, #32]
 80065f6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80065f8:	687b      	ldr	r3, [r7, #4]
 80065fa:	6a1b      	ldr	r3, [r3, #32]
 80065fc:	f023 0210 	bic.w	r2, r3, #16
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	685b      	ldr	r3, [r3, #4]
 8006608:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	699b      	ldr	r3, [r3, #24]
 800660e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8006610:	68fb      	ldr	r3, [r7, #12]
 8006612:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8006616:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8006618:	68fb      	ldr	r3, [r7, #12]
 800661a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800661e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8006620:	683b      	ldr	r3, [r7, #0]
 8006622:	681b      	ldr	r3, [r3, #0]
 8006624:	021b      	lsls	r3, r3, #8
 8006626:	68fa      	ldr	r2, [r7, #12]
 8006628:	4313      	orrs	r3, r2
 800662a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800662c:	697b      	ldr	r3, [r7, #20]
 800662e:	f023 0320 	bic.w	r3, r3, #32
 8006632:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8006634:	683b      	ldr	r3, [r7, #0]
 8006636:	689b      	ldr	r3, [r3, #8]
 8006638:	011b      	lsls	r3, r3, #4
 800663a:	697a      	ldr	r2, [r7, #20]
 800663c:	4313      	orrs	r3, r2
 800663e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8006640:	687b      	ldr	r3, [r7, #4]
 8006642:	4a22      	ldr	r2, [pc, #136]	@ (80066cc <TIM_OC2_SetConfig+0xe4>)
 8006644:	4293      	cmp	r3, r2
 8006646:	d003      	beq.n	8006650 <TIM_OC2_SetConfig+0x68>
 8006648:	687b      	ldr	r3, [r7, #4]
 800664a:	4a21      	ldr	r2, [pc, #132]	@ (80066d0 <TIM_OC2_SetConfig+0xe8>)
 800664c:	4293      	cmp	r3, r2
 800664e:	d10d      	bne.n	800666c <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8006650:	697b      	ldr	r3, [r7, #20]
 8006652:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006656:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8006658:	683b      	ldr	r3, [r7, #0]
 800665a:	68db      	ldr	r3, [r3, #12]
 800665c:	011b      	lsls	r3, r3, #4
 800665e:	697a      	ldr	r2, [r7, #20]
 8006660:	4313      	orrs	r3, r2
 8006662:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8006664:	697b      	ldr	r3, [r7, #20]
 8006666:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800666a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	4a17      	ldr	r2, [pc, #92]	@ (80066cc <TIM_OC2_SetConfig+0xe4>)
 8006670:	4293      	cmp	r3, r2
 8006672:	d003      	beq.n	800667c <TIM_OC2_SetConfig+0x94>
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	4a16      	ldr	r2, [pc, #88]	@ (80066d0 <TIM_OC2_SetConfig+0xe8>)
 8006678:	4293      	cmp	r3, r2
 800667a:	d113      	bne.n	80066a4 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800667c:	693b      	ldr	r3, [r7, #16]
 800667e:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006682:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8006684:	693b      	ldr	r3, [r7, #16]
 8006686:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800668a:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800668c:	683b      	ldr	r3, [r7, #0]
 800668e:	695b      	ldr	r3, [r3, #20]
 8006690:	009b      	lsls	r3, r3, #2
 8006692:	693a      	ldr	r2, [r7, #16]
 8006694:	4313      	orrs	r3, r2
 8006696:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8006698:	683b      	ldr	r3, [r7, #0]
 800669a:	699b      	ldr	r3, [r3, #24]
 800669c:	009b      	lsls	r3, r3, #2
 800669e:	693a      	ldr	r2, [r7, #16]
 80066a0:	4313      	orrs	r3, r2
 80066a2:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80066a4:	687b      	ldr	r3, [r7, #4]
 80066a6:	693a      	ldr	r2, [r7, #16]
 80066a8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80066aa:	687b      	ldr	r3, [r7, #4]
 80066ac:	68fa      	ldr	r2, [r7, #12]
 80066ae:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80066b0:	683b      	ldr	r3, [r7, #0]
 80066b2:	685a      	ldr	r2, [r3, #4]
 80066b4:	687b      	ldr	r3, [r7, #4]
 80066b6:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80066b8:	687b      	ldr	r3, [r7, #4]
 80066ba:	697a      	ldr	r2, [r7, #20]
 80066bc:	621a      	str	r2, [r3, #32]
}
 80066be:	bf00      	nop
 80066c0:	371c      	adds	r7, #28
 80066c2:	46bd      	mov	sp, r7
 80066c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80066c8:	4770      	bx	lr
 80066ca:	bf00      	nop
 80066cc:	40010000 	.word	0x40010000
 80066d0:	40010400 	.word	0x40010400

080066d4 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80066d4:	b480      	push	{r7}
 80066d6:	b087      	sub	sp, #28
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
 80066dc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	6a1b      	ldr	r3, [r3, #32]
 80066e2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 80066e4:	687b      	ldr	r3, [r7, #4]
 80066e6:	6a1b      	ldr	r3, [r3, #32]
 80066e8:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80066f0:	687b      	ldr	r3, [r7, #4]
 80066f2:	685b      	ldr	r3, [r3, #4]
 80066f4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	69db      	ldr	r3, [r3, #28]
 80066fa:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 80066fc:	68fb      	ldr	r3, [r7, #12]
 80066fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006702:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8006704:	68fb      	ldr	r3, [r7, #12]
 8006706:	f023 0303 	bic.w	r3, r3, #3
 800670a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800670c:	683b      	ldr	r3, [r7, #0]
 800670e:	681b      	ldr	r3, [r3, #0]
 8006710:	68fa      	ldr	r2, [r7, #12]
 8006712:	4313      	orrs	r3, r2
 8006714:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 8006716:	697b      	ldr	r3, [r7, #20]
 8006718:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800671c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800671e:	683b      	ldr	r3, [r7, #0]
 8006720:	689b      	ldr	r3, [r3, #8]
 8006722:	021b      	lsls	r3, r3, #8
 8006724:	697a      	ldr	r2, [r7, #20]
 8006726:	4313      	orrs	r3, r2
 8006728:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800672a:	687b      	ldr	r3, [r7, #4]
 800672c:	4a21      	ldr	r2, [pc, #132]	@ (80067b4 <TIM_OC3_SetConfig+0xe0>)
 800672e:	4293      	cmp	r3, r2
 8006730:	d003      	beq.n	800673a <TIM_OC3_SetConfig+0x66>
 8006732:	687b      	ldr	r3, [r7, #4]
 8006734:	4a20      	ldr	r2, [pc, #128]	@ (80067b8 <TIM_OC3_SetConfig+0xe4>)
 8006736:	4293      	cmp	r3, r2
 8006738:	d10d      	bne.n	8006756 <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800673a:	697b      	ldr	r3, [r7, #20]
 800673c:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8006740:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8006742:	683b      	ldr	r3, [r7, #0]
 8006744:	68db      	ldr	r3, [r3, #12]
 8006746:	021b      	lsls	r3, r3, #8
 8006748:	697a      	ldr	r2, [r7, #20]
 800674a:	4313      	orrs	r3, r2
 800674c:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800674e:	697b      	ldr	r3, [r7, #20]
 8006750:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 8006754:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006756:	687b      	ldr	r3, [r7, #4]
 8006758:	4a16      	ldr	r2, [pc, #88]	@ (80067b4 <TIM_OC3_SetConfig+0xe0>)
 800675a:	4293      	cmp	r3, r2
 800675c:	d003      	beq.n	8006766 <TIM_OC3_SetConfig+0x92>
 800675e:	687b      	ldr	r3, [r7, #4]
 8006760:	4a15      	ldr	r2, [pc, #84]	@ (80067b8 <TIM_OC3_SetConfig+0xe4>)
 8006762:	4293      	cmp	r3, r2
 8006764:	d113      	bne.n	800678e <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 8006766:	693b      	ldr	r3, [r7, #16]
 8006768:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800676c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800676e:	693b      	ldr	r3, [r7, #16]
 8006770:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006774:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 8006776:	683b      	ldr	r3, [r7, #0]
 8006778:	695b      	ldr	r3, [r3, #20]
 800677a:	011b      	lsls	r3, r3, #4
 800677c:	693a      	ldr	r2, [r7, #16]
 800677e:	4313      	orrs	r3, r2
 8006780:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8006782:	683b      	ldr	r3, [r7, #0]
 8006784:	699b      	ldr	r3, [r3, #24]
 8006786:	011b      	lsls	r3, r3, #4
 8006788:	693a      	ldr	r2, [r7, #16]
 800678a:	4313      	orrs	r3, r2
 800678c:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	693a      	ldr	r2, [r7, #16]
 8006792:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	68fa      	ldr	r2, [r7, #12]
 8006798:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800679a:	683b      	ldr	r3, [r7, #0]
 800679c:	685a      	ldr	r2, [r3, #4]
 800679e:	687b      	ldr	r3, [r7, #4]
 80067a0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	697a      	ldr	r2, [r7, #20]
 80067a6:	621a      	str	r2, [r3, #32]
}
 80067a8:	bf00      	nop
 80067aa:	371c      	adds	r7, #28
 80067ac:	46bd      	mov	sp, r7
 80067ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067b2:	4770      	bx	lr
 80067b4:	40010000 	.word	0x40010000
 80067b8:	40010400 	.word	0x40010400

080067bc <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80067bc:	b480      	push	{r7}
 80067be:	b087      	sub	sp, #28
 80067c0:	af00      	add	r7, sp, #0
 80067c2:	6078      	str	r0, [r7, #4]
 80067c4:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80067c6:	687b      	ldr	r3, [r7, #4]
 80067c8:	6a1b      	ldr	r3, [r3, #32]
 80067ca:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80067cc:	687b      	ldr	r3, [r7, #4]
 80067ce:	6a1b      	ldr	r3, [r3, #32]
 80067d0:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 80067d4:	687b      	ldr	r3, [r7, #4]
 80067d6:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	685b      	ldr	r3, [r3, #4]
 80067dc:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	69db      	ldr	r3, [r3, #28]
 80067e2:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80067ea:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 80067ec:	68fb      	ldr	r3, [r7, #12]
 80067ee:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80067f2:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 80067f4:	683b      	ldr	r3, [r7, #0]
 80067f6:	681b      	ldr	r3, [r3, #0]
 80067f8:	021b      	lsls	r3, r3, #8
 80067fa:	68fa      	ldr	r2, [r7, #12]
 80067fc:	4313      	orrs	r3, r2
 80067fe:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8006800:	693b      	ldr	r3, [r7, #16]
 8006802:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8006806:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8006808:	683b      	ldr	r3, [r7, #0]
 800680a:	689b      	ldr	r3, [r3, #8]
 800680c:	031b      	lsls	r3, r3, #12
 800680e:	693a      	ldr	r2, [r7, #16]
 8006810:	4313      	orrs	r3, r2
 8006812:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8006814:	687b      	ldr	r3, [r7, #4]
 8006816:	4a12      	ldr	r2, [pc, #72]	@ (8006860 <TIM_OC4_SetConfig+0xa4>)
 8006818:	4293      	cmp	r3, r2
 800681a:	d003      	beq.n	8006824 <TIM_OC4_SetConfig+0x68>
 800681c:	687b      	ldr	r3, [r7, #4]
 800681e:	4a11      	ldr	r2, [pc, #68]	@ (8006864 <TIM_OC4_SetConfig+0xa8>)
 8006820:	4293      	cmp	r3, r2
 8006822:	d109      	bne.n	8006838 <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8006824:	697b      	ldr	r3, [r7, #20]
 8006826:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800682a:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800682c:	683b      	ldr	r3, [r7, #0]
 800682e:	695b      	ldr	r3, [r3, #20]
 8006830:	019b      	lsls	r3, r3, #6
 8006832:	697a      	ldr	r2, [r7, #20]
 8006834:	4313      	orrs	r3, r2
 8006836:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8006838:	687b      	ldr	r3, [r7, #4]
 800683a:	697a      	ldr	r2, [r7, #20]
 800683c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	68fa      	ldr	r2, [r7, #12]
 8006842:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8006844:	683b      	ldr	r3, [r7, #0]
 8006846:	685a      	ldr	r2, [r3, #4]
 8006848:	687b      	ldr	r3, [r7, #4]
 800684a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800684c:	687b      	ldr	r3, [r7, #4]
 800684e:	693a      	ldr	r2, [r7, #16]
 8006850:	621a      	str	r2, [r3, #32]
}
 8006852:	bf00      	nop
 8006854:	371c      	adds	r7, #28
 8006856:	46bd      	mov	sp, r7
 8006858:	f85d 7b04 	ldr.w	r7, [sp], #4
 800685c:	4770      	bx	lr
 800685e:	bf00      	nop
 8006860:	40010000 	.word	0x40010000
 8006864:	40010400 	.word	0x40010400

08006868 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8006868:	b480      	push	{r7}
 800686a:	b087      	sub	sp, #28
 800686c:	af00      	add	r7, sp, #0
 800686e:	60f8      	str	r0, [r7, #12]
 8006870:	60b9      	str	r1, [r7, #8]
 8006872:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8006874:	68fb      	ldr	r3, [r7, #12]
 8006876:	6a1b      	ldr	r3, [r3, #32]
 8006878:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800687a:	68fb      	ldr	r3, [r7, #12]
 800687c:	6a1b      	ldr	r3, [r3, #32]
 800687e:	f023 0201 	bic.w	r2, r3, #1
 8006882:	68fb      	ldr	r3, [r7, #12]
 8006884:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8006886:	68fb      	ldr	r3, [r7, #12]
 8006888:	699b      	ldr	r3, [r3, #24]
 800688a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800688c:	693b      	ldr	r3, [r7, #16]
 800688e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006892:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	011b      	lsls	r3, r3, #4
 8006898:	693a      	ldr	r2, [r7, #16]
 800689a:	4313      	orrs	r3, r2
 800689c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800689e:	697b      	ldr	r3, [r7, #20]
 80068a0:	f023 030a 	bic.w	r3, r3, #10
 80068a4:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80068a6:	697a      	ldr	r2, [r7, #20]
 80068a8:	68bb      	ldr	r3, [r7, #8]
 80068aa:	4313      	orrs	r3, r2
 80068ac:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80068ae:	68fb      	ldr	r3, [r7, #12]
 80068b0:	693a      	ldr	r2, [r7, #16]
 80068b2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80068b4:	68fb      	ldr	r3, [r7, #12]
 80068b6:	697a      	ldr	r2, [r7, #20]
 80068b8:	621a      	str	r2, [r3, #32]
}
 80068ba:	bf00      	nop
 80068bc:	371c      	adds	r7, #28
 80068be:	46bd      	mov	sp, r7
 80068c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068c4:	4770      	bx	lr

080068c6 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80068c6:	b480      	push	{r7}
 80068c8:	b087      	sub	sp, #28
 80068ca:	af00      	add	r7, sp, #0
 80068cc:	60f8      	str	r0, [r7, #12]
 80068ce:	60b9      	str	r1, [r7, #8]
 80068d0:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80068d2:	68fb      	ldr	r3, [r7, #12]
 80068d4:	6a1b      	ldr	r3, [r3, #32]
 80068d6:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80068d8:	68fb      	ldr	r3, [r7, #12]
 80068da:	6a1b      	ldr	r3, [r3, #32]
 80068dc:	f023 0210 	bic.w	r2, r3, #16
 80068e0:	68fb      	ldr	r3, [r7, #12]
 80068e2:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80068e4:	68fb      	ldr	r3, [r7, #12]
 80068e6:	699b      	ldr	r3, [r3, #24]
 80068e8:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80068ea:	693b      	ldr	r3, [r7, #16]
 80068ec:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068f0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 80068f2:	687b      	ldr	r3, [r7, #4]
 80068f4:	031b      	lsls	r3, r3, #12
 80068f6:	693a      	ldr	r2, [r7, #16]
 80068f8:	4313      	orrs	r3, r2
 80068fa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 80068fc:	697b      	ldr	r3, [r7, #20]
 80068fe:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8006902:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8006904:	68bb      	ldr	r3, [r7, #8]
 8006906:	011b      	lsls	r3, r3, #4
 8006908:	697a      	ldr	r2, [r7, #20]
 800690a:	4313      	orrs	r3, r2
 800690c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800690e:	68fb      	ldr	r3, [r7, #12]
 8006910:	693a      	ldr	r2, [r7, #16]
 8006912:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8006914:	68fb      	ldr	r3, [r7, #12]
 8006916:	697a      	ldr	r2, [r7, #20]
 8006918:	621a      	str	r2, [r3, #32]
}
 800691a:	bf00      	nop
 800691c:	371c      	adds	r7, #28
 800691e:	46bd      	mov	sp, r7
 8006920:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006924:	4770      	bx	lr

08006926 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8006926:	b480      	push	{r7}
 8006928:	b085      	sub	sp, #20
 800692a:	af00      	add	r7, sp, #0
 800692c:	6078      	str	r0, [r7, #4]
 800692e:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	689b      	ldr	r3, [r3, #8]
 8006934:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8006936:	68fb      	ldr	r3, [r7, #12]
 8006938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800693c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800693e:	683a      	ldr	r2, [r7, #0]
 8006940:	68fb      	ldr	r3, [r7, #12]
 8006942:	4313      	orrs	r3, r2
 8006944:	f043 0307 	orr.w	r3, r3, #7
 8006948:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800694a:	687b      	ldr	r3, [r7, #4]
 800694c:	68fa      	ldr	r2, [r7, #12]
 800694e:	609a      	str	r2, [r3, #8]
}
 8006950:	bf00      	nop
 8006952:	3714      	adds	r7, #20
 8006954:	46bd      	mov	sp, r7
 8006956:	f85d 7b04 	ldr.w	r7, [sp], #4
 800695a:	4770      	bx	lr

0800695c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800695c:	b480      	push	{r7}
 800695e:	b087      	sub	sp, #28
 8006960:	af00      	add	r7, sp, #0
 8006962:	60f8      	str	r0, [r7, #12]
 8006964:	60b9      	str	r1, [r7, #8]
 8006966:	607a      	str	r2, [r7, #4]
 8006968:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800696a:	68fb      	ldr	r3, [r7, #12]
 800696c:	689b      	ldr	r3, [r3, #8]
 800696e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8006970:	697b      	ldr	r3, [r7, #20]
 8006972:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006976:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8006978:	683b      	ldr	r3, [r7, #0]
 800697a:	021a      	lsls	r2, r3, #8
 800697c:	687b      	ldr	r3, [r7, #4]
 800697e:	431a      	orrs	r2, r3
 8006980:	68bb      	ldr	r3, [r7, #8]
 8006982:	4313      	orrs	r3, r2
 8006984:	697a      	ldr	r2, [r7, #20]
 8006986:	4313      	orrs	r3, r2
 8006988:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800698a:	68fb      	ldr	r3, [r7, #12]
 800698c:	697a      	ldr	r2, [r7, #20]
 800698e:	609a      	str	r2, [r3, #8]
}
 8006990:	bf00      	nop
 8006992:	371c      	adds	r7, #28
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr

0800699c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800699c:	b480      	push	{r7}
 800699e:	b087      	sub	sp, #28
 80069a0:	af00      	add	r7, sp, #0
 80069a2:	60f8      	str	r0, [r7, #12]
 80069a4:	60b9      	str	r1, [r7, #8]
 80069a6:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80069a8:	68bb      	ldr	r3, [r7, #8]
 80069aa:	f003 031f 	and.w	r3, r3, #31
 80069ae:	2201      	movs	r2, #1
 80069b0:	fa02 f303 	lsl.w	r3, r2, r3
 80069b4:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80069b6:	68fb      	ldr	r3, [r7, #12]
 80069b8:	6a1a      	ldr	r2, [r3, #32]
 80069ba:	697b      	ldr	r3, [r7, #20]
 80069bc:	43db      	mvns	r3, r3
 80069be:	401a      	ands	r2, r3
 80069c0:	68fb      	ldr	r3, [r7, #12]
 80069c2:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80069c4:	68fb      	ldr	r3, [r7, #12]
 80069c6:	6a1a      	ldr	r2, [r3, #32]
 80069c8:	68bb      	ldr	r3, [r7, #8]
 80069ca:	f003 031f 	and.w	r3, r3, #31
 80069ce:	6879      	ldr	r1, [r7, #4]
 80069d0:	fa01 f303 	lsl.w	r3, r1, r3
 80069d4:	431a      	orrs	r2, r3
 80069d6:	68fb      	ldr	r3, [r7, #12]
 80069d8:	621a      	str	r2, [r3, #32]
}
 80069da:	bf00      	nop
 80069dc:	371c      	adds	r7, #28
 80069de:	46bd      	mov	sp, r7
 80069e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80069e4:	4770      	bx	lr
	...

080069e8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80069e8:	b480      	push	{r7}
 80069ea:	b085      	sub	sp, #20
 80069ec:	af00      	add	r7, sp, #0
 80069ee:	6078      	str	r0, [r7, #4]
 80069f0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80069f2:	687b      	ldr	r3, [r7, #4]
 80069f4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80069f8:	2b01      	cmp	r3, #1
 80069fa:	d101      	bne.n	8006a00 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80069fc:	2302      	movs	r3, #2
 80069fe:	e05a      	b.n	8006ab6 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8006a00:	687b      	ldr	r3, [r7, #4]
 8006a02:	2201      	movs	r2, #1
 8006a04:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006a08:	687b      	ldr	r3, [r7, #4]
 8006a0a:	2202      	movs	r2, #2
 8006a0c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8006a10:	687b      	ldr	r3, [r7, #4]
 8006a12:	681b      	ldr	r3, [r3, #0]
 8006a14:	685b      	ldr	r3, [r3, #4]
 8006a16:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006a18:	687b      	ldr	r3, [r7, #4]
 8006a1a:	681b      	ldr	r3, [r3, #0]
 8006a1c:	689b      	ldr	r3, [r3, #8]
 8006a1e:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8006a20:	68fb      	ldr	r3, [r7, #12]
 8006a22:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006a26:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8006a28:	683b      	ldr	r3, [r7, #0]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	68fa      	ldr	r2, [r7, #12]
 8006a2e:	4313      	orrs	r3, r2
 8006a30:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8006a32:	687b      	ldr	r3, [r7, #4]
 8006a34:	681b      	ldr	r3, [r3, #0]
 8006a36:	68fa      	ldr	r2, [r7, #12]
 8006a38:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	4a21      	ldr	r2, [pc, #132]	@ (8006ac4 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8006a40:	4293      	cmp	r3, r2
 8006a42:	d022      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	681b      	ldr	r3, [r3, #0]
 8006a48:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006a4c:	d01d      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a4e:	687b      	ldr	r3, [r7, #4]
 8006a50:	681b      	ldr	r3, [r3, #0]
 8006a52:	4a1d      	ldr	r2, [pc, #116]	@ (8006ac8 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8006a54:	4293      	cmp	r3, r2
 8006a56:	d018      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a58:	687b      	ldr	r3, [r7, #4]
 8006a5a:	681b      	ldr	r3, [r3, #0]
 8006a5c:	4a1b      	ldr	r2, [pc, #108]	@ (8006acc <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8006a5e:	4293      	cmp	r3, r2
 8006a60:	d013      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a62:	687b      	ldr	r3, [r7, #4]
 8006a64:	681b      	ldr	r3, [r3, #0]
 8006a66:	4a1a      	ldr	r2, [pc, #104]	@ (8006ad0 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8006a68:	4293      	cmp	r3, r2
 8006a6a:	d00e      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	681b      	ldr	r3, [r3, #0]
 8006a70:	4a18      	ldr	r2, [pc, #96]	@ (8006ad4 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8006a72:	4293      	cmp	r3, r2
 8006a74:	d009      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a76:	687b      	ldr	r3, [r7, #4]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	4a17      	ldr	r2, [pc, #92]	@ (8006ad8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8006a7c:	4293      	cmp	r3, r2
 8006a7e:	d004      	beq.n	8006a8a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8006a80:	687b      	ldr	r3, [r7, #4]
 8006a82:	681b      	ldr	r3, [r3, #0]
 8006a84:	4a15      	ldr	r2, [pc, #84]	@ (8006adc <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8006a86:	4293      	cmp	r3, r2
 8006a88:	d10c      	bne.n	8006aa4 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8006a8a:	68bb      	ldr	r3, [r7, #8]
 8006a8c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006a90:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8006a92:	683b      	ldr	r3, [r7, #0]
 8006a94:	685b      	ldr	r3, [r3, #4]
 8006a96:	68ba      	ldr	r2, [r7, #8]
 8006a98:	4313      	orrs	r3, r2
 8006a9a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8006a9c:	687b      	ldr	r3, [r7, #4]
 8006a9e:	681b      	ldr	r3, [r3, #0]
 8006aa0:	68ba      	ldr	r2, [r7, #8]
 8006aa2:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8006aa4:	687b      	ldr	r3, [r7, #4]
 8006aa6:	2201      	movs	r2, #1
 8006aa8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	2200      	movs	r2, #0
 8006ab0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8006ab4:	2300      	movs	r3, #0
}
 8006ab6:	4618      	mov	r0, r3
 8006ab8:	3714      	adds	r7, #20
 8006aba:	46bd      	mov	sp, r7
 8006abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ac0:	4770      	bx	lr
 8006ac2:	bf00      	nop
 8006ac4:	40010000 	.word	0x40010000
 8006ac8:	40000400 	.word	0x40000400
 8006acc:	40000800 	.word	0x40000800
 8006ad0:	40000c00 	.word	0x40000c00
 8006ad4:	40010400 	.word	0x40010400
 8006ad8:	40014000 	.word	0x40014000
 8006adc:	40001800 	.word	0x40001800

08006ae0 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8006ae0:	b480      	push	{r7}
 8006ae2:	b083      	sub	sp, #12
 8006ae4:	af00      	add	r7, sp, #0
 8006ae6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8006ae8:	bf00      	nop
 8006aea:	370c      	adds	r7, #12
 8006aec:	46bd      	mov	sp, r7
 8006aee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006af2:	4770      	bx	lr

08006af4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8006af4:	b480      	push	{r7}
 8006af6:	b083      	sub	sp, #12
 8006af8:	af00      	add	r7, sp, #0
 8006afa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8006afc:	bf00      	nop
 8006afe:	370c      	adds	r7, #12
 8006b00:	46bd      	mov	sp, r7
 8006b02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b06:	4770      	bx	lr

08006b08 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006b08:	b084      	sub	sp, #16
 8006b0a:	b580      	push	{r7, lr}
 8006b0c:	b084      	sub	sp, #16
 8006b0e:	af00      	add	r7, sp, #0
 8006b10:	6078      	str	r0, [r7, #4]
 8006b12:	f107 001c 	add.w	r0, r7, #28
 8006b16:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006b1a:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8006b1e:	2b01      	cmp	r3, #1
 8006b20:	d123      	bne.n	8006b6a <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b26:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b2a:	687b      	ldr	r3, [r7, #4]
 8006b2c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8006b2e:	687b      	ldr	r3, [r7, #4]
 8006b30:	68db      	ldr	r3, [r3, #12]
 8006b32:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 8006b36:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006b3a:	687a      	ldr	r2, [r7, #4]
 8006b3c:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8006b3e:	687b      	ldr	r3, [r7, #4]
 8006b40:	68db      	ldr	r3, [r3, #12]
 8006b42:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8006b46:	687b      	ldr	r3, [r7, #4]
 8006b48:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8006b4a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8006b4e:	2b01      	cmp	r3, #1
 8006b50:	d105      	bne.n	8006b5e <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	68db      	ldr	r3, [r3, #12]
 8006b56:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b5e:	6878      	ldr	r0, [r7, #4]
 8006b60:	f001 fae8 	bl	8008134 <USB_CoreReset>
 8006b64:	4603      	mov	r3, r0
 8006b66:	73fb      	strb	r3, [r7, #15]
 8006b68:	e01b      	b.n	8006ba2 <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	68db      	ldr	r3, [r3, #12]
 8006b6e:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f001 fadc 	bl	8008134 <USB_CoreReset>
 8006b7c:	4603      	mov	r3, r0
 8006b7e:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 8006b80:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8006b84:	2b00      	cmp	r3, #0
 8006b86:	d106      	bne.n	8006b96 <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8006b88:	687b      	ldr	r3, [r7, #4]
 8006b8a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b8c:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	639a      	str	r2, [r3, #56]	@ 0x38
 8006b94:	e005      	b.n	8006ba2 <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 8006b96:	687b      	ldr	r3, [r7, #4]
 8006b98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006b9a:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 8006ba2:	7fbb      	ldrb	r3, [r7, #30]
 8006ba4:	2b01      	cmp	r3, #1
 8006ba6:	d10b      	bne.n	8006bc0 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	689b      	ldr	r3, [r3, #8]
 8006bac:	f043 0206 	orr.w	r2, r3, #6
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	689b      	ldr	r3, [r3, #8]
 8006bb8:	f043 0220 	orr.w	r2, r3, #32
 8006bbc:	687b      	ldr	r3, [r7, #4]
 8006bbe:	609a      	str	r2, [r3, #8]
  }

  return ret;
 8006bc0:	7bfb      	ldrb	r3, [r7, #15]
}
 8006bc2:	4618      	mov	r0, r3
 8006bc4:	3710      	adds	r7, #16
 8006bc6:	46bd      	mov	sp, r7
 8006bc8:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8006bcc:	b004      	add	sp, #16
 8006bce:	4770      	bx	lr

08006bd0 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 8006bd0:	b480      	push	{r7}
 8006bd2:	b087      	sub	sp, #28
 8006bd4:	af00      	add	r7, sp, #0
 8006bd6:	60f8      	str	r0, [r7, #12]
 8006bd8:	60b9      	str	r1, [r7, #8]
 8006bda:	4613      	mov	r3, r2
 8006bdc:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8006bde:	79fb      	ldrb	r3, [r7, #7]
 8006be0:	2b02      	cmp	r3, #2
 8006be2:	d165      	bne.n	8006cb0 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 8006be4:	68bb      	ldr	r3, [r7, #8]
 8006be6:	4a41      	ldr	r2, [pc, #260]	@ (8006cec <USB_SetTurnaroundTime+0x11c>)
 8006be8:	4293      	cmp	r3, r2
 8006bea:	d906      	bls.n	8006bfa <USB_SetTurnaroundTime+0x2a>
 8006bec:	68bb      	ldr	r3, [r7, #8]
 8006bee:	4a40      	ldr	r2, [pc, #256]	@ (8006cf0 <USB_SetTurnaroundTime+0x120>)
 8006bf0:	4293      	cmp	r3, r2
 8006bf2:	d202      	bcs.n	8006bfa <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 8006bf4:	230f      	movs	r3, #15
 8006bf6:	617b      	str	r3, [r7, #20]
 8006bf8:	e062      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8006bfa:	68bb      	ldr	r3, [r7, #8]
 8006bfc:	4a3c      	ldr	r2, [pc, #240]	@ (8006cf0 <USB_SetTurnaroundTime+0x120>)
 8006bfe:	4293      	cmp	r3, r2
 8006c00:	d306      	bcc.n	8006c10 <USB_SetTurnaroundTime+0x40>
 8006c02:	68bb      	ldr	r3, [r7, #8]
 8006c04:	4a3b      	ldr	r2, [pc, #236]	@ (8006cf4 <USB_SetTurnaroundTime+0x124>)
 8006c06:	4293      	cmp	r3, r2
 8006c08:	d202      	bcs.n	8006c10 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8006c0a:	230e      	movs	r3, #14
 8006c0c:	617b      	str	r3, [r7, #20]
 8006c0e:	e057      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8006c10:	68bb      	ldr	r3, [r7, #8]
 8006c12:	4a38      	ldr	r2, [pc, #224]	@ (8006cf4 <USB_SetTurnaroundTime+0x124>)
 8006c14:	4293      	cmp	r3, r2
 8006c16:	d306      	bcc.n	8006c26 <USB_SetTurnaroundTime+0x56>
 8006c18:	68bb      	ldr	r3, [r7, #8]
 8006c1a:	4a37      	ldr	r2, [pc, #220]	@ (8006cf8 <USB_SetTurnaroundTime+0x128>)
 8006c1c:	4293      	cmp	r3, r2
 8006c1e:	d202      	bcs.n	8006c26 <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8006c20:	230d      	movs	r3, #13
 8006c22:	617b      	str	r3, [r7, #20]
 8006c24:	e04c      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 8006c26:	68bb      	ldr	r3, [r7, #8]
 8006c28:	4a33      	ldr	r2, [pc, #204]	@ (8006cf8 <USB_SetTurnaroundTime+0x128>)
 8006c2a:	4293      	cmp	r3, r2
 8006c2c:	d306      	bcc.n	8006c3c <USB_SetTurnaroundTime+0x6c>
 8006c2e:	68bb      	ldr	r3, [r7, #8]
 8006c30:	4a32      	ldr	r2, [pc, #200]	@ (8006cfc <USB_SetTurnaroundTime+0x12c>)
 8006c32:	4293      	cmp	r3, r2
 8006c34:	d802      	bhi.n	8006c3c <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 8006c36:	230c      	movs	r3, #12
 8006c38:	617b      	str	r3, [r7, #20]
 8006c3a:	e041      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8006c3c:	68bb      	ldr	r3, [r7, #8]
 8006c3e:	4a2f      	ldr	r2, [pc, #188]	@ (8006cfc <USB_SetTurnaroundTime+0x12c>)
 8006c40:	4293      	cmp	r3, r2
 8006c42:	d906      	bls.n	8006c52 <USB_SetTurnaroundTime+0x82>
 8006c44:	68bb      	ldr	r3, [r7, #8]
 8006c46:	4a2e      	ldr	r2, [pc, #184]	@ (8006d00 <USB_SetTurnaroundTime+0x130>)
 8006c48:	4293      	cmp	r3, r2
 8006c4a:	d802      	bhi.n	8006c52 <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8006c4c:	230b      	movs	r3, #11
 8006c4e:	617b      	str	r3, [r7, #20]
 8006c50:	e036      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 8006c52:	68bb      	ldr	r3, [r7, #8]
 8006c54:	4a2a      	ldr	r2, [pc, #168]	@ (8006d00 <USB_SetTurnaroundTime+0x130>)
 8006c56:	4293      	cmp	r3, r2
 8006c58:	d906      	bls.n	8006c68 <USB_SetTurnaroundTime+0x98>
 8006c5a:	68bb      	ldr	r3, [r7, #8]
 8006c5c:	4a29      	ldr	r2, [pc, #164]	@ (8006d04 <USB_SetTurnaroundTime+0x134>)
 8006c5e:	4293      	cmp	r3, r2
 8006c60:	d802      	bhi.n	8006c68 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 8006c62:	230a      	movs	r3, #10
 8006c64:	617b      	str	r3, [r7, #20]
 8006c66:	e02b      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8006c68:	68bb      	ldr	r3, [r7, #8]
 8006c6a:	4a26      	ldr	r2, [pc, #152]	@ (8006d04 <USB_SetTurnaroundTime+0x134>)
 8006c6c:	4293      	cmp	r3, r2
 8006c6e:	d906      	bls.n	8006c7e <USB_SetTurnaroundTime+0xae>
 8006c70:	68bb      	ldr	r3, [r7, #8]
 8006c72:	4a25      	ldr	r2, [pc, #148]	@ (8006d08 <USB_SetTurnaroundTime+0x138>)
 8006c74:	4293      	cmp	r3, r2
 8006c76:	d202      	bcs.n	8006c7e <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 8006c78:	2309      	movs	r3, #9
 8006c7a:	617b      	str	r3, [r7, #20]
 8006c7c:	e020      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 8006c7e:	68bb      	ldr	r3, [r7, #8]
 8006c80:	4a21      	ldr	r2, [pc, #132]	@ (8006d08 <USB_SetTurnaroundTime+0x138>)
 8006c82:	4293      	cmp	r3, r2
 8006c84:	d306      	bcc.n	8006c94 <USB_SetTurnaroundTime+0xc4>
 8006c86:	68bb      	ldr	r3, [r7, #8]
 8006c88:	4a20      	ldr	r2, [pc, #128]	@ (8006d0c <USB_SetTurnaroundTime+0x13c>)
 8006c8a:	4293      	cmp	r3, r2
 8006c8c:	d802      	bhi.n	8006c94 <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 8006c8e:	2308      	movs	r3, #8
 8006c90:	617b      	str	r3, [r7, #20]
 8006c92:	e015      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 8006c94:	68bb      	ldr	r3, [r7, #8]
 8006c96:	4a1d      	ldr	r2, [pc, #116]	@ (8006d0c <USB_SetTurnaroundTime+0x13c>)
 8006c98:	4293      	cmp	r3, r2
 8006c9a:	d906      	bls.n	8006caa <USB_SetTurnaroundTime+0xda>
 8006c9c:	68bb      	ldr	r3, [r7, #8]
 8006c9e:	4a1c      	ldr	r2, [pc, #112]	@ (8006d10 <USB_SetTurnaroundTime+0x140>)
 8006ca0:	4293      	cmp	r3, r2
 8006ca2:	d202      	bcs.n	8006caa <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 8006ca4:	2307      	movs	r3, #7
 8006ca6:	617b      	str	r3, [r7, #20]
 8006ca8:	e00a      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 8006caa:	2306      	movs	r3, #6
 8006cac:	617b      	str	r3, [r7, #20]
 8006cae:	e007      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 8006cb0:	79fb      	ldrb	r3, [r7, #7]
 8006cb2:	2b00      	cmp	r3, #0
 8006cb4:	d102      	bne.n	8006cbc <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 8006cb6:	2309      	movs	r3, #9
 8006cb8:	617b      	str	r3, [r7, #20]
 8006cba:	e001      	b.n	8006cc0 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 8006cbc:	2309      	movs	r3, #9
 8006cbe:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 8006cc0:	68fb      	ldr	r3, [r7, #12]
 8006cc2:	68db      	ldr	r3, [r3, #12]
 8006cc4:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	68da      	ldr	r2, [r3, #12]
 8006cd0:	697b      	ldr	r3, [r7, #20]
 8006cd2:	029b      	lsls	r3, r3, #10
 8006cd4:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8006cd8:	431a      	orrs	r2, r3
 8006cda:	68fb      	ldr	r3, [r7, #12]
 8006cdc:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8006cde:	2300      	movs	r3, #0
}
 8006ce0:	4618      	mov	r0, r3
 8006ce2:	371c      	adds	r7, #28
 8006ce4:	46bd      	mov	sp, r7
 8006ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006cea:	4770      	bx	lr
 8006cec:	00d8acbf 	.word	0x00d8acbf
 8006cf0:	00e4e1c0 	.word	0x00e4e1c0
 8006cf4:	00f42400 	.word	0x00f42400
 8006cf8:	01067380 	.word	0x01067380
 8006cfc:	011a499f 	.word	0x011a499f
 8006d00:	01312cff 	.word	0x01312cff
 8006d04:	014ca43f 	.word	0x014ca43f
 8006d08:	016e3600 	.word	0x016e3600
 8006d0c:	01a6ab1f 	.word	0x01a6ab1f
 8006d10:	01e84800 	.word	0x01e84800

08006d14 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d14:	b480      	push	{r7}
 8006d16:	b083      	sub	sp, #12
 8006d18:	af00      	add	r7, sp, #0
 8006d1a:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	689b      	ldr	r3, [r3, #8]
 8006d20:	f043 0201 	orr.w	r2, r3, #1
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d28:	2300      	movs	r3, #0
}
 8006d2a:	4618      	mov	r0, r3
 8006d2c:	370c      	adds	r7, #12
 8006d2e:	46bd      	mov	sp, r7
 8006d30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d34:	4770      	bx	lr

08006d36 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 8006d36:	b480      	push	{r7}
 8006d38:	b083      	sub	sp, #12
 8006d3a:	af00      	add	r7, sp, #0
 8006d3c:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	689b      	ldr	r3, [r3, #8]
 8006d42:	f023 0201 	bic.w	r2, r3, #1
 8006d46:	687b      	ldr	r3, [r7, #4]
 8006d48:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8006d4a:	2300      	movs	r3, #0
}
 8006d4c:	4618      	mov	r0, r3
 8006d4e:	370c      	adds	r7, #12
 8006d50:	46bd      	mov	sp, r7
 8006d52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d56:	4770      	bx	lr

08006d58 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8006d58:	b580      	push	{r7, lr}
 8006d5a:	b084      	sub	sp, #16
 8006d5c:	af00      	add	r7, sp, #0
 8006d5e:	6078      	str	r0, [r7, #4]
 8006d60:	460b      	mov	r3, r1
 8006d62:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 8006d64:	2300      	movs	r3, #0
 8006d66:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8006d68:	687b      	ldr	r3, [r7, #4]
 8006d6a:	68db      	ldr	r3, [r3, #12]
 8006d6c:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8006d70:	687b      	ldr	r3, [r7, #4]
 8006d72:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 8006d74:	78fb      	ldrb	r3, [r7, #3]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	d115      	bne.n	8006da6 <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	68db      	ldr	r3, [r3, #12]
 8006d7e:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006d86:	200a      	movs	r0, #10
 8006d88:	f7fb fb84 	bl	8002494 <HAL_Delay>
      ms += 10U;
 8006d8c:	68fb      	ldr	r3, [r7, #12]
 8006d8e:	330a      	adds	r3, #10
 8006d90:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006d92:	6878      	ldr	r0, [r7, #4]
 8006d94:	f001 f93f 	bl	8008016 <USB_GetMode>
 8006d98:	4603      	mov	r3, r0
 8006d9a:	2b01      	cmp	r3, #1
 8006d9c:	d01e      	beq.n	8006ddc <USB_SetCurrentMode+0x84>
 8006d9e:	68fb      	ldr	r3, [r7, #12]
 8006da0:	2bc7      	cmp	r3, #199	@ 0xc7
 8006da2:	d9f0      	bls.n	8006d86 <USB_SetCurrentMode+0x2e>
 8006da4:	e01a      	b.n	8006ddc <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 8006da6:	78fb      	ldrb	r3, [r7, #3]
 8006da8:	2b00      	cmp	r3, #0
 8006daa:	d115      	bne.n	8006dd8 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	68db      	ldr	r3, [r3, #12]
 8006db0:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 8006db4:	687b      	ldr	r3, [r7, #4]
 8006db6:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 8006db8:	200a      	movs	r0, #10
 8006dba:	f7fb fb6b 	bl	8002494 <HAL_Delay>
      ms += 10U;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	330a      	adds	r3, #10
 8006dc2:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 8006dc4:	6878      	ldr	r0, [r7, #4]
 8006dc6:	f001 f926 	bl	8008016 <USB_GetMode>
 8006dca:	4603      	mov	r3, r0
 8006dcc:	2b00      	cmp	r3, #0
 8006dce:	d005      	beq.n	8006ddc <USB_SetCurrentMode+0x84>
 8006dd0:	68fb      	ldr	r3, [r7, #12]
 8006dd2:	2bc7      	cmp	r3, #199	@ 0xc7
 8006dd4:	d9f0      	bls.n	8006db8 <USB_SetCurrentMode+0x60>
 8006dd6:	e001      	b.n	8006ddc <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8006dd8:	2301      	movs	r3, #1
 8006dda:	e005      	b.n	8006de8 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8006ddc:	68fb      	ldr	r3, [r7, #12]
 8006dde:	2bc8      	cmp	r3, #200	@ 0xc8
 8006de0:	d101      	bne.n	8006de6 <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 8006de2:	2301      	movs	r3, #1
 8006de4:	e000      	b.n	8006de8 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 8006de6:	2300      	movs	r3, #0
}
 8006de8:	4618      	mov	r0, r3
 8006dea:	3710      	adds	r7, #16
 8006dec:	46bd      	mov	sp, r7
 8006dee:	bd80      	pop	{r7, pc}

08006df0 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8006df0:	b084      	sub	sp, #16
 8006df2:	b580      	push	{r7, lr}
 8006df4:	b086      	sub	sp, #24
 8006df6:	af00      	add	r7, sp, #0
 8006df8:	6078      	str	r0, [r7, #4]
 8006dfa:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8006dfe:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 8006e02:	2300      	movs	r3, #0
 8006e04:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8006e0a:	2300      	movs	r3, #0
 8006e0c:	613b      	str	r3, [r7, #16]
 8006e0e:	e009      	b.n	8006e24 <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8006e10:	687a      	ldr	r2, [r7, #4]
 8006e12:	693b      	ldr	r3, [r7, #16]
 8006e14:	3340      	adds	r3, #64	@ 0x40
 8006e16:	009b      	lsls	r3, r3, #2
 8006e18:	4413      	add	r3, r2
 8006e1a:	2200      	movs	r2, #0
 8006e1c:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8006e1e:	693b      	ldr	r3, [r7, #16]
 8006e20:	3301      	adds	r3, #1
 8006e22:	613b      	str	r3, [r7, #16]
 8006e24:	693b      	ldr	r3, [r7, #16]
 8006e26:	2b0e      	cmp	r3, #14
 8006e28:	d9f2      	bls.n	8006e10 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8006e2a:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8006e2e:	2b00      	cmp	r3, #0
 8006e30:	d11c      	bne.n	8006e6c <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8006e32:	68fb      	ldr	r3, [r7, #12]
 8006e34:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006e38:	685b      	ldr	r3, [r3, #4]
 8006e3a:	68fa      	ldr	r2, [r7, #12]
 8006e3c:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8006e40:	f043 0302 	orr.w	r3, r3, #2
 8006e44:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 8006e46:	687b      	ldr	r3, [r7, #4]
 8006e48:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e4a:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8006e4e:	687b      	ldr	r3, [r7, #4]
 8006e50:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e56:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8006e5a:	687b      	ldr	r3, [r7, #4]
 8006e5c:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8006e5e:	687b      	ldr	r3, [r7, #4]
 8006e60:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e62:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 8006e66:	687b      	ldr	r3, [r7, #4]
 8006e68:	639a      	str	r2, [r3, #56]	@ 0x38
 8006e6a:	e00b      	b.n	8006e84 <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e70:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e7c:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 8006e80:	687b      	ldr	r3, [r7, #4]
 8006e82:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 8006e84:	68fb      	ldr	r3, [r7, #12]
 8006e86:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8006e8a:	461a      	mov	r2, r3
 8006e8c:	2300      	movs	r3, #0
 8006e8e:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8006e90:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 8006e94:	2b01      	cmp	r3, #1
 8006e96:	d10d      	bne.n	8006eb4 <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 8006e98:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8006e9c:	2b00      	cmp	r3, #0
 8006e9e:	d104      	bne.n	8006eaa <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 8006ea0:	2100      	movs	r1, #0
 8006ea2:	6878      	ldr	r0, [r7, #4]
 8006ea4:	f000 f968 	bl	8007178 <USB_SetDevSpeed>
 8006ea8:	e008      	b.n	8006ebc <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 8006eaa:	2101      	movs	r1, #1
 8006eac:	6878      	ldr	r0, [r7, #4]
 8006eae:	f000 f963 	bl	8007178 <USB_SetDevSpeed>
 8006eb2:	e003      	b.n	8006ebc <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 8006eb4:	2103      	movs	r1, #3
 8006eb6:	6878      	ldr	r0, [r7, #4]
 8006eb8:	f000 f95e 	bl	8007178 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 8006ebc:	2110      	movs	r1, #16
 8006ebe:	6878      	ldr	r0, [r7, #4]
 8006ec0:	f000 f8fa 	bl	80070b8 <USB_FlushTxFifo>
 8006ec4:	4603      	mov	r3, r0
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	d001      	beq.n	8006ece <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 8006eca:	2301      	movs	r3, #1
 8006ecc:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 8006ece:	6878      	ldr	r0, [r7, #4]
 8006ed0:	f000 f924 	bl	800711c <USB_FlushRxFifo>
 8006ed4:	4603      	mov	r3, r0
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d001      	beq.n	8006ede <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8006eda:	2301      	movs	r3, #1
 8006edc:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8006ede:	68fb      	ldr	r3, [r7, #12]
 8006ee0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ee4:	461a      	mov	r2, r3
 8006ee6:	2300      	movs	r3, #0
 8006ee8:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8006eea:	68fb      	ldr	r3, [r7, #12]
 8006eec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006ef0:	461a      	mov	r2, r3
 8006ef2:	2300      	movs	r3, #0
 8006ef4:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8006efc:	461a      	mov	r2, r3
 8006efe:	2300      	movs	r3, #0
 8006f00:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f02:	2300      	movs	r3, #0
 8006f04:	613b      	str	r3, [r7, #16]
 8006f06:	e043      	b.n	8006f90 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8006f08:	693b      	ldr	r3, [r7, #16]
 8006f0a:	015a      	lsls	r2, r3, #5
 8006f0c:	68fb      	ldr	r3, [r7, #12]
 8006f0e:	4413      	add	r3, r2
 8006f10:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f14:	681b      	ldr	r3, [r3, #0]
 8006f16:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006f1a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006f1e:	d118      	bne.n	8006f52 <USB_DevInit+0x162>
    {
      if (i == 0U)
 8006f20:	693b      	ldr	r3, [r7, #16]
 8006f22:	2b00      	cmp	r3, #0
 8006f24:	d10a      	bne.n	8006f3c <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 8006f26:	693b      	ldr	r3, [r7, #16]
 8006f28:	015a      	lsls	r2, r3, #5
 8006f2a:	68fb      	ldr	r3, [r7, #12]
 8006f2c:	4413      	add	r3, r2
 8006f2e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f32:	461a      	mov	r2, r3
 8006f34:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006f38:	6013      	str	r3, [r2, #0]
 8006f3a:	e013      	b.n	8006f64 <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8006f3c:	693b      	ldr	r3, [r7, #16]
 8006f3e:	015a      	lsls	r2, r3, #5
 8006f40:	68fb      	ldr	r3, [r7, #12]
 8006f42:	4413      	add	r3, r2
 8006f44:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f48:	461a      	mov	r2, r3
 8006f4a:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006f4e:	6013      	str	r3, [r2, #0]
 8006f50:	e008      	b.n	8006f64 <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 8006f52:	693b      	ldr	r3, [r7, #16]
 8006f54:	015a      	lsls	r2, r3, #5
 8006f56:	68fb      	ldr	r3, [r7, #12]
 8006f58:	4413      	add	r3, r2
 8006f5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f5e:	461a      	mov	r2, r3
 8006f60:	2300      	movs	r3, #0
 8006f62:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 8006f64:	693b      	ldr	r3, [r7, #16]
 8006f66:	015a      	lsls	r2, r3, #5
 8006f68:	68fb      	ldr	r3, [r7, #12]
 8006f6a:	4413      	add	r3, r2
 8006f6c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f70:	461a      	mov	r2, r3
 8006f72:	2300      	movs	r3, #0
 8006f74:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 8006f76:	693b      	ldr	r3, [r7, #16]
 8006f78:	015a      	lsls	r2, r3, #5
 8006f7a:	68fb      	ldr	r3, [r7, #12]
 8006f7c:	4413      	add	r3, r2
 8006f7e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8006f82:	461a      	mov	r2, r3
 8006f84:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8006f88:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f8a:	693b      	ldr	r3, [r7, #16]
 8006f8c:	3301      	adds	r3, #1
 8006f8e:	613b      	str	r3, [r7, #16]
 8006f90:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8006f94:	461a      	mov	r2, r3
 8006f96:	693b      	ldr	r3, [r7, #16]
 8006f98:	4293      	cmp	r3, r2
 8006f9a:	d3b5      	bcc.n	8006f08 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 8006f9c:	2300      	movs	r3, #0
 8006f9e:	613b      	str	r3, [r7, #16]
 8006fa0:	e043      	b.n	800702a <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8006fa2:	693b      	ldr	r3, [r7, #16]
 8006fa4:	015a      	lsls	r2, r3, #5
 8006fa6:	68fb      	ldr	r3, [r7, #12]
 8006fa8:	4413      	add	r3, r2
 8006faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fae:	681b      	ldr	r3, [r3, #0]
 8006fb0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8006fb4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8006fb8:	d118      	bne.n	8006fec <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 8006fba:	693b      	ldr	r3, [r7, #16]
 8006fbc:	2b00      	cmp	r3, #0
 8006fbe:	d10a      	bne.n	8006fd6 <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 8006fc0:	693b      	ldr	r3, [r7, #16]
 8006fc2:	015a      	lsls	r2, r3, #5
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	4413      	add	r3, r2
 8006fc8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fcc:	461a      	mov	r2, r3
 8006fce:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8006fd2:	6013      	str	r3, [r2, #0]
 8006fd4:	e013      	b.n	8006ffe <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 8006fd6:	693b      	ldr	r3, [r7, #16]
 8006fd8:	015a      	lsls	r2, r3, #5
 8006fda:	68fb      	ldr	r3, [r7, #12]
 8006fdc:	4413      	add	r3, r2
 8006fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006fe2:	461a      	mov	r2, r3
 8006fe4:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8006fe8:	6013      	str	r3, [r2, #0]
 8006fea:	e008      	b.n	8006ffe <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8006fec:	693b      	ldr	r3, [r7, #16]
 8006fee:	015a      	lsls	r2, r3, #5
 8006ff0:	68fb      	ldr	r3, [r7, #12]
 8006ff2:	4413      	add	r3, r2
 8006ff4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	2300      	movs	r3, #0
 8006ffc:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8006ffe:	693b      	ldr	r3, [r7, #16]
 8007000:	015a      	lsls	r2, r3, #5
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	4413      	add	r3, r2
 8007006:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800700a:	461a      	mov	r2, r3
 800700c:	2300      	movs	r3, #0
 800700e:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8007010:	693b      	ldr	r3, [r7, #16]
 8007012:	015a      	lsls	r2, r3, #5
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	4413      	add	r3, r2
 8007018:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800701c:	461a      	mov	r2, r3
 800701e:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 8007022:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 8007024:	693b      	ldr	r3, [r7, #16]
 8007026:	3301      	adds	r3, #1
 8007028:	613b      	str	r3, [r7, #16]
 800702a:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 800702e:	461a      	mov	r2, r3
 8007030:	693b      	ldr	r3, [r7, #16]
 8007032:	4293      	cmp	r3, r2
 8007034:	d3b5      	bcc.n	8006fa2 <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800703c:	691b      	ldr	r3, [r3, #16]
 800703e:	68fa      	ldr	r2, [r7, #12]
 8007040:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007044:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007048:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 800704a:	687b      	ldr	r3, [r7, #4]
 800704c:	2200      	movs	r2, #0
 800704e:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8007050:	687b      	ldr	r3, [r7, #4]
 8007052:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 8007056:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8007058:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 800705c:	2b00      	cmp	r3, #0
 800705e:	d105      	bne.n	800706c <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	699b      	ldr	r3, [r3, #24]
 8007064:	f043 0210 	orr.w	r2, r3, #16
 8007068:	687b      	ldr	r3, [r7, #4]
 800706a:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 800706c:	687b      	ldr	r3, [r7, #4]
 800706e:	699a      	ldr	r2, [r3, #24]
 8007070:	4b10      	ldr	r3, [pc, #64]	@ (80070b4 <USB_DevInit+0x2c4>)
 8007072:	4313      	orrs	r3, r2
 8007074:	687a      	ldr	r2, [r7, #4]
 8007076:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 8007078:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 800707c:	2b00      	cmp	r3, #0
 800707e:	d005      	beq.n	800708c <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 8007080:	687b      	ldr	r3, [r7, #4]
 8007082:	699b      	ldr	r3, [r3, #24]
 8007084:	f043 0208 	orr.w	r2, r3, #8
 8007088:	687b      	ldr	r3, [r7, #4]
 800708a:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 800708c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8007090:	2b01      	cmp	r3, #1
 8007092:	d107      	bne.n	80070a4 <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 8007094:	687b      	ldr	r3, [r7, #4]
 8007096:	699b      	ldr	r3, [r3, #24]
 8007098:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800709c:	f043 0304 	orr.w	r3, r3, #4
 80070a0:	687a      	ldr	r2, [r7, #4]
 80070a2:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80070a4:	7dfb      	ldrb	r3, [r7, #23]
}
 80070a6:	4618      	mov	r0, r3
 80070a8:	3718      	adds	r7, #24
 80070aa:	46bd      	mov	sp, r7
 80070ac:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80070b0:	b004      	add	sp, #16
 80070b2:	4770      	bx	lr
 80070b4:	803c3800 	.word	0x803c3800

080070b8 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80070b8:	b480      	push	{r7}
 80070ba:	b085      	sub	sp, #20
 80070bc:	af00      	add	r7, sp, #0
 80070be:	6078      	str	r0, [r7, #4]
 80070c0:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80070c2:	2300      	movs	r3, #0
 80070c4:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80070c6:	68fb      	ldr	r3, [r7, #12]
 80070c8:	3301      	adds	r3, #1
 80070ca:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070d2:	d901      	bls.n	80070d8 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80070d4:	2303      	movs	r3, #3
 80070d6:	e01b      	b.n	8007110 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 80070d8:	687b      	ldr	r3, [r7, #4]
 80070da:	691b      	ldr	r3, [r3, #16]
 80070dc:	2b00      	cmp	r3, #0
 80070de:	daf2      	bge.n	80070c6 <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 80070e0:	2300      	movs	r3, #0
 80070e2:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 80070e4:	683b      	ldr	r3, [r7, #0]
 80070e6:	019b      	lsls	r3, r3, #6
 80070e8:	f043 0220 	orr.w	r2, r3, #32
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 80070f0:	68fb      	ldr	r3, [r7, #12]
 80070f2:	3301      	adds	r3, #1
 80070f4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80070fc:	d901      	bls.n	8007102 <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 80070fe:	2303      	movs	r3, #3
 8007100:	e006      	b.n	8007110 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 8007102:	687b      	ldr	r3, [r7, #4]
 8007104:	691b      	ldr	r3, [r3, #16]
 8007106:	f003 0320 	and.w	r3, r3, #32
 800710a:	2b20      	cmp	r3, #32
 800710c:	d0f0      	beq.n	80070f0 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 800710e:	2300      	movs	r3, #0
}
 8007110:	4618      	mov	r0, r3
 8007112:	3714      	adds	r7, #20
 8007114:	46bd      	mov	sp, r7
 8007116:	f85d 7b04 	ldr.w	r7, [sp], #4
 800711a:	4770      	bx	lr

0800711c <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 800711c:	b480      	push	{r7}
 800711e:	b085      	sub	sp, #20
 8007120:	af00      	add	r7, sp, #0
 8007122:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 8007124:	2300      	movs	r3, #0
 8007126:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8007128:	68fb      	ldr	r3, [r7, #12]
 800712a:	3301      	adds	r3, #1
 800712c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007134:	d901      	bls.n	800713a <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 8007136:	2303      	movs	r3, #3
 8007138:	e018      	b.n	800716c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800713a:	687b      	ldr	r3, [r7, #4]
 800713c:	691b      	ldr	r3, [r3, #16]
 800713e:	2b00      	cmp	r3, #0
 8007140:	daf2      	bge.n	8007128 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 8007142:	2300      	movs	r3, #0
 8007144:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 8007146:	687b      	ldr	r3, [r7, #4]
 8007148:	2210      	movs	r2, #16
 800714a:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800714c:	68fb      	ldr	r3, [r7, #12]
 800714e:	3301      	adds	r3, #1
 8007150:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8007152:	68fb      	ldr	r3, [r7, #12]
 8007154:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8007158:	d901      	bls.n	800715e <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 800715a:	2303      	movs	r3, #3
 800715c:	e006      	b.n	800716c <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 800715e:	687b      	ldr	r3, [r7, #4]
 8007160:	691b      	ldr	r3, [r3, #16]
 8007162:	f003 0310 	and.w	r3, r3, #16
 8007166:	2b10      	cmp	r3, #16
 8007168:	d0f0      	beq.n	800714c <USB_FlushRxFifo+0x30>

  return HAL_OK;
 800716a:	2300      	movs	r3, #0
}
 800716c:	4618      	mov	r0, r3
 800716e:	3714      	adds	r7, #20
 8007170:	46bd      	mov	sp, r7
 8007172:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007176:	4770      	bx	lr

08007178 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 8007178:	b480      	push	{r7}
 800717a:	b085      	sub	sp, #20
 800717c:	af00      	add	r7, sp, #0
 800717e:	6078      	str	r0, [r7, #4]
 8007180:	460b      	mov	r3, r1
 8007182:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800718e:	681a      	ldr	r2, [r3, #0]
 8007190:	78fb      	ldrb	r3, [r7, #3]
 8007192:	68f9      	ldr	r1, [r7, #12]
 8007194:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007198:	4313      	orrs	r3, r2
 800719a:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 800719c:	2300      	movs	r3, #0
}
 800719e:	4618      	mov	r0, r3
 80071a0:	3714      	adds	r7, #20
 80071a2:	46bd      	mov	sp, r7
 80071a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071a8:	4770      	bx	lr

080071aa <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80071aa:	b480      	push	{r7}
 80071ac:	b087      	sub	sp, #28
 80071ae:	af00      	add	r7, sp, #0
 80071b0:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80071b6:	693b      	ldr	r3, [r7, #16]
 80071b8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80071bc:	689b      	ldr	r3, [r3, #8]
 80071be:	f003 0306 	and.w	r3, r3, #6
 80071c2:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d102      	bne.n	80071d0 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80071ca:	2300      	movs	r3, #0
 80071cc:	75fb      	strb	r3, [r7, #23]
 80071ce:	e00a      	b.n	80071e6 <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80071d0:	68fb      	ldr	r3, [r7, #12]
 80071d2:	2b02      	cmp	r3, #2
 80071d4:	d002      	beq.n	80071dc <USB_GetDevSpeed+0x32>
 80071d6:	68fb      	ldr	r3, [r7, #12]
 80071d8:	2b06      	cmp	r3, #6
 80071da:	d102      	bne.n	80071e2 <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 80071dc:	2302      	movs	r3, #2
 80071de:	75fb      	strb	r3, [r7, #23]
 80071e0:	e001      	b.n	80071e6 <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 80071e2:	230f      	movs	r3, #15
 80071e4:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 80071e6:	7dfb      	ldrb	r3, [r7, #23]
}
 80071e8:	4618      	mov	r0, r3
 80071ea:	371c      	adds	r7, #28
 80071ec:	46bd      	mov	sp, r7
 80071ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071f2:	4770      	bx	lr

080071f4 <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 80071f4:	b480      	push	{r7}
 80071f6:	b085      	sub	sp, #20
 80071f8:	af00      	add	r7, sp, #0
 80071fa:	6078      	str	r0, [r7, #4]
 80071fc:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80071fe:	687b      	ldr	r3, [r7, #4]
 8007200:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007202:	683b      	ldr	r3, [r7, #0]
 8007204:	781b      	ldrb	r3, [r3, #0]
 8007206:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007208:	683b      	ldr	r3, [r7, #0]
 800720a:	785b      	ldrb	r3, [r3, #1]
 800720c:	2b01      	cmp	r3, #1
 800720e:	d13a      	bne.n	8007286 <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8007210:	68fb      	ldr	r3, [r7, #12]
 8007212:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007216:	69da      	ldr	r2, [r3, #28]
 8007218:	683b      	ldr	r3, [r7, #0]
 800721a:	781b      	ldrb	r3, [r3, #0]
 800721c:	f003 030f 	and.w	r3, r3, #15
 8007220:	2101      	movs	r1, #1
 8007222:	fa01 f303 	lsl.w	r3, r1, r3
 8007226:	b29b      	uxth	r3, r3
 8007228:	68f9      	ldr	r1, [r7, #12]
 800722a:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800722e:	4313      	orrs	r3, r2
 8007230:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 8007232:	68bb      	ldr	r3, [r7, #8]
 8007234:	015a      	lsls	r2, r3, #5
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	4413      	add	r3, r2
 800723a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800723e:	681b      	ldr	r3, [r3, #0]
 8007240:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007244:	2b00      	cmp	r3, #0
 8007246:	d155      	bne.n	80072f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007248:	68bb      	ldr	r3, [r7, #8]
 800724a:	015a      	lsls	r2, r3, #5
 800724c:	68fb      	ldr	r3, [r7, #12]
 800724e:	4413      	add	r3, r2
 8007250:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007254:	681a      	ldr	r2, [r3, #0]
 8007256:	683b      	ldr	r3, [r7, #0]
 8007258:	689b      	ldr	r3, [r3, #8]
 800725a:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800725e:	683b      	ldr	r3, [r7, #0]
 8007260:	791b      	ldrb	r3, [r3, #4]
 8007262:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8007264:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8007266:	68bb      	ldr	r3, [r7, #8]
 8007268:	059b      	lsls	r3, r3, #22
 800726a:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800726c:	4313      	orrs	r3, r2
 800726e:	68ba      	ldr	r2, [r7, #8]
 8007270:	0151      	lsls	r1, r2, #5
 8007272:	68fa      	ldr	r2, [r7, #12]
 8007274:	440a      	add	r2, r1
 8007276:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800727a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800727e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8007282:	6013      	str	r3, [r2, #0]
 8007284:	e036      	b.n	80072f4 <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 8007286:	68fb      	ldr	r3, [r7, #12]
 8007288:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800728c:	69da      	ldr	r2, [r3, #28]
 800728e:	683b      	ldr	r3, [r7, #0]
 8007290:	781b      	ldrb	r3, [r3, #0]
 8007292:	f003 030f 	and.w	r3, r3, #15
 8007296:	2101      	movs	r1, #1
 8007298:	fa01 f303 	lsl.w	r3, r1, r3
 800729c:	041b      	lsls	r3, r3, #16
 800729e:	68f9      	ldr	r1, [r7, #12]
 80072a0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80072a4:	4313      	orrs	r3, r2
 80072a6:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80072a8:	68bb      	ldr	r3, [r7, #8]
 80072aa:	015a      	lsls	r2, r3, #5
 80072ac:	68fb      	ldr	r3, [r7, #12]
 80072ae:	4413      	add	r3, r2
 80072b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80072ba:	2b00      	cmp	r3, #0
 80072bc:	d11a      	bne.n	80072f4 <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072be:	68bb      	ldr	r3, [r7, #8]
 80072c0:	015a      	lsls	r2, r3, #5
 80072c2:	68fb      	ldr	r3, [r7, #12]
 80072c4:	4413      	add	r3, r2
 80072c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80072ca:	681a      	ldr	r2, [r3, #0]
 80072cc:	683b      	ldr	r3, [r7, #0]
 80072ce:	689b      	ldr	r3, [r3, #8]
 80072d0:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80072d4:	683b      	ldr	r3, [r7, #0]
 80072d6:	791b      	ldrb	r3, [r3, #4]
 80072d8:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80072da:	430b      	orrs	r3, r1
 80072dc:	4313      	orrs	r3, r2
 80072de:	68ba      	ldr	r2, [r7, #8]
 80072e0:	0151      	lsls	r1, r2, #5
 80072e2:	68fa      	ldr	r2, [r7, #12]
 80072e4:	440a      	add	r2, r1
 80072e6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80072ea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80072ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072f2:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 80072f4:	2300      	movs	r3, #0
}
 80072f6:	4618      	mov	r0, r3
 80072f8:	3714      	adds	r7, #20
 80072fa:	46bd      	mov	sp, r7
 80072fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007300:	4770      	bx	lr
	...

08007304 <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007304:	b480      	push	{r7}
 8007306:	b085      	sub	sp, #20
 8007308:	af00      	add	r7, sp, #0
 800730a:	6078      	str	r0, [r7, #4]
 800730c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800730e:	687b      	ldr	r3, [r7, #4]
 8007310:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007312:	683b      	ldr	r3, [r7, #0]
 8007314:	781b      	ldrb	r3, [r3, #0]
 8007316:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8007318:	683b      	ldr	r3, [r7, #0]
 800731a:	785b      	ldrb	r3, [r3, #1]
 800731c:	2b01      	cmp	r3, #1
 800731e:	d161      	bne.n	80073e4 <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007320:	68bb      	ldr	r3, [r7, #8]
 8007322:	015a      	lsls	r2, r3, #5
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	4413      	add	r3, r2
 8007328:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007332:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007336:	d11f      	bne.n	8007378 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8007338:	68bb      	ldr	r3, [r7, #8]
 800733a:	015a      	lsls	r2, r3, #5
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	4413      	add	r3, r2
 8007340:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007344:	681b      	ldr	r3, [r3, #0]
 8007346:	68ba      	ldr	r2, [r7, #8]
 8007348:	0151      	lsls	r1, r2, #5
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	440a      	add	r2, r1
 800734e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007352:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007356:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8007358:	68bb      	ldr	r3, [r7, #8]
 800735a:	015a      	lsls	r2, r3, #5
 800735c:	68fb      	ldr	r3, [r7, #12]
 800735e:	4413      	add	r3, r2
 8007360:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007364:	681b      	ldr	r3, [r3, #0]
 8007366:	68ba      	ldr	r2, [r7, #8]
 8007368:	0151      	lsls	r1, r2, #5
 800736a:	68fa      	ldr	r2, [r7, #12]
 800736c:	440a      	add	r2, r1
 800736e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007372:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007376:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 8007378:	68fb      	ldr	r3, [r7, #12]
 800737a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800737e:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007380:	683b      	ldr	r3, [r7, #0]
 8007382:	781b      	ldrb	r3, [r3, #0]
 8007384:	f003 030f 	and.w	r3, r3, #15
 8007388:	2101      	movs	r1, #1
 800738a:	fa01 f303 	lsl.w	r3, r1, r3
 800738e:	b29b      	uxth	r3, r3
 8007390:	43db      	mvns	r3, r3
 8007392:	68f9      	ldr	r1, [r7, #12]
 8007394:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007398:	4013      	ands	r3, r2
 800739a:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 800739c:	68fb      	ldr	r3, [r7, #12]
 800739e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80073a2:	69da      	ldr	r2, [r3, #28]
 80073a4:	683b      	ldr	r3, [r7, #0]
 80073a6:	781b      	ldrb	r3, [r3, #0]
 80073a8:	f003 030f 	and.w	r3, r3, #15
 80073ac:	2101      	movs	r1, #1
 80073ae:	fa01 f303 	lsl.w	r3, r1, r3
 80073b2:	b29b      	uxth	r3, r3
 80073b4:	43db      	mvns	r3, r3
 80073b6:	68f9      	ldr	r1, [r7, #12]
 80073b8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80073bc:	4013      	ands	r3, r2
 80073be:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80073c0:	68bb      	ldr	r3, [r7, #8]
 80073c2:	015a      	lsls	r2, r3, #5
 80073c4:	68fb      	ldr	r3, [r7, #12]
 80073c6:	4413      	add	r3, r2
 80073c8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073cc:	681a      	ldr	r2, [r3, #0]
 80073ce:	68bb      	ldr	r3, [r7, #8]
 80073d0:	0159      	lsls	r1, r3, #5
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	440b      	add	r3, r1
 80073d6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80073da:	4619      	mov	r1, r3
 80073dc:	4b35      	ldr	r3, [pc, #212]	@ (80074b4 <USB_DeactivateEndpoint+0x1b0>)
 80073de:	4013      	ands	r3, r2
 80073e0:	600b      	str	r3, [r1, #0]
 80073e2:	e060      	b.n	80074a6 <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80073e4:	68bb      	ldr	r3, [r7, #8]
 80073e6:	015a      	lsls	r2, r3, #5
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	4413      	add	r3, r2
 80073ec:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80073f0:	681b      	ldr	r3, [r3, #0]
 80073f2:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80073f6:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80073fa:	d11f      	bne.n	800743c <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 80073fc:	68bb      	ldr	r3, [r7, #8]
 80073fe:	015a      	lsls	r2, r3, #5
 8007400:	68fb      	ldr	r3, [r7, #12]
 8007402:	4413      	add	r3, r2
 8007404:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007408:	681b      	ldr	r3, [r3, #0]
 800740a:	68ba      	ldr	r2, [r7, #8]
 800740c:	0151      	lsls	r1, r2, #5
 800740e:	68fa      	ldr	r2, [r7, #12]
 8007410:	440a      	add	r2, r1
 8007412:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007416:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800741a:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 800741c:	68bb      	ldr	r3, [r7, #8]
 800741e:	015a      	lsls	r2, r3, #5
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	4413      	add	r3, r2
 8007424:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007428:	681b      	ldr	r3, [r3, #0]
 800742a:	68ba      	ldr	r2, [r7, #8]
 800742c:	0151      	lsls	r1, r2, #5
 800742e:	68fa      	ldr	r2, [r7, #12]
 8007430:	440a      	add	r2, r1
 8007432:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007436:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800743a:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 800743c:	68fb      	ldr	r3, [r7, #12]
 800743e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007442:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8007444:	683b      	ldr	r3, [r7, #0]
 8007446:	781b      	ldrb	r3, [r3, #0]
 8007448:	f003 030f 	and.w	r3, r3, #15
 800744c:	2101      	movs	r1, #1
 800744e:	fa01 f303 	lsl.w	r3, r1, r3
 8007452:	041b      	lsls	r3, r3, #16
 8007454:	43db      	mvns	r3, r3
 8007456:	68f9      	ldr	r1, [r7, #12]
 8007458:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800745c:	4013      	ands	r3, r2
 800745e:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8007460:	68fb      	ldr	r3, [r7, #12]
 8007462:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007466:	69da      	ldr	r2, [r3, #28]
 8007468:	683b      	ldr	r3, [r7, #0]
 800746a:	781b      	ldrb	r3, [r3, #0]
 800746c:	f003 030f 	and.w	r3, r3, #15
 8007470:	2101      	movs	r1, #1
 8007472:	fa01 f303 	lsl.w	r3, r1, r3
 8007476:	041b      	lsls	r3, r3, #16
 8007478:	43db      	mvns	r3, r3
 800747a:	68f9      	ldr	r1, [r7, #12]
 800747c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007480:	4013      	ands	r3, r2
 8007482:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 8007484:	68bb      	ldr	r3, [r7, #8]
 8007486:	015a      	lsls	r2, r3, #5
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	4413      	add	r3, r2
 800748c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007490:	681a      	ldr	r2, [r3, #0]
 8007492:	68bb      	ldr	r3, [r7, #8]
 8007494:	0159      	lsls	r1, r3, #5
 8007496:	68fb      	ldr	r3, [r7, #12]
 8007498:	440b      	add	r3, r1
 800749a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800749e:	4619      	mov	r1, r3
 80074a0:	4b05      	ldr	r3, [pc, #20]	@ (80074b8 <USB_DeactivateEndpoint+0x1b4>)
 80074a2:	4013      	ands	r3, r2
 80074a4:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80074a6:	2300      	movs	r3, #0
}
 80074a8:	4618      	mov	r0, r3
 80074aa:	3714      	adds	r7, #20
 80074ac:	46bd      	mov	sp, r7
 80074ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074b2:	4770      	bx	lr
 80074b4:	ec337800 	.word	0xec337800
 80074b8:	eff37800 	.word	0xeff37800

080074bc <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80074bc:	b580      	push	{r7, lr}
 80074be:	b08a      	sub	sp, #40	@ 0x28
 80074c0:	af02      	add	r7, sp, #8
 80074c2:	60f8      	str	r0, [r7, #12]
 80074c4:	60b9      	str	r1, [r7, #8]
 80074c6:	4613      	mov	r3, r2
 80074c8:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80074ca:	68fb      	ldr	r3, [r7, #12]
 80074cc:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80074ce:	68bb      	ldr	r3, [r7, #8]
 80074d0:	781b      	ldrb	r3, [r3, #0]
 80074d2:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80074d4:	68bb      	ldr	r3, [r7, #8]
 80074d6:	785b      	ldrb	r3, [r3, #1]
 80074d8:	2b01      	cmp	r3, #1
 80074da:	f040 817f 	bne.w	80077dc <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 80074de:	68bb      	ldr	r3, [r7, #8]
 80074e0:	691b      	ldr	r3, [r3, #16]
 80074e2:	2b00      	cmp	r3, #0
 80074e4:	d132      	bne.n	800754c <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 80074e6:	69bb      	ldr	r3, [r7, #24]
 80074e8:	015a      	lsls	r2, r3, #5
 80074ea:	69fb      	ldr	r3, [r7, #28]
 80074ec:	4413      	add	r3, r2
 80074ee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80074f2:	691b      	ldr	r3, [r3, #16]
 80074f4:	69ba      	ldr	r2, [r7, #24]
 80074f6:	0151      	lsls	r1, r2, #5
 80074f8:	69fa      	ldr	r2, [r7, #28]
 80074fa:	440a      	add	r2, r1
 80074fc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007500:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8007504:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8007508:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 800750a:	69bb      	ldr	r3, [r7, #24]
 800750c:	015a      	lsls	r2, r3, #5
 800750e:	69fb      	ldr	r3, [r7, #28]
 8007510:	4413      	add	r3, r2
 8007512:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007516:	691b      	ldr	r3, [r3, #16]
 8007518:	69ba      	ldr	r2, [r7, #24]
 800751a:	0151      	lsls	r1, r2, #5
 800751c:	69fa      	ldr	r2, [r7, #28]
 800751e:	440a      	add	r2, r1
 8007520:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007524:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007528:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800752a:	69bb      	ldr	r3, [r7, #24]
 800752c:	015a      	lsls	r2, r3, #5
 800752e:	69fb      	ldr	r3, [r7, #28]
 8007530:	4413      	add	r3, r2
 8007532:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007536:	691b      	ldr	r3, [r3, #16]
 8007538:	69ba      	ldr	r2, [r7, #24]
 800753a:	0151      	lsls	r1, r2, #5
 800753c:	69fa      	ldr	r2, [r7, #28]
 800753e:	440a      	add	r2, r1
 8007540:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007544:	0cdb      	lsrs	r3, r3, #19
 8007546:	04db      	lsls	r3, r3, #19
 8007548:	6113      	str	r3, [r2, #16]
 800754a:	e097      	b.n	800767c <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 800754c:	69bb      	ldr	r3, [r7, #24]
 800754e:	015a      	lsls	r2, r3, #5
 8007550:	69fb      	ldr	r3, [r7, #28]
 8007552:	4413      	add	r3, r2
 8007554:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007558:	691b      	ldr	r3, [r3, #16]
 800755a:	69ba      	ldr	r2, [r7, #24]
 800755c:	0151      	lsls	r1, r2, #5
 800755e:	69fa      	ldr	r2, [r7, #28]
 8007560:	440a      	add	r2, r1
 8007562:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007566:	0cdb      	lsrs	r3, r3, #19
 8007568:	04db      	lsls	r3, r3, #19
 800756a:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 800756c:	69bb      	ldr	r3, [r7, #24]
 800756e:	015a      	lsls	r2, r3, #5
 8007570:	69fb      	ldr	r3, [r7, #28]
 8007572:	4413      	add	r3, r2
 8007574:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007578:	691b      	ldr	r3, [r3, #16]
 800757a:	69ba      	ldr	r2, [r7, #24]
 800757c:	0151      	lsls	r1, r2, #5
 800757e:	69fa      	ldr	r2, [r7, #28]
 8007580:	440a      	add	r2, r1
 8007582:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007586:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800758a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800758e:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8007590:	69bb      	ldr	r3, [r7, #24]
 8007592:	2b00      	cmp	r3, #0
 8007594:	d11a      	bne.n	80075cc <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8007596:	68bb      	ldr	r3, [r7, #8]
 8007598:	691a      	ldr	r2, [r3, #16]
 800759a:	68bb      	ldr	r3, [r7, #8]
 800759c:	689b      	ldr	r3, [r3, #8]
 800759e:	429a      	cmp	r2, r3
 80075a0:	d903      	bls.n	80075aa <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 80075a2:	68bb      	ldr	r3, [r7, #8]
 80075a4:	689a      	ldr	r2, [r3, #8]
 80075a6:	68bb      	ldr	r3, [r7, #8]
 80075a8:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 80075aa:	69bb      	ldr	r3, [r7, #24]
 80075ac:	015a      	lsls	r2, r3, #5
 80075ae:	69fb      	ldr	r3, [r7, #28]
 80075b0:	4413      	add	r3, r2
 80075b2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075b6:	691b      	ldr	r3, [r3, #16]
 80075b8:	69ba      	ldr	r2, [r7, #24]
 80075ba:	0151      	lsls	r1, r2, #5
 80075bc:	69fa      	ldr	r2, [r7, #28]
 80075be:	440a      	add	r2, r1
 80075c0:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80075c4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80075c8:	6113      	str	r3, [r2, #16]
 80075ca:	e044      	b.n	8007656 <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80075cc:	68bb      	ldr	r3, [r7, #8]
 80075ce:	691a      	ldr	r2, [r3, #16]
 80075d0:	68bb      	ldr	r3, [r7, #8]
 80075d2:	689b      	ldr	r3, [r3, #8]
 80075d4:	4413      	add	r3, r2
 80075d6:	1e5a      	subs	r2, r3, #1
 80075d8:	68bb      	ldr	r3, [r7, #8]
 80075da:	689b      	ldr	r3, [r3, #8]
 80075dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80075e0:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 80075e2:	69bb      	ldr	r3, [r7, #24]
 80075e4:	015a      	lsls	r2, r3, #5
 80075e6:	69fb      	ldr	r3, [r7, #28]
 80075e8:	4413      	add	r3, r2
 80075ea:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80075ee:	691a      	ldr	r2, [r3, #16]
 80075f0:	8afb      	ldrh	r3, [r7, #22]
 80075f2:	04d9      	lsls	r1, r3, #19
 80075f4:	4ba4      	ldr	r3, [pc, #656]	@ (8007888 <USB_EPStartXfer+0x3cc>)
 80075f6:	400b      	ands	r3, r1
 80075f8:	69b9      	ldr	r1, [r7, #24]
 80075fa:	0148      	lsls	r0, r1, #5
 80075fc:	69f9      	ldr	r1, [r7, #28]
 80075fe:	4401      	add	r1, r0
 8007600:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007604:	4313      	orrs	r3, r2
 8007606:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8007608:	68bb      	ldr	r3, [r7, #8]
 800760a:	791b      	ldrb	r3, [r3, #4]
 800760c:	2b01      	cmp	r3, #1
 800760e:	d122      	bne.n	8007656 <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8007610:	69bb      	ldr	r3, [r7, #24]
 8007612:	015a      	lsls	r2, r3, #5
 8007614:	69fb      	ldr	r3, [r7, #28]
 8007616:	4413      	add	r3, r2
 8007618:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800761c:	691b      	ldr	r3, [r3, #16]
 800761e:	69ba      	ldr	r2, [r7, #24]
 8007620:	0151      	lsls	r1, r2, #5
 8007622:	69fa      	ldr	r2, [r7, #28]
 8007624:	440a      	add	r2, r1
 8007626:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800762a:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 800762e:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8007630:	69bb      	ldr	r3, [r7, #24]
 8007632:	015a      	lsls	r2, r3, #5
 8007634:	69fb      	ldr	r3, [r7, #28]
 8007636:	4413      	add	r3, r2
 8007638:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800763c:	691a      	ldr	r2, [r3, #16]
 800763e:	8afb      	ldrh	r3, [r7, #22]
 8007640:	075b      	lsls	r3, r3, #29
 8007642:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8007646:	69b9      	ldr	r1, [r7, #24]
 8007648:	0148      	lsls	r0, r1, #5
 800764a:	69f9      	ldr	r1, [r7, #28]
 800764c:	4401      	add	r1, r0
 800764e:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007652:	4313      	orrs	r3, r2
 8007654:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8007656:	69bb      	ldr	r3, [r7, #24]
 8007658:	015a      	lsls	r2, r3, #5
 800765a:	69fb      	ldr	r3, [r7, #28]
 800765c:	4413      	add	r3, r2
 800765e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007662:	691a      	ldr	r2, [r3, #16]
 8007664:	68bb      	ldr	r3, [r7, #8]
 8007666:	691b      	ldr	r3, [r3, #16]
 8007668:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800766c:	69b9      	ldr	r1, [r7, #24]
 800766e:	0148      	lsls	r0, r1, #5
 8007670:	69f9      	ldr	r1, [r7, #28]
 8007672:	4401      	add	r1, r0
 8007674:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8007678:	4313      	orrs	r3, r2
 800767a:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 800767c:	79fb      	ldrb	r3, [r7, #7]
 800767e:	2b01      	cmp	r3, #1
 8007680:	d14b      	bne.n	800771a <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8007682:	68bb      	ldr	r3, [r7, #8]
 8007684:	69db      	ldr	r3, [r3, #28]
 8007686:	2b00      	cmp	r3, #0
 8007688:	d009      	beq.n	800769e <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 800768a:	69bb      	ldr	r3, [r7, #24]
 800768c:	015a      	lsls	r2, r3, #5
 800768e:	69fb      	ldr	r3, [r7, #28]
 8007690:	4413      	add	r3, r2
 8007692:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007696:	461a      	mov	r2, r3
 8007698:	68bb      	ldr	r3, [r7, #8]
 800769a:	69db      	ldr	r3, [r3, #28]
 800769c:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 800769e:	68bb      	ldr	r3, [r7, #8]
 80076a0:	791b      	ldrb	r3, [r3, #4]
 80076a2:	2b01      	cmp	r3, #1
 80076a4:	d128      	bne.n	80076f8 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 80076a6:	69fb      	ldr	r3, [r7, #28]
 80076a8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80076ac:	689b      	ldr	r3, [r3, #8]
 80076ae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80076b2:	2b00      	cmp	r3, #0
 80076b4:	d110      	bne.n	80076d8 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 80076b6:	69bb      	ldr	r3, [r7, #24]
 80076b8:	015a      	lsls	r2, r3, #5
 80076ba:	69fb      	ldr	r3, [r7, #28]
 80076bc:	4413      	add	r3, r2
 80076be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076c2:	681b      	ldr	r3, [r3, #0]
 80076c4:	69ba      	ldr	r2, [r7, #24]
 80076c6:	0151      	lsls	r1, r2, #5
 80076c8:	69fa      	ldr	r2, [r7, #28]
 80076ca:	440a      	add	r2, r1
 80076cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076d0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80076d4:	6013      	str	r3, [r2, #0]
 80076d6:	e00f      	b.n	80076f8 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80076d8:	69bb      	ldr	r3, [r7, #24]
 80076da:	015a      	lsls	r2, r3, #5
 80076dc:	69fb      	ldr	r3, [r7, #28]
 80076de:	4413      	add	r3, r2
 80076e0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80076e4:	681b      	ldr	r3, [r3, #0]
 80076e6:	69ba      	ldr	r2, [r7, #24]
 80076e8:	0151      	lsls	r1, r2, #5
 80076ea:	69fa      	ldr	r2, [r7, #28]
 80076ec:	440a      	add	r2, r1
 80076ee:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80076f2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80076f6:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 80076f8:	69bb      	ldr	r3, [r7, #24]
 80076fa:	015a      	lsls	r2, r3, #5
 80076fc:	69fb      	ldr	r3, [r7, #28]
 80076fe:	4413      	add	r3, r2
 8007700:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007704:	681b      	ldr	r3, [r3, #0]
 8007706:	69ba      	ldr	r2, [r7, #24]
 8007708:	0151      	lsls	r1, r2, #5
 800770a:	69fa      	ldr	r2, [r7, #28]
 800770c:	440a      	add	r2, r1
 800770e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007712:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007716:	6013      	str	r3, [r2, #0]
 8007718:	e166      	b.n	80079e8 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 800771a:	69bb      	ldr	r3, [r7, #24]
 800771c:	015a      	lsls	r2, r3, #5
 800771e:	69fb      	ldr	r3, [r7, #28]
 8007720:	4413      	add	r3, r2
 8007722:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007726:	681b      	ldr	r3, [r3, #0]
 8007728:	69ba      	ldr	r2, [r7, #24]
 800772a:	0151      	lsls	r1, r2, #5
 800772c:	69fa      	ldr	r2, [r7, #28]
 800772e:	440a      	add	r2, r1
 8007730:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007734:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8007738:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800773a:	68bb      	ldr	r3, [r7, #8]
 800773c:	791b      	ldrb	r3, [r3, #4]
 800773e:	2b01      	cmp	r3, #1
 8007740:	d015      	beq.n	800776e <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8007742:	68bb      	ldr	r3, [r7, #8]
 8007744:	691b      	ldr	r3, [r3, #16]
 8007746:	2b00      	cmp	r3, #0
 8007748:	f000 814e 	beq.w	80079e8 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 800774c:	69fb      	ldr	r3, [r7, #28]
 800774e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007752:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007754:	68bb      	ldr	r3, [r7, #8]
 8007756:	781b      	ldrb	r3, [r3, #0]
 8007758:	f003 030f 	and.w	r3, r3, #15
 800775c:	2101      	movs	r1, #1
 800775e:	fa01 f303 	lsl.w	r3, r1, r3
 8007762:	69f9      	ldr	r1, [r7, #28]
 8007764:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007768:	4313      	orrs	r3, r2
 800776a:	634b      	str	r3, [r1, #52]	@ 0x34
 800776c:	e13c      	b.n	80079e8 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 800776e:	69fb      	ldr	r3, [r7, #28]
 8007770:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007774:	689b      	ldr	r3, [r3, #8]
 8007776:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800777a:	2b00      	cmp	r3, #0
 800777c:	d110      	bne.n	80077a0 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 800777e:	69bb      	ldr	r3, [r7, #24]
 8007780:	015a      	lsls	r2, r3, #5
 8007782:	69fb      	ldr	r3, [r7, #28]
 8007784:	4413      	add	r3, r2
 8007786:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800778a:	681b      	ldr	r3, [r3, #0]
 800778c:	69ba      	ldr	r2, [r7, #24]
 800778e:	0151      	lsls	r1, r2, #5
 8007790:	69fa      	ldr	r2, [r7, #28]
 8007792:	440a      	add	r2, r1
 8007794:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007798:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800779c:	6013      	str	r3, [r2, #0]
 800779e:	e00f      	b.n	80077c0 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 80077a0:	69bb      	ldr	r3, [r7, #24]
 80077a2:	015a      	lsls	r2, r3, #5
 80077a4:	69fb      	ldr	r3, [r7, #28]
 80077a6:	4413      	add	r3, r2
 80077a8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80077ac:	681b      	ldr	r3, [r3, #0]
 80077ae:	69ba      	ldr	r2, [r7, #24]
 80077b0:	0151      	lsls	r1, r2, #5
 80077b2:	69fa      	ldr	r2, [r7, #28]
 80077b4:	440a      	add	r2, r1
 80077b6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80077ba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80077be:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 80077c0:	68bb      	ldr	r3, [r7, #8]
 80077c2:	68d9      	ldr	r1, [r3, #12]
 80077c4:	68bb      	ldr	r3, [r7, #8]
 80077c6:	781a      	ldrb	r2, [r3, #0]
 80077c8:	68bb      	ldr	r3, [r7, #8]
 80077ca:	691b      	ldr	r3, [r3, #16]
 80077cc:	b298      	uxth	r0, r3
 80077ce:	79fb      	ldrb	r3, [r7, #7]
 80077d0:	9300      	str	r3, [sp, #0]
 80077d2:	4603      	mov	r3, r0
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f000 f9b9 	bl	8007b4c <USB_WritePacket>
 80077da:	e105      	b.n	80079e8 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 80077dc:	69bb      	ldr	r3, [r7, #24]
 80077de:	015a      	lsls	r2, r3, #5
 80077e0:	69fb      	ldr	r3, [r7, #28]
 80077e2:	4413      	add	r3, r2
 80077e4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80077e8:	691b      	ldr	r3, [r3, #16]
 80077ea:	69ba      	ldr	r2, [r7, #24]
 80077ec:	0151      	lsls	r1, r2, #5
 80077ee:	69fa      	ldr	r2, [r7, #28]
 80077f0:	440a      	add	r2, r1
 80077f2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80077f6:	0cdb      	lsrs	r3, r3, #19
 80077f8:	04db      	lsls	r3, r3, #19
 80077fa:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 80077fc:	69bb      	ldr	r3, [r7, #24]
 80077fe:	015a      	lsls	r2, r3, #5
 8007800:	69fb      	ldr	r3, [r7, #28]
 8007802:	4413      	add	r3, r2
 8007804:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007808:	691b      	ldr	r3, [r3, #16]
 800780a:	69ba      	ldr	r2, [r7, #24]
 800780c:	0151      	lsls	r1, r2, #5
 800780e:	69fa      	ldr	r2, [r7, #28]
 8007810:	440a      	add	r2, r1
 8007812:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007816:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 800781a:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 800781e:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8007820:	69bb      	ldr	r3, [r7, #24]
 8007822:	2b00      	cmp	r3, #0
 8007824:	d132      	bne.n	800788c <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8007826:	68bb      	ldr	r3, [r7, #8]
 8007828:	691b      	ldr	r3, [r3, #16]
 800782a:	2b00      	cmp	r3, #0
 800782c:	d003      	beq.n	8007836 <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 800782e:	68bb      	ldr	r3, [r7, #8]
 8007830:	689a      	ldr	r2, [r3, #8]
 8007832:	68bb      	ldr	r3, [r7, #8]
 8007834:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8007836:	68bb      	ldr	r3, [r7, #8]
 8007838:	689a      	ldr	r2, [r3, #8]
 800783a:	68bb      	ldr	r3, [r7, #8]
 800783c:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 800783e:	69bb      	ldr	r3, [r7, #24]
 8007840:	015a      	lsls	r2, r3, #5
 8007842:	69fb      	ldr	r3, [r7, #28]
 8007844:	4413      	add	r3, r2
 8007846:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800784a:	691a      	ldr	r2, [r3, #16]
 800784c:	68bb      	ldr	r3, [r7, #8]
 800784e:	6a1b      	ldr	r3, [r3, #32]
 8007850:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8007854:	69b9      	ldr	r1, [r7, #24]
 8007856:	0148      	lsls	r0, r1, #5
 8007858:	69f9      	ldr	r1, [r7, #28]
 800785a:	4401      	add	r1, r0
 800785c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007860:	4313      	orrs	r3, r2
 8007862:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8007864:	69bb      	ldr	r3, [r7, #24]
 8007866:	015a      	lsls	r2, r3, #5
 8007868:	69fb      	ldr	r3, [r7, #28]
 800786a:	4413      	add	r3, r2
 800786c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007870:	691b      	ldr	r3, [r3, #16]
 8007872:	69ba      	ldr	r2, [r7, #24]
 8007874:	0151      	lsls	r1, r2, #5
 8007876:	69fa      	ldr	r2, [r7, #28]
 8007878:	440a      	add	r2, r1
 800787a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800787e:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8007882:	6113      	str	r3, [r2, #16]
 8007884:	e062      	b.n	800794c <USB_EPStartXfer+0x490>
 8007886:	bf00      	nop
 8007888:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 800788c:	68bb      	ldr	r3, [r7, #8]
 800788e:	691b      	ldr	r3, [r3, #16]
 8007890:	2b00      	cmp	r3, #0
 8007892:	d123      	bne.n	80078dc <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8007894:	69bb      	ldr	r3, [r7, #24]
 8007896:	015a      	lsls	r2, r3, #5
 8007898:	69fb      	ldr	r3, [r7, #28]
 800789a:	4413      	add	r3, r2
 800789c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078a0:	691a      	ldr	r2, [r3, #16]
 80078a2:	68bb      	ldr	r3, [r7, #8]
 80078a4:	689b      	ldr	r3, [r3, #8]
 80078a6:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80078aa:	69b9      	ldr	r1, [r7, #24]
 80078ac:	0148      	lsls	r0, r1, #5
 80078ae:	69f9      	ldr	r1, [r7, #28]
 80078b0:	4401      	add	r1, r0
 80078b2:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 80078b6:	4313      	orrs	r3, r2
 80078b8:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80078ba:	69bb      	ldr	r3, [r7, #24]
 80078bc:	015a      	lsls	r2, r3, #5
 80078be:	69fb      	ldr	r3, [r7, #28]
 80078c0:	4413      	add	r3, r2
 80078c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80078c6:	691b      	ldr	r3, [r3, #16]
 80078c8:	69ba      	ldr	r2, [r7, #24]
 80078ca:	0151      	lsls	r1, r2, #5
 80078cc:	69fa      	ldr	r2, [r7, #28]
 80078ce:	440a      	add	r2, r1
 80078d0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80078d4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80078d8:	6113      	str	r3, [r2, #16]
 80078da:	e037      	b.n	800794c <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 80078dc:	68bb      	ldr	r3, [r7, #8]
 80078de:	691a      	ldr	r2, [r3, #16]
 80078e0:	68bb      	ldr	r3, [r7, #8]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	4413      	add	r3, r2
 80078e6:	1e5a      	subs	r2, r3, #1
 80078e8:	68bb      	ldr	r3, [r7, #8]
 80078ea:	689b      	ldr	r3, [r3, #8]
 80078ec:	fbb2 f3f3 	udiv	r3, r2, r3
 80078f0:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 80078f2:	68bb      	ldr	r3, [r7, #8]
 80078f4:	689b      	ldr	r3, [r3, #8]
 80078f6:	8afa      	ldrh	r2, [r7, #22]
 80078f8:	fb03 f202 	mul.w	r2, r3, r2
 80078fc:	68bb      	ldr	r3, [r7, #8]
 80078fe:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8007900:	69bb      	ldr	r3, [r7, #24]
 8007902:	015a      	lsls	r2, r3, #5
 8007904:	69fb      	ldr	r3, [r7, #28]
 8007906:	4413      	add	r3, r2
 8007908:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800790c:	691a      	ldr	r2, [r3, #16]
 800790e:	8afb      	ldrh	r3, [r7, #22]
 8007910:	04d9      	lsls	r1, r3, #19
 8007912:	4b38      	ldr	r3, [pc, #224]	@ (80079f4 <USB_EPStartXfer+0x538>)
 8007914:	400b      	ands	r3, r1
 8007916:	69b9      	ldr	r1, [r7, #24]
 8007918:	0148      	lsls	r0, r1, #5
 800791a:	69f9      	ldr	r1, [r7, #28]
 800791c:	4401      	add	r1, r0
 800791e:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007922:	4313      	orrs	r3, r2
 8007924:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8007926:	69bb      	ldr	r3, [r7, #24]
 8007928:	015a      	lsls	r2, r3, #5
 800792a:	69fb      	ldr	r3, [r7, #28]
 800792c:	4413      	add	r3, r2
 800792e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007932:	691a      	ldr	r2, [r3, #16]
 8007934:	68bb      	ldr	r3, [r7, #8]
 8007936:	6a1b      	ldr	r3, [r3, #32]
 8007938:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800793c:	69b9      	ldr	r1, [r7, #24]
 800793e:	0148      	lsls	r0, r1, #5
 8007940:	69f9      	ldr	r1, [r7, #28]
 8007942:	4401      	add	r1, r0
 8007944:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8007948:	4313      	orrs	r3, r2
 800794a:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 800794c:	79fb      	ldrb	r3, [r7, #7]
 800794e:	2b01      	cmp	r3, #1
 8007950:	d10d      	bne.n	800796e <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8007952:	68bb      	ldr	r3, [r7, #8]
 8007954:	68db      	ldr	r3, [r3, #12]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d009      	beq.n	800796e <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 800795a:	68bb      	ldr	r3, [r7, #8]
 800795c:	68d9      	ldr	r1, [r3, #12]
 800795e:	69bb      	ldr	r3, [r7, #24]
 8007960:	015a      	lsls	r2, r3, #5
 8007962:	69fb      	ldr	r3, [r7, #28]
 8007964:	4413      	add	r3, r2
 8007966:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800796a:	460a      	mov	r2, r1
 800796c:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 800796e:	68bb      	ldr	r3, [r7, #8]
 8007970:	791b      	ldrb	r3, [r3, #4]
 8007972:	2b01      	cmp	r3, #1
 8007974:	d128      	bne.n	80079c8 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800797c:	689b      	ldr	r3, [r3, #8]
 800797e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007982:	2b00      	cmp	r3, #0
 8007984:	d110      	bne.n	80079a8 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8007986:	69bb      	ldr	r3, [r7, #24]
 8007988:	015a      	lsls	r2, r3, #5
 800798a:	69fb      	ldr	r3, [r7, #28]
 800798c:	4413      	add	r3, r2
 800798e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007992:	681b      	ldr	r3, [r3, #0]
 8007994:	69ba      	ldr	r2, [r7, #24]
 8007996:	0151      	lsls	r1, r2, #5
 8007998:	69fa      	ldr	r2, [r7, #28]
 800799a:	440a      	add	r2, r1
 800799c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079a0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 80079a4:	6013      	str	r3, [r2, #0]
 80079a6:	e00f      	b.n	80079c8 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 80079a8:	69bb      	ldr	r3, [r7, #24]
 80079aa:	015a      	lsls	r2, r3, #5
 80079ac:	69fb      	ldr	r3, [r7, #28]
 80079ae:	4413      	add	r3, r2
 80079b0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	69ba      	ldr	r2, [r7, #24]
 80079b8:	0151      	lsls	r1, r2, #5
 80079ba:	69fa      	ldr	r2, [r7, #28]
 80079bc:	440a      	add	r2, r1
 80079be:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079c2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80079c6:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 80079c8:	69bb      	ldr	r3, [r7, #24]
 80079ca:	015a      	lsls	r2, r3, #5
 80079cc:	69fb      	ldr	r3, [r7, #28]
 80079ce:	4413      	add	r3, r2
 80079d0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80079d4:	681b      	ldr	r3, [r3, #0]
 80079d6:	69ba      	ldr	r2, [r7, #24]
 80079d8:	0151      	lsls	r1, r2, #5
 80079da:	69fa      	ldr	r2, [r7, #28]
 80079dc:	440a      	add	r2, r1
 80079de:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80079e2:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 80079e6:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 80079e8:	2300      	movs	r3, #0
}
 80079ea:	4618      	mov	r0, r3
 80079ec:	3720      	adds	r7, #32
 80079ee:	46bd      	mov	sp, r7
 80079f0:	bd80      	pop	{r7, pc}
 80079f2:	bf00      	nop
 80079f4:	1ff80000 	.word	0x1ff80000

080079f8 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 80079f8:	b480      	push	{r7}
 80079fa:	b087      	sub	sp, #28
 80079fc:	af00      	add	r7, sp, #0
 80079fe:	6078      	str	r0, [r7, #4]
 8007a00:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8007a02:	2300      	movs	r3, #0
 8007a04:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8007a0e:	683b      	ldr	r3, [r7, #0]
 8007a10:	785b      	ldrb	r3, [r3, #1]
 8007a12:	2b01      	cmp	r3, #1
 8007a14:	d14a      	bne.n	8007aac <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8007a16:	683b      	ldr	r3, [r7, #0]
 8007a18:	781b      	ldrb	r3, [r3, #0]
 8007a1a:	015a      	lsls	r2, r3, #5
 8007a1c:	693b      	ldr	r3, [r7, #16]
 8007a1e:	4413      	add	r3, r2
 8007a20:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007a2a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007a2e:	f040 8086 	bne.w	8007b3e <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8007a32:	683b      	ldr	r3, [r7, #0]
 8007a34:	781b      	ldrb	r3, [r3, #0]
 8007a36:	015a      	lsls	r2, r3, #5
 8007a38:	693b      	ldr	r3, [r7, #16]
 8007a3a:	4413      	add	r3, r2
 8007a3c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a40:	681b      	ldr	r3, [r3, #0]
 8007a42:	683a      	ldr	r2, [r7, #0]
 8007a44:	7812      	ldrb	r2, [r2, #0]
 8007a46:	0151      	lsls	r1, r2, #5
 8007a48:	693a      	ldr	r2, [r7, #16]
 8007a4a:	440a      	add	r2, r1
 8007a4c:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a50:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007a54:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8007a56:	683b      	ldr	r3, [r7, #0]
 8007a58:	781b      	ldrb	r3, [r3, #0]
 8007a5a:	015a      	lsls	r2, r3, #5
 8007a5c:	693b      	ldr	r3, [r7, #16]
 8007a5e:	4413      	add	r3, r2
 8007a60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a64:	681b      	ldr	r3, [r3, #0]
 8007a66:	683a      	ldr	r2, [r7, #0]
 8007a68:	7812      	ldrb	r2, [r2, #0]
 8007a6a:	0151      	lsls	r1, r2, #5
 8007a6c:	693a      	ldr	r2, [r7, #16]
 8007a6e:	440a      	add	r2, r1
 8007a70:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007a74:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007a78:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007a7a:	68fb      	ldr	r3, [r7, #12]
 8007a7c:	3301      	adds	r3, #1
 8007a7e:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007a80:	68fb      	ldr	r3, [r7, #12]
 8007a82:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d902      	bls.n	8007a90 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8007a8a:	2301      	movs	r3, #1
 8007a8c:	75fb      	strb	r3, [r7, #23]
          break;
 8007a8e:	e056      	b.n	8007b3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8007a90:	683b      	ldr	r3, [r7, #0]
 8007a92:	781b      	ldrb	r3, [r3, #0]
 8007a94:	015a      	lsls	r2, r3, #5
 8007a96:	693b      	ldr	r3, [r7, #16]
 8007a98:	4413      	add	r3, r2
 8007a9a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007a9e:	681b      	ldr	r3, [r3, #0]
 8007aa0:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007aa4:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007aa8:	d0e7      	beq.n	8007a7a <USB_EPStopXfer+0x82>
 8007aaa:	e048      	b.n	8007b3e <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8007aac:	683b      	ldr	r3, [r7, #0]
 8007aae:	781b      	ldrb	r3, [r3, #0]
 8007ab0:	015a      	lsls	r2, r3, #5
 8007ab2:	693b      	ldr	r3, [r7, #16]
 8007ab4:	4413      	add	r3, r2
 8007ab6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007aba:	681b      	ldr	r3, [r3, #0]
 8007abc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007ac0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007ac4:	d13b      	bne.n	8007b3e <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8007ac6:	683b      	ldr	r3, [r7, #0]
 8007ac8:	781b      	ldrb	r3, [r3, #0]
 8007aca:	015a      	lsls	r2, r3, #5
 8007acc:	693b      	ldr	r3, [r7, #16]
 8007ace:	4413      	add	r3, r2
 8007ad0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	683a      	ldr	r2, [r7, #0]
 8007ad8:	7812      	ldrb	r2, [r2, #0]
 8007ada:	0151      	lsls	r1, r2, #5
 8007adc:	693a      	ldr	r2, [r7, #16]
 8007ade:	440a      	add	r2, r1
 8007ae0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ae4:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8007ae8:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	781b      	ldrb	r3, [r3, #0]
 8007aee:	015a      	lsls	r2, r3, #5
 8007af0:	693b      	ldr	r3, [r7, #16]
 8007af2:	4413      	add	r3, r2
 8007af4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007af8:	681b      	ldr	r3, [r3, #0]
 8007afa:	683a      	ldr	r2, [r7, #0]
 8007afc:	7812      	ldrb	r2, [r2, #0]
 8007afe:	0151      	lsls	r1, r2, #5
 8007b00:	693a      	ldr	r2, [r7, #16]
 8007b02:	440a      	add	r2, r1
 8007b04:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007b08:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8007b0c:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8007b0e:	68fb      	ldr	r3, [r7, #12]
 8007b10:	3301      	adds	r3, #1
 8007b12:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f242 7210 	movw	r2, #10000	@ 0x2710
 8007b1a:	4293      	cmp	r3, r2
 8007b1c:	d902      	bls.n	8007b24 <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 8007b1e:	2301      	movs	r3, #1
 8007b20:	75fb      	strb	r3, [r7, #23]
          break;
 8007b22:	e00c      	b.n	8007b3e <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 8007b24:	683b      	ldr	r3, [r7, #0]
 8007b26:	781b      	ldrb	r3, [r3, #0]
 8007b28:	015a      	lsls	r2, r3, #5
 8007b2a:	693b      	ldr	r3, [r7, #16]
 8007b2c:	4413      	add	r3, r2
 8007b2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007b32:	681b      	ldr	r3, [r3, #0]
 8007b34:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8007b38:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8007b3c:	d0e7      	beq.n	8007b0e <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 8007b3e:	7dfb      	ldrb	r3, [r7, #23]
}
 8007b40:	4618      	mov	r0, r3
 8007b42:	371c      	adds	r7, #28
 8007b44:	46bd      	mov	sp, r7
 8007b46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b4a:	4770      	bx	lr

08007b4c <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 8007b4c:	b480      	push	{r7}
 8007b4e:	b089      	sub	sp, #36	@ 0x24
 8007b50:	af00      	add	r7, sp, #0
 8007b52:	60f8      	str	r0, [r7, #12]
 8007b54:	60b9      	str	r1, [r7, #8]
 8007b56:	4611      	mov	r1, r2
 8007b58:	461a      	mov	r2, r3
 8007b5a:	460b      	mov	r3, r1
 8007b5c:	71fb      	strb	r3, [r7, #7]
 8007b5e:	4613      	mov	r3, r2
 8007b60:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007b62:	68fb      	ldr	r3, [r7, #12]
 8007b64:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 8007b66:	68bb      	ldr	r3, [r7, #8]
 8007b68:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 8007b6a:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8007b6e:	2b00      	cmp	r3, #0
 8007b70:	d123      	bne.n	8007bba <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 8007b72:	88bb      	ldrh	r3, [r7, #4]
 8007b74:	3303      	adds	r3, #3
 8007b76:	089b      	lsrs	r3, r3, #2
 8007b78:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 8007b7a:	2300      	movs	r3, #0
 8007b7c:	61bb      	str	r3, [r7, #24]
 8007b7e:	e018      	b.n	8007bb2 <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 8007b80:	79fb      	ldrb	r3, [r7, #7]
 8007b82:	031a      	lsls	r2, r3, #12
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	4413      	add	r3, r2
 8007b88:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007b8c:	461a      	mov	r2, r3
 8007b8e:	69fb      	ldr	r3, [r7, #28]
 8007b90:	681b      	ldr	r3, [r3, #0]
 8007b92:	6013      	str	r3, [r2, #0]
      pSrc++;
 8007b94:	69fb      	ldr	r3, [r7, #28]
 8007b96:	3301      	adds	r3, #1
 8007b98:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007b9a:	69fb      	ldr	r3, [r7, #28]
 8007b9c:	3301      	adds	r3, #1
 8007b9e:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ba0:	69fb      	ldr	r3, [r7, #28]
 8007ba2:	3301      	adds	r3, #1
 8007ba4:	61fb      	str	r3, [r7, #28]
      pSrc++;
 8007ba6:	69fb      	ldr	r3, [r7, #28]
 8007ba8:	3301      	adds	r3, #1
 8007baa:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 8007bac:	69bb      	ldr	r3, [r7, #24]
 8007bae:	3301      	adds	r3, #1
 8007bb0:	61bb      	str	r3, [r7, #24]
 8007bb2:	69ba      	ldr	r2, [r7, #24]
 8007bb4:	693b      	ldr	r3, [r7, #16]
 8007bb6:	429a      	cmp	r2, r3
 8007bb8:	d3e2      	bcc.n	8007b80 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 8007bba:	2300      	movs	r3, #0
}
 8007bbc:	4618      	mov	r0, r3
 8007bbe:	3724      	adds	r7, #36	@ 0x24
 8007bc0:	46bd      	mov	sp, r7
 8007bc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc6:	4770      	bx	lr

08007bc8 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 8007bc8:	b480      	push	{r7}
 8007bca:	b08b      	sub	sp, #44	@ 0x2c
 8007bcc:	af00      	add	r7, sp, #0
 8007bce:	60f8      	str	r0, [r7, #12]
 8007bd0:	60b9      	str	r1, [r7, #8]
 8007bd2:	4613      	mov	r3, r2
 8007bd4:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 8007bda:	68bb      	ldr	r3, [r7, #8]
 8007bdc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 8007bde:	88fb      	ldrh	r3, [r7, #6]
 8007be0:	089b      	lsrs	r3, r3, #2
 8007be2:	b29b      	uxth	r3, r3
 8007be4:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 8007be6:	88fb      	ldrh	r3, [r7, #6]
 8007be8:	f003 0303 	and.w	r3, r3, #3
 8007bec:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 8007bee:	2300      	movs	r3, #0
 8007bf0:	623b      	str	r3, [r7, #32]
 8007bf2:	e014      	b.n	8007c1e <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 8007bf4:	69bb      	ldr	r3, [r7, #24]
 8007bf6:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007bfa:	681a      	ldr	r2, [r3, #0]
 8007bfc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bfe:	601a      	str	r2, [r3, #0]
    pDest++;
 8007c00:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c02:	3301      	adds	r3, #1
 8007c04:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c08:	3301      	adds	r3, #1
 8007c0a:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c0e:	3301      	adds	r3, #1
 8007c10:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 8007c12:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c14:	3301      	adds	r3, #1
 8007c16:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 8007c18:	6a3b      	ldr	r3, [r7, #32]
 8007c1a:	3301      	adds	r3, #1
 8007c1c:	623b      	str	r3, [r7, #32]
 8007c1e:	6a3a      	ldr	r2, [r7, #32]
 8007c20:	697b      	ldr	r3, [r7, #20]
 8007c22:	429a      	cmp	r2, r3
 8007c24:	d3e6      	bcc.n	8007bf4 <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 8007c26:	8bfb      	ldrh	r3, [r7, #30]
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d01e      	beq.n	8007c6a <USB_ReadPacket+0xa2>
  {
    i = 0U;
 8007c2c:	2300      	movs	r3, #0
 8007c2e:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 8007c30:	69bb      	ldr	r3, [r7, #24]
 8007c32:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 8007c36:	461a      	mov	r2, r3
 8007c38:	f107 0310 	add.w	r3, r7, #16
 8007c3c:	6812      	ldr	r2, [r2, #0]
 8007c3e:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 8007c40:	693a      	ldr	r2, [r7, #16]
 8007c42:	6a3b      	ldr	r3, [r7, #32]
 8007c44:	b2db      	uxtb	r3, r3
 8007c46:	00db      	lsls	r3, r3, #3
 8007c48:	fa22 f303 	lsr.w	r3, r2, r3
 8007c4c:	b2da      	uxtb	r2, r3
 8007c4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c50:	701a      	strb	r2, [r3, #0]
      i++;
 8007c52:	6a3b      	ldr	r3, [r7, #32]
 8007c54:	3301      	adds	r3, #1
 8007c56:	623b      	str	r3, [r7, #32]
      pDest++;
 8007c58:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007c5a:	3301      	adds	r3, #1
 8007c5c:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 8007c5e:	8bfb      	ldrh	r3, [r7, #30]
 8007c60:	3b01      	subs	r3, #1
 8007c62:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 8007c64:	8bfb      	ldrh	r3, [r7, #30]
 8007c66:	2b00      	cmp	r3, #0
 8007c68:	d1ea      	bne.n	8007c40 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 8007c6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8007c6c:	4618      	mov	r0, r3
 8007c6e:	372c      	adds	r7, #44	@ 0x2c
 8007c70:	46bd      	mov	sp, r7
 8007c72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c76:	4770      	bx	lr

08007c78 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007c78:	b480      	push	{r7}
 8007c7a:	b085      	sub	sp, #20
 8007c7c:	af00      	add	r7, sp, #0
 8007c7e:	6078      	str	r0, [r7, #4]
 8007c80:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007c86:	683b      	ldr	r3, [r7, #0]
 8007c88:	781b      	ldrb	r3, [r3, #0]
 8007c8a:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007c8c:	683b      	ldr	r3, [r7, #0]
 8007c8e:	785b      	ldrb	r3, [r3, #1]
 8007c90:	2b01      	cmp	r3, #1
 8007c92:	d12c      	bne.n	8007cee <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007c94:	68bb      	ldr	r3, [r7, #8]
 8007c96:	015a      	lsls	r2, r3, #5
 8007c98:	68fb      	ldr	r3, [r7, #12]
 8007c9a:	4413      	add	r3, r2
 8007c9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	2b00      	cmp	r3, #0
 8007ca4:	db12      	blt.n	8007ccc <USB_EPSetStall+0x54>
 8007ca6:	68bb      	ldr	r3, [r7, #8]
 8007ca8:	2b00      	cmp	r3, #0
 8007caa:	d00f      	beq.n	8007ccc <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 8007cac:	68bb      	ldr	r3, [r7, #8]
 8007cae:	015a      	lsls	r2, r3, #5
 8007cb0:	68fb      	ldr	r3, [r7, #12]
 8007cb2:	4413      	add	r3, r2
 8007cb4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cb8:	681b      	ldr	r3, [r3, #0]
 8007cba:	68ba      	ldr	r2, [r7, #8]
 8007cbc:	0151      	lsls	r1, r2, #5
 8007cbe:	68fa      	ldr	r2, [r7, #12]
 8007cc0:	440a      	add	r2, r1
 8007cc2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007cc6:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007cca:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 8007ccc:	68bb      	ldr	r3, [r7, #8]
 8007cce:	015a      	lsls	r2, r3, #5
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	4413      	add	r3, r2
 8007cd4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007cd8:	681b      	ldr	r3, [r3, #0]
 8007cda:	68ba      	ldr	r2, [r7, #8]
 8007cdc:	0151      	lsls	r1, r2, #5
 8007cde:	68fa      	ldr	r2, [r7, #12]
 8007ce0:	440a      	add	r2, r1
 8007ce2:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007ce6:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007cea:	6013      	str	r3, [r2, #0]
 8007cec:	e02b      	b.n	8007d46 <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 8007cee:	68bb      	ldr	r3, [r7, #8]
 8007cf0:	015a      	lsls	r2, r3, #5
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	4413      	add	r3, r2
 8007cf6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007cfa:	681b      	ldr	r3, [r3, #0]
 8007cfc:	2b00      	cmp	r3, #0
 8007cfe:	db12      	blt.n	8007d26 <USB_EPSetStall+0xae>
 8007d00:	68bb      	ldr	r3, [r7, #8]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d00f      	beq.n	8007d26 <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 8007d06:	68bb      	ldr	r3, [r7, #8]
 8007d08:	015a      	lsls	r2, r3, #5
 8007d0a:	68fb      	ldr	r3, [r7, #12]
 8007d0c:	4413      	add	r3, r2
 8007d0e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d12:	681b      	ldr	r3, [r3, #0]
 8007d14:	68ba      	ldr	r2, [r7, #8]
 8007d16:	0151      	lsls	r1, r2, #5
 8007d18:	68fa      	ldr	r2, [r7, #12]
 8007d1a:	440a      	add	r2, r1
 8007d1c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d20:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8007d24:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 8007d26:	68bb      	ldr	r3, [r7, #8]
 8007d28:	015a      	lsls	r2, r3, #5
 8007d2a:	68fb      	ldr	r3, [r7, #12]
 8007d2c:	4413      	add	r3, r2
 8007d2e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	68ba      	ldr	r2, [r7, #8]
 8007d36:	0151      	lsls	r1, r2, #5
 8007d38:	68fa      	ldr	r2, [r7, #12]
 8007d3a:	440a      	add	r2, r1
 8007d3c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007d40:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8007d44:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8007d46:	2300      	movs	r3, #0
}
 8007d48:	4618      	mov	r0, r3
 8007d4a:	3714      	adds	r7, #20
 8007d4c:	46bd      	mov	sp, r7
 8007d4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d52:	4770      	bx	lr

08007d54 <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 8007d54:	b480      	push	{r7}
 8007d56:	b085      	sub	sp, #20
 8007d58:	af00      	add	r7, sp, #0
 8007d5a:	6078      	str	r0, [r7, #4]
 8007d5c:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007d5e:	687b      	ldr	r3, [r7, #4]
 8007d60:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 8007d62:	683b      	ldr	r3, [r7, #0]
 8007d64:	781b      	ldrb	r3, [r3, #0]
 8007d66:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8007d68:	683b      	ldr	r3, [r7, #0]
 8007d6a:	785b      	ldrb	r3, [r3, #1]
 8007d6c:	2b01      	cmp	r3, #1
 8007d6e:	d128      	bne.n	8007dc2 <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 8007d70:	68bb      	ldr	r3, [r7, #8]
 8007d72:	015a      	lsls	r2, r3, #5
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	4413      	add	r3, r2
 8007d78:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	68ba      	ldr	r2, [r7, #8]
 8007d80:	0151      	lsls	r1, r2, #5
 8007d82:	68fa      	ldr	r2, [r7, #12]
 8007d84:	440a      	add	r2, r1
 8007d86:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007d8a:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007d8e:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007d90:	683b      	ldr	r3, [r7, #0]
 8007d92:	791b      	ldrb	r3, [r3, #4]
 8007d94:	2b03      	cmp	r3, #3
 8007d96:	d003      	beq.n	8007da0 <USB_EPClearStall+0x4c>
 8007d98:	683b      	ldr	r3, [r7, #0]
 8007d9a:	791b      	ldrb	r3, [r3, #4]
 8007d9c:	2b02      	cmp	r3, #2
 8007d9e:	d138      	bne.n	8007e12 <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007da0:	68bb      	ldr	r3, [r7, #8]
 8007da2:	015a      	lsls	r2, r3, #5
 8007da4:	68fb      	ldr	r3, [r7, #12]
 8007da6:	4413      	add	r3, r2
 8007da8:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8007dac:	681b      	ldr	r3, [r3, #0]
 8007dae:	68ba      	ldr	r2, [r7, #8]
 8007db0:	0151      	lsls	r1, r2, #5
 8007db2:	68fa      	ldr	r2, [r7, #12]
 8007db4:	440a      	add	r2, r1
 8007db6:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8007dba:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007dbe:	6013      	str	r3, [r2, #0]
 8007dc0:	e027      	b.n	8007e12 <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 8007dc2:	68bb      	ldr	r3, [r7, #8]
 8007dc4:	015a      	lsls	r2, r3, #5
 8007dc6:	68fb      	ldr	r3, [r7, #12]
 8007dc8:	4413      	add	r3, r2
 8007dca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dce:	681b      	ldr	r3, [r3, #0]
 8007dd0:	68ba      	ldr	r2, [r7, #8]
 8007dd2:	0151      	lsls	r1, r2, #5
 8007dd4:	68fa      	ldr	r2, [r7, #12]
 8007dd6:	440a      	add	r2, r1
 8007dd8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007ddc:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8007de0:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 8007de2:	683b      	ldr	r3, [r7, #0]
 8007de4:	791b      	ldrb	r3, [r3, #4]
 8007de6:	2b03      	cmp	r3, #3
 8007de8:	d003      	beq.n	8007df2 <USB_EPClearStall+0x9e>
 8007dea:	683b      	ldr	r3, [r7, #0]
 8007dec:	791b      	ldrb	r3, [r3, #4]
 8007dee:	2b02      	cmp	r3, #2
 8007df0:	d10f      	bne.n	8007e12 <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 8007df2:	68bb      	ldr	r3, [r7, #8]
 8007df4:	015a      	lsls	r2, r3, #5
 8007df6:	68fb      	ldr	r3, [r7, #12]
 8007df8:	4413      	add	r3, r2
 8007dfa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	68ba      	ldr	r2, [r7, #8]
 8007e02:	0151      	lsls	r1, r2, #5
 8007e04:	68fa      	ldr	r2, [r7, #12]
 8007e06:	440a      	add	r2, r1
 8007e08:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8007e0c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8007e10:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 8007e12:	2300      	movs	r3, #0
}
 8007e14:	4618      	mov	r0, r3
 8007e16:	3714      	adds	r7, #20
 8007e18:	46bd      	mov	sp, r7
 8007e1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e1e:	4770      	bx	lr

08007e20 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 8007e20:	b480      	push	{r7}
 8007e22:	b085      	sub	sp, #20
 8007e24:	af00      	add	r7, sp, #0
 8007e26:	6078      	str	r0, [r7, #4]
 8007e28:	460b      	mov	r3, r1
 8007e2a:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 8007e30:	68fb      	ldr	r3, [r7, #12]
 8007e32:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e36:	681b      	ldr	r3, [r3, #0]
 8007e38:	68fa      	ldr	r2, [r7, #12]
 8007e3a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e3e:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 8007e42:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 8007e44:	68fb      	ldr	r3, [r7, #12]
 8007e46:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e4a:	681a      	ldr	r2, [r3, #0]
 8007e4c:	78fb      	ldrb	r3, [r7, #3]
 8007e4e:	011b      	lsls	r3, r3, #4
 8007e50:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 8007e54:	68f9      	ldr	r1, [r7, #12]
 8007e56:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8007e5a:	4313      	orrs	r3, r2
 8007e5c:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 8007e5e:	2300      	movs	r3, #0
}
 8007e60:	4618      	mov	r0, r3
 8007e62:	3714      	adds	r7, #20
 8007e64:	46bd      	mov	sp, r7
 8007e66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e6a:	4770      	bx	lr

08007e6c <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007e6c:	b480      	push	{r7}
 8007e6e:	b085      	sub	sp, #20
 8007e70:	af00      	add	r7, sp, #0
 8007e72:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007e74:	687b      	ldr	r3, [r7, #4]
 8007e76:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007e78:	68fb      	ldr	r3, [r7, #12]
 8007e7a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007e7e:	681b      	ldr	r3, [r3, #0]
 8007e80:	68fa      	ldr	r2, [r7, #12]
 8007e82:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007e86:	f023 0303 	bic.w	r3, r3, #3
 8007e8a:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 8007e8c:	68fb      	ldr	r3, [r7, #12]
 8007e8e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007e92:	685b      	ldr	r3, [r3, #4]
 8007e94:	68fa      	ldr	r2, [r7, #12]
 8007e96:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007e9a:	f023 0302 	bic.w	r3, r3, #2
 8007e9e:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ea0:	2300      	movs	r3, #0
}
 8007ea2:	4618      	mov	r0, r3
 8007ea4:	3714      	adds	r7, #20
 8007ea6:	46bd      	mov	sp, r7
 8007ea8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eac:	4770      	bx	lr

08007eae <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 8007eae:	b480      	push	{r7}
 8007eb0:	b085      	sub	sp, #20
 8007eb2:	af00      	add	r7, sp, #0
 8007eb4:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8007ec0:	681b      	ldr	r3, [r3, #0]
 8007ec2:	68fa      	ldr	r2, [r7, #12]
 8007ec4:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 8007ec8:	f023 0303 	bic.w	r3, r3, #3
 8007ecc:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 8007ece:	68fb      	ldr	r3, [r7, #12]
 8007ed0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007ed4:	685b      	ldr	r3, [r3, #4]
 8007ed6:	68fa      	ldr	r2, [r7, #12]
 8007ed8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8007edc:	f043 0302 	orr.w	r3, r3, #2
 8007ee0:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 8007ee2:	2300      	movs	r3, #0
}
 8007ee4:	4618      	mov	r0, r3
 8007ee6:	3714      	adds	r7, #20
 8007ee8:	46bd      	mov	sp, r7
 8007eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007eee:	4770      	bx	lr

08007ef0 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 8007ef0:	b480      	push	{r7}
 8007ef2:	b085      	sub	sp, #20
 8007ef4:	af00      	add	r7, sp, #0
 8007ef6:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 8007ef8:	687b      	ldr	r3, [r7, #4]
 8007efa:	695b      	ldr	r3, [r3, #20]
 8007efc:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 8007efe:	687b      	ldr	r3, [r7, #4]
 8007f00:	699b      	ldr	r3, [r3, #24]
 8007f02:	68fa      	ldr	r2, [r7, #12]
 8007f04:	4013      	ands	r3, r2
 8007f06:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 8007f08:	68fb      	ldr	r3, [r7, #12]
}
 8007f0a:	4618      	mov	r0, r3
 8007f0c:	3714      	adds	r7, #20
 8007f0e:	46bd      	mov	sp, r7
 8007f10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f14:	4770      	bx	lr

08007f16 <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f16:	b480      	push	{r7}
 8007f18:	b085      	sub	sp, #20
 8007f1a:	af00      	add	r7, sp, #0
 8007f1c:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f1e:	687b      	ldr	r3, [r7, #4]
 8007f20:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f22:	68fb      	ldr	r3, [r7, #12]
 8007f24:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f28:	699b      	ldr	r3, [r3, #24]
 8007f2a:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f32:	69db      	ldr	r3, [r3, #28]
 8007f34:	68ba      	ldr	r2, [r7, #8]
 8007f36:	4013      	ands	r3, r2
 8007f38:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 8007f3a:	68bb      	ldr	r3, [r7, #8]
 8007f3c:	0c1b      	lsrs	r3, r3, #16
}
 8007f3e:	4618      	mov	r0, r3
 8007f40:	3714      	adds	r7, #20
 8007f42:	46bd      	mov	sp, r7
 8007f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f48:	4770      	bx	lr

08007f4a <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 8007f4a:	b480      	push	{r7}
 8007f4c:	b085      	sub	sp, #20
 8007f4e:	af00      	add	r7, sp, #0
 8007f50:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f52:	687b      	ldr	r3, [r7, #4]
 8007f54:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 8007f56:	68fb      	ldr	r3, [r7, #12]
 8007f58:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f5c:	699b      	ldr	r3, [r3, #24]
 8007f5e:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 8007f60:	68fb      	ldr	r3, [r7, #12]
 8007f62:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007f66:	69db      	ldr	r3, [r3, #28]
 8007f68:	68ba      	ldr	r2, [r7, #8]
 8007f6a:	4013      	ands	r3, r2
 8007f6c:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 8007f6e:	68bb      	ldr	r3, [r7, #8]
 8007f70:	b29b      	uxth	r3, r3
}
 8007f72:	4618      	mov	r0, r3
 8007f74:	3714      	adds	r7, #20
 8007f76:	46bd      	mov	sp, r7
 8007f78:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f7c:	4770      	bx	lr

08007f7e <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007f7e:	b480      	push	{r7}
 8007f80:	b085      	sub	sp, #20
 8007f82:	af00      	add	r7, sp, #0
 8007f84:	6078      	str	r0, [r7, #4]
 8007f86:	460b      	mov	r3, r1
 8007f88:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007f8a:	687b      	ldr	r3, [r7, #4]
 8007f8c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 8007f8e:	78fb      	ldrb	r3, [r7, #3]
 8007f90:	015a      	lsls	r2, r3, #5
 8007f92:	68fb      	ldr	r3, [r7, #12]
 8007f94:	4413      	add	r3, r2
 8007f96:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8007f9a:	689b      	ldr	r3, [r3, #8]
 8007f9c:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 8007f9e:	68fb      	ldr	r3, [r7, #12]
 8007fa0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fa4:	695b      	ldr	r3, [r3, #20]
 8007fa6:	68ba      	ldr	r2, [r7, #8]
 8007fa8:	4013      	ands	r3, r2
 8007faa:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8007fac:	68bb      	ldr	r3, [r7, #8]
}
 8007fae:	4618      	mov	r0, r3
 8007fb0:	3714      	adds	r7, #20
 8007fb2:	46bd      	mov	sp, r7
 8007fb4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fb8:	4770      	bx	lr

08007fba <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 8007fba:	b480      	push	{r7}
 8007fbc:	b087      	sub	sp, #28
 8007fbe:	af00      	add	r7, sp, #0
 8007fc0:	6078      	str	r0, [r7, #4]
 8007fc2:	460b      	mov	r3, r1
 8007fc4:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8007fc6:	687b      	ldr	r3, [r7, #4]
 8007fc8:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 8007fca:	697b      	ldr	r3, [r7, #20]
 8007fcc:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fd0:	691b      	ldr	r3, [r3, #16]
 8007fd2:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 8007fd4:	697b      	ldr	r3, [r7, #20]
 8007fd6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8007fda:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007fdc:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 8007fde:	78fb      	ldrb	r3, [r7, #3]
 8007fe0:	f003 030f 	and.w	r3, r3, #15
 8007fe4:	68fa      	ldr	r2, [r7, #12]
 8007fe6:	fa22 f303 	lsr.w	r3, r2, r3
 8007fea:	01db      	lsls	r3, r3, #7
 8007fec:	b2db      	uxtb	r3, r3
 8007fee:	693a      	ldr	r2, [r7, #16]
 8007ff0:	4313      	orrs	r3, r2
 8007ff2:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 8007ff4:	78fb      	ldrb	r3, [r7, #3]
 8007ff6:	015a      	lsls	r2, r3, #5
 8007ff8:	697b      	ldr	r3, [r7, #20]
 8007ffa:	4413      	add	r3, r2
 8007ffc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008000:	689b      	ldr	r3, [r3, #8]
 8008002:	693a      	ldr	r2, [r7, #16]
 8008004:	4013      	ands	r3, r2
 8008006:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 8008008:	68bb      	ldr	r3, [r7, #8]
}
 800800a:	4618      	mov	r0, r3
 800800c:	371c      	adds	r7, #28
 800800e:	46bd      	mov	sp, r7
 8008010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008014:	4770      	bx	lr

08008016 <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 8008016:	b480      	push	{r7}
 8008018:	b083      	sub	sp, #12
 800801a:	af00      	add	r7, sp, #0
 800801c:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800801e:	687b      	ldr	r3, [r7, #4]
 8008020:	695b      	ldr	r3, [r3, #20]
 8008022:	f003 0301 	and.w	r3, r3, #1
}
 8008026:	4618      	mov	r0, r3
 8008028:	370c      	adds	r7, #12
 800802a:	46bd      	mov	sp, r7
 800802c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008030:	4770      	bx	lr

08008032 <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 8008032:	b480      	push	{r7}
 8008034:	b085      	sub	sp, #20
 8008036:	af00      	add	r7, sp, #0
 8008038:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800803e:	68fb      	ldr	r3, [r7, #12]
 8008040:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	68fa      	ldr	r2, [r7, #12]
 8008048:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800804c:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8008050:	f023 0307 	bic.w	r3, r3, #7
 8008054:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 8008056:	68fb      	ldr	r3, [r7, #12]
 8008058:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800805c:	685b      	ldr	r3, [r3, #4]
 800805e:	68fa      	ldr	r2, [r7, #12]
 8008060:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8008064:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008068:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800806a:	2300      	movs	r3, #0
}
 800806c:	4618      	mov	r0, r3
 800806e:	3714      	adds	r7, #20
 8008070:	46bd      	mov	sp, r7
 8008072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008076:	4770      	bx	lr

08008078 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 8008078:	b480      	push	{r7}
 800807a:	b087      	sub	sp, #28
 800807c:	af00      	add	r7, sp, #0
 800807e:	60f8      	str	r0, [r7, #12]
 8008080:	460b      	mov	r3, r1
 8008082:	607a      	str	r2, [r7, #4]
 8008084:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8008086:	68fb      	ldr	r3, [r7, #12]
 8008088:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	333c      	adds	r3, #60	@ 0x3c
 800808e:	3304      	adds	r3, #4
 8008090:	681b      	ldr	r3, [r3, #0]
 8008092:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 8008094:	693b      	ldr	r3, [r7, #16]
 8008096:	4a26      	ldr	r2, [pc, #152]	@ (8008130 <USB_EP0_OutStart+0xb8>)
 8008098:	4293      	cmp	r3, r2
 800809a:	d90a      	bls.n	80080b2 <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800809c:	697b      	ldr	r3, [r7, #20]
 800809e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080a2:	681b      	ldr	r3, [r3, #0]
 80080a4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80080a8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80080ac:	d101      	bne.n	80080b2 <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 80080ae:	2300      	movs	r3, #0
 80080b0:	e037      	b.n	8008122 <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 80080b2:	697b      	ldr	r3, [r7, #20]
 80080b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080b8:	461a      	mov	r2, r3
 80080ba:	2300      	movs	r3, #0
 80080bc:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 80080be:	697b      	ldr	r3, [r7, #20]
 80080c0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080c4:	691b      	ldr	r3, [r3, #16]
 80080c6:	697a      	ldr	r2, [r7, #20]
 80080c8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080cc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 80080d0:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 80080d2:	697b      	ldr	r3, [r7, #20]
 80080d4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080d8:	691b      	ldr	r3, [r3, #16]
 80080da:	697a      	ldr	r2, [r7, #20]
 80080dc:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080e0:	f043 0318 	orr.w	r3, r3, #24
 80080e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80080ec:	691b      	ldr	r3, [r3, #16]
 80080ee:	697a      	ldr	r2, [r7, #20]
 80080f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 80080f4:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 80080f8:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 80080fa:	7afb      	ldrb	r3, [r7, #11]
 80080fc:	2b01      	cmp	r3, #1
 80080fe:	d10f      	bne.n	8008120 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008106:	461a      	mov	r2, r3
 8008108:	687b      	ldr	r3, [r7, #4]
 800810a:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800810c:	697b      	ldr	r3, [r7, #20]
 800810e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8008112:	681b      	ldr	r3, [r3, #0]
 8008114:	697a      	ldr	r2, [r7, #20]
 8008116:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800811a:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800811e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8008120:	2300      	movs	r3, #0
}
 8008122:	4618      	mov	r0, r3
 8008124:	371c      	adds	r7, #28
 8008126:	46bd      	mov	sp, r7
 8008128:	f85d 7b04 	ldr.w	r7, [sp], #4
 800812c:	4770      	bx	lr
 800812e:	bf00      	nop
 8008130:	4f54300a 	.word	0x4f54300a

08008134 <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 8008134:	b480      	push	{r7}
 8008136:	b085      	sub	sp, #20
 8008138:	af00      	add	r7, sp, #0
 800813a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800813c:	2300      	movs	r3, #0
 800813e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8008140:	68fb      	ldr	r3, [r7, #12]
 8008142:	3301      	adds	r3, #1
 8008144:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8008146:	68fb      	ldr	r3, [r7, #12]
 8008148:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800814c:	d901      	bls.n	8008152 <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800814e:	2303      	movs	r3, #3
 8008150:	e022      	b.n	8008198 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8008152:	687b      	ldr	r3, [r7, #4]
 8008154:	691b      	ldr	r3, [r3, #16]
 8008156:	2b00      	cmp	r3, #0
 8008158:	daf2      	bge.n	8008140 <USB_CoreReset+0xc>

  count = 10U;
 800815a:	230a      	movs	r3, #10
 800815c:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800815e:	e002      	b.n	8008166 <USB_CoreReset+0x32>
  {
    count--;
 8008160:	68fb      	ldr	r3, [r7, #12]
 8008162:	3b01      	subs	r3, #1
 8008164:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 8008166:	68fb      	ldr	r3, [r7, #12]
 8008168:	2b00      	cmp	r3, #0
 800816a:	d1f9      	bne.n	8008160 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800816c:	687b      	ldr	r3, [r7, #4]
 800816e:	691b      	ldr	r3, [r3, #16]
 8008170:	f043 0201 	orr.w	r2, r3, #1
 8008174:	687b      	ldr	r3, [r7, #4]
 8008176:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	3301      	adds	r3, #1
 800817c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800817e:	68fb      	ldr	r3, [r7, #12]
 8008180:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8008184:	d901      	bls.n	800818a <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 8008186:	2303      	movs	r3, #3
 8008188:	e006      	b.n	8008198 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800818a:	687b      	ldr	r3, [r7, #4]
 800818c:	691b      	ldr	r3, [r3, #16]
 800818e:	f003 0301 	and.w	r3, r3, #1
 8008192:	2b01      	cmp	r3, #1
 8008194:	d0f0      	beq.n	8008178 <USB_CoreReset+0x44>

  return HAL_OK;
 8008196:	2300      	movs	r3, #0
}
 8008198:	4618      	mov	r0, r3
 800819a:	3714      	adds	r7, #20
 800819c:	46bd      	mov	sp, r7
 800819e:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081a2:	4770      	bx	lr

080081a4 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 80081a4:	b580      	push	{r7, lr}
 80081a6:	b084      	sub	sp, #16
 80081a8:	af00      	add	r7, sp, #0
 80081aa:	6078      	str	r0, [r7, #4]
 80081ac:	460b      	mov	r3, r1
 80081ae:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 80081b0:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 80081b4:	f002 fcd2 	bl	800ab5c <USBD_static_malloc>
 80081b8:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 80081ba:	68fb      	ldr	r3, [r7, #12]
 80081bc:	2b00      	cmp	r3, #0
 80081be:	d109      	bne.n	80081d4 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 80081c0:	687b      	ldr	r3, [r7, #4]
 80081c2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081c6:	687b      	ldr	r3, [r7, #4]
 80081c8:	32b0      	adds	r2, #176	@ 0xb0
 80081ca:	2100      	movs	r1, #0
 80081cc:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 80081d0:	2302      	movs	r3, #2
 80081d2:	e0d4      	b.n	800837e <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 80081d4:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 80081d8:	2100      	movs	r1, #0
 80081da:	68f8      	ldr	r0, [r7, #12]
 80081dc:	f003 fcbb 	bl	800bb56 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 80081e0:	687b      	ldr	r3, [r7, #4]
 80081e2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	32b0      	adds	r2, #176	@ 0xb0
 80081ea:	68f9      	ldr	r1, [r7, #12]
 80081ec:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 80081f0:	687b      	ldr	r3, [r7, #4]
 80081f2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80081f6:	687b      	ldr	r3, [r7, #4]
 80081f8:	32b0      	adds	r2, #176	@ 0xb0
 80081fa:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008204:	687b      	ldr	r3, [r7, #4]
 8008206:	7c1b      	ldrb	r3, [r3, #16]
 8008208:	2b00      	cmp	r3, #0
 800820a:	d138      	bne.n	800827e <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800820c:	4b5e      	ldr	r3, [pc, #376]	@ (8008388 <USBD_CDC_Init+0x1e4>)
 800820e:	7819      	ldrb	r1, [r3, #0]
 8008210:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008214:	2202      	movs	r2, #2
 8008216:	6878      	ldr	r0, [r7, #4]
 8008218:	f002 fb7d 	bl	800a916 <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800821c:	4b5a      	ldr	r3, [pc, #360]	@ (8008388 <USBD_CDC_Init+0x1e4>)
 800821e:	781b      	ldrb	r3, [r3, #0]
 8008220:	f003 020f 	and.w	r2, r3, #15
 8008224:	6879      	ldr	r1, [r7, #4]
 8008226:	4613      	mov	r3, r2
 8008228:	009b      	lsls	r3, r3, #2
 800822a:	4413      	add	r3, r2
 800822c:	009b      	lsls	r3, r3, #2
 800822e:	440b      	add	r3, r1
 8008230:	3323      	adds	r3, #35	@ 0x23
 8008232:	2201      	movs	r2, #1
 8008234:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 8008236:	4b55      	ldr	r3, [pc, #340]	@ (800838c <USBD_CDC_Init+0x1e8>)
 8008238:	7819      	ldrb	r1, [r3, #0]
 800823a:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800823e:	2202      	movs	r2, #2
 8008240:	6878      	ldr	r0, [r7, #4]
 8008242:	f002 fb68 	bl	800a916 <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 8008246:	4b51      	ldr	r3, [pc, #324]	@ (800838c <USBD_CDC_Init+0x1e8>)
 8008248:	781b      	ldrb	r3, [r3, #0]
 800824a:	f003 020f 	and.w	r2, r3, #15
 800824e:	6879      	ldr	r1, [r7, #4]
 8008250:	4613      	mov	r3, r2
 8008252:	009b      	lsls	r3, r3, #2
 8008254:	4413      	add	r3, r2
 8008256:	009b      	lsls	r3, r3, #2
 8008258:	440b      	add	r3, r1
 800825a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800825e:	2201      	movs	r2, #1
 8008260:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 8008262:	4b4b      	ldr	r3, [pc, #300]	@ (8008390 <USBD_CDC_Init+0x1ec>)
 8008264:	781b      	ldrb	r3, [r3, #0]
 8008266:	f003 020f 	and.w	r2, r3, #15
 800826a:	6879      	ldr	r1, [r7, #4]
 800826c:	4613      	mov	r3, r2
 800826e:	009b      	lsls	r3, r3, #2
 8008270:	4413      	add	r3, r2
 8008272:	009b      	lsls	r3, r3, #2
 8008274:	440b      	add	r3, r1
 8008276:	331c      	adds	r3, #28
 8008278:	2210      	movs	r2, #16
 800827a:	601a      	str	r2, [r3, #0]
 800827c:	e035      	b.n	80082ea <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800827e:	4b42      	ldr	r3, [pc, #264]	@ (8008388 <USBD_CDC_Init+0x1e4>)
 8008280:	7819      	ldrb	r1, [r3, #0]
 8008282:	2340      	movs	r3, #64	@ 0x40
 8008284:	2202      	movs	r2, #2
 8008286:	6878      	ldr	r0, [r7, #4]
 8008288:	f002 fb45 	bl	800a916 <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800828c:	4b3e      	ldr	r3, [pc, #248]	@ (8008388 <USBD_CDC_Init+0x1e4>)
 800828e:	781b      	ldrb	r3, [r3, #0]
 8008290:	f003 020f 	and.w	r2, r3, #15
 8008294:	6879      	ldr	r1, [r7, #4]
 8008296:	4613      	mov	r3, r2
 8008298:	009b      	lsls	r3, r3, #2
 800829a:	4413      	add	r3, r2
 800829c:	009b      	lsls	r3, r3, #2
 800829e:	440b      	add	r3, r1
 80082a0:	3323      	adds	r3, #35	@ 0x23
 80082a2:	2201      	movs	r2, #1
 80082a4:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 80082a6:	4b39      	ldr	r3, [pc, #228]	@ (800838c <USBD_CDC_Init+0x1e8>)
 80082a8:	7819      	ldrb	r1, [r3, #0]
 80082aa:	2340      	movs	r3, #64	@ 0x40
 80082ac:	2202      	movs	r2, #2
 80082ae:	6878      	ldr	r0, [r7, #4]
 80082b0:	f002 fb31 	bl	800a916 <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 80082b4:	4b35      	ldr	r3, [pc, #212]	@ (800838c <USBD_CDC_Init+0x1e8>)
 80082b6:	781b      	ldrb	r3, [r3, #0]
 80082b8:	f003 020f 	and.w	r2, r3, #15
 80082bc:	6879      	ldr	r1, [r7, #4]
 80082be:	4613      	mov	r3, r2
 80082c0:	009b      	lsls	r3, r3, #2
 80082c2:	4413      	add	r3, r2
 80082c4:	009b      	lsls	r3, r3, #2
 80082c6:	440b      	add	r3, r1
 80082c8:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80082cc:	2201      	movs	r2, #1
 80082ce:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 80082d0:	4b2f      	ldr	r3, [pc, #188]	@ (8008390 <USBD_CDC_Init+0x1ec>)
 80082d2:	781b      	ldrb	r3, [r3, #0]
 80082d4:	f003 020f 	and.w	r2, r3, #15
 80082d8:	6879      	ldr	r1, [r7, #4]
 80082da:	4613      	mov	r3, r2
 80082dc:	009b      	lsls	r3, r3, #2
 80082de:	4413      	add	r3, r2
 80082e0:	009b      	lsls	r3, r3, #2
 80082e2:	440b      	add	r3, r1
 80082e4:	331c      	adds	r3, #28
 80082e6:	2210      	movs	r2, #16
 80082e8:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 80082ea:	4b29      	ldr	r3, [pc, #164]	@ (8008390 <USBD_CDC_Init+0x1ec>)
 80082ec:	7819      	ldrb	r1, [r3, #0]
 80082ee:	2308      	movs	r3, #8
 80082f0:	2203      	movs	r2, #3
 80082f2:	6878      	ldr	r0, [r7, #4]
 80082f4:	f002 fb0f 	bl	800a916 <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 80082f8:	4b25      	ldr	r3, [pc, #148]	@ (8008390 <USBD_CDC_Init+0x1ec>)
 80082fa:	781b      	ldrb	r3, [r3, #0]
 80082fc:	f003 020f 	and.w	r2, r3, #15
 8008300:	6879      	ldr	r1, [r7, #4]
 8008302:	4613      	mov	r3, r2
 8008304:	009b      	lsls	r3, r3, #2
 8008306:	4413      	add	r3, r2
 8008308:	009b      	lsls	r3, r3, #2
 800830a:	440b      	add	r3, r1
 800830c:	3323      	adds	r3, #35	@ 0x23
 800830e:	2201      	movs	r2, #1
 8008310:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 8008312:	68fb      	ldr	r3, [r7, #12]
 8008314:	2200      	movs	r2, #0
 8008316:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800831a:	687b      	ldr	r3, [r7, #4]
 800831c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008320:	687a      	ldr	r2, [r7, #4]
 8008322:	33b0      	adds	r3, #176	@ 0xb0
 8008324:	009b      	lsls	r3, r3, #2
 8008326:	4413      	add	r3, r2
 8008328:	685b      	ldr	r3, [r3, #4]
 800832a:	681b      	ldr	r3, [r3, #0]
 800832c:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800832e:	68fb      	ldr	r3, [r7, #12]
 8008330:	2200      	movs	r2, #0
 8008332:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2200      	movs	r2, #0
 800833a:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800833e:	68fb      	ldr	r3, [r7, #12]
 8008340:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 8008344:	2b00      	cmp	r3, #0
 8008346:	d101      	bne.n	800834c <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 8008348:	2302      	movs	r3, #2
 800834a:	e018      	b.n	800837e <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	7c1b      	ldrb	r3, [r3, #16]
 8008350:	2b00      	cmp	r3, #0
 8008352:	d10a      	bne.n	800836a <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008354:	4b0d      	ldr	r3, [pc, #52]	@ (800838c <USBD_CDC_Init+0x1e8>)
 8008356:	7819      	ldrb	r1, [r3, #0]
 8008358:	68fb      	ldr	r3, [r7, #12]
 800835a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800835e:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008362:	6878      	ldr	r0, [r7, #4]
 8008364:	f002 fbc6 	bl	800aaf4 <USBD_LL_PrepareReceive>
 8008368:	e008      	b.n	800837c <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800836a:	4b08      	ldr	r3, [pc, #32]	@ (800838c <USBD_CDC_Init+0x1e8>)
 800836c:	7819      	ldrb	r1, [r3, #0]
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008374:	2340      	movs	r3, #64	@ 0x40
 8008376:	6878      	ldr	r0, [r7, #4]
 8008378:	f002 fbbc 	bl	800aaf4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800837c:	2300      	movs	r3, #0
}
 800837e:	4618      	mov	r0, r3
 8008380:	3710      	adds	r7, #16
 8008382:	46bd      	mov	sp, r7
 8008384:	bd80      	pop	{r7, pc}
 8008386:	bf00      	nop
 8008388:	200000a7 	.word	0x200000a7
 800838c:	200000a8 	.word	0x200000a8
 8008390:	200000a9 	.word	0x200000a9

08008394 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008394:	b580      	push	{r7, lr}
 8008396:	b082      	sub	sp, #8
 8008398:	af00      	add	r7, sp, #0
 800839a:	6078      	str	r0, [r7, #4]
 800839c:	460b      	mov	r3, r1
 800839e:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 80083a0:	4b3a      	ldr	r3, [pc, #232]	@ (800848c <USBD_CDC_DeInit+0xf8>)
 80083a2:	781b      	ldrb	r3, [r3, #0]
 80083a4:	4619      	mov	r1, r3
 80083a6:	6878      	ldr	r0, [r7, #4]
 80083a8:	f002 fadb 	bl	800a962 <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 80083ac:	4b37      	ldr	r3, [pc, #220]	@ (800848c <USBD_CDC_DeInit+0xf8>)
 80083ae:	781b      	ldrb	r3, [r3, #0]
 80083b0:	f003 020f 	and.w	r2, r3, #15
 80083b4:	6879      	ldr	r1, [r7, #4]
 80083b6:	4613      	mov	r3, r2
 80083b8:	009b      	lsls	r3, r3, #2
 80083ba:	4413      	add	r3, r2
 80083bc:	009b      	lsls	r3, r3, #2
 80083be:	440b      	add	r3, r1
 80083c0:	3323      	adds	r3, #35	@ 0x23
 80083c2:	2200      	movs	r2, #0
 80083c4:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 80083c6:	4b32      	ldr	r3, [pc, #200]	@ (8008490 <USBD_CDC_DeInit+0xfc>)
 80083c8:	781b      	ldrb	r3, [r3, #0]
 80083ca:	4619      	mov	r1, r3
 80083cc:	6878      	ldr	r0, [r7, #4]
 80083ce:	f002 fac8 	bl	800a962 <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 80083d2:	4b2f      	ldr	r3, [pc, #188]	@ (8008490 <USBD_CDC_DeInit+0xfc>)
 80083d4:	781b      	ldrb	r3, [r3, #0]
 80083d6:	f003 020f 	and.w	r2, r3, #15
 80083da:	6879      	ldr	r1, [r7, #4]
 80083dc:	4613      	mov	r3, r2
 80083de:	009b      	lsls	r3, r3, #2
 80083e0:	4413      	add	r3, r2
 80083e2:	009b      	lsls	r3, r3, #2
 80083e4:	440b      	add	r3, r1
 80083e6:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80083ea:	2200      	movs	r2, #0
 80083ec:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 80083ee:	4b29      	ldr	r3, [pc, #164]	@ (8008494 <USBD_CDC_DeInit+0x100>)
 80083f0:	781b      	ldrb	r3, [r3, #0]
 80083f2:	4619      	mov	r1, r3
 80083f4:	6878      	ldr	r0, [r7, #4]
 80083f6:	f002 fab4 	bl	800a962 <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 80083fa:	4b26      	ldr	r3, [pc, #152]	@ (8008494 <USBD_CDC_DeInit+0x100>)
 80083fc:	781b      	ldrb	r3, [r3, #0]
 80083fe:	f003 020f 	and.w	r2, r3, #15
 8008402:	6879      	ldr	r1, [r7, #4]
 8008404:	4613      	mov	r3, r2
 8008406:	009b      	lsls	r3, r3, #2
 8008408:	4413      	add	r3, r2
 800840a:	009b      	lsls	r3, r3, #2
 800840c:	440b      	add	r3, r1
 800840e:	3323      	adds	r3, #35	@ 0x23
 8008410:	2200      	movs	r2, #0
 8008412:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 8008414:	4b1f      	ldr	r3, [pc, #124]	@ (8008494 <USBD_CDC_DeInit+0x100>)
 8008416:	781b      	ldrb	r3, [r3, #0]
 8008418:	f003 020f 	and.w	r2, r3, #15
 800841c:	6879      	ldr	r1, [r7, #4]
 800841e:	4613      	mov	r3, r2
 8008420:	009b      	lsls	r3, r3, #2
 8008422:	4413      	add	r3, r2
 8008424:	009b      	lsls	r3, r3, #2
 8008426:	440b      	add	r3, r1
 8008428:	331c      	adds	r3, #28
 800842a:	2200      	movs	r2, #0
 800842c:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800842e:	687b      	ldr	r3, [r7, #4]
 8008430:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008434:	687b      	ldr	r3, [r7, #4]
 8008436:	32b0      	adds	r2, #176	@ 0xb0
 8008438:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800843c:	2b00      	cmp	r3, #0
 800843e:	d01f      	beq.n	8008480 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 8008440:	687b      	ldr	r3, [r7, #4]
 8008442:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008446:	687a      	ldr	r2, [r7, #4]
 8008448:	33b0      	adds	r3, #176	@ 0xb0
 800844a:	009b      	lsls	r3, r3, #2
 800844c:	4413      	add	r3, r2
 800844e:	685b      	ldr	r3, [r3, #4]
 8008450:	685b      	ldr	r3, [r3, #4]
 8008452:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 8008454:	687b      	ldr	r3, [r7, #4]
 8008456:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800845a:	687b      	ldr	r3, [r7, #4]
 800845c:	32b0      	adds	r2, #176	@ 0xb0
 800845e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008462:	4618      	mov	r0, r3
 8008464:	f002 fb88 	bl	800ab78 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8008468:	687b      	ldr	r3, [r7, #4]
 800846a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800846e:	687b      	ldr	r3, [r7, #4]
 8008470:	32b0      	adds	r2, #176	@ 0xb0
 8008472:	2100      	movs	r1, #0
 8008474:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 8008478:	687b      	ldr	r3, [r7, #4]
 800847a:	2200      	movs	r2, #0
 800847c:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 8008480:	2300      	movs	r3, #0
}
 8008482:	4618      	mov	r0, r3
 8008484:	3708      	adds	r7, #8
 8008486:	46bd      	mov	sp, r7
 8008488:	bd80      	pop	{r7, pc}
 800848a:	bf00      	nop
 800848c:	200000a7 	.word	0x200000a7
 8008490:	200000a8 	.word	0x200000a8
 8008494:	200000a9 	.word	0x200000a9

08008498 <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 8008498:	b580      	push	{r7, lr}
 800849a:	b086      	sub	sp, #24
 800849c:	af00      	add	r7, sp, #0
 800849e:	6078      	str	r0, [r7, #4]
 80084a0:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80084a2:	687b      	ldr	r3, [r7, #4]
 80084a4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	32b0      	adds	r2, #176	@ 0xb0
 80084ac:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80084b0:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 80084b2:	2300      	movs	r3, #0
 80084b4:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 80084b6:	2300      	movs	r3, #0
 80084b8:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 80084ba:	2300      	movs	r3, #0
 80084bc:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 80084be:	693b      	ldr	r3, [r7, #16]
 80084c0:	2b00      	cmp	r3, #0
 80084c2:	d101      	bne.n	80084c8 <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 80084c4:	2303      	movs	r3, #3
 80084c6:	e0bf      	b.n	8008648 <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80084c8:	683b      	ldr	r3, [r7, #0]
 80084ca:	781b      	ldrb	r3, [r3, #0]
 80084cc:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d050      	beq.n	8008576 <USBD_CDC_Setup+0xde>
 80084d4:	2b20      	cmp	r3, #32
 80084d6:	f040 80af 	bne.w	8008638 <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 80084da:	683b      	ldr	r3, [r7, #0]
 80084dc:	88db      	ldrh	r3, [r3, #6]
 80084de:	2b00      	cmp	r3, #0
 80084e0:	d03a      	beq.n	8008558 <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 80084e2:	683b      	ldr	r3, [r7, #0]
 80084e4:	781b      	ldrb	r3, [r3, #0]
 80084e6:	b25b      	sxtb	r3, r3
 80084e8:	2b00      	cmp	r3, #0
 80084ea:	da1b      	bge.n	8008524 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 80084ec:	687b      	ldr	r3, [r7, #4]
 80084ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80084f2:	687a      	ldr	r2, [r7, #4]
 80084f4:	33b0      	adds	r3, #176	@ 0xb0
 80084f6:	009b      	lsls	r3, r3, #2
 80084f8:	4413      	add	r3, r2
 80084fa:	685b      	ldr	r3, [r3, #4]
 80084fc:	689b      	ldr	r3, [r3, #8]
 80084fe:	683a      	ldr	r2, [r7, #0]
 8008500:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 8008502:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008504:	683a      	ldr	r2, [r7, #0]
 8008506:	88d2      	ldrh	r2, [r2, #6]
 8008508:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800850a:	683b      	ldr	r3, [r7, #0]
 800850c:	88db      	ldrh	r3, [r3, #6]
 800850e:	2b07      	cmp	r3, #7
 8008510:	bf28      	it	cs
 8008512:	2307      	movcs	r3, #7
 8008514:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 8008516:	693b      	ldr	r3, [r7, #16]
 8008518:	89fa      	ldrh	r2, [r7, #14]
 800851a:	4619      	mov	r1, r3
 800851c:	6878      	ldr	r0, [r7, #4]
 800851e:	f001 fda9 	bl	800a074 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 8008522:	e090      	b.n	8008646 <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 8008524:	683b      	ldr	r3, [r7, #0]
 8008526:	785a      	ldrb	r2, [r3, #1]
 8008528:	693b      	ldr	r3, [r7, #16]
 800852a:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800852e:	683b      	ldr	r3, [r7, #0]
 8008530:	88db      	ldrh	r3, [r3, #6]
 8008532:	2b3f      	cmp	r3, #63	@ 0x3f
 8008534:	d803      	bhi.n	800853e <USBD_CDC_Setup+0xa6>
 8008536:	683b      	ldr	r3, [r7, #0]
 8008538:	88db      	ldrh	r3, [r3, #6]
 800853a:	b2da      	uxtb	r2, r3
 800853c:	e000      	b.n	8008540 <USBD_CDC_Setup+0xa8>
 800853e:	2240      	movs	r2, #64	@ 0x40
 8008540:	693b      	ldr	r3, [r7, #16]
 8008542:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 8008546:	6939      	ldr	r1, [r7, #16]
 8008548:	693b      	ldr	r3, [r7, #16]
 800854a:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800854e:	461a      	mov	r2, r3
 8008550:	6878      	ldr	r0, [r7, #4]
 8008552:	f001 fdbe 	bl	800a0d2 <USBD_CtlPrepareRx>
      break;
 8008556:	e076      	b.n	8008646 <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 8008558:	687b      	ldr	r3, [r7, #4]
 800855a:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800855e:	687a      	ldr	r2, [r7, #4]
 8008560:	33b0      	adds	r3, #176	@ 0xb0
 8008562:	009b      	lsls	r3, r3, #2
 8008564:	4413      	add	r3, r2
 8008566:	685b      	ldr	r3, [r3, #4]
 8008568:	689b      	ldr	r3, [r3, #8]
 800856a:	683a      	ldr	r2, [r7, #0]
 800856c:	7850      	ldrb	r0, [r2, #1]
 800856e:	2200      	movs	r2, #0
 8008570:	6839      	ldr	r1, [r7, #0]
 8008572:	4798      	blx	r3
      break;
 8008574:	e067      	b.n	8008646 <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8008576:	683b      	ldr	r3, [r7, #0]
 8008578:	785b      	ldrb	r3, [r3, #1]
 800857a:	2b0b      	cmp	r3, #11
 800857c:	d851      	bhi.n	8008622 <USBD_CDC_Setup+0x18a>
 800857e:	a201      	add	r2, pc, #4	@ (adr r2, 8008584 <USBD_CDC_Setup+0xec>)
 8008580:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008584:	080085b5 	.word	0x080085b5
 8008588:	08008631 	.word	0x08008631
 800858c:	08008623 	.word	0x08008623
 8008590:	08008623 	.word	0x08008623
 8008594:	08008623 	.word	0x08008623
 8008598:	08008623 	.word	0x08008623
 800859c:	08008623 	.word	0x08008623
 80085a0:	08008623 	.word	0x08008623
 80085a4:	08008623 	.word	0x08008623
 80085a8:	08008623 	.word	0x08008623
 80085ac:	080085df 	.word	0x080085df
 80085b0:	08008609 	.word	0x08008609
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085b4:	687b      	ldr	r3, [r7, #4]
 80085b6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085ba:	b2db      	uxtb	r3, r3
 80085bc:	2b03      	cmp	r3, #3
 80085be:	d107      	bne.n	80085d0 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 80085c0:	f107 030a 	add.w	r3, r7, #10
 80085c4:	2202      	movs	r2, #2
 80085c6:	4619      	mov	r1, r3
 80085c8:	6878      	ldr	r0, [r7, #4]
 80085ca:	f001 fd53 	bl	800a074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085ce:	e032      	b.n	8008636 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085d0:	6839      	ldr	r1, [r7, #0]
 80085d2:	6878      	ldr	r0, [r7, #4]
 80085d4:	f001 fcd1 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 80085d8:	2303      	movs	r3, #3
 80085da:	75fb      	strb	r3, [r7, #23]
          break;
 80085dc:	e02b      	b.n	8008636 <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80085de:	687b      	ldr	r3, [r7, #4]
 80085e0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80085e4:	b2db      	uxtb	r3, r3
 80085e6:	2b03      	cmp	r3, #3
 80085e8:	d107      	bne.n	80085fa <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 80085ea:	f107 030d 	add.w	r3, r7, #13
 80085ee:	2201      	movs	r2, #1
 80085f0:	4619      	mov	r1, r3
 80085f2:	6878      	ldr	r0, [r7, #4]
 80085f4:	f001 fd3e 	bl	800a074 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80085f8:	e01d      	b.n	8008636 <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 80085fa:	6839      	ldr	r1, [r7, #0]
 80085fc:	6878      	ldr	r0, [r7, #4]
 80085fe:	f001 fcbc 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 8008602:	2303      	movs	r3, #3
 8008604:	75fb      	strb	r3, [r7, #23]
          break;
 8008606:	e016      	b.n	8008636 <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 8008608:	687b      	ldr	r3, [r7, #4]
 800860a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800860e:	b2db      	uxtb	r3, r3
 8008610:	2b03      	cmp	r3, #3
 8008612:	d00f      	beq.n	8008634 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 8008614:	6839      	ldr	r1, [r7, #0]
 8008616:	6878      	ldr	r0, [r7, #4]
 8008618:	f001 fcaf 	bl	8009f7a <USBD_CtlError>
            ret = USBD_FAIL;
 800861c:	2303      	movs	r3, #3
 800861e:	75fb      	strb	r3, [r7, #23]
          }
          break;
 8008620:	e008      	b.n	8008634 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 8008622:	6839      	ldr	r1, [r7, #0]
 8008624:	6878      	ldr	r0, [r7, #4]
 8008626:	f001 fca8 	bl	8009f7a <USBD_CtlError>
          ret = USBD_FAIL;
 800862a:	2303      	movs	r3, #3
 800862c:	75fb      	strb	r3, [r7, #23]
          break;
 800862e:	e002      	b.n	8008636 <USBD_CDC_Setup+0x19e>
          break;
 8008630:	bf00      	nop
 8008632:	e008      	b.n	8008646 <USBD_CDC_Setup+0x1ae>
          break;
 8008634:	bf00      	nop
      }
      break;
 8008636:	e006      	b.n	8008646 <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 8008638:	6839      	ldr	r1, [r7, #0]
 800863a:	6878      	ldr	r0, [r7, #4]
 800863c:	f001 fc9d 	bl	8009f7a <USBD_CtlError>
      ret = USBD_FAIL;
 8008640:	2303      	movs	r3, #3
 8008642:	75fb      	strb	r3, [r7, #23]
      break;
 8008644:	bf00      	nop
  }

  return (uint8_t)ret;
 8008646:	7dfb      	ldrb	r3, [r7, #23]
}
 8008648:	4618      	mov	r0, r3
 800864a:	3718      	adds	r7, #24
 800864c:	46bd      	mov	sp, r7
 800864e:	bd80      	pop	{r7, pc}

08008650 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8008650:	b580      	push	{r7, lr}
 8008652:	b084      	sub	sp, #16
 8008654:	af00      	add	r7, sp, #0
 8008656:	6078      	str	r0, [r7, #4]
 8008658:	460b      	mov	r3, r1
 800865a:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800865c:	687b      	ldr	r3, [r7, #4]
 800865e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8008662:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008664:	687b      	ldr	r3, [r7, #4]
 8008666:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800866a:	687b      	ldr	r3, [r7, #4]
 800866c:	32b0      	adds	r2, #176	@ 0xb0
 800866e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008672:	2b00      	cmp	r3, #0
 8008674:	d101      	bne.n	800867a <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 8008676:	2303      	movs	r3, #3
 8008678:	e065      	b.n	8008746 <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008680:	687b      	ldr	r3, [r7, #4]
 8008682:	32b0      	adds	r2, #176	@ 0xb0
 8008684:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008688:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800868a:	78fb      	ldrb	r3, [r7, #3]
 800868c:	f003 020f 	and.w	r2, r3, #15
 8008690:	6879      	ldr	r1, [r7, #4]
 8008692:	4613      	mov	r3, r2
 8008694:	009b      	lsls	r3, r3, #2
 8008696:	4413      	add	r3, r2
 8008698:	009b      	lsls	r3, r3, #2
 800869a:	440b      	add	r3, r1
 800869c:	3314      	adds	r3, #20
 800869e:	681b      	ldr	r3, [r3, #0]
 80086a0:	2b00      	cmp	r3, #0
 80086a2:	d02f      	beq.n	8008704 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 80086a4:	78fb      	ldrb	r3, [r7, #3]
 80086a6:	f003 020f 	and.w	r2, r3, #15
 80086aa:	6879      	ldr	r1, [r7, #4]
 80086ac:	4613      	mov	r3, r2
 80086ae:	009b      	lsls	r3, r3, #2
 80086b0:	4413      	add	r3, r2
 80086b2:	009b      	lsls	r3, r3, #2
 80086b4:	440b      	add	r3, r1
 80086b6:	3314      	adds	r3, #20
 80086b8:	681a      	ldr	r2, [r3, #0]
 80086ba:	78fb      	ldrb	r3, [r7, #3]
 80086bc:	f003 010f 	and.w	r1, r3, #15
 80086c0:	68f8      	ldr	r0, [r7, #12]
 80086c2:	460b      	mov	r3, r1
 80086c4:	00db      	lsls	r3, r3, #3
 80086c6:	440b      	add	r3, r1
 80086c8:	009b      	lsls	r3, r3, #2
 80086ca:	4403      	add	r3, r0
 80086cc:	331c      	adds	r3, #28
 80086ce:	681b      	ldr	r3, [r3, #0]
 80086d0:	fbb2 f1f3 	udiv	r1, r2, r3
 80086d4:	fb01 f303 	mul.w	r3, r1, r3
 80086d8:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 80086da:	2b00      	cmp	r3, #0
 80086dc:	d112      	bne.n	8008704 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 80086de:	78fb      	ldrb	r3, [r7, #3]
 80086e0:	f003 020f 	and.w	r2, r3, #15
 80086e4:	6879      	ldr	r1, [r7, #4]
 80086e6:	4613      	mov	r3, r2
 80086e8:	009b      	lsls	r3, r3, #2
 80086ea:	4413      	add	r3, r2
 80086ec:	009b      	lsls	r3, r3, #2
 80086ee:	440b      	add	r3, r1
 80086f0:	3314      	adds	r3, #20
 80086f2:	2200      	movs	r2, #0
 80086f4:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 80086f6:	78f9      	ldrb	r1, [r7, #3]
 80086f8:	2300      	movs	r3, #0
 80086fa:	2200      	movs	r2, #0
 80086fc:	6878      	ldr	r0, [r7, #4]
 80086fe:	f002 f9d8 	bl	800aab2 <USBD_LL_Transmit>
 8008702:	e01f      	b.n	8008744 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 8008704:	68bb      	ldr	r3, [r7, #8]
 8008706:	2200      	movs	r2, #0
 8008708:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008712:	687a      	ldr	r2, [r7, #4]
 8008714:	33b0      	adds	r3, #176	@ 0xb0
 8008716:	009b      	lsls	r3, r3, #2
 8008718:	4413      	add	r3, r2
 800871a:	685b      	ldr	r3, [r3, #4]
 800871c:	691b      	ldr	r3, [r3, #16]
 800871e:	2b00      	cmp	r3, #0
 8008720:	d010      	beq.n	8008744 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008728:	687a      	ldr	r2, [r7, #4]
 800872a:	33b0      	adds	r3, #176	@ 0xb0
 800872c:	009b      	lsls	r3, r3, #2
 800872e:	4413      	add	r3, r2
 8008730:	685b      	ldr	r3, [r3, #4]
 8008732:	691b      	ldr	r3, [r3, #16]
 8008734:	68ba      	ldr	r2, [r7, #8]
 8008736:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800873a:	68ba      	ldr	r2, [r7, #8]
 800873c:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 8008740:	78fa      	ldrb	r2, [r7, #3]
 8008742:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 8008744:	2300      	movs	r3, #0
}
 8008746:	4618      	mov	r0, r3
 8008748:	3710      	adds	r7, #16
 800874a:	46bd      	mov	sp, r7
 800874c:	bd80      	pop	{r7, pc}

0800874e <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800874e:	b580      	push	{r7, lr}
 8008750:	b084      	sub	sp, #16
 8008752:	af00      	add	r7, sp, #0
 8008754:	6078      	str	r0, [r7, #4]
 8008756:	460b      	mov	r3, r1
 8008758:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008760:	687b      	ldr	r3, [r7, #4]
 8008762:	32b0      	adds	r2, #176	@ 0xb0
 8008764:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008768:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800876a:	687b      	ldr	r3, [r7, #4]
 800876c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	32b0      	adds	r2, #176	@ 0xb0
 8008774:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008778:	2b00      	cmp	r3, #0
 800877a:	d101      	bne.n	8008780 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800877c:	2303      	movs	r3, #3
 800877e:	e01a      	b.n	80087b6 <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 8008780:	78fb      	ldrb	r3, [r7, #3]
 8008782:	4619      	mov	r1, r3
 8008784:	6878      	ldr	r0, [r7, #4]
 8008786:	f002 f9d6 	bl	800ab36 <USBD_LL_GetRxDataSize>
 800878a:	4602      	mov	r2, r0
 800878c:	68fb      	ldr	r3, [r7, #12]
 800878e:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008798:	687a      	ldr	r2, [r7, #4]
 800879a:	33b0      	adds	r3, #176	@ 0xb0
 800879c:	009b      	lsls	r3, r3, #2
 800879e:	4413      	add	r3, r2
 80087a0:	685b      	ldr	r3, [r3, #4]
 80087a2:	68db      	ldr	r3, [r3, #12]
 80087a4:	68fa      	ldr	r2, [r7, #12]
 80087a6:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 80087aa:	68fa      	ldr	r2, [r7, #12]
 80087ac:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 80087b0:	4611      	mov	r1, r2
 80087b2:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 80087b4:	2300      	movs	r3, #0
}
 80087b6:	4618      	mov	r0, r3
 80087b8:	3710      	adds	r7, #16
 80087ba:	46bd      	mov	sp, r7
 80087bc:	bd80      	pop	{r7, pc}

080087be <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 80087be:	b580      	push	{r7, lr}
 80087c0:	b084      	sub	sp, #16
 80087c2:	af00      	add	r7, sp, #0
 80087c4:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80087c6:	687b      	ldr	r3, [r7, #4]
 80087c8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80087cc:	687b      	ldr	r3, [r7, #4]
 80087ce:	32b0      	adds	r2, #176	@ 0xb0
 80087d0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80087d4:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 80087d6:	68fb      	ldr	r3, [r7, #12]
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d101      	bne.n	80087e0 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 80087dc:	2303      	movs	r3, #3
 80087de:	e024      	b.n	800882a <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 80087e0:	687b      	ldr	r3, [r7, #4]
 80087e2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80087e6:	687a      	ldr	r2, [r7, #4]
 80087e8:	33b0      	adds	r3, #176	@ 0xb0
 80087ea:	009b      	lsls	r3, r3, #2
 80087ec:	4413      	add	r3, r2
 80087ee:	685b      	ldr	r3, [r3, #4]
 80087f0:	2b00      	cmp	r3, #0
 80087f2:	d019      	beq.n	8008828 <USBD_CDC_EP0_RxReady+0x6a>
 80087f4:	68fb      	ldr	r3, [r7, #12]
 80087f6:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 80087fa:	2bff      	cmp	r3, #255	@ 0xff
 80087fc:	d014      	beq.n	8008828 <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 80087fe:	687b      	ldr	r3, [r7, #4]
 8008800:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8008804:	687a      	ldr	r2, [r7, #4]
 8008806:	33b0      	adds	r3, #176	@ 0xb0
 8008808:	009b      	lsls	r3, r3, #2
 800880a:	4413      	add	r3, r2
 800880c:	685b      	ldr	r3, [r3, #4]
 800880e:	689b      	ldr	r3, [r3, #8]
 8008810:	68fa      	ldr	r2, [r7, #12]
 8008812:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 8008816:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 8008818:	68fa      	ldr	r2, [r7, #12]
 800881a:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800881e:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 8008820:	68fb      	ldr	r3, [r7, #12]
 8008822:	22ff      	movs	r2, #255	@ 0xff
 8008824:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 8008828:	2300      	movs	r3, #0
}
 800882a:	4618      	mov	r0, r3
 800882c:	3710      	adds	r7, #16
 800882e:	46bd      	mov	sp, r7
 8008830:	bd80      	pop	{r7, pc}
	...

08008834 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 8008834:	b580      	push	{r7, lr}
 8008836:	b086      	sub	sp, #24
 8008838:	af00      	add	r7, sp, #0
 800883a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800883c:	2182      	movs	r1, #130	@ 0x82
 800883e:	4818      	ldr	r0, [pc, #96]	@ (80088a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008840:	f000 fd62 	bl	8009308 <USBD_GetEpDesc>
 8008844:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008846:	2101      	movs	r1, #1
 8008848:	4815      	ldr	r0, [pc, #84]	@ (80088a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800884a:	f000 fd5d 	bl	8009308 <USBD_GetEpDesc>
 800884e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008850:	2181      	movs	r1, #129	@ 0x81
 8008852:	4813      	ldr	r0, [pc, #76]	@ (80088a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
 8008854:	f000 fd58 	bl	8009308 <USBD_GetEpDesc>
 8008858:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800885a:	697b      	ldr	r3, [r7, #20]
 800885c:	2b00      	cmp	r3, #0
 800885e:	d002      	beq.n	8008866 <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008860:	697b      	ldr	r3, [r7, #20]
 8008862:	2210      	movs	r2, #16
 8008864:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008866:	693b      	ldr	r3, [r7, #16]
 8008868:	2b00      	cmp	r3, #0
 800886a:	d006      	beq.n	800887a <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800886c:	693b      	ldr	r3, [r7, #16]
 800886e:	2200      	movs	r2, #0
 8008870:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008874:	711a      	strb	r2, [r3, #4]
 8008876:	2200      	movs	r2, #0
 8008878:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800887a:	68fb      	ldr	r3, [r7, #12]
 800887c:	2b00      	cmp	r3, #0
 800887e:	d006      	beq.n	800888e <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008880:	68fb      	ldr	r3, [r7, #12]
 8008882:	2200      	movs	r2, #0
 8008884:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008888:	711a      	strb	r2, [r3, #4]
 800888a:	2200      	movs	r2, #0
 800888c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	2243      	movs	r2, #67	@ 0x43
 8008892:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008894:	4b02      	ldr	r3, [pc, #8]	@ (80088a0 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 8008896:	4618      	mov	r0, r3
 8008898:	3718      	adds	r7, #24
 800889a:	46bd      	mov	sp, r7
 800889c:	bd80      	pop	{r7, pc}
 800889e:	bf00      	nop
 80088a0:	20000064 	.word	0x20000064

080088a4 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 80088a4:	b580      	push	{r7, lr}
 80088a6:	b086      	sub	sp, #24
 80088a8:	af00      	add	r7, sp, #0
 80088aa:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 80088ac:	2182      	movs	r1, #130	@ 0x82
 80088ae:	4818      	ldr	r0, [pc, #96]	@ (8008910 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088b0:	f000 fd2a 	bl	8009308 <USBD_GetEpDesc>
 80088b4:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 80088b6:	2101      	movs	r1, #1
 80088b8:	4815      	ldr	r0, [pc, #84]	@ (8008910 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088ba:	f000 fd25 	bl	8009308 <USBD_GetEpDesc>
 80088be:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 80088c0:	2181      	movs	r1, #129	@ 0x81
 80088c2:	4813      	ldr	r0, [pc, #76]	@ (8008910 <USBD_CDC_GetHSCfgDesc+0x6c>)
 80088c4:	f000 fd20 	bl	8009308 <USBD_GetEpDesc>
 80088c8:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 80088ca:	697b      	ldr	r3, [r7, #20]
 80088cc:	2b00      	cmp	r3, #0
 80088ce:	d002      	beq.n	80088d6 <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 80088d0:	697b      	ldr	r3, [r7, #20]
 80088d2:	2210      	movs	r2, #16
 80088d4:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 80088d6:	693b      	ldr	r3, [r7, #16]
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d006      	beq.n	80088ea <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088dc:	693b      	ldr	r3, [r7, #16]
 80088de:	2200      	movs	r2, #0
 80088e0:	711a      	strb	r2, [r3, #4]
 80088e2:	2200      	movs	r2, #0
 80088e4:	f042 0202 	orr.w	r2, r2, #2
 80088e8:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 80088ea:	68fb      	ldr	r3, [r7, #12]
 80088ec:	2b00      	cmp	r3, #0
 80088ee:	d006      	beq.n	80088fe <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 80088f0:	68fb      	ldr	r3, [r7, #12]
 80088f2:	2200      	movs	r2, #0
 80088f4:	711a      	strb	r2, [r3, #4]
 80088f6:	2200      	movs	r2, #0
 80088f8:	f042 0202 	orr.w	r2, r2, #2
 80088fc:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 80088fe:	687b      	ldr	r3, [r7, #4]
 8008900:	2243      	movs	r2, #67	@ 0x43
 8008902:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008904:	4b02      	ldr	r3, [pc, #8]	@ (8008910 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 8008906:	4618      	mov	r0, r3
 8008908:	3718      	adds	r7, #24
 800890a:	46bd      	mov	sp, r7
 800890c:	bd80      	pop	{r7, pc}
 800890e:	bf00      	nop
 8008910:	20000064 	.word	0x20000064

08008914 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 8008914:	b580      	push	{r7, lr}
 8008916:	b086      	sub	sp, #24
 8008918:	af00      	add	r7, sp, #0
 800891a:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800891c:	2182      	movs	r1, #130	@ 0x82
 800891e:	4818      	ldr	r0, [pc, #96]	@ (8008980 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008920:	f000 fcf2 	bl	8009308 <USBD_GetEpDesc>
 8008924:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 8008926:	2101      	movs	r1, #1
 8008928:	4815      	ldr	r0, [pc, #84]	@ (8008980 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800892a:	f000 fced 	bl	8009308 <USBD_GetEpDesc>
 800892e:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 8008930:	2181      	movs	r1, #129	@ 0x81
 8008932:	4813      	ldr	r0, [pc, #76]	@ (8008980 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 8008934:	f000 fce8 	bl	8009308 <USBD_GetEpDesc>
 8008938:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800893a:	697b      	ldr	r3, [r7, #20]
 800893c:	2b00      	cmp	r3, #0
 800893e:	d002      	beq.n	8008946 <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 8008940:	697b      	ldr	r3, [r7, #20]
 8008942:	2210      	movs	r2, #16
 8008944:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 8008946:	693b      	ldr	r3, [r7, #16]
 8008948:	2b00      	cmp	r3, #0
 800894a:	d006      	beq.n	800895a <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800894c:	693b      	ldr	r3, [r7, #16]
 800894e:	2200      	movs	r2, #0
 8008950:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008954:	711a      	strb	r2, [r3, #4]
 8008956:	2200      	movs	r2, #0
 8008958:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800895a:	68fb      	ldr	r3, [r7, #12]
 800895c:	2b00      	cmp	r3, #0
 800895e:	d006      	beq.n	800896e <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 8008960:	68fb      	ldr	r3, [r7, #12]
 8008962:	2200      	movs	r2, #0
 8008964:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8008968:	711a      	strb	r2, [r3, #4]
 800896a:	2200      	movs	r2, #0
 800896c:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	2243      	movs	r2, #67	@ 0x43
 8008972:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 8008974:	4b02      	ldr	r3, [pc, #8]	@ (8008980 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 8008976:	4618      	mov	r0, r3
 8008978:	3718      	adds	r7, #24
 800897a:	46bd      	mov	sp, r7
 800897c:	bd80      	pop	{r7, pc}
 800897e:	bf00      	nop
 8008980:	20000064 	.word	0x20000064

08008984 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8008984:	b480      	push	{r7}
 8008986:	b083      	sub	sp, #12
 8008988:	af00      	add	r7, sp, #0
 800898a:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800898c:	687b      	ldr	r3, [r7, #4]
 800898e:	220a      	movs	r2, #10
 8008990:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 8008992:	4b03      	ldr	r3, [pc, #12]	@ (80089a0 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 8008994:	4618      	mov	r0, r3
 8008996:	370c      	adds	r7, #12
 8008998:	46bd      	mov	sp, r7
 800899a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800899e:	4770      	bx	lr
 80089a0:	20000020 	.word	0x20000020

080089a4 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 80089a4:	b480      	push	{r7}
 80089a6:	b083      	sub	sp, #12
 80089a8:	af00      	add	r7, sp, #0
 80089aa:	6078      	str	r0, [r7, #4]
 80089ac:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 80089ae:	683b      	ldr	r3, [r7, #0]
 80089b0:	2b00      	cmp	r3, #0
 80089b2:	d101      	bne.n	80089b8 <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 80089b4:	2303      	movs	r3, #3
 80089b6:	e009      	b.n	80089cc <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 80089b8:	687b      	ldr	r3, [r7, #4]
 80089ba:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80089be:	687a      	ldr	r2, [r7, #4]
 80089c0:	33b0      	adds	r3, #176	@ 0xb0
 80089c2:	009b      	lsls	r3, r3, #2
 80089c4:	4413      	add	r3, r2
 80089c6:	683a      	ldr	r2, [r7, #0]
 80089c8:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 80089ca:	2300      	movs	r3, #0
}
 80089cc:	4618      	mov	r0, r3
 80089ce:	370c      	adds	r7, #12
 80089d0:	46bd      	mov	sp, r7
 80089d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80089d6:	4770      	bx	lr

080089d8 <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 80089d8:	b480      	push	{r7}
 80089da:	b087      	sub	sp, #28
 80089dc:	af00      	add	r7, sp, #0
 80089de:	60f8      	str	r0, [r7, #12]
 80089e0:	60b9      	str	r1, [r7, #8]
 80089e2:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80089e4:	68fb      	ldr	r3, [r7, #12]
 80089e6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80089ea:	68fb      	ldr	r3, [r7, #12]
 80089ec:	32b0      	adds	r2, #176	@ 0xb0
 80089ee:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80089f2:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 80089f4:	697b      	ldr	r3, [r7, #20]
 80089f6:	2b00      	cmp	r3, #0
 80089f8:	d101      	bne.n	80089fe <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 80089fa:	2303      	movs	r3, #3
 80089fc:	e008      	b.n	8008a10 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 80089fe:	697b      	ldr	r3, [r7, #20]
 8008a00:	68ba      	ldr	r2, [r7, #8]
 8008a02:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 8008a06:	697b      	ldr	r3, [r7, #20]
 8008a08:	687a      	ldr	r2, [r7, #4]
 8008a0a:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 8008a0e:	2300      	movs	r3, #0
}
 8008a10:	4618      	mov	r0, r3
 8008a12:	371c      	adds	r7, #28
 8008a14:	46bd      	mov	sp, r7
 8008a16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a1a:	4770      	bx	lr

08008a1c <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 8008a1c:	b480      	push	{r7}
 8008a1e:	b085      	sub	sp, #20
 8008a20:	af00      	add	r7, sp, #0
 8008a22:	6078      	str	r0, [r7, #4]
 8008a24:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a26:	687b      	ldr	r3, [r7, #4]
 8008a28:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a2c:	687b      	ldr	r3, [r7, #4]
 8008a2e:	32b0      	adds	r2, #176	@ 0xb0
 8008a30:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a34:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 8008a36:	68fb      	ldr	r3, [r7, #12]
 8008a38:	2b00      	cmp	r3, #0
 8008a3a:	d101      	bne.n	8008a40 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 8008a3c:	2303      	movs	r3, #3
 8008a3e:	e004      	b.n	8008a4a <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 8008a40:	68fb      	ldr	r3, [r7, #12]
 8008a42:	683a      	ldr	r2, [r7, #0]
 8008a44:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 8008a48:	2300      	movs	r3, #0
}
 8008a4a:	4618      	mov	r0, r3
 8008a4c:	3714      	adds	r7, #20
 8008a4e:	46bd      	mov	sp, r7
 8008a50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008a54:	4770      	bx	lr
	...

08008a58 <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 8008a58:	b580      	push	{r7, lr}
 8008a5a:	b084      	sub	sp, #16
 8008a5c:	af00      	add	r7, sp, #0
 8008a5e:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008a60:	687b      	ldr	r3, [r7, #4]
 8008a62:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008a66:	687b      	ldr	r3, [r7, #4]
 8008a68:	32b0      	adds	r2, #176	@ 0xb0
 8008a6a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008a6e:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 8008a70:	2301      	movs	r3, #1
 8008a72:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 8008a74:	68bb      	ldr	r3, [r7, #8]
 8008a76:	2b00      	cmp	r3, #0
 8008a78:	d101      	bne.n	8008a7e <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 8008a7a:	2303      	movs	r3, #3
 8008a7c:	e025      	b.n	8008aca <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 8008a7e:	68bb      	ldr	r3, [r7, #8]
 8008a80:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 8008a84:	2b00      	cmp	r3, #0
 8008a86:	d11f      	bne.n	8008ac8 <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 8008a88:	68bb      	ldr	r3, [r7, #8]
 8008a8a:	2201      	movs	r2, #1
 8008a8c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 8008a90:	4b10      	ldr	r3, [pc, #64]	@ (8008ad4 <USBD_CDC_TransmitPacket+0x7c>)
 8008a92:	781b      	ldrb	r3, [r3, #0]
 8008a94:	f003 020f 	and.w	r2, r3, #15
 8008a98:	68bb      	ldr	r3, [r7, #8]
 8008a9a:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 8008a9e:	6878      	ldr	r0, [r7, #4]
 8008aa0:	4613      	mov	r3, r2
 8008aa2:	009b      	lsls	r3, r3, #2
 8008aa4:	4413      	add	r3, r2
 8008aa6:	009b      	lsls	r3, r3, #2
 8008aa8:	4403      	add	r3, r0
 8008aaa:	3314      	adds	r3, #20
 8008aac:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 8008aae:	4b09      	ldr	r3, [pc, #36]	@ (8008ad4 <USBD_CDC_TransmitPacket+0x7c>)
 8008ab0:	7819      	ldrb	r1, [r3, #0]
 8008ab2:	68bb      	ldr	r3, [r7, #8]
 8008ab4:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 8008ab8:	68bb      	ldr	r3, [r7, #8]
 8008aba:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 8008abe:	6878      	ldr	r0, [r7, #4]
 8008ac0:	f001 fff7 	bl	800aab2 <USBD_LL_Transmit>

    ret = USBD_OK;
 8008ac4:	2300      	movs	r3, #0
 8008ac6:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 8008ac8:	7bfb      	ldrb	r3, [r7, #15]
}
 8008aca:	4618      	mov	r0, r3
 8008acc:	3710      	adds	r7, #16
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}
 8008ad2:	bf00      	nop
 8008ad4:	200000a7 	.word	0x200000a7

08008ad8 <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 8008ad8:	b580      	push	{r7, lr}
 8008ada:	b084      	sub	sp, #16
 8008adc:	af00      	add	r7, sp, #0
 8008ade:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8008ae0:	687b      	ldr	r3, [r7, #4]
 8008ae2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008ae6:	687b      	ldr	r3, [r7, #4]
 8008ae8:	32b0      	adds	r2, #176	@ 0xb0
 8008aea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008aee:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008af6:	687b      	ldr	r3, [r7, #4]
 8008af8:	32b0      	adds	r2, #176	@ 0xb0
 8008afa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008afe:	2b00      	cmp	r3, #0
 8008b00:	d101      	bne.n	8008b06 <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 8008b02:	2303      	movs	r3, #3
 8008b04:	e018      	b.n	8008b38 <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 8008b06:	687b      	ldr	r3, [r7, #4]
 8008b08:	7c1b      	ldrb	r3, [r3, #16]
 8008b0a:	2b00      	cmp	r3, #0
 8008b0c:	d10a      	bne.n	8008b24 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b0e:	4b0c      	ldr	r3, [pc, #48]	@ (8008b40 <USBD_CDC_ReceivePacket+0x68>)
 8008b10:	7819      	ldrb	r1, [r3, #0]
 8008b12:	68fb      	ldr	r3, [r7, #12]
 8008b14:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b18:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8008b1c:	6878      	ldr	r0, [r7, #4]
 8008b1e:	f001 ffe9 	bl	800aaf4 <USBD_LL_PrepareReceive>
 8008b22:	e008      	b.n	8008b36 <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 8008b24:	4b06      	ldr	r3, [pc, #24]	@ (8008b40 <USBD_CDC_ReceivePacket+0x68>)
 8008b26:	7819      	ldrb	r1, [r3, #0]
 8008b28:	68fb      	ldr	r3, [r7, #12]
 8008b2a:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 8008b2e:	2340      	movs	r3, #64	@ 0x40
 8008b30:	6878      	ldr	r0, [r7, #4]
 8008b32:	f001 ffdf 	bl	800aaf4 <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 8008b36:	2300      	movs	r3, #0
}
 8008b38:	4618      	mov	r0, r3
 8008b3a:	3710      	adds	r7, #16
 8008b3c:	46bd      	mov	sp, r7
 8008b3e:	bd80      	pop	{r7, pc}
 8008b40:	200000a8 	.word	0x200000a8

08008b44 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8008b44:	b580      	push	{r7, lr}
 8008b46:	b086      	sub	sp, #24
 8008b48:	af00      	add	r7, sp, #0
 8008b4a:	60f8      	str	r0, [r7, #12]
 8008b4c:	60b9      	str	r1, [r7, #8]
 8008b4e:	4613      	mov	r3, r2
 8008b50:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8008b52:	68fb      	ldr	r3, [r7, #12]
 8008b54:	2b00      	cmp	r3, #0
 8008b56:	d101      	bne.n	8008b5c <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008b58:	2303      	movs	r3, #3
 8008b5a:	e01f      	b.n	8008b9c <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 8008b5c:	68fb      	ldr	r3, [r7, #12]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8008b64:	68fb      	ldr	r3, [r7, #12]
 8008b66:	2200      	movs	r2, #0
 8008b68:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 8008b6c:	68fb      	ldr	r3, [r7, #12]
 8008b6e:	2200      	movs	r2, #0
 8008b70:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8008b74:	68bb      	ldr	r3, [r7, #8]
 8008b76:	2b00      	cmp	r3, #0
 8008b78:	d003      	beq.n	8008b82 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 8008b7a:	68fb      	ldr	r3, [r7, #12]
 8008b7c:	68ba      	ldr	r2, [r7, #8]
 8008b7e:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8008b82:	68fb      	ldr	r3, [r7, #12]
 8008b84:	2201      	movs	r2, #1
 8008b86:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 8008b8a:	68fb      	ldr	r3, [r7, #12]
 8008b8c:	79fa      	ldrb	r2, [r7, #7]
 8008b8e:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 8008b90:	68f8      	ldr	r0, [r7, #12]
 8008b92:	f001 fe59 	bl	800a848 <USBD_LL_Init>
 8008b96:	4603      	mov	r3, r0
 8008b98:	75fb      	strb	r3, [r7, #23]

  return ret;
 8008b9a:	7dfb      	ldrb	r3, [r7, #23]
}
 8008b9c:	4618      	mov	r0, r3
 8008b9e:	3718      	adds	r7, #24
 8008ba0:	46bd      	mov	sp, r7
 8008ba2:	bd80      	pop	{r7, pc}

08008ba4 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 8008ba4:	b580      	push	{r7, lr}
 8008ba6:	b084      	sub	sp, #16
 8008ba8:	af00      	add	r7, sp, #0
 8008baa:	6078      	str	r0, [r7, #4]
 8008bac:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 8008bae:	2300      	movs	r3, #0
 8008bb0:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 8008bb2:	683b      	ldr	r3, [r7, #0]
 8008bb4:	2b00      	cmp	r3, #0
 8008bb6:	d101      	bne.n	8008bbc <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 8008bb8:	2303      	movs	r3, #3
 8008bba:	e025      	b.n	8008c08 <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 8008bbc:	687b      	ldr	r3, [r7, #4]
 8008bbe:	683a      	ldr	r2, [r7, #0]
 8008bc0:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 8008bc4:	687b      	ldr	r3, [r7, #4]
 8008bc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bca:	687b      	ldr	r3, [r7, #4]
 8008bcc:	32ae      	adds	r2, #174	@ 0xae
 8008bce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008bd2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008bd4:	2b00      	cmp	r3, #0
 8008bd6:	d00f      	beq.n	8008bf8 <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 8008bd8:	687b      	ldr	r3, [r7, #4]
 8008bda:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8008bde:	687b      	ldr	r3, [r7, #4]
 8008be0:	32ae      	adds	r2, #174	@ 0xae
 8008be2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008be6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008be8:	f107 020e 	add.w	r2, r7, #14
 8008bec:	4610      	mov	r0, r2
 8008bee:	4798      	blx	r3
 8008bf0:	4602      	mov	r2, r0
 8008bf2:	687b      	ldr	r3, [r7, #4]
 8008bf4:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 8008bf8:	687b      	ldr	r3, [r7, #4]
 8008bfa:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8008bfe:	1c5a      	adds	r2, r3, #1
 8008c00:	687b      	ldr	r3, [r7, #4]
 8008c02:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8008c06:	2300      	movs	r3, #0
}
 8008c08:	4618      	mov	r0, r3
 8008c0a:	3710      	adds	r7, #16
 8008c0c:	46bd      	mov	sp, r7
 8008c0e:	bd80      	pop	{r7, pc}

08008c10 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8008c10:	b580      	push	{r7, lr}
 8008c12:	b082      	sub	sp, #8
 8008c14:	af00      	add	r7, sp, #0
 8008c16:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 8008c18:	6878      	ldr	r0, [r7, #4]
 8008c1a:	f001 fe61 	bl	800a8e0 <USBD_LL_Start>
 8008c1e:	4603      	mov	r3, r0
}
 8008c20:	4618      	mov	r0, r3
 8008c22:	3708      	adds	r7, #8
 8008c24:	46bd      	mov	sp, r7
 8008c26:	bd80      	pop	{r7, pc}

08008c28 <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 8008c28:	b480      	push	{r7}
 8008c2a:	b083      	sub	sp, #12
 8008c2c:	af00      	add	r7, sp, #0
 8008c2e:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8008c30:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8008c32:	4618      	mov	r0, r3
 8008c34:	370c      	adds	r7, #12
 8008c36:	46bd      	mov	sp, r7
 8008c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3c:	4770      	bx	lr

08008c3e <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c3e:	b580      	push	{r7, lr}
 8008c40:	b084      	sub	sp, #16
 8008c42:	af00      	add	r7, sp, #0
 8008c44:	6078      	str	r0, [r7, #4]
 8008c46:	460b      	mov	r3, r1
 8008c48:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c4a:	2300      	movs	r3, #0
 8008c4c:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8008c4e:	687b      	ldr	r3, [r7, #4]
 8008c50:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c54:	2b00      	cmp	r3, #0
 8008c56:	d009      	beq.n	8008c6c <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 8008c58:	687b      	ldr	r3, [r7, #4]
 8008c5a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	78fa      	ldrb	r2, [r7, #3]
 8008c62:	4611      	mov	r1, r2
 8008c64:	6878      	ldr	r0, [r7, #4]
 8008c66:	4798      	blx	r3
 8008c68:	4603      	mov	r3, r0
 8008c6a:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008c6c:	7bfb      	ldrb	r3, [r7, #15]
}
 8008c6e:	4618      	mov	r0, r3
 8008c70:	3710      	adds	r7, #16
 8008c72:	46bd      	mov	sp, r7
 8008c74:	bd80      	pop	{r7, pc}

08008c76 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8008c76:	b580      	push	{r7, lr}
 8008c78:	b084      	sub	sp, #16
 8008c7a:	af00      	add	r7, sp, #0
 8008c7c:	6078      	str	r0, [r7, #4]
 8008c7e:	460b      	mov	r3, r1
 8008c80:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 8008c82:	2300      	movs	r3, #0
 8008c84:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 8008c86:	687b      	ldr	r3, [r7, #4]
 8008c88:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008c8c:	685b      	ldr	r3, [r3, #4]
 8008c8e:	78fa      	ldrb	r2, [r7, #3]
 8008c90:	4611      	mov	r1, r2
 8008c92:	6878      	ldr	r0, [r7, #4]
 8008c94:	4798      	blx	r3
 8008c96:	4603      	mov	r3, r0
 8008c98:	2b00      	cmp	r3, #0
 8008c9a:	d001      	beq.n	8008ca0 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 8008c9c:	2303      	movs	r3, #3
 8008c9e:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 8008ca0:	7bfb      	ldrb	r3, [r7, #15]
}
 8008ca2:	4618      	mov	r0, r3
 8008ca4:	3710      	adds	r7, #16
 8008ca6:	46bd      	mov	sp, r7
 8008ca8:	bd80      	pop	{r7, pc}

08008caa <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 8008caa:	b580      	push	{r7, lr}
 8008cac:	b084      	sub	sp, #16
 8008cae:	af00      	add	r7, sp, #0
 8008cb0:	6078      	str	r0, [r7, #4]
 8008cb2:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cba:	6839      	ldr	r1, [r7, #0]
 8008cbc:	4618      	mov	r0, r3
 8008cbe:	f001 f922 	bl	8009f06 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 8008cc2:	687b      	ldr	r3, [r7, #4]
 8008cc4:	2201      	movs	r2, #1
 8008cc6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 8008cca:	687b      	ldr	r3, [r7, #4]
 8008ccc:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	687b      	ldr	r3, [r7, #4]
 8008cd4:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008cde:	f003 031f 	and.w	r3, r3, #31
 8008ce2:	2b02      	cmp	r3, #2
 8008ce4:	d01a      	beq.n	8008d1c <USBD_LL_SetupStage+0x72>
 8008ce6:	2b02      	cmp	r3, #2
 8008ce8:	d822      	bhi.n	8008d30 <USBD_LL_SetupStage+0x86>
 8008cea:	2b00      	cmp	r3, #0
 8008cec:	d002      	beq.n	8008cf4 <USBD_LL_SetupStage+0x4a>
 8008cee:	2b01      	cmp	r3, #1
 8008cf0:	d00a      	beq.n	8008d08 <USBD_LL_SetupStage+0x5e>
 8008cf2:	e01d      	b.n	8008d30 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8008cf4:	687b      	ldr	r3, [r7, #4]
 8008cf6:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008cfa:	4619      	mov	r1, r3
 8008cfc:	6878      	ldr	r0, [r7, #4]
 8008cfe:	f000 fb77 	bl	80093f0 <USBD_StdDevReq>
 8008d02:	4603      	mov	r3, r0
 8008d04:	73fb      	strb	r3, [r7, #15]
      break;
 8008d06:	e020      	b.n	8008d4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 8008d08:	687b      	ldr	r3, [r7, #4]
 8008d0a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d0e:	4619      	mov	r1, r3
 8008d10:	6878      	ldr	r0, [r7, #4]
 8008d12:	f000 fbdf 	bl	80094d4 <USBD_StdItfReq>
 8008d16:	4603      	mov	r3, r0
 8008d18:	73fb      	strb	r3, [r7, #15]
      break;
 8008d1a:	e016      	b.n	8008d4a <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 8008d1c:	687b      	ldr	r3, [r7, #4]
 8008d1e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8008d22:	4619      	mov	r1, r3
 8008d24:	6878      	ldr	r0, [r7, #4]
 8008d26:	f000 fc41 	bl	80095ac <USBD_StdEPReq>
 8008d2a:	4603      	mov	r3, r0
 8008d2c:	73fb      	strb	r3, [r7, #15]
      break;
 8008d2e:	e00c      	b.n	8008d4a <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8008d30:	687b      	ldr	r3, [r7, #4]
 8008d32:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008d36:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 8008d3a:	b2db      	uxtb	r3, r3
 8008d3c:	4619      	mov	r1, r3
 8008d3e:	6878      	ldr	r0, [r7, #4]
 8008d40:	f001 fe2e 	bl	800a9a0 <USBD_LL_StallEP>
 8008d44:	4603      	mov	r3, r0
 8008d46:	73fb      	strb	r3, [r7, #15]
      break;
 8008d48:	bf00      	nop
  }

  return ret;
 8008d4a:	7bfb      	ldrb	r3, [r7, #15]
}
 8008d4c:	4618      	mov	r0, r3
 8008d4e:	3710      	adds	r7, #16
 8008d50:	46bd      	mov	sp, r7
 8008d52:	bd80      	pop	{r7, pc}

08008d54 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8008d54:	b580      	push	{r7, lr}
 8008d56:	b086      	sub	sp, #24
 8008d58:	af00      	add	r7, sp, #0
 8008d5a:	60f8      	str	r0, [r7, #12]
 8008d5c:	460b      	mov	r3, r1
 8008d5e:	607a      	str	r2, [r7, #4]
 8008d60:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8008d62:	2300      	movs	r3, #0
 8008d64:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008d66:	7afb      	ldrb	r3, [r7, #11]
 8008d68:	2b00      	cmp	r3, #0
 8008d6a:	d177      	bne.n	8008e5c <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 8008d6c:	68fb      	ldr	r3, [r7, #12]
 8008d6e:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8008d72:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8008d74:	68fb      	ldr	r3, [r7, #12]
 8008d76:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008d7a:	2b03      	cmp	r3, #3
 8008d7c:	f040 80a1 	bne.w	8008ec2 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 8008d80:	693b      	ldr	r3, [r7, #16]
 8008d82:	685b      	ldr	r3, [r3, #4]
 8008d84:	693a      	ldr	r2, [r7, #16]
 8008d86:	8992      	ldrh	r2, [r2, #12]
 8008d88:	4293      	cmp	r3, r2
 8008d8a:	d91c      	bls.n	8008dc6 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 8008d8c:	693b      	ldr	r3, [r7, #16]
 8008d8e:	685b      	ldr	r3, [r3, #4]
 8008d90:	693a      	ldr	r2, [r7, #16]
 8008d92:	8992      	ldrh	r2, [r2, #12]
 8008d94:	1a9a      	subs	r2, r3, r2
 8008d96:	693b      	ldr	r3, [r7, #16]
 8008d98:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008d9a:	693b      	ldr	r3, [r7, #16]
 8008d9c:	691b      	ldr	r3, [r3, #16]
 8008d9e:	693a      	ldr	r2, [r7, #16]
 8008da0:	8992      	ldrh	r2, [r2, #12]
 8008da2:	441a      	add	r2, r3
 8008da4:	693b      	ldr	r3, [r7, #16]
 8008da6:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 8008da8:	693b      	ldr	r3, [r7, #16]
 8008daa:	6919      	ldr	r1, [r3, #16]
 8008dac:	693b      	ldr	r3, [r7, #16]
 8008dae:	899b      	ldrh	r3, [r3, #12]
 8008db0:	461a      	mov	r2, r3
 8008db2:	693b      	ldr	r3, [r7, #16]
 8008db4:	685b      	ldr	r3, [r3, #4]
 8008db6:	4293      	cmp	r3, r2
 8008db8:	bf38      	it	cc
 8008dba:	4613      	movcc	r3, r2
 8008dbc:	461a      	mov	r2, r3
 8008dbe:	68f8      	ldr	r0, [r7, #12]
 8008dc0:	f001 f9a8 	bl	800a114 <USBD_CtlContinueRx>
 8008dc4:	e07d      	b.n	8008ec2 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 8008dc6:	68fb      	ldr	r3, [r7, #12]
 8008dc8:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8008dcc:	f003 031f 	and.w	r3, r3, #31
 8008dd0:	2b02      	cmp	r3, #2
 8008dd2:	d014      	beq.n	8008dfe <USBD_LL_DataOutStage+0xaa>
 8008dd4:	2b02      	cmp	r3, #2
 8008dd6:	d81d      	bhi.n	8008e14 <USBD_LL_DataOutStage+0xc0>
 8008dd8:	2b00      	cmp	r3, #0
 8008dda:	d002      	beq.n	8008de2 <USBD_LL_DataOutStage+0x8e>
 8008ddc:	2b01      	cmp	r3, #1
 8008dde:	d003      	beq.n	8008de8 <USBD_LL_DataOutStage+0x94>
 8008de0:	e018      	b.n	8008e14 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8008de2:	2300      	movs	r3, #0
 8008de4:	75bb      	strb	r3, [r7, #22]
            break;
 8008de6:	e018      	b.n	8008e1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 8008de8:	68fb      	ldr	r3, [r7, #12]
 8008dea:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008dee:	b2db      	uxtb	r3, r3
 8008df0:	4619      	mov	r1, r3
 8008df2:	68f8      	ldr	r0, [r7, #12]
 8008df4:	f000 fa6e 	bl	80092d4 <USBD_CoreFindIF>
 8008df8:	4603      	mov	r3, r0
 8008dfa:	75bb      	strb	r3, [r7, #22]
            break;
 8008dfc:	e00d      	b.n	8008e1a <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8008dfe:	68fb      	ldr	r3, [r7, #12]
 8008e00:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8008e04:	b2db      	uxtb	r3, r3
 8008e06:	4619      	mov	r1, r3
 8008e08:	68f8      	ldr	r0, [r7, #12]
 8008e0a:	f000 fa70 	bl	80092ee <USBD_CoreFindEP>
 8008e0e:	4603      	mov	r3, r0
 8008e10:	75bb      	strb	r3, [r7, #22]
            break;
 8008e12:	e002      	b.n	8008e1a <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8008e14:	2300      	movs	r3, #0
 8008e16:	75bb      	strb	r3, [r7, #22]
            break;
 8008e18:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 8008e1a:	7dbb      	ldrb	r3, [r7, #22]
 8008e1c:	2b00      	cmp	r3, #0
 8008e1e:	d119      	bne.n	8008e54 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e20:	68fb      	ldr	r3, [r7, #12]
 8008e22:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e26:	b2db      	uxtb	r3, r3
 8008e28:	2b03      	cmp	r3, #3
 8008e2a:	d113      	bne.n	8008e54 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 8008e2c:	7dba      	ldrb	r2, [r7, #22]
 8008e2e:	68fb      	ldr	r3, [r7, #12]
 8008e30:	32ae      	adds	r2, #174	@ 0xae
 8008e32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e36:	691b      	ldr	r3, [r3, #16]
 8008e38:	2b00      	cmp	r3, #0
 8008e3a:	d00b      	beq.n	8008e54 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 8008e3c:	7dba      	ldrb	r2, [r7, #22]
 8008e3e:	68fb      	ldr	r3, [r7, #12]
 8008e40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8008e44:	7dba      	ldrb	r2, [r7, #22]
 8008e46:	68fb      	ldr	r3, [r7, #12]
 8008e48:	32ae      	adds	r2, #174	@ 0xae
 8008e4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e4e:	691b      	ldr	r3, [r3, #16]
 8008e50:	68f8      	ldr	r0, [r7, #12]
 8008e52:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8008e54:	68f8      	ldr	r0, [r7, #12]
 8008e56:	f001 f96e 	bl	800a136 <USBD_CtlSendStatus>
 8008e5a:	e032      	b.n	8008ec2 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 8008e5c:	7afb      	ldrb	r3, [r7, #11]
 8008e5e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8008e62:	b2db      	uxtb	r3, r3
 8008e64:	4619      	mov	r1, r3
 8008e66:	68f8      	ldr	r0, [r7, #12]
 8008e68:	f000 fa41 	bl	80092ee <USBD_CoreFindEP>
 8008e6c:	4603      	mov	r3, r0
 8008e6e:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008e70:	7dbb      	ldrb	r3, [r7, #22]
 8008e72:	2bff      	cmp	r3, #255	@ 0xff
 8008e74:	d025      	beq.n	8008ec2 <USBD_LL_DataOutStage+0x16e>
 8008e76:	7dbb      	ldrb	r3, [r7, #22]
 8008e78:	2b00      	cmp	r3, #0
 8008e7a:	d122      	bne.n	8008ec2 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008e7c:	68fb      	ldr	r3, [r7, #12]
 8008e7e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008e82:	b2db      	uxtb	r3, r3
 8008e84:	2b03      	cmp	r3, #3
 8008e86:	d117      	bne.n	8008eb8 <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 8008e88:	7dba      	ldrb	r2, [r7, #22]
 8008e8a:	68fb      	ldr	r3, [r7, #12]
 8008e8c:	32ae      	adds	r2, #174	@ 0xae
 8008e8e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008e92:	699b      	ldr	r3, [r3, #24]
 8008e94:	2b00      	cmp	r3, #0
 8008e96:	d00f      	beq.n	8008eb8 <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 8008e98:	7dba      	ldrb	r2, [r7, #22]
 8008e9a:	68fb      	ldr	r3, [r7, #12]
 8008e9c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 8008ea0:	7dba      	ldrb	r2, [r7, #22]
 8008ea2:	68fb      	ldr	r3, [r7, #12]
 8008ea4:	32ae      	adds	r2, #174	@ 0xae
 8008ea6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008eaa:	699b      	ldr	r3, [r3, #24]
 8008eac:	7afa      	ldrb	r2, [r7, #11]
 8008eae:	4611      	mov	r1, r2
 8008eb0:	68f8      	ldr	r0, [r7, #12]
 8008eb2:	4798      	blx	r3
 8008eb4:	4603      	mov	r3, r0
 8008eb6:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 8008eb8:	7dfb      	ldrb	r3, [r7, #23]
 8008eba:	2b00      	cmp	r3, #0
 8008ebc:	d001      	beq.n	8008ec2 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 8008ebe:	7dfb      	ldrb	r3, [r7, #23]
 8008ec0:	e000      	b.n	8008ec4 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 8008ec2:	2300      	movs	r3, #0
}
 8008ec4:	4618      	mov	r0, r3
 8008ec6:	3718      	adds	r7, #24
 8008ec8:	46bd      	mov	sp, r7
 8008eca:	bd80      	pop	{r7, pc}

08008ecc <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 8008ecc:	b580      	push	{r7, lr}
 8008ece:	b086      	sub	sp, #24
 8008ed0:	af00      	add	r7, sp, #0
 8008ed2:	60f8      	str	r0, [r7, #12]
 8008ed4:	460b      	mov	r3, r1
 8008ed6:	607a      	str	r2, [r7, #4]
 8008ed8:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8008eda:	7afb      	ldrb	r3, [r7, #11]
 8008edc:	2b00      	cmp	r3, #0
 8008ede:	d178      	bne.n	8008fd2 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8008ee0:	68fb      	ldr	r3, [r7, #12]
 8008ee2:	3314      	adds	r3, #20
 8008ee4:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8008ee6:	68fb      	ldr	r3, [r7, #12]
 8008ee8:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8008eec:	2b02      	cmp	r3, #2
 8008eee:	d163      	bne.n	8008fb8 <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8008ef0:	693b      	ldr	r3, [r7, #16]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	693a      	ldr	r2, [r7, #16]
 8008ef6:	8992      	ldrh	r2, [r2, #12]
 8008ef8:	4293      	cmp	r3, r2
 8008efa:	d91c      	bls.n	8008f36 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8008efc:	693b      	ldr	r3, [r7, #16]
 8008efe:	685b      	ldr	r3, [r3, #4]
 8008f00:	693a      	ldr	r2, [r7, #16]
 8008f02:	8992      	ldrh	r2, [r2, #12]
 8008f04:	1a9a      	subs	r2, r3, r2
 8008f06:	693b      	ldr	r3, [r7, #16]
 8008f08:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8008f0a:	693b      	ldr	r3, [r7, #16]
 8008f0c:	691b      	ldr	r3, [r3, #16]
 8008f0e:	693a      	ldr	r2, [r7, #16]
 8008f10:	8992      	ldrh	r2, [r2, #12]
 8008f12:	441a      	add	r2, r3
 8008f14:	693b      	ldr	r3, [r7, #16]
 8008f16:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8008f18:	693b      	ldr	r3, [r7, #16]
 8008f1a:	6919      	ldr	r1, [r3, #16]
 8008f1c:	693b      	ldr	r3, [r7, #16]
 8008f1e:	685b      	ldr	r3, [r3, #4]
 8008f20:	461a      	mov	r2, r3
 8008f22:	68f8      	ldr	r0, [r7, #12]
 8008f24:	f001 f8c4 	bl	800a0b0 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f28:	2300      	movs	r3, #0
 8008f2a:	2200      	movs	r2, #0
 8008f2c:	2100      	movs	r1, #0
 8008f2e:	68f8      	ldr	r0, [r7, #12]
 8008f30:	f001 fde0 	bl	800aaf4 <USBD_LL_PrepareReceive>
 8008f34:	e040      	b.n	8008fb8 <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8008f36:	693b      	ldr	r3, [r7, #16]
 8008f38:	899b      	ldrh	r3, [r3, #12]
 8008f3a:	461a      	mov	r2, r3
 8008f3c:	693b      	ldr	r3, [r7, #16]
 8008f3e:	685b      	ldr	r3, [r3, #4]
 8008f40:	429a      	cmp	r2, r3
 8008f42:	d11c      	bne.n	8008f7e <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8008f44:	693b      	ldr	r3, [r7, #16]
 8008f46:	681b      	ldr	r3, [r3, #0]
 8008f48:	693a      	ldr	r2, [r7, #16]
 8008f4a:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8008f4c:	4293      	cmp	r3, r2
 8008f4e:	d316      	bcc.n	8008f7e <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8008f50:	693b      	ldr	r3, [r7, #16]
 8008f52:	681a      	ldr	r2, [r3, #0]
 8008f54:	68fb      	ldr	r3, [r7, #12]
 8008f56:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8008f5a:	429a      	cmp	r2, r3
 8008f5c:	d20f      	bcs.n	8008f7e <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8008f5e:	2200      	movs	r2, #0
 8008f60:	2100      	movs	r1, #0
 8008f62:	68f8      	ldr	r0, [r7, #12]
 8008f64:	f001 f8a4 	bl	800a0b0 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8008f68:	68fb      	ldr	r3, [r7, #12]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8008f70:	2300      	movs	r3, #0
 8008f72:	2200      	movs	r2, #0
 8008f74:	2100      	movs	r1, #0
 8008f76:	68f8      	ldr	r0, [r7, #12]
 8008f78:	f001 fdbc 	bl	800aaf4 <USBD_LL_PrepareReceive>
 8008f7c:	e01c      	b.n	8008fb8 <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008f7e:	68fb      	ldr	r3, [r7, #12]
 8008f80:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008f84:	b2db      	uxtb	r3, r3
 8008f86:	2b03      	cmp	r3, #3
 8008f88:	d10f      	bne.n	8008faa <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8008f8a:	68fb      	ldr	r3, [r7, #12]
 8008f8c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008f90:	68db      	ldr	r3, [r3, #12]
 8008f92:	2b00      	cmp	r3, #0
 8008f94:	d009      	beq.n	8008faa <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2200      	movs	r2, #0
 8008f9a:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8008f9e:	68fb      	ldr	r3, [r7, #12]
 8008fa0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8008fa4:	68db      	ldr	r3, [r3, #12]
 8008fa6:	68f8      	ldr	r0, [r7, #12]
 8008fa8:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8008faa:	2180      	movs	r1, #128	@ 0x80
 8008fac:	68f8      	ldr	r0, [r7, #12]
 8008fae:	f001 fcf7 	bl	800a9a0 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8008fb2:	68f8      	ldr	r0, [r7, #12]
 8008fb4:	f001 f8d2 	bl	800a15c <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8008fbe:	2b00      	cmp	r3, #0
 8008fc0:	d03a      	beq.n	8009038 <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8008fc2:	68f8      	ldr	r0, [r7, #12]
 8008fc4:	f7ff fe30 	bl	8008c28 <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8008fc8:	68fb      	ldr	r3, [r7, #12]
 8008fca:	2200      	movs	r2, #0
 8008fcc:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8008fd0:	e032      	b.n	8009038 <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8008fd2:	7afb      	ldrb	r3, [r7, #11]
 8008fd4:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8008fd8:	b2db      	uxtb	r3, r3
 8008fda:	4619      	mov	r1, r3
 8008fdc:	68f8      	ldr	r0, [r7, #12]
 8008fde:	f000 f986 	bl	80092ee <USBD_CoreFindEP>
 8008fe2:	4603      	mov	r3, r0
 8008fe4:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8008fe6:	7dfb      	ldrb	r3, [r7, #23]
 8008fe8:	2bff      	cmp	r3, #255	@ 0xff
 8008fea:	d025      	beq.n	8009038 <USBD_LL_DataInStage+0x16c>
 8008fec:	7dfb      	ldrb	r3, [r7, #23]
 8008fee:	2b00      	cmp	r3, #0
 8008ff0:	d122      	bne.n	8009038 <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8008ff2:	68fb      	ldr	r3, [r7, #12]
 8008ff4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8008ff8:	b2db      	uxtb	r3, r3
 8008ffa:	2b03      	cmp	r3, #3
 8008ffc:	d11c      	bne.n	8009038 <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8008ffe:	7dfa      	ldrb	r2, [r7, #23]
 8009000:	68fb      	ldr	r3, [r7, #12]
 8009002:	32ae      	adds	r2, #174	@ 0xae
 8009004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009008:	695b      	ldr	r3, [r3, #20]
 800900a:	2b00      	cmp	r3, #0
 800900c:	d014      	beq.n	8009038 <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800900e:	7dfa      	ldrb	r2, [r7, #23]
 8009010:	68fb      	ldr	r3, [r7, #12]
 8009012:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8009016:	7dfa      	ldrb	r2, [r7, #23]
 8009018:	68fb      	ldr	r3, [r7, #12]
 800901a:	32ae      	adds	r2, #174	@ 0xae
 800901c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009020:	695b      	ldr	r3, [r3, #20]
 8009022:	7afa      	ldrb	r2, [r7, #11]
 8009024:	4611      	mov	r1, r2
 8009026:	68f8      	ldr	r0, [r7, #12]
 8009028:	4798      	blx	r3
 800902a:	4603      	mov	r3, r0
 800902c:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800902e:	7dbb      	ldrb	r3, [r7, #22]
 8009030:	2b00      	cmp	r3, #0
 8009032:	d001      	beq.n	8009038 <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8009034:	7dbb      	ldrb	r3, [r7, #22]
 8009036:	e000      	b.n	800903a <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8009038:	2300      	movs	r3, #0
}
 800903a:	4618      	mov	r0, r3
 800903c:	3718      	adds	r7, #24
 800903e:	46bd      	mov	sp, r7
 8009040:	bd80      	pop	{r7, pc}

08009042 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8009042:	b580      	push	{r7, lr}
 8009044:	b084      	sub	sp, #16
 8009046:	af00      	add	r7, sp, #0
 8009048:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800904a:	2300      	movs	r3, #0
 800904c:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800904e:	687b      	ldr	r3, [r7, #4]
 8009050:	2201      	movs	r2, #1
 8009052:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	2200      	movs	r2, #0
 800905a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800905e:	687b      	ldr	r3, [r7, #4]
 8009060:	2200      	movs	r2, #0
 8009062:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8009064:	687b      	ldr	r3, [r7, #4]
 8009066:	2200      	movs	r2, #0
 8009068:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800906c:	687b      	ldr	r3, [r7, #4]
 800906e:	2200      	movs	r2, #0
 8009070:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8009074:	687b      	ldr	r3, [r7, #4]
 8009076:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800907a:	2b00      	cmp	r3, #0
 800907c:	d014      	beq.n	80090a8 <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009084:	685b      	ldr	r3, [r3, #4]
 8009086:	2b00      	cmp	r3, #0
 8009088:	d00e      	beq.n	80090a8 <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009090:	685b      	ldr	r3, [r3, #4]
 8009092:	687a      	ldr	r2, [r7, #4]
 8009094:	6852      	ldr	r2, [r2, #4]
 8009096:	b2d2      	uxtb	r2, r2
 8009098:	4611      	mov	r1, r2
 800909a:	6878      	ldr	r0, [r7, #4]
 800909c:	4798      	blx	r3
 800909e:	4603      	mov	r3, r0
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d001      	beq.n	80090a8 <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 80090a4:	2303      	movs	r3, #3
 80090a6:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090a8:	2340      	movs	r3, #64	@ 0x40
 80090aa:	2200      	movs	r2, #0
 80090ac:	2100      	movs	r1, #0
 80090ae:	6878      	ldr	r0, [r7, #4]
 80090b0:	f001 fc31 	bl	800a916 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 80090b4:	687b      	ldr	r3, [r7, #4]
 80090b6:	2201      	movs	r2, #1
 80090b8:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 80090bc:	687b      	ldr	r3, [r7, #4]
 80090be:	2240      	movs	r2, #64	@ 0x40
 80090c0:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 80090c4:	2340      	movs	r3, #64	@ 0x40
 80090c6:	2200      	movs	r2, #0
 80090c8:	2180      	movs	r1, #128	@ 0x80
 80090ca:	6878      	ldr	r0, [r7, #4]
 80090cc:	f001 fc23 	bl	800a916 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	2201      	movs	r2, #1
 80090d4:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	2240      	movs	r2, #64	@ 0x40
 80090dc:	841a      	strh	r2, [r3, #32]

  return ret;
 80090de:	7bfb      	ldrb	r3, [r7, #15]
}
 80090e0:	4618      	mov	r0, r3
 80090e2:	3710      	adds	r7, #16
 80090e4:	46bd      	mov	sp, r7
 80090e6:	bd80      	pop	{r7, pc}

080090e8 <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 80090e8:	b480      	push	{r7}
 80090ea:	b083      	sub	sp, #12
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
 80090f0:	460b      	mov	r3, r1
 80090f2:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 80090f4:	687b      	ldr	r3, [r7, #4]
 80090f6:	78fa      	ldrb	r2, [r7, #3]
 80090f8:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 80090fa:	2300      	movs	r3, #0
}
 80090fc:	4618      	mov	r0, r3
 80090fe:	370c      	adds	r7, #12
 8009100:	46bd      	mov	sp, r7
 8009102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009106:	4770      	bx	lr

08009108 <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8009108:	b480      	push	{r7}
 800910a:	b083      	sub	sp, #12
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8009110:	687b      	ldr	r3, [r7, #4]
 8009112:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009116:	b2db      	uxtb	r3, r3
 8009118:	2b04      	cmp	r3, #4
 800911a:	d006      	beq.n	800912a <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800911c:	687b      	ldr	r3, [r7, #4]
 800911e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009122:	b2da      	uxtb	r2, r3
 8009124:	687b      	ldr	r3, [r7, #4]
 8009126:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800912a:	687b      	ldr	r3, [r7, #4]
 800912c:	2204      	movs	r2, #4
 800912e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8009132:	2300      	movs	r3, #0
}
 8009134:	4618      	mov	r0, r3
 8009136:	370c      	adds	r7, #12
 8009138:	46bd      	mov	sp, r7
 800913a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800913e:	4770      	bx	lr

08009140 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8009140:	b480      	push	{r7}
 8009142:	b083      	sub	sp, #12
 8009144:	af00      	add	r7, sp, #0
 8009146:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800914e:	b2db      	uxtb	r3, r3
 8009150:	2b04      	cmp	r3, #4
 8009152:	d106      	bne.n	8009162 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8009154:	687b      	ldr	r3, [r7, #4]
 8009156:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800915a:	b2da      	uxtb	r2, r3
 800915c:	687b      	ldr	r3, [r7, #4]
 800915e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8009162:	2300      	movs	r3, #0
}
 8009164:	4618      	mov	r0, r3
 8009166:	370c      	adds	r7, #12
 8009168:	46bd      	mov	sp, r7
 800916a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800916e:	4770      	bx	lr

08009170 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8009170:	b580      	push	{r7, lr}
 8009172:	b082      	sub	sp, #8
 8009174:	af00      	add	r7, sp, #0
 8009176:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800917e:	b2db      	uxtb	r3, r3
 8009180:	2b03      	cmp	r3, #3
 8009182:	d110      	bne.n	80091a6 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8009184:	687b      	ldr	r3, [r7, #4]
 8009186:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800918a:	2b00      	cmp	r3, #0
 800918c:	d00b      	beq.n	80091a6 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800918e:	687b      	ldr	r3, [r7, #4]
 8009190:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009194:	69db      	ldr	r3, [r3, #28]
 8009196:	2b00      	cmp	r3, #0
 8009198:	d005      	beq.n	80091a6 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80091a0:	69db      	ldr	r3, [r3, #28]
 80091a2:	6878      	ldr	r0, [r7, #4]
 80091a4:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 80091a6:	2300      	movs	r3, #0
}
 80091a8:	4618      	mov	r0, r3
 80091aa:	3708      	adds	r7, #8
 80091ac:	46bd      	mov	sp, r7
 80091ae:	bd80      	pop	{r7, pc}

080091b0 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 80091b0:	b580      	push	{r7, lr}
 80091b2:	b082      	sub	sp, #8
 80091b4:	af00      	add	r7, sp, #0
 80091b6:	6078      	str	r0, [r7, #4]
 80091b8:	460b      	mov	r3, r1
 80091ba:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 80091bc:	687b      	ldr	r3, [r7, #4]
 80091be:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	32ae      	adds	r2, #174	@ 0xae
 80091c6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ca:	2b00      	cmp	r3, #0
 80091cc:	d101      	bne.n	80091d2 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 80091ce:	2303      	movs	r3, #3
 80091d0:	e01c      	b.n	800920c <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 80091d2:	687b      	ldr	r3, [r7, #4]
 80091d4:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80091d8:	b2db      	uxtb	r3, r3
 80091da:	2b03      	cmp	r3, #3
 80091dc:	d115      	bne.n	800920a <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091e4:	687b      	ldr	r3, [r7, #4]
 80091e6:	32ae      	adds	r2, #174	@ 0xae
 80091e8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80091ec:	6a1b      	ldr	r3, [r3, #32]
 80091ee:	2b00      	cmp	r3, #0
 80091f0:	d00b      	beq.n	800920a <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80091f8:	687b      	ldr	r3, [r7, #4]
 80091fa:	32ae      	adds	r2, #174	@ 0xae
 80091fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009200:	6a1b      	ldr	r3, [r3, #32]
 8009202:	78fa      	ldrb	r2, [r7, #3]
 8009204:	4611      	mov	r1, r2
 8009206:	6878      	ldr	r0, [r7, #4]
 8009208:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800920a:	2300      	movs	r3, #0
}
 800920c:	4618      	mov	r0, r3
 800920e:	3708      	adds	r7, #8
 8009210:	46bd      	mov	sp, r7
 8009212:	bd80      	pop	{r7, pc}

08009214 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 8009214:	b580      	push	{r7, lr}
 8009216:	b082      	sub	sp, #8
 8009218:	af00      	add	r7, sp, #0
 800921a:	6078      	str	r0, [r7, #4]
 800921c:	460b      	mov	r3, r1
 800921e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 8009220:	687b      	ldr	r3, [r7, #4]
 8009222:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	32ae      	adds	r2, #174	@ 0xae
 800922a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800922e:	2b00      	cmp	r3, #0
 8009230:	d101      	bne.n	8009236 <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 8009232:	2303      	movs	r3, #3
 8009234:	e01c      	b.n	8009270 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800923c:	b2db      	uxtb	r3, r3
 800923e:	2b03      	cmp	r3, #3
 8009240:	d115      	bne.n	800926e <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 8009242:	687b      	ldr	r3, [r7, #4]
 8009244:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8009248:	687b      	ldr	r3, [r7, #4]
 800924a:	32ae      	adds	r2, #174	@ 0xae
 800924c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009250:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009252:	2b00      	cmp	r3, #0
 8009254:	d00b      	beq.n	800926e <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 8009256:	687b      	ldr	r3, [r7, #4]
 8009258:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800925c:	687b      	ldr	r3, [r7, #4]
 800925e:	32ae      	adds	r2, #174	@ 0xae
 8009260:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009264:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009266:	78fa      	ldrb	r2, [r7, #3]
 8009268:	4611      	mov	r1, r2
 800926a:	6878      	ldr	r0, [r7, #4]
 800926c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800926e:	2300      	movs	r3, #0
}
 8009270:	4618      	mov	r0, r3
 8009272:	3708      	adds	r7, #8
 8009274:	46bd      	mov	sp, r7
 8009276:	bd80      	pop	{r7, pc}

08009278 <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 8009278:	b480      	push	{r7}
 800927a:	b083      	sub	sp, #12
 800927c:	af00      	add	r7, sp, #0
 800927e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8009280:	2300      	movs	r3, #0
}
 8009282:	4618      	mov	r0, r3
 8009284:	370c      	adds	r7, #12
 8009286:	46bd      	mov	sp, r7
 8009288:	f85d 7b04 	ldr.w	r7, [sp], #4
 800928c:	4770      	bx	lr

0800928e <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800928e:	b580      	push	{r7, lr}
 8009290:	b084      	sub	sp, #16
 8009292:	af00      	add	r7, sp, #0
 8009294:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 8009296:	2300      	movs	r3, #0
 8009298:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800929a:	687b      	ldr	r3, [r7, #4]
 800929c:	2201      	movs	r2, #1
 800929e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092a8:	2b00      	cmp	r3, #0
 80092aa:	d00e      	beq.n	80092ca <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 80092ac:	687b      	ldr	r3, [r7, #4]
 80092ae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80092b2:	685b      	ldr	r3, [r3, #4]
 80092b4:	687a      	ldr	r2, [r7, #4]
 80092b6:	6852      	ldr	r2, [r2, #4]
 80092b8:	b2d2      	uxtb	r2, r2
 80092ba:	4611      	mov	r1, r2
 80092bc:	6878      	ldr	r0, [r7, #4]
 80092be:	4798      	blx	r3
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b00      	cmp	r3, #0
 80092c4:	d001      	beq.n	80092ca <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 80092c6:	2303      	movs	r3, #3
 80092c8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80092ca:	7bfb      	ldrb	r3, [r7, #15]
}
 80092cc:	4618      	mov	r0, r3
 80092ce:	3710      	adds	r7, #16
 80092d0:	46bd      	mov	sp, r7
 80092d2:	bd80      	pop	{r7, pc}

080092d4 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80092d4:	b480      	push	{r7}
 80092d6:	b083      	sub	sp, #12
 80092d8:	af00      	add	r7, sp, #0
 80092da:	6078      	str	r0, [r7, #4]
 80092dc:	460b      	mov	r3, r1
 80092de:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80092e0:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092e2:	4618      	mov	r0, r3
 80092e4:	370c      	adds	r7, #12
 80092e6:	46bd      	mov	sp, r7
 80092e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80092ec:	4770      	bx	lr

080092ee <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 80092ee:	b480      	push	{r7}
 80092f0:	b083      	sub	sp, #12
 80092f2:	af00      	add	r7, sp, #0
 80092f4:	6078      	str	r0, [r7, #4]
 80092f6:	460b      	mov	r3, r1
 80092f8:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 80092fa:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 80092fc:	4618      	mov	r0, r3
 80092fe:	370c      	adds	r7, #12
 8009300:	46bd      	mov	sp, r7
 8009302:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009306:	4770      	bx	lr

08009308 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8009308:	b580      	push	{r7, lr}
 800930a:	b086      	sub	sp, #24
 800930c:	af00      	add	r7, sp, #0
 800930e:	6078      	str	r0, [r7, #4]
 8009310:	460b      	mov	r3, r1
 8009312:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8009314:	687b      	ldr	r3, [r7, #4]
 8009316:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8009318:	687b      	ldr	r3, [r7, #4]
 800931a:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800931c:	2300      	movs	r3, #0
 800931e:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8009320:	68fb      	ldr	r3, [r7, #12]
 8009322:	885b      	ldrh	r3, [r3, #2]
 8009324:	b29b      	uxth	r3, r3
 8009326:	68fa      	ldr	r2, [r7, #12]
 8009328:	7812      	ldrb	r2, [r2, #0]
 800932a:	4293      	cmp	r3, r2
 800932c:	d91f      	bls.n	800936e <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	781b      	ldrb	r3, [r3, #0]
 8009332:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8009334:	e013      	b.n	800935e <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8009336:	f107 030a 	add.w	r3, r7, #10
 800933a:	4619      	mov	r1, r3
 800933c:	6978      	ldr	r0, [r7, #20]
 800933e:	f000 f81b 	bl	8009378 <USBD_GetNextDesc>
 8009342:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8009344:	697b      	ldr	r3, [r7, #20]
 8009346:	785b      	ldrb	r3, [r3, #1]
 8009348:	2b05      	cmp	r3, #5
 800934a:	d108      	bne.n	800935e <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800934c:	697b      	ldr	r3, [r7, #20]
 800934e:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8009350:	693b      	ldr	r3, [r7, #16]
 8009352:	789b      	ldrb	r3, [r3, #2]
 8009354:	78fa      	ldrb	r2, [r7, #3]
 8009356:	429a      	cmp	r2, r3
 8009358:	d008      	beq.n	800936c <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800935a:	2300      	movs	r3, #0
 800935c:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800935e:	68fb      	ldr	r3, [r7, #12]
 8009360:	885b      	ldrh	r3, [r3, #2]
 8009362:	b29a      	uxth	r2, r3
 8009364:	897b      	ldrh	r3, [r7, #10]
 8009366:	429a      	cmp	r2, r3
 8009368:	d8e5      	bhi.n	8009336 <USBD_GetEpDesc+0x2e>
 800936a:	e000      	b.n	800936e <USBD_GetEpDesc+0x66>
          break;
 800936c:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800936e:	693b      	ldr	r3, [r7, #16]
}
 8009370:	4618      	mov	r0, r3
 8009372:	3718      	adds	r7, #24
 8009374:	46bd      	mov	sp, r7
 8009376:	bd80      	pop	{r7, pc}

08009378 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8009378:	b480      	push	{r7}
 800937a:	b085      	sub	sp, #20
 800937c:	af00      	add	r7, sp, #0
 800937e:	6078      	str	r0, [r7, #4]
 8009380:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8009386:	683b      	ldr	r3, [r7, #0]
 8009388:	881b      	ldrh	r3, [r3, #0]
 800938a:	68fa      	ldr	r2, [r7, #12]
 800938c:	7812      	ldrb	r2, [r2, #0]
 800938e:	4413      	add	r3, r2
 8009390:	b29a      	uxth	r2, r3
 8009392:	683b      	ldr	r3, [r7, #0]
 8009394:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	781b      	ldrb	r3, [r3, #0]
 800939a:	461a      	mov	r2, r3
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	4413      	add	r3, r2
 80093a0:	60fb      	str	r3, [r7, #12]

  return (pnext);
 80093a2:	68fb      	ldr	r3, [r7, #12]
}
 80093a4:	4618      	mov	r0, r3
 80093a6:	3714      	adds	r7, #20
 80093a8:	46bd      	mov	sp, r7
 80093aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ae:	4770      	bx	lr

080093b0 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 80093b0:	b480      	push	{r7}
 80093b2:	b087      	sub	sp, #28
 80093b4:	af00      	add	r7, sp, #0
 80093b6:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 80093b8:	687b      	ldr	r3, [r7, #4]
 80093ba:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 80093bc:	697b      	ldr	r3, [r7, #20]
 80093be:	781b      	ldrb	r3, [r3, #0]
 80093c0:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 80093c2:	697b      	ldr	r3, [r7, #20]
 80093c4:	3301      	adds	r3, #1
 80093c6:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 80093c8:	697b      	ldr	r3, [r7, #20]
 80093ca:	781b      	ldrb	r3, [r3, #0]
 80093cc:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 80093ce:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 80093d2:	021b      	lsls	r3, r3, #8
 80093d4:	b21a      	sxth	r2, r3
 80093d6:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 80093da:	4313      	orrs	r3, r2
 80093dc:	b21b      	sxth	r3, r3
 80093de:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 80093e0:	89fb      	ldrh	r3, [r7, #14]
}
 80093e2:	4618      	mov	r0, r3
 80093e4:	371c      	adds	r7, #28
 80093e6:	46bd      	mov	sp, r7
 80093e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80093ec:	4770      	bx	lr
	...

080093f0 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80093f0:	b580      	push	{r7, lr}
 80093f2:	b084      	sub	sp, #16
 80093f4:	af00      	add	r7, sp, #0
 80093f6:	6078      	str	r0, [r7, #4]
 80093f8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80093fa:	2300      	movs	r3, #0
 80093fc:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80093fe:	683b      	ldr	r3, [r7, #0]
 8009400:	781b      	ldrb	r3, [r3, #0]
 8009402:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8009406:	2b40      	cmp	r3, #64	@ 0x40
 8009408:	d005      	beq.n	8009416 <USBD_StdDevReq+0x26>
 800940a:	2b40      	cmp	r3, #64	@ 0x40
 800940c:	d857      	bhi.n	80094be <USBD_StdDevReq+0xce>
 800940e:	2b00      	cmp	r3, #0
 8009410:	d00f      	beq.n	8009432 <USBD_StdDevReq+0x42>
 8009412:	2b20      	cmp	r3, #32
 8009414:	d153      	bne.n	80094be <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8009416:	687b      	ldr	r3, [r7, #4]
 8009418:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800941c:	687b      	ldr	r3, [r7, #4]
 800941e:	32ae      	adds	r2, #174	@ 0xae
 8009420:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009424:	689b      	ldr	r3, [r3, #8]
 8009426:	6839      	ldr	r1, [r7, #0]
 8009428:	6878      	ldr	r0, [r7, #4]
 800942a:	4798      	blx	r3
 800942c:	4603      	mov	r3, r0
 800942e:	73fb      	strb	r3, [r7, #15]
      break;
 8009430:	e04a      	b.n	80094c8 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8009432:	683b      	ldr	r3, [r7, #0]
 8009434:	785b      	ldrb	r3, [r3, #1]
 8009436:	2b09      	cmp	r3, #9
 8009438:	d83b      	bhi.n	80094b2 <USBD_StdDevReq+0xc2>
 800943a:	a201      	add	r2, pc, #4	@ (adr r2, 8009440 <USBD_StdDevReq+0x50>)
 800943c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009440:	08009495 	.word	0x08009495
 8009444:	080094a9 	.word	0x080094a9
 8009448:	080094b3 	.word	0x080094b3
 800944c:	0800949f 	.word	0x0800949f
 8009450:	080094b3 	.word	0x080094b3
 8009454:	08009473 	.word	0x08009473
 8009458:	08009469 	.word	0x08009469
 800945c:	080094b3 	.word	0x080094b3
 8009460:	0800948b 	.word	0x0800948b
 8009464:	0800947d 	.word	0x0800947d
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8009468:	6839      	ldr	r1, [r7, #0]
 800946a:	6878      	ldr	r0, [r7, #4]
 800946c:	f000 fa3e 	bl	80098ec <USBD_GetDescriptor>
          break;
 8009470:	e024      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8009472:	6839      	ldr	r1, [r7, #0]
 8009474:	6878      	ldr	r0, [r7, #4]
 8009476:	f000 fba3 	bl	8009bc0 <USBD_SetAddress>
          break;
 800947a:	e01f      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800947c:	6839      	ldr	r1, [r7, #0]
 800947e:	6878      	ldr	r0, [r7, #4]
 8009480:	f000 fbe2 	bl	8009c48 <USBD_SetConfig>
 8009484:	4603      	mov	r3, r0
 8009486:	73fb      	strb	r3, [r7, #15]
          break;
 8009488:	e018      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800948a:	6839      	ldr	r1, [r7, #0]
 800948c:	6878      	ldr	r0, [r7, #4]
 800948e:	f000 fc85 	bl	8009d9c <USBD_GetConfig>
          break;
 8009492:	e013      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8009494:	6839      	ldr	r1, [r7, #0]
 8009496:	6878      	ldr	r0, [r7, #4]
 8009498:	f000 fcb6 	bl	8009e08 <USBD_GetStatus>
          break;
 800949c:	e00e      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800949e:	6839      	ldr	r1, [r7, #0]
 80094a0:	6878      	ldr	r0, [r7, #4]
 80094a2:	f000 fce5 	bl	8009e70 <USBD_SetFeature>
          break;
 80094a6:	e009      	b.n	80094bc <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 80094a8:	6839      	ldr	r1, [r7, #0]
 80094aa:	6878      	ldr	r0, [r7, #4]
 80094ac:	f000 fd09 	bl	8009ec2 <USBD_ClrFeature>
          break;
 80094b0:	e004      	b.n	80094bc <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 80094b2:	6839      	ldr	r1, [r7, #0]
 80094b4:	6878      	ldr	r0, [r7, #4]
 80094b6:	f000 fd60 	bl	8009f7a <USBD_CtlError>
          break;
 80094ba:	bf00      	nop
      }
      break;
 80094bc:	e004      	b.n	80094c8 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 80094be:	6839      	ldr	r1, [r7, #0]
 80094c0:	6878      	ldr	r0, [r7, #4]
 80094c2:	f000 fd5a 	bl	8009f7a <USBD_CtlError>
      break;
 80094c6:	bf00      	nop
  }

  return ret;
 80094c8:	7bfb      	ldrb	r3, [r7, #15]
}
 80094ca:	4618      	mov	r0, r3
 80094cc:	3710      	adds	r7, #16
 80094ce:	46bd      	mov	sp, r7
 80094d0:	bd80      	pop	{r7, pc}
 80094d2:	bf00      	nop

080094d4 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80094d4:	b580      	push	{r7, lr}
 80094d6:	b084      	sub	sp, #16
 80094d8:	af00      	add	r7, sp, #0
 80094da:	6078      	str	r0, [r7, #4]
 80094dc:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80094de:	2300      	movs	r3, #0
 80094e0:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80094e2:	683b      	ldr	r3, [r7, #0]
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80094ea:	2b40      	cmp	r3, #64	@ 0x40
 80094ec:	d005      	beq.n	80094fa <USBD_StdItfReq+0x26>
 80094ee:	2b40      	cmp	r3, #64	@ 0x40
 80094f0:	d852      	bhi.n	8009598 <USBD_StdItfReq+0xc4>
 80094f2:	2b00      	cmp	r3, #0
 80094f4:	d001      	beq.n	80094fa <USBD_StdItfReq+0x26>
 80094f6:	2b20      	cmp	r3, #32
 80094f8:	d14e      	bne.n	8009598 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 80094fa:	687b      	ldr	r3, [r7, #4]
 80094fc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009500:	b2db      	uxtb	r3, r3
 8009502:	3b01      	subs	r3, #1
 8009504:	2b02      	cmp	r3, #2
 8009506:	d840      	bhi.n	800958a <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8009508:	683b      	ldr	r3, [r7, #0]
 800950a:	889b      	ldrh	r3, [r3, #4]
 800950c:	b2db      	uxtb	r3, r3
 800950e:	2b01      	cmp	r3, #1
 8009510:	d836      	bhi.n	8009580 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8009512:	683b      	ldr	r3, [r7, #0]
 8009514:	889b      	ldrh	r3, [r3, #4]
 8009516:	b2db      	uxtb	r3, r3
 8009518:	4619      	mov	r1, r3
 800951a:	6878      	ldr	r0, [r7, #4]
 800951c:	f7ff feda 	bl	80092d4 <USBD_CoreFindIF>
 8009520:	4603      	mov	r3, r0
 8009522:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8009524:	7bbb      	ldrb	r3, [r7, #14]
 8009526:	2bff      	cmp	r3, #255	@ 0xff
 8009528:	d01d      	beq.n	8009566 <USBD_StdItfReq+0x92>
 800952a:	7bbb      	ldrb	r3, [r7, #14]
 800952c:	2b00      	cmp	r3, #0
 800952e:	d11a      	bne.n	8009566 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8009530:	7bba      	ldrb	r2, [r7, #14]
 8009532:	687b      	ldr	r3, [r7, #4]
 8009534:	32ae      	adds	r2, #174	@ 0xae
 8009536:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800953a:	689b      	ldr	r3, [r3, #8]
 800953c:	2b00      	cmp	r3, #0
 800953e:	d00f      	beq.n	8009560 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8009540:	7bba      	ldrb	r2, [r7, #14]
 8009542:	687b      	ldr	r3, [r7, #4]
 8009544:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009548:	7bba      	ldrb	r2, [r7, #14]
 800954a:	687b      	ldr	r3, [r7, #4]
 800954c:	32ae      	adds	r2, #174	@ 0xae
 800954e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8009552:	689b      	ldr	r3, [r3, #8]
 8009554:	6839      	ldr	r1, [r7, #0]
 8009556:	6878      	ldr	r0, [r7, #4]
 8009558:	4798      	blx	r3
 800955a:	4603      	mov	r3, r0
 800955c:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800955e:	e004      	b.n	800956a <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8009560:	2303      	movs	r3, #3
 8009562:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8009564:	e001      	b.n	800956a <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8009566:	2303      	movs	r3, #3
 8009568:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800956a:	683b      	ldr	r3, [r7, #0]
 800956c:	88db      	ldrh	r3, [r3, #6]
 800956e:	2b00      	cmp	r3, #0
 8009570:	d110      	bne.n	8009594 <USBD_StdItfReq+0xc0>
 8009572:	7bfb      	ldrb	r3, [r7, #15]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d10d      	bne.n	8009594 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8009578:	6878      	ldr	r0, [r7, #4]
 800957a:	f000 fddc 	bl	800a136 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800957e:	e009      	b.n	8009594 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8009580:	6839      	ldr	r1, [r7, #0]
 8009582:	6878      	ldr	r0, [r7, #4]
 8009584:	f000 fcf9 	bl	8009f7a <USBD_CtlError>
          break;
 8009588:	e004      	b.n	8009594 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800958a:	6839      	ldr	r1, [r7, #0]
 800958c:	6878      	ldr	r0, [r7, #4]
 800958e:	f000 fcf4 	bl	8009f7a <USBD_CtlError>
          break;
 8009592:	e000      	b.n	8009596 <USBD_StdItfReq+0xc2>
          break;
 8009594:	bf00      	nop
      }
      break;
 8009596:	e004      	b.n	80095a2 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8009598:	6839      	ldr	r1, [r7, #0]
 800959a:	6878      	ldr	r0, [r7, #4]
 800959c:	f000 fced 	bl	8009f7a <USBD_CtlError>
      break;
 80095a0:	bf00      	nop
  }

  return ret;
 80095a2:	7bfb      	ldrb	r3, [r7, #15]
}
 80095a4:	4618      	mov	r0, r3
 80095a6:	3710      	adds	r7, #16
 80095a8:	46bd      	mov	sp, r7
 80095aa:	bd80      	pop	{r7, pc}

080095ac <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80095ac:	b580      	push	{r7, lr}
 80095ae:	b084      	sub	sp, #16
 80095b0:	af00      	add	r7, sp, #0
 80095b2:	6078      	str	r0, [r7, #4]
 80095b4:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 80095b6:	2300      	movs	r3, #0
 80095b8:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 80095ba:	683b      	ldr	r3, [r7, #0]
 80095bc:	889b      	ldrh	r3, [r3, #4]
 80095be:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 80095c0:	683b      	ldr	r3, [r7, #0]
 80095c2:	781b      	ldrb	r3, [r3, #0]
 80095c4:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 80095c8:	2b40      	cmp	r3, #64	@ 0x40
 80095ca:	d007      	beq.n	80095dc <USBD_StdEPReq+0x30>
 80095cc:	2b40      	cmp	r3, #64	@ 0x40
 80095ce:	f200 8181 	bhi.w	80098d4 <USBD_StdEPReq+0x328>
 80095d2:	2b00      	cmp	r3, #0
 80095d4:	d02a      	beq.n	800962c <USBD_StdEPReq+0x80>
 80095d6:	2b20      	cmp	r3, #32
 80095d8:	f040 817c 	bne.w	80098d4 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 80095dc:	7bbb      	ldrb	r3, [r7, #14]
 80095de:	4619      	mov	r1, r3
 80095e0:	6878      	ldr	r0, [r7, #4]
 80095e2:	f7ff fe84 	bl	80092ee <USBD_CoreFindEP>
 80095e6:	4603      	mov	r3, r0
 80095e8:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 80095ea:	7b7b      	ldrb	r3, [r7, #13]
 80095ec:	2bff      	cmp	r3, #255	@ 0xff
 80095ee:	f000 8176 	beq.w	80098de <USBD_StdEPReq+0x332>
 80095f2:	7b7b      	ldrb	r3, [r7, #13]
 80095f4:	2b00      	cmp	r3, #0
 80095f6:	f040 8172 	bne.w	80098de <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 80095fa:	7b7a      	ldrb	r2, [r7, #13]
 80095fc:	687b      	ldr	r3, [r7, #4]
 80095fe:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8009602:	7b7a      	ldrb	r2, [r7, #13]
 8009604:	687b      	ldr	r3, [r7, #4]
 8009606:	32ae      	adds	r2, #174	@ 0xae
 8009608:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800960c:	689b      	ldr	r3, [r3, #8]
 800960e:	2b00      	cmp	r3, #0
 8009610:	f000 8165 	beq.w	80098de <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8009614:	7b7a      	ldrb	r2, [r7, #13]
 8009616:	687b      	ldr	r3, [r7, #4]
 8009618:	32ae      	adds	r2, #174	@ 0xae
 800961a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800961e:	689b      	ldr	r3, [r3, #8]
 8009620:	6839      	ldr	r1, [r7, #0]
 8009622:	6878      	ldr	r0, [r7, #4]
 8009624:	4798      	blx	r3
 8009626:	4603      	mov	r3, r0
 8009628:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800962a:	e158      	b.n	80098de <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800962c:	683b      	ldr	r3, [r7, #0]
 800962e:	785b      	ldrb	r3, [r3, #1]
 8009630:	2b03      	cmp	r3, #3
 8009632:	d008      	beq.n	8009646 <USBD_StdEPReq+0x9a>
 8009634:	2b03      	cmp	r3, #3
 8009636:	f300 8147 	bgt.w	80098c8 <USBD_StdEPReq+0x31c>
 800963a:	2b00      	cmp	r3, #0
 800963c:	f000 809b 	beq.w	8009776 <USBD_StdEPReq+0x1ca>
 8009640:	2b01      	cmp	r3, #1
 8009642:	d03c      	beq.n	80096be <USBD_StdEPReq+0x112>
 8009644:	e140      	b.n	80098c8 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8009646:	687b      	ldr	r3, [r7, #4]
 8009648:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800964c:	b2db      	uxtb	r3, r3
 800964e:	2b02      	cmp	r3, #2
 8009650:	d002      	beq.n	8009658 <USBD_StdEPReq+0xac>
 8009652:	2b03      	cmp	r3, #3
 8009654:	d016      	beq.n	8009684 <USBD_StdEPReq+0xd8>
 8009656:	e02c      	b.n	80096b2 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009658:	7bbb      	ldrb	r3, [r7, #14]
 800965a:	2b00      	cmp	r3, #0
 800965c:	d00d      	beq.n	800967a <USBD_StdEPReq+0xce>
 800965e:	7bbb      	ldrb	r3, [r7, #14]
 8009660:	2b80      	cmp	r3, #128	@ 0x80
 8009662:	d00a      	beq.n	800967a <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8009664:	7bbb      	ldrb	r3, [r7, #14]
 8009666:	4619      	mov	r1, r3
 8009668:	6878      	ldr	r0, [r7, #4]
 800966a:	f001 f999 	bl	800a9a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800966e:	2180      	movs	r1, #128	@ 0x80
 8009670:	6878      	ldr	r0, [r7, #4]
 8009672:	f001 f995 	bl	800a9a0 <USBD_LL_StallEP>
 8009676:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8009678:	e020      	b.n	80096bc <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800967a:	6839      	ldr	r1, [r7, #0]
 800967c:	6878      	ldr	r0, [r7, #4]
 800967e:	f000 fc7c 	bl	8009f7a <USBD_CtlError>
              break;
 8009682:	e01b      	b.n	80096bc <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8009684:	683b      	ldr	r3, [r7, #0]
 8009686:	885b      	ldrh	r3, [r3, #2]
 8009688:	2b00      	cmp	r3, #0
 800968a:	d10e      	bne.n	80096aa <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800968c:	7bbb      	ldrb	r3, [r7, #14]
 800968e:	2b00      	cmp	r3, #0
 8009690:	d00b      	beq.n	80096aa <USBD_StdEPReq+0xfe>
 8009692:	7bbb      	ldrb	r3, [r7, #14]
 8009694:	2b80      	cmp	r3, #128	@ 0x80
 8009696:	d008      	beq.n	80096aa <USBD_StdEPReq+0xfe>
 8009698:	683b      	ldr	r3, [r7, #0]
 800969a:	88db      	ldrh	r3, [r3, #6]
 800969c:	2b00      	cmp	r3, #0
 800969e:	d104      	bne.n	80096aa <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 80096a0:	7bbb      	ldrb	r3, [r7, #14]
 80096a2:	4619      	mov	r1, r3
 80096a4:	6878      	ldr	r0, [r7, #4]
 80096a6:	f001 f97b 	bl	800a9a0 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80096aa:	6878      	ldr	r0, [r7, #4]
 80096ac:	f000 fd43 	bl	800a136 <USBD_CtlSendStatus>

              break;
 80096b0:	e004      	b.n	80096bc <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80096b2:	6839      	ldr	r1, [r7, #0]
 80096b4:	6878      	ldr	r0, [r7, #4]
 80096b6:	f000 fc60 	bl	8009f7a <USBD_CtlError>
              break;
 80096ba:	bf00      	nop
          }
          break;
 80096bc:	e109      	b.n	80098d2 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80096be:	687b      	ldr	r3, [r7, #4]
 80096c0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80096c4:	b2db      	uxtb	r3, r3
 80096c6:	2b02      	cmp	r3, #2
 80096c8:	d002      	beq.n	80096d0 <USBD_StdEPReq+0x124>
 80096ca:	2b03      	cmp	r3, #3
 80096cc:	d016      	beq.n	80096fc <USBD_StdEPReq+0x150>
 80096ce:	e04b      	b.n	8009768 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80096d0:	7bbb      	ldrb	r3, [r7, #14]
 80096d2:	2b00      	cmp	r3, #0
 80096d4:	d00d      	beq.n	80096f2 <USBD_StdEPReq+0x146>
 80096d6:	7bbb      	ldrb	r3, [r7, #14]
 80096d8:	2b80      	cmp	r3, #128	@ 0x80
 80096da:	d00a      	beq.n	80096f2 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80096dc:	7bbb      	ldrb	r3, [r7, #14]
 80096de:	4619      	mov	r1, r3
 80096e0:	6878      	ldr	r0, [r7, #4]
 80096e2:	f001 f95d 	bl	800a9a0 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80096e6:	2180      	movs	r1, #128	@ 0x80
 80096e8:	6878      	ldr	r0, [r7, #4]
 80096ea:	f001 f959 	bl	800a9a0 <USBD_LL_StallEP>
 80096ee:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80096f0:	e040      	b.n	8009774 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80096f2:	6839      	ldr	r1, [r7, #0]
 80096f4:	6878      	ldr	r0, [r7, #4]
 80096f6:	f000 fc40 	bl	8009f7a <USBD_CtlError>
              break;
 80096fa:	e03b      	b.n	8009774 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80096fc:	683b      	ldr	r3, [r7, #0]
 80096fe:	885b      	ldrh	r3, [r3, #2]
 8009700:	2b00      	cmp	r3, #0
 8009702:	d136      	bne.n	8009772 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8009704:	7bbb      	ldrb	r3, [r7, #14]
 8009706:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800970a:	2b00      	cmp	r3, #0
 800970c:	d004      	beq.n	8009718 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800970e:	7bbb      	ldrb	r3, [r7, #14]
 8009710:	4619      	mov	r1, r3
 8009712:	6878      	ldr	r0, [r7, #4]
 8009714:	f001 f963 	bl	800a9de <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8009718:	6878      	ldr	r0, [r7, #4]
 800971a:	f000 fd0c 	bl	800a136 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800971e:	7bbb      	ldrb	r3, [r7, #14]
 8009720:	4619      	mov	r1, r3
 8009722:	6878      	ldr	r0, [r7, #4]
 8009724:	f7ff fde3 	bl	80092ee <USBD_CoreFindEP>
 8009728:	4603      	mov	r3, r0
 800972a:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800972c:	7b7b      	ldrb	r3, [r7, #13]
 800972e:	2bff      	cmp	r3, #255	@ 0xff
 8009730:	d01f      	beq.n	8009772 <USBD_StdEPReq+0x1c6>
 8009732:	7b7b      	ldrb	r3, [r7, #13]
 8009734:	2b00      	cmp	r3, #0
 8009736:	d11c      	bne.n	8009772 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8009738:	7b7a      	ldrb	r2, [r7, #13]
 800973a:	687b      	ldr	r3, [r7, #4]
 800973c:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 8009740:	7b7a      	ldrb	r2, [r7, #13]
 8009742:	687b      	ldr	r3, [r7, #4]
 8009744:	32ae      	adds	r2, #174	@ 0xae
 8009746:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800974a:	689b      	ldr	r3, [r3, #8]
 800974c:	2b00      	cmp	r3, #0
 800974e:	d010      	beq.n	8009772 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8009750:	7b7a      	ldrb	r2, [r7, #13]
 8009752:	687b      	ldr	r3, [r7, #4]
 8009754:	32ae      	adds	r2, #174	@ 0xae
 8009756:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800975a:	689b      	ldr	r3, [r3, #8]
 800975c:	6839      	ldr	r1, [r7, #0]
 800975e:	6878      	ldr	r0, [r7, #4]
 8009760:	4798      	blx	r3
 8009762:	4603      	mov	r3, r0
 8009764:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8009766:	e004      	b.n	8009772 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8009768:	6839      	ldr	r1, [r7, #0]
 800976a:	6878      	ldr	r0, [r7, #4]
 800976c:	f000 fc05 	bl	8009f7a <USBD_CtlError>
              break;
 8009770:	e000      	b.n	8009774 <USBD_StdEPReq+0x1c8>
              break;
 8009772:	bf00      	nop
          }
          break;
 8009774:	e0ad      	b.n	80098d2 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8009776:	687b      	ldr	r3, [r7, #4]
 8009778:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800977c:	b2db      	uxtb	r3, r3
 800977e:	2b02      	cmp	r3, #2
 8009780:	d002      	beq.n	8009788 <USBD_StdEPReq+0x1dc>
 8009782:	2b03      	cmp	r3, #3
 8009784:	d033      	beq.n	80097ee <USBD_StdEPReq+0x242>
 8009786:	e099      	b.n	80098bc <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8009788:	7bbb      	ldrb	r3, [r7, #14]
 800978a:	2b00      	cmp	r3, #0
 800978c:	d007      	beq.n	800979e <USBD_StdEPReq+0x1f2>
 800978e:	7bbb      	ldrb	r3, [r7, #14]
 8009790:	2b80      	cmp	r3, #128	@ 0x80
 8009792:	d004      	beq.n	800979e <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8009794:	6839      	ldr	r1, [r7, #0]
 8009796:	6878      	ldr	r0, [r7, #4]
 8009798:	f000 fbef 	bl	8009f7a <USBD_CtlError>
                break;
 800979c:	e093      	b.n	80098c6 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800979e:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097a2:	2b00      	cmp	r3, #0
 80097a4:	da0b      	bge.n	80097be <USBD_StdEPReq+0x212>
 80097a6:	7bbb      	ldrb	r3, [r7, #14]
 80097a8:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80097ac:	4613      	mov	r3, r2
 80097ae:	009b      	lsls	r3, r3, #2
 80097b0:	4413      	add	r3, r2
 80097b2:	009b      	lsls	r3, r3, #2
 80097b4:	3310      	adds	r3, #16
 80097b6:	687a      	ldr	r2, [r7, #4]
 80097b8:	4413      	add	r3, r2
 80097ba:	3304      	adds	r3, #4
 80097bc:	e00b      	b.n	80097d6 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80097be:	7bbb      	ldrb	r3, [r7, #14]
 80097c0:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80097c4:	4613      	mov	r3, r2
 80097c6:	009b      	lsls	r3, r3, #2
 80097c8:	4413      	add	r3, r2
 80097ca:	009b      	lsls	r3, r3, #2
 80097cc:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80097d0:	687a      	ldr	r2, [r7, #4]
 80097d2:	4413      	add	r3, r2
 80097d4:	3304      	adds	r3, #4
 80097d6:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80097d8:	68bb      	ldr	r3, [r7, #8]
 80097da:	2200      	movs	r2, #0
 80097dc:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80097de:	68bb      	ldr	r3, [r7, #8]
 80097e0:	330e      	adds	r3, #14
 80097e2:	2202      	movs	r2, #2
 80097e4:	4619      	mov	r1, r3
 80097e6:	6878      	ldr	r0, [r7, #4]
 80097e8:	f000 fc44 	bl	800a074 <USBD_CtlSendData>
              break;
 80097ec:	e06b      	b.n	80098c6 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80097ee:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80097f2:	2b00      	cmp	r3, #0
 80097f4:	da11      	bge.n	800981a <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80097f6:	7bbb      	ldrb	r3, [r7, #14]
 80097f8:	f003 020f 	and.w	r2, r3, #15
 80097fc:	6879      	ldr	r1, [r7, #4]
 80097fe:	4613      	mov	r3, r2
 8009800:	009b      	lsls	r3, r3, #2
 8009802:	4413      	add	r3, r2
 8009804:	009b      	lsls	r3, r3, #2
 8009806:	440b      	add	r3, r1
 8009808:	3323      	adds	r3, #35	@ 0x23
 800980a:	781b      	ldrb	r3, [r3, #0]
 800980c:	2b00      	cmp	r3, #0
 800980e:	d117      	bne.n	8009840 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009810:	6839      	ldr	r1, [r7, #0]
 8009812:	6878      	ldr	r0, [r7, #4]
 8009814:	f000 fbb1 	bl	8009f7a <USBD_CtlError>
                  break;
 8009818:	e055      	b.n	80098c6 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800981a:	7bbb      	ldrb	r3, [r7, #14]
 800981c:	f003 020f 	and.w	r2, r3, #15
 8009820:	6879      	ldr	r1, [r7, #4]
 8009822:	4613      	mov	r3, r2
 8009824:	009b      	lsls	r3, r3, #2
 8009826:	4413      	add	r3, r2
 8009828:	009b      	lsls	r3, r3, #2
 800982a:	440b      	add	r3, r1
 800982c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8009830:	781b      	ldrb	r3, [r3, #0]
 8009832:	2b00      	cmp	r3, #0
 8009834:	d104      	bne.n	8009840 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8009836:	6839      	ldr	r1, [r7, #0]
 8009838:	6878      	ldr	r0, [r7, #4]
 800983a:	f000 fb9e 	bl	8009f7a <USBD_CtlError>
                  break;
 800983e:	e042      	b.n	80098c6 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009840:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009844:	2b00      	cmp	r3, #0
 8009846:	da0b      	bge.n	8009860 <USBD_StdEPReq+0x2b4>
 8009848:	7bbb      	ldrb	r3, [r7, #14]
 800984a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800984e:	4613      	mov	r3, r2
 8009850:	009b      	lsls	r3, r3, #2
 8009852:	4413      	add	r3, r2
 8009854:	009b      	lsls	r3, r3, #2
 8009856:	3310      	adds	r3, #16
 8009858:	687a      	ldr	r2, [r7, #4]
 800985a:	4413      	add	r3, r2
 800985c:	3304      	adds	r3, #4
 800985e:	e00b      	b.n	8009878 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 8009860:	7bbb      	ldrb	r3, [r7, #14]
 8009862:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8009866:	4613      	mov	r3, r2
 8009868:	009b      	lsls	r3, r3, #2
 800986a:	4413      	add	r3, r2
 800986c:	009b      	lsls	r3, r3, #2
 800986e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8009872:	687a      	ldr	r2, [r7, #4]
 8009874:	4413      	add	r3, r2
 8009876:	3304      	adds	r3, #4
 8009878:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800987a:	7bbb      	ldrb	r3, [r7, #14]
 800987c:	2b00      	cmp	r3, #0
 800987e:	d002      	beq.n	8009886 <USBD_StdEPReq+0x2da>
 8009880:	7bbb      	ldrb	r3, [r7, #14]
 8009882:	2b80      	cmp	r3, #128	@ 0x80
 8009884:	d103      	bne.n	800988e <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8009886:	68bb      	ldr	r3, [r7, #8]
 8009888:	2200      	movs	r2, #0
 800988a:	739a      	strb	r2, [r3, #14]
 800988c:	e00e      	b.n	80098ac <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800988e:	7bbb      	ldrb	r3, [r7, #14]
 8009890:	4619      	mov	r1, r3
 8009892:	6878      	ldr	r0, [r7, #4]
 8009894:	f001 f8c2 	bl	800aa1c <USBD_LL_IsStallEP>
 8009898:	4603      	mov	r3, r0
 800989a:	2b00      	cmp	r3, #0
 800989c:	d003      	beq.n	80098a6 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	2201      	movs	r2, #1
 80098a2:	739a      	strb	r2, [r3, #14]
 80098a4:	e002      	b.n	80098ac <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80098a6:	68bb      	ldr	r3, [r7, #8]
 80098a8:	2200      	movs	r2, #0
 80098aa:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80098ac:	68bb      	ldr	r3, [r7, #8]
 80098ae:	330e      	adds	r3, #14
 80098b0:	2202      	movs	r2, #2
 80098b2:	4619      	mov	r1, r3
 80098b4:	6878      	ldr	r0, [r7, #4]
 80098b6:	f000 fbdd 	bl	800a074 <USBD_CtlSendData>
              break;
 80098ba:	e004      	b.n	80098c6 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80098bc:	6839      	ldr	r1, [r7, #0]
 80098be:	6878      	ldr	r0, [r7, #4]
 80098c0:	f000 fb5b 	bl	8009f7a <USBD_CtlError>
              break;
 80098c4:	bf00      	nop
          }
          break;
 80098c6:	e004      	b.n	80098d2 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80098c8:	6839      	ldr	r1, [r7, #0]
 80098ca:	6878      	ldr	r0, [r7, #4]
 80098cc:	f000 fb55 	bl	8009f7a <USBD_CtlError>
          break;
 80098d0:	bf00      	nop
      }
      break;
 80098d2:	e005      	b.n	80098e0 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80098d4:	6839      	ldr	r1, [r7, #0]
 80098d6:	6878      	ldr	r0, [r7, #4]
 80098d8:	f000 fb4f 	bl	8009f7a <USBD_CtlError>
      break;
 80098dc:	e000      	b.n	80098e0 <USBD_StdEPReq+0x334>
      break;
 80098de:	bf00      	nop
  }

  return ret;
 80098e0:	7bfb      	ldrb	r3, [r7, #15]
}
 80098e2:	4618      	mov	r0, r3
 80098e4:	3710      	adds	r7, #16
 80098e6:	46bd      	mov	sp, r7
 80098e8:	bd80      	pop	{r7, pc}
	...

080098ec <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80098ec:	b580      	push	{r7, lr}
 80098ee:	b084      	sub	sp, #16
 80098f0:	af00      	add	r7, sp, #0
 80098f2:	6078      	str	r0, [r7, #4]
 80098f4:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80098f6:	2300      	movs	r3, #0
 80098f8:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80098fa:	2300      	movs	r3, #0
 80098fc:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80098fe:	2300      	movs	r3, #0
 8009900:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 8009902:	683b      	ldr	r3, [r7, #0]
 8009904:	885b      	ldrh	r3, [r3, #2]
 8009906:	0a1b      	lsrs	r3, r3, #8
 8009908:	b29b      	uxth	r3, r3
 800990a:	3b01      	subs	r3, #1
 800990c:	2b06      	cmp	r3, #6
 800990e:	f200 8128 	bhi.w	8009b62 <USBD_GetDescriptor+0x276>
 8009912:	a201      	add	r2, pc, #4	@ (adr r2, 8009918 <USBD_GetDescriptor+0x2c>)
 8009914:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8009918:	08009935 	.word	0x08009935
 800991c:	0800994d 	.word	0x0800994d
 8009920:	0800998d 	.word	0x0800998d
 8009924:	08009b63 	.word	0x08009b63
 8009928:	08009b63 	.word	0x08009b63
 800992c:	08009b03 	.word	0x08009b03
 8009930:	08009b2f 	.word	0x08009b2f
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8009934:	687b      	ldr	r3, [r7, #4]
 8009936:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800993a:	681b      	ldr	r3, [r3, #0]
 800993c:	687a      	ldr	r2, [r7, #4]
 800993e:	7c12      	ldrb	r2, [r2, #16]
 8009940:	f107 0108 	add.w	r1, r7, #8
 8009944:	4610      	mov	r0, r2
 8009946:	4798      	blx	r3
 8009948:	60f8      	str	r0, [r7, #12]
      break;
 800994a:	e112      	b.n	8009b72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	7c1b      	ldrb	r3, [r3, #16]
 8009950:	2b00      	cmp	r3, #0
 8009952:	d10d      	bne.n	8009970 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 8009954:	687b      	ldr	r3, [r7, #4]
 8009956:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800995a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800995c:	f107 0208 	add.w	r2, r7, #8
 8009960:	4610      	mov	r0, r2
 8009962:	4798      	blx	r3
 8009964:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009966:	68fb      	ldr	r3, [r7, #12]
 8009968:	3301      	adds	r3, #1
 800996a:	2202      	movs	r2, #2
 800996c:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800996e:	e100      	b.n	8009b72 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009976:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009978:	f107 0208 	add.w	r2, r7, #8
 800997c:	4610      	mov	r0, r2
 800997e:	4798      	blx	r3
 8009980:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 8009982:	68fb      	ldr	r3, [r7, #12]
 8009984:	3301      	adds	r3, #1
 8009986:	2202      	movs	r2, #2
 8009988:	701a      	strb	r2, [r3, #0]
      break;
 800998a:	e0f2      	b.n	8009b72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800998c:	683b      	ldr	r3, [r7, #0]
 800998e:	885b      	ldrh	r3, [r3, #2]
 8009990:	b2db      	uxtb	r3, r3
 8009992:	2b05      	cmp	r3, #5
 8009994:	f200 80ac 	bhi.w	8009af0 <USBD_GetDescriptor+0x204>
 8009998:	a201      	add	r2, pc, #4	@ (adr r2, 80099a0 <USBD_GetDescriptor+0xb4>)
 800999a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800999e:	bf00      	nop
 80099a0:	080099b9 	.word	0x080099b9
 80099a4:	080099ed 	.word	0x080099ed
 80099a8:	08009a21 	.word	0x08009a21
 80099ac:	08009a55 	.word	0x08009a55
 80099b0:	08009a89 	.word	0x08009a89
 80099b4:	08009abd 	.word	0x08009abd
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099be:	685b      	ldr	r3, [r3, #4]
 80099c0:	2b00      	cmp	r3, #0
 80099c2:	d00b      	beq.n	80099dc <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 80099c4:	687b      	ldr	r3, [r7, #4]
 80099c6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099ca:	685b      	ldr	r3, [r3, #4]
 80099cc:	687a      	ldr	r2, [r7, #4]
 80099ce:	7c12      	ldrb	r2, [r2, #16]
 80099d0:	f107 0108 	add.w	r1, r7, #8
 80099d4:	4610      	mov	r0, r2
 80099d6:	4798      	blx	r3
 80099d8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80099da:	e091      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 80099dc:	6839      	ldr	r1, [r7, #0]
 80099de:	6878      	ldr	r0, [r7, #4]
 80099e0:	f000 facb 	bl	8009f7a <USBD_CtlError>
            err++;
 80099e4:	7afb      	ldrb	r3, [r7, #11]
 80099e6:	3301      	adds	r3, #1
 80099e8:	72fb      	strb	r3, [r7, #11]
          break;
 80099ea:	e089      	b.n	8009b00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 80099ec:	687b      	ldr	r3, [r7, #4]
 80099ee:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099f2:	689b      	ldr	r3, [r3, #8]
 80099f4:	2b00      	cmp	r3, #0
 80099f6:	d00b      	beq.n	8009a10 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 80099f8:	687b      	ldr	r3, [r7, #4]
 80099fa:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80099fe:	689b      	ldr	r3, [r3, #8]
 8009a00:	687a      	ldr	r2, [r7, #4]
 8009a02:	7c12      	ldrb	r2, [r2, #16]
 8009a04:	f107 0108 	add.w	r1, r7, #8
 8009a08:	4610      	mov	r0, r2
 8009a0a:	4798      	blx	r3
 8009a0c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a0e:	e077      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a10:	6839      	ldr	r1, [r7, #0]
 8009a12:	6878      	ldr	r0, [r7, #4]
 8009a14:	f000 fab1 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a18:	7afb      	ldrb	r3, [r7, #11]
 8009a1a:	3301      	adds	r3, #1
 8009a1c:	72fb      	strb	r3, [r7, #11]
          break;
 8009a1e:	e06f      	b.n	8009b00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8009a20:	687b      	ldr	r3, [r7, #4]
 8009a22:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a26:	68db      	ldr	r3, [r3, #12]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d00b      	beq.n	8009a44 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 8009a2c:	687b      	ldr	r3, [r7, #4]
 8009a2e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a32:	68db      	ldr	r3, [r3, #12]
 8009a34:	687a      	ldr	r2, [r7, #4]
 8009a36:	7c12      	ldrb	r2, [r2, #16]
 8009a38:	f107 0108 	add.w	r1, r7, #8
 8009a3c:	4610      	mov	r0, r2
 8009a3e:	4798      	blx	r3
 8009a40:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a42:	e05d      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a44:	6839      	ldr	r1, [r7, #0]
 8009a46:	6878      	ldr	r0, [r7, #4]
 8009a48:	f000 fa97 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a4c:	7afb      	ldrb	r3, [r7, #11]
 8009a4e:	3301      	adds	r3, #1
 8009a50:	72fb      	strb	r3, [r7, #11]
          break;
 8009a52:	e055      	b.n	8009b00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 8009a54:	687b      	ldr	r3, [r7, #4]
 8009a56:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a5a:	691b      	ldr	r3, [r3, #16]
 8009a5c:	2b00      	cmp	r3, #0
 8009a5e:	d00b      	beq.n	8009a78 <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a66:	691b      	ldr	r3, [r3, #16]
 8009a68:	687a      	ldr	r2, [r7, #4]
 8009a6a:	7c12      	ldrb	r2, [r2, #16]
 8009a6c:	f107 0108 	add.w	r1, r7, #8
 8009a70:	4610      	mov	r0, r2
 8009a72:	4798      	blx	r3
 8009a74:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009a76:	e043      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009a78:	6839      	ldr	r1, [r7, #0]
 8009a7a:	6878      	ldr	r0, [r7, #4]
 8009a7c:	f000 fa7d 	bl	8009f7a <USBD_CtlError>
            err++;
 8009a80:	7afb      	ldrb	r3, [r7, #11]
 8009a82:	3301      	adds	r3, #1
 8009a84:	72fb      	strb	r3, [r7, #11]
          break;
 8009a86:	e03b      	b.n	8009b00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 8009a88:	687b      	ldr	r3, [r7, #4]
 8009a8a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a8e:	695b      	ldr	r3, [r3, #20]
 8009a90:	2b00      	cmp	r3, #0
 8009a92:	d00b      	beq.n	8009aac <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009a9a:	695b      	ldr	r3, [r3, #20]
 8009a9c:	687a      	ldr	r2, [r7, #4]
 8009a9e:	7c12      	ldrb	r2, [r2, #16]
 8009aa0:	f107 0108 	add.w	r1, r7, #8
 8009aa4:	4610      	mov	r0, r2
 8009aa6:	4798      	blx	r3
 8009aa8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009aaa:	e029      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009aac:	6839      	ldr	r1, [r7, #0]
 8009aae:	6878      	ldr	r0, [r7, #4]
 8009ab0:	f000 fa63 	bl	8009f7a <USBD_CtlError>
            err++;
 8009ab4:	7afb      	ldrb	r3, [r7, #11]
 8009ab6:	3301      	adds	r3, #1
 8009ab8:	72fb      	strb	r3, [r7, #11]
          break;
 8009aba:	e021      	b.n	8009b00 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 8009abc:	687b      	ldr	r3, [r7, #4]
 8009abe:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ac2:	699b      	ldr	r3, [r3, #24]
 8009ac4:	2b00      	cmp	r3, #0
 8009ac6:	d00b      	beq.n	8009ae0 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8009ac8:	687b      	ldr	r3, [r7, #4]
 8009aca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8009ace:	699b      	ldr	r3, [r3, #24]
 8009ad0:	687a      	ldr	r2, [r7, #4]
 8009ad2:	7c12      	ldrb	r2, [r2, #16]
 8009ad4:	f107 0108 	add.w	r1, r7, #8
 8009ad8:	4610      	mov	r0, r2
 8009ada:	4798      	blx	r3
 8009adc:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8009ade:	e00f      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 8009ae0:	6839      	ldr	r1, [r7, #0]
 8009ae2:	6878      	ldr	r0, [r7, #4]
 8009ae4:	f000 fa49 	bl	8009f7a <USBD_CtlError>
            err++;
 8009ae8:	7afb      	ldrb	r3, [r7, #11]
 8009aea:	3301      	adds	r3, #1
 8009aec:	72fb      	strb	r3, [r7, #11]
          break;
 8009aee:	e007      	b.n	8009b00 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8009af0:	6839      	ldr	r1, [r7, #0]
 8009af2:	6878      	ldr	r0, [r7, #4]
 8009af4:	f000 fa41 	bl	8009f7a <USBD_CtlError>
          err++;
 8009af8:	7afb      	ldrb	r3, [r7, #11]
 8009afa:	3301      	adds	r3, #1
 8009afc:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 8009afe:	bf00      	nop
      }
      break;
 8009b00:	e037      	b.n	8009b72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	7c1b      	ldrb	r3, [r3, #16]
 8009b06:	2b00      	cmp	r3, #0
 8009b08:	d109      	bne.n	8009b1e <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 8009b0a:	687b      	ldr	r3, [r7, #4]
 8009b0c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b10:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8009b12:	f107 0208 	add.w	r2, r7, #8
 8009b16:	4610      	mov	r0, r2
 8009b18:	4798      	blx	r3
 8009b1a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b1c:	e029      	b.n	8009b72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b1e:	6839      	ldr	r1, [r7, #0]
 8009b20:	6878      	ldr	r0, [r7, #4]
 8009b22:	f000 fa2a 	bl	8009f7a <USBD_CtlError>
        err++;
 8009b26:	7afb      	ldrb	r3, [r7, #11]
 8009b28:	3301      	adds	r3, #1
 8009b2a:	72fb      	strb	r3, [r7, #11]
      break;
 8009b2c:	e021      	b.n	8009b72 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8009b2e:	687b      	ldr	r3, [r7, #4]
 8009b30:	7c1b      	ldrb	r3, [r3, #16]
 8009b32:	2b00      	cmp	r3, #0
 8009b34:	d10d      	bne.n	8009b52 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8009b36:	687b      	ldr	r3, [r7, #4]
 8009b38:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8009b3c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009b3e:	f107 0208 	add.w	r2, r7, #8
 8009b42:	4610      	mov	r0, r2
 8009b44:	4798      	blx	r3
 8009b46:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8009b48:	68fb      	ldr	r3, [r7, #12]
 8009b4a:	3301      	adds	r3, #1
 8009b4c:	2207      	movs	r2, #7
 8009b4e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8009b50:	e00f      	b.n	8009b72 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 8009b52:	6839      	ldr	r1, [r7, #0]
 8009b54:	6878      	ldr	r0, [r7, #4]
 8009b56:	f000 fa10 	bl	8009f7a <USBD_CtlError>
        err++;
 8009b5a:	7afb      	ldrb	r3, [r7, #11]
 8009b5c:	3301      	adds	r3, #1
 8009b5e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b60:	e007      	b.n	8009b72 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 8009b62:	6839      	ldr	r1, [r7, #0]
 8009b64:	6878      	ldr	r0, [r7, #4]
 8009b66:	f000 fa08 	bl	8009f7a <USBD_CtlError>
      err++;
 8009b6a:	7afb      	ldrb	r3, [r7, #11]
 8009b6c:	3301      	adds	r3, #1
 8009b6e:	72fb      	strb	r3, [r7, #11]
      break;
 8009b70:	bf00      	nop
  }

  if (err != 0U)
 8009b72:	7afb      	ldrb	r3, [r7, #11]
 8009b74:	2b00      	cmp	r3, #0
 8009b76:	d11e      	bne.n	8009bb6 <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 8009b78:	683b      	ldr	r3, [r7, #0]
 8009b7a:	88db      	ldrh	r3, [r3, #6]
 8009b7c:	2b00      	cmp	r3, #0
 8009b7e:	d016      	beq.n	8009bae <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 8009b80:	893b      	ldrh	r3, [r7, #8]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d00e      	beq.n	8009ba4 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 8009b86:	683b      	ldr	r3, [r7, #0]
 8009b88:	88da      	ldrh	r2, [r3, #6]
 8009b8a:	893b      	ldrh	r3, [r7, #8]
 8009b8c:	4293      	cmp	r3, r2
 8009b8e:	bf28      	it	cs
 8009b90:	4613      	movcs	r3, r2
 8009b92:	b29b      	uxth	r3, r3
 8009b94:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 8009b96:	893b      	ldrh	r3, [r7, #8]
 8009b98:	461a      	mov	r2, r3
 8009b9a:	68f9      	ldr	r1, [r7, #12]
 8009b9c:	6878      	ldr	r0, [r7, #4]
 8009b9e:	f000 fa69 	bl	800a074 <USBD_CtlSendData>
 8009ba2:	e009      	b.n	8009bb8 <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 8009ba4:	6839      	ldr	r1, [r7, #0]
 8009ba6:	6878      	ldr	r0, [r7, #4]
 8009ba8:	f000 f9e7 	bl	8009f7a <USBD_CtlError>
 8009bac:	e004      	b.n	8009bb8 <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 8009bae:	6878      	ldr	r0, [r7, #4]
 8009bb0:	f000 fac1 	bl	800a136 <USBD_CtlSendStatus>
 8009bb4:	e000      	b.n	8009bb8 <USBD_GetDescriptor+0x2cc>
    return;
 8009bb6:	bf00      	nop
  }
}
 8009bb8:	3710      	adds	r7, #16
 8009bba:	46bd      	mov	sp, r7
 8009bbc:	bd80      	pop	{r7, pc}
 8009bbe:	bf00      	nop

08009bc0 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009bc0:	b580      	push	{r7, lr}
 8009bc2:	b084      	sub	sp, #16
 8009bc4:	af00      	add	r7, sp, #0
 8009bc6:	6078      	str	r0, [r7, #4]
 8009bc8:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 8009bca:	683b      	ldr	r3, [r7, #0]
 8009bcc:	889b      	ldrh	r3, [r3, #4]
 8009bce:	2b00      	cmp	r3, #0
 8009bd0:	d131      	bne.n	8009c36 <USBD_SetAddress+0x76>
 8009bd2:	683b      	ldr	r3, [r7, #0]
 8009bd4:	88db      	ldrh	r3, [r3, #6]
 8009bd6:	2b00      	cmp	r3, #0
 8009bd8:	d12d      	bne.n	8009c36 <USBD_SetAddress+0x76>
 8009bda:	683b      	ldr	r3, [r7, #0]
 8009bdc:	885b      	ldrh	r3, [r3, #2]
 8009bde:	2b7f      	cmp	r3, #127	@ 0x7f
 8009be0:	d829      	bhi.n	8009c36 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8009be2:	683b      	ldr	r3, [r7, #0]
 8009be4:	885b      	ldrh	r3, [r3, #2]
 8009be6:	b2db      	uxtb	r3, r3
 8009be8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8009bec:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009bee:	687b      	ldr	r3, [r7, #4]
 8009bf0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009bf4:	b2db      	uxtb	r3, r3
 8009bf6:	2b03      	cmp	r3, #3
 8009bf8:	d104      	bne.n	8009c04 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 8009bfa:	6839      	ldr	r1, [r7, #0]
 8009bfc:	6878      	ldr	r0, [r7, #4]
 8009bfe:	f000 f9bc 	bl	8009f7a <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c02:	e01d      	b.n	8009c40 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8009c04:	687b      	ldr	r3, [r7, #4]
 8009c06:	7bfa      	ldrb	r2, [r7, #15]
 8009c08:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 8009c0c:	7bfb      	ldrb	r3, [r7, #15]
 8009c0e:	4619      	mov	r1, r3
 8009c10:	6878      	ldr	r0, [r7, #4]
 8009c12:	f000 ff2f 	bl	800aa74 <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8009c16:	6878      	ldr	r0, [r7, #4]
 8009c18:	f000 fa8d 	bl	800a136 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 8009c1c:	7bfb      	ldrb	r3, [r7, #15]
 8009c1e:	2b00      	cmp	r3, #0
 8009c20:	d004      	beq.n	8009c2c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009c22:	687b      	ldr	r3, [r7, #4]
 8009c24:	2202      	movs	r2, #2
 8009c26:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c2a:	e009      	b.n	8009c40 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 8009c2c:	687b      	ldr	r3, [r7, #4]
 8009c2e:	2201      	movs	r2, #1
 8009c30:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8009c34:	e004      	b.n	8009c40 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8009c36:	6839      	ldr	r1, [r7, #0]
 8009c38:	6878      	ldr	r0, [r7, #4]
 8009c3a:	f000 f99e 	bl	8009f7a <USBD_CtlError>
  }
}
 8009c3e:	bf00      	nop
 8009c40:	bf00      	nop
 8009c42:	3710      	adds	r7, #16
 8009c44:	46bd      	mov	sp, r7
 8009c46:	bd80      	pop	{r7, pc}

08009c48 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009c48:	b580      	push	{r7, lr}
 8009c4a:	b084      	sub	sp, #16
 8009c4c:	af00      	add	r7, sp, #0
 8009c4e:	6078      	str	r0, [r7, #4]
 8009c50:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8009c52:	2300      	movs	r3, #0
 8009c54:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 8009c56:	683b      	ldr	r3, [r7, #0]
 8009c58:	885b      	ldrh	r3, [r3, #2]
 8009c5a:	b2da      	uxtb	r2, r3
 8009c5c:	4b4e      	ldr	r3, [pc, #312]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c5e:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 8009c60:	4b4d      	ldr	r3, [pc, #308]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c62:	781b      	ldrb	r3, [r3, #0]
 8009c64:	2b01      	cmp	r3, #1
 8009c66:	d905      	bls.n	8009c74 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 8009c68:	6839      	ldr	r1, [r7, #0]
 8009c6a:	6878      	ldr	r0, [r7, #4]
 8009c6c:	f000 f985 	bl	8009f7a <USBD_CtlError>
    return USBD_FAIL;
 8009c70:	2303      	movs	r3, #3
 8009c72:	e08c      	b.n	8009d8e <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009c7a:	b2db      	uxtb	r3, r3
 8009c7c:	2b02      	cmp	r3, #2
 8009c7e:	d002      	beq.n	8009c86 <USBD_SetConfig+0x3e>
 8009c80:	2b03      	cmp	r3, #3
 8009c82:	d029      	beq.n	8009cd8 <USBD_SetConfig+0x90>
 8009c84:	e075      	b.n	8009d72 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 8009c86:	4b44      	ldr	r3, [pc, #272]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c88:	781b      	ldrb	r3, [r3, #0]
 8009c8a:	2b00      	cmp	r3, #0
 8009c8c:	d020      	beq.n	8009cd0 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 8009c8e:	4b42      	ldr	r3, [pc, #264]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c90:	781b      	ldrb	r3, [r3, #0]
 8009c92:	461a      	mov	r2, r3
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009c98:	4b3f      	ldr	r3, [pc, #252]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009c9a:	781b      	ldrb	r3, [r3, #0]
 8009c9c:	4619      	mov	r1, r3
 8009c9e:	6878      	ldr	r0, [r7, #4]
 8009ca0:	f7fe ffcd 	bl	8008c3e <USBD_SetClassConfig>
 8009ca4:	4603      	mov	r3, r0
 8009ca6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 8009ca8:	7bfb      	ldrb	r3, [r7, #15]
 8009caa:	2b00      	cmp	r3, #0
 8009cac:	d008      	beq.n	8009cc0 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 8009cae:	6839      	ldr	r1, [r7, #0]
 8009cb0:	6878      	ldr	r0, [r7, #4]
 8009cb2:	f000 f962 	bl	8009f7a <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009cb6:	687b      	ldr	r3, [r7, #4]
 8009cb8:	2202      	movs	r2, #2
 8009cba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009cbe:	e065      	b.n	8009d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009cc0:	6878      	ldr	r0, [r7, #4]
 8009cc2:	f000 fa38 	bl	800a136 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	2203      	movs	r2, #3
 8009cca:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009cce:	e05d      	b.n	8009d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009cd0:	6878      	ldr	r0, [r7, #4]
 8009cd2:	f000 fa30 	bl	800a136 <USBD_CtlSendStatus>
      break;
 8009cd6:	e059      	b.n	8009d8c <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8009cd8:	4b2f      	ldr	r3, [pc, #188]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cda:	781b      	ldrb	r3, [r3, #0]
 8009cdc:	2b00      	cmp	r3, #0
 8009cde:	d112      	bne.n	8009d06 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8009ce0:	687b      	ldr	r3, [r7, #4]
 8009ce2:	2202      	movs	r2, #2
 8009ce4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8009ce8:	4b2b      	ldr	r3, [pc, #172]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cea:	781b      	ldrb	r3, [r3, #0]
 8009cec:	461a      	mov	r2, r3
 8009cee:	687b      	ldr	r3, [r7, #4]
 8009cf0:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009cf2:	4b29      	ldr	r3, [pc, #164]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009cf4:	781b      	ldrb	r3, [r3, #0]
 8009cf6:	4619      	mov	r1, r3
 8009cf8:	6878      	ldr	r0, [r7, #4]
 8009cfa:	f7fe ffbc 	bl	8008c76 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 8009cfe:	6878      	ldr	r0, [r7, #4]
 8009d00:	f000 fa19 	bl	800a136 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8009d04:	e042      	b.n	8009d8c <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8009d06:	4b24      	ldr	r3, [pc, #144]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d08:	781b      	ldrb	r3, [r3, #0]
 8009d0a:	461a      	mov	r2, r3
 8009d0c:	687b      	ldr	r3, [r7, #4]
 8009d0e:	685b      	ldr	r3, [r3, #4]
 8009d10:	429a      	cmp	r2, r3
 8009d12:	d02a      	beq.n	8009d6a <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	685b      	ldr	r3, [r3, #4]
 8009d18:	b2db      	uxtb	r3, r3
 8009d1a:	4619      	mov	r1, r3
 8009d1c:	6878      	ldr	r0, [r7, #4]
 8009d1e:	f7fe ffaa 	bl	8008c76 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8009d22:	4b1d      	ldr	r3, [pc, #116]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d24:	781b      	ldrb	r3, [r3, #0]
 8009d26:	461a      	mov	r2, r3
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 8009d2c:	4b1a      	ldr	r3, [pc, #104]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d2e:	781b      	ldrb	r3, [r3, #0]
 8009d30:	4619      	mov	r1, r3
 8009d32:	6878      	ldr	r0, [r7, #4]
 8009d34:	f7fe ff83 	bl	8008c3e <USBD_SetClassConfig>
 8009d38:	4603      	mov	r3, r0
 8009d3a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 8009d3c:	7bfb      	ldrb	r3, [r7, #15]
 8009d3e:	2b00      	cmp	r3, #0
 8009d40:	d00f      	beq.n	8009d62 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8009d42:	6839      	ldr	r1, [r7, #0]
 8009d44:	6878      	ldr	r0, [r7, #4]
 8009d46:	f000 f918 	bl	8009f7a <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8009d4a:	687b      	ldr	r3, [r7, #4]
 8009d4c:	685b      	ldr	r3, [r3, #4]
 8009d4e:	b2db      	uxtb	r3, r3
 8009d50:	4619      	mov	r1, r3
 8009d52:	6878      	ldr	r0, [r7, #4]
 8009d54:	f7fe ff8f 	bl	8008c76 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	2202      	movs	r2, #2
 8009d5c:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 8009d60:	e014      	b.n	8009d8c <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8009d62:	6878      	ldr	r0, [r7, #4]
 8009d64:	f000 f9e7 	bl	800a136 <USBD_CtlSendStatus>
      break;
 8009d68:	e010      	b.n	8009d8c <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8009d6a:	6878      	ldr	r0, [r7, #4]
 8009d6c:	f000 f9e3 	bl	800a136 <USBD_CtlSendStatus>
      break;
 8009d70:	e00c      	b.n	8009d8c <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 8009d72:	6839      	ldr	r1, [r7, #0]
 8009d74:	6878      	ldr	r0, [r7, #4]
 8009d76:	f000 f900 	bl	8009f7a <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 8009d7a:	4b07      	ldr	r3, [pc, #28]	@ (8009d98 <USBD_SetConfig+0x150>)
 8009d7c:	781b      	ldrb	r3, [r3, #0]
 8009d7e:	4619      	mov	r1, r3
 8009d80:	6878      	ldr	r0, [r7, #4]
 8009d82:	f7fe ff78 	bl	8008c76 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 8009d86:	2303      	movs	r3, #3
 8009d88:	73fb      	strb	r3, [r7, #15]
      break;
 8009d8a:	bf00      	nop
  }

  return ret;
 8009d8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8009d8e:	4618      	mov	r0, r3
 8009d90:	3710      	adds	r7, #16
 8009d92:	46bd      	mov	sp, r7
 8009d94:	bd80      	pop	{r7, pc}
 8009d96:	bf00      	nop
 8009d98:	200004b4 	.word	0x200004b4

08009d9c <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009d9c:	b580      	push	{r7, lr}
 8009d9e:	b082      	sub	sp, #8
 8009da0:	af00      	add	r7, sp, #0
 8009da2:	6078      	str	r0, [r7, #4]
 8009da4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 8009da6:	683b      	ldr	r3, [r7, #0]
 8009da8:	88db      	ldrh	r3, [r3, #6]
 8009daa:	2b01      	cmp	r3, #1
 8009dac:	d004      	beq.n	8009db8 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 8009dae:	6839      	ldr	r1, [r7, #0]
 8009db0:	6878      	ldr	r0, [r7, #4]
 8009db2:	f000 f8e2 	bl	8009f7a <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8009db6:	e023      	b.n	8009e00 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8009db8:	687b      	ldr	r3, [r7, #4]
 8009dba:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009dbe:	b2db      	uxtb	r3, r3
 8009dc0:	2b02      	cmp	r3, #2
 8009dc2:	dc02      	bgt.n	8009dca <USBD_GetConfig+0x2e>
 8009dc4:	2b00      	cmp	r3, #0
 8009dc6:	dc03      	bgt.n	8009dd0 <USBD_GetConfig+0x34>
 8009dc8:	e015      	b.n	8009df6 <USBD_GetConfig+0x5a>
 8009dca:	2b03      	cmp	r3, #3
 8009dcc:	d00b      	beq.n	8009de6 <USBD_GetConfig+0x4a>
 8009dce:	e012      	b.n	8009df6 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	2200      	movs	r2, #0
 8009dd4:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	3308      	adds	r3, #8
 8009dda:	2201      	movs	r2, #1
 8009ddc:	4619      	mov	r1, r3
 8009dde:	6878      	ldr	r0, [r7, #4]
 8009de0:	f000 f948 	bl	800a074 <USBD_CtlSendData>
        break;
 8009de4:	e00c      	b.n	8009e00 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	3304      	adds	r3, #4
 8009dea:	2201      	movs	r2, #1
 8009dec:	4619      	mov	r1, r3
 8009dee:	6878      	ldr	r0, [r7, #4]
 8009df0:	f000 f940 	bl	800a074 <USBD_CtlSendData>
        break;
 8009df4:	e004      	b.n	8009e00 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8009df6:	6839      	ldr	r1, [r7, #0]
 8009df8:	6878      	ldr	r0, [r7, #4]
 8009dfa:	f000 f8be 	bl	8009f7a <USBD_CtlError>
        break;
 8009dfe:	bf00      	nop
}
 8009e00:	bf00      	nop
 8009e02:	3708      	adds	r7, #8
 8009e04:	46bd      	mov	sp, r7
 8009e06:	bd80      	pop	{r7, pc}

08009e08 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e08:	b580      	push	{r7, lr}
 8009e0a:	b082      	sub	sp, #8
 8009e0c:	af00      	add	r7, sp, #0
 8009e0e:	6078      	str	r0, [r7, #4]
 8009e10:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009e12:	687b      	ldr	r3, [r7, #4]
 8009e14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009e18:	b2db      	uxtb	r3, r3
 8009e1a:	3b01      	subs	r3, #1
 8009e1c:	2b02      	cmp	r3, #2
 8009e1e:	d81e      	bhi.n	8009e5e <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8009e20:	683b      	ldr	r3, [r7, #0]
 8009e22:	88db      	ldrh	r3, [r3, #6]
 8009e24:	2b02      	cmp	r3, #2
 8009e26:	d004      	beq.n	8009e32 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8009e28:	6839      	ldr	r1, [r7, #0]
 8009e2a:	6878      	ldr	r0, [r7, #4]
 8009e2c:	f000 f8a5 	bl	8009f7a <USBD_CtlError>
        break;
 8009e30:	e01a      	b.n	8009e68 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8009e32:	687b      	ldr	r3, [r7, #4]
 8009e34:	2201      	movs	r2, #1
 8009e36:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8009e38:	687b      	ldr	r3, [r7, #4]
 8009e3a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 8009e3e:	2b00      	cmp	r3, #0
 8009e40:	d005      	beq.n	8009e4e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8009e42:	687b      	ldr	r3, [r7, #4]
 8009e44:	68db      	ldr	r3, [r3, #12]
 8009e46:	f043 0202 	orr.w	r2, r3, #2
 8009e4a:	687b      	ldr	r3, [r7, #4]
 8009e4c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 8009e4e:	687b      	ldr	r3, [r7, #4]
 8009e50:	330c      	adds	r3, #12
 8009e52:	2202      	movs	r2, #2
 8009e54:	4619      	mov	r1, r3
 8009e56:	6878      	ldr	r0, [r7, #4]
 8009e58:	f000 f90c 	bl	800a074 <USBD_CtlSendData>
      break;
 8009e5c:	e004      	b.n	8009e68 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 8009e5e:	6839      	ldr	r1, [r7, #0]
 8009e60:	6878      	ldr	r0, [r7, #4]
 8009e62:	f000 f88a 	bl	8009f7a <USBD_CtlError>
      break;
 8009e66:	bf00      	nop
  }
}
 8009e68:	bf00      	nop
 8009e6a:	3708      	adds	r7, #8
 8009e6c:	46bd      	mov	sp, r7
 8009e6e:	bd80      	pop	{r7, pc}

08009e70 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009e70:	b580      	push	{r7, lr}
 8009e72:	b082      	sub	sp, #8
 8009e74:	af00      	add	r7, sp, #0
 8009e76:	6078      	str	r0, [r7, #4]
 8009e78:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009e7a:	683b      	ldr	r3, [r7, #0]
 8009e7c:	885b      	ldrh	r3, [r3, #2]
 8009e7e:	2b01      	cmp	r3, #1
 8009e80:	d107      	bne.n	8009e92 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 8009e82:	687b      	ldr	r3, [r7, #4]
 8009e84:	2201      	movs	r2, #1
 8009e86:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 8009e8a:	6878      	ldr	r0, [r7, #4]
 8009e8c:	f000 f953 	bl	800a136 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 8009e90:	e013      	b.n	8009eba <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 8009e92:	683b      	ldr	r3, [r7, #0]
 8009e94:	885b      	ldrh	r3, [r3, #2]
 8009e96:	2b02      	cmp	r3, #2
 8009e98:	d10b      	bne.n	8009eb2 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 8009e9a:	683b      	ldr	r3, [r7, #0]
 8009e9c:	889b      	ldrh	r3, [r3, #4]
 8009e9e:	0a1b      	lsrs	r3, r3, #8
 8009ea0:	b29b      	uxth	r3, r3
 8009ea2:	b2da      	uxtb	r2, r3
 8009ea4:	687b      	ldr	r3, [r7, #4]
 8009ea6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 8009eaa:	6878      	ldr	r0, [r7, #4]
 8009eac:	f000 f943 	bl	800a136 <USBD_CtlSendStatus>
}
 8009eb0:	e003      	b.n	8009eba <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8009eb2:	6839      	ldr	r1, [r7, #0]
 8009eb4:	6878      	ldr	r0, [r7, #4]
 8009eb6:	f000 f860 	bl	8009f7a <USBD_CtlError>
}
 8009eba:	bf00      	nop
 8009ebc:	3708      	adds	r7, #8
 8009ebe:	46bd      	mov	sp, r7
 8009ec0:	bd80      	pop	{r7, pc}

08009ec2 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009ec2:	b580      	push	{r7, lr}
 8009ec4:	b082      	sub	sp, #8
 8009ec6:	af00      	add	r7, sp, #0
 8009ec8:	6078      	str	r0, [r7, #4]
 8009eca:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8009ecc:	687b      	ldr	r3, [r7, #4]
 8009ece:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8009ed2:	b2db      	uxtb	r3, r3
 8009ed4:	3b01      	subs	r3, #1
 8009ed6:	2b02      	cmp	r3, #2
 8009ed8:	d80b      	bhi.n	8009ef2 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 8009eda:	683b      	ldr	r3, [r7, #0]
 8009edc:	885b      	ldrh	r3, [r3, #2]
 8009ede:	2b01      	cmp	r3, #1
 8009ee0:	d10c      	bne.n	8009efc <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8009ee2:	687b      	ldr	r3, [r7, #4]
 8009ee4:	2200      	movs	r2, #0
 8009ee6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 8009eea:	6878      	ldr	r0, [r7, #4]
 8009eec:	f000 f923 	bl	800a136 <USBD_CtlSendStatus>
      }
      break;
 8009ef0:	e004      	b.n	8009efc <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8009ef2:	6839      	ldr	r1, [r7, #0]
 8009ef4:	6878      	ldr	r0, [r7, #4]
 8009ef6:	f000 f840 	bl	8009f7a <USBD_CtlError>
      break;
 8009efa:	e000      	b.n	8009efe <USBD_ClrFeature+0x3c>
      break;
 8009efc:	bf00      	nop
  }
}
 8009efe:	bf00      	nop
 8009f00:	3708      	adds	r7, #8
 8009f02:	46bd      	mov	sp, r7
 8009f04:	bd80      	pop	{r7, pc}

08009f06 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8009f06:	b580      	push	{r7, lr}
 8009f08:	b084      	sub	sp, #16
 8009f0a:	af00      	add	r7, sp, #0
 8009f0c:	6078      	str	r0, [r7, #4]
 8009f0e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8009f10:	683b      	ldr	r3, [r7, #0]
 8009f12:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8009f14:	68fb      	ldr	r3, [r7, #12]
 8009f16:	781a      	ldrb	r2, [r3, #0]
 8009f18:	687b      	ldr	r3, [r7, #4]
 8009f1a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 8009f1c:	68fb      	ldr	r3, [r7, #12]
 8009f1e:	3301      	adds	r3, #1
 8009f20:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8009f22:	68fb      	ldr	r3, [r7, #12]
 8009f24:	781a      	ldrb	r2, [r3, #0]
 8009f26:	687b      	ldr	r3, [r7, #4]
 8009f28:	705a      	strb	r2, [r3, #1]

  pbuff++;
 8009f2a:	68fb      	ldr	r3, [r7, #12]
 8009f2c:	3301      	adds	r3, #1
 8009f2e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8009f30:	68f8      	ldr	r0, [r7, #12]
 8009f32:	f7ff fa3d 	bl	80093b0 <SWAPBYTE>
 8009f36:	4603      	mov	r3, r0
 8009f38:	461a      	mov	r2, r3
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 8009f3e:	68fb      	ldr	r3, [r7, #12]
 8009f40:	3301      	adds	r3, #1
 8009f42:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f44:	68fb      	ldr	r3, [r7, #12]
 8009f46:	3301      	adds	r3, #1
 8009f48:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 8009f4a:	68f8      	ldr	r0, [r7, #12]
 8009f4c:	f7ff fa30 	bl	80093b0 <SWAPBYTE>
 8009f50:	4603      	mov	r3, r0
 8009f52:	461a      	mov	r2, r3
 8009f54:	687b      	ldr	r3, [r7, #4]
 8009f56:	809a      	strh	r2, [r3, #4]

  pbuff++;
 8009f58:	68fb      	ldr	r3, [r7, #12]
 8009f5a:	3301      	adds	r3, #1
 8009f5c:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8009f5e:	68fb      	ldr	r3, [r7, #12]
 8009f60:	3301      	adds	r3, #1
 8009f62:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 8009f64:	68f8      	ldr	r0, [r7, #12]
 8009f66:	f7ff fa23 	bl	80093b0 <SWAPBYTE>
 8009f6a:	4603      	mov	r3, r0
 8009f6c:	461a      	mov	r2, r3
 8009f6e:	687b      	ldr	r3, [r7, #4]
 8009f70:	80da      	strh	r2, [r3, #6]
}
 8009f72:	bf00      	nop
 8009f74:	3710      	adds	r7, #16
 8009f76:	46bd      	mov	sp, r7
 8009f78:	bd80      	pop	{r7, pc}

08009f7a <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8009f7a:	b580      	push	{r7, lr}
 8009f7c:	b082      	sub	sp, #8
 8009f7e:	af00      	add	r7, sp, #0
 8009f80:	6078      	str	r0, [r7, #4]
 8009f82:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 8009f84:	2180      	movs	r1, #128	@ 0x80
 8009f86:	6878      	ldr	r0, [r7, #4]
 8009f88:	f000 fd0a 	bl	800a9a0 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 8009f8c:	2100      	movs	r1, #0
 8009f8e:	6878      	ldr	r0, [r7, #4]
 8009f90:	f000 fd06 	bl	800a9a0 <USBD_LL_StallEP>
}
 8009f94:	bf00      	nop
 8009f96:	3708      	adds	r7, #8
 8009f98:	46bd      	mov	sp, r7
 8009f9a:	bd80      	pop	{r7, pc}

08009f9c <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 8009f9c:	b580      	push	{r7, lr}
 8009f9e:	b086      	sub	sp, #24
 8009fa0:	af00      	add	r7, sp, #0
 8009fa2:	60f8      	str	r0, [r7, #12]
 8009fa4:	60b9      	str	r1, [r7, #8]
 8009fa6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 8009fa8:	2300      	movs	r3, #0
 8009faa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 8009fac:	68fb      	ldr	r3, [r7, #12]
 8009fae:	2b00      	cmp	r3, #0
 8009fb0:	d042      	beq.n	800a038 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8009fb2:	68fb      	ldr	r3, [r7, #12]
 8009fb4:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8009fb6:	6938      	ldr	r0, [r7, #16]
 8009fb8:	f000 f842 	bl	800a040 <USBD_GetLen>
 8009fbc:	4603      	mov	r3, r0
 8009fbe:	3301      	adds	r3, #1
 8009fc0:	005b      	lsls	r3, r3, #1
 8009fc2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8009fc6:	d808      	bhi.n	8009fda <USBD_GetString+0x3e>
 8009fc8:	6938      	ldr	r0, [r7, #16]
 8009fca:	f000 f839 	bl	800a040 <USBD_GetLen>
 8009fce:	4603      	mov	r3, r0
 8009fd0:	3301      	adds	r3, #1
 8009fd2:	b29b      	uxth	r3, r3
 8009fd4:	005b      	lsls	r3, r3, #1
 8009fd6:	b29a      	uxth	r2, r3
 8009fd8:	e001      	b.n	8009fde <USBD_GetString+0x42>
 8009fda:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8009fde:	687b      	ldr	r3, [r7, #4]
 8009fe0:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8009fe2:	7dfb      	ldrb	r3, [r7, #23]
 8009fe4:	68ba      	ldr	r2, [r7, #8]
 8009fe6:	4413      	add	r3, r2
 8009fe8:	687a      	ldr	r2, [r7, #4]
 8009fea:	7812      	ldrb	r2, [r2, #0]
 8009fec:	701a      	strb	r2, [r3, #0]
  idx++;
 8009fee:	7dfb      	ldrb	r3, [r7, #23]
 8009ff0:	3301      	adds	r3, #1
 8009ff2:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8009ff4:	7dfb      	ldrb	r3, [r7, #23]
 8009ff6:	68ba      	ldr	r2, [r7, #8]
 8009ff8:	4413      	add	r3, r2
 8009ffa:	2203      	movs	r2, #3
 8009ffc:	701a      	strb	r2, [r3, #0]
  idx++;
 8009ffe:	7dfb      	ldrb	r3, [r7, #23]
 800a000:	3301      	adds	r3, #1
 800a002:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800a004:	e013      	b.n	800a02e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800a006:	7dfb      	ldrb	r3, [r7, #23]
 800a008:	68ba      	ldr	r2, [r7, #8]
 800a00a:	4413      	add	r3, r2
 800a00c:	693a      	ldr	r2, [r7, #16]
 800a00e:	7812      	ldrb	r2, [r2, #0]
 800a010:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800a012:	693b      	ldr	r3, [r7, #16]
 800a014:	3301      	adds	r3, #1
 800a016:	613b      	str	r3, [r7, #16]
    idx++;
 800a018:	7dfb      	ldrb	r3, [r7, #23]
 800a01a:	3301      	adds	r3, #1
 800a01c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800a01e:	7dfb      	ldrb	r3, [r7, #23]
 800a020:	68ba      	ldr	r2, [r7, #8]
 800a022:	4413      	add	r3, r2
 800a024:	2200      	movs	r2, #0
 800a026:	701a      	strb	r2, [r3, #0]
    idx++;
 800a028:	7dfb      	ldrb	r3, [r7, #23]
 800a02a:	3301      	adds	r3, #1
 800a02c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800a02e:	693b      	ldr	r3, [r7, #16]
 800a030:	781b      	ldrb	r3, [r3, #0]
 800a032:	2b00      	cmp	r3, #0
 800a034:	d1e7      	bne.n	800a006 <USBD_GetString+0x6a>
 800a036:	e000      	b.n	800a03a <USBD_GetString+0x9e>
    return;
 800a038:	bf00      	nop
  }
}
 800a03a:	3718      	adds	r7, #24
 800a03c:	46bd      	mov	sp, r7
 800a03e:	bd80      	pop	{r7, pc}

0800a040 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800a040:	b480      	push	{r7}
 800a042:	b085      	sub	sp, #20
 800a044:	af00      	add	r7, sp, #0
 800a046:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800a048:	2300      	movs	r3, #0
 800a04a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800a04c:	687b      	ldr	r3, [r7, #4]
 800a04e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800a050:	e005      	b.n	800a05e <USBD_GetLen+0x1e>
  {
    len++;
 800a052:	7bfb      	ldrb	r3, [r7, #15]
 800a054:	3301      	adds	r3, #1
 800a056:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800a058:	68bb      	ldr	r3, [r7, #8]
 800a05a:	3301      	adds	r3, #1
 800a05c:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800a05e:	68bb      	ldr	r3, [r7, #8]
 800a060:	781b      	ldrb	r3, [r3, #0]
 800a062:	2b00      	cmp	r3, #0
 800a064:	d1f5      	bne.n	800a052 <USBD_GetLen+0x12>
  }

  return len;
 800a066:	7bfb      	ldrb	r3, [r7, #15]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	3714      	adds	r7, #20
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800a074:	b580      	push	{r7, lr}
 800a076:	b084      	sub	sp, #16
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800a080:	68fb      	ldr	r3, [r7, #12]
 800a082:	2202      	movs	r2, #2
 800a084:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800a088:	68fb      	ldr	r3, [r7, #12]
 800a08a:	687a      	ldr	r2, [r7, #4]
 800a08c:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800a08e:	68fb      	ldr	r3, [r7, #12]
 800a090:	68ba      	ldr	r2, [r7, #8]
 800a092:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800a094:	68fb      	ldr	r3, [r7, #12]
 800a096:	687a      	ldr	r2, [r7, #4]
 800a098:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a09a:	687b      	ldr	r3, [r7, #4]
 800a09c:	68ba      	ldr	r2, [r7, #8]
 800a09e:	2100      	movs	r1, #0
 800a0a0:	68f8      	ldr	r0, [r7, #12]
 800a0a2:	f000 fd06 	bl	800aab2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0a6:	2300      	movs	r3, #0
}
 800a0a8:	4618      	mov	r0, r3
 800a0aa:	3710      	adds	r7, #16
 800a0ac:	46bd      	mov	sp, r7
 800a0ae:	bd80      	pop	{r7, pc}

0800a0b0 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800a0b0:	b580      	push	{r7, lr}
 800a0b2:	b084      	sub	sp, #16
 800a0b4:	af00      	add	r7, sp, #0
 800a0b6:	60f8      	str	r0, [r7, #12]
 800a0b8:	60b9      	str	r1, [r7, #8]
 800a0ba:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	68ba      	ldr	r2, [r7, #8]
 800a0c0:	2100      	movs	r1, #0
 800a0c2:	68f8      	ldr	r0, [r7, #12]
 800a0c4:	f000 fcf5 	bl	800aab2 <USBD_LL_Transmit>

  return USBD_OK;
 800a0c8:	2300      	movs	r3, #0
}
 800a0ca:	4618      	mov	r0, r3
 800a0cc:	3710      	adds	r7, #16
 800a0ce:	46bd      	mov	sp, r7
 800a0d0:	bd80      	pop	{r7, pc}

0800a0d2 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800a0d2:	b580      	push	{r7, lr}
 800a0d4:	b084      	sub	sp, #16
 800a0d6:	af00      	add	r7, sp, #0
 800a0d8:	60f8      	str	r0, [r7, #12]
 800a0da:	60b9      	str	r1, [r7, #8]
 800a0dc:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800a0de:	68fb      	ldr	r3, [r7, #12]
 800a0e0:	2203      	movs	r2, #3
 800a0e2:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800a0e6:	68fb      	ldr	r3, [r7, #12]
 800a0e8:	687a      	ldr	r2, [r7, #4]
 800a0ea:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	68ba      	ldr	r2, [r7, #8]
 800a0f2:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800a0f6:	68fb      	ldr	r3, [r7, #12]
 800a0f8:	687a      	ldr	r2, [r7, #4]
 800a0fa:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a0fe:	687b      	ldr	r3, [r7, #4]
 800a100:	68ba      	ldr	r2, [r7, #8]
 800a102:	2100      	movs	r1, #0
 800a104:	68f8      	ldr	r0, [r7, #12]
 800a106:	f000 fcf5 	bl	800aaf4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a10a:	2300      	movs	r3, #0
}
 800a10c:	4618      	mov	r0, r3
 800a10e:	3710      	adds	r7, #16
 800a110:	46bd      	mov	sp, r7
 800a112:	bd80      	pop	{r7, pc}

0800a114 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800a114:	b580      	push	{r7, lr}
 800a116:	b084      	sub	sp, #16
 800a118:	af00      	add	r7, sp, #0
 800a11a:	60f8      	str	r0, [r7, #12]
 800a11c:	60b9      	str	r1, [r7, #8]
 800a11e:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800a120:	687b      	ldr	r3, [r7, #4]
 800a122:	68ba      	ldr	r2, [r7, #8]
 800a124:	2100      	movs	r1, #0
 800a126:	68f8      	ldr	r0, [r7, #12]
 800a128:	f000 fce4 	bl	800aaf4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a12c:	2300      	movs	r3, #0
}
 800a12e:	4618      	mov	r0, r3
 800a130:	3710      	adds	r7, #16
 800a132:	46bd      	mov	sp, r7
 800a134:	bd80      	pop	{r7, pc}

0800a136 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800a136:	b580      	push	{r7, lr}
 800a138:	b082      	sub	sp, #8
 800a13a:	af00      	add	r7, sp, #0
 800a13c:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800a13e:	687b      	ldr	r3, [r7, #4]
 800a140:	2204      	movs	r2, #4
 800a142:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800a146:	2300      	movs	r3, #0
 800a148:	2200      	movs	r2, #0
 800a14a:	2100      	movs	r1, #0
 800a14c:	6878      	ldr	r0, [r7, #4]
 800a14e:	f000 fcb0 	bl	800aab2 <USBD_LL_Transmit>

  return USBD_OK;
 800a152:	2300      	movs	r3, #0
}
 800a154:	4618      	mov	r0, r3
 800a156:	3708      	adds	r7, #8
 800a158:	46bd      	mov	sp, r7
 800a15a:	bd80      	pop	{r7, pc}

0800a15c <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800a15c:	b580      	push	{r7, lr}
 800a15e:	b082      	sub	sp, #8
 800a160:	af00      	add	r7, sp, #0
 800a162:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800a164:	687b      	ldr	r3, [r7, #4]
 800a166:	2205      	movs	r2, #5
 800a168:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800a16c:	2300      	movs	r3, #0
 800a16e:	2200      	movs	r2, #0
 800a170:	2100      	movs	r1, #0
 800a172:	6878      	ldr	r0, [r7, #4]
 800a174:	f000 fcbe 	bl	800aaf4 <USBD_LL_PrepareReceive>

  return USBD_OK;
 800a178:	2300      	movs	r3, #0
}
 800a17a:	4618      	mov	r0, r3
 800a17c:	3708      	adds	r7, #8
 800a17e:	46bd      	mov	sp, r7
 800a180:	bd80      	pop	{r7, pc}
	...

0800a184 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800a184:	b580      	push	{r7, lr}
 800a186:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800a188:	2200      	movs	r2, #0
 800a18a:	4912      	ldr	r1, [pc, #72]	@ (800a1d4 <MX_USB_DEVICE_Init+0x50>)
 800a18c:	4812      	ldr	r0, [pc, #72]	@ (800a1d8 <MX_USB_DEVICE_Init+0x54>)
 800a18e:	f7fe fcd9 	bl	8008b44 <USBD_Init>
 800a192:	4603      	mov	r3, r0
 800a194:	2b00      	cmp	r3, #0
 800a196:	d001      	beq.n	800a19c <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800a198:	f7f7 fe50 	bl	8001e3c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800a19c:	490f      	ldr	r1, [pc, #60]	@ (800a1dc <MX_USB_DEVICE_Init+0x58>)
 800a19e:	480e      	ldr	r0, [pc, #56]	@ (800a1d8 <MX_USB_DEVICE_Init+0x54>)
 800a1a0:	f7fe fd00 	bl	8008ba4 <USBD_RegisterClass>
 800a1a4:	4603      	mov	r3, r0
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d001      	beq.n	800a1ae <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800a1aa:	f7f7 fe47 	bl	8001e3c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800a1ae:	490c      	ldr	r1, [pc, #48]	@ (800a1e0 <MX_USB_DEVICE_Init+0x5c>)
 800a1b0:	4809      	ldr	r0, [pc, #36]	@ (800a1d8 <MX_USB_DEVICE_Init+0x54>)
 800a1b2:	f7fe fbf7 	bl	80089a4 <USBD_CDC_RegisterInterface>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d001      	beq.n	800a1c0 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800a1bc:	f7f7 fe3e 	bl	8001e3c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800a1c0:	4805      	ldr	r0, [pc, #20]	@ (800a1d8 <MX_USB_DEVICE_Init+0x54>)
 800a1c2:	f7fe fd25 	bl	8008c10 <USBD_Start>
 800a1c6:	4603      	mov	r3, r0
 800a1c8:	2b00      	cmp	r3, #0
 800a1ca:	d001      	beq.n	800a1d0 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800a1cc:	f7f7 fe36 	bl	8001e3c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800a1d0:	bf00      	nop
 800a1d2:	bd80      	pop	{r7, pc}
 800a1d4:	200000c0 	.word	0x200000c0
 800a1d8:	200004b8 	.word	0x200004b8
 800a1dc:	2000002c 	.word	0x2000002c
 800a1e0:	200000ac 	.word	0x200000ac

0800a1e4 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800a1e4:	b580      	push	{r7, lr}
 800a1e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800a1e8:	2200      	movs	r2, #0
 800a1ea:	4905      	ldr	r1, [pc, #20]	@ (800a200 <CDC_Init_FS+0x1c>)
 800a1ec:	4805      	ldr	r0, [pc, #20]	@ (800a204 <CDC_Init_FS+0x20>)
 800a1ee:	f7fe fbf3 	bl	80089d8 <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800a1f2:	4905      	ldr	r1, [pc, #20]	@ (800a208 <CDC_Init_FS+0x24>)
 800a1f4:	4803      	ldr	r0, [pc, #12]	@ (800a204 <CDC_Init_FS+0x20>)
 800a1f6:	f7fe fc11 	bl	8008a1c <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800a1fa:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800a1fc:	4618      	mov	r0, r3
 800a1fe:	bd80      	pop	{r7, pc}
 800a200:	20000f94 	.word	0x20000f94
 800a204:	200004b8 	.word	0x200004b8
 800a208:	20000794 	.word	0x20000794

0800a20c <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800a20c:	b480      	push	{r7}
 800a20e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800a210:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800a212:	4618      	mov	r0, r3
 800a214:	46bd      	mov	sp, r7
 800a216:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a21a:	4770      	bx	lr

0800a21c <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800a21c:	b480      	push	{r7}
 800a21e:	b083      	sub	sp, #12
 800a220:	af00      	add	r7, sp, #0
 800a222:	4603      	mov	r3, r0
 800a224:	6039      	str	r1, [r7, #0]
 800a226:	71fb      	strb	r3, [r7, #7]
 800a228:	4613      	mov	r3, r2
 800a22a:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800a22c:	79fb      	ldrb	r3, [r7, #7]
 800a22e:	2b23      	cmp	r3, #35	@ 0x23
 800a230:	d84a      	bhi.n	800a2c8 <CDC_Control_FS+0xac>
 800a232:	a201      	add	r2, pc, #4	@ (adr r2, 800a238 <CDC_Control_FS+0x1c>)
 800a234:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a238:	0800a2c9 	.word	0x0800a2c9
 800a23c:	0800a2c9 	.word	0x0800a2c9
 800a240:	0800a2c9 	.word	0x0800a2c9
 800a244:	0800a2c9 	.word	0x0800a2c9
 800a248:	0800a2c9 	.word	0x0800a2c9
 800a24c:	0800a2c9 	.word	0x0800a2c9
 800a250:	0800a2c9 	.word	0x0800a2c9
 800a254:	0800a2c9 	.word	0x0800a2c9
 800a258:	0800a2c9 	.word	0x0800a2c9
 800a25c:	0800a2c9 	.word	0x0800a2c9
 800a260:	0800a2c9 	.word	0x0800a2c9
 800a264:	0800a2c9 	.word	0x0800a2c9
 800a268:	0800a2c9 	.word	0x0800a2c9
 800a26c:	0800a2c9 	.word	0x0800a2c9
 800a270:	0800a2c9 	.word	0x0800a2c9
 800a274:	0800a2c9 	.word	0x0800a2c9
 800a278:	0800a2c9 	.word	0x0800a2c9
 800a27c:	0800a2c9 	.word	0x0800a2c9
 800a280:	0800a2c9 	.word	0x0800a2c9
 800a284:	0800a2c9 	.word	0x0800a2c9
 800a288:	0800a2c9 	.word	0x0800a2c9
 800a28c:	0800a2c9 	.word	0x0800a2c9
 800a290:	0800a2c9 	.word	0x0800a2c9
 800a294:	0800a2c9 	.word	0x0800a2c9
 800a298:	0800a2c9 	.word	0x0800a2c9
 800a29c:	0800a2c9 	.word	0x0800a2c9
 800a2a0:	0800a2c9 	.word	0x0800a2c9
 800a2a4:	0800a2c9 	.word	0x0800a2c9
 800a2a8:	0800a2c9 	.word	0x0800a2c9
 800a2ac:	0800a2c9 	.word	0x0800a2c9
 800a2b0:	0800a2c9 	.word	0x0800a2c9
 800a2b4:	0800a2c9 	.word	0x0800a2c9
 800a2b8:	0800a2c9 	.word	0x0800a2c9
 800a2bc:	0800a2c9 	.word	0x0800a2c9
 800a2c0:	0800a2c9 	.word	0x0800a2c9
 800a2c4:	0800a2c9 	.word	0x0800a2c9
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800a2c8:	bf00      	nop
  }

  return (USBD_OK);
 800a2ca:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800a2cc:	4618      	mov	r0, r3
 800a2ce:	370c      	adds	r7, #12
 800a2d0:	46bd      	mov	sp, r7
 800a2d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a2d6:	4770      	bx	lr

0800a2d8 <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800a2d8:	b580      	push	{r7, lr}
 800a2da:	b084      	sub	sp, #16
 800a2dc:	af00      	add	r7, sp, #0
 800a2de:	6078      	str	r0, [r7, #4]
 800a2e0:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
	USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800a2e2:	6879      	ldr	r1, [r7, #4]
 800a2e4:	480e      	ldr	r0, [pc, #56]	@ (800a320 <CDC_Receive_FS+0x48>)
 800a2e6:	f7fe fb99 	bl	8008a1c <USBD_CDC_SetRxBuffer>

		  // Sao chp d liu va nhn vo buffer ton cc
		  uint32_t len = (*Len < 64) ? *Len : 63;
 800a2ea:	683b      	ldr	r3, [r7, #0]
 800a2ec:	681b      	ldr	r3, [r3, #0]
 800a2ee:	2b3f      	cmp	r3, #63	@ 0x3f
 800a2f0:	bf28      	it	cs
 800a2f2:	233f      	movcs	r3, #63	@ 0x3f
 800a2f4:	60fb      	str	r3, [r7, #12]
		  memcpy(g_usb_rx_buffer, Buf, len);
 800a2f6:	68fa      	ldr	r2, [r7, #12]
 800a2f8:	6879      	ldr	r1, [r7, #4]
 800a2fa:	480a      	ldr	r0, [pc, #40]	@ (800a324 <CDC_Receive_FS+0x4c>)
 800a2fc:	f001 fcab 	bl	800bc56 <memcpy>

		  // Thm k t kt thc chui
		  g_usb_rx_buffer[len] = '\0';
 800a300:	4a08      	ldr	r2, [pc, #32]	@ (800a324 <CDC_Receive_FS+0x4c>)
 800a302:	68fb      	ldr	r3, [r7, #12]
 800a304:	4413      	add	r3, r2
 800a306:	2200      	movs	r2, #0
 800a308:	701a      	strb	r2, [r3, #0]

		  // Bt c bo hiu cho vng lp main
		  g_usb_rx_flag = 1;
 800a30a:	4b07      	ldr	r3, [pc, #28]	@ (800a328 <CDC_Receive_FS+0x50>)
 800a30c:	2201      	movs	r2, #1
 800a30e:	701a      	strb	r2, [r3, #0]

		  // Bo cho USB sn sng nhn gi tin tip theo
		  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800a310:	4803      	ldr	r0, [pc, #12]	@ (800a320 <CDC_Receive_FS+0x48>)
 800a312:	f7fe fbe1 	bl	8008ad8 <USBD_CDC_ReceivePacket>
		  return (USBD_OK);
 800a316:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800a318:	4618      	mov	r0, r3
 800a31a:	3710      	adds	r7, #16
 800a31c:	46bd      	mov	sp, r7
 800a31e:	bd80      	pop	{r7, pc}
 800a320:	200004b8 	.word	0x200004b8
 800a324:	20001794 	.word	0x20001794
 800a328:	200017d4 	.word	0x200017d4

0800a32c <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800a32c:	b580      	push	{r7, lr}
 800a32e:	b084      	sub	sp, #16
 800a330:	af00      	add	r7, sp, #0
 800a332:	6078      	str	r0, [r7, #4]
 800a334:	460b      	mov	r3, r1
 800a336:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800a338:	2300      	movs	r3, #0
 800a33a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800a33c:	4b0d      	ldr	r3, [pc, #52]	@ (800a374 <CDC_Transmit_FS+0x48>)
 800a33e:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800a342:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800a344:	68bb      	ldr	r3, [r7, #8]
 800a346:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800a34a:	2b00      	cmp	r3, #0
 800a34c:	d001      	beq.n	800a352 <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800a34e:	2301      	movs	r3, #1
 800a350:	e00b      	b.n	800a36a <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800a352:	887b      	ldrh	r3, [r7, #2]
 800a354:	461a      	mov	r2, r3
 800a356:	6879      	ldr	r1, [r7, #4]
 800a358:	4806      	ldr	r0, [pc, #24]	@ (800a374 <CDC_Transmit_FS+0x48>)
 800a35a:	f7fe fb3d 	bl	80089d8 <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800a35e:	4805      	ldr	r0, [pc, #20]	@ (800a374 <CDC_Transmit_FS+0x48>)
 800a360:	f7fe fb7a 	bl	8008a58 <USBD_CDC_TransmitPacket>
 800a364:	4603      	mov	r3, r0
 800a366:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800a368:	7bfb      	ldrb	r3, [r7, #15]
}
 800a36a:	4618      	mov	r0, r3
 800a36c:	3710      	adds	r7, #16
 800a36e:	46bd      	mov	sp, r7
 800a370:	bd80      	pop	{r7, pc}
 800a372:	bf00      	nop
 800a374:	200004b8 	.word	0x200004b8

0800a378 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800a378:	b480      	push	{r7}
 800a37a:	b087      	sub	sp, #28
 800a37c:	af00      	add	r7, sp, #0
 800a37e:	60f8      	str	r0, [r7, #12]
 800a380:	60b9      	str	r1, [r7, #8]
 800a382:	4613      	mov	r3, r2
 800a384:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800a386:	2300      	movs	r3, #0
 800a388:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800a38a:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800a38e:	4618      	mov	r0, r3
 800a390:	371c      	adds	r7, #28
 800a392:	46bd      	mov	sp, r7
 800a394:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a398:	4770      	bx	lr
	...

0800a39c <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a39c:	b480      	push	{r7}
 800a39e:	b083      	sub	sp, #12
 800a3a0:	af00      	add	r7, sp, #0
 800a3a2:	4603      	mov	r3, r0
 800a3a4:	6039      	str	r1, [r7, #0]
 800a3a6:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800a3a8:	683b      	ldr	r3, [r7, #0]
 800a3aa:	2212      	movs	r2, #18
 800a3ac:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800a3ae:	4b03      	ldr	r3, [pc, #12]	@ (800a3bc <USBD_FS_DeviceDescriptor+0x20>)
}
 800a3b0:	4618      	mov	r0, r3
 800a3b2:	370c      	adds	r7, #12
 800a3b4:	46bd      	mov	sp, r7
 800a3b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3ba:	4770      	bx	lr
 800a3bc:	200000dc 	.word	0x200000dc

0800a3c0 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3c0:	b480      	push	{r7}
 800a3c2:	b083      	sub	sp, #12
 800a3c4:	af00      	add	r7, sp, #0
 800a3c6:	4603      	mov	r3, r0
 800a3c8:	6039      	str	r1, [r7, #0]
 800a3ca:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800a3cc:	683b      	ldr	r3, [r7, #0]
 800a3ce:	2204      	movs	r2, #4
 800a3d0:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800a3d2:	4b03      	ldr	r3, [pc, #12]	@ (800a3e0 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800a3d4:	4618      	mov	r0, r3
 800a3d6:	370c      	adds	r7, #12
 800a3d8:	46bd      	mov	sp, r7
 800a3da:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3de:	4770      	bx	lr
 800a3e0:	200000f0 	.word	0x200000f0

0800a3e4 <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a3e4:	b580      	push	{r7, lr}
 800a3e6:	b082      	sub	sp, #8
 800a3e8:	af00      	add	r7, sp, #0
 800a3ea:	4603      	mov	r3, r0
 800a3ec:	6039      	str	r1, [r7, #0]
 800a3ee:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a3f0:	79fb      	ldrb	r3, [r7, #7]
 800a3f2:	2b00      	cmp	r3, #0
 800a3f4:	d105      	bne.n	800a402 <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a3f6:	683a      	ldr	r2, [r7, #0]
 800a3f8:	4907      	ldr	r1, [pc, #28]	@ (800a418 <USBD_FS_ProductStrDescriptor+0x34>)
 800a3fa:	4808      	ldr	r0, [pc, #32]	@ (800a41c <USBD_FS_ProductStrDescriptor+0x38>)
 800a3fc:	f7ff fdce 	bl	8009f9c <USBD_GetString>
 800a400:	e004      	b.n	800a40c <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800a402:	683a      	ldr	r2, [r7, #0]
 800a404:	4904      	ldr	r1, [pc, #16]	@ (800a418 <USBD_FS_ProductStrDescriptor+0x34>)
 800a406:	4805      	ldr	r0, [pc, #20]	@ (800a41c <USBD_FS_ProductStrDescriptor+0x38>)
 800a408:	f7ff fdc8 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a40c:	4b02      	ldr	r3, [pc, #8]	@ (800a418 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800a40e:	4618      	mov	r0, r3
 800a410:	3708      	adds	r7, #8
 800a412:	46bd      	mov	sp, r7
 800a414:	bd80      	pop	{r7, pc}
 800a416:	bf00      	nop
 800a418:	200017d8 	.word	0x200017d8
 800a41c:	080100e4 	.word	0x080100e4

0800a420 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a420:	b580      	push	{r7, lr}
 800a422:	b082      	sub	sp, #8
 800a424:	af00      	add	r7, sp, #0
 800a426:	4603      	mov	r3, r0
 800a428:	6039      	str	r1, [r7, #0]
 800a42a:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800a42c:	683a      	ldr	r2, [r7, #0]
 800a42e:	4904      	ldr	r1, [pc, #16]	@ (800a440 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800a430:	4804      	ldr	r0, [pc, #16]	@ (800a444 <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800a432:	f7ff fdb3 	bl	8009f9c <USBD_GetString>
  return USBD_StrDesc;
 800a436:	4b02      	ldr	r3, [pc, #8]	@ (800a440 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800a438:	4618      	mov	r0, r3
 800a43a:	3708      	adds	r7, #8
 800a43c:	46bd      	mov	sp, r7
 800a43e:	bd80      	pop	{r7, pc}
 800a440:	200017d8 	.word	0x200017d8
 800a444:	080100fc 	.word	0x080100fc

0800a448 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a448:	b580      	push	{r7, lr}
 800a44a:	b082      	sub	sp, #8
 800a44c:	af00      	add	r7, sp, #0
 800a44e:	4603      	mov	r3, r0
 800a450:	6039      	str	r1, [r7, #0]
 800a452:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800a454:	683b      	ldr	r3, [r7, #0]
 800a456:	221a      	movs	r2, #26
 800a458:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800a45a:	f000 f843 	bl	800a4e4 <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800a45e:	4b02      	ldr	r3, [pc, #8]	@ (800a468 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800a460:	4618      	mov	r0, r3
 800a462:	3708      	adds	r7, #8
 800a464:	46bd      	mov	sp, r7
 800a466:	bd80      	pop	{r7, pc}
 800a468:	200000f4 	.word	0x200000f4

0800a46c <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a46c:	b580      	push	{r7, lr}
 800a46e:	b082      	sub	sp, #8
 800a470:	af00      	add	r7, sp, #0
 800a472:	4603      	mov	r3, r0
 800a474:	6039      	str	r1, [r7, #0]
 800a476:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800a478:	79fb      	ldrb	r3, [r7, #7]
 800a47a:	2b00      	cmp	r3, #0
 800a47c:	d105      	bne.n	800a48a <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a47e:	683a      	ldr	r2, [r7, #0]
 800a480:	4907      	ldr	r1, [pc, #28]	@ (800a4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a482:	4808      	ldr	r0, [pc, #32]	@ (800a4a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a484:	f7ff fd8a 	bl	8009f9c <USBD_GetString>
 800a488:	e004      	b.n	800a494 <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800a48a:	683a      	ldr	r2, [r7, #0]
 800a48c:	4904      	ldr	r1, [pc, #16]	@ (800a4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
 800a48e:	4805      	ldr	r0, [pc, #20]	@ (800a4a4 <USBD_FS_ConfigStrDescriptor+0x38>)
 800a490:	f7ff fd84 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a494:	4b02      	ldr	r3, [pc, #8]	@ (800a4a0 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800a496:	4618      	mov	r0, r3
 800a498:	3708      	adds	r7, #8
 800a49a:	46bd      	mov	sp, r7
 800a49c:	bd80      	pop	{r7, pc}
 800a49e:	bf00      	nop
 800a4a0:	200017d8 	.word	0x200017d8
 800a4a4:	08010110 	.word	0x08010110

0800a4a8 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800a4a8:	b580      	push	{r7, lr}
 800a4aa:	b082      	sub	sp, #8
 800a4ac:	af00      	add	r7, sp, #0
 800a4ae:	4603      	mov	r3, r0
 800a4b0:	6039      	str	r1, [r7, #0]
 800a4b2:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800a4b4:	79fb      	ldrb	r3, [r7, #7]
 800a4b6:	2b00      	cmp	r3, #0
 800a4b8:	d105      	bne.n	800a4c6 <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4ba:	683a      	ldr	r2, [r7, #0]
 800a4bc:	4907      	ldr	r1, [pc, #28]	@ (800a4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4be:	4808      	ldr	r0, [pc, #32]	@ (800a4e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4c0:	f7ff fd6c 	bl	8009f9c <USBD_GetString>
 800a4c4:	e004      	b.n	800a4d0 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800a4c6:	683a      	ldr	r2, [r7, #0]
 800a4c8:	4904      	ldr	r1, [pc, #16]	@ (800a4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
 800a4ca:	4805      	ldr	r0, [pc, #20]	@ (800a4e0 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800a4cc:	f7ff fd66 	bl	8009f9c <USBD_GetString>
  }
  return USBD_StrDesc;
 800a4d0:	4b02      	ldr	r3, [pc, #8]	@ (800a4dc <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800a4d2:	4618      	mov	r0, r3
 800a4d4:	3708      	adds	r7, #8
 800a4d6:	46bd      	mov	sp, r7
 800a4d8:	bd80      	pop	{r7, pc}
 800a4da:	bf00      	nop
 800a4dc:	200017d8 	.word	0x200017d8
 800a4e0:	0801011c 	.word	0x0801011c

0800a4e4 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800a4e4:	b580      	push	{r7, lr}
 800a4e6:	b084      	sub	sp, #16
 800a4e8:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800a4ea:	4b0f      	ldr	r3, [pc, #60]	@ (800a528 <Get_SerialNum+0x44>)
 800a4ec:	681b      	ldr	r3, [r3, #0]
 800a4ee:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800a4f0:	4b0e      	ldr	r3, [pc, #56]	@ (800a52c <Get_SerialNum+0x48>)
 800a4f2:	681b      	ldr	r3, [r3, #0]
 800a4f4:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800a4f6:	4b0e      	ldr	r3, [pc, #56]	@ (800a530 <Get_SerialNum+0x4c>)
 800a4f8:	681b      	ldr	r3, [r3, #0]
 800a4fa:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800a4fc:	68fa      	ldr	r2, [r7, #12]
 800a4fe:	687b      	ldr	r3, [r7, #4]
 800a500:	4413      	add	r3, r2
 800a502:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800a504:	68fb      	ldr	r3, [r7, #12]
 800a506:	2b00      	cmp	r3, #0
 800a508:	d009      	beq.n	800a51e <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800a50a:	2208      	movs	r2, #8
 800a50c:	4909      	ldr	r1, [pc, #36]	@ (800a534 <Get_SerialNum+0x50>)
 800a50e:	68f8      	ldr	r0, [r7, #12]
 800a510:	f000 f814 	bl	800a53c <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800a514:	2204      	movs	r2, #4
 800a516:	4908      	ldr	r1, [pc, #32]	@ (800a538 <Get_SerialNum+0x54>)
 800a518:	68b8      	ldr	r0, [r7, #8]
 800a51a:	f000 f80f 	bl	800a53c <IntToUnicode>
  }
}
 800a51e:	bf00      	nop
 800a520:	3710      	adds	r7, #16
 800a522:	46bd      	mov	sp, r7
 800a524:	bd80      	pop	{r7, pc}
 800a526:	bf00      	nop
 800a528:	1fff7a10 	.word	0x1fff7a10
 800a52c:	1fff7a14 	.word	0x1fff7a14
 800a530:	1fff7a18 	.word	0x1fff7a18
 800a534:	200000f6 	.word	0x200000f6
 800a538:	20000106 	.word	0x20000106

0800a53c <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800a53c:	b480      	push	{r7}
 800a53e:	b087      	sub	sp, #28
 800a540:	af00      	add	r7, sp, #0
 800a542:	60f8      	str	r0, [r7, #12]
 800a544:	60b9      	str	r1, [r7, #8]
 800a546:	4613      	mov	r3, r2
 800a548:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800a54a:	2300      	movs	r3, #0
 800a54c:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800a54e:	2300      	movs	r3, #0
 800a550:	75fb      	strb	r3, [r7, #23]
 800a552:	e027      	b.n	800a5a4 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800a554:	68fb      	ldr	r3, [r7, #12]
 800a556:	0f1b      	lsrs	r3, r3, #28
 800a558:	2b09      	cmp	r3, #9
 800a55a:	d80b      	bhi.n	800a574 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800a55c:	68fb      	ldr	r3, [r7, #12]
 800a55e:	0f1b      	lsrs	r3, r3, #28
 800a560:	b2da      	uxtb	r2, r3
 800a562:	7dfb      	ldrb	r3, [r7, #23]
 800a564:	005b      	lsls	r3, r3, #1
 800a566:	4619      	mov	r1, r3
 800a568:	68bb      	ldr	r3, [r7, #8]
 800a56a:	440b      	add	r3, r1
 800a56c:	3230      	adds	r2, #48	@ 0x30
 800a56e:	b2d2      	uxtb	r2, r2
 800a570:	701a      	strb	r2, [r3, #0]
 800a572:	e00a      	b.n	800a58a <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800a574:	68fb      	ldr	r3, [r7, #12]
 800a576:	0f1b      	lsrs	r3, r3, #28
 800a578:	b2da      	uxtb	r2, r3
 800a57a:	7dfb      	ldrb	r3, [r7, #23]
 800a57c:	005b      	lsls	r3, r3, #1
 800a57e:	4619      	mov	r1, r3
 800a580:	68bb      	ldr	r3, [r7, #8]
 800a582:	440b      	add	r3, r1
 800a584:	3237      	adds	r2, #55	@ 0x37
 800a586:	b2d2      	uxtb	r2, r2
 800a588:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800a58a:	68fb      	ldr	r3, [r7, #12]
 800a58c:	011b      	lsls	r3, r3, #4
 800a58e:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800a590:	7dfb      	ldrb	r3, [r7, #23]
 800a592:	005b      	lsls	r3, r3, #1
 800a594:	3301      	adds	r3, #1
 800a596:	68ba      	ldr	r2, [r7, #8]
 800a598:	4413      	add	r3, r2
 800a59a:	2200      	movs	r2, #0
 800a59c:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800a59e:	7dfb      	ldrb	r3, [r7, #23]
 800a5a0:	3301      	adds	r3, #1
 800a5a2:	75fb      	strb	r3, [r7, #23]
 800a5a4:	7dfa      	ldrb	r2, [r7, #23]
 800a5a6:	79fb      	ldrb	r3, [r7, #7]
 800a5a8:	429a      	cmp	r2, r3
 800a5aa:	d3d3      	bcc.n	800a554 <IntToUnicode+0x18>
  }
}
 800a5ac:	bf00      	nop
 800a5ae:	bf00      	nop
 800a5b0:	371c      	adds	r7, #28
 800a5b2:	46bd      	mov	sp, r7
 800a5b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b8:	4770      	bx	lr
	...

0800a5bc <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800a5bc:	b580      	push	{r7, lr}
 800a5be:	b08a      	sub	sp, #40	@ 0x28
 800a5c0:	af00      	add	r7, sp, #0
 800a5c2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800a5c4:	f107 0314 	add.w	r3, r7, #20
 800a5c8:	2200      	movs	r2, #0
 800a5ca:	601a      	str	r2, [r3, #0]
 800a5cc:	605a      	str	r2, [r3, #4]
 800a5ce:	609a      	str	r2, [r3, #8]
 800a5d0:	60da      	str	r2, [r3, #12]
 800a5d2:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800a5d4:	687b      	ldr	r3, [r7, #4]
 800a5d6:	681b      	ldr	r3, [r3, #0]
 800a5d8:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800a5dc:	d13a      	bne.n	800a654 <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800a5de:	2300      	movs	r3, #0
 800a5e0:	613b      	str	r3, [r7, #16]
 800a5e2:	4b1e      	ldr	r3, [pc, #120]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a5e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5e6:	4a1d      	ldr	r2, [pc, #116]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a5e8:	f043 0301 	orr.w	r3, r3, #1
 800a5ec:	6313      	str	r3, [r2, #48]	@ 0x30
 800a5ee:	4b1b      	ldr	r3, [pc, #108]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a5f0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5f2:	f003 0301 	and.w	r3, r3, #1
 800a5f6:	613b      	str	r3, [r7, #16]
 800a5f8:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800a5fa:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800a5fe:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800a600:	2302      	movs	r3, #2
 800a602:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800a604:	2300      	movs	r3, #0
 800a606:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800a608:	2303      	movs	r3, #3
 800a60a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800a60c:	230a      	movs	r3, #10
 800a60e:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800a610:	f107 0314 	add.w	r3, r7, #20
 800a614:	4619      	mov	r1, r3
 800a616:	4812      	ldr	r0, [pc, #72]	@ (800a660 <HAL_PCD_MspInit+0xa4>)
 800a618:	f7f8 f872 	bl	8002700 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800a61c:	4b0f      	ldr	r3, [pc, #60]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a61e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a620:	4a0e      	ldr	r2, [pc, #56]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a622:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800a626:	6353      	str	r3, [r2, #52]	@ 0x34
 800a628:	2300      	movs	r3, #0
 800a62a:	60fb      	str	r3, [r7, #12]
 800a62c:	4b0b      	ldr	r3, [pc, #44]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a62e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a630:	4a0a      	ldr	r2, [pc, #40]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a632:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800a636:	6453      	str	r3, [r2, #68]	@ 0x44
 800a638:	4b08      	ldr	r3, [pc, #32]	@ (800a65c <HAL_PCD_MspInit+0xa0>)
 800a63a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a63c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800a640:	60fb      	str	r3, [r7, #12]
 800a642:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800a644:	2200      	movs	r2, #0
 800a646:	2100      	movs	r1, #0
 800a648:	2043      	movs	r0, #67	@ 0x43
 800a64a:	f7f8 f822 	bl	8002692 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800a64e:	2043      	movs	r0, #67	@ 0x43
 800a650:	f7f8 f83b 	bl	80026ca <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800a654:	bf00      	nop
 800a656:	3728      	adds	r7, #40	@ 0x28
 800a658:	46bd      	mov	sp, r7
 800a65a:	bd80      	pop	{r7, pc}
 800a65c:	40023800 	.word	0x40023800
 800a660:	40020000 	.word	0x40020000

0800a664 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a664:	b580      	push	{r7, lr}
 800a666:	b082      	sub	sp, #8
 800a668:	af00      	add	r7, sp, #0
 800a66a:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800a66c:	687b      	ldr	r3, [r7, #4]
 800a66e:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800a672:	687b      	ldr	r3, [r7, #4]
 800a674:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800a678:	4619      	mov	r1, r3
 800a67a:	4610      	mov	r0, r2
 800a67c:	f7fe fb15 	bl	8008caa <USBD_LL_SetupStage>
}
 800a680:	bf00      	nop
 800a682:	3708      	adds	r7, #8
 800a684:	46bd      	mov	sp, r7
 800a686:	bd80      	pop	{r7, pc}

0800a688 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a688:	b580      	push	{r7, lr}
 800a68a:	b082      	sub	sp, #8
 800a68c:	af00      	add	r7, sp, #0
 800a68e:	6078      	str	r0, [r7, #4]
 800a690:	460b      	mov	r3, r1
 800a692:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a69a:	78fa      	ldrb	r2, [r7, #3]
 800a69c:	6879      	ldr	r1, [r7, #4]
 800a69e:	4613      	mov	r3, r2
 800a6a0:	00db      	lsls	r3, r3, #3
 800a6a2:	4413      	add	r3, r2
 800a6a4:	009b      	lsls	r3, r3, #2
 800a6a6:	440b      	add	r3, r1
 800a6a8:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800a6ac:	681a      	ldr	r2, [r3, #0]
 800a6ae:	78fb      	ldrb	r3, [r7, #3]
 800a6b0:	4619      	mov	r1, r3
 800a6b2:	f7fe fb4f 	bl	8008d54 <USBD_LL_DataOutStage>
}
 800a6b6:	bf00      	nop
 800a6b8:	3708      	adds	r7, #8
 800a6ba:	46bd      	mov	sp, r7
 800a6bc:	bd80      	pop	{r7, pc}

0800a6be <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6be:	b580      	push	{r7, lr}
 800a6c0:	b082      	sub	sp, #8
 800a6c2:	af00      	add	r7, sp, #0
 800a6c4:	6078      	str	r0, [r7, #4]
 800a6c6:	460b      	mov	r3, r1
 800a6c8:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800a6ca:	687b      	ldr	r3, [r7, #4]
 800a6cc:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800a6d0:	78fa      	ldrb	r2, [r7, #3]
 800a6d2:	6879      	ldr	r1, [r7, #4]
 800a6d4:	4613      	mov	r3, r2
 800a6d6:	00db      	lsls	r3, r3, #3
 800a6d8:	4413      	add	r3, r2
 800a6da:	009b      	lsls	r3, r3, #2
 800a6dc:	440b      	add	r3, r1
 800a6de:	3320      	adds	r3, #32
 800a6e0:	681a      	ldr	r2, [r3, #0]
 800a6e2:	78fb      	ldrb	r3, [r7, #3]
 800a6e4:	4619      	mov	r1, r3
 800a6e6:	f7fe fbf1 	bl	8008ecc <USBD_LL_DataInStage>
}
 800a6ea:	bf00      	nop
 800a6ec:	3708      	adds	r7, #8
 800a6ee:	46bd      	mov	sp, r7
 800a6f0:	bd80      	pop	{r7, pc}

0800a6f2 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a6f2:	b580      	push	{r7, lr}
 800a6f4:	b082      	sub	sp, #8
 800a6f6:	af00      	add	r7, sp, #0
 800a6f8:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800a6fa:	687b      	ldr	r3, [r7, #4]
 800a6fc:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a700:	4618      	mov	r0, r3
 800a702:	f7fe fd35 	bl	8009170 <USBD_LL_SOF>
}
 800a706:	bf00      	nop
 800a708:	3708      	adds	r7, #8
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}

0800a70e <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a70e:	b580      	push	{r7, lr}
 800a710:	b084      	sub	sp, #16
 800a712:	af00      	add	r7, sp, #0
 800a714:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800a716:	2301      	movs	r3, #1
 800a718:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800a71a:	687b      	ldr	r3, [r7, #4]
 800a71c:	79db      	ldrb	r3, [r3, #7]
 800a71e:	2b00      	cmp	r3, #0
 800a720:	d102      	bne.n	800a728 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800a722:	2300      	movs	r3, #0
 800a724:	73fb      	strb	r3, [r7, #15]
 800a726:	e008      	b.n	800a73a <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800a728:	687b      	ldr	r3, [r7, #4]
 800a72a:	79db      	ldrb	r3, [r3, #7]
 800a72c:	2b02      	cmp	r3, #2
 800a72e:	d102      	bne.n	800a736 <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800a730:	2301      	movs	r3, #1
 800a732:	73fb      	strb	r3, [r7, #15]
 800a734:	e001      	b.n	800a73a <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800a736:	f7f7 fb81 	bl	8001e3c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800a73a:	687b      	ldr	r3, [r7, #4]
 800a73c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a740:	7bfa      	ldrb	r2, [r7, #15]
 800a742:	4611      	mov	r1, r2
 800a744:	4618      	mov	r0, r3
 800a746:	f7fe fccf 	bl	80090e8 <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800a74a:	687b      	ldr	r3, [r7, #4]
 800a74c:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a750:	4618      	mov	r0, r3
 800a752:	f7fe fc76 	bl	8009042 <USBD_LL_Reset>
}
 800a756:	bf00      	nop
 800a758:	3710      	adds	r7, #16
 800a75a:	46bd      	mov	sp, r7
 800a75c:	bd80      	pop	{r7, pc}
	...

0800a760 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a760:	b580      	push	{r7, lr}
 800a762:	b082      	sub	sp, #8
 800a764:	af00      	add	r7, sp, #0
 800a766:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800a768:	687b      	ldr	r3, [r7, #4]
 800a76a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a76e:	4618      	mov	r0, r3
 800a770:	f7fe fcca 	bl	8009108 <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800a774:	687b      	ldr	r3, [r7, #4]
 800a776:	681b      	ldr	r3, [r3, #0]
 800a778:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	687a      	ldr	r2, [r7, #4]
 800a780:	6812      	ldr	r2, [r2, #0]
 800a782:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a786:	f043 0301 	orr.w	r3, r3, #1
 800a78a:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800a78c:	687b      	ldr	r3, [r7, #4]
 800a78e:	7adb      	ldrb	r3, [r3, #11]
 800a790:	2b00      	cmp	r3, #0
 800a792:	d005      	beq.n	800a7a0 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800a794:	4b04      	ldr	r3, [pc, #16]	@ (800a7a8 <HAL_PCD_SuspendCallback+0x48>)
 800a796:	691b      	ldr	r3, [r3, #16]
 800a798:	4a03      	ldr	r2, [pc, #12]	@ (800a7a8 <HAL_PCD_SuspendCallback+0x48>)
 800a79a:	f043 0306 	orr.w	r3, r3, #6
 800a79e:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800a7a0:	bf00      	nop
 800a7a2:	3708      	adds	r7, #8
 800a7a4:	46bd      	mov	sp, r7
 800a7a6:	bd80      	pop	{r7, pc}
 800a7a8:	e000ed00 	.word	0xe000ed00

0800a7ac <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b082      	sub	sp, #8
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800a7b4:	687b      	ldr	r3, [r7, #4]
 800a7b6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7ba:	4618      	mov	r0, r3
 800a7bc:	f7fe fcc0 	bl	8009140 <USBD_LL_Resume>
}
 800a7c0:	bf00      	nop
 800a7c2:	3708      	adds	r7, #8
 800a7c4:	46bd      	mov	sp, r7
 800a7c6:	bd80      	pop	{r7, pc}

0800a7c8 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7c8:	b580      	push	{r7, lr}
 800a7ca:	b082      	sub	sp, #8
 800a7cc:	af00      	add	r7, sp, #0
 800a7ce:	6078      	str	r0, [r7, #4]
 800a7d0:	460b      	mov	r3, r1
 800a7d2:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7da:	78fa      	ldrb	r2, [r7, #3]
 800a7dc:	4611      	mov	r1, r2
 800a7de:	4618      	mov	r0, r3
 800a7e0:	f7fe fd18 	bl	8009214 <USBD_LL_IsoOUTIncomplete>
}
 800a7e4:	bf00      	nop
 800a7e6:	3708      	adds	r7, #8
 800a7e8:	46bd      	mov	sp, r7
 800a7ea:	bd80      	pop	{r7, pc}

0800a7ec <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a7ec:	b580      	push	{r7, lr}
 800a7ee:	b082      	sub	sp, #8
 800a7f0:	af00      	add	r7, sp, #0
 800a7f2:	6078      	str	r0, [r7, #4]
 800a7f4:	460b      	mov	r3, r1
 800a7f6:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800a7f8:	687b      	ldr	r3, [r7, #4]
 800a7fa:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a7fe:	78fa      	ldrb	r2, [r7, #3]
 800a800:	4611      	mov	r1, r2
 800a802:	4618      	mov	r0, r3
 800a804:	f7fe fcd4 	bl	80091b0 <USBD_LL_IsoINIncomplete>
}
 800a808:	bf00      	nop
 800a80a:	3708      	adds	r7, #8
 800a80c:	46bd      	mov	sp, r7
 800a80e:	bd80      	pop	{r7, pc}

0800a810 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a810:	b580      	push	{r7, lr}
 800a812:	b082      	sub	sp, #8
 800a814:	af00      	add	r7, sp, #0
 800a816:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800a818:	687b      	ldr	r3, [r7, #4]
 800a81a:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a81e:	4618      	mov	r0, r3
 800a820:	f7fe fd2a 	bl	8009278 <USBD_LL_DevConnected>
}
 800a824:	bf00      	nop
 800a826:	3708      	adds	r7, #8
 800a828:	46bd      	mov	sp, r7
 800a82a:	bd80      	pop	{r7, pc}

0800a82c <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800a82c:	b580      	push	{r7, lr}
 800a82e:	b082      	sub	sp, #8
 800a830:	af00      	add	r7, sp, #0
 800a832:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800a834:	687b      	ldr	r3, [r7, #4]
 800a836:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800a83a:	4618      	mov	r0, r3
 800a83c:	f7fe fd27 	bl	800928e <USBD_LL_DevDisconnected>
}
 800a840:	bf00      	nop
 800a842:	3708      	adds	r7, #8
 800a844:	46bd      	mov	sp, r7
 800a846:	bd80      	pop	{r7, pc}

0800a848 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800a848:	b580      	push	{r7, lr}
 800a84a:	b082      	sub	sp, #8
 800a84c:	af00      	add	r7, sp, #0
 800a84e:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800a850:	687b      	ldr	r3, [r7, #4]
 800a852:	781b      	ldrb	r3, [r3, #0]
 800a854:	2b00      	cmp	r3, #0
 800a856:	d13c      	bne.n	800a8d2 <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800a858:	4a20      	ldr	r2, [pc, #128]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a85a:	687b      	ldr	r3, [r7, #4]
 800a85c:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a1e      	ldr	r2, [pc, #120]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a864:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800a868:	4b1c      	ldr	r3, [pc, #112]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a86a:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800a86e:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800a870:	4b1a      	ldr	r3, [pc, #104]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a872:	2204      	movs	r2, #4
 800a874:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800a876:	4b19      	ldr	r3, [pc, #100]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a878:	2202      	movs	r2, #2
 800a87a:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800a87c:	4b17      	ldr	r3, [pc, #92]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a87e:	2200      	movs	r2, #0
 800a880:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800a882:	4b16      	ldr	r3, [pc, #88]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a884:	2202      	movs	r2, #2
 800a886:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800a888:	4b14      	ldr	r3, [pc, #80]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a88a:	2200      	movs	r2, #0
 800a88c:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800a88e:	4b13      	ldr	r3, [pc, #76]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a890:	2200      	movs	r2, #0
 800a892:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800a894:	4b11      	ldr	r3, [pc, #68]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a896:	2200      	movs	r2, #0
 800a898:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800a89a:	4b10      	ldr	r3, [pc, #64]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a89c:	2200      	movs	r2, #0
 800a89e:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800a8a0:	4b0e      	ldr	r3, [pc, #56]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a8a2:	2200      	movs	r2, #0
 800a8a4:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800a8a6:	480d      	ldr	r0, [pc, #52]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a8a8:	f7f9 f904 	bl	8003ab4 <HAL_PCD_Init>
 800a8ac:	4603      	mov	r3, r0
 800a8ae:	2b00      	cmp	r3, #0
 800a8b0:	d001      	beq.n	800a8b6 <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800a8b2:	f7f7 fac3 	bl	8001e3c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800a8b6:	2180      	movs	r1, #128	@ 0x80
 800a8b8:	4808      	ldr	r0, [pc, #32]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a8ba:	f7fa fb30 	bl	8004f1e <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800a8be:	2240      	movs	r2, #64	@ 0x40
 800a8c0:	2100      	movs	r1, #0
 800a8c2:	4806      	ldr	r0, [pc, #24]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a8c4:	f7fa fae4 	bl	8004e90 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800a8c8:	2280      	movs	r2, #128	@ 0x80
 800a8ca:	2101      	movs	r1, #1
 800a8cc:	4803      	ldr	r0, [pc, #12]	@ (800a8dc <USBD_LL_Init+0x94>)
 800a8ce:	f7fa fadf 	bl	8004e90 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800a8d2:	2300      	movs	r3, #0
}
 800a8d4:	4618      	mov	r0, r3
 800a8d6:	3708      	adds	r7, #8
 800a8d8:	46bd      	mov	sp, r7
 800a8da:	bd80      	pop	{r7, pc}
 800a8dc:	200019d8 	.word	0x200019d8

0800a8e0 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800a8e0:	b580      	push	{r7, lr}
 800a8e2:	b084      	sub	sp, #16
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a8e8:	2300      	movs	r3, #0
 800a8ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a8ec:	2300      	movs	r3, #0
 800a8ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a8f6:	4618      	mov	r0, r3
 800a8f8:	f7f9 f9eb 	bl	8003cd2 <HAL_PCD_Start>
 800a8fc:	4603      	mov	r3, r0
 800a8fe:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a900:	7bfb      	ldrb	r3, [r7, #15]
 800a902:	4618      	mov	r0, r3
 800a904:	f000 f942 	bl	800ab8c <USBD_Get_USB_Status>
 800a908:	4603      	mov	r3, r0
 800a90a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a90c:	7bbb      	ldrb	r3, [r7, #14]
}
 800a90e:	4618      	mov	r0, r3
 800a910:	3710      	adds	r7, #16
 800a912:	46bd      	mov	sp, r7
 800a914:	bd80      	pop	{r7, pc}

0800a916 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800a916:	b580      	push	{r7, lr}
 800a918:	b084      	sub	sp, #16
 800a91a:	af00      	add	r7, sp, #0
 800a91c:	6078      	str	r0, [r7, #4]
 800a91e:	4608      	mov	r0, r1
 800a920:	4611      	mov	r1, r2
 800a922:	461a      	mov	r2, r3
 800a924:	4603      	mov	r3, r0
 800a926:	70fb      	strb	r3, [r7, #3]
 800a928:	460b      	mov	r3, r1
 800a92a:	70bb      	strb	r3, [r7, #2]
 800a92c:	4613      	mov	r3, r2
 800a92e:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a930:	2300      	movs	r3, #0
 800a932:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a934:	2300      	movs	r3, #0
 800a936:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800a93e:	78bb      	ldrb	r3, [r7, #2]
 800a940:	883a      	ldrh	r2, [r7, #0]
 800a942:	78f9      	ldrb	r1, [r7, #3]
 800a944:	f7f9 febf 	bl	80046c6 <HAL_PCD_EP_Open>
 800a948:	4603      	mov	r3, r0
 800a94a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a94c:	7bfb      	ldrb	r3, [r7, #15]
 800a94e:	4618      	mov	r0, r3
 800a950:	f000 f91c 	bl	800ab8c <USBD_Get_USB_Status>
 800a954:	4603      	mov	r3, r0
 800a956:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a958:	7bbb      	ldrb	r3, [r7, #14]
}
 800a95a:	4618      	mov	r0, r3
 800a95c:	3710      	adds	r7, #16
 800a95e:	46bd      	mov	sp, r7
 800a960:	bd80      	pop	{r7, pc}

0800a962 <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a962:	b580      	push	{r7, lr}
 800a964:	b084      	sub	sp, #16
 800a966:	af00      	add	r7, sp, #0
 800a968:	6078      	str	r0, [r7, #4]
 800a96a:	460b      	mov	r3, r1
 800a96c:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a96e:	2300      	movs	r3, #0
 800a970:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a972:	2300      	movs	r3, #0
 800a974:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800a976:	687b      	ldr	r3, [r7, #4]
 800a978:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a97c:	78fa      	ldrb	r2, [r7, #3]
 800a97e:	4611      	mov	r1, r2
 800a980:	4618      	mov	r0, r3
 800a982:	f7f9 ff0a 	bl	800479a <HAL_PCD_EP_Close>
 800a986:	4603      	mov	r3, r0
 800a988:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a98a:	7bfb      	ldrb	r3, [r7, #15]
 800a98c:	4618      	mov	r0, r3
 800a98e:	f000 f8fd 	bl	800ab8c <USBD_Get_USB_Status>
 800a992:	4603      	mov	r3, r0
 800a994:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a996:	7bbb      	ldrb	r3, [r7, #14]
}
 800a998:	4618      	mov	r0, r3
 800a99a:	3710      	adds	r7, #16
 800a99c:	46bd      	mov	sp, r7
 800a99e:	bd80      	pop	{r7, pc}

0800a9a0 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9a0:	b580      	push	{r7, lr}
 800a9a2:	b084      	sub	sp, #16
 800a9a4:	af00      	add	r7, sp, #0
 800a9a6:	6078      	str	r0, [r7, #4]
 800a9a8:	460b      	mov	r3, r1
 800a9aa:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ac:	2300      	movs	r3, #0
 800a9ae:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9b0:	2300      	movs	r3, #0
 800a9b2:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9ba:	78fa      	ldrb	r2, [r7, #3]
 800a9bc:	4611      	mov	r1, r2
 800a9be:	4618      	mov	r0, r3
 800a9c0:	f7f9 ffc2 	bl	8004948 <HAL_PCD_EP_SetStall>
 800a9c4:	4603      	mov	r3, r0
 800a9c6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800a9c8:	7bfb      	ldrb	r3, [r7, #15]
 800a9ca:	4618      	mov	r0, r3
 800a9cc:	f000 f8de 	bl	800ab8c <USBD_Get_USB_Status>
 800a9d0:	4603      	mov	r3, r0
 800a9d2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800a9d4:	7bbb      	ldrb	r3, [r7, #14]
}
 800a9d6:	4618      	mov	r0, r3
 800a9d8:	3710      	adds	r7, #16
 800a9da:	46bd      	mov	sp, r7
 800a9dc:	bd80      	pop	{r7, pc}

0800a9de <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800a9de:	b580      	push	{r7, lr}
 800a9e0:	b084      	sub	sp, #16
 800a9e2:	af00      	add	r7, sp, #0
 800a9e4:	6078      	str	r0, [r7, #4]
 800a9e6:	460b      	mov	r3, r1
 800a9e8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800a9ea:	2300      	movs	r3, #0
 800a9ec:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800a9f2:	687b      	ldr	r3, [r7, #4]
 800a9f4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800a9f8:	78fa      	ldrb	r2, [r7, #3]
 800a9fa:	4611      	mov	r1, r2
 800a9fc:	4618      	mov	r0, r3
 800a9fe:	f7fa f806 	bl	8004a0e <HAL_PCD_EP_ClrStall>
 800aa02:	4603      	mov	r3, r0
 800aa04:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa06:	7bfb      	ldrb	r3, [r7, #15]
 800aa08:	4618      	mov	r0, r3
 800aa0a:	f000 f8bf 	bl	800ab8c <USBD_Get_USB_Status>
 800aa0e:	4603      	mov	r3, r0
 800aa10:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aa12:	7bbb      	ldrb	r3, [r7, #14]
}
 800aa14:	4618      	mov	r0, r3
 800aa16:	3710      	adds	r7, #16
 800aa18:	46bd      	mov	sp, r7
 800aa1a:	bd80      	pop	{r7, pc}

0800aa1c <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800aa1c:	b480      	push	{r7}
 800aa1e:	b085      	sub	sp, #20
 800aa20:	af00      	add	r7, sp, #0
 800aa22:	6078      	str	r0, [r7, #4]
 800aa24:	460b      	mov	r3, r1
 800aa26:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800aa28:	687b      	ldr	r3, [r7, #4]
 800aa2a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa2e:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800aa30:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800aa34:	2b00      	cmp	r3, #0
 800aa36:	da0b      	bge.n	800aa50 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800aa38:	78fb      	ldrb	r3, [r7, #3]
 800aa3a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa3e:	68f9      	ldr	r1, [r7, #12]
 800aa40:	4613      	mov	r3, r2
 800aa42:	00db      	lsls	r3, r3, #3
 800aa44:	4413      	add	r3, r2
 800aa46:	009b      	lsls	r3, r3, #2
 800aa48:	440b      	add	r3, r1
 800aa4a:	3316      	adds	r3, #22
 800aa4c:	781b      	ldrb	r3, [r3, #0]
 800aa4e:	e00b      	b.n	800aa68 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800aa50:	78fb      	ldrb	r3, [r7, #3]
 800aa52:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800aa56:	68f9      	ldr	r1, [r7, #12]
 800aa58:	4613      	mov	r3, r2
 800aa5a:	00db      	lsls	r3, r3, #3
 800aa5c:	4413      	add	r3, r2
 800aa5e:	009b      	lsls	r3, r3, #2
 800aa60:	440b      	add	r3, r1
 800aa62:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800aa66:	781b      	ldrb	r3, [r3, #0]
  }
}
 800aa68:	4618      	mov	r0, r3
 800aa6a:	3714      	adds	r7, #20
 800aa6c:	46bd      	mov	sp, r7
 800aa6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aa72:	4770      	bx	lr

0800aa74 <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800aa74:	b580      	push	{r7, lr}
 800aa76:	b084      	sub	sp, #16
 800aa78:	af00      	add	r7, sp, #0
 800aa7a:	6078      	str	r0, [r7, #4]
 800aa7c:	460b      	mov	r3, r1
 800aa7e:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aa80:	2300      	movs	r3, #0
 800aa82:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aa84:	2300      	movs	r3, #0
 800aa86:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800aa88:	687b      	ldr	r3, [r7, #4]
 800aa8a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800aa8e:	78fa      	ldrb	r2, [r7, #3]
 800aa90:	4611      	mov	r1, r2
 800aa92:	4618      	mov	r0, r3
 800aa94:	f7f9 fdf3 	bl	800467e <HAL_PCD_SetAddress>
 800aa98:	4603      	mov	r3, r0
 800aa9a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aa9c:	7bfb      	ldrb	r3, [r7, #15]
 800aa9e:	4618      	mov	r0, r3
 800aaa0:	f000 f874 	bl	800ab8c <USBD_Get_USB_Status>
 800aaa4:	4603      	mov	r3, r0
 800aaa6:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800aaa8:	7bbb      	ldrb	r3, [r7, #14]
}
 800aaaa:	4618      	mov	r0, r3
 800aaac:	3710      	adds	r7, #16
 800aaae:	46bd      	mov	sp, r7
 800aab0:	bd80      	pop	{r7, pc}

0800aab2 <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aab2:	b580      	push	{r7, lr}
 800aab4:	b086      	sub	sp, #24
 800aab6:	af00      	add	r7, sp, #0
 800aab8:	60f8      	str	r0, [r7, #12]
 800aaba:	607a      	str	r2, [r7, #4]
 800aabc:	603b      	str	r3, [r7, #0]
 800aabe:	460b      	mov	r3, r1
 800aac0:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800aac2:	2300      	movs	r3, #0
 800aac4:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800aac6:	2300      	movs	r3, #0
 800aac8:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800aaca:	68fb      	ldr	r3, [r7, #12]
 800aacc:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800aad0:	7af9      	ldrb	r1, [r7, #11]
 800aad2:	683b      	ldr	r3, [r7, #0]
 800aad4:	687a      	ldr	r2, [r7, #4]
 800aad6:	f7f9 fefd 	bl	80048d4 <HAL_PCD_EP_Transmit>
 800aada:	4603      	mov	r3, r0
 800aadc:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800aade:	7dfb      	ldrb	r3, [r7, #23]
 800aae0:	4618      	mov	r0, r3
 800aae2:	f000 f853 	bl	800ab8c <USBD_Get_USB_Status>
 800aae6:	4603      	mov	r3, r0
 800aae8:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800aaea:	7dbb      	ldrb	r3, [r7, #22]
}
 800aaec:	4618      	mov	r0, r3
 800aaee:	3718      	adds	r7, #24
 800aaf0:	46bd      	mov	sp, r7
 800aaf2:	bd80      	pop	{r7, pc}

0800aaf4 <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800aaf4:	b580      	push	{r7, lr}
 800aaf6:	b086      	sub	sp, #24
 800aaf8:	af00      	add	r7, sp, #0
 800aafa:	60f8      	str	r0, [r7, #12]
 800aafc:	607a      	str	r2, [r7, #4]
 800aafe:	603b      	str	r3, [r7, #0]
 800ab00:	460b      	mov	r3, r1
 800ab02:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800ab04:	2300      	movs	r3, #0
 800ab06:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab08:	2300      	movs	r3, #0
 800ab0a:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800ab0c:	68fb      	ldr	r3, [r7, #12]
 800ab0e:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800ab12:	7af9      	ldrb	r1, [r7, #11]
 800ab14:	683b      	ldr	r3, [r7, #0]
 800ab16:	687a      	ldr	r2, [r7, #4]
 800ab18:	f7f9 fe89 	bl	800482e <HAL_PCD_EP_Receive>
 800ab1c:	4603      	mov	r3, r0
 800ab1e:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800ab20:	7dfb      	ldrb	r3, [r7, #23]
 800ab22:	4618      	mov	r0, r3
 800ab24:	f000 f832 	bl	800ab8c <USBD_Get_USB_Status>
 800ab28:	4603      	mov	r3, r0
 800ab2a:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800ab2c:	7dbb      	ldrb	r3, [r7, #22]
}
 800ab2e:	4618      	mov	r0, r3
 800ab30:	3718      	adds	r7, #24
 800ab32:	46bd      	mov	sp, r7
 800ab34:	bd80      	pop	{r7, pc}

0800ab36 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800ab36:	b580      	push	{r7, lr}
 800ab38:	b082      	sub	sp, #8
 800ab3a:	af00      	add	r7, sp, #0
 800ab3c:	6078      	str	r0, [r7, #4]
 800ab3e:	460b      	mov	r3, r1
 800ab40:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800ab42:	687b      	ldr	r3, [r7, #4]
 800ab44:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800ab48:	78fa      	ldrb	r2, [r7, #3]
 800ab4a:	4611      	mov	r1, r2
 800ab4c:	4618      	mov	r0, r3
 800ab4e:	f7f9 fea9 	bl	80048a4 <HAL_PCD_EP_GetRxCount>
 800ab52:	4603      	mov	r3, r0
}
 800ab54:	4618      	mov	r0, r3
 800ab56:	3708      	adds	r7, #8
 800ab58:	46bd      	mov	sp, r7
 800ab5a:	bd80      	pop	{r7, pc}

0800ab5c <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800ab5c:	b480      	push	{r7}
 800ab5e:	b083      	sub	sp, #12
 800ab60:	af00      	add	r7, sp, #0
 800ab62:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800ab64:	4b03      	ldr	r3, [pc, #12]	@ (800ab74 <USBD_static_malloc+0x18>)
}
 800ab66:	4618      	mov	r0, r3
 800ab68:	370c      	adds	r7, #12
 800ab6a:	46bd      	mov	sp, r7
 800ab6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab70:	4770      	bx	lr
 800ab72:	bf00      	nop
 800ab74:	20001ebc 	.word	0x20001ebc

0800ab78 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800ab78:	b480      	push	{r7}
 800ab7a:	b083      	sub	sp, #12
 800ab7c:	af00      	add	r7, sp, #0
 800ab7e:	6078      	str	r0, [r7, #4]

}
 800ab80:	bf00      	nop
 800ab82:	370c      	adds	r7, #12
 800ab84:	46bd      	mov	sp, r7
 800ab86:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab8a:	4770      	bx	lr

0800ab8c <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800ab8c:	b480      	push	{r7}
 800ab8e:	b085      	sub	sp, #20
 800ab90:	af00      	add	r7, sp, #0
 800ab92:	4603      	mov	r3, r0
 800ab94:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800ab96:	2300      	movs	r3, #0
 800ab98:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800ab9a:	79fb      	ldrb	r3, [r7, #7]
 800ab9c:	2b03      	cmp	r3, #3
 800ab9e:	d817      	bhi.n	800abd0 <USBD_Get_USB_Status+0x44>
 800aba0:	a201      	add	r2, pc, #4	@ (adr r2, 800aba8 <USBD_Get_USB_Status+0x1c>)
 800aba2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800aba6:	bf00      	nop
 800aba8:	0800abb9 	.word	0x0800abb9
 800abac:	0800abbf 	.word	0x0800abbf
 800abb0:	0800abc5 	.word	0x0800abc5
 800abb4:	0800abcb 	.word	0x0800abcb
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800abb8:	2300      	movs	r3, #0
 800abba:	73fb      	strb	r3, [r7, #15]
    break;
 800abbc:	e00b      	b.n	800abd6 <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800abbe:	2303      	movs	r3, #3
 800abc0:	73fb      	strb	r3, [r7, #15]
    break;
 800abc2:	e008      	b.n	800abd6 <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800abc4:	2301      	movs	r3, #1
 800abc6:	73fb      	strb	r3, [r7, #15]
    break;
 800abc8:	e005      	b.n	800abd6 <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800abca:	2303      	movs	r3, #3
 800abcc:	73fb      	strb	r3, [r7, #15]
    break;
 800abce:	e002      	b.n	800abd6 <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800abd0:	2303      	movs	r3, #3
 800abd2:	73fb      	strb	r3, [r7, #15]
    break;
 800abd4:	bf00      	nop
  }
  return usb_status;
 800abd6:	7bfb      	ldrb	r3, [r7, #15]
}
 800abd8:	4618      	mov	r0, r3
 800abda:	3714      	adds	r7, #20
 800abdc:	46bd      	mov	sp, r7
 800abde:	f85d 7b04 	ldr.w	r7, [sp], #4
 800abe2:	4770      	bx	lr

0800abe4 <__cvt>:
 800abe4:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800abe8:	ec57 6b10 	vmov	r6, r7, d0
 800abec:	2f00      	cmp	r7, #0
 800abee:	460c      	mov	r4, r1
 800abf0:	4619      	mov	r1, r3
 800abf2:	463b      	mov	r3, r7
 800abf4:	bfbb      	ittet	lt
 800abf6:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800abfa:	461f      	movlt	r7, r3
 800abfc:	2300      	movge	r3, #0
 800abfe:	232d      	movlt	r3, #45	@ 0x2d
 800ac00:	700b      	strb	r3, [r1, #0]
 800ac02:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ac04:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ac08:	4691      	mov	r9, r2
 800ac0a:	f023 0820 	bic.w	r8, r3, #32
 800ac0e:	bfbc      	itt	lt
 800ac10:	4632      	movlt	r2, r6
 800ac12:	4616      	movlt	r6, r2
 800ac14:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac18:	d005      	beq.n	800ac26 <__cvt+0x42>
 800ac1a:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800ac1e:	d100      	bne.n	800ac22 <__cvt+0x3e>
 800ac20:	3401      	adds	r4, #1
 800ac22:	2102      	movs	r1, #2
 800ac24:	e000      	b.n	800ac28 <__cvt+0x44>
 800ac26:	2103      	movs	r1, #3
 800ac28:	ab03      	add	r3, sp, #12
 800ac2a:	9301      	str	r3, [sp, #4]
 800ac2c:	ab02      	add	r3, sp, #8
 800ac2e:	9300      	str	r3, [sp, #0]
 800ac30:	ec47 6b10 	vmov	d0, r6, r7
 800ac34:	4653      	mov	r3, sl
 800ac36:	4622      	mov	r2, r4
 800ac38:	f001 f8aa 	bl	800bd90 <_dtoa_r>
 800ac3c:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800ac40:	4605      	mov	r5, r0
 800ac42:	d119      	bne.n	800ac78 <__cvt+0x94>
 800ac44:	f019 0f01 	tst.w	r9, #1
 800ac48:	d00e      	beq.n	800ac68 <__cvt+0x84>
 800ac4a:	eb00 0904 	add.w	r9, r0, r4
 800ac4e:	2200      	movs	r2, #0
 800ac50:	2300      	movs	r3, #0
 800ac52:	4630      	mov	r0, r6
 800ac54:	4639      	mov	r1, r7
 800ac56:	f7f5 ff37 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac5a:	b108      	cbz	r0, 800ac60 <__cvt+0x7c>
 800ac5c:	f8cd 900c 	str.w	r9, [sp, #12]
 800ac60:	2230      	movs	r2, #48	@ 0x30
 800ac62:	9b03      	ldr	r3, [sp, #12]
 800ac64:	454b      	cmp	r3, r9
 800ac66:	d31e      	bcc.n	800aca6 <__cvt+0xc2>
 800ac68:	9b03      	ldr	r3, [sp, #12]
 800ac6a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac6c:	1b5b      	subs	r3, r3, r5
 800ac6e:	4628      	mov	r0, r5
 800ac70:	6013      	str	r3, [r2, #0]
 800ac72:	b004      	add	sp, #16
 800ac74:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac78:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac7c:	eb00 0904 	add.w	r9, r0, r4
 800ac80:	d1e5      	bne.n	800ac4e <__cvt+0x6a>
 800ac82:	7803      	ldrb	r3, [r0, #0]
 800ac84:	2b30      	cmp	r3, #48	@ 0x30
 800ac86:	d10a      	bne.n	800ac9e <__cvt+0xba>
 800ac88:	2200      	movs	r2, #0
 800ac8a:	2300      	movs	r3, #0
 800ac8c:	4630      	mov	r0, r6
 800ac8e:	4639      	mov	r1, r7
 800ac90:	f7f5 ff1a 	bl	8000ac8 <__aeabi_dcmpeq>
 800ac94:	b918      	cbnz	r0, 800ac9e <__cvt+0xba>
 800ac96:	f1c4 0401 	rsb	r4, r4, #1
 800ac9a:	f8ca 4000 	str.w	r4, [sl]
 800ac9e:	f8da 3000 	ldr.w	r3, [sl]
 800aca2:	4499      	add	r9, r3
 800aca4:	e7d3      	b.n	800ac4e <__cvt+0x6a>
 800aca6:	1c59      	adds	r1, r3, #1
 800aca8:	9103      	str	r1, [sp, #12]
 800acaa:	701a      	strb	r2, [r3, #0]
 800acac:	e7d9      	b.n	800ac62 <__cvt+0x7e>

0800acae <__exponent>:
 800acae:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800acb0:	2900      	cmp	r1, #0
 800acb2:	bfba      	itte	lt
 800acb4:	4249      	neglt	r1, r1
 800acb6:	232d      	movlt	r3, #45	@ 0x2d
 800acb8:	232b      	movge	r3, #43	@ 0x2b
 800acba:	2909      	cmp	r1, #9
 800acbc:	7002      	strb	r2, [r0, #0]
 800acbe:	7043      	strb	r3, [r0, #1]
 800acc0:	dd29      	ble.n	800ad16 <__exponent+0x68>
 800acc2:	f10d 0307 	add.w	r3, sp, #7
 800acc6:	461d      	mov	r5, r3
 800acc8:	270a      	movs	r7, #10
 800acca:	461a      	mov	r2, r3
 800accc:	fbb1 f6f7 	udiv	r6, r1, r7
 800acd0:	fb07 1416 	mls	r4, r7, r6, r1
 800acd4:	3430      	adds	r4, #48	@ 0x30
 800acd6:	f802 4c01 	strb.w	r4, [r2, #-1]
 800acda:	460c      	mov	r4, r1
 800acdc:	2c63      	cmp	r4, #99	@ 0x63
 800acde:	f103 33ff 	add.w	r3, r3, #4294967295
 800ace2:	4631      	mov	r1, r6
 800ace4:	dcf1      	bgt.n	800acca <__exponent+0x1c>
 800ace6:	3130      	adds	r1, #48	@ 0x30
 800ace8:	1e94      	subs	r4, r2, #2
 800acea:	f803 1c01 	strb.w	r1, [r3, #-1]
 800acee:	1c41      	adds	r1, r0, #1
 800acf0:	4623      	mov	r3, r4
 800acf2:	42ab      	cmp	r3, r5
 800acf4:	d30a      	bcc.n	800ad0c <__exponent+0x5e>
 800acf6:	f10d 0309 	add.w	r3, sp, #9
 800acfa:	1a9b      	subs	r3, r3, r2
 800acfc:	42ac      	cmp	r4, r5
 800acfe:	bf88      	it	hi
 800ad00:	2300      	movhi	r3, #0
 800ad02:	3302      	adds	r3, #2
 800ad04:	4403      	add	r3, r0
 800ad06:	1a18      	subs	r0, r3, r0
 800ad08:	b003      	add	sp, #12
 800ad0a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ad0c:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ad10:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ad14:	e7ed      	b.n	800acf2 <__exponent+0x44>
 800ad16:	2330      	movs	r3, #48	@ 0x30
 800ad18:	3130      	adds	r1, #48	@ 0x30
 800ad1a:	7083      	strb	r3, [r0, #2]
 800ad1c:	70c1      	strb	r1, [r0, #3]
 800ad1e:	1d03      	adds	r3, r0, #4
 800ad20:	e7f1      	b.n	800ad06 <__exponent+0x58>
	...

0800ad24 <_printf_float>:
 800ad24:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ad28:	b08d      	sub	sp, #52	@ 0x34
 800ad2a:	460c      	mov	r4, r1
 800ad2c:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ad30:	4616      	mov	r6, r2
 800ad32:	461f      	mov	r7, r3
 800ad34:	4605      	mov	r5, r0
 800ad36:	f000 ff17 	bl	800bb68 <_localeconv_r>
 800ad3a:	6803      	ldr	r3, [r0, #0]
 800ad3c:	9304      	str	r3, [sp, #16]
 800ad3e:	4618      	mov	r0, r3
 800ad40:	f7f5 fa96 	bl	8000270 <strlen>
 800ad44:	2300      	movs	r3, #0
 800ad46:	930a      	str	r3, [sp, #40]	@ 0x28
 800ad48:	f8d8 3000 	ldr.w	r3, [r8]
 800ad4c:	9005      	str	r0, [sp, #20]
 800ad4e:	3307      	adds	r3, #7
 800ad50:	f023 0307 	bic.w	r3, r3, #7
 800ad54:	f103 0208 	add.w	r2, r3, #8
 800ad58:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ad5c:	f8d4 b000 	ldr.w	fp, [r4]
 800ad60:	f8c8 2000 	str.w	r2, [r8]
 800ad64:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ad68:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ad6c:	9307      	str	r3, [sp, #28]
 800ad6e:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad72:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ad76:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad7a:	4b9c      	ldr	r3, [pc, #624]	@ (800afec <_printf_float+0x2c8>)
 800ad7c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad80:	f7f5 fed4 	bl	8000b2c <__aeabi_dcmpun>
 800ad84:	bb70      	cbnz	r0, 800ade4 <_printf_float+0xc0>
 800ad86:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad8a:	4b98      	ldr	r3, [pc, #608]	@ (800afec <_printf_float+0x2c8>)
 800ad8c:	f04f 32ff 	mov.w	r2, #4294967295
 800ad90:	f7f5 feae 	bl	8000af0 <__aeabi_dcmple>
 800ad94:	bb30      	cbnz	r0, 800ade4 <_printf_float+0xc0>
 800ad96:	2200      	movs	r2, #0
 800ad98:	2300      	movs	r3, #0
 800ad9a:	4640      	mov	r0, r8
 800ad9c:	4649      	mov	r1, r9
 800ad9e:	f7f5 fe9d 	bl	8000adc <__aeabi_dcmplt>
 800ada2:	b110      	cbz	r0, 800adaa <_printf_float+0x86>
 800ada4:	232d      	movs	r3, #45	@ 0x2d
 800ada6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800adaa:	4a91      	ldr	r2, [pc, #580]	@ (800aff0 <_printf_float+0x2cc>)
 800adac:	4b91      	ldr	r3, [pc, #580]	@ (800aff4 <_printf_float+0x2d0>)
 800adae:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800adb2:	bf8c      	ite	hi
 800adb4:	4690      	movhi	r8, r2
 800adb6:	4698      	movls	r8, r3
 800adb8:	2303      	movs	r3, #3
 800adba:	6123      	str	r3, [r4, #16]
 800adbc:	f02b 0304 	bic.w	r3, fp, #4
 800adc0:	6023      	str	r3, [r4, #0]
 800adc2:	f04f 0900 	mov.w	r9, #0
 800adc6:	9700      	str	r7, [sp, #0]
 800adc8:	4633      	mov	r3, r6
 800adca:	aa0b      	add	r2, sp, #44	@ 0x2c
 800adcc:	4621      	mov	r1, r4
 800adce:	4628      	mov	r0, r5
 800add0:	f000 f9d2 	bl	800b178 <_printf_common>
 800add4:	3001      	adds	r0, #1
 800add6:	f040 808d 	bne.w	800aef4 <_printf_float+0x1d0>
 800adda:	f04f 30ff 	mov.w	r0, #4294967295
 800adde:	b00d      	add	sp, #52	@ 0x34
 800ade0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ade4:	4642      	mov	r2, r8
 800ade6:	464b      	mov	r3, r9
 800ade8:	4640      	mov	r0, r8
 800adea:	4649      	mov	r1, r9
 800adec:	f7f5 fe9e 	bl	8000b2c <__aeabi_dcmpun>
 800adf0:	b140      	cbz	r0, 800ae04 <_printf_float+0xe0>
 800adf2:	464b      	mov	r3, r9
 800adf4:	2b00      	cmp	r3, #0
 800adf6:	bfbc      	itt	lt
 800adf8:	232d      	movlt	r3, #45	@ 0x2d
 800adfa:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800adfe:	4a7e      	ldr	r2, [pc, #504]	@ (800aff8 <_printf_float+0x2d4>)
 800ae00:	4b7e      	ldr	r3, [pc, #504]	@ (800affc <_printf_float+0x2d8>)
 800ae02:	e7d4      	b.n	800adae <_printf_float+0x8a>
 800ae04:	6863      	ldr	r3, [r4, #4]
 800ae06:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ae0a:	9206      	str	r2, [sp, #24]
 800ae0c:	1c5a      	adds	r2, r3, #1
 800ae0e:	d13b      	bne.n	800ae88 <_printf_float+0x164>
 800ae10:	2306      	movs	r3, #6
 800ae12:	6063      	str	r3, [r4, #4]
 800ae14:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ae18:	2300      	movs	r3, #0
 800ae1a:	6022      	str	r2, [r4, #0]
 800ae1c:	9303      	str	r3, [sp, #12]
 800ae1e:	ab0a      	add	r3, sp, #40	@ 0x28
 800ae20:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ae24:	ab09      	add	r3, sp, #36	@ 0x24
 800ae26:	9300      	str	r3, [sp, #0]
 800ae28:	6861      	ldr	r1, [r4, #4]
 800ae2a:	ec49 8b10 	vmov	d0, r8, r9
 800ae2e:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ae32:	4628      	mov	r0, r5
 800ae34:	f7ff fed6 	bl	800abe4 <__cvt>
 800ae38:	9b06      	ldr	r3, [sp, #24]
 800ae3a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ae3c:	2b47      	cmp	r3, #71	@ 0x47
 800ae3e:	4680      	mov	r8, r0
 800ae40:	d129      	bne.n	800ae96 <_printf_float+0x172>
 800ae42:	1cc8      	adds	r0, r1, #3
 800ae44:	db02      	blt.n	800ae4c <_printf_float+0x128>
 800ae46:	6863      	ldr	r3, [r4, #4]
 800ae48:	4299      	cmp	r1, r3
 800ae4a:	dd41      	ble.n	800aed0 <_printf_float+0x1ac>
 800ae4c:	f1aa 0a02 	sub.w	sl, sl, #2
 800ae50:	fa5f fa8a 	uxtb.w	sl, sl
 800ae54:	3901      	subs	r1, #1
 800ae56:	4652      	mov	r2, sl
 800ae58:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ae5c:	9109      	str	r1, [sp, #36]	@ 0x24
 800ae5e:	f7ff ff26 	bl	800acae <__exponent>
 800ae62:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ae64:	1813      	adds	r3, r2, r0
 800ae66:	2a01      	cmp	r2, #1
 800ae68:	4681      	mov	r9, r0
 800ae6a:	6123      	str	r3, [r4, #16]
 800ae6c:	dc02      	bgt.n	800ae74 <_printf_float+0x150>
 800ae6e:	6822      	ldr	r2, [r4, #0]
 800ae70:	07d2      	lsls	r2, r2, #31
 800ae72:	d501      	bpl.n	800ae78 <_printf_float+0x154>
 800ae74:	3301      	adds	r3, #1
 800ae76:	6123      	str	r3, [r4, #16]
 800ae78:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ae7c:	2b00      	cmp	r3, #0
 800ae7e:	d0a2      	beq.n	800adc6 <_printf_float+0xa2>
 800ae80:	232d      	movs	r3, #45	@ 0x2d
 800ae82:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae86:	e79e      	b.n	800adc6 <_printf_float+0xa2>
 800ae88:	9a06      	ldr	r2, [sp, #24]
 800ae8a:	2a47      	cmp	r2, #71	@ 0x47
 800ae8c:	d1c2      	bne.n	800ae14 <_printf_float+0xf0>
 800ae8e:	2b00      	cmp	r3, #0
 800ae90:	d1c0      	bne.n	800ae14 <_printf_float+0xf0>
 800ae92:	2301      	movs	r3, #1
 800ae94:	e7bd      	b.n	800ae12 <_printf_float+0xee>
 800ae96:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae9a:	d9db      	bls.n	800ae54 <_printf_float+0x130>
 800ae9c:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800aea0:	d118      	bne.n	800aed4 <_printf_float+0x1b0>
 800aea2:	2900      	cmp	r1, #0
 800aea4:	6863      	ldr	r3, [r4, #4]
 800aea6:	dd0b      	ble.n	800aec0 <_printf_float+0x19c>
 800aea8:	6121      	str	r1, [r4, #16]
 800aeaa:	b913      	cbnz	r3, 800aeb2 <_printf_float+0x18e>
 800aeac:	6822      	ldr	r2, [r4, #0]
 800aeae:	07d0      	lsls	r0, r2, #31
 800aeb0:	d502      	bpl.n	800aeb8 <_printf_float+0x194>
 800aeb2:	3301      	adds	r3, #1
 800aeb4:	440b      	add	r3, r1
 800aeb6:	6123      	str	r3, [r4, #16]
 800aeb8:	65a1      	str	r1, [r4, #88]	@ 0x58
 800aeba:	f04f 0900 	mov.w	r9, #0
 800aebe:	e7db      	b.n	800ae78 <_printf_float+0x154>
 800aec0:	b913      	cbnz	r3, 800aec8 <_printf_float+0x1a4>
 800aec2:	6822      	ldr	r2, [r4, #0]
 800aec4:	07d2      	lsls	r2, r2, #31
 800aec6:	d501      	bpl.n	800aecc <_printf_float+0x1a8>
 800aec8:	3302      	adds	r3, #2
 800aeca:	e7f4      	b.n	800aeb6 <_printf_float+0x192>
 800aecc:	2301      	movs	r3, #1
 800aece:	e7f2      	b.n	800aeb6 <_printf_float+0x192>
 800aed0:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800aed4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800aed6:	4299      	cmp	r1, r3
 800aed8:	db05      	blt.n	800aee6 <_printf_float+0x1c2>
 800aeda:	6823      	ldr	r3, [r4, #0]
 800aedc:	6121      	str	r1, [r4, #16]
 800aede:	07d8      	lsls	r0, r3, #31
 800aee0:	d5ea      	bpl.n	800aeb8 <_printf_float+0x194>
 800aee2:	1c4b      	adds	r3, r1, #1
 800aee4:	e7e7      	b.n	800aeb6 <_printf_float+0x192>
 800aee6:	2900      	cmp	r1, #0
 800aee8:	bfd4      	ite	le
 800aeea:	f1c1 0202 	rsble	r2, r1, #2
 800aeee:	2201      	movgt	r2, #1
 800aef0:	4413      	add	r3, r2
 800aef2:	e7e0      	b.n	800aeb6 <_printf_float+0x192>
 800aef4:	6823      	ldr	r3, [r4, #0]
 800aef6:	055a      	lsls	r2, r3, #21
 800aef8:	d407      	bmi.n	800af0a <_printf_float+0x1e6>
 800aefa:	6923      	ldr	r3, [r4, #16]
 800aefc:	4642      	mov	r2, r8
 800aefe:	4631      	mov	r1, r6
 800af00:	4628      	mov	r0, r5
 800af02:	47b8      	blx	r7
 800af04:	3001      	adds	r0, #1
 800af06:	d12b      	bne.n	800af60 <_printf_float+0x23c>
 800af08:	e767      	b.n	800adda <_printf_float+0xb6>
 800af0a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800af0e:	f240 80dd 	bls.w	800b0cc <_printf_float+0x3a8>
 800af12:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800af16:	2200      	movs	r2, #0
 800af18:	2300      	movs	r3, #0
 800af1a:	f7f5 fdd5 	bl	8000ac8 <__aeabi_dcmpeq>
 800af1e:	2800      	cmp	r0, #0
 800af20:	d033      	beq.n	800af8a <_printf_float+0x266>
 800af22:	4a37      	ldr	r2, [pc, #220]	@ (800b000 <_printf_float+0x2dc>)
 800af24:	2301      	movs	r3, #1
 800af26:	4631      	mov	r1, r6
 800af28:	4628      	mov	r0, r5
 800af2a:	47b8      	blx	r7
 800af2c:	3001      	adds	r0, #1
 800af2e:	f43f af54 	beq.w	800adda <_printf_float+0xb6>
 800af32:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800af36:	4543      	cmp	r3, r8
 800af38:	db02      	blt.n	800af40 <_printf_float+0x21c>
 800af3a:	6823      	ldr	r3, [r4, #0]
 800af3c:	07d8      	lsls	r0, r3, #31
 800af3e:	d50f      	bpl.n	800af60 <_printf_float+0x23c>
 800af40:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af44:	4631      	mov	r1, r6
 800af46:	4628      	mov	r0, r5
 800af48:	47b8      	blx	r7
 800af4a:	3001      	adds	r0, #1
 800af4c:	f43f af45 	beq.w	800adda <_printf_float+0xb6>
 800af50:	f04f 0900 	mov.w	r9, #0
 800af54:	f108 38ff 	add.w	r8, r8, #4294967295
 800af58:	f104 0a1a 	add.w	sl, r4, #26
 800af5c:	45c8      	cmp	r8, r9
 800af5e:	dc09      	bgt.n	800af74 <_printf_float+0x250>
 800af60:	6823      	ldr	r3, [r4, #0]
 800af62:	079b      	lsls	r3, r3, #30
 800af64:	f100 8103 	bmi.w	800b16e <_printf_float+0x44a>
 800af68:	68e0      	ldr	r0, [r4, #12]
 800af6a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af6c:	4298      	cmp	r0, r3
 800af6e:	bfb8      	it	lt
 800af70:	4618      	movlt	r0, r3
 800af72:	e734      	b.n	800adde <_printf_float+0xba>
 800af74:	2301      	movs	r3, #1
 800af76:	4652      	mov	r2, sl
 800af78:	4631      	mov	r1, r6
 800af7a:	4628      	mov	r0, r5
 800af7c:	47b8      	blx	r7
 800af7e:	3001      	adds	r0, #1
 800af80:	f43f af2b 	beq.w	800adda <_printf_float+0xb6>
 800af84:	f109 0901 	add.w	r9, r9, #1
 800af88:	e7e8      	b.n	800af5c <_printf_float+0x238>
 800af8a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af8c:	2b00      	cmp	r3, #0
 800af8e:	dc39      	bgt.n	800b004 <_printf_float+0x2e0>
 800af90:	4a1b      	ldr	r2, [pc, #108]	@ (800b000 <_printf_float+0x2dc>)
 800af92:	2301      	movs	r3, #1
 800af94:	4631      	mov	r1, r6
 800af96:	4628      	mov	r0, r5
 800af98:	47b8      	blx	r7
 800af9a:	3001      	adds	r0, #1
 800af9c:	f43f af1d 	beq.w	800adda <_printf_float+0xb6>
 800afa0:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800afa4:	ea59 0303 	orrs.w	r3, r9, r3
 800afa8:	d102      	bne.n	800afb0 <_printf_float+0x28c>
 800afaa:	6823      	ldr	r3, [r4, #0]
 800afac:	07d9      	lsls	r1, r3, #31
 800afae:	d5d7      	bpl.n	800af60 <_printf_float+0x23c>
 800afb0:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800afb4:	4631      	mov	r1, r6
 800afb6:	4628      	mov	r0, r5
 800afb8:	47b8      	blx	r7
 800afba:	3001      	adds	r0, #1
 800afbc:	f43f af0d 	beq.w	800adda <_printf_float+0xb6>
 800afc0:	f04f 0a00 	mov.w	sl, #0
 800afc4:	f104 0b1a 	add.w	fp, r4, #26
 800afc8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afca:	425b      	negs	r3, r3
 800afcc:	4553      	cmp	r3, sl
 800afce:	dc01      	bgt.n	800afd4 <_printf_float+0x2b0>
 800afd0:	464b      	mov	r3, r9
 800afd2:	e793      	b.n	800aefc <_printf_float+0x1d8>
 800afd4:	2301      	movs	r3, #1
 800afd6:	465a      	mov	r2, fp
 800afd8:	4631      	mov	r1, r6
 800afda:	4628      	mov	r0, r5
 800afdc:	47b8      	blx	r7
 800afde:	3001      	adds	r0, #1
 800afe0:	f43f aefb 	beq.w	800adda <_printf_float+0xb6>
 800afe4:	f10a 0a01 	add.w	sl, sl, #1
 800afe8:	e7ee      	b.n	800afc8 <_printf_float+0x2a4>
 800afea:	bf00      	nop
 800afec:	7fefffff 	.word	0x7fefffff
 800aff0:	08010154 	.word	0x08010154
 800aff4:	08010150 	.word	0x08010150
 800aff8:	0801015c 	.word	0x0801015c
 800affc:	08010158 	.word	0x08010158
 800b000:	08010296 	.word	0x08010296
 800b004:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b006:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b00a:	4553      	cmp	r3, sl
 800b00c:	bfa8      	it	ge
 800b00e:	4653      	movge	r3, sl
 800b010:	2b00      	cmp	r3, #0
 800b012:	4699      	mov	r9, r3
 800b014:	dc36      	bgt.n	800b084 <_printf_float+0x360>
 800b016:	f04f 0b00 	mov.w	fp, #0
 800b01a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b01e:	f104 021a 	add.w	r2, r4, #26
 800b022:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800b024:	9306      	str	r3, [sp, #24]
 800b026:	eba3 0309 	sub.w	r3, r3, r9
 800b02a:	455b      	cmp	r3, fp
 800b02c:	dc31      	bgt.n	800b092 <_printf_float+0x36e>
 800b02e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b030:	459a      	cmp	sl, r3
 800b032:	dc3a      	bgt.n	800b0aa <_printf_float+0x386>
 800b034:	6823      	ldr	r3, [r4, #0]
 800b036:	07da      	lsls	r2, r3, #31
 800b038:	d437      	bmi.n	800b0aa <_printf_float+0x386>
 800b03a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b03c:	ebaa 0903 	sub.w	r9, sl, r3
 800b040:	9b06      	ldr	r3, [sp, #24]
 800b042:	ebaa 0303 	sub.w	r3, sl, r3
 800b046:	4599      	cmp	r9, r3
 800b048:	bfa8      	it	ge
 800b04a:	4699      	movge	r9, r3
 800b04c:	f1b9 0f00 	cmp.w	r9, #0
 800b050:	dc33      	bgt.n	800b0ba <_printf_float+0x396>
 800b052:	f04f 0800 	mov.w	r8, #0
 800b056:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800b05a:	f104 0b1a 	add.w	fp, r4, #26
 800b05e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800b060:	ebaa 0303 	sub.w	r3, sl, r3
 800b064:	eba3 0309 	sub.w	r3, r3, r9
 800b068:	4543      	cmp	r3, r8
 800b06a:	f77f af79 	ble.w	800af60 <_printf_float+0x23c>
 800b06e:	2301      	movs	r3, #1
 800b070:	465a      	mov	r2, fp
 800b072:	4631      	mov	r1, r6
 800b074:	4628      	mov	r0, r5
 800b076:	47b8      	blx	r7
 800b078:	3001      	adds	r0, #1
 800b07a:	f43f aeae 	beq.w	800adda <_printf_float+0xb6>
 800b07e:	f108 0801 	add.w	r8, r8, #1
 800b082:	e7ec      	b.n	800b05e <_printf_float+0x33a>
 800b084:	4642      	mov	r2, r8
 800b086:	4631      	mov	r1, r6
 800b088:	4628      	mov	r0, r5
 800b08a:	47b8      	blx	r7
 800b08c:	3001      	adds	r0, #1
 800b08e:	d1c2      	bne.n	800b016 <_printf_float+0x2f2>
 800b090:	e6a3      	b.n	800adda <_printf_float+0xb6>
 800b092:	2301      	movs	r3, #1
 800b094:	4631      	mov	r1, r6
 800b096:	4628      	mov	r0, r5
 800b098:	9206      	str	r2, [sp, #24]
 800b09a:	47b8      	blx	r7
 800b09c:	3001      	adds	r0, #1
 800b09e:	f43f ae9c 	beq.w	800adda <_printf_float+0xb6>
 800b0a2:	9a06      	ldr	r2, [sp, #24]
 800b0a4:	f10b 0b01 	add.w	fp, fp, #1
 800b0a8:	e7bb      	b.n	800b022 <_printf_float+0x2fe>
 800b0aa:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ae:	4631      	mov	r1, r6
 800b0b0:	4628      	mov	r0, r5
 800b0b2:	47b8      	blx	r7
 800b0b4:	3001      	adds	r0, #1
 800b0b6:	d1c0      	bne.n	800b03a <_printf_float+0x316>
 800b0b8:	e68f      	b.n	800adda <_printf_float+0xb6>
 800b0ba:	9a06      	ldr	r2, [sp, #24]
 800b0bc:	464b      	mov	r3, r9
 800b0be:	4442      	add	r2, r8
 800b0c0:	4631      	mov	r1, r6
 800b0c2:	4628      	mov	r0, r5
 800b0c4:	47b8      	blx	r7
 800b0c6:	3001      	adds	r0, #1
 800b0c8:	d1c3      	bne.n	800b052 <_printf_float+0x32e>
 800b0ca:	e686      	b.n	800adda <_printf_float+0xb6>
 800b0cc:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b0d0:	f1ba 0f01 	cmp.w	sl, #1
 800b0d4:	dc01      	bgt.n	800b0da <_printf_float+0x3b6>
 800b0d6:	07db      	lsls	r3, r3, #31
 800b0d8:	d536      	bpl.n	800b148 <_printf_float+0x424>
 800b0da:	2301      	movs	r3, #1
 800b0dc:	4642      	mov	r2, r8
 800b0de:	4631      	mov	r1, r6
 800b0e0:	4628      	mov	r0, r5
 800b0e2:	47b8      	blx	r7
 800b0e4:	3001      	adds	r0, #1
 800b0e6:	f43f ae78 	beq.w	800adda <_printf_float+0xb6>
 800b0ea:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b0ee:	4631      	mov	r1, r6
 800b0f0:	4628      	mov	r0, r5
 800b0f2:	47b8      	blx	r7
 800b0f4:	3001      	adds	r0, #1
 800b0f6:	f43f ae70 	beq.w	800adda <_printf_float+0xb6>
 800b0fa:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b0fe:	2200      	movs	r2, #0
 800b100:	2300      	movs	r3, #0
 800b102:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b106:	f7f5 fcdf 	bl	8000ac8 <__aeabi_dcmpeq>
 800b10a:	b9c0      	cbnz	r0, 800b13e <_printf_float+0x41a>
 800b10c:	4653      	mov	r3, sl
 800b10e:	f108 0201 	add.w	r2, r8, #1
 800b112:	4631      	mov	r1, r6
 800b114:	4628      	mov	r0, r5
 800b116:	47b8      	blx	r7
 800b118:	3001      	adds	r0, #1
 800b11a:	d10c      	bne.n	800b136 <_printf_float+0x412>
 800b11c:	e65d      	b.n	800adda <_printf_float+0xb6>
 800b11e:	2301      	movs	r3, #1
 800b120:	465a      	mov	r2, fp
 800b122:	4631      	mov	r1, r6
 800b124:	4628      	mov	r0, r5
 800b126:	47b8      	blx	r7
 800b128:	3001      	adds	r0, #1
 800b12a:	f43f ae56 	beq.w	800adda <_printf_float+0xb6>
 800b12e:	f108 0801 	add.w	r8, r8, #1
 800b132:	45d0      	cmp	r8, sl
 800b134:	dbf3      	blt.n	800b11e <_printf_float+0x3fa>
 800b136:	464b      	mov	r3, r9
 800b138:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b13c:	e6df      	b.n	800aefe <_printf_float+0x1da>
 800b13e:	f04f 0800 	mov.w	r8, #0
 800b142:	f104 0b1a 	add.w	fp, r4, #26
 800b146:	e7f4      	b.n	800b132 <_printf_float+0x40e>
 800b148:	2301      	movs	r3, #1
 800b14a:	4642      	mov	r2, r8
 800b14c:	e7e1      	b.n	800b112 <_printf_float+0x3ee>
 800b14e:	2301      	movs	r3, #1
 800b150:	464a      	mov	r2, r9
 800b152:	4631      	mov	r1, r6
 800b154:	4628      	mov	r0, r5
 800b156:	47b8      	blx	r7
 800b158:	3001      	adds	r0, #1
 800b15a:	f43f ae3e 	beq.w	800adda <_printf_float+0xb6>
 800b15e:	f108 0801 	add.w	r8, r8, #1
 800b162:	68e3      	ldr	r3, [r4, #12]
 800b164:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b166:	1a5b      	subs	r3, r3, r1
 800b168:	4543      	cmp	r3, r8
 800b16a:	dcf0      	bgt.n	800b14e <_printf_float+0x42a>
 800b16c:	e6fc      	b.n	800af68 <_printf_float+0x244>
 800b16e:	f04f 0800 	mov.w	r8, #0
 800b172:	f104 0919 	add.w	r9, r4, #25
 800b176:	e7f4      	b.n	800b162 <_printf_float+0x43e>

0800b178 <_printf_common>:
 800b178:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b17c:	4616      	mov	r6, r2
 800b17e:	4698      	mov	r8, r3
 800b180:	688a      	ldr	r2, [r1, #8]
 800b182:	690b      	ldr	r3, [r1, #16]
 800b184:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b188:	4293      	cmp	r3, r2
 800b18a:	bfb8      	it	lt
 800b18c:	4613      	movlt	r3, r2
 800b18e:	6033      	str	r3, [r6, #0]
 800b190:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b194:	4607      	mov	r7, r0
 800b196:	460c      	mov	r4, r1
 800b198:	b10a      	cbz	r2, 800b19e <_printf_common+0x26>
 800b19a:	3301      	adds	r3, #1
 800b19c:	6033      	str	r3, [r6, #0]
 800b19e:	6823      	ldr	r3, [r4, #0]
 800b1a0:	0699      	lsls	r1, r3, #26
 800b1a2:	bf42      	ittt	mi
 800b1a4:	6833      	ldrmi	r3, [r6, #0]
 800b1a6:	3302      	addmi	r3, #2
 800b1a8:	6033      	strmi	r3, [r6, #0]
 800b1aa:	6825      	ldr	r5, [r4, #0]
 800b1ac:	f015 0506 	ands.w	r5, r5, #6
 800b1b0:	d106      	bne.n	800b1c0 <_printf_common+0x48>
 800b1b2:	f104 0a19 	add.w	sl, r4, #25
 800b1b6:	68e3      	ldr	r3, [r4, #12]
 800b1b8:	6832      	ldr	r2, [r6, #0]
 800b1ba:	1a9b      	subs	r3, r3, r2
 800b1bc:	42ab      	cmp	r3, r5
 800b1be:	dc26      	bgt.n	800b20e <_printf_common+0x96>
 800b1c0:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b1c4:	6822      	ldr	r2, [r4, #0]
 800b1c6:	3b00      	subs	r3, #0
 800b1c8:	bf18      	it	ne
 800b1ca:	2301      	movne	r3, #1
 800b1cc:	0692      	lsls	r2, r2, #26
 800b1ce:	d42b      	bmi.n	800b228 <_printf_common+0xb0>
 800b1d0:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b1d4:	4641      	mov	r1, r8
 800b1d6:	4638      	mov	r0, r7
 800b1d8:	47c8      	blx	r9
 800b1da:	3001      	adds	r0, #1
 800b1dc:	d01e      	beq.n	800b21c <_printf_common+0xa4>
 800b1de:	6823      	ldr	r3, [r4, #0]
 800b1e0:	6922      	ldr	r2, [r4, #16]
 800b1e2:	f003 0306 	and.w	r3, r3, #6
 800b1e6:	2b04      	cmp	r3, #4
 800b1e8:	bf02      	ittt	eq
 800b1ea:	68e5      	ldreq	r5, [r4, #12]
 800b1ec:	6833      	ldreq	r3, [r6, #0]
 800b1ee:	1aed      	subeq	r5, r5, r3
 800b1f0:	68a3      	ldr	r3, [r4, #8]
 800b1f2:	bf0c      	ite	eq
 800b1f4:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b1f8:	2500      	movne	r5, #0
 800b1fa:	4293      	cmp	r3, r2
 800b1fc:	bfc4      	itt	gt
 800b1fe:	1a9b      	subgt	r3, r3, r2
 800b200:	18ed      	addgt	r5, r5, r3
 800b202:	2600      	movs	r6, #0
 800b204:	341a      	adds	r4, #26
 800b206:	42b5      	cmp	r5, r6
 800b208:	d11a      	bne.n	800b240 <_printf_common+0xc8>
 800b20a:	2000      	movs	r0, #0
 800b20c:	e008      	b.n	800b220 <_printf_common+0xa8>
 800b20e:	2301      	movs	r3, #1
 800b210:	4652      	mov	r2, sl
 800b212:	4641      	mov	r1, r8
 800b214:	4638      	mov	r0, r7
 800b216:	47c8      	blx	r9
 800b218:	3001      	adds	r0, #1
 800b21a:	d103      	bne.n	800b224 <_printf_common+0xac>
 800b21c:	f04f 30ff 	mov.w	r0, #4294967295
 800b220:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b224:	3501      	adds	r5, #1
 800b226:	e7c6      	b.n	800b1b6 <_printf_common+0x3e>
 800b228:	18e1      	adds	r1, r4, r3
 800b22a:	1c5a      	adds	r2, r3, #1
 800b22c:	2030      	movs	r0, #48	@ 0x30
 800b22e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b232:	4422      	add	r2, r4
 800b234:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b238:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b23c:	3302      	adds	r3, #2
 800b23e:	e7c7      	b.n	800b1d0 <_printf_common+0x58>
 800b240:	2301      	movs	r3, #1
 800b242:	4622      	mov	r2, r4
 800b244:	4641      	mov	r1, r8
 800b246:	4638      	mov	r0, r7
 800b248:	47c8      	blx	r9
 800b24a:	3001      	adds	r0, #1
 800b24c:	d0e6      	beq.n	800b21c <_printf_common+0xa4>
 800b24e:	3601      	adds	r6, #1
 800b250:	e7d9      	b.n	800b206 <_printf_common+0x8e>
	...

0800b254 <_printf_i>:
 800b254:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b258:	7e0f      	ldrb	r7, [r1, #24]
 800b25a:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b25c:	2f78      	cmp	r7, #120	@ 0x78
 800b25e:	4691      	mov	r9, r2
 800b260:	4680      	mov	r8, r0
 800b262:	460c      	mov	r4, r1
 800b264:	469a      	mov	sl, r3
 800b266:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b26a:	d807      	bhi.n	800b27c <_printf_i+0x28>
 800b26c:	2f62      	cmp	r7, #98	@ 0x62
 800b26e:	d80a      	bhi.n	800b286 <_printf_i+0x32>
 800b270:	2f00      	cmp	r7, #0
 800b272:	f000 80d1 	beq.w	800b418 <_printf_i+0x1c4>
 800b276:	2f58      	cmp	r7, #88	@ 0x58
 800b278:	f000 80b8 	beq.w	800b3ec <_printf_i+0x198>
 800b27c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b280:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b284:	e03a      	b.n	800b2fc <_printf_i+0xa8>
 800b286:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b28a:	2b15      	cmp	r3, #21
 800b28c:	d8f6      	bhi.n	800b27c <_printf_i+0x28>
 800b28e:	a101      	add	r1, pc, #4	@ (adr r1, 800b294 <_printf_i+0x40>)
 800b290:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b294:	0800b2ed 	.word	0x0800b2ed
 800b298:	0800b301 	.word	0x0800b301
 800b29c:	0800b27d 	.word	0x0800b27d
 800b2a0:	0800b27d 	.word	0x0800b27d
 800b2a4:	0800b27d 	.word	0x0800b27d
 800b2a8:	0800b27d 	.word	0x0800b27d
 800b2ac:	0800b301 	.word	0x0800b301
 800b2b0:	0800b27d 	.word	0x0800b27d
 800b2b4:	0800b27d 	.word	0x0800b27d
 800b2b8:	0800b27d 	.word	0x0800b27d
 800b2bc:	0800b27d 	.word	0x0800b27d
 800b2c0:	0800b3ff 	.word	0x0800b3ff
 800b2c4:	0800b32b 	.word	0x0800b32b
 800b2c8:	0800b3b9 	.word	0x0800b3b9
 800b2cc:	0800b27d 	.word	0x0800b27d
 800b2d0:	0800b27d 	.word	0x0800b27d
 800b2d4:	0800b421 	.word	0x0800b421
 800b2d8:	0800b27d 	.word	0x0800b27d
 800b2dc:	0800b32b 	.word	0x0800b32b
 800b2e0:	0800b27d 	.word	0x0800b27d
 800b2e4:	0800b27d 	.word	0x0800b27d
 800b2e8:	0800b3c1 	.word	0x0800b3c1
 800b2ec:	6833      	ldr	r3, [r6, #0]
 800b2ee:	1d1a      	adds	r2, r3, #4
 800b2f0:	681b      	ldr	r3, [r3, #0]
 800b2f2:	6032      	str	r2, [r6, #0]
 800b2f4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b2f8:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b2fc:	2301      	movs	r3, #1
 800b2fe:	e09c      	b.n	800b43a <_printf_i+0x1e6>
 800b300:	6833      	ldr	r3, [r6, #0]
 800b302:	6820      	ldr	r0, [r4, #0]
 800b304:	1d19      	adds	r1, r3, #4
 800b306:	6031      	str	r1, [r6, #0]
 800b308:	0606      	lsls	r6, r0, #24
 800b30a:	d501      	bpl.n	800b310 <_printf_i+0xbc>
 800b30c:	681d      	ldr	r5, [r3, #0]
 800b30e:	e003      	b.n	800b318 <_printf_i+0xc4>
 800b310:	0645      	lsls	r5, r0, #25
 800b312:	d5fb      	bpl.n	800b30c <_printf_i+0xb8>
 800b314:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b318:	2d00      	cmp	r5, #0
 800b31a:	da03      	bge.n	800b324 <_printf_i+0xd0>
 800b31c:	232d      	movs	r3, #45	@ 0x2d
 800b31e:	426d      	negs	r5, r5
 800b320:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b324:	4858      	ldr	r0, [pc, #352]	@ (800b488 <_printf_i+0x234>)
 800b326:	230a      	movs	r3, #10
 800b328:	e011      	b.n	800b34e <_printf_i+0xfa>
 800b32a:	6821      	ldr	r1, [r4, #0]
 800b32c:	6833      	ldr	r3, [r6, #0]
 800b32e:	0608      	lsls	r0, r1, #24
 800b330:	f853 5b04 	ldr.w	r5, [r3], #4
 800b334:	d402      	bmi.n	800b33c <_printf_i+0xe8>
 800b336:	0649      	lsls	r1, r1, #25
 800b338:	bf48      	it	mi
 800b33a:	b2ad      	uxthmi	r5, r5
 800b33c:	2f6f      	cmp	r7, #111	@ 0x6f
 800b33e:	4852      	ldr	r0, [pc, #328]	@ (800b488 <_printf_i+0x234>)
 800b340:	6033      	str	r3, [r6, #0]
 800b342:	bf14      	ite	ne
 800b344:	230a      	movne	r3, #10
 800b346:	2308      	moveq	r3, #8
 800b348:	2100      	movs	r1, #0
 800b34a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b34e:	6866      	ldr	r6, [r4, #4]
 800b350:	60a6      	str	r6, [r4, #8]
 800b352:	2e00      	cmp	r6, #0
 800b354:	db05      	blt.n	800b362 <_printf_i+0x10e>
 800b356:	6821      	ldr	r1, [r4, #0]
 800b358:	432e      	orrs	r6, r5
 800b35a:	f021 0104 	bic.w	r1, r1, #4
 800b35e:	6021      	str	r1, [r4, #0]
 800b360:	d04b      	beq.n	800b3fa <_printf_i+0x1a6>
 800b362:	4616      	mov	r6, r2
 800b364:	fbb5 f1f3 	udiv	r1, r5, r3
 800b368:	fb03 5711 	mls	r7, r3, r1, r5
 800b36c:	5dc7      	ldrb	r7, [r0, r7]
 800b36e:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b372:	462f      	mov	r7, r5
 800b374:	42bb      	cmp	r3, r7
 800b376:	460d      	mov	r5, r1
 800b378:	d9f4      	bls.n	800b364 <_printf_i+0x110>
 800b37a:	2b08      	cmp	r3, #8
 800b37c:	d10b      	bne.n	800b396 <_printf_i+0x142>
 800b37e:	6823      	ldr	r3, [r4, #0]
 800b380:	07df      	lsls	r7, r3, #31
 800b382:	d508      	bpl.n	800b396 <_printf_i+0x142>
 800b384:	6923      	ldr	r3, [r4, #16]
 800b386:	6861      	ldr	r1, [r4, #4]
 800b388:	4299      	cmp	r1, r3
 800b38a:	bfde      	ittt	le
 800b38c:	2330      	movle	r3, #48	@ 0x30
 800b38e:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b392:	f106 36ff 	addle.w	r6, r6, #4294967295
 800b396:	1b92      	subs	r2, r2, r6
 800b398:	6122      	str	r2, [r4, #16]
 800b39a:	f8cd a000 	str.w	sl, [sp]
 800b39e:	464b      	mov	r3, r9
 800b3a0:	aa03      	add	r2, sp, #12
 800b3a2:	4621      	mov	r1, r4
 800b3a4:	4640      	mov	r0, r8
 800b3a6:	f7ff fee7 	bl	800b178 <_printf_common>
 800b3aa:	3001      	adds	r0, #1
 800b3ac:	d14a      	bne.n	800b444 <_printf_i+0x1f0>
 800b3ae:	f04f 30ff 	mov.w	r0, #4294967295
 800b3b2:	b004      	add	sp, #16
 800b3b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b3b8:	6823      	ldr	r3, [r4, #0]
 800b3ba:	f043 0320 	orr.w	r3, r3, #32
 800b3be:	6023      	str	r3, [r4, #0]
 800b3c0:	4832      	ldr	r0, [pc, #200]	@ (800b48c <_printf_i+0x238>)
 800b3c2:	2778      	movs	r7, #120	@ 0x78
 800b3c4:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b3c8:	6823      	ldr	r3, [r4, #0]
 800b3ca:	6831      	ldr	r1, [r6, #0]
 800b3cc:	061f      	lsls	r7, r3, #24
 800b3ce:	f851 5b04 	ldr.w	r5, [r1], #4
 800b3d2:	d402      	bmi.n	800b3da <_printf_i+0x186>
 800b3d4:	065f      	lsls	r7, r3, #25
 800b3d6:	bf48      	it	mi
 800b3d8:	b2ad      	uxthmi	r5, r5
 800b3da:	6031      	str	r1, [r6, #0]
 800b3dc:	07d9      	lsls	r1, r3, #31
 800b3de:	bf44      	itt	mi
 800b3e0:	f043 0320 	orrmi.w	r3, r3, #32
 800b3e4:	6023      	strmi	r3, [r4, #0]
 800b3e6:	b11d      	cbz	r5, 800b3f0 <_printf_i+0x19c>
 800b3e8:	2310      	movs	r3, #16
 800b3ea:	e7ad      	b.n	800b348 <_printf_i+0xf4>
 800b3ec:	4826      	ldr	r0, [pc, #152]	@ (800b488 <_printf_i+0x234>)
 800b3ee:	e7e9      	b.n	800b3c4 <_printf_i+0x170>
 800b3f0:	6823      	ldr	r3, [r4, #0]
 800b3f2:	f023 0320 	bic.w	r3, r3, #32
 800b3f6:	6023      	str	r3, [r4, #0]
 800b3f8:	e7f6      	b.n	800b3e8 <_printf_i+0x194>
 800b3fa:	4616      	mov	r6, r2
 800b3fc:	e7bd      	b.n	800b37a <_printf_i+0x126>
 800b3fe:	6833      	ldr	r3, [r6, #0]
 800b400:	6825      	ldr	r5, [r4, #0]
 800b402:	6961      	ldr	r1, [r4, #20]
 800b404:	1d18      	adds	r0, r3, #4
 800b406:	6030      	str	r0, [r6, #0]
 800b408:	062e      	lsls	r6, r5, #24
 800b40a:	681b      	ldr	r3, [r3, #0]
 800b40c:	d501      	bpl.n	800b412 <_printf_i+0x1be>
 800b40e:	6019      	str	r1, [r3, #0]
 800b410:	e002      	b.n	800b418 <_printf_i+0x1c4>
 800b412:	0668      	lsls	r0, r5, #25
 800b414:	d5fb      	bpl.n	800b40e <_printf_i+0x1ba>
 800b416:	8019      	strh	r1, [r3, #0]
 800b418:	2300      	movs	r3, #0
 800b41a:	6123      	str	r3, [r4, #16]
 800b41c:	4616      	mov	r6, r2
 800b41e:	e7bc      	b.n	800b39a <_printf_i+0x146>
 800b420:	6833      	ldr	r3, [r6, #0]
 800b422:	1d1a      	adds	r2, r3, #4
 800b424:	6032      	str	r2, [r6, #0]
 800b426:	681e      	ldr	r6, [r3, #0]
 800b428:	6862      	ldr	r2, [r4, #4]
 800b42a:	2100      	movs	r1, #0
 800b42c:	4630      	mov	r0, r6
 800b42e:	f7f4 fecf 	bl	80001d0 <memchr>
 800b432:	b108      	cbz	r0, 800b438 <_printf_i+0x1e4>
 800b434:	1b80      	subs	r0, r0, r6
 800b436:	6060      	str	r0, [r4, #4]
 800b438:	6863      	ldr	r3, [r4, #4]
 800b43a:	6123      	str	r3, [r4, #16]
 800b43c:	2300      	movs	r3, #0
 800b43e:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b442:	e7aa      	b.n	800b39a <_printf_i+0x146>
 800b444:	6923      	ldr	r3, [r4, #16]
 800b446:	4632      	mov	r2, r6
 800b448:	4649      	mov	r1, r9
 800b44a:	4640      	mov	r0, r8
 800b44c:	47d0      	blx	sl
 800b44e:	3001      	adds	r0, #1
 800b450:	d0ad      	beq.n	800b3ae <_printf_i+0x15a>
 800b452:	6823      	ldr	r3, [r4, #0]
 800b454:	079b      	lsls	r3, r3, #30
 800b456:	d413      	bmi.n	800b480 <_printf_i+0x22c>
 800b458:	68e0      	ldr	r0, [r4, #12]
 800b45a:	9b03      	ldr	r3, [sp, #12]
 800b45c:	4298      	cmp	r0, r3
 800b45e:	bfb8      	it	lt
 800b460:	4618      	movlt	r0, r3
 800b462:	e7a6      	b.n	800b3b2 <_printf_i+0x15e>
 800b464:	2301      	movs	r3, #1
 800b466:	4632      	mov	r2, r6
 800b468:	4649      	mov	r1, r9
 800b46a:	4640      	mov	r0, r8
 800b46c:	47d0      	blx	sl
 800b46e:	3001      	adds	r0, #1
 800b470:	d09d      	beq.n	800b3ae <_printf_i+0x15a>
 800b472:	3501      	adds	r5, #1
 800b474:	68e3      	ldr	r3, [r4, #12]
 800b476:	9903      	ldr	r1, [sp, #12]
 800b478:	1a5b      	subs	r3, r3, r1
 800b47a:	42ab      	cmp	r3, r5
 800b47c:	dcf2      	bgt.n	800b464 <_printf_i+0x210>
 800b47e:	e7eb      	b.n	800b458 <_printf_i+0x204>
 800b480:	2500      	movs	r5, #0
 800b482:	f104 0619 	add.w	r6, r4, #25
 800b486:	e7f5      	b.n	800b474 <_printf_i+0x220>
 800b488:	08010160 	.word	0x08010160
 800b48c:	08010171 	.word	0x08010171

0800b490 <_scanf_float>:
 800b490:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b494:	b087      	sub	sp, #28
 800b496:	4691      	mov	r9, r2
 800b498:	9303      	str	r3, [sp, #12]
 800b49a:	688b      	ldr	r3, [r1, #8]
 800b49c:	1e5a      	subs	r2, r3, #1
 800b49e:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800b4a2:	bf81      	itttt	hi
 800b4a4:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800b4a8:	eb03 0b05 	addhi.w	fp, r3, r5
 800b4ac:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800b4b0:	608b      	strhi	r3, [r1, #8]
 800b4b2:	680b      	ldr	r3, [r1, #0]
 800b4b4:	460a      	mov	r2, r1
 800b4b6:	f04f 0500 	mov.w	r5, #0
 800b4ba:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800b4be:	f842 3b1c 	str.w	r3, [r2], #28
 800b4c2:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800b4c6:	4680      	mov	r8, r0
 800b4c8:	460c      	mov	r4, r1
 800b4ca:	bf98      	it	ls
 800b4cc:	f04f 0b00 	movls.w	fp, #0
 800b4d0:	9201      	str	r2, [sp, #4]
 800b4d2:	4616      	mov	r6, r2
 800b4d4:	46aa      	mov	sl, r5
 800b4d6:	462f      	mov	r7, r5
 800b4d8:	9502      	str	r5, [sp, #8]
 800b4da:	68a2      	ldr	r2, [r4, #8]
 800b4dc:	b15a      	cbz	r2, 800b4f6 <_scanf_float+0x66>
 800b4de:	f8d9 3000 	ldr.w	r3, [r9]
 800b4e2:	781b      	ldrb	r3, [r3, #0]
 800b4e4:	2b4e      	cmp	r3, #78	@ 0x4e
 800b4e6:	d863      	bhi.n	800b5b0 <_scanf_float+0x120>
 800b4e8:	2b40      	cmp	r3, #64	@ 0x40
 800b4ea:	d83b      	bhi.n	800b564 <_scanf_float+0xd4>
 800b4ec:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800b4f0:	b2c8      	uxtb	r0, r1
 800b4f2:	280e      	cmp	r0, #14
 800b4f4:	d939      	bls.n	800b56a <_scanf_float+0xda>
 800b4f6:	b11f      	cbz	r7, 800b500 <_scanf_float+0x70>
 800b4f8:	6823      	ldr	r3, [r4, #0]
 800b4fa:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b4fe:	6023      	str	r3, [r4, #0]
 800b500:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b504:	f1ba 0f01 	cmp.w	sl, #1
 800b508:	f200 8114 	bhi.w	800b734 <_scanf_float+0x2a4>
 800b50c:	9b01      	ldr	r3, [sp, #4]
 800b50e:	429e      	cmp	r6, r3
 800b510:	f200 8105 	bhi.w	800b71e <_scanf_float+0x28e>
 800b514:	2001      	movs	r0, #1
 800b516:	b007      	add	sp, #28
 800b518:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b51c:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800b520:	2a0d      	cmp	r2, #13
 800b522:	d8e8      	bhi.n	800b4f6 <_scanf_float+0x66>
 800b524:	a101      	add	r1, pc, #4	@ (adr r1, 800b52c <_scanf_float+0x9c>)
 800b526:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800b52a:	bf00      	nop
 800b52c:	0800b675 	.word	0x0800b675
 800b530:	0800b4f7 	.word	0x0800b4f7
 800b534:	0800b4f7 	.word	0x0800b4f7
 800b538:	0800b4f7 	.word	0x0800b4f7
 800b53c:	0800b6d1 	.word	0x0800b6d1
 800b540:	0800b6ab 	.word	0x0800b6ab
 800b544:	0800b4f7 	.word	0x0800b4f7
 800b548:	0800b4f7 	.word	0x0800b4f7
 800b54c:	0800b683 	.word	0x0800b683
 800b550:	0800b4f7 	.word	0x0800b4f7
 800b554:	0800b4f7 	.word	0x0800b4f7
 800b558:	0800b4f7 	.word	0x0800b4f7
 800b55c:	0800b4f7 	.word	0x0800b4f7
 800b560:	0800b63f 	.word	0x0800b63f
 800b564:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800b568:	e7da      	b.n	800b520 <_scanf_float+0x90>
 800b56a:	290e      	cmp	r1, #14
 800b56c:	d8c3      	bhi.n	800b4f6 <_scanf_float+0x66>
 800b56e:	a001      	add	r0, pc, #4	@ (adr r0, 800b574 <_scanf_float+0xe4>)
 800b570:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800b574:	0800b62f 	.word	0x0800b62f
 800b578:	0800b4f7 	.word	0x0800b4f7
 800b57c:	0800b62f 	.word	0x0800b62f
 800b580:	0800b6bf 	.word	0x0800b6bf
 800b584:	0800b4f7 	.word	0x0800b4f7
 800b588:	0800b5d1 	.word	0x0800b5d1
 800b58c:	0800b615 	.word	0x0800b615
 800b590:	0800b615 	.word	0x0800b615
 800b594:	0800b615 	.word	0x0800b615
 800b598:	0800b615 	.word	0x0800b615
 800b59c:	0800b615 	.word	0x0800b615
 800b5a0:	0800b615 	.word	0x0800b615
 800b5a4:	0800b615 	.word	0x0800b615
 800b5a8:	0800b615 	.word	0x0800b615
 800b5ac:	0800b615 	.word	0x0800b615
 800b5b0:	2b6e      	cmp	r3, #110	@ 0x6e
 800b5b2:	d809      	bhi.n	800b5c8 <_scanf_float+0x138>
 800b5b4:	2b60      	cmp	r3, #96	@ 0x60
 800b5b6:	d8b1      	bhi.n	800b51c <_scanf_float+0x8c>
 800b5b8:	2b54      	cmp	r3, #84	@ 0x54
 800b5ba:	d07b      	beq.n	800b6b4 <_scanf_float+0x224>
 800b5bc:	2b59      	cmp	r3, #89	@ 0x59
 800b5be:	d19a      	bne.n	800b4f6 <_scanf_float+0x66>
 800b5c0:	2d07      	cmp	r5, #7
 800b5c2:	d198      	bne.n	800b4f6 <_scanf_float+0x66>
 800b5c4:	2508      	movs	r5, #8
 800b5c6:	e02f      	b.n	800b628 <_scanf_float+0x198>
 800b5c8:	2b74      	cmp	r3, #116	@ 0x74
 800b5ca:	d073      	beq.n	800b6b4 <_scanf_float+0x224>
 800b5cc:	2b79      	cmp	r3, #121	@ 0x79
 800b5ce:	e7f6      	b.n	800b5be <_scanf_float+0x12e>
 800b5d0:	6821      	ldr	r1, [r4, #0]
 800b5d2:	05c8      	lsls	r0, r1, #23
 800b5d4:	d51e      	bpl.n	800b614 <_scanf_float+0x184>
 800b5d6:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800b5da:	6021      	str	r1, [r4, #0]
 800b5dc:	3701      	adds	r7, #1
 800b5de:	f1bb 0f00 	cmp.w	fp, #0
 800b5e2:	d003      	beq.n	800b5ec <_scanf_float+0x15c>
 800b5e4:	3201      	adds	r2, #1
 800b5e6:	f10b 3bff 	add.w	fp, fp, #4294967295
 800b5ea:	60a2      	str	r2, [r4, #8]
 800b5ec:	68a3      	ldr	r3, [r4, #8]
 800b5ee:	3b01      	subs	r3, #1
 800b5f0:	60a3      	str	r3, [r4, #8]
 800b5f2:	6923      	ldr	r3, [r4, #16]
 800b5f4:	3301      	adds	r3, #1
 800b5f6:	6123      	str	r3, [r4, #16]
 800b5f8:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800b5fc:	3b01      	subs	r3, #1
 800b5fe:	2b00      	cmp	r3, #0
 800b600:	f8c9 3004 	str.w	r3, [r9, #4]
 800b604:	f340 8082 	ble.w	800b70c <_scanf_float+0x27c>
 800b608:	f8d9 3000 	ldr.w	r3, [r9]
 800b60c:	3301      	adds	r3, #1
 800b60e:	f8c9 3000 	str.w	r3, [r9]
 800b612:	e762      	b.n	800b4da <_scanf_float+0x4a>
 800b614:	eb1a 0105 	adds.w	r1, sl, r5
 800b618:	f47f af6d 	bne.w	800b4f6 <_scanf_float+0x66>
 800b61c:	6822      	ldr	r2, [r4, #0]
 800b61e:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800b622:	6022      	str	r2, [r4, #0]
 800b624:	460d      	mov	r5, r1
 800b626:	468a      	mov	sl, r1
 800b628:	f806 3b01 	strb.w	r3, [r6], #1
 800b62c:	e7de      	b.n	800b5ec <_scanf_float+0x15c>
 800b62e:	6822      	ldr	r2, [r4, #0]
 800b630:	0610      	lsls	r0, r2, #24
 800b632:	f57f af60 	bpl.w	800b4f6 <_scanf_float+0x66>
 800b636:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800b63a:	6022      	str	r2, [r4, #0]
 800b63c:	e7f4      	b.n	800b628 <_scanf_float+0x198>
 800b63e:	f1ba 0f00 	cmp.w	sl, #0
 800b642:	d10c      	bne.n	800b65e <_scanf_float+0x1ce>
 800b644:	b977      	cbnz	r7, 800b664 <_scanf_float+0x1d4>
 800b646:	6822      	ldr	r2, [r4, #0]
 800b648:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b64c:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b650:	d108      	bne.n	800b664 <_scanf_float+0x1d4>
 800b652:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b656:	6022      	str	r2, [r4, #0]
 800b658:	f04f 0a01 	mov.w	sl, #1
 800b65c:	e7e4      	b.n	800b628 <_scanf_float+0x198>
 800b65e:	f1ba 0f02 	cmp.w	sl, #2
 800b662:	d050      	beq.n	800b706 <_scanf_float+0x276>
 800b664:	2d01      	cmp	r5, #1
 800b666:	d002      	beq.n	800b66e <_scanf_float+0x1de>
 800b668:	2d04      	cmp	r5, #4
 800b66a:	f47f af44 	bne.w	800b4f6 <_scanf_float+0x66>
 800b66e:	3501      	adds	r5, #1
 800b670:	b2ed      	uxtb	r5, r5
 800b672:	e7d9      	b.n	800b628 <_scanf_float+0x198>
 800b674:	f1ba 0f01 	cmp.w	sl, #1
 800b678:	f47f af3d 	bne.w	800b4f6 <_scanf_float+0x66>
 800b67c:	f04f 0a02 	mov.w	sl, #2
 800b680:	e7d2      	b.n	800b628 <_scanf_float+0x198>
 800b682:	b975      	cbnz	r5, 800b6a2 <_scanf_float+0x212>
 800b684:	2f00      	cmp	r7, #0
 800b686:	f47f af37 	bne.w	800b4f8 <_scanf_float+0x68>
 800b68a:	6822      	ldr	r2, [r4, #0]
 800b68c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800b690:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800b694:	f040 8103 	bne.w	800b89e <_scanf_float+0x40e>
 800b698:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b69c:	6022      	str	r2, [r4, #0]
 800b69e:	2501      	movs	r5, #1
 800b6a0:	e7c2      	b.n	800b628 <_scanf_float+0x198>
 800b6a2:	2d03      	cmp	r5, #3
 800b6a4:	d0e3      	beq.n	800b66e <_scanf_float+0x1de>
 800b6a6:	2d05      	cmp	r5, #5
 800b6a8:	e7df      	b.n	800b66a <_scanf_float+0x1da>
 800b6aa:	2d02      	cmp	r5, #2
 800b6ac:	f47f af23 	bne.w	800b4f6 <_scanf_float+0x66>
 800b6b0:	2503      	movs	r5, #3
 800b6b2:	e7b9      	b.n	800b628 <_scanf_float+0x198>
 800b6b4:	2d06      	cmp	r5, #6
 800b6b6:	f47f af1e 	bne.w	800b4f6 <_scanf_float+0x66>
 800b6ba:	2507      	movs	r5, #7
 800b6bc:	e7b4      	b.n	800b628 <_scanf_float+0x198>
 800b6be:	6822      	ldr	r2, [r4, #0]
 800b6c0:	0591      	lsls	r1, r2, #22
 800b6c2:	f57f af18 	bpl.w	800b4f6 <_scanf_float+0x66>
 800b6c6:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800b6ca:	6022      	str	r2, [r4, #0]
 800b6cc:	9702      	str	r7, [sp, #8]
 800b6ce:	e7ab      	b.n	800b628 <_scanf_float+0x198>
 800b6d0:	6822      	ldr	r2, [r4, #0]
 800b6d2:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800b6d6:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800b6da:	d005      	beq.n	800b6e8 <_scanf_float+0x258>
 800b6dc:	0550      	lsls	r0, r2, #21
 800b6de:	f57f af0a 	bpl.w	800b4f6 <_scanf_float+0x66>
 800b6e2:	2f00      	cmp	r7, #0
 800b6e4:	f000 80db 	beq.w	800b89e <_scanf_float+0x40e>
 800b6e8:	0591      	lsls	r1, r2, #22
 800b6ea:	bf58      	it	pl
 800b6ec:	9902      	ldrpl	r1, [sp, #8]
 800b6ee:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800b6f2:	bf58      	it	pl
 800b6f4:	1a79      	subpl	r1, r7, r1
 800b6f6:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800b6fa:	bf58      	it	pl
 800b6fc:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800b700:	6022      	str	r2, [r4, #0]
 800b702:	2700      	movs	r7, #0
 800b704:	e790      	b.n	800b628 <_scanf_float+0x198>
 800b706:	f04f 0a03 	mov.w	sl, #3
 800b70a:	e78d      	b.n	800b628 <_scanf_float+0x198>
 800b70c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800b710:	4649      	mov	r1, r9
 800b712:	4640      	mov	r0, r8
 800b714:	4798      	blx	r3
 800b716:	2800      	cmp	r0, #0
 800b718:	f43f aedf 	beq.w	800b4da <_scanf_float+0x4a>
 800b71c:	e6eb      	b.n	800b4f6 <_scanf_float+0x66>
 800b71e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b722:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b726:	464a      	mov	r2, r9
 800b728:	4640      	mov	r0, r8
 800b72a:	4798      	blx	r3
 800b72c:	6923      	ldr	r3, [r4, #16]
 800b72e:	3b01      	subs	r3, #1
 800b730:	6123      	str	r3, [r4, #16]
 800b732:	e6eb      	b.n	800b50c <_scanf_float+0x7c>
 800b734:	1e6b      	subs	r3, r5, #1
 800b736:	2b06      	cmp	r3, #6
 800b738:	d824      	bhi.n	800b784 <_scanf_float+0x2f4>
 800b73a:	2d02      	cmp	r5, #2
 800b73c:	d836      	bhi.n	800b7ac <_scanf_float+0x31c>
 800b73e:	9b01      	ldr	r3, [sp, #4]
 800b740:	429e      	cmp	r6, r3
 800b742:	f67f aee7 	bls.w	800b514 <_scanf_float+0x84>
 800b746:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b74a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b74e:	464a      	mov	r2, r9
 800b750:	4640      	mov	r0, r8
 800b752:	4798      	blx	r3
 800b754:	6923      	ldr	r3, [r4, #16]
 800b756:	3b01      	subs	r3, #1
 800b758:	6123      	str	r3, [r4, #16]
 800b75a:	e7f0      	b.n	800b73e <_scanf_float+0x2ae>
 800b75c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b760:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800b764:	464a      	mov	r2, r9
 800b766:	4640      	mov	r0, r8
 800b768:	4798      	blx	r3
 800b76a:	6923      	ldr	r3, [r4, #16]
 800b76c:	3b01      	subs	r3, #1
 800b76e:	6123      	str	r3, [r4, #16]
 800b770:	f10a 3aff 	add.w	sl, sl, #4294967295
 800b774:	fa5f fa8a 	uxtb.w	sl, sl
 800b778:	f1ba 0f02 	cmp.w	sl, #2
 800b77c:	d1ee      	bne.n	800b75c <_scanf_float+0x2cc>
 800b77e:	3d03      	subs	r5, #3
 800b780:	b2ed      	uxtb	r5, r5
 800b782:	1b76      	subs	r6, r6, r5
 800b784:	6823      	ldr	r3, [r4, #0]
 800b786:	05da      	lsls	r2, r3, #23
 800b788:	d530      	bpl.n	800b7ec <_scanf_float+0x35c>
 800b78a:	055b      	lsls	r3, r3, #21
 800b78c:	d511      	bpl.n	800b7b2 <_scanf_float+0x322>
 800b78e:	9b01      	ldr	r3, [sp, #4]
 800b790:	429e      	cmp	r6, r3
 800b792:	f67f aebf 	bls.w	800b514 <_scanf_float+0x84>
 800b796:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b79a:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800b79e:	464a      	mov	r2, r9
 800b7a0:	4640      	mov	r0, r8
 800b7a2:	4798      	blx	r3
 800b7a4:	6923      	ldr	r3, [r4, #16]
 800b7a6:	3b01      	subs	r3, #1
 800b7a8:	6123      	str	r3, [r4, #16]
 800b7aa:	e7f0      	b.n	800b78e <_scanf_float+0x2fe>
 800b7ac:	46aa      	mov	sl, r5
 800b7ae:	46b3      	mov	fp, r6
 800b7b0:	e7de      	b.n	800b770 <_scanf_float+0x2e0>
 800b7b2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800b7b6:	6923      	ldr	r3, [r4, #16]
 800b7b8:	2965      	cmp	r1, #101	@ 0x65
 800b7ba:	f103 33ff 	add.w	r3, r3, #4294967295
 800b7be:	f106 35ff 	add.w	r5, r6, #4294967295
 800b7c2:	6123      	str	r3, [r4, #16]
 800b7c4:	d00c      	beq.n	800b7e0 <_scanf_float+0x350>
 800b7c6:	2945      	cmp	r1, #69	@ 0x45
 800b7c8:	d00a      	beq.n	800b7e0 <_scanf_float+0x350>
 800b7ca:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7ce:	464a      	mov	r2, r9
 800b7d0:	4640      	mov	r0, r8
 800b7d2:	4798      	blx	r3
 800b7d4:	6923      	ldr	r3, [r4, #16]
 800b7d6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800b7da:	3b01      	subs	r3, #1
 800b7dc:	1eb5      	subs	r5, r6, #2
 800b7de:	6123      	str	r3, [r4, #16]
 800b7e0:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800b7e4:	464a      	mov	r2, r9
 800b7e6:	4640      	mov	r0, r8
 800b7e8:	4798      	blx	r3
 800b7ea:	462e      	mov	r6, r5
 800b7ec:	6822      	ldr	r2, [r4, #0]
 800b7ee:	f012 0210 	ands.w	r2, r2, #16
 800b7f2:	d001      	beq.n	800b7f8 <_scanf_float+0x368>
 800b7f4:	2000      	movs	r0, #0
 800b7f6:	e68e      	b.n	800b516 <_scanf_float+0x86>
 800b7f8:	7032      	strb	r2, [r6, #0]
 800b7fa:	6823      	ldr	r3, [r4, #0]
 800b7fc:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800b800:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800b804:	d125      	bne.n	800b852 <_scanf_float+0x3c2>
 800b806:	9b02      	ldr	r3, [sp, #8]
 800b808:	429f      	cmp	r7, r3
 800b80a:	d00a      	beq.n	800b822 <_scanf_float+0x392>
 800b80c:	1bda      	subs	r2, r3, r7
 800b80e:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800b812:	429e      	cmp	r6, r3
 800b814:	bf28      	it	cs
 800b816:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800b81a:	4922      	ldr	r1, [pc, #136]	@ (800b8a4 <_scanf_float+0x414>)
 800b81c:	4630      	mov	r0, r6
 800b81e:	f000 f907 	bl	800ba30 <siprintf>
 800b822:	9901      	ldr	r1, [sp, #4]
 800b824:	2200      	movs	r2, #0
 800b826:	4640      	mov	r0, r8
 800b828:	f002 fc2e 	bl	800e088 <_strtod_r>
 800b82c:	9b03      	ldr	r3, [sp, #12]
 800b82e:	6821      	ldr	r1, [r4, #0]
 800b830:	681b      	ldr	r3, [r3, #0]
 800b832:	f011 0f02 	tst.w	r1, #2
 800b836:	ec57 6b10 	vmov	r6, r7, d0
 800b83a:	f103 0204 	add.w	r2, r3, #4
 800b83e:	d015      	beq.n	800b86c <_scanf_float+0x3dc>
 800b840:	9903      	ldr	r1, [sp, #12]
 800b842:	600a      	str	r2, [r1, #0]
 800b844:	681b      	ldr	r3, [r3, #0]
 800b846:	e9c3 6700 	strd	r6, r7, [r3]
 800b84a:	68e3      	ldr	r3, [r4, #12]
 800b84c:	3301      	adds	r3, #1
 800b84e:	60e3      	str	r3, [r4, #12]
 800b850:	e7d0      	b.n	800b7f4 <_scanf_float+0x364>
 800b852:	9b04      	ldr	r3, [sp, #16]
 800b854:	2b00      	cmp	r3, #0
 800b856:	d0e4      	beq.n	800b822 <_scanf_float+0x392>
 800b858:	9905      	ldr	r1, [sp, #20]
 800b85a:	230a      	movs	r3, #10
 800b85c:	3101      	adds	r1, #1
 800b85e:	4640      	mov	r0, r8
 800b860:	f002 fc92 	bl	800e188 <_strtol_r>
 800b864:	9b04      	ldr	r3, [sp, #16]
 800b866:	9e05      	ldr	r6, [sp, #20]
 800b868:	1ac2      	subs	r2, r0, r3
 800b86a:	e7d0      	b.n	800b80e <_scanf_float+0x37e>
 800b86c:	f011 0f04 	tst.w	r1, #4
 800b870:	9903      	ldr	r1, [sp, #12]
 800b872:	600a      	str	r2, [r1, #0]
 800b874:	d1e6      	bne.n	800b844 <_scanf_float+0x3b4>
 800b876:	681d      	ldr	r5, [r3, #0]
 800b878:	4632      	mov	r2, r6
 800b87a:	463b      	mov	r3, r7
 800b87c:	4630      	mov	r0, r6
 800b87e:	4639      	mov	r1, r7
 800b880:	f7f5 f954 	bl	8000b2c <__aeabi_dcmpun>
 800b884:	b128      	cbz	r0, 800b892 <_scanf_float+0x402>
 800b886:	4808      	ldr	r0, [pc, #32]	@ (800b8a8 <_scanf_float+0x418>)
 800b888:	f000 f9f4 	bl	800bc74 <nanf>
 800b88c:	ed85 0a00 	vstr	s0, [r5]
 800b890:	e7db      	b.n	800b84a <_scanf_float+0x3ba>
 800b892:	4630      	mov	r0, r6
 800b894:	4639      	mov	r1, r7
 800b896:	f7f5 f9a7 	bl	8000be8 <__aeabi_d2f>
 800b89a:	6028      	str	r0, [r5, #0]
 800b89c:	e7d5      	b.n	800b84a <_scanf_float+0x3ba>
 800b89e:	2700      	movs	r7, #0
 800b8a0:	e62e      	b.n	800b500 <_scanf_float+0x70>
 800b8a2:	bf00      	nop
 800b8a4:	08010182 	.word	0x08010182
 800b8a8:	080102de 	.word	0x080102de

0800b8ac <std>:
 800b8ac:	2300      	movs	r3, #0
 800b8ae:	b510      	push	{r4, lr}
 800b8b0:	4604      	mov	r4, r0
 800b8b2:	e9c0 3300 	strd	r3, r3, [r0]
 800b8b6:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b8ba:	6083      	str	r3, [r0, #8]
 800b8bc:	8181      	strh	r1, [r0, #12]
 800b8be:	6643      	str	r3, [r0, #100]	@ 0x64
 800b8c0:	81c2      	strh	r2, [r0, #14]
 800b8c2:	6183      	str	r3, [r0, #24]
 800b8c4:	4619      	mov	r1, r3
 800b8c6:	2208      	movs	r2, #8
 800b8c8:	305c      	adds	r0, #92	@ 0x5c
 800b8ca:	f000 f944 	bl	800bb56 <memset>
 800b8ce:	4b0d      	ldr	r3, [pc, #52]	@ (800b904 <std+0x58>)
 800b8d0:	6263      	str	r3, [r4, #36]	@ 0x24
 800b8d2:	4b0d      	ldr	r3, [pc, #52]	@ (800b908 <std+0x5c>)
 800b8d4:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b8d6:	4b0d      	ldr	r3, [pc, #52]	@ (800b90c <std+0x60>)
 800b8d8:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b8da:	4b0d      	ldr	r3, [pc, #52]	@ (800b910 <std+0x64>)
 800b8dc:	6323      	str	r3, [r4, #48]	@ 0x30
 800b8de:	4b0d      	ldr	r3, [pc, #52]	@ (800b914 <std+0x68>)
 800b8e0:	6224      	str	r4, [r4, #32]
 800b8e2:	429c      	cmp	r4, r3
 800b8e4:	d006      	beq.n	800b8f4 <std+0x48>
 800b8e6:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b8ea:	4294      	cmp	r4, r2
 800b8ec:	d002      	beq.n	800b8f4 <std+0x48>
 800b8ee:	33d0      	adds	r3, #208	@ 0xd0
 800b8f0:	429c      	cmp	r4, r3
 800b8f2:	d105      	bne.n	800b900 <std+0x54>
 800b8f4:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b8f8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b8fc:	f000 b9a8 	b.w	800bc50 <__retarget_lock_init_recursive>
 800b900:	bd10      	pop	{r4, pc}
 800b902:	bf00      	nop
 800b904:	0800bacd 	.word	0x0800bacd
 800b908:	0800baf3 	.word	0x0800baf3
 800b90c:	0800bb2b 	.word	0x0800bb2b
 800b910:	0800bb4f 	.word	0x0800bb4f
 800b914:	200020dc 	.word	0x200020dc

0800b918 <stdio_exit_handler>:
 800b918:	4a02      	ldr	r2, [pc, #8]	@ (800b924 <stdio_exit_handler+0xc>)
 800b91a:	4903      	ldr	r1, [pc, #12]	@ (800b928 <stdio_exit_handler+0x10>)
 800b91c:	4803      	ldr	r0, [pc, #12]	@ (800b92c <stdio_exit_handler+0x14>)
 800b91e:	f000 b869 	b.w	800b9f4 <_fwalk_sglue>
 800b922:	bf00      	nop
 800b924:	20000110 	.word	0x20000110
 800b928:	0800eb81 	.word	0x0800eb81
 800b92c:	20000120 	.word	0x20000120

0800b930 <cleanup_stdio>:
 800b930:	6841      	ldr	r1, [r0, #4]
 800b932:	4b0c      	ldr	r3, [pc, #48]	@ (800b964 <cleanup_stdio+0x34>)
 800b934:	4299      	cmp	r1, r3
 800b936:	b510      	push	{r4, lr}
 800b938:	4604      	mov	r4, r0
 800b93a:	d001      	beq.n	800b940 <cleanup_stdio+0x10>
 800b93c:	f003 f920 	bl	800eb80 <_fflush_r>
 800b940:	68a1      	ldr	r1, [r4, #8]
 800b942:	4b09      	ldr	r3, [pc, #36]	@ (800b968 <cleanup_stdio+0x38>)
 800b944:	4299      	cmp	r1, r3
 800b946:	d002      	beq.n	800b94e <cleanup_stdio+0x1e>
 800b948:	4620      	mov	r0, r4
 800b94a:	f003 f919 	bl	800eb80 <_fflush_r>
 800b94e:	68e1      	ldr	r1, [r4, #12]
 800b950:	4b06      	ldr	r3, [pc, #24]	@ (800b96c <cleanup_stdio+0x3c>)
 800b952:	4299      	cmp	r1, r3
 800b954:	d004      	beq.n	800b960 <cleanup_stdio+0x30>
 800b956:	4620      	mov	r0, r4
 800b958:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b95c:	f003 b910 	b.w	800eb80 <_fflush_r>
 800b960:	bd10      	pop	{r4, pc}
 800b962:	bf00      	nop
 800b964:	200020dc 	.word	0x200020dc
 800b968:	20002144 	.word	0x20002144
 800b96c:	200021ac 	.word	0x200021ac

0800b970 <global_stdio_init.part.0>:
 800b970:	b510      	push	{r4, lr}
 800b972:	4b0b      	ldr	r3, [pc, #44]	@ (800b9a0 <global_stdio_init.part.0+0x30>)
 800b974:	4c0b      	ldr	r4, [pc, #44]	@ (800b9a4 <global_stdio_init.part.0+0x34>)
 800b976:	4a0c      	ldr	r2, [pc, #48]	@ (800b9a8 <global_stdio_init.part.0+0x38>)
 800b978:	601a      	str	r2, [r3, #0]
 800b97a:	4620      	mov	r0, r4
 800b97c:	2200      	movs	r2, #0
 800b97e:	2104      	movs	r1, #4
 800b980:	f7ff ff94 	bl	800b8ac <std>
 800b984:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b988:	2201      	movs	r2, #1
 800b98a:	2109      	movs	r1, #9
 800b98c:	f7ff ff8e 	bl	800b8ac <std>
 800b990:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b994:	2202      	movs	r2, #2
 800b996:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b99a:	2112      	movs	r1, #18
 800b99c:	f7ff bf86 	b.w	800b8ac <std>
 800b9a0:	20002214 	.word	0x20002214
 800b9a4:	200020dc 	.word	0x200020dc
 800b9a8:	0800b919 	.word	0x0800b919

0800b9ac <__sfp_lock_acquire>:
 800b9ac:	4801      	ldr	r0, [pc, #4]	@ (800b9b4 <__sfp_lock_acquire+0x8>)
 800b9ae:	f000 b950 	b.w	800bc52 <__retarget_lock_acquire_recursive>
 800b9b2:	bf00      	nop
 800b9b4:	2000221d 	.word	0x2000221d

0800b9b8 <__sfp_lock_release>:
 800b9b8:	4801      	ldr	r0, [pc, #4]	@ (800b9c0 <__sfp_lock_release+0x8>)
 800b9ba:	f000 b94b 	b.w	800bc54 <__retarget_lock_release_recursive>
 800b9be:	bf00      	nop
 800b9c0:	2000221d 	.word	0x2000221d

0800b9c4 <__sinit>:
 800b9c4:	b510      	push	{r4, lr}
 800b9c6:	4604      	mov	r4, r0
 800b9c8:	f7ff fff0 	bl	800b9ac <__sfp_lock_acquire>
 800b9cc:	6a23      	ldr	r3, [r4, #32]
 800b9ce:	b11b      	cbz	r3, 800b9d8 <__sinit+0x14>
 800b9d0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b9d4:	f7ff bff0 	b.w	800b9b8 <__sfp_lock_release>
 800b9d8:	4b04      	ldr	r3, [pc, #16]	@ (800b9ec <__sinit+0x28>)
 800b9da:	6223      	str	r3, [r4, #32]
 800b9dc:	4b04      	ldr	r3, [pc, #16]	@ (800b9f0 <__sinit+0x2c>)
 800b9de:	681b      	ldr	r3, [r3, #0]
 800b9e0:	2b00      	cmp	r3, #0
 800b9e2:	d1f5      	bne.n	800b9d0 <__sinit+0xc>
 800b9e4:	f7ff ffc4 	bl	800b970 <global_stdio_init.part.0>
 800b9e8:	e7f2      	b.n	800b9d0 <__sinit+0xc>
 800b9ea:	bf00      	nop
 800b9ec:	0800b931 	.word	0x0800b931
 800b9f0:	20002214 	.word	0x20002214

0800b9f4 <_fwalk_sglue>:
 800b9f4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b9f8:	4607      	mov	r7, r0
 800b9fa:	4688      	mov	r8, r1
 800b9fc:	4614      	mov	r4, r2
 800b9fe:	2600      	movs	r6, #0
 800ba00:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800ba04:	f1b9 0901 	subs.w	r9, r9, #1
 800ba08:	d505      	bpl.n	800ba16 <_fwalk_sglue+0x22>
 800ba0a:	6824      	ldr	r4, [r4, #0]
 800ba0c:	2c00      	cmp	r4, #0
 800ba0e:	d1f7      	bne.n	800ba00 <_fwalk_sglue+0xc>
 800ba10:	4630      	mov	r0, r6
 800ba12:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ba16:	89ab      	ldrh	r3, [r5, #12]
 800ba18:	2b01      	cmp	r3, #1
 800ba1a:	d907      	bls.n	800ba2c <_fwalk_sglue+0x38>
 800ba1c:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800ba20:	3301      	adds	r3, #1
 800ba22:	d003      	beq.n	800ba2c <_fwalk_sglue+0x38>
 800ba24:	4629      	mov	r1, r5
 800ba26:	4638      	mov	r0, r7
 800ba28:	47c0      	blx	r8
 800ba2a:	4306      	orrs	r6, r0
 800ba2c:	3568      	adds	r5, #104	@ 0x68
 800ba2e:	e7e9      	b.n	800ba04 <_fwalk_sglue+0x10>

0800ba30 <siprintf>:
 800ba30:	b40e      	push	{r1, r2, r3}
 800ba32:	b510      	push	{r4, lr}
 800ba34:	b09d      	sub	sp, #116	@ 0x74
 800ba36:	ab1f      	add	r3, sp, #124	@ 0x7c
 800ba38:	9002      	str	r0, [sp, #8]
 800ba3a:	9006      	str	r0, [sp, #24]
 800ba3c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800ba40:	480a      	ldr	r0, [pc, #40]	@ (800ba6c <siprintf+0x3c>)
 800ba42:	9107      	str	r1, [sp, #28]
 800ba44:	9104      	str	r1, [sp, #16]
 800ba46:	490a      	ldr	r1, [pc, #40]	@ (800ba70 <siprintf+0x40>)
 800ba48:	f853 2b04 	ldr.w	r2, [r3], #4
 800ba4c:	9105      	str	r1, [sp, #20]
 800ba4e:	2400      	movs	r4, #0
 800ba50:	a902      	add	r1, sp, #8
 800ba52:	6800      	ldr	r0, [r0, #0]
 800ba54:	9301      	str	r3, [sp, #4]
 800ba56:	941b      	str	r4, [sp, #108]	@ 0x6c
 800ba58:	f002 fbf4 	bl	800e244 <_svfiprintf_r>
 800ba5c:	9b02      	ldr	r3, [sp, #8]
 800ba5e:	701c      	strb	r4, [r3, #0]
 800ba60:	b01d      	add	sp, #116	@ 0x74
 800ba62:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800ba66:	b003      	add	sp, #12
 800ba68:	4770      	bx	lr
 800ba6a:	bf00      	nop
 800ba6c:	2000011c 	.word	0x2000011c
 800ba70:	ffff0208 	.word	0xffff0208

0800ba74 <siscanf>:
 800ba74:	b40e      	push	{r1, r2, r3}
 800ba76:	b570      	push	{r4, r5, r6, lr}
 800ba78:	b09d      	sub	sp, #116	@ 0x74
 800ba7a:	ac21      	add	r4, sp, #132	@ 0x84
 800ba7c:	2500      	movs	r5, #0
 800ba7e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800ba82:	f854 6b04 	ldr.w	r6, [r4], #4
 800ba86:	f8ad 2014 	strh.w	r2, [sp, #20]
 800ba8a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800ba8c:	9002      	str	r0, [sp, #8]
 800ba8e:	9006      	str	r0, [sp, #24]
 800ba90:	f7f4 fbee 	bl	8000270 <strlen>
 800ba94:	4b0b      	ldr	r3, [pc, #44]	@ (800bac4 <siscanf+0x50>)
 800ba96:	9003      	str	r0, [sp, #12]
 800ba98:	9007      	str	r0, [sp, #28]
 800ba9a:	480b      	ldr	r0, [pc, #44]	@ (800bac8 <siscanf+0x54>)
 800ba9c:	930b      	str	r3, [sp, #44]	@ 0x2c
 800ba9e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800baa2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800baa6:	4632      	mov	r2, r6
 800baa8:	4623      	mov	r3, r4
 800baaa:	a902      	add	r1, sp, #8
 800baac:	6800      	ldr	r0, [r0, #0]
 800baae:	950f      	str	r5, [sp, #60]	@ 0x3c
 800bab0:	9514      	str	r5, [sp, #80]	@ 0x50
 800bab2:	9401      	str	r4, [sp, #4]
 800bab4:	f002 fd1c 	bl	800e4f0 <__ssvfiscanf_r>
 800bab8:	b01d      	add	sp, #116	@ 0x74
 800baba:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800babe:	b003      	add	sp, #12
 800bac0:	4770      	bx	lr
 800bac2:	bf00      	nop
 800bac4:	0800baef 	.word	0x0800baef
 800bac8:	2000011c 	.word	0x2000011c

0800bacc <__sread>:
 800bacc:	b510      	push	{r4, lr}
 800bace:	460c      	mov	r4, r1
 800bad0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bad4:	f000 f86e 	bl	800bbb4 <_read_r>
 800bad8:	2800      	cmp	r0, #0
 800bada:	bfab      	itete	ge
 800badc:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800bade:	89a3      	ldrhlt	r3, [r4, #12]
 800bae0:	181b      	addge	r3, r3, r0
 800bae2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800bae6:	bfac      	ite	ge
 800bae8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800baea:	81a3      	strhlt	r3, [r4, #12]
 800baec:	bd10      	pop	{r4, pc}

0800baee <__seofread>:
 800baee:	2000      	movs	r0, #0
 800baf0:	4770      	bx	lr

0800baf2 <__swrite>:
 800baf2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800baf6:	461f      	mov	r7, r3
 800baf8:	898b      	ldrh	r3, [r1, #12]
 800bafa:	05db      	lsls	r3, r3, #23
 800bafc:	4605      	mov	r5, r0
 800bafe:	460c      	mov	r4, r1
 800bb00:	4616      	mov	r6, r2
 800bb02:	d505      	bpl.n	800bb10 <__swrite+0x1e>
 800bb04:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb08:	2302      	movs	r3, #2
 800bb0a:	2200      	movs	r2, #0
 800bb0c:	f000 f840 	bl	800bb90 <_lseek_r>
 800bb10:	89a3      	ldrh	r3, [r4, #12]
 800bb12:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800bb16:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800bb1a:	81a3      	strh	r3, [r4, #12]
 800bb1c:	4632      	mov	r2, r6
 800bb1e:	463b      	mov	r3, r7
 800bb20:	4628      	mov	r0, r5
 800bb22:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800bb26:	f000 b857 	b.w	800bbd8 <_write_r>

0800bb2a <__sseek>:
 800bb2a:	b510      	push	{r4, lr}
 800bb2c:	460c      	mov	r4, r1
 800bb2e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb32:	f000 f82d 	bl	800bb90 <_lseek_r>
 800bb36:	1c43      	adds	r3, r0, #1
 800bb38:	89a3      	ldrh	r3, [r4, #12]
 800bb3a:	bf15      	itete	ne
 800bb3c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800bb3e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800bb42:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800bb46:	81a3      	strheq	r3, [r4, #12]
 800bb48:	bf18      	it	ne
 800bb4a:	81a3      	strhne	r3, [r4, #12]
 800bb4c:	bd10      	pop	{r4, pc}

0800bb4e <__sclose>:
 800bb4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800bb52:	f000 b80d 	b.w	800bb70 <_close_r>

0800bb56 <memset>:
 800bb56:	4402      	add	r2, r0
 800bb58:	4603      	mov	r3, r0
 800bb5a:	4293      	cmp	r3, r2
 800bb5c:	d100      	bne.n	800bb60 <memset+0xa>
 800bb5e:	4770      	bx	lr
 800bb60:	f803 1b01 	strb.w	r1, [r3], #1
 800bb64:	e7f9      	b.n	800bb5a <memset+0x4>
	...

0800bb68 <_localeconv_r>:
 800bb68:	4800      	ldr	r0, [pc, #0]	@ (800bb6c <_localeconv_r+0x4>)
 800bb6a:	4770      	bx	lr
 800bb6c:	2000025c 	.word	0x2000025c

0800bb70 <_close_r>:
 800bb70:	b538      	push	{r3, r4, r5, lr}
 800bb72:	4d06      	ldr	r5, [pc, #24]	@ (800bb8c <_close_r+0x1c>)
 800bb74:	2300      	movs	r3, #0
 800bb76:	4604      	mov	r4, r0
 800bb78:	4608      	mov	r0, r1
 800bb7a:	602b      	str	r3, [r5, #0]
 800bb7c:	f7f6 fb72 	bl	8002264 <_close>
 800bb80:	1c43      	adds	r3, r0, #1
 800bb82:	d102      	bne.n	800bb8a <_close_r+0x1a>
 800bb84:	682b      	ldr	r3, [r5, #0]
 800bb86:	b103      	cbz	r3, 800bb8a <_close_r+0x1a>
 800bb88:	6023      	str	r3, [r4, #0]
 800bb8a:	bd38      	pop	{r3, r4, r5, pc}
 800bb8c:	20002218 	.word	0x20002218

0800bb90 <_lseek_r>:
 800bb90:	b538      	push	{r3, r4, r5, lr}
 800bb92:	4d07      	ldr	r5, [pc, #28]	@ (800bbb0 <_lseek_r+0x20>)
 800bb94:	4604      	mov	r4, r0
 800bb96:	4608      	mov	r0, r1
 800bb98:	4611      	mov	r1, r2
 800bb9a:	2200      	movs	r2, #0
 800bb9c:	602a      	str	r2, [r5, #0]
 800bb9e:	461a      	mov	r2, r3
 800bba0:	f7f6 fb87 	bl	80022b2 <_lseek>
 800bba4:	1c43      	adds	r3, r0, #1
 800bba6:	d102      	bne.n	800bbae <_lseek_r+0x1e>
 800bba8:	682b      	ldr	r3, [r5, #0]
 800bbaa:	b103      	cbz	r3, 800bbae <_lseek_r+0x1e>
 800bbac:	6023      	str	r3, [r4, #0]
 800bbae:	bd38      	pop	{r3, r4, r5, pc}
 800bbb0:	20002218 	.word	0x20002218

0800bbb4 <_read_r>:
 800bbb4:	b538      	push	{r3, r4, r5, lr}
 800bbb6:	4d07      	ldr	r5, [pc, #28]	@ (800bbd4 <_read_r+0x20>)
 800bbb8:	4604      	mov	r4, r0
 800bbba:	4608      	mov	r0, r1
 800bbbc:	4611      	mov	r1, r2
 800bbbe:	2200      	movs	r2, #0
 800bbc0:	602a      	str	r2, [r5, #0]
 800bbc2:	461a      	mov	r2, r3
 800bbc4:	f7f6 fb15 	bl	80021f2 <_read>
 800bbc8:	1c43      	adds	r3, r0, #1
 800bbca:	d102      	bne.n	800bbd2 <_read_r+0x1e>
 800bbcc:	682b      	ldr	r3, [r5, #0]
 800bbce:	b103      	cbz	r3, 800bbd2 <_read_r+0x1e>
 800bbd0:	6023      	str	r3, [r4, #0]
 800bbd2:	bd38      	pop	{r3, r4, r5, pc}
 800bbd4:	20002218 	.word	0x20002218

0800bbd8 <_write_r>:
 800bbd8:	b538      	push	{r3, r4, r5, lr}
 800bbda:	4d07      	ldr	r5, [pc, #28]	@ (800bbf8 <_write_r+0x20>)
 800bbdc:	4604      	mov	r4, r0
 800bbde:	4608      	mov	r0, r1
 800bbe0:	4611      	mov	r1, r2
 800bbe2:	2200      	movs	r2, #0
 800bbe4:	602a      	str	r2, [r5, #0]
 800bbe6:	461a      	mov	r2, r3
 800bbe8:	f7f6 fb20 	bl	800222c <_write>
 800bbec:	1c43      	adds	r3, r0, #1
 800bbee:	d102      	bne.n	800bbf6 <_write_r+0x1e>
 800bbf0:	682b      	ldr	r3, [r5, #0]
 800bbf2:	b103      	cbz	r3, 800bbf6 <_write_r+0x1e>
 800bbf4:	6023      	str	r3, [r4, #0]
 800bbf6:	bd38      	pop	{r3, r4, r5, pc}
 800bbf8:	20002218 	.word	0x20002218

0800bbfc <__errno>:
 800bbfc:	4b01      	ldr	r3, [pc, #4]	@ (800bc04 <__errno+0x8>)
 800bbfe:	6818      	ldr	r0, [r3, #0]
 800bc00:	4770      	bx	lr
 800bc02:	bf00      	nop
 800bc04:	2000011c 	.word	0x2000011c

0800bc08 <__libc_init_array>:
 800bc08:	b570      	push	{r4, r5, r6, lr}
 800bc0a:	4d0d      	ldr	r5, [pc, #52]	@ (800bc40 <__libc_init_array+0x38>)
 800bc0c:	4c0d      	ldr	r4, [pc, #52]	@ (800bc44 <__libc_init_array+0x3c>)
 800bc0e:	1b64      	subs	r4, r4, r5
 800bc10:	10a4      	asrs	r4, r4, #2
 800bc12:	2600      	movs	r6, #0
 800bc14:	42a6      	cmp	r6, r4
 800bc16:	d109      	bne.n	800bc2c <__libc_init_array+0x24>
 800bc18:	4d0b      	ldr	r5, [pc, #44]	@ (800bc48 <__libc_init_array+0x40>)
 800bc1a:	4c0c      	ldr	r4, [pc, #48]	@ (800bc4c <__libc_init_array+0x44>)
 800bc1c:	f004 f9e4 	bl	800ffe8 <_init>
 800bc20:	1b64      	subs	r4, r4, r5
 800bc22:	10a4      	asrs	r4, r4, #2
 800bc24:	2600      	movs	r6, #0
 800bc26:	42a6      	cmp	r6, r4
 800bc28:	d105      	bne.n	800bc36 <__libc_init_array+0x2e>
 800bc2a:	bd70      	pop	{r4, r5, r6, pc}
 800bc2c:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc30:	4798      	blx	r3
 800bc32:	3601      	adds	r6, #1
 800bc34:	e7ee      	b.n	800bc14 <__libc_init_array+0xc>
 800bc36:	f855 3b04 	ldr.w	r3, [r5], #4
 800bc3a:	4798      	blx	r3
 800bc3c:	3601      	adds	r6, #1
 800bc3e:	e7f2      	b.n	800bc26 <__libc_init_array+0x1e>
 800bc40:	08010610 	.word	0x08010610
 800bc44:	08010610 	.word	0x08010610
 800bc48:	08010610 	.word	0x08010610
 800bc4c:	08010614 	.word	0x08010614

0800bc50 <__retarget_lock_init_recursive>:
 800bc50:	4770      	bx	lr

0800bc52 <__retarget_lock_acquire_recursive>:
 800bc52:	4770      	bx	lr

0800bc54 <__retarget_lock_release_recursive>:
 800bc54:	4770      	bx	lr

0800bc56 <memcpy>:
 800bc56:	440a      	add	r2, r1
 800bc58:	4291      	cmp	r1, r2
 800bc5a:	f100 33ff 	add.w	r3, r0, #4294967295
 800bc5e:	d100      	bne.n	800bc62 <memcpy+0xc>
 800bc60:	4770      	bx	lr
 800bc62:	b510      	push	{r4, lr}
 800bc64:	f811 4b01 	ldrb.w	r4, [r1], #1
 800bc68:	f803 4f01 	strb.w	r4, [r3, #1]!
 800bc6c:	4291      	cmp	r1, r2
 800bc6e:	d1f9      	bne.n	800bc64 <memcpy+0xe>
 800bc70:	bd10      	pop	{r4, pc}
	...

0800bc74 <nanf>:
 800bc74:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800bc7c <nanf+0x8>
 800bc78:	4770      	bx	lr
 800bc7a:	bf00      	nop
 800bc7c:	7fc00000 	.word	0x7fc00000

0800bc80 <quorem>:
 800bc80:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bc84:	6903      	ldr	r3, [r0, #16]
 800bc86:	690c      	ldr	r4, [r1, #16]
 800bc88:	42a3      	cmp	r3, r4
 800bc8a:	4607      	mov	r7, r0
 800bc8c:	db7e      	blt.n	800bd8c <quorem+0x10c>
 800bc8e:	3c01      	subs	r4, #1
 800bc90:	f101 0814 	add.w	r8, r1, #20
 800bc94:	00a3      	lsls	r3, r4, #2
 800bc96:	f100 0514 	add.w	r5, r0, #20
 800bc9a:	9300      	str	r3, [sp, #0]
 800bc9c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bca0:	9301      	str	r3, [sp, #4]
 800bca2:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800bca6:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bcaa:	3301      	adds	r3, #1
 800bcac:	429a      	cmp	r2, r3
 800bcae:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800bcb2:	fbb2 f6f3 	udiv	r6, r2, r3
 800bcb6:	d32e      	bcc.n	800bd16 <quorem+0x96>
 800bcb8:	f04f 0a00 	mov.w	sl, #0
 800bcbc:	46c4      	mov	ip, r8
 800bcbe:	46ae      	mov	lr, r5
 800bcc0:	46d3      	mov	fp, sl
 800bcc2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800bcc6:	b298      	uxth	r0, r3
 800bcc8:	fb06 a000 	mla	r0, r6, r0, sl
 800bccc:	0c02      	lsrs	r2, r0, #16
 800bcce:	0c1b      	lsrs	r3, r3, #16
 800bcd0:	fb06 2303 	mla	r3, r6, r3, r2
 800bcd4:	f8de 2000 	ldr.w	r2, [lr]
 800bcd8:	b280      	uxth	r0, r0
 800bcda:	b292      	uxth	r2, r2
 800bcdc:	1a12      	subs	r2, r2, r0
 800bcde:	445a      	add	r2, fp
 800bce0:	f8de 0000 	ldr.w	r0, [lr]
 800bce4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800bce8:	b29b      	uxth	r3, r3
 800bcea:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800bcee:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800bcf2:	b292      	uxth	r2, r2
 800bcf4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800bcf8:	45e1      	cmp	r9, ip
 800bcfa:	f84e 2b04 	str.w	r2, [lr], #4
 800bcfe:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800bd02:	d2de      	bcs.n	800bcc2 <quorem+0x42>
 800bd04:	9b00      	ldr	r3, [sp, #0]
 800bd06:	58eb      	ldr	r3, [r5, r3]
 800bd08:	b92b      	cbnz	r3, 800bd16 <quorem+0x96>
 800bd0a:	9b01      	ldr	r3, [sp, #4]
 800bd0c:	3b04      	subs	r3, #4
 800bd0e:	429d      	cmp	r5, r3
 800bd10:	461a      	mov	r2, r3
 800bd12:	d32f      	bcc.n	800bd74 <quorem+0xf4>
 800bd14:	613c      	str	r4, [r7, #16]
 800bd16:	4638      	mov	r0, r7
 800bd18:	f001 f9c6 	bl	800d0a8 <__mcmp>
 800bd1c:	2800      	cmp	r0, #0
 800bd1e:	db25      	blt.n	800bd6c <quorem+0xec>
 800bd20:	4629      	mov	r1, r5
 800bd22:	2000      	movs	r0, #0
 800bd24:	f858 2b04 	ldr.w	r2, [r8], #4
 800bd28:	f8d1 c000 	ldr.w	ip, [r1]
 800bd2c:	fa1f fe82 	uxth.w	lr, r2
 800bd30:	fa1f f38c 	uxth.w	r3, ip
 800bd34:	eba3 030e 	sub.w	r3, r3, lr
 800bd38:	4403      	add	r3, r0
 800bd3a:	0c12      	lsrs	r2, r2, #16
 800bd3c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800bd40:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800bd44:	b29b      	uxth	r3, r3
 800bd46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800bd4a:	45c1      	cmp	r9, r8
 800bd4c:	f841 3b04 	str.w	r3, [r1], #4
 800bd50:	ea4f 4022 	mov.w	r0, r2, asr #16
 800bd54:	d2e6      	bcs.n	800bd24 <quorem+0xa4>
 800bd56:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800bd5a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800bd5e:	b922      	cbnz	r2, 800bd6a <quorem+0xea>
 800bd60:	3b04      	subs	r3, #4
 800bd62:	429d      	cmp	r5, r3
 800bd64:	461a      	mov	r2, r3
 800bd66:	d30b      	bcc.n	800bd80 <quorem+0x100>
 800bd68:	613c      	str	r4, [r7, #16]
 800bd6a:	3601      	adds	r6, #1
 800bd6c:	4630      	mov	r0, r6
 800bd6e:	b003      	add	sp, #12
 800bd70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800bd74:	6812      	ldr	r2, [r2, #0]
 800bd76:	3b04      	subs	r3, #4
 800bd78:	2a00      	cmp	r2, #0
 800bd7a:	d1cb      	bne.n	800bd14 <quorem+0x94>
 800bd7c:	3c01      	subs	r4, #1
 800bd7e:	e7c6      	b.n	800bd0e <quorem+0x8e>
 800bd80:	6812      	ldr	r2, [r2, #0]
 800bd82:	3b04      	subs	r3, #4
 800bd84:	2a00      	cmp	r2, #0
 800bd86:	d1ef      	bne.n	800bd68 <quorem+0xe8>
 800bd88:	3c01      	subs	r4, #1
 800bd8a:	e7ea      	b.n	800bd62 <quorem+0xe2>
 800bd8c:	2000      	movs	r0, #0
 800bd8e:	e7ee      	b.n	800bd6e <quorem+0xee>

0800bd90 <_dtoa_r>:
 800bd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800bd94:	69c7      	ldr	r7, [r0, #28]
 800bd96:	b097      	sub	sp, #92	@ 0x5c
 800bd98:	ed8d 0b04 	vstr	d0, [sp, #16]
 800bd9c:	ec55 4b10 	vmov	r4, r5, d0
 800bda0:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800bda2:	9107      	str	r1, [sp, #28]
 800bda4:	4681      	mov	r9, r0
 800bda6:	920c      	str	r2, [sp, #48]	@ 0x30
 800bda8:	9311      	str	r3, [sp, #68]	@ 0x44
 800bdaa:	b97f      	cbnz	r7, 800bdcc <_dtoa_r+0x3c>
 800bdac:	2010      	movs	r0, #16
 800bdae:	f000 fe09 	bl	800c9c4 <malloc>
 800bdb2:	4602      	mov	r2, r0
 800bdb4:	f8c9 001c 	str.w	r0, [r9, #28]
 800bdb8:	b920      	cbnz	r0, 800bdc4 <_dtoa_r+0x34>
 800bdba:	4ba9      	ldr	r3, [pc, #676]	@ (800c060 <_dtoa_r+0x2d0>)
 800bdbc:	21ef      	movs	r1, #239	@ 0xef
 800bdbe:	48a9      	ldr	r0, [pc, #676]	@ (800c064 <_dtoa_r+0x2d4>)
 800bdc0:	f002 ffbe 	bl	800ed40 <__assert_func>
 800bdc4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800bdc8:	6007      	str	r7, [r0, #0]
 800bdca:	60c7      	str	r7, [r0, #12]
 800bdcc:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bdd0:	6819      	ldr	r1, [r3, #0]
 800bdd2:	b159      	cbz	r1, 800bdec <_dtoa_r+0x5c>
 800bdd4:	685a      	ldr	r2, [r3, #4]
 800bdd6:	604a      	str	r2, [r1, #4]
 800bdd8:	2301      	movs	r3, #1
 800bdda:	4093      	lsls	r3, r2
 800bddc:	608b      	str	r3, [r1, #8]
 800bdde:	4648      	mov	r0, r9
 800bde0:	f000 fee6 	bl	800cbb0 <_Bfree>
 800bde4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bde8:	2200      	movs	r2, #0
 800bdea:	601a      	str	r2, [r3, #0]
 800bdec:	1e2b      	subs	r3, r5, #0
 800bdee:	bfb9      	ittee	lt
 800bdf0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800bdf4:	9305      	strlt	r3, [sp, #20]
 800bdf6:	2300      	movge	r3, #0
 800bdf8:	6033      	strge	r3, [r6, #0]
 800bdfa:	9f05      	ldr	r7, [sp, #20]
 800bdfc:	4b9a      	ldr	r3, [pc, #616]	@ (800c068 <_dtoa_r+0x2d8>)
 800bdfe:	bfbc      	itt	lt
 800be00:	2201      	movlt	r2, #1
 800be02:	6032      	strlt	r2, [r6, #0]
 800be04:	43bb      	bics	r3, r7
 800be06:	d112      	bne.n	800be2e <_dtoa_r+0x9e>
 800be08:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800be0a:	f242 730f 	movw	r3, #9999	@ 0x270f
 800be0e:	6013      	str	r3, [r2, #0]
 800be10:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800be14:	4323      	orrs	r3, r4
 800be16:	f000 855a 	beq.w	800c8ce <_dtoa_r+0xb3e>
 800be1a:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be1c:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800c07c <_dtoa_r+0x2ec>
 800be20:	2b00      	cmp	r3, #0
 800be22:	f000 855c 	beq.w	800c8de <_dtoa_r+0xb4e>
 800be26:	f10a 0303 	add.w	r3, sl, #3
 800be2a:	f000 bd56 	b.w	800c8da <_dtoa_r+0xb4a>
 800be2e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800be32:	2200      	movs	r2, #0
 800be34:	ec51 0b17 	vmov	r0, r1, d7
 800be38:	2300      	movs	r3, #0
 800be3a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800be3e:	f7f4 fe43 	bl	8000ac8 <__aeabi_dcmpeq>
 800be42:	4680      	mov	r8, r0
 800be44:	b158      	cbz	r0, 800be5e <_dtoa_r+0xce>
 800be46:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800be48:	2301      	movs	r3, #1
 800be4a:	6013      	str	r3, [r2, #0]
 800be4c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800be4e:	b113      	cbz	r3, 800be56 <_dtoa_r+0xc6>
 800be50:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800be52:	4b86      	ldr	r3, [pc, #536]	@ (800c06c <_dtoa_r+0x2dc>)
 800be54:	6013      	str	r3, [r2, #0]
 800be56:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800c080 <_dtoa_r+0x2f0>
 800be5a:	f000 bd40 	b.w	800c8de <_dtoa_r+0xb4e>
 800be5e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800be62:	aa14      	add	r2, sp, #80	@ 0x50
 800be64:	a915      	add	r1, sp, #84	@ 0x54
 800be66:	4648      	mov	r0, r9
 800be68:	f001 fa3e 	bl	800d2e8 <__d2b>
 800be6c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800be70:	9002      	str	r0, [sp, #8]
 800be72:	2e00      	cmp	r6, #0
 800be74:	d078      	beq.n	800bf68 <_dtoa_r+0x1d8>
 800be76:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800be78:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800be7c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800be80:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800be84:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800be88:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800be8c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800be90:	4619      	mov	r1, r3
 800be92:	2200      	movs	r2, #0
 800be94:	4b76      	ldr	r3, [pc, #472]	@ (800c070 <_dtoa_r+0x2e0>)
 800be96:	f7f4 f9f7 	bl	8000288 <__aeabi_dsub>
 800be9a:	a36b      	add	r3, pc, #428	@ (adr r3, 800c048 <_dtoa_r+0x2b8>)
 800be9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bea0:	f7f4 fbaa 	bl	80005f8 <__aeabi_dmul>
 800bea4:	a36a      	add	r3, pc, #424	@ (adr r3, 800c050 <_dtoa_r+0x2c0>)
 800bea6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800beaa:	f7f4 f9ef 	bl	800028c <__adddf3>
 800beae:	4604      	mov	r4, r0
 800beb0:	4630      	mov	r0, r6
 800beb2:	460d      	mov	r5, r1
 800beb4:	f7f4 fb36 	bl	8000524 <__aeabi_i2d>
 800beb8:	a367      	add	r3, pc, #412	@ (adr r3, 800c058 <_dtoa_r+0x2c8>)
 800beba:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bebe:	f7f4 fb9b 	bl	80005f8 <__aeabi_dmul>
 800bec2:	4602      	mov	r2, r0
 800bec4:	460b      	mov	r3, r1
 800bec6:	4620      	mov	r0, r4
 800bec8:	4629      	mov	r1, r5
 800beca:	f7f4 f9df 	bl	800028c <__adddf3>
 800bece:	4604      	mov	r4, r0
 800bed0:	460d      	mov	r5, r1
 800bed2:	f7f4 fe41 	bl	8000b58 <__aeabi_d2iz>
 800bed6:	2200      	movs	r2, #0
 800bed8:	4607      	mov	r7, r0
 800beda:	2300      	movs	r3, #0
 800bedc:	4620      	mov	r0, r4
 800bede:	4629      	mov	r1, r5
 800bee0:	f7f4 fdfc 	bl	8000adc <__aeabi_dcmplt>
 800bee4:	b140      	cbz	r0, 800bef8 <_dtoa_r+0x168>
 800bee6:	4638      	mov	r0, r7
 800bee8:	f7f4 fb1c 	bl	8000524 <__aeabi_i2d>
 800beec:	4622      	mov	r2, r4
 800beee:	462b      	mov	r3, r5
 800bef0:	f7f4 fdea 	bl	8000ac8 <__aeabi_dcmpeq>
 800bef4:	b900      	cbnz	r0, 800bef8 <_dtoa_r+0x168>
 800bef6:	3f01      	subs	r7, #1
 800bef8:	2f16      	cmp	r7, #22
 800befa:	d852      	bhi.n	800bfa2 <_dtoa_r+0x212>
 800befc:	4b5d      	ldr	r3, [pc, #372]	@ (800c074 <_dtoa_r+0x2e4>)
 800befe:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bf02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bf06:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bf0a:	f7f4 fde7 	bl	8000adc <__aeabi_dcmplt>
 800bf0e:	2800      	cmp	r0, #0
 800bf10:	d049      	beq.n	800bfa6 <_dtoa_r+0x216>
 800bf12:	3f01      	subs	r7, #1
 800bf14:	2300      	movs	r3, #0
 800bf16:	9310      	str	r3, [sp, #64]	@ 0x40
 800bf18:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800bf1a:	1b9b      	subs	r3, r3, r6
 800bf1c:	1e5a      	subs	r2, r3, #1
 800bf1e:	bf45      	ittet	mi
 800bf20:	f1c3 0301 	rsbmi	r3, r3, #1
 800bf24:	9300      	strmi	r3, [sp, #0]
 800bf26:	2300      	movpl	r3, #0
 800bf28:	2300      	movmi	r3, #0
 800bf2a:	9206      	str	r2, [sp, #24]
 800bf2c:	bf54      	ite	pl
 800bf2e:	9300      	strpl	r3, [sp, #0]
 800bf30:	9306      	strmi	r3, [sp, #24]
 800bf32:	2f00      	cmp	r7, #0
 800bf34:	db39      	blt.n	800bfaa <_dtoa_r+0x21a>
 800bf36:	9b06      	ldr	r3, [sp, #24]
 800bf38:	970d      	str	r7, [sp, #52]	@ 0x34
 800bf3a:	443b      	add	r3, r7
 800bf3c:	9306      	str	r3, [sp, #24]
 800bf3e:	2300      	movs	r3, #0
 800bf40:	9308      	str	r3, [sp, #32]
 800bf42:	9b07      	ldr	r3, [sp, #28]
 800bf44:	2b09      	cmp	r3, #9
 800bf46:	d863      	bhi.n	800c010 <_dtoa_r+0x280>
 800bf48:	2b05      	cmp	r3, #5
 800bf4a:	bfc4      	itt	gt
 800bf4c:	3b04      	subgt	r3, #4
 800bf4e:	9307      	strgt	r3, [sp, #28]
 800bf50:	9b07      	ldr	r3, [sp, #28]
 800bf52:	f1a3 0302 	sub.w	r3, r3, #2
 800bf56:	bfcc      	ite	gt
 800bf58:	2400      	movgt	r4, #0
 800bf5a:	2401      	movle	r4, #1
 800bf5c:	2b03      	cmp	r3, #3
 800bf5e:	d863      	bhi.n	800c028 <_dtoa_r+0x298>
 800bf60:	e8df f003 	tbb	[pc, r3]
 800bf64:	2b375452 	.word	0x2b375452
 800bf68:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800bf6c:	441e      	add	r6, r3
 800bf6e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800bf72:	2b20      	cmp	r3, #32
 800bf74:	bfc1      	itttt	gt
 800bf76:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800bf7a:	409f      	lslgt	r7, r3
 800bf7c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800bf80:	fa24 f303 	lsrgt.w	r3, r4, r3
 800bf84:	bfd6      	itet	le
 800bf86:	f1c3 0320 	rsble	r3, r3, #32
 800bf8a:	ea47 0003 	orrgt.w	r0, r7, r3
 800bf8e:	fa04 f003 	lslle.w	r0, r4, r3
 800bf92:	f7f4 fab7 	bl	8000504 <__aeabi_ui2d>
 800bf96:	2201      	movs	r2, #1
 800bf98:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800bf9c:	3e01      	subs	r6, #1
 800bf9e:	9212      	str	r2, [sp, #72]	@ 0x48
 800bfa0:	e776      	b.n	800be90 <_dtoa_r+0x100>
 800bfa2:	2301      	movs	r3, #1
 800bfa4:	e7b7      	b.n	800bf16 <_dtoa_r+0x186>
 800bfa6:	9010      	str	r0, [sp, #64]	@ 0x40
 800bfa8:	e7b6      	b.n	800bf18 <_dtoa_r+0x188>
 800bfaa:	9b00      	ldr	r3, [sp, #0]
 800bfac:	1bdb      	subs	r3, r3, r7
 800bfae:	9300      	str	r3, [sp, #0]
 800bfb0:	427b      	negs	r3, r7
 800bfb2:	9308      	str	r3, [sp, #32]
 800bfb4:	2300      	movs	r3, #0
 800bfb6:	930d      	str	r3, [sp, #52]	@ 0x34
 800bfb8:	e7c3      	b.n	800bf42 <_dtoa_r+0x1b2>
 800bfba:	2301      	movs	r3, #1
 800bfbc:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfbe:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bfc0:	eb07 0b03 	add.w	fp, r7, r3
 800bfc4:	f10b 0301 	add.w	r3, fp, #1
 800bfc8:	2b01      	cmp	r3, #1
 800bfca:	9303      	str	r3, [sp, #12]
 800bfcc:	bfb8      	it	lt
 800bfce:	2301      	movlt	r3, #1
 800bfd0:	e006      	b.n	800bfe0 <_dtoa_r+0x250>
 800bfd2:	2301      	movs	r3, #1
 800bfd4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bfd6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bfd8:	2b00      	cmp	r3, #0
 800bfda:	dd28      	ble.n	800c02e <_dtoa_r+0x29e>
 800bfdc:	469b      	mov	fp, r3
 800bfde:	9303      	str	r3, [sp, #12]
 800bfe0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bfe4:	2100      	movs	r1, #0
 800bfe6:	2204      	movs	r2, #4
 800bfe8:	f102 0514 	add.w	r5, r2, #20
 800bfec:	429d      	cmp	r5, r3
 800bfee:	d926      	bls.n	800c03e <_dtoa_r+0x2ae>
 800bff0:	6041      	str	r1, [r0, #4]
 800bff2:	4648      	mov	r0, r9
 800bff4:	f000 fd9c 	bl	800cb30 <_Balloc>
 800bff8:	4682      	mov	sl, r0
 800bffa:	2800      	cmp	r0, #0
 800bffc:	d142      	bne.n	800c084 <_dtoa_r+0x2f4>
 800bffe:	4b1e      	ldr	r3, [pc, #120]	@ (800c078 <_dtoa_r+0x2e8>)
 800c000:	4602      	mov	r2, r0
 800c002:	f240 11af 	movw	r1, #431	@ 0x1af
 800c006:	e6da      	b.n	800bdbe <_dtoa_r+0x2e>
 800c008:	2300      	movs	r3, #0
 800c00a:	e7e3      	b.n	800bfd4 <_dtoa_r+0x244>
 800c00c:	2300      	movs	r3, #0
 800c00e:	e7d5      	b.n	800bfbc <_dtoa_r+0x22c>
 800c010:	2401      	movs	r4, #1
 800c012:	2300      	movs	r3, #0
 800c014:	9307      	str	r3, [sp, #28]
 800c016:	9409      	str	r4, [sp, #36]	@ 0x24
 800c018:	f04f 3bff 	mov.w	fp, #4294967295
 800c01c:	2200      	movs	r2, #0
 800c01e:	f8cd b00c 	str.w	fp, [sp, #12]
 800c022:	2312      	movs	r3, #18
 800c024:	920c      	str	r2, [sp, #48]	@ 0x30
 800c026:	e7db      	b.n	800bfe0 <_dtoa_r+0x250>
 800c028:	2301      	movs	r3, #1
 800c02a:	9309      	str	r3, [sp, #36]	@ 0x24
 800c02c:	e7f4      	b.n	800c018 <_dtoa_r+0x288>
 800c02e:	f04f 0b01 	mov.w	fp, #1
 800c032:	f8cd b00c 	str.w	fp, [sp, #12]
 800c036:	465b      	mov	r3, fp
 800c038:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800c03c:	e7d0      	b.n	800bfe0 <_dtoa_r+0x250>
 800c03e:	3101      	adds	r1, #1
 800c040:	0052      	lsls	r2, r2, #1
 800c042:	e7d1      	b.n	800bfe8 <_dtoa_r+0x258>
 800c044:	f3af 8000 	nop.w
 800c048:	636f4361 	.word	0x636f4361
 800c04c:	3fd287a7 	.word	0x3fd287a7
 800c050:	8b60c8b3 	.word	0x8b60c8b3
 800c054:	3fc68a28 	.word	0x3fc68a28
 800c058:	509f79fb 	.word	0x509f79fb
 800c05c:	3fd34413 	.word	0x3fd34413
 800c060:	08010194 	.word	0x08010194
 800c064:	080101ab 	.word	0x080101ab
 800c068:	7ff00000 	.word	0x7ff00000
 800c06c:	08010297 	.word	0x08010297
 800c070:	3ff80000 	.word	0x3ff80000
 800c074:	08010378 	.word	0x08010378
 800c078:	08010203 	.word	0x08010203
 800c07c:	08010190 	.word	0x08010190
 800c080:	08010296 	.word	0x08010296
 800c084:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800c088:	6018      	str	r0, [r3, #0]
 800c08a:	9b03      	ldr	r3, [sp, #12]
 800c08c:	2b0e      	cmp	r3, #14
 800c08e:	f200 80a1 	bhi.w	800c1d4 <_dtoa_r+0x444>
 800c092:	2c00      	cmp	r4, #0
 800c094:	f000 809e 	beq.w	800c1d4 <_dtoa_r+0x444>
 800c098:	2f00      	cmp	r7, #0
 800c09a:	dd33      	ble.n	800c104 <_dtoa_r+0x374>
 800c09c:	4b9c      	ldr	r3, [pc, #624]	@ (800c310 <_dtoa_r+0x580>)
 800c09e:	f007 020f 	and.w	r2, r7, #15
 800c0a2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c0a6:	ed93 7b00 	vldr	d7, [r3]
 800c0aa:	05f8      	lsls	r0, r7, #23
 800c0ac:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800c0b0:	ea4f 1427 	mov.w	r4, r7, asr #4
 800c0b4:	d516      	bpl.n	800c0e4 <_dtoa_r+0x354>
 800c0b6:	4b97      	ldr	r3, [pc, #604]	@ (800c314 <_dtoa_r+0x584>)
 800c0b8:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c0bc:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800c0c0:	f7f4 fbc4 	bl	800084c <__aeabi_ddiv>
 800c0c4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0c8:	f004 040f 	and.w	r4, r4, #15
 800c0cc:	2603      	movs	r6, #3
 800c0ce:	4d91      	ldr	r5, [pc, #580]	@ (800c314 <_dtoa_r+0x584>)
 800c0d0:	b954      	cbnz	r4, 800c0e8 <_dtoa_r+0x358>
 800c0d2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c0d6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c0da:	f7f4 fbb7 	bl	800084c <__aeabi_ddiv>
 800c0de:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c0e2:	e028      	b.n	800c136 <_dtoa_r+0x3a6>
 800c0e4:	2602      	movs	r6, #2
 800c0e6:	e7f2      	b.n	800c0ce <_dtoa_r+0x33e>
 800c0e8:	07e1      	lsls	r1, r4, #31
 800c0ea:	d508      	bpl.n	800c0fe <_dtoa_r+0x36e>
 800c0ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c0f0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c0f4:	f7f4 fa80 	bl	80005f8 <__aeabi_dmul>
 800c0f8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c0fc:	3601      	adds	r6, #1
 800c0fe:	1064      	asrs	r4, r4, #1
 800c100:	3508      	adds	r5, #8
 800c102:	e7e5      	b.n	800c0d0 <_dtoa_r+0x340>
 800c104:	f000 80af 	beq.w	800c266 <_dtoa_r+0x4d6>
 800c108:	427c      	negs	r4, r7
 800c10a:	4b81      	ldr	r3, [pc, #516]	@ (800c310 <_dtoa_r+0x580>)
 800c10c:	4d81      	ldr	r5, [pc, #516]	@ (800c314 <_dtoa_r+0x584>)
 800c10e:	f004 020f 	and.w	r2, r4, #15
 800c112:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800c116:	e9d3 2300 	ldrd	r2, r3, [r3]
 800c11a:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800c11e:	f7f4 fa6b 	bl	80005f8 <__aeabi_dmul>
 800c122:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c126:	1124      	asrs	r4, r4, #4
 800c128:	2300      	movs	r3, #0
 800c12a:	2602      	movs	r6, #2
 800c12c:	2c00      	cmp	r4, #0
 800c12e:	f040 808f 	bne.w	800c250 <_dtoa_r+0x4c0>
 800c132:	2b00      	cmp	r3, #0
 800c134:	d1d3      	bne.n	800c0de <_dtoa_r+0x34e>
 800c136:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c138:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c13c:	2b00      	cmp	r3, #0
 800c13e:	f000 8094 	beq.w	800c26a <_dtoa_r+0x4da>
 800c142:	4b75      	ldr	r3, [pc, #468]	@ (800c318 <_dtoa_r+0x588>)
 800c144:	2200      	movs	r2, #0
 800c146:	4620      	mov	r0, r4
 800c148:	4629      	mov	r1, r5
 800c14a:	f7f4 fcc7 	bl	8000adc <__aeabi_dcmplt>
 800c14e:	2800      	cmp	r0, #0
 800c150:	f000 808b 	beq.w	800c26a <_dtoa_r+0x4da>
 800c154:	9b03      	ldr	r3, [sp, #12]
 800c156:	2b00      	cmp	r3, #0
 800c158:	f000 8087 	beq.w	800c26a <_dtoa_r+0x4da>
 800c15c:	f1bb 0f00 	cmp.w	fp, #0
 800c160:	dd34      	ble.n	800c1cc <_dtoa_r+0x43c>
 800c162:	4620      	mov	r0, r4
 800c164:	4b6d      	ldr	r3, [pc, #436]	@ (800c31c <_dtoa_r+0x58c>)
 800c166:	2200      	movs	r2, #0
 800c168:	4629      	mov	r1, r5
 800c16a:	f7f4 fa45 	bl	80005f8 <__aeabi_dmul>
 800c16e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c172:	f107 38ff 	add.w	r8, r7, #4294967295
 800c176:	3601      	adds	r6, #1
 800c178:	465c      	mov	r4, fp
 800c17a:	4630      	mov	r0, r6
 800c17c:	f7f4 f9d2 	bl	8000524 <__aeabi_i2d>
 800c180:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c184:	f7f4 fa38 	bl	80005f8 <__aeabi_dmul>
 800c188:	4b65      	ldr	r3, [pc, #404]	@ (800c320 <_dtoa_r+0x590>)
 800c18a:	2200      	movs	r2, #0
 800c18c:	f7f4 f87e 	bl	800028c <__adddf3>
 800c190:	4605      	mov	r5, r0
 800c192:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800c196:	2c00      	cmp	r4, #0
 800c198:	d16a      	bne.n	800c270 <_dtoa_r+0x4e0>
 800c19a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c19e:	4b61      	ldr	r3, [pc, #388]	@ (800c324 <_dtoa_r+0x594>)
 800c1a0:	2200      	movs	r2, #0
 800c1a2:	f7f4 f871 	bl	8000288 <__aeabi_dsub>
 800c1a6:	4602      	mov	r2, r0
 800c1a8:	460b      	mov	r3, r1
 800c1aa:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c1ae:	462a      	mov	r2, r5
 800c1b0:	4633      	mov	r3, r6
 800c1b2:	f7f4 fcb1 	bl	8000b18 <__aeabi_dcmpgt>
 800c1b6:	2800      	cmp	r0, #0
 800c1b8:	f040 8298 	bne.w	800c6ec <_dtoa_r+0x95c>
 800c1bc:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c1c0:	462a      	mov	r2, r5
 800c1c2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800c1c6:	f7f4 fc89 	bl	8000adc <__aeabi_dcmplt>
 800c1ca:	bb38      	cbnz	r0, 800c21c <_dtoa_r+0x48c>
 800c1cc:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800c1d0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800c1d4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f2c0 8157 	blt.w	800c48a <_dtoa_r+0x6fa>
 800c1dc:	2f0e      	cmp	r7, #14
 800c1de:	f300 8154 	bgt.w	800c48a <_dtoa_r+0x6fa>
 800c1e2:	4b4b      	ldr	r3, [pc, #300]	@ (800c310 <_dtoa_r+0x580>)
 800c1e4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800c1e8:	ed93 7b00 	vldr	d7, [r3]
 800c1ec:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	ed8d 7b00 	vstr	d7, [sp]
 800c1f4:	f280 80e5 	bge.w	800c3c2 <_dtoa_r+0x632>
 800c1f8:	9b03      	ldr	r3, [sp, #12]
 800c1fa:	2b00      	cmp	r3, #0
 800c1fc:	f300 80e1 	bgt.w	800c3c2 <_dtoa_r+0x632>
 800c200:	d10c      	bne.n	800c21c <_dtoa_r+0x48c>
 800c202:	4b48      	ldr	r3, [pc, #288]	@ (800c324 <_dtoa_r+0x594>)
 800c204:	2200      	movs	r2, #0
 800c206:	ec51 0b17 	vmov	r0, r1, d7
 800c20a:	f7f4 f9f5 	bl	80005f8 <__aeabi_dmul>
 800c20e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c212:	f7f4 fc77 	bl	8000b04 <__aeabi_dcmpge>
 800c216:	2800      	cmp	r0, #0
 800c218:	f000 8266 	beq.w	800c6e8 <_dtoa_r+0x958>
 800c21c:	2400      	movs	r4, #0
 800c21e:	4625      	mov	r5, r4
 800c220:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800c222:	4656      	mov	r6, sl
 800c224:	ea6f 0803 	mvn.w	r8, r3
 800c228:	2700      	movs	r7, #0
 800c22a:	4621      	mov	r1, r4
 800c22c:	4648      	mov	r0, r9
 800c22e:	f000 fcbf 	bl	800cbb0 <_Bfree>
 800c232:	2d00      	cmp	r5, #0
 800c234:	f000 80bd 	beq.w	800c3b2 <_dtoa_r+0x622>
 800c238:	b12f      	cbz	r7, 800c246 <_dtoa_r+0x4b6>
 800c23a:	42af      	cmp	r7, r5
 800c23c:	d003      	beq.n	800c246 <_dtoa_r+0x4b6>
 800c23e:	4639      	mov	r1, r7
 800c240:	4648      	mov	r0, r9
 800c242:	f000 fcb5 	bl	800cbb0 <_Bfree>
 800c246:	4629      	mov	r1, r5
 800c248:	4648      	mov	r0, r9
 800c24a:	f000 fcb1 	bl	800cbb0 <_Bfree>
 800c24e:	e0b0      	b.n	800c3b2 <_dtoa_r+0x622>
 800c250:	07e2      	lsls	r2, r4, #31
 800c252:	d505      	bpl.n	800c260 <_dtoa_r+0x4d0>
 800c254:	e9d5 2300 	ldrd	r2, r3, [r5]
 800c258:	f7f4 f9ce 	bl	80005f8 <__aeabi_dmul>
 800c25c:	3601      	adds	r6, #1
 800c25e:	2301      	movs	r3, #1
 800c260:	1064      	asrs	r4, r4, #1
 800c262:	3508      	adds	r5, #8
 800c264:	e762      	b.n	800c12c <_dtoa_r+0x39c>
 800c266:	2602      	movs	r6, #2
 800c268:	e765      	b.n	800c136 <_dtoa_r+0x3a6>
 800c26a:	9c03      	ldr	r4, [sp, #12]
 800c26c:	46b8      	mov	r8, r7
 800c26e:	e784      	b.n	800c17a <_dtoa_r+0x3ea>
 800c270:	4b27      	ldr	r3, [pc, #156]	@ (800c310 <_dtoa_r+0x580>)
 800c272:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800c274:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800c278:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800c27c:	4454      	add	r4, sl
 800c27e:	2900      	cmp	r1, #0
 800c280:	d054      	beq.n	800c32c <_dtoa_r+0x59c>
 800c282:	4929      	ldr	r1, [pc, #164]	@ (800c328 <_dtoa_r+0x598>)
 800c284:	2000      	movs	r0, #0
 800c286:	f7f4 fae1 	bl	800084c <__aeabi_ddiv>
 800c28a:	4633      	mov	r3, r6
 800c28c:	462a      	mov	r2, r5
 800c28e:	f7f3 fffb 	bl	8000288 <__aeabi_dsub>
 800c292:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c296:	4656      	mov	r6, sl
 800c298:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c29c:	f7f4 fc5c 	bl	8000b58 <__aeabi_d2iz>
 800c2a0:	4605      	mov	r5, r0
 800c2a2:	f7f4 f93f 	bl	8000524 <__aeabi_i2d>
 800c2a6:	4602      	mov	r2, r0
 800c2a8:	460b      	mov	r3, r1
 800c2aa:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c2ae:	f7f3 ffeb 	bl	8000288 <__aeabi_dsub>
 800c2b2:	3530      	adds	r5, #48	@ 0x30
 800c2b4:	4602      	mov	r2, r0
 800c2b6:	460b      	mov	r3, r1
 800c2b8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c2bc:	f806 5b01 	strb.w	r5, [r6], #1
 800c2c0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2c4:	f7f4 fc0a 	bl	8000adc <__aeabi_dcmplt>
 800c2c8:	2800      	cmp	r0, #0
 800c2ca:	d172      	bne.n	800c3b2 <_dtoa_r+0x622>
 800c2cc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800c2d0:	4911      	ldr	r1, [pc, #68]	@ (800c318 <_dtoa_r+0x588>)
 800c2d2:	2000      	movs	r0, #0
 800c2d4:	f7f3 ffd8 	bl	8000288 <__aeabi_dsub>
 800c2d8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c2dc:	f7f4 fbfe 	bl	8000adc <__aeabi_dcmplt>
 800c2e0:	2800      	cmp	r0, #0
 800c2e2:	f040 80b4 	bne.w	800c44e <_dtoa_r+0x6be>
 800c2e6:	42a6      	cmp	r6, r4
 800c2e8:	f43f af70 	beq.w	800c1cc <_dtoa_r+0x43c>
 800c2ec:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c2f0:	4b0a      	ldr	r3, [pc, #40]	@ (800c31c <_dtoa_r+0x58c>)
 800c2f2:	2200      	movs	r2, #0
 800c2f4:	f7f4 f980 	bl	80005f8 <__aeabi_dmul>
 800c2f8:	4b08      	ldr	r3, [pc, #32]	@ (800c31c <_dtoa_r+0x58c>)
 800c2fa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c2fe:	2200      	movs	r2, #0
 800c300:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c304:	f7f4 f978 	bl	80005f8 <__aeabi_dmul>
 800c308:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c30c:	e7c4      	b.n	800c298 <_dtoa_r+0x508>
 800c30e:	bf00      	nop
 800c310:	08010378 	.word	0x08010378
 800c314:	08010350 	.word	0x08010350
 800c318:	3ff00000 	.word	0x3ff00000
 800c31c:	40240000 	.word	0x40240000
 800c320:	401c0000 	.word	0x401c0000
 800c324:	40140000 	.word	0x40140000
 800c328:	3fe00000 	.word	0x3fe00000
 800c32c:	4631      	mov	r1, r6
 800c32e:	4628      	mov	r0, r5
 800c330:	f7f4 f962 	bl	80005f8 <__aeabi_dmul>
 800c334:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800c338:	9413      	str	r4, [sp, #76]	@ 0x4c
 800c33a:	4656      	mov	r6, sl
 800c33c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c340:	f7f4 fc0a 	bl	8000b58 <__aeabi_d2iz>
 800c344:	4605      	mov	r5, r0
 800c346:	f7f4 f8ed 	bl	8000524 <__aeabi_i2d>
 800c34a:	4602      	mov	r2, r0
 800c34c:	460b      	mov	r3, r1
 800c34e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c352:	f7f3 ff99 	bl	8000288 <__aeabi_dsub>
 800c356:	3530      	adds	r5, #48	@ 0x30
 800c358:	f806 5b01 	strb.w	r5, [r6], #1
 800c35c:	4602      	mov	r2, r0
 800c35e:	460b      	mov	r3, r1
 800c360:	42a6      	cmp	r6, r4
 800c362:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800c366:	f04f 0200 	mov.w	r2, #0
 800c36a:	d124      	bne.n	800c3b6 <_dtoa_r+0x626>
 800c36c:	4baf      	ldr	r3, [pc, #700]	@ (800c62c <_dtoa_r+0x89c>)
 800c36e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800c372:	f7f3 ff8b 	bl	800028c <__adddf3>
 800c376:	4602      	mov	r2, r0
 800c378:	460b      	mov	r3, r1
 800c37a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c37e:	f7f4 fbcb 	bl	8000b18 <__aeabi_dcmpgt>
 800c382:	2800      	cmp	r0, #0
 800c384:	d163      	bne.n	800c44e <_dtoa_r+0x6be>
 800c386:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800c38a:	49a8      	ldr	r1, [pc, #672]	@ (800c62c <_dtoa_r+0x89c>)
 800c38c:	2000      	movs	r0, #0
 800c38e:	f7f3 ff7b 	bl	8000288 <__aeabi_dsub>
 800c392:	4602      	mov	r2, r0
 800c394:	460b      	mov	r3, r1
 800c396:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800c39a:	f7f4 fb9f 	bl	8000adc <__aeabi_dcmplt>
 800c39e:	2800      	cmp	r0, #0
 800c3a0:	f43f af14 	beq.w	800c1cc <_dtoa_r+0x43c>
 800c3a4:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800c3a6:	1e73      	subs	r3, r6, #1
 800c3a8:	9313      	str	r3, [sp, #76]	@ 0x4c
 800c3aa:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800c3ae:	2b30      	cmp	r3, #48	@ 0x30
 800c3b0:	d0f8      	beq.n	800c3a4 <_dtoa_r+0x614>
 800c3b2:	4647      	mov	r7, r8
 800c3b4:	e03b      	b.n	800c42e <_dtoa_r+0x69e>
 800c3b6:	4b9e      	ldr	r3, [pc, #632]	@ (800c630 <_dtoa_r+0x8a0>)
 800c3b8:	f7f4 f91e 	bl	80005f8 <__aeabi_dmul>
 800c3bc:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800c3c0:	e7bc      	b.n	800c33c <_dtoa_r+0x5ac>
 800c3c2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800c3c6:	4656      	mov	r6, sl
 800c3c8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c3cc:	4620      	mov	r0, r4
 800c3ce:	4629      	mov	r1, r5
 800c3d0:	f7f4 fa3c 	bl	800084c <__aeabi_ddiv>
 800c3d4:	f7f4 fbc0 	bl	8000b58 <__aeabi_d2iz>
 800c3d8:	4680      	mov	r8, r0
 800c3da:	f7f4 f8a3 	bl	8000524 <__aeabi_i2d>
 800c3de:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c3e2:	f7f4 f909 	bl	80005f8 <__aeabi_dmul>
 800c3e6:	4602      	mov	r2, r0
 800c3e8:	460b      	mov	r3, r1
 800c3ea:	4620      	mov	r0, r4
 800c3ec:	4629      	mov	r1, r5
 800c3ee:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800c3f2:	f7f3 ff49 	bl	8000288 <__aeabi_dsub>
 800c3f6:	f806 4b01 	strb.w	r4, [r6], #1
 800c3fa:	9d03      	ldr	r5, [sp, #12]
 800c3fc:	eba6 040a 	sub.w	r4, r6, sl
 800c400:	42a5      	cmp	r5, r4
 800c402:	4602      	mov	r2, r0
 800c404:	460b      	mov	r3, r1
 800c406:	d133      	bne.n	800c470 <_dtoa_r+0x6e0>
 800c408:	f7f3 ff40 	bl	800028c <__adddf3>
 800c40c:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c410:	4604      	mov	r4, r0
 800c412:	460d      	mov	r5, r1
 800c414:	f7f4 fb80 	bl	8000b18 <__aeabi_dcmpgt>
 800c418:	b9c0      	cbnz	r0, 800c44c <_dtoa_r+0x6bc>
 800c41a:	e9dd 2300 	ldrd	r2, r3, [sp]
 800c41e:	4620      	mov	r0, r4
 800c420:	4629      	mov	r1, r5
 800c422:	f7f4 fb51 	bl	8000ac8 <__aeabi_dcmpeq>
 800c426:	b110      	cbz	r0, 800c42e <_dtoa_r+0x69e>
 800c428:	f018 0f01 	tst.w	r8, #1
 800c42c:	d10e      	bne.n	800c44c <_dtoa_r+0x6bc>
 800c42e:	9902      	ldr	r1, [sp, #8]
 800c430:	4648      	mov	r0, r9
 800c432:	f000 fbbd 	bl	800cbb0 <_Bfree>
 800c436:	2300      	movs	r3, #0
 800c438:	7033      	strb	r3, [r6, #0]
 800c43a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800c43c:	3701      	adds	r7, #1
 800c43e:	601f      	str	r7, [r3, #0]
 800c440:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c442:	2b00      	cmp	r3, #0
 800c444:	f000 824b 	beq.w	800c8de <_dtoa_r+0xb4e>
 800c448:	601e      	str	r6, [r3, #0]
 800c44a:	e248      	b.n	800c8de <_dtoa_r+0xb4e>
 800c44c:	46b8      	mov	r8, r7
 800c44e:	4633      	mov	r3, r6
 800c450:	461e      	mov	r6, r3
 800c452:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c456:	2a39      	cmp	r2, #57	@ 0x39
 800c458:	d106      	bne.n	800c468 <_dtoa_r+0x6d8>
 800c45a:	459a      	cmp	sl, r3
 800c45c:	d1f8      	bne.n	800c450 <_dtoa_r+0x6c0>
 800c45e:	2230      	movs	r2, #48	@ 0x30
 800c460:	f108 0801 	add.w	r8, r8, #1
 800c464:	f88a 2000 	strb.w	r2, [sl]
 800c468:	781a      	ldrb	r2, [r3, #0]
 800c46a:	3201      	adds	r2, #1
 800c46c:	701a      	strb	r2, [r3, #0]
 800c46e:	e7a0      	b.n	800c3b2 <_dtoa_r+0x622>
 800c470:	4b6f      	ldr	r3, [pc, #444]	@ (800c630 <_dtoa_r+0x8a0>)
 800c472:	2200      	movs	r2, #0
 800c474:	f7f4 f8c0 	bl	80005f8 <__aeabi_dmul>
 800c478:	2200      	movs	r2, #0
 800c47a:	2300      	movs	r3, #0
 800c47c:	4604      	mov	r4, r0
 800c47e:	460d      	mov	r5, r1
 800c480:	f7f4 fb22 	bl	8000ac8 <__aeabi_dcmpeq>
 800c484:	2800      	cmp	r0, #0
 800c486:	d09f      	beq.n	800c3c8 <_dtoa_r+0x638>
 800c488:	e7d1      	b.n	800c42e <_dtoa_r+0x69e>
 800c48a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c48c:	2a00      	cmp	r2, #0
 800c48e:	f000 80ea 	beq.w	800c666 <_dtoa_r+0x8d6>
 800c492:	9a07      	ldr	r2, [sp, #28]
 800c494:	2a01      	cmp	r2, #1
 800c496:	f300 80cd 	bgt.w	800c634 <_dtoa_r+0x8a4>
 800c49a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800c49c:	2a00      	cmp	r2, #0
 800c49e:	f000 80c1 	beq.w	800c624 <_dtoa_r+0x894>
 800c4a2:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800c4a6:	9c08      	ldr	r4, [sp, #32]
 800c4a8:	9e00      	ldr	r6, [sp, #0]
 800c4aa:	9a00      	ldr	r2, [sp, #0]
 800c4ac:	441a      	add	r2, r3
 800c4ae:	9200      	str	r2, [sp, #0]
 800c4b0:	9a06      	ldr	r2, [sp, #24]
 800c4b2:	2101      	movs	r1, #1
 800c4b4:	441a      	add	r2, r3
 800c4b6:	4648      	mov	r0, r9
 800c4b8:	9206      	str	r2, [sp, #24]
 800c4ba:	f000 fc77 	bl	800cdac <__i2b>
 800c4be:	4605      	mov	r5, r0
 800c4c0:	b166      	cbz	r6, 800c4dc <_dtoa_r+0x74c>
 800c4c2:	9b06      	ldr	r3, [sp, #24]
 800c4c4:	2b00      	cmp	r3, #0
 800c4c6:	dd09      	ble.n	800c4dc <_dtoa_r+0x74c>
 800c4c8:	42b3      	cmp	r3, r6
 800c4ca:	9a00      	ldr	r2, [sp, #0]
 800c4cc:	bfa8      	it	ge
 800c4ce:	4633      	movge	r3, r6
 800c4d0:	1ad2      	subs	r2, r2, r3
 800c4d2:	9200      	str	r2, [sp, #0]
 800c4d4:	9a06      	ldr	r2, [sp, #24]
 800c4d6:	1af6      	subs	r6, r6, r3
 800c4d8:	1ad3      	subs	r3, r2, r3
 800c4da:	9306      	str	r3, [sp, #24]
 800c4dc:	9b08      	ldr	r3, [sp, #32]
 800c4de:	b30b      	cbz	r3, 800c524 <_dtoa_r+0x794>
 800c4e0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c4e2:	2b00      	cmp	r3, #0
 800c4e4:	f000 80c6 	beq.w	800c674 <_dtoa_r+0x8e4>
 800c4e8:	2c00      	cmp	r4, #0
 800c4ea:	f000 80c0 	beq.w	800c66e <_dtoa_r+0x8de>
 800c4ee:	4629      	mov	r1, r5
 800c4f0:	4622      	mov	r2, r4
 800c4f2:	4648      	mov	r0, r9
 800c4f4:	f000 fd12 	bl	800cf1c <__pow5mult>
 800c4f8:	9a02      	ldr	r2, [sp, #8]
 800c4fa:	4601      	mov	r1, r0
 800c4fc:	4605      	mov	r5, r0
 800c4fe:	4648      	mov	r0, r9
 800c500:	f000 fc6a 	bl	800cdd8 <__multiply>
 800c504:	9902      	ldr	r1, [sp, #8]
 800c506:	4680      	mov	r8, r0
 800c508:	4648      	mov	r0, r9
 800c50a:	f000 fb51 	bl	800cbb0 <_Bfree>
 800c50e:	9b08      	ldr	r3, [sp, #32]
 800c510:	1b1b      	subs	r3, r3, r4
 800c512:	9308      	str	r3, [sp, #32]
 800c514:	f000 80b1 	beq.w	800c67a <_dtoa_r+0x8ea>
 800c518:	9a08      	ldr	r2, [sp, #32]
 800c51a:	4641      	mov	r1, r8
 800c51c:	4648      	mov	r0, r9
 800c51e:	f000 fcfd 	bl	800cf1c <__pow5mult>
 800c522:	9002      	str	r0, [sp, #8]
 800c524:	2101      	movs	r1, #1
 800c526:	4648      	mov	r0, r9
 800c528:	f000 fc40 	bl	800cdac <__i2b>
 800c52c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c52e:	4604      	mov	r4, r0
 800c530:	2b00      	cmp	r3, #0
 800c532:	f000 81d8 	beq.w	800c8e6 <_dtoa_r+0xb56>
 800c536:	461a      	mov	r2, r3
 800c538:	4601      	mov	r1, r0
 800c53a:	4648      	mov	r0, r9
 800c53c:	f000 fcee 	bl	800cf1c <__pow5mult>
 800c540:	9b07      	ldr	r3, [sp, #28]
 800c542:	2b01      	cmp	r3, #1
 800c544:	4604      	mov	r4, r0
 800c546:	f300 809f 	bgt.w	800c688 <_dtoa_r+0x8f8>
 800c54a:	9b04      	ldr	r3, [sp, #16]
 800c54c:	2b00      	cmp	r3, #0
 800c54e:	f040 8097 	bne.w	800c680 <_dtoa_r+0x8f0>
 800c552:	9b05      	ldr	r3, [sp, #20]
 800c554:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c558:	2b00      	cmp	r3, #0
 800c55a:	f040 8093 	bne.w	800c684 <_dtoa_r+0x8f4>
 800c55e:	9b05      	ldr	r3, [sp, #20]
 800c560:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c564:	0d1b      	lsrs	r3, r3, #20
 800c566:	051b      	lsls	r3, r3, #20
 800c568:	b133      	cbz	r3, 800c578 <_dtoa_r+0x7e8>
 800c56a:	9b00      	ldr	r3, [sp, #0]
 800c56c:	3301      	adds	r3, #1
 800c56e:	9300      	str	r3, [sp, #0]
 800c570:	9b06      	ldr	r3, [sp, #24]
 800c572:	3301      	adds	r3, #1
 800c574:	9306      	str	r3, [sp, #24]
 800c576:	2301      	movs	r3, #1
 800c578:	9308      	str	r3, [sp, #32]
 800c57a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c57c:	2b00      	cmp	r3, #0
 800c57e:	f000 81b8 	beq.w	800c8f2 <_dtoa_r+0xb62>
 800c582:	6923      	ldr	r3, [r4, #16]
 800c584:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c588:	6918      	ldr	r0, [r3, #16]
 800c58a:	f000 fbc3 	bl	800cd14 <__hi0bits>
 800c58e:	f1c0 0020 	rsb	r0, r0, #32
 800c592:	9b06      	ldr	r3, [sp, #24]
 800c594:	4418      	add	r0, r3
 800c596:	f010 001f 	ands.w	r0, r0, #31
 800c59a:	f000 8082 	beq.w	800c6a2 <_dtoa_r+0x912>
 800c59e:	f1c0 0320 	rsb	r3, r0, #32
 800c5a2:	2b04      	cmp	r3, #4
 800c5a4:	dd73      	ble.n	800c68e <_dtoa_r+0x8fe>
 800c5a6:	9b00      	ldr	r3, [sp, #0]
 800c5a8:	f1c0 001c 	rsb	r0, r0, #28
 800c5ac:	4403      	add	r3, r0
 800c5ae:	9300      	str	r3, [sp, #0]
 800c5b0:	9b06      	ldr	r3, [sp, #24]
 800c5b2:	4403      	add	r3, r0
 800c5b4:	4406      	add	r6, r0
 800c5b6:	9306      	str	r3, [sp, #24]
 800c5b8:	9b00      	ldr	r3, [sp, #0]
 800c5ba:	2b00      	cmp	r3, #0
 800c5bc:	dd05      	ble.n	800c5ca <_dtoa_r+0x83a>
 800c5be:	9902      	ldr	r1, [sp, #8]
 800c5c0:	461a      	mov	r2, r3
 800c5c2:	4648      	mov	r0, r9
 800c5c4:	f000 fd04 	bl	800cfd0 <__lshift>
 800c5c8:	9002      	str	r0, [sp, #8]
 800c5ca:	9b06      	ldr	r3, [sp, #24]
 800c5cc:	2b00      	cmp	r3, #0
 800c5ce:	dd05      	ble.n	800c5dc <_dtoa_r+0x84c>
 800c5d0:	4621      	mov	r1, r4
 800c5d2:	461a      	mov	r2, r3
 800c5d4:	4648      	mov	r0, r9
 800c5d6:	f000 fcfb 	bl	800cfd0 <__lshift>
 800c5da:	4604      	mov	r4, r0
 800c5dc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c5de:	2b00      	cmp	r3, #0
 800c5e0:	d061      	beq.n	800c6a6 <_dtoa_r+0x916>
 800c5e2:	9802      	ldr	r0, [sp, #8]
 800c5e4:	4621      	mov	r1, r4
 800c5e6:	f000 fd5f 	bl	800d0a8 <__mcmp>
 800c5ea:	2800      	cmp	r0, #0
 800c5ec:	da5b      	bge.n	800c6a6 <_dtoa_r+0x916>
 800c5ee:	2300      	movs	r3, #0
 800c5f0:	9902      	ldr	r1, [sp, #8]
 800c5f2:	220a      	movs	r2, #10
 800c5f4:	4648      	mov	r0, r9
 800c5f6:	f000 fafd 	bl	800cbf4 <__multadd>
 800c5fa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c5fc:	9002      	str	r0, [sp, #8]
 800c5fe:	f107 38ff 	add.w	r8, r7, #4294967295
 800c602:	2b00      	cmp	r3, #0
 800c604:	f000 8177 	beq.w	800c8f6 <_dtoa_r+0xb66>
 800c608:	4629      	mov	r1, r5
 800c60a:	2300      	movs	r3, #0
 800c60c:	220a      	movs	r2, #10
 800c60e:	4648      	mov	r0, r9
 800c610:	f000 faf0 	bl	800cbf4 <__multadd>
 800c614:	f1bb 0f00 	cmp.w	fp, #0
 800c618:	4605      	mov	r5, r0
 800c61a:	dc6f      	bgt.n	800c6fc <_dtoa_r+0x96c>
 800c61c:	9b07      	ldr	r3, [sp, #28]
 800c61e:	2b02      	cmp	r3, #2
 800c620:	dc49      	bgt.n	800c6b6 <_dtoa_r+0x926>
 800c622:	e06b      	b.n	800c6fc <_dtoa_r+0x96c>
 800c624:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c626:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c62a:	e73c      	b.n	800c4a6 <_dtoa_r+0x716>
 800c62c:	3fe00000 	.word	0x3fe00000
 800c630:	40240000 	.word	0x40240000
 800c634:	9b03      	ldr	r3, [sp, #12]
 800c636:	1e5c      	subs	r4, r3, #1
 800c638:	9b08      	ldr	r3, [sp, #32]
 800c63a:	42a3      	cmp	r3, r4
 800c63c:	db09      	blt.n	800c652 <_dtoa_r+0x8c2>
 800c63e:	1b1c      	subs	r4, r3, r4
 800c640:	9b03      	ldr	r3, [sp, #12]
 800c642:	2b00      	cmp	r3, #0
 800c644:	f6bf af30 	bge.w	800c4a8 <_dtoa_r+0x718>
 800c648:	9b00      	ldr	r3, [sp, #0]
 800c64a:	9a03      	ldr	r2, [sp, #12]
 800c64c:	1a9e      	subs	r6, r3, r2
 800c64e:	2300      	movs	r3, #0
 800c650:	e72b      	b.n	800c4aa <_dtoa_r+0x71a>
 800c652:	9b08      	ldr	r3, [sp, #32]
 800c654:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c656:	9408      	str	r4, [sp, #32]
 800c658:	1ae3      	subs	r3, r4, r3
 800c65a:	441a      	add	r2, r3
 800c65c:	9e00      	ldr	r6, [sp, #0]
 800c65e:	9b03      	ldr	r3, [sp, #12]
 800c660:	920d      	str	r2, [sp, #52]	@ 0x34
 800c662:	2400      	movs	r4, #0
 800c664:	e721      	b.n	800c4aa <_dtoa_r+0x71a>
 800c666:	9c08      	ldr	r4, [sp, #32]
 800c668:	9e00      	ldr	r6, [sp, #0]
 800c66a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c66c:	e728      	b.n	800c4c0 <_dtoa_r+0x730>
 800c66e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c672:	e751      	b.n	800c518 <_dtoa_r+0x788>
 800c674:	9a08      	ldr	r2, [sp, #32]
 800c676:	9902      	ldr	r1, [sp, #8]
 800c678:	e750      	b.n	800c51c <_dtoa_r+0x78c>
 800c67a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c67e:	e751      	b.n	800c524 <_dtoa_r+0x794>
 800c680:	2300      	movs	r3, #0
 800c682:	e779      	b.n	800c578 <_dtoa_r+0x7e8>
 800c684:	9b04      	ldr	r3, [sp, #16]
 800c686:	e777      	b.n	800c578 <_dtoa_r+0x7e8>
 800c688:	2300      	movs	r3, #0
 800c68a:	9308      	str	r3, [sp, #32]
 800c68c:	e779      	b.n	800c582 <_dtoa_r+0x7f2>
 800c68e:	d093      	beq.n	800c5b8 <_dtoa_r+0x828>
 800c690:	9a00      	ldr	r2, [sp, #0]
 800c692:	331c      	adds	r3, #28
 800c694:	441a      	add	r2, r3
 800c696:	9200      	str	r2, [sp, #0]
 800c698:	9a06      	ldr	r2, [sp, #24]
 800c69a:	441a      	add	r2, r3
 800c69c:	441e      	add	r6, r3
 800c69e:	9206      	str	r2, [sp, #24]
 800c6a0:	e78a      	b.n	800c5b8 <_dtoa_r+0x828>
 800c6a2:	4603      	mov	r3, r0
 800c6a4:	e7f4      	b.n	800c690 <_dtoa_r+0x900>
 800c6a6:	9b03      	ldr	r3, [sp, #12]
 800c6a8:	2b00      	cmp	r3, #0
 800c6aa:	46b8      	mov	r8, r7
 800c6ac:	dc20      	bgt.n	800c6f0 <_dtoa_r+0x960>
 800c6ae:	469b      	mov	fp, r3
 800c6b0:	9b07      	ldr	r3, [sp, #28]
 800c6b2:	2b02      	cmp	r3, #2
 800c6b4:	dd1e      	ble.n	800c6f4 <_dtoa_r+0x964>
 800c6b6:	f1bb 0f00 	cmp.w	fp, #0
 800c6ba:	f47f adb1 	bne.w	800c220 <_dtoa_r+0x490>
 800c6be:	4621      	mov	r1, r4
 800c6c0:	465b      	mov	r3, fp
 800c6c2:	2205      	movs	r2, #5
 800c6c4:	4648      	mov	r0, r9
 800c6c6:	f000 fa95 	bl	800cbf4 <__multadd>
 800c6ca:	4601      	mov	r1, r0
 800c6cc:	4604      	mov	r4, r0
 800c6ce:	9802      	ldr	r0, [sp, #8]
 800c6d0:	f000 fcea 	bl	800d0a8 <__mcmp>
 800c6d4:	2800      	cmp	r0, #0
 800c6d6:	f77f ada3 	ble.w	800c220 <_dtoa_r+0x490>
 800c6da:	4656      	mov	r6, sl
 800c6dc:	2331      	movs	r3, #49	@ 0x31
 800c6de:	f806 3b01 	strb.w	r3, [r6], #1
 800c6e2:	f108 0801 	add.w	r8, r8, #1
 800c6e6:	e59f      	b.n	800c228 <_dtoa_r+0x498>
 800c6e8:	9c03      	ldr	r4, [sp, #12]
 800c6ea:	46b8      	mov	r8, r7
 800c6ec:	4625      	mov	r5, r4
 800c6ee:	e7f4      	b.n	800c6da <_dtoa_r+0x94a>
 800c6f0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c6f4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c6f6:	2b00      	cmp	r3, #0
 800c6f8:	f000 8101 	beq.w	800c8fe <_dtoa_r+0xb6e>
 800c6fc:	2e00      	cmp	r6, #0
 800c6fe:	dd05      	ble.n	800c70c <_dtoa_r+0x97c>
 800c700:	4629      	mov	r1, r5
 800c702:	4632      	mov	r2, r6
 800c704:	4648      	mov	r0, r9
 800c706:	f000 fc63 	bl	800cfd0 <__lshift>
 800c70a:	4605      	mov	r5, r0
 800c70c:	9b08      	ldr	r3, [sp, #32]
 800c70e:	2b00      	cmp	r3, #0
 800c710:	d05c      	beq.n	800c7cc <_dtoa_r+0xa3c>
 800c712:	6869      	ldr	r1, [r5, #4]
 800c714:	4648      	mov	r0, r9
 800c716:	f000 fa0b 	bl	800cb30 <_Balloc>
 800c71a:	4606      	mov	r6, r0
 800c71c:	b928      	cbnz	r0, 800c72a <_dtoa_r+0x99a>
 800c71e:	4b82      	ldr	r3, [pc, #520]	@ (800c928 <_dtoa_r+0xb98>)
 800c720:	4602      	mov	r2, r0
 800c722:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c726:	f7ff bb4a 	b.w	800bdbe <_dtoa_r+0x2e>
 800c72a:	692a      	ldr	r2, [r5, #16]
 800c72c:	3202      	adds	r2, #2
 800c72e:	0092      	lsls	r2, r2, #2
 800c730:	f105 010c 	add.w	r1, r5, #12
 800c734:	300c      	adds	r0, #12
 800c736:	f7ff fa8e 	bl	800bc56 <memcpy>
 800c73a:	2201      	movs	r2, #1
 800c73c:	4631      	mov	r1, r6
 800c73e:	4648      	mov	r0, r9
 800c740:	f000 fc46 	bl	800cfd0 <__lshift>
 800c744:	f10a 0301 	add.w	r3, sl, #1
 800c748:	9300      	str	r3, [sp, #0]
 800c74a:	eb0a 030b 	add.w	r3, sl, fp
 800c74e:	9308      	str	r3, [sp, #32]
 800c750:	9b04      	ldr	r3, [sp, #16]
 800c752:	f003 0301 	and.w	r3, r3, #1
 800c756:	462f      	mov	r7, r5
 800c758:	9306      	str	r3, [sp, #24]
 800c75a:	4605      	mov	r5, r0
 800c75c:	9b00      	ldr	r3, [sp, #0]
 800c75e:	9802      	ldr	r0, [sp, #8]
 800c760:	4621      	mov	r1, r4
 800c762:	f103 3bff 	add.w	fp, r3, #4294967295
 800c766:	f7ff fa8b 	bl	800bc80 <quorem>
 800c76a:	4603      	mov	r3, r0
 800c76c:	3330      	adds	r3, #48	@ 0x30
 800c76e:	9003      	str	r0, [sp, #12]
 800c770:	4639      	mov	r1, r7
 800c772:	9802      	ldr	r0, [sp, #8]
 800c774:	9309      	str	r3, [sp, #36]	@ 0x24
 800c776:	f000 fc97 	bl	800d0a8 <__mcmp>
 800c77a:	462a      	mov	r2, r5
 800c77c:	9004      	str	r0, [sp, #16]
 800c77e:	4621      	mov	r1, r4
 800c780:	4648      	mov	r0, r9
 800c782:	f000 fcad 	bl	800d0e0 <__mdiff>
 800c786:	68c2      	ldr	r2, [r0, #12]
 800c788:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c78a:	4606      	mov	r6, r0
 800c78c:	bb02      	cbnz	r2, 800c7d0 <_dtoa_r+0xa40>
 800c78e:	4601      	mov	r1, r0
 800c790:	9802      	ldr	r0, [sp, #8]
 800c792:	f000 fc89 	bl	800d0a8 <__mcmp>
 800c796:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c798:	4602      	mov	r2, r0
 800c79a:	4631      	mov	r1, r6
 800c79c:	4648      	mov	r0, r9
 800c79e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c7a0:	9309      	str	r3, [sp, #36]	@ 0x24
 800c7a2:	f000 fa05 	bl	800cbb0 <_Bfree>
 800c7a6:	9b07      	ldr	r3, [sp, #28]
 800c7a8:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c7aa:	9e00      	ldr	r6, [sp, #0]
 800c7ac:	ea42 0103 	orr.w	r1, r2, r3
 800c7b0:	9b06      	ldr	r3, [sp, #24]
 800c7b2:	4319      	orrs	r1, r3
 800c7b4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c7b6:	d10d      	bne.n	800c7d4 <_dtoa_r+0xa44>
 800c7b8:	2b39      	cmp	r3, #57	@ 0x39
 800c7ba:	d027      	beq.n	800c80c <_dtoa_r+0xa7c>
 800c7bc:	9a04      	ldr	r2, [sp, #16]
 800c7be:	2a00      	cmp	r2, #0
 800c7c0:	dd01      	ble.n	800c7c6 <_dtoa_r+0xa36>
 800c7c2:	9b03      	ldr	r3, [sp, #12]
 800c7c4:	3331      	adds	r3, #49	@ 0x31
 800c7c6:	f88b 3000 	strb.w	r3, [fp]
 800c7ca:	e52e      	b.n	800c22a <_dtoa_r+0x49a>
 800c7cc:	4628      	mov	r0, r5
 800c7ce:	e7b9      	b.n	800c744 <_dtoa_r+0x9b4>
 800c7d0:	2201      	movs	r2, #1
 800c7d2:	e7e2      	b.n	800c79a <_dtoa_r+0xa0a>
 800c7d4:	9904      	ldr	r1, [sp, #16]
 800c7d6:	2900      	cmp	r1, #0
 800c7d8:	db04      	blt.n	800c7e4 <_dtoa_r+0xa54>
 800c7da:	9807      	ldr	r0, [sp, #28]
 800c7dc:	4301      	orrs	r1, r0
 800c7de:	9806      	ldr	r0, [sp, #24]
 800c7e0:	4301      	orrs	r1, r0
 800c7e2:	d120      	bne.n	800c826 <_dtoa_r+0xa96>
 800c7e4:	2a00      	cmp	r2, #0
 800c7e6:	ddee      	ble.n	800c7c6 <_dtoa_r+0xa36>
 800c7e8:	9902      	ldr	r1, [sp, #8]
 800c7ea:	9300      	str	r3, [sp, #0]
 800c7ec:	2201      	movs	r2, #1
 800c7ee:	4648      	mov	r0, r9
 800c7f0:	f000 fbee 	bl	800cfd0 <__lshift>
 800c7f4:	4621      	mov	r1, r4
 800c7f6:	9002      	str	r0, [sp, #8]
 800c7f8:	f000 fc56 	bl	800d0a8 <__mcmp>
 800c7fc:	2800      	cmp	r0, #0
 800c7fe:	9b00      	ldr	r3, [sp, #0]
 800c800:	dc02      	bgt.n	800c808 <_dtoa_r+0xa78>
 800c802:	d1e0      	bne.n	800c7c6 <_dtoa_r+0xa36>
 800c804:	07da      	lsls	r2, r3, #31
 800c806:	d5de      	bpl.n	800c7c6 <_dtoa_r+0xa36>
 800c808:	2b39      	cmp	r3, #57	@ 0x39
 800c80a:	d1da      	bne.n	800c7c2 <_dtoa_r+0xa32>
 800c80c:	2339      	movs	r3, #57	@ 0x39
 800c80e:	f88b 3000 	strb.w	r3, [fp]
 800c812:	4633      	mov	r3, r6
 800c814:	461e      	mov	r6, r3
 800c816:	3b01      	subs	r3, #1
 800c818:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c81c:	2a39      	cmp	r2, #57	@ 0x39
 800c81e:	d04e      	beq.n	800c8be <_dtoa_r+0xb2e>
 800c820:	3201      	adds	r2, #1
 800c822:	701a      	strb	r2, [r3, #0]
 800c824:	e501      	b.n	800c22a <_dtoa_r+0x49a>
 800c826:	2a00      	cmp	r2, #0
 800c828:	dd03      	ble.n	800c832 <_dtoa_r+0xaa2>
 800c82a:	2b39      	cmp	r3, #57	@ 0x39
 800c82c:	d0ee      	beq.n	800c80c <_dtoa_r+0xa7c>
 800c82e:	3301      	adds	r3, #1
 800c830:	e7c9      	b.n	800c7c6 <_dtoa_r+0xa36>
 800c832:	9a00      	ldr	r2, [sp, #0]
 800c834:	9908      	ldr	r1, [sp, #32]
 800c836:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c83a:	428a      	cmp	r2, r1
 800c83c:	d028      	beq.n	800c890 <_dtoa_r+0xb00>
 800c83e:	9902      	ldr	r1, [sp, #8]
 800c840:	2300      	movs	r3, #0
 800c842:	220a      	movs	r2, #10
 800c844:	4648      	mov	r0, r9
 800c846:	f000 f9d5 	bl	800cbf4 <__multadd>
 800c84a:	42af      	cmp	r7, r5
 800c84c:	9002      	str	r0, [sp, #8]
 800c84e:	f04f 0300 	mov.w	r3, #0
 800c852:	f04f 020a 	mov.w	r2, #10
 800c856:	4639      	mov	r1, r7
 800c858:	4648      	mov	r0, r9
 800c85a:	d107      	bne.n	800c86c <_dtoa_r+0xadc>
 800c85c:	f000 f9ca 	bl	800cbf4 <__multadd>
 800c860:	4607      	mov	r7, r0
 800c862:	4605      	mov	r5, r0
 800c864:	9b00      	ldr	r3, [sp, #0]
 800c866:	3301      	adds	r3, #1
 800c868:	9300      	str	r3, [sp, #0]
 800c86a:	e777      	b.n	800c75c <_dtoa_r+0x9cc>
 800c86c:	f000 f9c2 	bl	800cbf4 <__multadd>
 800c870:	4629      	mov	r1, r5
 800c872:	4607      	mov	r7, r0
 800c874:	2300      	movs	r3, #0
 800c876:	220a      	movs	r2, #10
 800c878:	4648      	mov	r0, r9
 800c87a:	f000 f9bb 	bl	800cbf4 <__multadd>
 800c87e:	4605      	mov	r5, r0
 800c880:	e7f0      	b.n	800c864 <_dtoa_r+0xad4>
 800c882:	f1bb 0f00 	cmp.w	fp, #0
 800c886:	bfcc      	ite	gt
 800c888:	465e      	movgt	r6, fp
 800c88a:	2601      	movle	r6, #1
 800c88c:	4456      	add	r6, sl
 800c88e:	2700      	movs	r7, #0
 800c890:	9902      	ldr	r1, [sp, #8]
 800c892:	9300      	str	r3, [sp, #0]
 800c894:	2201      	movs	r2, #1
 800c896:	4648      	mov	r0, r9
 800c898:	f000 fb9a 	bl	800cfd0 <__lshift>
 800c89c:	4621      	mov	r1, r4
 800c89e:	9002      	str	r0, [sp, #8]
 800c8a0:	f000 fc02 	bl	800d0a8 <__mcmp>
 800c8a4:	2800      	cmp	r0, #0
 800c8a6:	dcb4      	bgt.n	800c812 <_dtoa_r+0xa82>
 800c8a8:	d102      	bne.n	800c8b0 <_dtoa_r+0xb20>
 800c8aa:	9b00      	ldr	r3, [sp, #0]
 800c8ac:	07db      	lsls	r3, r3, #31
 800c8ae:	d4b0      	bmi.n	800c812 <_dtoa_r+0xa82>
 800c8b0:	4633      	mov	r3, r6
 800c8b2:	461e      	mov	r6, r3
 800c8b4:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c8b8:	2a30      	cmp	r2, #48	@ 0x30
 800c8ba:	d0fa      	beq.n	800c8b2 <_dtoa_r+0xb22>
 800c8bc:	e4b5      	b.n	800c22a <_dtoa_r+0x49a>
 800c8be:	459a      	cmp	sl, r3
 800c8c0:	d1a8      	bne.n	800c814 <_dtoa_r+0xa84>
 800c8c2:	2331      	movs	r3, #49	@ 0x31
 800c8c4:	f108 0801 	add.w	r8, r8, #1
 800c8c8:	f88a 3000 	strb.w	r3, [sl]
 800c8cc:	e4ad      	b.n	800c22a <_dtoa_r+0x49a>
 800c8ce:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c8d0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c92c <_dtoa_r+0xb9c>
 800c8d4:	b11b      	cbz	r3, 800c8de <_dtoa_r+0xb4e>
 800c8d6:	f10a 0308 	add.w	r3, sl, #8
 800c8da:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c8dc:	6013      	str	r3, [r2, #0]
 800c8de:	4650      	mov	r0, sl
 800c8e0:	b017      	add	sp, #92	@ 0x5c
 800c8e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c8e6:	9b07      	ldr	r3, [sp, #28]
 800c8e8:	2b01      	cmp	r3, #1
 800c8ea:	f77f ae2e 	ble.w	800c54a <_dtoa_r+0x7ba>
 800c8ee:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c8f0:	9308      	str	r3, [sp, #32]
 800c8f2:	2001      	movs	r0, #1
 800c8f4:	e64d      	b.n	800c592 <_dtoa_r+0x802>
 800c8f6:	f1bb 0f00 	cmp.w	fp, #0
 800c8fa:	f77f aed9 	ble.w	800c6b0 <_dtoa_r+0x920>
 800c8fe:	4656      	mov	r6, sl
 800c900:	9802      	ldr	r0, [sp, #8]
 800c902:	4621      	mov	r1, r4
 800c904:	f7ff f9bc 	bl	800bc80 <quorem>
 800c908:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c90c:	f806 3b01 	strb.w	r3, [r6], #1
 800c910:	eba6 020a 	sub.w	r2, r6, sl
 800c914:	4593      	cmp	fp, r2
 800c916:	ddb4      	ble.n	800c882 <_dtoa_r+0xaf2>
 800c918:	9902      	ldr	r1, [sp, #8]
 800c91a:	2300      	movs	r3, #0
 800c91c:	220a      	movs	r2, #10
 800c91e:	4648      	mov	r0, r9
 800c920:	f000 f968 	bl	800cbf4 <__multadd>
 800c924:	9002      	str	r0, [sp, #8]
 800c926:	e7eb      	b.n	800c900 <_dtoa_r+0xb70>
 800c928:	08010203 	.word	0x08010203
 800c92c:	08010187 	.word	0x08010187

0800c930 <_free_r>:
 800c930:	b538      	push	{r3, r4, r5, lr}
 800c932:	4605      	mov	r5, r0
 800c934:	2900      	cmp	r1, #0
 800c936:	d041      	beq.n	800c9bc <_free_r+0x8c>
 800c938:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800c93c:	1f0c      	subs	r4, r1, #4
 800c93e:	2b00      	cmp	r3, #0
 800c940:	bfb8      	it	lt
 800c942:	18e4      	addlt	r4, r4, r3
 800c944:	f000 f8e8 	bl	800cb18 <__malloc_lock>
 800c948:	4a1d      	ldr	r2, [pc, #116]	@ (800c9c0 <_free_r+0x90>)
 800c94a:	6813      	ldr	r3, [r2, #0]
 800c94c:	b933      	cbnz	r3, 800c95c <_free_r+0x2c>
 800c94e:	6063      	str	r3, [r4, #4]
 800c950:	6014      	str	r4, [r2, #0]
 800c952:	4628      	mov	r0, r5
 800c954:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800c958:	f000 b8e4 	b.w	800cb24 <__malloc_unlock>
 800c95c:	42a3      	cmp	r3, r4
 800c95e:	d908      	bls.n	800c972 <_free_r+0x42>
 800c960:	6820      	ldr	r0, [r4, #0]
 800c962:	1821      	adds	r1, r4, r0
 800c964:	428b      	cmp	r3, r1
 800c966:	bf01      	itttt	eq
 800c968:	6819      	ldreq	r1, [r3, #0]
 800c96a:	685b      	ldreq	r3, [r3, #4]
 800c96c:	1809      	addeq	r1, r1, r0
 800c96e:	6021      	streq	r1, [r4, #0]
 800c970:	e7ed      	b.n	800c94e <_free_r+0x1e>
 800c972:	461a      	mov	r2, r3
 800c974:	685b      	ldr	r3, [r3, #4]
 800c976:	b10b      	cbz	r3, 800c97c <_free_r+0x4c>
 800c978:	42a3      	cmp	r3, r4
 800c97a:	d9fa      	bls.n	800c972 <_free_r+0x42>
 800c97c:	6811      	ldr	r1, [r2, #0]
 800c97e:	1850      	adds	r0, r2, r1
 800c980:	42a0      	cmp	r0, r4
 800c982:	d10b      	bne.n	800c99c <_free_r+0x6c>
 800c984:	6820      	ldr	r0, [r4, #0]
 800c986:	4401      	add	r1, r0
 800c988:	1850      	adds	r0, r2, r1
 800c98a:	4283      	cmp	r3, r0
 800c98c:	6011      	str	r1, [r2, #0]
 800c98e:	d1e0      	bne.n	800c952 <_free_r+0x22>
 800c990:	6818      	ldr	r0, [r3, #0]
 800c992:	685b      	ldr	r3, [r3, #4]
 800c994:	6053      	str	r3, [r2, #4]
 800c996:	4408      	add	r0, r1
 800c998:	6010      	str	r0, [r2, #0]
 800c99a:	e7da      	b.n	800c952 <_free_r+0x22>
 800c99c:	d902      	bls.n	800c9a4 <_free_r+0x74>
 800c99e:	230c      	movs	r3, #12
 800c9a0:	602b      	str	r3, [r5, #0]
 800c9a2:	e7d6      	b.n	800c952 <_free_r+0x22>
 800c9a4:	6820      	ldr	r0, [r4, #0]
 800c9a6:	1821      	adds	r1, r4, r0
 800c9a8:	428b      	cmp	r3, r1
 800c9aa:	bf04      	itt	eq
 800c9ac:	6819      	ldreq	r1, [r3, #0]
 800c9ae:	685b      	ldreq	r3, [r3, #4]
 800c9b0:	6063      	str	r3, [r4, #4]
 800c9b2:	bf04      	itt	eq
 800c9b4:	1809      	addeq	r1, r1, r0
 800c9b6:	6021      	streq	r1, [r4, #0]
 800c9b8:	6054      	str	r4, [r2, #4]
 800c9ba:	e7ca      	b.n	800c952 <_free_r+0x22>
 800c9bc:	bd38      	pop	{r3, r4, r5, pc}
 800c9be:	bf00      	nop
 800c9c0:	20002224 	.word	0x20002224

0800c9c4 <malloc>:
 800c9c4:	4b02      	ldr	r3, [pc, #8]	@ (800c9d0 <malloc+0xc>)
 800c9c6:	4601      	mov	r1, r0
 800c9c8:	6818      	ldr	r0, [r3, #0]
 800c9ca:	f000 b825 	b.w	800ca18 <_malloc_r>
 800c9ce:	bf00      	nop
 800c9d0:	2000011c 	.word	0x2000011c

0800c9d4 <sbrk_aligned>:
 800c9d4:	b570      	push	{r4, r5, r6, lr}
 800c9d6:	4e0f      	ldr	r6, [pc, #60]	@ (800ca14 <sbrk_aligned+0x40>)
 800c9d8:	460c      	mov	r4, r1
 800c9da:	6831      	ldr	r1, [r6, #0]
 800c9dc:	4605      	mov	r5, r0
 800c9de:	b911      	cbnz	r1, 800c9e6 <sbrk_aligned+0x12>
 800c9e0:	f002 f996 	bl	800ed10 <_sbrk_r>
 800c9e4:	6030      	str	r0, [r6, #0]
 800c9e6:	4621      	mov	r1, r4
 800c9e8:	4628      	mov	r0, r5
 800c9ea:	f002 f991 	bl	800ed10 <_sbrk_r>
 800c9ee:	1c43      	adds	r3, r0, #1
 800c9f0:	d103      	bne.n	800c9fa <sbrk_aligned+0x26>
 800c9f2:	f04f 34ff 	mov.w	r4, #4294967295
 800c9f6:	4620      	mov	r0, r4
 800c9f8:	bd70      	pop	{r4, r5, r6, pc}
 800c9fa:	1cc4      	adds	r4, r0, #3
 800c9fc:	f024 0403 	bic.w	r4, r4, #3
 800ca00:	42a0      	cmp	r0, r4
 800ca02:	d0f8      	beq.n	800c9f6 <sbrk_aligned+0x22>
 800ca04:	1a21      	subs	r1, r4, r0
 800ca06:	4628      	mov	r0, r5
 800ca08:	f002 f982 	bl	800ed10 <_sbrk_r>
 800ca0c:	3001      	adds	r0, #1
 800ca0e:	d1f2      	bne.n	800c9f6 <sbrk_aligned+0x22>
 800ca10:	e7ef      	b.n	800c9f2 <sbrk_aligned+0x1e>
 800ca12:	bf00      	nop
 800ca14:	20002220 	.word	0x20002220

0800ca18 <_malloc_r>:
 800ca18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800ca1c:	1ccd      	adds	r5, r1, #3
 800ca1e:	f025 0503 	bic.w	r5, r5, #3
 800ca22:	3508      	adds	r5, #8
 800ca24:	2d0c      	cmp	r5, #12
 800ca26:	bf38      	it	cc
 800ca28:	250c      	movcc	r5, #12
 800ca2a:	2d00      	cmp	r5, #0
 800ca2c:	4606      	mov	r6, r0
 800ca2e:	db01      	blt.n	800ca34 <_malloc_r+0x1c>
 800ca30:	42a9      	cmp	r1, r5
 800ca32:	d904      	bls.n	800ca3e <_malloc_r+0x26>
 800ca34:	230c      	movs	r3, #12
 800ca36:	6033      	str	r3, [r6, #0]
 800ca38:	2000      	movs	r0, #0
 800ca3a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ca3e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800cb14 <_malloc_r+0xfc>
 800ca42:	f000 f869 	bl	800cb18 <__malloc_lock>
 800ca46:	f8d8 3000 	ldr.w	r3, [r8]
 800ca4a:	461c      	mov	r4, r3
 800ca4c:	bb44      	cbnz	r4, 800caa0 <_malloc_r+0x88>
 800ca4e:	4629      	mov	r1, r5
 800ca50:	4630      	mov	r0, r6
 800ca52:	f7ff ffbf 	bl	800c9d4 <sbrk_aligned>
 800ca56:	1c43      	adds	r3, r0, #1
 800ca58:	4604      	mov	r4, r0
 800ca5a:	d158      	bne.n	800cb0e <_malloc_r+0xf6>
 800ca5c:	f8d8 4000 	ldr.w	r4, [r8]
 800ca60:	4627      	mov	r7, r4
 800ca62:	2f00      	cmp	r7, #0
 800ca64:	d143      	bne.n	800caee <_malloc_r+0xd6>
 800ca66:	2c00      	cmp	r4, #0
 800ca68:	d04b      	beq.n	800cb02 <_malloc_r+0xea>
 800ca6a:	6823      	ldr	r3, [r4, #0]
 800ca6c:	4639      	mov	r1, r7
 800ca6e:	4630      	mov	r0, r6
 800ca70:	eb04 0903 	add.w	r9, r4, r3
 800ca74:	f002 f94c 	bl	800ed10 <_sbrk_r>
 800ca78:	4581      	cmp	r9, r0
 800ca7a:	d142      	bne.n	800cb02 <_malloc_r+0xea>
 800ca7c:	6821      	ldr	r1, [r4, #0]
 800ca7e:	1a6d      	subs	r5, r5, r1
 800ca80:	4629      	mov	r1, r5
 800ca82:	4630      	mov	r0, r6
 800ca84:	f7ff ffa6 	bl	800c9d4 <sbrk_aligned>
 800ca88:	3001      	adds	r0, #1
 800ca8a:	d03a      	beq.n	800cb02 <_malloc_r+0xea>
 800ca8c:	6823      	ldr	r3, [r4, #0]
 800ca8e:	442b      	add	r3, r5
 800ca90:	6023      	str	r3, [r4, #0]
 800ca92:	f8d8 3000 	ldr.w	r3, [r8]
 800ca96:	685a      	ldr	r2, [r3, #4]
 800ca98:	bb62      	cbnz	r2, 800caf4 <_malloc_r+0xdc>
 800ca9a:	f8c8 7000 	str.w	r7, [r8]
 800ca9e:	e00f      	b.n	800cac0 <_malloc_r+0xa8>
 800caa0:	6822      	ldr	r2, [r4, #0]
 800caa2:	1b52      	subs	r2, r2, r5
 800caa4:	d420      	bmi.n	800cae8 <_malloc_r+0xd0>
 800caa6:	2a0b      	cmp	r2, #11
 800caa8:	d917      	bls.n	800cada <_malloc_r+0xc2>
 800caaa:	1961      	adds	r1, r4, r5
 800caac:	42a3      	cmp	r3, r4
 800caae:	6025      	str	r5, [r4, #0]
 800cab0:	bf18      	it	ne
 800cab2:	6059      	strne	r1, [r3, #4]
 800cab4:	6863      	ldr	r3, [r4, #4]
 800cab6:	bf08      	it	eq
 800cab8:	f8c8 1000 	streq.w	r1, [r8]
 800cabc:	5162      	str	r2, [r4, r5]
 800cabe:	604b      	str	r3, [r1, #4]
 800cac0:	4630      	mov	r0, r6
 800cac2:	f000 f82f 	bl	800cb24 <__malloc_unlock>
 800cac6:	f104 000b 	add.w	r0, r4, #11
 800caca:	1d23      	adds	r3, r4, #4
 800cacc:	f020 0007 	bic.w	r0, r0, #7
 800cad0:	1ac2      	subs	r2, r0, r3
 800cad2:	bf1c      	itt	ne
 800cad4:	1a1b      	subne	r3, r3, r0
 800cad6:	50a3      	strne	r3, [r4, r2]
 800cad8:	e7af      	b.n	800ca3a <_malloc_r+0x22>
 800cada:	6862      	ldr	r2, [r4, #4]
 800cadc:	42a3      	cmp	r3, r4
 800cade:	bf0c      	ite	eq
 800cae0:	f8c8 2000 	streq.w	r2, [r8]
 800cae4:	605a      	strne	r2, [r3, #4]
 800cae6:	e7eb      	b.n	800cac0 <_malloc_r+0xa8>
 800cae8:	4623      	mov	r3, r4
 800caea:	6864      	ldr	r4, [r4, #4]
 800caec:	e7ae      	b.n	800ca4c <_malloc_r+0x34>
 800caee:	463c      	mov	r4, r7
 800caf0:	687f      	ldr	r7, [r7, #4]
 800caf2:	e7b6      	b.n	800ca62 <_malloc_r+0x4a>
 800caf4:	461a      	mov	r2, r3
 800caf6:	685b      	ldr	r3, [r3, #4]
 800caf8:	42a3      	cmp	r3, r4
 800cafa:	d1fb      	bne.n	800caf4 <_malloc_r+0xdc>
 800cafc:	2300      	movs	r3, #0
 800cafe:	6053      	str	r3, [r2, #4]
 800cb00:	e7de      	b.n	800cac0 <_malloc_r+0xa8>
 800cb02:	230c      	movs	r3, #12
 800cb04:	6033      	str	r3, [r6, #0]
 800cb06:	4630      	mov	r0, r6
 800cb08:	f000 f80c 	bl	800cb24 <__malloc_unlock>
 800cb0c:	e794      	b.n	800ca38 <_malloc_r+0x20>
 800cb0e:	6005      	str	r5, [r0, #0]
 800cb10:	e7d6      	b.n	800cac0 <_malloc_r+0xa8>
 800cb12:	bf00      	nop
 800cb14:	20002224 	.word	0x20002224

0800cb18 <__malloc_lock>:
 800cb18:	4801      	ldr	r0, [pc, #4]	@ (800cb20 <__malloc_lock+0x8>)
 800cb1a:	f7ff b89a 	b.w	800bc52 <__retarget_lock_acquire_recursive>
 800cb1e:	bf00      	nop
 800cb20:	2000221c 	.word	0x2000221c

0800cb24 <__malloc_unlock>:
 800cb24:	4801      	ldr	r0, [pc, #4]	@ (800cb2c <__malloc_unlock+0x8>)
 800cb26:	f7ff b895 	b.w	800bc54 <__retarget_lock_release_recursive>
 800cb2a:	bf00      	nop
 800cb2c:	2000221c 	.word	0x2000221c

0800cb30 <_Balloc>:
 800cb30:	b570      	push	{r4, r5, r6, lr}
 800cb32:	69c6      	ldr	r6, [r0, #28]
 800cb34:	4604      	mov	r4, r0
 800cb36:	460d      	mov	r5, r1
 800cb38:	b976      	cbnz	r6, 800cb58 <_Balloc+0x28>
 800cb3a:	2010      	movs	r0, #16
 800cb3c:	f7ff ff42 	bl	800c9c4 <malloc>
 800cb40:	4602      	mov	r2, r0
 800cb42:	61e0      	str	r0, [r4, #28]
 800cb44:	b920      	cbnz	r0, 800cb50 <_Balloc+0x20>
 800cb46:	4b18      	ldr	r3, [pc, #96]	@ (800cba8 <_Balloc+0x78>)
 800cb48:	4818      	ldr	r0, [pc, #96]	@ (800cbac <_Balloc+0x7c>)
 800cb4a:	216b      	movs	r1, #107	@ 0x6b
 800cb4c:	f002 f8f8 	bl	800ed40 <__assert_func>
 800cb50:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cb54:	6006      	str	r6, [r0, #0]
 800cb56:	60c6      	str	r6, [r0, #12]
 800cb58:	69e6      	ldr	r6, [r4, #28]
 800cb5a:	68f3      	ldr	r3, [r6, #12]
 800cb5c:	b183      	cbz	r3, 800cb80 <_Balloc+0x50>
 800cb5e:	69e3      	ldr	r3, [r4, #28]
 800cb60:	68db      	ldr	r3, [r3, #12]
 800cb62:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800cb66:	b9b8      	cbnz	r0, 800cb98 <_Balloc+0x68>
 800cb68:	2101      	movs	r1, #1
 800cb6a:	fa01 f605 	lsl.w	r6, r1, r5
 800cb6e:	1d72      	adds	r2, r6, #5
 800cb70:	0092      	lsls	r2, r2, #2
 800cb72:	4620      	mov	r0, r4
 800cb74:	f002 f902 	bl	800ed7c <_calloc_r>
 800cb78:	b160      	cbz	r0, 800cb94 <_Balloc+0x64>
 800cb7a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800cb7e:	e00e      	b.n	800cb9e <_Balloc+0x6e>
 800cb80:	2221      	movs	r2, #33	@ 0x21
 800cb82:	2104      	movs	r1, #4
 800cb84:	4620      	mov	r0, r4
 800cb86:	f002 f8f9 	bl	800ed7c <_calloc_r>
 800cb8a:	69e3      	ldr	r3, [r4, #28]
 800cb8c:	60f0      	str	r0, [r6, #12]
 800cb8e:	68db      	ldr	r3, [r3, #12]
 800cb90:	2b00      	cmp	r3, #0
 800cb92:	d1e4      	bne.n	800cb5e <_Balloc+0x2e>
 800cb94:	2000      	movs	r0, #0
 800cb96:	bd70      	pop	{r4, r5, r6, pc}
 800cb98:	6802      	ldr	r2, [r0, #0]
 800cb9a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800cb9e:	2300      	movs	r3, #0
 800cba0:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800cba4:	e7f7      	b.n	800cb96 <_Balloc+0x66>
 800cba6:	bf00      	nop
 800cba8:	08010194 	.word	0x08010194
 800cbac:	08010214 	.word	0x08010214

0800cbb0 <_Bfree>:
 800cbb0:	b570      	push	{r4, r5, r6, lr}
 800cbb2:	69c6      	ldr	r6, [r0, #28]
 800cbb4:	4605      	mov	r5, r0
 800cbb6:	460c      	mov	r4, r1
 800cbb8:	b976      	cbnz	r6, 800cbd8 <_Bfree+0x28>
 800cbba:	2010      	movs	r0, #16
 800cbbc:	f7ff ff02 	bl	800c9c4 <malloc>
 800cbc0:	4602      	mov	r2, r0
 800cbc2:	61e8      	str	r0, [r5, #28]
 800cbc4:	b920      	cbnz	r0, 800cbd0 <_Bfree+0x20>
 800cbc6:	4b09      	ldr	r3, [pc, #36]	@ (800cbec <_Bfree+0x3c>)
 800cbc8:	4809      	ldr	r0, [pc, #36]	@ (800cbf0 <_Bfree+0x40>)
 800cbca:	218f      	movs	r1, #143	@ 0x8f
 800cbcc:	f002 f8b8 	bl	800ed40 <__assert_func>
 800cbd0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800cbd4:	6006      	str	r6, [r0, #0]
 800cbd6:	60c6      	str	r6, [r0, #12]
 800cbd8:	b13c      	cbz	r4, 800cbea <_Bfree+0x3a>
 800cbda:	69eb      	ldr	r3, [r5, #28]
 800cbdc:	6862      	ldr	r2, [r4, #4]
 800cbde:	68db      	ldr	r3, [r3, #12]
 800cbe0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800cbe4:	6021      	str	r1, [r4, #0]
 800cbe6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800cbea:	bd70      	pop	{r4, r5, r6, pc}
 800cbec:	08010194 	.word	0x08010194
 800cbf0:	08010214 	.word	0x08010214

0800cbf4 <__multadd>:
 800cbf4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800cbf8:	690d      	ldr	r5, [r1, #16]
 800cbfa:	4607      	mov	r7, r0
 800cbfc:	460c      	mov	r4, r1
 800cbfe:	461e      	mov	r6, r3
 800cc00:	f101 0c14 	add.w	ip, r1, #20
 800cc04:	2000      	movs	r0, #0
 800cc06:	f8dc 3000 	ldr.w	r3, [ip]
 800cc0a:	b299      	uxth	r1, r3
 800cc0c:	fb02 6101 	mla	r1, r2, r1, r6
 800cc10:	0c1e      	lsrs	r6, r3, #16
 800cc12:	0c0b      	lsrs	r3, r1, #16
 800cc14:	fb02 3306 	mla	r3, r2, r6, r3
 800cc18:	b289      	uxth	r1, r1
 800cc1a:	3001      	adds	r0, #1
 800cc1c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800cc20:	4285      	cmp	r5, r0
 800cc22:	f84c 1b04 	str.w	r1, [ip], #4
 800cc26:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800cc2a:	dcec      	bgt.n	800cc06 <__multadd+0x12>
 800cc2c:	b30e      	cbz	r6, 800cc72 <__multadd+0x7e>
 800cc2e:	68a3      	ldr	r3, [r4, #8]
 800cc30:	42ab      	cmp	r3, r5
 800cc32:	dc19      	bgt.n	800cc68 <__multadd+0x74>
 800cc34:	6861      	ldr	r1, [r4, #4]
 800cc36:	4638      	mov	r0, r7
 800cc38:	3101      	adds	r1, #1
 800cc3a:	f7ff ff79 	bl	800cb30 <_Balloc>
 800cc3e:	4680      	mov	r8, r0
 800cc40:	b928      	cbnz	r0, 800cc4e <__multadd+0x5a>
 800cc42:	4602      	mov	r2, r0
 800cc44:	4b0c      	ldr	r3, [pc, #48]	@ (800cc78 <__multadd+0x84>)
 800cc46:	480d      	ldr	r0, [pc, #52]	@ (800cc7c <__multadd+0x88>)
 800cc48:	21ba      	movs	r1, #186	@ 0xba
 800cc4a:	f002 f879 	bl	800ed40 <__assert_func>
 800cc4e:	6922      	ldr	r2, [r4, #16]
 800cc50:	3202      	adds	r2, #2
 800cc52:	f104 010c 	add.w	r1, r4, #12
 800cc56:	0092      	lsls	r2, r2, #2
 800cc58:	300c      	adds	r0, #12
 800cc5a:	f7fe fffc 	bl	800bc56 <memcpy>
 800cc5e:	4621      	mov	r1, r4
 800cc60:	4638      	mov	r0, r7
 800cc62:	f7ff ffa5 	bl	800cbb0 <_Bfree>
 800cc66:	4644      	mov	r4, r8
 800cc68:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cc6c:	3501      	adds	r5, #1
 800cc6e:	615e      	str	r6, [r3, #20]
 800cc70:	6125      	str	r5, [r4, #16]
 800cc72:	4620      	mov	r0, r4
 800cc74:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cc78:	08010203 	.word	0x08010203
 800cc7c:	08010214 	.word	0x08010214

0800cc80 <__s2b>:
 800cc80:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cc84:	460c      	mov	r4, r1
 800cc86:	4615      	mov	r5, r2
 800cc88:	461f      	mov	r7, r3
 800cc8a:	2209      	movs	r2, #9
 800cc8c:	3308      	adds	r3, #8
 800cc8e:	4606      	mov	r6, r0
 800cc90:	fb93 f3f2 	sdiv	r3, r3, r2
 800cc94:	2100      	movs	r1, #0
 800cc96:	2201      	movs	r2, #1
 800cc98:	429a      	cmp	r2, r3
 800cc9a:	db09      	blt.n	800ccb0 <__s2b+0x30>
 800cc9c:	4630      	mov	r0, r6
 800cc9e:	f7ff ff47 	bl	800cb30 <_Balloc>
 800cca2:	b940      	cbnz	r0, 800ccb6 <__s2b+0x36>
 800cca4:	4602      	mov	r2, r0
 800cca6:	4b19      	ldr	r3, [pc, #100]	@ (800cd0c <__s2b+0x8c>)
 800cca8:	4819      	ldr	r0, [pc, #100]	@ (800cd10 <__s2b+0x90>)
 800ccaa:	21d3      	movs	r1, #211	@ 0xd3
 800ccac:	f002 f848 	bl	800ed40 <__assert_func>
 800ccb0:	0052      	lsls	r2, r2, #1
 800ccb2:	3101      	adds	r1, #1
 800ccb4:	e7f0      	b.n	800cc98 <__s2b+0x18>
 800ccb6:	9b08      	ldr	r3, [sp, #32]
 800ccb8:	6143      	str	r3, [r0, #20]
 800ccba:	2d09      	cmp	r5, #9
 800ccbc:	f04f 0301 	mov.w	r3, #1
 800ccc0:	6103      	str	r3, [r0, #16]
 800ccc2:	dd16      	ble.n	800ccf2 <__s2b+0x72>
 800ccc4:	f104 0909 	add.w	r9, r4, #9
 800ccc8:	46c8      	mov	r8, r9
 800ccca:	442c      	add	r4, r5
 800cccc:	f818 3b01 	ldrb.w	r3, [r8], #1
 800ccd0:	4601      	mov	r1, r0
 800ccd2:	3b30      	subs	r3, #48	@ 0x30
 800ccd4:	220a      	movs	r2, #10
 800ccd6:	4630      	mov	r0, r6
 800ccd8:	f7ff ff8c 	bl	800cbf4 <__multadd>
 800ccdc:	45a0      	cmp	r8, r4
 800ccde:	d1f5      	bne.n	800cccc <__s2b+0x4c>
 800cce0:	f1a5 0408 	sub.w	r4, r5, #8
 800cce4:	444c      	add	r4, r9
 800cce6:	1b2d      	subs	r5, r5, r4
 800cce8:	1963      	adds	r3, r4, r5
 800ccea:	42bb      	cmp	r3, r7
 800ccec:	db04      	blt.n	800ccf8 <__s2b+0x78>
 800ccee:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800ccf2:	340a      	adds	r4, #10
 800ccf4:	2509      	movs	r5, #9
 800ccf6:	e7f6      	b.n	800cce6 <__s2b+0x66>
 800ccf8:	f814 3b01 	ldrb.w	r3, [r4], #1
 800ccfc:	4601      	mov	r1, r0
 800ccfe:	3b30      	subs	r3, #48	@ 0x30
 800cd00:	220a      	movs	r2, #10
 800cd02:	4630      	mov	r0, r6
 800cd04:	f7ff ff76 	bl	800cbf4 <__multadd>
 800cd08:	e7ee      	b.n	800cce8 <__s2b+0x68>
 800cd0a:	bf00      	nop
 800cd0c:	08010203 	.word	0x08010203
 800cd10:	08010214 	.word	0x08010214

0800cd14 <__hi0bits>:
 800cd14:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cd18:	4603      	mov	r3, r0
 800cd1a:	bf36      	itet	cc
 800cd1c:	0403      	lslcc	r3, r0, #16
 800cd1e:	2000      	movcs	r0, #0
 800cd20:	2010      	movcc	r0, #16
 800cd22:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cd26:	bf3c      	itt	cc
 800cd28:	021b      	lslcc	r3, r3, #8
 800cd2a:	3008      	addcc	r0, #8
 800cd2c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800cd30:	bf3c      	itt	cc
 800cd32:	011b      	lslcc	r3, r3, #4
 800cd34:	3004      	addcc	r0, #4
 800cd36:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cd3a:	bf3c      	itt	cc
 800cd3c:	009b      	lslcc	r3, r3, #2
 800cd3e:	3002      	addcc	r0, #2
 800cd40:	2b00      	cmp	r3, #0
 800cd42:	db05      	blt.n	800cd50 <__hi0bits+0x3c>
 800cd44:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cd48:	f100 0001 	add.w	r0, r0, #1
 800cd4c:	bf08      	it	eq
 800cd4e:	2020      	moveq	r0, #32
 800cd50:	4770      	bx	lr

0800cd52 <__lo0bits>:
 800cd52:	6803      	ldr	r3, [r0, #0]
 800cd54:	4602      	mov	r2, r0
 800cd56:	f013 0007 	ands.w	r0, r3, #7
 800cd5a:	d00b      	beq.n	800cd74 <__lo0bits+0x22>
 800cd5c:	07d9      	lsls	r1, r3, #31
 800cd5e:	d421      	bmi.n	800cda4 <__lo0bits+0x52>
 800cd60:	0798      	lsls	r0, r3, #30
 800cd62:	bf49      	itett	mi
 800cd64:	085b      	lsrmi	r3, r3, #1
 800cd66:	089b      	lsrpl	r3, r3, #2
 800cd68:	2001      	movmi	r0, #1
 800cd6a:	6013      	strmi	r3, [r2, #0]
 800cd6c:	bf5c      	itt	pl
 800cd6e:	6013      	strpl	r3, [r2, #0]
 800cd70:	2002      	movpl	r0, #2
 800cd72:	4770      	bx	lr
 800cd74:	b299      	uxth	r1, r3
 800cd76:	b909      	cbnz	r1, 800cd7c <__lo0bits+0x2a>
 800cd78:	0c1b      	lsrs	r3, r3, #16
 800cd7a:	2010      	movs	r0, #16
 800cd7c:	b2d9      	uxtb	r1, r3
 800cd7e:	b909      	cbnz	r1, 800cd84 <__lo0bits+0x32>
 800cd80:	3008      	adds	r0, #8
 800cd82:	0a1b      	lsrs	r3, r3, #8
 800cd84:	0719      	lsls	r1, r3, #28
 800cd86:	bf04      	itt	eq
 800cd88:	091b      	lsreq	r3, r3, #4
 800cd8a:	3004      	addeq	r0, #4
 800cd8c:	0799      	lsls	r1, r3, #30
 800cd8e:	bf04      	itt	eq
 800cd90:	089b      	lsreq	r3, r3, #2
 800cd92:	3002      	addeq	r0, #2
 800cd94:	07d9      	lsls	r1, r3, #31
 800cd96:	d403      	bmi.n	800cda0 <__lo0bits+0x4e>
 800cd98:	085b      	lsrs	r3, r3, #1
 800cd9a:	f100 0001 	add.w	r0, r0, #1
 800cd9e:	d003      	beq.n	800cda8 <__lo0bits+0x56>
 800cda0:	6013      	str	r3, [r2, #0]
 800cda2:	4770      	bx	lr
 800cda4:	2000      	movs	r0, #0
 800cda6:	4770      	bx	lr
 800cda8:	2020      	movs	r0, #32
 800cdaa:	4770      	bx	lr

0800cdac <__i2b>:
 800cdac:	b510      	push	{r4, lr}
 800cdae:	460c      	mov	r4, r1
 800cdb0:	2101      	movs	r1, #1
 800cdb2:	f7ff febd 	bl	800cb30 <_Balloc>
 800cdb6:	4602      	mov	r2, r0
 800cdb8:	b928      	cbnz	r0, 800cdc6 <__i2b+0x1a>
 800cdba:	4b05      	ldr	r3, [pc, #20]	@ (800cdd0 <__i2b+0x24>)
 800cdbc:	4805      	ldr	r0, [pc, #20]	@ (800cdd4 <__i2b+0x28>)
 800cdbe:	f240 1145 	movw	r1, #325	@ 0x145
 800cdc2:	f001 ffbd 	bl	800ed40 <__assert_func>
 800cdc6:	2301      	movs	r3, #1
 800cdc8:	6144      	str	r4, [r0, #20]
 800cdca:	6103      	str	r3, [r0, #16]
 800cdcc:	bd10      	pop	{r4, pc}
 800cdce:	bf00      	nop
 800cdd0:	08010203 	.word	0x08010203
 800cdd4:	08010214 	.word	0x08010214

0800cdd8 <__multiply>:
 800cdd8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cddc:	4617      	mov	r7, r2
 800cdde:	690a      	ldr	r2, [r1, #16]
 800cde0:	693b      	ldr	r3, [r7, #16]
 800cde2:	429a      	cmp	r2, r3
 800cde4:	bfa8      	it	ge
 800cde6:	463b      	movge	r3, r7
 800cde8:	4689      	mov	r9, r1
 800cdea:	bfa4      	itt	ge
 800cdec:	460f      	movge	r7, r1
 800cdee:	4699      	movge	r9, r3
 800cdf0:	693d      	ldr	r5, [r7, #16]
 800cdf2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cdf6:	68bb      	ldr	r3, [r7, #8]
 800cdf8:	6879      	ldr	r1, [r7, #4]
 800cdfa:	eb05 060a 	add.w	r6, r5, sl
 800cdfe:	42b3      	cmp	r3, r6
 800ce00:	b085      	sub	sp, #20
 800ce02:	bfb8      	it	lt
 800ce04:	3101      	addlt	r1, #1
 800ce06:	f7ff fe93 	bl	800cb30 <_Balloc>
 800ce0a:	b930      	cbnz	r0, 800ce1a <__multiply+0x42>
 800ce0c:	4602      	mov	r2, r0
 800ce0e:	4b41      	ldr	r3, [pc, #260]	@ (800cf14 <__multiply+0x13c>)
 800ce10:	4841      	ldr	r0, [pc, #260]	@ (800cf18 <__multiply+0x140>)
 800ce12:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800ce16:	f001 ff93 	bl	800ed40 <__assert_func>
 800ce1a:	f100 0414 	add.w	r4, r0, #20
 800ce1e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800ce22:	4623      	mov	r3, r4
 800ce24:	2200      	movs	r2, #0
 800ce26:	4573      	cmp	r3, lr
 800ce28:	d320      	bcc.n	800ce6c <__multiply+0x94>
 800ce2a:	f107 0814 	add.w	r8, r7, #20
 800ce2e:	f109 0114 	add.w	r1, r9, #20
 800ce32:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800ce36:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800ce3a:	9302      	str	r3, [sp, #8]
 800ce3c:	1beb      	subs	r3, r5, r7
 800ce3e:	3b15      	subs	r3, #21
 800ce40:	f023 0303 	bic.w	r3, r3, #3
 800ce44:	3304      	adds	r3, #4
 800ce46:	3715      	adds	r7, #21
 800ce48:	42bd      	cmp	r5, r7
 800ce4a:	bf38      	it	cc
 800ce4c:	2304      	movcc	r3, #4
 800ce4e:	9301      	str	r3, [sp, #4]
 800ce50:	9b02      	ldr	r3, [sp, #8]
 800ce52:	9103      	str	r1, [sp, #12]
 800ce54:	428b      	cmp	r3, r1
 800ce56:	d80c      	bhi.n	800ce72 <__multiply+0x9a>
 800ce58:	2e00      	cmp	r6, #0
 800ce5a:	dd03      	ble.n	800ce64 <__multiply+0x8c>
 800ce5c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800ce60:	2b00      	cmp	r3, #0
 800ce62:	d055      	beq.n	800cf10 <__multiply+0x138>
 800ce64:	6106      	str	r6, [r0, #16]
 800ce66:	b005      	add	sp, #20
 800ce68:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ce6c:	f843 2b04 	str.w	r2, [r3], #4
 800ce70:	e7d9      	b.n	800ce26 <__multiply+0x4e>
 800ce72:	f8b1 a000 	ldrh.w	sl, [r1]
 800ce76:	f1ba 0f00 	cmp.w	sl, #0
 800ce7a:	d01f      	beq.n	800cebc <__multiply+0xe4>
 800ce7c:	46c4      	mov	ip, r8
 800ce7e:	46a1      	mov	r9, r4
 800ce80:	2700      	movs	r7, #0
 800ce82:	f85c 2b04 	ldr.w	r2, [ip], #4
 800ce86:	f8d9 3000 	ldr.w	r3, [r9]
 800ce8a:	fa1f fb82 	uxth.w	fp, r2
 800ce8e:	b29b      	uxth	r3, r3
 800ce90:	fb0a 330b 	mla	r3, sl, fp, r3
 800ce94:	443b      	add	r3, r7
 800ce96:	f8d9 7000 	ldr.w	r7, [r9]
 800ce9a:	0c12      	lsrs	r2, r2, #16
 800ce9c:	0c3f      	lsrs	r7, r7, #16
 800ce9e:	fb0a 7202 	mla	r2, sl, r2, r7
 800cea2:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cea6:	b29b      	uxth	r3, r3
 800cea8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800ceac:	4565      	cmp	r5, ip
 800ceae:	f849 3b04 	str.w	r3, [r9], #4
 800ceb2:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800ceb6:	d8e4      	bhi.n	800ce82 <__multiply+0xaa>
 800ceb8:	9b01      	ldr	r3, [sp, #4]
 800ceba:	50e7      	str	r7, [r4, r3]
 800cebc:	9b03      	ldr	r3, [sp, #12]
 800cebe:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cec2:	3104      	adds	r1, #4
 800cec4:	f1b9 0f00 	cmp.w	r9, #0
 800cec8:	d020      	beq.n	800cf0c <__multiply+0x134>
 800ceca:	6823      	ldr	r3, [r4, #0]
 800cecc:	4647      	mov	r7, r8
 800cece:	46a4      	mov	ip, r4
 800ced0:	f04f 0a00 	mov.w	sl, #0
 800ced4:	f8b7 b000 	ldrh.w	fp, [r7]
 800ced8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cedc:	fb09 220b 	mla	r2, r9, fp, r2
 800cee0:	4452      	add	r2, sl
 800cee2:	b29b      	uxth	r3, r3
 800cee4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cee8:	f84c 3b04 	str.w	r3, [ip], #4
 800ceec:	f857 3b04 	ldr.w	r3, [r7], #4
 800cef0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cef4:	f8bc 3000 	ldrh.w	r3, [ip]
 800cef8:	fb09 330a 	mla	r3, r9, sl, r3
 800cefc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800cf00:	42bd      	cmp	r5, r7
 800cf02:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800cf06:	d8e5      	bhi.n	800ced4 <__multiply+0xfc>
 800cf08:	9a01      	ldr	r2, [sp, #4]
 800cf0a:	50a3      	str	r3, [r4, r2]
 800cf0c:	3404      	adds	r4, #4
 800cf0e:	e79f      	b.n	800ce50 <__multiply+0x78>
 800cf10:	3e01      	subs	r6, #1
 800cf12:	e7a1      	b.n	800ce58 <__multiply+0x80>
 800cf14:	08010203 	.word	0x08010203
 800cf18:	08010214 	.word	0x08010214

0800cf1c <__pow5mult>:
 800cf1c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cf20:	4615      	mov	r5, r2
 800cf22:	f012 0203 	ands.w	r2, r2, #3
 800cf26:	4607      	mov	r7, r0
 800cf28:	460e      	mov	r6, r1
 800cf2a:	d007      	beq.n	800cf3c <__pow5mult+0x20>
 800cf2c:	4c25      	ldr	r4, [pc, #148]	@ (800cfc4 <__pow5mult+0xa8>)
 800cf2e:	3a01      	subs	r2, #1
 800cf30:	2300      	movs	r3, #0
 800cf32:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800cf36:	f7ff fe5d 	bl	800cbf4 <__multadd>
 800cf3a:	4606      	mov	r6, r0
 800cf3c:	10ad      	asrs	r5, r5, #2
 800cf3e:	d03d      	beq.n	800cfbc <__pow5mult+0xa0>
 800cf40:	69fc      	ldr	r4, [r7, #28]
 800cf42:	b97c      	cbnz	r4, 800cf64 <__pow5mult+0x48>
 800cf44:	2010      	movs	r0, #16
 800cf46:	f7ff fd3d 	bl	800c9c4 <malloc>
 800cf4a:	4602      	mov	r2, r0
 800cf4c:	61f8      	str	r0, [r7, #28]
 800cf4e:	b928      	cbnz	r0, 800cf5c <__pow5mult+0x40>
 800cf50:	4b1d      	ldr	r3, [pc, #116]	@ (800cfc8 <__pow5mult+0xac>)
 800cf52:	481e      	ldr	r0, [pc, #120]	@ (800cfcc <__pow5mult+0xb0>)
 800cf54:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cf58:	f001 fef2 	bl	800ed40 <__assert_func>
 800cf5c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cf60:	6004      	str	r4, [r0, #0]
 800cf62:	60c4      	str	r4, [r0, #12]
 800cf64:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cf68:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cf6c:	b94c      	cbnz	r4, 800cf82 <__pow5mult+0x66>
 800cf6e:	f240 2171 	movw	r1, #625	@ 0x271
 800cf72:	4638      	mov	r0, r7
 800cf74:	f7ff ff1a 	bl	800cdac <__i2b>
 800cf78:	2300      	movs	r3, #0
 800cf7a:	f8c8 0008 	str.w	r0, [r8, #8]
 800cf7e:	4604      	mov	r4, r0
 800cf80:	6003      	str	r3, [r0, #0]
 800cf82:	f04f 0900 	mov.w	r9, #0
 800cf86:	07eb      	lsls	r3, r5, #31
 800cf88:	d50a      	bpl.n	800cfa0 <__pow5mult+0x84>
 800cf8a:	4631      	mov	r1, r6
 800cf8c:	4622      	mov	r2, r4
 800cf8e:	4638      	mov	r0, r7
 800cf90:	f7ff ff22 	bl	800cdd8 <__multiply>
 800cf94:	4631      	mov	r1, r6
 800cf96:	4680      	mov	r8, r0
 800cf98:	4638      	mov	r0, r7
 800cf9a:	f7ff fe09 	bl	800cbb0 <_Bfree>
 800cf9e:	4646      	mov	r6, r8
 800cfa0:	106d      	asrs	r5, r5, #1
 800cfa2:	d00b      	beq.n	800cfbc <__pow5mult+0xa0>
 800cfa4:	6820      	ldr	r0, [r4, #0]
 800cfa6:	b938      	cbnz	r0, 800cfb8 <__pow5mult+0x9c>
 800cfa8:	4622      	mov	r2, r4
 800cfaa:	4621      	mov	r1, r4
 800cfac:	4638      	mov	r0, r7
 800cfae:	f7ff ff13 	bl	800cdd8 <__multiply>
 800cfb2:	6020      	str	r0, [r4, #0]
 800cfb4:	f8c0 9000 	str.w	r9, [r0]
 800cfb8:	4604      	mov	r4, r0
 800cfba:	e7e4      	b.n	800cf86 <__pow5mult+0x6a>
 800cfbc:	4630      	mov	r0, r6
 800cfbe:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cfc2:	bf00      	nop
 800cfc4:	08010340 	.word	0x08010340
 800cfc8:	08010194 	.word	0x08010194
 800cfcc:	08010214 	.word	0x08010214

0800cfd0 <__lshift>:
 800cfd0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cfd4:	460c      	mov	r4, r1
 800cfd6:	6849      	ldr	r1, [r1, #4]
 800cfd8:	6923      	ldr	r3, [r4, #16]
 800cfda:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cfde:	68a3      	ldr	r3, [r4, #8]
 800cfe0:	4607      	mov	r7, r0
 800cfe2:	4691      	mov	r9, r2
 800cfe4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cfe8:	f108 0601 	add.w	r6, r8, #1
 800cfec:	42b3      	cmp	r3, r6
 800cfee:	db0b      	blt.n	800d008 <__lshift+0x38>
 800cff0:	4638      	mov	r0, r7
 800cff2:	f7ff fd9d 	bl	800cb30 <_Balloc>
 800cff6:	4605      	mov	r5, r0
 800cff8:	b948      	cbnz	r0, 800d00e <__lshift+0x3e>
 800cffa:	4602      	mov	r2, r0
 800cffc:	4b28      	ldr	r3, [pc, #160]	@ (800d0a0 <__lshift+0xd0>)
 800cffe:	4829      	ldr	r0, [pc, #164]	@ (800d0a4 <__lshift+0xd4>)
 800d000:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800d004:	f001 fe9c 	bl	800ed40 <__assert_func>
 800d008:	3101      	adds	r1, #1
 800d00a:	005b      	lsls	r3, r3, #1
 800d00c:	e7ee      	b.n	800cfec <__lshift+0x1c>
 800d00e:	2300      	movs	r3, #0
 800d010:	f100 0114 	add.w	r1, r0, #20
 800d014:	f100 0210 	add.w	r2, r0, #16
 800d018:	4618      	mov	r0, r3
 800d01a:	4553      	cmp	r3, sl
 800d01c:	db33      	blt.n	800d086 <__lshift+0xb6>
 800d01e:	6920      	ldr	r0, [r4, #16]
 800d020:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800d024:	f104 0314 	add.w	r3, r4, #20
 800d028:	f019 091f 	ands.w	r9, r9, #31
 800d02c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800d030:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800d034:	d02b      	beq.n	800d08e <__lshift+0xbe>
 800d036:	f1c9 0e20 	rsb	lr, r9, #32
 800d03a:	468a      	mov	sl, r1
 800d03c:	2200      	movs	r2, #0
 800d03e:	6818      	ldr	r0, [r3, #0]
 800d040:	fa00 f009 	lsl.w	r0, r0, r9
 800d044:	4310      	orrs	r0, r2
 800d046:	f84a 0b04 	str.w	r0, [sl], #4
 800d04a:	f853 2b04 	ldr.w	r2, [r3], #4
 800d04e:	459c      	cmp	ip, r3
 800d050:	fa22 f20e 	lsr.w	r2, r2, lr
 800d054:	d8f3      	bhi.n	800d03e <__lshift+0x6e>
 800d056:	ebac 0304 	sub.w	r3, ip, r4
 800d05a:	3b15      	subs	r3, #21
 800d05c:	f023 0303 	bic.w	r3, r3, #3
 800d060:	3304      	adds	r3, #4
 800d062:	f104 0015 	add.w	r0, r4, #21
 800d066:	4560      	cmp	r0, ip
 800d068:	bf88      	it	hi
 800d06a:	2304      	movhi	r3, #4
 800d06c:	50ca      	str	r2, [r1, r3]
 800d06e:	b10a      	cbz	r2, 800d074 <__lshift+0xa4>
 800d070:	f108 0602 	add.w	r6, r8, #2
 800d074:	3e01      	subs	r6, #1
 800d076:	4638      	mov	r0, r7
 800d078:	612e      	str	r6, [r5, #16]
 800d07a:	4621      	mov	r1, r4
 800d07c:	f7ff fd98 	bl	800cbb0 <_Bfree>
 800d080:	4628      	mov	r0, r5
 800d082:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800d086:	f842 0f04 	str.w	r0, [r2, #4]!
 800d08a:	3301      	adds	r3, #1
 800d08c:	e7c5      	b.n	800d01a <__lshift+0x4a>
 800d08e:	3904      	subs	r1, #4
 800d090:	f853 2b04 	ldr.w	r2, [r3], #4
 800d094:	f841 2f04 	str.w	r2, [r1, #4]!
 800d098:	459c      	cmp	ip, r3
 800d09a:	d8f9      	bhi.n	800d090 <__lshift+0xc0>
 800d09c:	e7ea      	b.n	800d074 <__lshift+0xa4>
 800d09e:	bf00      	nop
 800d0a0:	08010203 	.word	0x08010203
 800d0a4:	08010214 	.word	0x08010214

0800d0a8 <__mcmp>:
 800d0a8:	690a      	ldr	r2, [r1, #16]
 800d0aa:	4603      	mov	r3, r0
 800d0ac:	6900      	ldr	r0, [r0, #16]
 800d0ae:	1a80      	subs	r0, r0, r2
 800d0b0:	b530      	push	{r4, r5, lr}
 800d0b2:	d10e      	bne.n	800d0d2 <__mcmp+0x2a>
 800d0b4:	3314      	adds	r3, #20
 800d0b6:	3114      	adds	r1, #20
 800d0b8:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800d0bc:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800d0c0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800d0c4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800d0c8:	4295      	cmp	r5, r2
 800d0ca:	d003      	beq.n	800d0d4 <__mcmp+0x2c>
 800d0cc:	d205      	bcs.n	800d0da <__mcmp+0x32>
 800d0ce:	f04f 30ff 	mov.w	r0, #4294967295
 800d0d2:	bd30      	pop	{r4, r5, pc}
 800d0d4:	42a3      	cmp	r3, r4
 800d0d6:	d3f3      	bcc.n	800d0c0 <__mcmp+0x18>
 800d0d8:	e7fb      	b.n	800d0d2 <__mcmp+0x2a>
 800d0da:	2001      	movs	r0, #1
 800d0dc:	e7f9      	b.n	800d0d2 <__mcmp+0x2a>
	...

0800d0e0 <__mdiff>:
 800d0e0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d0e4:	4689      	mov	r9, r1
 800d0e6:	4606      	mov	r6, r0
 800d0e8:	4611      	mov	r1, r2
 800d0ea:	4648      	mov	r0, r9
 800d0ec:	4614      	mov	r4, r2
 800d0ee:	f7ff ffdb 	bl	800d0a8 <__mcmp>
 800d0f2:	1e05      	subs	r5, r0, #0
 800d0f4:	d112      	bne.n	800d11c <__mdiff+0x3c>
 800d0f6:	4629      	mov	r1, r5
 800d0f8:	4630      	mov	r0, r6
 800d0fa:	f7ff fd19 	bl	800cb30 <_Balloc>
 800d0fe:	4602      	mov	r2, r0
 800d100:	b928      	cbnz	r0, 800d10e <__mdiff+0x2e>
 800d102:	4b3f      	ldr	r3, [pc, #252]	@ (800d200 <__mdiff+0x120>)
 800d104:	f240 2137 	movw	r1, #567	@ 0x237
 800d108:	483e      	ldr	r0, [pc, #248]	@ (800d204 <__mdiff+0x124>)
 800d10a:	f001 fe19 	bl	800ed40 <__assert_func>
 800d10e:	2301      	movs	r3, #1
 800d110:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800d114:	4610      	mov	r0, r2
 800d116:	b003      	add	sp, #12
 800d118:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d11c:	bfbc      	itt	lt
 800d11e:	464b      	movlt	r3, r9
 800d120:	46a1      	movlt	r9, r4
 800d122:	4630      	mov	r0, r6
 800d124:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800d128:	bfba      	itte	lt
 800d12a:	461c      	movlt	r4, r3
 800d12c:	2501      	movlt	r5, #1
 800d12e:	2500      	movge	r5, #0
 800d130:	f7ff fcfe 	bl	800cb30 <_Balloc>
 800d134:	4602      	mov	r2, r0
 800d136:	b918      	cbnz	r0, 800d140 <__mdiff+0x60>
 800d138:	4b31      	ldr	r3, [pc, #196]	@ (800d200 <__mdiff+0x120>)
 800d13a:	f240 2145 	movw	r1, #581	@ 0x245
 800d13e:	e7e3      	b.n	800d108 <__mdiff+0x28>
 800d140:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800d144:	6926      	ldr	r6, [r4, #16]
 800d146:	60c5      	str	r5, [r0, #12]
 800d148:	f109 0310 	add.w	r3, r9, #16
 800d14c:	f109 0514 	add.w	r5, r9, #20
 800d150:	f104 0e14 	add.w	lr, r4, #20
 800d154:	f100 0b14 	add.w	fp, r0, #20
 800d158:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800d15c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800d160:	9301      	str	r3, [sp, #4]
 800d162:	46d9      	mov	r9, fp
 800d164:	f04f 0c00 	mov.w	ip, #0
 800d168:	9b01      	ldr	r3, [sp, #4]
 800d16a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800d16e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800d172:	9301      	str	r3, [sp, #4]
 800d174:	fa1f f38a 	uxth.w	r3, sl
 800d178:	4619      	mov	r1, r3
 800d17a:	b283      	uxth	r3, r0
 800d17c:	1acb      	subs	r3, r1, r3
 800d17e:	0c00      	lsrs	r0, r0, #16
 800d180:	4463      	add	r3, ip
 800d182:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800d186:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800d18a:	b29b      	uxth	r3, r3
 800d18c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800d190:	4576      	cmp	r6, lr
 800d192:	f849 3b04 	str.w	r3, [r9], #4
 800d196:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d19a:	d8e5      	bhi.n	800d168 <__mdiff+0x88>
 800d19c:	1b33      	subs	r3, r6, r4
 800d19e:	3b15      	subs	r3, #21
 800d1a0:	f023 0303 	bic.w	r3, r3, #3
 800d1a4:	3415      	adds	r4, #21
 800d1a6:	3304      	adds	r3, #4
 800d1a8:	42a6      	cmp	r6, r4
 800d1aa:	bf38      	it	cc
 800d1ac:	2304      	movcc	r3, #4
 800d1ae:	441d      	add	r5, r3
 800d1b0:	445b      	add	r3, fp
 800d1b2:	461e      	mov	r6, r3
 800d1b4:	462c      	mov	r4, r5
 800d1b6:	4544      	cmp	r4, r8
 800d1b8:	d30e      	bcc.n	800d1d8 <__mdiff+0xf8>
 800d1ba:	f108 0103 	add.w	r1, r8, #3
 800d1be:	1b49      	subs	r1, r1, r5
 800d1c0:	f021 0103 	bic.w	r1, r1, #3
 800d1c4:	3d03      	subs	r5, #3
 800d1c6:	45a8      	cmp	r8, r5
 800d1c8:	bf38      	it	cc
 800d1ca:	2100      	movcc	r1, #0
 800d1cc:	440b      	add	r3, r1
 800d1ce:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d1d2:	b191      	cbz	r1, 800d1fa <__mdiff+0x11a>
 800d1d4:	6117      	str	r7, [r2, #16]
 800d1d6:	e79d      	b.n	800d114 <__mdiff+0x34>
 800d1d8:	f854 1b04 	ldr.w	r1, [r4], #4
 800d1dc:	46e6      	mov	lr, ip
 800d1de:	0c08      	lsrs	r0, r1, #16
 800d1e0:	fa1c fc81 	uxtah	ip, ip, r1
 800d1e4:	4471      	add	r1, lr
 800d1e6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800d1ea:	b289      	uxth	r1, r1
 800d1ec:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800d1f0:	f846 1b04 	str.w	r1, [r6], #4
 800d1f4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800d1f8:	e7dd      	b.n	800d1b6 <__mdiff+0xd6>
 800d1fa:	3f01      	subs	r7, #1
 800d1fc:	e7e7      	b.n	800d1ce <__mdiff+0xee>
 800d1fe:	bf00      	nop
 800d200:	08010203 	.word	0x08010203
 800d204:	08010214 	.word	0x08010214

0800d208 <__ulp>:
 800d208:	b082      	sub	sp, #8
 800d20a:	ed8d 0b00 	vstr	d0, [sp]
 800d20e:	9a01      	ldr	r2, [sp, #4]
 800d210:	4b0f      	ldr	r3, [pc, #60]	@ (800d250 <__ulp+0x48>)
 800d212:	4013      	ands	r3, r2
 800d214:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 800d218:	2b00      	cmp	r3, #0
 800d21a:	dc08      	bgt.n	800d22e <__ulp+0x26>
 800d21c:	425b      	negs	r3, r3
 800d21e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 800d222:	ea4f 5223 	mov.w	r2, r3, asr #20
 800d226:	da04      	bge.n	800d232 <__ulp+0x2a>
 800d228:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 800d22c:	4113      	asrs	r3, r2
 800d22e:	2200      	movs	r2, #0
 800d230:	e008      	b.n	800d244 <__ulp+0x3c>
 800d232:	f1a2 0314 	sub.w	r3, r2, #20
 800d236:	2b1e      	cmp	r3, #30
 800d238:	bfda      	itte	le
 800d23a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 800d23e:	40da      	lsrle	r2, r3
 800d240:	2201      	movgt	r2, #1
 800d242:	2300      	movs	r3, #0
 800d244:	4619      	mov	r1, r3
 800d246:	4610      	mov	r0, r2
 800d248:	ec41 0b10 	vmov	d0, r0, r1
 800d24c:	b002      	add	sp, #8
 800d24e:	4770      	bx	lr
 800d250:	7ff00000 	.word	0x7ff00000

0800d254 <__b2d>:
 800d254:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d258:	6906      	ldr	r6, [r0, #16]
 800d25a:	f100 0814 	add.w	r8, r0, #20
 800d25e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 800d262:	1f37      	subs	r7, r6, #4
 800d264:	f856 2c04 	ldr.w	r2, [r6, #-4]
 800d268:	4610      	mov	r0, r2
 800d26a:	f7ff fd53 	bl	800cd14 <__hi0bits>
 800d26e:	f1c0 0320 	rsb	r3, r0, #32
 800d272:	280a      	cmp	r0, #10
 800d274:	600b      	str	r3, [r1, #0]
 800d276:	491b      	ldr	r1, [pc, #108]	@ (800d2e4 <__b2d+0x90>)
 800d278:	dc15      	bgt.n	800d2a6 <__b2d+0x52>
 800d27a:	f1c0 0c0b 	rsb	ip, r0, #11
 800d27e:	fa22 f30c 	lsr.w	r3, r2, ip
 800d282:	45b8      	cmp	r8, r7
 800d284:	ea43 0501 	orr.w	r5, r3, r1
 800d288:	bf34      	ite	cc
 800d28a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d28e:	2300      	movcs	r3, #0
 800d290:	3015      	adds	r0, #21
 800d292:	fa02 f000 	lsl.w	r0, r2, r0
 800d296:	fa23 f30c 	lsr.w	r3, r3, ip
 800d29a:	4303      	orrs	r3, r0
 800d29c:	461c      	mov	r4, r3
 800d29e:	ec45 4b10 	vmov	d0, r4, r5
 800d2a2:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d2a6:	45b8      	cmp	r8, r7
 800d2a8:	bf3a      	itte	cc
 800d2aa:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 800d2ae:	f1a6 0708 	subcc.w	r7, r6, #8
 800d2b2:	2300      	movcs	r3, #0
 800d2b4:	380b      	subs	r0, #11
 800d2b6:	d012      	beq.n	800d2de <__b2d+0x8a>
 800d2b8:	f1c0 0120 	rsb	r1, r0, #32
 800d2bc:	fa23 f401 	lsr.w	r4, r3, r1
 800d2c0:	4082      	lsls	r2, r0
 800d2c2:	4322      	orrs	r2, r4
 800d2c4:	4547      	cmp	r7, r8
 800d2c6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 800d2ca:	bf8c      	ite	hi
 800d2cc:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 800d2d0:	2200      	movls	r2, #0
 800d2d2:	4083      	lsls	r3, r0
 800d2d4:	40ca      	lsrs	r2, r1
 800d2d6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 800d2da:	4313      	orrs	r3, r2
 800d2dc:	e7de      	b.n	800d29c <__b2d+0x48>
 800d2de:	ea42 0501 	orr.w	r5, r2, r1
 800d2e2:	e7db      	b.n	800d29c <__b2d+0x48>
 800d2e4:	3ff00000 	.word	0x3ff00000

0800d2e8 <__d2b>:
 800d2e8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800d2ec:	460f      	mov	r7, r1
 800d2ee:	2101      	movs	r1, #1
 800d2f0:	ec59 8b10 	vmov	r8, r9, d0
 800d2f4:	4616      	mov	r6, r2
 800d2f6:	f7ff fc1b 	bl	800cb30 <_Balloc>
 800d2fa:	4604      	mov	r4, r0
 800d2fc:	b930      	cbnz	r0, 800d30c <__d2b+0x24>
 800d2fe:	4602      	mov	r2, r0
 800d300:	4b23      	ldr	r3, [pc, #140]	@ (800d390 <__d2b+0xa8>)
 800d302:	4824      	ldr	r0, [pc, #144]	@ (800d394 <__d2b+0xac>)
 800d304:	f240 310f 	movw	r1, #783	@ 0x30f
 800d308:	f001 fd1a 	bl	800ed40 <__assert_func>
 800d30c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800d310:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800d314:	b10d      	cbz	r5, 800d31a <__d2b+0x32>
 800d316:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800d31a:	9301      	str	r3, [sp, #4]
 800d31c:	f1b8 0300 	subs.w	r3, r8, #0
 800d320:	d023      	beq.n	800d36a <__d2b+0x82>
 800d322:	4668      	mov	r0, sp
 800d324:	9300      	str	r3, [sp, #0]
 800d326:	f7ff fd14 	bl	800cd52 <__lo0bits>
 800d32a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d32e:	b1d0      	cbz	r0, 800d366 <__d2b+0x7e>
 800d330:	f1c0 0320 	rsb	r3, r0, #32
 800d334:	fa02 f303 	lsl.w	r3, r2, r3
 800d338:	430b      	orrs	r3, r1
 800d33a:	40c2      	lsrs	r2, r0
 800d33c:	6163      	str	r3, [r4, #20]
 800d33e:	9201      	str	r2, [sp, #4]
 800d340:	9b01      	ldr	r3, [sp, #4]
 800d342:	61a3      	str	r3, [r4, #24]
 800d344:	2b00      	cmp	r3, #0
 800d346:	bf0c      	ite	eq
 800d348:	2201      	moveq	r2, #1
 800d34a:	2202      	movne	r2, #2
 800d34c:	6122      	str	r2, [r4, #16]
 800d34e:	b1a5      	cbz	r5, 800d37a <__d2b+0x92>
 800d350:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d354:	4405      	add	r5, r0
 800d356:	603d      	str	r5, [r7, #0]
 800d358:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d35c:	6030      	str	r0, [r6, #0]
 800d35e:	4620      	mov	r0, r4
 800d360:	b003      	add	sp, #12
 800d362:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d366:	6161      	str	r1, [r4, #20]
 800d368:	e7ea      	b.n	800d340 <__d2b+0x58>
 800d36a:	a801      	add	r0, sp, #4
 800d36c:	f7ff fcf1 	bl	800cd52 <__lo0bits>
 800d370:	9b01      	ldr	r3, [sp, #4]
 800d372:	6163      	str	r3, [r4, #20]
 800d374:	3020      	adds	r0, #32
 800d376:	2201      	movs	r2, #1
 800d378:	e7e8      	b.n	800d34c <__d2b+0x64>
 800d37a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d37e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d382:	6038      	str	r0, [r7, #0]
 800d384:	6918      	ldr	r0, [r3, #16]
 800d386:	f7ff fcc5 	bl	800cd14 <__hi0bits>
 800d38a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d38e:	e7e5      	b.n	800d35c <__d2b+0x74>
 800d390:	08010203 	.word	0x08010203
 800d394:	08010214 	.word	0x08010214

0800d398 <__ratio>:
 800d398:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d39c:	b085      	sub	sp, #20
 800d39e:	e9cd 1000 	strd	r1, r0, [sp]
 800d3a2:	a902      	add	r1, sp, #8
 800d3a4:	f7ff ff56 	bl	800d254 <__b2d>
 800d3a8:	9800      	ldr	r0, [sp, #0]
 800d3aa:	a903      	add	r1, sp, #12
 800d3ac:	ec55 4b10 	vmov	r4, r5, d0
 800d3b0:	f7ff ff50 	bl	800d254 <__b2d>
 800d3b4:	9b01      	ldr	r3, [sp, #4]
 800d3b6:	6919      	ldr	r1, [r3, #16]
 800d3b8:	9b00      	ldr	r3, [sp, #0]
 800d3ba:	691b      	ldr	r3, [r3, #16]
 800d3bc:	1ac9      	subs	r1, r1, r3
 800d3be:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 800d3c2:	1a9b      	subs	r3, r3, r2
 800d3c4:	ec5b ab10 	vmov	sl, fp, d0
 800d3c8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 800d3cc:	2b00      	cmp	r3, #0
 800d3ce:	bfce      	itee	gt
 800d3d0:	462a      	movgt	r2, r5
 800d3d2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 800d3d6:	465a      	movle	r2, fp
 800d3d8:	462f      	mov	r7, r5
 800d3da:	46d9      	mov	r9, fp
 800d3dc:	bfcc      	ite	gt
 800d3de:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 800d3e2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 800d3e6:	464b      	mov	r3, r9
 800d3e8:	4652      	mov	r2, sl
 800d3ea:	4620      	mov	r0, r4
 800d3ec:	4639      	mov	r1, r7
 800d3ee:	f7f3 fa2d 	bl	800084c <__aeabi_ddiv>
 800d3f2:	ec41 0b10 	vmov	d0, r0, r1
 800d3f6:	b005      	add	sp, #20
 800d3f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0800d3fc <__copybits>:
 800d3fc:	3901      	subs	r1, #1
 800d3fe:	b570      	push	{r4, r5, r6, lr}
 800d400:	1149      	asrs	r1, r1, #5
 800d402:	6914      	ldr	r4, [r2, #16]
 800d404:	3101      	adds	r1, #1
 800d406:	f102 0314 	add.w	r3, r2, #20
 800d40a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 800d40e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 800d412:	1f05      	subs	r5, r0, #4
 800d414:	42a3      	cmp	r3, r4
 800d416:	d30c      	bcc.n	800d432 <__copybits+0x36>
 800d418:	1aa3      	subs	r3, r4, r2
 800d41a:	3b11      	subs	r3, #17
 800d41c:	f023 0303 	bic.w	r3, r3, #3
 800d420:	3211      	adds	r2, #17
 800d422:	42a2      	cmp	r2, r4
 800d424:	bf88      	it	hi
 800d426:	2300      	movhi	r3, #0
 800d428:	4418      	add	r0, r3
 800d42a:	2300      	movs	r3, #0
 800d42c:	4288      	cmp	r0, r1
 800d42e:	d305      	bcc.n	800d43c <__copybits+0x40>
 800d430:	bd70      	pop	{r4, r5, r6, pc}
 800d432:	f853 6b04 	ldr.w	r6, [r3], #4
 800d436:	f845 6f04 	str.w	r6, [r5, #4]!
 800d43a:	e7eb      	b.n	800d414 <__copybits+0x18>
 800d43c:	f840 3b04 	str.w	r3, [r0], #4
 800d440:	e7f4      	b.n	800d42c <__copybits+0x30>

0800d442 <__any_on>:
 800d442:	f100 0214 	add.w	r2, r0, #20
 800d446:	6900      	ldr	r0, [r0, #16]
 800d448:	114b      	asrs	r3, r1, #5
 800d44a:	4298      	cmp	r0, r3
 800d44c:	b510      	push	{r4, lr}
 800d44e:	db11      	blt.n	800d474 <__any_on+0x32>
 800d450:	dd0a      	ble.n	800d468 <__any_on+0x26>
 800d452:	f011 011f 	ands.w	r1, r1, #31
 800d456:	d007      	beq.n	800d468 <__any_on+0x26>
 800d458:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800d45c:	fa24 f001 	lsr.w	r0, r4, r1
 800d460:	fa00 f101 	lsl.w	r1, r0, r1
 800d464:	428c      	cmp	r4, r1
 800d466:	d10b      	bne.n	800d480 <__any_on+0x3e>
 800d468:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800d46c:	4293      	cmp	r3, r2
 800d46e:	d803      	bhi.n	800d478 <__any_on+0x36>
 800d470:	2000      	movs	r0, #0
 800d472:	bd10      	pop	{r4, pc}
 800d474:	4603      	mov	r3, r0
 800d476:	e7f7      	b.n	800d468 <__any_on+0x26>
 800d478:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800d47c:	2900      	cmp	r1, #0
 800d47e:	d0f5      	beq.n	800d46c <__any_on+0x2a>
 800d480:	2001      	movs	r0, #1
 800d482:	e7f6      	b.n	800d472 <__any_on+0x30>

0800d484 <sulp>:
 800d484:	b570      	push	{r4, r5, r6, lr}
 800d486:	4604      	mov	r4, r0
 800d488:	460d      	mov	r5, r1
 800d48a:	ec45 4b10 	vmov	d0, r4, r5
 800d48e:	4616      	mov	r6, r2
 800d490:	f7ff feba 	bl	800d208 <__ulp>
 800d494:	ec51 0b10 	vmov	r0, r1, d0
 800d498:	b17e      	cbz	r6, 800d4ba <sulp+0x36>
 800d49a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800d49e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800d4a2:	2b00      	cmp	r3, #0
 800d4a4:	dd09      	ble.n	800d4ba <sulp+0x36>
 800d4a6:	051b      	lsls	r3, r3, #20
 800d4a8:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800d4ac:	2400      	movs	r4, #0
 800d4ae:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800d4b2:	4622      	mov	r2, r4
 800d4b4:	462b      	mov	r3, r5
 800d4b6:	f7f3 f89f 	bl	80005f8 <__aeabi_dmul>
 800d4ba:	ec41 0b10 	vmov	d0, r0, r1
 800d4be:	bd70      	pop	{r4, r5, r6, pc}

0800d4c0 <_strtod_l>:
 800d4c0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d4c4:	b09f      	sub	sp, #124	@ 0x7c
 800d4c6:	460c      	mov	r4, r1
 800d4c8:	9217      	str	r2, [sp, #92]	@ 0x5c
 800d4ca:	2200      	movs	r2, #0
 800d4cc:	921a      	str	r2, [sp, #104]	@ 0x68
 800d4ce:	9005      	str	r0, [sp, #20]
 800d4d0:	f04f 0a00 	mov.w	sl, #0
 800d4d4:	f04f 0b00 	mov.w	fp, #0
 800d4d8:	460a      	mov	r2, r1
 800d4da:	9219      	str	r2, [sp, #100]	@ 0x64
 800d4dc:	7811      	ldrb	r1, [r2, #0]
 800d4de:	292b      	cmp	r1, #43	@ 0x2b
 800d4e0:	d04a      	beq.n	800d578 <_strtod_l+0xb8>
 800d4e2:	d838      	bhi.n	800d556 <_strtod_l+0x96>
 800d4e4:	290d      	cmp	r1, #13
 800d4e6:	d832      	bhi.n	800d54e <_strtod_l+0x8e>
 800d4e8:	2908      	cmp	r1, #8
 800d4ea:	d832      	bhi.n	800d552 <_strtod_l+0x92>
 800d4ec:	2900      	cmp	r1, #0
 800d4ee:	d03b      	beq.n	800d568 <_strtod_l+0xa8>
 800d4f0:	2200      	movs	r2, #0
 800d4f2:	920e      	str	r2, [sp, #56]	@ 0x38
 800d4f4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800d4f6:	782a      	ldrb	r2, [r5, #0]
 800d4f8:	2a30      	cmp	r2, #48	@ 0x30
 800d4fa:	f040 80b2 	bne.w	800d662 <_strtod_l+0x1a2>
 800d4fe:	786a      	ldrb	r2, [r5, #1]
 800d500:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800d504:	2a58      	cmp	r2, #88	@ 0x58
 800d506:	d16e      	bne.n	800d5e6 <_strtod_l+0x126>
 800d508:	9302      	str	r3, [sp, #8]
 800d50a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d50c:	9301      	str	r3, [sp, #4]
 800d50e:	ab1a      	add	r3, sp, #104	@ 0x68
 800d510:	9300      	str	r3, [sp, #0]
 800d512:	4a8f      	ldr	r2, [pc, #572]	@ (800d750 <_strtod_l+0x290>)
 800d514:	9805      	ldr	r0, [sp, #20]
 800d516:	ab1b      	add	r3, sp, #108	@ 0x6c
 800d518:	a919      	add	r1, sp, #100	@ 0x64
 800d51a:	f001 fcab 	bl	800ee74 <__gethex>
 800d51e:	f010 060f 	ands.w	r6, r0, #15
 800d522:	4604      	mov	r4, r0
 800d524:	d005      	beq.n	800d532 <_strtod_l+0x72>
 800d526:	2e06      	cmp	r6, #6
 800d528:	d128      	bne.n	800d57c <_strtod_l+0xbc>
 800d52a:	3501      	adds	r5, #1
 800d52c:	2300      	movs	r3, #0
 800d52e:	9519      	str	r5, [sp, #100]	@ 0x64
 800d530:	930e      	str	r3, [sp, #56]	@ 0x38
 800d532:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d534:	2b00      	cmp	r3, #0
 800d536:	f040 858e 	bne.w	800e056 <_strtod_l+0xb96>
 800d53a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800d53c:	b1cb      	cbz	r3, 800d572 <_strtod_l+0xb2>
 800d53e:	4652      	mov	r2, sl
 800d540:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800d544:	ec43 2b10 	vmov	d0, r2, r3
 800d548:	b01f      	add	sp, #124	@ 0x7c
 800d54a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d54e:	2920      	cmp	r1, #32
 800d550:	d1ce      	bne.n	800d4f0 <_strtod_l+0x30>
 800d552:	3201      	adds	r2, #1
 800d554:	e7c1      	b.n	800d4da <_strtod_l+0x1a>
 800d556:	292d      	cmp	r1, #45	@ 0x2d
 800d558:	d1ca      	bne.n	800d4f0 <_strtod_l+0x30>
 800d55a:	2101      	movs	r1, #1
 800d55c:	910e      	str	r1, [sp, #56]	@ 0x38
 800d55e:	1c51      	adds	r1, r2, #1
 800d560:	9119      	str	r1, [sp, #100]	@ 0x64
 800d562:	7852      	ldrb	r2, [r2, #1]
 800d564:	2a00      	cmp	r2, #0
 800d566:	d1c5      	bne.n	800d4f4 <_strtod_l+0x34>
 800d568:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800d56a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d56c:	2b00      	cmp	r3, #0
 800d56e:	f040 8570 	bne.w	800e052 <_strtod_l+0xb92>
 800d572:	4652      	mov	r2, sl
 800d574:	465b      	mov	r3, fp
 800d576:	e7e5      	b.n	800d544 <_strtod_l+0x84>
 800d578:	2100      	movs	r1, #0
 800d57a:	e7ef      	b.n	800d55c <_strtod_l+0x9c>
 800d57c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800d57e:	b13a      	cbz	r2, 800d590 <_strtod_l+0xd0>
 800d580:	2135      	movs	r1, #53	@ 0x35
 800d582:	a81c      	add	r0, sp, #112	@ 0x70
 800d584:	f7ff ff3a 	bl	800d3fc <__copybits>
 800d588:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d58a:	9805      	ldr	r0, [sp, #20]
 800d58c:	f7ff fb10 	bl	800cbb0 <_Bfree>
 800d590:	3e01      	subs	r6, #1
 800d592:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800d594:	2e04      	cmp	r6, #4
 800d596:	d806      	bhi.n	800d5a6 <_strtod_l+0xe6>
 800d598:	e8df f006 	tbb	[pc, r6]
 800d59c:	201d0314 	.word	0x201d0314
 800d5a0:	14          	.byte	0x14
 800d5a1:	00          	.byte	0x00
 800d5a2:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800d5a6:	05e1      	lsls	r1, r4, #23
 800d5a8:	bf48      	it	mi
 800d5aa:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800d5ae:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800d5b2:	0d1b      	lsrs	r3, r3, #20
 800d5b4:	051b      	lsls	r3, r3, #20
 800d5b6:	2b00      	cmp	r3, #0
 800d5b8:	d1bb      	bne.n	800d532 <_strtod_l+0x72>
 800d5ba:	f7fe fb1f 	bl	800bbfc <__errno>
 800d5be:	2322      	movs	r3, #34	@ 0x22
 800d5c0:	6003      	str	r3, [r0, #0]
 800d5c2:	e7b6      	b.n	800d532 <_strtod_l+0x72>
 800d5c4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800d5c8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800d5cc:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800d5d0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800d5d4:	e7e7      	b.n	800d5a6 <_strtod_l+0xe6>
 800d5d6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800d758 <_strtod_l+0x298>
 800d5da:	e7e4      	b.n	800d5a6 <_strtod_l+0xe6>
 800d5dc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800d5e0:	f04f 3aff 	mov.w	sl, #4294967295
 800d5e4:	e7df      	b.n	800d5a6 <_strtod_l+0xe6>
 800d5e6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d5e8:	1c5a      	adds	r2, r3, #1
 800d5ea:	9219      	str	r2, [sp, #100]	@ 0x64
 800d5ec:	785b      	ldrb	r3, [r3, #1]
 800d5ee:	2b30      	cmp	r3, #48	@ 0x30
 800d5f0:	d0f9      	beq.n	800d5e6 <_strtod_l+0x126>
 800d5f2:	2b00      	cmp	r3, #0
 800d5f4:	d09d      	beq.n	800d532 <_strtod_l+0x72>
 800d5f6:	2301      	movs	r3, #1
 800d5f8:	2700      	movs	r7, #0
 800d5fa:	9308      	str	r3, [sp, #32]
 800d5fc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d5fe:	930c      	str	r3, [sp, #48]	@ 0x30
 800d600:	970b      	str	r7, [sp, #44]	@ 0x2c
 800d602:	46b9      	mov	r9, r7
 800d604:	220a      	movs	r2, #10
 800d606:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800d608:	7805      	ldrb	r5, [r0, #0]
 800d60a:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800d60e:	b2d9      	uxtb	r1, r3
 800d610:	2909      	cmp	r1, #9
 800d612:	d928      	bls.n	800d666 <_strtod_l+0x1a6>
 800d614:	494f      	ldr	r1, [pc, #316]	@ (800d754 <_strtod_l+0x294>)
 800d616:	2201      	movs	r2, #1
 800d618:	f001 fb67 	bl	800ecea <strncmp>
 800d61c:	2800      	cmp	r0, #0
 800d61e:	d032      	beq.n	800d686 <_strtod_l+0x1c6>
 800d620:	2000      	movs	r0, #0
 800d622:	462a      	mov	r2, r5
 800d624:	900a      	str	r0, [sp, #40]	@ 0x28
 800d626:	464d      	mov	r5, r9
 800d628:	4603      	mov	r3, r0
 800d62a:	2a65      	cmp	r2, #101	@ 0x65
 800d62c:	d001      	beq.n	800d632 <_strtod_l+0x172>
 800d62e:	2a45      	cmp	r2, #69	@ 0x45
 800d630:	d114      	bne.n	800d65c <_strtod_l+0x19c>
 800d632:	b91d      	cbnz	r5, 800d63c <_strtod_l+0x17c>
 800d634:	9a08      	ldr	r2, [sp, #32]
 800d636:	4302      	orrs	r2, r0
 800d638:	d096      	beq.n	800d568 <_strtod_l+0xa8>
 800d63a:	2500      	movs	r5, #0
 800d63c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800d63e:	1c62      	adds	r2, r4, #1
 800d640:	9219      	str	r2, [sp, #100]	@ 0x64
 800d642:	7862      	ldrb	r2, [r4, #1]
 800d644:	2a2b      	cmp	r2, #43	@ 0x2b
 800d646:	d07a      	beq.n	800d73e <_strtod_l+0x27e>
 800d648:	2a2d      	cmp	r2, #45	@ 0x2d
 800d64a:	d07e      	beq.n	800d74a <_strtod_l+0x28a>
 800d64c:	f04f 0c00 	mov.w	ip, #0
 800d650:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800d654:	2909      	cmp	r1, #9
 800d656:	f240 8085 	bls.w	800d764 <_strtod_l+0x2a4>
 800d65a:	9419      	str	r4, [sp, #100]	@ 0x64
 800d65c:	f04f 0800 	mov.w	r8, #0
 800d660:	e0a5      	b.n	800d7ae <_strtod_l+0x2ee>
 800d662:	2300      	movs	r3, #0
 800d664:	e7c8      	b.n	800d5f8 <_strtod_l+0x138>
 800d666:	f1b9 0f08 	cmp.w	r9, #8
 800d66a:	bfd8      	it	le
 800d66c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800d66e:	f100 0001 	add.w	r0, r0, #1
 800d672:	bfda      	itte	le
 800d674:	fb02 3301 	mlale	r3, r2, r1, r3
 800d678:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800d67a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800d67e:	f109 0901 	add.w	r9, r9, #1
 800d682:	9019      	str	r0, [sp, #100]	@ 0x64
 800d684:	e7bf      	b.n	800d606 <_strtod_l+0x146>
 800d686:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d688:	1c5a      	adds	r2, r3, #1
 800d68a:	9219      	str	r2, [sp, #100]	@ 0x64
 800d68c:	785a      	ldrb	r2, [r3, #1]
 800d68e:	f1b9 0f00 	cmp.w	r9, #0
 800d692:	d03b      	beq.n	800d70c <_strtod_l+0x24c>
 800d694:	900a      	str	r0, [sp, #40]	@ 0x28
 800d696:	464d      	mov	r5, r9
 800d698:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800d69c:	2b09      	cmp	r3, #9
 800d69e:	d912      	bls.n	800d6c6 <_strtod_l+0x206>
 800d6a0:	2301      	movs	r3, #1
 800d6a2:	e7c2      	b.n	800d62a <_strtod_l+0x16a>
 800d6a4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6a6:	1c5a      	adds	r2, r3, #1
 800d6a8:	9219      	str	r2, [sp, #100]	@ 0x64
 800d6aa:	785a      	ldrb	r2, [r3, #1]
 800d6ac:	3001      	adds	r0, #1
 800d6ae:	2a30      	cmp	r2, #48	@ 0x30
 800d6b0:	d0f8      	beq.n	800d6a4 <_strtod_l+0x1e4>
 800d6b2:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800d6b6:	2b08      	cmp	r3, #8
 800d6b8:	f200 84d2 	bhi.w	800e060 <_strtod_l+0xba0>
 800d6bc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d6be:	900a      	str	r0, [sp, #40]	@ 0x28
 800d6c0:	2000      	movs	r0, #0
 800d6c2:	930c      	str	r3, [sp, #48]	@ 0x30
 800d6c4:	4605      	mov	r5, r0
 800d6c6:	3a30      	subs	r2, #48	@ 0x30
 800d6c8:	f100 0301 	add.w	r3, r0, #1
 800d6cc:	d018      	beq.n	800d700 <_strtod_l+0x240>
 800d6ce:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800d6d0:	4419      	add	r1, r3
 800d6d2:	910a      	str	r1, [sp, #40]	@ 0x28
 800d6d4:	462e      	mov	r6, r5
 800d6d6:	f04f 0e0a 	mov.w	lr, #10
 800d6da:	1c71      	adds	r1, r6, #1
 800d6dc:	eba1 0c05 	sub.w	ip, r1, r5
 800d6e0:	4563      	cmp	r3, ip
 800d6e2:	dc15      	bgt.n	800d710 <_strtod_l+0x250>
 800d6e4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800d6e8:	182b      	adds	r3, r5, r0
 800d6ea:	2b08      	cmp	r3, #8
 800d6ec:	f105 0501 	add.w	r5, r5, #1
 800d6f0:	4405      	add	r5, r0
 800d6f2:	dc1a      	bgt.n	800d72a <_strtod_l+0x26a>
 800d6f4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d6f6:	230a      	movs	r3, #10
 800d6f8:	fb03 2301 	mla	r3, r3, r1, r2
 800d6fc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800d6fe:	2300      	movs	r3, #0
 800d700:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d702:	1c51      	adds	r1, r2, #1
 800d704:	9119      	str	r1, [sp, #100]	@ 0x64
 800d706:	7852      	ldrb	r2, [r2, #1]
 800d708:	4618      	mov	r0, r3
 800d70a:	e7c5      	b.n	800d698 <_strtod_l+0x1d8>
 800d70c:	4648      	mov	r0, r9
 800d70e:	e7ce      	b.n	800d6ae <_strtod_l+0x1ee>
 800d710:	2e08      	cmp	r6, #8
 800d712:	dc05      	bgt.n	800d720 <_strtod_l+0x260>
 800d714:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800d716:	fb0e f606 	mul.w	r6, lr, r6
 800d71a:	960b      	str	r6, [sp, #44]	@ 0x2c
 800d71c:	460e      	mov	r6, r1
 800d71e:	e7dc      	b.n	800d6da <_strtod_l+0x21a>
 800d720:	2910      	cmp	r1, #16
 800d722:	bfd8      	it	le
 800d724:	fb0e f707 	mulle.w	r7, lr, r7
 800d728:	e7f8      	b.n	800d71c <_strtod_l+0x25c>
 800d72a:	2b0f      	cmp	r3, #15
 800d72c:	bfdc      	itt	le
 800d72e:	230a      	movle	r3, #10
 800d730:	fb03 2707 	mlale	r7, r3, r7, r2
 800d734:	e7e3      	b.n	800d6fe <_strtod_l+0x23e>
 800d736:	2300      	movs	r3, #0
 800d738:	930a      	str	r3, [sp, #40]	@ 0x28
 800d73a:	2301      	movs	r3, #1
 800d73c:	e77a      	b.n	800d634 <_strtod_l+0x174>
 800d73e:	f04f 0c00 	mov.w	ip, #0
 800d742:	1ca2      	adds	r2, r4, #2
 800d744:	9219      	str	r2, [sp, #100]	@ 0x64
 800d746:	78a2      	ldrb	r2, [r4, #2]
 800d748:	e782      	b.n	800d650 <_strtod_l+0x190>
 800d74a:	f04f 0c01 	mov.w	ip, #1
 800d74e:	e7f8      	b.n	800d742 <_strtod_l+0x282>
 800d750:	08010454 	.word	0x08010454
 800d754:	0801026d 	.word	0x0801026d
 800d758:	7ff00000 	.word	0x7ff00000
 800d75c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d75e:	1c51      	adds	r1, r2, #1
 800d760:	9119      	str	r1, [sp, #100]	@ 0x64
 800d762:	7852      	ldrb	r2, [r2, #1]
 800d764:	2a30      	cmp	r2, #48	@ 0x30
 800d766:	d0f9      	beq.n	800d75c <_strtod_l+0x29c>
 800d768:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800d76c:	2908      	cmp	r1, #8
 800d76e:	f63f af75 	bhi.w	800d65c <_strtod_l+0x19c>
 800d772:	3a30      	subs	r2, #48	@ 0x30
 800d774:	9209      	str	r2, [sp, #36]	@ 0x24
 800d776:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d778:	920f      	str	r2, [sp, #60]	@ 0x3c
 800d77a:	f04f 080a 	mov.w	r8, #10
 800d77e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800d780:	1c56      	adds	r6, r2, #1
 800d782:	9619      	str	r6, [sp, #100]	@ 0x64
 800d784:	7852      	ldrb	r2, [r2, #1]
 800d786:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800d78a:	f1be 0f09 	cmp.w	lr, #9
 800d78e:	d939      	bls.n	800d804 <_strtod_l+0x344>
 800d790:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800d792:	1a76      	subs	r6, r6, r1
 800d794:	2e08      	cmp	r6, #8
 800d796:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800d79a:	dc03      	bgt.n	800d7a4 <_strtod_l+0x2e4>
 800d79c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d79e:	4588      	cmp	r8, r1
 800d7a0:	bfa8      	it	ge
 800d7a2:	4688      	movge	r8, r1
 800d7a4:	f1bc 0f00 	cmp.w	ip, #0
 800d7a8:	d001      	beq.n	800d7ae <_strtod_l+0x2ee>
 800d7aa:	f1c8 0800 	rsb	r8, r8, #0
 800d7ae:	2d00      	cmp	r5, #0
 800d7b0:	d14e      	bne.n	800d850 <_strtod_l+0x390>
 800d7b2:	9908      	ldr	r1, [sp, #32]
 800d7b4:	4308      	orrs	r0, r1
 800d7b6:	f47f aebc 	bne.w	800d532 <_strtod_l+0x72>
 800d7ba:	2b00      	cmp	r3, #0
 800d7bc:	f47f aed4 	bne.w	800d568 <_strtod_l+0xa8>
 800d7c0:	2a69      	cmp	r2, #105	@ 0x69
 800d7c2:	d028      	beq.n	800d816 <_strtod_l+0x356>
 800d7c4:	dc25      	bgt.n	800d812 <_strtod_l+0x352>
 800d7c6:	2a49      	cmp	r2, #73	@ 0x49
 800d7c8:	d025      	beq.n	800d816 <_strtod_l+0x356>
 800d7ca:	2a4e      	cmp	r2, #78	@ 0x4e
 800d7cc:	f47f aecc 	bne.w	800d568 <_strtod_l+0xa8>
 800d7d0:	499a      	ldr	r1, [pc, #616]	@ (800da3c <_strtod_l+0x57c>)
 800d7d2:	a819      	add	r0, sp, #100	@ 0x64
 800d7d4:	f001 fd70 	bl	800f2b8 <__match>
 800d7d8:	2800      	cmp	r0, #0
 800d7da:	f43f aec5 	beq.w	800d568 <_strtod_l+0xa8>
 800d7de:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d7e0:	781b      	ldrb	r3, [r3, #0]
 800d7e2:	2b28      	cmp	r3, #40	@ 0x28
 800d7e4:	d12e      	bne.n	800d844 <_strtod_l+0x384>
 800d7e6:	4996      	ldr	r1, [pc, #600]	@ (800da40 <_strtod_l+0x580>)
 800d7e8:	aa1c      	add	r2, sp, #112	@ 0x70
 800d7ea:	a819      	add	r0, sp, #100	@ 0x64
 800d7ec:	f001 fd78 	bl	800f2e0 <__hexnan>
 800d7f0:	2805      	cmp	r0, #5
 800d7f2:	d127      	bne.n	800d844 <_strtod_l+0x384>
 800d7f4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800d7f6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800d7fa:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800d7fe:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800d802:	e696      	b.n	800d532 <_strtod_l+0x72>
 800d804:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800d806:	fb08 2101 	mla	r1, r8, r1, r2
 800d80a:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800d80e:	9209      	str	r2, [sp, #36]	@ 0x24
 800d810:	e7b5      	b.n	800d77e <_strtod_l+0x2be>
 800d812:	2a6e      	cmp	r2, #110	@ 0x6e
 800d814:	e7da      	b.n	800d7cc <_strtod_l+0x30c>
 800d816:	498b      	ldr	r1, [pc, #556]	@ (800da44 <_strtod_l+0x584>)
 800d818:	a819      	add	r0, sp, #100	@ 0x64
 800d81a:	f001 fd4d 	bl	800f2b8 <__match>
 800d81e:	2800      	cmp	r0, #0
 800d820:	f43f aea2 	beq.w	800d568 <_strtod_l+0xa8>
 800d824:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d826:	4988      	ldr	r1, [pc, #544]	@ (800da48 <_strtod_l+0x588>)
 800d828:	3b01      	subs	r3, #1
 800d82a:	a819      	add	r0, sp, #100	@ 0x64
 800d82c:	9319      	str	r3, [sp, #100]	@ 0x64
 800d82e:	f001 fd43 	bl	800f2b8 <__match>
 800d832:	b910      	cbnz	r0, 800d83a <_strtod_l+0x37a>
 800d834:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800d836:	3301      	adds	r3, #1
 800d838:	9319      	str	r3, [sp, #100]	@ 0x64
 800d83a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800da58 <_strtod_l+0x598>
 800d83e:	f04f 0a00 	mov.w	sl, #0
 800d842:	e676      	b.n	800d532 <_strtod_l+0x72>
 800d844:	4881      	ldr	r0, [pc, #516]	@ (800da4c <_strtod_l+0x58c>)
 800d846:	f001 fa73 	bl	800ed30 <nan>
 800d84a:	ec5b ab10 	vmov	sl, fp, d0
 800d84e:	e670      	b.n	800d532 <_strtod_l+0x72>
 800d850:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d852:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800d854:	eba8 0303 	sub.w	r3, r8, r3
 800d858:	f1b9 0f00 	cmp.w	r9, #0
 800d85c:	bf08      	it	eq
 800d85e:	46a9      	moveq	r9, r5
 800d860:	2d10      	cmp	r5, #16
 800d862:	9309      	str	r3, [sp, #36]	@ 0x24
 800d864:	462c      	mov	r4, r5
 800d866:	bfa8      	it	ge
 800d868:	2410      	movge	r4, #16
 800d86a:	f7f2 fe4b 	bl	8000504 <__aeabi_ui2d>
 800d86e:	2d09      	cmp	r5, #9
 800d870:	4682      	mov	sl, r0
 800d872:	468b      	mov	fp, r1
 800d874:	dc13      	bgt.n	800d89e <_strtod_l+0x3de>
 800d876:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d878:	2b00      	cmp	r3, #0
 800d87a:	f43f ae5a 	beq.w	800d532 <_strtod_l+0x72>
 800d87e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d880:	dd78      	ble.n	800d974 <_strtod_l+0x4b4>
 800d882:	2b16      	cmp	r3, #22
 800d884:	dc5f      	bgt.n	800d946 <_strtod_l+0x486>
 800d886:	4972      	ldr	r1, [pc, #456]	@ (800da50 <_strtod_l+0x590>)
 800d888:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d88c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d890:	4652      	mov	r2, sl
 800d892:	465b      	mov	r3, fp
 800d894:	f7f2 feb0 	bl	80005f8 <__aeabi_dmul>
 800d898:	4682      	mov	sl, r0
 800d89a:	468b      	mov	fp, r1
 800d89c:	e649      	b.n	800d532 <_strtod_l+0x72>
 800d89e:	4b6c      	ldr	r3, [pc, #432]	@ (800da50 <_strtod_l+0x590>)
 800d8a0:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800d8a4:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800d8a8:	f7f2 fea6 	bl	80005f8 <__aeabi_dmul>
 800d8ac:	4682      	mov	sl, r0
 800d8ae:	4638      	mov	r0, r7
 800d8b0:	468b      	mov	fp, r1
 800d8b2:	f7f2 fe27 	bl	8000504 <__aeabi_ui2d>
 800d8b6:	4602      	mov	r2, r0
 800d8b8:	460b      	mov	r3, r1
 800d8ba:	4650      	mov	r0, sl
 800d8bc:	4659      	mov	r1, fp
 800d8be:	f7f2 fce5 	bl	800028c <__adddf3>
 800d8c2:	2d0f      	cmp	r5, #15
 800d8c4:	4682      	mov	sl, r0
 800d8c6:	468b      	mov	fp, r1
 800d8c8:	ddd5      	ble.n	800d876 <_strtod_l+0x3b6>
 800d8ca:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d8cc:	1b2c      	subs	r4, r5, r4
 800d8ce:	441c      	add	r4, r3
 800d8d0:	2c00      	cmp	r4, #0
 800d8d2:	f340 8093 	ble.w	800d9fc <_strtod_l+0x53c>
 800d8d6:	f014 030f 	ands.w	r3, r4, #15
 800d8da:	d00a      	beq.n	800d8f2 <_strtod_l+0x432>
 800d8dc:	495c      	ldr	r1, [pc, #368]	@ (800da50 <_strtod_l+0x590>)
 800d8de:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800d8e2:	4652      	mov	r2, sl
 800d8e4:	465b      	mov	r3, fp
 800d8e6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d8ea:	f7f2 fe85 	bl	80005f8 <__aeabi_dmul>
 800d8ee:	4682      	mov	sl, r0
 800d8f0:	468b      	mov	fp, r1
 800d8f2:	f034 040f 	bics.w	r4, r4, #15
 800d8f6:	d073      	beq.n	800d9e0 <_strtod_l+0x520>
 800d8f8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800d8fc:	dd49      	ble.n	800d992 <_strtod_l+0x4d2>
 800d8fe:	2400      	movs	r4, #0
 800d900:	46a0      	mov	r8, r4
 800d902:	940b      	str	r4, [sp, #44]	@ 0x2c
 800d904:	46a1      	mov	r9, r4
 800d906:	9a05      	ldr	r2, [sp, #20]
 800d908:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800da58 <_strtod_l+0x598>
 800d90c:	2322      	movs	r3, #34	@ 0x22
 800d90e:	6013      	str	r3, [r2, #0]
 800d910:	f04f 0a00 	mov.w	sl, #0
 800d914:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800d916:	2b00      	cmp	r3, #0
 800d918:	f43f ae0b 	beq.w	800d532 <_strtod_l+0x72>
 800d91c:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800d91e:	9805      	ldr	r0, [sp, #20]
 800d920:	f7ff f946 	bl	800cbb0 <_Bfree>
 800d924:	9805      	ldr	r0, [sp, #20]
 800d926:	4649      	mov	r1, r9
 800d928:	f7ff f942 	bl	800cbb0 <_Bfree>
 800d92c:	9805      	ldr	r0, [sp, #20]
 800d92e:	4641      	mov	r1, r8
 800d930:	f7ff f93e 	bl	800cbb0 <_Bfree>
 800d934:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800d936:	9805      	ldr	r0, [sp, #20]
 800d938:	f7ff f93a 	bl	800cbb0 <_Bfree>
 800d93c:	9805      	ldr	r0, [sp, #20]
 800d93e:	4621      	mov	r1, r4
 800d940:	f7ff f936 	bl	800cbb0 <_Bfree>
 800d944:	e5f5      	b.n	800d532 <_strtod_l+0x72>
 800d946:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d948:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800d94c:	4293      	cmp	r3, r2
 800d94e:	dbbc      	blt.n	800d8ca <_strtod_l+0x40a>
 800d950:	4c3f      	ldr	r4, [pc, #252]	@ (800da50 <_strtod_l+0x590>)
 800d952:	f1c5 050f 	rsb	r5, r5, #15
 800d956:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800d95a:	4652      	mov	r2, sl
 800d95c:	465b      	mov	r3, fp
 800d95e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d962:	f7f2 fe49 	bl	80005f8 <__aeabi_dmul>
 800d966:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d968:	1b5d      	subs	r5, r3, r5
 800d96a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800d96e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800d972:	e78f      	b.n	800d894 <_strtod_l+0x3d4>
 800d974:	3316      	adds	r3, #22
 800d976:	dba8      	blt.n	800d8ca <_strtod_l+0x40a>
 800d978:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800d97a:	eba3 0808 	sub.w	r8, r3, r8
 800d97e:	4b34      	ldr	r3, [pc, #208]	@ (800da50 <_strtod_l+0x590>)
 800d980:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800d984:	e9d8 2300 	ldrd	r2, r3, [r8]
 800d988:	4650      	mov	r0, sl
 800d98a:	4659      	mov	r1, fp
 800d98c:	f7f2 ff5e 	bl	800084c <__aeabi_ddiv>
 800d990:	e782      	b.n	800d898 <_strtod_l+0x3d8>
 800d992:	2300      	movs	r3, #0
 800d994:	4f2f      	ldr	r7, [pc, #188]	@ (800da54 <_strtod_l+0x594>)
 800d996:	1124      	asrs	r4, r4, #4
 800d998:	4650      	mov	r0, sl
 800d99a:	4659      	mov	r1, fp
 800d99c:	461e      	mov	r6, r3
 800d99e:	2c01      	cmp	r4, #1
 800d9a0:	dc21      	bgt.n	800d9e6 <_strtod_l+0x526>
 800d9a2:	b10b      	cbz	r3, 800d9a8 <_strtod_l+0x4e8>
 800d9a4:	4682      	mov	sl, r0
 800d9a6:	468b      	mov	fp, r1
 800d9a8:	492a      	ldr	r1, [pc, #168]	@ (800da54 <_strtod_l+0x594>)
 800d9aa:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800d9ae:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800d9b2:	4652      	mov	r2, sl
 800d9b4:	465b      	mov	r3, fp
 800d9b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800d9ba:	f7f2 fe1d 	bl	80005f8 <__aeabi_dmul>
 800d9be:	4b26      	ldr	r3, [pc, #152]	@ (800da58 <_strtod_l+0x598>)
 800d9c0:	460a      	mov	r2, r1
 800d9c2:	400b      	ands	r3, r1
 800d9c4:	4925      	ldr	r1, [pc, #148]	@ (800da5c <_strtod_l+0x59c>)
 800d9c6:	428b      	cmp	r3, r1
 800d9c8:	4682      	mov	sl, r0
 800d9ca:	d898      	bhi.n	800d8fe <_strtod_l+0x43e>
 800d9cc:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800d9d0:	428b      	cmp	r3, r1
 800d9d2:	bf86      	itte	hi
 800d9d4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800da60 <_strtod_l+0x5a0>
 800d9d8:	f04f 3aff 	movhi.w	sl, #4294967295
 800d9dc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800d9e0:	2300      	movs	r3, #0
 800d9e2:	9308      	str	r3, [sp, #32]
 800d9e4:	e076      	b.n	800dad4 <_strtod_l+0x614>
 800d9e6:	07e2      	lsls	r2, r4, #31
 800d9e8:	d504      	bpl.n	800d9f4 <_strtod_l+0x534>
 800d9ea:	e9d7 2300 	ldrd	r2, r3, [r7]
 800d9ee:	f7f2 fe03 	bl	80005f8 <__aeabi_dmul>
 800d9f2:	2301      	movs	r3, #1
 800d9f4:	3601      	adds	r6, #1
 800d9f6:	1064      	asrs	r4, r4, #1
 800d9f8:	3708      	adds	r7, #8
 800d9fa:	e7d0      	b.n	800d99e <_strtod_l+0x4de>
 800d9fc:	d0f0      	beq.n	800d9e0 <_strtod_l+0x520>
 800d9fe:	4264      	negs	r4, r4
 800da00:	f014 020f 	ands.w	r2, r4, #15
 800da04:	d00a      	beq.n	800da1c <_strtod_l+0x55c>
 800da06:	4b12      	ldr	r3, [pc, #72]	@ (800da50 <_strtod_l+0x590>)
 800da08:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800da0c:	4650      	mov	r0, sl
 800da0e:	4659      	mov	r1, fp
 800da10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800da14:	f7f2 ff1a 	bl	800084c <__aeabi_ddiv>
 800da18:	4682      	mov	sl, r0
 800da1a:	468b      	mov	fp, r1
 800da1c:	1124      	asrs	r4, r4, #4
 800da1e:	d0df      	beq.n	800d9e0 <_strtod_l+0x520>
 800da20:	2c1f      	cmp	r4, #31
 800da22:	dd1f      	ble.n	800da64 <_strtod_l+0x5a4>
 800da24:	2400      	movs	r4, #0
 800da26:	46a0      	mov	r8, r4
 800da28:	940b      	str	r4, [sp, #44]	@ 0x2c
 800da2a:	46a1      	mov	r9, r4
 800da2c:	9a05      	ldr	r2, [sp, #20]
 800da2e:	2322      	movs	r3, #34	@ 0x22
 800da30:	f04f 0a00 	mov.w	sl, #0
 800da34:	f04f 0b00 	mov.w	fp, #0
 800da38:	6013      	str	r3, [r2, #0]
 800da3a:	e76b      	b.n	800d914 <_strtod_l+0x454>
 800da3c:	0801015d 	.word	0x0801015d
 800da40:	08010440 	.word	0x08010440
 800da44:	08010155 	.word	0x08010155
 800da48:	0801018a 	.word	0x0801018a
 800da4c:	080102de 	.word	0x080102de
 800da50:	08010378 	.word	0x08010378
 800da54:	08010350 	.word	0x08010350
 800da58:	7ff00000 	.word	0x7ff00000
 800da5c:	7ca00000 	.word	0x7ca00000
 800da60:	7fefffff 	.word	0x7fefffff
 800da64:	f014 0310 	ands.w	r3, r4, #16
 800da68:	bf18      	it	ne
 800da6a:	236a      	movne	r3, #106	@ 0x6a
 800da6c:	4ea9      	ldr	r6, [pc, #676]	@ (800dd14 <_strtod_l+0x854>)
 800da6e:	9308      	str	r3, [sp, #32]
 800da70:	4650      	mov	r0, sl
 800da72:	4659      	mov	r1, fp
 800da74:	2300      	movs	r3, #0
 800da76:	07e7      	lsls	r7, r4, #31
 800da78:	d504      	bpl.n	800da84 <_strtod_l+0x5c4>
 800da7a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800da7e:	f7f2 fdbb 	bl	80005f8 <__aeabi_dmul>
 800da82:	2301      	movs	r3, #1
 800da84:	1064      	asrs	r4, r4, #1
 800da86:	f106 0608 	add.w	r6, r6, #8
 800da8a:	d1f4      	bne.n	800da76 <_strtod_l+0x5b6>
 800da8c:	b10b      	cbz	r3, 800da92 <_strtod_l+0x5d2>
 800da8e:	4682      	mov	sl, r0
 800da90:	468b      	mov	fp, r1
 800da92:	9b08      	ldr	r3, [sp, #32]
 800da94:	b1b3      	cbz	r3, 800dac4 <_strtod_l+0x604>
 800da96:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800da9a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800da9e:	2b00      	cmp	r3, #0
 800daa0:	4659      	mov	r1, fp
 800daa2:	dd0f      	ble.n	800dac4 <_strtod_l+0x604>
 800daa4:	2b1f      	cmp	r3, #31
 800daa6:	dd56      	ble.n	800db56 <_strtod_l+0x696>
 800daa8:	2b34      	cmp	r3, #52	@ 0x34
 800daaa:	bfde      	ittt	le
 800daac:	f04f 33ff 	movle.w	r3, #4294967295
 800dab0:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800dab4:	4093      	lslle	r3, r2
 800dab6:	f04f 0a00 	mov.w	sl, #0
 800daba:	bfcc      	ite	gt
 800dabc:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800dac0:	ea03 0b01 	andle.w	fp, r3, r1
 800dac4:	2200      	movs	r2, #0
 800dac6:	2300      	movs	r3, #0
 800dac8:	4650      	mov	r0, sl
 800daca:	4659      	mov	r1, fp
 800dacc:	f7f2 fffc 	bl	8000ac8 <__aeabi_dcmpeq>
 800dad0:	2800      	cmp	r0, #0
 800dad2:	d1a7      	bne.n	800da24 <_strtod_l+0x564>
 800dad4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800dad6:	9300      	str	r3, [sp, #0]
 800dad8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800dada:	9805      	ldr	r0, [sp, #20]
 800dadc:	462b      	mov	r3, r5
 800dade:	464a      	mov	r2, r9
 800dae0:	f7ff f8ce 	bl	800cc80 <__s2b>
 800dae4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800dae6:	2800      	cmp	r0, #0
 800dae8:	f43f af09 	beq.w	800d8fe <_strtod_l+0x43e>
 800daec:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800daee:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800daf0:	2a00      	cmp	r2, #0
 800daf2:	eba3 0308 	sub.w	r3, r3, r8
 800daf6:	bfa8      	it	ge
 800daf8:	2300      	movge	r3, #0
 800dafa:	9312      	str	r3, [sp, #72]	@ 0x48
 800dafc:	2400      	movs	r4, #0
 800dafe:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800db02:	9316      	str	r3, [sp, #88]	@ 0x58
 800db04:	46a0      	mov	r8, r4
 800db06:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db08:	9805      	ldr	r0, [sp, #20]
 800db0a:	6859      	ldr	r1, [r3, #4]
 800db0c:	f7ff f810 	bl	800cb30 <_Balloc>
 800db10:	4681      	mov	r9, r0
 800db12:	2800      	cmp	r0, #0
 800db14:	f43f aef7 	beq.w	800d906 <_strtod_l+0x446>
 800db18:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800db1a:	691a      	ldr	r2, [r3, #16]
 800db1c:	3202      	adds	r2, #2
 800db1e:	f103 010c 	add.w	r1, r3, #12
 800db22:	0092      	lsls	r2, r2, #2
 800db24:	300c      	adds	r0, #12
 800db26:	f7fe f896 	bl	800bc56 <memcpy>
 800db2a:	ec4b ab10 	vmov	d0, sl, fp
 800db2e:	9805      	ldr	r0, [sp, #20]
 800db30:	aa1c      	add	r2, sp, #112	@ 0x70
 800db32:	a91b      	add	r1, sp, #108	@ 0x6c
 800db34:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800db38:	f7ff fbd6 	bl	800d2e8 <__d2b>
 800db3c:	901a      	str	r0, [sp, #104]	@ 0x68
 800db3e:	2800      	cmp	r0, #0
 800db40:	f43f aee1 	beq.w	800d906 <_strtod_l+0x446>
 800db44:	9805      	ldr	r0, [sp, #20]
 800db46:	2101      	movs	r1, #1
 800db48:	f7ff f930 	bl	800cdac <__i2b>
 800db4c:	4680      	mov	r8, r0
 800db4e:	b948      	cbnz	r0, 800db64 <_strtod_l+0x6a4>
 800db50:	f04f 0800 	mov.w	r8, #0
 800db54:	e6d7      	b.n	800d906 <_strtod_l+0x446>
 800db56:	f04f 32ff 	mov.w	r2, #4294967295
 800db5a:	fa02 f303 	lsl.w	r3, r2, r3
 800db5e:	ea03 0a0a 	and.w	sl, r3, sl
 800db62:	e7af      	b.n	800dac4 <_strtod_l+0x604>
 800db64:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800db66:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800db68:	2d00      	cmp	r5, #0
 800db6a:	bfab      	itete	ge
 800db6c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800db6e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800db70:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800db72:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800db74:	bfac      	ite	ge
 800db76:	18ef      	addge	r7, r5, r3
 800db78:	1b5e      	sublt	r6, r3, r5
 800db7a:	9b08      	ldr	r3, [sp, #32]
 800db7c:	1aed      	subs	r5, r5, r3
 800db7e:	4415      	add	r5, r2
 800db80:	4b65      	ldr	r3, [pc, #404]	@ (800dd18 <_strtod_l+0x858>)
 800db82:	3d01      	subs	r5, #1
 800db84:	429d      	cmp	r5, r3
 800db86:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800db8a:	da50      	bge.n	800dc2e <_strtod_l+0x76e>
 800db8c:	1b5b      	subs	r3, r3, r5
 800db8e:	2b1f      	cmp	r3, #31
 800db90:	eba2 0203 	sub.w	r2, r2, r3
 800db94:	f04f 0101 	mov.w	r1, #1
 800db98:	dc3d      	bgt.n	800dc16 <_strtod_l+0x756>
 800db9a:	fa01 f303 	lsl.w	r3, r1, r3
 800db9e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dba0:	2300      	movs	r3, #0
 800dba2:	9310      	str	r3, [sp, #64]	@ 0x40
 800dba4:	18bd      	adds	r5, r7, r2
 800dba6:	9b08      	ldr	r3, [sp, #32]
 800dba8:	42af      	cmp	r7, r5
 800dbaa:	4416      	add	r6, r2
 800dbac:	441e      	add	r6, r3
 800dbae:	463b      	mov	r3, r7
 800dbb0:	bfa8      	it	ge
 800dbb2:	462b      	movge	r3, r5
 800dbb4:	42b3      	cmp	r3, r6
 800dbb6:	bfa8      	it	ge
 800dbb8:	4633      	movge	r3, r6
 800dbba:	2b00      	cmp	r3, #0
 800dbbc:	bfc2      	ittt	gt
 800dbbe:	1aed      	subgt	r5, r5, r3
 800dbc0:	1af6      	subgt	r6, r6, r3
 800dbc2:	1aff      	subgt	r7, r7, r3
 800dbc4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800dbc6:	2b00      	cmp	r3, #0
 800dbc8:	dd16      	ble.n	800dbf8 <_strtod_l+0x738>
 800dbca:	4641      	mov	r1, r8
 800dbcc:	9805      	ldr	r0, [sp, #20]
 800dbce:	461a      	mov	r2, r3
 800dbd0:	f7ff f9a4 	bl	800cf1c <__pow5mult>
 800dbd4:	4680      	mov	r8, r0
 800dbd6:	2800      	cmp	r0, #0
 800dbd8:	d0ba      	beq.n	800db50 <_strtod_l+0x690>
 800dbda:	4601      	mov	r1, r0
 800dbdc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800dbde:	9805      	ldr	r0, [sp, #20]
 800dbe0:	f7ff f8fa 	bl	800cdd8 <__multiply>
 800dbe4:	900a      	str	r0, [sp, #40]	@ 0x28
 800dbe6:	2800      	cmp	r0, #0
 800dbe8:	f43f ae8d 	beq.w	800d906 <_strtod_l+0x446>
 800dbec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dbee:	9805      	ldr	r0, [sp, #20]
 800dbf0:	f7fe ffde 	bl	800cbb0 <_Bfree>
 800dbf4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800dbf6:	931a      	str	r3, [sp, #104]	@ 0x68
 800dbf8:	2d00      	cmp	r5, #0
 800dbfa:	dc1d      	bgt.n	800dc38 <_strtod_l+0x778>
 800dbfc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800dbfe:	2b00      	cmp	r3, #0
 800dc00:	dd23      	ble.n	800dc4a <_strtod_l+0x78a>
 800dc02:	4649      	mov	r1, r9
 800dc04:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800dc06:	9805      	ldr	r0, [sp, #20]
 800dc08:	f7ff f988 	bl	800cf1c <__pow5mult>
 800dc0c:	4681      	mov	r9, r0
 800dc0e:	b9e0      	cbnz	r0, 800dc4a <_strtod_l+0x78a>
 800dc10:	f04f 0900 	mov.w	r9, #0
 800dc14:	e677      	b.n	800d906 <_strtod_l+0x446>
 800dc16:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800dc1a:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800dc1e:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800dc22:	35e2      	adds	r5, #226	@ 0xe2
 800dc24:	fa01 f305 	lsl.w	r3, r1, r5
 800dc28:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc2a:	9113      	str	r1, [sp, #76]	@ 0x4c
 800dc2c:	e7ba      	b.n	800dba4 <_strtod_l+0x6e4>
 800dc2e:	2300      	movs	r3, #0
 800dc30:	9310      	str	r3, [sp, #64]	@ 0x40
 800dc32:	2301      	movs	r3, #1
 800dc34:	9313      	str	r3, [sp, #76]	@ 0x4c
 800dc36:	e7b5      	b.n	800dba4 <_strtod_l+0x6e4>
 800dc38:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc3a:	9805      	ldr	r0, [sp, #20]
 800dc3c:	462a      	mov	r2, r5
 800dc3e:	f7ff f9c7 	bl	800cfd0 <__lshift>
 800dc42:	901a      	str	r0, [sp, #104]	@ 0x68
 800dc44:	2800      	cmp	r0, #0
 800dc46:	d1d9      	bne.n	800dbfc <_strtod_l+0x73c>
 800dc48:	e65d      	b.n	800d906 <_strtod_l+0x446>
 800dc4a:	2e00      	cmp	r6, #0
 800dc4c:	dd07      	ble.n	800dc5e <_strtod_l+0x79e>
 800dc4e:	4649      	mov	r1, r9
 800dc50:	9805      	ldr	r0, [sp, #20]
 800dc52:	4632      	mov	r2, r6
 800dc54:	f7ff f9bc 	bl	800cfd0 <__lshift>
 800dc58:	4681      	mov	r9, r0
 800dc5a:	2800      	cmp	r0, #0
 800dc5c:	d0d8      	beq.n	800dc10 <_strtod_l+0x750>
 800dc5e:	2f00      	cmp	r7, #0
 800dc60:	dd08      	ble.n	800dc74 <_strtod_l+0x7b4>
 800dc62:	4641      	mov	r1, r8
 800dc64:	9805      	ldr	r0, [sp, #20]
 800dc66:	463a      	mov	r2, r7
 800dc68:	f7ff f9b2 	bl	800cfd0 <__lshift>
 800dc6c:	4680      	mov	r8, r0
 800dc6e:	2800      	cmp	r0, #0
 800dc70:	f43f ae49 	beq.w	800d906 <_strtod_l+0x446>
 800dc74:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800dc76:	9805      	ldr	r0, [sp, #20]
 800dc78:	464a      	mov	r2, r9
 800dc7a:	f7ff fa31 	bl	800d0e0 <__mdiff>
 800dc7e:	4604      	mov	r4, r0
 800dc80:	2800      	cmp	r0, #0
 800dc82:	f43f ae40 	beq.w	800d906 <_strtod_l+0x446>
 800dc86:	68c3      	ldr	r3, [r0, #12]
 800dc88:	930f      	str	r3, [sp, #60]	@ 0x3c
 800dc8a:	2300      	movs	r3, #0
 800dc8c:	60c3      	str	r3, [r0, #12]
 800dc8e:	4641      	mov	r1, r8
 800dc90:	f7ff fa0a 	bl	800d0a8 <__mcmp>
 800dc94:	2800      	cmp	r0, #0
 800dc96:	da45      	bge.n	800dd24 <_strtod_l+0x864>
 800dc98:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dc9a:	ea53 030a 	orrs.w	r3, r3, sl
 800dc9e:	d16b      	bne.n	800dd78 <_strtod_l+0x8b8>
 800dca0:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dca4:	2b00      	cmp	r3, #0
 800dca6:	d167      	bne.n	800dd78 <_strtod_l+0x8b8>
 800dca8:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dcac:	0d1b      	lsrs	r3, r3, #20
 800dcae:	051b      	lsls	r3, r3, #20
 800dcb0:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dcb4:	d960      	bls.n	800dd78 <_strtod_l+0x8b8>
 800dcb6:	6963      	ldr	r3, [r4, #20]
 800dcb8:	b913      	cbnz	r3, 800dcc0 <_strtod_l+0x800>
 800dcba:	6923      	ldr	r3, [r4, #16]
 800dcbc:	2b01      	cmp	r3, #1
 800dcbe:	dd5b      	ble.n	800dd78 <_strtod_l+0x8b8>
 800dcc0:	4621      	mov	r1, r4
 800dcc2:	2201      	movs	r2, #1
 800dcc4:	9805      	ldr	r0, [sp, #20]
 800dcc6:	f7ff f983 	bl	800cfd0 <__lshift>
 800dcca:	4641      	mov	r1, r8
 800dccc:	4604      	mov	r4, r0
 800dcce:	f7ff f9eb 	bl	800d0a8 <__mcmp>
 800dcd2:	2800      	cmp	r0, #0
 800dcd4:	dd50      	ble.n	800dd78 <_strtod_l+0x8b8>
 800dcd6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800dcda:	9a08      	ldr	r2, [sp, #32]
 800dcdc:	0d1b      	lsrs	r3, r3, #20
 800dcde:	051b      	lsls	r3, r3, #20
 800dce0:	2a00      	cmp	r2, #0
 800dce2:	d06a      	beq.n	800ddba <_strtod_l+0x8fa>
 800dce4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800dce8:	d867      	bhi.n	800ddba <_strtod_l+0x8fa>
 800dcea:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800dcee:	f67f ae9d 	bls.w	800da2c <_strtod_l+0x56c>
 800dcf2:	4b0a      	ldr	r3, [pc, #40]	@ (800dd1c <_strtod_l+0x85c>)
 800dcf4:	4650      	mov	r0, sl
 800dcf6:	4659      	mov	r1, fp
 800dcf8:	2200      	movs	r2, #0
 800dcfa:	f7f2 fc7d 	bl	80005f8 <__aeabi_dmul>
 800dcfe:	4b08      	ldr	r3, [pc, #32]	@ (800dd20 <_strtod_l+0x860>)
 800dd00:	400b      	ands	r3, r1
 800dd02:	4682      	mov	sl, r0
 800dd04:	468b      	mov	fp, r1
 800dd06:	2b00      	cmp	r3, #0
 800dd08:	f47f ae08 	bne.w	800d91c <_strtod_l+0x45c>
 800dd0c:	9a05      	ldr	r2, [sp, #20]
 800dd0e:	2322      	movs	r3, #34	@ 0x22
 800dd10:	6013      	str	r3, [r2, #0]
 800dd12:	e603      	b.n	800d91c <_strtod_l+0x45c>
 800dd14:	08010468 	.word	0x08010468
 800dd18:	fffffc02 	.word	0xfffffc02
 800dd1c:	39500000 	.word	0x39500000
 800dd20:	7ff00000 	.word	0x7ff00000
 800dd24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800dd28:	d165      	bne.n	800ddf6 <_strtod_l+0x936>
 800dd2a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800dd2c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800dd30:	b35a      	cbz	r2, 800dd8a <_strtod_l+0x8ca>
 800dd32:	4a9f      	ldr	r2, [pc, #636]	@ (800dfb0 <_strtod_l+0xaf0>)
 800dd34:	4293      	cmp	r3, r2
 800dd36:	d12b      	bne.n	800dd90 <_strtod_l+0x8d0>
 800dd38:	9b08      	ldr	r3, [sp, #32]
 800dd3a:	4651      	mov	r1, sl
 800dd3c:	b303      	cbz	r3, 800dd80 <_strtod_l+0x8c0>
 800dd3e:	4b9d      	ldr	r3, [pc, #628]	@ (800dfb4 <_strtod_l+0xaf4>)
 800dd40:	465a      	mov	r2, fp
 800dd42:	4013      	ands	r3, r2
 800dd44:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800dd48:	f04f 32ff 	mov.w	r2, #4294967295
 800dd4c:	d81b      	bhi.n	800dd86 <_strtod_l+0x8c6>
 800dd4e:	0d1b      	lsrs	r3, r3, #20
 800dd50:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd54:	fa02 f303 	lsl.w	r3, r2, r3
 800dd58:	4299      	cmp	r1, r3
 800dd5a:	d119      	bne.n	800dd90 <_strtod_l+0x8d0>
 800dd5c:	4b96      	ldr	r3, [pc, #600]	@ (800dfb8 <_strtod_l+0xaf8>)
 800dd5e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd60:	429a      	cmp	r2, r3
 800dd62:	d102      	bne.n	800dd6a <_strtod_l+0x8aa>
 800dd64:	3101      	adds	r1, #1
 800dd66:	f43f adce 	beq.w	800d906 <_strtod_l+0x446>
 800dd6a:	4b92      	ldr	r3, [pc, #584]	@ (800dfb4 <_strtod_l+0xaf4>)
 800dd6c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd6e:	401a      	ands	r2, r3
 800dd70:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800dd74:	f04f 0a00 	mov.w	sl, #0
 800dd78:	9b08      	ldr	r3, [sp, #32]
 800dd7a:	2b00      	cmp	r3, #0
 800dd7c:	d1b9      	bne.n	800dcf2 <_strtod_l+0x832>
 800dd7e:	e5cd      	b.n	800d91c <_strtod_l+0x45c>
 800dd80:	f04f 33ff 	mov.w	r3, #4294967295
 800dd84:	e7e8      	b.n	800dd58 <_strtod_l+0x898>
 800dd86:	4613      	mov	r3, r2
 800dd88:	e7e6      	b.n	800dd58 <_strtod_l+0x898>
 800dd8a:	ea53 030a 	orrs.w	r3, r3, sl
 800dd8e:	d0a2      	beq.n	800dcd6 <_strtod_l+0x816>
 800dd90:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800dd92:	b1db      	cbz	r3, 800ddcc <_strtod_l+0x90c>
 800dd94:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800dd96:	4213      	tst	r3, r2
 800dd98:	d0ee      	beq.n	800dd78 <_strtod_l+0x8b8>
 800dd9a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dd9c:	9a08      	ldr	r2, [sp, #32]
 800dd9e:	4650      	mov	r0, sl
 800dda0:	4659      	mov	r1, fp
 800dda2:	b1bb      	cbz	r3, 800ddd4 <_strtod_l+0x914>
 800dda4:	f7ff fb6e 	bl	800d484 <sulp>
 800dda8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800ddac:	ec53 2b10 	vmov	r2, r3, d0
 800ddb0:	f7f2 fa6c 	bl	800028c <__adddf3>
 800ddb4:	4682      	mov	sl, r0
 800ddb6:	468b      	mov	fp, r1
 800ddb8:	e7de      	b.n	800dd78 <_strtod_l+0x8b8>
 800ddba:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800ddbe:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800ddc2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800ddc6:	f04f 3aff 	mov.w	sl, #4294967295
 800ddca:	e7d5      	b.n	800dd78 <_strtod_l+0x8b8>
 800ddcc:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800ddce:	ea13 0f0a 	tst.w	r3, sl
 800ddd2:	e7e1      	b.n	800dd98 <_strtod_l+0x8d8>
 800ddd4:	f7ff fb56 	bl	800d484 <sulp>
 800ddd8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800dddc:	ec53 2b10 	vmov	r2, r3, d0
 800dde0:	f7f2 fa52 	bl	8000288 <__aeabi_dsub>
 800dde4:	2200      	movs	r2, #0
 800dde6:	2300      	movs	r3, #0
 800dde8:	4682      	mov	sl, r0
 800ddea:	468b      	mov	fp, r1
 800ddec:	f7f2 fe6c 	bl	8000ac8 <__aeabi_dcmpeq>
 800ddf0:	2800      	cmp	r0, #0
 800ddf2:	d0c1      	beq.n	800dd78 <_strtod_l+0x8b8>
 800ddf4:	e61a      	b.n	800da2c <_strtod_l+0x56c>
 800ddf6:	4641      	mov	r1, r8
 800ddf8:	4620      	mov	r0, r4
 800ddfa:	f7ff facd 	bl	800d398 <__ratio>
 800ddfe:	ec57 6b10 	vmov	r6, r7, d0
 800de02:	2200      	movs	r2, #0
 800de04:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800de08:	4630      	mov	r0, r6
 800de0a:	4639      	mov	r1, r7
 800de0c:	f7f2 fe70 	bl	8000af0 <__aeabi_dcmple>
 800de10:	2800      	cmp	r0, #0
 800de12:	d06f      	beq.n	800def4 <_strtod_l+0xa34>
 800de14:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800de16:	2b00      	cmp	r3, #0
 800de18:	d17a      	bne.n	800df10 <_strtod_l+0xa50>
 800de1a:	f1ba 0f00 	cmp.w	sl, #0
 800de1e:	d158      	bne.n	800ded2 <_strtod_l+0xa12>
 800de20:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de22:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800de26:	2b00      	cmp	r3, #0
 800de28:	d15a      	bne.n	800dee0 <_strtod_l+0xa20>
 800de2a:	4b64      	ldr	r3, [pc, #400]	@ (800dfbc <_strtod_l+0xafc>)
 800de2c:	2200      	movs	r2, #0
 800de2e:	4630      	mov	r0, r6
 800de30:	4639      	mov	r1, r7
 800de32:	f7f2 fe53 	bl	8000adc <__aeabi_dcmplt>
 800de36:	2800      	cmp	r0, #0
 800de38:	d159      	bne.n	800deee <_strtod_l+0xa2e>
 800de3a:	4630      	mov	r0, r6
 800de3c:	4639      	mov	r1, r7
 800de3e:	4b60      	ldr	r3, [pc, #384]	@ (800dfc0 <_strtod_l+0xb00>)
 800de40:	2200      	movs	r2, #0
 800de42:	f7f2 fbd9 	bl	80005f8 <__aeabi_dmul>
 800de46:	4606      	mov	r6, r0
 800de48:	460f      	mov	r7, r1
 800de4a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800de4e:	9606      	str	r6, [sp, #24]
 800de50:	9307      	str	r3, [sp, #28]
 800de52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de56:	4d57      	ldr	r5, [pc, #348]	@ (800dfb4 <_strtod_l+0xaf4>)
 800de58:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800de5c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de5e:	401d      	ands	r5, r3
 800de60:	4b58      	ldr	r3, [pc, #352]	@ (800dfc4 <_strtod_l+0xb04>)
 800de62:	429d      	cmp	r5, r3
 800de64:	f040 80b2 	bne.w	800dfcc <_strtod_l+0xb0c>
 800de68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800de6a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800de6e:	ec4b ab10 	vmov	d0, sl, fp
 800de72:	f7ff f9c9 	bl	800d208 <__ulp>
 800de76:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800de7a:	ec51 0b10 	vmov	r0, r1, d0
 800de7e:	f7f2 fbbb 	bl	80005f8 <__aeabi_dmul>
 800de82:	4652      	mov	r2, sl
 800de84:	465b      	mov	r3, fp
 800de86:	f7f2 fa01 	bl	800028c <__adddf3>
 800de8a:	460b      	mov	r3, r1
 800de8c:	4949      	ldr	r1, [pc, #292]	@ (800dfb4 <_strtod_l+0xaf4>)
 800de8e:	4a4e      	ldr	r2, [pc, #312]	@ (800dfc8 <_strtod_l+0xb08>)
 800de90:	4019      	ands	r1, r3
 800de92:	4291      	cmp	r1, r2
 800de94:	4682      	mov	sl, r0
 800de96:	d942      	bls.n	800df1e <_strtod_l+0xa5e>
 800de98:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800de9a:	4b47      	ldr	r3, [pc, #284]	@ (800dfb8 <_strtod_l+0xaf8>)
 800de9c:	429a      	cmp	r2, r3
 800de9e:	d103      	bne.n	800dea8 <_strtod_l+0x9e8>
 800dea0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800dea2:	3301      	adds	r3, #1
 800dea4:	f43f ad2f 	beq.w	800d906 <_strtod_l+0x446>
 800dea8:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800dfb8 <_strtod_l+0xaf8>
 800deac:	f04f 3aff 	mov.w	sl, #4294967295
 800deb0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800deb2:	9805      	ldr	r0, [sp, #20]
 800deb4:	f7fe fe7c 	bl	800cbb0 <_Bfree>
 800deb8:	9805      	ldr	r0, [sp, #20]
 800deba:	4649      	mov	r1, r9
 800debc:	f7fe fe78 	bl	800cbb0 <_Bfree>
 800dec0:	9805      	ldr	r0, [sp, #20]
 800dec2:	4641      	mov	r1, r8
 800dec4:	f7fe fe74 	bl	800cbb0 <_Bfree>
 800dec8:	9805      	ldr	r0, [sp, #20]
 800deca:	4621      	mov	r1, r4
 800decc:	f7fe fe70 	bl	800cbb0 <_Bfree>
 800ded0:	e619      	b.n	800db06 <_strtod_l+0x646>
 800ded2:	f1ba 0f01 	cmp.w	sl, #1
 800ded6:	d103      	bne.n	800dee0 <_strtod_l+0xa20>
 800ded8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800deda:	2b00      	cmp	r3, #0
 800dedc:	f43f ada6 	beq.w	800da2c <_strtod_l+0x56c>
 800dee0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800df90 <_strtod_l+0xad0>
 800dee4:	4f35      	ldr	r7, [pc, #212]	@ (800dfbc <_strtod_l+0xafc>)
 800dee6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800deea:	2600      	movs	r6, #0
 800deec:	e7b1      	b.n	800de52 <_strtod_l+0x992>
 800deee:	4f34      	ldr	r7, [pc, #208]	@ (800dfc0 <_strtod_l+0xb00>)
 800def0:	2600      	movs	r6, #0
 800def2:	e7aa      	b.n	800de4a <_strtod_l+0x98a>
 800def4:	4b32      	ldr	r3, [pc, #200]	@ (800dfc0 <_strtod_l+0xb00>)
 800def6:	4630      	mov	r0, r6
 800def8:	4639      	mov	r1, r7
 800defa:	2200      	movs	r2, #0
 800defc:	f7f2 fb7c 	bl	80005f8 <__aeabi_dmul>
 800df00:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df02:	4606      	mov	r6, r0
 800df04:	460f      	mov	r7, r1
 800df06:	2b00      	cmp	r3, #0
 800df08:	d09f      	beq.n	800de4a <_strtod_l+0x98a>
 800df0a:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800df0e:	e7a0      	b.n	800de52 <_strtod_l+0x992>
 800df10:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800df98 <_strtod_l+0xad8>
 800df14:	ed8d 7b06 	vstr	d7, [sp, #24]
 800df18:	ec57 6b17 	vmov	r6, r7, d7
 800df1c:	e799      	b.n	800de52 <_strtod_l+0x992>
 800df1e:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800df22:	9b08      	ldr	r3, [sp, #32]
 800df24:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800df28:	2b00      	cmp	r3, #0
 800df2a:	d1c1      	bne.n	800deb0 <_strtod_l+0x9f0>
 800df2c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800df30:	0d1b      	lsrs	r3, r3, #20
 800df32:	051b      	lsls	r3, r3, #20
 800df34:	429d      	cmp	r5, r3
 800df36:	d1bb      	bne.n	800deb0 <_strtod_l+0x9f0>
 800df38:	4630      	mov	r0, r6
 800df3a:	4639      	mov	r1, r7
 800df3c:	f7f2 febc 	bl	8000cb8 <__aeabi_d2lz>
 800df40:	f7f2 fb2c 	bl	800059c <__aeabi_l2d>
 800df44:	4602      	mov	r2, r0
 800df46:	460b      	mov	r3, r1
 800df48:	4630      	mov	r0, r6
 800df4a:	4639      	mov	r1, r7
 800df4c:	f7f2 f99c 	bl	8000288 <__aeabi_dsub>
 800df50:	460b      	mov	r3, r1
 800df52:	4602      	mov	r2, r0
 800df54:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800df58:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800df5c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800df5e:	ea46 060a 	orr.w	r6, r6, sl
 800df62:	431e      	orrs	r6, r3
 800df64:	d06f      	beq.n	800e046 <_strtod_l+0xb86>
 800df66:	a30e      	add	r3, pc, #56	@ (adr r3, 800dfa0 <_strtod_l+0xae0>)
 800df68:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df6c:	f7f2 fdb6 	bl	8000adc <__aeabi_dcmplt>
 800df70:	2800      	cmp	r0, #0
 800df72:	f47f acd3 	bne.w	800d91c <_strtod_l+0x45c>
 800df76:	a30c      	add	r3, pc, #48	@ (adr r3, 800dfa8 <_strtod_l+0xae8>)
 800df78:	e9d3 2300 	ldrd	r2, r3, [r3]
 800df7c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800df80:	f7f2 fdca 	bl	8000b18 <__aeabi_dcmpgt>
 800df84:	2800      	cmp	r0, #0
 800df86:	d093      	beq.n	800deb0 <_strtod_l+0x9f0>
 800df88:	e4c8      	b.n	800d91c <_strtod_l+0x45c>
 800df8a:	bf00      	nop
 800df8c:	f3af 8000 	nop.w
 800df90:	00000000 	.word	0x00000000
 800df94:	bff00000 	.word	0xbff00000
 800df98:	00000000 	.word	0x00000000
 800df9c:	3ff00000 	.word	0x3ff00000
 800dfa0:	94a03595 	.word	0x94a03595
 800dfa4:	3fdfffff 	.word	0x3fdfffff
 800dfa8:	35afe535 	.word	0x35afe535
 800dfac:	3fe00000 	.word	0x3fe00000
 800dfb0:	000fffff 	.word	0x000fffff
 800dfb4:	7ff00000 	.word	0x7ff00000
 800dfb8:	7fefffff 	.word	0x7fefffff
 800dfbc:	3ff00000 	.word	0x3ff00000
 800dfc0:	3fe00000 	.word	0x3fe00000
 800dfc4:	7fe00000 	.word	0x7fe00000
 800dfc8:	7c9fffff 	.word	0x7c9fffff
 800dfcc:	9b08      	ldr	r3, [sp, #32]
 800dfce:	b323      	cbz	r3, 800e01a <_strtod_l+0xb5a>
 800dfd0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800dfd4:	d821      	bhi.n	800e01a <_strtod_l+0xb5a>
 800dfd6:	a328      	add	r3, pc, #160	@ (adr r3, 800e078 <_strtod_l+0xbb8>)
 800dfd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800dfdc:	4630      	mov	r0, r6
 800dfde:	4639      	mov	r1, r7
 800dfe0:	f7f2 fd86 	bl	8000af0 <__aeabi_dcmple>
 800dfe4:	b1a0      	cbz	r0, 800e010 <_strtod_l+0xb50>
 800dfe6:	4639      	mov	r1, r7
 800dfe8:	4630      	mov	r0, r6
 800dfea:	f7f2 fddd 	bl	8000ba8 <__aeabi_d2uiz>
 800dfee:	2801      	cmp	r0, #1
 800dff0:	bf38      	it	cc
 800dff2:	2001      	movcc	r0, #1
 800dff4:	f7f2 fa86 	bl	8000504 <__aeabi_ui2d>
 800dff8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800dffa:	4606      	mov	r6, r0
 800dffc:	460f      	mov	r7, r1
 800dffe:	b9fb      	cbnz	r3, 800e040 <_strtod_l+0xb80>
 800e000:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e004:	9014      	str	r0, [sp, #80]	@ 0x50
 800e006:	9315      	str	r3, [sp, #84]	@ 0x54
 800e008:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e00c:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e010:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e012:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e016:	1b5b      	subs	r3, r3, r5
 800e018:	9311      	str	r3, [sp, #68]	@ 0x44
 800e01a:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e01e:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e022:	f7ff f8f1 	bl	800d208 <__ulp>
 800e026:	4650      	mov	r0, sl
 800e028:	ec53 2b10 	vmov	r2, r3, d0
 800e02c:	4659      	mov	r1, fp
 800e02e:	f7f2 fae3 	bl	80005f8 <__aeabi_dmul>
 800e032:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e036:	f7f2 f929 	bl	800028c <__adddf3>
 800e03a:	4682      	mov	sl, r0
 800e03c:	468b      	mov	fp, r1
 800e03e:	e770      	b.n	800df22 <_strtod_l+0xa62>
 800e040:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e044:	e7e0      	b.n	800e008 <_strtod_l+0xb48>
 800e046:	a30e      	add	r3, pc, #56	@ (adr r3, 800e080 <_strtod_l+0xbc0>)
 800e048:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e04c:	f7f2 fd46 	bl	8000adc <__aeabi_dcmplt>
 800e050:	e798      	b.n	800df84 <_strtod_l+0xac4>
 800e052:	2300      	movs	r3, #0
 800e054:	930e      	str	r3, [sp, #56]	@ 0x38
 800e056:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e058:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e05a:	6013      	str	r3, [r2, #0]
 800e05c:	f7ff ba6d 	b.w	800d53a <_strtod_l+0x7a>
 800e060:	2a65      	cmp	r2, #101	@ 0x65
 800e062:	f43f ab68 	beq.w	800d736 <_strtod_l+0x276>
 800e066:	2a45      	cmp	r2, #69	@ 0x45
 800e068:	f43f ab65 	beq.w	800d736 <_strtod_l+0x276>
 800e06c:	2301      	movs	r3, #1
 800e06e:	f7ff bba0 	b.w	800d7b2 <_strtod_l+0x2f2>
 800e072:	bf00      	nop
 800e074:	f3af 8000 	nop.w
 800e078:	ffc00000 	.word	0xffc00000
 800e07c:	41dfffff 	.word	0x41dfffff
 800e080:	94a03595 	.word	0x94a03595
 800e084:	3fcfffff 	.word	0x3fcfffff

0800e088 <_strtod_r>:
 800e088:	4b01      	ldr	r3, [pc, #4]	@ (800e090 <_strtod_r+0x8>)
 800e08a:	f7ff ba19 	b.w	800d4c0 <_strtod_l>
 800e08e:	bf00      	nop
 800e090:	2000016c 	.word	0x2000016c

0800e094 <_strtol_l.isra.0>:
 800e094:	2b24      	cmp	r3, #36	@ 0x24
 800e096:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e09a:	4686      	mov	lr, r0
 800e09c:	4690      	mov	r8, r2
 800e09e:	d801      	bhi.n	800e0a4 <_strtol_l.isra.0+0x10>
 800e0a0:	2b01      	cmp	r3, #1
 800e0a2:	d106      	bne.n	800e0b2 <_strtol_l.isra.0+0x1e>
 800e0a4:	f7fd fdaa 	bl	800bbfc <__errno>
 800e0a8:	2316      	movs	r3, #22
 800e0aa:	6003      	str	r3, [r0, #0]
 800e0ac:	2000      	movs	r0, #0
 800e0ae:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e0b2:	4834      	ldr	r0, [pc, #208]	@ (800e184 <_strtol_l.isra.0+0xf0>)
 800e0b4:	460d      	mov	r5, r1
 800e0b6:	462a      	mov	r2, r5
 800e0b8:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e0bc:	5d06      	ldrb	r6, [r0, r4]
 800e0be:	f016 0608 	ands.w	r6, r6, #8
 800e0c2:	d1f8      	bne.n	800e0b6 <_strtol_l.isra.0+0x22>
 800e0c4:	2c2d      	cmp	r4, #45	@ 0x2d
 800e0c6:	d110      	bne.n	800e0ea <_strtol_l.isra.0+0x56>
 800e0c8:	782c      	ldrb	r4, [r5, #0]
 800e0ca:	2601      	movs	r6, #1
 800e0cc:	1c95      	adds	r5, r2, #2
 800e0ce:	f033 0210 	bics.w	r2, r3, #16
 800e0d2:	d115      	bne.n	800e100 <_strtol_l.isra.0+0x6c>
 800e0d4:	2c30      	cmp	r4, #48	@ 0x30
 800e0d6:	d10d      	bne.n	800e0f4 <_strtol_l.isra.0+0x60>
 800e0d8:	782a      	ldrb	r2, [r5, #0]
 800e0da:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e0de:	2a58      	cmp	r2, #88	@ 0x58
 800e0e0:	d108      	bne.n	800e0f4 <_strtol_l.isra.0+0x60>
 800e0e2:	786c      	ldrb	r4, [r5, #1]
 800e0e4:	3502      	adds	r5, #2
 800e0e6:	2310      	movs	r3, #16
 800e0e8:	e00a      	b.n	800e100 <_strtol_l.isra.0+0x6c>
 800e0ea:	2c2b      	cmp	r4, #43	@ 0x2b
 800e0ec:	bf04      	itt	eq
 800e0ee:	782c      	ldrbeq	r4, [r5, #0]
 800e0f0:	1c95      	addeq	r5, r2, #2
 800e0f2:	e7ec      	b.n	800e0ce <_strtol_l.isra.0+0x3a>
 800e0f4:	2b00      	cmp	r3, #0
 800e0f6:	d1f6      	bne.n	800e0e6 <_strtol_l.isra.0+0x52>
 800e0f8:	2c30      	cmp	r4, #48	@ 0x30
 800e0fa:	bf14      	ite	ne
 800e0fc:	230a      	movne	r3, #10
 800e0fe:	2308      	moveq	r3, #8
 800e100:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e104:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e108:	2200      	movs	r2, #0
 800e10a:	fbbc f9f3 	udiv	r9, ip, r3
 800e10e:	4610      	mov	r0, r2
 800e110:	fb03 ca19 	mls	sl, r3, r9, ip
 800e114:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800e118:	2f09      	cmp	r7, #9
 800e11a:	d80f      	bhi.n	800e13c <_strtol_l.isra.0+0xa8>
 800e11c:	463c      	mov	r4, r7
 800e11e:	42a3      	cmp	r3, r4
 800e120:	dd1b      	ble.n	800e15a <_strtol_l.isra.0+0xc6>
 800e122:	1c57      	adds	r7, r2, #1
 800e124:	d007      	beq.n	800e136 <_strtol_l.isra.0+0xa2>
 800e126:	4581      	cmp	r9, r0
 800e128:	d314      	bcc.n	800e154 <_strtol_l.isra.0+0xc0>
 800e12a:	d101      	bne.n	800e130 <_strtol_l.isra.0+0x9c>
 800e12c:	45a2      	cmp	sl, r4
 800e12e:	db11      	blt.n	800e154 <_strtol_l.isra.0+0xc0>
 800e130:	fb00 4003 	mla	r0, r0, r3, r4
 800e134:	2201      	movs	r2, #1
 800e136:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e13a:	e7eb      	b.n	800e114 <_strtol_l.isra.0+0x80>
 800e13c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800e140:	2f19      	cmp	r7, #25
 800e142:	d801      	bhi.n	800e148 <_strtol_l.isra.0+0xb4>
 800e144:	3c37      	subs	r4, #55	@ 0x37
 800e146:	e7ea      	b.n	800e11e <_strtol_l.isra.0+0x8a>
 800e148:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800e14c:	2f19      	cmp	r7, #25
 800e14e:	d804      	bhi.n	800e15a <_strtol_l.isra.0+0xc6>
 800e150:	3c57      	subs	r4, #87	@ 0x57
 800e152:	e7e4      	b.n	800e11e <_strtol_l.isra.0+0x8a>
 800e154:	f04f 32ff 	mov.w	r2, #4294967295
 800e158:	e7ed      	b.n	800e136 <_strtol_l.isra.0+0xa2>
 800e15a:	1c53      	adds	r3, r2, #1
 800e15c:	d108      	bne.n	800e170 <_strtol_l.isra.0+0xdc>
 800e15e:	2322      	movs	r3, #34	@ 0x22
 800e160:	f8ce 3000 	str.w	r3, [lr]
 800e164:	4660      	mov	r0, ip
 800e166:	f1b8 0f00 	cmp.w	r8, #0
 800e16a:	d0a0      	beq.n	800e0ae <_strtol_l.isra.0+0x1a>
 800e16c:	1e69      	subs	r1, r5, #1
 800e16e:	e006      	b.n	800e17e <_strtol_l.isra.0+0xea>
 800e170:	b106      	cbz	r6, 800e174 <_strtol_l.isra.0+0xe0>
 800e172:	4240      	negs	r0, r0
 800e174:	f1b8 0f00 	cmp.w	r8, #0
 800e178:	d099      	beq.n	800e0ae <_strtol_l.isra.0+0x1a>
 800e17a:	2a00      	cmp	r2, #0
 800e17c:	d1f6      	bne.n	800e16c <_strtol_l.isra.0+0xd8>
 800e17e:	f8c8 1000 	str.w	r1, [r8]
 800e182:	e794      	b.n	800e0ae <_strtol_l.isra.0+0x1a>
 800e184:	08010491 	.word	0x08010491

0800e188 <_strtol_r>:
 800e188:	f7ff bf84 	b.w	800e094 <_strtol_l.isra.0>

0800e18c <__ssputs_r>:
 800e18c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e190:	688e      	ldr	r6, [r1, #8]
 800e192:	461f      	mov	r7, r3
 800e194:	42be      	cmp	r6, r7
 800e196:	680b      	ldr	r3, [r1, #0]
 800e198:	4682      	mov	sl, r0
 800e19a:	460c      	mov	r4, r1
 800e19c:	4690      	mov	r8, r2
 800e19e:	d82d      	bhi.n	800e1fc <__ssputs_r+0x70>
 800e1a0:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800e1a4:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800e1a8:	d026      	beq.n	800e1f8 <__ssputs_r+0x6c>
 800e1aa:	6965      	ldr	r5, [r4, #20]
 800e1ac:	6909      	ldr	r1, [r1, #16]
 800e1ae:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800e1b2:	eba3 0901 	sub.w	r9, r3, r1
 800e1b6:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800e1ba:	1c7b      	adds	r3, r7, #1
 800e1bc:	444b      	add	r3, r9
 800e1be:	106d      	asrs	r5, r5, #1
 800e1c0:	429d      	cmp	r5, r3
 800e1c2:	bf38      	it	cc
 800e1c4:	461d      	movcc	r5, r3
 800e1c6:	0553      	lsls	r3, r2, #21
 800e1c8:	d527      	bpl.n	800e21a <__ssputs_r+0x8e>
 800e1ca:	4629      	mov	r1, r5
 800e1cc:	f7fe fc24 	bl	800ca18 <_malloc_r>
 800e1d0:	4606      	mov	r6, r0
 800e1d2:	b360      	cbz	r0, 800e22e <__ssputs_r+0xa2>
 800e1d4:	6921      	ldr	r1, [r4, #16]
 800e1d6:	464a      	mov	r2, r9
 800e1d8:	f7fd fd3d 	bl	800bc56 <memcpy>
 800e1dc:	89a3      	ldrh	r3, [r4, #12]
 800e1de:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800e1e2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e1e6:	81a3      	strh	r3, [r4, #12]
 800e1e8:	6126      	str	r6, [r4, #16]
 800e1ea:	6165      	str	r5, [r4, #20]
 800e1ec:	444e      	add	r6, r9
 800e1ee:	eba5 0509 	sub.w	r5, r5, r9
 800e1f2:	6026      	str	r6, [r4, #0]
 800e1f4:	60a5      	str	r5, [r4, #8]
 800e1f6:	463e      	mov	r6, r7
 800e1f8:	42be      	cmp	r6, r7
 800e1fa:	d900      	bls.n	800e1fe <__ssputs_r+0x72>
 800e1fc:	463e      	mov	r6, r7
 800e1fe:	6820      	ldr	r0, [r4, #0]
 800e200:	4632      	mov	r2, r6
 800e202:	4641      	mov	r1, r8
 800e204:	f000 fd57 	bl	800ecb6 <memmove>
 800e208:	68a3      	ldr	r3, [r4, #8]
 800e20a:	1b9b      	subs	r3, r3, r6
 800e20c:	60a3      	str	r3, [r4, #8]
 800e20e:	6823      	ldr	r3, [r4, #0]
 800e210:	4433      	add	r3, r6
 800e212:	6023      	str	r3, [r4, #0]
 800e214:	2000      	movs	r0, #0
 800e216:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e21a:	462a      	mov	r2, r5
 800e21c:	f001 f90d 	bl	800f43a <_realloc_r>
 800e220:	4606      	mov	r6, r0
 800e222:	2800      	cmp	r0, #0
 800e224:	d1e0      	bne.n	800e1e8 <__ssputs_r+0x5c>
 800e226:	6921      	ldr	r1, [r4, #16]
 800e228:	4650      	mov	r0, sl
 800e22a:	f7fe fb81 	bl	800c930 <_free_r>
 800e22e:	230c      	movs	r3, #12
 800e230:	f8ca 3000 	str.w	r3, [sl]
 800e234:	89a3      	ldrh	r3, [r4, #12]
 800e236:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e23a:	81a3      	strh	r3, [r4, #12]
 800e23c:	f04f 30ff 	mov.w	r0, #4294967295
 800e240:	e7e9      	b.n	800e216 <__ssputs_r+0x8a>
	...

0800e244 <_svfiprintf_r>:
 800e244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e248:	4698      	mov	r8, r3
 800e24a:	898b      	ldrh	r3, [r1, #12]
 800e24c:	061b      	lsls	r3, r3, #24
 800e24e:	b09d      	sub	sp, #116	@ 0x74
 800e250:	4607      	mov	r7, r0
 800e252:	460d      	mov	r5, r1
 800e254:	4614      	mov	r4, r2
 800e256:	d510      	bpl.n	800e27a <_svfiprintf_r+0x36>
 800e258:	690b      	ldr	r3, [r1, #16]
 800e25a:	b973      	cbnz	r3, 800e27a <_svfiprintf_r+0x36>
 800e25c:	2140      	movs	r1, #64	@ 0x40
 800e25e:	f7fe fbdb 	bl	800ca18 <_malloc_r>
 800e262:	6028      	str	r0, [r5, #0]
 800e264:	6128      	str	r0, [r5, #16]
 800e266:	b930      	cbnz	r0, 800e276 <_svfiprintf_r+0x32>
 800e268:	230c      	movs	r3, #12
 800e26a:	603b      	str	r3, [r7, #0]
 800e26c:	f04f 30ff 	mov.w	r0, #4294967295
 800e270:	b01d      	add	sp, #116	@ 0x74
 800e272:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e276:	2340      	movs	r3, #64	@ 0x40
 800e278:	616b      	str	r3, [r5, #20]
 800e27a:	2300      	movs	r3, #0
 800e27c:	9309      	str	r3, [sp, #36]	@ 0x24
 800e27e:	2320      	movs	r3, #32
 800e280:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800e284:	f8cd 800c 	str.w	r8, [sp, #12]
 800e288:	2330      	movs	r3, #48	@ 0x30
 800e28a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800e428 <_svfiprintf_r+0x1e4>
 800e28e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800e292:	f04f 0901 	mov.w	r9, #1
 800e296:	4623      	mov	r3, r4
 800e298:	469a      	mov	sl, r3
 800e29a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800e29e:	b10a      	cbz	r2, 800e2a4 <_svfiprintf_r+0x60>
 800e2a0:	2a25      	cmp	r2, #37	@ 0x25
 800e2a2:	d1f9      	bne.n	800e298 <_svfiprintf_r+0x54>
 800e2a4:	ebba 0b04 	subs.w	fp, sl, r4
 800e2a8:	d00b      	beq.n	800e2c2 <_svfiprintf_r+0x7e>
 800e2aa:	465b      	mov	r3, fp
 800e2ac:	4622      	mov	r2, r4
 800e2ae:	4629      	mov	r1, r5
 800e2b0:	4638      	mov	r0, r7
 800e2b2:	f7ff ff6b 	bl	800e18c <__ssputs_r>
 800e2b6:	3001      	adds	r0, #1
 800e2b8:	f000 80a7 	beq.w	800e40a <_svfiprintf_r+0x1c6>
 800e2bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e2be:	445a      	add	r2, fp
 800e2c0:	9209      	str	r2, [sp, #36]	@ 0x24
 800e2c2:	f89a 3000 	ldrb.w	r3, [sl]
 800e2c6:	2b00      	cmp	r3, #0
 800e2c8:	f000 809f 	beq.w	800e40a <_svfiprintf_r+0x1c6>
 800e2cc:	2300      	movs	r3, #0
 800e2ce:	f04f 32ff 	mov.w	r2, #4294967295
 800e2d2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800e2d6:	f10a 0a01 	add.w	sl, sl, #1
 800e2da:	9304      	str	r3, [sp, #16]
 800e2dc:	9307      	str	r3, [sp, #28]
 800e2de:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800e2e2:	931a      	str	r3, [sp, #104]	@ 0x68
 800e2e4:	4654      	mov	r4, sl
 800e2e6:	2205      	movs	r2, #5
 800e2e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e2ec:	484e      	ldr	r0, [pc, #312]	@ (800e428 <_svfiprintf_r+0x1e4>)
 800e2ee:	f7f1 ff6f 	bl	80001d0 <memchr>
 800e2f2:	9a04      	ldr	r2, [sp, #16]
 800e2f4:	b9d8      	cbnz	r0, 800e32e <_svfiprintf_r+0xea>
 800e2f6:	06d0      	lsls	r0, r2, #27
 800e2f8:	bf44      	itt	mi
 800e2fa:	2320      	movmi	r3, #32
 800e2fc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e300:	0711      	lsls	r1, r2, #28
 800e302:	bf44      	itt	mi
 800e304:	232b      	movmi	r3, #43	@ 0x2b
 800e306:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800e30a:	f89a 3000 	ldrb.w	r3, [sl]
 800e30e:	2b2a      	cmp	r3, #42	@ 0x2a
 800e310:	d015      	beq.n	800e33e <_svfiprintf_r+0xfa>
 800e312:	9a07      	ldr	r2, [sp, #28]
 800e314:	4654      	mov	r4, sl
 800e316:	2000      	movs	r0, #0
 800e318:	f04f 0c0a 	mov.w	ip, #10
 800e31c:	4621      	mov	r1, r4
 800e31e:	f811 3b01 	ldrb.w	r3, [r1], #1
 800e322:	3b30      	subs	r3, #48	@ 0x30
 800e324:	2b09      	cmp	r3, #9
 800e326:	d94b      	bls.n	800e3c0 <_svfiprintf_r+0x17c>
 800e328:	b1b0      	cbz	r0, 800e358 <_svfiprintf_r+0x114>
 800e32a:	9207      	str	r2, [sp, #28]
 800e32c:	e014      	b.n	800e358 <_svfiprintf_r+0x114>
 800e32e:	eba0 0308 	sub.w	r3, r0, r8
 800e332:	fa09 f303 	lsl.w	r3, r9, r3
 800e336:	4313      	orrs	r3, r2
 800e338:	9304      	str	r3, [sp, #16]
 800e33a:	46a2      	mov	sl, r4
 800e33c:	e7d2      	b.n	800e2e4 <_svfiprintf_r+0xa0>
 800e33e:	9b03      	ldr	r3, [sp, #12]
 800e340:	1d19      	adds	r1, r3, #4
 800e342:	681b      	ldr	r3, [r3, #0]
 800e344:	9103      	str	r1, [sp, #12]
 800e346:	2b00      	cmp	r3, #0
 800e348:	bfbb      	ittet	lt
 800e34a:	425b      	neglt	r3, r3
 800e34c:	f042 0202 	orrlt.w	r2, r2, #2
 800e350:	9307      	strge	r3, [sp, #28]
 800e352:	9307      	strlt	r3, [sp, #28]
 800e354:	bfb8      	it	lt
 800e356:	9204      	strlt	r2, [sp, #16]
 800e358:	7823      	ldrb	r3, [r4, #0]
 800e35a:	2b2e      	cmp	r3, #46	@ 0x2e
 800e35c:	d10a      	bne.n	800e374 <_svfiprintf_r+0x130>
 800e35e:	7863      	ldrb	r3, [r4, #1]
 800e360:	2b2a      	cmp	r3, #42	@ 0x2a
 800e362:	d132      	bne.n	800e3ca <_svfiprintf_r+0x186>
 800e364:	9b03      	ldr	r3, [sp, #12]
 800e366:	1d1a      	adds	r2, r3, #4
 800e368:	681b      	ldr	r3, [r3, #0]
 800e36a:	9203      	str	r2, [sp, #12]
 800e36c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800e370:	3402      	adds	r4, #2
 800e372:	9305      	str	r3, [sp, #20]
 800e374:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800e438 <_svfiprintf_r+0x1f4>
 800e378:	7821      	ldrb	r1, [r4, #0]
 800e37a:	2203      	movs	r2, #3
 800e37c:	4650      	mov	r0, sl
 800e37e:	f7f1 ff27 	bl	80001d0 <memchr>
 800e382:	b138      	cbz	r0, 800e394 <_svfiprintf_r+0x150>
 800e384:	9b04      	ldr	r3, [sp, #16]
 800e386:	eba0 000a 	sub.w	r0, r0, sl
 800e38a:	2240      	movs	r2, #64	@ 0x40
 800e38c:	4082      	lsls	r2, r0
 800e38e:	4313      	orrs	r3, r2
 800e390:	3401      	adds	r4, #1
 800e392:	9304      	str	r3, [sp, #16]
 800e394:	f814 1b01 	ldrb.w	r1, [r4], #1
 800e398:	4824      	ldr	r0, [pc, #144]	@ (800e42c <_svfiprintf_r+0x1e8>)
 800e39a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800e39e:	2206      	movs	r2, #6
 800e3a0:	f7f1 ff16 	bl	80001d0 <memchr>
 800e3a4:	2800      	cmp	r0, #0
 800e3a6:	d036      	beq.n	800e416 <_svfiprintf_r+0x1d2>
 800e3a8:	4b21      	ldr	r3, [pc, #132]	@ (800e430 <_svfiprintf_r+0x1ec>)
 800e3aa:	bb1b      	cbnz	r3, 800e3f4 <_svfiprintf_r+0x1b0>
 800e3ac:	9b03      	ldr	r3, [sp, #12]
 800e3ae:	3307      	adds	r3, #7
 800e3b0:	f023 0307 	bic.w	r3, r3, #7
 800e3b4:	3308      	adds	r3, #8
 800e3b6:	9303      	str	r3, [sp, #12]
 800e3b8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e3ba:	4433      	add	r3, r6
 800e3bc:	9309      	str	r3, [sp, #36]	@ 0x24
 800e3be:	e76a      	b.n	800e296 <_svfiprintf_r+0x52>
 800e3c0:	fb0c 3202 	mla	r2, ip, r2, r3
 800e3c4:	460c      	mov	r4, r1
 800e3c6:	2001      	movs	r0, #1
 800e3c8:	e7a8      	b.n	800e31c <_svfiprintf_r+0xd8>
 800e3ca:	2300      	movs	r3, #0
 800e3cc:	3401      	adds	r4, #1
 800e3ce:	9305      	str	r3, [sp, #20]
 800e3d0:	4619      	mov	r1, r3
 800e3d2:	f04f 0c0a 	mov.w	ip, #10
 800e3d6:	4620      	mov	r0, r4
 800e3d8:	f810 2b01 	ldrb.w	r2, [r0], #1
 800e3dc:	3a30      	subs	r2, #48	@ 0x30
 800e3de:	2a09      	cmp	r2, #9
 800e3e0:	d903      	bls.n	800e3ea <_svfiprintf_r+0x1a6>
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d0c6      	beq.n	800e374 <_svfiprintf_r+0x130>
 800e3e6:	9105      	str	r1, [sp, #20]
 800e3e8:	e7c4      	b.n	800e374 <_svfiprintf_r+0x130>
 800e3ea:	fb0c 2101 	mla	r1, ip, r1, r2
 800e3ee:	4604      	mov	r4, r0
 800e3f0:	2301      	movs	r3, #1
 800e3f2:	e7f0      	b.n	800e3d6 <_svfiprintf_r+0x192>
 800e3f4:	ab03      	add	r3, sp, #12
 800e3f6:	9300      	str	r3, [sp, #0]
 800e3f8:	462a      	mov	r2, r5
 800e3fa:	4b0e      	ldr	r3, [pc, #56]	@ (800e434 <_svfiprintf_r+0x1f0>)
 800e3fc:	a904      	add	r1, sp, #16
 800e3fe:	4638      	mov	r0, r7
 800e400:	f7fc fc90 	bl	800ad24 <_printf_float>
 800e404:	1c42      	adds	r2, r0, #1
 800e406:	4606      	mov	r6, r0
 800e408:	d1d6      	bne.n	800e3b8 <_svfiprintf_r+0x174>
 800e40a:	89ab      	ldrh	r3, [r5, #12]
 800e40c:	065b      	lsls	r3, r3, #25
 800e40e:	f53f af2d 	bmi.w	800e26c <_svfiprintf_r+0x28>
 800e412:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800e414:	e72c      	b.n	800e270 <_svfiprintf_r+0x2c>
 800e416:	ab03      	add	r3, sp, #12
 800e418:	9300      	str	r3, [sp, #0]
 800e41a:	462a      	mov	r2, r5
 800e41c:	4b05      	ldr	r3, [pc, #20]	@ (800e434 <_svfiprintf_r+0x1f0>)
 800e41e:	a904      	add	r1, sp, #16
 800e420:	4638      	mov	r0, r7
 800e422:	f7fc ff17 	bl	800b254 <_printf_i>
 800e426:	e7ed      	b.n	800e404 <_svfiprintf_r+0x1c0>
 800e428:	0801026f 	.word	0x0801026f
 800e42c:	08010279 	.word	0x08010279
 800e430:	0800ad25 	.word	0x0800ad25
 800e434:	0800e18d 	.word	0x0800e18d
 800e438:	08010275 	.word	0x08010275

0800e43c <_sungetc_r>:
 800e43c:	b538      	push	{r3, r4, r5, lr}
 800e43e:	1c4b      	adds	r3, r1, #1
 800e440:	4614      	mov	r4, r2
 800e442:	d103      	bne.n	800e44c <_sungetc_r+0x10>
 800e444:	f04f 35ff 	mov.w	r5, #4294967295
 800e448:	4628      	mov	r0, r5
 800e44a:	bd38      	pop	{r3, r4, r5, pc}
 800e44c:	8993      	ldrh	r3, [r2, #12]
 800e44e:	f023 0320 	bic.w	r3, r3, #32
 800e452:	8193      	strh	r3, [r2, #12]
 800e454:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800e456:	6852      	ldr	r2, [r2, #4]
 800e458:	b2cd      	uxtb	r5, r1
 800e45a:	b18b      	cbz	r3, 800e480 <_sungetc_r+0x44>
 800e45c:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 800e45e:	4293      	cmp	r3, r2
 800e460:	dd08      	ble.n	800e474 <_sungetc_r+0x38>
 800e462:	6823      	ldr	r3, [r4, #0]
 800e464:	1e5a      	subs	r2, r3, #1
 800e466:	6022      	str	r2, [r4, #0]
 800e468:	f803 5c01 	strb.w	r5, [r3, #-1]
 800e46c:	6863      	ldr	r3, [r4, #4]
 800e46e:	3301      	adds	r3, #1
 800e470:	6063      	str	r3, [r4, #4]
 800e472:	e7e9      	b.n	800e448 <_sungetc_r+0xc>
 800e474:	4621      	mov	r1, r4
 800e476:	f000 fbe4 	bl	800ec42 <__submore>
 800e47a:	2800      	cmp	r0, #0
 800e47c:	d0f1      	beq.n	800e462 <_sungetc_r+0x26>
 800e47e:	e7e1      	b.n	800e444 <_sungetc_r+0x8>
 800e480:	6921      	ldr	r1, [r4, #16]
 800e482:	6823      	ldr	r3, [r4, #0]
 800e484:	b151      	cbz	r1, 800e49c <_sungetc_r+0x60>
 800e486:	4299      	cmp	r1, r3
 800e488:	d208      	bcs.n	800e49c <_sungetc_r+0x60>
 800e48a:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 800e48e:	42a9      	cmp	r1, r5
 800e490:	d104      	bne.n	800e49c <_sungetc_r+0x60>
 800e492:	3b01      	subs	r3, #1
 800e494:	3201      	adds	r2, #1
 800e496:	6023      	str	r3, [r4, #0]
 800e498:	6062      	str	r2, [r4, #4]
 800e49a:	e7d5      	b.n	800e448 <_sungetc_r+0xc>
 800e49c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 800e4a0:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4a4:	6363      	str	r3, [r4, #52]	@ 0x34
 800e4a6:	2303      	movs	r3, #3
 800e4a8:	63a3      	str	r3, [r4, #56]	@ 0x38
 800e4aa:	4623      	mov	r3, r4
 800e4ac:	f803 5f46 	strb.w	r5, [r3, #70]!
 800e4b0:	6023      	str	r3, [r4, #0]
 800e4b2:	2301      	movs	r3, #1
 800e4b4:	e7dc      	b.n	800e470 <_sungetc_r+0x34>

0800e4b6 <__ssrefill_r>:
 800e4b6:	b510      	push	{r4, lr}
 800e4b8:	460c      	mov	r4, r1
 800e4ba:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800e4bc:	b169      	cbz	r1, 800e4da <__ssrefill_r+0x24>
 800e4be:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800e4c2:	4299      	cmp	r1, r3
 800e4c4:	d001      	beq.n	800e4ca <__ssrefill_r+0x14>
 800e4c6:	f7fe fa33 	bl	800c930 <_free_r>
 800e4ca:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800e4cc:	6063      	str	r3, [r4, #4]
 800e4ce:	2000      	movs	r0, #0
 800e4d0:	6360      	str	r0, [r4, #52]	@ 0x34
 800e4d2:	b113      	cbz	r3, 800e4da <__ssrefill_r+0x24>
 800e4d4:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 800e4d6:	6023      	str	r3, [r4, #0]
 800e4d8:	bd10      	pop	{r4, pc}
 800e4da:	6923      	ldr	r3, [r4, #16]
 800e4dc:	6023      	str	r3, [r4, #0]
 800e4de:	2300      	movs	r3, #0
 800e4e0:	6063      	str	r3, [r4, #4]
 800e4e2:	89a3      	ldrh	r3, [r4, #12]
 800e4e4:	f043 0320 	orr.w	r3, r3, #32
 800e4e8:	81a3      	strh	r3, [r4, #12]
 800e4ea:	f04f 30ff 	mov.w	r0, #4294967295
 800e4ee:	e7f3      	b.n	800e4d8 <__ssrefill_r+0x22>

0800e4f0 <__ssvfiscanf_r>:
 800e4f0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e4f4:	460c      	mov	r4, r1
 800e4f6:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 800e4fa:	2100      	movs	r1, #0
 800e4fc:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 800e500:	49a6      	ldr	r1, [pc, #664]	@ (800e79c <__ssvfiscanf_r+0x2ac>)
 800e502:	91a0      	str	r1, [sp, #640]	@ 0x280
 800e504:	f10d 0804 	add.w	r8, sp, #4
 800e508:	49a5      	ldr	r1, [pc, #660]	@ (800e7a0 <__ssvfiscanf_r+0x2b0>)
 800e50a:	4fa6      	ldr	r7, [pc, #664]	@ (800e7a4 <__ssvfiscanf_r+0x2b4>)
 800e50c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 800e510:	4606      	mov	r6, r0
 800e512:	91a1      	str	r1, [sp, #644]	@ 0x284
 800e514:	9300      	str	r3, [sp, #0]
 800e516:	f892 9000 	ldrb.w	r9, [r2]
 800e51a:	f1b9 0f00 	cmp.w	r9, #0
 800e51e:	f000 8158 	beq.w	800e7d2 <__ssvfiscanf_r+0x2e2>
 800e522:	f817 3009 	ldrb.w	r3, [r7, r9]
 800e526:	f013 0308 	ands.w	r3, r3, #8
 800e52a:	f102 0501 	add.w	r5, r2, #1
 800e52e:	d019      	beq.n	800e564 <__ssvfiscanf_r+0x74>
 800e530:	6863      	ldr	r3, [r4, #4]
 800e532:	2b00      	cmp	r3, #0
 800e534:	dd0f      	ble.n	800e556 <__ssvfiscanf_r+0x66>
 800e536:	6823      	ldr	r3, [r4, #0]
 800e538:	781a      	ldrb	r2, [r3, #0]
 800e53a:	5cba      	ldrb	r2, [r7, r2]
 800e53c:	0712      	lsls	r2, r2, #28
 800e53e:	d401      	bmi.n	800e544 <__ssvfiscanf_r+0x54>
 800e540:	462a      	mov	r2, r5
 800e542:	e7e8      	b.n	800e516 <__ssvfiscanf_r+0x26>
 800e544:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e546:	3201      	adds	r2, #1
 800e548:	9245      	str	r2, [sp, #276]	@ 0x114
 800e54a:	6862      	ldr	r2, [r4, #4]
 800e54c:	3301      	adds	r3, #1
 800e54e:	3a01      	subs	r2, #1
 800e550:	6062      	str	r2, [r4, #4]
 800e552:	6023      	str	r3, [r4, #0]
 800e554:	e7ec      	b.n	800e530 <__ssvfiscanf_r+0x40>
 800e556:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e558:	4621      	mov	r1, r4
 800e55a:	4630      	mov	r0, r6
 800e55c:	4798      	blx	r3
 800e55e:	2800      	cmp	r0, #0
 800e560:	d0e9      	beq.n	800e536 <__ssvfiscanf_r+0x46>
 800e562:	e7ed      	b.n	800e540 <__ssvfiscanf_r+0x50>
 800e564:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 800e568:	f040 8085 	bne.w	800e676 <__ssvfiscanf_r+0x186>
 800e56c:	9341      	str	r3, [sp, #260]	@ 0x104
 800e56e:	9343      	str	r3, [sp, #268]	@ 0x10c
 800e570:	7853      	ldrb	r3, [r2, #1]
 800e572:	2b2a      	cmp	r3, #42	@ 0x2a
 800e574:	bf02      	ittt	eq
 800e576:	2310      	moveq	r3, #16
 800e578:	1c95      	addeq	r5, r2, #2
 800e57a:	9341      	streq	r3, [sp, #260]	@ 0x104
 800e57c:	220a      	movs	r2, #10
 800e57e:	46aa      	mov	sl, r5
 800e580:	f81a 1b01 	ldrb.w	r1, [sl], #1
 800e584:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 800e588:	2b09      	cmp	r3, #9
 800e58a:	d91e      	bls.n	800e5ca <__ssvfiscanf_r+0xda>
 800e58c:	f8df b218 	ldr.w	fp, [pc, #536]	@ 800e7a8 <__ssvfiscanf_r+0x2b8>
 800e590:	2203      	movs	r2, #3
 800e592:	4658      	mov	r0, fp
 800e594:	f7f1 fe1c 	bl	80001d0 <memchr>
 800e598:	b138      	cbz	r0, 800e5aa <__ssvfiscanf_r+0xba>
 800e59a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e59c:	eba0 000b 	sub.w	r0, r0, fp
 800e5a0:	2301      	movs	r3, #1
 800e5a2:	4083      	lsls	r3, r0
 800e5a4:	4313      	orrs	r3, r2
 800e5a6:	9341      	str	r3, [sp, #260]	@ 0x104
 800e5a8:	4655      	mov	r5, sl
 800e5aa:	f815 3b01 	ldrb.w	r3, [r5], #1
 800e5ae:	2b78      	cmp	r3, #120	@ 0x78
 800e5b0:	d806      	bhi.n	800e5c0 <__ssvfiscanf_r+0xd0>
 800e5b2:	2b57      	cmp	r3, #87	@ 0x57
 800e5b4:	d810      	bhi.n	800e5d8 <__ssvfiscanf_r+0xe8>
 800e5b6:	2b25      	cmp	r3, #37	@ 0x25
 800e5b8:	d05d      	beq.n	800e676 <__ssvfiscanf_r+0x186>
 800e5ba:	d857      	bhi.n	800e66c <__ssvfiscanf_r+0x17c>
 800e5bc:	2b00      	cmp	r3, #0
 800e5be:	d075      	beq.n	800e6ac <__ssvfiscanf_r+0x1bc>
 800e5c0:	2303      	movs	r3, #3
 800e5c2:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e5c4:	230a      	movs	r3, #10
 800e5c6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e5c8:	e088      	b.n	800e6dc <__ssvfiscanf_r+0x1ec>
 800e5ca:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 800e5cc:	fb02 1103 	mla	r1, r2, r3, r1
 800e5d0:	3930      	subs	r1, #48	@ 0x30
 800e5d2:	9143      	str	r1, [sp, #268]	@ 0x10c
 800e5d4:	4655      	mov	r5, sl
 800e5d6:	e7d2      	b.n	800e57e <__ssvfiscanf_r+0x8e>
 800e5d8:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 800e5dc:	2a20      	cmp	r2, #32
 800e5de:	d8ef      	bhi.n	800e5c0 <__ssvfiscanf_r+0xd0>
 800e5e0:	a101      	add	r1, pc, #4	@ (adr r1, 800e5e8 <__ssvfiscanf_r+0xf8>)
 800e5e2:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800e5e6:	bf00      	nop
 800e5e8:	0800e6bb 	.word	0x0800e6bb
 800e5ec:	0800e5c1 	.word	0x0800e5c1
 800e5f0:	0800e5c1 	.word	0x0800e5c1
 800e5f4:	0800e715 	.word	0x0800e715
 800e5f8:	0800e5c1 	.word	0x0800e5c1
 800e5fc:	0800e5c1 	.word	0x0800e5c1
 800e600:	0800e5c1 	.word	0x0800e5c1
 800e604:	0800e5c1 	.word	0x0800e5c1
 800e608:	0800e5c1 	.word	0x0800e5c1
 800e60c:	0800e5c1 	.word	0x0800e5c1
 800e610:	0800e5c1 	.word	0x0800e5c1
 800e614:	0800e72b 	.word	0x0800e72b
 800e618:	0800e711 	.word	0x0800e711
 800e61c:	0800e673 	.word	0x0800e673
 800e620:	0800e673 	.word	0x0800e673
 800e624:	0800e673 	.word	0x0800e673
 800e628:	0800e5c1 	.word	0x0800e5c1
 800e62c:	0800e6cd 	.word	0x0800e6cd
 800e630:	0800e5c1 	.word	0x0800e5c1
 800e634:	0800e5c1 	.word	0x0800e5c1
 800e638:	0800e5c1 	.word	0x0800e5c1
 800e63c:	0800e5c1 	.word	0x0800e5c1
 800e640:	0800e73b 	.word	0x0800e73b
 800e644:	0800e6d5 	.word	0x0800e6d5
 800e648:	0800e6b3 	.word	0x0800e6b3
 800e64c:	0800e5c1 	.word	0x0800e5c1
 800e650:	0800e5c1 	.word	0x0800e5c1
 800e654:	0800e737 	.word	0x0800e737
 800e658:	0800e5c1 	.word	0x0800e5c1
 800e65c:	0800e711 	.word	0x0800e711
 800e660:	0800e5c1 	.word	0x0800e5c1
 800e664:	0800e5c1 	.word	0x0800e5c1
 800e668:	0800e6bb 	.word	0x0800e6bb
 800e66c:	3b45      	subs	r3, #69	@ 0x45
 800e66e:	2b02      	cmp	r3, #2
 800e670:	d8a6      	bhi.n	800e5c0 <__ssvfiscanf_r+0xd0>
 800e672:	2305      	movs	r3, #5
 800e674:	e031      	b.n	800e6da <__ssvfiscanf_r+0x1ea>
 800e676:	6863      	ldr	r3, [r4, #4]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	dd0d      	ble.n	800e698 <__ssvfiscanf_r+0x1a8>
 800e67c:	6823      	ldr	r3, [r4, #0]
 800e67e:	781a      	ldrb	r2, [r3, #0]
 800e680:	454a      	cmp	r2, r9
 800e682:	f040 80a6 	bne.w	800e7d2 <__ssvfiscanf_r+0x2e2>
 800e686:	3301      	adds	r3, #1
 800e688:	6862      	ldr	r2, [r4, #4]
 800e68a:	6023      	str	r3, [r4, #0]
 800e68c:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 800e68e:	3a01      	subs	r2, #1
 800e690:	3301      	adds	r3, #1
 800e692:	6062      	str	r2, [r4, #4]
 800e694:	9345      	str	r3, [sp, #276]	@ 0x114
 800e696:	e753      	b.n	800e540 <__ssvfiscanf_r+0x50>
 800e698:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e69a:	4621      	mov	r1, r4
 800e69c:	4630      	mov	r0, r6
 800e69e:	4798      	blx	r3
 800e6a0:	2800      	cmp	r0, #0
 800e6a2:	d0eb      	beq.n	800e67c <__ssvfiscanf_r+0x18c>
 800e6a4:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e6a6:	2800      	cmp	r0, #0
 800e6a8:	f040 808b 	bne.w	800e7c2 <__ssvfiscanf_r+0x2d2>
 800e6ac:	f04f 30ff 	mov.w	r0, #4294967295
 800e6b0:	e08b      	b.n	800e7ca <__ssvfiscanf_r+0x2da>
 800e6b2:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e6b4:	f042 0220 	orr.w	r2, r2, #32
 800e6b8:	9241      	str	r2, [sp, #260]	@ 0x104
 800e6ba:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 800e6bc:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e6c0:	9241      	str	r2, [sp, #260]	@ 0x104
 800e6c2:	2210      	movs	r2, #16
 800e6c4:	2b6e      	cmp	r3, #110	@ 0x6e
 800e6c6:	9242      	str	r2, [sp, #264]	@ 0x108
 800e6c8:	d902      	bls.n	800e6d0 <__ssvfiscanf_r+0x1e0>
 800e6ca:	e005      	b.n	800e6d8 <__ssvfiscanf_r+0x1e8>
 800e6cc:	2300      	movs	r3, #0
 800e6ce:	9342      	str	r3, [sp, #264]	@ 0x108
 800e6d0:	2303      	movs	r3, #3
 800e6d2:	e002      	b.n	800e6da <__ssvfiscanf_r+0x1ea>
 800e6d4:	2308      	movs	r3, #8
 800e6d6:	9342      	str	r3, [sp, #264]	@ 0x108
 800e6d8:	2304      	movs	r3, #4
 800e6da:	9347      	str	r3, [sp, #284]	@ 0x11c
 800e6dc:	6863      	ldr	r3, [r4, #4]
 800e6de:	2b00      	cmp	r3, #0
 800e6e0:	dd39      	ble.n	800e756 <__ssvfiscanf_r+0x266>
 800e6e2:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e6e4:	0659      	lsls	r1, r3, #25
 800e6e6:	d404      	bmi.n	800e6f2 <__ssvfiscanf_r+0x202>
 800e6e8:	6823      	ldr	r3, [r4, #0]
 800e6ea:	781a      	ldrb	r2, [r3, #0]
 800e6ec:	5cba      	ldrb	r2, [r7, r2]
 800e6ee:	0712      	lsls	r2, r2, #28
 800e6f0:	d438      	bmi.n	800e764 <__ssvfiscanf_r+0x274>
 800e6f2:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 800e6f4:	2b02      	cmp	r3, #2
 800e6f6:	dc47      	bgt.n	800e788 <__ssvfiscanf_r+0x298>
 800e6f8:	466b      	mov	r3, sp
 800e6fa:	4622      	mov	r2, r4
 800e6fc:	a941      	add	r1, sp, #260	@ 0x104
 800e6fe:	4630      	mov	r0, r6
 800e700:	f000 f86c 	bl	800e7dc <_scanf_chars>
 800e704:	2801      	cmp	r0, #1
 800e706:	d064      	beq.n	800e7d2 <__ssvfiscanf_r+0x2e2>
 800e708:	2802      	cmp	r0, #2
 800e70a:	f47f af19 	bne.w	800e540 <__ssvfiscanf_r+0x50>
 800e70e:	e7c9      	b.n	800e6a4 <__ssvfiscanf_r+0x1b4>
 800e710:	220a      	movs	r2, #10
 800e712:	e7d7      	b.n	800e6c4 <__ssvfiscanf_r+0x1d4>
 800e714:	4629      	mov	r1, r5
 800e716:	4640      	mov	r0, r8
 800e718:	f000 fa5a 	bl	800ebd0 <__sccl>
 800e71c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e71e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e722:	9341      	str	r3, [sp, #260]	@ 0x104
 800e724:	4605      	mov	r5, r0
 800e726:	2301      	movs	r3, #1
 800e728:	e7d7      	b.n	800e6da <__ssvfiscanf_r+0x1ea>
 800e72a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 800e72c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e730:	9341      	str	r3, [sp, #260]	@ 0x104
 800e732:	2300      	movs	r3, #0
 800e734:	e7d1      	b.n	800e6da <__ssvfiscanf_r+0x1ea>
 800e736:	2302      	movs	r3, #2
 800e738:	e7cf      	b.n	800e6da <__ssvfiscanf_r+0x1ea>
 800e73a:	9841      	ldr	r0, [sp, #260]	@ 0x104
 800e73c:	06c3      	lsls	r3, r0, #27
 800e73e:	f53f aeff 	bmi.w	800e540 <__ssvfiscanf_r+0x50>
 800e742:	9b00      	ldr	r3, [sp, #0]
 800e744:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e746:	1d19      	adds	r1, r3, #4
 800e748:	9100      	str	r1, [sp, #0]
 800e74a:	681b      	ldr	r3, [r3, #0]
 800e74c:	07c0      	lsls	r0, r0, #31
 800e74e:	bf4c      	ite	mi
 800e750:	801a      	strhmi	r2, [r3, #0]
 800e752:	601a      	strpl	r2, [r3, #0]
 800e754:	e6f4      	b.n	800e540 <__ssvfiscanf_r+0x50>
 800e756:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e758:	4621      	mov	r1, r4
 800e75a:	4630      	mov	r0, r6
 800e75c:	4798      	blx	r3
 800e75e:	2800      	cmp	r0, #0
 800e760:	d0bf      	beq.n	800e6e2 <__ssvfiscanf_r+0x1f2>
 800e762:	e79f      	b.n	800e6a4 <__ssvfiscanf_r+0x1b4>
 800e764:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 800e766:	3201      	adds	r2, #1
 800e768:	9245      	str	r2, [sp, #276]	@ 0x114
 800e76a:	6862      	ldr	r2, [r4, #4]
 800e76c:	3a01      	subs	r2, #1
 800e76e:	2a00      	cmp	r2, #0
 800e770:	6062      	str	r2, [r4, #4]
 800e772:	dd02      	ble.n	800e77a <__ssvfiscanf_r+0x28a>
 800e774:	3301      	adds	r3, #1
 800e776:	6023      	str	r3, [r4, #0]
 800e778:	e7b6      	b.n	800e6e8 <__ssvfiscanf_r+0x1f8>
 800e77a:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 800e77c:	4621      	mov	r1, r4
 800e77e:	4630      	mov	r0, r6
 800e780:	4798      	blx	r3
 800e782:	2800      	cmp	r0, #0
 800e784:	d0b0      	beq.n	800e6e8 <__ssvfiscanf_r+0x1f8>
 800e786:	e78d      	b.n	800e6a4 <__ssvfiscanf_r+0x1b4>
 800e788:	2b04      	cmp	r3, #4
 800e78a:	dc0f      	bgt.n	800e7ac <__ssvfiscanf_r+0x2bc>
 800e78c:	466b      	mov	r3, sp
 800e78e:	4622      	mov	r2, r4
 800e790:	a941      	add	r1, sp, #260	@ 0x104
 800e792:	4630      	mov	r0, r6
 800e794:	f000 f87c 	bl	800e890 <_scanf_i>
 800e798:	e7b4      	b.n	800e704 <__ssvfiscanf_r+0x214>
 800e79a:	bf00      	nop
 800e79c:	0800e43d 	.word	0x0800e43d
 800e7a0:	0800e4b7 	.word	0x0800e4b7
 800e7a4:	08010491 	.word	0x08010491
 800e7a8:	08010275 	.word	0x08010275
 800e7ac:	4b0a      	ldr	r3, [pc, #40]	@ (800e7d8 <__ssvfiscanf_r+0x2e8>)
 800e7ae:	2b00      	cmp	r3, #0
 800e7b0:	f43f aec6 	beq.w	800e540 <__ssvfiscanf_r+0x50>
 800e7b4:	466b      	mov	r3, sp
 800e7b6:	4622      	mov	r2, r4
 800e7b8:	a941      	add	r1, sp, #260	@ 0x104
 800e7ba:	4630      	mov	r0, r6
 800e7bc:	f7fc fe68 	bl	800b490 <_scanf_float>
 800e7c0:	e7a0      	b.n	800e704 <__ssvfiscanf_r+0x214>
 800e7c2:	89a3      	ldrh	r3, [r4, #12]
 800e7c4:	065b      	lsls	r3, r3, #25
 800e7c6:	f53f af71 	bmi.w	800e6ac <__ssvfiscanf_r+0x1bc>
 800e7ca:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 800e7ce:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800e7d2:	9844      	ldr	r0, [sp, #272]	@ 0x110
 800e7d4:	e7f9      	b.n	800e7ca <__ssvfiscanf_r+0x2da>
 800e7d6:	bf00      	nop
 800e7d8:	0800b491 	.word	0x0800b491

0800e7dc <_scanf_chars>:
 800e7dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800e7e0:	4615      	mov	r5, r2
 800e7e2:	688a      	ldr	r2, [r1, #8]
 800e7e4:	4680      	mov	r8, r0
 800e7e6:	460c      	mov	r4, r1
 800e7e8:	b932      	cbnz	r2, 800e7f8 <_scanf_chars+0x1c>
 800e7ea:	698a      	ldr	r2, [r1, #24]
 800e7ec:	2a00      	cmp	r2, #0
 800e7ee:	bf14      	ite	ne
 800e7f0:	f04f 32ff 	movne.w	r2, #4294967295
 800e7f4:	2201      	moveq	r2, #1
 800e7f6:	608a      	str	r2, [r1, #8]
 800e7f8:	6822      	ldr	r2, [r4, #0]
 800e7fa:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 800e88c <_scanf_chars+0xb0>
 800e7fe:	06d1      	lsls	r1, r2, #27
 800e800:	bf5f      	itttt	pl
 800e802:	681a      	ldrpl	r2, [r3, #0]
 800e804:	1d11      	addpl	r1, r2, #4
 800e806:	6019      	strpl	r1, [r3, #0]
 800e808:	6816      	ldrpl	r6, [r2, #0]
 800e80a:	2700      	movs	r7, #0
 800e80c:	69a0      	ldr	r0, [r4, #24]
 800e80e:	b188      	cbz	r0, 800e834 <_scanf_chars+0x58>
 800e810:	2801      	cmp	r0, #1
 800e812:	d107      	bne.n	800e824 <_scanf_chars+0x48>
 800e814:	682b      	ldr	r3, [r5, #0]
 800e816:	781a      	ldrb	r2, [r3, #0]
 800e818:	6963      	ldr	r3, [r4, #20]
 800e81a:	5c9b      	ldrb	r3, [r3, r2]
 800e81c:	b953      	cbnz	r3, 800e834 <_scanf_chars+0x58>
 800e81e:	2f00      	cmp	r7, #0
 800e820:	d031      	beq.n	800e886 <_scanf_chars+0xaa>
 800e822:	e022      	b.n	800e86a <_scanf_chars+0x8e>
 800e824:	2802      	cmp	r0, #2
 800e826:	d120      	bne.n	800e86a <_scanf_chars+0x8e>
 800e828:	682b      	ldr	r3, [r5, #0]
 800e82a:	781b      	ldrb	r3, [r3, #0]
 800e82c:	f819 3003 	ldrb.w	r3, [r9, r3]
 800e830:	071b      	lsls	r3, r3, #28
 800e832:	d41a      	bmi.n	800e86a <_scanf_chars+0x8e>
 800e834:	6823      	ldr	r3, [r4, #0]
 800e836:	06da      	lsls	r2, r3, #27
 800e838:	bf5e      	ittt	pl
 800e83a:	682b      	ldrpl	r3, [r5, #0]
 800e83c:	781b      	ldrbpl	r3, [r3, #0]
 800e83e:	f806 3b01 	strbpl.w	r3, [r6], #1
 800e842:	682a      	ldr	r2, [r5, #0]
 800e844:	686b      	ldr	r3, [r5, #4]
 800e846:	3201      	adds	r2, #1
 800e848:	602a      	str	r2, [r5, #0]
 800e84a:	68a2      	ldr	r2, [r4, #8]
 800e84c:	3b01      	subs	r3, #1
 800e84e:	3a01      	subs	r2, #1
 800e850:	606b      	str	r3, [r5, #4]
 800e852:	3701      	adds	r7, #1
 800e854:	60a2      	str	r2, [r4, #8]
 800e856:	b142      	cbz	r2, 800e86a <_scanf_chars+0x8e>
 800e858:	2b00      	cmp	r3, #0
 800e85a:	dcd7      	bgt.n	800e80c <_scanf_chars+0x30>
 800e85c:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e860:	4629      	mov	r1, r5
 800e862:	4640      	mov	r0, r8
 800e864:	4798      	blx	r3
 800e866:	2800      	cmp	r0, #0
 800e868:	d0d0      	beq.n	800e80c <_scanf_chars+0x30>
 800e86a:	6823      	ldr	r3, [r4, #0]
 800e86c:	f013 0310 	ands.w	r3, r3, #16
 800e870:	d105      	bne.n	800e87e <_scanf_chars+0xa2>
 800e872:	68e2      	ldr	r2, [r4, #12]
 800e874:	3201      	adds	r2, #1
 800e876:	60e2      	str	r2, [r4, #12]
 800e878:	69a2      	ldr	r2, [r4, #24]
 800e87a:	b102      	cbz	r2, 800e87e <_scanf_chars+0xa2>
 800e87c:	7033      	strb	r3, [r6, #0]
 800e87e:	6923      	ldr	r3, [r4, #16]
 800e880:	443b      	add	r3, r7
 800e882:	6123      	str	r3, [r4, #16]
 800e884:	2000      	movs	r0, #0
 800e886:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800e88a:	bf00      	nop
 800e88c:	08010491 	.word	0x08010491

0800e890 <_scanf_i>:
 800e890:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800e894:	4698      	mov	r8, r3
 800e896:	4b74      	ldr	r3, [pc, #464]	@ (800ea68 <_scanf_i+0x1d8>)
 800e898:	460c      	mov	r4, r1
 800e89a:	4682      	mov	sl, r0
 800e89c:	4616      	mov	r6, r2
 800e89e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 800e8a2:	b087      	sub	sp, #28
 800e8a4:	ab03      	add	r3, sp, #12
 800e8a6:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 800e8aa:	4b70      	ldr	r3, [pc, #448]	@ (800ea6c <_scanf_i+0x1dc>)
 800e8ac:	69a1      	ldr	r1, [r4, #24]
 800e8ae:	4a70      	ldr	r2, [pc, #448]	@ (800ea70 <_scanf_i+0x1e0>)
 800e8b0:	2903      	cmp	r1, #3
 800e8b2:	bf08      	it	eq
 800e8b4:	461a      	moveq	r2, r3
 800e8b6:	68a3      	ldr	r3, [r4, #8]
 800e8b8:	9201      	str	r2, [sp, #4]
 800e8ba:	1e5a      	subs	r2, r3, #1
 800e8bc:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800e8c0:	bf88      	it	hi
 800e8c2:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800e8c6:	4627      	mov	r7, r4
 800e8c8:	bf82      	ittt	hi
 800e8ca:	eb03 0905 	addhi.w	r9, r3, r5
 800e8ce:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800e8d2:	60a3      	strhi	r3, [r4, #8]
 800e8d4:	f857 3b1c 	ldr.w	r3, [r7], #28
 800e8d8:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 800e8dc:	bf98      	it	ls
 800e8de:	f04f 0900 	movls.w	r9, #0
 800e8e2:	6023      	str	r3, [r4, #0]
 800e8e4:	463d      	mov	r5, r7
 800e8e6:	f04f 0b00 	mov.w	fp, #0
 800e8ea:	6831      	ldr	r1, [r6, #0]
 800e8ec:	ab03      	add	r3, sp, #12
 800e8ee:	7809      	ldrb	r1, [r1, #0]
 800e8f0:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 800e8f4:	2202      	movs	r2, #2
 800e8f6:	f7f1 fc6b 	bl	80001d0 <memchr>
 800e8fa:	b328      	cbz	r0, 800e948 <_scanf_i+0xb8>
 800e8fc:	f1bb 0f01 	cmp.w	fp, #1
 800e900:	d159      	bne.n	800e9b6 <_scanf_i+0x126>
 800e902:	6862      	ldr	r2, [r4, #4]
 800e904:	b92a      	cbnz	r2, 800e912 <_scanf_i+0x82>
 800e906:	6822      	ldr	r2, [r4, #0]
 800e908:	2108      	movs	r1, #8
 800e90a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800e90e:	6061      	str	r1, [r4, #4]
 800e910:	6022      	str	r2, [r4, #0]
 800e912:	6822      	ldr	r2, [r4, #0]
 800e914:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 800e918:	6022      	str	r2, [r4, #0]
 800e91a:	68a2      	ldr	r2, [r4, #8]
 800e91c:	1e51      	subs	r1, r2, #1
 800e91e:	60a1      	str	r1, [r4, #8]
 800e920:	b192      	cbz	r2, 800e948 <_scanf_i+0xb8>
 800e922:	6832      	ldr	r2, [r6, #0]
 800e924:	1c51      	adds	r1, r2, #1
 800e926:	6031      	str	r1, [r6, #0]
 800e928:	7812      	ldrb	r2, [r2, #0]
 800e92a:	f805 2b01 	strb.w	r2, [r5], #1
 800e92e:	6872      	ldr	r2, [r6, #4]
 800e930:	3a01      	subs	r2, #1
 800e932:	2a00      	cmp	r2, #0
 800e934:	6072      	str	r2, [r6, #4]
 800e936:	dc07      	bgt.n	800e948 <_scanf_i+0xb8>
 800e938:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 800e93c:	4631      	mov	r1, r6
 800e93e:	4650      	mov	r0, sl
 800e940:	4790      	blx	r2
 800e942:	2800      	cmp	r0, #0
 800e944:	f040 8085 	bne.w	800ea52 <_scanf_i+0x1c2>
 800e948:	f10b 0b01 	add.w	fp, fp, #1
 800e94c:	f1bb 0f03 	cmp.w	fp, #3
 800e950:	d1cb      	bne.n	800e8ea <_scanf_i+0x5a>
 800e952:	6863      	ldr	r3, [r4, #4]
 800e954:	b90b      	cbnz	r3, 800e95a <_scanf_i+0xca>
 800e956:	230a      	movs	r3, #10
 800e958:	6063      	str	r3, [r4, #4]
 800e95a:	6863      	ldr	r3, [r4, #4]
 800e95c:	4945      	ldr	r1, [pc, #276]	@ (800ea74 <_scanf_i+0x1e4>)
 800e95e:	6960      	ldr	r0, [r4, #20]
 800e960:	1ac9      	subs	r1, r1, r3
 800e962:	f000 f935 	bl	800ebd0 <__sccl>
 800e966:	f04f 0b00 	mov.w	fp, #0
 800e96a:	68a3      	ldr	r3, [r4, #8]
 800e96c:	6822      	ldr	r2, [r4, #0]
 800e96e:	2b00      	cmp	r3, #0
 800e970:	d03d      	beq.n	800e9ee <_scanf_i+0x15e>
 800e972:	6831      	ldr	r1, [r6, #0]
 800e974:	6960      	ldr	r0, [r4, #20]
 800e976:	f891 c000 	ldrb.w	ip, [r1]
 800e97a:	f810 000c 	ldrb.w	r0, [r0, ip]
 800e97e:	2800      	cmp	r0, #0
 800e980:	d035      	beq.n	800e9ee <_scanf_i+0x15e>
 800e982:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 800e986:	d124      	bne.n	800e9d2 <_scanf_i+0x142>
 800e988:	0510      	lsls	r0, r2, #20
 800e98a:	d522      	bpl.n	800e9d2 <_scanf_i+0x142>
 800e98c:	f10b 0b01 	add.w	fp, fp, #1
 800e990:	f1b9 0f00 	cmp.w	r9, #0
 800e994:	d003      	beq.n	800e99e <_scanf_i+0x10e>
 800e996:	3301      	adds	r3, #1
 800e998:	f109 39ff 	add.w	r9, r9, #4294967295
 800e99c:	60a3      	str	r3, [r4, #8]
 800e99e:	6873      	ldr	r3, [r6, #4]
 800e9a0:	3b01      	subs	r3, #1
 800e9a2:	2b00      	cmp	r3, #0
 800e9a4:	6073      	str	r3, [r6, #4]
 800e9a6:	dd1b      	ble.n	800e9e0 <_scanf_i+0x150>
 800e9a8:	6833      	ldr	r3, [r6, #0]
 800e9aa:	3301      	adds	r3, #1
 800e9ac:	6033      	str	r3, [r6, #0]
 800e9ae:	68a3      	ldr	r3, [r4, #8]
 800e9b0:	3b01      	subs	r3, #1
 800e9b2:	60a3      	str	r3, [r4, #8]
 800e9b4:	e7d9      	b.n	800e96a <_scanf_i+0xda>
 800e9b6:	f1bb 0f02 	cmp.w	fp, #2
 800e9ba:	d1ae      	bne.n	800e91a <_scanf_i+0x8a>
 800e9bc:	6822      	ldr	r2, [r4, #0]
 800e9be:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 800e9c2:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 800e9c6:	d1c4      	bne.n	800e952 <_scanf_i+0xc2>
 800e9c8:	2110      	movs	r1, #16
 800e9ca:	6061      	str	r1, [r4, #4]
 800e9cc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800e9d0:	e7a2      	b.n	800e918 <_scanf_i+0x88>
 800e9d2:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 800e9d6:	6022      	str	r2, [r4, #0]
 800e9d8:	780b      	ldrb	r3, [r1, #0]
 800e9da:	f805 3b01 	strb.w	r3, [r5], #1
 800e9de:	e7de      	b.n	800e99e <_scanf_i+0x10e>
 800e9e0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800e9e4:	4631      	mov	r1, r6
 800e9e6:	4650      	mov	r0, sl
 800e9e8:	4798      	blx	r3
 800e9ea:	2800      	cmp	r0, #0
 800e9ec:	d0df      	beq.n	800e9ae <_scanf_i+0x11e>
 800e9ee:	6823      	ldr	r3, [r4, #0]
 800e9f0:	05d9      	lsls	r1, r3, #23
 800e9f2:	d50d      	bpl.n	800ea10 <_scanf_i+0x180>
 800e9f4:	42bd      	cmp	r5, r7
 800e9f6:	d909      	bls.n	800ea0c <_scanf_i+0x17c>
 800e9f8:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 800e9fc:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800ea00:	4632      	mov	r2, r6
 800ea02:	4650      	mov	r0, sl
 800ea04:	4798      	blx	r3
 800ea06:	f105 39ff 	add.w	r9, r5, #4294967295
 800ea0a:	464d      	mov	r5, r9
 800ea0c:	42bd      	cmp	r5, r7
 800ea0e:	d028      	beq.n	800ea62 <_scanf_i+0x1d2>
 800ea10:	6822      	ldr	r2, [r4, #0]
 800ea12:	f012 0210 	ands.w	r2, r2, #16
 800ea16:	d113      	bne.n	800ea40 <_scanf_i+0x1b0>
 800ea18:	702a      	strb	r2, [r5, #0]
 800ea1a:	6863      	ldr	r3, [r4, #4]
 800ea1c:	9e01      	ldr	r6, [sp, #4]
 800ea1e:	4639      	mov	r1, r7
 800ea20:	4650      	mov	r0, sl
 800ea22:	47b0      	blx	r6
 800ea24:	f8d8 3000 	ldr.w	r3, [r8]
 800ea28:	6821      	ldr	r1, [r4, #0]
 800ea2a:	1d1a      	adds	r2, r3, #4
 800ea2c:	f8c8 2000 	str.w	r2, [r8]
 800ea30:	f011 0f20 	tst.w	r1, #32
 800ea34:	681b      	ldr	r3, [r3, #0]
 800ea36:	d00f      	beq.n	800ea58 <_scanf_i+0x1c8>
 800ea38:	6018      	str	r0, [r3, #0]
 800ea3a:	68e3      	ldr	r3, [r4, #12]
 800ea3c:	3301      	adds	r3, #1
 800ea3e:	60e3      	str	r3, [r4, #12]
 800ea40:	6923      	ldr	r3, [r4, #16]
 800ea42:	1bed      	subs	r5, r5, r7
 800ea44:	445d      	add	r5, fp
 800ea46:	442b      	add	r3, r5
 800ea48:	6123      	str	r3, [r4, #16]
 800ea4a:	2000      	movs	r0, #0
 800ea4c:	b007      	add	sp, #28
 800ea4e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ea52:	f04f 0b00 	mov.w	fp, #0
 800ea56:	e7ca      	b.n	800e9ee <_scanf_i+0x15e>
 800ea58:	07ca      	lsls	r2, r1, #31
 800ea5a:	bf4c      	ite	mi
 800ea5c:	8018      	strhmi	r0, [r3, #0]
 800ea5e:	6018      	strpl	r0, [r3, #0]
 800ea60:	e7eb      	b.n	800ea3a <_scanf_i+0x1aa>
 800ea62:	2001      	movs	r0, #1
 800ea64:	e7f2      	b.n	800ea4c <_scanf_i+0x1bc>
 800ea66:	bf00      	nop
 800ea68:	0801012c 	.word	0x0801012c
 800ea6c:	0800e189 	.word	0x0800e189
 800ea70:	0800f575 	.word	0x0800f575
 800ea74:	08010290 	.word	0x08010290

0800ea78 <__sflush_r>:
 800ea78:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800ea7c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ea80:	0716      	lsls	r6, r2, #28
 800ea82:	4605      	mov	r5, r0
 800ea84:	460c      	mov	r4, r1
 800ea86:	d454      	bmi.n	800eb32 <__sflush_r+0xba>
 800ea88:	684b      	ldr	r3, [r1, #4]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	dc02      	bgt.n	800ea94 <__sflush_r+0x1c>
 800ea8e:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800ea90:	2b00      	cmp	r3, #0
 800ea92:	dd48      	ble.n	800eb26 <__sflush_r+0xae>
 800ea94:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800ea96:	2e00      	cmp	r6, #0
 800ea98:	d045      	beq.n	800eb26 <__sflush_r+0xae>
 800ea9a:	2300      	movs	r3, #0
 800ea9c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800eaa0:	682f      	ldr	r7, [r5, #0]
 800eaa2:	6a21      	ldr	r1, [r4, #32]
 800eaa4:	602b      	str	r3, [r5, #0]
 800eaa6:	d030      	beq.n	800eb0a <__sflush_r+0x92>
 800eaa8:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800eaaa:	89a3      	ldrh	r3, [r4, #12]
 800eaac:	0759      	lsls	r1, r3, #29
 800eaae:	d505      	bpl.n	800eabc <__sflush_r+0x44>
 800eab0:	6863      	ldr	r3, [r4, #4]
 800eab2:	1ad2      	subs	r2, r2, r3
 800eab4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800eab6:	b10b      	cbz	r3, 800eabc <__sflush_r+0x44>
 800eab8:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800eaba:	1ad2      	subs	r2, r2, r3
 800eabc:	2300      	movs	r3, #0
 800eabe:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800eac0:	6a21      	ldr	r1, [r4, #32]
 800eac2:	4628      	mov	r0, r5
 800eac4:	47b0      	blx	r6
 800eac6:	1c43      	adds	r3, r0, #1
 800eac8:	89a3      	ldrh	r3, [r4, #12]
 800eaca:	d106      	bne.n	800eada <__sflush_r+0x62>
 800eacc:	6829      	ldr	r1, [r5, #0]
 800eace:	291d      	cmp	r1, #29
 800ead0:	d82b      	bhi.n	800eb2a <__sflush_r+0xb2>
 800ead2:	4a2a      	ldr	r2, [pc, #168]	@ (800eb7c <__sflush_r+0x104>)
 800ead4:	40ca      	lsrs	r2, r1
 800ead6:	07d6      	lsls	r6, r2, #31
 800ead8:	d527      	bpl.n	800eb2a <__sflush_r+0xb2>
 800eada:	2200      	movs	r2, #0
 800eadc:	6062      	str	r2, [r4, #4]
 800eade:	04d9      	lsls	r1, r3, #19
 800eae0:	6922      	ldr	r2, [r4, #16]
 800eae2:	6022      	str	r2, [r4, #0]
 800eae4:	d504      	bpl.n	800eaf0 <__sflush_r+0x78>
 800eae6:	1c42      	adds	r2, r0, #1
 800eae8:	d101      	bne.n	800eaee <__sflush_r+0x76>
 800eaea:	682b      	ldr	r3, [r5, #0]
 800eaec:	b903      	cbnz	r3, 800eaf0 <__sflush_r+0x78>
 800eaee:	6560      	str	r0, [r4, #84]	@ 0x54
 800eaf0:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800eaf2:	602f      	str	r7, [r5, #0]
 800eaf4:	b1b9      	cbz	r1, 800eb26 <__sflush_r+0xae>
 800eaf6:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800eafa:	4299      	cmp	r1, r3
 800eafc:	d002      	beq.n	800eb04 <__sflush_r+0x8c>
 800eafe:	4628      	mov	r0, r5
 800eb00:	f7fd ff16 	bl	800c930 <_free_r>
 800eb04:	2300      	movs	r3, #0
 800eb06:	6363      	str	r3, [r4, #52]	@ 0x34
 800eb08:	e00d      	b.n	800eb26 <__sflush_r+0xae>
 800eb0a:	2301      	movs	r3, #1
 800eb0c:	4628      	mov	r0, r5
 800eb0e:	47b0      	blx	r6
 800eb10:	4602      	mov	r2, r0
 800eb12:	1c50      	adds	r0, r2, #1
 800eb14:	d1c9      	bne.n	800eaaa <__sflush_r+0x32>
 800eb16:	682b      	ldr	r3, [r5, #0]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d0c6      	beq.n	800eaaa <__sflush_r+0x32>
 800eb1c:	2b1d      	cmp	r3, #29
 800eb1e:	d001      	beq.n	800eb24 <__sflush_r+0xac>
 800eb20:	2b16      	cmp	r3, #22
 800eb22:	d11e      	bne.n	800eb62 <__sflush_r+0xea>
 800eb24:	602f      	str	r7, [r5, #0]
 800eb26:	2000      	movs	r0, #0
 800eb28:	e022      	b.n	800eb70 <__sflush_r+0xf8>
 800eb2a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb2e:	b21b      	sxth	r3, r3
 800eb30:	e01b      	b.n	800eb6a <__sflush_r+0xf2>
 800eb32:	690f      	ldr	r7, [r1, #16]
 800eb34:	2f00      	cmp	r7, #0
 800eb36:	d0f6      	beq.n	800eb26 <__sflush_r+0xae>
 800eb38:	0793      	lsls	r3, r2, #30
 800eb3a:	680e      	ldr	r6, [r1, #0]
 800eb3c:	bf08      	it	eq
 800eb3e:	694b      	ldreq	r3, [r1, #20]
 800eb40:	600f      	str	r7, [r1, #0]
 800eb42:	bf18      	it	ne
 800eb44:	2300      	movne	r3, #0
 800eb46:	eba6 0807 	sub.w	r8, r6, r7
 800eb4a:	608b      	str	r3, [r1, #8]
 800eb4c:	f1b8 0f00 	cmp.w	r8, #0
 800eb50:	dde9      	ble.n	800eb26 <__sflush_r+0xae>
 800eb52:	6a21      	ldr	r1, [r4, #32]
 800eb54:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800eb56:	4643      	mov	r3, r8
 800eb58:	463a      	mov	r2, r7
 800eb5a:	4628      	mov	r0, r5
 800eb5c:	47b0      	blx	r6
 800eb5e:	2800      	cmp	r0, #0
 800eb60:	dc08      	bgt.n	800eb74 <__sflush_r+0xfc>
 800eb62:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb66:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800eb6a:	81a3      	strh	r3, [r4, #12]
 800eb6c:	f04f 30ff 	mov.w	r0, #4294967295
 800eb70:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800eb74:	4407      	add	r7, r0
 800eb76:	eba8 0800 	sub.w	r8, r8, r0
 800eb7a:	e7e7      	b.n	800eb4c <__sflush_r+0xd4>
 800eb7c:	20400001 	.word	0x20400001

0800eb80 <_fflush_r>:
 800eb80:	b538      	push	{r3, r4, r5, lr}
 800eb82:	690b      	ldr	r3, [r1, #16]
 800eb84:	4605      	mov	r5, r0
 800eb86:	460c      	mov	r4, r1
 800eb88:	b913      	cbnz	r3, 800eb90 <_fflush_r+0x10>
 800eb8a:	2500      	movs	r5, #0
 800eb8c:	4628      	mov	r0, r5
 800eb8e:	bd38      	pop	{r3, r4, r5, pc}
 800eb90:	b118      	cbz	r0, 800eb9a <_fflush_r+0x1a>
 800eb92:	6a03      	ldr	r3, [r0, #32]
 800eb94:	b90b      	cbnz	r3, 800eb9a <_fflush_r+0x1a>
 800eb96:	f7fc ff15 	bl	800b9c4 <__sinit>
 800eb9a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800eb9e:	2b00      	cmp	r3, #0
 800eba0:	d0f3      	beq.n	800eb8a <_fflush_r+0xa>
 800eba2:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800eba4:	07d0      	lsls	r0, r2, #31
 800eba6:	d404      	bmi.n	800ebb2 <_fflush_r+0x32>
 800eba8:	0599      	lsls	r1, r3, #22
 800ebaa:	d402      	bmi.n	800ebb2 <_fflush_r+0x32>
 800ebac:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebae:	f7fd f850 	bl	800bc52 <__retarget_lock_acquire_recursive>
 800ebb2:	4628      	mov	r0, r5
 800ebb4:	4621      	mov	r1, r4
 800ebb6:	f7ff ff5f 	bl	800ea78 <__sflush_r>
 800ebba:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800ebbc:	07da      	lsls	r2, r3, #31
 800ebbe:	4605      	mov	r5, r0
 800ebc0:	d4e4      	bmi.n	800eb8c <_fflush_r+0xc>
 800ebc2:	89a3      	ldrh	r3, [r4, #12]
 800ebc4:	059b      	lsls	r3, r3, #22
 800ebc6:	d4e1      	bmi.n	800eb8c <_fflush_r+0xc>
 800ebc8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800ebca:	f7fd f843 	bl	800bc54 <__retarget_lock_release_recursive>
 800ebce:	e7dd      	b.n	800eb8c <_fflush_r+0xc>

0800ebd0 <__sccl>:
 800ebd0:	b570      	push	{r4, r5, r6, lr}
 800ebd2:	780b      	ldrb	r3, [r1, #0]
 800ebd4:	4604      	mov	r4, r0
 800ebd6:	2b5e      	cmp	r3, #94	@ 0x5e
 800ebd8:	bf0b      	itete	eq
 800ebda:	784b      	ldrbeq	r3, [r1, #1]
 800ebdc:	1c4a      	addne	r2, r1, #1
 800ebde:	1c8a      	addeq	r2, r1, #2
 800ebe0:	2100      	movne	r1, #0
 800ebe2:	bf08      	it	eq
 800ebe4:	2101      	moveq	r1, #1
 800ebe6:	3801      	subs	r0, #1
 800ebe8:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 800ebec:	f800 1f01 	strb.w	r1, [r0, #1]!
 800ebf0:	42a8      	cmp	r0, r5
 800ebf2:	d1fb      	bne.n	800ebec <__sccl+0x1c>
 800ebf4:	b90b      	cbnz	r3, 800ebfa <__sccl+0x2a>
 800ebf6:	1e50      	subs	r0, r2, #1
 800ebf8:	bd70      	pop	{r4, r5, r6, pc}
 800ebfa:	f081 0101 	eor.w	r1, r1, #1
 800ebfe:	54e1      	strb	r1, [r4, r3]
 800ec00:	4610      	mov	r0, r2
 800ec02:	4602      	mov	r2, r0
 800ec04:	f812 5b01 	ldrb.w	r5, [r2], #1
 800ec08:	2d2d      	cmp	r5, #45	@ 0x2d
 800ec0a:	d005      	beq.n	800ec18 <__sccl+0x48>
 800ec0c:	2d5d      	cmp	r5, #93	@ 0x5d
 800ec0e:	d016      	beq.n	800ec3e <__sccl+0x6e>
 800ec10:	2d00      	cmp	r5, #0
 800ec12:	d0f1      	beq.n	800ebf8 <__sccl+0x28>
 800ec14:	462b      	mov	r3, r5
 800ec16:	e7f2      	b.n	800ebfe <__sccl+0x2e>
 800ec18:	7846      	ldrb	r6, [r0, #1]
 800ec1a:	2e5d      	cmp	r6, #93	@ 0x5d
 800ec1c:	d0fa      	beq.n	800ec14 <__sccl+0x44>
 800ec1e:	42b3      	cmp	r3, r6
 800ec20:	dcf8      	bgt.n	800ec14 <__sccl+0x44>
 800ec22:	3002      	adds	r0, #2
 800ec24:	461a      	mov	r2, r3
 800ec26:	3201      	adds	r2, #1
 800ec28:	4296      	cmp	r6, r2
 800ec2a:	54a1      	strb	r1, [r4, r2]
 800ec2c:	dcfb      	bgt.n	800ec26 <__sccl+0x56>
 800ec2e:	1af2      	subs	r2, r6, r3
 800ec30:	3a01      	subs	r2, #1
 800ec32:	1c5d      	adds	r5, r3, #1
 800ec34:	42b3      	cmp	r3, r6
 800ec36:	bfa8      	it	ge
 800ec38:	2200      	movge	r2, #0
 800ec3a:	18ab      	adds	r3, r5, r2
 800ec3c:	e7e1      	b.n	800ec02 <__sccl+0x32>
 800ec3e:	4610      	mov	r0, r2
 800ec40:	e7da      	b.n	800ebf8 <__sccl+0x28>

0800ec42 <__submore>:
 800ec42:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ec46:	460c      	mov	r4, r1
 800ec48:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 800ec4a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800ec4e:	4299      	cmp	r1, r3
 800ec50:	d11d      	bne.n	800ec8e <__submore+0x4c>
 800ec52:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800ec56:	f7fd fedf 	bl	800ca18 <_malloc_r>
 800ec5a:	b918      	cbnz	r0, 800ec64 <__submore+0x22>
 800ec5c:	f04f 30ff 	mov.w	r0, #4294967295
 800ec60:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800ec64:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800ec68:	63a3      	str	r3, [r4, #56]	@ 0x38
 800ec6a:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 800ec6e:	6360      	str	r0, [r4, #52]	@ 0x34
 800ec70:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 800ec74:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 800ec78:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 800ec7c:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 800ec80:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 800ec84:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 800ec88:	6020      	str	r0, [r4, #0]
 800ec8a:	2000      	movs	r0, #0
 800ec8c:	e7e8      	b.n	800ec60 <__submore+0x1e>
 800ec8e:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 800ec90:	0077      	lsls	r7, r6, #1
 800ec92:	463a      	mov	r2, r7
 800ec94:	f000 fbd1 	bl	800f43a <_realloc_r>
 800ec98:	4605      	mov	r5, r0
 800ec9a:	2800      	cmp	r0, #0
 800ec9c:	d0de      	beq.n	800ec5c <__submore+0x1a>
 800ec9e:	eb00 0806 	add.w	r8, r0, r6
 800eca2:	4601      	mov	r1, r0
 800eca4:	4632      	mov	r2, r6
 800eca6:	4640      	mov	r0, r8
 800eca8:	f7fc ffd5 	bl	800bc56 <memcpy>
 800ecac:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 800ecb0:	f8c4 8000 	str.w	r8, [r4]
 800ecb4:	e7e9      	b.n	800ec8a <__submore+0x48>

0800ecb6 <memmove>:
 800ecb6:	4288      	cmp	r0, r1
 800ecb8:	b510      	push	{r4, lr}
 800ecba:	eb01 0402 	add.w	r4, r1, r2
 800ecbe:	d902      	bls.n	800ecc6 <memmove+0x10>
 800ecc0:	4284      	cmp	r4, r0
 800ecc2:	4623      	mov	r3, r4
 800ecc4:	d807      	bhi.n	800ecd6 <memmove+0x20>
 800ecc6:	1e43      	subs	r3, r0, #1
 800ecc8:	42a1      	cmp	r1, r4
 800ecca:	d008      	beq.n	800ecde <memmove+0x28>
 800eccc:	f811 2b01 	ldrb.w	r2, [r1], #1
 800ecd0:	f803 2f01 	strb.w	r2, [r3, #1]!
 800ecd4:	e7f8      	b.n	800ecc8 <memmove+0x12>
 800ecd6:	4402      	add	r2, r0
 800ecd8:	4601      	mov	r1, r0
 800ecda:	428a      	cmp	r2, r1
 800ecdc:	d100      	bne.n	800ece0 <memmove+0x2a>
 800ecde:	bd10      	pop	{r4, pc}
 800ece0:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800ece4:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800ece8:	e7f7      	b.n	800ecda <memmove+0x24>

0800ecea <strncmp>:
 800ecea:	b510      	push	{r4, lr}
 800ecec:	b16a      	cbz	r2, 800ed0a <strncmp+0x20>
 800ecee:	3901      	subs	r1, #1
 800ecf0:	1884      	adds	r4, r0, r2
 800ecf2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800ecf6:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800ecfa:	429a      	cmp	r2, r3
 800ecfc:	d103      	bne.n	800ed06 <strncmp+0x1c>
 800ecfe:	42a0      	cmp	r0, r4
 800ed00:	d001      	beq.n	800ed06 <strncmp+0x1c>
 800ed02:	2a00      	cmp	r2, #0
 800ed04:	d1f5      	bne.n	800ecf2 <strncmp+0x8>
 800ed06:	1ad0      	subs	r0, r2, r3
 800ed08:	bd10      	pop	{r4, pc}
 800ed0a:	4610      	mov	r0, r2
 800ed0c:	e7fc      	b.n	800ed08 <strncmp+0x1e>
	...

0800ed10 <_sbrk_r>:
 800ed10:	b538      	push	{r3, r4, r5, lr}
 800ed12:	4d06      	ldr	r5, [pc, #24]	@ (800ed2c <_sbrk_r+0x1c>)
 800ed14:	2300      	movs	r3, #0
 800ed16:	4604      	mov	r4, r0
 800ed18:	4608      	mov	r0, r1
 800ed1a:	602b      	str	r3, [r5, #0]
 800ed1c:	f7f3 fad6 	bl	80022cc <_sbrk>
 800ed20:	1c43      	adds	r3, r0, #1
 800ed22:	d102      	bne.n	800ed2a <_sbrk_r+0x1a>
 800ed24:	682b      	ldr	r3, [r5, #0]
 800ed26:	b103      	cbz	r3, 800ed2a <_sbrk_r+0x1a>
 800ed28:	6023      	str	r3, [r4, #0]
 800ed2a:	bd38      	pop	{r3, r4, r5, pc}
 800ed2c:	20002218 	.word	0x20002218

0800ed30 <nan>:
 800ed30:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800ed38 <nan+0x8>
 800ed34:	4770      	bx	lr
 800ed36:	bf00      	nop
 800ed38:	00000000 	.word	0x00000000
 800ed3c:	7ff80000 	.word	0x7ff80000

0800ed40 <__assert_func>:
 800ed40:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800ed42:	4614      	mov	r4, r2
 800ed44:	461a      	mov	r2, r3
 800ed46:	4b09      	ldr	r3, [pc, #36]	@ (800ed6c <__assert_func+0x2c>)
 800ed48:	681b      	ldr	r3, [r3, #0]
 800ed4a:	4605      	mov	r5, r0
 800ed4c:	68d8      	ldr	r0, [r3, #12]
 800ed4e:	b14c      	cbz	r4, 800ed64 <__assert_func+0x24>
 800ed50:	4b07      	ldr	r3, [pc, #28]	@ (800ed70 <__assert_func+0x30>)
 800ed52:	9100      	str	r1, [sp, #0]
 800ed54:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800ed58:	4906      	ldr	r1, [pc, #24]	@ (800ed74 <__assert_func+0x34>)
 800ed5a:	462b      	mov	r3, r5
 800ed5c:	f000 fc1a 	bl	800f594 <fiprintf>
 800ed60:	f000 fc2a 	bl	800f5b8 <abort>
 800ed64:	4b04      	ldr	r3, [pc, #16]	@ (800ed78 <__assert_func+0x38>)
 800ed66:	461c      	mov	r4, r3
 800ed68:	e7f3      	b.n	800ed52 <__assert_func+0x12>
 800ed6a:	bf00      	nop
 800ed6c:	2000011c 	.word	0x2000011c
 800ed70:	080102a3 	.word	0x080102a3
 800ed74:	080102b0 	.word	0x080102b0
 800ed78:	080102de 	.word	0x080102de

0800ed7c <_calloc_r>:
 800ed7c:	b570      	push	{r4, r5, r6, lr}
 800ed7e:	fba1 5402 	umull	r5, r4, r1, r2
 800ed82:	b934      	cbnz	r4, 800ed92 <_calloc_r+0x16>
 800ed84:	4629      	mov	r1, r5
 800ed86:	f7fd fe47 	bl	800ca18 <_malloc_r>
 800ed8a:	4606      	mov	r6, r0
 800ed8c:	b928      	cbnz	r0, 800ed9a <_calloc_r+0x1e>
 800ed8e:	4630      	mov	r0, r6
 800ed90:	bd70      	pop	{r4, r5, r6, pc}
 800ed92:	220c      	movs	r2, #12
 800ed94:	6002      	str	r2, [r0, #0]
 800ed96:	2600      	movs	r6, #0
 800ed98:	e7f9      	b.n	800ed8e <_calloc_r+0x12>
 800ed9a:	462a      	mov	r2, r5
 800ed9c:	4621      	mov	r1, r4
 800ed9e:	f7fc feda 	bl	800bb56 <memset>
 800eda2:	e7f4      	b.n	800ed8e <_calloc_r+0x12>

0800eda4 <rshift>:
 800eda4:	6903      	ldr	r3, [r0, #16]
 800eda6:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 800edaa:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800edae:	ea4f 1261 	mov.w	r2, r1, asr #5
 800edb2:	f100 0414 	add.w	r4, r0, #20
 800edb6:	dd45      	ble.n	800ee44 <rshift+0xa0>
 800edb8:	f011 011f 	ands.w	r1, r1, #31
 800edbc:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 800edc0:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 800edc4:	d10c      	bne.n	800ede0 <rshift+0x3c>
 800edc6:	f100 0710 	add.w	r7, r0, #16
 800edca:	4629      	mov	r1, r5
 800edcc:	42b1      	cmp	r1, r6
 800edce:	d334      	bcc.n	800ee3a <rshift+0x96>
 800edd0:	1a9b      	subs	r3, r3, r2
 800edd2:	009b      	lsls	r3, r3, #2
 800edd4:	1eea      	subs	r2, r5, #3
 800edd6:	4296      	cmp	r6, r2
 800edd8:	bf38      	it	cc
 800edda:	2300      	movcc	r3, #0
 800eddc:	4423      	add	r3, r4
 800edde:	e015      	b.n	800ee0c <rshift+0x68>
 800ede0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 800ede4:	f1c1 0820 	rsb	r8, r1, #32
 800ede8:	40cf      	lsrs	r7, r1
 800edea:	f105 0e04 	add.w	lr, r5, #4
 800edee:	46a1      	mov	r9, r4
 800edf0:	4576      	cmp	r6, lr
 800edf2:	46f4      	mov	ip, lr
 800edf4:	d815      	bhi.n	800ee22 <rshift+0x7e>
 800edf6:	1a9a      	subs	r2, r3, r2
 800edf8:	0092      	lsls	r2, r2, #2
 800edfa:	3a04      	subs	r2, #4
 800edfc:	3501      	adds	r5, #1
 800edfe:	42ae      	cmp	r6, r5
 800ee00:	bf38      	it	cc
 800ee02:	2200      	movcc	r2, #0
 800ee04:	18a3      	adds	r3, r4, r2
 800ee06:	50a7      	str	r7, [r4, r2]
 800ee08:	b107      	cbz	r7, 800ee0c <rshift+0x68>
 800ee0a:	3304      	adds	r3, #4
 800ee0c:	1b1a      	subs	r2, r3, r4
 800ee0e:	42a3      	cmp	r3, r4
 800ee10:	ea4f 02a2 	mov.w	r2, r2, asr #2
 800ee14:	bf08      	it	eq
 800ee16:	2300      	moveq	r3, #0
 800ee18:	6102      	str	r2, [r0, #16]
 800ee1a:	bf08      	it	eq
 800ee1c:	6143      	streq	r3, [r0, #20]
 800ee1e:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800ee22:	f8dc c000 	ldr.w	ip, [ip]
 800ee26:	fa0c fc08 	lsl.w	ip, ip, r8
 800ee2a:	ea4c 0707 	orr.w	r7, ip, r7
 800ee2e:	f849 7b04 	str.w	r7, [r9], #4
 800ee32:	f85e 7b04 	ldr.w	r7, [lr], #4
 800ee36:	40cf      	lsrs	r7, r1
 800ee38:	e7da      	b.n	800edf0 <rshift+0x4c>
 800ee3a:	f851 cb04 	ldr.w	ip, [r1], #4
 800ee3e:	f847 cf04 	str.w	ip, [r7, #4]!
 800ee42:	e7c3      	b.n	800edcc <rshift+0x28>
 800ee44:	4623      	mov	r3, r4
 800ee46:	e7e1      	b.n	800ee0c <rshift+0x68>

0800ee48 <__hexdig_fun>:
 800ee48:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 800ee4c:	2b09      	cmp	r3, #9
 800ee4e:	d802      	bhi.n	800ee56 <__hexdig_fun+0xe>
 800ee50:	3820      	subs	r0, #32
 800ee52:	b2c0      	uxtb	r0, r0
 800ee54:	4770      	bx	lr
 800ee56:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 800ee5a:	2b05      	cmp	r3, #5
 800ee5c:	d801      	bhi.n	800ee62 <__hexdig_fun+0x1a>
 800ee5e:	3847      	subs	r0, #71	@ 0x47
 800ee60:	e7f7      	b.n	800ee52 <__hexdig_fun+0xa>
 800ee62:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 800ee66:	2b05      	cmp	r3, #5
 800ee68:	d801      	bhi.n	800ee6e <__hexdig_fun+0x26>
 800ee6a:	3827      	subs	r0, #39	@ 0x27
 800ee6c:	e7f1      	b.n	800ee52 <__hexdig_fun+0xa>
 800ee6e:	2000      	movs	r0, #0
 800ee70:	4770      	bx	lr
	...

0800ee74 <__gethex>:
 800ee74:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ee78:	b085      	sub	sp, #20
 800ee7a:	468a      	mov	sl, r1
 800ee7c:	9302      	str	r3, [sp, #8]
 800ee7e:	680b      	ldr	r3, [r1, #0]
 800ee80:	9001      	str	r0, [sp, #4]
 800ee82:	4690      	mov	r8, r2
 800ee84:	1c9c      	adds	r4, r3, #2
 800ee86:	46a1      	mov	r9, r4
 800ee88:	f814 0b01 	ldrb.w	r0, [r4], #1
 800ee8c:	2830      	cmp	r0, #48	@ 0x30
 800ee8e:	d0fa      	beq.n	800ee86 <__gethex+0x12>
 800ee90:	eba9 0303 	sub.w	r3, r9, r3
 800ee94:	f1a3 0b02 	sub.w	fp, r3, #2
 800ee98:	f7ff ffd6 	bl	800ee48 <__hexdig_fun>
 800ee9c:	4605      	mov	r5, r0
 800ee9e:	2800      	cmp	r0, #0
 800eea0:	d168      	bne.n	800ef74 <__gethex+0x100>
 800eea2:	49a0      	ldr	r1, [pc, #640]	@ (800f124 <__gethex+0x2b0>)
 800eea4:	2201      	movs	r2, #1
 800eea6:	4648      	mov	r0, r9
 800eea8:	f7ff ff1f 	bl	800ecea <strncmp>
 800eeac:	4607      	mov	r7, r0
 800eeae:	2800      	cmp	r0, #0
 800eeb0:	d167      	bne.n	800ef82 <__gethex+0x10e>
 800eeb2:	f899 0001 	ldrb.w	r0, [r9, #1]
 800eeb6:	4626      	mov	r6, r4
 800eeb8:	f7ff ffc6 	bl	800ee48 <__hexdig_fun>
 800eebc:	2800      	cmp	r0, #0
 800eebe:	d062      	beq.n	800ef86 <__gethex+0x112>
 800eec0:	4623      	mov	r3, r4
 800eec2:	7818      	ldrb	r0, [r3, #0]
 800eec4:	2830      	cmp	r0, #48	@ 0x30
 800eec6:	4699      	mov	r9, r3
 800eec8:	f103 0301 	add.w	r3, r3, #1
 800eecc:	d0f9      	beq.n	800eec2 <__gethex+0x4e>
 800eece:	f7ff ffbb 	bl	800ee48 <__hexdig_fun>
 800eed2:	fab0 f580 	clz	r5, r0
 800eed6:	096d      	lsrs	r5, r5, #5
 800eed8:	f04f 0b01 	mov.w	fp, #1
 800eedc:	464a      	mov	r2, r9
 800eede:	4616      	mov	r6, r2
 800eee0:	3201      	adds	r2, #1
 800eee2:	7830      	ldrb	r0, [r6, #0]
 800eee4:	f7ff ffb0 	bl	800ee48 <__hexdig_fun>
 800eee8:	2800      	cmp	r0, #0
 800eeea:	d1f8      	bne.n	800eede <__gethex+0x6a>
 800eeec:	498d      	ldr	r1, [pc, #564]	@ (800f124 <__gethex+0x2b0>)
 800eeee:	2201      	movs	r2, #1
 800eef0:	4630      	mov	r0, r6
 800eef2:	f7ff fefa 	bl	800ecea <strncmp>
 800eef6:	2800      	cmp	r0, #0
 800eef8:	d13f      	bne.n	800ef7a <__gethex+0x106>
 800eefa:	b944      	cbnz	r4, 800ef0e <__gethex+0x9a>
 800eefc:	1c74      	adds	r4, r6, #1
 800eefe:	4622      	mov	r2, r4
 800ef00:	4616      	mov	r6, r2
 800ef02:	3201      	adds	r2, #1
 800ef04:	7830      	ldrb	r0, [r6, #0]
 800ef06:	f7ff ff9f 	bl	800ee48 <__hexdig_fun>
 800ef0a:	2800      	cmp	r0, #0
 800ef0c:	d1f8      	bne.n	800ef00 <__gethex+0x8c>
 800ef0e:	1ba4      	subs	r4, r4, r6
 800ef10:	00a7      	lsls	r7, r4, #2
 800ef12:	7833      	ldrb	r3, [r6, #0]
 800ef14:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 800ef18:	2b50      	cmp	r3, #80	@ 0x50
 800ef1a:	d13e      	bne.n	800ef9a <__gethex+0x126>
 800ef1c:	7873      	ldrb	r3, [r6, #1]
 800ef1e:	2b2b      	cmp	r3, #43	@ 0x2b
 800ef20:	d033      	beq.n	800ef8a <__gethex+0x116>
 800ef22:	2b2d      	cmp	r3, #45	@ 0x2d
 800ef24:	d034      	beq.n	800ef90 <__gethex+0x11c>
 800ef26:	1c71      	adds	r1, r6, #1
 800ef28:	2400      	movs	r4, #0
 800ef2a:	7808      	ldrb	r0, [r1, #0]
 800ef2c:	f7ff ff8c 	bl	800ee48 <__hexdig_fun>
 800ef30:	1e43      	subs	r3, r0, #1
 800ef32:	b2db      	uxtb	r3, r3
 800ef34:	2b18      	cmp	r3, #24
 800ef36:	d830      	bhi.n	800ef9a <__gethex+0x126>
 800ef38:	f1a0 0210 	sub.w	r2, r0, #16
 800ef3c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800ef40:	f7ff ff82 	bl	800ee48 <__hexdig_fun>
 800ef44:	f100 3cff 	add.w	ip, r0, #4294967295
 800ef48:	fa5f fc8c 	uxtb.w	ip, ip
 800ef4c:	f1bc 0f18 	cmp.w	ip, #24
 800ef50:	f04f 030a 	mov.w	r3, #10
 800ef54:	d91e      	bls.n	800ef94 <__gethex+0x120>
 800ef56:	b104      	cbz	r4, 800ef5a <__gethex+0xe6>
 800ef58:	4252      	negs	r2, r2
 800ef5a:	4417      	add	r7, r2
 800ef5c:	f8ca 1000 	str.w	r1, [sl]
 800ef60:	b1ed      	cbz	r5, 800ef9e <__gethex+0x12a>
 800ef62:	f1bb 0f00 	cmp.w	fp, #0
 800ef66:	bf0c      	ite	eq
 800ef68:	2506      	moveq	r5, #6
 800ef6a:	2500      	movne	r5, #0
 800ef6c:	4628      	mov	r0, r5
 800ef6e:	b005      	add	sp, #20
 800ef70:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ef74:	2500      	movs	r5, #0
 800ef76:	462c      	mov	r4, r5
 800ef78:	e7b0      	b.n	800eedc <__gethex+0x68>
 800ef7a:	2c00      	cmp	r4, #0
 800ef7c:	d1c7      	bne.n	800ef0e <__gethex+0x9a>
 800ef7e:	4627      	mov	r7, r4
 800ef80:	e7c7      	b.n	800ef12 <__gethex+0x9e>
 800ef82:	464e      	mov	r6, r9
 800ef84:	462f      	mov	r7, r5
 800ef86:	2501      	movs	r5, #1
 800ef88:	e7c3      	b.n	800ef12 <__gethex+0x9e>
 800ef8a:	2400      	movs	r4, #0
 800ef8c:	1cb1      	adds	r1, r6, #2
 800ef8e:	e7cc      	b.n	800ef2a <__gethex+0xb6>
 800ef90:	2401      	movs	r4, #1
 800ef92:	e7fb      	b.n	800ef8c <__gethex+0x118>
 800ef94:	fb03 0002 	mla	r0, r3, r2, r0
 800ef98:	e7ce      	b.n	800ef38 <__gethex+0xc4>
 800ef9a:	4631      	mov	r1, r6
 800ef9c:	e7de      	b.n	800ef5c <__gethex+0xe8>
 800ef9e:	eba6 0309 	sub.w	r3, r6, r9
 800efa2:	3b01      	subs	r3, #1
 800efa4:	4629      	mov	r1, r5
 800efa6:	2b07      	cmp	r3, #7
 800efa8:	dc0a      	bgt.n	800efc0 <__gethex+0x14c>
 800efaa:	9801      	ldr	r0, [sp, #4]
 800efac:	f7fd fdc0 	bl	800cb30 <_Balloc>
 800efb0:	4604      	mov	r4, r0
 800efb2:	b940      	cbnz	r0, 800efc6 <__gethex+0x152>
 800efb4:	4b5c      	ldr	r3, [pc, #368]	@ (800f128 <__gethex+0x2b4>)
 800efb6:	4602      	mov	r2, r0
 800efb8:	21e4      	movs	r1, #228	@ 0xe4
 800efba:	485c      	ldr	r0, [pc, #368]	@ (800f12c <__gethex+0x2b8>)
 800efbc:	f7ff fec0 	bl	800ed40 <__assert_func>
 800efc0:	3101      	adds	r1, #1
 800efc2:	105b      	asrs	r3, r3, #1
 800efc4:	e7ef      	b.n	800efa6 <__gethex+0x132>
 800efc6:	f100 0a14 	add.w	sl, r0, #20
 800efca:	2300      	movs	r3, #0
 800efcc:	4655      	mov	r5, sl
 800efce:	469b      	mov	fp, r3
 800efd0:	45b1      	cmp	r9, r6
 800efd2:	d337      	bcc.n	800f044 <__gethex+0x1d0>
 800efd4:	f845 bb04 	str.w	fp, [r5], #4
 800efd8:	eba5 050a 	sub.w	r5, r5, sl
 800efdc:	10ad      	asrs	r5, r5, #2
 800efde:	6125      	str	r5, [r4, #16]
 800efe0:	4658      	mov	r0, fp
 800efe2:	f7fd fe97 	bl	800cd14 <__hi0bits>
 800efe6:	016d      	lsls	r5, r5, #5
 800efe8:	f8d8 6000 	ldr.w	r6, [r8]
 800efec:	1a2d      	subs	r5, r5, r0
 800efee:	42b5      	cmp	r5, r6
 800eff0:	dd54      	ble.n	800f09c <__gethex+0x228>
 800eff2:	1bad      	subs	r5, r5, r6
 800eff4:	4629      	mov	r1, r5
 800eff6:	4620      	mov	r0, r4
 800eff8:	f7fe fa23 	bl	800d442 <__any_on>
 800effc:	4681      	mov	r9, r0
 800effe:	b178      	cbz	r0, 800f020 <__gethex+0x1ac>
 800f000:	1e6b      	subs	r3, r5, #1
 800f002:	1159      	asrs	r1, r3, #5
 800f004:	f003 021f 	and.w	r2, r3, #31
 800f008:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 800f00c:	f04f 0901 	mov.w	r9, #1
 800f010:	fa09 f202 	lsl.w	r2, r9, r2
 800f014:	420a      	tst	r2, r1
 800f016:	d003      	beq.n	800f020 <__gethex+0x1ac>
 800f018:	454b      	cmp	r3, r9
 800f01a:	dc36      	bgt.n	800f08a <__gethex+0x216>
 800f01c:	f04f 0902 	mov.w	r9, #2
 800f020:	4629      	mov	r1, r5
 800f022:	4620      	mov	r0, r4
 800f024:	f7ff febe 	bl	800eda4 <rshift>
 800f028:	442f      	add	r7, r5
 800f02a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f02e:	42bb      	cmp	r3, r7
 800f030:	da42      	bge.n	800f0b8 <__gethex+0x244>
 800f032:	9801      	ldr	r0, [sp, #4]
 800f034:	4621      	mov	r1, r4
 800f036:	f7fd fdbb 	bl	800cbb0 <_Bfree>
 800f03a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f03c:	2300      	movs	r3, #0
 800f03e:	6013      	str	r3, [r2, #0]
 800f040:	25a3      	movs	r5, #163	@ 0xa3
 800f042:	e793      	b.n	800ef6c <__gethex+0xf8>
 800f044:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 800f048:	2a2e      	cmp	r2, #46	@ 0x2e
 800f04a:	d012      	beq.n	800f072 <__gethex+0x1fe>
 800f04c:	2b20      	cmp	r3, #32
 800f04e:	d104      	bne.n	800f05a <__gethex+0x1e6>
 800f050:	f845 bb04 	str.w	fp, [r5], #4
 800f054:	f04f 0b00 	mov.w	fp, #0
 800f058:	465b      	mov	r3, fp
 800f05a:	7830      	ldrb	r0, [r6, #0]
 800f05c:	9303      	str	r3, [sp, #12]
 800f05e:	f7ff fef3 	bl	800ee48 <__hexdig_fun>
 800f062:	9b03      	ldr	r3, [sp, #12]
 800f064:	f000 000f 	and.w	r0, r0, #15
 800f068:	4098      	lsls	r0, r3
 800f06a:	ea4b 0b00 	orr.w	fp, fp, r0
 800f06e:	3304      	adds	r3, #4
 800f070:	e7ae      	b.n	800efd0 <__gethex+0x15c>
 800f072:	45b1      	cmp	r9, r6
 800f074:	d8ea      	bhi.n	800f04c <__gethex+0x1d8>
 800f076:	492b      	ldr	r1, [pc, #172]	@ (800f124 <__gethex+0x2b0>)
 800f078:	9303      	str	r3, [sp, #12]
 800f07a:	2201      	movs	r2, #1
 800f07c:	4630      	mov	r0, r6
 800f07e:	f7ff fe34 	bl	800ecea <strncmp>
 800f082:	9b03      	ldr	r3, [sp, #12]
 800f084:	2800      	cmp	r0, #0
 800f086:	d1e1      	bne.n	800f04c <__gethex+0x1d8>
 800f088:	e7a2      	b.n	800efd0 <__gethex+0x15c>
 800f08a:	1ea9      	subs	r1, r5, #2
 800f08c:	4620      	mov	r0, r4
 800f08e:	f7fe f9d8 	bl	800d442 <__any_on>
 800f092:	2800      	cmp	r0, #0
 800f094:	d0c2      	beq.n	800f01c <__gethex+0x1a8>
 800f096:	f04f 0903 	mov.w	r9, #3
 800f09a:	e7c1      	b.n	800f020 <__gethex+0x1ac>
 800f09c:	da09      	bge.n	800f0b2 <__gethex+0x23e>
 800f09e:	1b75      	subs	r5, r6, r5
 800f0a0:	4621      	mov	r1, r4
 800f0a2:	9801      	ldr	r0, [sp, #4]
 800f0a4:	462a      	mov	r2, r5
 800f0a6:	f7fd ff93 	bl	800cfd0 <__lshift>
 800f0aa:	1b7f      	subs	r7, r7, r5
 800f0ac:	4604      	mov	r4, r0
 800f0ae:	f100 0a14 	add.w	sl, r0, #20
 800f0b2:	f04f 0900 	mov.w	r9, #0
 800f0b6:	e7b8      	b.n	800f02a <__gethex+0x1b6>
 800f0b8:	f8d8 5004 	ldr.w	r5, [r8, #4]
 800f0bc:	42bd      	cmp	r5, r7
 800f0be:	dd6f      	ble.n	800f1a0 <__gethex+0x32c>
 800f0c0:	1bed      	subs	r5, r5, r7
 800f0c2:	42ae      	cmp	r6, r5
 800f0c4:	dc34      	bgt.n	800f130 <__gethex+0x2bc>
 800f0c6:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f0ca:	2b02      	cmp	r3, #2
 800f0cc:	d022      	beq.n	800f114 <__gethex+0x2a0>
 800f0ce:	2b03      	cmp	r3, #3
 800f0d0:	d024      	beq.n	800f11c <__gethex+0x2a8>
 800f0d2:	2b01      	cmp	r3, #1
 800f0d4:	d115      	bne.n	800f102 <__gethex+0x28e>
 800f0d6:	42ae      	cmp	r6, r5
 800f0d8:	d113      	bne.n	800f102 <__gethex+0x28e>
 800f0da:	2e01      	cmp	r6, #1
 800f0dc:	d10b      	bne.n	800f0f6 <__gethex+0x282>
 800f0de:	9a02      	ldr	r2, [sp, #8]
 800f0e0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 800f0e4:	6013      	str	r3, [r2, #0]
 800f0e6:	2301      	movs	r3, #1
 800f0e8:	6123      	str	r3, [r4, #16]
 800f0ea:	f8ca 3000 	str.w	r3, [sl]
 800f0ee:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f0f0:	2562      	movs	r5, #98	@ 0x62
 800f0f2:	601c      	str	r4, [r3, #0]
 800f0f4:	e73a      	b.n	800ef6c <__gethex+0xf8>
 800f0f6:	1e71      	subs	r1, r6, #1
 800f0f8:	4620      	mov	r0, r4
 800f0fa:	f7fe f9a2 	bl	800d442 <__any_on>
 800f0fe:	2800      	cmp	r0, #0
 800f100:	d1ed      	bne.n	800f0de <__gethex+0x26a>
 800f102:	9801      	ldr	r0, [sp, #4]
 800f104:	4621      	mov	r1, r4
 800f106:	f7fd fd53 	bl	800cbb0 <_Bfree>
 800f10a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800f10c:	2300      	movs	r3, #0
 800f10e:	6013      	str	r3, [r2, #0]
 800f110:	2550      	movs	r5, #80	@ 0x50
 800f112:	e72b      	b.n	800ef6c <__gethex+0xf8>
 800f114:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f116:	2b00      	cmp	r3, #0
 800f118:	d1f3      	bne.n	800f102 <__gethex+0x28e>
 800f11a:	e7e0      	b.n	800f0de <__gethex+0x26a>
 800f11c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d1dd      	bne.n	800f0de <__gethex+0x26a>
 800f122:	e7ee      	b.n	800f102 <__gethex+0x28e>
 800f124:	0801026d 	.word	0x0801026d
 800f128:	08010203 	.word	0x08010203
 800f12c:	080102df 	.word	0x080102df
 800f130:	1e6f      	subs	r7, r5, #1
 800f132:	f1b9 0f00 	cmp.w	r9, #0
 800f136:	d130      	bne.n	800f19a <__gethex+0x326>
 800f138:	b127      	cbz	r7, 800f144 <__gethex+0x2d0>
 800f13a:	4639      	mov	r1, r7
 800f13c:	4620      	mov	r0, r4
 800f13e:	f7fe f980 	bl	800d442 <__any_on>
 800f142:	4681      	mov	r9, r0
 800f144:	117a      	asrs	r2, r7, #5
 800f146:	2301      	movs	r3, #1
 800f148:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 800f14c:	f007 071f 	and.w	r7, r7, #31
 800f150:	40bb      	lsls	r3, r7
 800f152:	4213      	tst	r3, r2
 800f154:	4629      	mov	r1, r5
 800f156:	4620      	mov	r0, r4
 800f158:	bf18      	it	ne
 800f15a:	f049 0902 	orrne.w	r9, r9, #2
 800f15e:	f7ff fe21 	bl	800eda4 <rshift>
 800f162:	f8d8 7004 	ldr.w	r7, [r8, #4]
 800f166:	1b76      	subs	r6, r6, r5
 800f168:	2502      	movs	r5, #2
 800f16a:	f1b9 0f00 	cmp.w	r9, #0
 800f16e:	d047      	beq.n	800f200 <__gethex+0x38c>
 800f170:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800f174:	2b02      	cmp	r3, #2
 800f176:	d015      	beq.n	800f1a4 <__gethex+0x330>
 800f178:	2b03      	cmp	r3, #3
 800f17a:	d017      	beq.n	800f1ac <__gethex+0x338>
 800f17c:	2b01      	cmp	r3, #1
 800f17e:	d109      	bne.n	800f194 <__gethex+0x320>
 800f180:	f019 0f02 	tst.w	r9, #2
 800f184:	d006      	beq.n	800f194 <__gethex+0x320>
 800f186:	f8da 3000 	ldr.w	r3, [sl]
 800f18a:	ea49 0903 	orr.w	r9, r9, r3
 800f18e:	f019 0f01 	tst.w	r9, #1
 800f192:	d10e      	bne.n	800f1b2 <__gethex+0x33e>
 800f194:	f045 0510 	orr.w	r5, r5, #16
 800f198:	e032      	b.n	800f200 <__gethex+0x38c>
 800f19a:	f04f 0901 	mov.w	r9, #1
 800f19e:	e7d1      	b.n	800f144 <__gethex+0x2d0>
 800f1a0:	2501      	movs	r5, #1
 800f1a2:	e7e2      	b.n	800f16a <__gethex+0x2f6>
 800f1a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1a6:	f1c3 0301 	rsb	r3, r3, #1
 800f1aa:	930f      	str	r3, [sp, #60]	@ 0x3c
 800f1ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800f1ae:	2b00      	cmp	r3, #0
 800f1b0:	d0f0      	beq.n	800f194 <__gethex+0x320>
 800f1b2:	f8d4 b010 	ldr.w	fp, [r4, #16]
 800f1b6:	f104 0314 	add.w	r3, r4, #20
 800f1ba:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 800f1be:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800f1c2:	f04f 0c00 	mov.w	ip, #0
 800f1c6:	4618      	mov	r0, r3
 800f1c8:	f853 2b04 	ldr.w	r2, [r3], #4
 800f1cc:	f1b2 3fff 	cmp.w	r2, #4294967295
 800f1d0:	d01b      	beq.n	800f20a <__gethex+0x396>
 800f1d2:	3201      	adds	r2, #1
 800f1d4:	6002      	str	r2, [r0, #0]
 800f1d6:	2d02      	cmp	r5, #2
 800f1d8:	f104 0314 	add.w	r3, r4, #20
 800f1dc:	d13c      	bne.n	800f258 <__gethex+0x3e4>
 800f1de:	f8d8 2000 	ldr.w	r2, [r8]
 800f1e2:	3a01      	subs	r2, #1
 800f1e4:	42b2      	cmp	r2, r6
 800f1e6:	d109      	bne.n	800f1fc <__gethex+0x388>
 800f1e8:	1171      	asrs	r1, r6, #5
 800f1ea:	2201      	movs	r2, #1
 800f1ec:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800f1f0:	f006 061f 	and.w	r6, r6, #31
 800f1f4:	fa02 f606 	lsl.w	r6, r2, r6
 800f1f8:	421e      	tst	r6, r3
 800f1fa:	d13a      	bne.n	800f272 <__gethex+0x3fe>
 800f1fc:	f045 0520 	orr.w	r5, r5, #32
 800f200:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800f202:	601c      	str	r4, [r3, #0]
 800f204:	9b02      	ldr	r3, [sp, #8]
 800f206:	601f      	str	r7, [r3, #0]
 800f208:	e6b0      	b.n	800ef6c <__gethex+0xf8>
 800f20a:	4299      	cmp	r1, r3
 800f20c:	f843 cc04 	str.w	ip, [r3, #-4]
 800f210:	d8d9      	bhi.n	800f1c6 <__gethex+0x352>
 800f212:	68a3      	ldr	r3, [r4, #8]
 800f214:	459b      	cmp	fp, r3
 800f216:	db17      	blt.n	800f248 <__gethex+0x3d4>
 800f218:	6861      	ldr	r1, [r4, #4]
 800f21a:	9801      	ldr	r0, [sp, #4]
 800f21c:	3101      	adds	r1, #1
 800f21e:	f7fd fc87 	bl	800cb30 <_Balloc>
 800f222:	4681      	mov	r9, r0
 800f224:	b918      	cbnz	r0, 800f22e <__gethex+0x3ba>
 800f226:	4b1a      	ldr	r3, [pc, #104]	@ (800f290 <__gethex+0x41c>)
 800f228:	4602      	mov	r2, r0
 800f22a:	2184      	movs	r1, #132	@ 0x84
 800f22c:	e6c5      	b.n	800efba <__gethex+0x146>
 800f22e:	6922      	ldr	r2, [r4, #16]
 800f230:	3202      	adds	r2, #2
 800f232:	f104 010c 	add.w	r1, r4, #12
 800f236:	0092      	lsls	r2, r2, #2
 800f238:	300c      	adds	r0, #12
 800f23a:	f7fc fd0c 	bl	800bc56 <memcpy>
 800f23e:	4621      	mov	r1, r4
 800f240:	9801      	ldr	r0, [sp, #4]
 800f242:	f7fd fcb5 	bl	800cbb0 <_Bfree>
 800f246:	464c      	mov	r4, r9
 800f248:	6923      	ldr	r3, [r4, #16]
 800f24a:	1c5a      	adds	r2, r3, #1
 800f24c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800f250:	6122      	str	r2, [r4, #16]
 800f252:	2201      	movs	r2, #1
 800f254:	615a      	str	r2, [r3, #20]
 800f256:	e7be      	b.n	800f1d6 <__gethex+0x362>
 800f258:	6922      	ldr	r2, [r4, #16]
 800f25a:	455a      	cmp	r2, fp
 800f25c:	dd0b      	ble.n	800f276 <__gethex+0x402>
 800f25e:	2101      	movs	r1, #1
 800f260:	4620      	mov	r0, r4
 800f262:	f7ff fd9f 	bl	800eda4 <rshift>
 800f266:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800f26a:	3701      	adds	r7, #1
 800f26c:	42bb      	cmp	r3, r7
 800f26e:	f6ff aee0 	blt.w	800f032 <__gethex+0x1be>
 800f272:	2501      	movs	r5, #1
 800f274:	e7c2      	b.n	800f1fc <__gethex+0x388>
 800f276:	f016 061f 	ands.w	r6, r6, #31
 800f27a:	d0fa      	beq.n	800f272 <__gethex+0x3fe>
 800f27c:	4453      	add	r3, sl
 800f27e:	f1c6 0620 	rsb	r6, r6, #32
 800f282:	f853 0c04 	ldr.w	r0, [r3, #-4]
 800f286:	f7fd fd45 	bl	800cd14 <__hi0bits>
 800f28a:	42b0      	cmp	r0, r6
 800f28c:	dbe7      	blt.n	800f25e <__gethex+0x3ea>
 800f28e:	e7f0      	b.n	800f272 <__gethex+0x3fe>
 800f290:	08010203 	.word	0x08010203

0800f294 <L_shift>:
 800f294:	f1c2 0208 	rsb	r2, r2, #8
 800f298:	0092      	lsls	r2, r2, #2
 800f29a:	b570      	push	{r4, r5, r6, lr}
 800f29c:	f1c2 0620 	rsb	r6, r2, #32
 800f2a0:	6843      	ldr	r3, [r0, #4]
 800f2a2:	6804      	ldr	r4, [r0, #0]
 800f2a4:	fa03 f506 	lsl.w	r5, r3, r6
 800f2a8:	432c      	orrs	r4, r5
 800f2aa:	40d3      	lsrs	r3, r2
 800f2ac:	6004      	str	r4, [r0, #0]
 800f2ae:	f840 3f04 	str.w	r3, [r0, #4]!
 800f2b2:	4288      	cmp	r0, r1
 800f2b4:	d3f4      	bcc.n	800f2a0 <L_shift+0xc>
 800f2b6:	bd70      	pop	{r4, r5, r6, pc}

0800f2b8 <__match>:
 800f2b8:	b530      	push	{r4, r5, lr}
 800f2ba:	6803      	ldr	r3, [r0, #0]
 800f2bc:	3301      	adds	r3, #1
 800f2be:	f811 4b01 	ldrb.w	r4, [r1], #1
 800f2c2:	b914      	cbnz	r4, 800f2ca <__match+0x12>
 800f2c4:	6003      	str	r3, [r0, #0]
 800f2c6:	2001      	movs	r0, #1
 800f2c8:	bd30      	pop	{r4, r5, pc}
 800f2ca:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f2ce:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 800f2d2:	2d19      	cmp	r5, #25
 800f2d4:	bf98      	it	ls
 800f2d6:	3220      	addls	r2, #32
 800f2d8:	42a2      	cmp	r2, r4
 800f2da:	d0f0      	beq.n	800f2be <__match+0x6>
 800f2dc:	2000      	movs	r0, #0
 800f2de:	e7f3      	b.n	800f2c8 <__match+0x10>

0800f2e0 <__hexnan>:
 800f2e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f2e4:	680b      	ldr	r3, [r1, #0]
 800f2e6:	6801      	ldr	r1, [r0, #0]
 800f2e8:	115e      	asrs	r6, r3, #5
 800f2ea:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800f2ee:	f013 031f 	ands.w	r3, r3, #31
 800f2f2:	b087      	sub	sp, #28
 800f2f4:	bf18      	it	ne
 800f2f6:	3604      	addne	r6, #4
 800f2f8:	2500      	movs	r5, #0
 800f2fa:	1f37      	subs	r7, r6, #4
 800f2fc:	4682      	mov	sl, r0
 800f2fe:	4690      	mov	r8, r2
 800f300:	9301      	str	r3, [sp, #4]
 800f302:	f846 5c04 	str.w	r5, [r6, #-4]
 800f306:	46b9      	mov	r9, r7
 800f308:	463c      	mov	r4, r7
 800f30a:	9502      	str	r5, [sp, #8]
 800f30c:	46ab      	mov	fp, r5
 800f30e:	784a      	ldrb	r2, [r1, #1]
 800f310:	1c4b      	adds	r3, r1, #1
 800f312:	9303      	str	r3, [sp, #12]
 800f314:	b342      	cbz	r2, 800f368 <__hexnan+0x88>
 800f316:	4610      	mov	r0, r2
 800f318:	9105      	str	r1, [sp, #20]
 800f31a:	9204      	str	r2, [sp, #16]
 800f31c:	f7ff fd94 	bl	800ee48 <__hexdig_fun>
 800f320:	2800      	cmp	r0, #0
 800f322:	d151      	bne.n	800f3c8 <__hexnan+0xe8>
 800f324:	9a04      	ldr	r2, [sp, #16]
 800f326:	9905      	ldr	r1, [sp, #20]
 800f328:	2a20      	cmp	r2, #32
 800f32a:	d818      	bhi.n	800f35e <__hexnan+0x7e>
 800f32c:	9b02      	ldr	r3, [sp, #8]
 800f32e:	459b      	cmp	fp, r3
 800f330:	dd13      	ble.n	800f35a <__hexnan+0x7a>
 800f332:	454c      	cmp	r4, r9
 800f334:	d206      	bcs.n	800f344 <__hexnan+0x64>
 800f336:	2d07      	cmp	r5, #7
 800f338:	dc04      	bgt.n	800f344 <__hexnan+0x64>
 800f33a:	462a      	mov	r2, r5
 800f33c:	4649      	mov	r1, r9
 800f33e:	4620      	mov	r0, r4
 800f340:	f7ff ffa8 	bl	800f294 <L_shift>
 800f344:	4544      	cmp	r4, r8
 800f346:	d952      	bls.n	800f3ee <__hexnan+0x10e>
 800f348:	2300      	movs	r3, #0
 800f34a:	f1a4 0904 	sub.w	r9, r4, #4
 800f34e:	f844 3c04 	str.w	r3, [r4, #-4]
 800f352:	f8cd b008 	str.w	fp, [sp, #8]
 800f356:	464c      	mov	r4, r9
 800f358:	461d      	mov	r5, r3
 800f35a:	9903      	ldr	r1, [sp, #12]
 800f35c:	e7d7      	b.n	800f30e <__hexnan+0x2e>
 800f35e:	2a29      	cmp	r2, #41	@ 0x29
 800f360:	d157      	bne.n	800f412 <__hexnan+0x132>
 800f362:	3102      	adds	r1, #2
 800f364:	f8ca 1000 	str.w	r1, [sl]
 800f368:	f1bb 0f00 	cmp.w	fp, #0
 800f36c:	d051      	beq.n	800f412 <__hexnan+0x132>
 800f36e:	454c      	cmp	r4, r9
 800f370:	d206      	bcs.n	800f380 <__hexnan+0xa0>
 800f372:	2d07      	cmp	r5, #7
 800f374:	dc04      	bgt.n	800f380 <__hexnan+0xa0>
 800f376:	462a      	mov	r2, r5
 800f378:	4649      	mov	r1, r9
 800f37a:	4620      	mov	r0, r4
 800f37c:	f7ff ff8a 	bl	800f294 <L_shift>
 800f380:	4544      	cmp	r4, r8
 800f382:	d936      	bls.n	800f3f2 <__hexnan+0x112>
 800f384:	f1a8 0204 	sub.w	r2, r8, #4
 800f388:	4623      	mov	r3, r4
 800f38a:	f853 1b04 	ldr.w	r1, [r3], #4
 800f38e:	f842 1f04 	str.w	r1, [r2, #4]!
 800f392:	429f      	cmp	r7, r3
 800f394:	d2f9      	bcs.n	800f38a <__hexnan+0xaa>
 800f396:	1b3b      	subs	r3, r7, r4
 800f398:	f023 0303 	bic.w	r3, r3, #3
 800f39c:	3304      	adds	r3, #4
 800f39e:	3401      	adds	r4, #1
 800f3a0:	3e03      	subs	r6, #3
 800f3a2:	42b4      	cmp	r4, r6
 800f3a4:	bf88      	it	hi
 800f3a6:	2304      	movhi	r3, #4
 800f3a8:	4443      	add	r3, r8
 800f3aa:	2200      	movs	r2, #0
 800f3ac:	f843 2b04 	str.w	r2, [r3], #4
 800f3b0:	429f      	cmp	r7, r3
 800f3b2:	d2fb      	bcs.n	800f3ac <__hexnan+0xcc>
 800f3b4:	683b      	ldr	r3, [r7, #0]
 800f3b6:	b91b      	cbnz	r3, 800f3c0 <__hexnan+0xe0>
 800f3b8:	4547      	cmp	r7, r8
 800f3ba:	d128      	bne.n	800f40e <__hexnan+0x12e>
 800f3bc:	2301      	movs	r3, #1
 800f3be:	603b      	str	r3, [r7, #0]
 800f3c0:	2005      	movs	r0, #5
 800f3c2:	b007      	add	sp, #28
 800f3c4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c8:	3501      	adds	r5, #1
 800f3ca:	2d08      	cmp	r5, #8
 800f3cc:	f10b 0b01 	add.w	fp, fp, #1
 800f3d0:	dd06      	ble.n	800f3e0 <__hexnan+0x100>
 800f3d2:	4544      	cmp	r4, r8
 800f3d4:	d9c1      	bls.n	800f35a <__hexnan+0x7a>
 800f3d6:	2300      	movs	r3, #0
 800f3d8:	f844 3c04 	str.w	r3, [r4, #-4]
 800f3dc:	2501      	movs	r5, #1
 800f3de:	3c04      	subs	r4, #4
 800f3e0:	6822      	ldr	r2, [r4, #0]
 800f3e2:	f000 000f 	and.w	r0, r0, #15
 800f3e6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 800f3ea:	6020      	str	r0, [r4, #0]
 800f3ec:	e7b5      	b.n	800f35a <__hexnan+0x7a>
 800f3ee:	2508      	movs	r5, #8
 800f3f0:	e7b3      	b.n	800f35a <__hexnan+0x7a>
 800f3f2:	9b01      	ldr	r3, [sp, #4]
 800f3f4:	2b00      	cmp	r3, #0
 800f3f6:	d0dd      	beq.n	800f3b4 <__hexnan+0xd4>
 800f3f8:	f1c3 0320 	rsb	r3, r3, #32
 800f3fc:	f04f 32ff 	mov.w	r2, #4294967295
 800f400:	40da      	lsrs	r2, r3
 800f402:	f856 3c04 	ldr.w	r3, [r6, #-4]
 800f406:	4013      	ands	r3, r2
 800f408:	f846 3c04 	str.w	r3, [r6, #-4]
 800f40c:	e7d2      	b.n	800f3b4 <__hexnan+0xd4>
 800f40e:	3f04      	subs	r7, #4
 800f410:	e7d0      	b.n	800f3b4 <__hexnan+0xd4>
 800f412:	2004      	movs	r0, #4
 800f414:	e7d5      	b.n	800f3c2 <__hexnan+0xe2>

0800f416 <__ascii_mbtowc>:
 800f416:	b082      	sub	sp, #8
 800f418:	b901      	cbnz	r1, 800f41c <__ascii_mbtowc+0x6>
 800f41a:	a901      	add	r1, sp, #4
 800f41c:	b142      	cbz	r2, 800f430 <__ascii_mbtowc+0x1a>
 800f41e:	b14b      	cbz	r3, 800f434 <__ascii_mbtowc+0x1e>
 800f420:	7813      	ldrb	r3, [r2, #0]
 800f422:	600b      	str	r3, [r1, #0]
 800f424:	7812      	ldrb	r2, [r2, #0]
 800f426:	1e10      	subs	r0, r2, #0
 800f428:	bf18      	it	ne
 800f42a:	2001      	movne	r0, #1
 800f42c:	b002      	add	sp, #8
 800f42e:	4770      	bx	lr
 800f430:	4610      	mov	r0, r2
 800f432:	e7fb      	b.n	800f42c <__ascii_mbtowc+0x16>
 800f434:	f06f 0001 	mvn.w	r0, #1
 800f438:	e7f8      	b.n	800f42c <__ascii_mbtowc+0x16>

0800f43a <_realloc_r>:
 800f43a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800f43e:	4607      	mov	r7, r0
 800f440:	4614      	mov	r4, r2
 800f442:	460d      	mov	r5, r1
 800f444:	b921      	cbnz	r1, 800f450 <_realloc_r+0x16>
 800f446:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800f44a:	4611      	mov	r1, r2
 800f44c:	f7fd bae4 	b.w	800ca18 <_malloc_r>
 800f450:	b92a      	cbnz	r2, 800f45e <_realloc_r+0x24>
 800f452:	f7fd fa6d 	bl	800c930 <_free_r>
 800f456:	4625      	mov	r5, r4
 800f458:	4628      	mov	r0, r5
 800f45a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800f45e:	f000 f8b2 	bl	800f5c6 <_malloc_usable_size_r>
 800f462:	4284      	cmp	r4, r0
 800f464:	4606      	mov	r6, r0
 800f466:	d802      	bhi.n	800f46e <_realloc_r+0x34>
 800f468:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800f46c:	d8f4      	bhi.n	800f458 <_realloc_r+0x1e>
 800f46e:	4621      	mov	r1, r4
 800f470:	4638      	mov	r0, r7
 800f472:	f7fd fad1 	bl	800ca18 <_malloc_r>
 800f476:	4680      	mov	r8, r0
 800f478:	b908      	cbnz	r0, 800f47e <_realloc_r+0x44>
 800f47a:	4645      	mov	r5, r8
 800f47c:	e7ec      	b.n	800f458 <_realloc_r+0x1e>
 800f47e:	42b4      	cmp	r4, r6
 800f480:	4622      	mov	r2, r4
 800f482:	4629      	mov	r1, r5
 800f484:	bf28      	it	cs
 800f486:	4632      	movcs	r2, r6
 800f488:	f7fc fbe5 	bl	800bc56 <memcpy>
 800f48c:	4629      	mov	r1, r5
 800f48e:	4638      	mov	r0, r7
 800f490:	f7fd fa4e 	bl	800c930 <_free_r>
 800f494:	e7f1      	b.n	800f47a <_realloc_r+0x40>
	...

0800f498 <_strtoul_l.isra.0>:
 800f498:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 800f49c:	4e34      	ldr	r6, [pc, #208]	@ (800f570 <_strtoul_l.isra.0+0xd8>)
 800f49e:	4686      	mov	lr, r0
 800f4a0:	460d      	mov	r5, r1
 800f4a2:	4628      	mov	r0, r5
 800f4a4:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f4a8:	5d37      	ldrb	r7, [r6, r4]
 800f4aa:	f017 0708 	ands.w	r7, r7, #8
 800f4ae:	d1f8      	bne.n	800f4a2 <_strtoul_l.isra.0+0xa>
 800f4b0:	2c2d      	cmp	r4, #45	@ 0x2d
 800f4b2:	d110      	bne.n	800f4d6 <_strtoul_l.isra.0+0x3e>
 800f4b4:	782c      	ldrb	r4, [r5, #0]
 800f4b6:	2701      	movs	r7, #1
 800f4b8:	1c85      	adds	r5, r0, #2
 800f4ba:	f033 0010 	bics.w	r0, r3, #16
 800f4be:	d115      	bne.n	800f4ec <_strtoul_l.isra.0+0x54>
 800f4c0:	2c30      	cmp	r4, #48	@ 0x30
 800f4c2:	d10d      	bne.n	800f4e0 <_strtoul_l.isra.0+0x48>
 800f4c4:	7828      	ldrb	r0, [r5, #0]
 800f4c6:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 800f4ca:	2858      	cmp	r0, #88	@ 0x58
 800f4cc:	d108      	bne.n	800f4e0 <_strtoul_l.isra.0+0x48>
 800f4ce:	786c      	ldrb	r4, [r5, #1]
 800f4d0:	3502      	adds	r5, #2
 800f4d2:	2310      	movs	r3, #16
 800f4d4:	e00a      	b.n	800f4ec <_strtoul_l.isra.0+0x54>
 800f4d6:	2c2b      	cmp	r4, #43	@ 0x2b
 800f4d8:	bf04      	itt	eq
 800f4da:	782c      	ldrbeq	r4, [r5, #0]
 800f4dc:	1c85      	addeq	r5, r0, #2
 800f4de:	e7ec      	b.n	800f4ba <_strtoul_l.isra.0+0x22>
 800f4e0:	2b00      	cmp	r3, #0
 800f4e2:	d1f6      	bne.n	800f4d2 <_strtoul_l.isra.0+0x3a>
 800f4e4:	2c30      	cmp	r4, #48	@ 0x30
 800f4e6:	bf14      	ite	ne
 800f4e8:	230a      	movne	r3, #10
 800f4ea:	2308      	moveq	r3, #8
 800f4ec:	f04f 38ff 	mov.w	r8, #4294967295
 800f4f0:	2600      	movs	r6, #0
 800f4f2:	fbb8 f8f3 	udiv	r8, r8, r3
 800f4f6:	fb03 f908 	mul.w	r9, r3, r8
 800f4fa:	ea6f 0909 	mvn.w	r9, r9
 800f4fe:	4630      	mov	r0, r6
 800f500:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 800f504:	f1bc 0f09 	cmp.w	ip, #9
 800f508:	d810      	bhi.n	800f52c <_strtoul_l.isra.0+0x94>
 800f50a:	4664      	mov	r4, ip
 800f50c:	42a3      	cmp	r3, r4
 800f50e:	dd1e      	ble.n	800f54e <_strtoul_l.isra.0+0xb6>
 800f510:	f1b6 3fff 	cmp.w	r6, #4294967295
 800f514:	d007      	beq.n	800f526 <_strtoul_l.isra.0+0x8e>
 800f516:	4580      	cmp	r8, r0
 800f518:	d316      	bcc.n	800f548 <_strtoul_l.isra.0+0xb0>
 800f51a:	d101      	bne.n	800f520 <_strtoul_l.isra.0+0x88>
 800f51c:	45a1      	cmp	r9, r4
 800f51e:	db13      	blt.n	800f548 <_strtoul_l.isra.0+0xb0>
 800f520:	fb00 4003 	mla	r0, r0, r3, r4
 800f524:	2601      	movs	r6, #1
 800f526:	f815 4b01 	ldrb.w	r4, [r5], #1
 800f52a:	e7e9      	b.n	800f500 <_strtoul_l.isra.0+0x68>
 800f52c:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 800f530:	f1bc 0f19 	cmp.w	ip, #25
 800f534:	d801      	bhi.n	800f53a <_strtoul_l.isra.0+0xa2>
 800f536:	3c37      	subs	r4, #55	@ 0x37
 800f538:	e7e8      	b.n	800f50c <_strtoul_l.isra.0+0x74>
 800f53a:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 800f53e:	f1bc 0f19 	cmp.w	ip, #25
 800f542:	d804      	bhi.n	800f54e <_strtoul_l.isra.0+0xb6>
 800f544:	3c57      	subs	r4, #87	@ 0x57
 800f546:	e7e1      	b.n	800f50c <_strtoul_l.isra.0+0x74>
 800f548:	f04f 36ff 	mov.w	r6, #4294967295
 800f54c:	e7eb      	b.n	800f526 <_strtoul_l.isra.0+0x8e>
 800f54e:	1c73      	adds	r3, r6, #1
 800f550:	d106      	bne.n	800f560 <_strtoul_l.isra.0+0xc8>
 800f552:	2322      	movs	r3, #34	@ 0x22
 800f554:	f8ce 3000 	str.w	r3, [lr]
 800f558:	4630      	mov	r0, r6
 800f55a:	b932      	cbnz	r2, 800f56a <_strtoul_l.isra.0+0xd2>
 800f55c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800f560:	b107      	cbz	r7, 800f564 <_strtoul_l.isra.0+0xcc>
 800f562:	4240      	negs	r0, r0
 800f564:	2a00      	cmp	r2, #0
 800f566:	d0f9      	beq.n	800f55c <_strtoul_l.isra.0+0xc4>
 800f568:	b106      	cbz	r6, 800f56c <_strtoul_l.isra.0+0xd4>
 800f56a:	1e69      	subs	r1, r5, #1
 800f56c:	6011      	str	r1, [r2, #0]
 800f56e:	e7f5      	b.n	800f55c <_strtoul_l.isra.0+0xc4>
 800f570:	08010491 	.word	0x08010491

0800f574 <_strtoul_r>:
 800f574:	f7ff bf90 	b.w	800f498 <_strtoul_l.isra.0>

0800f578 <__ascii_wctomb>:
 800f578:	4603      	mov	r3, r0
 800f57a:	4608      	mov	r0, r1
 800f57c:	b141      	cbz	r1, 800f590 <__ascii_wctomb+0x18>
 800f57e:	2aff      	cmp	r2, #255	@ 0xff
 800f580:	d904      	bls.n	800f58c <__ascii_wctomb+0x14>
 800f582:	228a      	movs	r2, #138	@ 0x8a
 800f584:	601a      	str	r2, [r3, #0]
 800f586:	f04f 30ff 	mov.w	r0, #4294967295
 800f58a:	4770      	bx	lr
 800f58c:	700a      	strb	r2, [r1, #0]
 800f58e:	2001      	movs	r0, #1
 800f590:	4770      	bx	lr
	...

0800f594 <fiprintf>:
 800f594:	b40e      	push	{r1, r2, r3}
 800f596:	b503      	push	{r0, r1, lr}
 800f598:	4601      	mov	r1, r0
 800f59a:	ab03      	add	r3, sp, #12
 800f59c:	4805      	ldr	r0, [pc, #20]	@ (800f5b4 <fiprintf+0x20>)
 800f59e:	f853 2b04 	ldr.w	r2, [r3], #4
 800f5a2:	6800      	ldr	r0, [r0, #0]
 800f5a4:	9301      	str	r3, [sp, #4]
 800f5a6:	f000 f83f 	bl	800f628 <_vfiprintf_r>
 800f5aa:	b002      	add	sp, #8
 800f5ac:	f85d eb04 	ldr.w	lr, [sp], #4
 800f5b0:	b003      	add	sp, #12
 800f5b2:	4770      	bx	lr
 800f5b4:	2000011c 	.word	0x2000011c

0800f5b8 <abort>:
 800f5b8:	b508      	push	{r3, lr}
 800f5ba:	2006      	movs	r0, #6
 800f5bc:	f000 fa08 	bl	800f9d0 <raise>
 800f5c0:	2001      	movs	r0, #1
 800f5c2:	f7f2 fe0b 	bl	80021dc <_exit>

0800f5c6 <_malloc_usable_size_r>:
 800f5c6:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800f5ca:	1f18      	subs	r0, r3, #4
 800f5cc:	2b00      	cmp	r3, #0
 800f5ce:	bfbc      	itt	lt
 800f5d0:	580b      	ldrlt	r3, [r1, r0]
 800f5d2:	18c0      	addlt	r0, r0, r3
 800f5d4:	4770      	bx	lr

0800f5d6 <__sfputc_r>:
 800f5d6:	6893      	ldr	r3, [r2, #8]
 800f5d8:	3b01      	subs	r3, #1
 800f5da:	2b00      	cmp	r3, #0
 800f5dc:	b410      	push	{r4}
 800f5de:	6093      	str	r3, [r2, #8]
 800f5e0:	da08      	bge.n	800f5f4 <__sfputc_r+0x1e>
 800f5e2:	6994      	ldr	r4, [r2, #24]
 800f5e4:	42a3      	cmp	r3, r4
 800f5e6:	db01      	blt.n	800f5ec <__sfputc_r+0x16>
 800f5e8:	290a      	cmp	r1, #10
 800f5ea:	d103      	bne.n	800f5f4 <__sfputc_r+0x1e>
 800f5ec:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f5f0:	f000 b932 	b.w	800f858 <__swbuf_r>
 800f5f4:	6813      	ldr	r3, [r2, #0]
 800f5f6:	1c58      	adds	r0, r3, #1
 800f5f8:	6010      	str	r0, [r2, #0]
 800f5fa:	7019      	strb	r1, [r3, #0]
 800f5fc:	4608      	mov	r0, r1
 800f5fe:	f85d 4b04 	ldr.w	r4, [sp], #4
 800f602:	4770      	bx	lr

0800f604 <__sfputs_r>:
 800f604:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f606:	4606      	mov	r6, r0
 800f608:	460f      	mov	r7, r1
 800f60a:	4614      	mov	r4, r2
 800f60c:	18d5      	adds	r5, r2, r3
 800f60e:	42ac      	cmp	r4, r5
 800f610:	d101      	bne.n	800f616 <__sfputs_r+0x12>
 800f612:	2000      	movs	r0, #0
 800f614:	e007      	b.n	800f626 <__sfputs_r+0x22>
 800f616:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f61a:	463a      	mov	r2, r7
 800f61c:	4630      	mov	r0, r6
 800f61e:	f7ff ffda 	bl	800f5d6 <__sfputc_r>
 800f622:	1c43      	adds	r3, r0, #1
 800f624:	d1f3      	bne.n	800f60e <__sfputs_r+0xa>
 800f626:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0800f628 <_vfiprintf_r>:
 800f628:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f62c:	460d      	mov	r5, r1
 800f62e:	b09d      	sub	sp, #116	@ 0x74
 800f630:	4614      	mov	r4, r2
 800f632:	4698      	mov	r8, r3
 800f634:	4606      	mov	r6, r0
 800f636:	b118      	cbz	r0, 800f640 <_vfiprintf_r+0x18>
 800f638:	6a03      	ldr	r3, [r0, #32]
 800f63a:	b90b      	cbnz	r3, 800f640 <_vfiprintf_r+0x18>
 800f63c:	f7fc f9c2 	bl	800b9c4 <__sinit>
 800f640:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f642:	07d9      	lsls	r1, r3, #31
 800f644:	d405      	bmi.n	800f652 <_vfiprintf_r+0x2a>
 800f646:	89ab      	ldrh	r3, [r5, #12]
 800f648:	059a      	lsls	r2, r3, #22
 800f64a:	d402      	bmi.n	800f652 <_vfiprintf_r+0x2a>
 800f64c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f64e:	f7fc fb00 	bl	800bc52 <__retarget_lock_acquire_recursive>
 800f652:	89ab      	ldrh	r3, [r5, #12]
 800f654:	071b      	lsls	r3, r3, #28
 800f656:	d501      	bpl.n	800f65c <_vfiprintf_r+0x34>
 800f658:	692b      	ldr	r3, [r5, #16]
 800f65a:	b99b      	cbnz	r3, 800f684 <_vfiprintf_r+0x5c>
 800f65c:	4629      	mov	r1, r5
 800f65e:	4630      	mov	r0, r6
 800f660:	f000 f938 	bl	800f8d4 <__swsetup_r>
 800f664:	b170      	cbz	r0, 800f684 <_vfiprintf_r+0x5c>
 800f666:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f668:	07dc      	lsls	r4, r3, #31
 800f66a:	d504      	bpl.n	800f676 <_vfiprintf_r+0x4e>
 800f66c:	f04f 30ff 	mov.w	r0, #4294967295
 800f670:	b01d      	add	sp, #116	@ 0x74
 800f672:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f676:	89ab      	ldrh	r3, [r5, #12]
 800f678:	0598      	lsls	r0, r3, #22
 800f67a:	d4f7      	bmi.n	800f66c <_vfiprintf_r+0x44>
 800f67c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f67e:	f7fc fae9 	bl	800bc54 <__retarget_lock_release_recursive>
 800f682:	e7f3      	b.n	800f66c <_vfiprintf_r+0x44>
 800f684:	2300      	movs	r3, #0
 800f686:	9309      	str	r3, [sp, #36]	@ 0x24
 800f688:	2320      	movs	r3, #32
 800f68a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800f68e:	f8cd 800c 	str.w	r8, [sp, #12]
 800f692:	2330      	movs	r3, #48	@ 0x30
 800f694:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800f844 <_vfiprintf_r+0x21c>
 800f698:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800f69c:	f04f 0901 	mov.w	r9, #1
 800f6a0:	4623      	mov	r3, r4
 800f6a2:	469a      	mov	sl, r3
 800f6a4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800f6a8:	b10a      	cbz	r2, 800f6ae <_vfiprintf_r+0x86>
 800f6aa:	2a25      	cmp	r2, #37	@ 0x25
 800f6ac:	d1f9      	bne.n	800f6a2 <_vfiprintf_r+0x7a>
 800f6ae:	ebba 0b04 	subs.w	fp, sl, r4
 800f6b2:	d00b      	beq.n	800f6cc <_vfiprintf_r+0xa4>
 800f6b4:	465b      	mov	r3, fp
 800f6b6:	4622      	mov	r2, r4
 800f6b8:	4629      	mov	r1, r5
 800f6ba:	4630      	mov	r0, r6
 800f6bc:	f7ff ffa2 	bl	800f604 <__sfputs_r>
 800f6c0:	3001      	adds	r0, #1
 800f6c2:	f000 80a7 	beq.w	800f814 <_vfiprintf_r+0x1ec>
 800f6c6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800f6c8:	445a      	add	r2, fp
 800f6ca:	9209      	str	r2, [sp, #36]	@ 0x24
 800f6cc:	f89a 3000 	ldrb.w	r3, [sl]
 800f6d0:	2b00      	cmp	r3, #0
 800f6d2:	f000 809f 	beq.w	800f814 <_vfiprintf_r+0x1ec>
 800f6d6:	2300      	movs	r3, #0
 800f6d8:	f04f 32ff 	mov.w	r2, #4294967295
 800f6dc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800f6e0:	f10a 0a01 	add.w	sl, sl, #1
 800f6e4:	9304      	str	r3, [sp, #16]
 800f6e6:	9307      	str	r3, [sp, #28]
 800f6e8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800f6ec:	931a      	str	r3, [sp, #104]	@ 0x68
 800f6ee:	4654      	mov	r4, sl
 800f6f0:	2205      	movs	r2, #5
 800f6f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f6f6:	4853      	ldr	r0, [pc, #332]	@ (800f844 <_vfiprintf_r+0x21c>)
 800f6f8:	f7f0 fd6a 	bl	80001d0 <memchr>
 800f6fc:	9a04      	ldr	r2, [sp, #16]
 800f6fe:	b9d8      	cbnz	r0, 800f738 <_vfiprintf_r+0x110>
 800f700:	06d1      	lsls	r1, r2, #27
 800f702:	bf44      	itt	mi
 800f704:	2320      	movmi	r3, #32
 800f706:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f70a:	0713      	lsls	r3, r2, #28
 800f70c:	bf44      	itt	mi
 800f70e:	232b      	movmi	r3, #43	@ 0x2b
 800f710:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800f714:	f89a 3000 	ldrb.w	r3, [sl]
 800f718:	2b2a      	cmp	r3, #42	@ 0x2a
 800f71a:	d015      	beq.n	800f748 <_vfiprintf_r+0x120>
 800f71c:	9a07      	ldr	r2, [sp, #28]
 800f71e:	4654      	mov	r4, sl
 800f720:	2000      	movs	r0, #0
 800f722:	f04f 0c0a 	mov.w	ip, #10
 800f726:	4621      	mov	r1, r4
 800f728:	f811 3b01 	ldrb.w	r3, [r1], #1
 800f72c:	3b30      	subs	r3, #48	@ 0x30
 800f72e:	2b09      	cmp	r3, #9
 800f730:	d94b      	bls.n	800f7ca <_vfiprintf_r+0x1a2>
 800f732:	b1b0      	cbz	r0, 800f762 <_vfiprintf_r+0x13a>
 800f734:	9207      	str	r2, [sp, #28]
 800f736:	e014      	b.n	800f762 <_vfiprintf_r+0x13a>
 800f738:	eba0 0308 	sub.w	r3, r0, r8
 800f73c:	fa09 f303 	lsl.w	r3, r9, r3
 800f740:	4313      	orrs	r3, r2
 800f742:	9304      	str	r3, [sp, #16]
 800f744:	46a2      	mov	sl, r4
 800f746:	e7d2      	b.n	800f6ee <_vfiprintf_r+0xc6>
 800f748:	9b03      	ldr	r3, [sp, #12]
 800f74a:	1d19      	adds	r1, r3, #4
 800f74c:	681b      	ldr	r3, [r3, #0]
 800f74e:	9103      	str	r1, [sp, #12]
 800f750:	2b00      	cmp	r3, #0
 800f752:	bfbb      	ittet	lt
 800f754:	425b      	neglt	r3, r3
 800f756:	f042 0202 	orrlt.w	r2, r2, #2
 800f75a:	9307      	strge	r3, [sp, #28]
 800f75c:	9307      	strlt	r3, [sp, #28]
 800f75e:	bfb8      	it	lt
 800f760:	9204      	strlt	r2, [sp, #16]
 800f762:	7823      	ldrb	r3, [r4, #0]
 800f764:	2b2e      	cmp	r3, #46	@ 0x2e
 800f766:	d10a      	bne.n	800f77e <_vfiprintf_r+0x156>
 800f768:	7863      	ldrb	r3, [r4, #1]
 800f76a:	2b2a      	cmp	r3, #42	@ 0x2a
 800f76c:	d132      	bne.n	800f7d4 <_vfiprintf_r+0x1ac>
 800f76e:	9b03      	ldr	r3, [sp, #12]
 800f770:	1d1a      	adds	r2, r3, #4
 800f772:	681b      	ldr	r3, [r3, #0]
 800f774:	9203      	str	r2, [sp, #12]
 800f776:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800f77a:	3402      	adds	r4, #2
 800f77c:	9305      	str	r3, [sp, #20]
 800f77e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800f854 <_vfiprintf_r+0x22c>
 800f782:	7821      	ldrb	r1, [r4, #0]
 800f784:	2203      	movs	r2, #3
 800f786:	4650      	mov	r0, sl
 800f788:	f7f0 fd22 	bl	80001d0 <memchr>
 800f78c:	b138      	cbz	r0, 800f79e <_vfiprintf_r+0x176>
 800f78e:	9b04      	ldr	r3, [sp, #16]
 800f790:	eba0 000a 	sub.w	r0, r0, sl
 800f794:	2240      	movs	r2, #64	@ 0x40
 800f796:	4082      	lsls	r2, r0
 800f798:	4313      	orrs	r3, r2
 800f79a:	3401      	adds	r4, #1
 800f79c:	9304      	str	r3, [sp, #16]
 800f79e:	f814 1b01 	ldrb.w	r1, [r4], #1
 800f7a2:	4829      	ldr	r0, [pc, #164]	@ (800f848 <_vfiprintf_r+0x220>)
 800f7a4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800f7a8:	2206      	movs	r2, #6
 800f7aa:	f7f0 fd11 	bl	80001d0 <memchr>
 800f7ae:	2800      	cmp	r0, #0
 800f7b0:	d03f      	beq.n	800f832 <_vfiprintf_r+0x20a>
 800f7b2:	4b26      	ldr	r3, [pc, #152]	@ (800f84c <_vfiprintf_r+0x224>)
 800f7b4:	bb1b      	cbnz	r3, 800f7fe <_vfiprintf_r+0x1d6>
 800f7b6:	9b03      	ldr	r3, [sp, #12]
 800f7b8:	3307      	adds	r3, #7
 800f7ba:	f023 0307 	bic.w	r3, r3, #7
 800f7be:	3308      	adds	r3, #8
 800f7c0:	9303      	str	r3, [sp, #12]
 800f7c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800f7c4:	443b      	add	r3, r7
 800f7c6:	9309      	str	r3, [sp, #36]	@ 0x24
 800f7c8:	e76a      	b.n	800f6a0 <_vfiprintf_r+0x78>
 800f7ca:	fb0c 3202 	mla	r2, ip, r2, r3
 800f7ce:	460c      	mov	r4, r1
 800f7d0:	2001      	movs	r0, #1
 800f7d2:	e7a8      	b.n	800f726 <_vfiprintf_r+0xfe>
 800f7d4:	2300      	movs	r3, #0
 800f7d6:	3401      	adds	r4, #1
 800f7d8:	9305      	str	r3, [sp, #20]
 800f7da:	4619      	mov	r1, r3
 800f7dc:	f04f 0c0a 	mov.w	ip, #10
 800f7e0:	4620      	mov	r0, r4
 800f7e2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800f7e6:	3a30      	subs	r2, #48	@ 0x30
 800f7e8:	2a09      	cmp	r2, #9
 800f7ea:	d903      	bls.n	800f7f4 <_vfiprintf_r+0x1cc>
 800f7ec:	2b00      	cmp	r3, #0
 800f7ee:	d0c6      	beq.n	800f77e <_vfiprintf_r+0x156>
 800f7f0:	9105      	str	r1, [sp, #20]
 800f7f2:	e7c4      	b.n	800f77e <_vfiprintf_r+0x156>
 800f7f4:	fb0c 2101 	mla	r1, ip, r1, r2
 800f7f8:	4604      	mov	r4, r0
 800f7fa:	2301      	movs	r3, #1
 800f7fc:	e7f0      	b.n	800f7e0 <_vfiprintf_r+0x1b8>
 800f7fe:	ab03      	add	r3, sp, #12
 800f800:	9300      	str	r3, [sp, #0]
 800f802:	462a      	mov	r2, r5
 800f804:	4b12      	ldr	r3, [pc, #72]	@ (800f850 <_vfiprintf_r+0x228>)
 800f806:	a904      	add	r1, sp, #16
 800f808:	4630      	mov	r0, r6
 800f80a:	f7fb fa8b 	bl	800ad24 <_printf_float>
 800f80e:	4607      	mov	r7, r0
 800f810:	1c78      	adds	r0, r7, #1
 800f812:	d1d6      	bne.n	800f7c2 <_vfiprintf_r+0x19a>
 800f814:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800f816:	07d9      	lsls	r1, r3, #31
 800f818:	d405      	bmi.n	800f826 <_vfiprintf_r+0x1fe>
 800f81a:	89ab      	ldrh	r3, [r5, #12]
 800f81c:	059a      	lsls	r2, r3, #22
 800f81e:	d402      	bmi.n	800f826 <_vfiprintf_r+0x1fe>
 800f820:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800f822:	f7fc fa17 	bl	800bc54 <__retarget_lock_release_recursive>
 800f826:	89ab      	ldrh	r3, [r5, #12]
 800f828:	065b      	lsls	r3, r3, #25
 800f82a:	f53f af1f 	bmi.w	800f66c <_vfiprintf_r+0x44>
 800f82e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800f830:	e71e      	b.n	800f670 <_vfiprintf_r+0x48>
 800f832:	ab03      	add	r3, sp, #12
 800f834:	9300      	str	r3, [sp, #0]
 800f836:	462a      	mov	r2, r5
 800f838:	4b05      	ldr	r3, [pc, #20]	@ (800f850 <_vfiprintf_r+0x228>)
 800f83a:	a904      	add	r1, sp, #16
 800f83c:	4630      	mov	r0, r6
 800f83e:	f7fb fd09 	bl	800b254 <_printf_i>
 800f842:	e7e4      	b.n	800f80e <_vfiprintf_r+0x1e6>
 800f844:	0801026f 	.word	0x0801026f
 800f848:	08010279 	.word	0x08010279
 800f84c:	0800ad25 	.word	0x0800ad25
 800f850:	0800f605 	.word	0x0800f605
 800f854:	08010275 	.word	0x08010275

0800f858 <__swbuf_r>:
 800f858:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800f85a:	460e      	mov	r6, r1
 800f85c:	4614      	mov	r4, r2
 800f85e:	4605      	mov	r5, r0
 800f860:	b118      	cbz	r0, 800f86a <__swbuf_r+0x12>
 800f862:	6a03      	ldr	r3, [r0, #32]
 800f864:	b90b      	cbnz	r3, 800f86a <__swbuf_r+0x12>
 800f866:	f7fc f8ad 	bl	800b9c4 <__sinit>
 800f86a:	69a3      	ldr	r3, [r4, #24]
 800f86c:	60a3      	str	r3, [r4, #8]
 800f86e:	89a3      	ldrh	r3, [r4, #12]
 800f870:	071a      	lsls	r2, r3, #28
 800f872:	d501      	bpl.n	800f878 <__swbuf_r+0x20>
 800f874:	6923      	ldr	r3, [r4, #16]
 800f876:	b943      	cbnz	r3, 800f88a <__swbuf_r+0x32>
 800f878:	4621      	mov	r1, r4
 800f87a:	4628      	mov	r0, r5
 800f87c:	f000 f82a 	bl	800f8d4 <__swsetup_r>
 800f880:	b118      	cbz	r0, 800f88a <__swbuf_r+0x32>
 800f882:	f04f 37ff 	mov.w	r7, #4294967295
 800f886:	4638      	mov	r0, r7
 800f888:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800f88a:	6823      	ldr	r3, [r4, #0]
 800f88c:	6922      	ldr	r2, [r4, #16]
 800f88e:	1a98      	subs	r0, r3, r2
 800f890:	6963      	ldr	r3, [r4, #20]
 800f892:	b2f6      	uxtb	r6, r6
 800f894:	4283      	cmp	r3, r0
 800f896:	4637      	mov	r7, r6
 800f898:	dc05      	bgt.n	800f8a6 <__swbuf_r+0x4e>
 800f89a:	4621      	mov	r1, r4
 800f89c:	4628      	mov	r0, r5
 800f89e:	f7ff f96f 	bl	800eb80 <_fflush_r>
 800f8a2:	2800      	cmp	r0, #0
 800f8a4:	d1ed      	bne.n	800f882 <__swbuf_r+0x2a>
 800f8a6:	68a3      	ldr	r3, [r4, #8]
 800f8a8:	3b01      	subs	r3, #1
 800f8aa:	60a3      	str	r3, [r4, #8]
 800f8ac:	6823      	ldr	r3, [r4, #0]
 800f8ae:	1c5a      	adds	r2, r3, #1
 800f8b0:	6022      	str	r2, [r4, #0]
 800f8b2:	701e      	strb	r6, [r3, #0]
 800f8b4:	6962      	ldr	r2, [r4, #20]
 800f8b6:	1c43      	adds	r3, r0, #1
 800f8b8:	429a      	cmp	r2, r3
 800f8ba:	d004      	beq.n	800f8c6 <__swbuf_r+0x6e>
 800f8bc:	89a3      	ldrh	r3, [r4, #12]
 800f8be:	07db      	lsls	r3, r3, #31
 800f8c0:	d5e1      	bpl.n	800f886 <__swbuf_r+0x2e>
 800f8c2:	2e0a      	cmp	r6, #10
 800f8c4:	d1df      	bne.n	800f886 <__swbuf_r+0x2e>
 800f8c6:	4621      	mov	r1, r4
 800f8c8:	4628      	mov	r0, r5
 800f8ca:	f7ff f959 	bl	800eb80 <_fflush_r>
 800f8ce:	2800      	cmp	r0, #0
 800f8d0:	d0d9      	beq.n	800f886 <__swbuf_r+0x2e>
 800f8d2:	e7d6      	b.n	800f882 <__swbuf_r+0x2a>

0800f8d4 <__swsetup_r>:
 800f8d4:	b538      	push	{r3, r4, r5, lr}
 800f8d6:	4b29      	ldr	r3, [pc, #164]	@ (800f97c <__swsetup_r+0xa8>)
 800f8d8:	4605      	mov	r5, r0
 800f8da:	6818      	ldr	r0, [r3, #0]
 800f8dc:	460c      	mov	r4, r1
 800f8de:	b118      	cbz	r0, 800f8e8 <__swsetup_r+0x14>
 800f8e0:	6a03      	ldr	r3, [r0, #32]
 800f8e2:	b90b      	cbnz	r3, 800f8e8 <__swsetup_r+0x14>
 800f8e4:	f7fc f86e 	bl	800b9c4 <__sinit>
 800f8e8:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f8ec:	0719      	lsls	r1, r3, #28
 800f8ee:	d422      	bmi.n	800f936 <__swsetup_r+0x62>
 800f8f0:	06da      	lsls	r2, r3, #27
 800f8f2:	d407      	bmi.n	800f904 <__swsetup_r+0x30>
 800f8f4:	2209      	movs	r2, #9
 800f8f6:	602a      	str	r2, [r5, #0]
 800f8f8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800f8fc:	81a3      	strh	r3, [r4, #12]
 800f8fe:	f04f 30ff 	mov.w	r0, #4294967295
 800f902:	e033      	b.n	800f96c <__swsetup_r+0x98>
 800f904:	0758      	lsls	r0, r3, #29
 800f906:	d512      	bpl.n	800f92e <__swsetup_r+0x5a>
 800f908:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800f90a:	b141      	cbz	r1, 800f91e <__swsetup_r+0x4a>
 800f90c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800f910:	4299      	cmp	r1, r3
 800f912:	d002      	beq.n	800f91a <__swsetup_r+0x46>
 800f914:	4628      	mov	r0, r5
 800f916:	f7fd f80b 	bl	800c930 <_free_r>
 800f91a:	2300      	movs	r3, #0
 800f91c:	6363      	str	r3, [r4, #52]	@ 0x34
 800f91e:	89a3      	ldrh	r3, [r4, #12]
 800f920:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800f924:	81a3      	strh	r3, [r4, #12]
 800f926:	2300      	movs	r3, #0
 800f928:	6063      	str	r3, [r4, #4]
 800f92a:	6923      	ldr	r3, [r4, #16]
 800f92c:	6023      	str	r3, [r4, #0]
 800f92e:	89a3      	ldrh	r3, [r4, #12]
 800f930:	f043 0308 	orr.w	r3, r3, #8
 800f934:	81a3      	strh	r3, [r4, #12]
 800f936:	6923      	ldr	r3, [r4, #16]
 800f938:	b94b      	cbnz	r3, 800f94e <__swsetup_r+0x7a>
 800f93a:	89a3      	ldrh	r3, [r4, #12]
 800f93c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800f940:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f944:	d003      	beq.n	800f94e <__swsetup_r+0x7a>
 800f946:	4621      	mov	r1, r4
 800f948:	4628      	mov	r0, r5
 800f94a:	f000 f883 	bl	800fa54 <__smakebuf_r>
 800f94e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800f952:	f013 0201 	ands.w	r2, r3, #1
 800f956:	d00a      	beq.n	800f96e <__swsetup_r+0x9a>
 800f958:	2200      	movs	r2, #0
 800f95a:	60a2      	str	r2, [r4, #8]
 800f95c:	6962      	ldr	r2, [r4, #20]
 800f95e:	4252      	negs	r2, r2
 800f960:	61a2      	str	r2, [r4, #24]
 800f962:	6922      	ldr	r2, [r4, #16]
 800f964:	b942      	cbnz	r2, 800f978 <__swsetup_r+0xa4>
 800f966:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800f96a:	d1c5      	bne.n	800f8f8 <__swsetup_r+0x24>
 800f96c:	bd38      	pop	{r3, r4, r5, pc}
 800f96e:	0799      	lsls	r1, r3, #30
 800f970:	bf58      	it	pl
 800f972:	6962      	ldrpl	r2, [r4, #20]
 800f974:	60a2      	str	r2, [r4, #8]
 800f976:	e7f4      	b.n	800f962 <__swsetup_r+0x8e>
 800f978:	2000      	movs	r0, #0
 800f97a:	e7f7      	b.n	800f96c <__swsetup_r+0x98>
 800f97c:	2000011c 	.word	0x2000011c

0800f980 <_raise_r>:
 800f980:	291f      	cmp	r1, #31
 800f982:	b538      	push	{r3, r4, r5, lr}
 800f984:	4605      	mov	r5, r0
 800f986:	460c      	mov	r4, r1
 800f988:	d904      	bls.n	800f994 <_raise_r+0x14>
 800f98a:	2316      	movs	r3, #22
 800f98c:	6003      	str	r3, [r0, #0]
 800f98e:	f04f 30ff 	mov.w	r0, #4294967295
 800f992:	bd38      	pop	{r3, r4, r5, pc}
 800f994:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800f996:	b112      	cbz	r2, 800f99e <_raise_r+0x1e>
 800f998:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800f99c:	b94b      	cbnz	r3, 800f9b2 <_raise_r+0x32>
 800f99e:	4628      	mov	r0, r5
 800f9a0:	f000 f830 	bl	800fa04 <_getpid_r>
 800f9a4:	4622      	mov	r2, r4
 800f9a6:	4601      	mov	r1, r0
 800f9a8:	4628      	mov	r0, r5
 800f9aa:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800f9ae:	f000 b817 	b.w	800f9e0 <_kill_r>
 800f9b2:	2b01      	cmp	r3, #1
 800f9b4:	d00a      	beq.n	800f9cc <_raise_r+0x4c>
 800f9b6:	1c59      	adds	r1, r3, #1
 800f9b8:	d103      	bne.n	800f9c2 <_raise_r+0x42>
 800f9ba:	2316      	movs	r3, #22
 800f9bc:	6003      	str	r3, [r0, #0]
 800f9be:	2001      	movs	r0, #1
 800f9c0:	e7e7      	b.n	800f992 <_raise_r+0x12>
 800f9c2:	2100      	movs	r1, #0
 800f9c4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800f9c8:	4620      	mov	r0, r4
 800f9ca:	4798      	blx	r3
 800f9cc:	2000      	movs	r0, #0
 800f9ce:	e7e0      	b.n	800f992 <_raise_r+0x12>

0800f9d0 <raise>:
 800f9d0:	4b02      	ldr	r3, [pc, #8]	@ (800f9dc <raise+0xc>)
 800f9d2:	4601      	mov	r1, r0
 800f9d4:	6818      	ldr	r0, [r3, #0]
 800f9d6:	f7ff bfd3 	b.w	800f980 <_raise_r>
 800f9da:	bf00      	nop
 800f9dc:	2000011c 	.word	0x2000011c

0800f9e0 <_kill_r>:
 800f9e0:	b538      	push	{r3, r4, r5, lr}
 800f9e2:	4d07      	ldr	r5, [pc, #28]	@ (800fa00 <_kill_r+0x20>)
 800f9e4:	2300      	movs	r3, #0
 800f9e6:	4604      	mov	r4, r0
 800f9e8:	4608      	mov	r0, r1
 800f9ea:	4611      	mov	r1, r2
 800f9ec:	602b      	str	r3, [r5, #0]
 800f9ee:	f7f2 fbe5 	bl	80021bc <_kill>
 800f9f2:	1c43      	adds	r3, r0, #1
 800f9f4:	d102      	bne.n	800f9fc <_kill_r+0x1c>
 800f9f6:	682b      	ldr	r3, [r5, #0]
 800f9f8:	b103      	cbz	r3, 800f9fc <_kill_r+0x1c>
 800f9fa:	6023      	str	r3, [r4, #0]
 800f9fc:	bd38      	pop	{r3, r4, r5, pc}
 800f9fe:	bf00      	nop
 800fa00:	20002218 	.word	0x20002218

0800fa04 <_getpid_r>:
 800fa04:	f7f2 bbd2 	b.w	80021ac <_getpid>

0800fa08 <__swhatbuf_r>:
 800fa08:	b570      	push	{r4, r5, r6, lr}
 800fa0a:	460c      	mov	r4, r1
 800fa0c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa10:	2900      	cmp	r1, #0
 800fa12:	b096      	sub	sp, #88	@ 0x58
 800fa14:	4615      	mov	r5, r2
 800fa16:	461e      	mov	r6, r3
 800fa18:	da0d      	bge.n	800fa36 <__swhatbuf_r+0x2e>
 800fa1a:	89a3      	ldrh	r3, [r4, #12]
 800fa1c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800fa20:	f04f 0100 	mov.w	r1, #0
 800fa24:	bf14      	ite	ne
 800fa26:	2340      	movne	r3, #64	@ 0x40
 800fa28:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800fa2c:	2000      	movs	r0, #0
 800fa2e:	6031      	str	r1, [r6, #0]
 800fa30:	602b      	str	r3, [r5, #0]
 800fa32:	b016      	add	sp, #88	@ 0x58
 800fa34:	bd70      	pop	{r4, r5, r6, pc}
 800fa36:	466a      	mov	r2, sp
 800fa38:	f000 f848 	bl	800facc <_fstat_r>
 800fa3c:	2800      	cmp	r0, #0
 800fa3e:	dbec      	blt.n	800fa1a <__swhatbuf_r+0x12>
 800fa40:	9901      	ldr	r1, [sp, #4]
 800fa42:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800fa46:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800fa4a:	4259      	negs	r1, r3
 800fa4c:	4159      	adcs	r1, r3
 800fa4e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800fa52:	e7eb      	b.n	800fa2c <__swhatbuf_r+0x24>

0800fa54 <__smakebuf_r>:
 800fa54:	898b      	ldrh	r3, [r1, #12]
 800fa56:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800fa58:	079d      	lsls	r5, r3, #30
 800fa5a:	4606      	mov	r6, r0
 800fa5c:	460c      	mov	r4, r1
 800fa5e:	d507      	bpl.n	800fa70 <__smakebuf_r+0x1c>
 800fa60:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800fa64:	6023      	str	r3, [r4, #0]
 800fa66:	6123      	str	r3, [r4, #16]
 800fa68:	2301      	movs	r3, #1
 800fa6a:	6163      	str	r3, [r4, #20]
 800fa6c:	b003      	add	sp, #12
 800fa6e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fa70:	ab01      	add	r3, sp, #4
 800fa72:	466a      	mov	r2, sp
 800fa74:	f7ff ffc8 	bl	800fa08 <__swhatbuf_r>
 800fa78:	9f00      	ldr	r7, [sp, #0]
 800fa7a:	4605      	mov	r5, r0
 800fa7c:	4639      	mov	r1, r7
 800fa7e:	4630      	mov	r0, r6
 800fa80:	f7fc ffca 	bl	800ca18 <_malloc_r>
 800fa84:	b948      	cbnz	r0, 800fa9a <__smakebuf_r+0x46>
 800fa86:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800fa8a:	059a      	lsls	r2, r3, #22
 800fa8c:	d4ee      	bmi.n	800fa6c <__smakebuf_r+0x18>
 800fa8e:	f023 0303 	bic.w	r3, r3, #3
 800fa92:	f043 0302 	orr.w	r3, r3, #2
 800fa96:	81a3      	strh	r3, [r4, #12]
 800fa98:	e7e2      	b.n	800fa60 <__smakebuf_r+0xc>
 800fa9a:	89a3      	ldrh	r3, [r4, #12]
 800fa9c:	6020      	str	r0, [r4, #0]
 800fa9e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800faa2:	81a3      	strh	r3, [r4, #12]
 800faa4:	9b01      	ldr	r3, [sp, #4]
 800faa6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800faaa:	b15b      	cbz	r3, 800fac4 <__smakebuf_r+0x70>
 800faac:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fab0:	4630      	mov	r0, r6
 800fab2:	f000 f81d 	bl	800faf0 <_isatty_r>
 800fab6:	b128      	cbz	r0, 800fac4 <__smakebuf_r+0x70>
 800fab8:	89a3      	ldrh	r3, [r4, #12]
 800faba:	f023 0303 	bic.w	r3, r3, #3
 800fabe:	f043 0301 	orr.w	r3, r3, #1
 800fac2:	81a3      	strh	r3, [r4, #12]
 800fac4:	89a3      	ldrh	r3, [r4, #12]
 800fac6:	431d      	orrs	r5, r3
 800fac8:	81a5      	strh	r5, [r4, #12]
 800faca:	e7cf      	b.n	800fa6c <__smakebuf_r+0x18>

0800facc <_fstat_r>:
 800facc:	b538      	push	{r3, r4, r5, lr}
 800face:	4d07      	ldr	r5, [pc, #28]	@ (800faec <_fstat_r+0x20>)
 800fad0:	2300      	movs	r3, #0
 800fad2:	4604      	mov	r4, r0
 800fad4:	4608      	mov	r0, r1
 800fad6:	4611      	mov	r1, r2
 800fad8:	602b      	str	r3, [r5, #0]
 800fada:	f7f2 fbcf 	bl	800227c <_fstat>
 800fade:	1c43      	adds	r3, r0, #1
 800fae0:	d102      	bne.n	800fae8 <_fstat_r+0x1c>
 800fae2:	682b      	ldr	r3, [r5, #0]
 800fae4:	b103      	cbz	r3, 800fae8 <_fstat_r+0x1c>
 800fae6:	6023      	str	r3, [r4, #0]
 800fae8:	bd38      	pop	{r3, r4, r5, pc}
 800faea:	bf00      	nop
 800faec:	20002218 	.word	0x20002218

0800faf0 <_isatty_r>:
 800faf0:	b538      	push	{r3, r4, r5, lr}
 800faf2:	4d06      	ldr	r5, [pc, #24]	@ (800fb0c <_isatty_r+0x1c>)
 800faf4:	2300      	movs	r3, #0
 800faf6:	4604      	mov	r4, r0
 800faf8:	4608      	mov	r0, r1
 800fafa:	602b      	str	r3, [r5, #0]
 800fafc:	f7f2 fbce 	bl	800229c <_isatty>
 800fb00:	1c43      	adds	r3, r0, #1
 800fb02:	d102      	bne.n	800fb0a <_isatty_r+0x1a>
 800fb04:	682b      	ldr	r3, [r5, #0]
 800fb06:	b103      	cbz	r3, 800fb0a <_isatty_r+0x1a>
 800fb08:	6023      	str	r3, [r4, #0]
 800fb0a:	bd38      	pop	{r3, r4, r5, pc}
 800fb0c:	20002218 	.word	0x20002218

0800fb10 <atan2>:
 800fb10:	f000 b802 	b.w	800fb18 <__ieee754_atan2>
 800fb14:	0000      	movs	r0, r0
	...

0800fb18 <__ieee754_atan2>:
 800fb18:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb1c:	ec57 6b11 	vmov	r6, r7, d1
 800fb20:	4273      	negs	r3, r6
 800fb22:	f8df 817c 	ldr.w	r8, [pc, #380]	@ 800fca0 <__ieee754_atan2+0x188>
 800fb26:	f027 4200 	bic.w	r2, r7, #2147483648	@ 0x80000000
 800fb2a:	4333      	orrs	r3, r6
 800fb2c:	ea42 73d3 	orr.w	r3, r2, r3, lsr #31
 800fb30:	4543      	cmp	r3, r8
 800fb32:	ec51 0b10 	vmov	r0, r1, d0
 800fb36:	4635      	mov	r5, r6
 800fb38:	d809      	bhi.n	800fb4e <__ieee754_atan2+0x36>
 800fb3a:	4244      	negs	r4, r0
 800fb3c:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800fb40:	4304      	orrs	r4, r0
 800fb42:	ea43 74d4 	orr.w	r4, r3, r4, lsr #31
 800fb46:	4544      	cmp	r4, r8
 800fb48:	468e      	mov	lr, r1
 800fb4a:	4681      	mov	r9, r0
 800fb4c:	d907      	bls.n	800fb5e <__ieee754_atan2+0x46>
 800fb4e:	4632      	mov	r2, r6
 800fb50:	463b      	mov	r3, r7
 800fb52:	f7f0 fb9b 	bl	800028c <__adddf3>
 800fb56:	ec41 0b10 	vmov	d0, r0, r1
 800fb5a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800fb5e:	f107 4440 	add.w	r4, r7, #3221225472	@ 0xc0000000
 800fb62:	f504 1480 	add.w	r4, r4, #1048576	@ 0x100000
 800fb66:	4334      	orrs	r4, r6
 800fb68:	d103      	bne.n	800fb72 <__ieee754_atan2+0x5a>
 800fb6a:	e8bd 43f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800fb6e:	f000 b89b 	b.w	800fca8 <atan>
 800fb72:	17bc      	asrs	r4, r7, #30
 800fb74:	f004 0402 	and.w	r4, r4, #2
 800fb78:	ea53 0909 	orrs.w	r9, r3, r9
 800fb7c:	ea44 74d1 	orr.w	r4, r4, r1, lsr #31
 800fb80:	d107      	bne.n	800fb92 <__ieee754_atan2+0x7a>
 800fb82:	2c02      	cmp	r4, #2
 800fb84:	d05f      	beq.n	800fc46 <__ieee754_atan2+0x12e>
 800fb86:	2c03      	cmp	r4, #3
 800fb88:	d1e5      	bne.n	800fb56 <__ieee754_atan2+0x3e>
 800fb8a:	a143      	add	r1, pc, #268	@ (adr r1, 800fc98 <__ieee754_atan2+0x180>)
 800fb8c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fb90:	e7e1      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fb92:	4315      	orrs	r5, r2
 800fb94:	d106      	bne.n	800fba4 <__ieee754_atan2+0x8c>
 800fb96:	f1be 0f00 	cmp.w	lr, #0
 800fb9a:	db5f      	blt.n	800fc5c <__ieee754_atan2+0x144>
 800fb9c:	a136      	add	r1, pc, #216	@ (adr r1, 800fc78 <__ieee754_atan2+0x160>)
 800fb9e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fba2:	e7d8      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fba4:	4542      	cmp	r2, r8
 800fba6:	d10f      	bne.n	800fbc8 <__ieee754_atan2+0xb0>
 800fba8:	4293      	cmp	r3, r2
 800fbaa:	f104 34ff 	add.w	r4, r4, #4294967295
 800fbae:	d107      	bne.n	800fbc0 <__ieee754_atan2+0xa8>
 800fbb0:	2c02      	cmp	r4, #2
 800fbb2:	d84c      	bhi.n	800fc4e <__ieee754_atan2+0x136>
 800fbb4:	4b36      	ldr	r3, [pc, #216]	@ (800fc90 <__ieee754_atan2+0x178>)
 800fbb6:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800fbba:	e9d3 0100 	ldrd	r0, r1, [r3]
 800fbbe:	e7ca      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fbc0:	2c02      	cmp	r4, #2
 800fbc2:	d848      	bhi.n	800fc56 <__ieee754_atan2+0x13e>
 800fbc4:	4b33      	ldr	r3, [pc, #204]	@ (800fc94 <__ieee754_atan2+0x17c>)
 800fbc6:	e7f6      	b.n	800fbb6 <__ieee754_atan2+0x9e>
 800fbc8:	4543      	cmp	r3, r8
 800fbca:	d0e4      	beq.n	800fb96 <__ieee754_atan2+0x7e>
 800fbcc:	1a9b      	subs	r3, r3, r2
 800fbce:	f1b3 7f74 	cmp.w	r3, #63963136	@ 0x3d00000
 800fbd2:	ea4f 5223 	mov.w	r2, r3, asr #20
 800fbd6:	da1e      	bge.n	800fc16 <__ieee754_atan2+0xfe>
 800fbd8:	2f00      	cmp	r7, #0
 800fbda:	da01      	bge.n	800fbe0 <__ieee754_atan2+0xc8>
 800fbdc:	323c      	adds	r2, #60	@ 0x3c
 800fbde:	db1e      	blt.n	800fc1e <__ieee754_atan2+0x106>
 800fbe0:	4632      	mov	r2, r6
 800fbe2:	463b      	mov	r3, r7
 800fbe4:	f7f0 fe32 	bl	800084c <__aeabi_ddiv>
 800fbe8:	ec41 0b10 	vmov	d0, r0, r1
 800fbec:	f000 f9f4 	bl	800ffd8 <fabs>
 800fbf0:	f000 f85a 	bl	800fca8 <atan>
 800fbf4:	ec51 0b10 	vmov	r0, r1, d0
 800fbf8:	2c01      	cmp	r4, #1
 800fbfa:	d013      	beq.n	800fc24 <__ieee754_atan2+0x10c>
 800fbfc:	2c02      	cmp	r4, #2
 800fbfe:	d015      	beq.n	800fc2c <__ieee754_atan2+0x114>
 800fc00:	2c00      	cmp	r4, #0
 800fc02:	d0a8      	beq.n	800fb56 <__ieee754_atan2+0x3e>
 800fc04:	a318      	add	r3, pc, #96	@ (adr r3, 800fc68 <__ieee754_atan2+0x150>)
 800fc06:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc0a:	f7f0 fb3d 	bl	8000288 <__aeabi_dsub>
 800fc0e:	a318      	add	r3, pc, #96	@ (adr r3, 800fc70 <__ieee754_atan2+0x158>)
 800fc10:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc14:	e014      	b.n	800fc40 <__ieee754_atan2+0x128>
 800fc16:	a118      	add	r1, pc, #96	@ (adr r1, 800fc78 <__ieee754_atan2+0x160>)
 800fc18:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc1c:	e7ec      	b.n	800fbf8 <__ieee754_atan2+0xe0>
 800fc1e:	2000      	movs	r0, #0
 800fc20:	2100      	movs	r1, #0
 800fc22:	e7e9      	b.n	800fbf8 <__ieee754_atan2+0xe0>
 800fc24:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800fc28:	4619      	mov	r1, r3
 800fc2a:	e794      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc2c:	a30e      	add	r3, pc, #56	@ (adr r3, 800fc68 <__ieee754_atan2+0x150>)
 800fc2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fc32:	f7f0 fb29 	bl	8000288 <__aeabi_dsub>
 800fc36:	4602      	mov	r2, r0
 800fc38:	460b      	mov	r3, r1
 800fc3a:	a10d      	add	r1, pc, #52	@ (adr r1, 800fc70 <__ieee754_atan2+0x158>)
 800fc3c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc40:	f7f0 fb22 	bl	8000288 <__aeabi_dsub>
 800fc44:	e787      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc46:	a10a      	add	r1, pc, #40	@ (adr r1, 800fc70 <__ieee754_atan2+0x158>)
 800fc48:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc4c:	e783      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc4e:	a10c      	add	r1, pc, #48	@ (adr r1, 800fc80 <__ieee754_atan2+0x168>)
 800fc50:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc54:	e77f      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc56:	2000      	movs	r0, #0
 800fc58:	2100      	movs	r1, #0
 800fc5a:	e77c      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc5c:	a10a      	add	r1, pc, #40	@ (adr r1, 800fc88 <__ieee754_atan2+0x170>)
 800fc5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800fc62:	e778      	b.n	800fb56 <__ieee754_atan2+0x3e>
 800fc64:	f3af 8000 	nop.w
 800fc68:	33145c07 	.word	0x33145c07
 800fc6c:	3ca1a626 	.word	0x3ca1a626
 800fc70:	54442d18 	.word	0x54442d18
 800fc74:	400921fb 	.word	0x400921fb
 800fc78:	54442d18 	.word	0x54442d18
 800fc7c:	3ff921fb 	.word	0x3ff921fb
 800fc80:	54442d18 	.word	0x54442d18
 800fc84:	3fe921fb 	.word	0x3fe921fb
 800fc88:	54442d18 	.word	0x54442d18
 800fc8c:	bff921fb 	.word	0xbff921fb
 800fc90:	080105b0 	.word	0x080105b0
 800fc94:	08010598 	.word	0x08010598
 800fc98:	54442d18 	.word	0x54442d18
 800fc9c:	c00921fb 	.word	0xc00921fb
 800fca0:	7ff00000 	.word	0x7ff00000
 800fca4:	00000000 	.word	0x00000000

0800fca8 <atan>:
 800fca8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fcac:	ec55 4b10 	vmov	r4, r5, d0
 800fcb0:	4bbf      	ldr	r3, [pc, #764]	@ (800ffb0 <atan+0x308>)
 800fcb2:	f025 4600 	bic.w	r6, r5, #2147483648	@ 0x80000000
 800fcb6:	429e      	cmp	r6, r3
 800fcb8:	46ab      	mov	fp, r5
 800fcba:	d918      	bls.n	800fcee <atan+0x46>
 800fcbc:	4bbd      	ldr	r3, [pc, #756]	@ (800ffb4 <atan+0x30c>)
 800fcbe:	429e      	cmp	r6, r3
 800fcc0:	d801      	bhi.n	800fcc6 <atan+0x1e>
 800fcc2:	d109      	bne.n	800fcd8 <atan+0x30>
 800fcc4:	b144      	cbz	r4, 800fcd8 <atan+0x30>
 800fcc6:	4622      	mov	r2, r4
 800fcc8:	462b      	mov	r3, r5
 800fcca:	4620      	mov	r0, r4
 800fccc:	4629      	mov	r1, r5
 800fcce:	f7f0 fadd 	bl	800028c <__adddf3>
 800fcd2:	4604      	mov	r4, r0
 800fcd4:	460d      	mov	r5, r1
 800fcd6:	e006      	b.n	800fce6 <atan+0x3e>
 800fcd8:	f1bb 0f00 	cmp.w	fp, #0
 800fcdc:	f340 812b 	ble.w	800ff36 <atan+0x28e>
 800fce0:	a597      	add	r5, pc, #604	@ (adr r5, 800ff40 <atan+0x298>)
 800fce2:	e9d5 4500 	ldrd	r4, r5, [r5]
 800fce6:	ec45 4b10 	vmov	d0, r4, r5
 800fcea:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fcee:	4bb2      	ldr	r3, [pc, #712]	@ (800ffb8 <atan+0x310>)
 800fcf0:	429e      	cmp	r6, r3
 800fcf2:	d813      	bhi.n	800fd1c <atan+0x74>
 800fcf4:	f1a3 73de 	sub.w	r3, r3, #29097984	@ 0x1bc0000
 800fcf8:	429e      	cmp	r6, r3
 800fcfa:	d80c      	bhi.n	800fd16 <atan+0x6e>
 800fcfc:	a392      	add	r3, pc, #584	@ (adr r3, 800ff48 <atan+0x2a0>)
 800fcfe:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd02:	4620      	mov	r0, r4
 800fd04:	4629      	mov	r1, r5
 800fd06:	f7f0 fac1 	bl	800028c <__adddf3>
 800fd0a:	4bac      	ldr	r3, [pc, #688]	@ (800ffbc <atan+0x314>)
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	f7f0 ff03 	bl	8000b18 <__aeabi_dcmpgt>
 800fd12:	2800      	cmp	r0, #0
 800fd14:	d1e7      	bne.n	800fce6 <atan+0x3e>
 800fd16:	f04f 3aff 	mov.w	sl, #4294967295
 800fd1a:	e029      	b.n	800fd70 <atan+0xc8>
 800fd1c:	f000 f95c 	bl	800ffd8 <fabs>
 800fd20:	4ba7      	ldr	r3, [pc, #668]	@ (800ffc0 <atan+0x318>)
 800fd22:	429e      	cmp	r6, r3
 800fd24:	ec55 4b10 	vmov	r4, r5, d0
 800fd28:	f200 80bc 	bhi.w	800fea4 <atan+0x1fc>
 800fd2c:	f5a3 2350 	sub.w	r3, r3, #851968	@ 0xd0000
 800fd30:	429e      	cmp	r6, r3
 800fd32:	f200 809e 	bhi.w	800fe72 <atan+0x1ca>
 800fd36:	4622      	mov	r2, r4
 800fd38:	462b      	mov	r3, r5
 800fd3a:	4620      	mov	r0, r4
 800fd3c:	4629      	mov	r1, r5
 800fd3e:	f7f0 faa5 	bl	800028c <__adddf3>
 800fd42:	4b9e      	ldr	r3, [pc, #632]	@ (800ffbc <atan+0x314>)
 800fd44:	2200      	movs	r2, #0
 800fd46:	f7f0 fa9f 	bl	8000288 <__aeabi_dsub>
 800fd4a:	2200      	movs	r2, #0
 800fd4c:	4606      	mov	r6, r0
 800fd4e:	460f      	mov	r7, r1
 800fd50:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800fd54:	4620      	mov	r0, r4
 800fd56:	4629      	mov	r1, r5
 800fd58:	f7f0 fa98 	bl	800028c <__adddf3>
 800fd5c:	4602      	mov	r2, r0
 800fd5e:	460b      	mov	r3, r1
 800fd60:	4630      	mov	r0, r6
 800fd62:	4639      	mov	r1, r7
 800fd64:	f7f0 fd72 	bl	800084c <__aeabi_ddiv>
 800fd68:	f04f 0a00 	mov.w	sl, #0
 800fd6c:	4604      	mov	r4, r0
 800fd6e:	460d      	mov	r5, r1
 800fd70:	4622      	mov	r2, r4
 800fd72:	462b      	mov	r3, r5
 800fd74:	4620      	mov	r0, r4
 800fd76:	4629      	mov	r1, r5
 800fd78:	f7f0 fc3e 	bl	80005f8 <__aeabi_dmul>
 800fd7c:	4602      	mov	r2, r0
 800fd7e:	460b      	mov	r3, r1
 800fd80:	4680      	mov	r8, r0
 800fd82:	4689      	mov	r9, r1
 800fd84:	f7f0 fc38 	bl	80005f8 <__aeabi_dmul>
 800fd88:	a371      	add	r3, pc, #452	@ (adr r3, 800ff50 <atan+0x2a8>)
 800fd8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd8e:	4606      	mov	r6, r0
 800fd90:	460f      	mov	r7, r1
 800fd92:	f7f0 fc31 	bl	80005f8 <__aeabi_dmul>
 800fd96:	a370      	add	r3, pc, #448	@ (adr r3, 800ff58 <atan+0x2b0>)
 800fd98:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fd9c:	f7f0 fa76 	bl	800028c <__adddf3>
 800fda0:	4632      	mov	r2, r6
 800fda2:	463b      	mov	r3, r7
 800fda4:	f7f0 fc28 	bl	80005f8 <__aeabi_dmul>
 800fda8:	a36d      	add	r3, pc, #436	@ (adr r3, 800ff60 <atan+0x2b8>)
 800fdaa:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdae:	f7f0 fa6d 	bl	800028c <__adddf3>
 800fdb2:	4632      	mov	r2, r6
 800fdb4:	463b      	mov	r3, r7
 800fdb6:	f7f0 fc1f 	bl	80005f8 <__aeabi_dmul>
 800fdba:	a36b      	add	r3, pc, #428	@ (adr r3, 800ff68 <atan+0x2c0>)
 800fdbc:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdc0:	f7f0 fa64 	bl	800028c <__adddf3>
 800fdc4:	4632      	mov	r2, r6
 800fdc6:	463b      	mov	r3, r7
 800fdc8:	f7f0 fc16 	bl	80005f8 <__aeabi_dmul>
 800fdcc:	a368      	add	r3, pc, #416	@ (adr r3, 800ff70 <atan+0x2c8>)
 800fdce:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdd2:	f7f0 fa5b 	bl	800028c <__adddf3>
 800fdd6:	4632      	mov	r2, r6
 800fdd8:	463b      	mov	r3, r7
 800fdda:	f7f0 fc0d 	bl	80005f8 <__aeabi_dmul>
 800fdde:	a366      	add	r3, pc, #408	@ (adr r3, 800ff78 <atan+0x2d0>)
 800fde0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fde4:	f7f0 fa52 	bl	800028c <__adddf3>
 800fde8:	4642      	mov	r2, r8
 800fdea:	464b      	mov	r3, r9
 800fdec:	f7f0 fc04 	bl	80005f8 <__aeabi_dmul>
 800fdf0:	a363      	add	r3, pc, #396	@ (adr r3, 800ff80 <atan+0x2d8>)
 800fdf2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fdf6:	4680      	mov	r8, r0
 800fdf8:	4689      	mov	r9, r1
 800fdfa:	4630      	mov	r0, r6
 800fdfc:	4639      	mov	r1, r7
 800fdfe:	f7f0 fbfb 	bl	80005f8 <__aeabi_dmul>
 800fe02:	a361      	add	r3, pc, #388	@ (adr r3, 800ff88 <atan+0x2e0>)
 800fe04:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe08:	f7f0 fa3e 	bl	8000288 <__aeabi_dsub>
 800fe0c:	4632      	mov	r2, r6
 800fe0e:	463b      	mov	r3, r7
 800fe10:	f7f0 fbf2 	bl	80005f8 <__aeabi_dmul>
 800fe14:	a35e      	add	r3, pc, #376	@ (adr r3, 800ff90 <atan+0x2e8>)
 800fe16:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe1a:	f7f0 fa35 	bl	8000288 <__aeabi_dsub>
 800fe1e:	4632      	mov	r2, r6
 800fe20:	463b      	mov	r3, r7
 800fe22:	f7f0 fbe9 	bl	80005f8 <__aeabi_dmul>
 800fe26:	a35c      	add	r3, pc, #368	@ (adr r3, 800ff98 <atan+0x2f0>)
 800fe28:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe2c:	f7f0 fa2c 	bl	8000288 <__aeabi_dsub>
 800fe30:	4632      	mov	r2, r6
 800fe32:	463b      	mov	r3, r7
 800fe34:	f7f0 fbe0 	bl	80005f8 <__aeabi_dmul>
 800fe38:	a359      	add	r3, pc, #356	@ (adr r3, 800ffa0 <atan+0x2f8>)
 800fe3a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800fe3e:	f7f0 fa23 	bl	8000288 <__aeabi_dsub>
 800fe42:	4632      	mov	r2, r6
 800fe44:	463b      	mov	r3, r7
 800fe46:	f7f0 fbd7 	bl	80005f8 <__aeabi_dmul>
 800fe4a:	4602      	mov	r2, r0
 800fe4c:	460b      	mov	r3, r1
 800fe4e:	4640      	mov	r0, r8
 800fe50:	4649      	mov	r1, r9
 800fe52:	f7f0 fa1b 	bl	800028c <__adddf3>
 800fe56:	4622      	mov	r2, r4
 800fe58:	462b      	mov	r3, r5
 800fe5a:	f7f0 fbcd 	bl	80005f8 <__aeabi_dmul>
 800fe5e:	f1ba 3fff 	cmp.w	sl, #4294967295
 800fe62:	4602      	mov	r2, r0
 800fe64:	460b      	mov	r3, r1
 800fe66:	d148      	bne.n	800fefa <atan+0x252>
 800fe68:	4620      	mov	r0, r4
 800fe6a:	4629      	mov	r1, r5
 800fe6c:	f7f0 fa0c 	bl	8000288 <__aeabi_dsub>
 800fe70:	e72f      	b.n	800fcd2 <atan+0x2a>
 800fe72:	4b52      	ldr	r3, [pc, #328]	@ (800ffbc <atan+0x314>)
 800fe74:	2200      	movs	r2, #0
 800fe76:	4620      	mov	r0, r4
 800fe78:	4629      	mov	r1, r5
 800fe7a:	f7f0 fa05 	bl	8000288 <__aeabi_dsub>
 800fe7e:	4b4f      	ldr	r3, [pc, #316]	@ (800ffbc <atan+0x314>)
 800fe80:	4606      	mov	r6, r0
 800fe82:	460f      	mov	r7, r1
 800fe84:	2200      	movs	r2, #0
 800fe86:	4620      	mov	r0, r4
 800fe88:	4629      	mov	r1, r5
 800fe8a:	f7f0 f9ff 	bl	800028c <__adddf3>
 800fe8e:	4602      	mov	r2, r0
 800fe90:	460b      	mov	r3, r1
 800fe92:	4630      	mov	r0, r6
 800fe94:	4639      	mov	r1, r7
 800fe96:	f7f0 fcd9 	bl	800084c <__aeabi_ddiv>
 800fe9a:	f04f 0a01 	mov.w	sl, #1
 800fe9e:	4604      	mov	r4, r0
 800fea0:	460d      	mov	r5, r1
 800fea2:	e765      	b.n	800fd70 <atan+0xc8>
 800fea4:	4b47      	ldr	r3, [pc, #284]	@ (800ffc4 <atan+0x31c>)
 800fea6:	429e      	cmp	r6, r3
 800fea8:	d21c      	bcs.n	800fee4 <atan+0x23c>
 800feaa:	4b47      	ldr	r3, [pc, #284]	@ (800ffc8 <atan+0x320>)
 800feac:	2200      	movs	r2, #0
 800feae:	4620      	mov	r0, r4
 800feb0:	4629      	mov	r1, r5
 800feb2:	f7f0 f9e9 	bl	8000288 <__aeabi_dsub>
 800feb6:	4b44      	ldr	r3, [pc, #272]	@ (800ffc8 <atan+0x320>)
 800feb8:	4606      	mov	r6, r0
 800feba:	460f      	mov	r7, r1
 800febc:	2200      	movs	r2, #0
 800febe:	4620      	mov	r0, r4
 800fec0:	4629      	mov	r1, r5
 800fec2:	f7f0 fb99 	bl	80005f8 <__aeabi_dmul>
 800fec6:	4b3d      	ldr	r3, [pc, #244]	@ (800ffbc <atan+0x314>)
 800fec8:	2200      	movs	r2, #0
 800feca:	f7f0 f9df 	bl	800028c <__adddf3>
 800fece:	4602      	mov	r2, r0
 800fed0:	460b      	mov	r3, r1
 800fed2:	4630      	mov	r0, r6
 800fed4:	4639      	mov	r1, r7
 800fed6:	f7f0 fcb9 	bl	800084c <__aeabi_ddiv>
 800feda:	f04f 0a02 	mov.w	sl, #2
 800fede:	4604      	mov	r4, r0
 800fee0:	460d      	mov	r5, r1
 800fee2:	e745      	b.n	800fd70 <atan+0xc8>
 800fee4:	4622      	mov	r2, r4
 800fee6:	462b      	mov	r3, r5
 800fee8:	4938      	ldr	r1, [pc, #224]	@ (800ffcc <atan+0x324>)
 800feea:	2000      	movs	r0, #0
 800feec:	f7f0 fcae 	bl	800084c <__aeabi_ddiv>
 800fef0:	f04f 0a03 	mov.w	sl, #3
 800fef4:	4604      	mov	r4, r0
 800fef6:	460d      	mov	r5, r1
 800fef8:	e73a      	b.n	800fd70 <atan+0xc8>
 800fefa:	4b35      	ldr	r3, [pc, #212]	@ (800ffd0 <atan+0x328>)
 800fefc:	4e35      	ldr	r6, [pc, #212]	@ (800ffd4 <atan+0x32c>)
 800fefe:	eb03 03ca 	add.w	r3, r3, sl, lsl #3
 800ff02:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff06:	f7f0 f9bf 	bl	8000288 <__aeabi_dsub>
 800ff0a:	4622      	mov	r2, r4
 800ff0c:	462b      	mov	r3, r5
 800ff0e:	f7f0 f9bb 	bl	8000288 <__aeabi_dsub>
 800ff12:	eb06 06ca 	add.w	r6, r6, sl, lsl #3
 800ff16:	4602      	mov	r2, r0
 800ff18:	460b      	mov	r3, r1
 800ff1a:	e9d6 0100 	ldrd	r0, r1, [r6]
 800ff1e:	f7f0 f9b3 	bl	8000288 <__aeabi_dsub>
 800ff22:	f1bb 0f00 	cmp.w	fp, #0
 800ff26:	4604      	mov	r4, r0
 800ff28:	460d      	mov	r5, r1
 800ff2a:	f6bf aedc 	bge.w	800fce6 <atan+0x3e>
 800ff2e:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800ff32:	461d      	mov	r5, r3
 800ff34:	e6d7      	b.n	800fce6 <atan+0x3e>
 800ff36:	a51c      	add	r5, pc, #112	@ (adr r5, 800ffa8 <atan+0x300>)
 800ff38:	e9d5 4500 	ldrd	r4, r5, [r5]
 800ff3c:	e6d3      	b.n	800fce6 <atan+0x3e>
 800ff3e:	bf00      	nop
 800ff40:	54442d18 	.word	0x54442d18
 800ff44:	3ff921fb 	.word	0x3ff921fb
 800ff48:	8800759c 	.word	0x8800759c
 800ff4c:	7e37e43c 	.word	0x7e37e43c
 800ff50:	e322da11 	.word	0xe322da11
 800ff54:	3f90ad3a 	.word	0x3f90ad3a
 800ff58:	24760deb 	.word	0x24760deb
 800ff5c:	3fa97b4b 	.word	0x3fa97b4b
 800ff60:	a0d03d51 	.word	0xa0d03d51
 800ff64:	3fb10d66 	.word	0x3fb10d66
 800ff68:	c54c206e 	.word	0xc54c206e
 800ff6c:	3fb745cd 	.word	0x3fb745cd
 800ff70:	920083ff 	.word	0x920083ff
 800ff74:	3fc24924 	.word	0x3fc24924
 800ff78:	5555550d 	.word	0x5555550d
 800ff7c:	3fd55555 	.word	0x3fd55555
 800ff80:	2c6a6c2f 	.word	0x2c6a6c2f
 800ff84:	bfa2b444 	.word	0xbfa2b444
 800ff88:	52defd9a 	.word	0x52defd9a
 800ff8c:	3fadde2d 	.word	0x3fadde2d
 800ff90:	af749a6d 	.word	0xaf749a6d
 800ff94:	3fb3b0f2 	.word	0x3fb3b0f2
 800ff98:	fe231671 	.word	0xfe231671
 800ff9c:	3fbc71c6 	.word	0x3fbc71c6
 800ffa0:	9998ebc4 	.word	0x9998ebc4
 800ffa4:	3fc99999 	.word	0x3fc99999
 800ffa8:	54442d18 	.word	0x54442d18
 800ffac:	bff921fb 	.word	0xbff921fb
 800ffb0:	440fffff 	.word	0x440fffff
 800ffb4:	7ff00000 	.word	0x7ff00000
 800ffb8:	3fdbffff 	.word	0x3fdbffff
 800ffbc:	3ff00000 	.word	0x3ff00000
 800ffc0:	3ff2ffff 	.word	0x3ff2ffff
 800ffc4:	40038000 	.word	0x40038000
 800ffc8:	3ff80000 	.word	0x3ff80000
 800ffcc:	bff00000 	.word	0xbff00000
 800ffd0:	080105c8 	.word	0x080105c8
 800ffd4:	080105e8 	.word	0x080105e8

0800ffd8 <fabs>:
 800ffd8:	ec51 0b10 	vmov	r0, r1, d0
 800ffdc:	4602      	mov	r2, r0
 800ffde:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 800ffe2:	ec43 2b10 	vmov	d0, r2, r3
 800ffe6:	4770      	bx	lr

0800ffe8 <_init>:
 800ffe8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800ffea:	bf00      	nop
 800ffec:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800ffee:	bc08      	pop	{r3}
 800fff0:	469e      	mov	lr, r3
 800fff2:	4770      	bx	lr

0800fff4 <_fini>:
 800fff4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800fff6:	bf00      	nop
 800fff8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800fffa:	bc08      	pop	{r3}
 800fffc:	469e      	mov	lr, r3
 800fffe:	4770      	bx	lr
