Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 10 17:06:09 2021
| Host         : LAPTOP-N0RVD4JL running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mxtest_21_top_timing_summary_routed.rpt -pb mxtest_21_top_timing_summary_routed.pb -rpx mxtest_21_top_timing_summary_routed.rpx -warn_on_violation
| Design       : mxtest_21_top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (3)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1)
5. checking no_input_delay (9)
6. checking no_output_delay (4)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (3)
------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: U_MX4/CONTROLLER/FSM_onehot_state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_MX4/CONTROLLER/FSM_onehot_state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1)
------------------------------------------------
 There is 1 pin that is not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (9)
------------------------------
 There are 9 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (4)
-------------------------------
 There are 4 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.317        0.000                      0                  122        0.166        0.000                      0                  122        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.317        0.000                      0                  122        0.166        0.000                      0                  122        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.317ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.166ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.890ns (21.719%)  route 3.208ns (78.281%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.743     9.406    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.585    15.007    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[12]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    U_MXTEST/U_WAIT/q_reg[12]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.890ns (21.719%)  route 3.208ns (78.281%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.743     9.406    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.585    15.007    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[13]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    U_MXTEST/U_WAIT/q_reg[13]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.890ns (21.719%)  route 3.208ns (78.281%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.743     9.406    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.585    15.007    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[14]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    U_MXTEST/U_WAIT/q_reg[14]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.317ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.098ns  (logic 0.890ns (21.719%)  route 3.208ns (78.281%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.007ns = ( 15.007 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.743     9.406    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.585    15.007    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y112         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[15]/C
                         clock pessimism              0.275    15.282    
                         clock uncertainty           -0.035    15.247    
    SLICE_X2Y112         FDRE (Setup_fdre_C_R)       -0.524    14.723    U_MXTEST/U_WAIT/q_reg[15]
  -------------------------------------------------------------------
                         required time                         14.723    
                         arrival time                          -9.406    
  -------------------------------------------------------------------
                         slack                                  5.317    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 U_MXTEST/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.966ns (24.023%)  route 3.055ns (75.977%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.709     5.311    U_MXTEST/CLK
    SLICE_X1Y105         FDRE                                         r  U_MXTEST/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_MXTEST/count_reg[2]/Q
                         net (fo=12, routed)          0.876     6.606    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_0[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.299     6.905 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.669     7.574    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     7.698 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.818     8.516    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.692     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.586    15.008    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[10]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    U_MXTEST/U_WAIT/q_reg[10]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 U_MXTEST/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.966ns (24.023%)  route 3.055ns (75.977%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.709     5.311    U_MXTEST/CLK
    SLICE_X1Y105         FDRE                                         r  U_MXTEST/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_MXTEST/count_reg[2]/Q
                         net (fo=12, routed)          0.876     6.606    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_0[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.299     6.905 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.669     7.574    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     7.698 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.818     8.516    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.692     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.586    15.008    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    U_MXTEST/U_WAIT/q_reg[11]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 U_MXTEST/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.966ns (24.023%)  route 3.055ns (75.977%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.709     5.311    U_MXTEST/CLK
    SLICE_X1Y105         FDRE                                         r  U_MXTEST/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_MXTEST/count_reg[2]/Q
                         net (fo=12, routed)          0.876     6.606    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_0[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.299     6.905 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.669     7.574    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     7.698 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.818     8.516    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.692     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.586    15.008    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[8]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    U_MXTEST/U_WAIT/q_reg[8]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.391ns  (required time - arrival time)
  Source:                 U_MXTEST/count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.021ns  (logic 0.966ns (24.023%)  route 3.055ns (75.977%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.008ns = ( 15.008 - 10.000 ) 
    Source Clock Delay      (SCD):    5.311ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.709     5.311    U_MXTEST/CLK
    SLICE_X1Y105         FDRE                                         r  U_MXTEST/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.419     5.730 r  U_MXTEST/count_reg[2]/Q
                         net (fo=12, routed)          0.876     6.606    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_0[2]
    SLICE_X0Y104         LUT6 (Prop_lut6_I3_O)        0.299     6.905 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8/O
                         net (fo=1, routed)           0.669     7.574    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_8_n_0
    SLICE_X0Y104         LUT2 (Prop_lut2_I0_O)        0.124     7.698 f  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3/O
                         net (fo=3, routed)           0.818     8.516    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_3_n_0
    SLICE_X1Y106         LUT6 (Prop_lut6_I3_O)        0.124     8.640 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.692     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.586    15.008    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[9]/C
                         clock pessimism              0.275    15.283    
                         clock uncertainty           -0.035    15.248    
    SLICE_X2Y111         FDRE (Setup_fdre_C_R)       -0.524    14.724    U_MXTEST/U_WAIT/q_reg[9]
  -------------------------------------------------------------------
                         required time                         14.724    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.391    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.121%)  route 3.133ns (77.879%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.669     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.587    15.009    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y110         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[4]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_MXTEST/U_WAIT/q_reg[4]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.393    

Slack (MET) :             5.393ns  (required time - arrival time)
  Source:                 U_MXTEST/U_WAIT/q_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/U_WAIT/q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 0.890ns (22.121%)  route 3.133ns (77.879%))
  Logic Levels:           3  (LUT4=2 LUT6=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.009ns = ( 15.009 - 10.000 ) 
    Source Clock Delay      (SCD):    5.308ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.706     5.308    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y111         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y111         FDRE (Prop_fdre_C_Q)         0.518     5.826 f  U_MXTEST/U_WAIT/q_reg[11]/Q
                         net (fo=2, routed)           0.809     6.636    U_MXTEST/U_WAIT/q_reg[11]
    SLICE_X3Y112         LUT4 (Prop_lut4_I3_O)        0.124     6.760 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5/O
                         net (fo=1, routed)           0.797     7.557    U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_5_n_0
    SLICE_X3Y111         LUT4 (Prop_lut4_I1_O)        0.124     7.681 r  U_MXTEST/U_WAIT/FSM_sequential_state[1]_i_2/O
                         net (fo=3, routed)           0.858     8.539    U_MXTEST/U_WAIT/end_pause
    SLICE_X1Y106         LUT6 (Prop_lut6_I5_O)        0.124     8.663 r  U_MXTEST/U_WAIT/q[0]_i_1/O
                         net (fo=17, routed)          0.669     9.332    U_MXTEST/U_WAIT/q[0]_i_1_n_0
    SLICE_X2Y110         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.587    15.009    U_MXTEST/U_WAIT/CLK
    SLICE_X2Y110         FDRE                                         r  U_MXTEST/U_WAIT/q_reg[5]/C
                         clock pessimism              0.275    15.284    
                         clock uncertainty           -0.035    15.249    
    SLICE_X2Y110         FDRE (Setup_fdre_C_R)       -0.524    14.725    U_MXTEST/U_WAIT/q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.725    
                         arrival time                          -9.332    
  -------------------------------------------------------------------
                         slack                                  5.393    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.166ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/SH_REG/d_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/SH_REG/d_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.286ns  (logic 0.189ns (66.115%)  route 0.097ns (33.885%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/SH_REG/CLK
    SLICE_X1Y107         FDRE                                         r  U_MX4/DATAPATH/SH_REG/d_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_MX4/DATAPATH/SH_REG/d_reg[4]/Q
                         net (fo=1, routed)           0.097     1.754    U_MX4/DATAPATH/SH_REG/d_reg_n_0_[4]
    SLICE_X0Y107         LUT3 (Prop_lut3_I0_O)        0.048     1.802 r  U_MX4/DATAPATH/SH_REG/d[3]_i_1/O
                         net (fo=1, routed)           0.000     1.802    U_MX4/DATAPATH/SH_REG/p_1_in[3]
    SLICE_X0Y107         FDRE                                         r  U_MX4/DATAPATH/SH_REG/d_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     2.035    U_MX4/DATAPATH/SH_REG/CLK
    SLICE_X0Y107         FDRE                                         r  U_MX4/DATAPATH/SH_REG/d_reg[3]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X0Y107         FDRE (Hold_fdre_C_D)         0.107     1.636    U_MX4/DATAPATH/SH_REG/d_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.166    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/SH_REG/txd_reg/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/txd_out/txd_reg/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.775%)  route 0.097ns (34.225%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/SH_REG/CLK
    SLICE_X0Y108         FDSE                                         r  U_MX4/DATAPATH/SH_REG/txd_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y108         FDSE (Prop_fdse_C_Q)         0.141     1.657 r  U_MX4/DATAPATH/SH_REG/txd_reg/Q
                         net (fo=2, routed)           0.097     1.754    U_MX4/DATAPATH/SH_REG/NRZ_out
    SLICE_X1Y108         LUT3 (Prop_lut3_I1_O)        0.045     1.799 r  U_MX4/DATAPATH/SH_REG/txd_i_2/O
                         net (fo=1, routed)           0.000     1.799    U_MX4/DATAPATH/txd_out/txd_reg_0
    SLICE_X1Y108         FDSE                                         r  U_MX4/DATAPATH/txd_out/txd_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     2.035    U_MX4/DATAPATH/txd_out/CLK
    SLICE_X1Y108         FDSE                                         r  U_MX4/DATAPATH/txd_out/txd_reg/C
                         clock pessimism             -0.505     1.529    
    SLICE_X1Y108         FDSE (Hold_fdse_C_D)         0.091     1.620    U_MX4/DATAPATH/txd_out/txd_reg
  -------------------------------------------------------------------
                         required time                         -1.620    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 U_MXTEST/FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MXTEST/count_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.307ns  (logic 0.186ns (60.559%)  route 0.121ns (39.441%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.517    U_MXTEST/CLK
    SLICE_X1Y106         FDRE                                         r  U_MXTEST/FSM_sequential_state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y106         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_MXTEST/FSM_sequential_state_reg[0]/Q
                         net (fo=15, routed)          0.121     1.780    U_MXTEST/Q[0]
    SLICE_X0Y106         LUT2 (Prop_lut2_I0_O)        0.045     1.825 r  U_MXTEST/count[0]_i_1/O
                         net (fo=1, routed)           0.000     1.825    U_MXTEST/count[0]_i_1_n_0
    SLICE_X0Y106         FDRE                                         r  U_MXTEST/count_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.036    U_MXTEST/CLK
    SLICE_X0Y106         FDRE                                         r  U_MXTEST/count_reg[0]/C
                         clock pessimism             -0.505     1.530    
    SLICE_X0Y106         FDRE (Hold_fdre_C_D)         0.091     1.621    U_MXTEST/count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.621    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/COUNTIDLE/ct_max_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.186ns (53.741%)  route 0.160ns (46.259%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.505ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/COUNTIDLE/CLK
    SLICE_X3Y107         FDRE                                         r  U_MX4/DATAPATH/COUNTIDLE/ct_max_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y107         FDRE (Prop_fdre_C_Q)         0.141     1.657 f  U_MX4/DATAPATH/COUNTIDLE/ct_max_reg/Q
                         net (fo=3, routed)           0.160     1.818    U_MX4/DATAPATH/COUNT8/idle_biteq
    SLICE_X2Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.863 r  U_MX4/DATAPATH/COUNT8/FSM_onehot_state[2]_i_1/O
                         net (fo=1, routed)           0.000     1.863    U_MX4/CONTROLLER/D[0]
    SLICE_X2Y107         FDRE                                         r  U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     2.035    U_MX4/CONTROLLER/CLK
    SLICE_X2Y107         FDRE                                         r  U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.505     1.529    
    SLICE_X2Y107         FDRE (Hold_fdre_C_D)         0.121     1.650    U_MX4/CONTROLLER/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.650    
                         arrival time                           1.863    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/BAUD_ENB/q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.387ns  (logic 0.190ns (49.152%)  route 0.197ns (50.848%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X4Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/Q
                         net (fo=7, routed)           0.197     1.854    U_MX4/DATAPATH/BAUD_ENB/q_reg[6]
    SLICE_X3Y106         LUT5 (Prop_lut5_I2_O)        0.049     1.903 r  U_MX4/DATAPATH/BAUD_ENB/q[9]_i_2/O
                         net (fo=1, routed)           0.000     1.903    U_MX4/DATAPATH/BAUD_ENB/p_0_in[9]
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.036    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[9]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.107     1.663    U_MX4/DATAPATH/BAUD_ENB/q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.247ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/COUNT8/Q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/COUNT8/ct_max_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.184ns (51.942%)  route 0.170ns (48.058%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.596     1.515    U_MX4/DATAPATH/COUNT8/CLK
    SLICE_X5Y107         FDRE                                         r  U_MX4/DATAPATH/COUNT8/Q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 f  U_MX4/DATAPATH/COUNT8/Q_reg[0]/Q
                         net (fo=4, routed)           0.170     1.827    U_MX4/DATAPATH/COUNT8/Q[0]
    SLICE_X5Y107         LUT3 (Prop_lut3_I2_O)        0.043     1.870 r  U_MX4/DATAPATH/COUNT8/ct_max0/O
                         net (fo=1, routed)           0.000     1.870    U_MX4/DATAPATH/COUNT8/ct_max0_n_0
    SLICE_X5Y107         FDRE                                         r  U_MX4/DATAPATH/COUNT8/ct_max_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     2.032    U_MX4/DATAPATH/COUNT8/CLK
    SLICE_X5Y107         FDRE                                         r  U_MX4/DATAPATH/COUNT8/ct_max_reg/C
                         clock pessimism             -0.516     1.515    
    SLICE_X5Y107         FDRE (Hold_fdre_C_D)         0.107     1.622    U_MX4/DATAPATH/COUNT8/ct_max_reg
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.870    
  -------------------------------------------------------------------
                         slack                                  0.247    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/BAUD_ENB/q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.186ns (48.748%)  route 0.196ns (51.252%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X4Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/Q
                         net (fo=7, routed)           0.196     1.853    U_MX4/DATAPATH/BAUD_ENB/q_reg[6]
    SLICE_X3Y106         LUT6 (Prop_lut6_I4_O)        0.045     1.898 r  U_MX4/DATAPATH/BAUD_ENB/q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.898    U_MX4/DATAPATH/BAUD_ENB/p_0_in[7]
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.036    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[7]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.091     1.647    U_MX4/DATAPATH/BAUD_ENB/q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.647    
                         arrival time                           1.898    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/BAUD_ENB/q_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.383ns  (logic 0.186ns (48.620%)  route 0.197ns (51.380%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.597     1.516    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X4Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y106         FDRE (Prop_fdre_C_Q)         0.141     1.657 r  U_MX4/DATAPATH/BAUD_ENB/q_reg[6]/Q
                         net (fo=7, routed)           0.197     1.854    U_MX4/DATAPATH/BAUD_ENB/q_reg[6]
    SLICE_X3Y106         LUT4 (Prop_lut4_I0_O)        0.045     1.899 r  U_MX4/DATAPATH/BAUD_ENB/q[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.899    U_MX4/DATAPATH/BAUD_ENB/p_0_in[8]
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.871     2.036    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X3Y106         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[8]/C
                         clock pessimism             -0.479     1.556    
    SLICE_X3Y106         FDRE (Hold_fdre_C_D)         0.092     1.648    U_MX4/DATAPATH/BAUD_ENB/q_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.648    
                         arrival time                           1.899    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_MX4/DATAPATH/BAUD_ENB/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/BAUD_ENB/q_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.184ns (51.423%)  route 0.174ns (48.577%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.596     1.515    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y107         FDRE (Prop_fdre_C_Q)         0.141     1.656 r  U_MX4/DATAPATH/BAUD_ENB/q_reg[1]/Q
                         net (fo=8, routed)           0.174     1.830    U_MX4/DATAPATH/BAUD_ENB/q_reg[1]
    SLICE_X4Y107         LUT5 (Prop_lut5_I1_O)        0.043     1.873 r  U_MX4/DATAPATH/BAUD_ENB/q[4]_i_1/O
                         net (fo=1, routed)           0.000     1.873    U_MX4/DATAPATH/BAUD_ENB/p_0_in[4]
    SLICE_X4Y107         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.866     2.032    U_MX4/DATAPATH/BAUD_ENB/CLK
    SLICE_X4Y107         FDRE                                         r  U_MX4/DATAPATH/BAUD_ENB/q_reg[4]/C
                         clock pessimism             -0.516     1.515    
    SLICE_X4Y107         FDRE (Hold_fdre_C_D)         0.107     1.622    U_MX4/DATAPATH/BAUD_ENB/q_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.873    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 U_MXTEST/count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_MX4/DATAPATH/SH_REG/d_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.186ns (51.897%)  route 0.172ns (48.103%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.517ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.598     1.517    U_MXTEST/CLK
    SLICE_X1Y105         FDRE                                         r  U_MXTEST/count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y105         FDRE (Prop_fdre_C_Q)         0.141     1.658 r  U_MXTEST/count_reg[4]/Q
                         net (fo=10, routed)          0.172     1.831    U_MXTEST/count[4]
    SLICE_X1Y107         LUT5 (Prop_lut5_I3_O)        0.045     1.876 r  U_MXTEST/g0_b6/O
                         net (fo=1, routed)           0.000     1.876    U_MX4/DATAPATH/SH_REG/d_reg[6]_0[0]
    SLICE_X1Y107         FDRE                                         r  U_MX4/DATAPATH/SH_REG/d_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.870     2.035    U_MX4/DATAPATH/SH_REG/CLK
    SLICE_X1Y107         FDRE                                         r  U_MX4/DATAPATH/SH_REG/d_reg[6]/C
                         clock pessimism             -0.502     1.532    
    SLICE_X1Y107         FDRE (Hold_fdre_C_D)         0.092     1.624    U_MX4/DATAPATH/SH_REG/d_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.876    
  -------------------------------------------------------------------
                         slack                                  0.251    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113    U_MXTEST/U_WAIT/q_reg[16]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X5Y108    U_MX4/DATAPATH/BAUD_2XENB/q_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_MXTEST/U_WAIT/q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_MXTEST/U_WAIT/q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_MXTEST/U_WAIT/q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y112    U_MXTEST/U_WAIT/q_reg[15]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y107    U_MX4/CONTROLLER/FSM_onehot_state_reg[2]/C



