

================================================================
== Vitis HLS Report for 'fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6'
================================================================
* Date:           Mon May  5 03:27:08 2025

* Version:        2022.2.2 (Build 3779808 on Feb 17 2023)
* Project:        fdtd_2d
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.330 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     4759|     4759|  23.795 us|  23.795 us|  4759|  4759|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_27_5_VITIS_LOOP_29_6  |     4757|     4757|        19|          1|          1|  4740|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      158|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      550|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      550|      262|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |add_ln27_1_fu_146_p2     |         +|   0|  0|  20|          13|           1|
    |add_ln27_fu_158_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln29_fu_242_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln30_1_fu_210_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_2_fu_220_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_3_fu_236_p2     |         +|   0|  0|  20|          13|          13|
    |add_ln30_fu_226_p2       |         +|   0|  0|  14|           7|           2|
    |icmp_ln27_fu_140_p2      |      icmp|   0|  0|  12|          13|          13|
    |icmp_ln29_fu_164_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln27_1_fu_178_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln27_fu_170_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0| 158|          95|          73|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load                |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten6_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_j_load                |   9|          2|    7|         14|
    |i_fu_60                                |   9|          2|    6|         12|
    |indvar_flatten6_fu_64                  |   9|          2|   13|         26|
    |j_fu_56                                |   9|          2|    7|         14|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  72|         16|   54|        108|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |add_ln30_2_reg_313                 |  13|   0|   13|          0|
    |add_ln30_3_reg_318                 |  13|   0|   13|          0|
    |ap_CS_fsm                          |   1|   0|    1|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8            |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9            |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter16_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter17_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg   |   1|   0|    1|          0|
    |ex_addr_reg_323                    |  13|   0|   13|          0|
    |ex_load_reg_364                    |  64|   0|   64|          0|
    |hz_load_1_reg_344                  |  64|   0|   64|          0|
    |hz_load_reg_339                    |  64|   0|   64|          0|
    |i_fu_60                            |   6|   0|    6|          0|
    |indvar_flatten6_fu_64              |  13|   0|   13|          0|
    |j_fu_56                            |   7|   0|    7|          0|
    |mul1_reg_369                       |  64|   0|   64|          0|
    |sub2_reg_359                       |  64|   0|   64|          0|
    |sub3_reg_379                       |  64|   0|   64|          0|
    |ex_addr_reg_323                    |  64|  32|   13|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              | 550|  32|  499|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|      RTL Ports      | Dir | Bits|  Protocol  |                   Source Object                  |    C Type    |
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+
|ap_clk               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_rst               |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_start             |   in|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_done              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_idle              |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ap_ready             |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_opcode  |  out|    2|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_158_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_opcode  |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_162_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_din0    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_din1    |  out|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_dout0   |   in|   64|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|grp_fu_166_p_ce      |  out|    1|  ap_ctrl_hs|  fdtd_2d_Pipeline_VITIS_LOOP_27_5_VITIS_LOOP_29_6|  return value|
|ex_address0          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_we0               |  out|    1|   ap_memory|                                                ex|         array|
|ex_d0                |  out|   64|   ap_memory|                                                ex|         array|
|ex_address1          |  out|   13|   ap_memory|                                                ex|         array|
|ex_ce1               |  out|    1|   ap_memory|                                                ex|         array|
|ex_q1                |   in|   64|   ap_memory|                                                ex|         array|
|hz_address0          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce0               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q0                |   in|   64|   ap_memory|                                                hz|         array|
|hz_address1          |  out|   13|   ap_memory|                                                hz|         array|
|hz_ce1               |  out|    1|   ap_memory|                                                hz|         array|
|hz_q1                |   in|   64|   ap_memory|                                                hz|         array|
+---------------------+-----+-----+------------+--------------------------------------------------+--------------+

