
out.elf:     file format elf32-tradlittlemips


Disassembly of section .reset:

bd007000 <_reset>:
bd007000:	0f401c02 	jal	bd007008 <_startup>
bd007004:	00000000 	nop

bd007008 <_startup>:
bd007008:	401a6000 	mfc0	k0,c0_status
bd00700c:	7f5a04c0 	ext	k0,k0,0x13,0x1
bd007010:	13400005 	beqz	k0,bd007028 <_no_nmi>
bd007014:	00000000 	nop
bd007018:	3c1a9d00 	lui	k0,0x9d00
bd00701c:	275a7bb0 	addiu	k0,k0,31664
bd007020:	03400008 	jr	k0
bd007024:	00000000 	nop

bd007028 <_no_nmi>:
bd007028:	3c1da001 	lui	sp,0xa001
bd00702c:	27bdfff0 	addiu	sp,sp,-16
bd007030:	3c1ca000 	lui	gp,0xa000
bd007034:	279c7ff0 	addiu	gp,gp,32752
bd007038:	3c089d00 	lui	t0,0x9d00
bd00703c:	25087bc8 	addiu	t0,t0,31688
bd007040:	0100f809 	jalr	t0
bd007044:	00000000 	nop

bd007048 <_start_bss_init>:
bd007048:	3c08a000 	lui	t0,0xa000
bd00704c:	25080000 	addiu	t0,t0,0
bd007050:	3c09a000 	lui	t1,0xa000
bd007054:	25290004 	addiu	t1,t1,4
bd007058:	10000003 	b	bd007068 <_bss_check>
bd00705c:	00000000 	nop

bd007060 <_bss_init>:
bd007060:	ad000000 	sw	zero,0(t0)
bd007064:	25080004 	addiu	t0,t0,4

bd007068 <_bss_check>:
bd007068:	0109082b 	sltu	at,t0,t1
bd00706c:	1420fffc 	bnez	at,bd007060 <_bss_init>
bd007070:	00000000 	nop
bd007074:	3c089d00 	lui	t0,0x9d00
bd007078:	25087b54 	addiu	t0,t0,31572
bd00707c:	0100f809 	jalr	t0
bd007080:	00000000 	nop
bd007084:	3c090000 	lui	t1,0x0
bd007088:	25290000 	addiu	t1,t1,0
bd00708c:	11200010 	beqz	t1,bd0070d0 <_ramfunc_done>
bd007090:	00000000 	nop
bd007094:	3c090001 	lui	t1,0x1
bd007098:	25290000 	addiu	t1,t1,0
bd00709c:	3c0abf88 	lui	t2,0xbf88
bd0070a0:	254a2010 	addiu	t2,t2,8208
bd0070a4:	ad490000 	sw	t1,0(t2)
bd0070a8:	3c090001 	lui	t1,0x1
bd0070ac:	25290000 	addiu	t1,t1,0
bd0070b0:	3c0abf88 	lui	t2,0xbf88
bd0070b4:	254a2020 	addiu	t2,t2,8224
bd0070b8:	ad490000 	sw	t1,0(t2)
bd0070bc:	3c090001 	lui	t1,0x1
bd0070c0:	25290000 	addiu	t1,t1,0
bd0070c4:	3c0abf88 	lui	t2,0xbf88
bd0070c8:	254a2030 	addiu	t2,t2,8240
bd0070cc:	ad490000 	sw	t1,0(t2)

bd0070d0 <_ramfunc_done>:
bd0070d0:	40804800 	mtc0	zero,c0_count
bd0070d4:	240affff 	li	t2,-1
bd0070d8:	408a5800 	mtc0	t2,c0_compare
bd0070dc:	3c080040 	lui	t0,0x40
bd0070e0:	400a6000 	mfc0	t2,c0_status
bd0070e4:	010a5025 	or	t2,t0,t2
bd0070e8:	408a6000 	mtc0	t2,c0_status
bd0070ec:	3c099d00 	lui	t1,0x9d00
bd0070f0:	25296000 	addiu	t1,t1,24576
bd0070f4:	000000c0 	ehb
bd0070f8:	40897801 	mtc0	t1,c0_ebase
bd0070fc:	3c090000 	lui	t1,0x0
bd007100:	25290001 	addiu	t1,t1,1
bd007104:	240a0000 	li	t2,0
bd007108:	7d2a4944 	ins	t2,t1,0x5,0x5
bd00710c:	408a6001 	mtc0	t2,c0_intctl
bd007110:	3c090080 	lui	t1,0x80
bd007114:	40896800 	mtc0	t1,c0_cause
bd007118:	40088000 	mfc0	t0,c0_config
bd00711c:	7d090580 	ext	t1,t0,0x16,0x1
bd007120:	00094c40 	sll	t1,t1,0x11
bd007124:	40086000 	mfc0	t0,c0_status
bd007128:	3c010058 	lui	at,0x58
bd00712c:	01014024 	and	t0,t0,at
bd007130:	01284025 	or	t0,t1,t0
bd007134:	40886000 	mtc0	t0,c0_status
bd007138:	000000c0 	ehb
bd00713c:	3c089d00 	lui	t0,0x9d00
bd007140:	25087bd0 	addiu	t0,t0,31696
bd007144:	0100f809 	jalr	t0
bd007148:	00000000 	nop
bd00714c:	40086000 	mfc0	t0,c0_status
bd007150:	3c01ffbf 	lui	at,0xffbf
bd007154:	3421ffff 	ori	at,at,0xffff
bd007158:	01014024 	and	t0,t0,at
bd00715c:	40886000 	mtc0	t0,c0_status
bd007160:	30840000 	andi	a0,a0,0x0
bd007164:	30a50000 	andi	a1,a1,0x0
bd007168:	3c089d00 	lui	t0,0x9d00
bd00716c:	250879e4 	addiu	t0,t0,31204
bd007170:	01000008 	jr	t0
bd007174:	00000000 	nop

Disassembly of section .bev_excpt:

bfc07380 <_bev_exception>:
bfc07380:	3c1a9d00 	lui	k0,0x9d00
bfc07384:	275a7a38 	addiu	k0,k0,31288
bfc07388:	03400008 	jr	k0
bfc0738c:	00000000 	nop

Disassembly of section .app_excpt:

9d006180 <_gen_exception>:
9d006180:	3c1a9d00 	lui	k0,0x9d00
9d006184:	275a7888 	addiu	k0,k0,30856
9d006188:	03400008 	jr	k0
9d00618c:	00000000 	nop

Disassembly of section .vector_0:

9d006200 <__vector_dispatch_0>:
9d006200:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006204:	00000000 	nop

Disassembly of section .vector_1:

9d006220 <__vector_dispatch_1>:
9d006220:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006224:	00000000 	nop

Disassembly of section .vector_2:

9d006240 <__vector_dispatch_2>:
9d006240:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006244:	00000000 	nop

Disassembly of section .vector_3:

9d006260 <__vector_dispatch_3>:
9d006260:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006264:	00000000 	nop

Disassembly of section .vector_4:

9d006280 <__vector_dispatch_4>:
9d006280:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006284:	00000000 	nop

Disassembly of section .vector_5:

9d0062a0 <__vector_dispatch_5>:
9d0062a0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0062a4:	00000000 	nop

Disassembly of section .vector_6:

9d0062c0 <__vector_dispatch_6>:
9d0062c0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0062c4:	00000000 	nop

Disassembly of section .vector_7:

9d0062e0 <__vector_dispatch_7>:
9d0062e0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0062e4:	00000000 	nop

Disassembly of section .vector_8:

9d006300 <__vector_dispatch_8>:
9d006300:	0b401d24 	j	9d007490 <Controller>
9d006304:	00000000 	nop

Disassembly of section .vector_9:

9d006320 <__vector_dispatch_9>:
9d006320:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006324:	00000000 	nop

Disassembly of section .vector_10:

9d006340 <__vector_dispatch_10>:
9d006340:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006344:	00000000 	nop

Disassembly of section .vector_11:

9d006360 <__vector_dispatch_11>:
9d006360:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006364:	00000000 	nop

Disassembly of section .vector_12:

9d006380 <__vector_dispatch_12>:
9d006380:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006384:	00000000 	nop

Disassembly of section .vector_13:

9d0063a0 <__vector_dispatch_13>:
9d0063a0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0063a4:	00000000 	nop

Disassembly of section .vector_14:

9d0063c0 <__vector_dispatch_14>:
9d0063c0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0063c4:	00000000 	nop

Disassembly of section .vector_15:

9d0063e0 <__vector_dispatch_15>:
9d0063e0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0063e4:	00000000 	nop

Disassembly of section .vector_16:

9d006400 <__vector_dispatch_16>:
9d006400:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006404:	00000000 	nop

Disassembly of section .vector_17:

9d006420 <__vector_dispatch_17>:
9d006420:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006424:	00000000 	nop

Disassembly of section .vector_18:

9d006440 <__vector_dispatch_18>:
9d006440:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006444:	00000000 	nop

Disassembly of section .vector_19:

9d006460 <__vector_dispatch_19>:
9d006460:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006464:	00000000 	nop

Disassembly of section .vector_20:

9d006480 <__vector_dispatch_20>:
9d006480:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006484:	00000000 	nop

Disassembly of section .vector_21:

9d0064a0 <__vector_dispatch_21>:
9d0064a0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0064a4:	00000000 	nop

Disassembly of section .vector_22:

9d0064c0 <__vector_dispatch_22>:
9d0064c0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0064c4:	00000000 	nop

Disassembly of section .vector_23:

9d0064e0 <__vector_dispatch_23>:
9d0064e0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0064e4:	00000000 	nop

Disassembly of section .vector_24:

9d006500 <__vector_dispatch_24>:
9d006500:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006504:	00000000 	nop

Disassembly of section .vector_25:

9d006520 <__vector_dispatch_25>:
9d006520:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006524:	00000000 	nop

Disassembly of section .vector_26:

9d006540 <__vector_dispatch_26>:
9d006540:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006544:	00000000 	nop

Disassembly of section .vector_27:

9d006560 <__vector_dispatch_27>:
9d006560:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006564:	00000000 	nop

Disassembly of section .vector_28:

9d006580 <__vector_dispatch_28>:
9d006580:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006584:	00000000 	nop

Disassembly of section .vector_29:

9d0065a0 <__vector_dispatch_29>:
9d0065a0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0065a4:	00000000 	nop

Disassembly of section .vector_30:

9d0065c0 <__vector_dispatch_30>:
9d0065c0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0065c4:	00000000 	nop

Disassembly of section .vector_31:

9d0065e0 <__vector_dispatch_31>:
9d0065e0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0065e4:	00000000 	nop

Disassembly of section .vector_32:

9d006600 <__vector_dispatch_32>:
9d006600:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006604:	00000000 	nop

Disassembly of section .vector_33:

9d006620 <__vector_dispatch_33>:
9d006620:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006624:	00000000 	nop

Disassembly of section .vector_34:

9d006640 <__vector_dispatch_34>:
9d006640:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006644:	00000000 	nop

Disassembly of section .vector_35:

9d006660 <__vector_dispatch_35>:
9d006660:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006664:	00000000 	nop

Disassembly of section .vector_36:

9d006680 <__vector_dispatch_36>:
9d006680:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006684:	00000000 	nop

Disassembly of section .vector_37:

9d0066a0 <__vector_dispatch_37>:
9d0066a0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0066a4:	00000000 	nop

Disassembly of section .vector_38:

9d0066c0 <__vector_dispatch_38>:
9d0066c0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0066c4:	00000000 	nop

Disassembly of section .vector_39:

9d0066e0 <__vector_dispatch_39>:
9d0066e0:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d0066e4:	00000000 	nop

Disassembly of section .vector_40:

9d006700 <__vector_dispatch_40>:
9d006700:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006704:	00000000 	nop

Disassembly of section .vector_41:

9d006720 <__vector_dispatch_41>:
9d006720:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006724:	00000000 	nop

Disassembly of section .vector_42:

9d006740 <__vector_dispatch_42>:
9d006740:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006744:	00000000 	nop

Disassembly of section .vector_43:

9d006760 <__vector_dispatch_43>:
9d006760:	0b401eb2 	j	9d007ac8 <_DefaultInterrupt>
9d006764:	00000000 	nop

Disassembly of section ._debug_exception:

bfc00480 <__DbgExecReturn>:
bfc00480:	409bf800 	mtc0	k1,c0_desave
bfc00484:	000000c0 	ehb
bfc00488:	3c1b9d00 	lui	k1,0x9d00
bfc0048c:	277b7b10 	addiu	k1,k1,31504
bfc00490:	13600002 	beqz	k1,bfc0049c <__DbgExecReturn+0x1c>
bfc00494:	00000000 	nop
bfc00498:	409bc000 	mtc0	k1,c0_depc
bfc0049c:	401bf800 	mfc0	k1,c0_desave
bfc004a0:	000000c0 	ehb
bfc004a4:	4200001f 	deret
bfc004a8:	00000000 	nop

Disassembly of section .text:

9d007490 <Controller>:
#include "nu32dip.h"           // constants, funcs for startup and UART

#define NUMSAMPS 1000 // number of points in waveform
static volatile int Waveform[NUMSAMPS]; // waveform

void __ISR(_TIMER_2_VECTOR, IPL5SOFT) Controller(void) {
9d007490:	415de800 	rdpgpr	sp,sp
9d007494:	401a7000 	mfc0	k0,c0_epc
9d007498:	401b6000 	mfc0	k1,c0_status
9d00749c:	27bdffd8 	addiu	sp,sp,-40
9d0074a0:	afba0024 	sw	k0,36(sp)
9d0074a4:	401a6002 	mfc0	k0,c0_srsctl
9d0074a8:	afbb0020 	sw	k1,32(sp)
9d0074ac:	afba001c 	sw	k0,28(sp)
9d0074b0:	7c1b7844 	ins	k1,zero,0x1,0xf
9d0074b4:	377b1400 	ori	k1,k1,0x1400
9d0074b8:	409b6000 	mtc0	k1,c0_status
9d0074bc:	afbe0014 	sw	s8,20(sp)
9d0074c0:	afb20010 	sw	s2,16(sp)
9d0074c4:	afb1000c 	sw	s1,12(sp)
9d0074c8:	afb00008 	sw	s0,8(sp)
9d0074cc:	afa30004 	sw	v1,4(sp)
9d0074d0:	03a0f025 	move	s8,sp
    static int counter = 0; // initialize counter once
    // insert line(s) to set OC1RS
    OC1RS = Waveform[counter];
9d0074d4:	8f908010 	lw	s0,-32752(gp)
9d0074d8:	00108880 	sll	s1,s0,0x2
9d0074dc:	3c12a000 	lui	s2,0xa000
9d0074e0:	26520004 	addiu	s2,s2,4
9d0074e4:	02328821 	addu	s1,s1,s2
9d0074e8:	8e320000 	lw	s2,0(s1)
9d0074ec:	3c11bf80 	lui	s1,0xbf80
9d0074f0:	ae323020 	sw	s2,12320(s1)
    // OC1R = Waveform[counter];

    counter++; // add one to counter every time ISR is entered
9d0074f4:	26100001 	addiu	s0,s0,1
9d0074f8:	3a1103e8 	xori	s1,s0,0x3e8
9d0074fc:	0011800a 	movz	s0,zero,s1
9d007500:	af908010 	sw	s0,-32752(gp)
    if (counter == NUMSAMPS) {
        counter = 0; // roll the counter over when needed
    }
    // insert line to clear interrupt flag
    IFS0bits.T2IF = 0;            // clear interrupt flag IFS0<3>
9d007504:	3c10bf88 	lui	s0,0xbf88
9d007508:	8e111030 	lw	s1,4144(s0)
9d00750c:	7c114a44 	ins	s1,zero,0x9,0x1
9d007510:	ae111030 	sw	s1,4144(s0)
}
9d007514:	03c0e825 	move	sp,s8
9d007518:	8fbe0014 	lw	s8,20(sp)
9d00751c:	8fb20010 	lw	s2,16(sp)
9d007520:	8fb1000c 	lw	s1,12(sp)
9d007524:	8fb00008 	lw	s0,8(sp)
9d007528:	8fa30004 	lw	v1,4(sp)
9d00752c:	41606000 	di
9d007530:	000000c0 	ehb
9d007534:	8fba0024 	lw	k0,36(sp)
9d007538:	8fbb0020 	lw	k1,32(sp)
9d00753c:	409a7000 	mtc0	k0,c0_epc
9d007540:	8fba001c 	lw	k0,28(sp)
9d007544:	27bd0028 	addiu	sp,sp,40
9d007548:	409a6002 	mtc0	k0,c0_srsctl
9d00754c:	41dde800 	wrpgpr	sp,sp
9d007550:	409b6000 	mtc0	k1,c0_status
9d007554:	42000018 	eret

9d007558 <makeWaveform>:

void makeWaveform() { // PWM duty cycles as a function of time
9d007558:	24040001 	li	a0,1
9d00755c:	00001025 	move	v0,zero
    int i = 0, center = 1200, A = 1199; // square wave, fill in center value and amplitude
    for (i = 0; i < NUMSAMPS; ++i) {
        if ( i < NUMSAMPS/2) {
            Waveform[i] = center + A;
        } else {
            Waveform[i] = center - A;
9d007560:	3c03a000 	lui	v1,0xa000
9d007564:	24630004 	addiu	v1,v1,4
9d007568:	24070001 	li	a3,1
            Waveform[i] = center + A;
9d00756c:	2406095f 	li	a2,2399
        if ( i < NUMSAMPS/2) {
9d007570:	284501f4 	slti	a1,v0,500
9d007574:	10a00006 	beqz	a1,9d007590 <makeWaveform+0x38>
9d007578:	00022880 	sll	a1,v0,0x2
            Waveform[i] = center + A;
9d00757c:	00a32821 	addu	a1,a1,v1
9d007580:	aca60000 	sw	a2,0(a1)
9d007584:	24420001 	addiu	v0,v0,1
9d007588:	1000fff9 	b	9d007570 <makeWaveform+0x18>
9d00758c:	24840001 	addiu	a0,a0,1
            Waveform[i] = center - A;
9d007590:	00a32821 	addu	a1,a1,v1
9d007594:	aca70000 	sw	a3,0(a1)
    for (i = 0; i < NUMSAMPS; ++i) {
9d007598:	288503e8 	slti	a1,a0,1000
9d00759c:	54a0fffa 	bnezl	a1,9d007588 <makeWaveform+0x30>
9d0075a0:	24420001 	addiu	v0,v0,1
        }
    }
}
9d0075a4:	03e00008 	jr	ra
9d0075a8:	00000000 	nop

9d0075ac <main>:

int main(void) {
9d0075ac:	27bdffe8 	addiu	sp,sp,-24
9d0075b0:	afbf0014 	sw	ra,20(sp)
  NU32DIP_Startup(); // cache on, min flash wait, interrupts on, LED/button init, UART init
9d0075b4:	0f401db2 	jal	9d0076c8 <NU32DIP_Startup>
9d0075b8:	00000000 	nop
  makeWaveform();
9d0075bc:	0f401d56 	jal	9d007558 <makeWaveform>
9d0075c0:	00000000 	nop

  // Assign OC1 to RA0
  RPA0Rbits.RPA0R = 0b0101; // Set A0 to OC1
9d0075c4:	3c02bf81 	lui	v0,0xbf81
9d0075c8:	9043fb00 	lbu	v1,-1280(v0)
9d0075cc:	24050005 	li	a1,5
9d0075d0:	7ca31804 	ins	v1,a1,0x0,0x4
9d0075d4:	a043fb00 	sb	v1,-1280(v0)

  T3CONbits.TCKPS = 0b001; // Timer3 prescaler
9d0075d8:	3c04bf80 	lui	a0,0xbf80
9d0075dc:	94830a00 	lhu	v1,2560(a0)
9d0075e0:	24020001 	li	v0,1
9d0075e4:	7c433104 	ins	v1,v0,0x4,0x3
9d0075e8:	a4830a00 	sh	v1,2560(a0)
  PR3 = 2399;              // period - Correct
9d0075ec:	3c03bf80 	lui	v1,0xbf80
9d0075f0:	2406095f 	li	a2,2399
9d0075f4:	ac660a20 	sw	a2,2592(v1)
  TMR3 = 0;                // initial TMR3 count is 0
9d0075f8:	3c03bf80 	lui	v1,0xbf80
9d0075fc:	ac600a10 	sw	zero,2576(v1)
  OC1CONbits.OCM = 0b110;  // PWM mode without fault pin; other OC1CON bits are defaults
9d007600:	3c03bf80 	lui	v1,0xbf80
9d007604:	94663000 	lhu	a2,12288(v1)
9d007608:	24070006 	li	a3,6
9d00760c:	7ce61004 	ins	a2,a3,0x0,0x3
9d007610:	a4663000 	sh	a2,12288(v1)
  OC1RS = 0;               // duty cycle = OC1RS/(PR3+1) = X%
9d007614:	3c06bf80 	lui	a2,0xbf80
9d007618:	acc03020 	sw	zero,12320(a2)
  OC1R = 0;                // initialize before turning OC1 on; afterward it is read-only
9d00761c:	3c06bf80 	lui	a2,0xbf80
9d007620:	acc03010 	sw	zero,12304(a2)
  T3CONbits.ON = 1;        // turn on Timer3
9d007624:	94860a00 	lhu	a2,2560(a0)
9d007628:	7c467bc4 	ins	a2,v0,0xf,0x1
9d00762c:	a4860a00 	sh	a2,2560(a0)
  OC1CONbits.ON = 1;       // turn on OC1
9d007630:	94643000 	lhu	a0,12288(v1)
9d007634:	7c447bc4 	ins	a0,v0,0xf,0x1
9d007638:	a4643000 	sh	a0,12288(v1)
  OC1CONbits.OCTSEL = 1;
9d00763c:	94643000 	lhu	a0,12288(v1)
9d007640:	7c4418c4 	ins	a0,v0,0x3,0x1
9d007644:	a4643000 	sh	a0,12288(v1)

  T2CONbits.TCKPS = 0b000; // Timer2 prescaler
9d007648:	3c03bf80 	lui	v1,0xbf80
9d00764c:	94640800 	lhu	a0,2048(v1)
9d007650:	7c043104 	ins	a0,zero,0x4,0x3
9d007654:	a4640800 	sh	a0,2048(v1)
  PR2 = 47999;             // period - Correct
9d007658:	3c04bf80 	lui	a0,0xbf80
9d00765c:	3406bb7f 	li	a2,0xbb7f
9d007660:	ac860820 	sw	a2,2080(a0)
  TMR2 = 0;                // initial TMR2 count is 0
9d007664:	3c04bf80 	lui	a0,0xbf80
9d007668:	ac800810 	sw	zero,2064(a0)
  T2CONbits.ON = 1;        // turn on Timer2
9d00766c:	94640800 	lhu	a0,2048(v1)
9d007670:	7c447bc4 	ins	a0,v0,0xf,0x1
9d007674:	a4640800 	sh	a0,2048(v1)

  __builtin_disable_interrupts(); // step 2: disable interrupts
9d007678:	41636000 	di	v1
9d00767c:	000000c0 	ehb
  IPC2bits.T2IP = 5;            // step 4: interrupt priority 2
9d007680:	3c03bf88 	lui	v1,0xbf88
9d007684:	8c6410b0 	lw	a0,4272(v1)
9d007688:	7ca42084 	ins	a0,a1,0x2,0x3
9d00768c:	ac6410b0 	sw	a0,4272(v1)
  IPC2bits.T2IS = 0;            // step 4: interrupt priority 1
9d007690:	8c6410b0 	lw	a0,4272(v1)
9d007694:	7c040804 	ins	a0,zero,0x0,0x2
9d007698:	ac6410b0 	sw	a0,4272(v1)
  IFS0bits.T2IF = 0;            // step 5: clear the int flag
9d00769c:	3c03bf88 	lui	v1,0xbf88
9d0076a0:	8c641030 	lw	a0,4144(v1)
9d0076a4:	7c044a44 	ins	a0,zero,0x9,0x1
9d0076a8:	ac641030 	sw	a0,4144(v1)
  IEC0bits.T2IE = 1;            // step 6: enable T2
9d0076ac:	3c03bf88 	lui	v1,0xbf88
9d0076b0:	8c641060 	lw	a0,4192(v1)
9d0076b4:	7c444a44 	ins	a0,v0,0x9,0x1
9d0076b8:	ac641060 	sw	a0,4192(v1)
  __builtin_enable_interrupts();  // step 7: enable interrupts
9d0076bc:	41626020 	ei	v0

  while(1) { ; }  // infinite loop
9d0076c0:	1000ffff 	b	9d0076c0 <main+0x114>
9d0076c4:	00000000 	nop

9d0076c8 <NU32DIP_Startup>:
#include "nu32dip.h"

void NU32DIP_Startup() {
9d0076c8:	27bdfff8 	addiu	sp,sp,-8
9d0076cc:	afbf0004 	sw	ra,4(sp)
    __builtin_disable_interrupts(); // disable interrupts while initializing things
9d0076d0:	41626000 	di	v0
9d0076d4:	000000c0 	ehb

    // set the CP0 CONFIG register to indicate that kseg0 is cacheable (0x3)
    __builtin_mtc0(_CP0_CONFIG, _CP0_CONFIG_SELECT, 0xa4210583);
9d0076d8:	3c02a421 	lui	v0,0xa421
9d0076dc:	24420583 	addiu	v0,v0,1411
9d0076e0:	40828000 	mtc0	v0,c0_config
9d0076e4:	000000c0 	ehb

    // 0 data RAM access wait states
    BMXCONbits.BMXWSDRM = 0x0;
9d0076e8:	3c02bf88 	lui	v0,0xbf88
9d0076ec:	8c432000 	lw	v1,8192(v0)
9d0076f0:	7c033184 	ins	v1,zero,0x6,0x1
9d0076f4:	ac432000 	sw	v1,8192(v0)

    // enable multi vector interrupts
    INTCONbits.MVEC = 0x1;
9d0076f8:	3c02bf88 	lui	v0,0xbf88
9d0076fc:	8c441000 	lw	a0,4096(v0)
9d007700:	24030001 	li	v1,1
9d007704:	7c646304 	ins	a0,v1,0xc,0x1
9d007708:	ac441000 	sw	a0,4096(v0)

    // disable JTAG to get pins back
    DDPCONbits.JTAGEN = 0;
9d00770c:	3c02bf81 	lui	v0,0xbf81
9d007710:	9444f200 	lhu	a0,-3584(v0)
9d007714:	7c0418c4 	ins	a0,zero,0x3,0x1
9d007718:	a444f200 	sh	a0,-3584(v0)

    // do your TRIS and LAT commands here
    TRISBCLR = 0b110000; // B4 and B5 LEDs
9d00771c:	3c02bf88 	lui	v0,0xbf88
9d007720:	24040030 	li	a0,48
9d007724:	ac446114 	sw	a0,24852(v0)
    TRISASET = 0b010000; // A4 user button
9d007728:	3c02bf88 	lui	v0,0xbf88
9d00772c:	24040010 	li	a0,16
9d007730:	ac446018 	sw	a0,24600(v0)
    //NU32_LED1 = 1; // LED1 is off
    NU32DIP_YELLOW = 1;
9d007734:	3c02bf88 	lui	v0,0xbf88
9d007738:	94446130 	lhu	a0,24880(v0)
9d00773c:	7c642944 	ins	a0,v1,0x5,0x1
9d007740:	a4446130 	sh	a0,24880(v0)
    //NU32_LED2 = 0; // LED2 is on
    NU32DIP_GREEN = 0;
9d007744:	94446130 	lhu	a0,24880(v0)
9d007748:	7c042104 	ins	a0,zero,0x4,0x1
9d00774c:	a4446130 	sh	a0,24880(v0)

    //UART1 pins
    U1RXRbits.U1RXR = 0b0000; // Set A2 to U1RX
9d007750:	3c02bf81 	lui	v0,0xbf81
9d007754:	9044fa50 	lbu	a0,-1456(v0)
9d007758:	7c041804 	ins	a0,zero,0x0,0x4
9d00775c:	a044fa50 	sb	a0,-1456(v0)
    RPB3Rbits.RPB3R = 0b0001; // Set B3 to U1TX
9d007760:	3c02bf81 	lui	v0,0xbf81
9d007764:	9044fb38 	lbu	a0,-1224(v0)
9d007768:	7c641804 	ins	a0,v1,0x0,0x4
9d00776c:	a044fb38 	sb	a0,-1224(v0)

    // turn on UART1 without an interrupt
    U1MODEbits.BRGH = 0; // set baud to NU32_DESIRED_BAUD
9d007770:	3c02bf80 	lui	v0,0xbf80
9d007774:	94446000 	lhu	a0,24576(v0)
9d007778:	7c0418c4 	ins	a0,zero,0x3,0x1
9d00777c:	a4446000 	sh	a0,24576(v0)
    U1BRG = ((NU32DIP_SYS_FREQ / NU32DIP_DESIRED_BAUD) / 16) - 1;
9d007780:	3c04bf80 	lui	a0,0xbf80
9d007784:	2405000c 	li	a1,12
9d007788:	ac856040 	sw	a1,24640(a0)

    // 8 bit, no parity bit, and 1 stop bit (8N1 setup)
    U1MODEbits.PDSEL = 0;
9d00778c:	94446000 	lhu	a0,24576(v0)
9d007790:	7c041044 	ins	a0,zero,0x1,0x2
9d007794:	a4446000 	sh	a0,24576(v0)
    U1MODEbits.STSEL = 0;
9d007798:	94446000 	lhu	a0,24576(v0)
9d00779c:	7c040004 	ins	a0,zero,0x0,0x1
9d0077a0:	a4446000 	sh	a0,24576(v0)

    // configure TX & RX pins as output & input pins
    U1STAbits.UTXEN = 1;
9d0077a4:	3c04bf80 	lui	a0,0xbf80
9d0077a8:	8c856010 	lw	a1,24592(a0)
9d0077ac:	7c655284 	ins	a1,v1,0xa,0x1
9d0077b0:	ac856010 	sw	a1,24592(a0)
    U1STAbits.URXEN = 1;
9d0077b4:	8c856010 	lw	a1,24592(a0)
9d0077b8:	7c656304 	ins	a1,v1,0xc,0x1
9d0077bc:	ac856010 	sw	a1,24592(a0)
    // configure without hardware flow control
    U1MODEbits.UEN = 0;
9d0077c0:	94446000 	lhu	a0,24576(v0)
9d0077c4:	7c044a04 	ins	a0,zero,0x8,0x2
9d0077c8:	a4446000 	sh	a0,24576(v0)

    // enable the uart
    U1MODEbits.ON = 1;
9d0077cc:	94446000 	lhu	a0,24576(v0)
9d0077d0:	7c647bc4 	ins	a0,v1,0xf,0x1
9d0077d4:	a4446000 	sh	a0,24576(v0)

    __builtin_enable_interrupts();
9d0077d8:	41626020 	ei	v0
}
9d0077dc:	8fbf0004 	lw	ra,4(sp)
9d0077e0:	03e00008 	jr	ra
9d0077e4:	27bd0008 	addiu	sp,sp,8

9d0077e8 <NU32DIP_ReadUART1>:
// block other functions until you get a '\r' or '\n'
// send the pointer to your char array and the number of elements in the array

void NU32DIP_ReadUART1(char * message, int maxLength) {
    char data = 0;
    int complete = 0, num_bytes = 0;
9d0077e8:	00001025 	move	v0,zero
    // loop until you get a '\r' or '\n'
    while (!complete) {
        if (U1STAbits.URXDA) { // if data is available
9d0077ec:	3c0abf80 	lui	t2,0xbf80
            data = U1RXREG; // read the data
9d0077f0:	3c09bf80 	lui	t1,0xbf80
            if ((data == '\n') || (data == '\r')) {
9d0077f4:	2408000a 	li	t0,10
9d0077f8:	2407000d 	li	a3,13
        if (U1STAbits.URXDA) { // if data is available
9d0077fc:	8d436010 	lw	v1,24592(t2)
9d007800:	30630001 	andi	v1,v1,0x1
9d007804:	1060fffd 	beqz	v1,9d0077fc <NU32DIP_ReadUART1+0x14>
9d007808:	00000000 	nop
            data = U1RXREG; // read the data
9d00780c:	8d236030 	lw	v1,24624(t1)
9d007810:	7c031c20 	seb	v1,v1
            if ((data == '\n') || (data == '\r')) {
9d007814:	5068000b 	beql	v1,t0,9d007844 <NU32DIP_ReadUART1+0x5c>
9d007818:	00822021 	addu	a0,a0,v0
9d00781c:	10670008 	beq	v1,a3,9d007840 <NU32DIP_ReadUART1+0x58>
9d007820:	24460001 	addiu	a2,v0,1
                complete = 1;
            } else {
                message[num_bytes] = data;
                ++num_bytes;
                // roll over if the array is too small
                if (num_bytes >= maxLength) {
9d007824:	00c5302a 	slt	a2,a2,a1
                    num_bytes = 0;
9d007828:	244b0001 	addiu	t3,v0,1
                message[num_bytes] = data;
9d00782c:	00821021 	addu	v0,a0,v0
9d007830:	a0430000 	sb	v1,0(v0)
9d007834:	01601025 	move	v0,t3
9d007838:	1000fff0 	b	9d0077fc <NU32DIP_ReadUART1+0x14>
9d00783c:	0006100a 	movz	v0,zero,a2
                }
            }
        }
    }
    // end the string
    message[num_bytes] = '\0';
9d007840:	00822021 	addu	a0,a0,v0
}
9d007844:	03e00008 	jr	ra
9d007848:	a0800000 	sb	zero,0(a0)

9d00784c <NU32DIP_WriteUART1>:

// Write a character array using UART1

void NU32DIP_WriteUART1(const char * string) {
    while (*string != '\0') {
9d00784c:	80820000 	lb	v0,0(a0)
9d007850:	1040000b 	beqz	v0,9d007880 <NU32DIP_WriteUART1+0x34>
9d007854:	3c06bf80 	lui	a2,0xbf80
        while (U1STAbits.UTXBF) {
            ; // wait until tx buffer isn't full
        }
        U1TXREG = *string;
9d007858:	3c05bf80 	lui	a1,0xbf80
        while (U1STAbits.UTXBF) {
9d00785c:	8cc36010 	lw	v1,24592(a2)
9d007860:	7c630240 	ext	v1,v1,0x9,0x1
9d007864:	1460fffd 	bnez	v1,9d00785c <NU32DIP_WriteUART1+0x10>
9d007868:	00000000 	nop
        U1TXREG = *string;
9d00786c:	aca26020 	sw	v0,24608(a1)
        ++string;
9d007870:	24840001 	addiu	a0,a0,1
    while (*string != '\0') {
9d007874:	80820000 	lb	v0,0(a0)
9d007878:	1440fff8 	bnez	v0,9d00785c <NU32DIP_WriteUART1+0x10>
9d00787c:	00000000 	nop
    }
}
9d007880:	03e00008 	jr	ra
9d007884:	00000000 	nop

Disassembly of section .text.general_exception:

9d007888 <_general_exception_context>:
9d007888:	27bdffa8 	addiu	sp,sp,-88
9d00788c:	afa10004 	sw	at,4(sp)
9d007890:	afa20008 	sw	v0,8(sp)
9d007894:	afa3000c 	sw	v1,12(sp)
9d007898:	afa40010 	sw	a0,16(sp)
9d00789c:	afa50014 	sw	a1,20(sp)
9d0078a0:	afa60018 	sw	a2,24(sp)
9d0078a4:	afa7001c 	sw	a3,28(sp)
9d0078a8:	afa80020 	sw	t0,32(sp)
9d0078ac:	afa90024 	sw	t1,36(sp)
9d0078b0:	afaa0028 	sw	t2,40(sp)
9d0078b4:	afab002c 	sw	t3,44(sp)
9d0078b8:	afac0030 	sw	t4,48(sp)
9d0078bc:	afad0034 	sw	t5,52(sp)
9d0078c0:	afae0038 	sw	t6,56(sp)
9d0078c4:	afaf003c 	sw	t7,60(sp)
9d0078c8:	afb80040 	sw	t8,64(sp)
9d0078cc:	afb90044 	sw	t9,68(sp)
9d0078d0:	afbf0048 	sw	ra,72(sp)
9d0078d4:	00004012 	mflo	t0
9d0078d8:	afa8004c 	sw	t0,76(sp)
9d0078dc:	00004010 	mfhi	t0
9d0078e0:	afa80050 	sw	t0,80(sp)
9d0078e4:	3c1a9d00 	lui	k0,0x9d00
9d0078e8:	275a7a80 	addiu	k0,k0,31360
9d0078ec:	00000000 	nop
9d0078f0:	40046800 	mfc0	a0,c0_cause
9d0078f4:	40056000 	mfc0	a1,c0_status
9d0078f8:	0340f809 	jalr	k0
9d0078fc:	00000000 	nop
9d007900:	8fa80050 	lw	t0,80(sp)
9d007904:	01000011 	mthi	t0
9d007908:	8fa8004c 	lw	t0,76(sp)
9d00790c:	01000013 	mtlo	t0
9d007910:	8fa10004 	lw	at,4(sp)
9d007914:	8fa20008 	lw	v0,8(sp)
9d007918:	8fa3000c 	lw	v1,12(sp)
9d00791c:	8fa40010 	lw	a0,16(sp)
9d007920:	8fa50014 	lw	a1,20(sp)
9d007924:	8fa60018 	lw	a2,24(sp)
9d007928:	8fa7001c 	lw	a3,28(sp)
9d00792c:	8fa80020 	lw	t0,32(sp)
9d007930:	8fa90024 	lw	t1,36(sp)
9d007934:	8faa0028 	lw	t2,40(sp)
9d007938:	8fab002c 	lw	t3,44(sp)
9d00793c:	8fac0030 	lw	t4,48(sp)
9d007940:	8fad0034 	lw	t5,52(sp)
9d007944:	8fae0038 	lw	t6,56(sp)
9d007948:	8faf003c 	lw	t7,60(sp)
9d00794c:	8fb80040 	lw	t8,64(sp)
9d007950:	8fb90044 	lw	t9,68(sp)
9d007954:	8fbf0048 	lw	ra,72(sp)
9d007958:	27bd0058 	addiu	sp,sp,88
9d00795c:	000000c0 	ehb
9d007960:	42000018 	eret

Disassembly of section .text.dinit.startup:

9d007964 <__pic32_data_init_impl>:
9d007964:	3c089d00 	lui	t0,0x9d00
9d007968:	25087b74 	addiu	t0,t0,31604
9d00796c:	1100001b 	beqz	t0,9d0079dc <_dinit_end+0x18>
9d007970:	00000000 	nop
9d007974:	8d090000 	lw	t1,0(t0)
9d007978:	11200018 	beqz	t1,9d0079dc <_dinit_end+0x18>
9d00797c:	25080004 	addiu	t0,t0,4
9d007980:	8d0a0000 	lw	t2,0(t0)
9d007984:	25080004 	addiu	t0,t0,4
9d007988:	8d0b0000 	lw	t3,0(t0)
9d00798c:	11600009 	beqz	t3,9d0079b4 <_dinit_clear>
9d007990:	25080004 	addiu	t0,t0,4

9d007994 <_dinit_copy>:
9d007994:	910c0000 	lbu	t4,0(t0)
9d007998:	254affff 	addiu	t2,t2,-1
9d00799c:	25080001 	addiu	t0,t0,1
9d0079a0:	a12c0000 	sb	t4,0(t1)
9d0079a4:	1540fffb 	bnez	t2,9d007994 <_dinit_copy>
9d0079a8:	25290001 	addiu	t1,t1,1
9d0079ac:	10000005 	b	9d0079c4 <_dinit_end>
9d0079b0:	00000000 	nop

9d0079b4 <_dinit_clear>:
9d0079b4:	a1200000 	sb	zero,0(t1)
9d0079b8:	254affff 	addiu	t2,t2,-1
9d0079bc:	1540fffd 	bnez	t2,9d0079b4 <_dinit_clear>
9d0079c0:	25290001 	addiu	t1,t1,1

9d0079c4 <_dinit_end>:
9d0079c4:	25080003 	addiu	t0,t0,3
9d0079c8:	240afffc 	li	t2,-4
9d0079cc:	01484024 	and	t0,t2,t0
9d0079d0:	8d090000 	lw	t1,0(t0)
9d0079d4:	1520ffe7 	bnez	t1,9d007974 <__pic32_data_init_impl+0x10>
9d0079d8:	00000000 	nop
9d0079dc:	03e00008 	jr	ra
9d0079e0:	00000000 	nop

Disassembly of section .text.main_entry:

9d0079e4 <_main_entry>:
9d0079e4:	3c040000 	lui	a0,0x0
9d0079e8:	27bdffe8 	addiu	sp,sp,-24
9d0079ec:	24840000 	addiu	a0,a0,0
9d0079f0:	10800003 	beqz	a0,9d007a00 <_main_entry+0x1c>
9d0079f4:	afbf0014 	sw	ra,20(sp)
9d0079f8:	0080f809 	jalr	a0
9d0079fc:	00000000 	nop
9d007a00:	30840000 	andi	a0,a0,0x0
9d007a04:	30a50000 	andi	a1,a1,0x0
9d007a08:	3c089d00 	lui	t0,0x9d00
9d007a0c:	250875ac 	addiu	t0,t0,30124
9d007a10:	0100f809 	jalr	t0
9d007a14:	00000000 	nop

9d007a18 <__crt0_exit>:
9d007a18:	3c020000 24420000 10400003 00000000     ...<..B$..@.....
9d007a28:	0040f809 00000000 1000fff9 00000000     ..@.............

Disassembly of section .text._bootstrap_exception_handler:

9d007a38 <_bootstrap_exception_handler>:
9d007a38:	3c020000 	lui	v0,0x0
9d007a3c:	24420000 	addiu	v0,v0,0
9d007a40:	10400005 	beqz	v0,9d007a58 <_bootstrap_exception_handler+0x20>
9d007a44:	3c020000 	lui	v0,0x0
9d007a48:	24420000 	addiu	v0,v0,0
9d007a4c:	10400003 	beqz	v0,9d007a5c <_bootstrap_exception_handler+0x24>
9d007a50:	3c029d00 	lui	v0,0x9d00
9d007a54:	7000003f 	sdbbp
9d007a58:	3c029d00 	lui	v0,0x9d00
9d007a5c:	24427b10 	addiu	v0,v0,31504
9d007a60:	10400005 	beqz	v0,9d007a78 <_bootstrap_exception_handler+0x40>
9d007a64:	00000000 	nop
9d007a68:	27bdffe8 	addiu	sp,sp,-24
9d007a6c:	afbf0014 	sw	ra,20(sp)
9d007a70:	0040f809 	jalr	v0
9d007a74:	00000000 	nop
9d007a78:	1000ffff 	b	9d007a78 <_bootstrap_exception_handler+0x40>
9d007a7c:	00000000 	nop

Disassembly of section .text._general_exception_handler:

9d007a80 <_general_exception_handler>:
9d007a80:	3c020000 	lui	v0,0x0
9d007a84:	24420000 	addiu	v0,v0,0
9d007a88:	10400005 	beqz	v0,9d007aa0 <_general_exception_handler+0x20>
9d007a8c:	3c020000 	lui	v0,0x0
9d007a90:	24420000 	addiu	v0,v0,0
9d007a94:	10400003 	beqz	v0,9d007aa4 <_general_exception_handler+0x24>
9d007a98:	3c029d00 	lui	v0,0x9d00
9d007a9c:	7000003f 	sdbbp
9d007aa0:	3c029d00 	lui	v0,0x9d00
9d007aa4:	24427b10 	addiu	v0,v0,31504
9d007aa8:	10400005 	beqz	v0,9d007ac0 <_general_exception_handler+0x40>
9d007aac:	00000000 	nop
9d007ab0:	27bdffe8 	addiu	sp,sp,-24
9d007ab4:	afbf0014 	sw	ra,20(sp)
9d007ab8:	0040f809 	jalr	v0
9d007abc:	00000000 	nop
9d007ac0:	1000ffff 	b	9d007ac0 <_general_exception_handler+0x40>
9d007ac4:	00000000 	nop

Disassembly of section .vector_default:

9d007ac8 <_DefaultInterrupt>:
9d007ac8:	3c020000 	lui	v0,0x0
9d007acc:	24420000 	addiu	v0,v0,0
9d007ad0:	10400007 	beqz	v0,9d007af0 <_DefaultInterrupt+0x28>
9d007ad4:	3c020000 	lui	v0,0x0
9d007ad8:	24420000 	addiu	v0,v0,0
9d007adc:	50400005 	beqzl	v0,9d007af4 <_DefaultInterrupt+0x2c>
9d007ae0:	3c029d00 	lui	v0,0x9d00
9d007ae4:	7000003f 	sdbbp
9d007ae8:	03e00008 	jr	ra
9d007aec:	00000000 	nop
9d007af0:	3c029d00 	lui	v0,0x9d00
9d007af4:	24427b10 	addiu	v0,v0,31504
9d007af8:	10400003 	beqz	v0,9d007b08 <_DefaultInterrupt+0x40>
9d007afc:	00000000 	nop
9d007b00:	0040f809 	jalr	v0
9d007b04:	00000000 	nop
9d007b08:	03e00008 	jr	ra
9d007b0c:	00000000 	nop

Disassembly of section .text:

9d007b10 <__pic32_software_reset>:
9d007b10:	41606000 	di
9d007b14:	000000c0 	ehb
9d007b18:	3c03aa99 	lui	v1,0xaa99
9d007b1c:	3c02bf81 	lui	v0,0xbf81
9d007b20:	24636655 	addiu	v1,v1,26197
9d007b24:	ac40f230 	sw	zero,-3536(v0)
9d007b28:	ac43f230 	sw	v1,-3536(v0)
9d007b2c:	3c035566 	lui	v1,0x5566
9d007b30:	346399aa 	ori	v1,v1,0x99aa
9d007b34:	ac43f230 	sw	v1,-3536(v0)
9d007b38:	3c02bf81 	lui	v0,0xbf81
9d007b3c:	24030001 	li	v1,1
9d007b40:	ac43f618 	sw	v1,-2536(v0)
9d007b44:	3c02bf81 	lui	v0,0xbf81
9d007b48:	8c42f610 	lw	v0,-2544(v0)
9d007b4c:	0b401ec6 	j	9d007b18 <__pic32_software_reset+0x8>
9d007b50:	00000000 	nop

Disassembly of section .text.dinit.startup:

9d007b54 <__pic32_data_init>:
9d007b54:	03e01825 	move	v1,ra
9d007b58:	3c089d00 	lui	t0,0x9d00
9d007b5c:	25087964 	addiu	t0,t0,31076
9d007b60:	0100f809 	jalr	t0
9d007b64:	00000000 	nop
9d007b68:	0060f825 	move	ra,v1
9d007b6c:	03e00008 	jr	ra
9d007b70:	00000000 	nop

Disassembly of section .dinit:

9d007b74 <.dinit>:
9d007b74:	a0000004 	sb	zero,4(zero)
9d007b78:	00000fa0 	0xfa0
9d007b7c:	00000000 	nop
9d007b80:	a0000000 	sb	zero,0(zero)
9d007b84:	00000004 	sllv	zero,zero,zero
	...
9d007b90:	44444444 	0x44444444

Disassembly of section .text:

9d007bb0 <_nmi_handler>:
9d007bb0:	401a6000 	mfc0	k0,c0_status
9d007bb4:	3c1bffbf 	lui	k1,0xffbf
9d007bb8:	377bffff 	ori	k1,k1,0xffff
9d007bbc:	035bd024 	and	k0,k0,k1
9d007bc0:	409a6000 	mtc0	k0,c0_status
9d007bc4:	42000018 	eret

Disassembly of section .text._on_reset:

9d007bc8 <_on_reset>:
9d007bc8:	03e00008 	jr	ra
9d007bcc:	00000000 	nop

Disassembly of section .text._on_bootstrap:

9d007bd0 <_on_bootstrap>:
9d007bd0:	03e00008 	jr	ra
9d007bd4:	00000000 	nop
