git clone --depth 1 --no-tags https://github.com/GabrielReira/Digital-Electronics.git f:/verilog_sva_gh_scraper/data/full_repos/520271032
git clone --depth 1 --no-tags https://github.com/lobster128/lobster128.git f:/verilog_sva_gh_scraper/data/full_repos/527320235
git clone --depth 1 --no-tags https://github.com/TDD-II-22/lab02-g03.git f:/verilog_sva_gh_scraper/data/full_repos/526949167
git clone --depth 1 --no-tags https://github.com/rady121/Projects.git f:/verilog_sva_gh_scraper/data/full_repos/528026301
git clone --depth 1 --no-tags https://github.com/sherif-omar111/Advanced-Peripheral-Bus-APB-_Protocol.git f:/verilog_sva_gh_scraper/data/full_repos/535339362
git clone --depth 1 --no-tags https://github.com/mm-mehran79/networkPacket_stuffOrData.git f:/verilog_sva_gh_scraper/data/full_repos/529772817
git clone --depth 1 --no-tags https://github.com/krunalbadlani/systemverilog_projects.git f:/verilog_sva_gh_scraper/data/full_repos/530941019
git clone --depth 1 --no-tags https://github.com/DilipKrishnappa/interface.git f:/verilog_sva_gh_scraper/data/full_repos/531402356
git clone --depth 1 --no-tags https://github.com/vinay3991/vedic_adder_uvm_tb.git f:/verilog_sva_gh_scraper/data/full_repos/536389827
git clone --depth 1 --no-tags https://github.com/dinalg/Tetris-SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/536663719
git clone --depth 1 --no-tags https://github.com/zombie782/HMM_Hardware.git f:/verilog_sva_gh_scraper/data/full_repos/538227366
git clone --depth 1 --no-tags https://github.com/carsonmiiller/eBike.git f:/verilog_sva_gh_scraper/data/full_repos/538283863
git clone --depth 1 --no-tags https://github.com/khgeorge45/WaterMelon1000.git f:/verilog_sva_gh_scraper/data/full_repos/507259138
git clone --depth 1 --no-tags https://github.com/qianlinxyc/rst_uvc.git f:/verilog_sva_gh_scraper/data/full_repos/504781837
git clone --depth 1 --no-tags https://github.com/dawkrz13/censor-repo.git f:/verilog_sva_gh_scraper/data/full_repos/504833401
git clone --depth 1 --no-tags https://github.com/Phyteon/data_sniffer.git f:/verilog_sva_gh_scraper/data/full_repos/505123180
git clone --depth 1 --no-tags https://github.com/Leah1115/MIPS-CPU-design.git f:/verilog_sva_gh_scraper/data/full_repos/497501380
git clone --depth 1 --no-tags https://github.com/ShamsElgohary/MultiMode-Counter.git f:/verilog_sva_gh_scraper/data/full_repos/497087508
git clone --depth 1 --no-tags https://github.com/chrislo66/ASIC-Design-Project.git f:/verilog_sva_gh_scraper/data/full_repos/509369668
git clone --depth 1 --no-tags https://github.com/mariecla/document-fr.git f:/verilog_sva_gh_scraper/data/full_repos/502614079
git clone --depth 1 --no-tags https://github.com/nickelpro/verilog-test.git f:/verilog_sva_gh_scraper/data/full_repos/503408924
git clone --depth 1 --no-tags https://github.com/c28504693/HW4-BCD.git f:/verilog_sva_gh_scraper/data/full_repos/502340043
git clone --depth 1 --no-tags https://github.com/Noman-Nom/SV-paractice.git f:/verilog_sva_gh_scraper/data/full_repos/533691184
git clone --depth 1 --no-tags https://github.com/talamit999/LAB-1-EE---PINBALL-GAME.git f:/verilog_sva_gh_scraper/data/full_repos/536049729
git clone --depth 1 --no-tags https://github.com/supleed2/apbDriver.git f:/verilog_sva_gh_scraper/data/full_repos/518907454
git clone --depth 1 --no-tags https://github.com/MEEPproject/ariane.git f:/verilog_sva_gh_scraper/data/full_repos/492533798
git clone --depth 1 --no-tags https://github.com/amichai-bd/rvc_playground.git f:/verilog_sva_gh_scraper/data/full_repos/500868568
git clone --depth 1 --no-tags https://github.com/zceemja/ucl_project_y3.git f:/verilog_sva_gh_scraper/data/full_repos/500119790
git clone --depth 1 --no-tags https://github.com/ralfgad/divisor.git f:/verilog_sva_gh_scraper/data/full_repos/496252832
git clone --depth 1 --no-tags https://github.com/Shaista087/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/496956456
git clone --depth 1 --no-tags https://github.com/dangalg/VerilogHW1.git f:/verilog_sva_gh_scraper/data/full_repos/497670244
git clone --depth 1 --no-tags https://github.com/nettalee19/YAPP-Router---Cadence-UVM-Course.git f:/verilog_sva_gh_scraper/data/full_repos/510731451
git clone --depth 1 --no-tags https://github.com/qian-gu/dic_template.git f:/verilog_sva_gh_scraper/data/full_repos/510300999
git clone --depth 1 --no-tags https://github.com/chen-ian-rong/HW-2.git f:/verilog_sva_gh_scraper/data/full_repos/507660423
git clone --depth 1 --no-tags https://github.com/a29712049/Four-person-voting-machine.git f:/verilog_sva_gh_scraper/data/full_repos/507741381
git clone --depth 1 --no-tags https://github.com/edoardosignoroni/hftoks-eval.git f:/verilog_sva_gh_scraper/data/full_repos/508815738
git clone --depth 1 --no-tags https://github.com/gary3123/-hw5.git f:/verilog_sva_gh_scraper/data/full_repos/492465566
git clone --depth 1 --no-tags https://github.com/Abdo99-alt/Single-cycle-mips.git f:/verilog_sva_gh_scraper/data/full_repos/524180349
git clone --depth 1 --no-tags https://github.com/AlekssGit/sfp_test.git f:/verilog_sva_gh_scraper/data/full_repos/524111800
git clone --depth 1 --no-tags https://github.com/fpgaland/UVM.git f:/verilog_sva_gh_scraper/data/full_repos/524277690
git clone --depth 1 --no-tags https://github.com/denSmashh/multi-cycle-mips-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/519337985
git clone --depth 1 --no-tags https://github.com/sidhantp1906/FCFS_Arbiter_Design_And_Verification.git f:/verilog_sva_gh_scraper/data/full_repos/523292670
git clone --depth 1 --no-tags https://github.com/FzFz2000/comparing-multiplexers.git f:/verilog_sva_gh_scraper/data/full_repos/523830598
git clone --depth 1 --no-tags https://github.com/haha12138138/build_a_RV.git f:/verilog_sva_gh_scraper/data/full_repos/495041133
git clone --depth 1 --no-tags https://github.com/rvxfahim/viterbi-2-1-4.git f:/verilog_sva_gh_scraper/data/full_repos/505256659
git clone --depth 1 --no-tags https://github.com/gary3123/hw_4.git f:/verilog_sva_gh_scraper/data/full_repos/502402468
git clone --depth 1 --no-tags https://github.com/ClaytonJPayne/CacheRTL.git f:/verilog_sva_gh_scraper/data/full_repos/504758625
git clone --depth 1 --no-tags https://github.com/jass-jass/System_Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/506167224
git clone --depth 1 --no-tags https://github.com/MszBednarski/z0.git f:/verilog_sva_gh_scraper/data/full_repos/517060877
git clone --depth 1 --no-tags https://github.com/DIPS6114/fifo_bfm_topology_makefile.git f:/verilog_sva_gh_scraper/data/full_repos/516654601
git clone --depth 1 --no-tags https://github.com/Shwetapatil05/fifo_vip.git f:/verilog_sva_gh_scraper/data/full_repos/516602926
git clone --depth 1 --no-tags https://github.com/PRK-innerpeace/9bitProcessor.git f:/verilog_sva_gh_scraper/data/full_repos/515993311
git clone --depth 1 --no-tags https://github.com/PaulManriquez/LW_Instruction_MIPS.git f:/verilog_sva_gh_scraper/data/full_repos/517807988
git clone --depth 1 --no-tags https://github.com/RazaSaleem/Projectpart1_DVE.git f:/verilog_sva_gh_scraper/data/full_repos/515437037
git clone --depth 1 --no-tags https://github.com/knhitesh/DPRAM---Packet_Generator-USB-.git f:/verilog_sva_gh_scraper/data/full_repos/515457367
git clone --depth 1 --no-tags https://github.com/YaMsoulm/amplifier.git f:/verilog_sva_gh_scraper/data/full_repos/512123181
git clone --depth 1 --no-tags https://github.com/Saadi118/Project_I-SAADI-.git f:/verilog_sva_gh_scraper/data/full_repos/514306437
git clone --depth 1 --no-tags https://github.com/arjavjain21/VHDL-Pattern-Detector.git f:/verilog_sva_gh_scraper/data/full_repos/518499330
git clone --depth 1 --no-tags https://github.com/AhsanAliUet/alu-using-only-one-adder.git f:/verilog_sva_gh_scraper/data/full_repos/535763852
git clone --depth 1 --no-tags https://github.com/ECE4278/lab3.git f:/verilog_sva_gh_scraper/data/full_repos/538937969
git clone --depth 1 --no-tags https://github.com/kanuar/systemverilog_fulladder_with_ripplecarry.git f:/verilog_sva_gh_scraper/data/full_repos/538928747
git clone --depth 1 --no-tags https://github.com/WazaAbdulkadir/APB-Protocol-Project-.git f:/verilog_sva_gh_scraper/data/full_repos/525825902
git clone --depth 1 --no-tags https://github.com/WEIhabi/habi_master_hw_vsd.git f:/verilog_sva_gh_scraper/data/full_repos/528692662
git clone --depth 1 --no-tags https://github.com/sarawiRTLDV/System-Verilog-Projects.git f:/verilog_sva_gh_scraper/data/full_repos/532509012
git clone --depth 1 --no-tags https://github.com/Gopalsuthar2308/My_Github_exp.git f:/verilog_sva_gh_scraper/data/full_repos/520759275
git clone --depth 1 --no-tags https://github.com/VenkataPruthviKrishna/test1.git f:/verilog_sva_gh_scraper/data/full_repos/528856458
git clone --depth 1 --no-tags https://github.com/Heutlett/TEXT_PROCESSOR_ARM.git f:/verilog_sva_gh_scraper/data/full_repos/528938742
git clone --depth 1 --no-tags https://github.com/Aric5301/LSH-Project.git f:/verilog_sva_gh_scraper/data/full_repos/529178768
git clone --depth 1 --no-tags https://github.com/vj-sananda/msim-python.git f:/verilog_sva_gh_scraper/data/full_repos/531313539
git clone --depth 1 --no-tags https://github.com/Aditi-Dhibar/RAM-and-ROM-Design.git f:/verilog_sva_gh_scraper/data/full_repos/531552274
git clone --depth 1 --no-tags https://github.com/anmehta4/ece554_minilab3.git f:/verilog_sva_gh_scraper/data/full_repos/539187381
git clone --depth 1 --no-tags https://github.com/luophoe/SystemVerilog-projects.git f:/verilog_sva_gh_scraper/data/full_repos/540177407
git clone --depth 1 --no-tags https://github.com/Adeen317/100_DaysofRTL_SystemVerilog.git f:/verilog_sva_gh_scraper/data/full_repos/534142838
git clone --depth 1 --no-tags https://github.com/dfantonio/UFRGS-ENG04461.git f:/verilog_sva_gh_scraper/data/full_repos/536268145
git clone --depth 1 --no-tags https://github.com/riser44/GNN_Accelerator.git f:/verilog_sva_gh_scraper/data/full_repos/492291950
git clone --depth 1 --no-tags https://github.com/John0b1000/ece2613_labs_DE10.git f:/verilog_sva_gh_scraper/data/full_repos/498035758
git clone --depth 1 --no-tags https://github.com/JA-2023/CPE333_final.git f:/verilog_sva_gh_scraper/data/full_repos/494915404
git clone --depth 1 --no-tags https://github.com/abhishekkhare1998/sha-256-project.git f:/verilog_sva_gh_scraper/data/full_repos/494925584
git clone --depth 1 --no-tags https://github.com/hchou4/Casino_slots_game.git f:/verilog_sva_gh_scraper/data/full_repos/500020903
git clone --depth 1 --no-tags https://github.com/padung99/Metrotek_LAB1.git f:/verilog_sva_gh_scraper/data/full_repos/503544517
git clone --depth 1 --no-tags https://github.com/AmrMohamed226/NLP-and-Machine-Translation-systems.git f:/verilog_sva_gh_scraper/data/full_repos/503557704
git clone --depth 1 --no-tags https://github.com/owlxiao/riscv-dataflow.git f:/verilog_sva_gh_scraper/data/full_repos/502960998
git clone --depth 1 --no-tags https://github.com/Ivansquark/mca.git f:/verilog_sva_gh_scraper/data/full_repos/503498088
git clone --depth 1 --no-tags https://github.com/HandsomeKid666/HW5.git f:/verilog_sva_gh_scraper/data/full_repos/509324109
git clone --depth 1 --no-tags https://github.com/wrblynch/bitcoin-hashing-algorithm.git f:/verilog_sva_gh_scraper/data/full_repos/507142329
git clone --depth 1 --no-tags https://github.com/c28504693/HW3-voter.git f:/verilog_sva_gh_scraper/data/full_repos/502338396
git clone --depth 1 --no-tags https://github.com/kagani/TinyCore.git f:/verilog_sva_gh_scraper/data/full_repos/510476848
git clone --depth 1 --no-tags https://github.com/OrigiWang/ahb-ram-project.git f:/verilog_sva_gh_scraper/data/full_repos/511481645
git clone --depth 1 --no-tags https://github.com/abrahamjdn/UVM-mips-single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/512285953
git clone --depth 1 --no-tags https://github.com/abrahamjdn/UVM-mips-multicycle.git f:/verilog_sva_gh_scraper/data/full_repos/512286968
git clone --depth 1 --no-tags https://github.com/VuksaNed/VLSI.git f:/verilog_sva_gh_scraper/data/full_repos/512217257
git clone --depth 1 --no-tags https://github.com/andrewbmccullough/ece474-vlsi-system-design.git f:/verilog_sva_gh_scraper/data/full_repos/512997270
git clone --depth 1 --no-tags https://github.com/LyashenkoValeria/SPr430.git f:/verilog_sva_gh_scraper/data/full_repos/506471188
git clone --depth 1 --no-tags https://github.com/shakirsultan/Single-Cycle-RISC-V-Data-Path-and-Control-Logic.git f:/verilog_sva_gh_scraper/data/full_repos/504160053
git clone --depth 1 --no-tags https://github.com/dinasmh/apb.git f:/verilog_sva_gh_scraper/data/full_repos/535041245
git clone --depth 1 --no-tags https://github.com/maxpinheiro/eece2323-lab0.git f:/verilog_sva_gh_scraper/data/full_repos/536249963
git clone --depth 1 --no-tags https://github.com/ikar298/Design-of-Error-Detection-and-Correction-Module-using-Hamming-Code-Technique.git f:/verilog_sva_gh_scraper/data/full_repos/528750399
git clone --depth 1 --no-tags https://github.com/amichai-bd/smart_uart_playground.git f:/verilog_sva_gh_scraper/data/full_repos/529162433
git clone --depth 1 --no-tags https://github.com/Artem-Savin/Circuitry.git f:/verilog_sva_gh_scraper/data/full_repos/536946009
git clone --depth 1 --no-tags https://github.com/tharunenamala/kani-kani.git f:/verilog_sva_gh_scraper/data/full_repos/536872375
