Release 14.4 - xst P.49d (lin)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> 

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45-3-csg324

---- Source Options
Top Module Name                    : top
Automatic Register Balancing       : yes
Signal Encoding Algorithm          : user

---- General Options
Optimization Goal                  : SPEED
Optimization Effort                : 2

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/timing.v" into library work
Parsing module <timing>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/dcmspi.v" into library work
Parsing module <dcmspi>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v" into library work
Parsing module <debnce>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/hdclrbar.v" into library work
Parsing module <hdcolorbar>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" into library work
Parsing module <synchro>.
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 87: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 82: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 83: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 84: Attribute target identifier fda not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 85: Attribute target identifier fdb not found in this scope
WARNING:HDLCompiler:924 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v" Line 86: Attribute target identifier fda not found in this scope
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/DRAM16XN.v" into library work
Parsing module <DRAM16XN>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" into library work
Parsing module <phsaligner>.
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 65. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 66. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 67. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 68. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 133. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 134. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 135. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 136. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 137. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 138. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 139. parameter declaration becomes local in phsaligner with formal parameter declaration list
INFO:HDLCompiler:693 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/phsaligner.v" Line 169. parameter declaration becomes local in phsaligner with formal parameter declaration list
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/serdes_1_to_5_diff_data.v" into library work
Parsing module <serdes_1_to_5_diff_data>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/dvi_decoder.v" into library work
Parsing module <dvi_decoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/decode.v" into library work
Parsing module <decode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/rx/rtl/chnlbond.v" into library work
Parsing module <chnlbond>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/vtc_demo.v" into library work
Parsing module <vtc_demo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/serdes_n_to_1.v" into library work
Parsing module <serdes_n_to_1>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/encode.v" into library work
Parsing module <encode>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder.v" into library work
Parsing module <dvi_encoder>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder_top.v" into library work
Parsing module <dvi_encoder_top>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v" into library work
Parsing module <convert_30to15_fifo>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo16_32768.v" into library work
Parsing module <fifo16_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo29_32768.v" into library work
Parsing module <fifo29_32768>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/fifo48_8k.v" into library work
Parsing module <fifo48_8k>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/ram_out.v" into library work
Parsing module <ram_out>.
Analyzing Verilog file "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/coregen/clk_wiz_v3_6.v" into library work
Parsing module <clk_wiz_v3_6>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <top>.

Elaborating module <IBUF>.

Elaborating module <BUFG>.

Elaborating module <SRL16E(INIT=16'b01)>.

Elaborating module <synchro(INITIALIZE="LOGIC0")>.

Elaborating module <FDC>.

Elaborating module <debnce>.

Elaborating module <SRL16E(INIT=16'b0)>.
WARNING:HDLCompiler:413 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v" Line 114: Result of 17-bit expression is truncated to fit in 16-bit target.

Elaborating module <dcmspi>.
WARNING:HDLCompiler:1127 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 226: Assignment to busy ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFX_DIVIDE=21,CLKFX_MULTIPLY=31,CLKIN_PERIOD=20.0)>.

Elaborating module <PLL_BASE(CLKIN_PERIOD=13,CLKFBOUT_MULT=10,CLKOUT0_DIVIDE=1,CLKOUT1_DIVIDE=10,CLKOUT2_DIVIDE=5,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=5)>.

Elaborating module <synchro(INITIALIZE="LOGIC1")>.

Elaborating module <FDP>.

Elaborating module <timing>.

Elaborating module <hdcolorbar>.
WARNING:HDLCompiler:189 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 555: Size mismatch in connection of port <i_hcnt>. Formal port size is 12-bit while actual signal size is 11-bit.
WARNING:HDLCompiler:189 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" Line 556: Size mismatch in connection of port <i_vcnt>. Formal port size is 12-bit while actual signal size is 11-bit.

Elaborating module <dvi_encoder>.

Elaborating module <encode>.

Elaborating module <convert_30to15_fifo>.

Elaborating module <DRAM16XN(data_width=30)>.

Elaborating module <RAM16X1D>.

Elaborating module <FD>.

Elaborating module <FDR>.

Elaborating module <FDRE>.

Elaborating module <FDE>.

Elaborating module <serdes_n_to_1(SF=5)>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="MASTER",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OSERDES2(DATA_WIDTH=5,DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",SERDES_MODE="SLAVE",OUTPUT_MODE="DIFFERENTIAL")>.

Elaborating module <OBUFDS>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v".
        SW_VGA = 4'b0000
        SW_SVGA = 4'b0001
        SW_XGA = 4'b0011
        SW_HDTV720P = 4'b0010
        SW_SXGA = 4'b1000
        HPIXELS_SXGA = 11'b10100000000
        VLINES_SXGA = 11'b10000000000
        HSYNCPW_SXGA = 11'b00001110000
        VSYNCPW_SXGA = 11'b00000000011
        HFNPRCH_SXGA = 11'b00000110000
        VFNPRCH_SXGA = 11'b00000000001
        HBKPRCH_SXGA = 11'b00011111000
        VBKPRCH_SXGA = 11'b00000100110
        HPIXELS_HDTV720P = 11'b10100000000
        VLINES_HDTV720P = 11'b01011010000
        HSYNCPW_HDTV720P = 11'b00000101000
        VSYNCPW_HDTV720P = 11'b00000000101
        HFNPRCH_HDTV720P = 11'b00001101110
        VFNPRCH_HDTV720P = 11'b00000000101
        HBKPRCH_HDTV720P = 11'b00011011100
        VBKPRCH_HDTV720P = 11'b00000011001
        HPIXELS_XGA = 11'b10000000000
        VLINES_XGA = 11'b01100000000
        HSYNCPW_XGA = 11'b00010001000
        VSYNCPW_XGA = 11'b00000000110
        HFNPRCH_XGA = 11'b00000011000
        VFNPRCH_XGA = 11'b00000000011
        HBKPRCH_XGA = 11'b00010100000
        VBKPRCH_XGA = 11'b00000011101
        HPIXELS_SVGA = 11'b01100100000
        VLINES_SVGA = 11'b01001011000
        HSYNCPW_SVGA = 11'b00010000000
        VSYNCPW_SVGA = 11'b00000000100
        HFNPRCH_SVGA = 11'b00000101000
        VFNPRCH_SVGA = 11'b00000000001
        HBKPRCH_SVGA = 11'b00001011000
        VBKPRCH_SVGA = 11'b00000010111
        HPIXELS_VGA = 11'b01010000000
        VLINES_VGA = 11'b00111100000
        HSYNCPW_VGA = 11'b00001100000
        VSYNCPW_VGA = 11'b00000000010
        HFNPRCH_VGA = 11'b00000010000
        VFNPRCH_VGA = 11'b00000001011
        HBKPRCH_VGA = 11'b00000110000
        VBKPRCH_VGA = 11'b00000011111
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/boards/atlys/rtl/top.v" line 218: Output port <BUSY> of the instance <dcmspi_0> is unconnected or connected to loadless signal.
    Found 4-bit register for signal <sws_sync_q>.
    Found 1-bit register for signal <switch>.
    Found 8-bit register for signal <pclk_M>.
    Found 8-bit register for signal <pclk_D>.
    Found 4-bit register for signal <sws_clk_sync>.
    Found 1-bit register for signal <hsync>.
    Found 1-bit register for signal <vsync>.
    Found 1-bit register for signal <VGA_HSYNC>.
    Found 1-bit register for signal <VGA_VSYNC>.
    Found 1-bit register for signal <active_q>.
    Found 1-bit register for signal <de>.
    Found 1-bit register for signal <toggle>.
    Found 5-bit register for signal <tmdsclkint>.
    Found 1-bit register for signal <clk_buf>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <top> synthesized.

Synthesizing Unit <synchro_1>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC0"
    Summary:
	no macro.
Unit <synchro_1> synthesized.

Synthesizing Unit <debnce>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/debnce.v".
        SATISFY = 16'b1111111111111111
    Found 1-bit register for signal <transition>.
    Found 1-bit register for signal <cntr_en>.
    Found 16-bit register for signal <ctr>.
    Found 1-bit register for signal <debnced>.
    Found 1-bit register for signal <sync_q>.
    Found 16-bit adder for signal <ctr[15]_GND_7_o_add_4_OUT> created at line 114.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  20 D-type flip-flop(s).
Unit <debnce> synthesized.

Synthesizing Unit <dcmspi>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/dcmspi.v".
        TCQ = 1
    Found 1-bit register for signal <dfslckd_rising>.
    Found 1-bit register for signal <BUSY>.
    Found 1-bit register for signal <sndd>.
    Found 1-bit register for signal <sndm>.
    Found 10-bit register for signal <sndval>.
    Found 1-bit register for signal <PROGEN>.
    Found 1-bit register for signal <PROGDATA>.
    Found 1-bit register for signal <dfslckd_q>.
    Summary:
	inferred  17 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <dcmspi> synthesized.

Synthesizing Unit <synchro_2>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/synchro.v".
        INITIALIZE = "LOGIC1"
    Summary:
	no macro.
Unit <synchro_2> synthesized.

Synthesizing Unit <timing>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/timing.v".
    Found 11-bit register for signal <vpos_cnt>.
    Found 11-bit register for signal <hpos_cnt>.
    Found 11-bit adder for signal <hpos_cnt[10]_hpos_cnt[10]_mux_2_OUT> created at line 87.
    Found 11-bit adder for signal <vpos_cnt[10]_GND_15_o_add_6_OUT> created at line 101.
    Found 11-bit comparator lessequal for signal <n0008> created at line 112
    Found 11-bit comparator lessequal for signal <n0013> created at line 115
    Found 11-bit comparator greater for signal <hblnk> created at line 137
    Found 11-bit comparator greater for signal <tc_hssync[10]_hcount[10]_LessThan_15_o> created at line 138
    Found 11-bit comparator lessequal for signal <n0020> created at line 138
    Found 11-bit comparator greater for signal <vblnk> created at line 160
    Found 11-bit comparator greater for signal <tc_vssync[10]_vcount[10]_LessThan_19_o> created at line 161
    Found 11-bit comparator lessequal for signal <n0026> created at line 161
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  22 D-type flip-flop(s).
	inferred   8 Comparator(s).
Unit <timing> synthesized.

Synthesizing Unit <hdcolorbar>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/hdclrbar.v".
        Lvl_100 = 8'b11111111
        Lvl_75 = 8'b10111111
        Lvl_40 = 8'b01100110
        Lvl_15 = 8'b00100110
        Lvl_4 = 8'b00001010
        Lvl_2 = 8'b00000101
        Lvl_0 = 8'b00000000
        Lvl_2n = 8'b00000101
        I_R = 8'b00000000
        Q_R = 8'b01000001
        I_G = 8'b00111111
        Q_G = 8'b00000000
        I_B = 8'b01101001
        Q_B = 8'b01111000
        VRGN1 = 4'b0000
        VRGN2 = 4'b0001
        VRGN3 = 4'b0010
        VRGN4 = 4'b0011
        HRGN1 = 17'b00000000000000000
        HRGN2 = 17'b00000000000000001
        HRGN3 = 17'b00000000000000010
        HRGN4 = 17'b00000000000000011
        HRGN5 = 17'b00000000000000100
        HRGN6 = 17'b00000000000000101
        HRGN7 = 17'b00000000000000110
        HRGN8 = 17'b00000000000000111
        HRGN9 = 17'b00000000000001000
        HRGN10 = 17'b00000000000001001
        HRGN11 = 17'b00000000000001010
        HRGN12 = 17'b00000000000001011
        HRGN13 = 17'b00000000000001100
        HRGN14 = 17'b00000000000001101
        HRGN15 = 17'b00000000000001110
        HRGN16 = 17'b00000000000001111
        HRGN17 = 17'b00000000000010000
    Found 4-bit register for signal <Vregion>.
    Found 17-bit register for signal <Hregion>.
    Found 8-bit register for signal <o_r>.
    Found 8-bit register for signal <o_g>.
    Found 8-bit register for signal <o_b>.
    Found 8-bit adder for signal <o_r[7]_GND_16_o_add_147_OUT> created at line 412.
    Found 8-bit adder for signal <o_g[7]_GND_16_o_add_150_OUT> created at line 413.
    Found 8-bit adder for signal <o_b[7]_GND_16_o_add_153_OUT> created at line 414.
    Found 8-bit 4-to-1 multiplexer for signal <_n0429> created at line 308.
    Found 8-bit 4-to-1 multiplexer for signal <_n0459> created at line 308.
    Found 8-bit 4-to-1 multiplexer for signal <_n0469> created at line 308.
    Found 12-bit comparator lessequal for signal <n0048> created at line 237
    Found 12-bit comparator greater for signal <i_vcnt[11]_vbar2bgn[11]_LessThan_49_o> created at line 237
    Found 12-bit comparator greater for signal <i_vcnt[11]_vbar3bgn[11]_LessThan_51_o> created at line 239
    Found 12-bit comparator greater for signal <i_vcnt[11]_vbar4bgn[11]_LessThan_53_o> created at line 241
    Found 12-bit comparator lessequal for signal <n0067> created at line 255
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar10bgn[11]_LessThan_63_o> created at line 255
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar11bgn[11]_LessThan_65_o> created at line 257
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar12bgn[11]_LessThan_67_o> created at line 259
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar13bgn[11]_LessThan_69_o> created at line 261
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar14bgn[11]_LessThan_71_o> created at line 263
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar15bgn[11]_LessThan_73_o> created at line 265
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar16bgn[11]_LessThan_75_o> created at line 267
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar17bgn[11]_LessThan_77_o> created at line 269
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar8bgn[11]_LessThan_79_o> created at line 271
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar9bgn[11]_LessThan_81_o> created at line 273
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar3bgn[11]_LessThan_95_o> created at line 281
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar4bgn[11]_LessThan_97_o> created at line 283
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar5bgn[11]_LessThan_99_o> created at line 285
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar6bgn[11]_LessThan_101_o> created at line 287
    Found 12-bit comparator greater for signal <i_hcnt[11]_hbar7bgn[11]_LessThan_103_o> created at line 289
    WARNING:Xst:2404 -  FFs/Latches <i_format_q<1:0>> (without init value) have a constant value of 0 in block <hdcolorbar>.
    WARNING:Xst:2404 -  FFs/Latches <i_format_sync<1:0>> (without init value) have a constant value of 0 in block <hdcolorbar>.
    Summary:
	inferred   3 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred  20 Comparator(s).
	inferred  81 Multiplexer(s).
Unit <hdcolorbar> synthesized.

Synthesizing Unit <dvi_encoder>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/dvi_encoder.v".
    Summary:
	no macro.
Unit <dvi_encoder> synthesized.

Synthesizing Unit <encode>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/encode.v".
        CTRLTOKEN0 = 10'b1101010100
        CTRLTOKEN1 = 10'b0010101011
        CTRLTOKEN2 = 10'b0101010100
        CTRLTOKEN3 = 10'b1010101011
    Found 10-bit register for signal <dout>.
    Found 5-bit register for signal <cnt>.
    Found 8-bit register for signal <din_q>.
    Found 4-bit register for signal <n1q_m>.
    Found 4-bit register for signal <n0q_m>.
    Found 1-bit register for signal <de_q>.
    Found 1-bit register for signal <de_reg>.
    Found 1-bit register for signal <c0_q>.
    Found 1-bit register for signal <c0_reg>.
    Found 1-bit register for signal <c1_q>.
    Found 1-bit register for signal <c1_reg>.
    Found 9-bit register for signal <q_m_reg>.
    Found 4-bit register for signal <n1d>.
    Found 4-bit subtractor for signal <PWR_18_o_BUS_0017_sub_29_OUT> created at line 110.
    Found 5-bit subtractor for signal <n0233> created at line 169.
    Found 5-bit subtractor for signal <n0235> created at line 175.
    Found 5-bit subtractor for signal <n0236> created at line 175.
    Found 2-bit adder for signal <n0183[1:0]> created at line 66.
    Found 3-bit adder for signal <n0186[2:0]> created at line 66.
    Found 2-bit adder for signal <n0204[1:0]> created at line 109.
    Found 3-bit adder for signal <n0207[2:0]> created at line 109.
    Found 5-bit adder for signal <n0232> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_add_47_OUT> created at line 169.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_add_50_OUT> created at line 175.
    Found 4-bit adder for signal <_n0248> created at line 66.
    Found 4-bit adder for signal <_n0249> created at line 66.
    Found 4-bit adder for signal <_n0250> created at line 66.
    Found 4-bit adder for signal <_n0251> created at line 66.
    Found 4-bit adder for signal <BUS_0003_GND_18_o_add_7_OUT> created at line 66.
    Found 4-bit adder for signal <_n0253> created at line 109.
    Found 4-bit adder for signal <_n0254> created at line 109.
    Found 4-bit adder for signal <_n0255> created at line 109.
    Found 4-bit adder for signal <_n0256> created at line 109.
    Found 4-bit adder for signal <BUS_0010_GND_18_o_add_20_OUT> created at line 109.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_sub_41_OUT> created at line 162.
    Found 5-bit adder for signal <cnt[4]_GND_18_o_sub_43_OUT> created at line 162.
    Found 4x10-bit Read Only RAM for signal <c1_reg_PWR_18_o_wide_mux_53_OUT>
    Found 4-bit comparator greater for signal <GND_18_o_n1d[3]_LessThan_11_o> created at line 77
    Found 4-bit comparator equal for signal <n1q_m[3]_n0q_m[3]_equal_33_o> created at line 121
    Found 4-bit comparator greater for signal <n0q_m[3]_n1q_m[3]_LessThan_34_o> created at line 125
    Found 4-bit comparator greater for signal <n1q_m[3]_n0q_m[3]_LessThan_35_o> created at line 125
    Summary:
	inferred   1 RAM(s).
	inferred  23 Adder/Subtractor(s).
	inferred  50 D-type flip-flop(s).
	inferred   4 Comparator(s).
	inferred  37 Multiplexer(s).
Unit <encode> synthesized.

Synthesizing Unit <convert_30to15_fifo>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v".
        ADDR0 = 4'b0000
        ADDR1 = 4'b0001
        ADDR2 = 4'b0010
        ADDR3 = 4'b0011
        ADDR4 = 4'b0100
        ADDR5 = 4'b0101
        ADDR6 = 4'b0110
        ADDR7 = 4'b0111
        ADDR8 = 4'b1000
        ADDR9 = 4'b1001
        ADDR10 = 4'b1010
        ADDR11 = 4'b1011
        ADDR12 = 4'b1100
        ADDR13 = 4'b1101
        ADDR14 = 4'b1110
        ADDR15 = 4'b1111
    Set property "ASYNC_REG = TRUE" for instance <fdp_rst>.
INFO:Xst:3210 - "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/convert_30to15_fifo.v" line 64: Output port <O_DATA_OUT> of the instance <fifo_u> is unconnected or connected to loadless signal.
    Found 16x4-bit Read Only RAM for signal <wa_d>
    Found 16x4-bit Read Only RAM for signal <ra_d>
    Summary:
	inferred   2 RAM(s).
	inferred   1 Multiplexer(s).
Unit <convert_30to15_fifo> synthesized.

Synthesizing Unit <DRAM16XN>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/common/rtl/DRAM16XN.v".
        data_width = 30
    Summary:
	no macro.
Unit <DRAM16XN> synthesized.

Synthesizing Unit <serdes_n_to_1>.
    Related source file is "/home/aom/Work/fpga_project/hdmi-ts/display_measure/cores/tx/rtl/serdes_n_to_1.v".
        SF = 5
    Summary:
	no macro.
Unit <serdes_n_to_1> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port Read Only RAM                    : 2
 4x10-bit single-port Read Only RAM                    : 3
# Adders/Subtractors                                   : 78
 11-bit adder                                          : 2
 16-bit adder                                          : 4
 2-bit adder                                           : 6
 3-bit adder                                           : 6
 4-bit adder                                           : 30
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
 8-bit adder                                           : 3
# Registers                                            : 84
 1-bit register                                        : 42
 10-bit register                                       : 4
 11-bit register                                       : 2
 16-bit register                                       : 4
 17-bit register                                       : 1
 2-bit register                                        : 4
 4-bit register                                        : 12
 5-bit register                                        : 4
 8-bit register                                        : 8
 9-bit register                                        : 3
# Comparators                                          : 40
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator greater                             : 18
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 195
 1-bit 2-to-1 multiplexer                              : 96
 10-bit 2-to-1 multiplexer                             : 5
 15-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 62
 8-bit 4-to-1 multiplexer                              : 3
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2404 -  FFs/Latches <pclk_M<7:6>> (without init value) have a constant value of 0 in block <top>.
WARNING:Xst:2404 -  FFs/Latches <pclk_D<7:5>> (without init value) have a constant value of 0 in block <top>.

Synthesizing (advanced) Unit <convert_30to15_fifo>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_wa_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <wa>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <wa_d>          |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_ra_d> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 4-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ra>            |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <ra_d>          |          |
    -----------------------------------------------------------------------
Unit <convert_30to15_fifo> synthesized (advanced).

Synthesizing (advanced) Unit <debnce>.
The following registers are absorbed into counter <ctr>: 1 register on signal <ctr>.
Unit <debnce> synthesized (advanced).

Synthesizing (advanced) Unit <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0010_GND_18_o_add_20_OUT_Madd1> :
 	<Madd__n0253> in block <encode>, 	<Madd__n0254> in block <encode>, 	<Madd__n0256_Madd> in block <encode>, 	<Madd_n0204[1:0]> in block <encode>, 	<Madd_BUS_0010_GND_18_o_add_20_OUT_Madd> in block <encode>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0003_GND_18_o_add_7_OUT_Madd1> :
 	<Madd__n0248> in block <encode>, 	<Madd__n0249> in block <encode>, 	<Madd__n0251_Madd> in block <encode>, 	<Madd_n0183[1:0]> in block <encode>, 	<Madd_BUS_0003_GND_18_o_add_7_OUT_Madd> in block <encode>.
INFO:Xst:3231 - The small RAM <Mram_c1_reg_PWR_18_o_wide_mux_53_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <(c1_reg,c0_reg)> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3217 - HDL ADVISOR - Register <dout> currently described with an asynchronous reset, could be combined with distributed RAM <Mram_c1_reg_PWR_18_o_wide_mux_53_OUT> for implementation on block RAM resources if you made this reset synchronous instead.
Unit <encode> synthesized (advanced).

Synthesizing (advanced) Unit <timing>.
The following registers are absorbed into counter <hpos_cnt>: 1 register on signal <hpos_cnt>.
The following registers are absorbed into counter <vpos_cnt>: 1 register on signal <vpos_cnt>.
Unit <timing> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 5
 16x4-bit single-port distributed Read Only RAM        : 2
 4x10-bit single-port distributed Read Only RAM        : 3
# Adders/Subtractors                                   : 30
 4-bit subtractor                                      : 3
 5-bit adder                                           : 15
 5-bit subtractor                                      : 9
 8-bit adder                                           : 3
# Adder Trees                                          : 6
 4-bit / 6-inputs adder tree                           : 6
# Counters                                             : 6
 11-bit up counter                                     : 2
 16-bit up counter                                     : 4
# Registers                                            : 336
 Flip-Flops                                            : 336
# Comparators                                          : 40
 11-bit comparator greater                             : 4
 11-bit comparator lessequal                           : 4
 12-bit comparator greater                             : 18
 12-bit comparator lessequal                           : 2
 4-bit comparator equal                                : 3
 4-bit comparator greater                              : 9
# Multiplexers                                         : 195
 1-bit 2-to-1 multiplexer                              : 96
 10-bit 2-to-1 multiplexer                             : 5
 15-bit 2-to-1 multiplexer                             : 1
 17-bit 2-to-1 multiplexer                             : 15
 4-bit 2-to-1 multiplexer                              : 1
 5-bit 2-to-1 multiplexer                              : 12
 8-bit 2-to-1 multiplexer                              : 62
 8-bit 4-to-1 multiplexer                              : 3
# Xors                                                 : 48
 1-bit xor2                                            : 48

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <pclk_M_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pclk_D_4> 
INFO:Xst:2261 - The FF/Latch <pclk_M_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pclk_D_2> 
INFO:Xst:2261 - The FF/Latch <tmdsclkint_0> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <tmdsclkint_1> <tmdsclkint_2> <tmdsclkint_3> <tmdsclkint_4> 
WARNING:Xst:1710 - FF/Latch <sndval_8> (without init value) has a constant value of 0 in block <dcmspi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <sndval_9> (without init value) has a constant value of 0 in block <dcmspi>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <Vregion_2> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Vregion_3> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_5> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_6> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_7> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_8> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_9> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_10> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_11> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_12> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_13> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_14> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_15> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <Hregion_16> (without init value) has a constant value of 0 in block <hdcolorbar>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:1901 - Instance PLL_OSERDES in unit PLL_OSERDES of type PLL_BASE has been replaced by PLL_ADV
INFO:Xst:2261 - The FF/Latch <n1q_m_0> in Unit <encode> is equivalent to the following FF/Latch, which will be removed : <n0q_m_0> 
WARNING:Xst:1898 - Due to constant pushing, FF/Latch <n1q_m_0> is unconnected in block <encode>.

Optimizing unit <DRAM16XN> ...

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <pclk_M_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <pclk_D_3> 

Optimizing unit <debnce> ...

Optimizing unit <dcmspi> ...

Optimizing unit <timing> ...

Optimizing unit <hdcolorbar> ...

Optimizing unit <encode> ...
WARNING:Xst:1710 - FF/Latch <cnt_0> (without init value) has a constant value of 0 in block <encode>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <convert_30to15_fifo> ...
WARNING:Xst:1710 - FF/Latch <enc0/encg/c1_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encg/c0_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encr/c1_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <enc0/encr/c0_q> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encg/c1_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encg/c0_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encr/c1_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <enc0/encr/c0_reg> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <dcmspi_0/dfslckd_rising> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dcmspi_0/BUSY> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <dcmspi_0/dfslckd_q> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <enc0/encb/de_reg> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encg/de_reg> <enc0/encr/de_reg> 
INFO:Xst:2261 - The FF/Latch <enc0/encb/de_q> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <enc0/encg/de_q> <enc0/encr/de_q> 

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 3.

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) enc0/encb/din_q_0 enc0/encb/din_q_1 enc0/encb/din_q_2 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<2>11_FRB.
	Register(s) enc0/encb/din_q_0 enc0/encb/din_q_1 enc0/encb/n1d_2 enc0/encb/n1d_0 enc0/encb/n1d_1 enc0/encb/n1d_3 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<1>11_FRB.
	Register(s) enc0/encb/din_q_0 enc0/encb/n1d_1 enc0/encb/n1d_0 enc0/encb/n1d_2 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<3>121_FRB.
	Register(s) enc0/encb/din_q_3 enc0/encb/din_q_4 enc0/encb/din_q_0 enc0/encb/din_q_1 enc0/encb/din_q_2 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<4>11_FRB.
	Register(s) enc0/encb/din_q_5 enc0/encb/din_q_7 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<6>11_SW0_FRB.
	Register(s) enc0/encb/n1d_2 enc0/encb/n1d_0 enc0/encb/n1d_1 enc0/encb/din_q_0 enc0/encb/n1d_3 has(ve) been forward balanced into : enc0/encb/Mmux_q_m<3>111_FRB.
	Register(s) enc0/encg/din_q_0 enc0/encg/din_q_1 enc0/encg/din_q_2 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<2>11_FRB.
	Register(s) enc0/encg/din_q_0 enc0/encg/din_q_1 enc0/encg/n1d_2 enc0/encg/n1d_0 enc0/encg/n1d_1 enc0/encg/n1d_3 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<1>11_FRB.
	Register(s) enc0/encg/din_q_0 enc0/encg/n1d_1 enc0/encg/n1d_0 enc0/encg/n1d_2 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<3>121_FRB.
	Register(s) enc0/encg/din_q_3 enc0/encg/din_q_4 enc0/encg/din_q_0 enc0/encg/din_q_1 enc0/encg/din_q_2 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<4>11_FRB.
	Register(s) enc0/encg/din_q_5 enc0/encg/din_q_7 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<6>11_SW0_FRB.
	Register(s) enc0/encg/n1d_2 enc0/encg/n1d_0 enc0/encg/n1d_1 enc0/encg/din_q_0 enc0/encg/n1d_3 has(ve) been forward balanced into : enc0/encg/Mmux_q_m<3>111_FRB.
	Register(s) enc0/encr/din_q_0 enc0/encr/din_q_1 enc0/encr/din_q_2 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<2>11_FRB.
	Register(s) enc0/encr/din_q_0 enc0/encr/din_q_1 enc0/encr/n1d_2 enc0/encr/n1d_0 enc0/encr/n1d_1 enc0/encr/n1d_3 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<1>11_FRB.
	Register(s) enc0/encr/din_q_0 enc0/encr/n1d_1 enc0/encr/n1d_0 enc0/encr/n1d_2 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<3>121_FRB.
	Register(s) enc0/encr/din_q_3 enc0/encr/din_q_4 enc0/encr/din_q_0 enc0/encr/din_q_1 enc0/encr/din_q_2 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<4>11_FRB.
	Register(s) enc0/encr/din_q_5 enc0/encr/din_q_7 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<6>11_SW0_FRB.
	Register(s) enc0/encr/n1d_2 enc0/encr/n1d_0 enc0/encr/n1d_1 enc0/encr/din_q_0 enc0/encr/n1d_3 has(ve) been forward balanced into : enc0/encr/Mmux_q_m<3>111_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_2 has(ve) been forward balanced into : _n0191<5>1_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_1 sws_clk_sync_2 has(ve) been forward balanced into : tc_veblnk<1>1_FRB.
	Register(s) sws_clk_sync_0 sws_clk_sync_3 sws_clk_sync_2 has(ve) been forward balanced into : tc_heblnk<9>11_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_0 sws_clk_sync_2 sws_clk_sync_3 has(ve) been forward balanced into : tc_hssync<4>1_FRB.
	Register(s) sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_0 sws_clk_sync_2 has(ve) been forward balanced into : tc_heblnk<6>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_0 sws_clk_sync_1 sws_clk_sync_3 has(ve) been forward balanced into : tc_hesync<8>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_0 has(ve) been forward balanced into : tc_vesync<9>11_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_0 sws_clk_sync_3 has(ve) been forward balanced into : tc_hsblnk<5>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_3 sws_clk_sync_0 has(ve) been forward balanced into : tc_veblnk<9>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_0 has(ve) been forward balanced into : tc_hsblnk<8>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_0 sws_clk_sync_1 has(ve) been forward balanced into : tc_heblnk<3>11_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_1 has(ve) been forward balanced into : tc_hsblnk<7>1_FRB.
	Register(s) sws_clk_sync_2 sws_clk_sync_3 sws_clk_sync_1 sws_clk_sync_0 has(ve) been forward balanced into : tc_hesync<5>1_FRB.
	Register(s) sws_clk_sync_3 sws_clk_sync_2 sws_clk_sync_1 sws_clk_sync_0 has(ve) been forward balanced into : tc_heblnk<10>1_FRB.
	Register(s) timing_inst/hpos_cnt_1 timing_inst/hpos_cnt_0 timing_inst/hpos_cnt_2 has(ve) been forward balanced into : clrbar/_n0299<0>5_SW0_FRB.
	Register(s) timing_inst/hpos_cnt_4 timing_inst/hpos_cnt_3 timing_inst/hpos_cnt_0 timing_inst/hpos_cnt_1 timing_inst/hpos_cnt_2 has(ve) been forward balanced into : clrbar/_n0299<0>181_FRB.
	Register(s) timing_inst/hpos_cnt_4 timing_inst/hpos_cnt_3 timing_inst/hpos_cnt_0 timing_inst/hpos_cnt_2 timing_inst/hpos_cnt_1 timing_inst/hpos_cnt_5 has(ve) been forward balanced into : clrbar/_n0299<0>91_FRB.
	Register(s) timing_inst/hpos_cnt_4 timing_inst/hpos_cnt_3 timing_inst/hpos_cnt_1 timing_inst/hpos_cnt_0 timing_inst/hpos_cnt_2 has(ve) been forward balanced into : clrbar/_n0299<0>171_FRB.
	Register(s) timing_inst/hpos_cnt_5 timing_inst/hpos_cnt_4 timing_inst/hpos_cnt_3 timing_inst/hpos_cnt_2 timing_inst/hpos_cnt_1 has(ve) been forward balanced into : clrbar/_n0299<0>131_FRB.
	Register(s) active_q has(ve) been backward balanced into : active_q_BRB0 active_q_BRB1.
	Register(s) dcmspi_0/sndval_0 has(ve) been backward balanced into : dcmspi_0/sndval_0_BRB0 dcmspi_0/sndval_0_BRB1 dcmspi_0/sndval_0_BRB2.
	Register(s) dcmspi_0/sndval_1 has(ve) been backward balanced into : dcmspi_0/sndval_1_BRB0 dcmspi_0/sndval_1_BRB1 dcmspi_0/sndval_1_BRB2.
	Register(s) dcmspi_0/sndval_2 has(ve) been backward balanced into : dcmspi_0/sndval_2_BRB2 dcmspi_0/sndval_2_BRB3 dcmspi_0/sndval_2_BRB4.
	Register(s) dcmspi_0/sndval_3 has(ve) been backward balanced into : dcmspi_0/sndval_3_BRB2 dcmspi_0/sndval_3_BRB3 dcmspi_0/sndval_3_BRB4.
	Register(s) dcmspi_0/sndval_4 has(ve) been backward balanced into : dcmspi_0/sndval_4_BRB2 dcmspi_0/sndval_4_BRB3 dcmspi_0/sndval_4_BRB4.
	Register(s) dcmspi_0/sndval_5 has(ve) been backward balanced into : dcmspi_0/sndval_5_BRB2 dcmspi_0/sndval_5_BRB3 dcmspi_0/sndval_5_BRB4.
	Register(s) dcmspi_0/sndval_6 has(ve) been backward balanced into : dcmspi_0/sndval_6_BRB2 dcmspi_0/sndval_6_BRB3 dcmspi_0/sndval_6_BRB4.
	Register(s) dcmspi_0/sndval_7 has(ve) been backward balanced into : dcmspi_0/sndval_7_BRB1 .
	Register(s) de has(ve) been backward balanced into : de_BRB0 de_BRB1.
	Register(s) debsw0/cntr_en has(ve) been backward balanced into : debsw0/cntr_en_BRB0 debsw0/cntr_en_BRB1.
	Register(s) debsw1/cntr_en has(ve) been backward balanced into : debsw1/cntr_en_BRB0 debsw1/cntr_en_BRB1.
	Register(s) debsw2/cntr_en has(ve) been backward balanced into : debsw2/cntr_en_BRB0 debsw2/cntr_en_BRB1.
	Register(s) debsw3/cntr_en has(ve) been backward balanced into : debsw3/cntr_en_BRB0 debsw3/cntr_en_BRB1.
	Register(s) enc0/encb/de_q has(ve) been backward balanced into : enc0/encb/de_q_BRB0 enc0/encb/de_q_BRB1.
	Register(s) hsync has(ve) been backward balanced into : hsync_BRB0 hsync_BRB1 hsync_BRB2 hsync_BRB3 hsync_BRB4 hsync_BRB5.
	Register(s) pclk_M_0 has(ve) been backward balanced into : pclk_M_0_BRB0 pclk_M_0_BRB1 pclk_M_0_BRB2 pclk_M_0_BRB3.
	Register(s) vsync has(ve) been backward balanced into : vsync_BRB0 vsync_BRB1 .
Unit <top> processed.
FlipFlop clrbar/Hregion_0 has been replicated 1 time(s)
FlipFlop clrbar/Hregion_1 has been replicated 1 time(s)
FlipFlop clrbar/Hregion_2 has been replicated 1 time(s)
FlipFlop clrbar/Hregion_3 has been replicated 1 time(s)
FlipFlop clrbar/Hregion_4 has been replicated 1 time(s)
FlipFlop enc0/encb/n0q_m_1 has been replicated 1 time(s)
FlipFlop enc0/encb/n1q_m_1 has been replicated 1 time(s)
FlipFlop enc0/encg/n0q_m_1 has been replicated 1 time(s)
FlipFlop enc0/encg/n1q_m_1 has been replicated 1 time(s)
FlipFlop enc0/encr/n0q_m_1 has been replicated 1 time(s)
FlipFlop enc0/encr/n1q_m_1 has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 2-bit shift register for signal <enc0/encb/c1_reg>.
	Found 2-bit shift register for signal <enc0/encb/c0_reg>.
	Found 2-bit shift register for signal <hsync_BRB2>.
	Found 2-bit shift register for signal <hsync_BRB3>.
	Found 2-bit shift register for signal <hsync_BRB4>.
	Found 2-bit shift register for signal <hsync_BRB5>.
	Found 2-bit shift register for signal <enc0/encb/de_q_BRB0>.
	Found 3-bit shift register for signal <enc0/encb/de_q_BRB1>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 430
 Flip-Flops                                            : 430
# Shift Registers                                      : 8
 2-bit shift register                                  : 7
 3-bit shift register                                  : 1

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 945
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 80
#      LUT2                        : 60
#      LUT3                        : 88
#      LUT4                        : 137
#      LUT5                        : 105
#      LUT6                        : 237
#      MUXCY                       : 124
#      MUXF7                       : 14
#      VCC                         : 1
#      XORCY                       : 86
# FlipFlops/Latches                : 438
#      FD                          : 209
#      FDC                         : 47
#      FDE                         : 58
#      FDP                         : 1
#      FDR                         : 42
#      FDRE                        : 76
#      FDS                         : 4
#      FDSE                        : 1
# RAMS                             : 30
#      RAM16X1D                    : 30
# Shift Registers                  : 18
#      SRL16E                      : 10
#      SRLC16E                     : 8
# Clock Buffers                    : 4
#      BUFG                        : 4
# IO Buffers                       : 16
#      IBUF                        : 6
#      OBUF                        : 6
#      OBUFDS                      : 4
# DCMs                             : 1
#      DCM_CLKGEN                  : 1
# Others                           : 10
#      BUFPLL                      : 1
#      OSERDES2                    : 8
#      PLL_ADV                     : 1

Device utilization summary:
---------------------------

Selected Device : 6slx45csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:             438  out of  54576     0%  
 Number of Slice LUTs:                  797  out of  27288     2%  
    Number used as Logic:               719  out of  27288     2%  
    Number used as Memory:               78  out of   6408     1%  
       Number used as RAM:               60
       Number used as SRL:               18

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    914
   Number with an unused Flip Flop:     476  out of    914    52%  
   Number with an unused LUT:           117  out of    914    12%  
   Number of fully used LUT-FF pairs:   321  out of    914    35%  
   Number of unique control sets:        25

IO Utilization: 
 Number of IOs:                          20
 Number of bonded IOBs:                  20  out of    218     9%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                4  out of     16    25%  
 Number of PLL_ADVs:                      1  out of      4    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
SYS_CLK                            | IBUF+BUFG              | 1     |
clk_buf                            | BUFG                   | 140   |
PLL_OSERDES/CLKOUT2                | BUFG                   | 55    |
PLL_OSERDES/CLKOUT1                | BUFG                   | 290   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 4.876ns (Maximum Frequency: 205.099MHz)
   Minimum input arrival time before clock: 3.303ns
   Maximum output required time after clock: 3.668ns
   Maximum combinational path delay: 4.409ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'SYS_CLK'
  Clock period: 1.456ns (frequency: 686.884MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.456ns (Levels of Logic = 0)
  Source:            clk_buf (FF)
  Destination:       clk_buf (FF)
  Source Clock:      SYS_CLK rising
  Destination Clock: SYS_CLK rising

  Data Path: clk_buf to clk_buf
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  clk_buf (clk_buf)
     FDR:R                     0.430          clk_buf
    ----------------------------------------
    Total                      1.456ns (0.877ns logic, 0.579ns route)
                                       (60.2% logic, 39.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk_buf'
  Clock period: 3.804ns (frequency: 262.857MHz)
  Total number of paths / destination ports: 1114 / 305
-------------------------------------------------------------------------
Delay:               3.804ns (Levels of Logic = 3)
  Source:            debsw3/ctr_11 (FF)
  Destination:       debsw3/cntr_en_BRB1 (FF)
  Source Clock:      clk_buf rising
  Destination Clock: clk_buf rising

  Data Path: debsw3/ctr_11 to debsw3/cntr_en_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             2   0.447   0.981  debsw3/ctr_11 (debsw3/ctr_11)
     LUT6:I0->O            1   0.203   0.944  debsw3/sat<15>1 (debsw3/sat<15>)
     LUT6:I0->O            2   0.203   0.721  debsw3/sat<15>3 (debsw3/sat)
     LUT2:I0->O            1   0.203   0.000  debsw3/_n00201 (debsw3/_n0020)
     FDR:D                     0.102          debsw3/cntr_en_BRB1
    ----------------------------------------
    Total                      3.804ns (1.158ns logic, 2.646ns route)
                                       (30.4% logic, 69.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT2'
  Clock period: 2.881ns (frequency: 347.120MHz)
  Total number of paths / destination ports: 219 / 93
-------------------------------------------------------------------------
Delay:               2.881ns (Levels of Logic = 1)
  Source:            enc0/pixel2x/sync_gen (FF)
  Destination:       enc0/pixel2x/sync_gen (FF)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising
  Destination Clock: PLL_OSERDES/CLKOUT2 rising

  Data Path: enc0/pixel2x/sync_gen to enc0/pixel2x/sync_gen
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q             50   0.447   1.547  enc0/pixel2x/sync_gen (enc0/pixel2x/sync)
     INV:I->O              1   0.206   0.579  enc0/pixel2x/sync_INV_40_o1_INV_0 (enc0/pixel2x/sync_INV_40_o)
     FDR:D                     0.102          enc0/pixel2x/sync_gen
    ----------------------------------------
    Total                      2.881ns (0.755ns logic, 2.126ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'PLL_OSERDES/CLKOUT1'
  Clock period: 4.876ns (frequency: 205.099MHz)
  Total number of paths / destination ports: 8390 / 487
-------------------------------------------------------------------------
Delay:               4.876ns (Levels of Logic = 4)
  Source:            enc0/encb/din_q_5 (FF)
  Destination:       enc0/encb/n0q_m_2 (FF)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: enc0/encb/din_q_5 to enc0/encb/n0q_m_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   1.059  enc0/encb/din_q_5 (enc0/encb/din_q_5)
     LUT5:I0->O            5   0.203   0.943  enc0/encb/Mmux_q_m<5>11 (enc0/encb/q_m<5>)
     LUT6:I3->O            1   0.205   0.827  enc0/encb/Msub_PWR_18_o_BUS_0017_sub_29_OUT_xor<2>11 (enc0/encb/Msub_PWR_18_o_BUS_0017_sub_29_OUT_xor<2>1)
     LUT5:I1->O            1   0.203   0.684  enc0/encb/Msub_PWR_18_o_BUS_0017_sub_29_OUT_xor<2>12 (enc0/encb/Msub_PWR_18_o_BUS_0017_sub_29_OUT_xor<2>11)
     LUT6:I4->O            1   0.203   0.000  enc0/encb/Msub_PWR_18_o_BUS_0017_sub_29_OUT_xor<2>14 (enc0/encb/PWR_18_o_BUS_0017_sub_29_OUT<2>)
     FD:D                      0.102          enc0/encb/n0q_m_2
    ----------------------------------------
    Total                      4.876ns (1.363ns logic, 3.513ns route)
                                       (28.0% logic, 72.0% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT2'
  Total number of paths / destination ports: 2 / 1
-------------------------------------------------------------------------
Offset:              3.303ns (Levels of Logic = 2)
  Source:            RSTBTN (PAD)
  Destination:       toggle (FF)
  Destination Clock: PLL_OSERDES/CLKOUT2 rising

  Data Path: RSTBTN to toggle
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.617  RSTBTN_IBUF (LED_2_OBUF)
     LUT2:I1->O            9   0.205   0.829  serdes_rst1 (serdes_rst)
     FDC:CLR                   0.430          toggle
    ----------------------------------------
    Total                      3.303ns (1.857ns logic, 1.446ns route)
                                       (56.2% logic, 43.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk_buf'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       synchro_sws_0/use_fdc.fda (FF)
  Destination Clock: clk_buf rising

  Data Path: SW<0> to synchro_sws_0/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW_0_IBUF (SW_0_IBUF)
     FD:D                      0.102          synchro_sws_0/use_fdc.fda
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              1.940ns (Levels of Logic = 1)
  Source:            SW<0> (PAD)
  Destination:       clk_sws_0/use_fdc.fda (FF)
  Destination Clock: PLL_OSERDES/CLKOUT1 rising

  Data Path: SW<0> to clk_sws_0/use_fdc.fda
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  SW_0_IBUF (SW_0_IBUF)
     FD:D                      0.102          clk_sws_0/use_fdc.fda
    ----------------------------------------
    Total                      1.940ns (1.324ns logic, 0.616ns route)
                                       (68.2% logic, 31.8% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT1'
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Offset:              3.668ns (Levels of Logic = 1)
  Source:            VGA_HSYNC (FF)
  Destination:       LED<1> (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT1 rising

  Data Path: VGA_HSYNC to LED<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.650  VGA_HSYNC (VGA_HSYNC)
     OBUF:I->O                 2.571          LED_1_OBUF (LED<1>)
    ----------------------------------------
    Total                      3.668ns (3.018ns logic, 0.650ns route)
                                       (82.3% logic, 17.7% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'SYS_CLK'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            clk_buf (FF)
  Destination:       PCLK_GEN_INST:CLKIN (PAD)
  Source Clock:      SYS_CLK rising

  Data Path: clk_buf to PCLK_GEN_INST:CLKIN
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.447   0.579  clk_buf (clk_buf)
    DCM_CLKGEN:CLKIN           0.000          PCLK_GEN_INST
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk_buf'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            dcmspi_0/PROGDATA (FF)
  Destination:       PCLK_GEN_INST:PROGDATA (PAD)
  Source Clock:      clk_buf rising

  Data Path: dcmspi_0/PROGDATA to PCLK_GEN_INST:PROGDATA
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  dcmspi_0/PROGDATA (dcmspi_0/PROGDATA)
    DCM_CLKGEN:PROGDATA        0.000          PCLK_GEN_INST
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'PLL_OSERDES/CLKOUT2'
  Total number of paths / destination ports: 20 / 20
-------------------------------------------------------------------------
Offset:              1.161ns (Levels of Logic = 0)
  Source:            tmdsclkint_0 (FF)
  Destination:       clkout/oserdes_s:D2 (PAD)
  Source Clock:      PLL_OSERDES/CLKOUT2 rising

  Data Path: tmdsclkint_0 to clkout/oserdes_s:D2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               5   0.447   0.714  tmdsclkint_0 (tmdsclkint_0)
    OSERDES2:D1                0.000          clkout/oserdes_s
    ----------------------------------------
    Total                      1.161ns (0.447ns logic, 0.714ns route)
                                       (38.5% logic, 61.5% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 58 / 50
-------------------------------------------------------------------------
Delay:               4.409ns (Levels of Logic = 2)
  Source:            RSTBTN (PAD)
  Destination:       LED<2> (PAD)

  Data Path: RSTBTN to LED<2>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             2   1.222   0.616  RSTBTN_IBUF (LED_2_OBUF)
     OBUF:I->O                 2.571          LED_2_OBUF (LED<2>)
    ----------------------------------------
    Total                      4.409ns (3.793ns logic, 0.616ns route)
                                       (86.0% logic, 14.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock PLL_OSERDES/CLKOUT1
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    4.876|         |         |         |
PLL_OSERDES/CLKOUT2|    1.767|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock PLL_OSERDES/CLKOUT2
-------------------+---------+---------+---------+---------+
                   | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock       |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
-------------------+---------+---------+---------+---------+
PLL_OSERDES/CLKOUT1|    2.759|         |         |         |
PLL_OSERDES/CLKOUT2|    2.881|         |         |         |
-------------------+---------+---------+---------+---------+

Clock to Setup on destination clock SYS_CLK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
SYS_CLK        |    1.456|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk_buf
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_buf        |    3.804|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 17.00 secs
Total CPU time to Xst completion: 17.24 secs
 
--> 


Total memory usage is 127868 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   43 (   0 filtered)
Number of infos    :   14 (   0 filtered)

