{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1733174060174 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1733174060179 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec 03 02:44:20 2024 " "Processing started: Tue Dec 03 02:44:20 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1733174060179 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174060179 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TMP_8 -c TMP_8 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TMP_8 -c TMP_8" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174060179 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1733174060466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1733174060466 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mar_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file mar_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 MAR_8bit " "Found entity 1: MAR_8bit" {  } { { "MAR_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/MAR_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "buffer_8bit.v(10) " "Verilog HDL warning at buffer_8bit.v(10): extended using \"x\" or \"z\"" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 10 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "buffer_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file buffer_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 buffer_8bit " "Found entity 1: buffer_8bit" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Main_Block " "Found entity 1: Main_Block" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_8bit " "Found entity 1: counter_8bit" {  } { { "counter_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file register_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_8bit " "Found entity 1: register_8bit" {  } { { "register_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/register_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_splitter_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_splitter_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_splitter_2bit " "Found entity 1: bus_splitter_2bit" {  } { { "bus_splitter_2bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070559 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070559 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder_subtractor_control.v 1 1 " "Found 1 design units, including 1 entities, in source file adder_subtractor_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 adder_subtractor_control " "Found entity 1: adder_subtractor_control" {  } { { "adder_subtractor_control.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/adder_subtractor_control.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_splitter_8bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_splitter_8bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_splitter_8bit " "Found entity 1: bus_splitter_8bit" {  } { { "bus_splitter_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_8bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070573 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combiner_10bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combiner_10bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_10bit " "Found entity 1: bus_combiner_10bit" {  } { { "bus_combiner_10bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_10bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "decoder_3x8.v 1 1 " "Found 1 design units, including 1 entities, in source file decoder_3x8.v" { { "Info" "ISGN_ENTITY_NAME" "1 decoder_3x8 " "Found entity 1: decoder_3x8" {  } { { "decoder_3x8.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/decoder_3x8.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_3bit.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_3bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_3bit " "Found entity 1: counter_3bit" {  } { { "counter_3bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_3bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combiner_4bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combiner_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_4bit " "Found entity 1: bus_combiner_4bit" {  } { { "bus_combiner_4bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combiner_isa.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combiner_isa.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_ISA " "Found entity 1: bus_combiner_ISA" {  } { { "bus_combiner_ISA.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combiner_ISA.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flip_flop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flip_flop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flip_flop " "Found entity 1: d_flip_flop" {  } { { "d_flip_flop.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/d_flip_flop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_splitter_16bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_splitter_16bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_splitter_16bit " "Found entity 1: bus_splitter_16bit" {  } { { "bus_splitter_16bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_splitter_16bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bus_combine_2bit.v 1 1 " "Found 1 design units, including 1 entities, in source file bus_combine_2bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 bus_combiner_2bit " "Found entity 1: bus_combiner_2bit" {  } { { "bus_combine_2bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/bus_combine_2bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1733174070581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174070581 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main_Block " "Elaborating entity \"Main_Block\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1733174070654 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PORT" "clk counter_3bit inst22 " "Port \"clk\" of type counter_3bit and instance \"inst22\" is missing source signal" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1392 1536 1696 1472 "inst22" "" } } } }  } 0 275013 "Port \"%1!s!\" of type %2!s! and instance \"%3!s!\" is missing source signal" 0 0 "Analysis & Synthesis" 0 -1 1733174070669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MAR_8bit MAR_8bit:inst2 " "Elaborating entity \"MAR_8bit\" for hierarchy \"MAR_8bit:inst2\"" {  } { { "Main_Block.bdf" "inst2" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 104 912 1120 216 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "buffer_8bit buffer_8bit:inst1 " "Elaborating entity \"buffer_8bit\" for hierarchy \"buffer_8bit:inst1\"" {  } { { "Main_Block.bdf" "inst1" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 120 576 784 200 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_splitter_16bit bus_splitter_16bit:inst33 " "Elaborating entity \"bus_splitter_16bit\" for hierarchy \"bus_splitter_16bit:inst33\"" {  } { { "Main_Block.bdf" "inst33" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 744 616 784 1048 "inst33" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070669 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_8bit counter_8bit:inst " "Elaborating entity \"counter_8bit\" for hierarchy \"counter_8bit:inst\"" {  } { { "Main_Block.bdf" "inst" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 120 272 464 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070669 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 counter_8bit.v(15) " "Verilog HDL assignment warning at counter_8bit.v(15): truncated value with size 32 to match size of target (8)" {  } { { "counter_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_8bit.v" 15 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 "|Main_Block|counter_8bit:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_ISA bus_combiner_ISA:inst31 " "Elaborating entity \"bus_combiner_ISA\" for hierarchy \"bus_combiner_ISA:inst31\"" {  } { { "Main_Block.bdf" "inst31" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1712 2392 2560 1824 "inst31" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_splitter_8bit bus_splitter_8bit:inst19 " "Elaborating entity \"bus_splitter_8bit\" for hierarchy \"bus_splitter_8bit:inst19\"" {  } { { "Main_Block.bdf" "inst19" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1568 2040 2200 1744 "inst19" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_8bit register_8bit:inst13 " "Elaborating entity \"register_8bit\" for hierarchy \"register_8bit:inst13\"" {  } { { "Main_Block.bdf" "inst13" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1568 1816 2024 1680 "inst13" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder_subtractor_control adder_subtractor_control:inst6 " "Elaborating entity \"adder_subtractor_control\" for hierarchy \"adder_subtractor_control:inst6\"" {  } { { "Main_Block.bdf" "inst6" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 656 2088 2288 768 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_2bit bus_combiner_2bit:inst35 " "Elaborating entity \"bus_combiner_2bit\" for hierarchy \"bus_combiner_2bit:inst35\"" {  } { { "Main_Block.bdf" "inst35" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 688 1848 2016 768 "inst35" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bus_combiner_10bit bus_combiner_10bit:inst20 " "Elaborating entity \"bus_combiner_10bit\" for hierarchy \"bus_combiner_10bit:inst20\"" {  } { { "Main_Block.bdf" "inst20" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1472 2272 2440 1680 "inst20" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decoder_3x8 decoder_3x8:inst21 " "Elaborating entity \"decoder_3x8\" for hierarchy \"decoder_3x8:inst21\"" {  } { { "Main_Block.bdf" "inst21" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1392 1784 1944 1472 "inst21" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3bit counter_3bit:inst22 " "Elaborating entity \"counter_3bit\" for hierarchy \"counter_3bit:inst22\"" {  } { { "Main_Block.bdf" "inst22" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1392 1536 1696 1472 "inst22" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 3 counter_3bit.v(10) " "Verilog HDL assignment warning at counter_3bit.v(10): truncated value with size 32 to match size of target (3)" {  } { { "counter_3bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/counter_3bit.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 "|Main_Block|counter_3bit:inst22"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_flip_flop d_flip_flop:inst32 " "Elaborating entity \"d_flip_flop\" for hierarchy \"d_flip_flop:inst32\"" {  } { { "Main_Block.bdf" "inst32" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1408 1248 1392 1520 "inst32" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1733174070685 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[0\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[0\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[1\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[1\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[2\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[2\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[3\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[3\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[4\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[4\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[5\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[5\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[6\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[6\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "buffer_8bit:inst1\|data_out\[7\] " "Converted tri-state buffer \"buffer_8bit:inst1\|data_out\[7\]\" feeding internal logic into a wire" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1733174070748 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733174070748 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[3\] register_8bit:inst13\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[3\]\" to the node \"register_8bit:inst13\|data_out\[3\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[2\] register_8bit:inst13\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[2\]\" to the node \"register_8bit:inst13\|data_out\[2\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[1\] register_8bit:inst13\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[1\]\" to the node \"register_8bit:inst13\|data_out\[1\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[0\] register_8bit:inst13\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[0\]\" to the node \"register_8bit:inst13\|data_out\[0\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[7\] register_8bit:inst5\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[7\]\" to the node \"register_8bit:inst5\|data_out\[7\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[6\] register_8bit:inst5\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[6\]\" to the node \"register_8bit:inst5\|data_out\[6\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[5\] register_8bit:inst5\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[5\]\" to the node \"register_8bit:inst5\|data_out\[5\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[4\] register_8bit:inst5\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[4\]\" to the node \"register_8bit:inst5\|data_out\[4\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[3\] register_8bit:inst5\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[3\]\" to the node \"register_8bit:inst5\|data_out\[3\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[2\] register_8bit:inst5\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[2\]\" to the node \"register_8bit:inst5\|data_out\[2\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[1\] register_8bit:inst5\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[1\]\" to the node \"register_8bit:inst5\|data_out\[1\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst11\|data_out\[0\] register_8bit:inst5\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst11\|data_out\[0\]\" to the node \"register_8bit:inst5\|data_out\[0\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[7\] register_8bit:inst13\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[7\]\" to the node \"register_8bit:inst13\|data_out\[7\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[6\] register_8bit:inst13\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[6\]\" to the node \"register_8bit:inst13\|data_out\[6\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[5\] register_8bit:inst13\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[5\]\" to the node \"register_8bit:inst13\|data_out\[5\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst18\|data_out\[4\] register_8bit:inst13\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst18\|data_out\[4\]\" to the node \"register_8bit:inst13\|data_out\[4\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[3\] register_8bit:inst3\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[3\]\" to the node \"register_8bit:inst3\|data_out\[3\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[3\] register_8bit:inst4\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[3\]\" to the node \"register_8bit:inst4\|data_out\[3\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[2\] register_8bit:inst3\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[2\]\" to the node \"register_8bit:inst3\|data_out\[2\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[2\] register_8bit:inst4\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[2\]\" to the node \"register_8bit:inst4\|data_out\[2\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[1\] register_8bit:inst3\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[1\]\" to the node \"register_8bit:inst3\|data_out\[1\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[1\] register_8bit:inst4\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[1\]\" to the node \"register_8bit:inst4\|data_out\[1\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[0\] register_8bit:inst3\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[0\]\" to the node \"register_8bit:inst3\|data_out\[0\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[0\] register_8bit:inst4\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[0\]\" to the node \"register_8bit:inst4\|data_out\[0\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[7\] register_8bit:inst3\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[7\]\" to the node \"register_8bit:inst3\|data_out\[7\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[7\] register_8bit:inst4\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[7\]\" to the node \"register_8bit:inst4\|data_out\[7\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[6\] register_8bit:inst3\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[6\]\" to the node \"register_8bit:inst3\|data_out\[6\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[6\] register_8bit:inst4\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[6\]\" to the node \"register_8bit:inst4\|data_out\[6\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[5\] register_8bit:inst3\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[5\]\" to the node \"register_8bit:inst3\|data_out\[5\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[5\] register_8bit:inst4\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[5\]\" to the node \"register_8bit:inst4\|data_out\[5\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst9\|data_out\[4\] register_8bit:inst3\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst9\|data_out\[4\]\" to the node \"register_8bit:inst3\|data_out\[4\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst10\|data_out\[4\] register_8bit:inst4\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst10\|data_out\[4\]\" to the node \"register_8bit:inst4\|data_out\[4\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733174070923 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[3\] buffer_8bit:inst18\|data_out\[3\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[3\]\" to the node \"buffer_8bit:inst18\|data_out\[3\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[2\] buffer_8bit:inst18\|data_out\[2\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[2\]\" to the node \"buffer_8bit:inst18\|data_out\[2\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[1\] buffer_8bit:inst18\|data_out\[1\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[1\]\" to the node \"buffer_8bit:inst18\|data_out\[1\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[0\] buffer_8bit:inst18\|data_out\[0\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[0\]\" to the node \"buffer_8bit:inst18\|data_out\[0\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[7\] buffer_8bit:inst11\|data_out\[7\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[7\]\" to the node \"buffer_8bit:inst11\|data_out\[7\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[6\] buffer_8bit:inst11\|data_out\[6\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[6\]\" to the node \"buffer_8bit:inst11\|data_out\[6\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[5\] buffer_8bit:inst11\|data_out\[5\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[5\]\" to the node \"buffer_8bit:inst11\|data_out\[5\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "buffer_8bit:inst8\|data_out\[4\] buffer_8bit:inst11\|data_out\[4\] " "Converted the fan-out from the tri-state buffer \"buffer_8bit:inst8\|data_out\[4\]\" to the node \"buffer_8bit:inst11\|data_out\[4\]\" into an OR gate" {  } { { "buffer_8bit.v" "" { Text "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/buffer_8bit.v" 5 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1733174070923 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1733174070923 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[5\] GND " "Pin \"ISA_Addr\[5\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[4\] GND " "Pin \"ISA_Addr\[4\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[3\] GND " "Pin \"ISA_Addr\[3\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[2\] GND " "Pin \"ISA_Addr\[2\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[1\] GND " "Pin \"ISA_Addr\[1\]\" is stuck at GND" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "ISA_Addr\[0\] VCC " "Pin \"ISA_Addr\[0\]\" is stuck at VCC" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 1496 2584 2760 1512 "ISA_Addr\[9..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1733174070955 "|Main_Block|ISA_Addr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1733174070955 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1733174071066 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "3 " "Design contains 3 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ISA\[15\] " "No output dependent on input pin \"ISA\[15\]\"" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 768 360 536 784 "ISA\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733174071097 "|Main_Block|ISA[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ISA\[13\] " "No output dependent on input pin \"ISA\[13\]\"" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 768 360 536 784 "ISA\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733174071097 "|Main_Block|ISA[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ISA\[4\] " "No output dependent on input pin \"ISA\[4\]\"" {  } { { "Main_Block.bdf" "" { Schematic "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/Main_Block.bdf" { { 768 360 536 784 "ISA\[15..0\]" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1733174071097 "|Main_Block|ISA[4]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1733174071097 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "157 " "Implemented 157 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "26 " "Implemented 26 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1733174071097 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1733174071097 ""} { "Info" "ICUT_CUT_TM_LCELLS" "105 " "Implemented 105 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1733174071097 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1733174071097 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg " "Generated suppressed messages file C:/Users/Prince/Documents/GitHub/TMP8_Microprocessor/Quartus/output_files/TMP_8.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174071183 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 66 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 66 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4706 " "Peak virtual memory: 4706 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1733174071192 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec 03 02:44:31 2024 " "Processing ended: Tue Dec 03 02:44:31 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1733174071192 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1733174071192 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:29 " "Total CPU time (on all processors): 00:00:29" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1733174071192 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1733174071192 ""}
