Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (lin64) Build 1071353 Tue Nov 18 16:47:07 MST 2014
| Date              : Fri Feb 13 20:28:30 2015
| Host              : ubuntu running 64-bit Ubuntu 14.04.1 LTS
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file Z_system_wrapper_timing_summary_routed.rpt -rpx Z_system_wrapper_timing_summary_routed.rpx
| Design            : Z_system_wrapper
| Device            : 7z045-ffg900
| Speed File        : -2  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking unexpandable_clocks
13. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 12 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 4 ports with no output delay but with a timing clock defined on it or propagating through it (LOW)


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking unexpandable_clocks
--------------------------------
 There are 0 unexpandable clock pairs.


13. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.298        0.000                      0               111213        0.032        0.000                      0               110921        0.264        0.000                       0                 43338  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
bd_0_eth_mac_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
bd_1_eth_mac_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
bd_2_eth_mac_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
bd_3_eth_mac_0_rgmii_rx_clk      {0.000 4.000}        8.000           125.000         
clk_fpga_0                       {0.000 5.000}        10.000          100.000         
clk_fpga_1                       {0.000 2.500}        5.000           200.000         
ref_clk_p                        {0.000 4.000}        8.000           125.000         
  clkfbout                       {0.000 4.000}        8.000           125.000         
  clkout0                        {0.000 4.000}        8.000           125.000         
  clkout1                        {2.000 6.000}        8.000           125.000         
    bd_0_eth_mac_0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
    bd_1_eth_mac_0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
    bd_2_eth_mac_0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
    bd_3_eth_mac_0_rgmii_tx_clk  {2.000 6.000}        8.000           125.000         
rgmii_port_0_rxc                 {0.000 4.000}        8.000           125.000         
rgmii_port_1_rxc                 {0.000 4.000}        8.000           125.000         
rgmii_port_2_rxc                 {0.000 4.000}        8.000           125.000         
rgmii_port_3_rxc                 {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0              0.875        0.000                      0                79159        0.032        0.000                      0                79159        4.232        0.000                       0                 29993  
clk_fpga_1              3.526        0.000                      0                   13        0.138        0.000                      0                   13        0.264        0.000                       0                    13  
ref_clk_p               5.598        0.000                      0                  179        0.098        0.000                      0                  179        3.358        0.000                       0                    89  
  clkfbout                                                                                                                                                          6.929        0.000                       0                     2  
  clkout0               1.431        0.000                      0                17363        0.034        0.000                      0                17363        3.232        0.000                       0                  7267  
  clkout1               5.909        0.000                      0                  188        0.093        0.000                      0                  188        3.600        0.000                       0                   150  
rgmii_port_0_rxc        2.976        0.000                      0                 3465        0.055        0.000                      0                 3465        3.232        0.000                       0                  1456  
rgmii_port_1_rxc        0.803        0.000                      0                 3465        0.064        0.000                      0                 3465        3.232        0.000                       0                  1456  
rgmii_port_2_rxc        3.878        0.000                      0                 3465        0.073        0.000                      0                 3465        3.232        0.000                       0                  1456  
rgmii_port_3_rxc        3.059        0.000                      0                 3465        0.076        0.000                      0                 3465        3.232        0.000                       0                  1456  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                   To Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                   --------                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clkout0                      clk_fpga_0                         4.092        0.000                      0                  132                                                                        
clk_fpga_0                   clkout0                            2.826        0.000                      0                  388                                                                        
clkout1                      clkout0                            3.889        0.000                      0                   12        1.687        0.000                      0                   12  
rgmii_port_0_rxc             clkout0                            5.054        0.000                      0                   58                                                                        
rgmii_port_1_rxc             clkout0                            5.162        0.000                      0                   58                                                                        
rgmii_port_2_rxc             clkout0                            5.170        0.000                      0                   58                                                                        
rgmii_port_3_rxc             clkout0                            5.105        0.000                      0                   58                                                                        
clkout0                      clkout1                            0.890        0.000                      0                    4        5.694        0.000                      0                    4  
clkout0                      bd_0_eth_mac_0_rgmii_tx_clk        0.303        0.000                      0                    5        0.273        0.000                      0                    5  
clkout0                      bd_1_eth_mac_0_rgmii_tx_clk        0.306        0.000                      0                    5        0.283        0.000                      0                    5  
clkout0                      bd_2_eth_mac_0_rgmii_tx_clk        0.298        0.000                      0                    5        0.363        0.000                      0                    5  
clkout0                      bd_3_eth_mac_0_rgmii_tx_clk        0.324        0.000                      0                    5        0.350        0.000                      0                    5  
bd_0_eth_mac_0_rgmii_rx_clk  rgmii_port_0_rxc                   0.575        0.000                      0                    5        0.409        0.000                      0                    5  
clk_fpga_0                   rgmii_port_0_rxc                   4.953        0.000                      0                    9                                                                        
bd_1_eth_mac_0_rgmii_rx_clk  rgmii_port_1_rxc                   0.590        0.000                      0                    5        0.400        0.000                      0                    5  
clk_fpga_0                   rgmii_port_1_rxc                   5.028        0.000                      0                    9                                                                        
bd_2_eth_mac_0_rgmii_rx_clk  rgmii_port_2_rxc                   0.585        0.000                      0                    5        0.422        0.000                      0                    5  
clk_fpga_0                   rgmii_port_2_rxc                   5.334        0.000                      0                    9                                                                        
bd_3_eth_mac_0_rgmii_rx_clk  rgmii_port_3_rxc                   0.574        0.000                      0                    5        0.418        0.000                      0                    5  
clk_fpga_0                   rgmii_port_3_rxc                   5.346        0.000                      0                    9                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_fpga_0         clk_fpga_0               6.943        0.000                      0                   99        0.257        0.000                      0                   99  
**async_default**  rgmii_port_0_rxc   rgmii_port_0_rxc         7.220        0.000                      0                    1        0.294        0.000                      0                    1  
**async_default**  rgmii_port_1_rxc   rgmii_port_1_rxc         7.294        0.000                      0                    1        0.269        0.000                      0                    1  
**async_default**  rgmii_port_2_rxc   rgmii_port_2_rxc         7.232        0.000                      0                    1        0.304        0.000                      0                    1  
**async_default**  rgmii_port_3_rxc   rgmii_port_3_rxc         7.152        0.000                      0                    1        0.328        0.000                      0                    1  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        0.875ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.875ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.499ns  (logic 1.127ns (13.261%)  route 7.372ns (86.739%))
  Logic Levels:           0  
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 12.509 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[29])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[29]
                         net (fo=56, routed)          7.372    11.557    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_data[29]
    SLICE_X11Y113        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.185    12.509    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_clk
    SLICE_X11Y113                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[29]/C
                         clock pessimism              0.108    12.617    
                         clock uncertainty           -0.154    12.463    
    SLICE_X11Y113        FDRE (Setup_fdre_C_D)       -0.031    12.432    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[29]
  -------------------------------------------------------------------
                         required time                         12.432    
                         arrival time                         -11.557    
  -------------------------------------------------------------------
                         slack                                  0.875    

Slack (MET) :             0.926ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.438ns  (logic 1.213ns (14.375%)  route 7.225ns (85.625%))
  Logic Levels:           2  (LUT4=2)
  Clock Path Skew:        -0.515ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.422ns = ( 12.422 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[23])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[23]
                         net (fo=60, routed)          7.027    11.212    Z_system_i/axi_ethernet_1_dma/U0/s_axi_lite_wdata[23]
    SLICE_X123Y178       LUT4 (Prop_lut4_I1_O)        0.043    11.255 f  Z_system_i/axi_ethernet_1_dma/U0/irqthresh_wren_i_4/O
                         net (fo=1, routed)           0.198    11.454    Z_system_i/axi_ethernet_1_dma/U0/n_0_irqthresh_wren_i_4
    SLICE_X121Y177       LUT4 (Prop_lut4_I3_O)        0.043    11.497 r  Z_system_i/axi_ethernet_1_dma/U0/irqthresh_wren_i_1/O
                         net (fo=1, routed)           0.000    11.497    Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren0
    SLICE_X121Y177       FDRE                                         r  Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.098    12.422    Z_system_i/axi_ethernet_1_dma/U0/m_axi_sg_aclk
    SLICE_X121Y177                                                    r  Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg/C
                         clock pessimism              0.121    12.543    
                         clock uncertainty           -0.154    12.389    
    SLICE_X121Y177       FDRE (Setup_fdre_C_D)        0.034    12.423    Z_system_i/axi_ethernet_1_dma/U0/I_AXI_DMA_REG_MODULE/GEN_MM2S_REGISTERS.I_MM2S_DMA_REGISTER/irqthresh_wren_reg
  -------------------------------------------------------------------
                         required time                         12.423    
                         arrival time                         -11.497    
  -------------------------------------------------------------------
                         slack                                  0.926    

Slack (MET) :             0.942ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 1.127ns (13.320%)  route 7.334ns (86.680%))
  Logic Levels:           0  
  Clock Path Skew:        -0.441ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.509ns = ( 12.509 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[7])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[7]
                         net (fo=64, routed)          7.334    11.519    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_data[7]
    SLICE_X10Y113        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.185    12.509    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_clk
    SLICE_X10Y113                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[7]/C
                         clock pessimism              0.108    12.617    
                         clock uncertainty           -0.154    12.463    
    SLICE_X10Y113        FDRE (Setup_fdre_C_D)       -0.002    12.461    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[7]
  -------------------------------------------------------------------
                         required time                         12.461    
                         arrival time                         -11.519    
  -------------------------------------------------------------------
                         slack                                  0.942    

Slack (MET) :             0.996ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.361ns  (logic 1.127ns (13.479%)  route 7.234ns (86.521%))
  Logic Levels:           0  
  Clock Path Skew:        -0.500ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.450ns = ( 12.450 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=56, routed)          7.234    11.419    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_WDATA[3]
    SLICE_X34Y142        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.126    12.450    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X34Y142                                                     r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[28]/C
                         clock pessimism              0.108    12.558    
                         clock uncertainty           -0.154    12.404    
    SLICE_X34Y142        FDRE (Setup_fdre_C_D)        0.011    12.415    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/TP_I/reg_data_reg[28]
  -------------------------------------------------------------------
                         required time                         12.415    
                         arrival time                         -11.419    
  -------------------------------------------------------------------
                         slack                                  0.996    

Slack (MET) :             1.003ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.431ns  (logic 1.127ns (13.367%)  route 7.304ns (86.633%))
  Logic Levels:           0  
  Clock Path Skew:        -0.393ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.544ns = ( 12.544 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[15])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[15]
                         net (fo=48, routed)          7.304    11.489    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/bus2ip_data[15]
    SLICE_X5Y190         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.220    12.544    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/bus2ip_clk
    SLICE_X5Y190                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[15]/C
                         clock pessimism              0.121    12.665    
                         clock uncertainty           -0.154    12.511    
    SLICE_X5Y190         FDRE (Setup_fdre_C_D)       -0.019    12.492    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[15]
  -------------------------------------------------------------------
                         required time                         12.492    
                         arrival time                         -11.489    
  -------------------------------------------------------------------
                         slack                                  1.003    

Slack (MET) :             1.008ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.325ns  (logic 1.127ns (13.537%)  route 7.198ns (86.463%))
  Logic Levels:           0  
  Clock Path Skew:        -0.503ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.447ns = ( 12.447 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[3])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[3]
                         net (fo=56, routed)          7.198    11.383    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_WDATA[3]
    SLICE_X50Y140        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.123    12.447    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X50Y140                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[28]/C
                         clock pessimism              0.108    12.555    
                         clock uncertainty           -0.154    12.401    
    SLICE_X50Y140        FDRE (Setup_fdre_C_D)       -0.010    12.391    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/TPID0_I/reg_data_reg[28]
  -------------------------------------------------------------------
                         required time                         12.391    
                         arrival time                         -11.383    
  -------------------------------------------------------------------
                         slack                                  1.008    

Slack (MET) :             1.011ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.395ns  (logic 1.127ns (13.424%)  route 7.268ns (86.576%))
  Logic Levels:           0  
  Clock Path Skew:        -0.439ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.511ns = ( 12.511 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[31])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[31]
                         net (fo=56, routed)          7.268    11.453    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_data[31]
    SLICE_X10Y109        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.187    12.511    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_clk
    SLICE_X10Y109                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[31]/C
                         clock pessimism              0.108    12.619    
                         clock uncertainty           -0.154    12.465    
    SLICE_X10Y109        FDRE (Setup_fdre_C_D)        0.000    12.465    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[31]
  -------------------------------------------------------------------
                         required time                         12.465    
                         arrival time                         -11.453    
  -------------------------------------------------------------------
                         slack                                  1.011    

Slack (MET) :             1.026ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.345ns  (logic 1.127ns (13.505%)  route 7.218ns (86.495%))
  Logic Levels:           0  
  Clock Path Skew:        -0.444ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.506ns = ( 12.506 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[5])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[5]
                         net (fo=48, routed)          7.218    11.403    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_data[5]
    SLICE_X9Y116         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.182    12.506    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/bus2ip_clk
    SLICE_X9Y116                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[5]/C
                         clock pessimism              0.108    12.614    
                         clock uncertainty           -0.154    12.460    
    SLICE_X9Y116         FDRE (Setup_fdre_C_D)       -0.031    12.429    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[5]
  -------------------------------------------------------------------
                         required time                         12.429    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                  1.026    

Slack (MET) :             1.027ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.354ns  (logic 1.127ns (13.491%)  route 7.227ns (86.509%))
  Logic Levels:           0  
  Clock Path Skew:        -0.446ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.504ns = ( 12.504 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[19])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[19]
                         net (fo=64, routed)          7.227    11.412    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/bus2ip_data[19]
    SLICE_X28Y107        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.180    12.504    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/bus2ip_clk
    SLICE_X28Y107                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]/C
                         clock pessimism              0.108    12.612    
                         clock uncertainty           -0.154    12.458    
    SLICE_X28Y107        FDRE (Setup_fdre_C_D)       -0.019    12.439    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[19]
  -------------------------------------------------------------------
                         required time                         12.439    
                         arrival time                         -11.412    
  -------------------------------------------------------------------
                         slack                                  1.027    

Slack (MET) :             1.029ns  (required time - arrival time)
  Source:                 Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
                            (rising edge-triggered cell PS7 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.296ns  (logic 1.127ns (13.584%)  route 7.169ns (86.416%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.448ns = ( 12.448 - 10.000 ) 
    Source Clock Delay      (SCD):    3.058ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.626     3.058    Z_system_i/processing_system7_0/inst/M_AXI_GP0_ACLK
    PS7_X0Y0                                                          r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0ACLK
  -------------------------------------------------------------------    -------------------
    PS7_X0Y0             PS7 (Prop_ps7_MAXIGP0ACLK_MAXIGP0WDATA[25])
                                                      1.127     4.185 r  Z_system_i/processing_system7_0/inst/PS7_i/MAXIGP0WDATA[25]
                         net (fo=56, routed)          7.169    11.354    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/bus2ip_data[25]
    SLICE_X33Y110        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.124    12.448    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/bus2ip_clk
    SLICE_X33Y110                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[25]/C
                         clock pessimism              0.108    12.556    
                         clock uncertainty           -0.154    12.402    
    SLICE_X33Y110        FDRE (Setup_fdre_C_D)       -0.019    12.383    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/ipic_mux_inst/bus2ip_data_int_reg[25]
  -------------------------------------------------------------------
                         required time                         12.383    
                         arrival time                         -11.354    
  -------------------------------------------------------------------
                         slack                                  1.029    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.133ns (40.796%)  route 0.193ns (59.204%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.557     1.308    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_TXD_ACLK
    SLICE_X128Y150                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y150       FDRE (Prop_fdre_C_Q)         0.100     1.408 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/Q
                         net (fo=14, routed)          0.193     1.601    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/txd_rd_pntr[3]
    SLICE_X129Y149       LUT5 (Prop_lut5_I3_O)        0.033     1.634 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txd_rd_pntr_hold_plus3[4]_i_1/O
                         net (fo=1, routed)           0.000     1.634    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[4]_i_1
    SLICE_X129Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.776     1.575    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_TXD_ACLK
    SLICE_X129Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[4]/C
                         clock pessimism             -0.048     1.527    
    SLICE_X129Y149       FDRE (Hold_fdre_C_D)         0.075     1.602    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.602    
                         arrival time                           1.634    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.035ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.091ns (37.919%)  route 0.149ns (62.081%))
  Logic Levels:           0  
  Clock Path Skew:        0.198ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.622ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.597     1.348    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X91Y221                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y221        FDRE (Prop_fdre_C_Q)         0.091     1.439 r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[28]/Q
                         net (fo=1, routed)           0.149     1.588    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[28]
    SLICE_X86Y220        FDRE                                         r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.823     1.622    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X86Y220                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]/C
                         clock pessimism             -0.076     1.546    
    SLICE_X86Y220        FDRE (Hold_fdre_C_D)         0.007     1.553    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[28]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.035    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[25]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.257ns  (logic 0.107ns (41.689%)  route 0.150ns (58.311%))
  Logic Levels:           0  
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.551     1.302    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X32Y150                                                     r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y150        FDRE (Prop_fdre_C_Q)         0.107     1.409 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_AXI_LITE_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i_reg[6]/Q
                         net (fo=1, routed)           0.150     1.559    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/BUS2IP_ADDR[25]
    SLICE_X32Y149        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.770     1.569    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/S_AXI_ACLK
    SLICE_X32Y149                                                     r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[25]/C
                         clock pessimism             -0.048     1.521    
    SLICE_X32Y149        FDRE (Hold_fdre_C_D)         0.002     1.523    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_ADDR_SHIM/BUS2IP_Addr_reg_reg[25]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.559    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[39]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.118ns (43.317%)  route 0.154ns (56.683%))
  Logic Levels:           0  
  Clock Path Skew:        0.197ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.627ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.603     1.354    Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/m_axi_sg_aclk
    SLICE_X90Y214                                                     r  Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[39]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y214        FDRE (Prop_fdre_C_Q)         0.118     1.472 r  Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SM/GEN_SM_FOR_LENGTH.GEN_CMD_BTT_LESS_23.s2mm_cmnd_data_reg[39]/Q
                         net (fo=1, routed)           0.154     1.626    Z_system_i/axi_ethernet_3_dma/U0/I_S2MM_DMA_MNGR/s2mm_cmnd_data[39]
    SLICE_X86Y215        FDRE                                         r  Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.828     1.627    Z_system_i/axi_ethernet_3_dma/U0/m_axi_s2mm_aclk
    SLICE_X86Y215                                                     r  Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]/C
                         clock pessimism             -0.076     1.551    
    SLICE_X86Y215        FDRE (Hold_fdre_C_D)         0.037     1.588    Z_system_i/axi_ethernet_3_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[39]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.626    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.100ns (35.557%)  route 0.181ns (64.443%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.277ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.526     1.277    Z_system_i/axi_ethernet_1_dma/U0/m_axi_sg_aclk
    SLICE_X89Y196                                                     r  Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y196        FDSE (Prop_fdse_C_Q)         0.100     1.377 r  Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg/Q
                         net (fo=1, routed)           0.181     1.558    Z_system_i/axi_ethernet_1_dma/U0/n_0_GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_WR_STATUS_CNTLR/GEN_OMIT_INDET_BTT.sig_coelsc_okay_reg_reg
    SLICE_X92Y196        FDRE                                         r  Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.733     1.532    Z_system_i/axi_ethernet_1_dma/U0/m_axi_sg_aclk
    SLICE_X92Y196                                                     r  Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]/C
                         clock pessimism             -0.056     1.476    
    SLICE_X92Y196        FDRE (Hold_fdre_C_D)         0.043     1.519    Z_system_i/axi_ethernet_1_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/USE_SINGLE_REG.sig_regfifo_dout_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.519    
                         arrival time                           1.558    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.040ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.100ns (35.933%)  route 0.178ns (64.067%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.353ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.602     1.353    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X91Y216                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y216        FDRE (Prop_fdre_C_Q)         0.100     1.453 r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.reg2_reg[3]/Q
                         net (fo=1, routed)           0.178     1.631    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/reg2[3]
    SLICE_X88Y217        FDRE                                         r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.824     1.623    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/m_axi_sg_aclk
    SLICE_X88Y217                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[3]/C
                         clock pessimism             -0.076     1.547    
    SLICE_X88Y217        FDRE (Hold_fdre_C_D)         0.044     1.591    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_FETCH_QUEUE/GEN_QUEUE.FTCH_QUEUE_I/GEN_S2MM.queue_dout2_new_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.631    
  -------------------------------------------------------------------
                         slack                                  0.040    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.544ns
    Source Clock Delay      (SCD):    1.292ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.541     1.292    Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/m_axi_sg_aclk
    SLICE_X51Y181                                                     r  Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y181        FDRE (Prop_fdre_C_Q)         0.100     1.392 r  Z_system_i/axi_ethernet_2_dma/U0/I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SCATTER_GATHER_MODE.I_S2MM_SG_IF/GEN_DESC_UPDT_QUEUE.GEN_DESC_UPDT_STSAPP.updt_desc_sts_reg[28]/Q
                         net (fo=1, routed)           0.055     1.447    Z_system_i/axi_ethernet_2_dma/U0/s_axis_s2mm_updtsts_tdata[28]
    SLICE_X50Y181        SRL16E                                       r  Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.745     1.544    Z_system_i/axi_ethernet_2_dma/U0/m_axi_sg_aclk
    SLICE_X50Y181                                                     r  Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12/CLK
                         clock pessimism             -0.241     1.303    
    SLICE_X50Y181        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     1.405    Z_system_i/axi_ethernet_2_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/GEN_DESC_UPDATE.I_SG_UPDATE_QUEUE/GEN_QUEUE.I_UPDT_DESC_QUEUE/GEN_Q_FOR_SYNC.S2MM_CHANNEL.APP_UPDATE.I_UPDT2_STS_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/INFERRED_GEN.data_reg[11][28]_srl12
  -------------------------------------------------------------------
                         required time                         -1.405    
                         arrival time                           1.447    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.128ns (39.873%)  route 0.193ns (60.127%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.219ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.575ns
    Source Clock Delay      (SCD):    1.308ns
    Clock Pessimism Removal (CPR):    0.048ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.557     1.308    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_TXD_ACLK
    SLICE_X128Y150                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X128Y150       FDRE (Prop_fdre_C_Q)         0.100     1.408 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_reg[3]/Q
                         net (fo=14, routed)          0.193     1.601    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/txd_rd_pntr[3]
    SLICE_X129Y149       LUT4 (Prop_lut4_I3_O)        0.028     1.629 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txd_rd_pntr_hold_plus3[3]_i_1/O
                         net (fo=1, routed)           0.000     1.629    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txd_rd_pntr_hold_plus3[3]_i_1
    SLICE_X129Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.776     1.575    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/AXI_STR_TXD_ACLK
    SLICE_X129Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[3]/C
                         clock pessimism             -0.048     1.527    
    SLICE_X129Y149       FDRE (Hold_fdre_C_D)         0.060     1.587    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_AXISTREAM_INTERFACE/GEN_BASIC.TX_BASIC_INTERFACE/txd_rd_pntr_hold_plus3_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.587    
                         arrival time                           1.629    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.118ns (41.538%)  route 0.166ns (58.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.200ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.532ns
    Source Clock Delay      (SCD):    1.276ns
    Clock Pessimism Removal (CPR):    0.056ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.525     1.276    Z_system_i/axi_ethernet_0_dma/U0/m_axi_sg_aclk
    SLICE_X90Y188                                                     r  Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y188        FDRE (Prop_fdre_C_Q)         0.118     1.394 r  Z_system_i/axi_ethernet_0_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_S2MM_BASIC.I_S2MM_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[3]/Q
                         net (fo=3, routed)           0.166     1.560    Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/D[3]
    SLICE_X83Y187        FDRE                                         r  Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.733     1.532    Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/I2
    SLICE_X83Y187                                                     r  Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[3]/C
                         clock pessimism             -0.056     1.476    
    SLICE_X83Y187        FDRE (Hold_fdre_C_D)         0.041     1.517    Z_system_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/aw_pipe/m_payload_i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.560    
  -------------------------------------------------------------------
                         slack                                  0.043    

Slack (MET) :             0.043ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.100ns (35.063%)  route 0.185ns (64.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.199ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.623ns
    Source Clock Delay      (SCD):    1.348ns
    Clock Pessimism Removal (CPR):    0.076ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.597     1.348    Z_system_i/axi_ethernet_3_dma/U0/m_axi_sg_aclk
    SLICE_X89Y220                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y220        FDRE (Prop_fdre_C_Q)         0.100     1.448 r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_MSTR_SCC/sig_cmd_addr_reg_reg[27]/Q
                         net (fo=1, routed)           0.185     1.633    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/sig_cmd_addr_reg[27]
    SLICE_X92Y218        FDRE                                         r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.824     1.623    Z_system_i/axi_ethernet_3_dma/U0/m_axi_sg_aclk
    SLICE_X92Y218                                                     r  Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[27]/C
                         clock pessimism             -0.076     1.547    
    SLICE_X92Y218        FDRE (Hold_fdre_C_D)         0.043     1.590    Z_system_i/axi_ethernet_3_dma/U0/GEN_SG_ENGINE.I_SG_ENGINE/I_SG_AXI_DATAMOVER/GEN_MM2S_BASIC.I_MM2S_BASIC_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg_reg[27]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.633    
  -------------------------------------------------------------------
                         slack                                  0.043    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform:           { 0 5 }
Period:             10.000
Sources:            { Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB36_X5Y32   Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB36_X5Y32   Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X4Y64   Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK      
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X4Y64   Z_system_i/axi_ethernet_0_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB36_X5Y33   Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB36_X5Y33   Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB18_X4Y62   Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK      
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB18_X4Y62   Z_system_i/axi_ethernet_1_dma/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_GP_SF.I_S2MM_GP_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK      
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095     10.000  7.905  RAMB36_X4Y33   Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095     10.000  7.905  RAMB36_X4Y33   Z_system_i/axi_ethernet_2_dma/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmgb.ngecc.bmg/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM36_NO_ECC.ram/CLKBWRCLK  
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA/CLK                                                                                                                                                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMA_D1/CLK                                                                                                                                                                                                                                         
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB/CLK                                                                                                                                                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMB_D1/CLK                                                                                                                                                                                                                                         
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC/CLK                                                                                                                                                                                                                                            
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMC_D1/CLK                                                                                                                                                                                                                                         
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD/CLK                                                                                                                                                                                                                                            
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y112  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_0_5/RAMD_D1/CLK                                                                                                                                                                                                                                         
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y113  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA/CLK                                                                                                                                                                                                                                          
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768     5.000   4.232  SLICE_X58Y113  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_AXISTREAM_IF_I/ELASTIC_FIFO/I_BASIC_SFIFO/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_31_12_17/RAMA_D1/CLK                                                                                                                                                                                                                                       
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y99   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/DP/CLK                                                                                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y99   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_compare_dist_ram/SP/CLK                                                                                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y98   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                                                                                                             
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y98   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                                                                                                             
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y99   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/DP/CLK                                                                                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y99   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_compare_dist_ram/SP/CLK                                                                                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y98   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                                                                                                             
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X30Y98   Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                                                                                                             
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X26Y103  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/DP/CLK                                                                                                                                                                                                                           
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     5.000   4.232  SLICE_X26Y103  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/addr_regs.unicast_address_compare/byte_wide_ram[2].header_compare_dist_ram/SP/CLK                                                                                                                                                                                                                           



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.526ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.138ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.526ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        1.324ns  (logic 0.360ns (27.185%)  route 0.964ns (72.815%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.558     3.759    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          LUT5 (Prop_lut5_I0_O)        0.124     3.883 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_i_1/O
                         net (fo=1, routed)           0.406     4.289    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_idelayctrl_reset_i_1
    SLICE_X1Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X1Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C
                         clock pessimism              0.196     7.920    
                         clock uncertainty           -0.083     7.837    
    SLICE_X1Y76          FDRE (Setup_fdre_C_D)       -0.022     7.815    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg
  -------------------------------------------------------------------
                         required time                          7.815    
                         arrival time                          -4.289    
  -------------------------------------------------------------------
                         slack                                  3.526    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.236ns (29.084%)  route 0.575ns (70.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.575     3.776    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.196     7.920    
                         clock uncertainty           -0.083     7.837    
    SLICE_X0Y76          FDSE (Setup_fdse_C_S)       -0.362     7.475    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.236ns (29.084%)  route 0.575ns (70.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.575     3.776    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.196     7.920    
                         clock uncertainty           -0.083     7.837    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.362     7.475    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.699ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.811ns  (logic 0.236ns (29.084%)  route 0.575ns (70.916%))
  Logic Levels:           0  
  Clock Path Skew:        -0.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.575     3.776    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.196     7.920    
                         clock uncertainty           -0.083     7.837    
    SLICE_X0Y76          FDRE (Setup_fdre_C_R)       -0.362     7.475    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.475    
                         arrival time                          -3.776    
  -------------------------------------------------------------------
                         slack                                  3.699    

Slack (MET) :             3.844ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.665ns  (logic 0.236ns (35.498%)  route 0.429ns (64.502%))
  Logic Levels:           0  
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.196ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.429     3.630    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y75          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.399     7.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism              0.196     7.919    
                         clock uncertainty           -0.083     7.836    
    SLICE_X0Y75          FDRE (Setup_fdre_C_R)       -0.362     7.474    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                          7.474    
                         arrival time                          -3.630    
  -------------------------------------------------------------------
                         slack                                  3.844    

Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.765ns  (logic 0.236ns (30.867%)  route 0.529ns (69.133%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.236     3.201 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/Q
                         net (fo=1, routed)           0.529     3.730    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg2
    SLICE_X0Y74          FDPE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.399     7.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                         clock pessimism              0.242     7.965    
                         clock uncertainty           -0.083     7.882    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)       -0.061     7.821    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3
  -------------------------------------------------------------------
                         required time                          7.821    
                         arrival time                          -3.730    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.150ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.780ns  (logic 0.259ns (33.194%)  route 0.521ns (66.806%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.723ns = ( 7.723 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.259     3.224 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/Q
                         net (fo=1, routed)           0.521     3.745    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg3
    SLICE_X0Y74          FDPE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.399     7.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                         clock pessimism              0.242     7.965    
                         clock uncertainty           -0.083     7.882    
    SLICE_X0Y74          FDPE (Setup_fdpe_C_D)        0.013     7.895    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4
  -------------------------------------------------------------------
                         required time                          7.895    
                         arrival time                          -3.745    
  -------------------------------------------------------------------
                         slack                                  4.150    

Slack (MET) :             4.169ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.812ns  (logic 0.302ns (37.205%)  route 0.510ns (62.795%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.534     2.966    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.259     3.225 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.510     3.735    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.043     3.778 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     3.778    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[2]_i_1
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism              0.242     7.966    
                         clock uncertainty           -0.083     7.883    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.064     7.947    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                          7.947    
                         arrival time                          -3.778    
  -------------------------------------------------------------------
                         slack                                  4.169    

Slack (MET) :             4.174ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.808ns  (logic 0.302ns (37.389%)  route 0.506ns (62.611%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.966ns
    Clock Pessimism Removal (CPR):    0.242ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.534     2.966    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.259     3.225 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/Q
                         net (fo=5, routed)           0.506     3.731    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[1]
    SLICE_X0Y76          LUT4 (Prop_lut4_I2_O)        0.043     3.774 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     3.774    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[0]_i_1
    SLICE_X0Y76          FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism              0.242     7.966    
                         clock uncertainty           -0.083     7.883    
    SLICE_X0Y76          FDSE (Setup_fdse_C_D)        0.065     7.948    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                          7.948    
                         arrival time                          -3.774    
  -------------------------------------------------------------------
                         slack                                  4.174    

Slack (MET) :             4.189ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.774ns  (logic 0.302ns (38.995%)  route 0.472ns (61.005%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.724ns = ( 7.724 - 5.000 ) 
    Source Clock Delay      (SCD):    2.965ns
    Clock Pessimism Removal (CPR):    0.221ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.533     2.965    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.259     3.224 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.472     3.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I0_O)        0.043     3.739 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     3.739    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[1]_i_1
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           1.241     6.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.083     6.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          1.400     7.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism              0.221     7.945    
                         clock uncertainty           -0.083     7.862    
    SLICE_X0Y76          FDRE (Setup_fdre_C_D)        0.066     7.928    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                          7.928    
                         arrival time                          -3.739    
  -------------------------------------------------------------------
                         slack                                  4.189    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.107     1.534 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.054     1.588    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg0
    SLICE_X0Y74          FDPE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.896     1.695    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                         clock pessimism             -0.268     1.427    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.023     1.450    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -1.450    
                         arrival time                           1.588    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.146ns (49.921%)  route 0.146ns (50.079%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.118     1.545 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.146     1.691    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I3_O)        0.028     1.719 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     1.719    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[2]_i_1
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.257     1.439    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.087     1.526    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.719    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.195ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.146ns (49.582%)  route 0.148ns (50.418%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.118     1.545 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/Q
                         net (fo=5, routed)           0.148     1.693    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[3]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.028     1.721 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[0]_i_1/O
                         net (fo=1, routed)           0.000     1.721    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[0]_i_1
    SLICE_X0Y76          FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.257     1.439    
    SLICE_X0Y76          FDSE (Hold_fdse_C_D)         0.087     1.526    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.526    
                         arrival time                           1.721    
  -------------------------------------------------------------------
                         slack                                  0.195    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.296ns  (logic 0.146ns (49.387%)  route 0.150ns (50.613%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.677     1.428    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.118     1.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.150     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[2]
    SLICE_X0Y75          LUT4 (Prop_lut4_I2_O)        0.028     1.724 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.724    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[3]_i_1
    SLICE_X0Y75          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.896     1.695    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.257     1.438    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.087     1.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.525    
                         arrival time                           1.724    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.201ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.146ns (50.755%)  route 0.142ns (49.245%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.428ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.677     1.428    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y76          FDRE (Prop_fdre_C_Q)         0.118     1.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/Q
                         net (fo=5, routed)           0.142     1.688    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelay_reset_cnt[2]
    SLICE_X0Y76          LUT4 (Prop_lut4_I1_O)        0.028     1.716 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_FSM_sequential_idelay_reset_cnt[1]_i_1
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.268     1.428    
    SLICE_X0Y76          FDRE (Hold_fdre_C_D)         0.087     1.515    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.515    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.201    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.118ns (44.323%)  route 0.148ns (55.677%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.118     1.545 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/Q
                         net (fo=1, routed)           0.148     1.693    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync_reg1
    SLICE_X0Y74          FDPE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.896     1.695    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C
                         clock pessimism             -0.268     1.427    
    SLICE_X0Y74          FDPE (Hold_fdpe_C_D)         0.038     1.465    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2
  -------------------------------------------------------------------
                         required time                         -1.465    
                         arrival time                           1.693    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.107ns (34.204%)  route 0.206ns (65.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.695ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.107     1.534 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.206     1.740    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y75          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.896     1.695    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y75                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C
                         clock pessimism             -0.236     1.459    
    SLICE_X0Y75          FDRE (Hold_fdre_C_R)        -0.030     1.429    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.429    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.107ns (27.475%)  route 0.282ns (72.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.107     1.534 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.282     1.816    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C
                         clock pessimism             -0.236     1.460    
    SLICE_X0Y76          FDSE (Hold_fdse_C_S)        -0.030     1.430    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.107ns (27.475%)  route 0.282ns (72.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.107     1.534 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.282     1.816    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C
                         clock pessimism             -0.236     1.460    
    SLICE_X0Y76          FDRE (Hold_fdre_C_R)        -0.030     1.430    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.107ns (27.475%)  route 0.282ns (72.525%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.696ns
    Source Clock Delay      (SCD):    1.427ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.676     1.427    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/clk
    SLICE_X0Y74                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDPE (Prop_fdpe_C_Q)         0.107     1.534 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/Q
                         net (fo=5, routed)           0.282     1.816    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_sync
    SLICE_X0Y76          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=12, routed)          0.897     1.696    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/refclk
    SLICE_X0Y76                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C
                         clock pessimism             -0.236     1.460    
    SLICE_X0Y76          FDRE (Hold_fdre_C_R)        -0.030     1.430    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.430    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.386    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform:           { 0 2.5 }
Period:             5.000
Sources:            { Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack  Location         Pin                                                                                                                                                    
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y3  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK  
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438     5.000   2.562  IDELAYCTRL_X0Y1  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK                                                           
Min Period        n/a     BUFG/I             n/a            1.408     5.000   3.592  BUFGCTRL_X0Y17   Z_system_i/processing_system7_0/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I                                                                               
Min Period        n/a     FDPE/C             n/a            0.750     5.000   4.250  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C                                  
Min Period        n/a     FDPE/C             n/a            0.750     5.000   4.250  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C                                  
Min Period        n/a     FDPE/C             n/a            0.750     5.000   4.250  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C                                  
Min Period        n/a     FDSE/C             n/a            0.700     5.000   4.300  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C                            
Min Period        n/a     FDRE/C             n/a            0.700     5.000   4.300  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C                            
Min Period        n/a     FDRE/C             n/a            0.700     5.000   4.300  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C                            
Min Period        n/a     FDRE/C             n/a            0.700     5.000   4.300  SLICE_X0Y75      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C                            
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y3  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i_REPLICATED_0/REFCLK  
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264     5.000   0.264  IDELAYCTRL_X0Y1  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_idelayctrl_common_i/REFCLK                                                           
Low Pulse Width   Fast    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C                                  
Low Pulse Width   Fast    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C                                  
Low Pulse Width   Fast    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C                                  
Low Pulse Width   Slow    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C                                  
Low Pulse Width   Slow    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C                                  
Low Pulse Width   Slow    FDPE/C             n/a            0.400     2.500   2.100  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C                                  
Low Pulse Width   Fast    FDSE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C                            
Low Pulse Width   Fast    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C                            
Low Pulse Width   Fast    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C                            
Low Pulse Width   Fast    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y75      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C                            
High Pulse Width  Slow    FDSE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[0]/C                            
High Pulse Width  Slow    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[1]/C                            
High Pulse Width  Slow    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[2]/C                            
High Pulse Width  Slow    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X0Y75      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/FSM_sequential_idelay_reset_cnt_reg[3]/C                            
High Pulse Width  Slow    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync0/C                                  
High Pulse Width  Slow    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync1/C                                  
High Pulse Width  Slow    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync2/C                                  
High Pulse Width  Slow    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync3/C                                  
High Pulse Width  Slow    FDPE/C             n/a            0.350     2.500   2.150  SLICE_X0Y74      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_gen/reset_sync4/C                                  
High Pulse Width  Slow    FDRE/C             n/a            0.350     2.500   2.150  SLICE_X1Y76      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/idelayctrl_reset_reg/C                                              



---------------------------------------------------------------------------------------------------
From Clock:  ref_clk_p
  To Clock:  ref_clk_p

Setup :            0  Failing Endpoints,  Worst Slack        5.598ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.098ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[15]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304    11.812    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304    11.812    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304    11.812    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304    11.812    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.598ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[8]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X17Y125        FDRE (Setup_fdre_C_R)       -0.304    11.812    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[8]
  -------------------------------------------------------------------
                         required time                         11.812    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.598    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X16Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[10]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X16Y125        FDRE (Setup_fdre_C_R)       -0.281    11.835    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X16Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[11]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X16Y125        FDRE (Setup_fdre_C_R)       -0.281    11.835    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[11]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X16Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[12]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X16Y125        FDRE (Setup_fdre_C_R)       -0.281    11.835    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X16Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[13]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X16Y125        FDRE (Setup_fdre_C_R)       -0.281    11.835    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.621    

Slack (MET) :             5.621ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (ref_clk_p rise@8.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        2.077ns  (logic 0.223ns (10.737%)  route 1.854ns (89.263%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.852ns = ( 11.852 - 8.000 ) 
    Source Clock Delay      (SCD):    4.137ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.242     4.137    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.223     4.360 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/Q
                         net (fo=66, routed)          1.854     6.214    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
    SLICE_X16Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.170    11.852    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]/C
                         clock pessimism              0.299    12.151    
                         clock uncertainty           -0.035    12.116    
    SLICE_X16Y125        FDRE (Setup_fdre_C_R)       -0.281    11.835    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         11.835    
                         arrival time                          -6.214    
  -------------------------------------------------------------------
                         slack                                  5.621    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/D
                            (rising edge-triggered cell SRLC32E clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.118ns (55.958%)  route 0.093ns (44.042%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.591     1.961    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X18Y126                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y126        FDSE (Prop_fdse_C_Q)         0.118     2.079 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[0]/Q
                         net (fo=1, routed)           0.093     2.172    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/srl32_1_reg_reg[0]
    SLICE_X16Y126        SRLC32E                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.790     2.312    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y126                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/CLK
                         clock pessimism             -0.340     1.972    
    SLICE_X16Y126        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     2.074    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26
  -------------------------------------------------------------------
                         required time                         -2.074    
                         arrival time                           2.172    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.225ns  (logic 0.171ns (76.071%)  route 0.054ns (23.929%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.494ns
    Source Clock Delay      (SCD):    2.101ns
    Clock Pessimism Removal (CPR):    0.393ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.731     2.101    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X0Y30                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y30          FDRE (Prop_fdre_C_Q)         0.107     2.208 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg_reg/Q
                         net (fo=1, routed)           0.054     2.262    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_reg
    SLICE_X0Y30          LUT2 (Prop_lut2_I0_O)        0.064     2.326 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_i_1/O
                         net (fo=1, routed)           0.000     2.326    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/n_0_gtx_dcm_locked_edge_i_1
    SLICE_X0Y30          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.972     2.494    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_clk
    SLICE_X0Y30                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg/C
                         clock pessimism             -0.393     2.101    
    SLICE_X0Y30          FDRE (Hold_fdre_C_D)         0.087     2.188    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_dcm_locked_edge_reg
  -------------------------------------------------------------------
                         required time                         -2.188    
                         arrival time                           2.326    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
                            (rising edge-triggered cell FDPE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
                            (rising edge-triggered cell FDPE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.417ns
    Source Clock Delay      (SCD):    2.045ns
    Clock Pessimism Removal (CPR):    0.372ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.675     2.045    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y73                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y73          FDPE (Prop_fdpe_C_Q)         0.107     2.152 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/Q
                         net (fo=1, routed)           0.054     2.206    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync_reg0
    SLICE_X0Y73          FDPE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.895     2.417    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/clk
    SLICE_X0Y73                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1/C
                         clock pessimism             -0.372     2.045    
    SLICE_X0Y73          FDPE (Hold_fdpe_C_D)         0.023     2.068    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync1
  -------------------------------------------------------------------
                         required time                         -2.068    
                         arrival time                           2.206    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.502ns
    Source Clock Delay      (SCD):    2.107ns
    Clock Pessimism Removal (CPR):    0.395ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.737     2.107    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X0Y10                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y10          FDRE (Prop_fdre_C_Q)         0.107     2.214 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     2.268    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync0
    SLICE_X0Y10          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.980     2.502    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/clk
    SLICE_X0Y10                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1/C
                         clock pessimism             -0.395     2.107    
    SLICE_X0Y10          FDRE (Hold_fdre_C_D)         0.023     2.130    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/lock_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -2.130    
                         arrival time                           2.268    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.590     1.960    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X19Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y125        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[6]/Q
                         net (fo=1, routed)           0.094     2.154    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_1_in[7]
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.789     2.311    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]/C
                         clock pessimism             -0.340     1.971    
    SLICE_X17Y125        FDRE (Hold_fdre_C_D)         0.043     2.014    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.014    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.961ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.591     1.961    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y126                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y126        FDSE (Prop_fdse_C_Q)         0.100     2.061 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[0]/Q
                         net (fo=1, routed)           0.096     2.157    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_1_in[1]
    SLICE_X17Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.789     2.311    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/C
                         clock pessimism             -0.340     1.971    
    SLICE_X17Y125        FDRE (Hold_fdre_C_D)         0.041     2.012    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.012    
                         arrival time                           2.157    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.312ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.590     1.960    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/Q
                         net (fo=1, routed)           0.096     2.156    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_1_in[17]
    SLICE_X17Y126        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.790     2.312    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y126                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[17]/C
                         clock pessimism             -0.340     1.972    
    SLICE_X17Y126        FDRE (Hold_fdre_C_D)         0.038     2.010    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.010    
                         arrival time                           2.156    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.100ns (51.581%)  route 0.094ns (48.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.311ns
    Source Clock Delay      (SCD):    1.960ns
    Clock Pessimism Removal (CPR):    0.340ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.590     1.960    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y125        FDRE (Prop_fdre_C_Q)         0.100     2.060 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/Q
                         net (fo=1, routed)           0.094     2.154    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/p_1_in[2]
    SLICE_X18Y125        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.789     2.311    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X18Y125                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[2]/C
                         clock pessimism             -0.340     1.971    
    SLICE_X18Y125        FDRE (Hold_fdre_C_D)         0.037     2.008    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.008    
                         arrival time                           2.154    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/D
                            (rising edge-triggered cell FDSE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.143ns  (logic 0.091ns (63.783%)  route 0.052ns (36.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.275ns
    Source Clock Delay      (SCD):    1.923ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.553     1.923    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y127        FDSE (Prop_fdse_C_Q)         0.091     2.014 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/Q
                         net (fo=1, routed)           0.052     2.065    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg
    SLICE_X47Y127        FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.753     2.275    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X47Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg/C
                         clock pessimism             -0.352     1.923    
    SLICE_X47Y127        FDSE (Hold_fdse_C_D)        -0.006     1.917    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst1_reg
  -------------------------------------------------------------------
                         required time                         -1.917    
                         arrival time                           2.065    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_24/C
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25/D
                            (rising edge-triggered cell FDRE clocked by ref_clk_p  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             ref_clk_p
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (ref_clk_p rise@0.000ns - ref_clk_p rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.314ns
    Source Clock Delay      (SCD):    1.962ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.592     1.962    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X17Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_24/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y127        FDRE (Prop_fdre_C_Q)         0.100     2.062 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_24/Q
                         net (fo=1, routed)           0.107     2.169    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_COMBINE_RESETS/srl32_1_reg_reg_r_24
    SLICE_X16Y127        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25/D
  -------------------------------------------------------------------    -------------------

                         (clock ref_clk_p rise edge)
                                                      0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.792     2.314    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/GTX_CLK
    SLICE_X16Y127                                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25/C
                         clock pessimism             -0.341     1.973    
    SLICE_X16Y127        FDRE (Hold_fdre_C_D)         0.042     2.015    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25
  -------------------------------------------------------------------
                         required time                         -2.015    
                         arrival time                           2.169    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         ref_clk_p
Waveform:           { 0 4 }
Period:             8.000
Sources:            { ref_clk_p[0] }

Check Type        Corner  Lib Pin            Reference Pin  Required  Actual  Slack   Location         Pin                                                                                                                           
Min Period        n/a     BUFG/I             n/a            1.408     8.000   6.591   BUFGCTRL_X0Y2    Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/I                                                                              
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071     8.000   6.929   MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1                     
Min Period        n/a     FDPE/C             n/a            0.750     8.000   7.250   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0_reg/C                    
Min Period        n/a     FDPE/C             n/a            0.750     8.000   7.250   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst2_reg/C                    
Min Period        n/a     FDPE/C             n/a            0.750     8.000   7.250   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4_reg/C                    
Min Period        n/a     FDSE/C             n/a            0.750     8.000   7.250   SLICE_X47Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C                     
Min Period        n/a     FDRE/C             n/a            0.750     8.000   7.250   SLICE_X18Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_21/C                                               
Min Period        n/a     FDRE/C             n/a            0.750     8.000   7.250   SLICE_X16Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25/C                                               
Min Period        n/a     FDRE/C             n/a            0.750     8.000   7.250   SLICE_X23Y128    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_3/C                                                
Min Period        n/a     FDRE/C             n/a            0.750     8.000   7.250   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]/C                                                
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000   8.000   92.000  MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKIN1                     
Low Pulse Width   Fast    SRLC32E/CLK        n/a            0.642     4.000   3.358   SLICE_X16Y126    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/CLK  
Low Pulse Width   Slow    SRLC32E/CLK        n/a            0.642     4.000   3.358   SLICE_X16Y126    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/CLK  
Low Pulse Width   Fast    FDPE/C             n/a            0.400     4.000   3.600   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst0_reg/C                    
Low Pulse Width   Fast    FDPE/C             n/a            0.400     4.000   3.600   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst2_reg/C                    
Low Pulse Width   Fast    FDPE/C             n/a            0.400     4.000   3.600   SLICE_X48Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/async_rst4_reg/C                    
Low Pulse Width   Fast    FDSE/C             n/a            0.400     4.000   3.600   SLICE_X47Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_GTX/ClkB_reset_inst/sync_rst0_reg/C                     
Low Pulse Width   Fast    FDRE/C             n/a            0.400     4.000   3.600   SLICE_X18Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_21/C                                               
Low Pulse Width   Fast    FDRE/C             n/a            0.400     4.000   3.600   SLICE_X16Y127    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_25/C                                               
Low Pulse Width   Fast    FDRE/C             n/a            0.400     4.000   3.600   SLICE_X23Y128    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg_r_3/C                                                
Low Pulse Width   Fast    FDPE/C             n/a            0.400     4.000   3.600   SLICE_X0Y73      Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_resets_i/gtx_mmcm_reset_gen/reset_sync0/C           
High Pulse Width  Slow    SRLC32E/CLK        n/a            0.642     4.000   3.358   SLICE_X16Y126    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/CLK  
High Pulse Width  Fast    SRLC32E/CLK        n/a            0.642     4.000   3.358   SLICE_X16Y126    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_1_reg_reg[28]_srl28___COMBINE_RESETS_srl32_1_reg_reg_r_26/CLK  
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[10]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[11]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[12]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[13]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X16Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[14]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X17Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[15]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X17Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[16]/C                                                
High Pulse Width  Slow    FDRE/C             n/a            0.350     4.000   3.650   SLICE_X17Y125    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/srl32_2_reg_reg[1]/C                                                 



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout
  To Clock:  clkfbout

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        6.929ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout
Waveform:           { 0 4 }
Period:             8.000
Sources:            { Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                          
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN   
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT  
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000   8.000   92.000   MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBIN   
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKFBOUT  



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        1.431ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.034ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.204ns (3.520%)  route 5.591ns (96.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.591    14.281    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X110Y147       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X110Y147                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X110Y147       FDRE (Setup_fdre_C_R)       -0.364    15.712    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/tx_axis_mac_tlast_int_reg
  -------------------------------------------------------------------
                         required time                         15.712    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.431ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.795ns  (logic 0.204ns (3.520%)  route 5.591ns (96.480%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.591    14.281    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X110Y147       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X110Y147                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[0]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X110Y147       FDRE (Setup_fdre_C_R)       -0.364    15.712    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[0]
  -------------------------------------------------------------------
                         required time                         15.712    
                         arrival time                         -14.281    
  -------------------------------------------------------------------
                         slack                                  1.431    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.330ns (5.542%)  route 5.625ns (94.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 15.619 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.495    14.441    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X117Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.127    15.619    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X117Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]/C
                         clock pessimism              0.533    16.152    
                         clock uncertainty           -0.074    16.078    
    SLICE_X117Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.877    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[8]
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.436ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.955ns  (logic 0.330ns (5.542%)  route 5.625ns (94.458%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.619ns = ( 15.619 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.495    14.441    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X117Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.127    15.619    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X117Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]/C
                         clock pessimism              0.533    16.152    
                         clock uncertainty           -0.074    16.078    
    SLICE_X117Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.877    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_reg[8]
  -------------------------------------------------------------------
                         required time                         15.877    
                         arrival time                         -14.441    
  -------------------------------------------------------------------
                         slack                                  1.436    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.330ns (5.615%)  route 5.548ns (94.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.417    14.364    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X111Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X111Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[5]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X111Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.875    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[5]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.512ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.878ns  (logic 0.330ns (5.615%)  route 5.548ns (94.385%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.417    14.364    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X111Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X111Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[6]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X111Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.875    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[6]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                         -14.364    
  -------------------------------------------------------------------
                         slack                                  1.512    

Slack (MET) :             1.523ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.680ns  (logic 0.204ns (3.591%)  route 5.476ns (96.409%))
  Logic Levels:           0  
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.476    14.166    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X112Y146       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X112Y146                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[1]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X112Y146       FDRE (Setup_fdre_C_R)       -0.387    15.689    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txd_rd_cs_reg[1]
  -------------------------------------------------------------------
                         required time                         15.689    
                         arrival time                         -14.166    
  -------------------------------------------------------------------
                         slack                                  1.523    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.330ns (5.630%)  route 5.532ns (94.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.401    14.348    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X112Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X112Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.875    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[3]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.330ns (5.630%)  route 5.532ns (94.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.401    14.348    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X112Y149       FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X112Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[4]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X112Y149       FDRE (Setup_fdre_C_CE)      -0.201    15.875    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_0_reg[4]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.528    

Slack (MET) :             1.528ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[1]/CE
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout0 rise@8.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        5.862ns  (logic 0.330ns (5.630%)  route 5.532ns (94.370%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.336ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.617ns = ( 15.617 - 8.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.533ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         5.130    13.820    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_reset
    SLICE_X113Y150       LUT2 (Prop_lut2_I0_O)        0.126    13.946 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/txc_mem_rd_addr_1[9]_i_2/O
                         net (fo=26, routed)          0.401    14.348    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_txc_mem_rd_addr_1[9]_i_2
    SLICE_X113Y149       FDSE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.125    15.617    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/tx_mac_aclk
    SLICE_X113Y149                                                    r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[1]/C
                         clock pessimism              0.533    16.150    
                         clock uncertainty           -0.074    16.076    
    SLICE_X113Y149       FDSE (Setup_fdse_C_CE)      -0.201    15.875    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_EMAC_INTERFACE/txc_mem_rd_addr_1_reg[1]
  -------------------------------------------------------------------
                         required time                         15.875    
                         arrival time                         -14.348    
  -------------------------------------------------------------------
                         slack                                  1.528    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.934%)  route 0.100ns (50.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.602     3.722    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_ref_clk
    SLICE_X17Y107                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDRE (Prop_fdre_C_Q)         0.100     3.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[13]/Q
                         net (fo=2, routed)           0.100     3.922    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/D
    SLICE_X14Y107        RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.804     4.407    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/WCLK
    SLICE_X14Y107                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.756    
    SLICE_X14Y107        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.888    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[45].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.034ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.934%)  route 0.100ns (50.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.602     3.722    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_ref_clk
    SLICE_X17Y108                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y108        FDRE (Prop_fdre_C_Q)         0.100     3.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[17]/Q
                         net (fo=2, routed)           0.100     3.922    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/D
    SLICE_X14Y108        RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.804     4.407    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/WCLK
    SLICE_X14Y108                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.756    
    SLICE_X14Y108        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.888    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[49].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.888    
                         arrival time                           3.922    
  -------------------------------------------------------------------
                         slack                                  0.034    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.564     3.684    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_ref_clk
    SLICE_X43Y108                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y108        FDRE (Prop_fdre_C_Q)         0.100     3.784 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[21]/Q
                         net (fo=2, routed)           0.101     3.885    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/D
    SLICE_X46Y108        RAMD64E                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.765     4.368    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/WCLK
    SLICE_X46Y108                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.717    
    SLICE_X46Y108        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.849    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.368ns
    Source Clock Delay      (SCD):    3.684ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.564     3.684    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_ref_clk
    SLICE_X43Y109                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y109        FDRE (Prop_fdre_C_Q)         0.100     3.784 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/Q
                         net (fo=2, routed)           0.101     3.885    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/D
    SLICE_X46Y109        RAMD64E                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.765     4.368    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/WCLK
    SLICE_X46Y109                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.717    
    SLICE_X46Y109        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.849    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.885    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.100ns (49.388%)  route 0.102ns (50.612%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.389ns
    Source Clock Delay      (SCD):    3.699ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.579     3.699    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_ref_clk
    SLICE_X31Y164                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y164        FDRE (Prop_fdre_C_Q)         0.100     3.799 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[24]/Q
                         net (fo=2, routed)           0.102     3.901    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/D
    SLICE_X26Y164        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.786     4.389    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/WCLK
    SLICE_X26Y164                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.656     3.733    
    SLICE_X26Y164        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.865    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[56].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.865    
                         arrival time                           3.901    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.934%)  route 0.100ns (50.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.354ns
    Source Clock Delay      (SCD):    3.667ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.547     3.667    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_ref_clk
    SLICE_X35Y166                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y166        FDRE (Prop_fdre_C_Q)         0.100     3.767 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[29]/Q
                         net (fo=2, routed)           0.100     3.867    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/D
    SLICE_X32Y166        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.751     4.354    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/WCLK
    SLICE_X32Y166                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.656     3.698    
    SLICE_X32Y166        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.830    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[29].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.830    
                         arrival time                           3.867    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (49.934%)  route 0.100ns (50.066%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.355ns
    Source Clock Delay      (SCD):    3.668ns
    Clock Pessimism Removal (CPR):    0.656ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.548     3.668    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_ref_clk
    SLICE_X35Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y165        FDRE (Prop_fdre_C_Q)         0.100     3.768 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[25]/Q
                         net (fo=2, routed)           0.100     3.868    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/D
    SLICE_X32Y165        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.752     4.355    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/WCLK
    SLICE_X32Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.656     3.699    
    SLICE_X32Y165        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     3.831    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[25].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.831    
                         arrival time                           3.868    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.100ns (49.149%)  route 0.103ns (50.852%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.404ns
    Source Clock Delay      (SCD):    3.720ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.600     3.720    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_ref_clk
    SLICE_X21Y110                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y110        FDRE (Prop_fdre_C_Q)         0.100     3.820 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_lower_reg[26]/Q
                         net (fo=2, routed)           0.103     3.923    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/D
    SLICE_X22Y110        RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.801     4.404    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/WCLK
    SLICE_X22Y110                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.753    
    SLICE_X22Y110        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.882    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[26].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.882    
                         arrival time                           3.923    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/dipa_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.845%)  route 0.105ns (51.155%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.371ns
    Source Clock Delay      (SCD):    3.686ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.566     3.686    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_ref_clk
    SLICE_X41Y102                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/dipa_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y102        FDRE (Prop_fdre_C_Q)         0.100     3.786 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/dipa_reg[0]/Q
                         net (fo=2, routed)           0.105     3.890    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/D
    SLICE_X38Y102        RAMD64E                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.768     4.371    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/WCLK
    SLICE_X38Y102                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.720    
    SLICE_X38Y102        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.849    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_parity[0].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.849    
                         arrival time                           3.890    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/I
                            (rising edge-triggered cell RAMD64E clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout0 rise@0.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.100ns (48.805%)  route 0.105ns (51.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.407ns
    Source Clock Delay      (SCD):    3.722ns
    Clock Pessimism Removal (CPR):    0.651ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     0.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     1.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     2.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     2.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     3.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     3.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.602     3.722    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_ref_clk
    SLICE_X17Y107                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y107        FDRE (Prop_fdre_C_Q)         0.100     3.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/accum_upper_reg[12]/Q
                         net (fo=2, routed)           0.105     3.927    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/D
    SLICE_X14Y107        RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.804     4.407    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/WCLK
    SLICE_X14Y107                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP/CLK
                         clock pessimism             -0.651     3.756    
    SLICE_X14Y107        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     3.885    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[44].RAM64X1D_inst/SP
  -------------------------------------------------------------------
                         required time                         -3.885    
                         arrival time                           3.927    
  -------------------------------------------------------------------
                         slack                                  0.042    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout0
Waveform:           { 0 4 }
Period:             8.000
Sources:            { Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                                                                                                                                                                                                     
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X5Y30     Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X5Y31     Z_system_i/axi_ethernet_0/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X5Y28     Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X5Y29     Z_system_i/axi_ethernet_1/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X3Y29     Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X3Y30     Z_system_i/axi_ethernet_2/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X1Y44     Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXC_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK    
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161    RAMB36_X2Y44     Z_system_i/axi_ethernet_3/inst/eth_buf/U0/TX_INTFCE_I/TX_MEM_INTERFACE/TXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFGCTRL/I0         n/a            1.408     8.000   6.591    BUFGCTRL_X0Y0    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/I0                                                                                                                                                                                     
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                                                              
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0                                                                                                                                                                              
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X36Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/DP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X36Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[20].RAM64X1D_inst/SP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X36Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/DP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X36Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[21].RAM64X1D_inst/SP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X34Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/DP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X34Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[22].RAM64X1D_inst/SP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X34Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/DP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X34Y164    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[23].RAM64X1D_inst/SP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X32Y166    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/DP/CLK                                                                                                                                            
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X32Y166    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[28].RAM64X1D_inst/SP/CLK                                                                                                                                            
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y106    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/DP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y106    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[13].RAM64X1D_inst/SP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y106    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/DP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y106    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[14].RAM64X1D_inst/SP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y104    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/DP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y104    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[19].RAM64X1D_inst/SP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y104    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/DP/CLK                                                                                                                     
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X42Y104    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[1].RAM64X1D_inst/SP/CLK                                                                                                                     
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X38Y103    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/CLK                                                                                                                    
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232    SLICE_X38Y103    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/SP/CLK                                                                                                                    



---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        5.909ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.093ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.693ns  (logic 0.402ns (23.751%)  route 1.291ns (76.249%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.717ns = ( 17.717 - 10.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.642ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.368    10.380    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X0Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y156         FDRE (Prop_fdre_C_Q)         0.236    10.616 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[2]/Q
                         net (fo=9, routed)           0.377    10.993    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg__0[2]
    SLICE_X1Y156         LUT6 (Prop_lut6_I3_O)        0.123    11.116 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.587    11.703    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X0Y156         LUT5 (Prop_lut5_I0_O)        0.043    11.746 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.326    12.073    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1
    SLICE_X1Y156         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.225    17.717    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X1Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
                         clock pessimism              0.642    18.359    
                         clock uncertainty           -0.074    18.285    
    SLICE_X1Y156         FDRE (Setup_fdre_C_R)       -0.304    17.981    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.981    
                         arrival time                         -12.073    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.911ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.690ns  (logic 0.403ns (23.846%)  route 1.287ns (76.154%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.728ns = ( 17.728 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.633ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.370    10.382    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.457    11.075    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/speed_is_100_int
    SLICE_X3Y116         LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.476    11.676    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/n_0_client_tx_enable_int_i_3
    SLICE_X2Y115         LUT5 (Prop_lut5_I2_O)        0.043    11.719 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.353    12.072    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1
    SLICE_X3Y115         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.236    17.728    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[5]/C
                         clock pessimism              0.633    18.361    
                         clock uncertainty           -0.074    18.287    
    SLICE_X3Y115         FDRE (Setup_fdre_C_R)       -0.304    17.983    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         17.983    
                         arrival time                         -12.072    
  -------------------------------------------------------------------
                         slack                                  5.911    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.916ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.685ns  (logic 0.371ns (22.014%)  route 1.314ns (77.986%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.837ns = ( 17.837 - 10.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/clk
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.204    10.694 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.462    11.156    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/speed_is_100_int
    SLICE_X28Y85         LUT6 (Prop_lut6_I5_O)        0.124    11.280 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_2/O
                         net (fo=7, routed)           0.442    11.723    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_2
    SLICE_X28Y84         LUT5 (Prop_lut5_I0_O)        0.043    11.766 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.409    12.175    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_counter[5]_i_1
    SLICE_X29Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.345    17.837    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]/C
                         clock pessimism              0.632    18.469    
                         clock uncertainty           -0.074    18.395    
    SLICE_X29Y86         FDRE (Setup_fdre_C_R)       -0.304    18.091    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         18.091    
                         arrival time                         -12.175    
  -------------------------------------------------------------------
                         slack                                  5.916    

Slack (MET) :             5.928ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.949ns  (logic 0.373ns (19.138%)  route 1.576ns (80.862%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.834ns = ( 17.834 - 10.000 ) 
    Source Clock Delay      (SCD):    8.493ns = ( 10.493 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.632ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.481    10.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y86         FDRE (Prop_fdre_C_Q)         0.204    10.697 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/Q
                         net (fo=9, routed)           0.469    11.166    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg__0[2]
    SLICE_X29Y85         LUT4 (Prop_lut4_I1_O)        0.126    11.292 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.820    12.112    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/n_0_client_tx_enable_int_i_3
    SLICE_X27Y83         LUT5 (Prop_lut5_I2_O)        0.043    12.155 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_i_1/O
                         net (fo=1, routed)           0.287    12.442    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int0
    SLICE_X29Y83         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.342    17.834    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                         clock pessimism              0.632    18.466    
                         clock uncertainty           -0.074    18.392    
    SLICE_X29Y83         FDRE (Setup_fdre_C_D)       -0.022    18.370    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg
  -------------------------------------------------------------------
                         required time                         18.370    
                         arrival time                         -12.442    
  -------------------------------------------------------------------
                         slack                                  5.928    

Slack (MET) :             5.932ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clkout1 rise@10.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.666ns  (logic 0.403ns (24.191%)  route 1.263ns (75.809%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.727ns = ( 17.727 - 10.000 ) 
    Source Clock Delay      (SCD):    8.382ns = ( 10.382 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.631ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.370    10.382    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.236    10.618 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/Q
                         net (fo=5, routed)           0.457    11.075    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/speed_is_100_int
    SLICE_X3Y116         LUT4 (Prop_lut4_I3_O)        0.124    11.199 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_i_3/O
                         net (fo=5, routed)           0.476    11.676    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/n_0_client_tx_enable_int_i_3
    SLICE_X2Y115         LUT5 (Prop_lut5_I2_O)        0.043    11.719 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter[5]_i_1/O
                         net (fo=6, routed)           0.329    12.048    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/n_0_counter[5]_i_1
    SLICE_X3Y116         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)   10.000    10.000 r  
    AG17                                              0.000    10.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000    10.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733    10.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    12.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    12.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    14.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073    14.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029    16.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    16.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.235    17.727    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y116                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
                         clock pessimism              0.631    18.358    
                         clock uncertainty           -0.074    18.284    
    SLICE_X3Y116         FDRE (Setup_fdre_C_R)       -0.304    17.980    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         17.980    
                         arrival time                         -12.048    
  -------------------------------------------------------------------
                         slack                                  5.932    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int1_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.163ns  (logic 0.100ns (61.327%)  route 0.063ns (38.673%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns = ( 6.532 - 2.000 ) 
    Source Clock Delay      (SCD):    3.821ns = ( 5.821 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.701     5.821    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.100     5.921 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int_reg/Q
                         net (fo=2, routed)           0.063     5.984    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int
    SLICE_X2Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.929     6.532    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int1_reg/C
                         clock pessimism             -0.700     5.832    
    SLICE_X2Y204         FDRE (Hold_fdre_C_D)         0.059     5.891    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/clk_div5_shift_int1_reg
  -------------------------------------------------------------------
                         required time                         -5.891    
                         arrival time                           5.984    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.113ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.211ns  (logic 0.128ns (60.796%)  route 0.083ns (39.205%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.531ns = ( 6.531 - 2.000 ) 
    Source Clock Delay      (SCD):    3.820ns = ( 5.820 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.700ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.700     5.820    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y207                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y207         FDRE (Prop_fdre_C_Q)         0.100     5.920 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[0]/Q
                         net (fo=10, routed)          0.083     6.002    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg__0[0]
    SLICE_X2Y207         LUT6 (Prop_lut6_I4_O)        0.028     6.030 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     6.030    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/p_0_in[5]
    SLICE_X2Y207         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.928     6.531    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y207                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.700     5.831    
    SLICE_X2Y207         FDRE (Hold_fdre_C_D)         0.087     5.918    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.918    
                         arrival time                           6.030    
  -------------------------------------------------------------------
                         slack                                  0.113    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.229ns  (logic 0.128ns (55.993%)  route 0.101ns (44.008%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns = ( 6.432 - 2.000 ) 
    Source Clock Delay      (SCD):    3.741ns = ( 5.741 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.680ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.621     5.741    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X1Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y156         FDRE (Prop_fdre_C_Q)         0.100     5.841 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[0]/Q
                         net (fo=10, routed)          0.101     5.941    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg__0[0]
    SLICE_X0Y156         LUT6 (Prop_lut6_I4_O)        0.028     5.969 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter[5]_i_2/O
                         net (fo=1, routed)           0.000     5.969    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/p_0_in[5]
    SLICE_X0Y156         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.829     6.432    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X0Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[5]/C
                         clock pessimism             -0.680     5.752    
    SLICE_X0Y156         FDRE (Hold_fdre_C_D)         0.087     5.839    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -5.839    
                         arrival time                           5.969    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.469ns = ( 6.469 - 2.000 ) 
    Source Clock Delay      (SCD):    3.766ns = ( 5.766 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.703ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.646     5.766    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X26Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y84         FDRE (Prop_fdre_C_Q)         0.107     5.873 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.927    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X26Y84         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.866     6.469    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/clk
    SLICE_X26Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.703     5.766    
    SLICE_X26Y84         FDRE (Hold_fdre_C_D)         0.023     5.789    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.789    
                         arrival time                           5.927    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.428ns = ( 6.428 - 2.000 ) 
    Source Clock Delay      (SCD):    3.738ns = ( 5.738 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.690ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.618     5.738    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/clk
    SLICE_X0Y162                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y162         FDRE (Prop_fdre_C_Q)         0.107     5.845 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.899    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y162         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.825     6.428    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/clk
    SLICE_X0Y162                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.690     5.738    
    SLICE_X0Y162         FDRE (Hold_fdre_C_D)         0.023     5.761    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.761    
                         arrival time                           5.899    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.511ns = ( 6.511 - 2.000 ) 
    Source Clock Delay      (SCD):    3.805ns = ( 5.805 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.685     5.805    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y89                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDRE (Prop_fdre_C_Q)         0.107     5.912 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.966    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync0
    SLICE_X0Y89          FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.908     6.511    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/clk
    SLICE_X0Y89                                                       r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.706     5.805    
    SLICE_X0Y89          FDRE (Hold_fdre_C_D)         0.023     5.828    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.828    
                         arrival time                           5.966    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.435ns = ( 6.435 - 2.000 ) 
    Source Clock Delay      (SCD):    3.751ns = ( 5.751 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.631     5.751    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.107     5.858 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.912    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync0
    SLICE_X2Y115         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.832     6.435    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.684     5.751    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.023     5.774    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.774    
                         arrival time                           5.912    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.433ns = ( 6.433 - 2.000 ) 
    Source Clock Delay      (SCD):    3.749ns = ( 5.749 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.684ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.629     5.749    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X4Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.107     5.856 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.910    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync0
    SLICE_X4Y115         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.830     6.433    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/clk
    SLICE_X4Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1/C
                         clock pessimism             -0.684     5.749    
    SLICE_X4Y115         FDRE (Hold_fdre_C_D)         0.023     5.772    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/txspeedis10100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.772    
                         arrival time                           5.910    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.512ns = ( 6.512 - 2.000 ) 
    Source Clock Delay      (SCD):    3.806ns = ( 5.806 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.706ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.686     5.806    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/clk
    SLICE_X0Y91                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y91          FDRE (Prop_fdre_C_Q)         0.107     5.913 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.967    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync0
    SLICE_X0Y91          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.909     6.512    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/clk
    SLICE_X0Y91                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1/C
                         clock pessimism             -0.706     5.806    
    SLICE_X0Y91          FDRE (Hold_fdre_C_D)         0.023     5.829    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.829    
                         arrival time                           5.967    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clkout1 rise@2.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.161ns  (logic 0.107ns (66.547%)  route 0.054ns (33.453%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.431ns = ( 6.431 - 2.000 ) 
    Source Clock Delay      (SCD):    3.740ns = ( 5.740 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.620     5.740    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y157                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y157         FDRE (Prop_fdre_C_Q)         0.107     5.847 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/Q
                         net (fo=1, routed)           0.054     5.901    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync0
    SLICE_X2Y157         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.828     6.431    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/clk
    SLICE_X2Y157                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1/C
                         clock pessimism             -0.691     5.740    
    SLICE_X2Y157         FDRE (Hold_fdre_C_D)         0.023     5.763    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg1
  -------------------------------------------------------------------
                         required time                         -5.763    
                         arrival time                           5.901    
  -------------------------------------------------------------------
                         slack                                  0.138    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkout1
Waveform:           { 2 6 }
Period:             8.000
Sources:            { Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack    Location         Pin                                                                                                         
Min Period        n/a     BUFGCTRL/I0         n/a            1.408     8.000   6.591    BUFGCTRL_X0Y1    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/I0         
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.071     8.000   6.929    MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1  
Min Period        n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y89     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/C         
Min Period        n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y91     Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/C                                 
Min Period        n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y162    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/C                                 
Min Period        n/a     ODDR/C              n/a            1.070     8.000   6.930    OLOGIC_X0Y179    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/C                                 
Min Period        n/a     FDRE/C              n/a            0.750     8.000   7.250    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[2]/C             
Min Period        n/a     FDRE/C              n/a            0.750     8.000   7.250    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[4]/C             
Min Period        n/a     FDRE/C              n/a            0.750     8.000   7.250    SLICE_X28Y81     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C  
Min Period        n/a     FDRE/C              n/a            0.750     8.000   7.250    SLICE_X28Y82     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg1/C  
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360   8.000   205.360  MMCME2_ADV_X0Y0  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1  
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X3Y116     Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[2]/C                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X3Y116     Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/counter_reg[4]/C                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X3Y207     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[2]/C                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X3Y207     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/counter_reg[4]/C                                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X2Y206     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg0/C                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X2Y206     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg2/C                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X2Y206     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/txspeedis100gen/data_sync_reg4/C                     
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X0Y179     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg0/C                                
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X0Y179     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg2/C                                
Low Pulse Width   Slow    FDRE/C              n/a            0.400     4.000   3.600    SLICE_X0Y179     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/tx_reset90_sync/data_sync_reg4/C                                
High Pulse Width  Slow    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X23Y84     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int1_reg/C          
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X27Y83     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_int_reg/C           
High Pulse Width  Slow    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X23Y84     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_reg/C               
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X24Y83     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int1_reg/C    
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X27Y83     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_int_reg/C     
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X24Y83     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_div5_shift_reg/C         
High Pulse Width  Slow    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C             
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[0]/C             
High Pulse Width  Slow    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C             
High Pulse Width  Fast    FDRE/C              n/a            0.350     4.000   3.650    SLICE_X29Y86     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/counter_reg[1]/C             



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_0_rxc
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        2.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.055ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X53Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X53Y82         FDRE (Setup_fdre_C_R)       -0.304    10.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X53Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X53Y82         FDRE (Setup_fdre_C_R)       -0.304    10.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[5]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X53Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X53Y82         FDRE (Setup_fdre_C_R)       -0.304    10.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.976ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X53Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X53Y82         FDRE (Setup_fdre_C_R)       -0.304    10.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.331    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.976    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.330ns (6.899%)  route 4.453ns (93.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 10.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.592     6.467    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.126     6.593 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_next_available4write_ptr_reg[8]_i_1__0/O
                         net (fo=28, routed)          0.861     7.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0
    SLICE_X53Y80         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.640    10.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[3]/C
                         clock pessimism              0.215    10.670    
                         clock uncertainty           -0.035    10.634    
    SLICE_X53Y80         FDRE (Setup_fdre_C_CE)      -0.201    10.433    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.980ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.330ns (6.899%)  route 4.453ns (93.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 10.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.592     6.467    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.126     6.593 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_next_available4write_ptr_reg[8]_i_1__0/O
                         net (fo=28, routed)          0.861     7.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0
    SLICE_X53Y80         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.640    10.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[5]/C
                         clock pessimism              0.215    10.670    
                         clock uncertainty           -0.035    10.634    
    SLICE_X53Y80         FDRE (Setup_fdre_C_CE)      -0.201    10.433    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         10.433    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  2.980    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X52Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X52Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X52Y82         FDRE (Setup_fdre_C_R)       -0.281    10.354    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[0]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             2.999ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.685ns  (logic 0.373ns (7.962%)  route 4.312ns (92.038%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.455ns = ( 10.455 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.353     7.355    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X52Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641    10.455    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X52Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/C
                         clock pessimism              0.215    10.671    
                         clock uncertainty           -0.035    10.635    
    SLICE_X52Y82         FDRE (Setup_fdre_C_R)       -0.281    10.354    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.354    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  2.999    

Slack (MET) :             3.005ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.784ns  (logic 0.330ns (6.899%)  route 4.454ns (93.101%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 10.457 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.592     6.467    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X48Y81         LUT3 (Prop_lut3_I0_O)        0.126     6.593 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_next_available4write_ptr_reg[8]_i_1__0/O
                         net (fo=28, routed)          0.861     7.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_next_available4write_ptr_reg[8]_i_1__0
    SLICE_X54Y82         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.643    10.457    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X54Y82                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[7]/C
                         clock pessimism              0.215    10.673    
                         clock uncertainty           -0.035    10.637    
    SLICE_X54Y82         FDRE (Setup_fdre_C_CE)      -0.178    10.459    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         10.459    
                         arrival time                          -7.454    
  -------------------------------------------------------------------
                         slack                                  3.005    

Slack (MET) :             3.021ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        4.638ns  (logic 0.373ns (8.042%)  route 4.265ns (91.958%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        -0.001ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.454ns = ( 10.454 - 8.000 ) 
    Source Clock Delay      (SCD):    2.671ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.641     2.671    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X31Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y97         FDSE (Prop_fdse_C_Q)         0.204     2.875 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.363     6.238    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_reset
    SLICE_X51Y81         LUT5 (Prop_lut5_I1_O)        0.126     6.364 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.595     6.959    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X52Y82         LUT2 (Prop_lut2_I1_O)        0.043     7.002 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.307     7.309    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X53Y81         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.640    10.454    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y81                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/C
                         clock pessimism              0.215    10.670    
                         clock uncertainty           -0.035    10.634    
    SLICE_X53Y81         FDRE (Setup_fdre_C_R)       -0.304    10.330    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.330    
                         arrival time                          -7.309    
  -------------------------------------------------------------------
                         slack                                  3.021    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.201ns  (logic 0.100ns (49.633%)  route 0.101ns (50.367%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.323ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.340     1.323    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X33Y99                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y99         FDRE (Prop_fdre_C_Q)         0.100     1.423 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.101     1.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X32Y97         RAMD64E                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.382     1.569    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X32Y97                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.231     1.337    
    SLICE_X32Y97         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.469    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.469    
                         arrival time                           1.525    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.292ns  (logic 0.100ns (34.216%)  route 0.192ns (65.784%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.349     1.332    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X55Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y84         FDRE (Prop_fdre_C_Q)         0.100     1.432 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/Q
                         net (fo=1, routed)           0.192     1.625    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[8]
    RAMB36_X3Y17         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.424     1.610    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y17                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     1.378    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.561    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.625    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.067ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.100ns (33.696%)  route 0.197ns (66.304%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.348     1.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X55Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y83         FDRE (Prop_fdre_C_Q)         0.100     1.431 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/Q
                         net (fo=1, routed)           0.197     1.628    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[3]
    RAMB36_X3Y17         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.424     1.610    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y17                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     1.378    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.561    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.628    
  -------------------------------------------------------------------
                         slack                                  0.067    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.118ns (35.396%)  route 0.215ns (64.604%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.347     1.330    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X52Y85                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y85         FDRE (Prop_fdre_C_Q)         0.118     1.448 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[1]/Q
                         net (fo=1, routed)           0.215     1.664    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[1]
    RAMB36_X3Y17         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.424     1.610    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y17                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.407    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.590    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.664    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.309ns  (logic 0.118ns (38.171%)  route 0.191ns (61.829%))
  Logic Levels:           0  
  Clock Path Skew:        0.046ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.349     1.332    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X54Y85                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y85         FDRE (Prop_fdre_C_Q)         0.118     1.450 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[5]/Q
                         net (fo=1, routed)           0.191     1.641    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[5]
    RAMB36_X3Y17         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.424     1.610    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y17                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     1.378    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.561    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.561    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.569ns
    Source Clock Delay      (SCD):    1.324ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.341     1.324    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X43Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y84         FDRE (Prop_fdre_C_Q)         0.100     1.424 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[8]/Q
                         net (fo=1, routed)           0.054     1.478    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/bytes_12_and_13_d19_reg[8]
    SLICE_X42Y84         LUT5 (Prop_lut5_I2_O)        0.028     1.506 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_client_rxs_dpmem_wr_data_d1[24]_i_1/O
                         net (fo=1, routed)           0.000     1.506    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_RXS_DPMEM_WR_DATA[24]
    SLICE_X42Y84         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.382     1.569    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X42Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[24]/C
                         clock pessimism             -0.233     1.335    
    SLICE_X42Y84         FDRE (Hold_fdre_C_D)         0.087     1.422    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.422    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.969%)  route 0.245ns (71.031%))
  Logic Levels:           0  
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.331ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.348     1.331    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X56Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y80         FDRE (Prop_fdre_C_Q)         0.100     1.431 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[5]/Q
                         net (fo=1, routed)           0.245     1.677    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1[5]
    RAMB36_X3Y16         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.419     1.605    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y16                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.402    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183     1.585    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.677    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.345ns  (logic 0.100ns (28.950%)  route 0.245ns (71.050%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.349     1.332    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X56Y81                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.100     1.432 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[2]/Q
                         net (fo=1, routed)           0.245     1.678    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1[2]
    RAMB36_X3Y16         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.419     1.605    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y16                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.402    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.585    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.678    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.346ns  (logic 0.100ns (28.869%)  route 0.246ns (71.131%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.605ns
    Source Clock Delay      (SCD):    1.332ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.349     1.332    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X56Y81                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y81         FDRE (Prop_fdre_C_Q)         0.100     1.432 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[1]/Q
                         net (fo=1, routed)           0.246     1.679    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1[1]
    RAMB36_X3Y16         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.419     1.605    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y16                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.402    
    RAMB36_X3Y16         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.183     1.585    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.679    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.100ns (28.626%)  route 0.249ns (71.374%))
  Logic Levels:           0  
  Clock Path Skew:        0.072ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.610ns
    Source Clock Delay      (SCD):    1.335ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.352     1.335    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X56Y85                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y85         FDRE (Prop_fdre_C_Q)         0.100     1.435 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[4]/Q
                         net (fo=1, routed)           0.249     1.685    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[4]
    RAMB36_X3Y17         RAMB36E1                                     r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[9]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.424     1.610    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y17                                                      r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.407    
    RAMB36_X3Y17         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[9])
                                                      0.183     1.590    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.685    
  -------------------------------------------------------------------
                         slack                                  0.095    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_0_rxc
Waveform:           { 0 4 }
Period:             8.000
Sources:            { rgmii_port_0_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                      
Min Period        n/a     BUFR/I              n/a            1.851     8.000   6.149  BUFR_X0Y4     Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/I                                                                                                                                                                                  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y17  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y16  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFIO/I             n/a            1.249     8.000   6.751  BUFIO_X0Y7    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/I                                                                                                                                                                                 
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y77  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C                                                                                                                                                                                    
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y86  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C                                                                                                                                                                  
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y85  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C                                                                                                                                                                  
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y80  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C                                                                                                                                                                  
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y79  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C                                                                                                                                                                  
Min Period        n/a     FDPE/C              n/a            0.750     8.000   7.250  SLICE_X48Y93  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/C                                                                                                                                                                          
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X30Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y97  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y95  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK                                                                                                                
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X32Y95  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK                                                                                                                



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_1_rxc
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.803ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.064ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_73/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_73/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_73/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_73
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_74/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_74/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_74/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_74
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_75/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_75/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_75/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_75
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_81/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_81/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_81/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_81
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_82/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_82/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_82/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_82
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_83/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.797ns  (logic 0.236ns (3.472%)  route 6.561ns (96.528%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.561     9.468    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X68Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_83/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_83/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X68Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/end_of_frame_reset_array_reg_r_83
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.468    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.236ns (3.473%)  route 6.560ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.560     9.466    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X71Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X71Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.236ns (3.473%)  route 6.560ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.560     9.466    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X71Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X71Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.805ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.236ns (3.473%)  route 6.560ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.560     9.466    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X71Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X71Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X71Y89         FDRE (Setup_fdre_C_R)       -0.384    10.271    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[8]
  -------------------------------------------------------------------
                         required time                         10.271    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.805    

Slack (MET) :             0.828ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        6.796ns  (logic 0.236ns (3.473%)  route 6.560ns (96.527%))
  Logic Levels:           0  
  Clock Path Skew:        0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.475ns = ( 10.475 - 8.000 ) 
    Source Clock Delay      (SCD):    2.670ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.670    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y99                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y99         FDSE (Prop_fdse_C_Q)         0.236     2.906 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         6.560     9.466    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_reset
    SLICE_X70Y89         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.653    10.475    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X70Y89                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[4]/C
                         clock pessimism              0.215    10.690    
                         clock uncertainty           -0.035    10.655    
    SLICE_X70Y89         FDRE (Setup_fdre_C_R)       -0.361    10.294    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_next_available4write_ptr_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         10.294    
                         arrival time                          -9.466    
  -------------------------------------------------------------------
                         slack                                  0.828    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.064ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.276     1.267    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X3Y99                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.100     1.367 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.107     1.474    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y98          RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.508    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y98                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.227     1.281    
    SLICE_X2Y98          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.410    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.064    

Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.100ns (41.268%)  route 0.142ns (58.732%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.276     1.267    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y99                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y99          FDRE (Prop_fdre_C_Q)         0.100     1.367 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/Q
                         net (fo=2, routed)           0.142     1.509    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/D
    SLICE_X2Y97          RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.508    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X2Y97                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.305    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.434    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.434    
                         arrival time                           1.509    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.080ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.250ns  (logic 0.100ns (39.951%)  route 0.150ns (60.049%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.276     1.267    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X7Y99                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.100     1.367 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/Q
                         net (fo=2, routed)           0.150     1.517    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X2Y97          RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.508    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X2Y97                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.305    
    SLICE_X2Y97          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.437    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.437    
                         arrival time                           1.517    
  -------------------------------------------------------------------
                         slack                                  0.080    

Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/rxd_reg4_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/RXD_REG1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.503ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.230ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.271     1.262    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X7Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/rxd_reg4_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y86          FDRE (Prop_fdre_C_Q)         0.100     1.362 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/rxd_reg4_reg[2]/Q
                         net (fo=1, routed)           0.056     1.417    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/rxd_reg4[2]
    SLICE_X6Y86          LUT5 (Prop_lut5_I2_O)        0.028     1.445 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/RXD_REG1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.445    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_rxd_from_mii[2]
    SLICE_X6Y86          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/RXD_REG1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.309     1.503    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X6Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/RXD_REG1_reg[2]/C
                         clock pessimism             -0.230     1.273    
    SLICE_X6Y86          FDRE (Hold_fdre_C_D)         0.087     1.360    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rxgen/RXD_REG1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.360    
                         arrival time                           1.445    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.095ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.238ns  (logic 0.100ns (42.080%)  route 0.138ns (57.920%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.509ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.276     1.267    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X7Y99                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y99          FDRE (Prop_fdre_C_Q)         0.100     1.367 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[6]/Q
                         net (fo=2, routed)           0.138     1.504    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/D
    SLICE_X4Y97          RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.315     1.509    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/WCLK
    SLICE_X4Y97                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.228     1.281    
    SLICE_X4Y97          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.410    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.410    
                         arrival time                           1.504    
  -------------------------------------------------------------------
                         slack                                  0.095    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.254%)  route 0.107ns (51.746%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.508ns
    Source Clock Delay      (SCD):    1.267ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.276     1.267    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X3Y99                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y99          FDRE (Prop_fdre_C_Q)         0.100     1.367 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[2]/Q
                         net (fo=2, routed)           0.107     1.474    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/D
    SLICE_X2Y98          RAMD64E                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.508    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X2Y98                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.227     1.281    
    SLICE_X2Y98          RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.094     1.375    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.474    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.101ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.302     1.293    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y92                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.118     1.411 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].configurable_match_cap_reg[1]/Q
                         net (fo=1, routed)           0.096     1.507    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/configurable_match_cap[1]
    SLICE_X10Y93         SRL16E                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y93                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match/CLK
                         clock pessimism             -0.229     1.308    
    SLICE_X10Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.098     1.406    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[1].delay_configurable_match
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.101    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.118ns (54.917%)  route 0.097ns (45.083%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.302     1.293    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y92                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.118     1.411 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].configurable_match_cap_reg[3]/Q
                         net (fo=1, routed)           0.097     1.508    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/configurable_match_cap[3]
    SLICE_X10Y93         SRL16E                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y93                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match/CLK
                         clock pessimism             -0.229     1.308    
    SLICE_X10Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.095     1.403    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[3].delay_configurable_match
  -------------------------------------------------------------------
                         required time                         -1.403    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[33]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.091ns (21.021%)  route 0.342ns (78.979%))
  Logic Levels:           0  
  Clock Path Skew:        0.068ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.620ns
    Source Clock Delay      (SCD):    1.349ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.358     1.349    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X68Y94                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[33]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X68Y94         FDRE (Prop_fdre_C_Q)         0.091     1.440 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1_reg[33]/Q
                         net (fo=1, routed)           0.342     1.782    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_wr_data_d1[33]
    RAMB36_X3Y18         RAMB36E1                                     r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.426     1.620    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y18                                                      r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.203     1.416    
    RAMB36_X3Y18         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[30])
                                                      0.260     1.676    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.676    
                         arrival time                           1.782    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_match_cap_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/D
                            (rising edge-triggered cell SRL16E clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.214ns  (logic 0.118ns (55.173%)  route 0.096ns (44.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.537ns
    Source Clock Delay      (SCD):    1.293ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.302     1.293    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y92                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_match_cap_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y92         FDRE (Prop_fdre_C_Q)         0.118     1.411 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].configurable_match_cap_reg[0]/Q
                         net (fo=1, routed)           0.096     1.507    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/configurable_match_cap[0]
    SLICE_X10Y93         SRL16E                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X10Y93                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match/CLK
                         clock pessimism             -0.229     1.308    
    SLICE_X10Y93         SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     1.400    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/match_filters[0].delay_configurable_match
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.107    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_1_rxc
Waveform:           { 0 4 }
Period:             8.000
Sources:            { rgmii_port_1_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location      Pin                                                                                                                                                                                                                                                                                      
Min Period        n/a     BUFR/I              n/a            1.851     8.000   6.149  BUFR_X0Y5     Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I                                                                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y18  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y19  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFIO/I             n/a            1.249     8.000   6.751  BUFIO_X0Y4    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I                                                                                                                                                                                                         
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y71  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C                                                                                                                                                                                                            
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y58  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y84  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y61  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y83  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     FDPE/C              n/a            0.750     8.000   7.250  SLICE_X55Y95  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/C                                                                                                                                                                          
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y99   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y99   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y97   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X2Y98   Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_2_rxc
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.073ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.330ns (8.728%)  route 3.451ns (91.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 10.457 - 8.000 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.630     2.675    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X21Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDSE (Prop_fdse_C_Q)         0.204     2.879 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         2.782     5.660    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_reset
    SLICE_X44Y175        LUT6 (Prop_lut6_I5_O)        0.126     5.786 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_data_packed_word[15]_i_1/O
                         net (fo=8, routed)           0.669     6.456    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1
    SLICE_X43Y174        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.628    10.457    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X43Y174                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[13]/C
                         clock pessimism              0.215    10.673    
                         clock uncertainty           -0.035    10.637    
    SLICE_X43Y174        FDRE (Setup_fdre_C_R)       -0.304    10.333    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[13]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.878ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.330ns (8.728%)  route 3.451ns (91.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.002ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.457ns = ( 10.457 - 8.000 ) 
    Source Clock Delay      (SCD):    2.675ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.630     2.675    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X21Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y165        FDSE (Prop_fdse_C_Q)         0.204     2.879 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         2.782     5.660    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_reset
    SLICE_X44Y175        LUT6 (Prop_lut6_I5_O)        0.126     5.786 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_data_packed_word[15]_i_1/O
                         net (fo=8, routed)           0.669     6.456    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_packed_word[15]_i_1
    SLICE_X43Y174        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.628    10.457    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X43Y174                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[14]/C
                         clock pessimism              0.215    10.673    
                         clock uncertainty           -0.035    10.637    
    SLICE_X43Y174        FDRE (Setup_fdre_C_R)       -0.304    10.333    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[14]
  -------------------------------------------------------------------
                         required time                         10.333    
                         arrival time                          -6.456    
  -------------------------------------------------------------------
                         slack                                  3.878    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.309ns (8.158%)  route 3.479ns (91.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 10.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.494     6.452    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X37Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.632    10.461    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y169                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]/C
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.035    10.641    
    SLICE_X37Y169        FDRE (Setup_fdre_C_R)       -0.304    10.337    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[1]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.309ns (8.158%)  route 3.479ns (91.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 10.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.494     6.452    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X37Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.632    10.461    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y169                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]/C
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.035    10.641    
    SLICE_X37Y169        FDRE (Setup_fdre_C_R)       -0.304    10.337    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[4]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.309ns (8.158%)  route 3.479ns (91.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 10.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.494     6.452    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X37Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.632    10.461    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y169                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]/C
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.035    10.641    
    SLICE_X37Y169        FDRE (Setup_fdre_C_R)       -0.304    10.337    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[6]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.309ns (8.158%)  route 3.479ns (91.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 10.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.494     6.452    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X37Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.632    10.461    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y169                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]/C
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.035    10.641    
    SLICE_X37Y169        FDRE (Setup_fdre_C_R)       -0.304    10.337    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[7]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.885ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.788ns  (logic 0.309ns (8.158%)  route 3.479ns (91.842%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.012ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.461ns = ( 10.461 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.494     6.452    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X37Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.632    10.461    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y169                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[8]/C
                         clock pessimism              0.215    10.677    
                         clock uncertainty           -0.035    10.641    
    SLICE_X37Y169        FDRE (Setup_fdre_C_R)       -0.304    10.337    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[8]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -6.452    
  -------------------------------------------------------------------
                         slack                                  3.885    

Slack (MET) :             3.948ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.726ns  (logic 0.309ns (8.294%)  route 3.417ns (91.706%))
  Logic Levels:           2  (LUT2=1 LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.462ns = ( 10.462 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.763     5.651    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X40Y168        LUT5 (Prop_lut5_I3_O)        0.043     5.694 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_2/O
                         net (fo=10, routed)          0.221     5.915    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_2
    SLICE_X40Y170        LUT2 (Prop_lut2_I1_O)        0.043     5.958 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxs_mem_addr_cntr[8]_i_1/O
                         net (fo=8, routed)           0.432     6.390    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxs_mem_addr_cntr[8]_i_1
    SLICE_X40Y170        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633    10.462    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X40Y170                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]/C
                         clock pessimism              0.215    10.678    
                         clock uncertainty           -0.035    10.642    
    SLICE_X40Y170        FDRE (Setup_fdre_C_R)       -0.304    10.338    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_mem_addr_cntr_reg[3]
  -------------------------------------------------------------------
                         required time                         10.338    
                         arrival time                          -6.390    
  -------------------------------------------------------------------
                         slack                                  3.948    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][27]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.266ns (7.035%)  route 3.515ns (92.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 10.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.390     5.278    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X43Y172        LUT3 (Prop_lut3_I1_O)        0.043     5.321 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.125     6.446    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1
    SLICE_X30Y173        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.566    10.395    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X30Y173                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][27]/C
                         clock pessimism              0.215    10.611    
                         clock uncertainty           -0.035    10.575    
    SLICE_X30Y173        FDRE (Setup_fdre_C_CE)      -0.178    10.397    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][27]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  3.951    

Slack (MET) :             3.951ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][27]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        3.781ns  (logic 0.266ns (7.035%)  route 3.515ns (92.965%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 10.395 - 8.000 ) 
    Source Clock Delay      (SCD):    2.665ns
    Clock Pessimism Removal (CPR):    0.215ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.620     2.665    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X15Y178                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y178        FDRE (Prop_fdre_C_Q)         0.223     2.888 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         2.390     5.278    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X43Y172        LUT3 (Prop_lut3_I1_O)        0.043     5.321 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_data_valid_array[1][0]_i_1/O
                         net (fo=65, routed)          1.125     6.446    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rx_data_valid_array[1][0]_i_1
    SLICE_X30Y173        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][27]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.566    10.395    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X30Y173                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][27]/C
                         clock pessimism              0.215    10.611    
                         clock uncertainty           -0.035    10.575    
    SLICE_X30Y173        FDRE (Setup_fdre_C_CE)      -0.178    10.397    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[2][27]
  -------------------------------------------------------------------
                         required time                         10.397    
                         arrival time                          -6.446    
  -------------------------------------------------------------------
                         slack                                  3.951    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.805%)  route 0.145ns (59.195%))
  Logic Levels:           0  
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.302ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.304     1.302    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X19Y160                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X19Y160        FDRE (Prop_fdre_C_Q)         0.100     1.402 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[1]/Q
                         net (fo=2, routed)           0.145     1.547    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/D
    SLICE_X14Y159        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.344     1.546    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/WCLK
    SLICE_X14Y159                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.342    
    SLICE_X14Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.474    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.547    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.074ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.245ns  (logic 0.100ns (40.873%)  route 0.145ns (59.127%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.303ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.305     1.303    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X17Y159                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y159        FDRE (Prop_fdre_C_Q)         0.100     1.403 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.145     1.548    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X12Y158        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.344     1.546    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X12Y158                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.342    
    SLICE_X12Y158        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.474    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.474    
                         arrival time                           1.548    
  -------------------------------------------------------------------
                         slack                                  0.074    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_multicast_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.299     1.297    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X27Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_multicast_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_multicast_frame_reg/Q
                         net (fo=1, routed)           0.055     1.452    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_multicast_frame
    SLICE_X26Y172        LUT4 (Prop_lut4_I0_O)        0.028     1.480 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector[21]_i_1/O
                         net (fo=1, routed)           0.000     1.480    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/n_0_inc_vector[21]_i_1
    SLICE_X26Y172        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.338     1.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X26Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[21]/C
                         clock pessimism             -0.231     1.308    
    SLICE_X26Y172        FDRE (Hold_fdre_C_D)         0.087     1.395    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.480    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.118ns (37.673%)  route 0.195ns (62.327%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.341ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.341    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X54Y171                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y171        FDRE (Prop_fdre_C_Q)         0.118     1.459 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[2]/Q
                         net (fo=1, routed)           0.195     1.654    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[2]
    RAMB36_X3Y34         RAMB36E1                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.411     1.612    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y34                                                      r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     1.380    
    RAMB36_X3Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183     1.563    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.654    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.097ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.118ns (44.204%)  route 0.149ns (55.796%))
  Logic Levels:           0  
  Clock Path Skew:        0.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.546ns
    Source Clock Delay      (SCD):    1.301ns
    Clock Pessimism Removal (CPR):    0.203ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.303     1.301    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X16Y162                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y162        FDRE (Prop_fdre_C_Q)         0.118     1.419 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[0]/Q
                         net (fo=2, routed)           0.149     1.568    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/D
    SLICE_X14Y159        RAMD64E                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.344     1.546    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/WCLK
    SLICE_X14Y159                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.203     1.342    
    SLICE_X14Y159        RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.471    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.471    
                         arrival time                           1.568    
  -------------------------------------------------------------------
                         slack                                  0.097    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_broadcast_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.299     1.297    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X27Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_broadcast_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_broadcast_frame_reg/Q
                         net (fo=1, routed)           0.081     1.478    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_broadcast_frame
    SLICE_X26Y172        LUT4 (Prop_lut4_I0_O)        0.030     1.508 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector[20]_i_1/O
                         net (fo=1, routed)           0.000     1.508    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/n_0_inc_vector[20]_i_1
    SLICE_X26Y172        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.338     1.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X26Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/C
                         clock pessimism             -0.231     1.308    
    SLICE_X26Y172        FDRE (Hold_fdre_C_D)         0.096     1.404    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.404    
                         arrival time                           1.508    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.107ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][12]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.177ns  (logic 0.100ns (56.477%)  route 0.077ns (43.523%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.574ns
    Source Clock Delay      (SCD):    1.330ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.332     1.330    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X43Y175                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y175        FDRE (Prop_fdre_C_Q)         0.100     1.430 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[12]/Q
                         net (fo=4, routed)           0.077     1.507    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_RXD_DPMEM_WR_DATA[12]
    SLICE_X42Y175        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.372     1.574    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X42Y175                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][12]/C
                         clock pessimism             -0.232     1.341    
    SLICE_X42Y175        FDRE (Hold_fdre_C_D)         0.059     1.400    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_words_array_reg[1][12]
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.507    
  -------------------------------------------------------------------
                         slack                                  0.107    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_next_available4write_ptr_reg_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.206ns  (logic 0.128ns (62.241%)  route 0.078ns (37.759%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.578ns
    Source Clock Delay      (SCD):    1.333ns
    Clock Pessimism Removal (CPR):    0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.335     1.333    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X43Y171                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y171        FDRE (Prop_fdre_C_Q)         0.100     1.433 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_addr_cntr_reg[6]/Q
                         net (fo=7, routed)           0.078     1.511    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_RXD_DPMEM_ADDR[6]
    SLICE_X42Y171        LUT5 (Prop_lut5_I3_O)        0.028     1.539 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rxd_mem_next_available4write_ptr_reg[6]_i_1/O
                         net (fo=2, routed)           0.000     1.539    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_rxd_mem_next_available4write_ptr_reg[6]_i_1
    SLICE_X42Y171        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_next_available4write_ptr_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.376     1.578    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X42Y171                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_next_available4write_ptr_reg_reg[6]/C
                         clock pessimism             -0.233     1.344    
    SLICE_X42Y171        FDRE (Hold_fdre_C_D)         0.087     1.431    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxd_mem_next_available4write_ptr_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.539    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.110ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.331ns  (logic 0.100ns (30.244%)  route 0.231ns (69.756%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.612ns
    Source Clock Delay      (SCD):    1.342ns
    Clock Pessimism Removal (CPR):    0.232ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.344     1.342    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X55Y170                                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y170        FDRE (Prop_fdre_C_Q)         0.100     1.442 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[6]/Q
                         net (fo=1, routed)           0.231     1.673    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[6]
    RAMB36_X3Y34         RAMB36E1                                     r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.411     1.612    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y34                                                      r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.232     1.380    
    RAMB36_X3Y34         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.563    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.673    
  -------------------------------------------------------------------
                         slack                                  0.110    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_good_frame_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.128ns (61.188%)  route 0.081ns (38.812%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.540ns
    Source Clock Delay      (SCD):    1.297ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.299     1.297    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X27Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_good_frame_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y172        FDRE (Prop_fdre_C_Q)         0.100     1.397 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_good_frame_reg/Q
                         net (fo=6, routed)           0.081     1.478    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_good_frame
    SLICE_X26Y172        LUT4 (Prop_lut4_I2_O)        0.028     1.506 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector[24]_i_1/O
                         net (fo=1, routed)           0.000     1.506    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/n_0_inc_vector[24]_i_1
    SLICE_X26Y172        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.338     1.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/rx_mac_aclk
    SLICE_X26Y172                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[24]/C
                         clock pessimism             -0.231     1.308    
    SLICE_X26Y172        FDRE (Hold_fdre_C_D)         0.087     1.395    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.395    
                         arrival time                           1.506    
  -------------------------------------------------------------------
                         slack                                  0.111    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_2_rxc
Waveform:           { 0 4 }
Period:             8.000
Sources:            { rgmii_port_2_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                      
Min Period        n/a     BUFR/I              n/a            1.851     8.000   6.149  BUFR_X0Y12     Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I                                                                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y34   Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X2Y35   Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFIO/I             n/a            1.249     8.000   6.751  BUFIO_X0Y15    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I                                                                                                                                                                                                         
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y166  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C                                                                                                                                                                                                            
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y165  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y154  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y152  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y151  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     FDPE/C              n/a            0.750     8.000   7.250  SLICE_X40Y166  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/C                                                                                                                                                                          
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y158  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y158  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y158  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y158  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X12Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y160  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y160  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[6].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y160  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y160  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X14Y159  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_3_rxc
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        3.059ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.076ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[26]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.302ns (6.314%)  route 4.481ns (93.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.346     7.413    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X32Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[26]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X32Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[26]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X32Y198        FDRE (Setup_fdre_C_CE)      -0.178    10.472    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[26]
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.302ns (6.314%)  route 4.481ns (93.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.346     7.413    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X32Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X32Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[28]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X32Y198        FDRE (Setup_fdre_C_CE)      -0.178    10.472    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[28]
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.302ns (6.314%)  route 4.481ns (93.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.346     7.413    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X32Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X32Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[10]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X32Y198        FDRE (Setup_fdre_C_CE)      -0.178    10.472    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[10]
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.059ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.783ns  (logic 0.302ns (6.314%)  route 4.481ns (93.686%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.346     7.413    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X32Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X32Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[12]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X32Y198        FDRE (Setup_fdre_C_CE)      -0.178    10.472    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[12]
  -------------------------------------------------------------------
                         required time                         10.472    
                         arrival time                          -7.413    
  -------------------------------------------------------------------
                         slack                                  3.059    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[30]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.302ns (6.463%)  route 4.371ns (93.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.236     7.303    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X33Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[30]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X33Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[30]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X33Y198        FDRE (Setup_fdre_C_CE)      -0.201    10.449    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[30]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.302ns (6.463%)  route 4.371ns (93.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.236     7.303    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X33Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X33Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[13]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X33Y198        FDRE (Setup_fdre_C_CE)      -0.201    10.449    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[13]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[14]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.302ns (6.463%)  route 4.371ns (93.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.236     7.303    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X33Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X33Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[14]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X33Y198        FDRE (Setup_fdre_C_CE)      -0.201    10.449    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[14]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.146ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.673ns  (logic 0.302ns (6.463%)  route 4.371ns (93.537%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.055ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.470ns = ( 10.470 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.236     7.303    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X33Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.636    10.470    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X33Y198                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[15]/C
                         clock pessimism              0.216    10.685    
                         clock uncertainty           -0.035    10.650    
    SLICE_X33Y198        FDRE (Setup_fdre_C_CE)      -0.201    10.449    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[15]
  -------------------------------------------------------------------
                         required time                         10.449    
                         arrival time                          -7.303    
  -------------------------------------------------------------------
                         slack                                  3.146    

Slack (MET) :             3.151ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.670ns  (logic 0.302ns (6.467%)  route 4.368ns (93.533%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.057ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.472ns = ( 10.472 - 8.000 ) 
    Source Clock Delay      (SCD):    2.630ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.581     2.630    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_mac_aclk
    SLICE_X2Y199                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y199         FDRE (Prop_fdre_C_Q)         0.259     2.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rx_enable_int_reg/Q
                         net (fo=340, routed)         3.135     6.024    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RX_CLK_ENABLE_IN
    SLICE_X47Y189        LUT2 (Prop_lut2_I0_O)        0.043     6.067 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/FSM_sequential_receive_frame_current_state[4]_i_1/O
                         net (fo=79, routed)          1.233     7.300    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_FSM_sequential_receive_frame_current_state[4]_i_1
    SLICE_X35Y197        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.638    10.472    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X35Y197                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]/C
                         clock pessimism              0.216    10.687    
                         clock uncertainty           -0.035    10.652    
    SLICE_X35Y197        FDRE (Setup_fdre_C_CE)      -0.201    10.451    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_1_reg_reg[29]
  -------------------------------------------------------------------
                         required time                         10.451    
                         arrival time                          -7.300    
  -------------------------------------------------------------------
                         slack                                  3.151    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        4.479ns  (logic 0.359ns (8.015%)  route 4.120ns (91.985%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.483ns = ( 10.483 - 8.000 ) 
    Source Clock Delay      (SCD):    2.684ns
    Clock Pessimism Removal (CPR):    0.216ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.635     2.684    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X12Y199                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y199        FDSE (Prop_fdse_C_Q)         0.236     2.920 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_rx_reset_i/sync_rst1_reg/Q
                         net (fo=944, routed)         3.827     6.748    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_reset
    SLICE_X50Y194        LUT6 (Prop_lut6_I0_O)        0.123     6.871 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_data_packed_word[7]_i_1/O
                         net (fo=8, routed)           0.292     7.163    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_rx_data_packed_word[7]_i_1
    SLICE_X53Y194        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.649    10.483    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y194                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[0]/C
                         clock pessimism              0.216    10.698    
                         clock uncertainty           -0.035    10.663    
    SLICE_X53Y194        FDRE (Setup_fdre_C_CE)      -0.201    10.462    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rx_data_packed_word_reg[0]
  -------------------------------------------------------------------
                         required time                         10.462    
                         arrival time                          -7.163    
  -------------------------------------------------------------------
                         slack                                  3.299    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.945%)  route 0.144ns (59.055%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X3Y195                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[4]/Q
                         net (fo=2, routed)           0.144     1.522    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/D
    SLICE_X4Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/WCLK
    SLICE_X4Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.204     1.317    
    SLICE_X4Y194         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.129     1.446    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.446    
                         arrival time                           1.522    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.078ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.100ns (40.173%)  route 0.149ns (59.827%))
  Logic Levels:           0  
  Clock Path Skew:        0.039ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X3Y195                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y195         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[3]/Q
                         net (fo=2, routed)           0.149     1.527    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/D
    SLICE_X6Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.204     1.317    
    SLICE_X6Y194         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.449    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.449    
                         arrival time                           1.527    
  -------------------------------------------------------------------
                         slack                                  0.078    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.189%)  route 0.243ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.243     1.620    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X6Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X6Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.229     1.292    
    SLICE_X6Y194         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.533    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.189%)  route 0.243ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.243     1.620    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/A2
    SLICE_X6Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/WCLK
    SLICE_X6Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.229     1.292    
    SLICE_X6Y194         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.533    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.189%)  route 0.243ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.243     1.620    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X6Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK
                         clock pessimism             -0.229     1.292    
    SLICE_X6Y194         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.533    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.343ns  (logic 0.100ns (29.189%)  route 0.243ns (70.811%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y194         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_count_pipe_reg[2]/Q
                         net (fo=25, routed)          0.243     1.620    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/A2
    SLICE_X6Y194         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/WCLK
    SLICE_X6Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.229     1.292    
    SLICE_X6Y194         RAMD64E (Hold_ramd64e_CLK_WADR2)
                                                      0.241     1.533    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.533    
                         arrival time                           1.620    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.100ns (28.780%)  route 0.247ns (71.220%))
  Logic Levels:           0  
  Clock Path Skew:        0.076ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.633ns
    Source Clock Delay      (SCD):    1.354ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.351     1.354    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X53Y195                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y195        FDRE (Prop_fdre_C_Q)         0.100     1.454 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1_reg[9]/Q
                         net (fo=1, routed)           0.247     1.701    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxd_dpmem_addr_d1[9]
    RAMB36_X3Y39         RAMB36E1                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[14]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.427     1.633    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X3Y39                                                      r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.204     1.429    
    RAMB36_X3Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[14])
                                                      0.183     1.612    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.089ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
                            (rising edge-triggered cell RAMD64E clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.235ns  (logic 0.100ns (42.567%)  route 0.135ns (57.433%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.520ns
    Source Clock Delay      (SCD):    1.278ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.275     1.278    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X7Y194                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y194         FDRE (Prop_fdre_C_Q)         0.100     1.378 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/load_wr_data_reg[7]/Q
                         net (fo=2, routed)           0.135     1.513    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/D
    SLICE_X4Y193         RAMD64E                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/I
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.314     1.520    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/WCLK
    SLICE_X4Y193                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP/CLK
                         clock pessimism             -0.229     1.292    
    SLICE_X4Y193         RAMD64E (Hold_ramd64e_CLK_I)
                                                      0.132     1.424    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[7].header_field_dist_ram/SP
  -------------------------------------------------------------------
                         required time                         -1.424    
                         arrival time                           1.513    
  -------------------------------------------------------------------
                         slack                                  0.089    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.191ns  (logic 0.128ns (66.995%)  route 0.063ns (33.005%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.592ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.346    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X39Y193                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y193        FDRE (Prop_fdre_C_Q)         0.100     1.446 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]/Q
                         net (fo=2, routed)           0.063     1.509    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_RCV_INTFCE_I/NO_INCLUDE_RX_VLAN.RX_EMAC_IF_I/rxs_status_word_6_reg_reg[2]
    SLICE_X38Y193        LUT6 (Prop_lut6_I3_O)        0.028     1.537 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_client_rxs_dpmem_wr_data_d1[2]_i_1/O
                         net (fo=1, routed)           0.000     1.537    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_CLIENT_RXS_DPMEM_WR_DATA[2]
    SLICE_X38Y193        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.386     1.592    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X38Y193                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[2]/C
                         clock pessimism             -0.236     1.357    
    SLICE_X38Y193        FDRE (Hold_fdre_C_D)         0.087     1.444    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_wr_data_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.444    
                         arrival time                           1.537    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.100ns (28.603%)  route 0.250ns (71.397%))
  Logic Levels:           0  
  Clock Path Skew:        0.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.618ns
    Source Clock Delay      (SCD):    1.346ns
    Clock Pessimism Removal (CPR):    0.204ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.346    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    SLICE_X37Y196                                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y196        FDRE (Prop_fdre_C_Q)         0.100     1.446 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1_reg[8]/Q
                         net (fo=1, routed)           0.250     1.695    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/rx_client_rxs_dpmem_addr_d1[8]
    RAMB36_X2Y39         RAMB36E1                                     r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.412     1.618    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/rx_mac_aclk
    RAMB36_X2Y39                                                      r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.204     1.414    
    RAMB36_X2Y39         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.597    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.695    
  -------------------------------------------------------------------
                         slack                                  0.098    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rgmii_port_3_rxc
Waveform:           { 0 4 }
Period:             8.000
Sources:            { rgmii_port_3_rxc }

Check Type        Corner  Lib Pin             Reference Pin  Required  Actual  Slack  Location       Pin                                                                                                                                                                                                                                                                                      
Min Period        n/a     BUFR/I              n/a            1.851     8.000   6.149  BUFR_X0Y13     Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/I                                                                                                                                                                                                          
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X3Y39   Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXD_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            1.839     8.000   6.161  RAMB36_X2Y39   Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RCV_INTFCE_I/RX_DP_MEM_IF_I/I_RXS_MEM/FAMILY_SUPPORTED.I_TRUE_DUAL_PORT_BLK_MEM_GEN/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK  
Min Period        n/a     BUFIO/I             n/a            1.249     8.000   6.751  BUFIO_X0Y12    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/I                                                                                                                                                                                                         
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y171  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C                                                                                                                                                                                                            
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y160  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y158  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y159  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     IDDR/C              n/a            1.070     8.000   6.930  ILOGIC_X0Y157  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C                                                                                                                                                                                          
Min Period        n/a     FDPE/C              n/a            0.750     8.000   7.250  SLICE_X37Y198  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/COMBINE_RESETS/AXI_RESET_TO_RXCLIENT/ClkB_reset_inst/async_rst0_reg/C                                                                                                                                                                          
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[1].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK                                                                                                                                        
Low Pulse Width   Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[2].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[3].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[4].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X4Y194   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[5].header_field_dist_ram/SP/CLK                                                                                                                                        
High Pulse Width  Slow    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        
High Pulse Width  Fast    RAMD64E/CLK         n/a            0.768     4.000   3.232  SLICE_X6Y193   Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/byte_wide_ram[0].header_field_dist_ram/DP/CLK                                                                                                                                        



---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        4.092ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.092ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.942ns  (logic 0.302ns (15.548%)  route 1.640ns (84.452%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.640     1.899    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.942 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[4]_i_1__0/O
                         net (fo=1, routed)           0.000     1.942    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[4]_i_1__0
    SLICE_X19Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y200        FDRE (Setup_fdre_C_D)        0.034     6.034    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[4]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.942    
  -------------------------------------------------------------------
                         slack                                  4.092    

Slack (MET) :             4.127ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.907ns  (logic 0.302ns (15.838%)  route 1.605ns (84.162%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.605     1.864    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.907 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[21]_i_1__1/O
                         net (fo=1, routed)           0.000     1.907    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[21]_i_1__1
    SLICE_X24Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y200        FDRE (Setup_fdre_C_D)        0.034     6.034    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[21]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.907    
  -------------------------------------------------------------------
                         slack                                  4.127    

Slack (MET) :             4.132ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.901ns  (logic 0.302ns (15.886%)  route 1.599ns (84.114%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.599     1.858    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X25Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.901 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[11]_i_1__0/O
                         net (fo=1, routed)           0.000     1.901    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[11]_i_1__0
    SLICE_X25Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)        0.033     6.033    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[11]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.901    
  -------------------------------------------------------------------
                         slack                                  4.132    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.889ns  (logic 0.302ns (15.987%)  route 1.587ns (84.013%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.587     1.846    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y198        LUT6 (Prop_lut6_I4_O)        0.043     1.889 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[7]_i_1__0/O
                         net (fo=1, routed)           0.000     1.889    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[7]_i_1__0
    SLICE_X24Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y198        FDRE (Setup_fdre_C_D)        0.033     6.033    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[7]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.889    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.233ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.801ns  (logic 0.302ns (16.771%)  route 1.499ns (83.229%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.499     1.758    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y198        LUT6 (Prop_lut6_I4_O)        0.043     1.801 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[14]_i_1__0
    SLICE_X24Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y198        FDRE (Setup_fdre_C_D)        0.034     6.034    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[14]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.801    
  -------------------------------------------------------------------
                         slack                                  4.233    

Slack (MET) :             4.244ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.789ns  (logic 0.302ns (16.877%)  route 1.487ns (83.123%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.487     1.746    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.789 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[15]_i_1__1/O
                         net (fo=1, routed)           0.000     1.789    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[15]_i_1__1
    SLICE_X24Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y200        FDRE (Setup_fdre_C_D)        0.033     6.033    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[15]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.789    
  -------------------------------------------------------------------
                         slack                                  4.244    

Slack (MET) :             4.333ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.701ns  (logic 0.302ns (17.752%)  route 1.399ns (82.248%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.399     1.658    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.701 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[0]_i_1__1/O
                         net (fo=1, routed)           0.000     1.701    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[0]_i_1__1
    SLICE_X24Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y200        FDRE (Setup_fdre_C_D)        0.034     6.034    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[0]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.701    
  -------------------------------------------------------------------
                         slack                                  4.333    

Slack (MET) :             4.347ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.686ns  (logic 0.302ns (17.909%)  route 1.384ns (82.091%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.384     1.643    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X19Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.686 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[8]_i_1__0/O
                         net (fo=1, routed)           0.000     1.686    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[8]_i_1__0
    SLICE_X19Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y200        FDRE (Setup_fdre_C_D)        0.033     6.033    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[8]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.686    
  -------------------------------------------------------------------
                         slack                                  4.347    

Slack (MET) :             4.366ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.668ns  (logic 0.302ns (18.106%)  route 1.366ns (81.894%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.366     1.625    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X25Y200        LUT6 (Prop_lut6_I4_O)        0.043     1.668 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[10]_i_1__0/O
                         net (fo=1, routed)           0.000     1.668    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[10]_i_1__0
    SLICE_X25Y200        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y200        FDRE (Setup_fdre_C_D)        0.034     6.034    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[10]
  -------------------------------------------------------------------
                         required time                          6.034    
                         arrival time                          -1.668    
  -------------------------------------------------------------------
                         slack                                  4.366    

Slack (MET) :             4.422ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.611ns  (logic 0.302ns (18.748%)  route 1.309ns (81.252%))
  Logic Levels:           1  (LUT6=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y203                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/C
    SLICE_X18Y203        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[71]/Q
                         net (fo=32, routed)          1.309     1.568    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref[71]
    SLICE_X24Y202        LUT6 (Prop_lut6_I4_O)        0.043     1.611 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/ip2bus_data[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.611    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_ip2bus_data[2]_i_1__0
    SLICE_X24Y202        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y202        FDRE (Setup_fdre_C_D)        0.033     6.033    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/ip2bus_data_reg[2]
  -------------------------------------------------------------------
                         required time                          6.033    
                         arrival time                          -1.611    
  -------------------------------------------------------------------
                         slack                                  4.422    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        2.826ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.826ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.143ns  (logic 0.266ns (8.463%)  route 2.877ns (91.537%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/Q
                         net (fo=90, routed)          2.494     2.717    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DPRA1
    SLICE_X38Y103        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.760 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.383     3.143    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[32].RAM64X1D_inst
    SLICE_X39Y103        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.031     5.969    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[39]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -3.143    
  -------------------------------------------------------------------
                         slack                                  2.826    

Slack (MET) :             2.852ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.139ns  (logic 0.266ns (8.474%)  route 2.873ns (91.526%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/Q
                         net (fo=90, routed)          2.604     2.827    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DPRA1
    SLICE_X38Y103        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.870 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.269     3.139    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[31].RAM64X1D_inst
    SLICE_X39Y103        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.009     5.991    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[38]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.139    
  -------------------------------------------------------------------
                         slack                                  2.852    

Slack (MET) :             2.864ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.117ns  (logic 0.266ns (8.533%)  route 2.851ns (91.467%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/Q
                         net (fo=90, routed)          2.457     2.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA1
    SLICE_X36Y102        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.723 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.394     3.117    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst
    SLICE_X39Y103        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.019     5.981    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.117    
  -------------------------------------------------------------------
                         slack                                  2.864    

Slack (MET) :             2.884ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.085ns  (logic 0.302ns (9.791%)  route 2.783ns (90.209%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/Q
                         net (fo=93, routed)          2.504     2.763    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DPRA0
    SLICE_X46Y106        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.806 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.278     3.085    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst
    SLICE_X45Y106        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y106        FDRE (Setup_fdre_C_D)       -0.031     5.969    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -3.085    
  -------------------------------------------------------------------
                         slack                                  2.884    

Slack (MET) :             2.914ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.055ns  (logic 0.302ns (9.884%)  route 2.753ns (90.116%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y119                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
    SLICE_X32Y119        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/Q
                         net (fo=93, routed)          2.390     2.649    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DPRA0
    SLICE_X46Y109        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.692 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.363     3.055    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[24].RAM64X1D_inst
    SLICE_X47Y109        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X47Y109        FDRE (Setup_fdre_C_D)       -0.031     5.969    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[31]
  -------------------------------------------------------------------
                         required time                          5.969    
                         arrival time                          -3.055    
  -------------------------------------------------------------------
                         slack                                  2.914    

Slack (MET) :             2.938ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.053ns  (logic 0.266ns (8.712%)  route 2.787ns (91.288%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y118                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
    SLICE_X24Y118        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/Q
                         net (fo=93, routed)          2.400     2.623    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DPRA0
    SLICE_X16Y103        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.666 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.387     3.053    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[34].RAM64X1D_inst
    SLICE_X15Y106        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y106        FDRE (Setup_fdre_C_D)       -0.009     5.991    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[41]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  2.938    

Slack (MET) :             2.945ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.036ns  (logic 0.302ns (9.947%)  route 2.734ns (90.054%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y204                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
    SLICE_X26Y204        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/Q
                         net (fo=85, routed)          2.160     2.419    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DPRA3
    SLICE_X22Y194        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.043     2.462 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.574     3.036    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[39].RAM64X1D_inst
    SLICE_X27Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y198        FDRE (Setup_fdre_C_D)       -0.019     5.981    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[46]
  -------------------------------------------------------------------
                         required time                          5.981    
                         arrival time                          -3.036    
  -------------------------------------------------------------------
                         slack                                  2.945    

Slack (MET) :             2.968ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.023ns  (logic 0.302ns (9.990%)  route 2.721ns (90.010%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y204                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/C
    SLICE_X26Y204        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[6]/Q
                         net (fo=85, routed)          2.270     2.529    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DPRA3
    SLICE_X22Y194        RAMD64E (Prop_ramd64e_RADR3_O)
                                                      0.043     2.572 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.450     3.023    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[3].RAM64X1D_inst
    SLICE_X27Y198        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y198        FDRE (Setup_fdre_C_D)       -0.009     5.991    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[10]
  -------------------------------------------------------------------
                         required time                          5.991    
                         arrival time                          -3.023    
  -------------------------------------------------------------------
                         slack                                  2.968    

Slack (MET) :             2.979ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.011ns  (logic 0.266ns (8.833%)  route 2.745ns (91.167%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y120                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/C
    SLICE_X31Y120        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[4]/Q
                         net (fo=90, routed)          2.468     2.691    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DPRA1
    SLICE_X36Y103        RAMD64E (Prop_ramd64e_RADR1_O)
                                                      0.043     2.734 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.277     3.011    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[35].RAM64X1D_inst
    SLICE_X39Y103        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y103        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[42]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.011    
  -------------------------------------------------------------------
                         slack                                  2.979    

Slack (MET) :             2.983ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        3.007ns  (logic 0.266ns (8.846%)  route 2.741ns (91.154%))
  Logic Levels:           1  (RAMD64E=1)
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y118                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/C
    SLICE_X24Y118        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/axi4_lite_ipif/axi_lite_top/I_SLAVE_ATTACHMENT/bus2ip_addr_reg_reg[3]/Q
                         net (fo=93, routed)          2.237     2.460    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DPRA0
    SLICE_X22Y106        RAMD64E (Prop_ramd64e_RADR0_O)
                                                      0.043     2.503 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst/DP/O
                         net (fo=1, routed)           0.504     3.007    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/gen_distributed_mem[12].RAM64X1D_inst
    SLICE_X19Y110        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y110        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rd_data_ref_reg[19]
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -3.007    
  -------------------------------------------------------------------
                         slack                                  2.983    





---------------------------------------------------------------------------------------------------
From Clock:  clkout1
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        3.889ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.687ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.889ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.405ns  (logic 0.223ns (15.870%)  route 1.182ns (84.130%))
  Logic Levels:           0  
  Clock Path Skew:        -0.502ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.610ns = ( 15.610 - 8.000 ) 
    Source Clock Delay      (SCD):    8.489ns = ( 10.489 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.477    10.489    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.223    10.712 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           1.182    11.894    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_int
    SLICE_X44Y115        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.118    15.610    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X44Y115                                                     r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.377    15.987    
                         clock uncertainty           -0.194    15.793    
    SLICE_X44Y115        FDRE (Setup_fdre_C_D)       -0.010    15.783    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.783    
                         arrival time                         -11.894    
  -------------------------------------------------------------------
                         slack                                  3.889    

Slack (MET) :             4.450ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        1.001ns  (logic 0.223ns (22.267%)  route 0.778ns (77.733%))
  Logic Levels:           0  
  Clock Path Skew:        -0.345ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.656ns = ( 15.656 - 8.000 ) 
    Source Clock Delay      (SCD):    8.378ns = ( 10.378 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.366    10.378    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X7Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y156         FDRE (Prop_fdre_C_Q)         0.223    10.601 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.778    11.379    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_int
    SLICE_X27Y153        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.164    15.656    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X27Y153                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.377    16.033    
                         clock uncertainty           -0.194    15.839    
    SLICE_X27Y153        FDRE (Setup_fdre_C_D)       -0.010    15.829    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.829    
                         arrival time                         -11.379    
  -------------------------------------------------------------------
                         slack                                  4.450    

Slack (MET) :             4.511ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.890ns  (logic 0.259ns (29.110%)  route 0.631ns (70.890%))
  Logic Levels:           0  
  Clock Path Skew:        -0.375ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.789ns = ( 15.789 - 8.000 ) 
    Source Clock Delay      (SCD):    8.541ns = ( 10.541 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.529    10.541    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.259    10.800 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.631    11.431    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int
    SLICE_X11Y213        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.297    15.789    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X11Y213                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.377    16.166    
                         clock uncertainty           -0.194    15.972    
    SLICE_X11Y213        FDRE (Setup_fdre_C_D)       -0.031    15.941    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.941    
                         arrival time                         -11.431    
  -------------------------------------------------------------------
                         slack                                  4.511    

Slack (MET) :             4.608ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.837ns  (logic 0.223ns (26.630%)  route 0.614ns (73.370%))
  Logic Levels:           0  
  Clock Path Skew:        -0.339ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.664ns = ( 15.664 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.368    10.380    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X5Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.223    10.603 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.614    11.217    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int
    SLICE_X15Y124        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.172    15.664    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X15Y124                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism              0.377    16.041    
                         clock uncertainty           -0.194    15.847    
    SLICE_X15Y124        FDRE (Setup_fdre_C_D)       -0.022    15.825    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.825    
                         arrival time                         -11.217    
  -------------------------------------------------------------------
                         slack                                  4.608    

Slack (MET) :             4.753ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.715ns  (logic 0.223ns (31.199%)  route 0.492ns (68.801%))
  Logic Levels:           0  
  Clock Path Skew:        -0.316ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.848ns = ( 15.848 - 8.000 ) 
    Source Clock Delay      (SCD):    8.541ns = ( 10.541 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.529    10.541    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.223    10.764 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.492    11.256    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X1Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.356    15.848    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X1Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.377    16.225    
                         clock uncertainty           -0.194    16.031    
    SLICE_X1Y204         FDRE (Setup_fdre_C_D)       -0.022    16.009    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         16.009    
                         arrival time                         -11.256    
  -------------------------------------------------------------------
                         slack                                  4.753    

Slack (MET) :             4.790ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.611ns  (logic 0.236ns (38.597%)  route 0.375ns (61.403%))
  Logic Levels:           0  
  Clock Path Skew:        -0.318ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.846ns = ( 15.846 - 8.000 ) 
    Source Clock Delay      (SCD):    8.541ns = ( 10.541 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.529    10.541    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.236    10.777 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.375    11.152    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X4Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.354    15.846    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X4Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.377    16.223    
                         clock uncertainty           -0.194    16.029    
    SLICE_X4Y204         FDRE (Setup_fdre_C_D)       -0.087    15.942    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.942    
                         arrival time                         -11.152    
  -------------------------------------------------------------------
                         slack                                  4.790    

Slack (MET) :             4.904ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.594ns  (logic 0.223ns (37.567%)  route 0.371ns (62.433%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.834ns = ( 15.834 - 8.000 ) 
    Source Clock Delay      (SCD):    8.489ns = ( 10.489 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.477    10.489    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.223    10.712 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.371    11.083    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X28Y83         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.342    15.834    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X28Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism              0.377    16.211    
                         clock uncertainty           -0.194    16.017    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)       -0.031    15.986    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         15.986    
                         arrival time                         -11.083    
  -------------------------------------------------------------------
                         slack                                  4.904    

Slack (MET) :             4.936ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.570ns  (logic 0.259ns (45.458%)  route 0.311ns (54.542%))
  Logic Levels:           0  
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.725ns = ( 15.725 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.368    10.380    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X4Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.259    10.639 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.311    10.950    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X5Y116         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.233    15.725    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X5Y116                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.377    16.102    
                         clock uncertainty           -0.194    15.908    
    SLICE_X5Y116         FDRE (Setup_fdre_C_D)       -0.022    15.886    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.886    
                         arrival time                         -10.950    
  -------------------------------------------------------------------
                         slack                                  4.936    

Slack (MET) :             4.968ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.537ns  (logic 0.223ns (41.542%)  route 0.314ns (58.458%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.834ns = ( 15.834 - 8.000 ) 
    Source Clock Delay      (SCD):    8.490ns = ( 10.490 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.478    10.490    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.223    10.713 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.314    11.027    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X28Y83         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.342    15.834    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X28Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.377    16.211    
                         clock uncertainty           -0.194    16.017    
    SLICE_X28Y83         FDRE (Setup_fdre_C_D)       -0.022    15.995    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.995    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  4.968    

Slack (MET) :             4.998ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (clkout0 rise@8.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.519ns  (logic 0.223ns (42.992%)  route 0.296ns (57.008%))
  Logic Levels:           0  
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.715ns = ( 15.715 - 8.000 ) 
    Source Clock Delay      (SCD):    8.380ns = ( 10.380 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     2.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     4.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     4.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     6.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.077     6.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.162     8.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     9.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.368    10.380    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.223    10.603 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.296    10.899    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X6Y157         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     8.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866    10.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    10.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625    12.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    12.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.029    14.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083    14.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.223    15.715    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X6Y157                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism              0.377    16.092    
                         clock uncertainty           -0.194    15.898    
    SLICE_X6Y157         FDRE (Setup_fdre_C_D)       -0.002    15.896    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         15.896    
                         arrival time                         -10.899    
  -------------------------------------------------------------------
                         slack                                  4.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.687ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.196ns  (logic 0.100ns (51.054%)  route 0.096ns (48.946%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    3.749ns = ( 5.749 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.629     5.749    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X5Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.100     5.849 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.096     5.945    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X5Y116         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.829     4.432    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X5Y116                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.406     4.026    
                         clock uncertainty            0.194     4.219    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.038     4.257    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.257    
                         arrival time                           5.945    
  -------------------------------------------------------------------
                         slack                                  1.687    

Slack (MET) :             1.697ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.213ns  (logic 0.118ns (55.433%)  route 0.095ns (44.568%))
  Logic Levels:           0  
  Clock Path Skew:        0.285ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    3.741ns = ( 5.741 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.621     5.741    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y156         FDRE (Prop_fdre_C_Q)         0.118     5.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.095     5.954    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X2Y155         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.829     4.432    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X2Y155                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.406     4.026    
                         clock uncertainty            0.194     4.219    
    SLICE_X2Y155         FDRE (Hold_fdre_C_D)         0.037     4.256    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.256    
                         arrival time                           5.954    
  -------------------------------------------------------------------
                         slack                                  1.697    

Slack (MET) :             1.730ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.260ns  (logic 0.100ns (38.489%)  route 0.160ns (61.510%))
  Logic Levels:           0  
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    3.765ns = ( 5.765 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.645     5.765    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y84                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y84         FDRE (Prop_fdre_C_Q)         0.100     5.865 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.160     6.025    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_fall
    SLICE_X28Y83         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.864     4.467    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X28Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.406     4.061    
                         clock uncertainty            0.194     4.254    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.040     4.294    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.294    
                         arrival time                           6.025    
  -------------------------------------------------------------------
                         slack                                  1.730    

Slack (MET) :             1.739ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.730%)  route 0.152ns (60.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.282ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.429ns
    Source Clock Delay      (SCD):    3.741ns = ( 5.741 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.621     5.741    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y156                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y156         FDRE (Prop_fdre_C_Q)         0.100     5.841 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.152     5.992    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X6Y157         FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.826     4.429    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X6Y157                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.406     4.023    
                         clock uncertainty            0.194     4.216    
    SLICE_X6Y157         FDRE (Hold_fdre_C_D)         0.037     4.253    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.253    
                         arrival time                           5.992    
  -------------------------------------------------------------------
                         slack                                  1.739    

Slack (MET) :             1.757ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.286ns  (logic 0.100ns (35.013%)  route 0.186ns (64.987%))
  Logic Levels:           0  
  Clock Path Skew:        0.297ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.467ns
    Source Clock Delay      (SCD):    3.764ns = ( 5.764 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.644     5.764    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out2
    SLICE_X29Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y83         FDRE (Prop_fdre_C_Q)         0.100     5.864 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.186     6.049    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_int
    SLICE_X28Y83         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.864     4.467    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/clk_out1
    SLICE_X28Y83                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.406     4.061    
                         clock uncertainty            0.194     4.254    
    SLICE_X28Y83         FDRE (Hold_fdre_C_D)         0.038     4.292    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.292    
                         arrival time                           6.049    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.764ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.275ns  (logic 0.118ns (42.947%)  route 0.157ns (57.053%))
  Logic Levels:           0  
  Clock Path Skew:        0.277ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.432ns
    Source Clock Delay      (SCD):    3.749ns = ( 5.749 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.629     5.749    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X4Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y115         FDRE (Prop_fdre_C_Q)         0.118     5.867 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.157     6.023    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X5Y116         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.829     4.432    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X5Y116                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.406     4.026    
                         clock uncertainty            0.194     4.219    
    SLICE_X5Y116         FDRE (Hold_fdre_C_D)         0.040     4.259    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.259    
                         arrival time                           6.023    
  -------------------------------------------------------------------
                         slack                                  1.764    

Slack (MET) :             1.806ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.295ns  (logic 0.107ns (36.217%)  route 0.188ns (63.783%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.530ns
    Source Clock Delay      (SCD):    3.821ns = ( 5.821 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.701     5.821    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.107     5.928 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.188     6.116    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_int
    SLICE_X4Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.927     4.530    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X4Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg/C
                         clock pessimism             -0.406     4.124    
                         clock uncertainty            0.194     4.317    
    SLICE_X4Y204         FDRE (Hold_fdre_C_D)        -0.007     4.310    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.310    
                         arrival time                           6.116    
  -------------------------------------------------------------------
                         slack                                  1.806    

Slack (MET) :             1.869ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.408ns  (logic 0.100ns (24.523%)  route 0.308ns (75.477%))
  Logic Levels:           0  
  Clock Path Skew:        0.305ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.532ns
    Source Clock Delay      (SCD):    3.821ns = ( 5.821 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.701     5.821    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X3Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y204         FDRE (Prop_fdre_C_Q)         0.100     5.921 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall_reg/Q
                         net (fo=2, routed)           0.308     6.228    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_fall
    SLICE_X1Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.929     4.532    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X1Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg/C
                         clock pessimism             -0.406     4.126    
                         clock uncertainty            0.194     4.319    
    SLICE_X1Y204         FDRE (Hold_fdre_C_D)         0.040     4.359    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/phy_tx_enable_falling_reg
  -------------------------------------------------------------------
                         required time                         -4.359    
                         arrival time                           6.228    
  -------------------------------------------------------------------
                         slack                                  1.869    

Slack (MET) :             1.973ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.472ns  (logic 0.118ns (25.014%)  route 0.354ns (74.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.494ns
    Source Clock Delay      (SCD):    3.821ns = ( 5.821 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.701     5.821    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X2Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y204         FDRE (Prop_fdre_C_Q)         0.118     5.939 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.354     6.292    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_int
    SLICE_X11Y213        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.891     4.494    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X11Y213                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.406     4.088    
                         clock uncertainty            0.194     4.281    
    SLICE_X11Y213        FDRE (Hold_fdre_C_D)         0.038     4.319    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.319    
                         arrival time                           6.292    
  -------------------------------------------------------------------
                         slack                                  1.973    

Slack (MET) :             1.981ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
                            (rising edge-triggered cell FDRE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clkout0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -2.000ns  (clkout0 rise@0.000ns - clkout1 rise@2.000ns)
  Data Path Delay:        0.451ns  (logic 0.100ns (22.153%)  route 0.351ns (77.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.237ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.392ns
    Source Clock Delay      (SCD):    3.749ns = ( 5.749 - 2.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.629     5.749    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk90
    SLICE_X5Y115                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y115         FDRE (Prop_fdre_C_Q)         0.100     5.849 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int_reg/Q
                         net (fo=1, routed)           0.351     6.200    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_int
    SLICE_X15Y124        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.789     4.392    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/gtx_clk
    SLICE_X15Y124                                                     r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg/C
                         clock pessimism             -0.406     3.986    
                         clock uncertainty            0.194     4.179    
    SLICE_X15Y124        FDRE (Hold_fdre_C_D)         0.040     4.219    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/client_tx_enable_reg
  -------------------------------------------------------------------
                         required time                         -4.219    
                         arrival time                           6.200    
  -------------------------------------------------------------------
                         slack                                  1.981    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_0_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.054ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.054ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.936ns  (logic 0.259ns (27.682%)  route 0.677ns (72.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y96                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X46Y96         FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.677     0.936    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/increment_vector[18]
    SLICE_X47Y96         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X47Y96         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.936    
  -------------------------------------------------------------------
                         slack                                  5.054    

Slack (MET) :             5.117ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.894ns  (logic 0.223ns (24.952%)  route 0.671ns (75.048%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y86                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/C
    SLICE_X37Y86         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/rx_pause/pause_req_to_tx_int_reg/Q
                         net (fo=2, routed)           0.671     0.894    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/pause_req_to_tx
    SLICE_X36Y86         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X36Y86         FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/flow/tx_pause/sync_good_rx/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.894    
  -------------------------------------------------------------------
                         slack                                  5.117    

Slack (MET) :             5.237ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.672ns  (logic 0.204ns (30.336%)  route 0.468ns (69.664%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.468     0.672    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]
    SLICE_X43Y100        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X43Y100        FDRE (Setup_fdre_C_D)       -0.091     5.909    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.909    
                         arrival time                          -0.672    
  -------------------------------------------------------------------
                         slack                                  5.237    

Slack (MET) :             5.253ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.675ns  (logic 0.204ns (30.240%)  route 0.471ns (69.760%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/C
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.471     0.675    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/DATA_IN
    SLICE_X42Y99         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X42Y99         FDRE (Setup_fdre_C_D)       -0.072     5.928    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -0.675    
  -------------------------------------------------------------------
                         slack                                  5.253    

Slack (MET) :             5.289ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.618ns  (logic 0.204ns (32.988%)  route 0.414ns (67.012%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.414     0.618    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/DATA_IN
    SLICE_X43Y102        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X43Y102        FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.618    
  -------------------------------------------------------------------
                         slack                                  5.289    

Slack (MET) :             5.301ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.689ns  (logic 0.223ns (32.359%)  route 0.466ns (67.641%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/C
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]/Q
                         net (fo=1, routed)           0.466     0.689    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[2]
    SLICE_X40Y100        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X40Y100        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[2].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.689    
  -------------------------------------------------------------------
                         slack                                  5.301    

Slack (MET) :             5.319ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.591ns  (logic 0.204ns (34.525%)  route 0.387ns (65.475%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y99                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X40Y99         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.387     0.591    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/DATA_IN
    SLICE_X39Y101        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X39Y101        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.591    
  -------------------------------------------------------------------
                         slack                                  5.319    

Slack (MET) :             5.321ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.589ns  (logic 0.204ns (34.634%)  route 0.385ns (65.366%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X45Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.385     0.589    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]
    SLICE_X45Y100        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X45Y100        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.589    
  -------------------------------------------------------------------
                         slack                                  5.321    

Slack (MET) :             5.330ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.580ns  (logic 0.204ns (35.165%)  route 0.376ns (64.835%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/C
    SLICE_X43Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.376     0.580    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]
    SLICE_X44Y101        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X44Y101        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.580    
  -------------------------------------------------------------------
                         slack                                  5.330    

Slack (MET) :             5.342ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.587ns  (logic 0.204ns (34.753%)  route 0.383ns (65.247%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
    SLICE_X41Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.383     0.587    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]
    SLICE_X42Y100        FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X42Y100        FDRE (Setup_fdre_C_D)       -0.071     5.929    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.929    
                         arrival time                          -0.587    
  -------------------------------------------------------------------
                         slack                                  5.342    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_1_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.162ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.162ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.828ns  (logic 0.223ns (26.942%)  route 0.605ns (73.058%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y94                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[22]/C
    SLICE_X25Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[22]/Q
                         net (fo=2, routed)           0.605     0.828    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/increment_vector[22]
    SLICE_X21Y100        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y100        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[22].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.828    
  -------------------------------------------------------------------
                         slack                                  5.162    

Slack (MET) :             5.201ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.709ns  (logic 0.204ns (28.777%)  route 0.505ns (71.223%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/C
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.505     0.709    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[6]
    SLICE_X17Y101        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y101        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.709    
  -------------------------------------------------------------------
                         slack                                  5.201    

Slack (MET) :             5.222ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.685ns  (logic 0.204ns (29.778%)  route 0.481ns (70.222%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y91                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X23Y91         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.481     0.685    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/increment_vector[20]
    SLICE_X23Y88         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X23Y88         FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.685    
  -------------------------------------------------------------------
                         slack                                  5.222    

Slack (MET) :             5.248ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.659ns  (logic 0.236ns (35.785%)  route 0.423ns (64.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.423     0.659    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]
    SLICE_X17Y100        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y100        FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.659    
  -------------------------------------------------------------------
                         slack                                  5.248    

Slack (MET) :             5.266ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.641ns  (logic 0.236ns (36.814%)  route 0.405ns (63.186%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y99                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/C
    SLICE_X16Y99         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.405     0.641    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[3]
    SLICE_X13Y99         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y99         FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.641    
  -------------------------------------------------------------------
                         slack                                  5.266    

Slack (MET) :             5.297ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.610ns  (logic 0.204ns (33.431%)  route 0.406ns (66.569%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.406     0.610    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]
    SLICE_X17Y102        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y102        FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.610    
  -------------------------------------------------------------------
                         slack                                  5.297    

Slack (MET) :             5.302ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.606ns  (logic 0.204ns (33.642%)  route 0.402ns (66.358%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X17Y98         FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.402     0.606    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]
    SLICE_X15Y100        FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y100        FDRE (Setup_fdre_C_D)       -0.092     5.908    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -0.606    
  -------------------------------------------------------------------
                         slack                                  5.302    

Slack (MET) :             5.303ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.628ns  (logic 0.236ns (37.604%)  route 0.392ns (62.396%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X18Y98                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X18Y98         FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.392     0.628    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/DATA_IN
    SLICE_X18Y99         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X18Y99         FDRE (Setup_fdre_C_D)       -0.069     5.931    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -0.628    
  -------------------------------------------------------------------
                         slack                                  5.303    

Slack (MET) :             5.308ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.682ns  (logic 0.223ns (32.689%)  route 0.459ns (67.311%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X21Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.459     0.682    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/increment_vector[6]
    SLICE_X21Y95         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y95         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  5.308    

Slack (MET) :             5.310ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.680ns  (logic 0.223ns (32.785%)  route 0.457ns (67.215%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y94                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[8]/C
    SLICE_X21Y94         FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[8]/Q
                         net (fo=2, routed)           0.457     0.680    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/increment_vector[8]
    SLICE_X21Y99         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y99         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[8].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.680    
  -------------------------------------------------------------------
                         slack                                  5.310    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_2_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.170ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.170ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.820ns  (logic 0.223ns (27.202%)  route 0.597ns (72.798%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y160                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X24Y160        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.597     0.820    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]
    SLICE_X24Y159        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y159        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.820    
  -------------------------------------------------------------------
                         slack                                  5.170    

Slack (MET) :             5.203ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.725ns  (logic 0.204ns (28.142%)  route 0.521ns (71.858%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y159                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/C
    SLICE_X27Y159        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.521     0.725    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/DATA_IN
    SLICE_X26Y156        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y156        FDRE (Setup_fdre_C_D)       -0.072     5.928    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.928    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  5.203    

Slack (MET) :             5.227ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.683ns  (logic 0.204ns (29.854%)  route 0.479ns (70.146%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y159                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/C
    SLICE_X27Y159        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]/Q
                         net (fo=1, routed)           0.479     0.683    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[3]
    SLICE_X24Y158        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y158        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[3].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.683    
  -------------------------------------------------------------------
                         slack                                  5.227    

Slack (MET) :             5.232ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.678ns  (logic 0.204ns (30.099%)  route 0.474ns (69.901%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y157                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/C
    SLICE_X28Y157        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.474     0.678    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[6]
    SLICE_X28Y158        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y158        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.678    
  -------------------------------------------------------------------
                         slack                                  5.232    

Slack (MET) :             5.235ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.776ns  (logic 0.223ns (28.741%)  route 0.553ns (71.259%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y169                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/C
    SLICE_X27Y169        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[6]/Q
                         net (fo=2, routed)           0.553     0.776    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/increment_vector[6]
    SLICE_X38Y168        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y168        FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[6].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.776    
  -------------------------------------------------------------------
                         slack                                  5.235    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.751ns  (logic 0.259ns (34.495%)  route 0.492ns (65.505%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y172                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[18]/C
    SLICE_X26Y172        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[18]/Q
                         net (fo=2, routed)           0.492     0.751    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/increment_vector[18]
    SLICE_X24Y173        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y173        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[18].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.249ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.682ns  (logic 0.204ns (29.918%)  route 0.478ns (70.082%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.478     0.682    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]
    SLICE_X26Y155        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X26Y155        FDRE (Setup_fdre_C_D)       -0.069     5.931    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.931    
                         arrival time                          -0.682    
  -------------------------------------------------------------------
                         slack                                  5.249    

Slack (MET) :             5.265ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.725ns  (logic 0.223ns (30.758%)  route 0.502ns (69.242%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.502     0.725    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]
    SLICE_X25Y154        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y154        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.725    
  -------------------------------------------------------------------
                         slack                                  5.265    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.073%)  route 0.472ns (67.927%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y157                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/C
    SLICE_X28Y157        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.472     0.695    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_fragment_counter/accumulator_gray_reg[4]
    SLICE_X28Y156        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y156        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_fragment_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  5.295    

Slack (MET) :             5.295ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.695ns  (logic 0.223ns (32.106%)  route 0.472ns (67.894%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y156                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/C
    SLICE_X25Y156        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]/Q
                         net (fo=1, routed)           0.472     0.695    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[0]
    SLICE_X25Y157        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y157        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[0].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  5.295    





---------------------------------------------------------------------------------------------------
From Clock:  rgmii_port_3_rxc
  To Clock:  clkout0

Setup :            0  Failing Endpoints,  Worst Slack        5.105ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.105ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.805ns  (logic 0.204ns (25.340%)  route 0.601ns (74.660%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/C
    SLICE_X17Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]/Q
                         net (fo=1, routed)           0.601     0.805    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[4]
    SLICE_X19Y205        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y205        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[4].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.805    
  -------------------------------------------------------------------
                         slack                                  5.105    

Slack (MET) :             5.152ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.838ns  (logic 0.223ns (26.608%)  route 0.615ns (73.392%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y198                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[9]/C
    SLICE_X25Y198        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[9]/Q
                         net (fo=2, routed)           0.615     0.838    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/increment_vector[9]
    SLICE_X25Y204        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X25Y204        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[9].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.838    
  -------------------------------------------------------------------
                         slack                                  5.152    

Slack (MET) :             5.205ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.703ns  (logic 0.204ns (29.008%)  route 0.499ns (70.992%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/C
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]/Q
                         net (fo=1, routed)           0.499     0.703    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[6]
    SLICE_X15Y207        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y207        FDRE (Setup_fdre_C_D)       -0.092     5.908    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[6].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.908    
                         arrival time                          -0.703    
  -------------------------------------------------------------------
                         slack                                  5.205    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.695ns  (logic 0.236ns (33.957%)  route 0.459ns (66.043%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X26Y198                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/C
    SLICE_X26Y198        FDRE (Prop_fdre_C_Q)         0.236     0.236 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[20]/Q
                         net (fo=2, routed)           0.459     0.695    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/increment_vector[20]
    SLICE_X24Y205        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y205        FDRE (Setup_fdre_C_D)       -0.090     5.910    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/general_statisic_control[20].general_statisics/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.910    
                         arrival time                          -0.695    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.769ns  (logic 0.223ns (28.982%)  route 0.546ns (71.018%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y198                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[4]/C
    SLICE_X28Y198        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/vector_decode_inst/inc_vector_reg[4]/Q
                         net (fo=2, routed)           0.546     0.769    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/increment_vector[4]
    SLICE_X38Y199        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X38Y199        FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/frame_size_bin_control1[4].frame_size_stats1/sync_inc_vector/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.769    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.242ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.748ns  (logic 0.223ns (29.815%)  route 0.525ns (70.185%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/C
    SLICE_X17Y199        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.525     0.748    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[5]
    SLICE_X17Y204        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y204        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.748    
  -------------------------------------------------------------------
                         slack                                  5.242    

Slack (MET) :             5.244ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.663ns  (logic 0.204ns (30.754%)  route 0.459ns (69.246%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/C
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[1]/Q
                         net (fo=1, routed)           0.459     0.663    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/DATA_IN
    SLICE_X15Y205        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y205        FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[1].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  5.244    

Slack (MET) :             5.259ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.731ns  (logic 0.223ns (30.488%)  route 0.508ns (69.512%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/C
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]/Q
                         net (fo=1, routed)           0.508     0.731    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[5]
    SLICE_X15Y206        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y206        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[5].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.731    
  -------------------------------------------------------------------
                         slack                                  5.259    

Slack (MET) :             5.263ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.644ns  (logic 0.204ns (31.687%)  route 0.440ns (68.313%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/C
    SLICE_X17Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.440     0.644    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_byte_counter/accumulator_gray_reg[7]
    SLICE_X17Y206        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y206        FDRE (Setup_fdre_C_D)       -0.093     5.907    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_byte_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.907    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  5.263    

Slack (MET) :             5.277ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout0)
  Path Group:             clkout0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.632ns  (logic 0.204ns (32.284%)  route 0.428ns (67.716%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y199                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/C
    SLICE_X15Y199        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]/Q
                         net (fo=1, routed)           0.428     0.632    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_stats_block.statistics_counters/rx_undersized_counter/accumulator_gray_reg[7]
    SLICE_X17Y207        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y207        FDRE (Setup_fdre_C_D)       -0.091     5.909    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/stats_block.statistics_counters/rx_undersized_counter/accum_gray_resync[7].sync_accum_gray_i/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.909    
                         arrival time                          -0.632    
  -------------------------------------------------------------------
                         slack                                  5.277    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  clkout1

Setup :            0  Failing Endpoints,  Worst Slack        0.890ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        5.694ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.890ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.204ns (40.123%)  route 0.304ns (59.877%))
  Logic Levels:           0  
  Clock Path Skew:        -0.315ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.793ns = ( 9.793 - 2.000 ) 
    Source Clock Delay      (SCD):    8.485ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.473     8.485    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_axi_clk
    SLICE_X9Y203                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDSE (Prop_fdse_C_Q)         0.204     8.689 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.304     8.993    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X9Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     2.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866     4.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625     6.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     8.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.301     9.793    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X9Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.377    10.170    
                         clock uncertainty           -0.194     9.976    
    SLICE_X9Y204         FDRE (Setup_fdre_C_D)       -0.093     9.883    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.883    
                         arrival time                          -8.993    
  -------------------------------------------------------------------
                         slack                                  0.890    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.204ns (39.545%)  route 0.312ns (60.455%))
  Logic Levels:           0  
  Clock Path Skew:        -0.279ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.675ns = ( 9.675 - 2.000 ) 
    Source Clock Delay      (SCD):    8.331ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.319     8.331    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_axi_clk
    SLICE_X9Y110                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDSE (Prop_fdse_C_Q)         0.204     8.535 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.312     8.847    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X9Y111         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     2.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866     4.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625     6.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     8.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.183     9.675    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X9Y111                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.377    10.052    
                         clock uncertainty           -0.194     9.858    
    SLICE_X9Y111         FDRE (Setup_fdre_C_D)       -0.093     9.765    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.765    
                         arrival time                          -8.847    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             1.014ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.438ns  (logic 0.236ns (53.911%)  route 0.202ns (46.089%))
  Logic Levels:           0  
  Clock Path Skew:        -0.285ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.658ns = ( 9.658 - 2.000 ) 
    Source Clock Delay      (SCD):    8.320ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.308     8.320    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_axi_clk
    SLICE_X20Y158                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDSE (Prop_fdse_C_Q)         0.236     8.556 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.202     8.758    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X20Y159        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     2.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866     4.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625     6.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     8.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.166     9.658    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X20Y159                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.377    10.035    
                         clock uncertainty           -0.194     9.841    
    SLICE_X20Y159        FDRE (Setup_fdre_C_D)       -0.069     9.772    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.772    
                         arrival time                          -8.758    
  -------------------------------------------------------------------
                         slack                                  1.014    

Slack (MET) :             1.032ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            2.000ns  (clkout1 rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        0.404ns  (logic 0.204ns (50.510%)  route 0.200ns (49.490%))
  Logic Levels:           0  
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.832ns = ( 9.832 - 2.000 ) 
    Source Clock Delay      (SCD):    8.486ns
    Clock Pessimism Removal (CPR):    0.377ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.810     0.810 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.992     2.802    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     2.895 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.785     4.680    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     4.757 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.162     6.919    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093     7.012 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        1.474     8.486    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.204     8.690 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.200     8.890    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X28Y81         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.733     2.733 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           1.866     4.599    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083     4.682 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          1.625     6.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.073     6.380 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           2.029     8.409    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     8.492 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         1.340     9.832    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X28Y81                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism              0.377    10.209    
                         clock uncertainty           -0.194    10.015    
    SLICE_X28Y81         FDRE (Setup_fdre_C_D)       -0.093     9.922    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          9.922    
                         arrival time                          -8.890    
  -------------------------------------------------------------------
                         slack                                  1.032    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.694ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.195ns  (logic 0.091ns (46.695%)  route 0.104ns (53.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.298ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.465ns = ( 6.465 - 2.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 11.761 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.641    11.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/tx_axi_clk
    SLICE_X28Y80                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y80         FDSE (Prop_fdse_C_Q)         0.091    11.852 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.104    11.956    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_in
    SLICE_X28Y81         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.862     6.465    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/clk
    SLICE_X28Y81                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.406     6.059    
                         clock uncertainty            0.194     6.252    
    SLICE_X28Y81         FDRE (Hold_fdre_C_D)         0.009     6.261    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -6.261    
                         arrival time                          11.956    
  -------------------------------------------------------------------
                         slack                                  5.694    

Slack (MET) :             5.729ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.213ns  (logic 0.107ns (50.292%)  route 0.106ns (49.708%))
  Logic Levels:           0  
  Clock Path Skew:        0.284ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.397ns = ( 6.397 - 2.000 ) 
    Source Clock Delay      (SCD):    3.707ns = ( 11.707 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.587    11.707    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/tx_axi_clk
    SLICE_X20Y158                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y158        FDSE (Prop_fdse_C_Q)         0.107    11.814 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.106    11.919    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X20Y159        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.794     6.397    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X20Y159                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.406     5.991    
                         clock uncertainty            0.194     6.184    
    SLICE_X20Y159        FDRE (Hold_fdre_C_D)         0.006     6.190    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -6.190    
                         arrival time                          11.919    
  -------------------------------------------------------------------
                         slack                                  5.729    

Slack (MET) :             5.736ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.691%)  route 0.150ns (62.308%))
  Logic Levels:           0  
  Clock Path Skew:        0.303ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.499ns = ( 6.499 - 2.000 ) 
    Source Clock Delay      (SCD):    3.790ns = ( 11.790 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.670    11.790    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/tx_axi_clk
    SLICE_X9Y203                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y203         FDSE (Prop_fdse_C_Q)         0.091    11.881 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.150    12.031    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X9Y204         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.896     6.499    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X9Y204                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.406     6.093    
                         clock uncertainty            0.194     6.286    
    SLICE_X9Y204         FDRE (Hold_fdre_C_D)         0.009     6.295    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -6.295    
                         arrival time                          12.031    
  -------------------------------------------------------------------
                         slack                                  5.736    

Slack (MET) :             5.768ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
                            (rising edge-triggered cell FDSE clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by clkout1  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             clkout1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            -6.000ns  (clkout1 rise@2.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        0.249ns  (logic 0.091ns (36.566%)  route 0.158ns (63.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.278ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.406ns = ( 6.406 - 2.000 ) 
    Source Clock Delay      (SCD):    3.722ns = ( 11.722 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.194ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.602    11.722    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/tx_axi_clk
    SLICE_X9Y110                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y110         FDSE (Prop_fdse_C_Q)         0.091    11.813 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/sync_tx_reset_i/sync_rst1_reg/Q
                         net (fo=319, routed)         0.158    11.971    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_in
    SLICE_X9Y111         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         (clock clkout1 rise edge)    2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.803     6.406    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/clk
    SLICE_X9Y111                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0/C
                         clock pessimism             -0.406     6.000    
                         clock uncertainty            0.194     6.193    
    SLICE_X9Y111         FDRE (Hold_fdre_C_D)         0.009     6.202    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/enable_gen/reset90gen/data_sync_reg0
  -------------------------------------------------------------------
                         required time                         -6.202    
                         arrival time                          11.971    
  -------------------------------------------------------------------
                         slack                                  5.768    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  bd_0_eth_mac_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.303ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.273ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.303ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.804ns  (logic 1.804ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 11.186 - 6.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 8.540 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.937     8.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y90                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         ODDR (Prop_oddr_C_Q)         0.221     8.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AJ15                 OBUF (Prop_obuf_I_O)         1.583    10.344 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.344    rgmii_port_0_td[0]
    AJ15                                                              r  rgmii_port_0_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.706     9.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.192    10.018 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.169    11.186 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.186    rgmii_port_0_txc
    AK15                                                              f  rgmii_port_0_txc
                         clock pessimism              0.406    11.593    
                         clock uncertainty           -0.196    11.397    
                         output delay                -0.750    10.647    
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.344    
  -------------------------------------------------------------------
                         slack                                  0.303    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.748ns  (logic 1.748ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 11.186 - 6.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 8.535 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.932     8.535    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y81                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.221     8.756 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.756    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AD13                 OBUF (Prop_obuf_I_O)         1.527    10.283 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.283    rgmii_port_0_td[2]
    AD13                                                              r  rgmii_port_0_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.706     9.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.192    10.018 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.169    11.186 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.186    rgmii_port_0_txc
    AK15                                                              f  rgmii_port_0_txc
                         clock pessimism              0.406    11.593    
                         clock uncertainty           -0.196    11.397    
                         output delay                -0.750    10.647    
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.363ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.748ns  (logic 1.748ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.058ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 11.186 - 6.000 ) 
    Source Clock Delay      (SCD):    4.535ns = ( 8.535 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.932     8.535    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y82                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.221     8.756 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.756    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    AD14                 OBUF (Prop_obuf_I_O)         1.527    10.283 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.283    rgmii_port_0_td[1]
    AD14                                                              r  rgmii_port_0_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.706     9.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.192    10.018 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.169    11.186 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.186    rgmii_port_0_txc
    AK15                                                              f  rgmii_port_0_txc
                         clock pessimism              0.406    11.593    
                         clock uncertainty           -0.196    11.397    
                         output delay                -0.750    10.647    
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.283    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.386ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.720ns  (logic 1.720ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 11.186 - 6.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 8.540 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.937     8.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y60                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y60         ODDR (Prop_oddr_C_Q)         0.221     8.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    AA15                 OBUF (Prop_obuf_I_O)         1.499    10.260 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.260    rgmii_port_0_td[3]
    AA15                                                              r  rgmii_port_0_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.706     9.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.192    10.018 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.169    11.186 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.186    rgmii_port_0_txc
    AK15                                                              f  rgmii_port_0_txc
                         clock pessimism              0.406    11.593    
                         clock uncertainty           -0.196    11.397    
                         output delay                -0.750    10.647    
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.388ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.186ns = ( 11.186 - 6.000 ) 
    Source Clock Delay      (SCD):    4.540ns = ( 8.540 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.937     8.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.221     8.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    AA14                 OBUF (Prop_obuf_I_O)         1.498    10.259 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.259    rgmii_port_0_tx_ctl
    AA14                                                              r  rgmii_port_0_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.706     9.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.192    10.018 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.169    11.186 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.186    rgmii_port_0_txc
    AK15                                                              f  rgmii_port_0_txc
                         clock pessimism              0.406    11.593    
                         clock uncertainty           -0.196    11.397    
                         output delay                -0.750    10.647    
  -------------------------------------------------------------------
                         required time                         10.647    
                         arrival time                         -10.259    
  -------------------------------------------------------------------
                         slack                                  0.388    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_tx_ctl
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.279ns  (logic 1.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 8.342 - 2.000 ) 
    Source Clock Delay      (SCD):    3.826ns = ( 7.826 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.706     7.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y59                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y59         ODDR (Prop_oddr_C_Q)         0.192     8.018 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf
    AA14                 OBUF (Prop_obuf_I_O)         1.087     9.104 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.104    rgmii_port_0_tx_ctl
    AA14                                                              r  rgmii_port_0_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     6.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.221     6.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.581     8.342 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.342    rgmii_port_0_txc
    AK15                                                              r  rgmii_port_0_txc
                         clock pessimism             -0.406     7.935    
                         clock uncertainty            0.196     8.131    
                         output delay                 0.700     8.831    
  -------------------------------------------------------------------
                         required time                         -8.831    
                         arrival time                           9.104    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[3]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.280ns  (logic 1.280ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 8.342 - 2.000 ) 
    Source Clock Delay      (SCD):    3.826ns = ( 7.826 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.706     7.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y60                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y60         ODDR (Prop_oddr_C_Q)         0.192     8.018 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_out
    AA15                 OBUF (Prop_obuf_I_O)         1.088     9.106 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.106    rgmii_port_0_td[3]
    AA15                                                              r  rgmii_port_0_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     6.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.221     6.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.581     8.342 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.342    rgmii_port_0_txc
    AK15                                                              r  rgmii_port_0_txc
                         clock pessimism             -0.406     7.935    
                         clock uncertainty            0.196     8.131    
                         output delay                 0.700     8.831    
  -------------------------------------------------------------------
                         required time                         -8.831    
                         arrival time                           9.106    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[1]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 1.308ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 8.342 - 2.000 ) 
    Source Clock Delay      (SCD):    3.822ns = ( 7.822 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.702     7.822    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y82                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y82         ODDR (Prop_oddr_C_Q)         0.192     8.014 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.014    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_out
    AD14                 OBUF (Prop_obuf_I_O)         1.116     9.130 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.130    rgmii_port_0_td[1]
    AD14                                                              r  rgmii_port_0_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     6.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.221     6.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.581     8.342 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.342    rgmii_port_0_txc
    AK15                                                              r  rgmii_port_0_txc
                         clock pessimism             -0.406     7.935    
                         clock uncertainty            0.196     8.131    
                         output delay                 0.700     8.831    
  -------------------------------------------------------------------
                         required time                         -8.831    
                         arrival time                           9.130    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[2]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.308ns  (logic 1.308ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.114ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 8.342 - 2.000 ) 
    Source Clock Delay      (SCD):    3.822ns = ( 7.822 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.702     7.822    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y81                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y81         ODDR (Prop_oddr_C_Q)         0.192     8.014 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.014    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AD13                 OBUF (Prop_obuf_I_O)         1.116     9.130 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.130    rgmii_port_0_td[2]
    AD13                                                              r  rgmii_port_0_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     6.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.221     6.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.581     8.342 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.342    rgmii_port_0_txc
    AK15                                                              r  rgmii_port_0_txc
                         clock pessimism             -0.406     7.935    
                         clock uncertainty            0.196     8.131    
                         output delay                 0.700     8.831    
  -------------------------------------------------------------------
                         required time                         -8.831    
                         arrival time                           9.130    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.358ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_0_td[0]
                            (output port clocked by bd_0_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_0_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_0_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.363ns  (logic 1.363ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.110ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.342ns = ( 8.342 - 2.000 ) 
    Source Clock Delay      (SCD):    3.826ns = ( 7.826 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.706     7.826    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out1
    OLOGIC_X0Y90                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y90         ODDR (Prop_oddr_C_Q)         0.192     8.018 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.018    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AJ15                 OBUF (Prop_obuf_I_O)         1.171     9.189 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.189    rgmii_port_0_td[0]
    AJ15                                                              r  rgmii_port_0_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_0_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.937     6.540    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/clk_out2
    OLOGIC_X0Y89         ODDR (Prop_oddr_C_Q)         0.221     6.761 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.761    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf
    AK15                 OBUF (Prop_obuf_I_O)         1.581     8.342 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.342    rgmii_port_0_txc
    AK15                                                              r  rgmii_port_0_txc
                         clock pessimism             -0.406     7.935    
                         clock uncertainty            0.196     8.131    
                         output delay                 0.700     8.831    
  -------------------------------------------------------------------
                         required time                         -8.831    
                         arrival time                           9.189    
  -------------------------------------------------------------------
                         slack                                  0.358    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  bd_1_eth_mac_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.306ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.283ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.306ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.779ns  (logic 1.779ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.165 - 6.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 8.541 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.938     8.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y92                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.221     8.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_2_out
    AJ16                 OBUF (Prop_obuf_I_O)         1.558    10.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.320    rgmii_port_1_td[1]
    AJ16                                                              r  rgmii_port_1_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.707     9.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.192    10.019 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.146    11.165 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.165    rgmii_port_1_txc
    AK16                                                              f  rgmii_port_1_txc
                         clock pessimism              0.406    11.571    
                         clock uncertainty           -0.196    11.375    
                         output delay                -0.750    10.625    
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.320    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.365ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.719ns  (logic 1.719ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.165 - 6.000 ) 
    Source Clock Delay      (SCD):    4.541ns = ( 8.541 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.938     8.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y56                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.221     8.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AB15                 OBUF (Prop_obuf_I_O)         1.498    10.260 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    10.260    rgmii_port_1_tx_ctl
    AB15                                                              r  rgmii_port_1_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.707     9.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.192    10.019 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.146    11.165 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.165    rgmii_port_1_txc
    AK16                                                              f  rgmii_port_1_txc
                         clock pessimism              0.406    11.571    
                         clock uncertainty           -0.196    11.375    
                         output delay                -0.750    10.625    
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.260    
  -------------------------------------------------------------------
                         slack                                  0.365    

Slack (MET) :             0.375ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.713ns  (logic 1.713ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.165 - 6.000 ) 
    Source Clock Delay      (SCD):    4.537ns = ( 8.537 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.934     8.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y63                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.221     8.758 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.758    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AD15                 OBUF (Prop_obuf_I_O)         1.492    10.250 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.250    rgmii_port_1_td[0]
    AD15                                                              r  rgmii_port_1_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.707     9.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.192    10.019 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.146    11.165 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.165    rgmii_port_1_txc
    AK16                                                              f  rgmii_port_1_txc
                         clock pessimism              0.406    11.571    
                         clock uncertainty           -0.196    11.375    
                         output delay                -0.750    10.625    
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.250    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.378ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.710ns  (logic 1.710ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.165 - 6.000 ) 
    Source Clock Delay      (SCD):    4.537ns = ( 8.537 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.934     8.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y65                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.221     8.758 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.758    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_0_out
    AE17                 OBUF (Prop_obuf_I_O)         1.489    10.247 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.247    rgmii_port_1_td[3]
    AE17                                                              r  rgmii_port_1_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.707     9.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.192    10.019 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.146    11.165 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.165    rgmii_port_1_txc
    AK16                                                              f  rgmii_port_1_txc
                         clock pessimism              0.406    11.571    
                         clock uncertainty           -0.196    11.375    
                         output delay                -0.750    10.625    
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.247    
  -------------------------------------------------------------------
                         slack                                  0.378    

Slack (MET) :             0.379ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.709ns  (logic 1.709ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.165ns = ( 11.165 - 6.000 ) 
    Source Clock Delay      (SCD):    4.537ns = ( 8.537 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.934     8.537    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y66                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.221     8.758 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.758    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AE18                 OBUF (Prop_obuf_I_O)         1.488    10.246 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.246    rgmii_port_1_td[2]
    AE18                                                              r  rgmii_port_1_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.707     9.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.192    10.019 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.146    11.165 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.165    rgmii_port_1_txc
    AK16                                                              f  rgmii_port_1_txc
                         clock pessimism              0.406    11.571    
                         clock uncertainty           -0.196    11.375    
                         output delay                -0.750    10.625    
  -------------------------------------------------------------------
                         required time                         10.625    
                         arrival time                         -10.246    
  -------------------------------------------------------------------
                         slack                                  0.379    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.283ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[2]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.269ns  (logic 1.269ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 8.320 - 2.000 ) 
    Source Clock Delay      (SCD):    3.824ns = ( 7.824 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.704     7.824    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y66                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y66         ODDR (Prop_oddr_C_Q)         0.192     8.016 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.016    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AE18                 OBUF (Prop_obuf_I_O)         1.077     9.093 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.093    rgmii_port_1_td[2]
    AE18                                                              r  rgmii_port_1_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.938     6.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.221     6.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.558     8.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.320    rgmii_port_1_txc
    AK16                                                              r  rgmii_port_1_txc
                         clock pessimism             -0.406     7.914    
                         clock uncertainty            0.196     8.110    
                         output delay                 0.700     8.810    
  -------------------------------------------------------------------
                         required time                         -8.810    
                         arrival time                           9.093    
  -------------------------------------------------------------------
                         slack                                  0.283    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[3]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.270ns  (logic 1.270ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 8.320 - 2.000 ) 
    Source Clock Delay      (SCD):    3.824ns = ( 7.824 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.704     7.824    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y65                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y65         ODDR (Prop_oddr_C_Q)         0.192     8.016 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.016    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_0_out
    AE17                 OBUF (Prop_obuf_I_O)         1.078     9.094 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.094    rgmii_port_1_td[3]
    AE17                                                              r  rgmii_port_1_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.938     6.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.221     6.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.558     8.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.320    rgmii_port_1_txc
    AK16                                                              r  rgmii_port_1_txc
                         clock pessimism             -0.406     7.914    
                         clock uncertainty            0.196     8.110    
                         output delay                 0.700     8.810    
  -------------------------------------------------------------------
                         required time                         -8.810    
                         arrival time                           9.094    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.287ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[0]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.273ns  (logic 1.273ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.090ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 8.320 - 2.000 ) 
    Source Clock Delay      (SCD):    3.824ns = ( 7.824 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.704     7.824    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y63                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y63         ODDR (Prop_oddr_C_Q)         0.192     8.016 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.016    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AD15                 OBUF (Prop_obuf_I_O)         1.081     9.097 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.097    rgmii_port_1_td[0]
    AD15                                                              r  rgmii_port_1_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.938     6.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.221     6.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.558     8.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.320    rgmii_port_1_txc
    AK16                                                              r  rgmii_port_1_txc
                         clock pessimism             -0.406     7.914    
                         clock uncertainty            0.196     8.110    
                         output delay                 0.700     8.810    
  -------------------------------------------------------------------
                         required time                         -8.810    
                         arrival time                           9.097    
  -------------------------------------------------------------------
                         slack                                  0.287    

Slack (MET) :             0.296ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_tx_ctl
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.279ns  (logic 1.279ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 8.320 - 2.000 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 7.827 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.707     7.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y56                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y56         ODDR (Prop_oddr_C_Q)         0.192     8.019 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     8.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AB15                 OBUF (Prop_obuf_I_O)         1.087     9.106 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.106    rgmii_port_1_tx_ctl
    AB15                                                              r  rgmii_port_1_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.938     6.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.221     6.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.558     8.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.320    rgmii_port_1_txc
    AK16                                                              r  rgmii_port_1_txc
                         clock pessimism             -0.406     7.914    
                         clock uncertainty            0.196     8.110    
                         output delay                 0.700     8.810    
  -------------------------------------------------------------------
                         required time                         -8.810    
                         arrival time                           9.106    
  -------------------------------------------------------------------
                         slack                                  0.296    

Slack (MET) :             0.355ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_1_td[1]
                            (output port clocked by bd_1_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_1_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_1_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.338ns  (logic 1.338ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.087ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.320ns = ( 8.320 - 2.000 ) 
    Source Clock Delay      (SCD):    3.827ns = ( 7.827 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.707     7.827    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y92                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y92         ODDR (Prop_oddr_C_Q)         0.192     8.019 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.019    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_2_out
    AJ16                 OBUF (Prop_obuf_I_O)         1.146     9.165 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.165    rgmii_port_1_td[1]
    AJ16                                                              r  rgmii_port_1_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_1_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.938     6.541    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y91         ODDR (Prop_oddr_C_Q)         0.221     6.762 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.762    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AK16                 OBUF (Prop_obuf_I_O)         1.558     8.320 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.320    rgmii_port_1_txc
    AK16                                                              r  rgmii_port_1_txc
                         clock pessimism             -0.406     7.914    
                         clock uncertainty            0.196     8.110    
                         output delay                 0.700     8.810    
  -------------------------------------------------------------------
                         required time                         -8.810    
                         arrival time                           9.165    
  -------------------------------------------------------------------
                         slack                                  0.355    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  bd_2_eth_mac_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.298ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.298ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[1]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.793ns  (logic 1.793ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 7.091 - 2.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.857     4.460    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y156                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.221     4.681 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.681    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_2_out
    AK27                 OBUF (Prop_obuf_I_O)         1.572     6.253 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.253    rgmii_port_2_td[1]
    AK27                                                              r  rgmii_port_2_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.640     5.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.192     5.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.139     7.091 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.091    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism              0.406     7.497    
                         clock uncertainty           -0.196     7.301    
                         output delay                -0.750     6.551    
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.253    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.307ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[2]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.784ns  (logic 1.784ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 7.091 - 2.000 ) 
    Source Clock Delay      (SCD):    4.460ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.857     4.460    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y155                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y155        ODDR (Prop_oddr_C_Q)         0.221     4.681 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.681    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AK28                 OBUF (Prop_obuf_I_O)         1.563     6.244 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.244    rgmii_port_2_td[2]
    AK28                                                              r  rgmii_port_2_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.640     5.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.192     5.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.139     7.091 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.091    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism              0.406     7.497    
                         clock uncertainty           -0.196     7.301    
                         output delay                -0.750     6.551    
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.244    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.316ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[3]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.776ns  (logic 1.776ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 7.091 - 2.000 ) 
    Source Clock Delay      (SCD):    4.459ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.856     4.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y161                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y161        ODDR (Prop_oddr_C_Q)         0.221     4.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_0_out
    AH29                 OBUF (Prop_obuf_I_O)         1.555     6.235 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.235    rgmii_port_2_td[3]
    AH29                                                              r  rgmii_port_2_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.640     5.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.192     5.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.139     7.091 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.091    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism              0.406     7.497    
                         clock uncertainty           -0.196     7.301    
                         output delay                -0.750     6.551    
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.235    
  -------------------------------------------------------------------
                         slack                                  0.316    

Slack (MET) :             0.325ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[0]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.765ns  (logic 1.765ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.036ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 7.091 - 2.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.858     4.461    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y153                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y153        ODDR (Prop_oddr_C_Q)         0.221     4.682 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.682    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AH27                 OBUF (Prop_obuf_I_O)         1.544     6.226 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.226    rgmii_port_2_td[0]
    AH27                                                              r  rgmii_port_2_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.640     5.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.192     5.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.139     7.091 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.091    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism              0.406     7.497    
                         clock uncertainty           -0.196     7.301    
                         output delay                -0.750     6.551    
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.226    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.329ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_tx_ctl
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.770ns  (logic 1.770ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.045ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.091ns = ( 7.091 - 2.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.849     4.452    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.221     4.673 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     4.673    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AF29                 OBUF (Prop_obuf_I_O)         1.549     6.222 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.222    rgmii_port_2_tx_ctl
    AF29                                                              r  rgmii_port_2_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.640     5.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.192     5.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.139     7.091 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.091    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism              0.406     7.497    
                         clock uncertainty           -0.196     7.301    
                         output delay                -0.750     6.551    
  -------------------------------------------------------------------
                         required time                          6.551    
                         arrival time                          -6.222    
  -------------------------------------------------------------------
                         slack                                  0.329    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.363ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_tx_ctl
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.329ns  (logic 1.329ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 8.231 - 2.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 7.754 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.634     7.754    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y170                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y170        ODDR (Prop_oddr_C_Q)         0.192     7.946 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     7.946    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AF29                 OBUF (Prop_obuf_I_O)         1.137     9.083 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     9.083    rgmii_port_2_tx_ctl
    AF29                                                              r  rgmii_port_2_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.856     6.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.221     6.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.551     8.231 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.231    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism             -0.406     7.824    
                         clock uncertainty            0.196     8.020    
                         output delay                 0.700     8.720    
  -------------------------------------------------------------------
                         required time                         -8.720    
                         arrival time                           9.083    
  -------------------------------------------------------------------
                         slack                                  0.363    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[0]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.325ns  (logic 1.325ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.063ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 8.231 - 2.000 ) 
    Source Clock Delay      (SCD):    3.762ns = ( 7.762 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.642     7.762    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y153                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y153        ODDR (Prop_oddr_C_Q)         0.192     7.954 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.954    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AH27                 OBUF (Prop_obuf_I_O)         1.133     9.086 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.086    rgmii_port_2_td[0]
    AH27                                                              r  rgmii_port_2_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.856     6.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.221     6.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.551     8.231 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.231    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism             -0.406     7.824    
                         clock uncertainty            0.196     8.020    
                         output delay                 0.700     8.720    
  -------------------------------------------------------------------
                         required time                         -8.720    
                         arrival time                           9.086    
  -------------------------------------------------------------------
                         slack                                  0.366    

Slack (MET) :             0.374ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[3]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.335ns  (logic 1.335ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.065ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 8.231 - 2.000 ) 
    Source Clock Delay      (SCD):    3.760ns = ( 7.760 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.640     7.760    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y161                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y161        ODDR (Prop_oddr_C_Q)         0.192     7.952 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.952    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_0_out
    AH29                 OBUF (Prop_obuf_I_O)         1.143     9.095 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.095    rgmii_port_2_td[3]
    AH29                                                              r  rgmii_port_2_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.856     6.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.221     6.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.551     8.231 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.231    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism             -0.406     7.824    
                         clock uncertainty            0.196     8.020    
                         output delay                 0.700     8.720    
  -------------------------------------------------------------------
                         required time                         -8.720    
                         arrival time                           9.095    
  -------------------------------------------------------------------
                         slack                                  0.374    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[2]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.343ns  (logic 1.343ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 8.231 - 2.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 7.761 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.641     7.761    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y155                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y155        ODDR (Prop_oddr_C_Q)         0.192     7.953 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.953    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AK28                 OBUF (Prop_obuf_I_O)         1.151     9.104 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.104    rgmii_port_2_td[2]
    AK28                                                              r  rgmii_port_2_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.856     6.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.221     6.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.551     8.231 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.231    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism             -0.406     7.824    
                         clock uncertainty            0.196     8.020    
                         output delay                 0.700     8.720    
  -------------------------------------------------------------------
                         required time                         -8.720    
                         arrival time                           9.104    
  -------------------------------------------------------------------
                         slack                                  0.384    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_2_td[1]
                            (output port clocked by bd_2_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_2_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_2_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.353ns  (logic 1.353ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.064ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.231ns = ( 8.231 - 2.000 ) 
    Source Clock Delay      (SCD):    3.761ns = ( 7.761 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.641     7.761    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y156                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y156        ODDR (Prop_oddr_C_Q)         0.192     7.953 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.953    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_2_out
    AK27                 OBUF (Prop_obuf_I_O)         1.161     9.113 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.113    rgmii_port_2_td[1]
    AK27                                                              r  rgmii_port_2_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_2_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.856     6.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y162        ODDR (Prop_oddr_C_Q)         0.221     6.680 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.680    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AH28                 OBUF (Prop_obuf_I_O)         1.551     8.231 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.231    rgmii_port_2_txc
    AH28                                                              r  rgmii_port_2_txc
                         clock pessimism             -0.406     7.824    
                         clock uncertainty            0.196     8.020    
                         output delay                 0.700     8.720    
  -------------------------------------------------------------------
                         required time                         -8.720    
                         arrival time                           9.113    
  -------------------------------------------------------------------
                         slack                                  0.393    





---------------------------------------------------------------------------------------------------
From Clock:  clkout0
  To Clock:  bd_3_eth_mac_0_rgmii_tx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.324ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.324ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[1]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.782ns  (logic 1.782ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.052ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 7.098 - 2.000 ) 
    Source Clock Delay      (SCD):    4.452ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.849     4.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y180                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        ODDR (Prop_oddr_C_Q)         0.221     4.673 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_2_out
    AD25                 OBUF (Prop_obuf_I_O)         1.561     6.234 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.234    rgmii_port_3_td[1]
    AD25                                                              r  rgmii_port_3_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.634     5.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.192     5.946 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.152     7.098 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.098    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism              0.406     7.504    
                         clock uncertainty           -0.196     7.308    
                         output delay                -0.750     6.558    
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -6.234    
  -------------------------------------------------------------------
                         slack                                  0.324    

Slack (MET) :             0.341ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[0]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.762ns  (logic 1.762ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.048ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 11.098 - 6.000 ) 
    Source Clock Delay      (SCD):    4.456ns = ( 8.456 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.853     8.456    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y163                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y163        ODDR (Prop_oddr_C_Q)         0.221     8.677 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.677    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AF25                 OBUF (Prop_obuf_I_O)         1.541    10.218 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.218    rgmii_port_3_td[0]
    AF25                                                              r  rgmii_port_3_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.634     9.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.192     9.946 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.152    11.098 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.098    rgmii_port_3_txc
    AE26                                                              f  rgmii_port_3_txc
                         clock pessimism              0.406    11.504    
                         clock uncertainty           -0.196    11.308    
                         output delay                -0.750    10.558    
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                         -10.218    
  -------------------------------------------------------------------
                         slack                                  0.341    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_tx_ctl
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.755ns  (logic 1.755ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 7.098 - 2.000 ) 
    Source Clock Delay      (SCD):    4.461ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.858     4.461    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y196                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        ODDR (Prop_oddr_C_Q)         0.221     4.682 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000     4.682    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AB29                 OBUF (Prop_obuf_I_O)         1.534     6.216 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000     6.216    rgmii_port_3_tx_ctl
    AB29                                                              r  rgmii_port_3_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.634     5.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.192     5.946 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.152     7.098 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.098    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism              0.406     7.504    
                         clock uncertainty           -0.196     7.308    
                         output delay                -0.750     6.558    
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.342ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[3]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 rise@0.000ns)
  Data Path Delay:        1.762ns  (logic 1.762ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 7.098 - 2.000 ) 
    Source Clock Delay      (SCD):    4.454ns
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    0.000     0.000 r  
    AG17                                              0.000     0.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     0.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     0.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     1.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     1.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     2.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     2.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     3.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     3.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.851     4.454    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y181                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.221     4.675 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     4.675    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_0_out
    AD29                 OBUF (Prop_obuf_I_O)         1.541     6.216 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     6.216    rgmii_port_3_td[3]
    AD29                                                              r  rgmii_port_3_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 f  
    AG17                                              0.000     2.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     2.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     3.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     3.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     4.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     4.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     5.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     5.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.634     5.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.192     5.946 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     5.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.152     7.098 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     7.098    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism              0.406     7.504    
                         clock uncertainty           -0.196     7.308    
                         output delay                -0.750     6.558    
  -------------------------------------------------------------------
                         required time                          6.558    
                         arrival time                          -6.216    
  -------------------------------------------------------------------
                         slack                                  0.342    

Slack (MET) :             0.343ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[2]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Max at Fast Process Corner
  Requirement:            2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.761ns  (logic 1.761ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           0.750ns
  Clock Path Skew:        1.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.098ns = ( 11.098 - 6.000 ) 
    Source Clock Delay      (SCD):    4.454ns = ( 8.454 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     4.507 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     5.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     5.522 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     6.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     6.546 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.027     7.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     7.603 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.851     8.454    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y182                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        ODDR (Prop_oddr_C_Q)         0.221     8.675 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     8.675    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AC29                 OBUF (Prop_obuf_I_O)         1.540    10.215 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    10.215    rgmii_port_3_td[2]
    AC29                                                              r  rgmii_port_3_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 f  
    AG17                                              0.000     6.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     6.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     7.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     7.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     8.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.050     8.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.954     9.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     9.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.634     9.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.192     9.946 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     9.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.152    11.098 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    11.098    rgmii_port_3_txc
    AE26                                                              f  rgmii_port_3_txc
                         clock pessimism              0.406    11.504    
                         clock uncertainty           -0.196    11.308    
                         output delay                -0.750    10.558    
  -------------------------------------------------------------------
                         required time                         10.558    
                         arrival time                         -10.215    
  -------------------------------------------------------------------
                         slack                                  0.343    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[2]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.320ns  (logic 1.320ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 8.237 - 2.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 7.756 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.636     7.756    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y182                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y182        ODDR (Prop_oddr_C_Q)         0.192     7.948 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[2].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.948    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[2].rgmii_txd_out
    AC29                 OBUF (Prop_obuf_I_O)         1.128     9.076 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[2].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.076    rgmii_port_3_td[2]
    AC29                                                              r  rgmii_port_3_td[2]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.849     6.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.221     6.673 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.564     8.237 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.237    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism             -0.406     7.830    
                         clock uncertainty            0.196     8.026    
                         output delay                 0.700     8.726    
  -------------------------------------------------------------------
                         required time                         -8.726    
                         arrival time                           9.076    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_tx_ctl
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.314ns  (logic 1.314ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.069ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 12.237 - 6.000 ) 
    Source Clock Delay      (SCD):    3.762ns = ( 11.762 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.642    11.762    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y196                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y196        ODDR (Prop_oddr_C_Q)         0.192    11.954 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ctl_output/Q
                         net (fo=1, routed)           0.000    11.954    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf
    AB29                 OBUF (Prop_obuf_I_O)         1.122    13.076 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_tx_ctl_obuf_i/O
                         net (fo=0)                   0.000    13.076    rgmii_port_3_tx_ctl
    AB29                                                              r  rgmii_port_3_tx_ctl
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     6.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     7.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     8.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     9.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.849    10.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.221    10.673 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.564    12.237 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.237    rgmii_port_3_txc
    AE26                                                              f  rgmii_port_3_txc
                         clock pessimism             -0.406    11.830    
                         clock uncertainty            0.196    12.026    
                         output delay                 0.700    12.726    
  -------------------------------------------------------------------
                         required time                        -12.726    
                         arrival time                          13.076    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[3]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.321ns  (logic 1.321ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.075ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 8.237 - 2.000 ) 
    Source Clock Delay      (SCD):    3.756ns = ( 7.756 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.636     7.756    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y181                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y181        ODDR (Prop_oddr_C_Q)         0.192     7.948 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[3].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.948    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_0_out
    AD29                 OBUF (Prop_obuf_I_O)         1.129     9.077 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[3].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.077    rgmii_port_3_td[3]
    AD29                                                              r  rgmii_port_3_td[3]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.849     6.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.221     6.673 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.564     8.237 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.237    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism             -0.406     7.830    
                         clock uncertainty            0.196     8.026    
                         output delay                 0.700     8.726    
  -------------------------------------------------------------------
                         required time                         -8.726    
                         arrival time                           9.077    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
                            (falling edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[0]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk rise@2.000ns - clkout0 fall@4.000ns)
  Data Path Delay:        1.321ns  (logic 1.321ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.073ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 8.237 - 2.000 ) 
    Source Clock Delay      (SCD):    3.758ns = ( 7.758 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 fall edge)    4.000     4.000 f  
    AG17                                              0.000     4.000 f  ref_clk_p[0]
                         net (fo=0)                   0.000     4.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     4.434 f  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     5.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     5.370 f  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720     6.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     6.140 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954     7.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     7.120 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.638     7.758    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y163                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y163        ODDR (Prop_oddr_C_Q)         0.192     7.950 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[0].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000     7.950    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_txdata_out_bus[0].rgmii_txd_out
    AF25                 OBUF (Prop_obuf_I_O)         1.129     9.079 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[0].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000     9.079    rgmii_port_3_td[0]
    AF25                                                              r  rgmii_port_3_td[0]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk rise edge)
                                                      2.000     2.000 r  
    AG17                                              0.000     2.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     2.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     2.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     3.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     3.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     4.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     4.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     5.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     5.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.849     6.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.221     6.673 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000     6.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.564     8.237 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000     8.237    rgmii_port_3_txc
    AE26                                                              r  rgmii_port_3_txc
                         clock pessimism             -0.406     7.830    
                         clock uncertainty            0.196     8.026    
                         output delay                 0.700     8.726    
  -------------------------------------------------------------------
                         required time                         -8.726    
                         arrival time                           9.079    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.369ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
                            (rising edge-triggered cell ODDR clocked by clkout0  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            rgmii_port_3_td[1]
                            (output port clocked by bd_3_eth_mac_0_rgmii_tx_clk  {rise@2.000ns fall@6.000ns period=8.000ns})
  Path Group:             bd_3_eth_mac_0_rgmii_tx_clk
  Path Type:              Min at Fast Process Corner
  Requirement:            -2.000ns  (bd_3_eth_mac_0_rgmii_tx_clk fall@6.000ns - clkout0 rise@8.000ns)
  Data Path Delay:        1.341ns  (logic 1.341ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (OBUF=1)
  Output Delay:           -0.700ns
  Clock Path Skew:        2.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    6.237ns = ( 12.237 - 6.000 ) 
    Source Clock Delay      (SCD):    3.754ns = ( 11.754 - 8.000 ) 
    Clock Pessimism Removal (CPR):    0.406ns
  Clock Uncertainty:      0.196ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.129ns
    Phase Error              (PE):    0.122ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkout0 rise edge)    8.000     8.000 r  
    AG17                                              0.000     8.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     8.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.434     8.434 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.910     9.344    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     9.370 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.720    10.090    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050    10.140 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.954    11.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout0
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    11.120 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1_buf/O
                         net (fo=7265, routed)        0.634    11.754    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk
    OLOGIC_X0Y180                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/C
  -------------------------------------------------------------------    -------------------
    OLOGIC_X0Y180        ODDR (Prop_oddr_C_Q)         0.192    11.946 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/txdata_out_bus[1].rgmii_txd_out/Q
                         net (fo=1, routed)           0.000    11.946    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_2_out
    AD25                 OBUF (Prop_obuf_I_O)         1.149    13.095 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/obuf_data[1].rgmii_txd_obuf_i/O
                         net (fo=0)                   0.000    13.095    rgmii_port_3_td[1]
    AD25                                                              r  rgmii_port_3_td[1]
  -------------------------------------------------------------------    -------------------

                         (clock bd_3_eth_mac_0_rgmii_tx_clk fall edge)
                                                      6.000     6.000 r  
    AG17                                              0.000     6.000 r  ref_clk_p[0]
                         net (fo=0)                   0.000     6.000    Z_system_i/util_ds_buf_0/U0/IBUF_DS_P[0]
    AG17                 IBUFDS (Prop_ibufds_I_O)     0.507     6.507 r  Z_system_i/util_ds_buf_0/U0/USE_IBUFDS.GEN_IBUFDS[0].IBUFDS_I/O
                         net (fo=1, routed)           0.985     7.492    Z_system_i/util_ds_buf_0/IBUF_OUT_0__s_net_1
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     7.522 r  Z_system_i/util_ds_buf_0/IBUF_OUT_BUFG[0]_inst/O
                         net (fo=88, routed)          0.971     8.493    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/gtx_clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                      0.053     8.546 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.027     9.573    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout1
    BUFGCTRL_X0Y1        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030     9.603 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_support_clocking_i/clkout2_buf/O
                         net (fo=148, routed)         0.849    10.452    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/gtx_clk90
    OLOGIC_X0Y179        ODDR (Prop_oddr_C_Q)         0.221    10.673 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_ddr/Q
                         net (fo=1, routed)           0.000    10.673    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf
    AE26                 OBUF (Prop_obuf_I_O)         1.564    12.237 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_txc_obuf_i/O
                         net (fo=0)                   0.000    12.237    rgmii_port_3_txc
    AE26                                                              f  rgmii_port_3_txc
                         clock pessimism             -0.406    11.830    
                         clock uncertainty            0.196    12.026    
                         output delay                 0.700    12.726    
  -------------------------------------------------------------------
                         required time                        -12.726    
                         arrival time                          13.095    
  -------------------------------------------------------------------
                         slack                                  0.369    





---------------------------------------------------------------------------------------------------
From Clock:  bd_0_eth_mac_0_rgmii_rx_clk
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.575ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.409ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.575ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.361ns  (logic 2.361ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 13.464 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AG12                                              0.000     2.500 r  rgmii_port_0_rd[2]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    AG12                 IBUF (Prop_ibuf_I_O)         0.878     3.378 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.378    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    IDELAY_X0Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.861 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.861    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    ILOGIC_X0Y80         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    AE13                                              0.000     4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     4.677 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.864    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.482     5.346 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.464    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y80                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.464    
                         clock uncertainty           -0.025     5.439    
    ILOGIC_X0Y80         IDDR (Setup_iddr_C_D)       -0.003     5.436    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  0.575    

Slack (MET) :             0.576ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.361ns  (logic 2.361ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.464ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.464ns = ( 13.464 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AH12                                              0.000     2.500 r  rgmii_port_0_rd[3]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    AH12                 IBUF (Prop_ibuf_I_O)         0.877     3.377 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.377    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.861 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.861    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y79         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    AE13                                              0.000     4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     4.677 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.864    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.482     5.346 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.118     5.464    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y79                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.464    
                         clock uncertainty           -0.025     5.439    
    ILOGIC_X0Y79         IDDR (Setup_iddr_C_D)       -0.003     5.436    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.436    
                         arrival time                          -4.861    
  -------------------------------------------------------------------
                         slack                                  0.576    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.327ns  (logic 2.327ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.461ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.461ns = ( 13.461 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AF13                                              0.000     2.500 r  rgmii_port_0_rx_ctl
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    AF13                 IBUF (Prop_ibuf_I_O)         0.843     3.343 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.343    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.827 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.827    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y77         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    AE13                                              0.000     4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     4.677 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.864    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.482     5.346 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.461    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y77                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.461    
                         clock uncertainty           -0.025     5.436    
    ILOGIC_X0Y77         IDDR (Setup_iddr_C_D)       -0.003     5.433    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.433    
                         arrival time                          -4.827    
  -------------------------------------------------------------------
                         slack                                  0.607    

Slack (MET) :             0.613ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc fall@4.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.328ns  (logic 2.328ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 13.469 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AF12                                              0.000     2.500 r  rgmii_port_0_rd[1]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    AF12                 IBUF (Prop_ibuf_I_O)         0.845     3.345 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.345    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_in
    IDELAY_X0Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.828 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.828    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y85         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                      4.000     4.000 f  
    AE13                                              0.000     4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     4.677 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.864    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.482     5.346 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     5.469    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y85                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.469    
                         clock uncertainty           -0.025     5.444    
    ILOGIC_X0Y85         IDDR (Setup_iddr_C_D)       -0.003     5.441    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.441    
                         arrival time                          -4.828    
  -------------------------------------------------------------------
                         slack                                  0.613    

Slack (MET) :             0.614ns  (required time - arrival time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - bd_0_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.327ns  (logic 2.327ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AE12                                              0.000    -1.500 r  rgmii_port_0_rd[0]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    AE12                 IBUF (Prop_ibuf_I_O)         0.844    -0.656 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.656    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_in
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.827 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.827    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_9_in
    ILOGIC_X0Y86         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.864    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       0.482     1.346 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     1.469    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty           -0.025     1.444    
    ILOGIC_X0Y86         IDDR (Setup_iddr_C_D)       -0.003     1.441    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.441    
                         arrival time                          -0.827    
  -------------------------------------------------------------------
                         slack                                  0.614    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.409ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[0]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc rise@-8.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.494ns  (logic 2.494ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AE12                                              0.000    -6.800 r  rgmii_port_0_rd[0]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[0]
    AE12                 IBUF (Prop_ibuf_I_O)         1.175    -5.625 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.625    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_6_in
    IDELAY_X0Y86         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.306 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.306    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_9_in
    ILOGIC_X0Y86         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    AE13                                              0.000    -8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288    -6.712 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.358    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.140    -5.218 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -4.875    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.875    
                         clock uncertainty            0.025    -4.850    
    ILOGIC_X0Y86         IDDR (Hold_iddr_C_D)         0.135    -4.715    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.715    
                         arrival time                          -4.306    
  -------------------------------------------------------------------
                         slack                                  0.409    

Slack (MET) :             0.410ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[1]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc rise@-8.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.495ns  (logic 2.495ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.125ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.125ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AF12                                              0.000    -6.800 r  rgmii_port_0_rd[1]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[1]
    AF12                 IBUF (Prop_ibuf_I_O)         1.176    -5.624 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.624    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_4_in
    IDELAY_X0Y85         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.305 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.305    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y85         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    AE13                                              0.000    -8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288    -6.712 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.358    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.140    -5.218 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -4.875    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y85                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.875    
                         clock uncertainty            0.025    -4.850    
    ILOGIC_X0Y85         IDDR (Hold_iddr_C_D)         0.135    -4.715    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.715    
                         arrival time                          -4.305    
  -------------------------------------------------------------------
                         slack                                  0.410    

Slack (MET) :             0.419ns  (arrival time - required time)
  Source:                 rgmii_port_0_rx_ctl
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc rise@-8.000ns - bd_0_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.493ns  (logic 2.493ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.115ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.115ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AF13                                              0.000    -6.800 r  rgmii_port_0_rx_ctl
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl
    AF13                 IBUF (Prop_ibuf_I_O)         1.174    -5.626 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.626    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y77         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.307 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.307    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y77         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                     -8.000    -8.000 r  
    AE13                                              0.000    -8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288    -6.712 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.358    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.140    -5.218 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.885    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y77                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.885    
                         clock uncertainty            0.025    -4.860    
    ILOGIC_X0Y77         IDDR (Hold_iddr_C_D)         0.135    -4.725    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.725    
                         arrival time                          -4.307    
  -------------------------------------------------------------------
                         slack                                  0.419    

Slack (MET) :             0.448ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[3]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc fall@-4.000ns - bd_0_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 7.119 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AH12                                              0.000    -2.800 r  rgmii_port_0_rd[3]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[3]
    AH12                 IBUF (Prop_ibuf_I_O)         1.208    -1.592 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.592    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_0_in
    IDELAY_X0Y79         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.273 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.273    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y79         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    AE13                                              0.000    -4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288    -2.712 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.358    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.140    -1.218 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.881    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y79                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.881    
                         clock uncertainty            0.025    -0.856    
    ILOGIC_X0Y79         IDDR (Hold_iddr_C_D)         0.135    -0.721    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.448    

Slack (MET) :             0.449ns  (arrival time - required time)
  Source:                 rgmii_port_0_rd[2]
                            (input port clocked by bd_0_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_0_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_0_rxc fall@-4.000ns - bd_0_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.527ns  (logic 2.527ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.119ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.119ns = ( 7.119 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_0_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AG12                                              0.000    -2.800 r  rgmii_port_0_rd[2]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxd[2]
    AG12                 IBUF (Prop_ibuf_I_O)         1.208    -1.592 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.592    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_2_in
    IDELAY_X0Y80         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.273 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.273    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/p_3_in
    ILOGIC_X0Y80         IDDR                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc fall edge)
                                                     -4.000    -4.000 f  
    AE13                                              0.000    -4.000 f  rgmii_port_0_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288    -2.712 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.358    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y7           BUFIO (Prop_bufio_I_O)       1.140    -1.218 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.337    -0.881    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y80                                                      f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.881    
                         clock uncertainty            0.025    -0.856    
    ILOGIC_X0Y80         IDDR (Hold_iddr_C_D)         0.135    -0.721    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.721    
                         arrival time                          -0.273    
  -------------------------------------------------------------------
                         slack                                  0.449    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        4.953ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.953ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        1.037ns  (logic 0.223ns (21.496%)  route 0.814ns (78.504%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y106                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X33Y106        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.814     1.037    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/update_pause_ad_mani
    SLICE_X31Y94         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X31Y94         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -1.037    
  -------------------------------------------------------------------
                         slack                                  4.953    

Slack (MET) :             4.997ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.993ns  (logic 0.223ns (22.449%)  route 0.770ns (77.551%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y105                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X29Y105        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.770     0.993    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_addr_filter_top/addr_regs.promiscuous_mode_reg_reg
    SLICE_X27Y95         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X27Y95         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.993    
  -------------------------------------------------------------------
                         slack                                  4.997    

Slack (MET) :             5.081ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.909ns  (logic 0.223ns (24.543%)  route 0.686ns (75.457%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X28Y103        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.686     0.909    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/filter_enable_reg[1]
    SLICE_X28Y99         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y99         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.909    
  -------------------------------------------------------------------
                         slack                                  5.081    

Slack (MET) :             5.240ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.750ns  (logic 0.223ns (29.725%)  route 0.527ns (70.275%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X28Y103        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.527     0.750    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/filter_enable_reg[2]
    SLICE_X28Y98         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X28Y98         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  5.240    

Slack (MET) :             5.327ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.663ns  (logic 0.223ns (33.622%)  route 0.440ns (66.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y103                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X28Y103        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.440     0.663    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/filter_enable_reg[0]
    SLICE_X24Y98         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X24Y98         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.663    
  -------------------------------------------------------------------
                         slack                                  5.327    

Slack (MET) :             5.416ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.574ns  (logic 0.223ns (38.841%)  route 0.351ns (61.159%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y104                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X29Y104        FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.351     0.574    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/filter_enable_reg[3]
    SLICE_X29Y98         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X29Y98         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.574    
  -------------------------------------------------------------------
                         slack                                  5.416    

Slack (MET) :             6.179ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.855ns  (logic 0.330ns (17.786%)  route 1.525ns (82.214%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.525     1.729    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Clk_A_BUS_IN[2]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.126     1.855 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.855    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1
    SLICE_X44Y93         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -1.855    
  -------------------------------------------------------------------
                         slack                                  6.179    

Slack (MET) :             6.218ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.815ns  (logic 0.266ns (14.658%)  route 1.549ns (85.342%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.549     1.772    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Clk_A_BUS_IN[14]
    SLICE_X44Y93         LUT4 (Prop_lut4_I0_O)        0.043     1.815 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.815    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1
    SLICE_X44Y93         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X44Y93         FDRE (Setup_fdre_C_D)        0.033     8.033    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -1.815    
  -------------------------------------------------------------------
                         slack                                  6.218    

Slack (MET) :             6.317ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc)
  Path Group:             rgmii_port_0_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.717ns  (logic 0.327ns (19.048%)  route 1.390ns (80.952%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y137                                     0.000     0.000 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X44Y137        FDRE (Prop_fdre_C_Q)         0.204     0.204 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.390     1.594    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/Clk_A_BUS_IN[1]
    SLICE_X45Y98         LUT4 (Prop_lut4_I0_O)        0.123     1.717 r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.717    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1
    SLICE_X45Y98         FDRE                                         r  Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X45Y98         FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_0/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -1.717    
  -------------------------------------------------------------------
                         slack                                  6.317    





---------------------------------------------------------------------------------------------------
From Clock:  bd_1_eth_mac_0_rgmii_rx_clk
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.590ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.400ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.590ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc fall@4.000ns - bd_1_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.357ns  (logic 2.357ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 13.475 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AH13                                              0.000     2.500 r  rgmii_port_1_rd[3]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AH13                 IBUF (Prop_ibuf_I_O)         0.873     3.373 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.373    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.857 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.857    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y83         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                      4.000     4.000 f  
    AF15                                              0.000     4.000 f  rgmii_port_1_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     4.685 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.872    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.482     5.354 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     5.475    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y83                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.475    
                         clock uncertainty           -0.025     5.450    
    ILOGIC_X0Y83         IDDR (Setup_iddr_C_D)       -0.003     5.447    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -4.857    
  -------------------------------------------------------------------
                         slack                                  0.590    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc fall@4.000ns - bd_1_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.352ns  (logic 2.352ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.475ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.475ns = ( 13.475 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AH14                                              0.000     2.500 r  rgmii_port_1_rd[1]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AH14                 IBUF (Prop_ibuf_I_O)         0.868     3.368 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.368    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.852 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.852    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y84         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                      4.000     4.000 f  
    AF15                                              0.000     4.000 f  rgmii_port_1_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     4.685 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.872    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.482     5.354 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     5.475    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y84                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.475    
                         clock uncertainty           -0.025     5.450    
    ILOGIC_X0Y84         IDDR (Setup_iddr_C_D)       -0.003     5.447    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.447    
                         arrival time                          -4.852    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.602ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - bd_1_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.348ns  (logic 2.348ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.479ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.479ns = ( 9.479 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AB12                                              0.000    -1.500 r  rgmii_port_1_rd[0]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AB12                 IBUF (Prop_ibuf_I_O)         0.865    -0.635 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.635    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.848 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.848    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y58         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.872    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.482     1.354 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     1.479    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y58                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.479    
                         clock uncertainty           -0.025     1.454    
    ILOGIC_X0Y58         IDDR (Setup_iddr_C_D)       -0.003     1.451    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.451    
                         arrival time                          -0.848    
  -------------------------------------------------------------------
                         slack                                  0.602    

Slack (MET) :             0.608ns  (required time - arrival time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - bd_1_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.333ns  (logic 2.333ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.469ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.469ns = ( 9.469 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AG15                                              0.000    -1.500 r  rgmii_port_1_rx_ctl
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AG15                 IBUF (Prop_ibuf_I_O)         0.850    -0.650 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.650    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.833 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.833    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y71         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.872    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.482     1.354 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     1.469    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y71                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.469    
                         clock uncertainty           -0.025     1.444    
    ILOGIC_X0Y71         IDDR (Setup_iddr_C_D)       -0.003     1.441    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.441    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                  0.608    

Slack (MET) :             0.623ns  (required time - arrival time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - bd_1_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.325ns  (logic 2.325ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.477ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.477ns = ( 9.477 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AC13                                              0.000    -1.500 r  rgmii_port_1_rd[2]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AC13                 IBUF (Prop_ibuf_I_O)         0.842    -0.658 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.658    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.825 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.825    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y61         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.872    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       0.482     1.354 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.123     1.477    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y61                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.477    
                         clock uncertainty           -0.025     1.452    
    ILOGIC_X0Y61         IDDR (Setup_iddr_C_D)       -0.003     1.449    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.449    
                         arrival time                          -0.825    
  -------------------------------------------------------------------
                         slack                                  0.623    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.400ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[2]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - bd_1_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.492ns  (logic 2.492ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.132ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.132ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AC13                                              0.000    -6.800 r  rgmii_port_1_rd[2]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AC13                 IBUF (Prop_ibuf_I_O)         1.173    -5.627 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.627    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y61         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.308 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.308    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y61         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    AF15                                              0.000    -8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295    -6.705 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.351    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.140    -5.211 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.343    -4.868    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y61                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.868    
                         clock uncertainty            0.025    -4.843    
    ILOGIC_X0Y61         IDDR (Hold_iddr_C_D)         0.135    -4.708    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.708    
                         arrival time                          -4.308    
  -------------------------------------------------------------------
                         slack                                  0.400    

Slack (MET) :             0.417ns  (arrival time - required time)
  Source:                 rgmii_port_1_rx_ctl
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - bd_1_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.500ns  (logic 2.500ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.122ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.122ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AG15                                              0.000    -6.800 r  rgmii_port_1_rx_ctl
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AG15                 IBUF (Prop_ibuf_I_O)         1.180    -5.620 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.620    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y71         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.300 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.300    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y71         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    AF15                                              0.000    -8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295    -6.705 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.351    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.140    -5.211 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.878    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y71                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.878    
                         clock uncertainty            0.025    -4.853    
    ILOGIC_X0Y71         IDDR (Hold_iddr_C_D)         0.135    -4.718    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.718    
                         arrival time                          -4.300    
  -------------------------------------------------------------------
                         slack                                  0.417    

Slack (MET) :             0.420ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[0]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc rise@-8.000ns - bd_1_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.515ns  (logic 2.515ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.135ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.135ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AB12                                              0.000    -6.800 r  rgmii_port_1_rd[0]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AB12                 IBUF (Prop_ibuf_I_O)         1.195    -5.605 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.605    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y58         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.285 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.285    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y58         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                     -8.000    -8.000 r  
    AF15                                              0.000    -8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295    -6.705 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.351    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.140    -5.211 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.346    -4.865    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y58                                                      r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.865    
                         clock uncertainty            0.025    -4.840    
    ILOGIC_X0Y58         IDDR (Hold_iddr_C_D)         0.135    -4.705    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.705    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  0.420    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[1]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc fall@-4.000ns - bd_1_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.518ns  (logic 2.518ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 7.129 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AH14                                              0.000    -2.800 r  rgmii_port_1_rd[1]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AH14                 IBUF (Prop_ibuf_I_O)         1.199    -1.601 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.601    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y84         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.282 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.282    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y84         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                     -4.000    -4.000 f  
    AF15                                              0.000    -4.000 f  rgmii_port_1_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295    -2.705 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.351    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.140    -1.211 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.340    -0.871    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y84                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.025    -0.846    
    ILOGIC_X0Y84         IDDR (Hold_iddr_C_D)         0.135    -0.711    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.282    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.434ns  (arrival time - required time)
  Source:                 rgmii_port_1_rd[3]
                            (input port clocked by bd_1_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_1_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_1_rxc fall@-4.000ns - bd_1_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.523ns  (logic 2.523ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.129ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.129ns = ( 7.129 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_1_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AH13                                              0.000    -2.800 r  rgmii_port_1_rd[3]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AH13                 IBUF (Prop_ibuf_I_O)         1.204    -1.596 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.596    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y83         IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.277 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.277    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y83         IDDR                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc fall edge)
                                                     -4.000    -4.000 f  
    AF15                                              0.000    -4.000 f  rgmii_port_1_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295    -2.705 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.351    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y4           BUFIO (Prop_bufio_I_O)       1.140    -1.211 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.340    -0.871    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y83                                                      f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.871    
                         clock uncertainty            0.025    -0.846    
    ILOGIC_X0Y83         IDDR (Hold_iddr_C_D)         0.135    -0.711    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.711    
                         arrival time                          -0.277    
  -------------------------------------------------------------------
                         slack                                  0.434    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.028ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.028ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.962ns  (logic 0.259ns (26.935%)  route 0.703ns (73.065%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y105                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X2Y105         FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.703     0.962    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/filter_enable_reg[0]
    SLICE_X1Y95          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X1Y95          FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.962    
  -------------------------------------------------------------------
                         slack                                  5.028    

Slack (MET) :             5.084ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.906ns  (logic 0.223ns (24.619%)  route 0.683ns (75.381%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.683     0.906    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/update_pause_ad_mani
    SLICE_X11Y93         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y93         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.906    
  -------------------------------------------------------------------
                         slack                                  5.084    

Slack (MET) :             5.183ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.807ns  (logic 0.223ns (27.622%)  route 0.584ns (72.378%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X3Y105         FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.584     0.807    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/filter_enable_reg[1]
    SLICE_X3Y93          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y93          FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.807    
  -------------------------------------------------------------------
                         slack                                  5.183    

Slack (MET) :             5.239ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.751ns  (logic 0.223ns (29.682%)  route 0.528ns (70.318%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X3Y105         FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.528     0.751    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/filter_enable_reg[2]
    SLICE_X5Y98          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X5Y98          FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                  5.239    

Slack (MET) :             5.298ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.692ns  (logic 0.223ns (32.243%)  route 0.469ns (67.757%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y105                                      0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X3Y105         FDSE (Prop_fdse_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.469     0.692    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/filter_enable_reg[3]
    SLICE_X3Y97          FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X3Y97          FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.692    
  -------------------------------------------------------------------
                         slack                                  5.298    

Slack (MET) :             5.299ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.691ns  (logic 0.223ns (32.282%)  route 0.468ns (67.718%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y107                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X11Y107        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.468     0.691    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_addr_filter_top/addr_regs.promiscuous_mode_reg_reg
    SLICE_X11Y99         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y99         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.691    
  -------------------------------------------------------------------
                         slack                                  5.299    

Slack (MET) :             6.074ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.959ns  (logic 0.302ns (15.418%)  route 1.657ns (84.582%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y139                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X36Y139        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           1.657     1.916    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Clk_A_BUS_IN[2]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.043     1.959 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1/O
                         net (fo=1, routed)           0.000     1.959    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1
    SLICE_X55Y97         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.033     8.033    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -1.959    
  -------------------------------------------------------------------
                         slack                                  6.074    

Slack (MET) :             6.220ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.814ns  (logic 0.302ns (16.645%)  route 1.512ns (83.355%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y142                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X36Y142        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           1.512     1.771    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Clk_A_BUS_IN[14]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.043     1.814 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1/O
                         net (fo=1, routed)           0.000     1.814    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1
    SLICE_X55Y97         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -1.814    
  -------------------------------------------------------------------
                         slack                                  6.220    

Slack (MET) :             6.330ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc)
  Path Group:             rgmii_port_1_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.704ns  (logic 0.266ns (15.614%)  route 1.438ns (84.386%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y139                                     0.000     0.000 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X37Y139        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           1.438     1.661    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/Clk_A_BUS_IN[1]
    SLICE_X55Y97         LUT4 (Prop_lut4_I0_O)        0.043     1.704 r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1/O
                         net (fo=1, routed)           0.000     1.704    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1
    SLICE_X55Y97         FDRE                                         r  Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X55Y97         FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_1/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -1.704    
  -------------------------------------------------------------------
                         slack                                  6.330    





---------------------------------------------------------------------------------------------------
From Clock:  bd_2_eth_mac_0_rgmii_rx_clk
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.585ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.422ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.585ns  (required time - arrival time)
  Source:                 rgmii_port_2_rx_ctl
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.369ns  (logic 2.369ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AG26                                              0.000    -1.500 r  rgmii_port_2_rx_ctl
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AG26                 IBUF (Prop_ibuf_I_O)         0.886    -0.614 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.614    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y166        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.869 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     0.869    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y166        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.879    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       0.482     1.361 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     1.482    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y166                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     1.482    
                         clock uncertainty           -0.025     1.457    
    ILOGIC_X0Y166        IDDR (Setup_iddr_C_D)       -0.003     1.454    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          1.454    
                         arrival time                          -0.869    
  -------------------------------------------------------------------
                         slack                                  0.585    

Slack (MET) :             0.593ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[2]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.367ns  (logic 2.367ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 9.488 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AJ26                                              0.000    -1.500 r  rgmii_port_2_rd[2]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AJ26                 IBUF (Prop_ibuf_I_O)         0.883    -0.617 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.617    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.867 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.867    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y152        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.879    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       0.482     1.361 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     1.488    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y152                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.488    
                         clock uncertainty           -0.025     1.463    
    ILOGIC_X0Y152        IDDR (Setup_iddr_C_D)       -0.003     1.460    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.460    
                         arrival time                          -0.867    
  -------------------------------------------------------------------
                         slack                                  0.593    

Slack (MET) :             0.595ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[0]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 2.359ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.482ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.482ns = ( 9.482 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AG27                                              0.000    -1.500 r  rgmii_port_2_rd[0]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AG27                 IBUF (Prop_ibuf_I_O)         0.876    -0.624 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.624    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y165        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.859    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y165        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.879    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       0.482     1.361 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.121     1.482    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.482    
                         clock uncertainty           -0.025     1.457    
    ILOGIC_X0Y165        IDDR (Setup_iddr_C_D)       -0.003     1.454    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.454    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.595    

Slack (MET) :             0.596ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[3]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc fall@4.000ns - bd_2_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.364ns  (logic 2.364ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.488ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.488ns = ( 13.488 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AK26                                              0.000     2.500 r  rgmii_port_2_rd[3]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AK26                 IBUF (Prop_ibuf_I_O)         0.880     3.380 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.380    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.864 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.864    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y151        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc fall edge)
                                                      4.000     4.000 f  
    AB27                                              0.000     4.000 f  rgmii_port_2_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     4.692 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.879    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       0.482     5.361 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.127     5.488    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y151                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.488    
                         clock uncertainty           -0.025     5.463    
    ILOGIC_X0Y151        IDDR (Setup_iddr_C_D)       -0.003     5.460    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.460    
                         arrival time                          -4.864    
  -------------------------------------------------------------------
                         slack                                  0.596    

Slack (MET) :             0.600ns  (required time - arrival time)
  Source:                 rgmii_port_2_rd[1]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.359ns  (logic 2.359ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.487ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.487ns = ( 9.487 - 8.000 ) 
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -1.500    -1.500    
    AH26                                              0.000    -1.500 r  rgmii_port_2_rd[1]
                         net (fo=0)                   0.000    -1.500    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AH26                 IBUF (Prop_ibuf_I_O)         0.876    -0.624 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -0.624    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y154        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     0.859    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y154        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     0.879    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       0.482     1.361 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.126     1.487    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y154                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     1.487    
                         clock uncertainty           -0.025     1.462    
    ILOGIC_X0Y154        IDDR (Setup_iddr_C_D)       -0.003     1.459    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          1.459    
                         arrival time                          -0.859    
  -------------------------------------------------------------------
                         slack                                  0.600    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.422ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[1]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc fall@-4.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.526ns  (logic 2.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.144ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.144ns = ( 7.144 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AH26                                              0.000    -2.800 r  rgmii_port_2_rd[1]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AH26                 IBUF (Prop_ibuf_I_O)         1.206    -1.594 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.594    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y154        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.274 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.274    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y154        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc fall edge)
                                                     -4.000    -4.000 f  
    AB27                                              0.000    -4.000 f  rgmii_port_2_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303    -2.697 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.343    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       1.140    -1.203 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.347    -0.856    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y154                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.856    
                         clock uncertainty            0.025    -0.831    
    ILOGIC_X0Y154        IDDR (Hold_iddr_C_D)         0.135    -0.696    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.696    
                         arrival time                          -0.274    
  -------------------------------------------------------------------
                         slack                                  0.422    

Slack (MET) :             0.425ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[3]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - bd_2_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.530ns  (logic 2.530ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AK26                                              0.000    -6.800 r  rgmii_port_2_rd[3]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AK26                 IBUF (Prop_ibuf_I_O)         1.211    -5.589 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.589    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y151        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.270 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.270    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y151        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    AB27                                              0.000    -8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303    -6.697 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.343    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       1.140    -5.203 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.855    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y151                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.855    
                         clock uncertainty            0.025    -4.830    
    ILOGIC_X0Y151        IDDR (Hold_iddr_C_D)         0.135    -4.695    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -4.270    
  -------------------------------------------------------------------
                         slack                                  0.425    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[2]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - bd_2_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.533ns  (logic 2.533ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.145ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.145ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AJ26                                              0.000    -6.800 r  rgmii_port_2_rd[2]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AJ26                 IBUF (Prop_ibuf_I_O)         1.214    -5.586 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.586    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y152        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.267 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.267    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y152        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    AB27                                              0.000    -8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303    -6.697 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.343    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       1.140    -5.203 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.348    -4.855    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y152                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.855    
                         clock uncertainty            0.025    -4.830    
    ILOGIC_X0Y152        IDDR (Hold_iddr_C_D)         0.135    -4.695    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.695    
                         arrival time                          -4.267    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 rgmii_port_2_rd[0]
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc rise@-8.000ns - bd_2_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.526ns  (logic 2.526ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AG27                                              0.000    -6.800 r  rgmii_port_2_rd[0]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AG27                 IBUF (Prop_ibuf_I_O)         1.206    -5.594 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.594    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y165        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.274 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.274    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y165        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                     -8.000    -8.000 r  
    AB27                                              0.000    -8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303    -6.697 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.343    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       1.140    -5.203 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.340    -4.863    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y165                                                     r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.863    
                         clock uncertainty            0.025    -4.838    
    ILOGIC_X0Y165        IDDR (Hold_iddr_C_D)         0.135    -4.703    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.703    
                         arrival time                          -4.274    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.438ns  (arrival time - required time)
  Source:                 rgmii_port_2_rx_ctl
                            (input port clocked by bd_2_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_2_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_2_rxc fall@-4.000ns - bd_2_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.535ns  (logic 2.535ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.137ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.137ns = ( 7.137 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_2_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AG26                                              0.000    -2.800 r  rgmii_port_2_rx_ctl
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AG26                 IBUF (Prop_ibuf_I_O)         1.216    -1.584 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.584    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y166        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.265 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -0.265    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y166        IDDR                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc fall edge)
                                                     -4.000    -4.000 f  
    AB27                                              0.000    -4.000 f  rgmii_port_2_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303    -2.697 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.343    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y15          BUFIO (Prop_bufio_I_O)       1.140    -1.203 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.340    -0.863    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y166                                                     f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -0.863    
                         clock uncertainty            0.025    -0.838    
    ILOGIC_X0Y166        IDDR (Hold_iddr_C_D)         0.135    -0.703    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          0.703    
                         arrival time                          -0.265    
  -------------------------------------------------------------------
                         slack                                  0.438    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.334ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.334ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.656ns  (logic 0.259ns (39.486%)  route 0.397ns (60.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X20Y163        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.397     0.656    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/filter_enable_reg[0]
    SLICE_X15Y163        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y163        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.334    

Slack (MET) :             5.337ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.653ns  (logic 0.259ns (39.647%)  route 0.394ns (60.353%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X20Y163        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.394     0.653    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/filter_enable_reg[2]
    SLICE_X17Y163        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X17Y163        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.653    
  -------------------------------------------------------------------
                         slack                                  5.337    

Slack (MET) :             5.355ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.656ns  (logic 0.259ns (39.498%)  route 0.397ns (60.502%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y166                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X20Y166        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.397     0.656    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/filter_enable_reg[1]
    SLICE_X16Y166        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X16Y166        FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.656    
  -------------------------------------------------------------------
                         slack                                  5.355    

Slack (MET) :             5.435ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.555ns  (logic 0.259ns (46.684%)  route 0.296ns (53.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y163                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X20Y163        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.296     0.555    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/filter_enable_reg[3]
    SLICE_X19Y163        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X19Y163        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  5.435    

Slack (MET) :             5.495ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.516ns  (logic 0.223ns (43.237%)  route 0.293ns (56.763%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y167                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X21Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.293     0.516    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/update_pause_ad_mani
    SLICE_X22Y167        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X22Y167        FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.516    
  -------------------------------------------------------------------
                         slack                                  5.495    

Slack (MET) :             5.544ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.446ns  (logic 0.223ns (50.053%)  route 0.223ns (49.947%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y167                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X21Y167        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.223     0.446    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_addr_filter_top/addr_regs.promiscuous_mode_reg_reg
    SLICE_X21Y169        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X21Y169        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.446    
  -------------------------------------------------------------------
                         slack                                  5.544    

Slack (MET) :             7.065ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.969ns  (logic 0.302ns (31.173%)  route 0.667ns (68.827%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.667     0.926    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Clk_A_BUS_IN[14]
    SLICE_X43Y165        LUT4 (Prop_lut4_I0_O)        0.043     0.969 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1/O
                         net (fo=1, routed)           0.000     0.969    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1
    SLICE_X43Y165        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y165        FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  7.065    

Slack (MET) :             7.182ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.852ns  (logic 0.302ns (35.429%)  route 0.550ns (64.571%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.550     0.809    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Clk_A_BUS_IN[1]
    SLICE_X43Y165        LUT4 (Prop_lut4_I0_O)        0.043     0.852 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.852    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1
    SLICE_X43Y165        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y165        FDRE (Setup_fdre_C_D)        0.034     8.034    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.034    
                         arrival time                          -0.852    
  -------------------------------------------------------------------
                         slack                                  7.182    

Slack (MET) :             7.314ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc)
  Path Group:             rgmii_port_2_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.719ns  (logic 0.302ns (41.993%)  route 0.417ns (58.007%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y161                                     0.000     0.000 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X42Y161        FDRE (Prop_fdre_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.417     0.676    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/Clk_A_BUS_IN[2]
    SLICE_X43Y165        LUT4 (Prop_lut4_I0_O)        0.043     0.719 r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.719    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1
    SLICE_X43Y165        FDRE                                         r  Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X43Y165        FDRE (Setup_fdre_C_D)        0.033     8.033    Z_system_i/axi_ethernet_2/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.033    
                         arrival time                          -0.719    
  -------------------------------------------------------------------
                         slack                                  7.314    





---------------------------------------------------------------------------------------------------
From Clock:  bd_3_eth_mac_0_rgmii_rx_clk
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        0.574ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.418ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.574ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[2]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc fall@4.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.387ns  (logic 2.387ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 13.490 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AK30                                              0.000     2.500 r  rgmii_port_3_rd[2]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AK30                 IBUF (Prop_ibuf_I_O)         0.904     3.404 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.404    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y159        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.887 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.887    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y159        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                      4.000     4.000 f  
    AE27                                              0.000     4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     4.697 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.482     5.366 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.124     5.490    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y159                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.490    
                         clock uncertainty           -0.025     5.465    
    ILOGIC_X0Y159        IDDR (Setup_iddr_C_D)       -0.003     5.462    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  0.574    

Slack (MET) :             0.578ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[0]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc fall@4.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.384ns  (logic 2.384ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.490ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.490ns = ( 13.490 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AJ30                                              0.000     2.500 r  rgmii_port_3_rd[0]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AJ30                 IBUF (Prop_ibuf_I_O)         0.901     3.401 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.401    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.884 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y160        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                      4.000     4.000 f  
    AE27                                              0.000     4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     4.697 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.482     5.366 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.124     5.490    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y160                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.490    
                         clock uncertainty           -0.025     5.465    
    ILOGIC_X0Y160        IDDR (Setup_iddr_C_D)       -0.003     5.462    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.462    
                         arrival time                          -4.884    
  -------------------------------------------------------------------
                         slack                                  0.578    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[1]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc fall@4.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.374ns  (logic 2.374ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 13.491 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AJ28                                              0.000     2.500 r  rgmii_port_3_rd[1]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AJ28                 IBUF (Prop_ibuf_I_O)         0.891     3.391 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.391    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.874 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.874    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y158        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                      4.000     4.000 f  
    AE27                                              0.000     4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     4.697 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.482     5.366 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     5.491    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y158                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.491    
                         clock uncertainty           -0.025     5.466    
    ILOGIC_X0Y158        IDDR (Setup_iddr_C_D)       -0.003     5.463    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.588ns  (required time - arrival time)
  Source:                 rgmii_port_3_rd[3]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc fall@4.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.374ns  (logic 2.374ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.491ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.491ns = ( 13.491 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AJ29                                              0.000     2.500 r  rgmii_port_3_rd[3]
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AJ29                 IBUF (Prop_ibuf_I_O)         0.891     3.391 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000     3.391    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y157        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.874 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000     4.874    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y157        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                      4.000     4.000 f  
    AE27                                              0.000     4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     4.697 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.482     5.366 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.125     5.491    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y157                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000     5.491    
                         clock uncertainty           -0.025     5.466    
    ILOGIC_X0Y157        IDDR (Setup_iddr_C_D)       -0.003     5.463    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          5.463    
                         arrival time                          -4.874    
  -------------------------------------------------------------------
                         slack                                  0.588    

Slack (MET) :             0.607ns  (required time - arrival time)
  Source:                 rgmii_port_3_rx_ctl
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc fall@4.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@4.000ns)
  Data Path Delay:        2.345ns  (logic 2.345ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -1.500ns
  Clock Path Skew:        1.481ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.481ns = ( 13.481 - 12.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                      4.000     4.000 f  
                         ideal clock network latency
                                                      0.000     4.000    
                         input delay                 -1.500     2.500    
    AF27                                              0.000     2.500 r  rgmii_port_3_rx_ctl
                         net (fo=0)                   0.000     2.500    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AF27                 IBUF (Prop_ibuf_I_O)         0.862     3.362 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000     3.362    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y171        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.483     4.845 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000     4.845    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y171        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                      4.000     4.000 f  
    AE27                                              0.000     4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000     4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     4.697 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.187     4.884    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       0.482     5.366 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.115     5.481    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y171                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000     5.481    
                         clock uncertainty           -0.025     5.456    
    ILOGIC_X0Y171        IDDR (Setup_iddr_C_D)       -0.003     5.453    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          5.453    
                         arrival time                          -4.845    
  -------------------------------------------------------------------
                         slack                                  0.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 rgmii_port_3_rx_ctl
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc rise@-8.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.512ns  (logic 2.512ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.134ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.134ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AF27                                              0.000    -6.800 r  rgmii_port_3_rx_ctl
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl
    AF27                 IBUF (Prop_ibuf_I_O)         1.193    -5.607 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.607    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_ibuf
    IDELAY_X0Y171        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.288 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/delay_rgmii_rx_ctl/DATAOUT
                         net (fo=1, routed)           0.000    -4.288    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_delay
    ILOGIC_X0Y171        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                     -8.000    -8.000 r  
    AE27                                              0.000    -8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307    -6.693 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.339    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       1.140    -5.199 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.333    -4.866    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y171                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in/C
                         clock pessimism              0.000    -4.866    
                         clock uncertainty            0.025    -4.841    
    ILOGIC_X0Y171        IDDR (Hold_iddr_C_D)         0.135    -4.706    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_ctl_in
  -------------------------------------------------------------------
                         required time                          4.706    
                         arrival time                          -4.288    
  -------------------------------------------------------------------
                         slack                                  0.418    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[3]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - bd_3_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 2.540ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 7.147 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AJ29                                              0.000    -2.800 r  rgmii_port_3_rd[3]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[3]
    AJ29                 IBUF (Prop_ibuf_I_O)         1.221    -1.579 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[3].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.579    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_0_in
    IDELAY_X0Y157        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.260 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[3].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.260    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[3].delay_rgmii_rxd
    ILOGIC_X0Y157        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    AE27                                              0.000    -4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307    -2.693 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.339    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       1.140    -1.199 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.346    -0.853    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y157                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.025    -0.828    
    ILOGIC_X0Y157        IDDR (Hold_iddr_C_D)         0.135    -0.693    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[3].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.433ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[1]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - bd_3_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.540ns  (logic 2.540ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.147ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.147ns = ( 7.147 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AJ28                                              0.000    -2.800 r  rgmii_port_3_rd[1]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[1]
    AJ28                 IBUF (Prop_ibuf_I_O)         1.221    -1.579 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[1].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.579    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_4_in
    IDELAY_X0Y158        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.260 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[1].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.260    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/n_0_rxdata_bus[1].delay_rgmii_rxd
    ILOGIC_X0Y158        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    AE27                                              0.000    -4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307    -2.693 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.339    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       1.140    -1.199 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.346    -0.853    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y158                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.853    
                         clock uncertainty            0.025    -0.828    
    ILOGIC_X0Y158        IDDR (Hold_iddr_C_D)         0.135    -0.693    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[1].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.693    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.433    

Slack (MET) :             0.444ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[0]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc rise@-8.000ns - bd_3_eth_mac_0_rgmii_rx_clk fall@-4.000ns)
  Data Path Delay:        2.550ns  (logic 2.550ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns
    Source Clock Delay      (SCD):    0.000ns = ( 4.000 - 4.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk fall edge)
                                                     -4.000    -4.000 f  
                         ideal clock network latency
                                                      0.000    -4.000    
                         input delay                 -2.800    -6.800    
    AJ30                                              0.000    -6.800 r  rgmii_port_3_rd[0]
                         net (fo=0)                   0.000    -6.800    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[0]
    AJ30                 IBUF (Prop_ibuf_I_O)         1.231    -5.569 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[0].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -5.569    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_6_in
    IDELAY_X0Y160        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -4.250 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[0].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -4.250    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_9_in
    ILOGIC_X0Y160        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                     -8.000    -8.000 r  
    AE27                                              0.000    -8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000    -8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307    -6.693 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -6.339    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       1.140    -5.199 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.345    -4.854    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y160                                                     r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in/C
                         clock pessimism              0.000    -4.854    
                         clock uncertainty            0.025    -4.829    
    ILOGIC_X0Y160        IDDR (Hold_iddr_C_D)         0.135    -4.694    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[0].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          4.694    
                         arrival time                          -4.250    
  -------------------------------------------------------------------
                         slack                                  0.444    

Slack (MET) :             0.447ns  (arrival time - required time)
  Source:                 rgmii_port_3_rd[2]
                            (input port clocked by bd_3_eth_mac_0_rgmii_rx_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
                            (rising edge-triggered cell IDDR clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             rgmii_port_3_rxc
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            -4.000ns  (rgmii_port_3_rxc fall@-4.000ns - bd_3_eth_mac_0_rgmii_rx_clk rise@0.000ns)
  Data Path Delay:        2.553ns  (logic 2.553ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           2  (IBUF=1 IDELAYE2=1)
  Input Delay:            -2.800ns
  Clock Path Skew:        3.146ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.146ns = ( 7.146 - 4.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 8.000 - 8.000 ) 
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   0    Hold  -start -1  
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock bd_3_eth_mac_0_rgmii_rx_clk rise edge)
                                                      0.000     0.000 r  
                         ideal clock network latency
                                                      0.000     0.000    
                         input delay                 -2.800    -2.800    
    AK30                                              0.000    -2.800 r  rgmii_port_3_rd[2]
                         net (fo=0)                   0.000    -2.800    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxd[2]
    AK30                 IBUF (Prop_ibuf_I_O)         1.234    -1.566 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/ibuf_data[2].rgmii_rxd_ibuf_i/O
                         net (fo=1, routed)           0.000    -1.566    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_2_in
    IDELAY_X0Y159        IDELAYE2 (Prop_idelaye2_IDATAIN_DATAOUT)
                                                      1.319    -0.247 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_bus[2].delay_rgmii_rxd/DATAOUT
                         net (fo=1, routed)           0.000    -0.247    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/p_3_in
    ILOGIC_X0Y159        IDDR                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/D
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc fall edge)
                                                     -4.000    -4.000 f  
    AE27                                              0.000    -4.000 f  rgmii_port_3_rxc
                         net (fo=0)                   0.000    -4.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307    -2.693 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.354    -2.339    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFIO_X0Y12          BUFIO (Prop_bufio_I_O)       1.140    -1.199 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufio_rgmii_rx_clk/O
                         net (fo=5, routed)           0.345    -0.854    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rx_clk_bufio
    ILOGIC_X0Y159                                                     f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in/C
                         clock pessimism              0.000    -0.854    
                         clock uncertainty            0.025    -0.829    
    ILOGIC_X0Y159        IDDR (Hold_iddr_C_D)         0.135    -0.694    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rxdata_in_bus[2].rgmii_rx_data_in
  -------------------------------------------------------------------
                         required time                          0.694    
                         arrival time                          -0.247    
  -------------------------------------------------------------------
                         slack                                  0.447    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        5.346ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.346ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.644ns  (logic 0.259ns (40.232%)  route 0.385ns (59.768%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/C
    SLICE_X14Y196        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[3]/Q
                         net (fo=3, routed)           0.385     0.644    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/filter_enable_reg[3]
    SLICE_X13Y194        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y194        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[3].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.644    
  -------------------------------------------------------------------
                         slack                                  5.346    

Slack (MET) :             5.373ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.638ns  (logic 0.223ns (34.955%)  route 0.415ns (65.045%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/C
    SLICE_X11Y197        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/man_block.managen/conf/update_pause_ad_int_reg/Q
                         net (fo=2, routed)           0.415     0.638    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/update_pause_ad_mani
    SLICE_X8Y193         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X8Y193         FDRE (Setup_fdre_C_D)        0.011     6.011    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/sync_update/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          6.011    
                         arrival time                          -0.638    
  -------------------------------------------------------------------
                         slack                                  5.373    

Slack (MET) :             5.392ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.598ns  (logic 0.259ns (43.297%)  route 0.339ns (56.703%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y196                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/C
    SLICE_X12Y196        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[2]/Q
                         net (fo=3, routed)           0.339     0.598    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/filter_enable_reg[2]
    SLICE_X11Y196        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X11Y196        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[2].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.598    
  -------------------------------------------------------------------
                         slack                                  5.392    

Slack (MET) :             5.421ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.569ns  (logic 0.223ns (39.200%)  route 0.346ns (60.800%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y197                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/C
    SLICE_X11Y197        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.promiscuous_mode_reg_reg/Q
                         net (fo=3, routed)           0.346     0.569    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_addr_filter_top/addr_regs.promiscuous_mode_reg_reg
    SLICE_X9Y192         FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X9Y192         FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/resync_promiscuous_mode/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.569    
  -------------------------------------------------------------------
                         slack                                  5.421    

Slack (MET) :             5.430ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.560ns  (logic 0.259ns (46.266%)  route 0.301ns (53.734%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/C
    SLICE_X14Y196        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[0]/Q
                         net (fo=3, routed)           0.301     0.560    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/filter_enable_reg[0]
    SLICE_X15Y193        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X15Y193        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[0].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.560    
  -------------------------------------------------------------------
                         slack                                  5.430    

Slack (MET) :             5.524ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.000ns  (MaxDelay Path 6.000ns)
  Data Path Delay:        0.466ns  (logic 0.259ns (55.546%)  route 0.207ns (44.454%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 6.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y196                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/C
    SLICE_X14Y196        FDSE (Prop_fdse_C_Q)         0.259     0.259 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/addr_regs.filter_enable_reg_reg[1]/Q
                         net (fo=3, routed)           0.207     0.466    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/filter_enable_reg[1]
    SLICE_X13Y196        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0/D
  -------------------------------------------------------------------    -------------------

                         max delay                    6.000     6.000    
    SLICE_X13Y196        FDRE (Setup_fdre_C_D)       -0.010     5.990    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/addr_filter_top/address_filter_inst/address_filters[1].sync_enable/data_sync_reg0
  -------------------------------------------------------------------
                         required time                          5.990    
                         arrival time                          -0.466    
  -------------------------------------------------------------------
                         slack                                  5.524    

Slack (MET) :             7.109ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.956ns  (logic 0.266ns (27.832%)  route 0.690ns (72.168%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y205                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/C
    SLICE_X35Y205        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[29]/Q
                         net (fo=2, routed)           0.690     0.913    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Clk_A_BUS_IN[2]
    SLICE_X36Y199        LUT4 (Prop_lut4_I0_O)        0.043     0.956 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.956    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[2]_i_1
    SLICE_X36Y199        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y199        FDRE (Setup_fdre_C_D)        0.065     8.065    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[2]
  -------------------------------------------------------------------
                         required time                          8.065    
                         arrival time                          -0.956    
  -------------------------------------------------------------------
                         slack                                  7.109    

Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.878ns  (logic 0.266ns (30.283%)  route 0.612ns (69.717%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y205                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/C
    SLICE_X35Y205        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[17]/Q
                         net (fo=2, routed)           0.612     0.835    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Clk_A_BUS_IN[14]
    SLICE_X36Y199        LUT4 (Prop_lut4_I0_O)        0.043     0.878 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1/O
                         net (fo=1, routed)           0.000     0.878    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[14]_i_1
    SLICE_X36Y199        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y199        FDRE (Setup_fdre_C_D)        0.066     8.066    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[14]
  -------------------------------------------------------------------
                         required time                          8.066    
                         arrival time                          -0.878    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.440ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0)
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc)
  Path Group:             rgmii_port_3_rxc
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.624ns  (logic 0.266ns (42.627%)  route 0.358ns (57.373%))
  Logic Levels:           1  (LUT4=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y205                                     0.000     0.000 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/C
    SLICE_X35Y205        FDRE (Prop_fdre_C_Q)         0.223     0.223 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/I_REGISTERS/CR_I/reg_data_reg[30]/Q
                         net (fo=2, routed)           0.358     0.581    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/Clk_A_BUS_IN[1]
    SLICE_X36Y199        LUT4 (Prop_lut4_I0_O)        0.043     0.624 r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.624    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/n_0_RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut[1]_i_1
    SLICE_X36Y199        FDRE                                         r  Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X36Y199        FDRE (Setup_fdre_C_D)        0.064     8.064    Z_system_i/axi_ethernet_3/inst/eth_buf/U0/RAF_REG_CROSS_I/ClkBAxiEthBClkCrsBusOut_reg[1]
  -------------------------------------------------------------------
                         required time                          8.064    
                         arrival time                          -0.624    
  -------------------------------------------------------------------
                         slack                                  7.440    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.943ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.257ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.943ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.671ns  (logic 0.302ns (11.306%)  route 2.369ns (88.694%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 12.613 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         1.311     5.569    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X31Y241        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.289    12.613    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X31Y241                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231    12.844    
                         clock uncertainty           -0.154    12.690    
    SLICE_X31Y241        FDPE (Recov_fdpe_C_PRE)     -0.178    12.512    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.512    
                         arrival time                          -5.569    
  -------------------------------------------------------------------
                         slack                                  6.943    

Slack (MET) :             7.055ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.582ns  (logic 0.302ns (11.697%)  route 2.280ns (88.303%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.612ns = ( 12.612 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         1.221     5.480    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X23Y233        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.288    12.612    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.255    12.867    
                         clock uncertainty           -0.154    12.713    
    SLICE_X23Y233        FDPE (Recov_fdpe_C_PRE)     -0.178    12.535    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.535    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  7.055    

Slack (MET) :             7.105ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.536ns  (logic 0.302ns (11.910%)  route 2.234ns (88.090%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         1.175     5.434    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X20Y237        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.292    12.616    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y237                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231    12.847    
                         clock uncertainty           -0.154    12.693    
    SLICE_X20Y237        FDPE (Recov_fdpe_C_PRE)     -0.154    12.539    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -5.434    
  -------------------------------------------------------------------
                         slack                                  7.105    

Slack (MET) :             7.620ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        2.016ns  (logic 0.302ns (14.981%)  route 1.714ns (85.019%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.056ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.611ns = ( 12.611 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         0.655     4.914    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X30Y237        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.287    12.611    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X30Y237                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.231    12.842    
                         clock uncertainty           -0.154    12.688    
    SLICE_X30Y237        FDPE (Recov_fdpe_C_PRE)     -0.154    12.534    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.534    
                         arrival time                          -4.914    
  -------------------------------------------------------------------
                         slack                                  7.620    

Slack (MET) :             7.645ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.910ns  (logic 0.302ns (15.810%)  route 1.608ns (84.190%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.554ns = ( 12.554 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         0.550     4.808    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X35Y233        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.230    12.554    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X35Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.231    12.785    
                         clock uncertainty           -0.154    12.631    
    SLICE_X35Y233        FDPE (Recov_fdpe_C_PRE)     -0.178    12.453    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -4.808    
  -------------------------------------------------------------------
                         slack                                  7.645    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.920ns  (logic 0.302ns (15.729%)  route 1.618ns (84.271%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.547ns = ( 12.547 - 10.000 ) 
    Source Clock Delay      (SCD):    2.898ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.466     2.898    Z_system_i/rst_processing_system7_0_100M/U0/slowest_sync_clk
    SLICE_X22Y242                                                     r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y242        FDRE (Prop_fdre_C_Q)         0.259     3.157 r  Z_system_i/rst_processing_system7_0_100M/U0/ACTIVE_LOW_BSR_OUT_DFF[0].interconnect_aresetn_reg[0]/Q
                         net (fo=16, routed)          1.059     4.216    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/aresetn
    SLICE_X36Y235        LUT1 (Prop_lut1_I0_O)        0.043     4.259 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/S_AXI_AID_Q[3]_i_1/O
                         net (fo=303, routed)         0.559     4.818    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst
    SLICE_X38Y226        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.223    12.547    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y226                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                         clock pessimism              0.231    12.778    
                         clock uncertainty           -0.154    12.624    
    SLICE_X38Y226        FDPE (Recov_fdpe_C_PRE)     -0.154    12.470    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         12.470    
                         arrival time                          -4.818    
  -------------------------------------------------------------------
                         slack                                  7.652    

Slack (MET) :             8.272ns  (required time - arrival time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.357ns  (logic 0.359ns (26.465%)  route 0.998ns (73.535%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.552ns = ( 12.552 - 10.000 ) 
    Source Clock Delay      (SCD):    2.822ns
    Clock Pessimism Removal (CPR):    0.231ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.390     2.822    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X38Y226                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y226        FDPE (Prop_fdpe_C_Q)         0.236     3.058 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.318     3.376    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X39Y227        LUT2 (Prop_lut2_I0_O)        0.123     3.499 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.680     4.179    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X41Y232        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.228    12.552    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X41Y232                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.231    12.783    
                         clock uncertainty           -0.154    12.629    
    SLICE_X41Y232        FDPE (Recov_fdpe_C_PRE)     -0.178    12.451    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         12.451    
                         arrival time                          -4.179    
  -------------------------------------------------------------------
                         slack                                  8.272    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.359ns (30.525%)  route 0.817ns (69.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.464     2.896    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y237                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.236     3.132 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     3.603    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X21Y237        LUT2 (Prop_lut2_I0_O)        0.123     3.726 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.346     4.072    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X21Y236        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.292    12.616    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y236                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]/C
                         clock pessimism              0.255    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X21Y236        FDPE (Recov_fdpe_C_PRE)     -0.178    12.539    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.467ns  (required time - arrival time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.176ns  (logic 0.359ns (30.525%)  route 0.817ns (69.475%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.616ns = ( 12.616 - 10.000 ) 
    Source Clock Delay      (SCD):    2.896ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.464     2.896    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X20Y237                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y237        FDPE (Prop_fdpe_C_Q)         0.236     3.132 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/Q
                         net (fo=2, routed)           0.471     3.603    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_rst_asreg
    SLICE_X21Y237        LUT2 (Prop_lut2_I0_O)        0.123     3.726 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1/O
                         net (fo=2, routed)           0.346     4.072    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.rd_rst_reg[2]_i_1
    SLICE_X21Y236        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.292    12.616    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y236                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                         clock pessimism              0.255    12.871    
                         clock uncertainty           -0.154    12.717    
    SLICE_X21Y236        FDPE (Recov_fdpe_C_PRE)     -0.178    12.539    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         12.539    
                         arrival time                          -4.072    
  -------------------------------------------------------------------
                         slack                                  8.467    

Slack (MET) :             8.478ns  (required time - arrival time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        1.159ns  (logic 0.330ns (28.480%)  route 0.829ns (71.520%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.613ns = ( 12.613 - 10.000 ) 
    Source Clock Delay      (SCD):    2.890ns
    Clock Pessimism Removal (CPR):    0.255ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.339     1.339    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093     1.432 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.458     2.890    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X23Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X23Y233        FDPE (Prop_fdpe_C_Q)         0.204     3.094 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=2, routed)           0.441     3.535    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X23Y234        LUT2 (Prop_lut2_I0_O)        0.126     3.661 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=2, routed)           0.387     4.049    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/n_0_ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1
    SLICE_X22Y234        FDPE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           1.241    11.241    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083    11.324 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       1.289    12.613    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                         clock pessimism              0.255    12.868    
                         clock uncertainty           -0.154    12.714    
    SLICE_X22Y234        FDPE (Recov_fdpe_C_PRE)     -0.187    12.527    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -4.049    
  -------------------------------------------------------------------
                         slack                                  8.478    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.257ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.218ns  (logic 0.118ns (54.226%)  route 0.100ns (45.774%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.684ns
    Source Clock Delay      (SCD):    1.412ns
    Clock Pessimism Removal (CPR):    0.261ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.661     1.412    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X22Y234                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y234        FDPE (Prop_fdpe_C_Q)         0.118     1.530 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=10, routed)          0.100     1.630    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/I2[0]
    SLICE_X22Y233        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.885     1.684    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X22Y233                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/C
                         clock pessimism             -0.261     1.423    
    SLICE_X22Y233        FDCE (Remov_fdce_C_CLR)     -0.050     1.373    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.373    
                         arrival time                           1.630    
  -------------------------------------------------------------------
                         slack                                  0.257    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.926%)  route 0.144ns (59.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.662     1.413    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y236                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236        FDPE (Prop_fdpe_C_Q)         0.100     1.513 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.657    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X23Y235        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.887     1.686    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X23Y235                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]/C
                         clock pessimism             -0.241     1.445    
    SLICE_X23Y235        FDCE (Remov_fdce_C_CLR)     -0.069     1.376    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.100ns (40.926%)  route 0.144ns (59.074%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.686ns
    Source Clock Delay      (SCD):    1.413ns
    Clock Pessimism Removal (CPR):    0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.725     0.725    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.751 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.662     1.413    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X21Y236                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X21Y236        FDPE (Prop_fdpe_C_Q)         0.100     1.513 f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=15, routed)          0.144     1.657    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/Q[0]
    SLICE_X23Y235        FDCE                                         f  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  Z_system_i/processing_system7_0/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.769     0.769    Z_system_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030     0.799 r  Z_system_i/processing_system7_0/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=29994, routed)       0.887     1.686    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/clk
    SLICE_X23Y235                                                     r  Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]/C
                         clock pessimism             -0.241     1.445    
    SLICE_X23Y235        FDCE (Remov_fdce_C_CLR)     -0.069     1.376    Z_system_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.rfwft/gpregsm1.curr_fwft_state_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.376    
                         arrival time                           1.657    
  -------------------------------------------------------------------
                         slack                                  0.281    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_0_rxc
  To Clock:  rgmii_port_0_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.220ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.294ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.220ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_0_rxc rise@8.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.259ns (50.663%)  route 0.252ns (49.337%))
  Logic Levels:           0  
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.387ns = ( 10.387 - 8.000 ) 
    Source Clock Delay      (SCD):    2.663ns
    Clock Pessimism Removal (CPR):    0.254ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.288     1.288 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.716    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.314     2.030 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.633     2.663    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X20Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.259     2.922 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.252     3.174    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X21Y86         FDCE                                         f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      8.000     8.000 r  
    AE13                                              0.000     8.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         1.174     9.174 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.525    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.289     9.814 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.573    10.387    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X21Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.254    10.642    
                         clock uncertainty           -0.035    10.606    
    SLICE_X21Y86         FDCE (Recov_fdce_C_CLR)     -0.212    10.394    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.394    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  7.220    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.294ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_0_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_0_rxc rise@0.000ns - rgmii_port_0_rxc rise@0.000ns)
  Data Path Delay:        0.236ns  (logic 0.118ns (49.953%)  route 0.118ns (50.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.530ns
    Source Clock Delay      (SCD):    1.287ns
    Clock Pessimism Removal (CPR):    0.231ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.677     0.677 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.893    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.090     0.983 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.304     1.287    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X20Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X20Y86         FDRE (Prop_fdre_C_Q)         0.118     1.405 f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.118     1.524    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X21Y86         FDCE                                         f  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_0_rxc rise edge)
                                                      0.000     0.000 r  
    AE13                                              0.000     0.000 r  rgmii_port_0_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc
    AE13                 IBUF (Prop_ibuf_I_O)         0.844     0.844 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.094    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y4            BUFR (Prop_bufr_I_O)         0.093     1.187 r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.343     1.530    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/rx_axi_clk
    SLICE_X21Y86                                                      r  Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.231     1.298    
    SLICE_X21Y86         FDCE (Remov_fdce_C_CLR)     -0.069     1.229    Z_system_i/axi_ethernet_0/inst/eth_mac/inst/tri_mode_ethernet_mac_i/bd_0_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.229    
                         arrival time                           1.524    
  -------------------------------------------------------------------
                         slack                                  0.294    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_1_rxc
  To Clock:  rgmii_port_1_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.294ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.269ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.294ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_1_rxc rise@8.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.492ns  (logic 0.259ns (52.592%)  route 0.233ns (47.408%))
  Logic Levels:           0  
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.341ns = ( 10.341 - 8.000 ) 
    Source Clock Delay      (SCD):    2.613ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.295     1.295 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.723    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.314     2.037 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.576     2.613    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X0Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.259     2.872 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.233     3.106    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X2Y86          FDCE                                         f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      8.000     8.000 r  
    AF15                                              0.000     8.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         1.182     9.182 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.533    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.289     9.822 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.519    10.341    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X2Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.248    10.589    
                         clock uncertainty           -0.035    10.554    
    SLICE_X2Y86          FDCE (Recov_fdce_C_CLR)     -0.154    10.400    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.400    
                         arrival time                          -3.106    
  -------------------------------------------------------------------
                         slack                                  7.294    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.269ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_1_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_1_rxc rise@0.000ns - rgmii_port_1_rxc rise@0.000ns)
  Data Path Delay:        0.232ns  (logic 0.118ns (50.759%)  route 0.114ns (49.241%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.502ns
    Source Clock Delay      (SCD):    1.262ns
    Clock Pessimism Removal (CPR):    0.227ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.685     0.685 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.901    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.090     0.991 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.271     1.262    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X0Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDRE (Prop_fdre_C_Q)         0.118     1.380 f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.114     1.494    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X2Y86          FDCE                                         f  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_1_rxc rise edge)
                                                      0.000     0.000 r  
    AF15                                              0.000     0.000 r  rgmii_port_1_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AF15                 IBUF (Prop_ibuf_I_O)         0.851     0.851 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.101    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y5            BUFR (Prop_bufr_I_O)         0.093     1.194 r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.308     1.502    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/rx_axi_clk
    SLICE_X2Y86                                                       r  Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.227     1.275    
    SLICE_X2Y86          FDCE (Remov_fdce_C_CLR)     -0.050     1.225    Z_system_i/axi_ethernet_1/inst/eth_mac/inst/bd_1_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.225    
                         arrival time                           1.494    
  -------------------------------------------------------------------
                         slack                                  0.269    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_2_rxc
  To Clock:  rgmii_port_2_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.232ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.304ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.232ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_2_rxc rise@8.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.554ns  (logic 0.223ns (40.274%)  route 0.331ns (59.726%))
  Logic Levels:           0  
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 10.347 - 8.000 ) 
    Source Clock Delay      (SCD):    2.621ns
    Clock Pessimism Removal (CPR):    0.248ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.303     1.303 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.731    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.314     2.045 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.576     2.621    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y163                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDRE (Prop_fdre_C_Q)         0.223     2.844 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.331     3.174    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X4Y164         FDCE                                         f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      8.000     8.000 r  
    AB27                                              0.000     8.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         1.189     9.189 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.540    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.289     9.829 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.518    10.347    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X4Y164                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.248    10.596    
                         clock uncertainty           -0.035    10.560    
    SLICE_X4Y164         FDCE (Recov_fdce_C_CLR)     -0.154    10.406    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -3.174    
  -------------------------------------------------------------------
                         slack                                  7.232    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.304ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_2_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_2_rxc rise@0.000ns - rgmii_port_2_rxc rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.100ns (37.495%)  route 0.167ns (62.505%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.511ns
    Source Clock Delay      (SCD):    1.269ns
    Clock Pessimism Removal (CPR):    0.228ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.692     0.692 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.908    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.090     0.998 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.271     1.269    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y163                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y163         FDRE (Prop_fdre_C_Q)         0.100     1.369 f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.167     1.536    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X4Y164         FDCE                                         f  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_2_rxc rise edge)
                                                      0.000     0.000 r  
    AB27                                              0.000     0.000 r  rgmii_port_2_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AB27                 IBUF (Prop_ibuf_I_O)         0.859     0.859 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.109    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y12           BUFR (Prop_bufr_I_O)         0.093     1.202 r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.309     1.511    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/rx_axi_clk
    SLICE_X4Y164                                                      r  Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.228     1.282    
    SLICE_X4Y164         FDCE (Remov_fdce_C_CLR)     -0.050     1.232    Z_system_i/axi_ethernet_2/inst/eth_mac/inst/bd_2_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.232    
                         arrival time                           1.536    
  -------------------------------------------------------------------
                         slack                                  0.304    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rgmii_port_3_rxc
  To Clock:  rgmii_port_3_rxc

Setup :            0  Failing Endpoints,  Worst Slack        7.152ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.328ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.152ns  (required time - arrival time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (recovery check against rising-edge clock rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (rgmii_port_3_rxc rise@8.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.259ns (44.820%)  route 0.319ns (55.180%))
  Logic Levels:           0  
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.351ns = ( 10.351 - 8.000 ) 
    Source Clock Delay      (SCD):    2.622ns
    Clock Pessimism Removal (CPR):    0.249ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.307     1.307 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.428     1.735    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.314     2.049 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.573     2.622    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X6Y184                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_fdre_C_Q)         0.259     2.881 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.319     3.200    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X5Y184         FDCE                                         f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      8.000     8.000 r  
    AE27                                              0.000     8.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     8.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         1.194     9.194 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.351     9.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.289     9.834 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.517    10.351    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y184                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism              0.249    10.599    
                         clock uncertainty           -0.035    10.564    
    SLICE_X5Y184         FDCE (Recov_fdce_C_CLR)     -0.212    10.352    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         10.352    
                         arrival time                          -3.200    
  -------------------------------------------------------------------
                         slack                                  7.152    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
                            (rising edge-triggered cell FDRE clocked by rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
                            (removal check against rising-edge clock rgmii_port_3_rxc  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rgmii_port_3_rxc rise@0.000ns - rgmii_port_3_rxc rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.564%)  route 0.153ns (56.436%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.514ns
    Source Clock Delay      (SCD):    1.274ns
    Clock Pessimism Removal (CPR):    0.229ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.697     0.697 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.216     0.913    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.090     1.003 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.271     1.274    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X6Y184                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y184         FDRE (Prop_fdre_C_Q)         0.118     1.392 f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/sfd_enable_reg/Q
                         net (fo=4, routed)           0.153     1.545    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/n_0_gmii_mii_rx_gen/sfd_enable_reg
    SLICE_X5Y184         FDCE                                         f  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rgmii_port_3_rxc rise edge)
                                                      0.000     0.000 r  
    AE27                                              0.000     0.000 r  rgmii_port_3_rxc
                         net (fo=0)                   0.000     0.000    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc
    AE27                 IBUF (Prop_ibuf_I_O)         0.863     0.863 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf_i/O
                         net (fo=2, routed)           0.250     1.113    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/rgmii_rxc_ibuf
    BUFR_X0Y13           BUFR (Prop_bufr_I_O)         0.093     1.206 r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/rgmii_interface/bufr_rgmii_rx_clk/O
                         net (fo=1449, routed)        0.308     1.514    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/rx_axi_clk
    SLICE_X5Y184                                                      r  Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg/C
                         clock pessimism             -0.229     1.286    
    SLICE_X5Y184         FDCE (Remov_fdce_C_CLR)     -0.069     1.217    Z_system_i/axi_ethernet_3/inst/eth_mac/inst/bd_3_eth_mac_0_core/gmii_mii_rx_gen/nibble_toggle_reg
  -------------------------------------------------------------------
                         required time                         -1.217    
                         arrival time                           1.545    
  -------------------------------------------------------------------
                         slack                                  0.328    





