{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1697369466477 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1697369466487 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 15 20:31:06 2023 " "Processing started: Sun Oct 15 20:31:06 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1697369466487 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369466487 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tl_cntr_struct -c tl_cntr_struct " "Command: quartus_map --read_settings_files=on --write_settings_files=off tl_cntr_struct -c tl_cntr_struct" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369466487 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1697369467152 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1697369467152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gates.v 21 21 " "Found 21 design units, including 21 entities, in source file gates.v" { { "Info" "ISGN_ENTITY_NAME" "1 _inv " "Found entity 1: _inv" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "2 _nand2 " "Found entity 2: _nand2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "3 _and2 " "Found entity 3: _and2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "4 _or2 " "Found entity 4: _or2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "5 _xor2 " "Found entity 5: _xor2" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "6 _and3 " "Found entity 6: _and3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "7 _and4 " "Found entity 7: _and4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "8 _and5 " "Found entity 8: _and5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "9 _or3 " "Found entity 9: _or3" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 73 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "10 _or4 " "Found entity 10: _or4" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 81 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "11 _or5 " "Found entity 11: _or5" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 89 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "12 _inv_4bits " "Found entity 12: _inv_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 97 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "13 _and2_4bits " "Found entity 13: _and2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "14 _or2_4bits " "Found entity 14: _or2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 113 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "15 _xor2_4bits " "Found entity 15: _xor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 121 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "16 _xnor2_4bits " "Found entity 16: _xnor2_4bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 132 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "17 _inv_32bits " "Found entity 17: _inv_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 143 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "18 _and2_32bits " "Found entity 18: _and2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 151 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "19 _or2_32bits " "Found entity 19: _or2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 159 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "20 _xor2_32bits " "Found entity 20: _xor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 167 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""} { "Info" "ISGN_ENTITY_NAME" "21 _xnor2_32bits " "Found entity 21: _xnor2_32bits" {  } { { "gates.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 182 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476990 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369476990 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tl_cntr_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file tl_cntr_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 tl_cntr_struct " "Found entity 1: tl_cntr_struct" {  } { { "tl_cntr_struct.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/tl_cntr_struct.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369476996 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369476996 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ns_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file ns_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 ns_logic " "Found entity 1: ns_logic" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "o_logic.v 1 1 " "Found 1 design units, including 1 entities, in source file o_logic.v" { { "Info" "ISGN_ENTITY_NAME" "1 o_logic " "Found entity 1: o_logic" {  } { { "o_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/o_logic.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477007 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477007 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff_r_async.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff_r_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff_r_async " "Found entity 1: _dff_r_async" {  } { { "_dff_r_async.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dff_r_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477013 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dff.v 1 1 " "Found 1 design units, including 1 entities, in source file _dff.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dff " "Found entity 1: _dff" {  } { { "_dff.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dff.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477019 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477019 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_dlatch.v 1 1 " "Found 1 design units, including 1 entities, in source file _dlatch.v" { { "Info" "ISGN_ENTITY_NAME" "1 _dlatch " "Found entity 1: _dlatch" {  } { { "_dlatch.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dlatch.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477025 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477025 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "_register2_r_async.v 1 1 " "Found 1 design units, including 1 entities, in source file _register2_r_async.v" { { "Info" "ISGN_ENTITY_NAME" "1 _register2_r_async " "Found entity 1: _register2_r_async" {  } { { "_register2_r_async.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_register2_r_async.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477031 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477031 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb_tl_cntr_struct.v 1 1 " "Found 1 design units, including 1 entities, in source file tb_tl_cntr_struct.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb_tl_cntr_struct " "Found entity 1: tb_tl_cntr_struct" {  } { { "tb_tl_cntr_struct.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/tb_tl_cntr_struct.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1697369477037 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477037 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0_0 ns_logic.v(17) " "Verilog HDL Implicit Net warning at ns_logic.v(17): created implicit net for \"d0_0\"" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "d0_1 ns_logic.v(18) " "Verilog HDL Implicit Net warning at ns_logic.v(18): created implicit net for \"d0_1\"" {  } { { "ns_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477038 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "n_Q1 o_logic.v(10) " "Verilog HDL Implicit Net warning at o_logic.v(10): created implicit net for \"n_Q1\"" {  } { { "o_logic.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/o_logic.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477038 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tl_cntr_struct " "Elaborating entity \"tl_cntr_struct\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1697369477069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ns_logic ns_logic:U0_ns_logic " "Elaborating entity \"ns_logic\" for hierarchy \"ns_logic:U0_ns_logic\"" {  } { { "tl_cntr_struct.v" "U0_ns_logic" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/tl_cntr_struct.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477072 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_inv ns_logic:U0_ns_logic\|_inv:U0_inv " "Elaborating entity \"_inv\" for hierarchy \"ns_logic:U0_ns_logic\|_inv:U0_inv\"" {  } { { "ns_logic.v" "U0_inv" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477091 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_xor2 ns_logic:U0_ns_logic\|_xor2:U4_xor2 " "Elaborating entity \"_xor2\" for hierarchy \"ns_logic:U0_ns_logic\|_xor2:U4_xor2\"" {  } { { "ns_logic.v" "U4_xor2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and2 ns_logic:U0_ns_logic\|_xor2:U4_xor2\|_and2:U2_and2 " "Elaborating entity \"_and2\" for hierarchy \"ns_logic:U0_ns_logic\|_xor2:U4_xor2\|_and2:U2_and2\"" {  } { { "gates.v" "U2_and2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477098 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_or2 ns_logic:U0_ns_logic\|_xor2:U4_xor2\|_or2:U4_or2 " "Elaborating entity \"_or2\" for hierarchy \"ns_logic:U0_ns_logic\|_xor2:U4_xor2\|_or2:U4_or2\"" {  } { { "gates.v" "U4_or2" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/gates.v" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477102 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_and3 ns_logic:U0_ns_logic\|_and3:U5_and3 " "Elaborating entity \"_and3\" for hierarchy \"ns_logic:U0_ns_logic\|_and3:U5_and3\"" {  } { { "ns_logic.v" "U5_and3" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/ns_logic.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_register2_r_async _register2_r_async:U1_register " "Elaborating entity \"_register2_r_async\" for hierarchy \"_register2_r_async:U1_register\"" {  } { { "tl_cntr_struct.v" "U1_register" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/tl_cntr_struct.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477109 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff_r_async _register2_r_async:U1_register\|_dff_r_async:d1 " "Elaborating entity \"_dff_r_async\" for hierarchy \"_register2_r_async:U1_register\|_dff_r_async:d1\"" {  } { { "_register2_r_async.v" "d1" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_register2_r_async.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477111 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dff _register2_r_async:U1_register\|_dff_r_async:d1\|_dff:U1_dff " "Elaborating entity \"_dff\" for hierarchy \"_register2_r_async:U1_register\|_dff_r_async:d1\|_dff:U1_dff\"" {  } { { "_dff_r_async.v" "U1_dff" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dff_r_async.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "_dlatch _register2_r_async:U1_register\|_dff_r_async:d1\|_dff:U1_dff\|_dlatch:U1_dlatch " "Elaborating entity \"_dlatch\" for hierarchy \"_register2_r_async:U1_register\|_dff_r_async:d1\|_dff:U1_dff\|_dlatch:U1_dlatch\"" {  } { { "_dff.v" "U1_dlatch" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dff.v" 8 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477117 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "q _dlatch.v(8) " "Verilog HDL Always Construct warning at _dlatch.v(8): inferring latch(es) for variable \"q\", which holds its previous value in one or more paths through the always construct" {  } { { "_dlatch.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dlatch.v" 8 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1697369477118 "|tl_cntr_struct|_register2_r_async:U1_register|_dff_r_async:d1|_dff:U1_dff|_dlatch:U1_dlatch"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q _dlatch.v(8) " "Inferred latch for \"q\" at _dlatch.v(8)" {  } { { "_dlatch.v" "" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/_dlatch.v" 8 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477118 "|tl_cntr_struct|_register2_r_async:U1_register|_dff_r_async:d1|_dff:U1_dff|_dlatch:U1_dlatch"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "o_logic o_logic:U2_o_logic " "Elaborating entity \"o_logic\" for hierarchy \"o_logic:U2_o_logic\"" {  } { { "tl_cntr_struct.v" "U2_o_logic" { Text "C:/Users/david/Desktop/code/2022202092_Digital-Logic-Gate2/Assignment6/tl_cntr_struct/tl_cntr_struct.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477125 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1697369477484 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1697369477559 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1697369477844 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1697369477844 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "16 " "Implemented 16 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1697369477882 ""} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Implemented 4 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1697369477882 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1697369477882 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1697369477882 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4842 " "Peak virtual memory: 4842 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1697369477906 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 15 20:31:17 2023 " "Processing ended: Sun Oct 15 20:31:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1697369477906 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:11 " "Elapsed time: 00:00:11" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1697369477906 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1697369477906 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1697369477906 ""}
