<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Test imported from ivtest
rc: 1 (means success: 0)
should_fail_because: 
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>
defines: 
time_elapsed: 1.384s
ram usage: 38276 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp467z2c_4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v:3</a>: Compile module &#34;work@top&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v:3</a>: Top level module &#34;work@top&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp467z2c_4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_top
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp467z2c_4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp467z2c_4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@top)
 |vpiName:work@top
 |uhdmallPackages:
 \_package: builtin, parent:work@top
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@top, file:<a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>, line:3, parent:work@top
   |vpiDefName:work@top
   |vpiFullName:work@top
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:14
       |vpiFullName:work@top
       |vpiStmt:
       \_sys_func_call: ($monitor), line:15
         |vpiName:$monitor
         |vpiArgument:
         \_ref_obj: (rtm), line:15
           |vpiName:rtm
         |vpiArgument:
         \_ref_obj: (tm), line:15
           |vpiName:tm
         |vpiArgument:
         \_ref_obj: (stm), line:15
           |vpiName:stm
         |vpiArgument:
         \_ref_obj: (smtm), line:15
           |vpiName:smtm
       |vpiStmt:
       \_delay_control: , line:16
         |#1
         |vpiStmt:
         \_assignment: , line:16
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (itrig), line:16
             |vpiName:itrig
             |vpiFullName:work@top.itrig
           |vpiRhs:
           \_constant: , line:16
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
       |vpiStmt:
       \_assignment: , line:16
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rtrig), line:16
           |vpiName:rtrig
           |vpiFullName:work@top.rtrig
         |vpiRhs:
         \_constant: , line:16
           |vpiConstType:2
           |vpiDecompile:1.0
           |REAL:1.000000
       |vpiStmt:
       \_delay_control: , line:17
         |#1
         |vpiStmt:
         \_assignment: , line:17
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (itrig), line:17
             |vpiName:itrig
             |vpiFullName:work@top.itrig
           |vpiRhs:
           \_constant: , line:17
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
       |vpiStmt:
       \_assignment: , line:17
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rtrig), line:17
           |vpiName:rtrig
           |vpiFullName:work@top.rtrig
         |vpiRhs:
         \_constant: , line:17
           |vpiConstType:2
           |vpiDecompile:0.0
           |REAL:0.000000
       |vpiStmt:
       \_delay_control: , line:18
         |#1
         |vpiStmt:
         \_assignment: , line:18
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (itrig), line:18
             |vpiName:itrig
             |vpiFullName:work@top.itrig
           |vpiRhs:
           \_constant: , line:18
             |vpiConstType:3
             |vpiDecompile:&#39;b1
             |vpiSize:1
             |BIN:1
       |vpiStmt:
       \_assignment: , line:18
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rtrig), line:18
           |vpiName:rtrig
           |vpiFullName:work@top.rtrig
         |vpiRhs:
         \_constant: , line:18
           |vpiConstType:2
           |vpiDecompile:1.0
           |REAL:1.000000
       |vpiStmt:
       \_delay_control: , line:19
         |#1
         |vpiStmt:
         \_assignment: , line:19
           |vpiBlocking:1
           |vpiLhs:
           \_ref_obj: (itrig), line:19
             |vpiName:itrig
             |vpiFullName:work@top.itrig
           |vpiRhs:
           \_constant: , line:19
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
       |vpiStmt:
       \_assignment: , line:19
         |vpiBlocking:1
         |vpiLhs:
         \_ref_obj: (rtrig), line:19
           |vpiName:rtrig
           |vpiFullName:work@top.rtrig
         |vpiRhs:
         \_constant: , line:19
           |vpiConstType:2
           |vpiDecompile:0.0
           |REAL:0.000000
   |vpiContAssign:
   \_cont_assign: , line:9
     |vpiRhs:
     \_operation: , line:9
       |vpiOpType:25
       |vpiOperand:
       \_ref_obj: (rtrig), line:9
         |vpiName:rtrig
         |vpiFullName:work@top.rtrig
       |vpiOperand:
       \_sys_func_call: ($realtime), line:9
         |vpiName:$realtime
     |vpiLhs:
     \_ref_obj: (rtm), line:9
       |vpiName:rtm
       |vpiFullName:work@top.rtm
       |vpiActual:
       \_logic_net: (rtm), line:6
         |vpiName:rtm
         |vpiFullName:work@top.rtm
   |vpiContAssign:
   \_cont_assign: , line:10
     |vpiRhs:
     \_operation: , line:10
       |vpiOpType:25
       |vpiOperand:
       \_ref_obj: (itrig), line:10
         |vpiName:itrig
         |vpiFullName:work@top.itrig
       |vpiOperand:
       \_sys_func_call: ($time), line:10
         |vpiName:$time
     |vpiLhs:
     \_ref_obj: (tm), line:10
       |vpiName:tm
       |vpiFullName:work@top.tm
       |vpiActual:
       \_logic_net: (tm), line:7
         |vpiName:tm
         |vpiFullName:work@top.tm
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:11
     |vpiRhs:
     \_operation: , line:11
       |vpiOpType:25
       |vpiOperand:
       \_ref_obj: (itrig), line:11
         |vpiName:itrig
         |vpiFullName:work@top.itrig
       |vpiOperand:
       \_sys_func_call: ($stime), line:11
         |vpiName:$stime
     |vpiLhs:
     \_ref_obj: (stm), line:11
       |vpiName:stm
       |vpiFullName:work@top.stm
       |vpiActual:
       \_logic_net: (stm), line:7
         |vpiName:stm
         |vpiFullName:work@top.stm
         |vpiNetType:1
   |vpiContAssign:
   \_cont_assign: , line:12
     |vpiRhs:
     \_operation: , line:12
       |vpiOpType:25
       |vpiOperand:
       \_ref_obj: (itrig), line:12
         |vpiName:itrig
         |vpiFullName:work@top.itrig
       |vpiOperand:
       \_sys_func_call: ($simtime), line:12
         |vpiName:$simtime
     |vpiLhs:
     \_ref_obj: (smtm), line:12
       |vpiName:smtm
       |vpiFullName:work@top.smtm
       |vpiActual:
       \_logic_net: (smtm), line:7
         |vpiName:smtm
         |vpiFullName:work@top.smtm
         |vpiNetType:1
   |vpiNet:
   \_logic_net: (rtrig), line:4
     |vpiName:rtrig
     |vpiFullName:work@top.rtrig
   |vpiNet:
   \_logic_net: (itrig), line:5
     |vpiName:itrig
     |vpiFullName:work@top.itrig
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rtm), line:6
   |vpiNet:
   \_logic_net: (tm), line:7
   |vpiNet:
   \_logic_net: (stm), line:7
   |vpiNet:
   \_logic_net: (smtm), line:7
 |uhdmtopModules:
 \_module: work@top (work@top), file:<a href="../../../../third_party/tests/ivtest/ivltests/ca_time.v.html" target="file-frame">third_party/tests/ivtest/ivltests/ca_time.v</a>, line:3
   |vpiDefName:work@top
   |vpiName:work@top
   |vpiNet:
   \_logic_net: (rtrig), line:4, parent:work@top
     |vpiName:rtrig
     |vpiFullName:work@top.rtrig
   |vpiNet:
   \_logic_net: (itrig), line:5, parent:work@top
     |vpiName:itrig
     |vpiFullName:work@top.itrig
     |vpiNetType:48
   |vpiNet:
   \_logic_net: (rtm), line:6, parent:work@top
     |vpiName:rtm
     |vpiFullName:work@top.rtm
   |vpiNet:
   \_logic_net: (tm), line:7, parent:work@top
     |vpiName:tm
     |vpiFullName:work@top.tm
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (stm), line:7, parent:work@top
     |vpiName:stm
     |vpiFullName:work@top.stm
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (smtm), line:7, parent:work@top
     |vpiName:smtm
     |vpiFullName:work@top.smtm
     |vpiNetType:1
     |vpiRange:
     \_range: , line:7
       |vpiLeftRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:7
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_top of type 3000
Object: \work_top of type 32
Object: \rtrig of type 36
Object: \itrig of type 36
Object: \rtm of type 36
Object: \tm of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \stm of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \smtm of type 36
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_top of type 32
Object:  of type 8
Object: \rtm of type 608
Object: \rtm of type 36
Object:  of type 39
Object: \rtrig of type 608
Object: \$realtime of type 56
ERROR: Encountered unhandled operation: 25

</pre>
</body>