[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"."
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~mux_nop|mux_nop>io_inst",
    "sources":[
      "~mux_nop|mux_nop>io_pc_sel",
      "~mux_nop|mux_nop>io_pc_4"
    ]
  }
]