library ieee;
use ieee.std_logic_1164.all;
entity Emdad_MdShahid_03_02_2022_half_adder is
	port (A, B : in std_logic;
			Sum, Cout : out std_logic);
end Emdad_MdShahid_03_02_2022_half_adder;

architecture BEHAV_FA of Emdad_MdShahid_03_02_2022_half_adder is

begin
-- Process P1 that defines the first half adder
P1: process (A, B)
begin
sum<= A xor B;
end process;

-- Process P2 that defines the second half adder and the OR -- gate
P2: process (A, B)
begin
cout<=  A and B;
end process;
end BEHAV_FA;