# Copyright (C) 1994-2019 Synopsys Inc.
# swbtree vcurrent

# --- simulation flow
sde sde "" {}
sde Type "NMOS" {nMOS}
sde lgate "0.045" {0.045}
IdVg_lin sdevice "" {}
IdVg_lin Vdd "1.2" {1.2}
IdVg_lin Vdlin "0.05" {0.05}
IdVg_lin IdVg_lin "1" {1 1}
PlotIdVg_lin svisual "" {}
IdVg_sat sdevice "" {}
IdVg_sat IdVg_sat "1" {1.2}
PlotIdVg_sat svisual "" {}
IdVd sdevice "" {}
IdVd Vgmin "0.3" {0.2}
IdVd Vgmax "1.2" {1}
IdVd NVg "4" {5}
IdVd IdVd "1" {1}
PlotIdVd svisual "" {}
# --- variables
# --- scenarios and parameter specs
scenario default Type ""
scenario default lgate ""
scenario default Vdd ""
scenario default Vdlin ""
scenario default IdVg_lin ""
scenario default IdVg_sat ""
scenario default Vgmin ""
scenario default Vgmax ""
scenario default NVg ""
scenario default IdVd ""
scenario nMOS Type ""
scenario nMOS lgate ""
scenario nMOS Vdd ""
scenario nMOS Vdlin ""
scenario nMOS IdVg_lin ""
scenario nMOS IdVg_sat ""
scenario nMOS Vgmin ""
scenario nMOS Vgmax ""
scenario nMOS NVg ""
scenario nMOS IdVd ""
scenario pMOS Type ""
scenario pMOS lgate ""
scenario pMOS Vdd ""
scenario pMOS Vdlin ""
scenario pMOS IdVg_lin ""
scenario pMOS IdVg_sat ""
scenario pMOS Vgmin ""
scenario pMOS Vgmax ""
scenario pMOS NVg ""
scenario pMOS IdVd ""
# --- simulation tree
0 1 0 {} {default nMOS pMOS} 0
1 2 1 {nMOS} {default nMOS pMOS} 0
2 3 2 {0.045} {default nMOS} 0
3 4 3 {} {default nMOS} 0
4 5 4 {1.2} {default nMOS} 0
5 6 5 {0.05} {default nMOS} 0
6 7 6 {1} {default nMOS} 0
7 8 7 {} {default nMOS} 0
8 9 8 {} {default nMOS} 0
9 10 9 {1.2} {default nMOS} 0
10 11 10 {} {default nMOS} 0
11 12 11 {} {default nMOS} 0
12 13 12 {0.2} {default nMOS} 0
13 14 13 {1} {default nMOS} 0
14 15 14 {5} {default nMOS} 0
15 16 15 {1} {default nMOS} 0
16 17 16 {} {default nMOS} 0
