--------------------------------------------------------------------------------
Release 13.4 Trace  (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.

/CMC/tools/xilinx/13.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 5 -n 3 -fastpaths -xml main.twx main.ncd -o main.twr main.pcf -ucf
project1.ucf

Design file:              main.ncd
Physical constraint file: main.pcf
Device,package,speed:     xc3s500e,fg320,-5 (PRODUCTION 1.27 2012-01-07)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more 
   information, see the TSI report.  Please consult the Xilinx Command Line 
   Tools User Guide for information on generating a TSI report.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

================================================================================
Timing constraint: PATH "TS_D2_TO_T2_path" TIG;

 3 paths analyzed, 3 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y77.G3), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     5.982ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      5.982ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.433   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y74.G2      net (fanout=2)        0.395   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y74.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X52Y73.G2      net (fanout=1)        0.610   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X52Y73.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y77.G3      net (fanout=1)        0.510   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      5.982ns (4.034ns logic, 1.948ns route)
                                                       (67.4% logic, 32.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X49Y72.BY), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     2.652ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      2.652ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.433   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.X       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y72.BY      net (fanout=2)        0.647   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y72.CLK     Tdick                 0.314   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (1.572ns logic, 1.080ns route)
                                                       (59.3% logic, 40.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y75.F1), 1 path
--------------------------------------------------------------------------------
Delay (setup path):     1.807ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.807ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.646   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.433   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.CLK     Tfck                  0.728   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.807ns (1.374ns logic, 0.433ns route)
                                                       (76.0% logic, 24.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D2_TO_T2_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y75.F1), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.311ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.311ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.346   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.CLK     Tckf        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.965ns logic, 0.346ns route)
                                                       (73.6% logic, 26.4% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (SLICE_X49Y72.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.988ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Data Path Delay:      1.988ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.346   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.X       Tilo                  0.490   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X49Y72.BY      net (fanout=2)        0.518   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X49Y72.CLK     Tckdi       (-Th)    -0.117   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    -------------------------------------------------  ---------------------------
    Total                                      1.988ns (1.124ns logic, 0.864ns route)
                                                       (56.5% logic, 43.5% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y77.G3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      4.652ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      4.652ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<13> falling
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y74.YQ      Tcklo                 0.517   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    SLICE_X49Y75.F1      net (fanout=1)        0.346   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_SEL
    SLICE_X49Y75.X       Tilo                  0.490   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
    SLICE_X46Y74.G2      net (fanout=2)        0.316   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat
    SLICE_X46Y74.X       Tif5x                 0.800   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91_F
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X52Y73.G2      net (fanout=1)        0.488   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_91
    SLICE_X52Y73.X       Tif5x                 0.800   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DMUX/U_CS_MUX/I3.U_MUX8/Mmux_O_2_f5
    SLICE_X50Y77.G3      net (fanout=1)        0.408   sys_ila/U0/I_YES_D.U_ILA/U_STAT/TDO_mux_in<0>1
    SLICE_X50Y77.CLK     Tckg        (-Th)    -0.487   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                      4.652ns (3.094ns logic, 1.558ns route)
                                                       (66.5% logic, 33.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J2_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J3_TO_D2_path" TIG;

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected.
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J4_TO_D2_path" TIG;

 11 paths analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (SLICE_X48Y74.CLK), 11 paths
--------------------------------------------------------------------------------
Delay (setup path):     4.903ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.903ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y83.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    SLICE_X54Y73.F1      net (fanout=17)       1.935   sys_icon/U0/U_ICON/U_CMD/iTARGET<11>
    SLICE_X54Y73.X       Tilo                  0.660   sys_icon/U0/U_ICON/iCOMMAND_SEL<9>
                                                       sys_icon/U0/U_ICON/U_CMD/U_COMMAND_SEL/I4.FI[9].U_LUT
    SLICE_X51Y72.G1      net (fanout=1)        0.418   sys_icon/U0/U_ICON/iCOMMAND_SEL<9>
    SLICE_X51Y72.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y74.CLK     net (fanout=5)        0.763   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.903ns (1.787ns logic, 3.116ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.901ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.901ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y82.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iCOMMAND_GRP<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[6].I_NE0.U_TARGET
    SLICE_X65Y78.G3      net (fanout=3)        0.934   sys_icon/U0/U_ICON/iCOMMAND_GRP<0>
    SLICE_X65Y78.Y       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/U_CMDGRP0
    SLICE_X51Y72.G3      net (fanout=20)       1.413   sys_icon/U0/U_ICON/U_CTRL_OUT/iCOMMAND_GRP_SEL<0>
    SLICE_X51Y72.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y74.CLK     net (fanout=5)        0.763   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.901ns (1.791ns logic, 3.110ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     4.855ns (data path)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC (LATCH)
  Data Path Delay:      4.855ns (Levels of Logic = 2)
  Source Clock:         control0<0> rising at 0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y85.G4      net (fanout=5)        1.514   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X51Y72.G4      net (fanout=29)       0.791   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X51Y72.Y       Tilo                  0.612   sys_ila/U0/I_YES_D.U_ILA/U_RST/U_HALT_XFER/din_latched
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[9].U_LCE
    SLICE_X48Y74.CLK     net (fanout=5)        0.763   control0<13>
    -------------------------------------------------  ---------------------------
    Total                                      4.855ns (1.787ns logic, 3.068ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 18 paths analyzed, 18 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.412ns.
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (SLICE_X65Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y82.G4      net (fanout=7)        0.934   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y82.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X65Y82.CE      net (fanout=5)        0.768   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X65Y82.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[9].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.710ns logic, 1.702ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (SLICE_X65Y82.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.588ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y82.G4      net (fanout=7)        0.934   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y82.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X65Y82.CE      net (fanout=5)        0.768   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X65Y82.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/U_CMD/iTARGET<9>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[8].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (1.710ns logic, 1.702ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (SLICE_X54Y83.CE), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    11.674ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET (FF)
  Requirement:          15.000ns
  Data Path Delay:      3.326ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y82.G4      net (fanout=7)        0.934   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y82.Y       Tilo                  0.660   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
                                                       sys_icon/U0/U_ICON/U_CMD/U_TARGET_CE
    SLICE_X54Y83.CE      net (fanout=5)        0.682   sys_icon/U0/U_ICON/U_CMD/iTARGET_CE
    SLICE_X54Y83.CLK     Tceck                 0.483   sys_icon/U0/U_ICON/U_CMD/iTARGET<11>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[11].I_NE0.U_TARGET
    -------------------------------------------------  ---------------------------
    Total                                      3.326ns (1.710ns logic, 1.616ns route)
                                                       (51.4% logic, 48.6% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_J = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "J_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (SLICE_X64Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y85.SR      net (fanout=7)        0.460   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y85.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[1].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.945ns logic, 0.460ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (SLICE_X64Y85.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X64Y85.SR      net (fanout=7)        0.460   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X64Y85.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<1>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[0].I_NE0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.945ns logic, 0.460ns route)
                                                       (67.3% logic, 32.7% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (SLICE_X65Y86.SR), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.467ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.467ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    control0<0> rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X65Y86.SR      net (fanout=7)        0.522   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X65Y86.CLK     Tcksr       (-Th)    -0.491   sys_icon/U0/U_ICON/U_SYNC/iSYNC_WORD<6>
                                                       sys_icon/U0/U_ICON/U_SYNC/G_SYNC_WORD[6].I_EQ0.U_FDR
    -------------------------------------------------  ---------------------------
    Total                                      1.467ns (0.945ns logic, 0.522ns route)
                                                       (64.4% logic, 35.6% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 
15 ns;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   1.614ns.
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (setup paths):    13.386ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          15.000ns
  Data Path Delay:      1.614ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    sys_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y86.BY      net (fanout=7)        0.714   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X66Y86.CLK     Tdick                 0.333   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.614ns (0.900ns logic, 0.714ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Fastest Paths: TS_U_TO_U = MAXDELAY FROM TIMEGRP "U_CLK" TO TIMEGRP "U_CLK" 15 ns;
--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_iDATA_CMD (SLICE_X66Y86.BY), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      1.157ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Destination:          sys_icon/U0/U_ICON/U_iDATA_CMD (FF)
  Requirement:          0.000ns
  Data Path Delay:      1.157ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         sys_icon/U0/iUPDATE_OUT rising
  Destination Clock:    sys_icon/U0/iUPDATE_OUT rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_iDATA_CMD to sys_icon/U0/U_ICON/U_iDATA_CMD
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y86.YQ      Tcko                  0.454   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    SLICE_X66Y86.BY      net (fanout=7)        0.571   sys_icon/U0/U_ICON/iDATA_CMD
    SLICE_X66Y86.CLK     Tckdi       (-Th)    -0.132   sys_icon/U0/U_ICON/iDATA_CMD
                                                       sys_icon/U0/U_ICON/U_iDATA_CMD
    -------------------------------------------------  ---------------------------
    Total                                      1.157ns (0.586ns logic, 0.571ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_J_TO_D_path" TIG;

 132 paths analyzed, 70 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (SLICE_X51Y63.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X52Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X52Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X52Y64.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[0].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (SLICE_X51Y63.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X52Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X52Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<0>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.426ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE (FF)
  Data Path Delay:      5.426ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y65.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X52Y64.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/jO<1>
    SLICE_X52Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_SCRST/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X51Y63.SR      net (fanout=5)        0.769   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/SCNT_RESET
    SLICE_X51Y63.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iSCNT<0>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_NO_TSEQ.I_SRLT_NE_1.U_SCNT/G[1].U_FDRE
    -------------------------------------------------  ---------------------------
    Total                                      5.426ns (4.657ns logic, 0.769ns route)
                                                       (85.8% logic, 14.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (SLICE_X48Y68.SR), 4 paths
--------------------------------------------------------------------------------
Delay (setup path):     5.413ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X46Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X46Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X48Y68.SR      net (fanout=3)        0.756   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (4.657ns logic, 0.756ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.413ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y64.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF0_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG0_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U0_MUXF5
    SLICE_X46Y64.FXINA   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<0>
    SLICE_X46Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X48Y68.SR      net (fanout=3)        0.756   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (4.657ns logic, 0.756ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     5.413ns (data path - clock path skew + uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q (FF)
  Data Path Delay:      5.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4 to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y65.F5      Tregf5                3.509   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UF1_CFGLUT4.CE
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.UG1_CFGLUT4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.U1_MUXF5
    SLICE_X46Y64.FXINB   net (fanout=1)        0.000   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/jO<1>
    SLICE_X46Y64.Y       Tif6y                 0.354   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/I_SRLT_NE_1.U_CMPRESET/I_NOLUT6.I_SRL_T2.I_YES_RPM.I_NO_OREG.U_MUXF6
    SLICE_X48Y68.SR      net (fanout=3)        0.756   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/CMP_RESET
    SLICE_X48Y68.CLK     Tsrck                 0.794   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/WCNT_LCMP_Q
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_WCNT_LCMP_Q
    -------------------------------------------------  ---------------------------
    Total                                      5.413ns (4.657ns logic, 0.756ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_J_TO_D_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (SLICE_X51Y60.F3), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.162ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR (FF)
  Data Path Delay:      1.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.XQ      Tcko                  0.411   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[1].U_SEL
    SLICE_X51Y60.F3      net (fanout=2)        0.303   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
    SLICE_X51Y60.CLK     Tckf        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_CAP_ADDR_MUX
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[1].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.162ns (0.859ns logic, 0.303ns route)
                                                       (73.9% logic, 26.1% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (SLICE_X51Y60.G2), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.183ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR (FF)
  Data Path Delay:      1.183ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL to sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y60.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<2>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_0_TO_64K.F_SEL[0].U_SEL
    SLICE_X51Y60.G2      net (fanout=2)        0.326   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/cfg_data_vec<1>
    SLICE_X51Y60.CLK     Tckg        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/iCAP_ADDR<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_CAP_ADDR_MUX
                                                       sys_ila/U0/I_YES_D.U_ILA/U_G2_SQ.U_CAPCTRL/U_CAP_ADDRGEN/I_INTCAP.F_CAP_ADDR[0].U_iCAP_ADDR
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.857ns logic, 0.326ns route)
                                                       (72.4% logic, 27.6% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (SLICE_X45Y73.BY), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      0.855ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0 (FF)
  Data Path Delay:      0.855ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    clk_BUFGP rising
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y75.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_TFDRE
    SLICE_X45Y73.BY      net (fanout=1)        0.329   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/din_latched
    SLICE_X45Y73.CLK     Tckdi       (-Th)    -0.117   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/iDIN<1>
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DSL1/U_DOUT0
    -------------------------------------------------  ---------------------------
    Total                                      0.855ns (0.526ns logic, 0.329ns route)
                                                       (61.5% logic, 38.5% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: PATH "TS_D_TO_J_path" TIG;

 4265 paths analyzed, 679 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y77.G1), 691 paths
--------------------------------------------------------------------------------
Delay (setup path):     11.649ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      11.649ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y85.G4      net (fanout=5)        1.514   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.F3      net (fanout=3)        0.386   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.G1      net (fanout=1)        0.359   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X52Y79.F3      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X52Y79.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.G1      net (fanout=1)        0.389   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.649ns (6.349ns logic, 5.300ns route)
                                                       (54.5% logic, 45.5% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.426ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      11.426ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y85.G2      net (fanout=6)        1.239   sys_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.F3      net (fanout=3)        0.386   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.G1      net (fanout=1)        0.359   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X52Y79.F3      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X52Y79.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.G1      net (fanout=1)        0.389   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.426ns (6.401ns logic, 5.025ns route)
                                                       (56.0% logic, 44.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     11.388ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      11.388ns (Levels of Logic = 9)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X54Y85.G1      net (fanout=6)        1.253   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.F3      net (fanout=3)        0.386   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y76.X       Tif5x                 1.000   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5_G
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.G1      net (fanout=1)        0.359   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_SMUX/U_CS_MUX/I6.U_MUX64/Mmux_O_15_f5
    SLICE_X52Y79.Y       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0
    SLICE_X52Y79.F3      net (fanout=1)        0.020   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O21_SW0/O
    SLICE_X52Y79.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.G1      net (fanout=1)        0.389   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O39
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     11.388ns (6.349ns logic, 5.039ns route)
                                                       (55.8% logic, 44.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (SLICE_X50Y77.G4), 322 paths
--------------------------------------------------------------------------------
Delay (setup path):     10.279ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      10.279ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y85.G4      net (fanout=5)        1.514   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.F4      net (fanout=3)        0.636   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.G4      net (fanout=1)        0.808   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.279ns (4.689ns logic, 5.590ns route)
                                                       (45.6% logic, 54.4% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.056ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      10.056ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y85.G2      net (fanout=6)        1.239   sys_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.F4      net (fanout=3)        0.636   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.G4      net (fanout=1)        0.808   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.056ns (4.741ns logic, 5.315ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Delay (setup path):     10.018ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO (FF)
  Data Path Delay:      10.018ns (Levels of Logic = 7)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X54Y85.G1      net (fanout=6)        1.253   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X55Y75.F4      net (fanout=9)        0.906   control0<6>
    SLICE_X55Y75.COUT    Topcyf                1.011   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_lut<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<4>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<5>
    SLICE_X55Y76.COUT    Tbyp                  0.103   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<6>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.CIN     net (fanout=1)        0.000   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<7>
    SLICE_X55Y77.XB      Tcinxb                0.352   control0<35>
                                                       sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.F4      net (fanout=3)        0.636   sys_ila/U0/U_XST_CONTROLBUS_WORKAROUND/CONTROL_XST_WORKAROUND_O_cmp_eq0000_wg_cy<8>
    SLICE_X52Y81.X       Tilo                  0.660   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.G4      net (fanout=1)        0.808   sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O4
    SLICE_X50Y77.CLK     Tgck                  0.776   sys_ila/U0/I_YES_D.U_ILA/iSTAT_DOUT
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_MUX/U_CS_MUX/I1.U_MUX2/O87
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_TDO
    -------------------------------------------------  ---------------------------
    Total                                     10.018ns (4.689ns logic, 5.329ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_TDO_reg (SLICE_X54Y84.G1), 33 paths
--------------------------------------------------------------------------------
Delay (setup path):     8.803ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET (FF)
  Destination:          sys_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.803ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET to sys_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y81.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<3>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[15].I_EQ0.U_TARGET
    SLICE_X54Y85.G4      net (fanout=5)        1.514   sys_icon/U0/U_ICON/iCORE_ID<3>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X54Y78.G4      net (fanout=9)        0.743   control0<6>
    SLICE_X54Y78.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X54Y78.F4      net (fanout=1)        0.020   control0<3>
    SLICE_X54Y78.X       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.G1      net (fanout=1)        0.577   sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.CLK     Tgck                  1.116   sys_icon/U0/U_ICON/iTDO
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       sys_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.803ns (4.223ns logic, 4.580ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.580ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET (FF)
  Destination:          sys_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.580ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET to sys_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.YQ      Tcko                  0.567   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[12].I_NE0.U_TARGET
    SLICE_X54Y85.G2      net (fanout=6)        1.239   sys_icon/U0/U_ICON/iCORE_ID<0>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X54Y78.G4      net (fanout=9)        0.743   control0<6>
    SLICE_X54Y78.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X54Y78.F4      net (fanout=1)        0.020   control0<3>
    SLICE_X54Y78.X       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.G1      net (fanout=1)        0.577   sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.CLK     Tgck                  1.116   sys_icon/U0/U_ICON/iTDO
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       sys_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.580ns (4.275ns logic, 4.305ns route)
                                                       (49.8% logic, 50.2% route)

--------------------------------------------------------------------------------
Delay (setup path):     8.542ns (data path - clock path skew + uncertainty)
  Source:               sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET (FF)
  Destination:          sys_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      8.542ns (Levels of Logic = 5)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 0.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET to sys_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y80.XQ      Tcko                  0.515   sys_icon/U0/U_ICON/iCORE_ID<1>
                                                       sys_icon/U0/U_ICON/U_CMD/G_TARGET[13].I_NE0.U_TARGET
    SLICE_X54Y85.G1      net (fanout=6)        1.253   sys_icon/U0/U_ICON/iCORE_ID<1>
    SLICE_X54Y85.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID_SEL<15>
                                                       sys_icon/U0/U_ICON/U_CMD/U_CORE_ID_SEL/I4.FI[0].U_LUT
    SLICE_X65Y78.F2      net (fanout=29)       1.726   sys_icon/U0/U_ICON/iCORE_ID_SEL<0>
    SLICE_X65Y78.X       Tilo                  0.612   control0<6>
                                                       sys_icon/U0/U_ICON/U_CTRL_OUT/F_NCP[0].F_CMD[2].U_LCE
    SLICE_X54Y78.G4      net (fanout=9)        0.743   control0<6>
    SLICE_X54Y78.Y       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_DOUT
    SLICE_X54Y78.F4      net (fanout=1)        0.020   control0<3>
    SLICE_X54Y78.X       Tilo                  0.660   sys_icon/U0/U_ICON/iCORE_ID<1>1
                                                       sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.G1      net (fanout=1)        0.577   sys_icon/U0/U_ICON/iCORE_ID<1>1
    SLICE_X54Y84.CLK     Tgck                  1.116   sys_icon/U0/U_ICON/iTDO
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_4
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       sys_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      8.542ns (4.223ns logic, 4.319ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Hold Paths: PATH "TS_D_TO_J_path" TIG;
--------------------------------------------------------------------------------

Paths for end point sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (SLICE_X49Y75.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.102ns (datapath - clock path skew - uncertainty)
  Source:               sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE (FF)
  Destination:          sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE (FF)
  Data Path Delay:      1.102ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE to sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y72.YQ      Tcko                  0.409   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDPE
    SLICE_X49Y75.F4      net (fanout=1)        0.245   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D1
    SLICE_X49Y75.CLK     Tckf        (-Th)    -0.448   sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_dstat1
                                                       sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.857ns logic, 0.245ns route)
                                                       (77.8% logic, 22.2% route)

--------------------------------------------------------------------------------

Paths for end point sys_icon/U0/U_ICON/U_TDO_reg (SLICE_X54Y84.F4), 1 path
--------------------------------------------------------------------------------
Delay (hold path):      1.421ns (datapath - clock path skew - uncertainty)
  Source:               sys_icon/U0/U_ICON/U_STAT/U_TDO (FF)
  Destination:          sys_icon/U0/U_ICON/U_TDO_reg (FF)
  Data Path Delay:      1.421ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         control0<0> rising at 30.000ns
  Destination Clock:    control0<0> rising at 30.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: sys_icon/U0/U_ICON/U_STAT/U_TDO to sys_icon/U0/U_ICON/U_TDO_reg
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X55Y84.YQ      Tcko                  0.409   sys_icon/U0/U_ICON/iTDO_VEC<15>
                                                       sys_icon/U0/U_ICON/U_STAT/U_TDO
    SLICE_X54Y84.F4      net (fanout=1)        0.253   sys_icon/U0/U_ICON/iTDO_VEC<15>
    SLICE_X54Y84.CLK     Tckf        (-Th)    -0.759   sys_icon/U0/U_ICON/iTDO
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_3
                                                       sys_icon/U0/U_ICON/U_TDO_MUX/U_CS_MUX/I4.U_MUX16/Mmux_O_2_f5
                                                       sys_icon/U0/U_ICON/U_TDO_reg
    -------------------------------------------------  ---------------------------
    Total                                      1.421ns (1.168ns logic, 0.253ns route)
                                                       (82.2% logic, 17.8% route)

--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   2.776ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_J_CLK = PERIOD TIMEGRP "J_CLK" 30 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X49Y75.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min high pulse limit / (high pulse / period)))
  Period: 30.000ns
  High pulse: 15.000ns
  High pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/DIRTY_D0/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_STAT/U_DIRTY_FDCE/SR
  Location pin: SLICE_X49Y75.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/iARM
--------------------------------------------------------------------------------
Slack: 27.224ns (period - (min low pulse limit / (low pulse / period)))
  Period: 30.000ns
  Low pulse: 15.000ns
  Low pulse limit: 1.388ns (Trpw)
  Physical resource: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/din_latched/SR
  Logical resource: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/U_TFDRE/SR
  Location pin: SLICE_X55Y71.SR
  Clock network: sys_ila/U0/I_YES_D.U_ILA/U_RST/U_ARM_XFER/iCLR
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
No constraints were found to generate data for the Data Sheet Report section.
Use the Advanced Analysis (-a) option or generate global constraints for each
clock, its pad to setup and clock to pad paths, and a pad to pad constraint.

Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 4430 paths, 0 nets, and 1190 connections

Design statistics:
   Minimum period:   3.412ns{1}   (Maximum frequency: 293.083MHz)
   Maximum path delay from/to any node:   3.412ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 25 11:45:33 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 393 MB



