{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1535650775486 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition " "Version 18.0.0 Build 614 04/24/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1535650775502 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Aug 30 14:39:35 2018 " "Processing started: Thu Aug 30 14:39:35 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1535650775502 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650775502 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LAB30-08 -c LAB30-08 " "Command: quartus_map --read_settings_files=on --write_settings_files=off LAB30-08 -c LAB30-08" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650775502 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1535650776842 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1535650776842 ""}
{ "Error" "EVRFX_VHDL_BLOCK_COMMENT_IN_NON_VHDL08" "VHDL_1993 finite_state_machine.vhd(70) " "VHDL error at finite_state_machine.vhd(70): block comments are not supported in VHDL_1993" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 70 0 0 } }  } 0 10995 "VHDL error at %2!s!: block comments are not supported in %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement finite_state_machine.vhd(76) " "VHDL syntax error at finite_state_machine.vhd(76) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 76 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement finite_state_machine.vhd(82) " "VHDL syntax error at finite_state_machine.vhd(82) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 82 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement finite_state_machine.vhd(84) " "VHDL syntax error at finite_state_machine.vhd(84) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 84 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement finite_state_machine.vhd(86) " "VHDL syntax error at finite_state_machine.vhd(86) near text \".\";  expecting \"end\", or \"(\", or an identifier, or a sequential statement" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 86 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EVRFX_VHDL_SYNTAX_ERROR" "\"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement finite_state_machine.vhd(89) " "VHDL syntax error at finite_state_machine.vhd(89) near text \"*\";  expecting \"end\", or \"(\", or an identifier, or a concurrent statement" {  } { { "finite_state_machine.vhd" "" { Text "C:/Users/phaqu/Documents/18-2/SD/LAB28-08/finite_state_machine.vhd" 89 0 0 } }  } 0 10500 "VHDL syntax error at %2!s! near text %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "finite_state_machine.vhd 0 0 " "Found 0 design units, including 0 entities, in source file finite_state_machine.vhd" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792435 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 6 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4860 " "Peak virtual memory: 4860 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1535650792560 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Aug 30 14:39:52 2018 " "Processing ended: Thu Aug 30 14:39:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1535650792560 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:17 " "Elapsed time: 00:00:17" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1535650792560 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1535650792560 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650792560 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 8 s 1  " "Quartus Prime Full Compilation was unsuccessful. 8 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1535650793310 ""}
