<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p168" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_168{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_168{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_168{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_168{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_168{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t6_168{left:69px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_168{left:69px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_168{left:69px;bottom:483px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t9_168{left:69px;bottom:458px;letter-spacing:-0.15px;}
#ta_168{left:95px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_168{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_168{left:95px;bottom:411px;letter-spacing:-0.14px;}
#td_168{left:121px;bottom:411px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#te_168{left:95px;bottom:386px;letter-spacing:-0.26px;}
#tf_168{left:121px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_168{left:95px;bottom:362px;letter-spacing:-0.12px;}
#th_168{left:121px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_168{left:95px;bottom:338px;letter-spacing:-0.13px;}
#tj_168{left:121px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_168{left:69px;bottom:313px;letter-spacing:-0.13px;}
#tl_168{left:95px;bottom:313px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tm_168{left:69px;bottom:289px;letter-spacing:-0.14px;}
#tn_168{left:95px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#to_168{left:95px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tp_168{left:69px;bottom:247px;letter-spacing:-0.13px;}
#tq_168{left:95px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_168{left:69px;bottom:223px;letter-spacing:-0.14px;}
#ts_168{left:95px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_168{left:99px;bottom:1043px;letter-spacing:-0.13px;}
#tu_168{left:149px;bottom:1043px;letter-spacing:-0.13px;}
#tv_168{left:227px;bottom:1043px;letter-spacing:-0.12px;}
#tw_168{left:506px;bottom:1043px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_168{left:99px;bottom:1020px;letter-spacing:-0.12px;}
#ty_168{left:149px;bottom:1020px;letter-spacing:-0.18px;}
#tz_168{left:227px;bottom:1020px;letter-spacing:-0.12px;}
#t10_168{left:506px;bottom:1020px;letter-spacing:-0.12px;}
#t11_168{left:99px;bottom:998px;letter-spacing:-0.12px;}
#t12_168{left:149px;bottom:998px;letter-spacing:-0.18px;}
#t13_168{left:227px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_168{left:506px;bottom:998px;letter-spacing:-0.12px;}
#t15_168{left:99px;bottom:975px;letter-spacing:-0.14px;}
#t16_168{left:227px;bottom:975px;letter-spacing:-0.13px;}
#t17_168{left:99px;bottom:952px;letter-spacing:-0.14px;}
#t18_168{left:149px;bottom:952px;letter-spacing:-0.16px;}
#t19_168{left:227px;bottom:952px;letter-spacing:-0.11px;}
#t1a_168{left:506px;bottom:952px;letter-spacing:-0.11px;}
#t1b_168{left:99px;bottom:929px;letter-spacing:-0.17px;}
#t1c_168{left:149px;bottom:929px;letter-spacing:-0.14px;}
#t1d_168{left:227px;bottom:929px;letter-spacing:-0.12px;}
#t1e_168{left:506px;bottom:929px;letter-spacing:-0.12px;}
#t1f_168{left:686px;bottom:936px;}
#t1g_168{left:99px;bottom:906px;letter-spacing:-0.13px;}
#t1h_168{left:149px;bottom:906px;letter-spacing:-0.14px;}
#t1i_168{left:227px;bottom:906px;letter-spacing:-0.13px;}
#t1j_168{left:506px;bottom:906px;letter-spacing:-0.12px;}
#t1k_168{left:813px;bottom:913px;}
#t1l_168{left:99px;bottom:883px;letter-spacing:-0.14px;}
#t1m_168{left:149px;bottom:883px;letter-spacing:-0.16px;}
#t1n_168{left:227px;bottom:883px;letter-spacing:-0.12px;}
#t1o_168{left:506px;bottom:883px;letter-spacing:-0.11px;}
#t1p_168{left:686px;bottom:890px;}
#t1q_168{left:99px;bottom:860px;letter-spacing:-0.12px;}
#t1r_168{left:149px;bottom:860px;letter-spacing:-0.12px;}
#t1s_168{left:227px;bottom:860px;letter-spacing:-0.11px;}
#t1t_168{left:506px;bottom:860px;letter-spacing:-0.11px;}
#t1u_168{left:588px;bottom:867px;}
#t1v_168{left:99px;bottom:837px;letter-spacing:-0.13px;}
#t1w_168{left:149px;bottom:837px;letter-spacing:-0.13px;}
#t1x_168{left:227px;bottom:837px;letter-spacing:-0.11px;}
#t1y_168{left:506px;bottom:837px;letter-spacing:-0.12px;}
#t1z_168{left:506px;bottom:820px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t20_168{left:506px;bottom:804px;letter-spacing:-0.11px;}
#t21_168{left:506px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t22_168{left:506px;bottom:770px;letter-spacing:-0.1px;}
#t23_168{left:89px;bottom:747px;letter-spacing:-0.14px;}
#t24_168{left:227px;bottom:747px;letter-spacing:-0.14px;}
#t25_168{left:85px;bottom:724px;letter-spacing:-0.14px;}
#t26_168{left:227px;bottom:724px;letter-spacing:-0.12px;}
#t27_168{left:506px;bottom:724px;letter-spacing:-0.11px;}
#t28_168{left:737px;bottom:724px;}
#t29_168{left:747px;bottom:724px;letter-spacing:-0.1px;}
#t2a_168{left:74px;bottom:701px;letter-spacing:-0.16px;}
#t2b_168{left:74px;bottom:681px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t2c_168{left:74px;bottom:661px;letter-spacing:-0.11px;word-spacing:0.09px;}
#t2d_168{left:74px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2e_168{left:74px;bottom:622px;letter-spacing:-0.11px;word-spacing:0.08px;}
#t2f_168{left:74px;bottom:602px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2g_168{left:305px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2h_168{left:381px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2i_168{left:86px;bottom:1066px;letter-spacing:-0.14px;}
#t2j_168{left:152px;bottom:1066px;letter-spacing:-0.16px;}
#t2k_168{left:327px;bottom:1066px;letter-spacing:-0.13px;}
#t2l_168{left:656px;bottom:1066px;letter-spacing:-0.15px;}

.s1_168{font-size:12px;font-family:NeoSansIntel_6wv3;color:#000;}
.s2_168{font-size:14px;font-family:NeoSansIntel_6wv3;color:#0860A8;}
.s3_168{font-size:14px;font-family:Verdana_b5t;color:#000;}
.s4_168{font-size:14px;font-family:NeoSansIntel_6wv3;color:#000;}
.s5_168{font-size:11px;font-family:NeoSansIntel_6wv3;color:#000;}
.s6_168{font-size:14px;font-family:NeoSansIntel-Italic_6wv4;color:#000;}
.s7_168{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s8_168{font-size:15px;font-family:NeoSansIntelMedium_6wv2;color:#0860A8;}
.s9_168{font-size:14px;font-family:NeoSansIntelMedium_6wv2;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts168" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_6wv4;
	src: url("fonts/NeoSansIntel-Italic_6wv4.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_6wv2;
	src: url("fonts/NeoSansIntelMedium_6wv2.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_6wv3;
	src: url("fonts/NeoSansIntel_6wv3.woff") format("woff");
}

@font-face {
	font-family: Verdana_b5t;
	src: url("fonts/Verdana_b5t.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg168Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg168" style="-webkit-user-select: none;"><object width="935" height="1210" data="168/168.svg" type="image/svg+xml" id="pdf168" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_168" class="t s1_168">6-14 </span><span id="t2_168" class="t s1_168">Vol. 1 </span>
<span id="t3_168" class="t s2_168">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_168" class="t s3_168">If the code segment for the handler procedure has the same privilege level as the currently executing program or </span>
<span id="t5_168" class="t s3_168">task, the handler procedure uses the current stack; if the handler executes at a more privileged level, the processor </span>
<span id="t6_168" class="t s3_168">switches to the stack for the handler’s privilege level. </span>
<span id="t7_168" class="t s3_168">If no stack switch occurs, the processor does the following when calling an interrupt or exception handler (see </span>
<span id="t8_168" class="t s3_168">Figure 6-7): </span>
<span id="t9_168" class="t s3_168">1. </span><span id="ta_168" class="t s3_168">Pushes the current contents of the EFLAGS, CS, and EIP registers (in that order) on the stack. </span>
<span id="tb_168" class="t s3_168">If shadow stack is enabled: </span>
<span id="tc_168" class="t s3_168">a. </span><span id="td_168" class="t s3_168">Temporarily saves the current value of the SSP register internally. </span>
<span id="te_168" class="t s3_168">b. </span><span id="tf_168" class="t s3_168">Pushes the current value of the CS register on the shadow stack. </span>
<span id="tg_168" class="t s3_168">c. </span><span id="th_168" class="t s3_168">Pushes the current value of LIP (CS.base + EIP) on the shadow stack. </span>
<span id="ti_168" class="t s3_168">d. </span><span id="tj_168" class="t s3_168">Pushes the temporarily saved SSP value on the shadow stack. </span>
<span id="tk_168" class="t s3_168">2. </span><span id="tl_168" class="t s3_168">Pushes an error code (if appropriate) on the stack. </span>
<span id="tm_168" class="t s3_168">3. </span><span id="tn_168" class="t s3_168">Loads the segment selector for the new code segment and the new instruction pointer (from the interrupt gate </span>
<span id="to_168" class="t s3_168">or trap gate) into the CS and EIP registers, respectively. </span>
<span id="tp_168" class="t s3_168">4. </span><span id="tq_168" class="t s3_168">If the call is through an interrupt gate, clears the IF flag in the EFLAGS register. </span>
<span id="tr_168" class="t s3_168">5. </span><span id="ts_168" class="t s3_168">Begins execution of the handler procedure. </span>
<span id="tt_168" class="t s4_168">12 </span><span id="tu_168" class="t s4_168">#SS </span><span id="tv_168" class="t s4_168">Stack Segment Fault </span><span id="tw_168" class="t s4_168">Stack operations and SS register loads. </span>
<span id="tx_168" class="t s4_168">13 </span><span id="ty_168" class="t s4_168">#GP </span><span id="tz_168" class="t s4_168">General Protection </span><span id="t10_168" class="t s4_168">Any memory reference and other protection checks. </span>
<span id="t11_168" class="t s4_168">14 </span><span id="t12_168" class="t s4_168">#PF </span><span id="t13_168" class="t s4_168">Page Fault </span><span id="t14_168" class="t s4_168">Any memory reference. </span>
<span id="t15_168" class="t s4_168">15 </span><span id="t16_168" class="t s4_168">Reserved </span>
<span id="t17_168" class="t s4_168">16 </span><span id="t18_168" class="t s4_168">#MF </span><span id="t19_168" class="t s4_168">Floating-Point Error (Math Fault) </span><span id="t1a_168" class="t s4_168">Floating-point or WAIT/FWAIT instruction. </span>
<span id="t1b_168" class="t s4_168">17 </span><span id="t1c_168" class="t s4_168">#AC </span><span id="t1d_168" class="t s4_168">Alignment Check </span><span id="t1e_168" class="t s4_168">Any data reference in memory. </span>
<span id="t1f_168" class="t s5_168">2 </span>
<span id="t1g_168" class="t s4_168">18 </span><span id="t1h_168" class="t s4_168">#MC </span><span id="t1i_168" class="t s4_168">Machine Check </span><span id="t1j_168" class="t s4_168">Error codes (if any) and source are model dependent. </span>
<span id="t1k_168" class="t s5_168">3 </span>
<span id="t1l_168" class="t s4_168">19 </span><span id="t1m_168" class="t s4_168">#XM </span><span id="t1n_168" class="t s4_168">SIMD Floating-Point Exception </span><span id="t1o_168" class="t s4_168">SIMD Floating-Point Instruction </span>
<span id="t1p_168" class="t s5_168">4 </span>
<span id="t1q_168" class="t s4_168">20 </span><span id="t1r_168" class="t s4_168">#VE </span><span id="t1s_168" class="t s4_168">Virtualization Exception </span><span id="t1t_168" class="t s4_168">EPT violations </span>
<span id="t1u_168" class="t s5_168">5 </span>
<span id="t1v_168" class="t s4_168">21 </span><span id="t1w_168" class="t s4_168">#CP </span><span id="t1x_168" class="t s4_168">Control Protection Exception </span><span id="t1y_168" class="t s4_168">The RET, IRET, RSTORSSP, and SETSSBSY instructions can </span>
<span id="t1z_168" class="t s4_168">generate this exception. When CET indirect branch tracking </span>
<span id="t20_168" class="t s4_168">is enabled, this exception can be generated due to a </span>
<span id="t21_168" class="t s4_168">missing ENDBRANCH instruction at the target of an indirect </span>
<span id="t22_168" class="t s4_168">call or jump. </span>
<span id="t23_168" class="t s4_168">22-31 </span><span id="t24_168" class="t s4_168">Reserved </span>
<span id="t25_168" class="t s4_168">32-255 </span><span id="t26_168" class="t s4_168">Maskable Interrupts </span><span id="t27_168" class="t s4_168">External interrupt from INTR pin or INT </span><span id="t28_168" class="t s6_168">n </span><span id="t29_168" class="t s4_168">instruction. </span>
<span id="t2a_168" class="t s7_168">NOTES: </span>
<span id="t2b_168" class="t s4_168">1. IA-32 processors after the Intel386 processor do not generate this exception. </span>
<span id="t2c_168" class="t s4_168">2. This exception was introduced in the Intel486 processor. </span>
<span id="t2d_168" class="t s4_168">3. This exception was introduced in the Pentium processor and enhanced in the P6 family processors. </span>
<span id="t2e_168" class="t s4_168">4. This exception was introduced in the Pentium III processor. </span>
<span id="t2f_168" class="t s4_168">5. This exception can occur only on processors that support the 1-setting of the “EPT-violation #VE” VM-execution control. </span>
<span id="t2g_168" class="t s8_168">Table 6-1. </span><span id="t2h_168" class="t s8_168">Exceptions and Interrupts (Contd.) </span>
<span id="t2i_168" class="t s9_168">Vector </span><span id="t2j_168" class="t s9_168">Mnemonic </span><span id="t2k_168" class="t s9_168">Description </span><span id="t2l_168" class="t s9_168">Source </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
