Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Fri Apr 11 19:17:51 2025
| Host         : DESKTOP-DKJLR9M running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file redundancia_timing_summary_routed.rpt -pb redundancia_timing_summary_routed.pb -rpx redundancia_timing_summary_routed.rpx -warn_on_violation
| Design       : redundancia
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    8           
TIMING-18  Warning           Missing input or output delay  16          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (8)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (16)
5. checking no_input_delay (1)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (8)
------------------------
 There are 8 register/latch pins with no clock driven by root clock pin: DIV/temp_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (16)
-------------------------------------------------
 There are 16 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.896        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.896        0.000                      0                   47        0.268        0.000                      0                   47        4.500        0.000                       0                    48  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.896ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.268ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.896ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.074ns  (logic 0.963ns (23.636%)  route 3.111ns (76.364%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.113     9.275    DIV/counter[25]_i_3_n_0
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.124     9.399 r  DIV/counter[19]_i_1/O
                         net (fo=1, routed)           0.000     9.399    DIV/counter_0[19]
    SLICE_X4Y89          FDCE                                         r  DIV/counter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  DIV/counter_reg[19]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.031    15.295    DIV/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         15.295    
                         arrival time                          -9.399    
  -------------------------------------------------------------------
                         slack                                  5.896    

Slack (MET) :             5.909ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.058ns  (logic 0.963ns (23.728%)  route 3.095ns (76.272%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.098     9.259    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     9.383 r  DIV/counter[7]_i_1/O
                         net (fo=1, routed)           0.000     9.383    DIV/counter_0[7]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    DIV/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.383    
  -------------------------------------------------------------------
                         slack                                  5.909    

Slack (MET) :             5.910ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.104ns  (logic 0.993ns (24.194%)  route 3.111ns (75.806%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.113     9.275    DIV/counter[25]_i_3_n_0
    SLICE_X4Y89          LUT2 (Prop_lut2_I0_O)        0.154     9.429 r  DIV/counter[20]_i_1/O
                         net (fo=1, routed)           0.000     9.429    DIV/counter_0[20]
    SLICE_X4Y89          FDCE                                         r  DIV/counter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y89          FDCE                                         r  DIV/counter_reg[20]/C
                         clock pessimism              0.276    15.300    
                         clock uncertainty           -0.035    15.264    
    SLICE_X4Y89          FDCE (Setup_fdce_C_D)        0.075    15.339    DIV/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         15.339    
                         arrival time                          -9.429    
  -------------------------------------------------------------------
                         slack                                  5.910    

Slack (MET) :             5.921ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.075ns  (logic 0.963ns (23.633%)  route 3.112ns (76.367%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.114     9.276    DIV/counter[25]_i_3_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.124     9.400 r  DIV/counter[23]_i_1/O
                         net (fo=1, routed)           0.000     9.400    DIV/counter_0[23]
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[23]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.031    15.320    DIV/counter_reg[23]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.400    
  -------------------------------------------------------------------
                         slack                                  5.921    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.088ns  (logic 0.993ns (24.288%)  route 3.095ns (75.712%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.098     9.259    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.154     9.413 r  DIV/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     9.413    DIV/counter_0[8]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.075    15.336    DIV/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.413    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.935ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.105ns  (logic 0.993ns (24.191%)  route 3.112ns (75.809%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.024ns = ( 15.024 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.114     9.276    DIV/counter[25]_i_3_n_0
    SLICE_X4Y90          LUT2 (Prop_lut2_I0_O)        0.154     9.430 r  DIV/counter[24]_i_1/O
                         net (fo=1, routed)           0.000     9.430    DIV/counter_0[24]
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.601    15.024    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[24]/C
                         clock pessimism              0.301    15.325    
                         clock uncertainty           -0.035    15.289    
    SLICE_X4Y90          FDCE (Setup_fdce_C_D)        0.075    15.364    DIV/counter_reg[24]
  -------------------------------------------------------------------
                         required time                         15.364    
                         arrival time                          -9.430    
  -------------------------------------------------------------------
                         slack                                  5.935    

Slack (MET) :             5.967ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.999ns  (logic 0.963ns (24.083%)  route 3.036ns (75.917%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.038     9.199    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     9.323 r  DIV/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     9.323    DIV/counter_0[2]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[2]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.029    15.290    DIV/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.290    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.967    

Slack (MET) :             5.980ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.987ns  (logic 0.963ns (24.151%)  route 3.024ns (75.849%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.027     9.188    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.124     9.312 r  DIV/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     9.312    DIV/counter_0[4]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[4]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.031    15.292    DIV/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.312    
  -------------------------------------------------------------------
                         slack                                  5.980    

Slack (MET) :             5.987ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.025ns  (logic 0.989ns (24.574%)  route 3.036ns (75.426%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.038     9.199    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.150     9.349 r  DIV/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     9.349    DIV/counter_0[3]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[3]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.075    15.336    DIV/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.349    
  -------------------------------------------------------------------
                         slack                                  5.987    

Slack (MET) :             5.998ns  (required time - arrival time)
  Source:                 DIV/counter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 0.989ns (24.643%)  route 3.024ns (75.357%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.722     5.325    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y90          FDCE (Prop_fdce_C_Q)         0.419     5.744 f  DIV/counter_reg[25]/Q
                         net (fo=2, routed)           0.903     6.647    DIV/counter[25]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.296     6.943 r  DIV/counter[25]_i_9/O
                         net (fo=1, routed)           1.095     8.038    DIV/counter[25]_i_9_n_0
    SLICE_X4Y88          LUT6 (Prop_lut6_I5_O)        0.124     8.162 r  DIV/counter[25]_i_3/O
                         net (fo=26, routed)          1.027     9.188    DIV/counter[25]_i_3_n_0
    SLICE_X4Y86          LUT2 (Prop_lut2_I0_O)        0.150     9.338 r  DIV/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     9.338    DIV/counter_0[5]
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598    15.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[5]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X4Y86          FDCE (Setup_fdce_C_D)        0.075    15.336    DIV/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         15.336    
                         arrival time                          -9.338    
  -------------------------------------------------------------------
                         slack                                  5.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.784    DISP/refresh_counter_reg_n_0_[10]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DISP/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    DISP/refresh_counter_reg[8]_i_1_n_5
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[10]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.784    DISP/refresh_counter_reg_n_0_[14]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.895 r  DISP/refresh_counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.895    DISP/refresh_counter_reg[12]_i_1_n_5
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[14]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.783    DISP/refresh_counter_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.894 r  DISP/refresh_counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.894    DISP/refresh_counter_reg[4]_i_1_n_5
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[6]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.894    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.782    DISP/refresh_counter_reg_n_0_[2]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.893 r  DISP/refresh_counter_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.893    DISP/refresh_counter_reg[0]_i_1_n_5
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[2]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    DISP/refresh_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.893    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 DIV/counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DIV/counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.186ns (50.759%)  route 0.180ns (49.241%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 f  DIV/counter_reg[0]/Q
                         net (fo=3, routed)           0.180     1.843    DIV/counter[0]
    SLICE_X3Y88          LUT1 (Prop_lut1_I0_O)        0.045     1.888 r  DIV/counter[0]_i_1/O
                         net (fo=1, routed)           0.000     1.888    DIV/counter_0[0]
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X3Y88          FDCE                                         r  DIV/counter_reg[0]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X3Y88          FDCE (Hold_fdce_C_D)         0.091     1.612    DIV/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.612    
                         arrival time                           1.888    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[11]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y88          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.784    DISP/refresh_counter_reg_n_0_[10]
    SLICE_X0Y88          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.928 r  DISP/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    DISP/refresh_counter_reg[8]_i_1_n_4
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y88          FDCE                                         r  DISP/refresh_counter_reg[11]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y88          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.040ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.518ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.602     1.521    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y89          FDCE (Prop_fdce_C_Q)         0.141     1.662 r  DISP/refresh_counter_reg[14]/Q
                         net (fo=1, routed)           0.121     1.784    DISP/refresh_counter_reg_n_0_[14]
    SLICE_X0Y89          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.928 r  DISP/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.928    DISP/refresh_counter_reg[12]_i_1_n_4
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.875     2.040    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y89          FDCE                                         r  DISP/refresh_counter_reg[15]/C
                         clock pessimism             -0.518     1.521    
    SLICE_X0Y89          FDCE (Hold_fdce_C_D)         0.105     1.626    DISP/refresh_counter_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           1.928    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.601     1.520    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y87          FDCE (Prop_fdce_C_Q)         0.141     1.661 r  DISP/refresh_counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.783    DISP/refresh_counter_reg_n_0_[6]
    SLICE_X0Y87          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.927 r  DISP/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.927    DISP/refresh_counter_reg[4]_i_1_n_4
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y87          FDCE                                         r  DISP/refresh_counter_reg[7]/C
                         clock pessimism             -0.517     1.520    
    SLICE_X0Y87          FDCE (Hold_fdce_C_D)         0.105     1.625    DISP/refresh_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.406ns  (logic 0.285ns (70.118%)  route 0.121ns (29.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 r  DISP/refresh_counter_reg[2]/Q
                         net (fo=1, routed)           0.121     1.782    DISP/refresh_counter_reg_n_0_[2]
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.926 r  DISP/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.926    DISP/refresh_counter_reg[0]_i_1_n_4
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[3]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    DISP/refresh_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.324ns  (arrival time - required time)
  Source:                 DISP/refresh_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DISP/refresh_counter_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.256ns (59.730%)  route 0.173ns (40.270%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.519ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.600     1.519    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y86          FDCE (Prop_fdce_C_Q)         0.141     1.660 f  DISP/refresh_counter_reg[0]/Q
                         net (fo=1, routed)           0.173     1.833    DISP/refresh_counter_reg_n_0_[0]
    SLICE_X0Y86          LUT1 (Prop_lut1_I0_O)        0.045     1.878 r  DISP/refresh_counter[0]_i_2/O
                         net (fo=1, routed)           0.000     1.878    DISP/refresh_counter[0]_i_2_n_0
    SLICE_X0Y86          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.948 r  DISP/refresh_counter_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.948    DISP/refresh_counter_reg[0]_i_1_n_7
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.872     2.037    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y86          FDCE                                         r  DISP/refresh_counter_reg[0]/C
                         clock pessimism             -0.517     1.519    
    SLICE_X0Y86          FDCE (Hold_fdce_C_D)         0.105     1.624    DISP/refresh_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.948    
  -------------------------------------------------------------------
                         slack                                  0.324    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y86     DISP/refresh_counter_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DISP/refresh_counter_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y88     DISP/refresh_counter_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     DISP/refresh_counter_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     DISP/refresh_counter_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     DISP/refresh_counter_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y89     DISP/refresh_counter_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     DISP/refresh_counter_reg[16]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y90     DISP/refresh_counter_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DISP/refresh_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[13]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DISP/refresh_counter_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y86     DISP/refresh_counter_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y88     DISP/refresh_counter_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[12]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[13]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y89     DISP/refresh_counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            33 Endpoints
Min Delay            33 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.437ns  (logic 4.627ns (49.036%)  route 4.809ns (50.964%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.610    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     2.734 r  DISP/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148     5.881    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555     9.437 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     9.437    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.248ns  (logic 4.881ns (52.780%)  route 4.367ns (47.220%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.525     2.456    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.153     2.609 r  DISP/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859     5.468    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780     9.248 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     9.248    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.018ns  (logic 4.850ns (53.787%)  route 4.167ns (46.213%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.679     2.610    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.150     2.760 r  DISP/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505     5.265    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752     9.018 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     9.018    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.857ns  (logic 4.633ns (52.307%)  route 4.224ns (47.693%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.525     2.456    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.124     2.580 r  DISP/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716     5.296    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561     8.857 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.857    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.402ns  (logic 4.606ns (54.814%)  route 3.796ns (45.186%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.518     2.449    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.124     2.573 r  DISP/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296     4.868    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534     8.402 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     8.402    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.170ns  (logic 4.845ns (59.304%)  route 3.325ns (40.696%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.671     2.602    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.152     2.754 r  DISP/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     4.425    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745     8.170 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.170    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.137ns  (logic 4.565ns (56.103%)  route 3.572ns (43.897%))
  Logic Levels:           4  (FDCE=1 LUT4=1 LUT5=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[2]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.653     0.653 r  U1/temp_count_reg[2]/Q
                         net (fo=7, routed)           0.983     1.636    DISP/Q[2]
    SLICE_X1Y91          LUT5 (Prop_lut5_I0_O)        0.295     1.931 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.671     2.602    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.124     2.726 r  DISP/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918     4.644    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493     8.137 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     8.137    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED_CONTADOR_1
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.044ns  (logic 5.218ns (64.875%)  route 2.825ns (35.125%))
  Logic Levels:           3  (IBUF=1 LUT1=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 f  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 f  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.158     2.682    LED_CONTADOR_2_OBUF
    SLICE_X0Y58          LUT1 (Prop_lut1_I0_O)        0.124     2.806 r  LED_CONTADOR_1_OBUF_inst_i_1/O
                         net (fo=1, routed)           1.668     4.474    LED_CONTADOR_1_OBUF
    V12                  OBUF (Prop_obuf_I_O)         3.570     8.044 r  LED_CONTADOR_1_OBUF_inst/O
                         net (fo=0)                   0.000     8.044    LED_CONTADOR_1
    V12                                                               r  LED_CONTADOR_1 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SW[0]
                            (input port)
  Destination:            LED_CONTADOR_2
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.034ns  (logic 5.093ns (72.404%)  route 1.941ns (27.596%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V10                                               0.000     0.000 r  SW[0] (IN)
                         net (fo=0)                   0.000     0.000    SW[0]
    V10                  IBUF (Prop_ibuf_I_O)         1.524     1.524 r  SW_IBUF[0]_inst/O
                         net (fo=2, routed)           1.941     3.465    LED_CONTADOR_2_OBUF
    V11                  OBUF (Prop_obuf_I_O)         3.569     7.034 r  LED_CONTADOR_2_OBUF_inst/O
                         net (fo=0)                   0.000     7.034    LED_CONTADOR_2
    V11                                                               r  LED_CONTADOR_2 (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            LED[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.017ns  (logic 4.321ns (61.586%)  route 2.695ns (38.414%))
  Logic Levels:           2  (FDCE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[7]/C
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.594     0.594 r  U1/temp_count_reg[7]/Q
                         net (fo=3, routed)           2.695     3.289    LED_OBUF[7]
    U16                  OBUF (Prop_obuf_I_O)         3.727     7.017 r  LED_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.017    LED[7]
    U16                                                               r  LED[7] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.413ns  (logic 0.263ns (63.703%)  route 0.150ns (36.297%))
  Logic Levels:           2  (FDCE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  U1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.150     0.368    U1/Q[1]
    SLICE_X1Y90          LUT6 (Prop_lut6_I1_O)        0.045     0.413 r  U1/temp_count[5]_i_1/O
                         net (fo=1, routed)           0.000     0.413    U1/plusOp[5]
    SLICE_X1Y90          FDCE                                         r  U1/temp_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.454ns  (logic 0.263ns (57.948%)  route 0.191ns (42.052%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  U1/temp_count_reg[0]/Q
                         net (fo=9, routed)           0.191     0.409    U1/Q[0]
    SLICE_X1Y90          LUT4 (Prop_lut4_I1_O)        0.045     0.454 r  U1/temp_count[3]_i_1/O
                         net (fo=1, routed)           0.000     0.454    U1/plusOp[3]
    SLICE_X1Y90          FDCE                                         r  U1/temp_count_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.266ns (58.225%)  route 0.191ns (41.775%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  U1/temp_count_reg[0]/Q
                         net (fo=9, routed)           0.191     0.409    U1/Q[0]
    SLICE_X1Y90          LUT5 (Prop_lut5_I1_O)        0.048     0.457 r  U1/temp_count[4]_i_1/O
                         net (fo=1, routed)           0.000     0.457    U1/plusOp[4]
    SLICE_X1Y90          FDCE                                         r  U1/temp_count_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.463ns  (logic 0.261ns (56.403%)  route 0.202ns (43.597%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  U1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.202     0.420    U1/Q[1]
    SLICE_X2Y90          LUT3 (Prop_lut3_I1_O)        0.043     0.463 r  U1/temp_count[2]_i_1/O
                         net (fo=1, routed)           0.000     0.463    U1/plusOp[2]
    SLICE_X2Y90          FDCE                                         r  U1/temp_count_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.263ns (56.591%)  route 0.202ns (43.409%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[1]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 r  U1/temp_count_reg[1]/Q
                         net (fo=8, routed)           0.202     0.420    U1/Q[1]
    SLICE_X2Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.465 r  U1/temp_count[1]_i_1/O
                         net (fo=1, routed)           0.000     0.465    U1/plusOp[1]
    SLICE_X2Y90          FDCE                                         r  U1/temp_count_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.485ns  (logic 0.238ns (49.071%)  route 0.247ns (50.929%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.247     0.442    U1/Q[6]
    SLICE_X1Y90          LUT3 (Prop_lut3_I1_O)        0.043     0.485 r  U1/temp_count[7]_i_1/O
                         net (fo=1, routed)           0.000     0.485    U1/plusOp[7]
    SLICE_X1Y90          FDCE                                         r  U1/temp_count_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[6]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.487ns  (logic 0.240ns (49.280%)  route 0.247ns (50.720%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[6]/C
    SLICE_X1Y90          FDCE (Prop_fdce_C_Q)         0.195     0.195 r  U1/temp_count_reg[6]/Q
                         net (fo=4, routed)           0.247     0.442    U1/Q[6]
    SLICE_X1Y90          LUT2 (Prop_lut2_I1_O)        0.045     0.487 r  U1/temp_count[6]_i_1/O
                         net (fo=1, routed)           0.000     0.487    U1/plusOp[6]
    SLICE_X1Y90          FDCE                                         r  U1/temp_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 U1/temp_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            U1/temp_count_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.532ns  (logic 0.263ns (49.460%)  route 0.269ns (50.540%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDCE                         0.000     0.000 r  U1/temp_count_reg[0]/C
    SLICE_X2Y90          FDCE (Prop_fdce_C_Q)         0.218     0.218 f  U1/temp_count_reg[0]/Q
                         net (fo=9, routed)           0.269     0.487    U1/Q[0]
    SLICE_X2Y90          LUT1 (Prop_lut1_I0_O)        0.045     0.532 r  U1/temp_count[0]_i_1/O
                         net (fo=1, routed)           0.000     0.532    U1/plusOp[0]
    SLICE_X2Y90          FDCE                                         r  U1/temp_count_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U1/temp_count_reg[3]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 0.320ns (18.154%)  route 1.441ns (81.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.199     1.760    U1/AR[0]
    SLICE_X1Y90          FDCE                                         f  U1/temp_count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            U1/temp_count_reg[4]/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.760ns  (logic 0.320ns (18.154%)  route 1.441ns (81.846%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.199     1.760    U1/AR[0]
    SLICE_X1Y90          FDCE                                         f  U1/temp_count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             9 Endpoints
Min Delay             9 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.568ns  (logic 4.489ns (46.922%)  route 5.078ns (53.078%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.901     7.865    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.326     8.191 r  DISP/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           3.148    11.338    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         3.555    14.894 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000    14.894    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.151ns  (logic 4.714ns (51.519%)  route 4.436ns (48.481%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.901     7.865    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.354     8.219 r  DISP/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.505    10.724    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.752    14.476 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000    14.476    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.105ns  (logic 4.710ns (51.728%)  route 4.395ns (48.272%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.507     7.470    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.322     7.792 r  DISP/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.859    10.651    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         3.780    14.431 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000    14.431    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.747ns  (logic 4.495ns (51.384%)  route 4.252ns (48.616%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.507     7.470    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.326     7.796 r  DISP/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.716    10.512    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         3.561    14.073 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000    14.073    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.302ns  (logic 4.707ns (56.701%)  route 3.595ns (43.299%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.894     7.857    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.354     8.211 r  DISP/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.671     9.882    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         3.745    13.628 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.628    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.295ns  (logic 4.468ns (53.860%)  route 3.827ns (46.140%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 r  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.502     7.465    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I3_O)        0.326     7.791 r  DISP/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.296    10.087    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         3.534    13.620 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.620    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.269ns  (logic 4.427ns (53.541%)  route 3.841ns (46.459%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.152     6.963 f  DISP/SEG_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.894     7.857    DISP/SEG_OBUF[6]_inst_i_3_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.326     8.183 r  DISP/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.918    10.101    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         3.493    13.594 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000    13.594    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.428ns  (logic 4.352ns (58.581%)  route 3.077ns (41.419%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  DISP/refresh_counter_reg[18]/Q
                         net (fo=7, routed)           1.006     6.788    DISP/refresh_counter_reg__0[18]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.152     6.940 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.070     9.010    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         3.744    12.754 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.754    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.194ns  (logic 4.116ns (57.205%)  route 3.079ns (42.795%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.723     5.326    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.456     5.782 f  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           1.030     6.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT3 (Prop_lut3_I2_O)        0.124     6.935 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.049     8.985    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         3.536    12.520 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000    12.520    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.225ns  (logic 1.489ns (66.951%)  route 0.735ns (33.049%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.231     1.894    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT3 (Prop_lut3_I0_O)        0.045     1.939 r  DISP/AN_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.504     2.444    AN_OBUF[0]
    J17                  OBUF (Prop_obuf_I_O)         1.303     3.747 r  AN_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.747    AN[0]
    J17                                                               r  AN[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.233ns  (logic 1.425ns (63.817%)  route 0.808ns (36.183%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.145     1.808    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  DISP/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.085    DISP/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.045     2.130 r  DISP/SEG_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.432     2.561    SEG_OBUF[2]
    K16                  OBUF (Prop_obuf_I_O)         1.194     3.756 r  SEG_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.756    SEG[2]
    K16                                                               r  SEG[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            AN[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.422ns (63.631%)  route 0.813ns (36.369%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[19]/Q
                         net (fo=7, routed)           0.317     1.980    DISP/refresh_counter_reg__0[19]
    SLICE_X1Y91          LUT3 (Prop_lut3_I1_O)        0.045     2.025 r  DISP/AN_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.496     2.521    AN_OBUF[1]
    J18                  OBUF (Prop_obuf_I_O)         1.236     3.758 r  AN_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.758    AN[1]
    J18                                                               r  AN[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.249ns  (logic 1.536ns (68.290%)  route 0.713ns (31.710%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.145     1.808    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  DISP/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.232     2.085    DISP/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.045     2.130 r  DISP/SEG_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.337     2.467    SEG_OBUF[6]
    L18                  OBUF (Prop_obuf_I_O)         1.305     3.772 r  SEG_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.772    SEG[6]
    L18                                                               r  SEG[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.410ns  (logic 1.465ns (60.813%)  route 0.944ns (39.187%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.148     1.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.181     2.037    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I2_O)        0.045     2.082 r  DISP/SEG_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.616     2.698    SEG_OBUF[4]
    P15                  OBUF (Prop_obuf_I_O)         1.234     3.932 r  SEG_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.932    SEG[4]
    P15                                                               r  SEG[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.618ns  (logic 1.492ns (57.000%)  route 1.126ns (43.000%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.148     1.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.040    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.045     2.085 r  DISP/SEG_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.794     2.879    SEG_OBUF[5]
    T11                  OBUF (Prop_obuf_I_O)         1.261     4.140 r  SEG_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.140    SEG[5]
    T11                                                               r  SEG[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.620ns  (logic 1.545ns (58.970%)  route 1.075ns (41.030%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.145     1.808    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  DISP/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.241     2.094    DISP/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.046     2.140 r  DISP/SEG_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.689     2.829    SEG_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         1.313     4.142 r  SEG_OBUF[3]_inst/O
                         net (fo=0)                   0.000     4.142    SEG[3]
    K13                                                               r  SEG[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.721ns  (logic 1.570ns (57.715%)  route 1.151ns (42.285%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.148     1.811    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.856 r  DISP/SEG_OBUF[6]_inst_i_4/O
                         net (fo=7, routed)           0.184     2.040    DISP/SEG_OBUF[6]_inst_i_4_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I1_O)        0.042     2.082 r  DISP/SEG_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.819     2.901    SEG_OBUF[0]
    T10                  OBUF (Prop_obuf_I_O)         1.342     4.243 r  SEG_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.243    SEG[0]
    T10                                                               r  SEG[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 DISP/refresh_counter_reg[17]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SEG[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.836ns  (logic 1.487ns (52.433%)  route 1.349ns (47.567%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.603     1.522    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y90          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  DISP/refresh_counter_reg[17]/Q
                         net (fo=7, routed)           0.145     1.808    DISP/refresh_counter_reg[17]
    SLICE_X1Y91          LUT5 (Prop_lut5_I1_O)        0.045     1.853 r  DISP/SEG_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.241     2.094    DISP/SEG_OBUF[6]_inst_i_2_n_0
    SLICE_X0Y91          LUT4 (Prop_lut4_I0_O)        0.045     2.139 r  DISP/SEG_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.964     3.102    SEG_OBUF[1]
    R10                  OBUF (Prop_obuf_I_O)         1.256     4.359 r  SEG_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.359    SEG[1]
    R10                                                               r  SEG[1] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            47 Endpoints
Min Delay            47 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[2]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[2]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[3]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[4]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[4]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[5]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[7]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[7]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[8]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.927ns  (logic 1.631ns (27.516%)  route 4.296ns (72.484%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.281     5.927    DIV/AR[0]
    SLICE_X4Y86          FDCE                                         f  DIV/counter_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.598     5.021    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y86          FDCE                                         r  DIV/counter_reg[8]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[11]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.631ns (28.186%)  route 4.156ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.141     5.787    DIV/AR[0]
    SLICE_X4Y87          FDCE                                         f  DIV/counter_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  DIV/counter_reg[11]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[12]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.631ns (28.186%)  route 4.156ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.141     5.787    DIV/AR[0]
    SLICE_X4Y87          FDCE                                         f  DIV/counter_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  DIV/counter_reg[12]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.631ns (28.186%)  route 4.156ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.141     5.787    DIV/AR[0]
    SLICE_X4Y87          FDCE                                         f  DIV/counter_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  DIV/counter_reg[6]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[9]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        5.787ns  (logic 1.631ns (28.186%)  route 4.156ns (71.814%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        5.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.022ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         1.507     1.507 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           3.015     4.522    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.124     4.646 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          1.141     5.787    DIV/AR[0]
    SLICE_X4Y87          FDCE                                         f  DIV/counter_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          1.599     5.022    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y87          FDCE                                         r  DIV/counter_reg[9]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[16]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.109%)  route 1.445ns (81.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.203     1.765    DISP/AR[0]
    SLICE_X0Y90          FDCE                                         f  DISP/refresh_counter_reg[16]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[16]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[17]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.109%)  route 1.445ns (81.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.203     1.765    DISP/AR[0]
    SLICE_X0Y90          FDCE                                         f  DISP/refresh_counter_reg[17]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[17]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[18]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.109%)  route 1.445ns (81.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.203     1.765    DISP/AR[0]
    SLICE_X0Y90          FDCE                                         f  DISP/refresh_counter_reg[18]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[18]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DISP/refresh_counter_reg[19]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.765ns  (logic 0.320ns (18.109%)  route 1.445ns (81.891%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.203     1.765    DISP/AR[0]
    SLICE_X0Y90          FDCE                                         f  DISP/refresh_counter_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.876     2.041    DISP/CLK100MHZ_IBUF_BUFG
    SLICE_X0Y90          FDCE                                         r  DISP/refresh_counter_reg[19]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[1]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/counter_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[1]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[22]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/counter_reg[22]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[22]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[23]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/counter_reg[23]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[23]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[24]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/counter_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[24]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/counter_reg[25]/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/counter_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/counter_reg[25]/C

Slack:                    inf
  Source:                 RESET
                            (input port)
  Destination:            DIV/temp_clk_reg/CLR
                            (removal check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Removal (Min at Fast Process Corner)
  Data Path Delay:        1.814ns  (logic 0.320ns (17.617%)  route 1.494ns (82.383%))
  Logic Levels:           2  (IBUF=1 LUT1=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C12                                               0.000     0.000 r  RESET (IN)
                         net (fo=0)                   0.000     0.000    RESET
    C12                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  RESET_IBUF_inst/O
                         net (fo=1, routed)           1.242     1.517    DIV/RESET_IBUF
    SLICE_X0Y92          LUT1 (Prop_lut1_I0_O)        0.045     1.562 f  DIV/counter[25]_i_2/O
                         net (fo=55, routed)          0.252     1.814    DIV/AR[0]
    SLICE_X4Y90          FDCE                                         f  DIV/temp_clk_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=47, routed)          0.873     2.038    DIV/CLK100MHZ_IBUF_BUFG
    SLICE_X4Y90          FDCE                                         r  DIV/temp_clk_reg/C





