// Seed: 3322629213
module module_0 (
    input tri0 id_0,
    input tri1 id_1
    , id_6,
    input supply0 id_2,
    output tri id_3,
    input tri1 id_4
);
  wire id_7;
  wire id_8;
  wire id_9, id_10, id_11, id_12;
endmodule
module module_1 (
    output wire id_0,
    output tri id_1,
    output tri1 id_2,
    input uwire id_3,
    output tri0 id_4,
    input tri1 id_5,
    inout tri0 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output tri id_9,
    input supply1 id_10,
    input tri id_11,
    output uwire id_12,
    output uwire id_13
    , id_21,
    output wor id_14,
    input uwire id_15,
    output wor id_16,
    input tri id_17,
    input supply1 id_18
    , id_22,
    output tri0 id_19
);
  wire id_23, id_24;
  wire id_25;
  module_0 modCall_1 (
      id_18,
      id_6,
      id_3,
      id_19,
      id_10
  );
  assign modCall_1.type_1 = 0;
endmodule
