Simulation Parameters:
Trace Prefix: traces/app4
Set Index Bits: 3
Associativity: 4
Block Bits: 4
Block Size (Bytes): 16
Number of Sets: 8
Cache Size (KB per core): 0.5
MESI Protocol: Enabled
Write Policy: Write-back, Write-allocate
Replacement Policy: LRU
Bus: Central snooping bus

Core 0 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 102
Idle Cycles: 0
Cache Misses: 1
Cache Miss Rate: 50%
Cache Evictions: 0
Writebacks: 1
Bus Invalidations: 0
Data Traffic (Bytes): 32

Core 1 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 10
Idle Cycles: 201
Cache Misses: 1
Cache Miss Rate: 50%
Cache Evictions: 0
Writebacks: 1
Bus Invalidations: 1
Data Traffic (Bytes): 32

Core 2 Statistics:
Total Instructions: 2
Total Reads: 1
Total Writes: 1
Total Execution Cycles: 210
Idle Cycles: 311
Cache Misses: 2
Cache Miss Rate: 100%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 32

Core 3 Statistics:
Total Instructions: 1
Total Reads: 1
Total Writes: 0
Total Execution Cycles: 101
Idle Cycles: 421
Cache Misses: 1
Cache Miss Rate: 100%
Cache Evictions: 0
Writebacks: 0
Bus Invalidations: 0
Data Traffic (Bytes): 16

Overall Bus Summary:
Total Bus Transactions: 7
Total Bus Traffic (Bytes): 112
