

================================================================
== Vitis HLS Report for 'relu_ap_fixed_12_10_5_3_0_ap_ufixed_9_7_5_3_0_ReLU_config11_s'
================================================================
* Date:           Mon Mar 10 19:11:46 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        myproject_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  2.514 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        0|        0|      0 ns|      0 ns|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.51>
ST_1 : Operation 2 [1/1] (0.00ns)   --->   "%specpipeline_ln39 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [firmware/nnet_utils/nnet_activation.h:39->firmware/myproject.cpp:60]   --->   Operation 2 'specpipeline' 'specpipeline_ln39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%layer8_out_31_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_31_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 3 'read' 'layer8_out_31_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%layer8_out_28_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_28_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 4 'read' 'layer8_out_28_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%layer8_out_24_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_24_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 5 'read' 'layer8_out_24_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%layer8_out_21_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_21_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 6 'read' 'layer8_out_21_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%layer8_out_18_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_18_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 7 'read' 'layer8_out_18_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%layer8_out_15_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_15_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 8 'read' 'layer8_out_15_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%layer8_out_12_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_12_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 9 'read' 'layer8_out_12_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%layer8_out_8_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_8_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 10 'read' 'layer8_out_8_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%layer8_out_4_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_4_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 11 'read' 'layer8_out_4_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%layer8_out_3_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_3_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 12 'read' 'layer8_out_3_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%layer8_out_2_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_2_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 13 'read' 'layer8_out_2_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%layer8_out_1_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_1_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 14 'read' 'layer8_out_1_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%layer8_out_0_val_read = read i12 @_ssdm_op_Read.ap_auto.i12, i12 %layer8_out_0_val" [firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60]   --->   Operation 15 'read' 'layer8_out_0_val_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (1.54ns)   --->   "%icmp_ln45 = icmp_sgt  i12 %layer8_out_0_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 16 'icmp' 'icmp_ln45' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln46 = trunc i12 %layer8_out_0_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 17 'trunc' 'trunc_ln46' <Predicate = (icmp_ln45)> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.96ns)   --->   "%select_ln45 = select i1 %icmp_ln45, i9 %trunc_ln46, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 18 'select' 'select_ln45' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 19 [1/1] (1.54ns)   --->   "%icmp_ln45_29 = icmp_sgt  i12 %layer8_out_1_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 19 'icmp' 'icmp_ln45_29' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln46_29 = trunc i12 %layer8_out_1_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 20 'trunc' 'trunc_ln46_29' <Predicate = (icmp_ln45_29)> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.96ns)   --->   "%select_ln45_29 = select i1 %icmp_ln45_29, i9 %trunc_ln46_29, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 21 'select' 'select_ln45_29' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (1.54ns)   --->   "%icmp_ln45_30 = icmp_sgt  i12 %layer8_out_2_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 22 'icmp' 'icmp_ln45_30' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln46_30 = trunc i12 %layer8_out_2_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 23 'trunc' 'trunc_ln46_30' <Predicate = (icmp_ln45_30)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.96ns)   --->   "%select_ln45_30 = select i1 %icmp_ln45_30, i9 %trunc_ln46_30, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 24 'select' 'select_ln45_30' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.54ns)   --->   "%icmp_ln45_31 = icmp_sgt  i12 %layer8_out_3_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 25 'icmp' 'icmp_ln45_31' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%trunc_ln46_31 = trunc i12 %layer8_out_3_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 26 'trunc' 'trunc_ln46_31' <Predicate = (icmp_ln45_31)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.96ns)   --->   "%select_ln45_31 = select i1 %icmp_ln45_31, i9 %trunc_ln46_31, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 27 'select' 'select_ln45_31' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (1.54ns)   --->   "%icmp_ln45_32 = icmp_sgt  i12 %layer8_out_4_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 28 'icmp' 'icmp_ln45_32' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%trunc_ln46_32 = trunc i12 %layer8_out_4_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 29 'trunc' 'trunc_ln46_32' <Predicate = (icmp_ln45_32)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.96ns)   --->   "%select_ln45_32 = select i1 %icmp_ln45_32, i9 %trunc_ln46_32, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 30 'select' 'select_ln45_32' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.54ns)   --->   "%icmp_ln45_33 = icmp_sgt  i12 %layer8_out_8_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 31 'icmp' 'icmp_ln45_33' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%trunc_ln46_33 = trunc i12 %layer8_out_8_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 32 'trunc' 'trunc_ln46_33' <Predicate = (icmp_ln45_33)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.96ns)   --->   "%select_ln45_33 = select i1 %icmp_ln45_33, i9 %trunc_ln46_33, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 33 'select' 'select_ln45_33' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (1.54ns)   --->   "%icmp_ln45_34 = icmp_sgt  i12 %layer8_out_12_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 34 'icmp' 'icmp_ln45_34' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%trunc_ln46_34 = trunc i12 %layer8_out_12_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 35 'trunc' 'trunc_ln46_34' <Predicate = (icmp_ln45_34)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.96ns)   --->   "%select_ln45_34 = select i1 %icmp_ln45_34, i9 %trunc_ln46_34, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 36 'select' 'select_ln45_34' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (1.54ns)   --->   "%icmp_ln45_35 = icmp_sgt  i12 %layer8_out_15_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 37 'icmp' 'icmp_ln45_35' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln46_35 = trunc i12 %layer8_out_15_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 38 'trunc' 'trunc_ln46_35' <Predicate = (icmp_ln45_35)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.96ns)   --->   "%select_ln45_35 = select i1 %icmp_ln45_35, i9 %trunc_ln46_35, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 39 'select' 'select_ln45_35' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (1.54ns)   --->   "%icmp_ln45_36 = icmp_sgt  i12 %layer8_out_18_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 40 'icmp' 'icmp_ln45_36' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%trunc_ln46_36 = trunc i12 %layer8_out_18_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 41 'trunc' 'trunc_ln46_36' <Predicate = (icmp_ln45_36)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.96ns)   --->   "%select_ln45_36 = select i1 %icmp_ln45_36, i9 %trunc_ln46_36, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 42 'select' 'select_ln45_36' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 43 [1/1] (1.54ns)   --->   "%icmp_ln45_37 = icmp_sgt  i12 %layer8_out_21_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 43 'icmp' 'icmp_ln45_37' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%trunc_ln46_37 = trunc i12 %layer8_out_21_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 44 'trunc' 'trunc_ln46_37' <Predicate = (icmp_ln45_37)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.96ns)   --->   "%select_ln45_37 = select i1 %icmp_ln45_37, i9 %trunc_ln46_37, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 45 'select' 'select_ln45_37' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 46 [1/1] (1.54ns)   --->   "%icmp_ln45_38 = icmp_sgt  i12 %layer8_out_24_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 46 'icmp' 'icmp_ln45_38' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%trunc_ln46_38 = trunc i12 %layer8_out_24_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 47 'trunc' 'trunc_ln46_38' <Predicate = (icmp_ln45_38)> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.96ns)   --->   "%select_ln45_38 = select i1 %icmp_ln45_38, i9 %trunc_ln46_38, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 48 'select' 'select_ln45_38' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 49 [1/1] (1.54ns)   --->   "%icmp_ln45_39 = icmp_sgt  i12 %layer8_out_28_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 49 'icmp' 'icmp_ln45_39' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%trunc_ln46_39 = trunc i12 %layer8_out_28_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 50 'trunc' 'trunc_ln46_39' <Predicate = (icmp_ln45_39)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.96ns)   --->   "%select_ln45_39 = select i1 %icmp_ln45_39, i9 %trunc_ln46_39, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 51 'select' 'select_ln45_39' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (1.54ns)   --->   "%icmp_ln45_40 = icmp_sgt  i12 %layer8_out_31_val_read, i12 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 52 'icmp' 'icmp_ln45_40' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%trunc_ln46_40 = trunc i12 %layer8_out_31_val_read" [firmware/nnet_utils/nnet_activation.h:46->firmware/myproject.cpp:60]   --->   Operation 53 'trunc' 'trunc_ln46_40' <Predicate = (icmp_ln45_40)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.96ns)   --->   "%select_ln45_40 = select i1 %icmp_ln45_40, i9 %trunc_ln46_40, i9 0" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 54 'select' 'select_ln45_40' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%mrv = insertvalue i117 <undef>, i9 %select_ln45" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 55 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i117 %mrv, i9 %select_ln45_29" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 56 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i117 %mrv_1, i9 %select_ln45_30" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 57 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i117 %mrv_2, i9 %select_ln45_31" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 58 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i117 %mrv_3, i9 %select_ln45_32" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 59 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i117 %mrv_4, i9 %select_ln45_33" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 60 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i117 %mrv_5, i9 %select_ln45_34" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 61 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i117 %mrv_6, i9 %select_ln45_35" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 62 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i117 %mrv_7, i9 %select_ln45_36" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 63 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i117 %mrv_8, i9 %select_ln45_37" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 64 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i117 %mrv_9, i9 %select_ln45_38" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 65 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i117 %mrv_10, i9 %select_ln45_39" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 66 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i117 %mrv_11, i9 %select_ln45_40" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 67 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%ret_ln45 = ret i117 %mrv_12" [firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60]   --->   Operation 68 'ret' 'ret_ln45' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 1.350ns.

 <State 1>: 2.514ns
The critical path consists of the following:
	wire read operation ('layer8_out_0_val_read', firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60) on port 'layer8_out_0_val' (firmware/nnet_utils/nnet_activation.h:42->firmware/myproject.cpp:60) [27]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln45', firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60) [28]  (1.547 ns)
	'select' operation 9 bit ('res', firmware/nnet_utils/nnet_activation.h:45->firmware/myproject.cpp:60) [30]  (0.968 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
