
*** Running vivado
    with args -log au_top_0.vds -m64 -mode batch -messageDb vivado.pb -notrace -source au_top_0.tcl


****** Vivado v2016.2 (64-bit)
  **** SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
  **** IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source au_top_0.tcl -notrace
Command: synth_design -top au_top_0 -part xc7a35tftg256-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 89600 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:05 . Memory (MB): peak = 306.285 ; gain = 99.254
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'au_top_0' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:1]
INFO: [Synth 8-638] synthesizing module 'slowcounter_1' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/slowcounter_1.v:2]
	Parameter PERIOD bound to: 100000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'slowcounter_1' (1#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/slowcounter_1.v:2]
INFO: [Synth 8-638] synthesizing module 'binary2display_2' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:19]
	Parameter CYCLE bound to: 260 - type: integer 
INFO: [Synth 8-638] synthesizing module 'nibble2seg_4' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/nibble2seg_4.v:17]
INFO: [Synth 8-256] done synthesizing module 'nibble2seg_4' (2#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/nibble2seg_4.v:17]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:40]
INFO: [Synth 8-256] done synthesizing module 'binary2display_2' (3#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:19]
INFO: [Synth 8-638] synthesizing module 'memory_3' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:3]
WARNING: [Synth 8-567] referenced signal 'databus' should be on the sensitivity list [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:13]
WARNING: [Synth 8-567] referenced signal 'address' should be on the sensitivity list [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:13]
INFO: [Synth 8-256] done synthesizing module 'memory_3' (4#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:3]
WARNING: [Synth 8-3848] Net io_led in module/entity au_top_0 does not have driver. [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:5]
INFO: [Synth 8-256] done synthesizing module 'au_top_0' (5#1) [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/au_top_0.v:1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 343.586 ; gain = 136.555
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:03 ; elapsed = 00:00:06 . Memory (MB): peak = 343.586 ; gain = 136.555
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
Finished Parsing XDC File [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/constraint/membus.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/au_top_0_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/au_top_0_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Finished Parsing XDC File [C:/Program Files/Alchitry/Alchitry Labs/library/components/au.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 627.484 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tftg256-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "nibble" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "mem_reg[15]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[14]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[13]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[12]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[11]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[10]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[9]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[8]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[7]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[6]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[5]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[4]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[3]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[2]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[1]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "mem_reg[0]" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[15]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[14]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[13]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[12]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[11]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[10]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[9]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[8]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[7]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[6]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[5]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[4]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[3]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[2]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[1]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
WARNING: [Synth 8-327] inferring latch for variable 'mem_reg[0]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/memory_3.v:11]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module au_top_0 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
Module slowcounter_1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
Module nibble2seg_4 
Detailed RTL Component Info : 
+---Muxes : 
	  16 Input      7 Bit        Muxes := 1     
Module binary2display_2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      9 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	                9 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 1     
+---Muxes : 
	   4 Input      9 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 3     
Module memory_3 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input      1 Bit        Muxes := 16    
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'd1/digit_reg[1:0]' into 'd1/digit_reg[1:0]' [C:/Users/ericp/github/UCD_P118_Alchitry/P118-memory-bus-lab/work/vivado/P118-memory-bus-lab/P118-memory-bus-lab.srcs/sources_1/imports/verilog/binary2display_2.v:44]
INFO: [Synth 8-5546] ROM "d1/sel" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/digit" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "d1/nibble" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design au_top_0 has port io_seg[7] driven by constant 1
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[23]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[11]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[10]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[9]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[8]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[7]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[6]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[5]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[2]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[1]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_led[0]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[22]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[21]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[20]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[19]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[18]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[17]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[16]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[15]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[14]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[13]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_dip[12]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[4]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[3]
WARNING: [Synth 8-3331] design au_top_0 has unconnected port io_button[2]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[4]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[5]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[6]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[7]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[8]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[9]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[10]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[11]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[12]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[13]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[14]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[15]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[16]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[17]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[18]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[19]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[20]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[21]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[22]) is unused and will be removed from module au_top_0.
WARNING: [Synth 8-3332] Sequential element (c1/count_reg[23]) is unused and will be removed from module au_top_0.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Finished Parallel Technology Mapping Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:11 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    20|
|3     |LUT1   |    68|
|4     |LUT2   |    24|
|5     |LUT3   |    16|
|6     |LUT4   |    21|
|7     |LUT5   |    22|
|8     |LUT6   |    49|
|9     |FDRE   |    51|
|10    |FDSE   |     4|
|11    |LD     |   128|
|12    |IBUF   |    16|
|13    |OBUF   |    12|
|14    |OBUFT  |    24|
+------+-------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 |   456|
|2     |  c1     |slowcounter_1    |   154|
|3     |  d1     |binary2display_2 |    51|
|4     |    h2s  |nibble2seg_4     |     7|
|5     |  m1     |memory_3         |   198|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 75 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:07 ; elapsed = 00:00:12 . Memory (MB): peak = 627.484 ; gain = 114.195
Synthesis Optimization Complete : Time (s): cpu = 00:00:12 ; elapsed = 00:00:19 . Memory (MB): peak = 627.484 ; gain = 420.453
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 164 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  LD => LDCE: 128 instances

INFO: [Common 17-83] Releasing license: Synthesis
46 Infos, 116 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:17 . Memory (MB): peak = 627.484 ; gain = 402.102
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 627.484 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Feb 06 11:22:59 2024...
