

================================================================
== Vitis HLS Report for 'kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2'
================================================================
* Date:           Wed Apr  5 23:23:00 2023

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        kernel_3mm
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck24-ubva530-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.430 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      505|      505|  2.525 us|  2.525 us|  505|  505|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |            Loop Name            |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_7_1_VITIS_LOOP_8_2  |      503|      503|         9|          5|          1|   100|       yes|
        +---------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 5, depth = 9


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 9
* Pipeline : 1
  Pipeline-0 : II = 5, D = 9, States = { 1 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.16>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 12 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 13 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 14 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %E, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %indvar_flatten"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i4 0, i4 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_11_3"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_1 = load i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 22 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_3 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %i_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 24 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_4 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %i_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 25 'bitconcatenate' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln12 = zext i5 %tmp_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 26 'zext' 'zext_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.77ns)   --->   "%add_ln12_10 = add i7 %tmp_3, i7 %zext_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 27 'add' 'add_ln12_10' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 28 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.81ns)   --->   "%icmp_ln7 = icmp_eq  i7 %indvar_flatten_load, i7 100" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 29 'icmp' 'icmp_ln7' <Predicate = true> <Delay = 0.81> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.81> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.77ns)   --->   "%add_ln7_9 = add i7 %indvar_flatten_load, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 30 'add' 'add_ln7_9' <Predicate = true> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%br_ln7 = br i1 %icmp_ln7, void %for.inc24, void %VITIS_LOOP_20_6.preheader.exitStub" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 31 'br' 'br_ln7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%j_load = load i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 32 'load' 'j_load' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.79ns)   --->   "%add_ln7 = add i4 %i_1, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 33 'add' 'add_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.72ns)   --->   "%icmp_ln8 = icmp_eq  i4 %j_load, i4 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 34 'icmp' 'icmp_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.72> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.72> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.39ns)   --->   "%select_ln7 = select i1 %icmp_ln8, i4 0, i4 %j_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 35 'select' 'select_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_5 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %add_ln7, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 36 'bitconcatenate' 'tmp_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_6 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %add_ln7, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 37 'bitconcatenate' 'tmp_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%zext_ln12_1 = zext i5 %tmp_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 38 'zext' 'zext_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.77ns)   --->   "%add_ln12_11 = add i7 %tmp_5, i7 %zext_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 39 'add' 'add_ln12_11' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 40 [1/1] (0.36ns)   --->   "%select_ln7_2 = select i1 %icmp_ln8, i7 %add_ln12_11, i7 %add_ln12_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 40 'select' 'select_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%zext_ln12_2 = zext i7 %select_ln7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 41 'zext' 'zext_ln12_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%A_addr = getelementptr i32 %A, i64 0, i64 %zext_ln12_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 42 'getelementptr' 'A_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 43 [2/2] (1.23ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 43 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%or_ln7 = or i7 %select_ln7_2, i7 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 44 'or' 'or_ln7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%zext_ln12_3 = zext i7 %or_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 45 'zext' 'zext_ln12_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%A_addr_1 = getelementptr i32 %A, i64 0, i64 %zext_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 46 'getelementptr' 'A_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 47 [2/2] (1.23ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 47 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%zext_ln12_12 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 48 'zext' 'zext_ln12_12' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.77ns)   --->   "%add_ln12_16 = add i7 %zext_ln12_12, i7 50" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 49 'add' 'add_ln12_16' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln12_19 = zext i7 %add_ln12_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 50 'zext' 'zext_ln12_19' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%B_addr_5 = getelementptr i32 %B, i64 0, i64 %zext_ln12_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 51 'getelementptr' 'B_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.77ns)   --->   "%add_ln12_17 = add i7 %zext_ln12_12, i7 60" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 52 'add' 'add_ln12_17' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%zext_ln12_20 = zext i7 %add_ln12_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 53 'zext' 'zext_ln12_20' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%B_addr_6 = getelementptr i32 %B, i64 0, i64 %zext_ln12_20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 54 'getelementptr' 'B_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_1 : Operation 55 [2/2] (1.23ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 55 'load' 'B_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 56 [2/2] (1.23ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 56 'load' 'B_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_1 : Operation 57 [1/1] (0.42ns)   --->   "%store_ln8 = store i7 %add_ln7_9, i7 %indvar_flatten" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 57 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.02>
ST_2 : Operation 58 [1/2] (1.23ns)   --->   "%A_load = load i7 %A_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 58 'load' 'A_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 59 [1/2] (1.23ns)   --->   "%A_load_1 = load i7 %A_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 59 'load' 'A_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 60 [1/1] (0.77ns)   --->   "%add_ln7_4 = add i7 %select_ln7_2, i7 5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 60 'add' 'add_ln7_4' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 61 [1/1] (0.00ns)   --->   "%zext_ln12_7 = zext i7 %add_ln7_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 61 'zext' 'zext_ln12_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 62 [1/1] (0.00ns)   --->   "%A_addr_5 = getelementptr i32 %A, i64 0, i64 %zext_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 62 'getelementptr' 'A_addr_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 63 [2/2] (1.23ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 63 'load' 'A_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 64 [1/1] (0.77ns)   --->   "%add_ln7_5 = add i7 %select_ln7_2, i7 6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 64 'add' 'add_ln7_5' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%zext_ln12_8 = zext i7 %add_ln7_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 65 'zext' 'zext_ln12_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%A_addr_6 = getelementptr i32 %A, i64 0, i64 %zext_ln12_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 66 'getelementptr' 'A_addr_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 67 [2/2] (1.23ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 67 'load' 'A_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 68 [1/1] (0.00ns)   --->   "%j_cast = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 68 'zext' 'j_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%zext_ln12_14 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 69 'zext' 'zext_ln12_14' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%B_addr = getelementptr i32 %B, i64 0, i64 %j_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 70 'getelementptr' 'B_addr' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.78ns)   --->   "%add_ln12_12 = add i5 %zext_ln12_14, i5 10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 71 'add' 'add_ln12_12' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%zext_ln12_15 = zext i5 %add_ln12_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 72 'zext' 'zext_ln12_15' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%B_addr_1 = getelementptr i32 %B, i64 0, i64 %zext_ln12_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 73 'getelementptr' 'B_addr_1' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_2 : Operation 74 [2/2] (1.23ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 74 'load' 'B_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 75 [2/2] (1.23ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 75 'load' 'B_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 76 [1/2] (1.23ns)   --->   "%B_load_5 = load i7 %B_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 76 'load' 'B_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_2 : Operation 77 [1/2] (1.23ns)   --->   "%B_load_6 = load i7 %B_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 77 'load' 'B_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 3 <SV = 2> <Delay = 2.01>
ST_3 : Operation 78 [1/1] (0.77ns)   --->   "%add_ln7_1 = add i7 %select_ln7_2, i7 2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 78 'add' 'add_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (0.00ns)   --->   "%zext_ln12_4 = zext i7 %add_ln7_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 79 'zext' 'zext_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "%A_addr_2 = getelementptr i32 %A, i64 0, i64 %zext_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 80 'getelementptr' 'A_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 81 [2/2] (1.23ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 81 'load' 'A_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 82 [1/1] (0.77ns)   --->   "%add_ln7_2 = add i7 %select_ln7_2, i7 3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 82 'add' 'add_ln7_2' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%zext_ln12_5 = zext i7 %add_ln7_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 83 'zext' 'zext_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%A_addr_3 = getelementptr i32 %A, i64 0, i64 %zext_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 84 'getelementptr' 'A_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 85 [2/2] (1.23ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 85 'load' 'A_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 86 [1/2] (1.23ns)   --->   "%A_load_5 = load i7 %A_addr_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 86 'load' 'A_load_5' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 87 [1/2] (1.23ns)   --->   "%A_load_6 = load i7 %A_addr_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 87 'load' 'A_load_6' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%zext_ln12_13 = zext i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 88 'zext' 'zext_ln12_13' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (0.78ns)   --->   "%add_ln12_13 = add i6 %zext_ln12_13, i6 20" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 89 'add' 'add_ln12_13' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%zext_ln12_16 = zext i6 %add_ln12_13" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 90 'zext' 'zext_ln12_16' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%B_addr_2 = getelementptr i32 %B, i64 0, i64 %zext_ln12_16" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 91 'getelementptr' 'B_addr_2' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (0.78ns)   --->   "%add_ln12_14 = add i6 %zext_ln12_13, i6 30" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 92 'add' 'add_ln12_14' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln12_17 = zext i6 %add_ln12_14" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 93 'zext' 'zext_ln12_17' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%B_addr_3 = getelementptr i32 %B, i64 0, i64 %zext_ln12_17" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 94 'getelementptr' 'B_addr_3' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_3 : Operation 95 [1/2] (1.23ns)   --->   "%B_load = load i7 %B_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 95 'load' 'B_load' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 96 [1/2] (1.23ns)   --->   "%B_load_1 = load i7 %B_addr_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 96 'load' 'B_load_1' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 97 [2/2] (1.23ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 97 'load' 'B_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_3 : Operation 98 [2/2] (1.23ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 98 'load' 'B_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 4 <SV = 3> <Delay = 3.42>
ST_4 : Operation 99 [1/2] (1.23ns)   --->   "%A_load_2 = load i7 %A_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 99 'load' 'A_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 100 [1/2] (1.23ns)   --->   "%A_load_3 = load i7 %A_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 100 'load' 'A_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 101 [1/1] (0.77ns)   --->   "%add_ln7_3 = add i7 %select_ln7_2, i7 4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 101 'add' 'add_ln7_3' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%zext_ln12_6 = zext i7 %add_ln7_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 102 'zext' 'zext_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns)   --->   "%A_addr_4 = getelementptr i32 %A, i64 0, i64 %zext_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 103 'getelementptr' 'A_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 104 [2/2] (1.23ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 104 'load' 'A_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 105 [1/1] (0.77ns)   --->   "%add_ln7_6 = add i7 %select_ln7_2, i7 7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 105 'add' 'add_ln7_6' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%zext_ln12_9 = zext i7 %add_ln7_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 106 'zext' 'zext_ln12_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (0.00ns)   --->   "%A_addr_7 = getelementptr i32 %A, i64 0, i64 %zext_ln12_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 107 'getelementptr' 'A_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 108 [2/2] (1.23ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 108 'load' 'A_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 109 [1/1] (0.78ns)   --->   "%add_ln12_15 = add i6 %zext_ln12_13, i6 40" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 109 'add' 'add_ln12_15' <Predicate = (!icmp_ln7)> <Delay = 0.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln12_18 = zext i6 %add_ln12_15" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 110 'zext' 'zext_ln12_18' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (0.00ns)   --->   "%B_addr_4 = getelementptr i32 %B, i64 0, i64 %zext_ln12_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 111 'getelementptr' 'B_addr_4' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 112 [1/1] (0.77ns)   --->   "%add_ln12_18 = add i7 %zext_ln12_12, i7 70" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 112 'add' 'add_ln12_18' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln12_21 = zext i7 %add_ln12_18" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 113 'zext' 'zext_ln12_21' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 114 [1/1] (0.00ns)   --->   "%B_addr_7 = getelementptr i32 %B, i64 0, i64 %zext_ln12_21" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 114 'getelementptr' 'B_addr_7' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_4 : Operation 115 [1/2] (1.23ns)   --->   "%B_load_2 = load i7 %B_addr_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 115 'load' 'B_load_2' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 116 [1/2] (1.23ns)   --->   "%B_load_3 = load i7 %B_addr_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 116 'load' 'B_load_3' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 117 [2/2] (1.23ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 117 'load' 'B_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 118 [1/1] (3.42ns)   --->   "%mul_ln12_5 = mul i32 %B_load_5, i32 %A_load_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 118 'mul' 'mul_ln12_5' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 119 [1/1] (3.42ns)   --->   "%mul_ln12_6 = mul i32 %B_load_6, i32 %A_load_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 119 'mul' 'mul_ln12_6' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 120 [2/2] (1.23ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 120 'load' 'B_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_4 : Operation 182 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 182 'ret' 'ret_ln0' <Predicate = (icmp_ln7)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 3.42>
ST_5 : Operation 121 [1/1] (0.39ns)   --->   "%select_ln7_1 = select i1 %icmp_ln8, i4 %add_ln7, i4 %i_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 121 'select' 'select_ln7_1' <Predicate = (!icmp_ln7)> <Delay = 0.39> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.39> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 122 [1/2] (1.23ns)   --->   "%A_load_4 = load i7 %A_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 122 'load' 'A_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 123 [1/2] (1.23ns)   --->   "%A_load_7 = load i7 %A_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 123 'load' 'A_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 124 [1/1] (0.77ns)   --->   "%add_ln7_7 = add i7 %select_ln7_2, i7 8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 124 'add' 'add_ln7_7' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 125 [1/1] (0.00ns)   --->   "%zext_ln12_10 = zext i7 %add_ln7_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 125 'zext' 'zext_ln12_10' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 126 [1/1] (0.00ns)   --->   "%A_addr_8 = getelementptr i32 %A, i64 0, i64 %zext_ln12_10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 126 'getelementptr' 'A_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 127 [2/2] (1.23ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 127 'load' 'A_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 128 [1/1] (0.77ns)   --->   "%add_ln7_8 = add i7 %select_ln7_2, i7 9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 128 'add' 'add_ln7_8' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln12_11 = zext i7 %add_ln7_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 129 'zext' 'zext_ln12_11' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 130 [1/1] (0.00ns)   --->   "%A_addr_9 = getelementptr i32 %A, i64 0, i64 %zext_ln12_11" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 130 'getelementptr' 'A_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 131 [2/2] (1.23ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 131 'load' 'A_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 132 [1/1] (0.00ns)   --->   "%tmp_9_cast = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i3.i4, i3 5, i4 %select_ln7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 132 'bitconcatenate' 'tmp_9_cast' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 133 [1/1] (0.00ns)   --->   "%zext_ln12_22 = zext i7 %tmp_9_cast" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 133 'zext' 'zext_ln12_22' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 134 [1/1] (0.00ns)   --->   "%B_addr_8 = getelementptr i32 %B, i64 0, i64 %zext_ln12_22" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 134 'getelementptr' 'B_addr_8' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 135 [1/1] (0.77ns)   --->   "%add_ln12_19 = add i7 %zext_ln12_12, i7 90" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 135 'add' 'add_ln12_19' <Predicate = (!icmp_ln7)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln12_23 = zext i7 %add_ln12_19" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 136 'zext' 'zext_ln12_23' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 137 [1/1] (0.00ns)   --->   "%B_addr_9 = getelementptr i32 %B, i64 0, i64 %zext_ln12_23" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 137 'getelementptr' 'B_addr_9' <Predicate = (!icmp_ln7)> <Delay = 0.00>
ST_5 : Operation 138 [1/1] (3.42ns)   --->   "%mul_ln12 = mul i32 %B_load, i32 %A_load" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 138 'mul' 'mul_ln12' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 139 [1/1] (3.42ns)   --->   "%mul_ln12_1 = mul i32 %B_load_1, i32 %A_load_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 139 'mul' 'mul_ln12_1' <Predicate = (!icmp_ln7)> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 140 [1/2] (1.23ns)   --->   "%B_load_4 = load i7 %B_addr_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 140 'load' 'B_load_4' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 141 [1/2] (1.23ns)   --->   "%B_load_7 = load i7 %B_addr_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 141 'load' 'B_load_7' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 142 [2/2] (1.23ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 142 'load' 'B_load_8' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 143 [2/2] (1.23ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 143 'load' 'B_load_9' <Predicate = (!icmp_ln7)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_5 : Operation 144 [1/1] (1.01ns)   --->   "%add_ln12_4 = add i32 %mul_ln12_5, i32 %mul_ln12_6" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 144 'add' 'add_ln12_4' <Predicate = (!icmp_ln7)> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 145 [1/1] (0.79ns)   --->   "%add_ln8 = add i4 %select_ln7, i4 1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 145 'add' 'add_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.79> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.79> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 146 [1/1] (0.42ns)   --->   "%store_ln8 = store i4 %select_ln7_1, i4 %i" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 146 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>
ST_5 : Operation 147 [1/1] (0.42ns)   --->   "%store_ln8 = store i4 %add_ln8, i4 %j" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 147 'store' 'store_ln8' <Predicate = (!icmp_ln7)> <Delay = 0.42>

State 6 <SV = 5> <Delay = 3.42>
ST_6 : Operation 148 [1/1] (0.00ns)   --->   "%tmp_7 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i4.i3, i4 %select_ln7_1, i3 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 148 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 149 [1/1] (0.00ns)   --->   "%tmp_8 = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %select_ln7_1, i1 0" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 149 'bitconcatenate' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i5 %tmp_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 150 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 151 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln10 = add i7 %tmp_7, i7 %zext_ln10" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 151 'add' 'add_ln10' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 152 [1/2] (1.23ns)   --->   "%A_load_8 = load i7 %A_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 152 'load' 'A_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 153 [1/2] (1.23ns)   --->   "%A_load_9 = load i7 %A_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:7]   --->   Operation 153 'load' 'A_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 154 [1/1] (0.90ns) (root node of TernaryAdder)   --->   "%add_ln10_1 = add i7 %add_ln10, i7 %zext_ln12_12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 154 'add' 'add_ln10_1' <Predicate = true> <Delay = 0.90> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 155 [1/1] (0.00ns)   --->   "%zext_ln10_1 = zext i7 %add_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 155 'zext' 'zext_ln10_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 156 [1/1] (0.00ns)   --->   "%E_addr = getelementptr i32 %E, i64 0, i64 %zext_ln10_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 156 'getelementptr' 'E_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 157 [2/2] (1.23ns)   --->   "%tmp = load i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 157 'load' 'tmp' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 158 [1/1] (3.42ns)   --->   "%mul_ln12_2 = mul i32 %B_load_2, i32 %A_load_2" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 158 'mul' 'mul_ln12_2' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 159 [1/1] (3.42ns)   --->   "%mul_ln12_3 = mul i32 %B_load_3, i32 %A_load_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 159 'mul' 'mul_ln12_3' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 160 [1/2] (1.23ns)   --->   "%B_load_8 = load i7 %B_addr_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 160 'load' 'B_load_8' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_6 : Operation 161 [1/2] (1.23ns)   --->   "%B_load_9 = load i7 %B_addr_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 161 'load' 'B_load_9' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>

State 7 <SV = 6> <Delay = 3.42>
ST_7 : Operation 162 [1/2] (1.23ns)   --->   "%tmp = load i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:10]   --->   Operation 162 'load' 'tmp' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_7 : Operation 163 [1/1] (3.42ns)   --->   "%mul_ln12_4 = mul i32 %B_load_4, i32 %A_load_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 163 'mul' 'mul_ln12_4' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 164 [1/1] (3.42ns)   --->   "%mul_ln12_7 = mul i32 %B_load_7, i32 %A_load_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 164 'mul' 'mul_ln12_7' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 165 [1/1] (1.01ns)   --->   "%add_ln12 = add i32 %tmp, i32 %mul_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 165 'add' 'add_ln12' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 166 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_1 = add i32 %mul_ln12_2, i32 %mul_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 166 'add' 'add_ln12_1' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 167 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln12_2 = add i32 %add_ln12_1, i32 %mul_ln12_1" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 167 'add' 'add_ln12_2' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 3.42>
ST_8 : Operation 168 [1/1] (3.42ns)   --->   "%mul_ln12_8 = mul i32 %B_load_8, i32 %A_load_8" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 168 'mul' 'mul_ln12_8' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 169 [1/1] (3.42ns)   --->   "%mul_ln12_9 = mul i32 %B_load_9, i32 %A_load_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 169 'mul' 'mul_ln12_9' <Predicate = true> <Delay = 3.42> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 3.42> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.43>
ST_9 : Operation 170 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"   --->   Operation 170 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 171 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 100, i64 100, i64 100"   --->   Operation 171 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 172 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 172 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 173 [1/1] (0.00ns)   --->   "%specloopname_ln5 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:5]   --->   Operation 173 'specloopname' 'specloopname_ln5' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 174 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_3 = add i32 %add_ln12_2, i32 %add_ln12" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 174 'add' 'add_ln12_3' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 175 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_5 = add i32 %add_ln12_4, i32 %mul_ln12_4" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 175 'add' 'add_ln12_5' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 176 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln12_6 = add i32 %mul_ln12_8, i32 %mul_ln12_9" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 176 'add' 'add_ln12_6' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 177 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln12_7 = add i32 %add_ln12_6, i32 %mul_ln12_7" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 177 'add' 'add_ln12_7' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 178 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln12_8 = add i32 %add_ln12_7, i32 %add_ln12_5" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 178 'add' 'add_ln12_8' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 179 [1/1] (0.73ns) (root node of TernaryAdder)   --->   "%add_ln12_9 = add i32 %add_ln12_8, i32 %add_ln12_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:12]   --->   Operation 179 'add' 'add_ln12_9' <Predicate = true> <Delay = 0.73> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.36> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 180 [1/1] (1.23ns)   --->   "%store_ln13 = store i32 %add_ln12_9, i7 %E_addr" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:13]   --->   Operation 180 'store' 'store_ln13' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 100> <RAM>
ST_9 : Operation 181 [1/1] (0.00ns)   --->   "%br_ln8 = br void %VITIS_LOOP_11_3" [../../../../Documents/LAP_hls_benchmarks/Vitis/3mm/kernel_3mm.cpp:8]   --->   Operation 181 'br' 'br_ln8' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ B]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
Port [ E]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                   (alloca           ) [ 0111110000]
i                   (alloca           ) [ 0111110000]
indvar_flatten      (alloca           ) [ 0100000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
specinterface_ln0   (specinterface    ) [ 0000000000]
store_ln0           (store            ) [ 0000000000]
store_ln0           (store            ) [ 0000000000]
store_ln0           (store            ) [ 0000000000]
br_ln0              (br               ) [ 0000000000]
i_1                 (load             ) [ 0011110000]
indvar_flatten_load (load             ) [ 0000000000]
tmp_3               (bitconcatenate   ) [ 0000000000]
tmp_4               (bitconcatenate   ) [ 0000000000]
zext_ln12           (zext             ) [ 0000000000]
add_ln12_10         (add              ) [ 0000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000]
icmp_ln7            (icmp             ) [ 0111110000]
add_ln7_9           (add              ) [ 0000000000]
br_ln7              (br               ) [ 0000000000]
j_load              (load             ) [ 0000000000]
add_ln7             (add              ) [ 0011110000]
icmp_ln8            (icmp             ) [ 0011110000]
select_ln7          (select           ) [ 0011110000]
tmp_5               (bitconcatenate   ) [ 0000000000]
tmp_6               (bitconcatenate   ) [ 0000000000]
zext_ln12_1         (zext             ) [ 0000000000]
add_ln12_11         (add              ) [ 0000000000]
select_ln7_2        (select           ) [ 0011110000]
zext_ln12_2         (zext             ) [ 0000000000]
A_addr              (getelementptr    ) [ 0010000000]
or_ln7              (or               ) [ 0000000000]
zext_ln12_3         (zext             ) [ 0000000000]
A_addr_1            (getelementptr    ) [ 0010000000]
zext_ln12_12        (zext             ) [ 0111111000]
add_ln12_16         (add              ) [ 0000000000]
zext_ln12_19        (zext             ) [ 0000000000]
B_addr_5            (getelementptr    ) [ 0010000000]
add_ln12_17         (add              ) [ 0000000000]
zext_ln12_20        (zext             ) [ 0000000000]
B_addr_6            (getelementptr    ) [ 0010000000]
store_ln8           (store            ) [ 0000000000]
A_load              (load             ) [ 0001110000]
A_load_1            (load             ) [ 0001110000]
add_ln7_4           (add              ) [ 0000000000]
zext_ln12_7         (zext             ) [ 0000000000]
A_addr_5            (getelementptr    ) [ 0001000000]
add_ln7_5           (add              ) [ 0000000000]
zext_ln12_8         (zext             ) [ 0000000000]
A_addr_6            (getelementptr    ) [ 0001000000]
j_cast              (zext             ) [ 0000000000]
zext_ln12_14        (zext             ) [ 0000000000]
B_addr              (getelementptr    ) [ 0001000000]
add_ln12_12         (add              ) [ 0000000000]
zext_ln12_15        (zext             ) [ 0000000000]
B_addr_1            (getelementptr    ) [ 0001000000]
B_load_5            (load             ) [ 0001100000]
B_load_6            (load             ) [ 0001100000]
add_ln7_1           (add              ) [ 0000000000]
zext_ln12_4         (zext             ) [ 0000000000]
A_addr_2            (getelementptr    ) [ 0000100000]
add_ln7_2           (add              ) [ 0000000000]
zext_ln12_5         (zext             ) [ 0000000000]
A_addr_3            (getelementptr    ) [ 0000100000]
A_load_5            (load             ) [ 0000100000]
A_load_6            (load             ) [ 0000100000]
zext_ln12_13        (zext             ) [ 0000100000]
add_ln12_13         (add              ) [ 0000000000]
zext_ln12_16        (zext             ) [ 0000000000]
B_addr_2            (getelementptr    ) [ 0000100000]
add_ln12_14         (add              ) [ 0000000000]
zext_ln12_17        (zext             ) [ 0000000000]
B_addr_3            (getelementptr    ) [ 0000100000]
B_load              (load             ) [ 0000110000]
B_load_1            (load             ) [ 0000110000]
A_load_2            (load             ) [ 0100011000]
A_load_3            (load             ) [ 0100011000]
add_ln7_3           (add              ) [ 0000000000]
zext_ln12_6         (zext             ) [ 0000000000]
A_addr_4            (getelementptr    ) [ 0000010000]
add_ln7_6           (add              ) [ 0000000000]
zext_ln12_9         (zext             ) [ 0000000000]
A_addr_7            (getelementptr    ) [ 0000010000]
add_ln12_15         (add              ) [ 0000000000]
zext_ln12_18        (zext             ) [ 0000000000]
B_addr_4            (getelementptr    ) [ 0000010000]
add_ln12_18         (add              ) [ 0000000000]
zext_ln12_21        (zext             ) [ 0000000000]
B_addr_7            (getelementptr    ) [ 0000010000]
B_load_2            (load             ) [ 0100011000]
B_load_3            (load             ) [ 0100011000]
mul_ln12_5          (mul              ) [ 0000010000]
mul_ln12_6          (mul              ) [ 0000010000]
select_ln7_1        (select           ) [ 0100001000]
A_load_4            (load             ) [ 0110001100]
A_load_7            (load             ) [ 0110001100]
add_ln7_7           (add              ) [ 0000000000]
zext_ln12_10        (zext             ) [ 0000000000]
A_addr_8            (getelementptr    ) [ 0100001000]
add_ln7_8           (add              ) [ 0000000000]
zext_ln12_11        (zext             ) [ 0000000000]
A_addr_9            (getelementptr    ) [ 0100001000]
tmp_9_cast          (bitconcatenate   ) [ 0000000000]
zext_ln12_22        (zext             ) [ 0000000000]
B_addr_8            (getelementptr    ) [ 0100001000]
add_ln12_19         (add              ) [ 0000000000]
zext_ln12_23        (zext             ) [ 0000000000]
B_addr_9            (getelementptr    ) [ 0100001000]
mul_ln12            (mul              ) [ 0110001100]
mul_ln12_1          (mul              ) [ 0110001100]
B_load_4            (load             ) [ 0110001100]
B_load_7            (load             ) [ 0110001100]
add_ln12_4          (add              ) [ 0111101111]
add_ln8             (add              ) [ 0000000000]
store_ln8           (store            ) [ 0000000000]
store_ln8           (store            ) [ 0000000000]
tmp_7               (bitconcatenate   ) [ 0000000000]
tmp_8               (bitconcatenate   ) [ 0000000000]
zext_ln10           (zext             ) [ 0000000000]
add_ln10            (add              ) [ 0000000000]
A_load_8            (load             ) [ 0011000110]
A_load_9            (load             ) [ 0011000110]
add_ln10_1          (add              ) [ 0000000000]
zext_ln10_1         (zext             ) [ 0000000000]
E_addr              (getelementptr    ) [ 0011100111]
mul_ln12_2          (mul              ) [ 0010000100]
mul_ln12_3          (mul              ) [ 0010000100]
B_load_8            (load             ) [ 0011000110]
B_load_9            (load             ) [ 0011000110]
tmp                 (load             ) [ 0000000000]
mul_ln12_4          (mul              ) [ 0001100011]
mul_ln12_7          (mul              ) [ 0001100011]
add_ln12            (add              ) [ 0001100011]
add_ln12_1          (add              ) [ 0000000000]
add_ln12_2          (add              ) [ 0001100011]
mul_ln12_8          (mul              ) [ 0000100001]
mul_ln12_9          (mul              ) [ 0000100001]
specloopname_ln0    (specloopname     ) [ 0000000000]
empty               (speclooptripcount) [ 0000000000]
specpipeline_ln0    (specpipeline     ) [ 0000000000]
specloopname_ln5    (specloopname     ) [ 0000000000]
add_ln12_3          (add              ) [ 0000000000]
add_ln12_5          (add              ) [ 0000000000]
add_ln12_6          (add              ) [ 0000000000]
add_ln12_7          (add              ) [ 0000000000]
add_ln12_8          (add              ) [ 0000000000]
add_ln12_9          (add              ) [ 0000000000]
store_ln13          (store            ) [ 0000000000]
br_ln8              (br               ) [ 0000000000]
ret_ln0             (ret              ) [ 0000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="B">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="E">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="E"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i4.i3"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i3.i4"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_7_1_VITIS_LOOP_8_2_str"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="90" class="1004" name="j_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="i_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="indvar_flatten_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="A_addr_gep_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="32" slack="0"/>
<pin id="104" dir="0" index="1" bw="1" slack="0"/>
<pin id="105" dir="0" index="2" bw="7" slack="0"/>
<pin id="106" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="grp_access_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="7" slack="0"/>
<pin id="111" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="112" dir="0" index="2" bw="0" slack="0"/>
<pin id="114" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="115" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="116" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="113" dir="1" index="3" bw="32" slack="1"/>
<pin id="117" dir="1" index="7" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="A_load/1 A_load_1/1 A_load_5/2 A_load_6/2 A_load_2/3 A_load_3/3 A_load_4/4 A_load_7/4 A_load_8/5 A_load_9/5 "/>
</bind>
</comp>

<comp id="119" class="1004" name="A_addr_1_gep_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="32" slack="0"/>
<pin id="121" dir="0" index="1" bw="1" slack="0"/>
<pin id="122" dir="0" index="2" bw="7" slack="0"/>
<pin id="123" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_1/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="B_addr_5_gep_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="0" index="1" bw="1" slack="0"/>
<pin id="130" dir="0" index="2" bw="7" slack="0"/>
<pin id="131" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_5/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="B_addr_6_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="32" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="7" slack="0"/>
<pin id="138" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_6/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="grp_access_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="7" slack="0"/>
<pin id="143" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="144" dir="0" index="2" bw="0" slack="0"/>
<pin id="146" dir="0" index="4" bw="7" slack="2147483647"/>
<pin id="147" dir="0" index="5" bw="32" slack="2147483647"/>
<pin id="148" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="145" dir="1" index="3" bw="32" slack="2"/>
<pin id="149" dir="1" index="7" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="B_load_5/1 B_load_6/1 B_load/2 B_load_1/2 B_load_2/3 B_load_3/3 B_load_4/4 B_load_7/4 B_load_8/5 B_load_9/5 "/>
</bind>
</comp>

<comp id="152" class="1004" name="A_addr_5_gep_fu_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="32" slack="0"/>
<pin id="154" dir="0" index="1" bw="1" slack="0"/>
<pin id="155" dir="0" index="2" bw="7" slack="0"/>
<pin id="156" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_5/2 "/>
</bind>
</comp>

<comp id="160" class="1004" name="A_addr_6_gep_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="32" slack="0"/>
<pin id="162" dir="0" index="1" bw="1" slack="0"/>
<pin id="163" dir="0" index="2" bw="7" slack="0"/>
<pin id="164" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_6/2 "/>
</bind>
</comp>

<comp id="168" class="1004" name="B_addr_gep_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="32" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="0" index="2" bw="4" slack="0"/>
<pin id="172" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr/2 "/>
</bind>
</comp>

<comp id="175" class="1004" name="B_addr_1_gep_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="32" slack="0"/>
<pin id="177" dir="0" index="1" bw="1" slack="0"/>
<pin id="178" dir="0" index="2" bw="5" slack="0"/>
<pin id="179" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_1/2 "/>
</bind>
</comp>

<comp id="184" class="1004" name="A_addr_2_gep_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="0"/>
<pin id="186" dir="0" index="1" bw="1" slack="0"/>
<pin id="187" dir="0" index="2" bw="7" slack="0"/>
<pin id="188" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_2/3 "/>
</bind>
</comp>

<comp id="192" class="1004" name="A_addr_3_gep_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="32" slack="0"/>
<pin id="194" dir="0" index="1" bw="1" slack="0"/>
<pin id="195" dir="0" index="2" bw="7" slack="0"/>
<pin id="196" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_3/3 "/>
</bind>
</comp>

<comp id="200" class="1004" name="B_addr_2_gep_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="1" slack="0"/>
<pin id="203" dir="0" index="2" bw="6" slack="0"/>
<pin id="204" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_2/3 "/>
</bind>
</comp>

<comp id="207" class="1004" name="B_addr_3_gep_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="32" slack="0"/>
<pin id="209" dir="0" index="1" bw="1" slack="0"/>
<pin id="210" dir="0" index="2" bw="6" slack="0"/>
<pin id="211" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_3/3 "/>
</bind>
</comp>

<comp id="216" class="1004" name="A_addr_4_gep_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="32" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="0" index="2" bw="7" slack="0"/>
<pin id="220" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_4/4 "/>
</bind>
</comp>

<comp id="224" class="1004" name="A_addr_7_gep_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="0" index="1" bw="1" slack="0"/>
<pin id="227" dir="0" index="2" bw="7" slack="0"/>
<pin id="228" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_7/4 "/>
</bind>
</comp>

<comp id="232" class="1004" name="B_addr_4_gep_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="32" slack="0"/>
<pin id="234" dir="0" index="1" bw="1" slack="0"/>
<pin id="235" dir="0" index="2" bw="6" slack="0"/>
<pin id="236" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_4/4 "/>
</bind>
</comp>

<comp id="239" class="1004" name="B_addr_7_gep_fu_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="32" slack="0"/>
<pin id="241" dir="0" index="1" bw="1" slack="0"/>
<pin id="242" dir="0" index="2" bw="7" slack="0"/>
<pin id="243" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_7/4 "/>
</bind>
</comp>

<comp id="248" class="1004" name="A_addr_8_gep_fu_248">
<pin_list>
<pin id="249" dir="0" index="0" bw="32" slack="0"/>
<pin id="250" dir="0" index="1" bw="1" slack="0"/>
<pin id="251" dir="0" index="2" bw="7" slack="0"/>
<pin id="252" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_8/5 "/>
</bind>
</comp>

<comp id="256" class="1004" name="A_addr_9_gep_fu_256">
<pin_list>
<pin id="257" dir="0" index="0" bw="32" slack="0"/>
<pin id="258" dir="0" index="1" bw="1" slack="0"/>
<pin id="259" dir="0" index="2" bw="7" slack="0"/>
<pin id="260" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="A_addr_9/5 "/>
</bind>
</comp>

<comp id="264" class="1004" name="B_addr_8_gep_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="32" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="0" index="2" bw="7" slack="0"/>
<pin id="268" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_8/5 "/>
</bind>
</comp>

<comp id="271" class="1004" name="B_addr_9_gep_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="32" slack="0"/>
<pin id="273" dir="0" index="1" bw="1" slack="0"/>
<pin id="274" dir="0" index="2" bw="7" slack="0"/>
<pin id="275" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="B_addr_9/5 "/>
</bind>
</comp>

<comp id="280" class="1004" name="E_addr_gep_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="32" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="7" slack="0"/>
<pin id="284" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="E_addr/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="grp_access_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="7" slack="0"/>
<pin id="289" dir="0" index="1" bw="32" slack="0"/>
<pin id="290" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="291" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="tmp/6 store_ln13/9 "/>
</bind>
</comp>

<comp id="293" class="1005" name="reg_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="32" slack="2"/>
<pin id="295" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load A_load_4 "/>
</bind>
</comp>

<comp id="297" class="1005" name="reg_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="32" slack="2"/>
<pin id="299" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="A_load_1 A_load_7 "/>
</bind>
</comp>

<comp id="301" class="1005" name="reg_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="32" slack="2"/>
<pin id="303" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load_5 B_load_2 "/>
</bind>
</comp>

<comp id="305" class="1005" name="reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="32" slack="2"/>
<pin id="307" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load_6 B_load_3 "/>
</bind>
</comp>

<comp id="309" class="1005" name="reg_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="32" slack="1"/>
<pin id="311" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_5 A_load_2 A_load_8 "/>
</bind>
</comp>

<comp id="313" class="1005" name="reg_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="32" slack="1"/>
<pin id="315" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="A_load_6 A_load_3 A_load_9 "/>
</bind>
</comp>

<comp id="317" class="1005" name="reg_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load B_load_4 "/>
</bind>
</comp>

<comp id="321" class="1005" name="reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="32" slack="2"/>
<pin id="323" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load_1 B_load_7 "/>
</bind>
</comp>

<comp id="325" class="1004" name="grp_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="32" slack="2"/>
<pin id="327" dir="0" index="1" bw="32" slack="1"/>
<pin id="328" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_5/4 mul_ln12_2/6 "/>
</bind>
</comp>

<comp id="331" class="1004" name="grp_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="32" slack="2"/>
<pin id="333" dir="0" index="1" bw="32" slack="1"/>
<pin id="334" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_6/4 mul_ln12_3/6 "/>
</bind>
</comp>

<comp id="337" class="1004" name="grp_fu_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="32" slack="2"/>
<pin id="339" dir="0" index="1" bw="32" slack="2"/>
<pin id="340" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12/5 mul_ln12_4/7 "/>
</bind>
</comp>

<comp id="343" class="1004" name="grp_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="32" slack="2"/>
<pin id="345" dir="0" index="1" bw="32" slack="2"/>
<pin id="346" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_1/5 mul_ln12_7/7 "/>
</bind>
</comp>

<comp id="349" class="1005" name="reg_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="32" slack="1"/>
<pin id="351" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_5 mul_ln12_2 "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="32" slack="1"/>
<pin id="355" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_6 mul_ln12_3 "/>
</bind>
</comp>

<comp id="357" class="1005" name="reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="32" slack="2"/>
<pin id="359" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12 mul_ln12_4 "/>
</bind>
</comp>

<comp id="361" class="1005" name="reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="32" slack="2"/>
<pin id="363" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="mul_ln12_1 mul_ln12_7 "/>
</bind>
</comp>

<comp id="365" class="1004" name="store_ln0_store_fu_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="1" slack="0"/>
<pin id="367" dir="0" index="1" bw="7" slack="0"/>
<pin id="368" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="370" class="1004" name="store_ln0_store_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="1" slack="0"/>
<pin id="372" dir="0" index="1" bw="4" slack="0"/>
<pin id="373" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="375" class="1004" name="store_ln0_store_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="4" slack="0"/>
<pin id="378" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="380" class="1004" name="i_1_load_fu_380">
<pin_list>
<pin id="381" dir="0" index="0" bw="4" slack="0"/>
<pin id="382" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="383" class="1004" name="indvar_flatten_load_load_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="7" slack="0"/>
<pin id="385" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp_3_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="7" slack="0"/>
<pin id="388" dir="0" index="1" bw="4" slack="0"/>
<pin id="389" dir="0" index="2" bw="1" slack="0"/>
<pin id="390" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="394" class="1004" name="tmp_4_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="5" slack="0"/>
<pin id="396" dir="0" index="1" bw="4" slack="0"/>
<pin id="397" dir="0" index="2" bw="1" slack="0"/>
<pin id="398" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_4/1 "/>
</bind>
</comp>

<comp id="402" class="1004" name="zext_ln12_fu_402">
<pin_list>
<pin id="403" dir="0" index="0" bw="5" slack="0"/>
<pin id="404" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12/1 "/>
</bind>
</comp>

<comp id="406" class="1004" name="add_ln12_10_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="7" slack="0"/>
<pin id="408" dir="0" index="1" bw="5" slack="0"/>
<pin id="409" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_10/1 "/>
</bind>
</comp>

<comp id="412" class="1004" name="icmp_ln7_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="0"/>
<pin id="414" dir="0" index="1" bw="6" slack="0"/>
<pin id="415" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln7/1 "/>
</bind>
</comp>

<comp id="418" class="1004" name="add_ln7_9_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="7" slack="0"/>
<pin id="420" dir="0" index="1" bw="1" slack="0"/>
<pin id="421" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_9/1 "/>
</bind>
</comp>

<comp id="424" class="1004" name="j_load_load_fu_424">
<pin_list>
<pin id="425" dir="0" index="0" bw="4" slack="0"/>
<pin id="426" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="427" class="1004" name="add_ln7_fu_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="4" slack="0"/>
<pin id="429" dir="0" index="1" bw="1" slack="0"/>
<pin id="430" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7/1 "/>
</bind>
</comp>

<comp id="433" class="1004" name="icmp_ln8_fu_433">
<pin_list>
<pin id="434" dir="0" index="0" bw="4" slack="0"/>
<pin id="435" dir="0" index="1" bw="4" slack="0"/>
<pin id="436" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln8/1 "/>
</bind>
</comp>

<comp id="439" class="1004" name="select_ln7_fu_439">
<pin_list>
<pin id="440" dir="0" index="0" bw="1" slack="0"/>
<pin id="441" dir="0" index="1" bw="1" slack="0"/>
<pin id="442" dir="0" index="2" bw="4" slack="0"/>
<pin id="443" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7/1 "/>
</bind>
</comp>

<comp id="447" class="1004" name="tmp_5_fu_447">
<pin_list>
<pin id="448" dir="0" index="0" bw="7" slack="0"/>
<pin id="449" dir="0" index="1" bw="4" slack="0"/>
<pin id="450" dir="0" index="2" bw="1" slack="0"/>
<pin id="451" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_5/1 "/>
</bind>
</comp>

<comp id="455" class="1004" name="tmp_6_fu_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="5" slack="0"/>
<pin id="457" dir="0" index="1" bw="4" slack="0"/>
<pin id="458" dir="0" index="2" bw="1" slack="0"/>
<pin id="459" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_6/1 "/>
</bind>
</comp>

<comp id="463" class="1004" name="zext_ln12_1_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="5" slack="0"/>
<pin id="465" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_1/1 "/>
</bind>
</comp>

<comp id="467" class="1004" name="add_ln12_11_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="7" slack="0"/>
<pin id="469" dir="0" index="1" bw="5" slack="0"/>
<pin id="470" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_11/1 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln7_2_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="7" slack="0"/>
<pin id="476" dir="0" index="2" bw="7" slack="0"/>
<pin id="477" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_2/1 "/>
</bind>
</comp>

<comp id="481" class="1004" name="zext_ln12_2_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="7" slack="0"/>
<pin id="483" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_2/1 "/>
</bind>
</comp>

<comp id="486" class="1004" name="or_ln7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="7" slack="0"/>
<pin id="488" dir="0" index="1" bw="1" slack="0"/>
<pin id="489" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln7/1 "/>
</bind>
</comp>

<comp id="492" class="1004" name="zext_ln12_3_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="0"/>
<pin id="494" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_3/1 "/>
</bind>
</comp>

<comp id="497" class="1004" name="zext_ln12_12_fu_497">
<pin_list>
<pin id="498" dir="0" index="0" bw="4" slack="0"/>
<pin id="499" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_12/1 "/>
</bind>
</comp>

<comp id="501" class="1004" name="add_ln12_16_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="4" slack="0"/>
<pin id="503" dir="0" index="1" bw="7" slack="0"/>
<pin id="504" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_16/1 "/>
</bind>
</comp>

<comp id="507" class="1004" name="zext_ln12_19_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="7" slack="0"/>
<pin id="509" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_19/1 "/>
</bind>
</comp>

<comp id="512" class="1004" name="add_ln12_17_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="4" slack="0"/>
<pin id="514" dir="0" index="1" bw="7" slack="0"/>
<pin id="515" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_17/1 "/>
</bind>
</comp>

<comp id="518" class="1004" name="zext_ln12_20_fu_518">
<pin_list>
<pin id="519" dir="0" index="0" bw="7" slack="0"/>
<pin id="520" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_20/1 "/>
</bind>
</comp>

<comp id="523" class="1004" name="store_ln8_store_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="7" slack="0"/>
<pin id="525" dir="0" index="1" bw="7" slack="0"/>
<pin id="526" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/1 "/>
</bind>
</comp>

<comp id="528" class="1004" name="add_ln7_4_fu_528">
<pin_list>
<pin id="529" dir="0" index="0" bw="7" slack="1"/>
<pin id="530" dir="0" index="1" bw="4" slack="0"/>
<pin id="531" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_4/2 "/>
</bind>
</comp>

<comp id="533" class="1004" name="zext_ln12_7_fu_533">
<pin_list>
<pin id="534" dir="0" index="0" bw="7" slack="0"/>
<pin id="535" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_7/2 "/>
</bind>
</comp>

<comp id="538" class="1004" name="add_ln7_5_fu_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="7" slack="1"/>
<pin id="540" dir="0" index="1" bw="4" slack="0"/>
<pin id="541" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_5/2 "/>
</bind>
</comp>

<comp id="543" class="1004" name="zext_ln12_8_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="7" slack="0"/>
<pin id="545" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_8/2 "/>
</bind>
</comp>

<comp id="548" class="1004" name="j_cast_fu_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="4" slack="1"/>
<pin id="550" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="j_cast/2 "/>
</bind>
</comp>

<comp id="552" class="1004" name="zext_ln12_14_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="4" slack="1"/>
<pin id="554" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_14/2 "/>
</bind>
</comp>

<comp id="555" class="1004" name="add_ln12_12_fu_555">
<pin_list>
<pin id="556" dir="0" index="0" bw="4" slack="0"/>
<pin id="557" dir="0" index="1" bw="5" slack="0"/>
<pin id="558" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_12/2 "/>
</bind>
</comp>

<comp id="561" class="1004" name="zext_ln12_15_fu_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="5" slack="0"/>
<pin id="563" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_15/2 "/>
</bind>
</comp>

<comp id="566" class="1004" name="add_ln7_1_fu_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="7" slack="2"/>
<pin id="568" dir="0" index="1" bw="3" slack="0"/>
<pin id="569" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_1/3 "/>
</bind>
</comp>

<comp id="571" class="1004" name="zext_ln12_4_fu_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="7" slack="0"/>
<pin id="573" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_4/3 "/>
</bind>
</comp>

<comp id="576" class="1004" name="add_ln7_2_fu_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="7" slack="2"/>
<pin id="578" dir="0" index="1" bw="3" slack="0"/>
<pin id="579" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_2/3 "/>
</bind>
</comp>

<comp id="581" class="1004" name="zext_ln12_5_fu_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="7" slack="0"/>
<pin id="583" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_5/3 "/>
</bind>
</comp>

<comp id="586" class="1004" name="zext_ln12_13_fu_586">
<pin_list>
<pin id="587" dir="0" index="0" bw="4" slack="2"/>
<pin id="588" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_13/3 "/>
</bind>
</comp>

<comp id="589" class="1004" name="add_ln12_13_fu_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="4" slack="0"/>
<pin id="591" dir="0" index="1" bw="6" slack="0"/>
<pin id="592" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_13/3 "/>
</bind>
</comp>

<comp id="595" class="1004" name="zext_ln12_16_fu_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="6" slack="0"/>
<pin id="597" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_16/3 "/>
</bind>
</comp>

<comp id="600" class="1004" name="add_ln12_14_fu_600">
<pin_list>
<pin id="601" dir="0" index="0" bw="4" slack="0"/>
<pin id="602" dir="0" index="1" bw="6" slack="0"/>
<pin id="603" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_14/3 "/>
</bind>
</comp>

<comp id="606" class="1004" name="zext_ln12_17_fu_606">
<pin_list>
<pin id="607" dir="0" index="0" bw="6" slack="0"/>
<pin id="608" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_17/3 "/>
</bind>
</comp>

<comp id="611" class="1004" name="add_ln7_3_fu_611">
<pin_list>
<pin id="612" dir="0" index="0" bw="7" slack="3"/>
<pin id="613" dir="0" index="1" bw="4" slack="0"/>
<pin id="614" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_3/4 "/>
</bind>
</comp>

<comp id="616" class="1004" name="zext_ln12_6_fu_616">
<pin_list>
<pin id="617" dir="0" index="0" bw="7" slack="0"/>
<pin id="618" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_6/4 "/>
</bind>
</comp>

<comp id="621" class="1004" name="add_ln7_6_fu_621">
<pin_list>
<pin id="622" dir="0" index="0" bw="7" slack="3"/>
<pin id="623" dir="0" index="1" bw="4" slack="0"/>
<pin id="624" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_6/4 "/>
</bind>
</comp>

<comp id="626" class="1004" name="zext_ln12_9_fu_626">
<pin_list>
<pin id="627" dir="0" index="0" bw="7" slack="0"/>
<pin id="628" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_9/4 "/>
</bind>
</comp>

<comp id="631" class="1004" name="add_ln12_15_fu_631">
<pin_list>
<pin id="632" dir="0" index="0" bw="4" slack="1"/>
<pin id="633" dir="0" index="1" bw="6" slack="0"/>
<pin id="634" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_15/4 "/>
</bind>
</comp>

<comp id="636" class="1004" name="zext_ln12_18_fu_636">
<pin_list>
<pin id="637" dir="0" index="0" bw="6" slack="0"/>
<pin id="638" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_18/4 "/>
</bind>
</comp>

<comp id="641" class="1004" name="add_ln12_18_fu_641">
<pin_list>
<pin id="642" dir="0" index="0" bw="4" slack="3"/>
<pin id="643" dir="0" index="1" bw="7" slack="0"/>
<pin id="644" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_18/4 "/>
</bind>
</comp>

<comp id="646" class="1004" name="zext_ln12_21_fu_646">
<pin_list>
<pin id="647" dir="0" index="0" bw="7" slack="0"/>
<pin id="648" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_21/4 "/>
</bind>
</comp>

<comp id="651" class="1004" name="select_ln7_1_fu_651">
<pin_list>
<pin id="652" dir="0" index="0" bw="1" slack="4"/>
<pin id="653" dir="0" index="1" bw="4" slack="4"/>
<pin id="654" dir="0" index="2" bw="4" slack="4"/>
<pin id="655" dir="1" index="3" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln7_1/5 "/>
</bind>
</comp>

<comp id="656" class="1004" name="add_ln7_7_fu_656">
<pin_list>
<pin id="657" dir="0" index="0" bw="7" slack="4"/>
<pin id="658" dir="0" index="1" bw="5" slack="0"/>
<pin id="659" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_7/5 "/>
</bind>
</comp>

<comp id="661" class="1004" name="zext_ln12_10_fu_661">
<pin_list>
<pin id="662" dir="0" index="0" bw="7" slack="0"/>
<pin id="663" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_10/5 "/>
</bind>
</comp>

<comp id="666" class="1004" name="add_ln7_8_fu_666">
<pin_list>
<pin id="667" dir="0" index="0" bw="7" slack="4"/>
<pin id="668" dir="0" index="1" bw="5" slack="0"/>
<pin id="669" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln7_8/5 "/>
</bind>
</comp>

<comp id="671" class="1004" name="zext_ln12_11_fu_671">
<pin_list>
<pin id="672" dir="0" index="0" bw="7" slack="0"/>
<pin id="673" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_11/5 "/>
</bind>
</comp>

<comp id="676" class="1004" name="tmp_9_cast_fu_676">
<pin_list>
<pin id="677" dir="0" index="0" bw="7" slack="0"/>
<pin id="678" dir="0" index="1" bw="3" slack="0"/>
<pin id="679" dir="0" index="2" bw="4" slack="4"/>
<pin id="680" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_9_cast/5 "/>
</bind>
</comp>

<comp id="683" class="1004" name="zext_ln12_22_fu_683">
<pin_list>
<pin id="684" dir="0" index="0" bw="7" slack="0"/>
<pin id="685" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_22/5 "/>
</bind>
</comp>

<comp id="688" class="1004" name="add_ln12_19_fu_688">
<pin_list>
<pin id="689" dir="0" index="0" bw="4" slack="4"/>
<pin id="690" dir="0" index="1" bw="7" slack="0"/>
<pin id="691" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_19/5 "/>
</bind>
</comp>

<comp id="693" class="1004" name="zext_ln12_23_fu_693">
<pin_list>
<pin id="694" dir="0" index="0" bw="7" slack="0"/>
<pin id="695" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln12_23/5 "/>
</bind>
</comp>

<comp id="698" class="1004" name="add_ln12_4_fu_698">
<pin_list>
<pin id="699" dir="0" index="0" bw="32" slack="1"/>
<pin id="700" dir="0" index="1" bw="32" slack="1"/>
<pin id="701" dir="1" index="2" bw="32" slack="4"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_4/5 "/>
</bind>
</comp>

<comp id="704" class="1004" name="add_ln8_fu_704">
<pin_list>
<pin id="705" dir="0" index="0" bw="4" slack="4"/>
<pin id="706" dir="0" index="1" bw="1" slack="0"/>
<pin id="707" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln8/5 "/>
</bind>
</comp>

<comp id="709" class="1004" name="store_ln8_store_fu_709">
<pin_list>
<pin id="710" dir="0" index="0" bw="4" slack="0"/>
<pin id="711" dir="0" index="1" bw="4" slack="4"/>
<pin id="712" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="714" class="1004" name="store_ln8_store_fu_714">
<pin_list>
<pin id="715" dir="0" index="0" bw="4" slack="0"/>
<pin id="716" dir="0" index="1" bw="4" slack="4"/>
<pin id="717" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln8/5 "/>
</bind>
</comp>

<comp id="719" class="1004" name="tmp_7_fu_719">
<pin_list>
<pin id="720" dir="0" index="0" bw="7" slack="0"/>
<pin id="721" dir="0" index="1" bw="4" slack="1"/>
<pin id="722" dir="0" index="2" bw="1" slack="0"/>
<pin id="723" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_7/6 "/>
</bind>
</comp>

<comp id="726" class="1004" name="tmp_8_fu_726">
<pin_list>
<pin id="727" dir="0" index="0" bw="5" slack="0"/>
<pin id="728" dir="0" index="1" bw="4" slack="1"/>
<pin id="729" dir="0" index="2" bw="1" slack="0"/>
<pin id="730" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_8/6 "/>
</bind>
</comp>

<comp id="733" class="1004" name="zext_ln10_fu_733">
<pin_list>
<pin id="734" dir="0" index="0" bw="5" slack="0"/>
<pin id="735" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10/6 "/>
</bind>
</comp>

<comp id="737" class="1004" name="add_ln10_fu_737">
<pin_list>
<pin id="738" dir="0" index="0" bw="7" slack="0"/>
<pin id="739" dir="0" index="1" bw="5" slack="0"/>
<pin id="740" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10/6 "/>
</bind>
</comp>

<comp id="743" class="1004" name="add_ln10_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="7" slack="0"/>
<pin id="745" dir="0" index="1" bw="4" slack="5"/>
<pin id="746" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln10_1/6 "/>
</bind>
</comp>

<comp id="748" class="1004" name="zext_ln10_1_fu_748">
<pin_list>
<pin id="749" dir="0" index="0" bw="7" slack="0"/>
<pin id="750" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln10_1/6 "/>
</bind>
</comp>

<comp id="753" class="1004" name="add_ln12_fu_753">
<pin_list>
<pin id="754" dir="0" index="0" bw="32" slack="0"/>
<pin id="755" dir="0" index="1" bw="32" slack="2"/>
<pin id="756" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12/7 "/>
</bind>
</comp>

<comp id="759" class="1004" name="add_ln12_1_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="32" slack="1"/>
<pin id="761" dir="0" index="1" bw="32" slack="1"/>
<pin id="762" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_1/7 "/>
</bind>
</comp>

<comp id="765" class="1004" name="add_ln12_2_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="32" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="2"/>
<pin id="768" dir="1" index="2" bw="32" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_2/7 "/>
</bind>
</comp>

<comp id="771" class="1004" name="mul_ln12_8_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="32" slack="2"/>
<pin id="773" dir="0" index="1" bw="32" slack="2"/>
<pin id="774" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_8/8 "/>
</bind>
</comp>

<comp id="776" class="1004" name="mul_ln12_9_fu_776">
<pin_list>
<pin id="777" dir="0" index="0" bw="32" slack="2"/>
<pin id="778" dir="0" index="1" bw="32" slack="2"/>
<pin id="779" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln12_9/8 "/>
</bind>
</comp>

<comp id="781" class="1004" name="add_ln12_3_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="32" slack="2"/>
<pin id="783" dir="0" index="1" bw="32" slack="2"/>
<pin id="784" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_3/9 "/>
</bind>
</comp>

<comp id="785" class="1004" name="add_ln12_5_fu_785">
<pin_list>
<pin id="786" dir="0" index="0" bw="32" slack="4"/>
<pin id="787" dir="0" index="1" bw="32" slack="2"/>
<pin id="788" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_5/9 "/>
</bind>
</comp>

<comp id="790" class="1004" name="add_ln12_6_fu_790">
<pin_list>
<pin id="791" dir="0" index="0" bw="32" slack="1"/>
<pin id="792" dir="0" index="1" bw="32" slack="1"/>
<pin id="793" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_6/9 "/>
</bind>
</comp>

<comp id="794" class="1004" name="add_ln12_7_fu_794">
<pin_list>
<pin id="795" dir="0" index="0" bw="32" slack="0"/>
<pin id="796" dir="0" index="1" bw="32" slack="2"/>
<pin id="797" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_7/9 "/>
</bind>
</comp>

<comp id="800" class="1004" name="add_ln12_8_fu_800">
<pin_list>
<pin id="801" dir="0" index="0" bw="32" slack="0"/>
<pin id="802" dir="0" index="1" bw="32" slack="0"/>
<pin id="803" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_8/9 "/>
</bind>
</comp>

<comp id="806" class="1004" name="add_ln12_9_fu_806">
<pin_list>
<pin id="807" dir="0" index="0" bw="32" slack="0"/>
<pin id="808" dir="0" index="1" bw="32" slack="0"/>
<pin id="809" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln12_9/9 "/>
</bind>
</comp>

<comp id="813" class="1005" name="j_reg_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="4" slack="0"/>
<pin id="815" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="820" class="1005" name="i_reg_820">
<pin_list>
<pin id="821" dir="0" index="0" bw="4" slack="0"/>
<pin id="822" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="827" class="1005" name="indvar_flatten_reg_827">
<pin_list>
<pin id="828" dir="0" index="0" bw="7" slack="0"/>
<pin id="829" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="834" class="1005" name="i_1_reg_834">
<pin_list>
<pin id="835" dir="0" index="0" bw="4" slack="4"/>
<pin id="836" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="839" class="1005" name="icmp_ln7_reg_839">
<pin_list>
<pin id="840" dir="0" index="0" bw="1" slack="1"/>
<pin id="841" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln7 "/>
</bind>
</comp>

<comp id="843" class="1005" name="add_ln7_reg_843">
<pin_list>
<pin id="844" dir="0" index="0" bw="4" slack="4"/>
<pin id="845" dir="1" index="1" bw="4" slack="4"/>
</pin_list>
<bind>
<opset="add_ln7 "/>
</bind>
</comp>

<comp id="848" class="1005" name="icmp_ln8_reg_848">
<pin_list>
<pin id="849" dir="0" index="0" bw="1" slack="4"/>
<pin id="850" dir="1" index="1" bw="1" slack="4"/>
</pin_list>
<bind>
<opset="icmp_ln8 "/>
</bind>
</comp>

<comp id="853" class="1005" name="select_ln7_reg_853">
<pin_list>
<pin id="854" dir="0" index="0" bw="4" slack="1"/>
<pin id="855" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7 "/>
</bind>
</comp>

<comp id="862" class="1005" name="select_ln7_2_reg_862">
<pin_list>
<pin id="863" dir="0" index="0" bw="7" slack="1"/>
<pin id="864" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7_2 "/>
</bind>
</comp>

<comp id="874" class="1005" name="A_addr_reg_874">
<pin_list>
<pin id="875" dir="0" index="0" bw="7" slack="1"/>
<pin id="876" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr "/>
</bind>
</comp>

<comp id="879" class="1005" name="A_addr_1_reg_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="1"/>
<pin id="881" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_1 "/>
</bind>
</comp>

<comp id="884" class="1005" name="zext_ln12_12_reg_884">
<pin_list>
<pin id="885" dir="0" index="0" bw="7" slack="3"/>
<pin id="886" dir="1" index="1" bw="7" slack="3"/>
</pin_list>
<bind>
<opset="zext_ln12_12 "/>
</bind>
</comp>

<comp id="891" class="1005" name="B_addr_5_reg_891">
<pin_list>
<pin id="892" dir="0" index="0" bw="7" slack="1"/>
<pin id="893" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_5 "/>
</bind>
</comp>

<comp id="896" class="1005" name="B_addr_6_reg_896">
<pin_list>
<pin id="897" dir="0" index="0" bw="7" slack="1"/>
<pin id="898" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_6 "/>
</bind>
</comp>

<comp id="901" class="1005" name="A_addr_5_reg_901">
<pin_list>
<pin id="902" dir="0" index="0" bw="7" slack="1"/>
<pin id="903" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_5 "/>
</bind>
</comp>

<comp id="906" class="1005" name="A_addr_6_reg_906">
<pin_list>
<pin id="907" dir="0" index="0" bw="7" slack="1"/>
<pin id="908" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_6 "/>
</bind>
</comp>

<comp id="911" class="1005" name="B_addr_reg_911">
<pin_list>
<pin id="912" dir="0" index="0" bw="7" slack="1"/>
<pin id="913" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr "/>
</bind>
</comp>

<comp id="916" class="1005" name="B_addr_1_reg_916">
<pin_list>
<pin id="917" dir="0" index="0" bw="7" slack="1"/>
<pin id="918" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_1 "/>
</bind>
</comp>

<comp id="921" class="1005" name="A_addr_2_reg_921">
<pin_list>
<pin id="922" dir="0" index="0" bw="7" slack="1"/>
<pin id="923" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_2 "/>
</bind>
</comp>

<comp id="926" class="1005" name="A_addr_3_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="7" slack="1"/>
<pin id="928" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_3 "/>
</bind>
</comp>

<comp id="931" class="1005" name="zext_ln12_13_reg_931">
<pin_list>
<pin id="932" dir="0" index="0" bw="6" slack="1"/>
<pin id="933" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln12_13 "/>
</bind>
</comp>

<comp id="936" class="1005" name="B_addr_2_reg_936">
<pin_list>
<pin id="937" dir="0" index="0" bw="7" slack="1"/>
<pin id="938" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_2 "/>
</bind>
</comp>

<comp id="941" class="1005" name="B_addr_3_reg_941">
<pin_list>
<pin id="942" dir="0" index="0" bw="7" slack="1"/>
<pin id="943" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_3 "/>
</bind>
</comp>

<comp id="946" class="1005" name="A_addr_4_reg_946">
<pin_list>
<pin id="947" dir="0" index="0" bw="7" slack="1"/>
<pin id="948" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_4 "/>
</bind>
</comp>

<comp id="951" class="1005" name="A_addr_7_reg_951">
<pin_list>
<pin id="952" dir="0" index="0" bw="7" slack="1"/>
<pin id="953" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_7 "/>
</bind>
</comp>

<comp id="956" class="1005" name="B_addr_4_reg_956">
<pin_list>
<pin id="957" dir="0" index="0" bw="7" slack="1"/>
<pin id="958" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_4 "/>
</bind>
</comp>

<comp id="961" class="1005" name="B_addr_7_reg_961">
<pin_list>
<pin id="962" dir="0" index="0" bw="7" slack="1"/>
<pin id="963" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_7 "/>
</bind>
</comp>

<comp id="966" class="1005" name="select_ln7_1_reg_966">
<pin_list>
<pin id="967" dir="0" index="0" bw="4" slack="1"/>
<pin id="968" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="select_ln7_1 "/>
</bind>
</comp>

<comp id="972" class="1005" name="A_addr_8_reg_972">
<pin_list>
<pin id="973" dir="0" index="0" bw="7" slack="1"/>
<pin id="974" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_8 "/>
</bind>
</comp>

<comp id="977" class="1005" name="A_addr_9_reg_977">
<pin_list>
<pin id="978" dir="0" index="0" bw="7" slack="1"/>
<pin id="979" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="A_addr_9 "/>
</bind>
</comp>

<comp id="982" class="1005" name="B_addr_8_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="7" slack="1"/>
<pin id="984" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_8 "/>
</bind>
</comp>

<comp id="987" class="1005" name="B_addr_9_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="7" slack="1"/>
<pin id="989" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="B_addr_9 "/>
</bind>
</comp>

<comp id="992" class="1005" name="add_ln12_4_reg_992">
<pin_list>
<pin id="993" dir="0" index="0" bw="32" slack="4"/>
<pin id="994" dir="1" index="1" bw="32" slack="4"/>
</pin_list>
<bind>
<opset="add_ln12_4 "/>
</bind>
</comp>

<comp id="997" class="1005" name="E_addr_reg_997">
<pin_list>
<pin id="998" dir="0" index="0" bw="7" slack="1"/>
<pin id="999" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="E_addr "/>
</bind>
</comp>

<comp id="1002" class="1005" name="B_load_8_reg_1002">
<pin_list>
<pin id="1003" dir="0" index="0" bw="32" slack="2"/>
<pin id="1004" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load_8 "/>
</bind>
</comp>

<comp id="1007" class="1005" name="B_load_9_reg_1007">
<pin_list>
<pin id="1008" dir="0" index="0" bw="32" slack="2"/>
<pin id="1009" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="B_load_9 "/>
</bind>
</comp>

<comp id="1012" class="1005" name="add_ln12_reg_1012">
<pin_list>
<pin id="1013" dir="0" index="0" bw="32" slack="2"/>
<pin id="1014" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln12 "/>
</bind>
</comp>

<comp id="1017" class="1005" name="add_ln12_2_reg_1017">
<pin_list>
<pin id="1018" dir="0" index="0" bw="32" slack="2"/>
<pin id="1019" dir="1" index="1" bw="32" slack="2"/>
</pin_list>
<bind>
<opset="add_ln12_2 "/>
</bind>
</comp>

<comp id="1022" class="1005" name="mul_ln12_8_reg_1022">
<pin_list>
<pin id="1023" dir="0" index="0" bw="32" slack="1"/>
<pin id="1024" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_8 "/>
</bind>
</comp>

<comp id="1027" class="1005" name="mul_ln12_9_reg_1027">
<pin_list>
<pin id="1028" dir="0" index="0" bw="32" slack="1"/>
<pin id="1029" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="mul_ln12_9 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="93"><net_src comp="6" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="6" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="42" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="118"><net_src comp="102" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="124"><net_src comp="0" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="42" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="126"><net_src comp="119" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="132"><net_src comp="2" pin="0"/><net_sink comp="127" pin=0"/></net>

<net id="133"><net_src comp="42" pin="0"/><net_sink comp="127" pin=1"/></net>

<net id="139"><net_src comp="2" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="42" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="150"><net_src comp="127" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="151"><net_src comp="134" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="157"><net_src comp="0" pin="0"/><net_sink comp="152" pin=0"/></net>

<net id="158"><net_src comp="42" pin="0"/><net_sink comp="152" pin=1"/></net>

<net id="159"><net_src comp="152" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="165"><net_src comp="0" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="166"><net_src comp="42" pin="0"/><net_sink comp="160" pin=1"/></net>

<net id="167"><net_src comp="160" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="173"><net_src comp="2" pin="0"/><net_sink comp="168" pin=0"/></net>

<net id="174"><net_src comp="42" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="180"><net_src comp="2" pin="0"/><net_sink comp="175" pin=0"/></net>

<net id="181"><net_src comp="42" pin="0"/><net_sink comp="175" pin=1"/></net>

<net id="182"><net_src comp="168" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="183"><net_src comp="175" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="189"><net_src comp="0" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="191"><net_src comp="184" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="197"><net_src comp="0" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="198"><net_src comp="42" pin="0"/><net_sink comp="192" pin=1"/></net>

<net id="199"><net_src comp="192" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="205"><net_src comp="2" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="206"><net_src comp="42" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="212"><net_src comp="2" pin="0"/><net_sink comp="207" pin=0"/></net>

<net id="213"><net_src comp="42" pin="0"/><net_sink comp="207" pin=1"/></net>

<net id="214"><net_src comp="200" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="215"><net_src comp="207" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="221"><net_src comp="0" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="222"><net_src comp="42" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="223"><net_src comp="216" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="229"><net_src comp="0" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="230"><net_src comp="42" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="231"><net_src comp="224" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="237"><net_src comp="2" pin="0"/><net_sink comp="232" pin=0"/></net>

<net id="238"><net_src comp="42" pin="0"/><net_sink comp="232" pin=1"/></net>

<net id="244"><net_src comp="2" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="245"><net_src comp="42" pin="0"/><net_sink comp="239" pin=1"/></net>

<net id="246"><net_src comp="232" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="247"><net_src comp="239" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="253"><net_src comp="0" pin="0"/><net_sink comp="248" pin=0"/></net>

<net id="254"><net_src comp="42" pin="0"/><net_sink comp="248" pin=1"/></net>

<net id="255"><net_src comp="248" pin="3"/><net_sink comp="109" pin=2"/></net>

<net id="261"><net_src comp="0" pin="0"/><net_sink comp="256" pin=0"/></net>

<net id="262"><net_src comp="42" pin="0"/><net_sink comp="256" pin=1"/></net>

<net id="263"><net_src comp="256" pin="3"/><net_sink comp="109" pin=0"/></net>

<net id="269"><net_src comp="2" pin="0"/><net_sink comp="264" pin=0"/></net>

<net id="270"><net_src comp="42" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="276"><net_src comp="2" pin="0"/><net_sink comp="271" pin=0"/></net>

<net id="277"><net_src comp="42" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="278"><net_src comp="264" pin="3"/><net_sink comp="141" pin=2"/></net>

<net id="279"><net_src comp="271" pin="3"/><net_sink comp="141" pin=0"/></net>

<net id="285"><net_src comp="4" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="292"><net_src comp="280" pin="3"/><net_sink comp="287" pin=0"/></net>

<net id="296"><net_src comp="109" pin="7"/><net_sink comp="293" pin=0"/></net>

<net id="300"><net_src comp="109" pin="3"/><net_sink comp="297" pin=0"/></net>

<net id="304"><net_src comp="141" pin="7"/><net_sink comp="301" pin=0"/></net>

<net id="308"><net_src comp="141" pin="3"/><net_sink comp="305" pin=0"/></net>

<net id="312"><net_src comp="109" pin="7"/><net_sink comp="309" pin=0"/></net>

<net id="316"><net_src comp="109" pin="3"/><net_sink comp="313" pin=0"/></net>

<net id="320"><net_src comp="141" pin="7"/><net_sink comp="317" pin=0"/></net>

<net id="324"><net_src comp="141" pin="3"/><net_sink comp="321" pin=0"/></net>

<net id="329"><net_src comp="301" pin="1"/><net_sink comp="325" pin=0"/></net>

<net id="330"><net_src comp="309" pin="1"/><net_sink comp="325" pin=1"/></net>

<net id="335"><net_src comp="305" pin="1"/><net_sink comp="331" pin=0"/></net>

<net id="336"><net_src comp="313" pin="1"/><net_sink comp="331" pin=1"/></net>

<net id="341"><net_src comp="317" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="342"><net_src comp="293" pin="1"/><net_sink comp="337" pin=1"/></net>

<net id="347"><net_src comp="321" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="297" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="325" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="356"><net_src comp="331" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="360"><net_src comp="337" pin="2"/><net_sink comp="357" pin=0"/></net>

<net id="364"><net_src comp="343" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="369"><net_src comp="18" pin="0"/><net_sink comp="365" pin=0"/></net>

<net id="374"><net_src comp="20" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="379"><net_src comp="20" pin="0"/><net_sink comp="375" pin=0"/></net>

<net id="391"><net_src comp="22" pin="0"/><net_sink comp="386" pin=0"/></net>

<net id="392"><net_src comp="380" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="393"><net_src comp="24" pin="0"/><net_sink comp="386" pin=2"/></net>

<net id="399"><net_src comp="26" pin="0"/><net_sink comp="394" pin=0"/></net>

<net id="400"><net_src comp="380" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="401"><net_src comp="28" pin="0"/><net_sink comp="394" pin=2"/></net>

<net id="405"><net_src comp="394" pin="3"/><net_sink comp="402" pin=0"/></net>

<net id="410"><net_src comp="386" pin="3"/><net_sink comp="406" pin=0"/></net>

<net id="411"><net_src comp="402" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="416"><net_src comp="383" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="417"><net_src comp="34" pin="0"/><net_sink comp="412" pin=1"/></net>

<net id="422"><net_src comp="383" pin="1"/><net_sink comp="418" pin=0"/></net>

<net id="423"><net_src comp="36" pin="0"/><net_sink comp="418" pin=1"/></net>

<net id="431"><net_src comp="380" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="432"><net_src comp="38" pin="0"/><net_sink comp="427" pin=1"/></net>

<net id="437"><net_src comp="424" pin="1"/><net_sink comp="433" pin=0"/></net>

<net id="438"><net_src comp="40" pin="0"/><net_sink comp="433" pin=1"/></net>

<net id="444"><net_src comp="433" pin="2"/><net_sink comp="439" pin=0"/></net>

<net id="445"><net_src comp="20" pin="0"/><net_sink comp="439" pin=1"/></net>

<net id="446"><net_src comp="424" pin="1"/><net_sink comp="439" pin=2"/></net>

<net id="452"><net_src comp="22" pin="0"/><net_sink comp="447" pin=0"/></net>

<net id="453"><net_src comp="427" pin="2"/><net_sink comp="447" pin=1"/></net>

<net id="454"><net_src comp="24" pin="0"/><net_sink comp="447" pin=2"/></net>

<net id="460"><net_src comp="26" pin="0"/><net_sink comp="455" pin=0"/></net>

<net id="461"><net_src comp="427" pin="2"/><net_sink comp="455" pin=1"/></net>

<net id="462"><net_src comp="28" pin="0"/><net_sink comp="455" pin=2"/></net>

<net id="466"><net_src comp="455" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="471"><net_src comp="447" pin="3"/><net_sink comp="467" pin=0"/></net>

<net id="472"><net_src comp="463" pin="1"/><net_sink comp="467" pin=1"/></net>

<net id="478"><net_src comp="433" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="467" pin="2"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="406" pin="2"/><net_sink comp="473" pin=2"/></net>

<net id="484"><net_src comp="473" pin="3"/><net_sink comp="481" pin=0"/></net>

<net id="485"><net_src comp="481" pin="1"/><net_sink comp="102" pin=2"/></net>

<net id="490"><net_src comp="473" pin="3"/><net_sink comp="486" pin=0"/></net>

<net id="491"><net_src comp="36" pin="0"/><net_sink comp="486" pin=1"/></net>

<net id="495"><net_src comp="486" pin="2"/><net_sink comp="492" pin=0"/></net>

<net id="496"><net_src comp="492" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="500"><net_src comp="439" pin="3"/><net_sink comp="497" pin=0"/></net>

<net id="505"><net_src comp="497" pin="1"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="44" pin="0"/><net_sink comp="501" pin=1"/></net>

<net id="510"><net_src comp="501" pin="2"/><net_sink comp="507" pin=0"/></net>

<net id="511"><net_src comp="507" pin="1"/><net_sink comp="127" pin=2"/></net>

<net id="516"><net_src comp="497" pin="1"/><net_sink comp="512" pin=0"/></net>

<net id="517"><net_src comp="46" pin="0"/><net_sink comp="512" pin=1"/></net>

<net id="521"><net_src comp="512" pin="2"/><net_sink comp="518" pin=0"/></net>

<net id="522"><net_src comp="518" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="527"><net_src comp="418" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="532"><net_src comp="48" pin="0"/><net_sink comp="528" pin=1"/></net>

<net id="536"><net_src comp="528" pin="2"/><net_sink comp="533" pin=0"/></net>

<net id="537"><net_src comp="533" pin="1"/><net_sink comp="152" pin=2"/></net>

<net id="542"><net_src comp="50" pin="0"/><net_sink comp="538" pin=1"/></net>

<net id="546"><net_src comp="538" pin="2"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="160" pin=2"/></net>

<net id="551"><net_src comp="548" pin="1"/><net_sink comp="168" pin=2"/></net>

<net id="559"><net_src comp="552" pin="1"/><net_sink comp="555" pin=0"/></net>

<net id="560"><net_src comp="52" pin="0"/><net_sink comp="555" pin=1"/></net>

<net id="564"><net_src comp="555" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="175" pin=2"/></net>

<net id="570"><net_src comp="54" pin="0"/><net_sink comp="566" pin=1"/></net>

<net id="574"><net_src comp="566" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="580"><net_src comp="56" pin="0"/><net_sink comp="576" pin=1"/></net>

<net id="584"><net_src comp="576" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="192" pin=2"/></net>

<net id="593"><net_src comp="586" pin="1"/><net_sink comp="589" pin=0"/></net>

<net id="594"><net_src comp="58" pin="0"/><net_sink comp="589" pin=1"/></net>

<net id="598"><net_src comp="589" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="200" pin=2"/></net>

<net id="604"><net_src comp="586" pin="1"/><net_sink comp="600" pin=0"/></net>

<net id="605"><net_src comp="60" pin="0"/><net_sink comp="600" pin=1"/></net>

<net id="609"><net_src comp="600" pin="2"/><net_sink comp="606" pin=0"/></net>

<net id="610"><net_src comp="606" pin="1"/><net_sink comp="207" pin=2"/></net>

<net id="615"><net_src comp="62" pin="0"/><net_sink comp="611" pin=1"/></net>

<net id="619"><net_src comp="611" pin="2"/><net_sink comp="616" pin=0"/></net>

<net id="620"><net_src comp="616" pin="1"/><net_sink comp="216" pin=2"/></net>

<net id="625"><net_src comp="64" pin="0"/><net_sink comp="621" pin=1"/></net>

<net id="629"><net_src comp="621" pin="2"/><net_sink comp="626" pin=0"/></net>

<net id="630"><net_src comp="626" pin="1"/><net_sink comp="224" pin=2"/></net>

<net id="635"><net_src comp="66" pin="0"/><net_sink comp="631" pin=1"/></net>

<net id="639"><net_src comp="631" pin="2"/><net_sink comp="636" pin=0"/></net>

<net id="640"><net_src comp="636" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="645"><net_src comp="68" pin="0"/><net_sink comp="641" pin=1"/></net>

<net id="649"><net_src comp="641" pin="2"/><net_sink comp="646" pin=0"/></net>

<net id="650"><net_src comp="646" pin="1"/><net_sink comp="239" pin=2"/></net>

<net id="660"><net_src comp="70" pin="0"/><net_sink comp="656" pin=1"/></net>

<net id="664"><net_src comp="656" pin="2"/><net_sink comp="661" pin=0"/></net>

<net id="665"><net_src comp="661" pin="1"/><net_sink comp="248" pin=2"/></net>

<net id="670"><net_src comp="72" pin="0"/><net_sink comp="666" pin=1"/></net>

<net id="674"><net_src comp="666" pin="2"/><net_sink comp="671" pin=0"/></net>

<net id="675"><net_src comp="671" pin="1"/><net_sink comp="256" pin=2"/></net>

<net id="681"><net_src comp="74" pin="0"/><net_sink comp="676" pin=0"/></net>

<net id="682"><net_src comp="76" pin="0"/><net_sink comp="676" pin=1"/></net>

<net id="686"><net_src comp="676" pin="3"/><net_sink comp="683" pin=0"/></net>

<net id="687"><net_src comp="683" pin="1"/><net_sink comp="264" pin=2"/></net>

<net id="692"><net_src comp="78" pin="0"/><net_sink comp="688" pin=1"/></net>

<net id="696"><net_src comp="688" pin="2"/><net_sink comp="693" pin=0"/></net>

<net id="697"><net_src comp="693" pin="1"/><net_sink comp="271" pin=2"/></net>

<net id="702"><net_src comp="349" pin="1"/><net_sink comp="698" pin=0"/></net>

<net id="703"><net_src comp="353" pin="1"/><net_sink comp="698" pin=1"/></net>

<net id="708"><net_src comp="38" pin="0"/><net_sink comp="704" pin=1"/></net>

<net id="713"><net_src comp="651" pin="3"/><net_sink comp="709" pin=0"/></net>

<net id="718"><net_src comp="704" pin="2"/><net_sink comp="714" pin=0"/></net>

<net id="724"><net_src comp="22" pin="0"/><net_sink comp="719" pin=0"/></net>

<net id="725"><net_src comp="24" pin="0"/><net_sink comp="719" pin=2"/></net>

<net id="731"><net_src comp="26" pin="0"/><net_sink comp="726" pin=0"/></net>

<net id="732"><net_src comp="28" pin="0"/><net_sink comp="726" pin=2"/></net>

<net id="736"><net_src comp="726" pin="3"/><net_sink comp="733" pin=0"/></net>

<net id="741"><net_src comp="719" pin="3"/><net_sink comp="737" pin=0"/></net>

<net id="742"><net_src comp="733" pin="1"/><net_sink comp="737" pin=1"/></net>

<net id="747"><net_src comp="737" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="751"><net_src comp="743" pin="2"/><net_sink comp="748" pin=0"/></net>

<net id="752"><net_src comp="748" pin="1"/><net_sink comp="280" pin=2"/></net>

<net id="757"><net_src comp="287" pin="3"/><net_sink comp="753" pin=0"/></net>

<net id="758"><net_src comp="357" pin="1"/><net_sink comp="753" pin=1"/></net>

<net id="763"><net_src comp="349" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="353" pin="1"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="759" pin="2"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="361" pin="1"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="309" pin="1"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="313" pin="1"/><net_sink comp="776" pin=1"/></net>

<net id="789"><net_src comp="357" pin="1"/><net_sink comp="785" pin=1"/></net>

<net id="798"><net_src comp="790" pin="2"/><net_sink comp="794" pin=0"/></net>

<net id="799"><net_src comp="361" pin="1"/><net_sink comp="794" pin=1"/></net>

<net id="804"><net_src comp="794" pin="2"/><net_sink comp="800" pin=0"/></net>

<net id="805"><net_src comp="785" pin="2"/><net_sink comp="800" pin=1"/></net>

<net id="810"><net_src comp="800" pin="2"/><net_sink comp="806" pin=0"/></net>

<net id="811"><net_src comp="781" pin="2"/><net_sink comp="806" pin=1"/></net>

<net id="812"><net_src comp="806" pin="2"/><net_sink comp="287" pin=1"/></net>

<net id="816"><net_src comp="90" pin="1"/><net_sink comp="813" pin=0"/></net>

<net id="817"><net_src comp="813" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="818"><net_src comp="813" pin="1"/><net_sink comp="424" pin=0"/></net>

<net id="819"><net_src comp="813" pin="1"/><net_sink comp="714" pin=1"/></net>

<net id="823"><net_src comp="94" pin="1"/><net_sink comp="820" pin=0"/></net>

<net id="824"><net_src comp="820" pin="1"/><net_sink comp="370" pin=1"/></net>

<net id="825"><net_src comp="820" pin="1"/><net_sink comp="380" pin=0"/></net>

<net id="826"><net_src comp="820" pin="1"/><net_sink comp="709" pin=1"/></net>

<net id="830"><net_src comp="98" pin="1"/><net_sink comp="827" pin=0"/></net>

<net id="831"><net_src comp="827" pin="1"/><net_sink comp="365" pin=1"/></net>

<net id="832"><net_src comp="827" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="833"><net_src comp="827" pin="1"/><net_sink comp="523" pin=1"/></net>

<net id="837"><net_src comp="380" pin="1"/><net_sink comp="834" pin=0"/></net>

<net id="838"><net_src comp="834" pin="1"/><net_sink comp="651" pin=2"/></net>

<net id="842"><net_src comp="412" pin="2"/><net_sink comp="839" pin=0"/></net>

<net id="846"><net_src comp="427" pin="2"/><net_sink comp="843" pin=0"/></net>

<net id="847"><net_src comp="843" pin="1"/><net_sink comp="651" pin=1"/></net>

<net id="851"><net_src comp="433" pin="2"/><net_sink comp="848" pin=0"/></net>

<net id="852"><net_src comp="848" pin="1"/><net_sink comp="651" pin=0"/></net>

<net id="856"><net_src comp="439" pin="3"/><net_sink comp="853" pin=0"/></net>

<net id="857"><net_src comp="853" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="858"><net_src comp="853" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="859"><net_src comp="853" pin="1"/><net_sink comp="586" pin=0"/></net>

<net id="860"><net_src comp="853" pin="1"/><net_sink comp="676" pin=2"/></net>

<net id="861"><net_src comp="853" pin="1"/><net_sink comp="704" pin=0"/></net>

<net id="865"><net_src comp="473" pin="3"/><net_sink comp="862" pin=0"/></net>

<net id="866"><net_src comp="862" pin="1"/><net_sink comp="528" pin=0"/></net>

<net id="867"><net_src comp="862" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="868"><net_src comp="862" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="869"><net_src comp="862" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="870"><net_src comp="862" pin="1"/><net_sink comp="611" pin=0"/></net>

<net id="871"><net_src comp="862" pin="1"/><net_sink comp="621" pin=0"/></net>

<net id="872"><net_src comp="862" pin="1"/><net_sink comp="656" pin=0"/></net>

<net id="873"><net_src comp="862" pin="1"/><net_sink comp="666" pin=0"/></net>

<net id="877"><net_src comp="102" pin="3"/><net_sink comp="874" pin=0"/></net>

<net id="878"><net_src comp="874" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="882"><net_src comp="119" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="883"><net_src comp="879" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="887"><net_src comp="497" pin="1"/><net_sink comp="884" pin=0"/></net>

<net id="888"><net_src comp="884" pin="1"/><net_sink comp="641" pin=0"/></net>

<net id="889"><net_src comp="884" pin="1"/><net_sink comp="688" pin=0"/></net>

<net id="890"><net_src comp="884" pin="1"/><net_sink comp="743" pin=1"/></net>

<net id="894"><net_src comp="127" pin="3"/><net_sink comp="891" pin=0"/></net>

<net id="895"><net_src comp="891" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="899"><net_src comp="134" pin="3"/><net_sink comp="896" pin=0"/></net>

<net id="900"><net_src comp="896" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="904"><net_src comp="152" pin="3"/><net_sink comp="901" pin=0"/></net>

<net id="905"><net_src comp="901" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="909"><net_src comp="160" pin="3"/><net_sink comp="906" pin=0"/></net>

<net id="910"><net_src comp="906" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="914"><net_src comp="168" pin="3"/><net_sink comp="911" pin=0"/></net>

<net id="915"><net_src comp="911" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="919"><net_src comp="175" pin="3"/><net_sink comp="916" pin=0"/></net>

<net id="920"><net_src comp="916" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="924"><net_src comp="184" pin="3"/><net_sink comp="921" pin=0"/></net>

<net id="925"><net_src comp="921" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="929"><net_src comp="192" pin="3"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="934"><net_src comp="586" pin="1"/><net_sink comp="931" pin=0"/></net>

<net id="935"><net_src comp="931" pin="1"/><net_sink comp="631" pin=0"/></net>

<net id="939"><net_src comp="200" pin="3"/><net_sink comp="936" pin=0"/></net>

<net id="940"><net_src comp="936" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="944"><net_src comp="207" pin="3"/><net_sink comp="941" pin=0"/></net>

<net id="945"><net_src comp="941" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="949"><net_src comp="216" pin="3"/><net_sink comp="946" pin=0"/></net>

<net id="950"><net_src comp="946" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="954"><net_src comp="224" pin="3"/><net_sink comp="951" pin=0"/></net>

<net id="955"><net_src comp="951" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="959"><net_src comp="232" pin="3"/><net_sink comp="956" pin=0"/></net>

<net id="960"><net_src comp="956" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="964"><net_src comp="239" pin="3"/><net_sink comp="961" pin=0"/></net>

<net id="965"><net_src comp="961" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="969"><net_src comp="651" pin="3"/><net_sink comp="966" pin=0"/></net>

<net id="970"><net_src comp="966" pin="1"/><net_sink comp="719" pin=1"/></net>

<net id="971"><net_src comp="966" pin="1"/><net_sink comp="726" pin=1"/></net>

<net id="975"><net_src comp="248" pin="3"/><net_sink comp="972" pin=0"/></net>

<net id="976"><net_src comp="972" pin="1"/><net_sink comp="109" pin=2"/></net>

<net id="980"><net_src comp="256" pin="3"/><net_sink comp="977" pin=0"/></net>

<net id="981"><net_src comp="977" pin="1"/><net_sink comp="109" pin=0"/></net>

<net id="985"><net_src comp="264" pin="3"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="141" pin=2"/></net>

<net id="990"><net_src comp="271" pin="3"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="141" pin=0"/></net>

<net id="995"><net_src comp="698" pin="2"/><net_sink comp="992" pin=0"/></net>

<net id="996"><net_src comp="992" pin="1"/><net_sink comp="785" pin=0"/></net>

<net id="1000"><net_src comp="280" pin="3"/><net_sink comp="997" pin=0"/></net>

<net id="1001"><net_src comp="997" pin="1"/><net_sink comp="287" pin=0"/></net>

<net id="1005"><net_src comp="141" pin="7"/><net_sink comp="1002" pin=0"/></net>

<net id="1006"><net_src comp="1002" pin="1"/><net_sink comp="771" pin=0"/></net>

<net id="1010"><net_src comp="141" pin="3"/><net_sink comp="1007" pin=0"/></net>

<net id="1011"><net_src comp="1007" pin="1"/><net_sink comp="776" pin=0"/></net>

<net id="1015"><net_src comp="753" pin="2"/><net_sink comp="1012" pin=0"/></net>

<net id="1016"><net_src comp="1012" pin="1"/><net_sink comp="781" pin=1"/></net>

<net id="1020"><net_src comp="765" pin="2"/><net_sink comp="1017" pin=0"/></net>

<net id="1021"><net_src comp="1017" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="1025"><net_src comp="771" pin="2"/><net_sink comp="1022" pin=0"/></net>

<net id="1026"><net_src comp="1022" pin="1"/><net_sink comp="790" pin=0"/></net>

<net id="1030"><net_src comp="776" pin="2"/><net_sink comp="1027" pin=0"/></net>

<net id="1031"><net_src comp="1027" pin="1"/><net_sink comp="790" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: E | {9 }
 - Input state : 
	Port: kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : A | {1 2 3 4 5 6 }
	Port: kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : B | {1 2 3 4 5 6 }
	Port: kernel_3mm_Pipeline_VITIS_LOOP_7_1_VITIS_LOOP_8_2 : E | {6 7 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		i_1 : 1
		indvar_flatten_load : 1
		tmp_3 : 2
		tmp_4 : 2
		zext_ln12 : 3
		add_ln12_10 : 4
		icmp_ln7 : 2
		add_ln7_9 : 2
		br_ln7 : 3
		j_load : 1
		add_ln7 : 2
		icmp_ln8 : 2
		select_ln7 : 3
		tmp_5 : 3
		tmp_6 : 3
		zext_ln12_1 : 4
		add_ln12_11 : 5
		select_ln7_2 : 6
		zext_ln12_2 : 7
		A_addr : 8
		A_load : 9
		or_ln7 : 7
		zext_ln12_3 : 7
		A_addr_1 : 8
		A_load_1 : 9
		zext_ln12_12 : 4
		add_ln12_16 : 5
		zext_ln12_19 : 6
		B_addr_5 : 7
		add_ln12_17 : 5
		zext_ln12_20 : 6
		B_addr_6 : 7
		B_load_5 : 8
		B_load_6 : 8
		store_ln8 : 3
	State 2
		zext_ln12_7 : 1
		A_addr_5 : 2
		A_load_5 : 3
		zext_ln12_8 : 1
		A_addr_6 : 2
		A_load_6 : 3
		B_addr : 1
		add_ln12_12 : 1
		zext_ln12_15 : 2
		B_addr_1 : 3
		B_load : 2
		B_load_1 : 4
	State 3
		zext_ln12_4 : 1
		A_addr_2 : 2
		A_load_2 : 3
		zext_ln12_5 : 1
		A_addr_3 : 2
		A_load_3 : 3
		add_ln12_13 : 1
		zext_ln12_16 : 2
		B_addr_2 : 3
		add_ln12_14 : 1
		zext_ln12_17 : 2
		B_addr_3 : 3
		B_load_2 : 4
		B_load_3 : 4
	State 4
		zext_ln12_6 : 1
		A_addr_4 : 2
		A_load_4 : 3
		zext_ln12_9 : 1
		A_addr_7 : 2
		A_load_7 : 3
		zext_ln12_18 : 1
		B_addr_4 : 2
		zext_ln12_21 : 1
		B_addr_7 : 2
		B_load_4 : 3
		B_load_7 : 3
	State 5
		zext_ln12_10 : 1
		A_addr_8 : 2
		A_load_8 : 3
		zext_ln12_11 : 1
		A_addr_9 : 2
		A_load_9 : 3
		zext_ln12_22 : 1
		B_addr_8 : 2
		zext_ln12_23 : 1
		B_addr_9 : 2
		B_load_8 : 3
		B_load_9 : 3
		store_ln8 : 1
		store_ln8 : 1
	State 6
		zext_ln10 : 1
		add_ln10 : 2
		add_ln10_1 : 3
		zext_ln10_1 : 4
		E_addr : 5
		tmp : 6
	State 7
		add_ln12 : 1
		add_ln12_2 : 1
	State 8
	State 9
		add_ln12_7 : 1
		add_ln12_8 : 2
		add_ln12_9 : 3
		store_ln13 : 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------|---------|---------|---------|
| Operation|   Functional Unit   |   DSP   |    FF   |   LUT   |
|----------|---------------------|---------|---------|---------|
|          |  add_ln12_10_fu_406 |    0    |    0    |    14   |
|          |   add_ln7_9_fu_418  |    0    |    0    |    14   |
|          |    add_ln7_fu_427   |    0    |    0    |    12   |
|          |  add_ln12_11_fu_467 |    0    |    0    |    14   |
|          |  add_ln12_16_fu_501 |    0    |    0    |    14   |
|          |  add_ln12_17_fu_512 |    0    |    0    |    14   |
|          |   add_ln7_4_fu_528  |    0    |    0    |    14   |
|          |   add_ln7_5_fu_538  |    0    |    0    |    14   |
|          |  add_ln12_12_fu_555 |    0    |    0    |    12   |
|          |   add_ln7_1_fu_566  |    0    |    0    |    14   |
|          |   add_ln7_2_fu_576  |    0    |    0    |    14   |
|          |  add_ln12_13_fu_589 |    0    |    0    |    13   |
|          |  add_ln12_14_fu_600 |    0    |    0    |    13   |
|          |   add_ln7_3_fu_611  |    0    |    0    |    14   |
|          |   add_ln7_6_fu_621  |    0    |    0    |    14   |
|          |  add_ln12_15_fu_631 |    0    |    0    |    13   |
|    add   |  add_ln12_18_fu_641 |    0    |    0    |    14   |
|          |   add_ln7_7_fu_656  |    0    |    0    |    14   |
|          |   add_ln7_8_fu_666  |    0    |    0    |    14   |
|          |  add_ln12_19_fu_688 |    0    |    0    |    14   |
|          |  add_ln12_4_fu_698  |    0    |    0    |    39   |
|          |    add_ln8_fu_704   |    0    |    0    |    12   |
|          |   add_ln10_fu_737   |    0    |    0    |    16   |
|          |  add_ln10_1_fu_743  |    0    |    0    |    16   |
|          |   add_ln12_fu_753   |    0    |    0    |    39   |
|          |  add_ln12_1_fu_759  |    0    |    0    |    32   |
|          |  add_ln12_2_fu_765  |    0    |    0    |    32   |
|          |  add_ln12_3_fu_781  |    0    |    0    |    32   |
|          |  add_ln12_5_fu_785  |    0    |    0    |    32   |
|          |  add_ln12_6_fu_790  |    0    |    0    |    32   |
|          |  add_ln12_7_fu_794  |    0    |    0    |    32   |
|          |  add_ln12_8_fu_800  |    0    |    0    |    32   |
|          |  add_ln12_9_fu_806  |    0    |    0    |    32   |
|----------|---------------------|---------|---------|---------|
|          |      grp_fu_325     |    3    |    0    |    20   |
|          |      grp_fu_331     |    3    |    0    |    20   |
|    mul   |      grp_fu_337     |    3    |    0    |    20   |
|          |      grp_fu_343     |    3    |    0    |    20   |
|          |  mul_ln12_8_fu_771  |    3    |    0    |    20   |
|          |  mul_ln12_9_fu_776  |    3    |    0    |    20   |
|----------|---------------------|---------|---------|---------|
|   icmp   |   icmp_ln7_fu_412   |    0    |    0    |    10   |
|          |   icmp_ln8_fu_433   |    0    |    0    |    9    |
|----------|---------------------|---------|---------|---------|
|          |  select_ln7_fu_439  |    0    |    0    |    4    |
|  select  | select_ln7_2_fu_473 |    0    |    0    |    7    |
|          | select_ln7_1_fu_651 |    0    |    0    |    4    |
|----------|---------------------|---------|---------|---------|
|          |     tmp_3_fu_386    |    0    |    0    |    0    |
|          |     tmp_4_fu_394    |    0    |    0    |    0    |
|          |     tmp_5_fu_447    |    0    |    0    |    0    |
|bitconcatenate|     tmp_6_fu_455    |    0    |    0    |    0    |
|          |  tmp_9_cast_fu_676  |    0    |    0    |    0    |
|          |     tmp_7_fu_719    |    0    |    0    |    0    |
|          |     tmp_8_fu_726    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|          |   zext_ln12_fu_402  |    0    |    0    |    0    |
|          |  zext_ln12_1_fu_463 |    0    |    0    |    0    |
|          |  zext_ln12_2_fu_481 |    0    |    0    |    0    |
|          |  zext_ln12_3_fu_492 |    0    |    0    |    0    |
|          | zext_ln12_12_fu_497 |    0    |    0    |    0    |
|          | zext_ln12_19_fu_507 |    0    |    0    |    0    |
|          | zext_ln12_20_fu_518 |    0    |    0    |    0    |
|          |  zext_ln12_7_fu_533 |    0    |    0    |    0    |
|          |  zext_ln12_8_fu_543 |    0    |    0    |    0    |
|          |    j_cast_fu_548    |    0    |    0    |    0    |
|          | zext_ln12_14_fu_552 |    0    |    0    |    0    |
|          | zext_ln12_15_fu_561 |    0    |    0    |    0    |
|          |  zext_ln12_4_fu_571 |    0    |    0    |    0    |
|   zext   |  zext_ln12_5_fu_581 |    0    |    0    |    0    |
|          | zext_ln12_13_fu_586 |    0    |    0    |    0    |
|          | zext_ln12_16_fu_595 |    0    |    0    |    0    |
|          | zext_ln12_17_fu_606 |    0    |    0    |    0    |
|          |  zext_ln12_6_fu_616 |    0    |    0    |    0    |
|          |  zext_ln12_9_fu_626 |    0    |    0    |    0    |
|          | zext_ln12_18_fu_636 |    0    |    0    |    0    |
|          | zext_ln12_21_fu_646 |    0    |    0    |    0    |
|          | zext_ln12_10_fu_661 |    0    |    0    |    0    |
|          | zext_ln12_11_fu_671 |    0    |    0    |    0    |
|          | zext_ln12_22_fu_683 |    0    |    0    |    0    |
|          | zext_ln12_23_fu_693 |    0    |    0    |    0    |
|          |   zext_ln10_fu_733  |    0    |    0    |    0    |
|          |  zext_ln10_1_fu_748 |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|    or    |    or_ln7_fu_486    |    0    |    0    |    0    |
|----------|---------------------|---------|---------|---------|
|   Total  |                     |    18   |    0    |   805   |
|----------|---------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|   A_addr_1_reg_879   |    7   |
|   A_addr_2_reg_921   |    7   |
|   A_addr_3_reg_926   |    7   |
|   A_addr_4_reg_946   |    7   |
|   A_addr_5_reg_901   |    7   |
|   A_addr_6_reg_906   |    7   |
|   A_addr_7_reg_951   |    7   |
|   A_addr_8_reg_972   |    7   |
|   A_addr_9_reg_977   |    7   |
|    A_addr_reg_874    |    7   |
|   B_addr_1_reg_916   |    7   |
|   B_addr_2_reg_936   |    7   |
|   B_addr_3_reg_941   |    7   |
|   B_addr_4_reg_956   |    7   |
|   B_addr_5_reg_891   |    7   |
|   B_addr_6_reg_896   |    7   |
|   B_addr_7_reg_961   |    7   |
|   B_addr_8_reg_982   |    7   |
|   B_addr_9_reg_987   |    7   |
|    B_addr_reg_911    |    7   |
|   B_load_8_reg_1002  |   32   |
|   B_load_9_reg_1007  |   32   |
|    E_addr_reg_997    |    7   |
|  add_ln12_2_reg_1017 |   32   |
|  add_ln12_4_reg_992  |   32   |
|   add_ln12_reg_1012  |   32   |
|    add_ln7_reg_843   |    4   |
|      i_1_reg_834     |    4   |
|       i_reg_820      |    4   |
|   icmp_ln7_reg_839   |    1   |
|   icmp_ln8_reg_848   |    1   |
|indvar_flatten_reg_827|    7   |
|       j_reg_813      |    4   |
|  mul_ln12_8_reg_1022 |   32   |
|  mul_ln12_9_reg_1027 |   32   |
|        reg_293       |   32   |
|        reg_297       |   32   |
|        reg_301       |   32   |
|        reg_305       |   32   |
|        reg_309       |   32   |
|        reg_313       |   32   |
|        reg_317       |   32   |
|        reg_321       |   32   |
|        reg_349       |   32   |
|        reg_353       |   32   |
|        reg_357       |   32   |
|        reg_361       |   32   |
| select_ln7_1_reg_966 |    4   |
| select_ln7_2_reg_862 |    7   |
|  select_ln7_reg_853  |    4   |
| zext_ln12_12_reg_884 |    7   |
| zext_ln12_13_reg_931 |    6   |
+----------------------+--------+
|         Total        |   808  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_109 |  p0  |  10  |   7  |   70   ||    54   |
| grp_access_fu_109 |  p2  |  10  |   0  |    0   ||    54   |
| grp_access_fu_141 |  p0  |  10  |   7  |   70   ||    54   |
| grp_access_fu_141 |  p2  |  10  |   0  |    0   ||    54   |
| grp_access_fu_287 |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   154  || 3.44433 ||   225   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |   18   |    -   |    0   |   805  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   225  |
|  Register |    -   |    -   |   808  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |   18   |    3   |   808  |  1030  |
+-----------+--------+--------+--------+--------+
