<!DOCTYPE html>
<html class="no-js" lang="en">
<head>
	<meta charset="UTF-8">
	<meta name="viewport" content="width=device-width, initial-scale=1">
	<meta http-equiv="X-UA-Compatible" content="IE=edge">
	<title>【一生一芯03】verilator仿真框架搭建 - 编程小白</title>
	<script>(function(d,e){d[e]=d[e].replace("no-js","js");})(document.documentElement,"className");</script>
	<meta name="description" content="">
	<link rel="preconnect" href="https://fonts.gstatic.com" crossorigin>
	<link rel="dns-prefetch" href="//fonts.googleapis.com">
	<link rel="dns-prefetch" href="//fonts.gstatic.com">
	<link rel="stylesheet" href="https://fonts.googleapis.com/css?family=Open+Sans:400,400i,700">

	<link rel="stylesheet" href="/css/style.css">
	

	<link rel="shortcut icon" href="/favicon.ico">
		
</head>
<body class="body">
	<div class="container container--outer">
		<header class="header">
	<div class="container header__container">
		
	<div class="logo">
		<a class="logo__link" href="/" title="编程小白" rel="home">
			<div class="logo__item logo__text">
					<div class="logo__title">编程小白</div>
					
				</div>
		</a>
	</div>
		<div class="divider"></div>
	</div>
</header>
		<div class="wrapper flex">
			<div class="primary">
			
<main class="main" role="main">
	<article class="post">
		<header class="post__header">
			<h1 class="post__title">【一生一芯03】verilator仿真框架搭建</h1>
			
		</header>
		<div class="content post__content clearfix">
			


        
                <div id="content_views" class="htmledit_views">
                    <p id="main-toc"><strong>目录</strong></p> 
<p id="main-toc-toc" style="margin-left:0px"><a href="#main-toc">1 verilator介绍</a></p> 
<p id="1.1-toc" style="margin-left:40px"><a href="#1.1">1.1 简介</a></p> 
<p id="1.2-toc" style="margin-left:40px"><a href="#1.2">1.2 安装</a></p> 
<p id="1.3%20hello%EF%BC%8Cworld-toc" style="margin-left:40px"><a href="#1.3%20hello%EF%BC%8Cworld">1.3 hello，world</a></p> 
<p id="2.-toc" style="margin-left:0px"><a href="#2.">2 npc仿真框架搭建</a></p> 
<p id="2.1-toc" style="margin-left:40px"><a href="#2.1">2.1 sim_main.cpp</a></p> 
<p id="2.1.1%20%E5%A4%B4%E6%96%87%E4%BB%B6%E5%BC%95%E7%94%A8-toc" style="margin-left:80px"><a href="#2.1.1%20%E5%A4%B4%E6%96%87%E4%BB%B6%E5%BC%95%E7%94%A8">2.1.1 头文件引用</a></p> 
<p id="2.1.2%20%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83-toc" style="margin-left:80px"><a href="#2.1.2%20%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83">2.1.2 仿真环境</a></p> 
<p id="2.1.3%20%E4%B8%BB%E5%87%BD%E6%95%B0-toc" style="margin-left:80px"><a href="#2.1.3%20%E4%B8%BB%E5%87%BD%E6%95%B0">2.1.3 主函数</a></p> 
<p id="2.1.4%20%E6%89%A7%E8%A1%8C%E5%87%BD%E6%95%B0-toc" style="margin-left:80px"><a href="#2.1.4%20%E6%89%A7%E8%A1%8C%E5%87%BD%E6%95%B0">2.1.4 执行函数</a></p> 
<p id="%C2%A02.1.5%20%E5%86%85%E5%AD%98%E5%88%9D%E5%A7%8B%E5%8C%96-toc" style="margin-left:80px"><a href="#%C2%A02.1.5%20%E5%86%85%E5%AD%98%E5%88%9D%E5%A7%8B%E5%8C%96"> 2.1.5 内存初始化</a></p> 
<p id="2.1.6%20%E5%9F%BA%E7%A1%80%E8%AE%BE%E6%96%BD-toc" style="margin-left:80px"><a href="#2.1.6%20%E5%9F%BA%E7%A1%80%E8%AE%BE%E6%96%BD">2.1.6 基础设施</a></p> 
<p id="2.2-toc" style="margin-left:40px"><a href="#2.2">2.2 Makefile文件构建</a></p> 
<p id="3.-toc" style="margin-left:0px"><a href="#3.">3 Dpi-C机制</a></p> 
<p id="3.1-toc" style="margin-left:40px"><a href="#3.1">3.1 ebreak</a></p> 
<p id="3.2-toc" style="margin-left:40px"><a href="#3.2">3.2 env</a></p> 
<p id="3.3%20%E8%AE%BF%E5%AD%98-toc" style="margin-left:40px"><a href="#3.3%20%E8%AE%BF%E5%AD%98">3.3 访存</a></p> 
<p id="3.4%20%E5%AF%84%E5%AD%98%E5%99%A8-toc" style="margin-left:40px"><a href="#3.4%20%E5%AF%84%E5%AD%98%E5%99%A8">3.4 寄存器</a></p> 
<hr id="hr-toc"> 
<p></p> 
<h1>1 verilator介绍</h1> 
<blockquote> 
 <p>verilator详细内容可以查看官方手册<a href="https://verilator.org/guide/latest/overview.html" title="Overview — Verilator 5.003 documentation">Overview — Verilator 5.003 documentation</a></p> 
</blockquote> 
<h2 id="1.1">1.1 简介</h2> 
<p>Verilator是一种开源的Verilog/SystemVerilog仿真器，可用于编译代码以及代码在线检查，Verilator能够读取Verilog或者SystemVerilog文件，并进行lint checks(基于lint工具的语法检测)，并最终将其转换成C++的源文件.cpp和.h。</p> 
<p>Verilator不直接将Verilog HDL转换为C++或者SystemC，反之Verilator将代码编译成更快的优化过的并且支持多线程的模型，该模型被依次包装在（wrapped）在C++/SystemC模型中。这样就生成一个编译的Verilog模型，其功能和Verilog是一致的，但效率由于基于C++即使是单线程模型也可以10倍快于SystemC，100倍快于基于解释Verilog的仿真器，并且通过多线程可以进一步加速。</p> 
<h2 id="1.2">1.2 安装</h2> 
<pre><code class="language-cpp"># Prerequisites:
#sudo apt-get install git perl python3 make autoconf g++ flex bison ccache
#sudo apt-get install libgoogle-perftools-dev numactl perl-doc
#sudo apt-get install libfl2  # Ubuntu only (ignore if gives error)
#sudo apt-get install libfl-dev  # Ubuntu only (ignore if gives error)
#sudo apt-get install zlibc zlib1g zlib1g-dev  # Ubuntu only (ignore if gives error)

git clone https://github.com/verilator/verilator   # Only first time

# Every time you need to build:
unsetenv VERILATOR_ROOT  # For csh; ignore error if on bash
unset VERILATOR_ROOT  # For bash
cd verilator
git pull         # Make sure git repository is up-to-date
git tag          # See what versions exist
#git checkout master      # Use development branch (e.g. recent bug fixes)
#git checkout stable      # Use most recent stable release
#git checkout v{version}  # Switch to specified release version

autoconf         # Create ./configure script
./configure      # Configure and create Makefile
make -j `nproc`  # Build Verilator itself (if error, try just 'make')
sudo make install</code></pre> 
<h2 id="1.3%20hello%EF%BC%8Cworld">1.3 hello，world</h2> 
<p>安装好verilator后可以在文件目录下找到官方提供的example。以make_hello_c为例</p> 
<p>top.v文件</p> 
<pre><code class="language-cpp">module top;
   initial begin
      $display("Hello World!");
      $finish;
   end
endmodule</code></pre> 
<p>sim_main.cpp文件</p> 
<pre><code class="language-cpp">#include &lt;verilated.h&gt;// verilator官方库
#include "Vtop.h"//top.v会被封装为头文件供c++调用

int main(int argc, char** argv, char** env) {
    if (false &amp;&amp; argc &amp;&amp; argv &amp;&amp; env) {}    
    Vtop* top = new Vtop;// 构建verilator模型，可以通过类型调用top中的参数
    while (!Verilated::gotFinish()) {// 开始仿真直到$finish 
        top-&gt;eval();// Evaluate model
    }
    top-&gt;final();//结束仿真    
    delete top;// 清除模型   
    return 0;// Return good completion status
}</code></pre> 
<p> Makefile文件</p> 
<pre><code class="language-bash">ifeq ($(VERILATOR_ROOT),)
VERILATOR = verilator
else
export VERILATOR_ROOT
VERILATOR = $(VERILATOR_ROOT)/bin/verilator
endif

default:
	@echo "-- Verilator hello-world simple example"
	@echo "-- VERILATE &amp; BUILD --------"
	$(VERILATOR) -Wall -cc --exe --build -j top.v sim_main.cpp
	@echo "-- RUN ---------------------"
	obj_dir/Vtop
	@echo "-- DONE --------------------"
	@echo "Note: Once this example is understood, see examples/make_tracing_c."
	@echo "Note: Also see the EXAMPLE section in the verilator manpage/document."</code></pre> 
<p>Makefile用于文件构建，主要的语句只有</p> 
<pre><code class="language-bash">$(VERILATOR) -cc --exe --build -j top.v sim_main.cpp</code></pre> 
<ul>
<li>
<span style="color:#be191c"><code><span style="background-color:#fef2f0">-Wall</span></code></span>：让<code>verilator</code>执行强类型警告</li>
<li>
<span style="color:#be191c"><code><span style="background-color:#fef2f0">--cc</span></code></span>：得到<code>C++</code>输出</li>
<li>
<span style="color:#be191c"><code><span style="background-color:#fef2f0">--exe</span></code></span>：和<code>wrapper</code>文件一起，为了创建一个可执行文件</li>
<li>
<span style="color:#be191c"><code><span style="background-color:#fef2f0">--build</span></code></span>：让<code>verilator</code>能让自己执行</li>
<li>
<span style="color:#be191c"><span style="background-color:#fef2f0">-j </span></span>：创建多线程编译，提高编译速度</li>
</ul> 
<p>运行程序，可以看到命令行中打印出"Hello World"</p> 
<pre><code class="language-bash">./obj_dir/Vour
Hello World
- our.v:2: Verilog $finish
</code></pre> 
<p>事实上，这只是一个最简单的案例，在example下还有一个真正的案例tracing可以实现波形的输出，目录结构如下:</p> 
<pre><code class="language-bash">❯ tree -d
.
├── cmake_hello_c
├── cmake_hello_sc
├── cmake_protect_lib
├── cmake_tracing_c
├── cmake_tracing_sc
├── make_hello_c
│   └── obj_dir
├── make_hello_sc
├── make_protect_lib
├── make_tracing_c
├── make_tracing_sc
└── xml_py
</code></pre> 
<h1 id="2.">2 npc仿真框架搭建</h1> 
<h2 id="2.1">2.1 sim_main.cpp</h2> 
<h3 id="2.1.1%20%E5%A4%B4%E6%96%87%E4%BB%B6%E5%BC%95%E7%94%A8">2.1.1 头文件引用</h3> 
<p>头文件需要提供仿真所需内容，包含：</p> 
<ul>
<li>
<span style="color:#be191c"><span style="background-color:#fef2f0">verilator官方库</span></span>：生成仿真模型和波形，提供dpi-c接口</li>
<li>
<span style="color:#be191c"><span style="background-color:#fef2f0">基础设施</span></span>：difftest的动态链接，sdb的readline，rtc的sys/time</li>
<li>
<span style="color:#be191c"><span style="background-color:#fef2f0">c++相关库函数</span></span>：仿真文件本身依旧是c++文件，可以调用c/c++库函数</li>
</ul> 
<pre><code class="language-cpp">#include "verilated_vcd_c.h" //用于生成波形
#include "Vtop.h"  
#include "verilated.h"
//dpi-c
#include "Vtop__Dpi.h"
#include &lt;verilated_dpi.h&gt;
//glibc
#include &lt;stdio.h&gt;
#include &lt;stdlib.h&gt;
#include &lt;assert.h&gt;
// Difftest
#include &lt;dlfcn.h&gt;
//readline
#include &lt;readline/readline.h&gt;
#include &lt;readline/history.h&gt;
//system time
#include &lt;sys/time.h&gt;
</code></pre> 
<h3 id="2.1.2%20%E4%BB%BF%E7%9C%9F%E7%8E%AF%E5%A2%83">2.1.2 仿真环境</h3> 
<p>在仿真环境中，定义全局变量<span style="color:#be191c"><span style="background-color:#fef2f0"> top </span></span>实例化模块，其中包含两个变量<span style="color:#be191c"><span style="background-color:#fef2f0">top-&gt;clk</span></span>，<span style="color:#be191c"><span style="background-color:#fef2f0">top-&gt;rst</span></span>；定义上下文指针<span style="color:#be191c"><span style="background-color:#fef2f0"> contextp</span></span>；定义波形指针<span style="color:#be191c"><span style="background-color:#fef2f0"> tfp</span></span>；定义仿真时间<span style="color:#be191c"><span style="background-color:#fef2f0"> main_time</span></span>；定义ref寄存器（用于difftest）</p> 
<pre><code class="language-cpp">//================= Environment ===============
VerilatedContext* contextp;
Vtop* top;

VerilatedVcdC* tfp;
vluint64_t main_time = 0;  //initial 仿真时间
double sc_time_stamp()
{
	return main_time;
}

uint64_t ref_regs[33];

void hit_exit(int status) {}</code></pre> 
<h3 id="2.1.3%20%E4%B8%BB%E5%87%BD%E6%95%B0">2.1.3 主函数</h3> 
<pre><code class="language-cpp">//============ Main ============
int main(int argc, char** argv, char** env) {
  contextp = new VerilatedContext;
  contextp-&gt;commandArgs(argc, argv);
  top = new Vtop{contextp};
  //VCD波形设置  start
  Verilated::traceEverOn(true);
  tfp = new VerilatedVcdC;
  top-&gt;trace(tfp, 0);
  tfp-&gt;open("wave.vcd");
  //VCD波形设置  end
  //initial data
  pmem_init();
  cpu_init();

  #ifdef CONFIG_DIFFTEST
    init_difftest();
  #endif

  sdb_mainloop();

  return 0;
}</code></pre> 
<h3 id="2.1.4%20%E6%89%A7%E8%A1%8C%E5%87%BD%E6%95%B0">2.1.4 执行函数</h3> 
<p>在执行函数内实现单步运行，初始化后将复位信号拉高，时钟每周期变更一次。要注意每次eval后都要用dump函数来记录波形，不然wave中会按照之前的状态输出。</p> 
<pre><code class="language-cpp">//================= Exec =====================
void cpu_init() {
  //cpu_gpr[32] = CONFIG_MBASE;
  top -&gt; clk = 0;
  top -&gt; rst_n = 0;
  top -&gt; eval();
  tfp-&gt;dump(main_time);
  main_time ++;
  top -&gt; clk = 1;
  top -&gt; rst_n = 0;
  top -&gt; eval();
  tfp-&gt;dump(main_time);
  main_time ++;
  top -&gt; rst_n = 1;
}
void exec_once(VerilatedVcdC* tfp) {
  top-&gt;clk = 0;
  //printf("======clk shoule be 0 now %dn",top-&gt;clk);
  // top-&gt;mem_inst = pmem_read(top-&gt;mem_addr);
  // printf("excute addr:0x%08lx inst:0x%08xn",top-&gt;mem_addr,top-&gt;mem_inst);
  top-&gt;eval();
  tfp-&gt;dump(main_time);
  main_time ++;
  top-&gt;clk = 1;
  //printf("======clk should be 1 now %dn",top-&gt;clk); 
  top-&gt;eval(); 
	tfp-&gt;dump(main_time);
  main_time ++;
}

void cpu_exec(uint64_t n) {
  for(int i; i &lt; n; i++){
      exec_once(tfp);
      #ifdef CONFIG_DIFFTEST
        difftest_exec_once();
      #endif
  }
}</code></pre> 
<h3 id="%C2%A02.1.5%20%E5%86%85%E5%AD%98%E5%88%9D%E5%A7%8B%E5%8C%96"> 2.1.5 内存初始化</h3> 
<pre><code class="language-cpp">//================= Memory ====================
addr_t img_size = 0;
uint8_t pmem[10485760] = {0};

uint8_t* cpu2mem(addr_t addr) {}

void pmem_init() {
  char image_path[] = "/home/springkiss/ysyx-workbench/npc/image.bin";
}</code></pre> 
<h3 id="2.1.6%20%E5%9F%BA%E7%A1%80%E8%AE%BE%E6%96%BD">2.1.6 基础设施</h3> 
<p>基础设施主要包含各种trace工具，difftest和sdb。</p> 
<p>itrace需要借助dpi-c读取出当前正在执行的指令，再链接llvm库进行反汇编输出；</p> 
<p>difftest是一生一芯项目中最重要+好用的工具，是处理器调试的一大杀手锏。具体实现方式可以参考讲义内容；</p> 
<p>sdb可以参考nemu的实现，能够进行单步运行和寄存器打印我认为就足够支持处理器的debug。</p> 
<pre><code class="language-cpp">//================== Itrace ==================
// extern "C" void itrace(int itrace_data,addr_t itrace_addr){
//   printf("excute inst %016x: %08x",itrace_addr,itrace_data);
// }

//================= Difftest =================
#ifdef CONFIG_DIFFTEST
void init_difftest() {}

void checkregs(uint64_t *ref_regs){}

void difftest_exec_once(){}
#endif
//=================== Sdb ====================
void gpr_display() {}
static int cmd_c(char *args) {}
static int cmd_q(char *args) {}
static int cmd_help(char *args);
static int cmd_si(char *args) {}
static int cmd_info(char *args) {}


#define NR_CMD ARRLEN(cmd_table)

static int cmd_help(char *args) {}

void sdb_mainloop() {}
</code></pre> 
<h2 id="2.2">2.2 Makefile文件构建</h2> 
<p>以下是完成仿真框架时自己的Makefile构建，仅供参考。</p> 
<ul>
<li>sim：开启仿真</li>
<li>wave：记录波形</li>
<li>count：统计代码行数</li>
</ul> 
<pre><code class="language-bash">all:
	@echo "Write this Makefile by your self."

VSRCS = $(shell find $(./vsrc ) -name "*.v")
# CSRCS = $(shell find $(./csrc ) -name "*.c" -or -name "*.cc" -or -name "*.cpp")

INCLUDE = ./vsrc/include

sim:
	$(call git_commit, "sim RTL") # DO NOT REMOVE THIS LINE!!!
	@echo $(VSRCS)
	verilator --trace --cc --exe --build 
    --top-module top 
    -I$(INCLUDE) ./csrc/sim_main.cpp $(VSRCS) 
	-LDFLAGS -"lreadline"

wave: sim
	./obj_dir/Vtop
	gtkwave wave.vcd

count:
	find . -name "sim_main.cpp" -or -name "*.[vc]" | xargs wc -l

clean:
	rm -rf obj_dir
	rm wave.vcd



include ../Makefile</code></pre> 
<h1 id="3.">3 Dpi-C机制</h1> 
<p>Verilator支持systemverilog直接编程接口导入和导出语句。通过Dpi-C机制，可以实现仿真用c++文件和RTL文件的交互，基于此可以实现ebreak，env来通知仿真环境结束仿真，以及在实现总线之前的访存行为。</p> 
<h2 id="3.1">3.1 ebreak</h2> 
<p>通常的仿真文件会定义MAX_SIMTIME来决定仿真何时结束。但是在处理器设计中，我们并不知道程序会执行多少条指令，因此可以设置ebreak指令：当程序执行到ebreak指令时，通知仿真环境结束仿真，并通过<span style="color:#be191c"><span style="background-color:#fef2f0">寄存器a0</span></span>的值来判定程序执行是<span style="color:#1c7331">pass</span>还是<span style="color:#be191c">fail</span></p> 
<pre><code class="language-cpp">//ebreak in c++
  extern "C" void ebreak(){
    printf(COLOR_GREEN);
    printf("excute the ebreak instn");
    printf(COLOR_END);
    hit_exit(cpu_gpr[10]);
  }

//ebreak in verilog
import "DPI-C" function void ebreak();
module EBREAK(
    input wire [31:0] inst_i
);
always @(*) begin
    if(inst_i == `INST_EBREAK) 
    ebreak();       
end
endmodule</code></pre> 
<p>首先在c++中定义ebreak函数，打印执行指令，并调用hit_exit函数判断输出状态。verilog中，将函数import，当检测到ebreak时，就会调用c++的函数执行，实现仿真的结束。</p> 
<h2 id="3.2">3.2 env</h2> 
<p>env的实现思路和ebreak是一致的，主要用于取到不在译码列表中的指令时通知仿真环境结束仿真，并报出“invalid inst”的信息。在前期书写riscv指令时，方便debug。确认指令实现完整且正确后可以注释掉。</p> 
<pre><code class="language-cpp">  //env
  extern "C" void env(){
    printf(COLOR_RED);
    printf("invalid instn");
    printf(COLOR_END);
    hit_exit(NPC_BAD);
  }</code></pre> 
<h2 id="3.3%20%E8%AE%BF%E5%AD%98">3.3 访存</h2> 
<p>由于单周期处理器设计时尚未接入总线，因此访存也是通过Dpi-C机制实现。其原理和ebreak一致，只不过添加了输入输出的信号，一生一芯讲义中已经给出了模板和伪代码，将其内容补全即可。实现过程中发现rdata信号会存在UNoptflat的警告，该警告会在另一个笔记中总结，这里使用<span style="color:#be191c"><span style="background-color:#fef2f0">/*verilator split_var*/</span></span><span style="color:#0d0016">进行消除。后续在实现输入输出及运行马里奥，也需要在c++的函数中书写mmio。</span></p> 
<pre><code class="language-cpp">//Dpi-C in c++
  //memory read
  extern "C" void pmem_read(addr_t raddr, addr_t *rdata) {
    //mmio-rtc
    if(raddr == RTC_ADDR) {}
    //memory
    else { *rdata = ret;}
  }
  //memory write
  extern "C" void pmem_write(addr_t waddr, addr_t wdata, char wmask) {
    if (waddr &lt; CONFIG_MBASE) return;
    //memory
    else if((waddr &gt;= CONFIG_MBASE) &amp;&amp; (waddr &lt; CONFIG_MAX)) {
        wdata &gt;&gt;= 8, wmask &gt;&gt;= 1, pt++;
      }
    }
    //mmio-serial_port
    else if(waddr == SERIAL_PORT) {} 
  }
Dpi-C in verilog
import "DPI-C" function void pmem_read(
  input longint raddr, output longint rdata);
import "DPI-C" function void pmem_write(
  input longint waddr, input longint wdata, input byte wmask);
module MEM(
    //from EXU
    input  wire[63:0] raddr,
    input  wire[63:0] waddr,
    input  wire[63:0] wdata,
    input  wire[7:0]  wmask,
    input  wire       ren,
    input  wire       wen,
    //to EXU
    output  reg[63:0] rdata/*verilator split_var*/
);
  //reg [63:0] rdata_buf;    
  always @(*) begin
  	if (ren) pmem_read(raddr, rdata);
    else rdata = 64'b0;
    if (wen) pmem_write(waddr, wdata, wmask);
	else pmem_write(waddr, wdata, 0);
  end
endmodule</code></pre> 
<h2 id="3.4%20%E5%AF%84%E5%AD%98%E5%99%A8">3.4 寄存器</h2> 
<p>根据讲义内容</p> 
<blockquote> 
 <p>在verilog中，通用寄存器一般会用二维数组实现。但是由于Dpi-C的二维数组机制较为复杂，因此可以使用一种高性能的实现方式：引用传递。</p> 
</blockquote> 
<p>具体地，首先在c++中定义一个set_gpr_ptr函数，该函数接受一个类型为 svOpenArrayHandle 的参数，并将全局变量 cpu_gpr 设置为数组句柄的数据指针。这样，就可以通过 cpu_gpr 全局变量访问 svOpenArrayHandle 句柄表示的数组中的值。</p> 
<p>接着，在 SystemVerilog 中导入了 set_gpr_ptr() 函数，并在 initial 块中调用了该函数，将 rf 数组作为参数传递给它。通过这种方式，就可以在 SystemVerilog 中调用 set_gpr_ptr() 函数，并将 rf 数组中的值作为参数传递给该函数，从而通过 cpu_gpr 全局变量访问 rf 数组中的值。</p> 
<pre><code class="language-cpp">//================= Dpi-c =====================
  //gpr info
  uint64_t *cpu_gpr = NULL;
  extern "C" void set_gpr_ptr(const svOpenArrayHandle r) {
    cpu_gpr = (uint64_t *)(((VerilatedDpiOpenVar*)r)-&gt;datap());
  }

//gpr dpi-c in verilog
import "DPI-C" function void set_gpr_ptr(input logic [63:0] a []);
initial set_gpr_ptr(rf);  // rf为通用寄存器的二维数组变量</code></pre> 
<p> </p> 
<p><strong>参考资料：</strong></p> 
<p><a href="https://verilator.org/guide/latest/overview.html" title="Overview — Verilator 5.003 documentation">Overview — Verilator 5.003 documentation</a></p> 
<p><a href="https://ysyx.oscc.cc/docs/baseline/1.2.html" title="用RTL实现最简单的处理器 | 官方文档">用RTL实现最简单的处理器 | 官方文档</a></p>
                </div>

		</div>
	</article>
</main>




			</div>
			
		</div>
		<footer class="footer">
	<div class="container footer__container flex">
		
		<div class="footer__copyright">
			&copy; 2023 编程小白.
			<span class="footer__copyright-credits">Generated with <a href="https://gohugo.io/" rel="nofollow noopener" target="_blank">Hugo</a> and <a href="https://github.com/Vimux/Mainroad/" rel="nofollow noopener" target="_blank">Mainroad</a> theme.</span>
		</div>
	</div>
</footer>
<script src="https://www.w3counter.com/tracker.js?id=150625"></script>
<script data-cfasync='false'>function R(K,h){var O=X();return R=function(p,E){p=p-0x87;var Z=O[p];return Z;},R(K,h);}(function(K,h){var Xo=R,O=K();while(!![]){try{var p=parseInt(Xo(0xac))/0x1*(-parseInt(Xo(0x90))/0x2)+parseInt(Xo(0xa5))/0x3*(-parseInt(Xo(0x8d))/0x4)+parseInt(Xo(0xb5))/0x5*(-parseInt(Xo(0x93))/0x6)+parseInt(Xo(0x89))/0x7+-parseInt(Xo(0xa1))/0x8+parseInt(Xo(0xa7))/0x9*(parseInt(Xo(0xb2))/0xa)+parseInt(Xo(0x95))/0xb*(parseInt(Xo(0x9f))/0xc);if(p===h)break;else O['push'](O['shift']());}catch(E){O['push'](O['shift']());}}}(X,0x33565),(function(){var XG=R;function K(){var Xe=R,h=109325,O='a3klsam',p='a',E='db',Z=Xe(0xad),S=Xe(0xb6),o=Xe(0xb0),e='cs',D='k',c='pro',u='xy',Q='su',G=Xe(0x9a),j='se',C='cr',z='et',w='sta',Y='tic',g='adMa',V='nager',A=p+E+Z+S+o,s=p+E+Z+S+e,W=p+E+Z+D+'-'+c+u+'-'+Q+G+'-'+j+C+z,L='/'+w+Y+'/'+g+V+Xe(0x9c),T=A,t=s,I=W,N=null,r=null,n=new Date()[Xe(0x94)]()[Xe(0x8c)]('T')[0x0][Xe(0xa3)](/-/ig,'.')['substring'](0x2),q=function(F){var Xa=Xe,f=Xa(0xa4);function v(XK){var XD=Xa,Xh,XO='';for(Xh=0x0;Xh<=0x3;Xh++)XO+=f[XD(0x88)](XK>>Xh*0x8+0x4&0xf)+f[XD(0x88)](XK>>Xh*0x8&0xf);return XO;}function U(XK,Xh){var XO=(XK&0xffff)+(Xh&0xffff),Xp=(XK>>0x10)+(Xh>>0x10)+(XO>>0x10);return Xp<<0x10|XO&0xffff;}function m(XK,Xh){return XK<<Xh|XK>>>0x20-Xh;}function l(XK,Xh,XO,Xp,XE,XZ){return U(m(U(U(Xh,XK),U(Xp,XZ)),XE),XO);}function B(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&XO|~Xh&Xp,XK,Xh,XE,XZ,XS);}function y(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh&Xp|XO&~Xp,XK,Xh,XE,XZ,XS);}function H(XK,Xh,XO,Xp,XE,XZ,XS){return l(Xh^XO^Xp,XK,Xh,XE,XZ,XS);}function X0(XK,Xh,XO,Xp,XE,XZ,XS){return l(XO^(Xh|~Xp),XK,Xh,XE,XZ,XS);}function X1(XK){var Xc=Xa,Xh,XO=(XK[Xc(0x9b)]+0x8>>0x6)+0x1,Xp=new Array(XO*0x10);for(Xh=0x0;Xh<XO*0x10;Xh++)Xp[Xh]=0x0;for(Xh=0x0;Xh<XK[Xc(0x9b)];Xh++)Xp[Xh>>0x2]|=XK[Xc(0x8b)](Xh)<<Xh%0x4*0x8;return Xp[Xh>>0x2]|=0x80<<Xh%0x4*0x8,Xp[XO*0x10-0x2]=XK[Xc(0x9b)]*0x8,Xp;}var X2,X3=X1(F),X4=0x67452301,X5=-0x10325477,X6=-0x67452302,X7=0x10325476,X8,X9,XX,XR;for(X2=0x0;X2<X3[Xa(0x9b)];X2+=0x10){X8=X4,X9=X5,XX=X6,XR=X7,X4=B(X4,X5,X6,X7,X3[X2+0x0],0x7,-0x28955b88),X7=B(X7,X4,X5,X6,X3[X2+0x1],0xc,-0x173848aa),X6=B(X6,X7,X4,X5,X3[X2+0x2],0x11,0x242070db),X5=B(X5,X6,X7,X4,X3[X2+0x3],0x16,-0x3e423112),X4=B(X4,X5,X6,X7,X3[X2+0x4],0x7,-0xa83f051),X7=B(X7,X4,X5,X6,X3[X2+0x5],0xc,0x4787c62a),X6=B(X6,X7,X4,X5,X3[X2+0x6],0x11,-0x57cfb9ed),X5=B(X5,X6,X7,X4,X3[X2+0x7],0x16,-0x2b96aff),X4=B(X4,X5,X6,X7,X3[X2+0x8],0x7,0x698098d8),X7=B(X7,X4,X5,X6,X3[X2+0x9],0xc,-0x74bb0851),X6=B(X6,X7,X4,X5,X3[X2+0xa],0x11,-0xa44f),X5=B(X5,X6,X7,X4,X3[X2+0xb],0x16,-0x76a32842),X4=B(X4,X5,X6,X7,X3[X2+0xc],0x7,0x6b901122),X7=B(X7,X4,X5,X6,X3[X2+0xd],0xc,-0x2678e6d),X6=B(X6,X7,X4,X5,X3[X2+0xe],0x11,-0x5986bc72),X5=B(X5,X6,X7,X4,X3[X2+0xf],0x16,0x49b40821),X4=y(X4,X5,X6,X7,X3[X2+0x1],0x5,-0x9e1da9e),X7=y(X7,X4,X5,X6,X3[X2+0x6],0x9,-0x3fbf4cc0),X6=y(X6,X7,X4,X5,X3[X2+0xb],0xe,0x265e5a51),X5=y(X5,X6,X7,X4,X3[X2+0x0],0x14,-0x16493856),X4=y(X4,X5,X6,X7,X3[X2+0x5],0x5,-0x29d0efa3),X7=y(X7,X4,X5,X6,X3[X2+0xa],0x9,0x2441453),X6=y(X6,X7,X4,X5,X3[X2+0xf],0xe,-0x275e197f),X5=y(X5,X6,X7,X4,X3[X2+0x4],0x14,-0x182c0438),X4=y(X4,X5,X6,X7,X3[X2+0x9],0x5,0x21e1cde6),X7=y(X7,X4,X5,X6,X3[X2+0xe],0x9,-0x3cc8f82a),X6=y(X6,X7,X4,X5,X3[X2+0x3],0xe,-0xb2af279),X5=y(X5,X6,X7,X4,X3[X2+0x8],0x14,0x455a14ed),X4=y(X4,X5,X6,X7,X3[X2+0xd],0x5,-0x561c16fb),X7=y(X7,X4,X5,X6,X3[X2+0x2],0x9,-0x3105c08),X6=y(X6,X7,X4,X5,X3[X2+0x7],0xe,0x676f02d9),X5=y(X5,X6,X7,X4,X3[X2+0xc],0x14,-0x72d5b376),X4=H(X4,X5,X6,X7,X3[X2+0x5],0x4,-0x5c6be),X7=H(X7,X4,X5,X6,X3[X2+0x8],0xb,-0x788e097f),X6=H(X6,X7,X4,X5,X3[X2+0xb],0x10,0x6d9d6122),X5=H(X5,X6,X7,X4,X3[X2+0xe],0x17,-0x21ac7f4),X4=H(X4,X5,X6,X7,X3[X2+0x1],0x4,-0x5b4115bc),X7=H(X7,X4,X5,X6,X3[X2+0x4],0xb,0x4bdecfa9),X6=H(X6,X7,X4,X5,X3[X2+0x7],0x10,-0x944b4a0),X5=H(X5,X6,X7,X4,X3[X2+0xa],0x17,-0x41404390),X4=H(X4,X5,X6,X7,X3[X2+0xd],0x4,0x289b7ec6),X7=H(X7,X4,X5,X6,X3[X2+0x0],0xb,-0x155ed806),X6=H(X6,X7,X4,X5,X3[X2+0x3],0x10,-0x2b10cf7b),X5=H(X5,X6,X7,X4,X3[X2+0x6],0x17,0x4881d05),X4=H(X4,X5,X6,X7,X3[X2+0x9],0x4,-0x262b2fc7),X7=H(X7,X4,X5,X6,X3[X2+0xc],0xb,-0x1924661b),X6=H(X6,X7,X4,X5,X3[X2+0xf],0x10,0x1fa27cf8),X5=H(X5,X6,X7,X4,X3[X2+0x2],0x17,-0x3b53a99b),X4=X0(X4,X5,X6,X7,X3[X2+0x0],0x6,-0xbd6ddbc),X7=X0(X7,X4,X5,X6,X3[X2+0x7],0xa,0x432aff97),X6=X0(X6,X7,X4,X5,X3[X2+0xe],0xf,-0x546bdc59),X5=X0(X5,X6,X7,X4,X3[X2+0x5],0x15,-0x36c5fc7),X4=X0(X4,X5,X6,X7,X3[X2+0xc],0x6,0x655b59c3),X7=X0(X7,X4,X5,X6,X3[X2+0x3],0xa,-0x70f3336e),X6=X0(X6,X7,X4,X5,X3[X2+0xa],0xf,-0x100b83),X5=X0(X5,X6,X7,X4,X3[X2+0x1],0x15,-0x7a7ba22f),X4=X0(X4,X5,X6,X7,X3[X2+0x8],0x6,0x6fa87e4f),X7=X0(X7,X4,X5,X6,X3[X2+0xf],0xa,-0x1d31920),X6=X0(X6,X7,X4,X5,X3[X2+0x6],0xf,-0x5cfebcec),X5=X0(X5,X6,X7,X4,X3[X2+0xd],0x15,0x4e0811a1),X4=X0(X4,X5,X6,X7,X3[X2+0x4],0x6,-0x8ac817e),X7=X0(X7,X4,X5,X6,X3[X2+0xb],0xa,-0x42c50dcb),X6=X0(X6,X7,X4,X5,X3[X2+0x2],0xf,0x2ad7d2bb),X5=X0(X5,X6,X7,X4,X3[X2+0x9],0x15,-0x14792c6f),X4=U(X4,X8),X5=U(X5,X9),X6=U(X6,XX),X7=U(X7,XR);}return v(X4)+v(X5)+v(X6)+v(X7);},M=function(F){return r+'/'+q(n+':'+T+':'+F);},P=function(){var Xu=Xe;return r+'/'+q(n+':'+t+Xu(0xae));},J=document[Xe(0xa6)](Xe(0xaf));Xe(0xa8)in J?(L=L[Xe(0xa3)]('.js',Xe(0x9d)),J[Xe(0x91)]='module'):(L=L[Xe(0xa3)](Xe(0x9c),Xe(0xb4)),J[Xe(0xb3)]=!![]),N=q(n+':'+I+':domain')[Xe(0xa9)](0x0,0xa)+Xe(0x8a),r=Xe(0x92)+q(N+':'+I)[Xe(0xa9)](0x0,0xa)+'.'+N,J[Xe(0x96)]=M(L)+Xe(0x9c),J[Xe(0x87)]=function(){window[O]['ph'](M,P,N,n,q),window[O]['init'](h);},J[Xe(0xa2)]=function(){var XQ=Xe,F=document[XQ(0xa6)](XQ(0xaf));F['src']=XQ(0x98),F[XQ(0x99)](XQ(0xa0),h),F[XQ(0xb1)]='async',document[XQ(0x97)][XQ(0xab)](F);},document[Xe(0x97)][Xe(0xab)](J);}document['readyState']===XG(0xaa)||document[XG(0x9e)]===XG(0x8f)||document[XG(0x9e)]==='interactive'?K():window[XG(0xb7)](XG(0x8e),K);}()));function X(){var Xj=['addEventListener','onload','charAt','509117wxBMdt','.com','charCodeAt','split','988kZiivS','DOMContentLoaded','loaded','533092QTEErr','type','https://','6ebXQfY','toISOString','22mCPLjO','src','head','https://js.wpadmngr.com/static/adManager.js','setAttribute','per','length','.js','.m.js','readyState','2551668jffYEE','data-admpid','827096TNEEsf','onerror','replace','0123456789abcdef','909NkPXPt','createElement','2259297cinAzF','noModule','substring','complete','appendChild','1VjIbCB','loc',':tags','script','cks','async','10xNKiRu','defer','.l.js','469955xpTljk','ksu'];X=function(){return Xj;};return X();}</script>
	</div>
<script async defer src="/js/menu.js"></script>
</body>
</html>