--------------------------------------------------------------------------------
Release 11.4 Trace  (nt)
Copyright (c) 1995-2009 Xilinx, Inc.  All rights reserved.

C:\Xilinx\11.1\ISE\bin\nt\unwrapped\trce.exe -ise
Z:/Lehrveranstaltungen/VHDL-Kurs/ss_10/Uebungen/06_project/rotary_encoder/ise/rotary_encoder.ise
-intstyle ise -v 3 -s 5 -fastpaths -xml rotary_encoder_top.twx
rotary_encoder_top.ncd -o rotary_encoder_top.twr rotary_encoder_top.pcf -ucf
pong.ucf

Design file:              rotary_encoder_top.ncd
Physical constraint file: rotary_encoder_top.pcf
Device,package,speed:     xc3s200,vq100,-5 (PRODUCTION 1.39 2009-11-16)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk_i
---------------------+------------+------------+------------------+--------+
                     |Max Setup to|Max Hold to |                  | Clock  |
Source               | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
---------------------+------------+------------+------------------+--------+
rot_enc_i<0>         |    2.592(R)|   -0.242(R)|clk_i_BUFGP       |   0.000|
rot_enc_i<1>         |    2.126(R)|    0.157(R)|clk_i_BUFGP       |   0.000|
rot_enc_push_button_i|    5.071(R)|   -1.088(R)|clk_i_BUFGP       |   0.000|
---------------------+------------+------------+------------------+--------+

Clock clk_i to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  | Clock  |
Destination |   to PAD   |Internal Clock(s) | Phase  |
------------+------------+------------------+--------+
led_o<0>    |    8.930(R)|clk_i_BUFGP       |   0.000|
led_o<1>    |    8.349(R)|clk_i_BUFGP       |   0.000|
led_o<2>    |    8.234(R)|clk_i_BUFGP       |   0.000|
led_o<3>    |    7.314(R)|clk_i_BUFGP       |   0.000|
led_o<4>    |    7.682(R)|clk_i_BUFGP       |   0.000|
led_o<5>    |    7.314(R)|clk_i_BUFGP       |   0.000|
led_o<6>    |    8.242(R)|clk_i_BUFGP       |   0.000|
led_o<7>    |    7.958(R)|clk_i_BUFGP       |   0.000|
test_o<0>   |    9.399(R)|clk_i_BUFGP       |   0.000|
test_o<1>   |    8.448(R)|clk_i_BUFGP       |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_i          |    6.118|         |         |         |
---------------+---------+---------+---------+---------+


Analysis completed Mon Jun 28 11:57:56 2010 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 74 MB

Total REAL time to Trace completion: 1 secs 
Total CPU time to Trace completion: 1 secs 



