$date
	Sat Oct 31 10:37:34 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! Y $end
$var reg 1 " A $end
$var reg 1 # clk $end
$var reg 1 $ enable $end
$var reg 1 % reset $end
$scope module U1 $end
$var wire 1 " D $end
$var wire 1 # clk $end
$var wire 1 $ enable $end
$var wire 1 % reset $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0%
1$
0#
0"
x!
$end
#1
0!
1#
#2
0#
#3
1#
#4
0#
1"
#5
1!
1#
#6
0#
0"
#7
0!
1#
#8
0#
#9
1#
#10
0#
#11
1#
#12
0#
1"
#13
1!
1#
#14
0#
#15
1#
