INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/project_3/project_3.sim/sim_1/synth/timing/xsim/Error_Tolerant_adder_test_bench_time_synth.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Tolerant_Adder
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/lolwa/project_3/project_3.srcs/sim_1/new/Error_Tolerant_adder_test_bench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Error_Tolerant_adder_test_bench
