// Seed: 1264147324
module module_0 ();
  always @(posedge (id_0) - id_0) begin
    id_0 = 1;
    id_0 = id_0;
    id_0 = id_0#(.id_0(1));
  end
  always @(id_0 or negedge id_0) begin
    #1 id_0 = 1;
  end
  logic id_1 = !id_1 ^ 1;
  generate
    logic id_2;
    if (id_2) begin : id_3
      assign id_3 = id_3;
    end else begin
      assign id_2 = id_0;
    end
  endgenerate
  assign id_0 = 1 ? 1 : id_2;
endmodule
