0-prep 0h0m1s429ms
1-yosys 0h1m43s878ms
2-opensta 0h0m1s970ms
3-verilog2def_openroad 0h0m1s514ms
6-tapcell 0h0m4s149ms
7-pdn 0h0m7s375ms
8-replace 0h0m20s568ms
9-opendp 0h0m5s147ms
10-cts 0h1m23s164ms
11-write_verilog 0h0m1s494ms
11-resizer_timing 0h0m8s589ms
12-write_verilog 0h0m1s458ms
13-opensta_post_resizer_timing 0h0m2s972ms
15-opendp 0h0m2s508ms
16-write_verilog 0h0m1s605ms
16-diodes 0h0m1s615ms
17-addspacers 0h0m2s1ms
18-fastroute 0h0m17s858ms
19-write_verilog 0h0m2s29ms
20-tritonRoute 0h22m16s931ms
21-spef_extraction 0h0m35s470ms
22-opensta_spef 0h0m7s790ms
24-write_verilog 0h0m4s763ms
28-klayout_xor 0h0m0s7ms
28-magic_gen 0h2m50s669ms
29-magic_ext_spice 0h2m39s193ms
30-lvs 0h1m56s835ms
31-magic_drc 0h11m47s224ms
33-or_antenna 0h0m11s79ms