ncsim(64): 15.20-s038: (c) Copyright 1995-2017 Cadence Design Systems, Inc.
include $CDS_INST_DIR/tools/inca/files/hdl.var
|
ncsim: *W,DLHPTH (./hdl.var,2): hdl.var invalid path '/eda/cadence/2017-18/RHELx86/IC_6.1.7.715/../tools/inca/files/hdl.var' (hdl.var command ignored).

-------------------------------------
Relinquished control to SimVision...
ncsim> 
ncsim> database -open waves -into waves.shm -default
Created default SHM database waves
ncsim> probe -create -shm ArbitrationSubModule_Testbench.clk ArbitrationSubModule_Testbench.reset ArbitrationSubModule_Testbench.tb_I_Bus_RQ ArbitrationSubModule_Testbench.tb_I_Bus_Arbiter_GRANT ArbitrationSubModule_Testbench.tb_P_InstMem_Read ArbitrationSubModule_Testbench.tb_P_InstMem_Address ArbitrationSubModule_Testbench.tb_P_InstMem_Ready ArbitrationSubModule_Testbench.tb_P_InstMem_In ArbitrationSubModule_Testbench.tb_Bus_InstMem_Read ArbitrationSubModule_Testbench.tb_Bus_InstMem_Ready ArbitrationSubModule_Testbench.tb_Bus_InstMem_Address ArbitrationSubModule_Testbench.tb_Bus_InstMem_In ArbitrationSubModule_Testbench.uut.I_Bus_RQ ArbitrationSubModule_Testbench.uut.I_Bus_GRANT ArbitrationSubModule_Testbench.uut.P_InstMem_Address ArbitrationSubModule_Testbench.uut.P_InstMem_Read ArbitrationSubModule_Testbench.uut.P_InstMem_In ArbitrationSubModule_Testbench.uut.P_InstMem_Ready ArbitrationSubModule_Testbench.tb_D_Bus_RQ ArbitrationSubModule_Testbench.tb_D_Bus_GRANT ArbitrationSubModule_Testbench.tb_P_DataMem_Read ArbitrationSubModule_Testbench.tb_P_DataMem_Write ArbitrationSubModule_Testbench.tb_P_DataMem_Address ArbitrationSubModule_Testbench.tb_P_DataMem_Out ArbitrationSubModule_Testbench.tb_P_DataMem_Ready ArbitrationSubModule_Testbench.tb_P_DataMem_In ArbitrationSubModule_Testbench.tb_Bus_DataMem_Read ArbitrationSubModule_Testbench.tb_Bus_DataMem_Write ArbitrationSubModule_Testbench.tb_Bus_DataMem_Ready ArbitrationSubModule_Testbench.tb_Bus_DataMem_Address ArbitrationSubModule_Testbench.tb_Bus_DataMem_In ArbitrationSubModule_Testbench.tb_Bus_DataMem_Out ArbitrationSubModule_Testbench.uut.D_Bus_RQ ArbitrationSubModule_Testbench.uut.D_Bus_GRANT ArbitrationSubModule_Testbench.uut.P_DataMem_Out ArbitrationSubModule_Testbench.uut.P_DataMem_Write ArbitrationSubModule_Testbench.uut.P_DataMem_Read ArbitrationSubModule_Testbench.uut.P_DataMem_Address ArbitrationSubModule_Testbench.uut.P_DataMem_In ArbitrationSubModule_Testbench.uut.P_DataMem_Ready
Created probe 1
ncsim> run 1.2us
Starting Simulation 
Ran until 1200 NS + 0
ncsim> run 1.2us
Ran until 2400 NS + 0
ncsim> ^C
ncsim> exit
ncsim: Memory Usage - 38.5M program + 60.2M data = 98.7M total (102.3M Peak)
ncsim: CPU Usage - 320.8s system + 87.4s user = 408.3s total (19558.8s, 2.1% cpu)
