<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<EDKSYSTEM EDWVERSION="1.2" TIMESTAMP="Thu May  8 17:30:41 2025" VIVADOVERSION="2019.2">

  <SYSTEMINFO ARCH="artix7" BOARD="digilentinc.com:nexys-a7-100t:part0:1.3" DEVICE="7a100t" NAME="design_1" PACKAGE="csg324" SPEEDGRADE="-1"/>

  <EXTERNALPORTS>
    <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk_0" SIGIS="clk" SIGNAME="External_Ports_clk_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="clk"/>
        <CONNECTION INSTANCE="bh_write_file_0" PORT="VIDEO_CLK"/>
        <CONNECTION INSTANCE="bili_0" PORT="clk"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="filed_enable_0" SIGIS="undef" SIGNAME="External_Ports_filed_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="filed_enable"/>
        <CONNECTION INSTANCE="bh_write_file_0" PORT="VIDEO_OUT_FIELD_ENABLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="line_enable_0" SIGIS="undef" SIGNAME="External_Ports_line_enable_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="line_enable"/>
        <CONNECTION INSTANCE="bh_write_file_0" PORT="VIDEO_OUT_LINE_ENABLE"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="line_sync_0" SIGIS="undef" SIGNAME="External_Ports_line_sync_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="line_sync"/>
        <CONNECTION INSTANCE="bh_write_file_0" PORT="VIDEO_OUT_LINE_SYNC"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="reset_0" SIGIS="rst" SIGNAME="External_Ports_reset_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="reset"/>
        <CONNECTION INSTANCE="bh_write_file_0" PORT="reset"/>
        <CONNECTION INSTANCE="bili_0" PORT="RESET"/>
      </CONNECTIONS>
    </PORT>
    <PORT DIR="I" NAME="clkx3_0" SIGIS="undef" SIGNAME="External_Ports_clkx3_0">
      <CONNECTIONS>
        <CONNECTION INSTANCE="fpga_exp7_0" PORT="clkx3"/>
      </CONNECTIONS>
    </PORT>
  </EXTERNALPORTS>

  <EXTERNALINTERFACES/>

  <MODULES>
    <MODULE COREREVISION="1" FULLNAME="/bh_write_file_0" HWVERSION="1.0" INSTANCE="bh_write_file_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bh_write_file" VLNV="xilinx.com:module_ref:bh_write_file:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_bh_write_file_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="VIDEO_CLK" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_OUT_FIELD_ENABLE" SIGIS="undef" SIGNAME="External_Ports_filed_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="filed_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_OUT_LINE_ENABLE" SIGIS="undef" SIGNAME="External_Ports_line_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="line_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="VIDEO_OUT_LINE_SYNC" SIGIS="undef" SIGNAME="External_Ports_line_sync_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="line_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="EZOOM_DATA_OUTPUT" RIGHT="0" SIGIS="undef" SIGNAME="bili_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bili_0" PORT="data_out"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/bili_0" HWVERSION="1.0" INSTANCE="bili_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="bili" VLNV="xilinx.com:module_ref:bili:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_bili_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="RESET" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" LEFT="7" NAME="data_in" RIGHT="0" SIGIS="undef" SIGNAME="fpga_exp7_0_PRE_cmos_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="fpga_exp7_0" PORT="PRE_cmos_data"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="data_out" RIGHT="0" SIGIS="undef" SIGNAME="bili_0_data_out">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bh_write_file_0" PORT="EZOOM_DATA_OUTPUT"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
    <MODULE COREREVISION="1" FULLNAME="/fpga_exp7_0" HWVERSION="1.0" INSTANCE="fpga_exp7_0" IPTYPE="PERIPHERAL" IS_ENABLE="1" MODCLASS="PERIPHERAL" MODTYPE="fpga_exp7" VLNV="xilinx.com:module_ref:fpga_exp7:1.0">
      <DOCUMENTS/>
      <PARAMETERS>
        <PARAMETER NAME="Component_Name" VALUE="design_1_fpga_exp7_0_0"/>
        <PARAMETER NAME="EDK_IPTYPE" VALUE="PERIPHERAL"/>
      </PARAMETERS>
      <PORTS>
        <PORT CLKFREQUENCY="100000000" DIR="I" NAME="clk" SIGIS="clk" SIGNAME="External_Ports_clk_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clk_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="clkx3" SIGIS="undef" SIGNAME="External_Ports_clkx3_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="clkx3_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="filed_enable" SIGIS="undef" SIGNAME="External_Ports_filed_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="filed_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="line_enable" SIGIS="undef" SIGNAME="External_Ports_line_enable_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="line_enable_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="line_sync" SIGIS="undef" SIGNAME="External_Ports_line_sync_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="line_sync_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="I" NAME="reset" SIGIS="rst" SIGNAME="External_Ports_reset_0">
          <CONNECTIONS>
            <CONNECTION INSTANCE="External_Ports" PORT="reset_0"/>
          </CONNECTIONS>
        </PORT>
        <PORT DIR="O" LEFT="7" NAME="PRE_cmos_data" RIGHT="0" SIGIS="undef" SIGNAME="fpga_exp7_0_PRE_cmos_data">
          <CONNECTIONS>
            <CONNECTION INSTANCE="bili_0" PORT="data_in"/>
          </CONNECTIONS>
        </PORT>
      </PORTS>
      <BUSINTERFACES/>
    </MODULE>
  </MODULES>

</EDKSYSTEM>
