/*******************************************************************************
 *
 * DO NOT EDIT THIS FILE!
 * This file is auto-generated by fltg from Logical Table definition files.
 *
 * Tool: $SDK/INTERNAL/fltg/bin/fltg
 *
 * Edits to this file will be lost when it is regenerated.
 *
 * This license is set out in https://raw.githubusercontent.com/Broadcom-Network-Switching-Software/OpenBCM/master/Legal/LICENSE file.
 * 
 * Copyright 2007-2020 Broadcom Inc. All rights reserved.
 */
#include "bcm56880_a0_lrd_enumpool.h"
/* enum ALPM_CONTROL_STATE_T */
static const shr_enum_map_t bcm56880_a0_lrd_alpm_control_state_t_enum[BCM56880_A0_LRD_ALPM_CONTROL_STATE_T_ENUM_COUNT] = {
    { "VALID", 0 },
    { "CONFLICTING_ALPM_BANKS", 1 },
    { "ALPM_IN_USE", 2 },
};

/* enum ALPM_DB_T */
static const shr_enum_map_t bcm56880_a0_lrd_alpm_db_t_enum[BCM56880_A0_LRD_ALPM_DB_T_ENUM_COUNT] = {
    { "ALPM_DB_0", 0 },
    { "ALPM_DB_1", 1 },
    { "ALPM_DB_2", 2 },
    { "ALPM_DB_3", 3 },
};

/* enum ALPM_KEY_INPUT_T */
static const shr_enum_map_t bcm56880_a0_lrd_alpm_key_input_t_enum[BCM56880_A0_LRD_ALPM_KEY_INPUT_T_ENUM_COUNT] = {
    { "ALPM_KEY_INPUT_LPM_DST_QUAD", 0 },
    { "ALPM_KEY_INPUT_LPM_DST_DOUBLE", 1 },
    { "ALPM_KEY_INPUT_LPM_DST_SINGLE", 2 },
    { "ALPM_KEY_INPUT_LPM_SRC_QUAD", 3 },
    { "ALPM_KEY_INPUT_LPM_SRC_DOUBLE", 4 },
    { "ALPM_KEY_INPUT_LPM_SRC_SINGLE", 5 },
    { "ALPM_KEY_INPUT_FP_COMP_DST", 6 },
    { "ALPM_KEY_INPUT_FP_COMP_SRC", 7 },
};

/* enum ALPM_KEY_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_alpm_key_type_t_enum[BCM56880_A0_LRD_ALPM_KEY_TYPE_T_ENUM_COUNT] = {
    { "KEY_L3_IPV4_UC", 0 },
    { "KEY_L3_IPV4_UC_VRF", 1 },
    { "KEY_L3_IPV4_UC_OVERRIDE", 2 },
    { "KEY_L3_IPV6_UC_SINGLE", 3 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF", 4 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE", 5 },
    { "KEY_L3_IPV6_UC_DOUBLE", 6 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF", 7 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE", 8 },
    { "KEY_L3_IPV6_UC_QUAD", 9 },
    { "KEY_L3_IPV6_UC_QUAD_VRF", 10 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE", 11 },
    { "KEY_L3_IPV4_COMP", 12 },
    { "KEY_L3_IPV6_COMP", 13 },
    { "KEY_L3_IPV4_UC_SRC", 14 },
    { "KEY_L3_IPV4_UC_VRF_SRC", 15 },
    { "KEY_L3_IPV4_UC_OVERRIDE_SRC", 16 },
    { "KEY_L3_IPV6_UC_SINGLE_SRC", 17 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF_SRC", 18 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE_SRC", 19 },
    { "KEY_L3_IPV6_UC_DOUBLE_SRC", 20 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF_SRC", 21 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE_SRC", 22 },
    { "KEY_L3_IPV6_UC_QUAD_SRC", 23 },
    { "KEY_L3_IPV6_UC_QUAD_VRF_SRC", 24 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE_SRC", 25 },
    { "KEY_L3_IPV4_COMP_SRC", 26 },
    { "KEY_L3_IPV6_COMP_SRC", 27 },
};

/* enum CTR_EFLEX_OBJ_SRC_T */
static const shr_enum_map_t bcm56880_a0_lrd_ctr_eflex_obj_src_t_enum[BCM56880_A0_LRD_CTR_EFLEX_OBJ_SRC_T_ENUM_COUNT] = {
    { "USE_0", 0 },
    { "USE_1", 1 },
    { "USE_OBJ_1", 2 },
    { "USE_OBJ_2", 3 },
    { "USE_OBJ_3", 4 },
    { "USE_OBJ_4", 5 },
    { "USE_TRIG_INTERVAL", 6 },
    { "USE_RANGE_CHK_1", 7 },
    { "USE_RANGE_CHK_2", 8 },
    { "USE_RANGE_CHK_3", 9 },
    { "USE_RANGE_CHK_4", 10 },
};

/* enum CTR_EFLEX_SCALE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ctr_eflex_scale_t_enum[BCM56880_A0_LRD_CTR_EFLEX_SCALE_T_ENUM_COUNT] = {
    { "SCALE_INFINITE", 0 },
    { "SCALE_128_NSEC", 1 },
    { "SCALE_512_NSEC", 2 },
    { "SCALE_1024_NSEC", 3 },
    { "SCALE_8_USEC", 4 },
    { "SCALE_131_USEC", 5 },
    { "SCALE_1_MSEC", 6 },
    { "SCALE_8_MSEC", 7 },
};

/* enum CTR_EFLEX_STOP_TRIGGER_T */
static const shr_enum_map_t bcm56880_a0_lrd_ctr_eflex_stop_trigger_t_enum[BCM56880_A0_LRD_CTR_EFLEX_STOP_TRIGGER_T_ENUM_COUNT] = {
    { "PERIOD", 0 },
    { "CONDITION", 1 },
};

/* enum DEVICE_BS_PLL_REF_CLK_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_bs_pll_ref_clk_t_enum[BCM56880_A0_LRD_DEVICE_BS_PLL_REF_CLK_T_ENUM_COUNT] = {
    { "CLK_AUTO", 0 },
    { "CLK_EXT_12_8MHZ", 1 },
    { "CLK_EXT_20MHZ", 2 },
    { "CLK_EXT_25MHZ", 3 },
    { "CLK_EXT_32MHZ", 4 },
    { "CLK_EXT_50MHZ", 5 },
    { "CLK_INT_50MHZ", 6 },
};

/* enum DEVICE_CLK_FREQ_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_clk_freq_t_enum[BCM56880_A0_LRD_DEVICE_CLK_FREQ_T_ENUM_COUNT] = {
    { "CLK_1350MHZ", 0 },
    { "CLK_950MHZ", 2 },
    { "CLK_1025MHZ", 3 },
    { "CLK_1100MHZ", 4 },
    { "CLK_1175MHZ", 5 },
    { "CLK_1250MHZ", 6 },
    { "CLK_850MHZ", 7 },
};

/* enum DEVICE_EM_BANK_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_em_bank_type_t_enum[BCM56880_A0_LRD_DEVICE_EM_BANK_TYPE_T_ENUM_COUNT] = {
    { "HASH", 0 },
    { "TCAM", 1 },
    { "INDEX", 2 },
    { "MINI_BANK", 3 },
};

/* enum DEVICE_EM_GROUP_ATTRIBUTE_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_em_group_attribute_t_enum[BCM56880_A0_LRD_DEVICE_EM_GROUP_ATTRIBUTE_T_ENUM_COUNT] = {
    { "HASH", 0 },
    { "ALPM_LEVEL_1", 1 },
    { "ALPM_LEVEL_2", 2 },
    { "ALPM_LEVEL_3", 3 },
    { "TCAM", 4 },
    { "DYNAMIC_FP", 5 },
    { "DYNAMIC_FT", 6 },
    { "INDEX", 7 },
    { "L3UC_DST", 8 },
    { "L3UC_SRC", 9 },
    { "COMP_DST", 10 },
    { "COMP_SRC", 11 },
    { "DYNAMIC_FT_FP", 12 },
};

/* enum DEVICE_EM_TILE_MODE_ATTRIBUTE_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_em_tile_mode_attribute_t_enum[BCM56880_A0_LRD_DEVICE_EM_TILE_MODE_ATTRIBUTE_T_ENUM_COUNT] = {
    { "NONE", 0 },
    { "ALPM_LEVEL1_LEVEL2_ONLY", 1 },
    { "ALPM_COMPRESSION_LEVEL1_LEVEL2_ONLY", 2 },
};

/* enum DEVICE_EM_TILE_PDD_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_em_tile_pdd_t_enum[BCM56880_A0_LRD_DEVICE_EM_TILE_PDD_T_ENUM_COUNT] = {
    { "EM_TILE_ALPM_PDD_TYPE_NONE", 0 },
    { "EM_TILE_ALPM_PDD_TYPE_L3UC_DST", 1 },
    { "EM_TILE_ALPM_PDD_TYPE_L3UC_SRC", 2 },
    { "EM_TILE_ALPM_PDD_TYPE_COMP_DST", 3 },
    { "EM_TILE_ALPM_PDD_TYPE_COMP_SRC", 4 },
};

/* enum DEVICE_HASH_VECTOR_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_hash_vector_t_enum[BCM56880_A0_LRD_DEVICE_HASH_VECTOR_T_ENUM_COUNT] = {
    { "CRC32A_CRC32B", 6 },
};

/* enum DEVICE_TS_GPIO_PIN_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_ts_gpio_pin_t_enum[BCM56880_A0_LRD_DEVICE_TS_GPIO_PIN_T_ENUM_COUNT] = {
    { "GPIO_0", 0 },
    { "GPIO_1", 1 },
    { "GPIO_2", 2 },
    { "GPIO_3", 3 },
    { "GPIO_4", 4 },
    { "GPIO_5", 5 },
};

/* enum DEVICE_TS_PLL_REF_CLK_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_ts_pll_ref_clk_t_enum[BCM56880_A0_LRD_DEVICE_TS_PLL_REF_CLK_T_ENUM_COUNT] = {
    { "CLK_AUTO", 0 },
    { "CLK_EXT_50MHZ", 1 },
    { "CLK_INT_50MHZ", 2 },
};

/* enum DEVICE_VARIANT_T */
#include <bcmltd/chip/bcmltd_variant_defs.h> /* DEVICE_VARIANT_T */
#include <bcmlrd/chip/bcm56880_a0/bcm56880_a0_lrd_override_default.h> /* DEVICE_VARIANT_T */
static const shr_enum_map_t bcm56880_a0_lrd_device_variant_t_enum[BCM56880_A0_LRD_DEVICE_VARIANT_T_ENUM_COUNT] = {
    { "BASE", BCMLTD_VARIANT_BCM56880_A0_BASE },
    { "DNA_4_7_11", BCMLTD_VARIANT_BCM56880_A0_DNA_4_7_11 },
};

/* enum DLB_ASSIGNMENT_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_dlb_assignment_mode_t_enum[BCM56880_A0_LRD_DLB_ASSIGNMENT_MODE_T_ENUM_COUNT] = {
    { "TIME_ELIGIBILITY", 0 },
    { "FIXED", 1 },
    { "PACKET_SPRAY", 2 },
};

/* enum DLB_FLOW_SET_SIZE_T */
static const shr_enum_map_t bcm56880_a0_lrd_dlb_flow_set_size_t_enum[BCM56880_A0_LRD_DLB_FLOW_SET_SIZE_T_ENUM_COUNT] = {
    { "FLOW_SET_SIZE_0", 0 },
    { "FLOW_SET_SIZE_256", 1 },
    { "FLOW_SET_SIZE_512", 2 },
    { "FLOW_SET_SIZE_1024", 3 },
    { "FLOW_SET_SIZE_2048", 4 },
    { "FLOW_SET_SIZE_4096", 5 },
    { "FLOW_SET_SIZE_8192", 6 },
    { "FLOW_SET_SIZE_16384", 7 },
    { "FLOW_SET_SIZE_32768", 8 },
};

/* enum DLB_PORT_SCALING_FACTOR_T */
static const shr_enum_map_t bcm56880_a0_lrd_dlb_port_scaling_factor_t_enum[BCM56880_A0_LRD_DLB_PORT_SCALING_FACTOR_T_ENUM_COUNT] = {
    { "SCALING_FACTOR_10G", 0 },
    { "SCALING_FACTOR_25G", 1 },
    { "SCALING_FACTOR_40G", 2 },
    { "SCALING_FACTOR_50G", 3 },
    { "SCALING_FACTOR_75G", 4 },
    { "SCALING_FACTOR_100G", 5 },
    { "SCALING_FACTOR_200G", 6 },
    { "SCALING_FACTOR_400G", 7 },
};

/* enum DLB_TRUNK_HASH_FLOW_ID_SRC_T */
static const shr_enum_map_t bcm56880_a0_lrd_dlb_trunk_hash_flow_id_src_t_enum[BCM56880_A0_LRD_DLB_TRUNK_HASH_FLOW_ID_SRC_T_ENUM_COUNT] = {
    { "HASH_A0_LO", 0 },
    { "HASH_A0_HI", 1 },
    { "HASH_A1_LO", 2 },
    { "HASH_A1_HI", 3 },
    { "HASH_B0_LO", 4 },
    { "HASH_B0_HI", 5 },
    { "HASH_B1_LO", 6 },
    { "HASH_B1_HI", 7 },
    { "HASH_C0_LO", 8 },
    { "HASH_C0_HI", 9 },
    { "HASH_C1_LO", 10 },
    { "HASH_C1_HI", 11 },
    { "BUS_HASH_INDEX", 12 },
};

/* enum ECMP_HASH_FLOW_ID_SRC_T */
static const shr_enum_map_t bcm56880_a0_lrd_ecmp_hash_flow_id_src_t_enum[BCM56880_A0_LRD_ECMP_HASH_FLOW_ID_SRC_T_ENUM_COUNT] = {
    { "HASH_A0_LO", 0 },
    { "HASH_A0_HI", 1 },
    { "HASH_A1_LO", 2 },
    { "HASH_A1_HI", 3 },
    { "HASH_B0_LO", 4 },
    { "HASH_B0_HI", 5 },
    { "HASH_B1_LO", 6 },
    { "HASH_B1_HI", 7 },
    { "HASH_C0_LO", 8 },
    { "HASH_C0_HI", 9 },
    { "HASH_C1_LO", 10 },
    { "HASH_C1_HI", 11 },
    { "BUS_HASH_INDEX", 12 },
};

/* enum ECMP_PROFILE_ID_T */
static const shr_enum_map_t bcm56880_a0_lrd_ecmp_profile_id_t_enum[BCM56880_A0_LRD_ECMP_PROFILE_ID_T_ENUM_COUNT] = {
    { "PROFILE_0", 0 },
    { "PROFILE_1", 1 },
    { "PROFILE_2", 2 },
    { "PROFILE_3", 3 },
};

/* enum EGR_OBJECT_SEL_T */
static const shr_enum_map_t bcm56880_a0_lrd_egr_object_sel_t_enum[BCM56880_A0_LRD_EGR_OBJECT_SEL_T_ENUM_COUNT] = {
    { "SEL_NONE", 0 },
    { "SEL_ZERO", 1 },
    { "SEL_NEXT_HOP_INDEX", 2 },
    { "SEL_REMAP_OBJECT_INDEX_0", 3 },
    { "SEL_REMAP_OBJECT_INDEX_1", 4 },
    { "SEL_REMAP_OBJECT_INDEX_2", 5 },
    { "SEL_L2_OIF", 6 },
};

/* enum ENUM_NAME_T */
static const shr_enum_map_t bcm56880_a0_lrd_enum_name_t_enum[BCM56880_A0_LRD_ENUM_NAME_T_ENUM_COUNT] = {
    { "INVALID_ENUM_NAME", -1 },
    { "ABILITY_TYPE", 0 },
    { "ACCEPT_ALL", 1 },
    { "ACCEPT_RED", 2 },
    { "ACCEPT_YELLOW_RED", 3 },
    { "ACQUIRING", 4 },
    { "ACTION", 5 },
    { "ACTIONS_DESTINATION_TYPE_VAL", 6 },
    { "ACTIONS_DESTINATION_VAL", 7 },
    { "ACTIONS_EM_FT_COPY_TO_CPU_VAL", 8 },
    { "ACTIONS_EM_FT_DROP_ACTION_VAL", 9 },
    { "ACTIONS_EM_FT_FLEX_STATE_ACTION_VAL", 10 },
    { "ACTIONS_EM_FT_IOAM_GBP_ACTION_VAL", 11 },
    { "ACTIONS_EM_FT_OPAQUE_OBJ0_VAL", 12 },
    { "ACTIONS_FLEX_CTR_ACTION_VAL", 13 },
    { "ACTIONS_L2_IIF_SVP_MIRROR_INDEX_0_VAL", 14 },
    { "ACTIONS_PKT_FLOW_ELIGIBILITY_VAL", 15 },
    { "ACTIONS_TYPE", 16 },
    { "ACTION_MISCONFIG", 17 },
    { "ACTION_MISMATCH", 18 },
    { "ACTIVE", 19 },
    { "ACTIVE_LANE_MASK", 20 },
    { "ADD", 21 },
    { "ADDRESS_TYPE", 22 },
    { "ADJUST", 23 },
    { "ADJUST_METERS", 24 },
    { "ADJUST_OPER", 25 },
    { "ADMINISTRATIVELY_DOWN", 26 },
    { "ADMIN_DOWN", 27 },
    { "ADVERT_SPEED", 28 },
    { "AGG_LIST_MEMBER", 29 },
    { "AGING_INTERVAL_MS", 30 },
    { "ALL", 31 },
    { "ALLOW", 32 },
    { "ALPHA_1", 33 },
    { "ALPHA_1_128", 34 },
    { "ALPHA_1_16", 35 },
    { "ALPHA_1_2", 36 },
    { "ALPHA_1_32", 37 },
    { "ALPHA_1_4", 38 },
    { "ALPHA_1_64", 39 },
    { "ALPHA_1_8", 40 },
    { "ALPHA_2", 41 },
    { "ALPHA_4", 42 },
    { "ALPHA_8", 43 },
    { "ALPM1_DATA", 44 },
    { "ALPM2_DATA", 45 },
    { "ALPM_COMPRESSION_LEVEL1_LEVEL2_ONLY", 46 },
    { "ALPM_DB_0", 47 },
    { "ALPM_DB_1", 48 },
    { "ALPM_DB_2", 49 },
    { "ALPM_DB_3", 50 },
    { "ALPM_IN_USE", 51 },
    { "ALPM_KEY_INPUT_FP_COMP_DST", 52 },
    { "ALPM_KEY_INPUT_FP_COMP_SRC", 53 },
    { "ALPM_KEY_INPUT_LPM_DST_DOUBLE", 54 },
    { "ALPM_KEY_INPUT_LPM_DST_QUAD", 55 },
    { "ALPM_KEY_INPUT_LPM_DST_SINGLE", 56 },
    { "ALPM_KEY_INPUT_LPM_SRC_DOUBLE", 57 },
    { "ALPM_KEY_INPUT_LPM_SRC_QUAD", 58 },
    { "ALPM_KEY_INPUT_LPM_SRC_SINGLE", 59 },
    { "ALPM_KEY_MUX_BITP_PROFILEm", 60 },
    { "ALPM_KEY_MUX_CTRL_PRE_SELm", 61 },
    { "ALPM_KEY_MUX_FORMAT", 62 },
    { "ALPM_LEVEL1_LEVEL2_ONLY", 63 },
    { "ALPM_LEVEL_1", 64 },
    { "ALPM_LEVEL_2", 65 },
    { "ALPM_LEVEL_3", 66 },
    { "ALPM_MODE", 67 },
    { "ALTERNATE_CONTAINER_2_BYTE", 68 },
    { "ALTERNATE_NHOP_ID", 69 },
    { "ALTERNATE_NUM_PATHS", 70 },
    { "ALTERNATE_PATH_BIAS", 71 },
    { "ALTERNATE_PATH_COST", 72 },
    { "ALTERNATE_PORT_ID", 73 },
    { "ALWAYS_COUNT", 74 },
    { "AMT_CONTROL", 75 },
    { "AMT_CONTROL_MASK", 76 },
    { "AM_TABLEm", 77 },
    { "AND", 78 },
    { "AN_PARALLEL_DETECT", 79 },
    { "APP_COMMUNICATION_FAILURE", 80 },
    { "APP_NOT_INITIALIZED", 81 },
    { "APP_NOT_RESPONDING", 82 },
    { "APP_RUNNING", 83 },
    { "ARMED", 84 },
    { "ARMED_PASSIVE", 85 },
    { "ARP_PROTOCOL", 86 },
    { "ARP_PROTOCOL_MASK", 87 },
    { "ARRAY_DEPTH", 88 },
    { "ASSIGNMENT_MODE", 89 },
    { "ASSOC_DATA_FULL", 90 },
    { "ASSOC_DATA_REDUCED", 91 },
    { "ASYNCHRONOUS", 92 },
    { "ATTRIBUTES", 93 },
    { "ATTR_TEMPLATE_INSTANCES_EXCEEDED", 94 },
    { "ATTR_TEMPLATE_NOT_PRESENT", 95 },
    { "AUTH_NOT_EXISTS", 96 },
    { "AUTH_TYPE", 97 },
    { "AUTONEG", 98 },
    { "AUTONEG_DONE", 99 },
    { "AUTONEG_FEC_OVERRIDE", 100 },
    { "AUTONEG_FEC_OVERRIDE_AUTO", 101 },
    { "AUTONEG_MODE", 102 },
    { "AUTO_SWITCHOVER", 103 },
    { "AVG_Q_SIZE", 104 },
    { "AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr", 105 },
    { "AVS_CEN_ROSC_STATUSr", 106 },
    { "AVS_CLEAR_PMB_ERROR_STATUSr", 107 },
    { "AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r", 108 },
    { "AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr", 109 },
    { "AVS_HW_MNTR_ADC_SETTLING_TIMEr", 110 },
    { "AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr", 111 },
    { "AVS_HW_MNTR_AVS_INTR_FLAGSr", 112 },
    { "AVS_HW_MNTR_AVS_REGISTERS_LOCKSr", 113 },
    { "AVS_HW_MNTR_AVS_SPARE_0r", 114 },
    { "AVS_HW_MNTR_AVS_SPARE_1r", 115 },
    { "AVS_HW_MNTR_AVS_SPAREr", 116 },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r", 117 },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr", 118 },
    { "AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r", 119 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_1r", 120 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_2r", 121 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_3r", 122 },
    { "AVS_HW_MNTR_INTR_POW_WDOG_ENr", 123 },
    { "AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr", 124 },
    { "AVS_HW_MNTR_LAST_MEASURED_SENSORr", 125 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r", 126 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr", 127 },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr", 128 },
    { "AVS_HW_MNTR_ROSC_COUNTING_MODEr", 129 },
    { "AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr", 130 },
    { "AVS_HW_MNTR_SEQUENCER_INITr", 131 },
    { "AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r", 132 },
    { "AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr", 133 },
    { "AVS_HW_MNTR_SW_CONTROLSr", 134 },
    { "AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr", 135 },
    { "AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr", 136 },
    { "AVS_HW_MNTR_TEMPERATURE_THRESHOLDr", 137 },
    { "AVS_MISC_CONTROL_0r", 138 },
    { "AVS_MISC_CONTROL_1r", 139 },
    { "AVS_MISC_CONTROL_2r", 140 },
    { "AVS_MISC_CONTROL_3r", 141 },
    { "AVS_MISC_STATUS_0r", 142 },
    { "AVS_MISC_STATUS_1r", 143 },
    { "AVS_MISC_STATUSr", 144 },
    { "AVS_PMB_ERROR_STATUSr", 145 },
    { "AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr", 146 },
    { "AVS_PMB_SLAVE_AVS_PWD_CONTROLr", 147 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr", 148 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr", 149 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr", 150 },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr", 151 },
    { "AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr", 152 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr", 153 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr", 154 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr", 155 },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr", 156 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr", 157 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr", 158 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr", 159 },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr", 160 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r", 161 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r", 162 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r", 163 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r", 164 },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr", 165 },
    { "AVS_PMB_TIMEOUTr", 166 },
    { "AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr", 167 },
    { "AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr", 168 },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr", 169 },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODEr", 170 },
    { "AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr", 171 },
    { "AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr", 172 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr", 173 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr", 174 },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr", 175 },
    { "AVS_PVT_PAD_ADC_STATUSr", 176 },
    { "AVS_PVT_PAD_DAC_STATUSr", 177 },
    { "AVS_PVT_REMOTE_0_SENSOR_STATUSr", 178 },
    { "AVS_PVT_REMOTE_1_SENSOR_STATUSr", 179 },
    { "AVS_PVT_REMOTE_2_SENSOR_STATUSr", 180 },
    { "AVS_PVT_REMOTE_3_SENSOR_STATUSr", 181 },
    { "AVS_PVT_REMOTE_4_SENSOR_STATUSr", 182 },
    { "AVS_PVT_REMOTE_5_SENSOR_STATUSr", 183 },
    { "AVS_PVT_REMOTE_6_SENSOR_STATUSr", 184 },
    { "AVS_PVT_REMOTE_7_SENSOR_STATUSr", 185 },
    { "AVS_PVT_REMOTE_SENSOR_STATUSr", 186 },
    { "AVS_PVT_VMON_1P8V_STATUSr", 187 },
    { "AVS_PVT_VMON_1V_0_STATUSr", 188 },
    { "AVS_PVT_VMON_1V_1_STATUSr", 189 },
    { "AVS_PVT_VMON_1V_2_STATUSr", 190 },
    { "AVS_PVT_VMON_1V_3_STATUSr", 191 },
    { "AVS_PVT_VMON_1V_4_STATUSr", 192 },
    { "AVS_PVT_VMON_1V_5_STATUSr", 193 },
    { "AVS_PVT_VMON_1V_STATUSr", 194 },
    { "AVS_PVT_VMON_3P3V_STATUSr", 195 },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r", 196 },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r", 197 },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr", 198 },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr", 199 },
    { "AVS_ROSC_THRESHOLD1_CEN_ROSCr", 200 },
    { "AVS_ROSC_THRESHOLD1_DIRECTIONr", 201 },
    { "AVS_ROSC_THRESHOLD2_CEN_ROSCr", 202 },
    { "AVS_ROSC_THRESHOLD2_DIRECTIONr", 203 },
    { "AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr", 204 },
    { "AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr", 205 },
    { "AVS_TMON_SPARE_0r", 206 },
    { "AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr", 207 },
    { "AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr", 208 },
    { "AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr", 209 },
    { "AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr", 210 },
    { "AVS_TMON_TEMPERATURE_RESET_THRESHOLDr", 211 },
    { "AVS_TMON_TP_TMON_TEST_ENABLEr", 212 },
    { "AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr", 213 },
    { "AVS_TOP_CTRL_AVS_STATUS_INr", 214 },
    { "AVS_TOP_CTRL_AVS_STATUS_OUTr", 215 },
    { "AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr", 216 },
    { "AVS_TOP_CTRL_MEMORY_ASSISTr", 217 },
    { "AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr", 218 },
    { "AVS_TOP_CTRL_OTP_AVS_INFOr", 219 },
    { "AVS_TOP_CTRL_OTP_STATUSr", 220 },
    { "AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr", 221 },
    { "AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr", 222 },
    { "AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr", 223 },
    { "AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr", 224 },
    { "AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr", 225 },
    { "AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr", 226 },
    { "AVS_TOP_CTRL_REVIDr", 227 },
    { "AVS_TOP_CTRL_RMON_HZr", 228 },
    { "AVS_TOP_CTRL_RMON_RAWR_EXTr", 229 },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_HZr", 230 },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_VTr", 231 },
    { "AVS_TOP_CTRL_RMON_VTr", 232 },
    { "AVS_TOP_CTRL_S2_STANDBY_STATUSr", 233 },
    { "AVS_TOP_CTRL_SPARE_HIGHr", 234 },
    { "AVS_TOP_CTRL_SPARE_LOWr", 235 },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr", 236 },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr", 237 },
    { "AVS_TOP_CTRL_START_AVS_CPUr", 238 },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr", 239 },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr", 240 },
    { "AVS_TOP_CTRL_VTRAP_STATUS_CLEARr", 241 },
    { "AVS_TOP_CTRL_VTRAP_STATUSr", 242 },
    { "AWAITING_COUNTER_RESOURCE", 243 },
    { "AXI_PCIE_S0_IDM_IDM_RESET_STATUSr", 244 },
    { "BANDWIDTH_KBPS", 245 },
    { "BANDWIDTH_KBPS_OPER", 246 },
    { "BASE", 247 },
    { "BASE_BUCKET_WIDTH", 248 },
    { "BASE_ECMP_ID", 249 },
    { "BASE_ENTRY_WIDTH", 250 },
    { "BASE_FP_DESTINATION_COS_Q_MAP_ID", 251 },
    { "BASE_FP_ING_COS_Q_MAP_ID", 252 },
    { "BASE_INDEX", 253 },
    { "BASE_MC_Q", 254 },
    { "BASE_PORT_COS_Q_MAP_ID", 255 },
    { "BASE_UC_Q", 256 },
    { "BFD", 257 },
    { "BFD_ERROR", 258 },
    { "BFD_ERROR_MASK", 259 },
    { "BFD_SLOWPATH", 260 },
    { "BFD_SLOWPATH_MASK", 261 },
    { "BIN_A", 262 },
    { "BIN_A_0_FUNCTION_SELECTION", 263 },
    { "BIN_A_1_FUNCTION_SELECTION", 264 },
    { "BIN_A_SEED", 265 },
    { "BIN_B", 266 },
    { "BIN_B_0_FUNCTION_SELECTION", 267 },
    { "BIN_B_1_FUNCTION_SELECTION", 268 },
    { "BIN_B_SEED", 269 },
    { "BIN_C", 270 },
    { "BIN_C_0_FUNCTION_SELECTION", 271 },
    { "BIN_C_1_FUNCTION_SELECTION", 272 },
    { "BIN_C_SEED", 273 },
    { "BITCLOCK_HZ", 274 },
    { "BIT_OFFSET_INVALID", 275 },
    { "BLK_TYPE", 276 },
    { "BLOCK", 277 },
    { "BLOCK_PFC_QUEUE_UPDATES", 278 },
    { "BPDU_PROTOCOL", 279 },
    { "BPDU_PROTOCOL_MASK", 280 },
    { "BROADSYNC", 281 },
    { "BS_PLL_0_CLK_SEL", 282 },
    { "BS_PLL_1_CLK_SEL", 283 },
    { "BUFFER_POOL", 284 },
    { "BURST_SIZE_AUTO", 285 },
    { "BURST_SIZE_KBITS", 286 },
    { "BURST_SIZE_KBITS_OPER", 287 },
    { "BURST_SIZE_PKTS", 288 },
    { "BURST_SIZE_PKTS_OPER", 289 },
    { "BUS_HASH_INDEX", 290 },
    { "BUS_VALUE_STRENGTH", 291 },
    { "BYPASS", 292 },
    { "BYTE", 293 },
    { "BYTES", 294 },
    { "BYTE_COUNT", 295 },
    { "BYTE_COUNT_EGR", 296 },
    { "BYTE_COUNT_ING", 297 },
    { "BYTE_MODE", 298 },
    { "CACHE_FIELD0", 299 },
    { "CACHE_FIELD1", 300 },
    { "CACHE_FIELD2", 301 },
    { "CACHE_FIELD3", 302 },
    { "CACHE_FIELD4", 303 },
    { "CACHE_FIELD5", 304 },
    { "CACHE_FIELD6", 305 },
    { "CACHE_FIELD7", 306 },
    { "CANDIDATE_BYTES", 307 },
    { "CANDIDATE_FILTER_EXCEEDED", 308 },
    { "CAP_PORT_LOAD", 309 },
    { "CAP_PORT_QUEUE_SIZE", 310 },
    { "CAP_TM_QUEUE_SIZE", 311 },
    { "CBSM_PREVENTED", 312 },
    { "CBSM_PREVENTED_MASK", 313 },
    { "CDMAC_CLOCK_CTRLr", 314 },
    { "CDMAC_CTRLr", 315 },
    { "CDMAC_ECC_CTRLr", 316 },
    { "CDMAC_ECC_STATUSr", 317 },
    { "CDMAC_FIFO_STATUSr", 318 },
    { "CDMAC_INTR_ENABLEr", 319 },
    { "CDMAC_INTR_STATUSr", 320 },
    { "CDMAC_LAG_FAILOVER_STATUSr", 321 },
    { "CDMAC_LINK_INTR_CTRLr", 322 },
    { "CDMAC_LINK_INTR_STATUSr", 323 },
    { "CDMAC_MEM_CTRLr", 324 },
    { "CDMAC_MIB_COUNTER_CTRLr", 325 },
    { "CDMAC_MIB_COUNTER_MODEr", 326 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r", 327 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r", 328 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r", 329 },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r", 330 },
    { "CDMAC_MODEr", 331 },
    { "CDMAC_PAUSE_CTRLr", 332 },
    { "CDMAC_PFC_CTRLr", 333 },
    { "CDMAC_PFC_DAr", 334 },
    { "CDMAC_PFC_OPCODEr", 335 },
    { "CDMAC_PFC_TYPEr", 336 },
    { "CDMAC_RSV_MASKr", 337 },
    { "CDMAC_RX_CTRLr", 338 },
    { "CDMAC_RX_LSS_CTRLr", 339 },
    { "CDMAC_RX_LSS_STATUSr", 340 },
    { "CDMAC_RX_MAC_SAr", 341 },
    { "CDMAC_RX_MAX_SIZEr", 342 },
    { "CDMAC_RX_VLAN_TAGr", 343 },
    { "CDMAC_SPAREr", 344 },
    { "CDMAC_TXFIFO_STATUSr", 345 },
    { "CDMAC_TX_CTRLr", 346 },
    { "CDMAC_TX_MAC_SAr", 347 },
    { "CDMAC_VERSION_IDr", 348 },
    { "CDMIB_MEMm", 349 },
    { "CDPORT_FAULT_LINK_STATUSr", 350 },
    { "CDPORT_FLOW_CONTROL_CONFIGr", 351 },
    { "CDPORT_GENERAL_SPARE0_REGr", 352 },
    { "CDPORT_GENERAL_SPARE1_REGr", 353 },
    { "CDPORT_GENERAL_SPARE2_REGr", 354 },
    { "CDPORT_GENERAL_SPARE3_REGr", 355 },
    { "CDPORT_INTR_ENABLEr", 356 },
    { "CDPORT_INTR_STATUSr", 357 },
    { "CDPORT_LAG_FAILOVER_CONFIGr", 358 },
    { "CDPORT_LED_CONTROLr", 359 },
    { "CDPORT_LINKSTATUS_DOWNr", 360 },
    { "CDPORT_MAC_CONTROLr", 361 },
    { "CDPORT_MODE_REGr", 362 },
    { "CDPORT_PM_VERSION_IDr", 363 },
    { "CDPORT_SBUS_CONTROLr", 364 },
    { "CDPORT_SPARE0_REGr", 365 },
    { "CDPORT_SPARE1_REGr", 366 },
    { "CDPORT_SPARE2_REGr", 367 },
    { "CDPORT_SPARE3_REGr", 368 },
    { "CDPORT_SW_FLOW_CONTROLr", 369 },
    { "CDPORT_TSC_INTR_STATUSr", 370 },
    { "CDPORT_TSC_MEM_CTRLr", 371 },
    { "CDPORT_TSC_PLL_LOCK_STATUSr", 372 },
    { "CDPORT_TSC_UCMEM_DATAm", 373 },
    { "CDPORT_XGXS0_CTRL_REGr", 374 },
    { "CDPORT_XGXS0_LN0_STATUS_REGr", 375 },
    { "CDPORT_XGXS0_LN1_STATUS_REGr", 376 },
    { "CDPORT_XGXS0_LN2_STATUS_REGr", 377 },
    { "CDPORT_XGXS0_LN3_STATUS_REGr", 378 },
    { "CDPORT_XGXS0_LN4_STATUS_REGr", 379 },
    { "CDPORT_XGXS0_LN5_STATUS_REGr", 380 },
    { "CDPORT_XGXS0_LN6_STATUS_REGr", 381 },
    { "CDPORT_XGXS0_LN7_STATUS_REGr", 382 },
    { "CDPORT_XGXS0_STATUS_REGr", 383 },
    { "CELLS", 384 },
    { "CELL_SIZE", 385 },
    { "CELL_TRUNCATE", 386 },
    { "CELL_TRUNCATE_LENGTH", 387 },
    { "CELL_TRUNCATE_LENGTH_SRC", 388 },
    { "CELL_USAGE", 389 },
    { "CENTRAL_CTR_EVICTION_CONTROLr", 390 },
    { "CENTRAL_CTR_EVICTION_COUNTER_FLAGr", 391 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr", 392 },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr", 393 },
    { "CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr", 394 },
    { "CENTRAL_CTR_EVICTION_FIFO_STATUSr", 395 },
    { "CENTRAL_CTR_EVICTION_FIFOm", 396 },
    { "CENTRAL_CTR_EVICTION_INTR_ENABLEr", 397 },
    { "CENTRAL_CTR_EVICTION_INTR_STATUSr", 398 },
    { "CFI", 399 },
    { "CF_UPDATE_MODE", 400 },
    { "CHANNEL_TYPE", 401 },
    { "CHECK_ICV", 402 },
    { "CHIP_DEBUG", 403 },
    { "CL72_RESTART_TIMEOUT_EN", 404 },
    { "CL72_RESTART_TIMEOUT_EN_AUTO", 405 },
    { "CLASS", 406 },
    { "CLEAR_ON_READ", 407 },
    { "CLK_1025MHZ", 408 },
    { "CLK_1100MHZ", 409 },
    { "CLK_1175MHZ", 410 },
    { "CLK_1250MHZ", 411 },
    { "CLK_1350MHZ", 412 },
    { "CLK_850MHZ", 413 },
    { "CLK_950MHZ", 414 },
    { "CLK_AUTO", 415 },
    { "CLK_BACKUP", 416 },
    { "CLK_DIVISOR", 417 },
    { "CLK_DIVISOR_OPER", 418 },
    { "CLK_EXT_12_8MHZ", 419 },
    { "CLK_EXT_20MHZ", 420 },
    { "CLK_EXT_25MHZ", 421 },
    { "CLK_EXT_32MHZ", 422 },
    { "CLK_EXT_50MHZ", 423 },
    { "CLK_INT_50MHZ", 424 },
    { "CLK_PRIMARY", 425 },
    { "CLK_RECOVERY", 426 },
    { "CLOCK_CYCLE_DURATION", 427 },
    { "CMD", 428 },
    { "CMICX_M0_IDM_IDM_RESET_STATUSr", 429 },
    { "CMIC_CMC0_CCMDMA_CH0_CFGr", 430 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", 431 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", 432 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", 433 },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", 434 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr", 435 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr", 436 },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr", 437 },
    { "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr", 438 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", 439 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", 440 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", 441 },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", 442 },
    { "CMIC_CMC0_CCMDMA_CH0_STATr", 443 },
    { "CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr", 444 },
    { "CMIC_CMC0_CCMDMA_CH1_CFGr", 445 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", 446 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", 447 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", 448 },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", 449 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr", 450 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr", 451 },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr", 452 },
    { "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr", 453 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", 454 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", 455 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", 456 },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", 457 },
    { "CMIC_CMC0_CCMDMA_CH1_STATr", 458 },
    { "CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr", 459 },
    { "CMIC_CMC0_CCMDMA_CH2_CFGr", 460 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", 461 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", 462 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", 463 },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", 464 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr", 465 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr", 466 },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr", 467 },
    { "CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr", 468 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", 469 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", 470 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", 471 },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", 472 },
    { "CMIC_CMC0_CCMDMA_CH2_STATr", 473 },
    { "CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr", 474 },
    { "CMIC_CMC0_CCMDMA_CH3_CFGr", 475 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", 476 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", 477 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", 478 },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", 479 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr", 480 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr", 481 },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr", 482 },
    { "CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr", 483 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", 484 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", 485 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", 486 },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", 487 },
    { "CMIC_CMC0_CCMDMA_CH3_STATr", 488 },
    { "CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr", 489 },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r", 490 },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r", 491 },
    { "CMIC_CMC0_PKTDMA_CH0_CTRLr", 492 },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr", 493 },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr", 494 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr", 495 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr", 496 },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr", 497 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr", 498 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr", 499 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr", 500 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr", 501 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", 502 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr", 503 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr", 504 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", 505 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", 506 },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", 507 },
    { "CMIC_CMC0_PKTDMA_CH0_INTR_COALr", 508 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", 509 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr", 510 },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr", 511 },
    { "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", 512 },
    { "CMIC_CMC0_PKTDMA_CH0_STATr", 513 },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r", 514 },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r", 515 },
    { "CMIC_CMC0_PKTDMA_CH1_CTRLr", 516 },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr", 517 },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr", 518 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr", 519 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr", 520 },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr", 521 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr", 522 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr", 523 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr", 524 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr", 525 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", 526 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr", 527 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr", 528 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", 529 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", 530 },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", 531 },
    { "CMIC_CMC0_PKTDMA_CH1_INTR_COALr", 532 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", 533 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr", 534 },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr", 535 },
    { "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", 536 },
    { "CMIC_CMC0_PKTDMA_CH1_STATr", 537 },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r", 538 },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r", 539 },
    { "CMIC_CMC0_PKTDMA_CH2_CTRLr", 540 },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr", 541 },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr", 542 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr", 543 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr", 544 },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr", 545 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr", 546 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr", 547 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr", 548 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr", 549 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", 550 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr", 551 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr", 552 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", 553 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", 554 },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", 555 },
    { "CMIC_CMC0_PKTDMA_CH2_INTR_COALr", 556 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", 557 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr", 558 },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr", 559 },
    { "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", 560 },
    { "CMIC_CMC0_PKTDMA_CH2_STATr", 561 },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r", 562 },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r", 563 },
    { "CMIC_CMC0_PKTDMA_CH3_CTRLr", 564 },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr", 565 },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr", 566 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr", 567 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr", 568 },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr", 569 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr", 570 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr", 571 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr", 572 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr", 573 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", 574 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr", 575 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr", 576 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", 577 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", 578 },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", 579 },
    { "CMIC_CMC0_PKTDMA_CH3_INTR_COALr", 580 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", 581 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr", 582 },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr", 583 },
    { "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", 584 },
    { "CMIC_CMC0_PKTDMA_CH3_STATr", 585 },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r", 586 },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r", 587 },
    { "CMIC_CMC0_PKTDMA_CH4_CTRLr", 588 },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr", 589 },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr", 590 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr", 591 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr", 592 },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr", 593 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr", 594 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr", 595 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr", 596 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr", 597 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", 598 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr", 599 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr", 600 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", 601 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", 602 },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", 603 },
    { "CMIC_CMC0_PKTDMA_CH4_INTR_COALr", 604 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", 605 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr", 606 },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr", 607 },
    { "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", 608 },
    { "CMIC_CMC0_PKTDMA_CH4_STATr", 609 },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r", 610 },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r", 611 },
    { "CMIC_CMC0_PKTDMA_CH5_CTRLr", 612 },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr", 613 },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr", 614 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr", 615 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr", 616 },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr", 617 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr", 618 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr", 619 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr", 620 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr", 621 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", 622 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr", 623 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr", 624 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", 625 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", 626 },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", 627 },
    { "CMIC_CMC0_PKTDMA_CH5_INTR_COALr", 628 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", 629 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr", 630 },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr", 631 },
    { "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", 632 },
    { "CMIC_CMC0_PKTDMA_CH5_STATr", 633 },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r", 634 },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r", 635 },
    { "CMIC_CMC0_PKTDMA_CH6_CTRLr", 636 },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr", 637 },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr", 638 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr", 639 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr", 640 },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr", 641 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr", 642 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr", 643 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr", 644 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr", 645 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", 646 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr", 647 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr", 648 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", 649 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", 650 },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", 651 },
    { "CMIC_CMC0_PKTDMA_CH6_INTR_COALr", 652 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", 653 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr", 654 },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr", 655 },
    { "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", 656 },
    { "CMIC_CMC0_PKTDMA_CH6_STATr", 657 },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r", 658 },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r", 659 },
    { "CMIC_CMC0_PKTDMA_CH7_CTRLr", 660 },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr", 661 },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr", 662 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr", 663 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr", 664 },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr", 665 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr", 666 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr", 667 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr", 668 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr", 669 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", 670 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr", 671 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr", 672 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", 673 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", 674 },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", 675 },
    { "CMIC_CMC0_PKTDMA_CH7_INTR_COALr", 676 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", 677 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr", 678 },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr", 679 },
    { "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", 680 },
    { "CMIC_CMC0_PKTDMA_CH7_STATr", 681 },
    { "CMIC_CMC0_SBUSDMA_CH0_CONTROLr", 682 },
    { "CMIC_CMC0_SBUSDMA_CH0_COUNTr", 683 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", 684 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", 685 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", 686 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", 687 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 688 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 689 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 690 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 691 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 692 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 693 },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 694 },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", 695 },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", 696 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr", 697 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr", 698 },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr", 699 },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", 700 },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", 701 },
    { "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr", 702 },
    { "CMIC_CMC0_SBUSDMA_CH0_OPCODEr", 703 },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r", 704 },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUESTr", 705 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 706 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr", 707 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", 708 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", 709 },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr", 710 },
    { "CMIC_CMC0_SBUSDMA_CH0_STATUSr", 711 },
    { "CMIC_CMC0_SBUSDMA_CH0_TIMERr", 712 },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr", 713 },
    { "CMIC_CMC0_SBUSDMA_CH1_CONTROLr", 714 },
    { "CMIC_CMC0_SBUSDMA_CH1_COUNTr", 715 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", 716 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", 717 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", 718 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", 719 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 720 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 721 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 722 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 723 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 724 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 725 },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 726 },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", 727 },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", 728 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr", 729 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr", 730 },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr", 731 },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", 732 },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", 733 },
    { "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr", 734 },
    { "CMIC_CMC0_SBUSDMA_CH1_OPCODEr", 735 },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r", 736 },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUESTr", 737 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 738 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr", 739 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", 740 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", 741 },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr", 742 },
    { "CMIC_CMC0_SBUSDMA_CH1_STATUSr", 743 },
    { "CMIC_CMC0_SBUSDMA_CH1_TIMERr", 744 },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr", 745 },
    { "CMIC_CMC0_SBUSDMA_CH2_CONTROLr", 746 },
    { "CMIC_CMC0_SBUSDMA_CH2_COUNTr", 747 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", 748 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", 749 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", 750 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", 751 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 752 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 753 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 754 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 755 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 756 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 757 },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 758 },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", 759 },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", 760 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr", 761 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr", 762 },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr", 763 },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", 764 },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", 765 },
    { "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr", 766 },
    { "CMIC_CMC0_SBUSDMA_CH2_OPCODEr", 767 },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r", 768 },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUESTr", 769 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 770 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr", 771 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", 772 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", 773 },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr", 774 },
    { "CMIC_CMC0_SBUSDMA_CH2_STATUSr", 775 },
    { "CMIC_CMC0_SBUSDMA_CH2_TIMERr", 776 },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr", 777 },
    { "CMIC_CMC0_SBUSDMA_CH3_CONTROLr", 778 },
    { "CMIC_CMC0_SBUSDMA_CH3_COUNTr", 779 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", 780 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", 781 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", 782 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", 783 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", 784 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 785 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 786 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", 787 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", 788 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 789 },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", 790 },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", 791 },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", 792 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr", 793 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr", 794 },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr", 795 },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", 796 },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", 797 },
    { "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr", 798 },
    { "CMIC_CMC0_SBUSDMA_CH3_OPCODEr", 799 },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r", 800 },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUESTr", 801 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", 802 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr", 803 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", 804 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", 805 },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr", 806 },
    { "CMIC_CMC0_SBUSDMA_CH3_STATUSr", 807 },
    { "CMIC_CMC0_SBUSDMA_CH3_TIMERr", 808 },
    { "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr", 809 },
    { "CMIC_CMC0_SBUSDMA_CH4_CONTROLr", 810 },
    { "CMIC_CMC0_SBUSDMA_CH4_COUNTr", 811 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", 812 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", 813 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", 814 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", 815 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", 816 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 817 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 818 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", 819 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", 820 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 821 },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", 822 },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", 823 },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", 824 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr", 825 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr", 826 },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr", 827 },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", 828 },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", 829 },
    { "CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr", 830 },
    { "CMIC_CMC0_SBUSDMA_CH4_OPCODEr", 831 },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r", 832 },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUESTr", 833 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", 834 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr", 835 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", 836 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", 837 },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr", 838 },
    { "CMIC_CMC0_SBUSDMA_CH4_STATUSr", 839 },
    { "CMIC_CMC0_SBUSDMA_CH4_TIMERr", 840 },
    { "CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr", 841 },
    { "CMIC_CMC0_SBUSDMA_CH5_CONTROLr", 842 },
    { "CMIC_CMC0_SBUSDMA_CH5_COUNTr", 843 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", 844 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", 845 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", 846 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", 847 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", 848 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 849 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 850 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", 851 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", 852 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 853 },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", 854 },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", 855 },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", 856 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr", 857 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr", 858 },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr", 859 },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", 860 },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", 861 },
    { "CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr", 862 },
    { "CMIC_CMC0_SBUSDMA_CH5_OPCODEr", 863 },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r", 864 },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUESTr", 865 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", 866 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr", 867 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", 868 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", 869 },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr", 870 },
    { "CMIC_CMC0_SBUSDMA_CH5_STATUSr", 871 },
    { "CMIC_CMC0_SBUSDMA_CH5_TIMERr", 872 },
    { "CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr", 873 },
    { "CMIC_CMC0_SBUSDMA_CH6_CONTROLr", 874 },
    { "CMIC_CMC0_SBUSDMA_CH6_COUNTr", 875 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", 876 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", 877 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", 878 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", 879 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", 880 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 881 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 882 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", 883 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", 884 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 885 },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", 886 },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", 887 },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", 888 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr", 889 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr", 890 },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr", 891 },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", 892 },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", 893 },
    { "CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr", 894 },
    { "CMIC_CMC0_SBUSDMA_CH6_OPCODEr", 895 },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r", 896 },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUESTr", 897 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", 898 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr", 899 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", 900 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", 901 },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr", 902 },
    { "CMIC_CMC0_SBUSDMA_CH6_STATUSr", 903 },
    { "CMIC_CMC0_SBUSDMA_CH6_TIMERr", 904 },
    { "CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr", 905 },
    { "CMIC_CMC0_SBUSDMA_CH7_CONTROLr", 906 },
    { "CMIC_CMC0_SBUSDMA_CH7_COUNTr", 907 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", 908 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", 909 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", 910 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", 911 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", 912 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 913 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 914 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", 915 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", 916 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 917 },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", 918 },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", 919 },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", 920 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr", 921 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr", 922 },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr", 923 },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", 924 },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", 925 },
    { "CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr", 926 },
    { "CMIC_CMC0_SBUSDMA_CH7_OPCODEr", 927 },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r", 928 },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUESTr", 929 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", 930 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr", 931 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", 932 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", 933 },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr", 934 },
    { "CMIC_CMC0_SBUSDMA_CH7_STATUSr", 935 },
    { "CMIC_CMC0_SBUSDMA_CH7_TIMERr", 936 },
    { "CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr", 937 },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 938 },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr", 939 },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 940 },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr", 941 },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr", 942 },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr", 943 },
    { "CMIC_CMC0_SHARED_AXI_PER_ID_STATr", 944 },
    { "CMIC_CMC0_SHARED_AXI_STATr", 945 },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr", 946 },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", 947 },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr", 948 },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", 949 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr", 950 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr", 951 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 952 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 953 },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr", 954 },
    { "CMIC_CMC0_SHARED_CONFIGr", 955 },
    { "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", 956 },
    { "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 957 },
    { "CMIC_CMC0_SHARED_IRQ_STAT0r", 958 },
    { "CMIC_CMC0_SHARED_IRQ_STAT1r", 959 },
    { "CMIC_CMC0_SHARED_IRQ_STAT_CLR0r", 960 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr", 961 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", 962 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", 963 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", 964 },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", 965 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr", 966 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr", 967 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr", 968 },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr", 969 },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r", 970 },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r", 971 },
    { "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 972 },
    { "CMIC_CMC0_SHARED_RXBUF_CONFIGr", 973 },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 974 },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 975 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr", 976 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr", 977 },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr", 978 },
    { "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr", 979 },
    { "CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr", 980 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr", 981 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", 982 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", 983 },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", 984 },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 985 },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 986 },
    { "CMIC_CMC0_SHARED_TXBUF_DEBUGr", 987 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr", 988 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr", 989 },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr", 990 },
    { "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr", 991 },
    { "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr", 992 },
    { "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 993 },
    { "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 994 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr", 995 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr", 996 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr", 997 },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr", 998 },
    { "CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr", 999 },
    { "CMIC_CMC1_CCMDMA_CH0_CFGr", 1000 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", 1001 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", 1002 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", 1003 },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", 1004 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr", 1005 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr", 1006 },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr", 1007 },
    { "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr", 1008 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", 1009 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", 1010 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", 1011 },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", 1012 },
    { "CMIC_CMC1_CCMDMA_CH0_STATr", 1013 },
    { "CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr", 1014 },
    { "CMIC_CMC1_CCMDMA_CH1_CFGr", 1015 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", 1016 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", 1017 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", 1018 },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", 1019 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr", 1020 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr", 1021 },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr", 1022 },
    { "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr", 1023 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", 1024 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", 1025 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", 1026 },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", 1027 },
    { "CMIC_CMC1_CCMDMA_CH1_STATr", 1028 },
    { "CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr", 1029 },
    { "CMIC_CMC1_CCMDMA_CH2_CFGr", 1030 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", 1031 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", 1032 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", 1033 },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", 1034 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr", 1035 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr", 1036 },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr", 1037 },
    { "CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr", 1038 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", 1039 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", 1040 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", 1041 },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", 1042 },
    { "CMIC_CMC1_CCMDMA_CH2_STATr", 1043 },
    { "CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr", 1044 },
    { "CMIC_CMC1_CCMDMA_CH3_CFGr", 1045 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", 1046 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", 1047 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", 1048 },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", 1049 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr", 1050 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr", 1051 },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr", 1052 },
    { "CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr", 1053 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", 1054 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", 1055 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", 1056 },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", 1057 },
    { "CMIC_CMC1_CCMDMA_CH3_STATr", 1058 },
    { "CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr", 1059 },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r", 1060 },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r", 1061 },
    { "CMIC_CMC1_PKTDMA_CH0_CTRLr", 1062 },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr", 1063 },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr", 1064 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr", 1065 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr", 1066 },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr", 1067 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr", 1068 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr", 1069 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr", 1070 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr", 1071 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", 1072 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr", 1073 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr", 1074 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", 1075 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", 1076 },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", 1077 },
    { "CMIC_CMC1_PKTDMA_CH0_INTR_COALr", 1078 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", 1079 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr", 1080 },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr", 1081 },
    { "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", 1082 },
    { "CMIC_CMC1_PKTDMA_CH0_STATr", 1083 },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r", 1084 },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r", 1085 },
    { "CMIC_CMC1_PKTDMA_CH1_CTRLr", 1086 },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr", 1087 },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr", 1088 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr", 1089 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr", 1090 },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr", 1091 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr", 1092 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr", 1093 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr", 1094 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr", 1095 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", 1096 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr", 1097 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr", 1098 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", 1099 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", 1100 },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", 1101 },
    { "CMIC_CMC1_PKTDMA_CH1_INTR_COALr", 1102 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", 1103 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr", 1104 },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr", 1105 },
    { "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", 1106 },
    { "CMIC_CMC1_PKTDMA_CH1_STATr", 1107 },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r", 1108 },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r", 1109 },
    { "CMIC_CMC1_PKTDMA_CH2_CTRLr", 1110 },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr", 1111 },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr", 1112 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr", 1113 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr", 1114 },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr", 1115 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr", 1116 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr", 1117 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr", 1118 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr", 1119 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", 1120 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr", 1121 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr", 1122 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", 1123 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", 1124 },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", 1125 },
    { "CMIC_CMC1_PKTDMA_CH2_INTR_COALr", 1126 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", 1127 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr", 1128 },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr", 1129 },
    { "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", 1130 },
    { "CMIC_CMC1_PKTDMA_CH2_STATr", 1131 },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r", 1132 },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r", 1133 },
    { "CMIC_CMC1_PKTDMA_CH3_CTRLr", 1134 },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr", 1135 },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr", 1136 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr", 1137 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr", 1138 },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr", 1139 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr", 1140 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr", 1141 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr", 1142 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr", 1143 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", 1144 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr", 1145 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr", 1146 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", 1147 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", 1148 },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", 1149 },
    { "CMIC_CMC1_PKTDMA_CH3_INTR_COALr", 1150 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", 1151 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr", 1152 },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr", 1153 },
    { "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", 1154 },
    { "CMIC_CMC1_PKTDMA_CH3_STATr", 1155 },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r", 1156 },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r", 1157 },
    { "CMIC_CMC1_PKTDMA_CH4_CTRLr", 1158 },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr", 1159 },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr", 1160 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr", 1161 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr", 1162 },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr", 1163 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr", 1164 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr", 1165 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr", 1166 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr", 1167 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", 1168 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr", 1169 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr", 1170 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", 1171 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", 1172 },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", 1173 },
    { "CMIC_CMC1_PKTDMA_CH4_INTR_COALr", 1174 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", 1175 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr", 1176 },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr", 1177 },
    { "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", 1178 },
    { "CMIC_CMC1_PKTDMA_CH4_STATr", 1179 },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r", 1180 },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r", 1181 },
    { "CMIC_CMC1_PKTDMA_CH5_CTRLr", 1182 },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr", 1183 },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr", 1184 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr", 1185 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr", 1186 },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr", 1187 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr", 1188 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr", 1189 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr", 1190 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr", 1191 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", 1192 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr", 1193 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr", 1194 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", 1195 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", 1196 },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", 1197 },
    { "CMIC_CMC1_PKTDMA_CH5_INTR_COALr", 1198 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", 1199 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr", 1200 },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr", 1201 },
    { "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", 1202 },
    { "CMIC_CMC1_PKTDMA_CH5_STATr", 1203 },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r", 1204 },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r", 1205 },
    { "CMIC_CMC1_PKTDMA_CH6_CTRLr", 1206 },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr", 1207 },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr", 1208 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr", 1209 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr", 1210 },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr", 1211 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr", 1212 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr", 1213 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr", 1214 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr", 1215 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", 1216 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr", 1217 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr", 1218 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", 1219 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", 1220 },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", 1221 },
    { "CMIC_CMC1_PKTDMA_CH6_INTR_COALr", 1222 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", 1223 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr", 1224 },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr", 1225 },
    { "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", 1226 },
    { "CMIC_CMC1_PKTDMA_CH6_STATr", 1227 },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r", 1228 },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r", 1229 },
    { "CMIC_CMC1_PKTDMA_CH7_CTRLr", 1230 },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr", 1231 },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr", 1232 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr", 1233 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr", 1234 },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr", 1235 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr", 1236 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr", 1237 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr", 1238 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr", 1239 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", 1240 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr", 1241 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr", 1242 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", 1243 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", 1244 },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", 1245 },
    { "CMIC_CMC1_PKTDMA_CH7_INTR_COALr", 1246 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", 1247 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr", 1248 },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr", 1249 },
    { "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", 1250 },
    { "CMIC_CMC1_PKTDMA_CH7_STATr", 1251 },
    { "CMIC_CMC1_SBUSDMA_CH0_CONTROLr", 1252 },
    { "CMIC_CMC1_SBUSDMA_CH0_COUNTr", 1253 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", 1254 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", 1255 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", 1256 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", 1257 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", 1258 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1259 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1260 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", 1261 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", 1262 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1263 },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", 1264 },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", 1265 },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", 1266 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr", 1267 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr", 1268 },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr", 1269 },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", 1270 },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", 1271 },
    { "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr", 1272 },
    { "CMIC_CMC1_SBUSDMA_CH0_OPCODEr", 1273 },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r", 1274 },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUESTr", 1275 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", 1276 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr", 1277 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", 1278 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", 1279 },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr", 1280 },
    { "CMIC_CMC1_SBUSDMA_CH0_STATUSr", 1281 },
    { "CMIC_CMC1_SBUSDMA_CH0_TIMERr", 1282 },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr", 1283 },
    { "CMIC_CMC1_SBUSDMA_CH1_CONTROLr", 1284 },
    { "CMIC_CMC1_SBUSDMA_CH1_COUNTr", 1285 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", 1286 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", 1287 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", 1288 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", 1289 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", 1290 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1291 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1292 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", 1293 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", 1294 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1295 },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", 1296 },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", 1297 },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", 1298 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr", 1299 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr", 1300 },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr", 1301 },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", 1302 },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", 1303 },
    { "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr", 1304 },
    { "CMIC_CMC1_SBUSDMA_CH1_OPCODEr", 1305 },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r", 1306 },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUESTr", 1307 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", 1308 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr", 1309 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", 1310 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", 1311 },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr", 1312 },
    { "CMIC_CMC1_SBUSDMA_CH1_STATUSr", 1313 },
    { "CMIC_CMC1_SBUSDMA_CH1_TIMERr", 1314 },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr", 1315 },
    { "CMIC_CMC1_SBUSDMA_CH2_CONTROLr", 1316 },
    { "CMIC_CMC1_SBUSDMA_CH2_COUNTr", 1317 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", 1318 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", 1319 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", 1320 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", 1321 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", 1322 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1323 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1324 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", 1325 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", 1326 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1327 },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", 1328 },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", 1329 },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", 1330 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr", 1331 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr", 1332 },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr", 1333 },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", 1334 },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", 1335 },
    { "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr", 1336 },
    { "CMIC_CMC1_SBUSDMA_CH2_OPCODEr", 1337 },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r", 1338 },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUESTr", 1339 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", 1340 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr", 1341 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", 1342 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", 1343 },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr", 1344 },
    { "CMIC_CMC1_SBUSDMA_CH2_STATUSr", 1345 },
    { "CMIC_CMC1_SBUSDMA_CH2_TIMERr", 1346 },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr", 1347 },
    { "CMIC_CMC1_SBUSDMA_CH3_CONTROLr", 1348 },
    { "CMIC_CMC1_SBUSDMA_CH3_COUNTr", 1349 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", 1350 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", 1351 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", 1352 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", 1353 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", 1354 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1355 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1356 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", 1357 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", 1358 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1359 },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", 1360 },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", 1361 },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", 1362 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr", 1363 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr", 1364 },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr", 1365 },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", 1366 },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", 1367 },
    { "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr", 1368 },
    { "CMIC_CMC1_SBUSDMA_CH3_OPCODEr", 1369 },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r", 1370 },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUESTr", 1371 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", 1372 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr", 1373 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", 1374 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", 1375 },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr", 1376 },
    { "CMIC_CMC1_SBUSDMA_CH3_STATUSr", 1377 },
    { "CMIC_CMC1_SBUSDMA_CH3_TIMERr", 1378 },
    { "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr", 1379 },
    { "CMIC_CMC1_SBUSDMA_CH4_CONTROLr", 1380 },
    { "CMIC_CMC1_SBUSDMA_CH4_COUNTr", 1381 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", 1382 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", 1383 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", 1384 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", 1385 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", 1386 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1387 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1388 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", 1389 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", 1390 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1391 },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", 1392 },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", 1393 },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", 1394 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr", 1395 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr", 1396 },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr", 1397 },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", 1398 },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", 1399 },
    { "CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr", 1400 },
    { "CMIC_CMC1_SBUSDMA_CH4_OPCODEr", 1401 },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r", 1402 },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUESTr", 1403 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", 1404 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr", 1405 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", 1406 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", 1407 },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr", 1408 },
    { "CMIC_CMC1_SBUSDMA_CH4_STATUSr", 1409 },
    { "CMIC_CMC1_SBUSDMA_CH4_TIMERr", 1410 },
    { "CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr", 1411 },
    { "CMIC_CMC1_SBUSDMA_CH5_CONTROLr", 1412 },
    { "CMIC_CMC1_SBUSDMA_CH5_COUNTr", 1413 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", 1414 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", 1415 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", 1416 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", 1417 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", 1418 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1419 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1420 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", 1421 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", 1422 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1423 },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", 1424 },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", 1425 },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", 1426 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr", 1427 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr", 1428 },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr", 1429 },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", 1430 },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", 1431 },
    { "CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr", 1432 },
    { "CMIC_CMC1_SBUSDMA_CH5_OPCODEr", 1433 },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r", 1434 },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUESTr", 1435 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", 1436 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr", 1437 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", 1438 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", 1439 },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr", 1440 },
    { "CMIC_CMC1_SBUSDMA_CH5_STATUSr", 1441 },
    { "CMIC_CMC1_SBUSDMA_CH5_TIMERr", 1442 },
    { "CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr", 1443 },
    { "CMIC_CMC1_SBUSDMA_CH6_CONTROLr", 1444 },
    { "CMIC_CMC1_SBUSDMA_CH6_COUNTr", 1445 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", 1446 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", 1447 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", 1448 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", 1449 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", 1450 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1451 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1452 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", 1453 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", 1454 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1455 },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", 1456 },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", 1457 },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", 1458 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr", 1459 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr", 1460 },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr", 1461 },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", 1462 },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", 1463 },
    { "CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr", 1464 },
    { "CMIC_CMC1_SBUSDMA_CH6_OPCODEr", 1465 },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r", 1466 },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUESTr", 1467 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", 1468 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr", 1469 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", 1470 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", 1471 },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr", 1472 },
    { "CMIC_CMC1_SBUSDMA_CH6_STATUSr", 1473 },
    { "CMIC_CMC1_SBUSDMA_CH6_TIMERr", 1474 },
    { "CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr", 1475 },
    { "CMIC_CMC1_SBUSDMA_CH7_CONTROLr", 1476 },
    { "CMIC_CMC1_SBUSDMA_CH7_COUNTr", 1477 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", 1478 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", 1479 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", 1480 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", 1481 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", 1482 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", 1483 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", 1484 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", 1485 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", 1486 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", 1487 },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", 1488 },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", 1489 },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", 1490 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr", 1491 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr", 1492 },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr", 1493 },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", 1494 },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", 1495 },
    { "CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr", 1496 },
    { "CMIC_CMC1_SBUSDMA_CH7_OPCODEr", 1497 },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r", 1498 },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUESTr", 1499 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", 1500 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr", 1501 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", 1502 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", 1503 },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr", 1504 },
    { "CMIC_CMC1_SBUSDMA_CH7_STATUSr", 1505 },
    { "CMIC_CMC1_SBUSDMA_CH7_TIMERr", 1506 },
    { "CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr", 1507 },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 1508 },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr", 1509 },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 1510 },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr", 1511 },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr", 1512 },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr", 1513 },
    { "CMIC_CMC1_SHARED_AXI_PER_ID_STATr", 1514 },
    { "CMIC_CMC1_SHARED_AXI_STATr", 1515 },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr", 1516 },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", 1517 },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr", 1518 },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", 1519 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr", 1520 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr", 1521 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 1522 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 1523 },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr", 1524 },
    { "CMIC_CMC1_SHARED_CONFIGr", 1525 },
    { "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", 1526 },
    { "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 1527 },
    { "CMIC_CMC1_SHARED_IRQ_STAT0r", 1528 },
    { "CMIC_CMC1_SHARED_IRQ_STAT1r", 1529 },
    { "CMIC_CMC1_SHARED_IRQ_STAT_CLR0r", 1530 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr", 1531 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", 1532 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", 1533 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", 1534 },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", 1535 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr", 1536 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr", 1537 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr", 1538 },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr", 1539 },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r", 1540 },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r", 1541 },
    { "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 1542 },
    { "CMIC_CMC1_SHARED_RXBUF_CONFIGr", 1543 },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1544 },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 1545 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr", 1546 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr", 1547 },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr", 1548 },
    { "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr", 1549 },
    { "CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr", 1550 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr", 1551 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", 1552 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", 1553 },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", 1554 },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 1555 },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 1556 },
    { "CMIC_CMC1_SHARED_TXBUF_DEBUGr", 1557 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr", 1558 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr", 1559 },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr", 1560 },
    { "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr", 1561 },
    { "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr", 1562 },
    { "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 1563 },
    { "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 1564 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr", 1565 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr", 1566 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr", 1567 },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr", 1568 },
    { "CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr", 1569 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r", 1570 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr", 1571 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1572 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1573 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr", 1574 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr", 1575 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr", 1576 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr", 1577 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr", 1578 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1579 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1580 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", 1581 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1582 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1583 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr", 1584 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", 1585 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr", 1586 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr", 1587 },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr", 1588 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r", 1589 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr", 1590 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1591 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1592 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr", 1593 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr", 1594 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr", 1595 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr", 1596 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr", 1597 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1598 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1599 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr", 1600 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1601 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1602 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr", 1603 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr", 1604 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr", 1605 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr", 1606 },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr", 1607 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r", 1608 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr", 1609 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1610 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1611 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr", 1612 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr", 1613 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr", 1614 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr", 1615 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr", 1616 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1617 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1618 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr", 1619 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1620 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1621 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr", 1622 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr", 1623 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr", 1624 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr", 1625 },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr", 1626 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r", 1627 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr", 1628 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1629 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1630 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr", 1631 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr", 1632 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr", 1633 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr", 1634 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr", 1635 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1636 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1637 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", 1638 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1639 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1640 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr", 1641 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", 1642 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr", 1643 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr", 1644 },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr", 1645 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r", 1646 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr", 1647 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1648 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1649 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr", 1650 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr", 1651 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr", 1652 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr", 1653 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr", 1654 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1655 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1656 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", 1657 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1658 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1659 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr", 1660 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", 1661 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr", 1662 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr", 1663 },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr", 1664 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r", 1665 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr", 1666 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1667 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1668 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr", 1669 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr", 1670 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr", 1671 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr", 1672 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr", 1673 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1674 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1675 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", 1676 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1677 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1678 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr", 1679 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", 1680 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr", 1681 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr", 1682 },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr", 1683 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r", 1684 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr", 1685 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1686 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1687 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr", 1688 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr", 1689 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr", 1690 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr", 1691 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr", 1692 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1693 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1694 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr", 1695 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1696 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1697 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr", 1698 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr", 1699 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr", 1700 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr", 1701 },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr", 1702 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r", 1703 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr", 1704 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1705 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1706 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr", 1707 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr", 1708 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr", 1709 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr", 1710 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr", 1711 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1712 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1713 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr", 1714 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1715 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1716 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr", 1717 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr", 1718 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr", 1719 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr", 1720 },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr", 1721 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r", 1722 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr", 1723 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1724 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1725 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr", 1726 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr", 1727 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr", 1728 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr", 1729 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr", 1730 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1731 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1732 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr", 1733 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1734 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1735 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr", 1736 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr", 1737 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr", 1738 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr", 1739 },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr", 1740 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r", 1741 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr", 1742 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1743 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1744 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr", 1745 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr", 1746 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr", 1747 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr", 1748 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr", 1749 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1750 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1751 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr", 1752 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1753 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1754 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr", 1755 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr", 1756 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr", 1757 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr", 1758 },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr", 1759 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r", 1760 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr", 1761 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1762 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1763 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr", 1764 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr", 1765 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr", 1766 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr", 1767 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr", 1768 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1769 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1770 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr", 1771 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1772 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1773 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr", 1774 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr", 1775 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr", 1776 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr", 1777 },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr", 1778 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r", 1779 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr", 1780 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", 1781 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", 1782 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr", 1783 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr", 1784 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr", 1785 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr", 1786 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr", 1787 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr", 1788 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr", 1789 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr", 1790 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", 1791 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", 1792 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr", 1793 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr", 1794 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr", 1795 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr", 1796 },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr", 1797 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr", 1798 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_CTRLr", 1799 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ERRr", 1800 },
    { "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr", 1801 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr", 1802 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_CTRLr", 1803 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ERRr", 1804 },
    { "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr", 1805 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr", 1806 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_CTRLr", 1807 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ERRr", 1808 },
    { "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr", 1809 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr", 1810 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_CTRLr", 1811 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ERRr", 1812 },
    { "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr", 1813 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr", 1814 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_CTRLr", 1815 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ERRr", 1816 },
    { "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr", 1817 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr", 1818 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_CTRLr", 1819 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ERRr", 1820 },
    { "CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr", 1821 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr", 1822 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_CTRLr", 1823 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ERRr", 1824 },
    { "CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr", 1825 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr", 1826 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_CTRLr", 1827 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ERRr", 1828 },
    { "CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr", 1829 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr", 1830 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_CTRLr", 1831 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ERRr", 1832 },
    { "CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr", 1833 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr", 1834 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_CTRLr", 1835 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ERRr", 1836 },
    { "CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr", 1837 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr", 1838 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr", 1839 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", 1840 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", 1841 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr", 1842 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 1843 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 1844 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr", 1845 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr", 1846 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", 1847 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", 1848 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr", 1849 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 1850 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 1851 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr", 1852 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr", 1853 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr", 1854 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr", 1855 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr", 1856 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr", 1857 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", 1858 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", 1859 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr", 1860 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 1861 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 1862 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr", 1863 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr", 1864 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", 1865 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", 1866 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr", 1867 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", 1868 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", 1869 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr", 1870 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr", 1871 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr", 1872 },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr", 1873 },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", 1874 },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr", 1875 },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", 1876 },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr", 1877 },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr", 1878 },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr", 1879 },
    { "CMIC_COMMON_POOL_SHARED_CONFIGr", 1880 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr", 1881 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r", 1882 },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr", 1883 },
    { "CMIC_COMMON_POOL_SHARED_IRQ_STAT0r", 1884 },
    { "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr", 1885 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r", 1886 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r", 1887 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r", 1888 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r", 1889 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r", 1890 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r", 1891 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r", 1892 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r", 1893 },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLEr", 1894 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT0r", 1895 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT1r", 1896 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT2r", 1897 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT3r", 1898 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT4r", 1899 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT5r", 1900 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT6r", 1901 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT7r", 1902 },
    { "CMIC_IPROC_TO_RCPU_IRQ_STATr", 1903 },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr", 1904 },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUSr", 1905 },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr", 1906 },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUSr", 1907 },
    { "CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr", 1908 },
    { "CMIC_RPE_AXI_AR_COUNT_TXr", 1909 },
    { "CMIC_RPE_AXI_STATr", 1910 },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr", 1911 },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUSr", 1912 },
    { "CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr", 1913 },
    { "CMIC_RPE_COMPLETION_BUF_ECC_STATUSr", 1914 },
    { "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr", 1915 },
    { "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", 1916 },
    { "CMIC_RPE_COMPLETION_BUF_TM_CONTROLr", 1917 },
    { "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", 1918 },
    { "CMIC_RPE_INTR_PKT_PACING_DELAYr", 1919 },
    { "CMIC_RPE_IRQ_STAT_CLRr", 1920 },
    { "CMIC_RPE_IRQ_STATr", 1921 },
    { "CMIC_RPE_PIO_MEMDMA_COS_0r", 1922 },
    { "CMIC_RPE_PIO_MEMDMA_COS_1r", 1923 },
    { "CMIC_RPE_PIO_MEMDMA_COSr", 1924 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr", 1925 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr", 1926 },
    { "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr", 1927 },
    { "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr", 1928 },
    { "CMIC_RPE_PKTDMA_COS_0r", 1929 },
    { "CMIC_RPE_PKTDMA_COS_1r", 1930 },
    { "CMIC_RPE_PKTDMA_COSr", 1931 },
    { "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr", 1932 },
    { "CMIC_RPE_PKT_COS_QUEUES_HIr", 1933 },
    { "CMIC_RPE_PKT_COS_QUEUES_LOr", 1934 },
    { "CMIC_RPE_PKT_COUNT_FROMCPU_MHr", 1935 },
    { "CMIC_RPE_PKT_COUNT_FROMCPUr", 1936 },
    { "CMIC_RPE_PKT_COUNT_INTRr", 1937 },
    { "CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr", 1938 },
    { "CMIC_RPE_PKT_COUNT_MEMDMAr", 1939 },
    { "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr", 1940 },
    { "CMIC_RPE_PKT_COUNT_PIO_REPLYr", 1941 },
    { "CMIC_RPE_PKT_COUNT_PIOr", 1942 },
    { "CMIC_RPE_PKT_COUNT_RXPKT_ERRr", 1943 },
    { "CMIC_RPE_PKT_COUNT_RXPKTr", 1944 },
    { "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr", 1945 },
    { "CMIC_RPE_PKT_COUNT_SBUSDMAr", 1946 },
    { "CMIC_RPE_PKT_COUNT_SCHAN_REPr", 1947 },
    { "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr", 1948 },
    { "CMIC_RPE_PKT_COUNT_SCHANr", 1949 },
    { "CMIC_RPE_PKT_COUNT_TOCPUDMr", 1950 },
    { "CMIC_RPE_PKT_COUNT_TOCPUDr", 1951 },
    { "CMIC_RPE_PKT_COUNT_TOCPUEMr", 1952 },
    { "CMIC_RPE_PKT_COUNT_TOCPUEr", 1953 },
    { "CMIC_RPE_PKT_COUNT_TXPKT_ERRr", 1954 },
    { "CMIC_RPE_PKT_COUNT_TXPKTr", 1955 },
    { "CMIC_RPE_PKT_CTRLr", 1956 },
    { "CMIC_RPE_PKT_ETHER_SIGr", 1957 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_0r", 1958 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_1r", 1959 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_2r", 1960 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_3r", 1961 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_4r", 1962 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_5r", 1963 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_6r", 1964 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_7r", 1965 },
    { "CMIC_RPE_PKT_FIRST_DROP_REASONr", 1966 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r", 1967 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r", 1968 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r", 1969 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r", 1970 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r", 1971 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r", 1972 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r", 1973 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r", 1974 },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr", 1975 },
    { "CMIC_RPE_PKT_LMAC0_HIr", 1976 },
    { "CMIC_RPE_PKT_LMAC0_LOr", 1977 },
    { "CMIC_RPE_PKT_LMAC1_HIr", 1978 },
    { "CMIC_RPE_PKT_LMAC1_LOr", 1979 },
    { "CMIC_RPE_PKT_LMAC_HIr", 1980 },
    { "CMIC_RPE_PKT_LMAC_LOr", 1981 },
    { "CMIC_RPE_PKT_PORTS_0r", 1982 },
    { "CMIC_RPE_PKT_PORTS_1r", 1983 },
    { "CMIC_RPE_PKT_PORTS_2r", 1984 },
    { "CMIC_RPE_PKT_PORTS_3r", 1985 },
    { "CMIC_RPE_PKT_PORTS_4r", 1986 },
    { "CMIC_RPE_PKT_PORTS_5r", 1987 },
    { "CMIC_RPE_PKT_PORTS_6r", 1988 },
    { "CMIC_RPE_PKT_PORTS_7r", 1989 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r", 1990 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r", 1991 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r", 1992 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r", 1993 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r", 1994 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r", 1995 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r", 1996 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r", 1997 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r", 1998 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r", 1999 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r", 2000 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r", 2001 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r", 2002 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r", 2003 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r", 2004 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r", 2005 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r", 2006 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r", 2007 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r", 2008 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r", 2009 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r", 2010 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r", 2011 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r", 2012 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r", 2013 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r", 2014 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r", 2015 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r", 2016 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r", 2017 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r", 2018 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r", 2019 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r", 2020 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r", 2021 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r", 2022 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r", 2023 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r", 2024 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r", 2025 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r", 2026 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r", 2027 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r", 2028 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r", 2029 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r", 2030 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r", 2031 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r", 2032 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r", 2033 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r", 2034 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r", 2035 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r", 2036 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r", 2037 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r", 2038 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r", 2039 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r", 2040 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r", 2041 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r", 2042 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r", 2043 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r", 2044 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r", 2045 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r", 2046 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r", 2047 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r", 2048 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r", 2049 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r", 2050 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r", 2051 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r", 2052 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r", 2053 },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr", 2054 },
    { "CMIC_RPE_PKT_REASON_0_TYPEr", 2055 },
    { "CMIC_RPE_PKT_REASON_1_TYPEr", 2056 },
    { "CMIC_RPE_PKT_REASON_2_TYPEr", 2057 },
    { "CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr", 2058 },
    { "CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr", 2059 },
    { "CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr", 2060 },
    { "CMIC_RPE_PKT_REASON_MINI_0_TYPEr", 2061 },
    { "CMIC_RPE_PKT_REASON_MINI_1_TYPEr", 2062 },
    { "CMIC_RPE_PKT_REASON_MINI_2_TYPEr", 2063 },
    { "CMIC_RPE_PKT_RMAC_HIr", 2064 },
    { "CMIC_RPE_PKT_RMACr", 2065 },
    { "CMIC_RPE_PKT_RMH0r", 2066 },
    { "CMIC_RPE_PKT_RMH1r", 2067 },
    { "CMIC_RPE_PKT_RMH2r", 2068 },
    { "CMIC_RPE_PKT_RMH3r", 2069 },
    { "CMIC_RPE_PKT_RMHr", 2070 },
    { "CMIC_RPE_PKT_VLANr", 2071 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_0r", 2072 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_1r", 2073 },
    { "CMIC_RPE_SCHAN_SBUSDMA_COSr", 2074 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr", 2075 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr", 2076 },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr", 2077 },
    { "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr", 2078 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r", 2079 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r", 2080 },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr", 2081 },
    { "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", 2082 },
    { "CMIC_RPE_SHARED_RXBUF_CONFIGr", 2083 },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2084 },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", 2085 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr", 2086 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr", 2087 },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUSr", 2088 },
    { "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr", 2089 },
    { "CMIC_RPE_SHARED_RXBUF_TM_CONTROLr", 2090 },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", 2091 },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", 2092 },
    { "CMIC_RPE_SHARED_TXBUF_DEBUGr", 2093 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr", 2094 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr", 2095 },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUSr", 2096 },
    { "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr", 2097 },
    { "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr", 2098 },
    { "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", 2099 },
    { "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr", 2100 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr", 2101 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr", 2102 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr", 2103 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr", 2104 },
    { "CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr", 2105 },
    { "CMIC_RPE_SHARED_TXBUF_TM_CONTROLr", 2106 },
    { "CMIC_TOP_CONFIGr", 2107 },
    { "CMIC_TOP_EPINTF_BUF_DEPTHr", 2108 },
    { "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr", 2109 },
    { "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr", 2110 },
    { "CMIC_TOP_EP_TO_CPU_HEADER_SIZEr", 2111 },
    { "CMIC_TOP_IPINTF_BUF_DEPTHr", 2112 },
    { "CMIC_TOP_IPINTF_INTERFACE_CREDITSr", 2113 },
    { "CMIC_TOP_IPINTF_WRR_ARB_CTRLr", 2114 },
    { "CMIC_TOP_PKT_COUNT_RXPKT_DROPr", 2115 },
    { "CMIC_TOP_PKT_COUNT_RXPKT_ERRr", 2116 },
    { "CMIC_TOP_PKT_COUNT_RXPKTr", 2117 },
    { "CMIC_TOP_PKT_COUNT_TXPKT_ERRr", 2118 },
    { "CMIC_TOP_PKT_COUNT_TXPKTr", 2119 },
    { "CMIC_TOP_RESERVEDr", 2120 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r", 2121 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr", 2122 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr", 2123 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r", 2124 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr", 2125 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r", 2126 },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr", 2127 },
    { "CMIC_TOP_SBUS_RING_MAP_0_7r", 2128 },
    { "CMIC_TOP_SBUS_RING_MAP_104_111r", 2129 },
    { "CMIC_TOP_SBUS_RING_MAP_112_119r", 2130 },
    { "CMIC_TOP_SBUS_RING_MAP_120_127r", 2131 },
    { "CMIC_TOP_SBUS_RING_MAP_16_23r", 2132 },
    { "CMIC_TOP_SBUS_RING_MAP_24_31r", 2133 },
    { "CMIC_TOP_SBUS_RING_MAP_32_39r", 2134 },
    { "CMIC_TOP_SBUS_RING_MAP_40_47r", 2135 },
    { "CMIC_TOP_SBUS_RING_MAP_48_55r", 2136 },
    { "CMIC_TOP_SBUS_RING_MAP_56_63r", 2137 },
    { "CMIC_TOP_SBUS_RING_MAP_64_71r", 2138 },
    { "CMIC_TOP_SBUS_RING_MAP_72_79r", 2139 },
    { "CMIC_TOP_SBUS_RING_MAP_80_87r", 2140 },
    { "CMIC_TOP_SBUS_RING_MAP_88_95r", 2141 },
    { "CMIC_TOP_SBUS_RING_MAP_8_15r", 2142 },
    { "CMIC_TOP_SBUS_RING_MAP_96_103r", 2143 },
    { "CMIC_TOP_SBUS_RING_MAPr", 2144 },
    { "CMIC_TOP_SBUS_TIMEOUTr", 2145 },
    { "CMIC_TOP_STATISTICS_COUNTER_CONTROLr", 2146 },
    { "CMIC_TOP_STATISTICS_COUNTER_STATUSr", 2147 },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr", 2148 },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr", 2149 },
    { "CMIC_TOP_STATISTICS_EP_PKT_COUNTr", 2150 },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr", 2151 },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr", 2152 },
    { "CMIC_TOP_STATISTICS_IP_PKT_COUNTr", 2153 },
    { "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr", 2154 },
    { "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr", 2155 },
    { "CNG_REPORT", 2156 },
    { "CNTAG_DELETE_ON_PRI_MATCH", 2157 },
    { "COLLECTION_ENABLE", 2158 },
    { "COLLECTOR_ENTRY_ERROR", 2159 },
    { "COLLECTOR_NOT_EXISTS", 2160 },
    { "COLLECTOR_TYPE", 2161 },
    { "COLOR_MODE", 2162 },
    { "COLOR_SPECIFIC_DYNAMIC_LIMITS", 2163 },
    { "COLOR_SPECIFIC_LIMITS", 2164 },
    { "COMPARED_STATE", 2165 },
    { "COMPARE_START", 2166 },
    { "COMPARE_STOP", 2167 },
    { "COMPLETE", 2168 },
    { "COMPONENT_ID", 2169 },
    { "COMP_DST", 2170 },
    { "COMP_KEY_TYPE", 2171 },
    { "COMP_SRC", 2172 },
    { "CONCAT", 2173 },
    { "CONCATENATED_PATH_DOWN", 2174 },
    { "CONDITION", 2175 },
    { "CONDITIONAL", 2176 },
    { "COND_MASK", 2177 },
    { "CONFIG", 2178 },
    { "CONFIG_INVALID", 2179 },
    { "CONFIG_VALID", 2180 },
    { "CONFLICTING_ALPM_BANKS", 2181 },
    { "CONFLICTING_PM_PAIR", 2182 },
    { "CONGESTION_MARKED", 2183 },
    { "CONGESTION_NOTIFY", 2184 },
    { "CONTAINER_1_BYTE", 2185 },
    { "CONTAINER_2_BYTE", 2186 },
    { "CONTAINER_4_BYTE", 2187 },
    { "CONTROL", 2188 },
    { "CONTROL_DETECTION_TIME_EXPIRED", 2189 },
    { "CONTROL_ENTRY_ERROR", 2190 },
    { "CONTROL_PASS", 2191 },
    { "CONTROL_PKT", 2192 },
    { "CONTROL_PKT_TYPE", 2193 },
    { "CONTROL_PLANE_INDEPENDENCE", 2194 },
    { "COPY_TO_CPU", 2195 },
    { "CORE_CLK_FREQ", 2196 },
    { "CORE_INDEX", 2197 },
    { "CORE_INSTANCE", 2198 },
    { "CORRECTION_FIELD", 2199 },
    { "COS", 2200 },
    { "COS_BMAP_LOSSLESS0", 2201 },
    { "COS_BMAP_LOSSLESS1", 2202 },
    { "COS_LIST", 2203 },
    { "COUNTER_COLLECT_DISABLED", 2204 },
    { "CPU", 2205 },
    { "CPU_COS", 2206 },
    { "CPU_COS_STRENGTH", 2207 },
    { "CPU_MASQUERADE", 2208 },
    { "CPU_OVERRIDE", 2209 },
    { "CPU_Q_CELLS", 2210 },
    { "CPU_Q_HI_PRI", 2211 },
    { "CPU_REASON", 2212 },
    { "CPU_REASON_MASK", 2213 },
    { "CPU_SERVICE_POOL", 2214 },
    { "CRC16_BISYNC", 2215 },
    { "CRC16_BISYNC_AND_XOR1", 2216 },
    { "CRC16_BISYNC_AND_XOR2", 2217 },
    { "CRC16_BISYNC_AND_XOR4", 2218 },
    { "CRC16_BISYNC_AND_XOR8", 2219 },
    { "CRC16_CCITT", 2220 },
    { "CRC32A_CRC32B", 2221 },
    { "CRC32_ETH_HI", 2222 },
    { "CRC32_ETH_LO", 2223 },
    { "CRC32_HI", 2224 },
    { "CRC32_KOOPMAN_HI", 2225 },
    { "CRC32_KOOPMAN_LO", 2226 },
    { "CRC32_LO", 2227 },
    { "CRU_CONTROLr", 2228 },
    { "CTH", 2229 },
    { "CTR_A_LOWER", 2230 },
    { "CTR_A_UPPER", 2231 },
    { "CTR_B", 2232 },
    { "CTR_CONTROL", 2233 },
    { "CTR_ECN", 2234 },
    { "CTR_EFLEX_CONFIG", 2235 },
    { "CTR_EFLEX_INDEX", 2236 },
    { "CTR_EGR_DROP_EVENT", 2237 },
    { "CTR_EGR_DROP_EVENT_ID", 2238 },
    { "CTR_EGR_EFLEX_ACTION", 2239 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_ID", 2240 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_INFO", 2241 },
    { "CTR_EGR_EFLEX_BITP_PROFILE", 2242 },
    { "CTR_EGR_EFLEX_ERROR_STATS", 2243 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE", 2244 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 2245 },
    { "CTR_EGR_EFLEX_HITBIT_CONTROL", 2246 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE", 2247 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 2248 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_INFO", 2249 },
    { "CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE", 2250 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE", 2251 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID", 2252 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO", 2253 },
    { "CTR_EGR_EFLEX_STATS", 2254 },
    { "CTR_EGR_EFLEX_TRIGGER", 2255 },
    { "CTR_EGR_FLEX_BASE_INDEX", 2256 },
    { "CTR_EGR_FLEX_OFFSET_MODE", 2257 },
    { "CTR_EGR_FLEX_POOL_CONTROL", 2258 },
    { "CTR_EGR_FLEX_POOL_ID", 2259 },
    { "CTR_EGR_FLEX_POOL_INFO", 2260 },
    { "CTR_EGR_FLEX_POOL_INFO_ID", 2261 },
    { "CTR_EGR_FLEX_POOL_NUMBER", 2262 },
    { "CTR_EGR_MC_Q", 2263 },
    { "CTR_EGR_Q_CONTROL", 2264 },
    { "CTR_EGR_TM_BST_MC_Q", 2265 },
    { "CTR_EGR_TM_BST_PORT_SERVICE_POOL", 2266 },
    { "CTR_EGR_TM_BST_SERVICE_POOL", 2267 },
    { "CTR_EGR_TM_BST_UC_Q", 2268 },
    { "CTR_EGR_TM_PORT", 2269 },
    { "CTR_EGR_TM_PORT_DROP", 2270 },
    { "CTR_EGR_TM_PORT_SERVICE_POOL", 2271 },
    { "CTR_EGR_TM_SERVICE_POOL", 2272 },
    { "CTR_EGR_TRACE_EVENT", 2273 },
    { "CTR_EGR_TRACE_EVENT_ID", 2274 },
    { "CTR_EGR_UC_Q", 2275 },
    { "CTR_ETRAP", 2276 },
    { "CTR_EVENT_SYNC_STATE", 2277 },
    { "CTR_EVENT_SYNC_STATE_CONTROL", 2278 },
    { "CTR_EVENT_SYNC_STATE_CONTROL_ID", 2279 },
    { "CTR_EVENT_SYNC_STATE_ID", 2280 },
    { "CTR_ING_DROP_EVENT", 2281 },
    { "CTR_ING_DROP_EVENT_ID", 2282 },
    { "CTR_ING_EFLEX_ACTION", 2283 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_ID", 2284 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_INFO", 2285 },
    { "CTR_ING_EFLEX_BITP_PROFILE", 2286 },
    { "CTR_ING_EFLEX_ERROR_STATS", 2287 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE", 2288 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 2289 },
    { "CTR_ING_EFLEX_HITBIT_CONTROL", 2290 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE", 2291 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_ID", 2292 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_INFO", 2293 },
    { "CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE", 2294 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE", 2295 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID", 2296 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO", 2297 },
    { "CTR_ING_EFLEX_STATS", 2298 },
    { "CTR_ING_EFLEX_TRIGGER", 2299 },
    { "CTR_ING_FLEX_ACTION_PROFILE_ID_NOT_EXISTS", 2300 },
    { "CTR_ING_FLEX_BASE_INDEX", 2301 },
    { "CTR_ING_FLEX_OFFSET_MODE", 2302 },
    { "CTR_ING_FLEX_POOLS_NOT_SUFFICIENT", 2303 },
    { "CTR_ING_FLEX_POOL_CONTROL", 2304 },
    { "CTR_ING_FLEX_POOL_ID", 2305 },
    { "CTR_ING_FLEX_POOL_INFO", 2306 },
    { "CTR_ING_FLEX_POOL_INFO_ID", 2307 },
    { "CTR_ING_FLEX_POOL_NUMBER", 2308 },
    { "CTR_ING_PFC", 2309 },
    { "CTR_ING_TM_BST_PORT_PRI_GRP", 2310 },
    { "CTR_ING_TM_BST_PORT_SERVICE_POOL", 2311 },
    { "CTR_ING_TM_BST_SERVICE_POOL", 2312 },
    { "CTR_ING_TM_HEADROOM_POOL", 2313 },
    { "CTR_ING_TM_PORT_PRI_GRP", 2314 },
    { "CTR_ING_TM_PORT_UC_DROP", 2315 },
    { "CTR_ING_TM_SERVICE_POOL", 2316 },
    { "CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP", 2317 },
    { "CTR_ING_TM_THD_PORT_SERVICE_POOL", 2318 },
    { "CTR_ING_TRACE_EVENT", 2319 },
    { "CTR_ING_TRACE_EVENT_ID", 2320 },
    { "CTR_MAC", 2321 },
    { "CTR_MAC_ERR", 2322 },
    { "CTR_MIRROR", 2323 },
    { "CTR_TM_BST_DEVICE", 2324 },
    { "CTR_TM_BST_REPL_Q_GLOBAL", 2325 },
    { "CTR_TM_BST_REPL_Q_PRI_QUEUE", 2326 },
    { "CTR_TM_BUFFER_POOL_DROP", 2327 },
    { "CTR_TM_MC_Q_DROP", 2328 },
    { "CTR_TM_MIRROR_ON_DROP_BUFFER_POOL", 2329 },
    { "CTR_TM_OBM_PORT_DROP", 2330 },
    { "CTR_TM_OBM_PORT_FLOW_CTRL", 2331 },
    { "CTR_TM_OBM_PORT_USAGE", 2332 },
    { "CTR_TM_REPL_Q", 2333 },
    { "CTR_TM_REPL_Q_DROP", 2334 },
    { "CTR_TM_REPL_Q_SERVICE_POOL", 2335 },
    { "CTR_TM_THD_MC_Q", 2336 },
    { "CTR_TM_THD_Q_GRP", 2337 },
    { "CTR_TM_THD_UC_Q", 2338 },
    { "CTR_TM_UC_Q_DROP", 2339 },
    { "CURRENT_AVAILABLE_CELLS", 2340 },
    { "CURRENT_Q_SIZE", 2341 },
    { "CURRENT_USAGE_CELLS", 2342 },
    { "CUSTOM", 2343 },
    { "CUT_THROUGH", 2344 },
    { "CUT_THROUGH_CLASS", 2345 },
    { "CUT_THROUGH_CLASS_100G", 2346 },
    { "CUT_THROUGH_CLASS_10G", 2347 },
    { "CUT_THROUGH_CLASS_200G", 2348 },
    { "CUT_THROUGH_CLASS_25G", 2349 },
    { "CUT_THROUGH_CLASS_400G", 2350 },
    { "CUT_THROUGH_CLASS_40G", 2351 },
    { "CUT_THROUGH_CLASS_50G", 2352 },
    { "CW_LOWER_CLEAR", 2353 },
    { "CW_PRESENT", 2354 },
    { "CW_UPPER_CLEAR", 2355 },
    { "DATA_BYTE_COUNT", 2356 },
    { "DATA_FLOW_START_TIMESTAMP_MSECS", 2357 },
    { "DATA_OBSERVATION_TIMESTAMP_MSECS", 2358 },
    { "DATA_PKT_COUNT", 2359 },
    { "DB", 2360 },
    { "DB_LEVEL_1_BLOCK_0", 2361 },
    { "DB_LEVEL_1_BLOCK_1", 2362 },
    { "DB_LEVEL_1_BLOCK_2", 2363 },
    { "DB_LEVEL_1_BLOCK_3", 2364 },
    { "DB_LEVEL_1_BLOCK_4", 2365 },
    { "DB_LEVEL_1_BLOCK_5", 2366 },
    { "DB_LEVEL_1_BLOCK_6", 2367 },
    { "DB_LEVEL_1_BLOCK_7", 2368 },
    { "DB_LEVEL_1_BLOCK_8", 2369 },
    { "DB_LEVEL_1_BLOCK_9", 2370 },
    { "DEADLOCK", 2371 },
    { "DEADLOCK_RECOVERY", 2372 },
    { "DEBUG_MASK", 2373 },
    { "DECAP_LOOKUP_LABEL", 2374 },
    { "DEFAULT", 2375 },
    { "DEFAULT_MTU", 2376 },
    { "DEFAULT_PKT_PRI", 2377 },
    { "DELETE", 2378 },
    { "DELETE_OPCODE", 2379 },
    { "DEMAND", 2380 },
    { "DEMOTION_FILTER_INCR_RATE", 2381 },
    { "DEMOTION_FILTER_MONITOR_INTERVAL_USECS", 2382 },
    { "DEMOTION_FILTER_RATE_HIGH_THRESHOLD_KBITS_SEC", 2383 },
    { "DEMOTION_FILTER_RATE_LOW_THRESHOLD_KBITS_SEC", 2384 },
    { "DEMOTION_FILTER_SIZE_THRESHOLD_BYTES", 2385 },
    { "DESTINATION", 2386 },
    { "DESTINATION_MASK", 2387 },
    { "DESTINATION_TYPE", 2388 },
    { "DESTINATION_TYPE_MATCH", 2389 },
    { "DESTINATION_TYPE_NON_MATCH", 2390 },
    { "DEST_ADDR", 2391 },
    { "DEST_INDEX_SEL", 2392 },
    { "DETECTION_TIMER", 2393 },
    { "DETECTION_TIMER_GRANULARITY", 2394 },
    { "DETECT_MULTIPLIER", 2395 },
    { "DEVICE", 2396 },
    { "DEVICE_CONFIG", 2397 },
    { "DEVICE_EM_BANK", 2398 },
    { "DEVICE_EM_BANK_ID", 2399 },
    { "DEVICE_EM_BANK_INFO", 2400 },
    { "DEVICE_EM_BANK_PAIR", 2401 },
    { "DEVICE_EM_GROUP", 2402 },
    { "DEVICE_EM_GROUP_ID", 2403 },
    { "DEVICE_EM_GROUP_INFO", 2404 },
    { "DEVICE_EM_TILE", 2405 },
    { "DEVICE_EM_TILE_ID", 2406 },
    { "DEVICE_EM_TILE_INFO", 2407 },
    { "DEVICE_EM_TILE_MODE_INFO", 2408 },
    { "DEVICE_IDENTIFIER", 2409 },
    { "DEVICE_INFO", 2410 },
    { "DEVICE_OP_DSH_INFO", 2411 },
    { "DEVICE_OP_PT_INFO", 2412 },
    { "DEVICE_PKT_RX_Q", 2413 },
    { "DEVICE_TS_BROADSYNC_CONTROL", 2414 },
    { "DEVICE_TS_BROADSYNC_INTERFACE", 2415 },
    { "DEVICE_TS_BROADSYNC_INTERFACE_ID", 2416 },
    { "DEVICE_TS_BROADSYNC_LOG", 2417 },
    { "DEVICE_TS_BROADSYNC_LOG_CONTROL", 2418 },
    { "DEVICE_TS_BROADSYNC_LOG_ID", 2419 },
    { "DEVICE_TS_BROADSYNC_LOG_STATUS", 2420 },
    { "DEVICE_TS_BROADSYNC_SIGNAL_OUTPUT", 2421 },
    { "DEVICE_TS_BROADSYNC_SIGNAL_OUTPUT_ID", 2422 },
    { "DEVICE_TS_BROADSYNC_STATUS", 2423 },
    { "DEVICE_TS_CONTROL", 2424 },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID", 2425 },
    { "DEVICE_TS_PTP_PROFILE", 2426 },
    { "DEVICE_TS_PTP_PROFILE_ID", 2427 },
    { "DEVICE_TS_SYNCE_CLK_CONTROL", 2428 },
    { "DEVICE_TS_TIMESTAMP_PROFILE", 2429 },
    { "DEVICE_TS_TIMESTAMP_PROFILE_ID", 2430 },
    { "DEVICE_TS_TOD", 2431 },
    { "DEVICE_WAL_CONFIG", 2432 },
    { "DEV_ID", 2433 },
    { "DFE", 2434 },
    { "DFE_AUTO", 2435 },
    { "DHCP_PROTOCOL", 2436 },
    { "DHCP_PROTOCOL_MASK", 2437 },
    { "DIAG_CODE", 2438 },
    { "DIRECT", 2439 },
    { "DISABLE", 2440 },
    { "DISABLED", 2441 },
    { "DISCARD", 2442 },
    { "DISCARD_ALL", 2443 },
    { "DIVIDE_BY_1", 2444 },
    { "DIVIDE_BY_10", 2445 },
    { "DIVIDE_BY_2", 2446 },
    { "DIVIDE_BY_5", 2447 },
    { "DLB_CONTROL", 2448 },
    { "DLB_ECMP", 2449 },
    { "DLB_ECMP_AUX_BOTP_PROFILEm", 2450 },
    { "DLB_ECMP_BITP_PROFILEm", 2451 },
    { "DLB_ECMP_BOTP_PROFILEm", 2452 },
    { "DLB_ECMP_CONTROL", 2453 },
    { "DLB_ECMP_CTRL_PRE_SELm", 2454 },
    { "DLB_ECMP_CURRENT_TIMEr", 2455 },
    { "DLB_ECMP_DLB_ID_0_TO_63_ENABLEr", 2456 },
    { "DLB_ECMP_DLB_ID_64_TO_127_ENABLEr", 2457 },
    { "DLB_ECMP_DLB_ID_OFFSETr", 2458 },
    { "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm", 2459 },
    { "DLB_ECMP_FLOWSET_MEMBERm", 2460 },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm", 2461 },
    { "DLB_ECMP_FLOWSETm", 2462 },
    { "DLB_ECMP_GLB_QUANTIZE_THRESHOLDm", 2463 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m", 2464 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m", 2465 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m", 2466 },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m", 2467 },
    { "DLB_ECMP_GROUP_CONTROLm", 2468 },
    { "DLB_ECMP_GROUP_MEMBERSHIPm", 2469 },
    { "DLB_ECMP_GROUP_MONITOR_CONTROLm", 2470 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m", 2471 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m", 2472 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m", 2473 },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m", 2474 },
    { "DLB_ECMP_GROUP_STATSm", 2475 },
    { "DLB_ECMP_HW_RESET_CONTROLr", 2476 },
    { "DLB_ECMP_INTR_ENABLEr", 2477 },
    { "DLB_ECMP_INTR_STATUSr", 2478 },
    { "DLB_ECMP_LINK_CONTROLm", 2479 },
    { "DLB_ECMP_MONITOR", 2480 },
    { "DLB_ECMP_MONITOR_CONTROLr", 2481 },
    { "DLB_ECMP_MONITOR_IFP_CONTROLr", 2482 },
    { "DLB_ECMP_OPTIMAL_CANDIDATEm", 2483 },
    { "DLB_ECMP_PORT_AVG_QUALITY_MEASUREm", 2484 },
    { "DLB_ECMP_PORT_CONTROL", 2485 },
    { "DLB_ECMP_PORT_INST_QUALITY_MEASUREm", 2486 },
    { "DLB_ECMP_PORT_QUALITY_MAPPINGm", 2487 },
    { "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm", 2488 },
    { "DLB_ECMP_PORT_STATEm", 2489 },
    { "DLB_ECMP_PORT_STATUS", 2490 },
    { "DLB_ECMP_QUALITY_MEASURE_CONTROLr", 2491 },
    { "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm", 2492 },
    { "DLB_ECMP_QUANTIZE_CONTROLm", 2493 },
    { "DLB_ECMP_RAM_CONTROL_0r", 2494 },
    { "DLB_ECMP_RAM_CONTROL_1r", 2495 },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROLr", 2496 },
    { "DLB_ECMP_REFRESH_DISABLEr", 2497 },
    { "DLB_ECMP_REFRESH_INDEXr", 2498 },
    { "DLB_ECMP_SER_CONTROL_2r", 2499 },
    { "DLB_ECMP_SER_CONTROLr", 2500 },
    { "DLB_ECMP_SER_FIFO_CTRLr", 2501 },
    { "DLB_ECMP_SER_FIFO_STATUSr", 2502 },
    { "DLB_ECMP_SER_FIFOm", 2503 },
    { "DLB_ECMP_STATS", 2504 },
    { "DLB_ID", 2505 },
    { "DLB_ID_VALID", 2506 },
    { "DLB_LAG_AUX_BOTP_PROFILEm", 2507 },
    { "DLB_LAG_BITP_PROFILEm", 2508 },
    { "DLB_LAG_BOTP_PROFILEm", 2509 },
    { "DLB_LAG_CTRL_PRE_SELm", 2510 },
    { "DLB_LAG_CURRENT_TIMEr", 2511 },
    { "DLB_LAG_DLB_ID_0_TO_63_ENABLEr", 2512 },
    { "DLB_LAG_DLB_ID_64_TO_127_ENABLEr", 2513 },
    { "DLB_LAG_DLB_ID_OFFSETr", 2514 },
    { "DLB_LAG_FLOWSET_MEMBERm", 2515 },
    { "DLB_LAG_FLOWSET_TIMESTAMP_PAGEm", 2516 },
    { "DLB_LAG_FLOWSETm", 2517 },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15m", 2518 },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31m", 2519 },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47m", 2520 },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63m", 2521 },
    { "DLB_LAG_GROUP_CONTROLm", 2522 },
    { "DLB_LAG_GROUP_MEMBERSHIPm", 2523 },
    { "DLB_LAG_GROUP_MONITOR_CONTROLm", 2524 },
    { "DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15m", 2525 },
    { "DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31m", 2526 },
    { "DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47m", 2527 },
    { "DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63m", 2528 },
    { "DLB_LAG_GROUP_STATSm", 2529 },
    { "DLB_LAG_LINK_CONTROLm", 2530 },
    { "DLB_LAG_MONITOR_CONTROLr", 2531 },
    { "DLB_LAG_MONITOR_IFP_CONTROLr", 2532 },
    { "DLB_LAG_OPTIMAL_CANDIDATEm", 2533 },
    { "DLB_LAG_PORT_STATEm", 2534 },
    { "DLB_LAG_RAM_CONTROL_0r", 2535 },
    { "DLB_LAG_RANDOM_SELECTION_CONTROLr", 2536 },
    { "DLB_LAG_REFRESH_DISABLEr", 2537 },
    { "DLB_LAG_REFRESH_INDEXr", 2538 },
    { "DLB_LAG_SER_CONTROLr", 2539 },
    { "DLB_MONITOR", 2540 },
    { "DLB_MONITOR_MASK", 2541 },
    { "DLB_PORT_CONTROL", 2542 },
    { "DLB_QUALITY_MAP", 2543 },
    { "DLB_QUALITY_MAP_ID", 2544 },
    { "DLB_QUANTIZATION_THRESHOLD", 2545 },
    { "DLB_QUANTIZATION_THRESHOLD_ID", 2546 },
    { "DLB_TRUNK", 2547 },
    { "DLB_TRUNK_CONTROL", 2548 },
    { "DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE", 2549 },
    { "DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID", 2550 },
    { "DLB_TRUNK_MONITOR", 2551 },
    { "DLB_TRUNK_PORT_CONTROL", 2552 },
    { "DLB_TRUNK_PORT_STATUS", 2553 },
    { "DLB_TRUNK_STATS", 2554 },
    { "DMA_READ_OP_THRESHOLD", 2555 },
    { "DMA_WRITE_OP_THRESHOLD", 2556 },
    { "DMU_CRU_RESETr", 2557 },
    { "DMU_PCU_OTP_CONFIG_0r", 2558 },
    { "DMU_PCU_OTP_CONFIG_10r", 2559 },
    { "DMU_PCU_OTP_CONFIG_11r", 2560 },
    { "DMU_PCU_OTP_CONFIG_12r", 2561 },
    { "DMU_PCU_OTP_CONFIG_13r", 2562 },
    { "DMU_PCU_OTP_CONFIG_14r", 2563 },
    { "DMU_PCU_OTP_CONFIG_15r", 2564 },
    { "DMU_PCU_OTP_CONFIG_16r", 2565 },
    { "DMU_PCU_OTP_CONFIG_17r", 2566 },
    { "DMU_PCU_OTP_CONFIG_18r", 2567 },
    { "DMU_PCU_OTP_CONFIG_19r", 2568 },
    { "DMU_PCU_OTP_CONFIG_1r", 2569 },
    { "DMU_PCU_OTP_CONFIG_20r", 2570 },
    { "DMU_PCU_OTP_CONFIG_21r", 2571 },
    { "DMU_PCU_OTP_CONFIG_22r", 2572 },
    { "DMU_PCU_OTP_CONFIG_23r", 2573 },
    { "DMU_PCU_OTP_CONFIG_24r", 2574 },
    { "DMU_PCU_OTP_CONFIG_25r", 2575 },
    { "DMU_PCU_OTP_CONFIG_26r", 2576 },
    { "DMU_PCU_OTP_CONFIG_27r", 2577 },
    { "DMU_PCU_OTP_CONFIG_28r", 2578 },
    { "DMU_PCU_OTP_CONFIG_29r", 2579 },
    { "DMU_PCU_OTP_CONFIG_2r", 2580 },
    { "DMU_PCU_OTP_CONFIG_30r", 2581 },
    { "DMU_PCU_OTP_CONFIG_31r", 2582 },
    { "DMU_PCU_OTP_CONFIG_3r", 2583 },
    { "DMU_PCU_OTP_CONFIG_4r", 2584 },
    { "DMU_PCU_OTP_CONFIG_5r", 2585 },
    { "DMU_PCU_OTP_CONFIG_6r", 2586 },
    { "DMU_PCU_OTP_CONFIG_7r", 2587 },
    { "DMU_PCU_OTP_CONFIG_8r", 2588 },
    { "DMU_PCU_OTP_CONFIG_9r", 2589 },
    { "DMU_PCU_OTP_CONFIGr", 2590 },
    { "DNA_4_7_11", 2591 },
    { "DOP_COLLECTION_RESP_WORD", 2592 },
    { "DOS_ATTACK", 2593 },
    { "DOS_ATTACK_MASK", 2594 },
    { "DOS_ATTACK_TO_CPU", 2595 },
    { "DOS_CONTROL", 2596 },
    { "DOUBLE", 2597 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID", 2598 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 2599 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION", 2600 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER", 2601 },
    { "DOUBLE_TAGGED", 2602 },
    { "DOWN", 2603 },
    { "DO_NOT_COPY_FROM_CPU_TO_CPU", 2604 },
    { "DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL", 2605 },
    { "DO_NOT_FRAGMENT", 2606 },
    { "DO_NOT_MODIFY", 2607 },
    { "DROP", 2608 },
    { "DROP_ALL", 2609 },
    { "DROP_AND_ACCOUNT", 2610 },
    { "DROP_BPDU", 2611 },
    { "DROP_CNT", 2612 },
    { "DROP_COUNT", 2613 },
    { "DROP_INVALID_IEEE1588_PKT", 2614 },
    { "DROP_MIRROR_INSTANCE_ID", 2615 },
    { "DROP_MIRROR_SESSION_ID", 2616 },
    { "DROP_ON_PRI", 2617 },
    { "DROP_PKT", 2618 },
    { "DROP_RED", 2619 },
    { "DROP_SRC_IPV6_LINK_LOCAL", 2620 },
    { "DROP_TAG", 2621 },
    { "DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 2622 },
    { "DROP_UNTAG", 2623 },
    { "DROP_YELLOW_RED", 2624 },
    { "DSCP_MAP", 2625 },
    { "DSCP_VALID", 2626 },
    { "DST_CTR_EGR_EFLEX_ACTION_PROFILE_ID", 2627 },
    { "DST_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 2628 },
    { "DST_CTR_ING_EFLEX_ACTION_PROFILE_ID", 2629 },
    { "DST_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 2630 },
    { "DST_IPV4", 2631 },
    { "DST_IPV6", 2632 },
    { "DST_IPV6_LOWER", 2633 },
    { "DST_IPV6_UPPER", 2634 },
    { "DST_IP_EQUAL_TO_SRC_IP", 2635 },
    { "DST_L4_PORT", 2636 },
    { "DST_L4_UDP_PORT", 2637 },
    { "DST_MAC", 2638 },
    { "DST_MAC_EQUAL_TO_SRC_MAC", 2639 },
    { "DST_NIV_VIF", 2640 },
    { "DT_EM_GRP_TEMPLATE_ID", 2641 },
    { "DYNAMIC_FP", 2642 },
    { "DYNAMIC_FT", 2643 },
    { "DYNAMIC_FT_FP", 2644 },
    { "DYNAMIC_GROUP", 2645 },
    { "DYNAMIC_SHARED_LIMITS", 2646 },
    { "EBST", 2647 },
    { "EBST_FIFO_FULL", 2648 },
    { "EBST_START", 2649 },
    { "EBST_STOP", 2650 },
    { "EBTOQ_DEBUGr", 2651 },
    { "EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr", 2652 },
    { "EBTOQ_STATUSr", 2653 },
    { "ECC_DBE_CTR_CNT", 2654 },
    { "ECC_DBE_MEM_CNT", 2655 },
    { "ECC_DBE_REG_CNT", 2656 },
    { "ECC_PARITY_CHECK", 2657 },
    { "ECC_PARITY_ERR_INT_BUS_CNT", 2658 },
    { "ECC_PARITY_ERR_INT_MEM_CNT", 2659 },
    { "ECC_SBE_CTR_CNT", 2660 },
    { "ECC_SBE_MEM_CNT", 2661 },
    { "ECC_SBE_REG_CNT", 2662 },
    { "ECHO", 2663 },
    { "ECHO_FUNCTION_FAILED", 2664 },
    { "ECMP_CONTROL", 2665 },
    { "ECMP_GROUP_LEVEL0_BITP_PROFILEm", 2666 },
    { "ECMP_GROUP_LEVEL0_BOTP_PROFILEm", 2667 },
    { "ECMP_GROUP_LEVEL0_CONFIG_PROFILEm", 2668 },
    { "ECMP_GROUP_LEVEL0_CTRL_PRE_SELm", 2669 },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLr", 2670 },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0m", 2671 },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLr", 2672 },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1m", 2673 },
    { "ECMP_GROUP_LEVEL0_ECMP_DEBUGr", 2674 },
    { "ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLr", 2675 },
    { "ECMP_GROUP_LEVEL0_GROUP_TABLEm", 2676 },
    { "ECMP_GROUP_LEVEL0_RAM_TM_CONTROLr", 2677 },
    { "ECMP_GROUP_LEVEL0_RANDOM_SEEDr", 2678 },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGr", 2679 },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLr", 2680 },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0m", 2681 },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLr", 2682 },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1m", 2683 },
    { "ECMP_GROUP_LEVEL1_BITP_PROFILEm", 2684 },
    { "ECMP_GROUP_LEVEL1_BOTP_PROFILEm", 2685 },
    { "ECMP_GROUP_LEVEL1_CONFIG_PROFILEm", 2686 },
    { "ECMP_GROUP_LEVEL1_CTRL_PRE_SELm", 2687 },
    { "ECMP_GROUP_LEVEL1_ECMP_DEBUGr", 2688 },
    { "ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLr", 2689 },
    { "ECMP_GROUP_LEVEL1_GROUP_TABLEm", 2690 },
    { "ECMP_GROUP_LEVEL1_RAM_TM_CONTROLr", 2691 },
    { "ECMP_GROUP_LEVEL1_RANDOM_SEEDr", 2692 },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGr", 2693 },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLr", 2694 },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0m", 2695 },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLr", 2696 },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1m", 2697 },
    { "ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILE", 2698 },
    { "ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILE", 2699 },
    { "ECN", 2700 },
    { "ECN_CNG_TO_WRED", 2701 },
    { "ECN_GREEN_DROP_MAX_THD_CELLS", 2702 },
    { "ECN_GREEN_DROP_MIN_THD_CELLS", 2703 },
    { "ECN_GREEN_DROP_PERCENTAGE", 2704 },
    { "ECN_MODE", 2705 },
    { "ECN_MPLS_EXP_TO_IP_ECN", 2706 },
    { "ECN_MPLS_EXP_TO_IP_ECN_ID", 2707 },
    { "ECN_RED_DROP_MAX_THD_CELLS", 2708 },
    { "ECN_RED_DROP_MIN_THD_CELLS", 2709 },
    { "ECN_RED_DROP_PERCENTAGE", 2710 },
    { "ECN_TNL_DECAP", 2711 },
    { "ECN_TNL_DECAP_MASK", 2712 },
    { "ECN_WRED_UPDATE", 2713 },
    { "ECN_YELLOW_DROP_MAX_THD_CELLS", 2714 },
    { "ECN_YELLOW_DROP_MIN_THD_CELLS", 2715 },
    { "ECN_YELLOW_DROP_PERCENTAGE", 2716 },
    { "EDB_BUF_CFG_OVERRIDEr", 2717 },
    { "EDB_CONTROL_BUFFER_ECC_ENr", 2718 },
    { "EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr", 2719 },
    { "EDB_DATA_BUFFER_ECC_ENr", 2720 },
    { "EDB_DATA_BUFFER_EN_COR_ERR_RPTr", 2721 },
    { "EDB_DBG_Ar", 2722 },
    { "EDB_DBG_Br", 2723 },
    { "EDB_DBG_Cr", 2724 },
    { "EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm", 2725 },
    { "EDB_INTR_ENABLEr", 2726 },
    { "EDB_INTR_STATUSr", 2727 },
    { "EDB_IP_CUT_THRU_CLASSm", 2728 },
    { "EDB_LPBK_RESERVED_CREDIT_COUNTr", 2729 },
    { "EDB_MISC_CTRLr", 2730 },
    { "EDB_PM0_BUF_START_END_ADDR_0_1r", 2731 },
    { "EDB_PM0_BUF_START_END_ADDR_2_3r", 2732 },
    { "EDB_PM0_BUF_START_END_ADDR_4_5r", 2733 },
    { "EDB_PM0_BUF_START_END_ADDR_6_7r", 2734 },
    { "EDB_PM0_BUF_START_END_ADDRr", 2735 },
    { "EDB_PM1_BUF_START_END_ADDR_0_1r", 2736 },
    { "EDB_PM1_BUF_START_END_ADDR_2_3r", 2737 },
    { "EDB_PM1_BUF_START_END_ADDR_4_5r", 2738 },
    { "EDB_PM1_BUF_START_END_ADDR_6_7r", 2739 },
    { "EDB_PM1_BUF_START_END_ADDRr", 2740 },
    { "EDB_PM2_BUF_START_END_ADDR_0_1r", 2741 },
    { "EDB_PM2_BUF_START_END_ADDR_2_3r", 2742 },
    { "EDB_PM2_BUF_START_END_ADDR_4_5r", 2743 },
    { "EDB_PM2_BUF_START_END_ADDR_6_7r", 2744 },
    { "EDB_PM2_BUF_START_END_ADDRr", 2745 },
    { "EDB_PM3_BUF_START_END_ADDR_0_1r", 2746 },
    { "EDB_PM3_BUF_START_END_ADDR_2_3r", 2747 },
    { "EDB_PM3_BUF_START_END_ADDR_4_5r", 2748 },
    { "EDB_PM3_BUF_START_END_ADDR_6_7r", 2749 },
    { "EDB_PM3_BUF_START_END_ADDRr", 2750 },
    { "EDB_PORT_MODE_OVERRIDEr", 2751 },
    { "EDB_RAM_TM_CONTROL_0r", 2752 },
    { "EDB_RAM_TM_CONTROL_1r", 2753 },
    { "EDB_RAM_TM_CONTROLr", 2754 },
    { "EDB_SER_FIFO_CTRLr", 2755 },
    { "EDB_SER_FIFO_STATUSr", 2756 },
    { "EDB_SER_FIFOm", 2757 },
    { "EDB_SPECIAL_DROP_DEBUGr", 2758 },
    { "EDB_XMIT_START_COUNTm", 2759 },
    { "EDIT_CTRL_BITP_PROFILE_0m", 2760 },
    { "EDIT_CTRL_BITP_PROFILE_1m", 2761 },
    { "EDIT_CTRL_BITP_PROFILE_2m", 2762 },
    { "EDIT_CTRL_BITP_PROFILE_3m", 2763 },
    { "EDIT_CTRL_BITP_PROFILE_4m", 2764 },
    { "EDIT_CTRL_RAM_TM_CONTROLr", 2765 },
    { "EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLr", 2766 },
    { "EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLr", 2767 },
    { "EDIT_CTRL_TCAM_0_A_DATA_ONLYm", 2768 },
    { "EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLr", 2769 },
    { "EDIT_CTRL_TCAM_0_A_ONLYm", 2770 },
    { "EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLr", 2771 },
    { "EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLr", 2772 },
    { "EDIT_CTRL_TCAM_0_B_DATA_ONLYm", 2773 },
    { "EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLr", 2774 },
    { "EDIT_CTRL_TCAM_0_B_ONLYm", 2775 },
    { "EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLr", 2776 },
    { "EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLr", 2777 },
    { "EDIT_CTRL_TCAM_0_C_DATA_ONLYm", 2778 },
    { "EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLr", 2779 },
    { "EDIT_CTRL_TCAM_0_C_ONLYm", 2780 },
    { "EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLr", 2781 },
    { "EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLr", 2782 },
    { "EDIT_CTRL_TCAM_1_A_DATA_ONLYm", 2783 },
    { "EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLr", 2784 },
    { "EDIT_CTRL_TCAM_1_A_ONLYm", 2785 },
    { "EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLr", 2786 },
    { "EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLr", 2787 },
    { "EDIT_CTRL_TCAM_1_B_DATA_ONLYm", 2788 },
    { "EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLr", 2789 },
    { "EDIT_CTRL_TCAM_1_B_ONLYm", 2790 },
    { "EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLr", 2791 },
    { "EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLr", 2792 },
    { "EDIT_CTRL_TCAM_1_C_DATA_ONLYm", 2793 },
    { "EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLr", 2794 },
    { "EDIT_CTRL_TCAM_1_C_ONLYm", 2795 },
    { "EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLr", 2796 },
    { "EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLr", 2797 },
    { "EDIT_CTRL_TCAM_2_A_DATA_ONLYm", 2798 },
    { "EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLr", 2799 },
    { "EDIT_CTRL_TCAM_2_A_ONLYm", 2800 },
    { "EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLr", 2801 },
    { "EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLr", 2802 },
    { "EDIT_CTRL_TCAM_2_B_DATA_ONLYm", 2803 },
    { "EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLr", 2804 },
    { "EDIT_CTRL_TCAM_2_B_ONLYm", 2805 },
    { "EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLr", 2806 },
    { "EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLr", 2807 },
    { "EDIT_CTRL_TCAM_2_C_DATA_ONLYm", 2808 },
    { "EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLr", 2809 },
    { "EDIT_CTRL_TCAM_2_C_ONLYm", 2810 },
    { "EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLr", 2811 },
    { "EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLr", 2812 },
    { "EDIT_CTRL_TCAM_3_A_DATA_ONLYm", 2813 },
    { "EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLr", 2814 },
    { "EDIT_CTRL_TCAM_3_A_ONLYm", 2815 },
    { "EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLr", 2816 },
    { "EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLr", 2817 },
    { "EDIT_CTRL_TCAM_3_B_DATA_ONLYm", 2818 },
    { "EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLr", 2819 },
    { "EDIT_CTRL_TCAM_3_B_ONLYm", 2820 },
    { "EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLr", 2821 },
    { "EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLr", 2822 },
    { "EDIT_CTRL_TCAM_3_C_DATA_ONLYm", 2823 },
    { "EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLr", 2824 },
    { "EDIT_CTRL_TCAM_3_C_ONLYm", 2825 },
    { "EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLr", 2826 },
    { "EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLr", 2827 },
    { "EDIT_CTRL_TCAM_4_A_DATA_ONLYm", 2828 },
    { "EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLr", 2829 },
    { "EDIT_CTRL_TCAM_4_A_ONLYm", 2830 },
    { "EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLr", 2831 },
    { "EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLr", 2832 },
    { "EDIT_CTRL_TCAM_4_B_DATA_ONLYm", 2833 },
    { "EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLr", 2834 },
    { "EDIT_CTRL_TCAM_4_B_ONLYm", 2835 },
    { "EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLr", 2836 },
    { "EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLr", 2837 },
    { "EDIT_CTRL_TCAM_4_C_DATA_ONLYm", 2838 },
    { "EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLr", 2839 },
    { "EDIT_CTRL_TCAM_4_C_ONLYm", 2840 },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 2841 },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 2842 },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 2843 },
    { "EFFECTIVE_EXP_QOS", 2844 },
    { "EFFECTIVE_EXP_REMARK", 2845 },
    { "EFP_METER_BITP_PROFILEm", 2846 },
    { "EFP_METER_BOTP_PROFILEm", 2847 },
    { "EFP_METER_COLOR_TABLE_0_SER_CONTROLr", 2848 },
    { "EFP_METER_COLOR_TABLE_0m", 2849 },
    { "EFP_METER_COUNT_ON_SER_ERRORr", 2850 },
    { "EFP_METER_CTRL_PRE_SELm", 2851 },
    { "EFP_METER_METER_TABLEm", 2852 },
    { "EFP_METER_PDD_PROFILE_TABLEm", 2853 },
    { "EFP_METER_RAM_TM_CONTROLr", 2854 },
    { "EFP_METER_SBR_INDEX_COLOR_OFFSETr", 2855 },
    { "EFP_METER_SBR_PROFILE_TABLE_0m", 2856 },
    { "EFSL20_CAPU8_LUT_0_0_0m", 2857 },
    { "EFSL20_CAPU8_LUT_0_0_1m", 2858 },
    { "EFSL20_CAPU8_LUT_1_0_0m", 2859 },
    { "EFSL20_CAPU8_LUT_1_0_1m", 2860 },
    { "EFSL20_CAPU8_LUT_2_0_0m", 2861 },
    { "EFSL20_CAPU8_LUT_2_0_1m", 2862 },
    { "EFSL20_CAPU8_LUT_3_0_0m", 2863 },
    { "EFSL20_CAPU8_LUT_3_0_1m", 2864 },
    { "EFSL20_CAPU8_LUT_4_0_0m", 2865 },
    { "EFSL20_CAPU8_LUT_4_0_1m", 2866 },
    { "EFSL20_CAPU8_LUT_5_0_0m", 2867 },
    { "EFSL20_CAPU8_LUT_5_0_1m", 2868 },
    { "EFSL20_CAPU8_LUT_6_0_0m", 2869 },
    { "EFSL20_CAPU8_LUT_6_0_1m", 2870 },
    { "EFSL20_CAPU8_LUT_7_0_0m", 2871 },
    { "EFSL20_CAPU8_LUT_7_0_1m", 2872 },
    { "EFSL20_DATA_CONSTANTm", 2873 },
    { "EFSL20_DROP_CODE_0r", 2874 },
    { "EFSL20_DROP_CODE_10r", 2875 },
    { "EFSL20_DROP_CODE_11r", 2876 },
    { "EFSL20_DROP_CODE_12r", 2877 },
    { "EFSL20_DROP_CODE_13r", 2878 },
    { "EFSL20_DROP_CODE_14r", 2879 },
    { "EFSL20_DROP_CODE_15r", 2880 },
    { "EFSL20_DROP_CODE_1r", 2881 },
    { "EFSL20_DROP_CODE_2r", 2882 },
    { "EFSL20_DROP_CODE_3r", 2883 },
    { "EFSL20_DROP_CODE_4r", 2884 },
    { "EFSL20_DROP_CODE_5r", 2885 },
    { "EFSL20_DROP_CODE_6r", 2886 },
    { "EFSL20_DROP_CODE_7r", 2887 },
    { "EFSL20_DROP_CODE_8r", 2888 },
    { "EFSL20_DROP_CODE_9r", 2889 },
    { "EFSL20_FSL_FLOOR_0_PROFILEm", 2890 },
    { "EFSL20_FSL_FLOOR_1_PROFILEm", 2891 },
    { "EFSL20_FSL_FLOOR_2_PROFILEm", 2892 },
    { "EFSL20_FSL_FLOOR_3_PROFILEm", 2893 },
    { "EFSL20_FSL_FLOOR_4_PROFILEm", 2894 },
    { "EFSL20_FSL_FLOOR_5_PROFILEm", 2895 },
    { "EFSL20_FSL_FLOOR_6_PROFILEm", 2896 },
    { "EFSL20_FSL_FLOOR_7_PROFILEm", 2897 },
    { "EFSL20_INPUT_FLOOR_0_PROFILEm", 2898 },
    { "EFSL20_INPUT_FLOOR_1_PROFILEm", 2899 },
    { "EFSL20_LTS_POLICYm", 2900 },
    { "EFSL20_LTS_PRE_SELm", 2901 },
    { "EFSL20_LTS_TCAMm", 2902 },
    { "EFSL20_OUTPUT_FLOOR_PROFILEm", 2903 },
    { "EFSL20_STATE_16_0r", 2904 },
    { "EFSL20_STATE_16_10r", 2905 },
    { "EFSL20_STATE_16_11r", 2906 },
    { "EFSL20_STATE_16_12r", 2907 },
    { "EFSL20_STATE_16_13r", 2908 },
    { "EFSL20_STATE_16_14r", 2909 },
    { "EFSL20_STATE_16_15r", 2910 },
    { "EFSL20_STATE_16_1r", 2911 },
    { "EFSL20_STATE_16_2r", 2912 },
    { "EFSL20_STATE_16_3r", 2913 },
    { "EFSL20_STATE_16_4r", 2914 },
    { "EFSL20_STATE_16_5r", 2915 },
    { "EFSL20_STATE_16_6r", 2916 },
    { "EFSL20_STATE_16_7r", 2917 },
    { "EFSL20_STATE_16_8r", 2918 },
    { "EFSL20_STATE_16_9r", 2919 },
    { "EFSL20_STATE_16_LOCK_0r", 2920 },
    { "EFSL20_STATE_16_LOCK_10r", 2921 },
    { "EFSL20_STATE_16_LOCK_11r", 2922 },
    { "EFSL20_STATE_16_LOCK_12r", 2923 },
    { "EFSL20_STATE_16_LOCK_13r", 2924 },
    { "EFSL20_STATE_16_LOCK_14r", 2925 },
    { "EFSL20_STATE_16_LOCK_15r", 2926 },
    { "EFSL20_STATE_16_LOCK_1r", 2927 },
    { "EFSL20_STATE_16_LOCK_2r", 2928 },
    { "EFSL20_STATE_16_LOCK_3r", 2929 },
    { "EFSL20_STATE_16_LOCK_4r", 2930 },
    { "EFSL20_STATE_16_LOCK_5r", 2931 },
    { "EFSL20_STATE_16_LOCK_6r", 2932 },
    { "EFSL20_STATE_16_LOCK_7r", 2933 },
    { "EFSL20_STATE_16_LOCK_8r", 2934 },
    { "EFSL20_STATE_16_LOCK_9r", 2935 },
    { "EFSL20_STATE_8_0r", 2936 },
    { "EFSL20_STATE_8_10r", 2937 },
    { "EFSL20_STATE_8_11r", 2938 },
    { "EFSL20_STATE_8_12r", 2939 },
    { "EFSL20_STATE_8_13r", 2940 },
    { "EFSL20_STATE_8_14r", 2941 },
    { "EFSL20_STATE_8_15r", 2942 },
    { "EFSL20_STATE_8_1r", 2943 },
    { "EFSL20_STATE_8_2r", 2944 },
    { "EFSL20_STATE_8_3r", 2945 },
    { "EFSL20_STATE_8_4r", 2946 },
    { "EFSL20_STATE_8_5r", 2947 },
    { "EFSL20_STATE_8_6r", 2948 },
    { "EFSL20_STATE_8_7r", 2949 },
    { "EFSL20_STATE_8_8r", 2950 },
    { "EFSL20_STATE_8_9r", 2951 },
    { "EFSL20_STATE_8_LOCK_0r", 2952 },
    { "EFSL20_STATE_8_LOCK_10r", 2953 },
    { "EFSL20_STATE_8_LOCK_11r", 2954 },
    { "EFSL20_STATE_8_LOCK_12r", 2955 },
    { "EFSL20_STATE_8_LOCK_13r", 2956 },
    { "EFSL20_STATE_8_LOCK_14r", 2957 },
    { "EFSL20_STATE_8_LOCK_15r", 2958 },
    { "EFSL20_STATE_8_LOCK_1r", 2959 },
    { "EFSL20_STATE_8_LOCK_2r", 2960 },
    { "EFSL20_STATE_8_LOCK_3r", 2961 },
    { "EFSL20_STATE_8_LOCK_4r", 2962 },
    { "EFSL20_STATE_8_LOCK_5r", 2963 },
    { "EFSL20_STATE_8_LOCK_6r", 2964 },
    { "EFSL20_STATE_8_LOCK_7r", 2965 },
    { "EFSL20_STATE_8_LOCK_8r", 2966 },
    { "EFSL20_STATE_8_LOCK_9r", 2967 },
    { "EFSL20_STATE_RD_PROFILEm", 2968 },
    { "EFSL20_STATE_WR_PROFILEm", 2969 },
    { "EFSL30_CAPU8_LUT_0_0_0m", 2970 },
    { "EFSL30_CAPU8_LUT_0_0_1m", 2971 },
    { "EFSL30_CAPU8_LUT_1_0_0m", 2972 },
    { "EFSL30_CAPU8_LUT_1_0_1m", 2973 },
    { "EFSL30_CAPU8_LUT_2_0_0m", 2974 },
    { "EFSL30_CAPU8_LUT_2_0_1m", 2975 },
    { "EFSL30_CAPU8_LUT_3_0_0m", 2976 },
    { "EFSL30_CAPU8_LUT_3_0_1m", 2977 },
    { "EFSL30_CAPU8_LUT_4_0_0m", 2978 },
    { "EFSL30_CAPU8_LUT_4_0_1m", 2979 },
    { "EFSL30_CAPU8_LUT_5_0_0m", 2980 },
    { "EFSL30_CAPU8_LUT_5_0_1m", 2981 },
    { "EFSL30_CAPU8_LUT_6_0_0m", 2982 },
    { "EFSL30_CAPU8_LUT_6_0_1m", 2983 },
    { "EFSL30_CAPU8_LUT_7_0_0m", 2984 },
    { "EFSL30_CAPU8_LUT_7_0_1m", 2985 },
    { "EFSL30_DATA_CONSTANTm", 2986 },
    { "EFSL30_DROP_CODE_0r", 2987 },
    { "EFSL30_DROP_CODE_10r", 2988 },
    { "EFSL30_DROP_CODE_11r", 2989 },
    { "EFSL30_DROP_CODE_12r", 2990 },
    { "EFSL30_DROP_CODE_13r", 2991 },
    { "EFSL30_DROP_CODE_14r", 2992 },
    { "EFSL30_DROP_CODE_15r", 2993 },
    { "EFSL30_DROP_CODE_1r", 2994 },
    { "EFSL30_DROP_CODE_2r", 2995 },
    { "EFSL30_DROP_CODE_3r", 2996 },
    { "EFSL30_DROP_CODE_4r", 2997 },
    { "EFSL30_DROP_CODE_5r", 2998 },
    { "EFSL30_DROP_CODE_6r", 2999 },
    { "EFSL30_DROP_CODE_7r", 3000 },
    { "EFSL30_DROP_CODE_8r", 3001 },
    { "EFSL30_DROP_CODE_9r", 3002 },
    { "EFSL30_FSL_FLOOR_0_PROFILEm", 3003 },
    { "EFSL30_FSL_FLOOR_1_PROFILEm", 3004 },
    { "EFSL30_FSL_FLOOR_2_PROFILEm", 3005 },
    { "EFSL30_FSL_FLOOR_3_PROFILEm", 3006 },
    { "EFSL30_FSL_FLOOR_4_PROFILEm", 3007 },
    { "EFSL30_FSL_FLOOR_5_PROFILEm", 3008 },
    { "EFSL30_FSL_FLOOR_6_PROFILEm", 3009 },
    { "EFSL30_FSL_FLOOR_7_PROFILEm", 3010 },
    { "EFSL30_INPUT_FLOOR_0_PROFILEm", 3011 },
    { "EFSL30_INPUT_FLOOR_1_PROFILEm", 3012 },
    { "EFSL30_LTS_POLICYm", 3013 },
    { "EFSL30_LTS_PRE_SELm", 3014 },
    { "EFSL30_LTS_TCAMm", 3015 },
    { "EFSL30_OUTPUT_FLOOR_PROFILEm", 3016 },
    { "EFSL30_STATE_16_0r", 3017 },
    { "EFSL30_STATE_16_10r", 3018 },
    { "EFSL30_STATE_16_11r", 3019 },
    { "EFSL30_STATE_16_12r", 3020 },
    { "EFSL30_STATE_16_13r", 3021 },
    { "EFSL30_STATE_16_14r", 3022 },
    { "EFSL30_STATE_16_15r", 3023 },
    { "EFSL30_STATE_16_1r", 3024 },
    { "EFSL30_STATE_16_2r", 3025 },
    { "EFSL30_STATE_16_3r", 3026 },
    { "EFSL30_STATE_16_4r", 3027 },
    { "EFSL30_STATE_16_5r", 3028 },
    { "EFSL30_STATE_16_6r", 3029 },
    { "EFSL30_STATE_16_7r", 3030 },
    { "EFSL30_STATE_16_8r", 3031 },
    { "EFSL30_STATE_16_9r", 3032 },
    { "EFSL30_STATE_16_LOCK_0r", 3033 },
    { "EFSL30_STATE_16_LOCK_10r", 3034 },
    { "EFSL30_STATE_16_LOCK_11r", 3035 },
    { "EFSL30_STATE_16_LOCK_12r", 3036 },
    { "EFSL30_STATE_16_LOCK_13r", 3037 },
    { "EFSL30_STATE_16_LOCK_14r", 3038 },
    { "EFSL30_STATE_16_LOCK_15r", 3039 },
    { "EFSL30_STATE_16_LOCK_1r", 3040 },
    { "EFSL30_STATE_16_LOCK_2r", 3041 },
    { "EFSL30_STATE_16_LOCK_3r", 3042 },
    { "EFSL30_STATE_16_LOCK_4r", 3043 },
    { "EFSL30_STATE_16_LOCK_5r", 3044 },
    { "EFSL30_STATE_16_LOCK_6r", 3045 },
    { "EFSL30_STATE_16_LOCK_7r", 3046 },
    { "EFSL30_STATE_16_LOCK_8r", 3047 },
    { "EFSL30_STATE_16_LOCK_9r", 3048 },
    { "EFSL30_STATE_8_0r", 3049 },
    { "EFSL30_STATE_8_10r", 3050 },
    { "EFSL30_STATE_8_11r", 3051 },
    { "EFSL30_STATE_8_12r", 3052 },
    { "EFSL30_STATE_8_13r", 3053 },
    { "EFSL30_STATE_8_14r", 3054 },
    { "EFSL30_STATE_8_15r", 3055 },
    { "EFSL30_STATE_8_1r", 3056 },
    { "EFSL30_STATE_8_2r", 3057 },
    { "EFSL30_STATE_8_3r", 3058 },
    { "EFSL30_STATE_8_4r", 3059 },
    { "EFSL30_STATE_8_5r", 3060 },
    { "EFSL30_STATE_8_6r", 3061 },
    { "EFSL30_STATE_8_7r", 3062 },
    { "EFSL30_STATE_8_8r", 3063 },
    { "EFSL30_STATE_8_9r", 3064 },
    { "EFSL30_STATE_8_LOCK_0r", 3065 },
    { "EFSL30_STATE_8_LOCK_10r", 3066 },
    { "EFSL30_STATE_8_LOCK_11r", 3067 },
    { "EFSL30_STATE_8_LOCK_12r", 3068 },
    { "EFSL30_STATE_8_LOCK_13r", 3069 },
    { "EFSL30_STATE_8_LOCK_14r", 3070 },
    { "EFSL30_STATE_8_LOCK_15r", 3071 },
    { "EFSL30_STATE_8_LOCK_1r", 3072 },
    { "EFSL30_STATE_8_LOCK_2r", 3073 },
    { "EFSL30_STATE_8_LOCK_3r", 3074 },
    { "EFSL30_STATE_8_LOCK_4r", 3075 },
    { "EFSL30_STATE_8_LOCK_5r", 3076 },
    { "EFSL30_STATE_8_LOCK_6r", 3077 },
    { "EFSL30_STATE_8_LOCK_7r", 3078 },
    { "EFSL30_STATE_8_LOCK_8r", 3079 },
    { "EFSL30_STATE_8_LOCK_9r", 3080 },
    { "EFSL30_STATE_RD_PROFILEm", 3081 },
    { "EFSL30_STATE_WR_PROFILEm", 3082 },
    { "EFTA10_I1T_00_HIT_INDEX_PROFILE_0m", 3083 },
    { "EFTA10_I1T_00_LTS_PRE_SELm", 3084 },
    { "EFTA10_I1T_00_LTS_TCAM_0m", 3085 },
    { "EFTA10_I1T_00_PDD_PROFILE_TABLE_0m", 3086 },
    { "EFTA10_I1T_01_HIT_INDEX_PROFILE_0m", 3087 },
    { "EFTA10_I1T_01_LTS_PRE_SELm", 3088 },
    { "EFTA10_I1T_01_LTS_TCAM_0m", 3089 },
    { "EFTA10_I1T_01_PDD_PROFILE_TABLE_0m", 3090 },
    { "EFTA10_I1T_02_HIT_INDEX_PROFILE_0m", 3091 },
    { "EFTA10_I1T_02_LTS_PRE_SELm", 3092 },
    { "EFTA10_I1T_02_LTS_TCAM_0m", 3093 },
    { "EFTA10_I1T_02_PDD_PROFILE_TABLE_0m", 3094 },
    { "EFTA10_I1T_03_HIT_INDEX_PROFILE_0m", 3095 },
    { "EFTA10_I1T_03_LTS_PRE_SELm", 3096 },
    { "EFTA10_I1T_03_LTS_TCAM_0m", 3097 },
    { "EFTA10_I1T_03_PDD_PROFILE_TABLE_0m", 3098 },
    { "EFTA10_SBR_BSTR_SELm", 3099 },
    { "EFTA10_SBR_BUS_STR_ENBr", 3100 },
    { "EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", 3101 },
    { "EFTA10_SBR_PROFILE_TABLE_0_EXTm", 3102 },
    { "EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLr", 3103 },
    { "EFTA10_SBR_PROFILE_TABLE_0m", 3104 },
    { "EFTA10_SBR_RAM_TM_CONTROLr", 3105 },
    { "EFTA20_I1T_00_HIT_INDEX_PROFILE_0m", 3106 },
    { "EFTA20_I1T_00_LTS_PRE_SELm", 3107 },
    { "EFTA20_I1T_00_LTS_TCAM_0m", 3108 },
    { "EFTA20_I1T_00_PDD_PROFILE_TABLE_0m", 3109 },
    { "EFTA20_I1T_01_HIT_INDEX_PROFILE_0m", 3110 },
    { "EFTA20_I1T_01_LTS_PRE_SELm", 3111 },
    { "EFTA20_I1T_01_LTS_TCAM_0m", 3112 },
    { "EFTA20_I1T_01_PDD_PROFILE_TABLE_0m", 3113 },
    { "EFTA20_I1T_02_HIT_INDEX_PROFILE_0m", 3114 },
    { "EFTA20_I1T_02_LTS_PRE_SELm", 3115 },
    { "EFTA20_I1T_02_LTS_TCAM_0m", 3116 },
    { "EFTA20_I1T_02_PDD_PROFILE_TABLE_0m", 3117 },
    { "EFTA20_I1T_03_HIT_INDEX_PROFILE_0m", 3118 },
    { "EFTA20_I1T_03_LTS_PRE_SELm", 3119 },
    { "EFTA20_I1T_03_LTS_TCAM_0m", 3120 },
    { "EFTA20_I1T_03_PDD_PROFILE_TABLE_0m", 3121 },
    { "EFTA20_I1T_04_HIT_INDEX_PROFILE_0m", 3122 },
    { "EFTA20_I1T_04_LTS_PRE_SELm", 3123 },
    { "EFTA20_I1T_04_LTS_TCAM_0m", 3124 },
    { "EFTA20_I1T_04_PDD_PROFILE_TABLE_0m", 3125 },
    { "EFTA20_I1T_05_HIT_INDEX_PROFILE_0m", 3126 },
    { "EFTA20_I1T_05_LTS_PRE_SELm", 3127 },
    { "EFTA20_I1T_05_LTS_TCAM_0m", 3128 },
    { "EFTA20_I1T_05_PDD_PROFILE_TABLE_0m", 3129 },
    { "EFTA20_SBR_BSTR_SELm", 3130 },
    { "EFTA20_SBR_BUS_STR_ENBr", 3131 },
    { "EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", 3132 },
    { "EFTA20_SBR_PROFILE_TABLE_0_EXTm", 3133 },
    { "EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLr", 3134 },
    { "EFTA20_SBR_PROFILE_TABLE_0m", 3135 },
    { "EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr", 3136 },
    { "EFTA20_SBR_PROFILE_TABLE_1_EXTm", 3137 },
    { "EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLr", 3138 },
    { "EFTA20_SBR_PROFILE_TABLE_1m", 3139 },
    { "EFTA20_SBR_RAM_TM_CONTROLr", 3140 },
    { "EFTA30_E2T_00_ACTION_TABLE_Am", 3141 },
    { "EFTA30_E2T_00_ACTION_TABLE_Bm", 3142 },
    { "EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", 3143 },
    { "EFTA30_E2T_00_ARRAY_MISS_POLICYm", 3144 },
    { "EFTA30_E2T_00_B0_DOUBLEm", 3145 },
    { "EFTA30_E2T_00_B0_ECCm", 3146 },
    { "EFTA30_E2T_00_B0_LPm", 3147 },
    { "EFTA30_E2T_00_B0_QUADm", 3148 },
    { "EFTA30_E2T_00_B0_SINGLEm", 3149 },
    { "EFTA30_E2T_00_B1_DOUBLEm", 3150 },
    { "EFTA30_E2T_00_B1_ECCm", 3151 },
    { "EFTA30_E2T_00_B1_LPm", 3152 },
    { "EFTA30_E2T_00_B1_QUADm", 3153 },
    { "EFTA30_E2T_00_B1_SINGLEm", 3154 },
    { "EFTA30_E2T_00_HASH_CONTROLm", 3155 },
    { "EFTA30_E2T_00_HIT_INDEX_PROFILEm", 3156 },
    { "EFTA30_E2T_00_HT_DEBUG_CMDm", 3157 },
    { "EFTA30_E2T_00_HT_DEBUG_KEYm", 3158 },
    { "EFTA30_E2T_00_HT_DEBUG_RESULTm", 3159 },
    { "EFTA30_E2T_00_KEY_ATTRIBUTESm", 3160 },
    { "EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", 3161 },
    { "EFTA30_E2T_00_KEY_MASK_TABLEm", 3162 },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 3163 },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_0m", 3164 },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 3165 },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_1m", 3166 },
    { "EFTA30_E2T_00_LTS_POLICY_FLOP_0m", 3167 },
    { "EFTA30_E2T_00_LTS_POLICY_FLOP_1m", 3168 },
    { "EFTA30_E2T_00_LTS_PRE_SELm", 3169 },
    { "EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 3170 },
    { "EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 3171 },
    { "EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm", 3172 },
    { "EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 3173 },
    { "EFTA30_E2T_00_LTS_TCAM_0_ONLYm", 3174 },
    { "EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 3175 },
    { "EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 3176 },
    { "EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm", 3177 },
    { "EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 3178 },
    { "EFTA30_E2T_00_LTS_TCAM_1_ONLYm", 3179 },
    { "EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm", 3180 },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 3181 },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_0m", 3182 },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 3183 },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_1m", 3184 },
    { "EFTA30_E2T_00_RAM_CONTROLm", 3185 },
    { "EFTA30_E2T_00_RAM_TM_CONTROLr", 3186 },
    { "EFTA30_E2T_00_REMAP_TABLE_Am", 3187 },
    { "EFTA30_E2T_00_REMAP_TABLE_Bm", 3188 },
    { "EFTA30_E2T_00_SHARED_BANKS_CONTROLm", 3189 },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 3190 },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 3191 },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 3192 },
    { "EFTA30_E2T_00_TILE_CONFIGr", 3193 },
    { "EFTA30_SBR_BSTR_SELm", 3194 },
    { "EFTA30_SBR_BUS_STR_ENBr", 3195 },
    { "EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", 3196 },
    { "EFTA30_SBR_PROFILE_TABLE_0_EXTm", 3197 },
    { "EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr", 3198 },
    { "EFTA30_SBR_PROFILE_TABLE_0m", 3199 },
    { "EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr", 3200 },
    { "EFTA30_SBR_PROFILE_TABLE_1_EXTm", 3201 },
    { "EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLr", 3202 },
    { "EFTA30_SBR_PROFILE_TABLE_1m", 3203 },
    { "EFTA30_SBR_RAM_TM_CONTROLr", 3204 },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_0m", 3205 },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_1m", 3206 },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_2m", 3207 },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_3m", 3208 },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_0m", 3209 },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_1m", 3210 },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_2m", 3211 },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_3m", 3212 },
    { "EFTA30_T4T_00_LTS_PRE_SELm", 3213 },
    { "EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 3214 },
    { "EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 3215 },
    { "EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYm", 3216 },
    { "EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 3217 },
    { "EFTA30_T4T_00_LTS_TCAM_0_ONLYm", 3218 },
    { "EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 3219 },
    { "EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 3220 },
    { "EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYm", 3221 },
    { "EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 3222 },
    { "EFTA30_T4T_00_LTS_TCAM_1_ONLYm", 3223 },
    { "EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", 3224 },
    { "EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 3225 },
    { "EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYm", 3226 },
    { "EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", 3227 },
    { "EFTA30_T4T_00_LTS_TCAM_2_ONLYm", 3228 },
    { "EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", 3229 },
    { "EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 3230 },
    { "EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYm", 3231 },
    { "EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", 3232 },
    { "EFTA30_T4T_00_LTS_TCAM_3_ONLYm", 3233 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 3234 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_0m", 3235 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 3236 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_1m", 3237 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", 3238 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_2m", 3239 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", 3240 },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_3m", 3241 },
    { "EFTA30_T4T_00_RAM_TM_CONTROLr", 3242 },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 3243 },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 3244 },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 3245 },
    { "EFTA30_T4T_00_TILE_CONFIGr", 3246 },
    { "EGR", 3247 },
    { "EGRESS", 3248 },
    { "EGRESS_CHANNEL_BASE", 3249 },
    { "EGRESS_REPORT", 3250 },
    { "EGRESS_SIZE_16", 3251 },
    { "EGRESS_SIZE_8", 3252 },
    { "EGRESS_STATUS_SIZE", 3253 },
    { "EGR_ASSIGN_IPRI", 3254 },
    { "EGR_ASSIGN_OPRI", 3255 },
    { "EGR_BLOCK_L2", 3256 },
    { "EGR_BLOCK_L3", 3257 },
    { "EGR_BLOCK_UCAST", 3258 },
    { "EGR_CFI_AS_CNG", 3259 },
    { "EGR_COMPOSITES_EGR_COMPOSITES_BUFFERm", 3260 },
    { "EGR_DII_AUX_ARB_CONTROLr", 3261 },
    { "EGR_DII_DEBUG_CONFIGr", 3262 },
    { "EGR_DII_DPP_CTRLr", 3263 },
    { "EGR_DII_ECC_CONTROLr", 3264 },
    { "EGR_DII_EVENT_FIFO_STATUSr", 3265 },
    { "EGR_DII_HW_RESET_CONTROL_0r", 3266 },
    { "EGR_DII_HW_STATUSr", 3267 },
    { "EGR_DII_INTR_ENABLEr", 3268 },
    { "EGR_DII_INTR_STATUSr", 3269 },
    { "EGR_DII_Q_BEGINr", 3270 },
    { "EGR_DII_RAM_CONTROLr", 3271 },
    { "EGR_DII_SER_CONTROLr", 3272 },
    { "EGR_DII_SER_SCAN_CONFIGr", 3273 },
    { "EGR_DII_SER_SCAN_STATUSr", 3274 },
    { "EGR_DOI_EVENT_FIFO_STATUSr", 3275 },
    { "EGR_DOI_INTR_ENABLEr", 3276 },
    { "EGR_DOI_INTR_STATUSr", 3277 },
    { "EGR_DOI_RAM_CONTROLr", 3278 },
    { "EGR_DOI_SER_CONTROL_0r", 3279 },
    { "EGR_DOI_SER_CONTROL_1r", 3280 },
    { "EGR_DOI_SER_FIFO_CTRLr", 3281 },
    { "EGR_DOI_SER_FIFO_STATUSr", 3282 },
    { "EGR_DOI_SER_FIFOm", 3283 },
    { "EGR_DOP_CTRL_0_64r", 3284 },
    { "EGR_DOP_CTRL_1_64r", 3285 },
    { "EGR_DOP_CTRL_2_64r", 3286 },
    { "EGR_ENABLEm", 3287 },
    { "EGR_ENCAP", 3288 },
    { "EGR_ICFI", 3289 },
    { "EGR_IPRI", 3290 },
    { "EGR_IVID", 3291 },
    { "EGR_MAX_USED_ENTRIESm", 3292 },
    { "EGR_MEMBERSHIP_BITP_PROFILEm", 3293 },
    { "EGR_MEMBERSHIP_BOTP_PROFILEm", 3294 },
    { "EGR_MEMBERSHIP_CTRL_PRE_SELm", 3295 },
    { "EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLr", 3296 },
    { "EGR_MEMBERSHIP_FIELD_BITMAPm", 3297 },
    { "EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLr", 3298 },
    { "EGR_MEMBERSHIP_MEMBERSHIP_PROFILEm", 3299 },
    { "EGR_MEMBERSHIP_RAM_TM_CONTROLr", 3300 },
    { "EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLr", 3301 },
    { "EGR_MEMBERSHIP_STATE_PROFILE_LOWERm", 3302 },
    { "EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLr", 3303 },
    { "EGR_MEMBERSHIP_STATE_PROFILE_UPPERm", 3304 },
    { "EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLr", 3305 },
    { "EGR_MEMBERSHIP_UNTAG_BITMAPm", 3306 },
    { "EGR_MEMBER_PORTS", 3307 },
    { "EGR_METADATA_BITP_PROFILE_SER_CONTROLr", 3308 },
    { "EGR_METADATA_BITP_PROFILEm", 3309 },
    { "EGR_METADATA_CONFIGr", 3310 },
    { "EGR_METADATA_CTRL_PRE_SELm", 3311 },
    { "EGR_METADATA_EXTRACTION_FIFO_CTRLr", 3312 },
    { "EGR_METADATA_EXTRACTION_FIFO_DOUBLEm", 3313 },
    { "EGR_METADATA_EXTRACTION_FIFO_QUADm", 3314 },
    { "EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLr", 3315 },
    { "EGR_METADATA_EXTRACTION_FIFO_SINGLEm", 3316 },
    { "EGR_METADATA_EXTRACTION_FIFO_STATUSr", 3317 },
    { "EGR_METADATA_RAM_TM_CONTROLr", 3318 },
    { "EGR_MIRROR_BITP_PROFILEm", 3319 },
    { "EGR_MIRROR_BOTP_PROFILEm", 3320 },
    { "EGR_MIRROR_CTRL_PRE_SELm", 3321 },
    { "EGR_MIRROR_ENCAP_TABLEm", 3322 },
    { "EGR_MMU_CELL_CREDITm", 3323 },
    { "EGR_MMU_REQUESTSm", 3324 },
    { "EGR_OBJ_INDEX_SEL_0", 3325 },
    { "EGR_OBJ_INDEX_SEL_1", 3326 },
    { "EGR_OBJ_INDEX_SEL_2", 3327 },
    { "EGR_OBJ_INDEX_SEL_3", 3328 },
    { "EGR_OBJ_INDEX_SEL_4", 3329 },
    { "EGR_OBJ_LATENCY_ADJUST", 3330 },
    { "EGR_OBJ_LATENCY_SHIFT", 3331 },
    { "EGR_OBJ_TABLE_SEL_0", 3332 },
    { "EGR_OBJ_TABLE_SEL_1", 3333 },
    { "EGR_OCFI", 3334 },
    { "EGR_OPAQUE_TAG", 3335 },
    { "EGR_OPRI", 3336 },
    { "EGR_OVID", 3337 },
    { "EGR_PER_PORT_BUFFER_SFT_RESETm", 3338 },
    { "EGR_PIPE", 3339 },
    { "EGR_PORT_CREDIT_RESETm", 3340 },
    { "EGR_PORT_ID", 3341 },
    { "EGR_PORT_PROPERTY", 3342 },
    { "EGR_PORT_REQUESTSm", 3343 },
    { "EGR_POST_FWD_INST", 3344 },
    { "EGR_POST_LKUP_INST", 3345 },
    { "EGR_PURGE_CELL_ERR_DROP", 3346 },
    { "EGR_QOS_TABLE_0_BASE_INDEX", 3347 },
    { "EGR_QOS_TABLE_0_BASE_INDEX_SRC", 3348 },
    { "EGR_QOS_TABLE_10_BASE_INDEX", 3349 },
    { "EGR_QOS_TABLE_10_BASE_INDEX_SRC", 3350 },
    { "EGR_QOS_TABLE_11_BASE_INDEX", 3351 },
    { "EGR_QOS_TABLE_11_BASE_INDEX_SRC", 3352 },
    { "EGR_QOS_TABLE_1_BASE_INDEX", 3353 },
    { "EGR_QOS_TABLE_1_BASE_INDEX_SRC", 3354 },
    { "EGR_QOS_TABLE_2_BASE_INDEX", 3355 },
    { "EGR_QOS_TABLE_2_BASE_INDEX_SRC", 3356 },
    { "EGR_QOS_TABLE_3_BASE_INDEX", 3357 },
    { "EGR_QOS_TABLE_3_BASE_INDEX_SRC", 3358 },
    { "EGR_QOS_TABLE_4_BASE_INDEX", 3359 },
    { "EGR_QOS_TABLE_4_BASE_INDEX_SRC", 3360 },
    { "EGR_QOS_TABLE_5_BASE_INDEX", 3361 },
    { "EGR_QOS_TABLE_5_BASE_INDEX_SRC", 3362 },
    { "EGR_QOS_TABLE_6_BASE_INDEX", 3363 },
    { "EGR_QOS_TABLE_6_BASE_INDEX_SRC", 3364 },
    { "EGR_QOS_TABLE_7_BASE_INDEX", 3365 },
    { "EGR_QOS_TABLE_7_BASE_INDEX_SRC", 3366 },
    { "EGR_QOS_TABLE_8_BASE_INDEX", 3367 },
    { "EGR_QOS_TABLE_8_BASE_INDEX_SRC", 3368 },
    { "EGR_QOS_TABLE_9_BASE_INDEX", 3369 },
    { "EGR_QOS_TABLE_9_BASE_INDEX_SRC", 3370 },
    { "EGR_SBS_CONTROLr", 3371 },
    { "EGR_SEQUENCE_BITP_PROFILEm", 3372 },
    { "EGR_SEQUENCE_BOTP_PROFILEm", 3373 },
    { "EGR_SEQUENCE_CTRL_PRE_SELm", 3374 },
    { "EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEm", 3375 },
    { "EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLr", 3376 },
    { "EGR_SEQUENCE_NUMBER_TABLEm", 3377 },
    { "EGR_SEQUENCE_PROFILEm", 3378 },
    { "EGR_SEQUENCE_RAM_TM_CONTROLr", 3379 },
    { "EGR_SERVICE_POOL_MC_CELLS", 3380 },
    { "EGR_SERVICE_POOL_UC_CELLS", 3381 },
    { "EGR_TIMESTAMP_AUX_BOTP_PROFILEm", 3382 },
    { "EGR_TIMESTAMP_BITP_PROFILEm", 3383 },
    { "EGR_TIMESTAMP_BOTP_PROFILEm", 3384 },
    { "EGR_TIMESTAMP_CTRL_PRE_SELm", 3385 },
    { "EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLm", 3386 },
    { "EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLm", 3387 },
    { "EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLr", 3388 },
    { "EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64m", 3389 },
    { "EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLr", 3390 },
    { "EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLr", 3391 },
    { "EGR_TIMESTAMP_EGR_1588_SAm", 3392 },
    { "EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAr", 3393 },
    { "EGR_TIMESTAMP_EGR_TS_PROFILEm", 3394 },
    { "EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONm", 3395 },
    { "EGR_TIMESTAMP_RAM_TM_CONTROLr", 3396 },
    { "EGR_VFI", 3397 },
    { "EGR_XMIT_START_COUNT_BYTES", 3398 },
    { "ELEMENTS", 3399 },
    { "ELEPHANT_GREEN_BYTES", 3400 },
    { "ELEPHANT_PROFILE_ID_NOT_EXISTS", 3401 },
    { "ELEPHANT_RED_BYTES", 3402 },
    { "ELEPHANT_YELLOW_BYTES", 3403 },
    { "ELI_LABEL", 3404 },
    { "EM_FT_COPY_TO_CPU", 3405 },
    { "EM_FT_DROP_ACTION", 3406 },
    { "EM_FT_FLEX_STATE_ACTION", 3407 },
    { "EM_FT_IOAM_GBP_ACTION", 3408 },
    { "EM_FT_OPAQUE_OBJ0", 3409 },
    { "EM_GRP_TEMPLATE_ID_NOT_EXISTS", 3410 },
    { "EM_TILE_ALPM_PDD_TYPE_COMP_DST", 3411 },
    { "EM_TILE_ALPM_PDD_TYPE_COMP_SRC", 3412 },
    { "EM_TILE_ALPM_PDD_TYPE_L3UC_DST", 3413 },
    { "EM_TILE_ALPM_PDD_TYPE_L3UC_SRC", 3414 },
    { "EM_TILE_ALPM_PDD_TYPE_NONE", 3415 },
    { "ENABLE", 3416 },
    { "ENABLE_DEFAULT_SCAN", 3417 },
    { "ENABLE_HARDWARE_ONLY", 3418 },
    { "ENABLE_HW_SCAN", 3419 },
    { "ENABLE_RX", 3420 },
    { "ENABLE_STATS", 3421 },
    { "ENABLE_SW_SCAN", 3422 },
    { "ENABLE_TX", 3423 },
    { "ENCAP", 3424 },
    { "ENCAP_IFA_LOOPBACK", 3425 },
    { "ENCAP_MODE", 3426 },
    { "ENCAP_NONE", 3427 },
    { "ENCAP_TYPE", 3428 },
    { "ENDPOINT_ID_ACTIVE", 3429 },
    { "ENDPOINT_ID_INACTIVE", 3430 },
    { "ENDPOINT_ID_NOT_FOUND", 3431 },
    { "ENDPOINT_STATE", 3432 },
    { "ENDPOINT_TYPE", 3433 },
    { "ENQUEUE_TIME_OUT", 3434 },
    { "ENTERPRISE", 3435 },
    { "ENTRY_DATA", 3436 },
    { "ENTRY_INUSE_CNT", 3437 },
    { "ENTRY_LIMIT", 3438 },
    { "ENTRY_MAXIMUM", 3439 },
    { "ENTRY_PRIORITY", 3440 },
    { "ENTRY_UTILIZATION", 3441 },
    { "ENUM_VALUE", 3442 },
    { "EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr", 3443 },
    { "EPARSER0_HFE_POLICY_TABLE_0m", 3444 },
    { "EPARSER0_HFE_RAM_TM_CONTROLr", 3445 },
    { "EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr", 3446 },
    { "EPARSER1_HFE_POLICY_TABLE_0m", 3447 },
    { "EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr", 3448 },
    { "EPARSER1_HFE_POLICY_TABLE_1m", 3449 },
    { "EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr", 3450 },
    { "EPARSER1_HFE_POLICY_TABLE_2m", 3451 },
    { "EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr", 3452 },
    { "EPARSER1_HFE_POLICY_TABLE_3m", 3453 },
    { "EPARSER1_HFE_RAM_TM_CONTROLr", 3454 },
    { "EPOST_AUX_BOTP_PROFILEm", 3455 },
    { "EPOST_BITP_PROFILEm", 3456 },
    { "EPOST_CTRL_PRE_SELm", 3457 },
    { "EPOST_EGR_COUNTER_CONTROLm", 3458 },
    { "EPOST_EGR_DBGm", 3459 },
    { "EPOST_EGR_DOP_STATUS_0r", 3460 },
    { "EPOST_EGR_DOP_STATUS_1r", 3461 },
    { "EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLr", 3462 },
    { "EPOST_EGR_DOP_STORAGE_MEMm", 3463 },
    { "EPOST_EGR_DROP_MASK_PROFILEm", 3464 },
    { "EPOST_EGR_FIRST_DROP_STATUSm", 3465 },
    { "EPOST_EGR_INTR_ENABLEr", 3466 },
    { "EPOST_EGR_INTR_STATUSr", 3467 },
    { "EPOST_EGR_MTUm", 3468 },
    { "EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLr", 3469 },
    { "EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDr", 3470 },
    { "EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDr", 3471 },
    { "EPOST_EGR_PERQ_EVICTION_CONTROLr", 3472 },
    { "EPOST_EGR_PERQ_EVICTION_FAILr", 3473 },
    { "EPOST_EGR_PERQ_EVICTION_SEEDr", 3474 },
    { "EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLr", 3475 },
    { "EPOST_EGR_PERQ_XMT_COUNTERS_0m", 3476 },
    { "EPOST_EGR_PORT_MIN_PKT_SIZEm", 3477 },
    { "EPOST_EGR_SER_FIFO_CTRLr", 3478 },
    { "EPOST_EGR_SER_FIFO_STATUSr", 3479 },
    { "EPOST_EGR_SER_FIFOm", 3480 },
    { "EPOST_EGR_SER_PKT_DROP_COUNTm", 3481 },
    { "EPOST_EGR_SHAPING_CONTROLm", 3482 },
    { "EPOST_EGR_SOBMH_PKT_COUNTm", 3483 },
    { "EPOST_EGR_TS_CONTROL_SER_CONTROLr", 3484 },
    { "EPOST_EGR_TS_CONTROLm", 3485 },
    { "EPOST_EGR_TS_ING_PORT_MAPm", 3486 },
    { "EPOST_EGR_TS_TOD_CONVERSION_2m", 3487 },
    { "EPOST_RAM_TM_CONTROLr", 3488 },
    { "EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSm", 3489 },
    { "EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLr", 3490 },
    { "EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERm", 3491 },
    { "EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLr", 3492 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0r", 3493 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10r", 3494 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11r", 3495 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12r", 3496 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13r", 3497 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14r", 3498 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15r", 3499 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16r", 3500 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17r", 3501 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18r", 3502 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19r", 3503 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1r", 3504 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20r", 3505 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21r", 3506 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22r", 3507 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23r", 3508 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24r", 3509 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25r", 3510 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26r", 3511 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27r", 3512 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28r", 3513 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29r", 3514 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2r", 3515 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30r", 3516 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31r", 3517 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32r", 3518 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33r", 3519 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34r", 3520 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35r", 3521 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36r", 3522 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37r", 3523 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38r", 3524 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39r", 3525 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3r", 3526 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40r", 3527 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41r", 3528 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42r", 3529 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43r", 3530 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44r", 3531 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45r", 3532 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46r", 3533 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47r", 3534 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4r", 3535 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5r", 3536 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6r", 3537 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7r", 3538 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8r", 3539 },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9r", 3540 },
    { "EPRE_EDEV_CONFIG_BOTP_PROFILEm", 3541 },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLr", 3542 },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLr", 3543 },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPm", 3544 },
    { "EPRE_EDEV_CONFIG_CONFIGr", 3545 },
    { "EPRE_EDEV_CONFIG_DBG_0r", 3546 },
    { "EPRE_EDEV_CONFIG_DBG_10r", 3547 },
    { "EPRE_EDEV_CONFIG_DBG_11r", 3548 },
    { "EPRE_EDEV_CONFIG_DBG_12r", 3549 },
    { "EPRE_EDEV_CONFIG_DBG_13r", 3550 },
    { "EPRE_EDEV_CONFIG_DBG_14r", 3551 },
    { "EPRE_EDEV_CONFIG_DBG_15r", 3552 },
    { "EPRE_EDEV_CONFIG_DBG_16r", 3553 },
    { "EPRE_EDEV_CONFIG_DBG_17r", 3554 },
    { "EPRE_EDEV_CONFIG_DBG_18r", 3555 },
    { "EPRE_EDEV_CONFIG_DBG_19r", 3556 },
    { "EPRE_EDEV_CONFIG_DBG_1r", 3557 },
    { "EPRE_EDEV_CONFIG_DBG_20r", 3558 },
    { "EPRE_EDEV_CONFIG_DBG_21r", 3559 },
    { "EPRE_EDEV_CONFIG_DBG_22r", 3560 },
    { "EPRE_EDEV_CONFIG_DBG_23r", 3561 },
    { "EPRE_EDEV_CONFIG_DBG_24r", 3562 },
    { "EPRE_EDEV_CONFIG_DBG_25r", 3563 },
    { "EPRE_EDEV_CONFIG_DBG_26r", 3564 },
    { "EPRE_EDEV_CONFIG_DBG_27r", 3565 },
    { "EPRE_EDEV_CONFIG_DBG_28r", 3566 },
    { "EPRE_EDEV_CONFIG_DBG_29r", 3567 },
    { "EPRE_EDEV_CONFIG_DBG_2r", 3568 },
    { "EPRE_EDEV_CONFIG_DBG_30r", 3569 },
    { "EPRE_EDEV_CONFIG_DBG_31r", 3570 },
    { "EPRE_EDEV_CONFIG_DBG_32r", 3571 },
    { "EPRE_EDEV_CONFIG_DBG_33r", 3572 },
    { "EPRE_EDEV_CONFIG_DBG_34r", 3573 },
    { "EPRE_EDEV_CONFIG_DBG_35r", 3574 },
    { "EPRE_EDEV_CONFIG_DBG_36r", 3575 },
    { "EPRE_EDEV_CONFIG_DBG_37r", 3576 },
    { "EPRE_EDEV_CONFIG_DBG_38r", 3577 },
    { "EPRE_EDEV_CONFIG_DBG_39r", 3578 },
    { "EPRE_EDEV_CONFIG_DBG_3r", 3579 },
    { "EPRE_EDEV_CONFIG_DBG_4r", 3580 },
    { "EPRE_EDEV_CONFIG_DBG_5r", 3581 },
    { "EPRE_EDEV_CONFIG_DBG_6r", 3582 },
    { "EPRE_EDEV_CONFIG_DBG_7r", 3583 },
    { "EPRE_EDEV_CONFIG_DBG_8r", 3584 },
    { "EPRE_EDEV_CONFIG_DBG_9r", 3585 },
    { "EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEm", 3586 },
    { "EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEm", 3587 },
    { "EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEm", 3588 },
    { "EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLr", 3589 },
    { "EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEm", 3590 },
    { "EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEm", 3591 },
    { "EPRE_EDEV_CONFIG_INITBUFr", 3592 },
    { "EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEm", 3593 },
    { "EPRE_EDEV_CONFIG_MIRROR_TYPEr", 3594 },
    { "EPRE_EDEV_CONFIG_RAM_TM_CONTROLr", 3595 },
    { "EPRE_EDEV_CONFIG_TPCE_0r", 3596 },
    { "EPRE_EDEV_CONFIG_TPCE_10r", 3597 },
    { "EPRE_EDEV_CONFIG_TPCE_11r", 3598 },
    { "EPRE_EDEV_CONFIG_TPCE_12r", 3599 },
    { "EPRE_EDEV_CONFIG_TPCE_13r", 3600 },
    { "EPRE_EDEV_CONFIG_TPCE_14r", 3601 },
    { "EPRE_EDEV_CONFIG_TPCE_15r", 3602 },
    { "EPRE_EDEV_CONFIG_TPCE_16r", 3603 },
    { "EPRE_EDEV_CONFIG_TPCE_17r", 3604 },
    { "EPRE_EDEV_CONFIG_TPCE_18r", 3605 },
    { "EPRE_EDEV_CONFIG_TPCE_19r", 3606 },
    { "EPRE_EDEV_CONFIG_TPCE_1r", 3607 },
    { "EPRE_EDEV_CONFIG_TPCE_20r", 3608 },
    { "EPRE_EDEV_CONFIG_TPCE_21r", 3609 },
    { "EPRE_EDEV_CONFIG_TPCE_22r", 3610 },
    { "EPRE_EDEV_CONFIG_TPCE_23r", 3611 },
    { "EPRE_EDEV_CONFIG_TPCE_24r", 3612 },
    { "EPRE_EDEV_CONFIG_TPCE_25r", 3613 },
    { "EPRE_EDEV_CONFIG_TPCE_26r", 3614 },
    { "EPRE_EDEV_CONFIG_TPCE_27r", 3615 },
    { "EPRE_EDEV_CONFIG_TPCE_28r", 3616 },
    { "EPRE_EDEV_CONFIG_TPCE_29r", 3617 },
    { "EPRE_EDEV_CONFIG_TPCE_2r", 3618 },
    { "EPRE_EDEV_CONFIG_TPCE_30r", 3619 },
    { "EPRE_EDEV_CONFIG_TPCE_31r", 3620 },
    { "EPRE_EDEV_CONFIG_TPCE_32r", 3621 },
    { "EPRE_EDEV_CONFIG_TPCE_33r", 3622 },
    { "EPRE_EDEV_CONFIG_TPCE_34r", 3623 },
    { "EPRE_EDEV_CONFIG_TPCE_35r", 3624 },
    { "EPRE_EDEV_CONFIG_TPCE_36r", 3625 },
    { "EPRE_EDEV_CONFIG_TPCE_37r", 3626 },
    { "EPRE_EDEV_CONFIG_TPCE_38r", 3627 },
    { "EPRE_EDEV_CONFIG_TPCE_39r", 3628 },
    { "EPRE_EDEV_CONFIG_TPCE_3r", 3629 },
    { "EPRE_EDEV_CONFIG_TPCE_4r", 3630 },
    { "EPRE_EDEV_CONFIG_TPCE_5r", 3631 },
    { "EPRE_EDEV_CONFIG_TPCE_6r", 3632 },
    { "EPRE_EDEV_CONFIG_TPCE_7r", 3633 },
    { "EPRE_EDEV_CONFIG_TPCE_8r", 3634 },
    { "EPRE_EDEV_CONFIG_TPCE_9r", 3635 },
    { "EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLr", 3636 },
    { "EPRE_MPB_DECODE_PDD_PROFILE_TABLEm", 3637 },
    { "EPRE_MPB_DECODE_RAM_TM_CONTROLr", 3638 },
    { "EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLm", 3639 },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLr", 3640 },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEm", 3641 },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLr", 3642 },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEm", 3643 },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELr", 3644 },
    { "EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLr", 3645 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", 3646 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEm", 3647 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", 3648 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEm", 3649 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", 3650 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEm", 3651 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", 3652 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEm", 3653 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", 3654 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEm", 3655 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLr", 3656 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELr", 3657 },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGr", 3658 },
    { "EP_DPR_LATENCY_CONFIGr", 3659 },
    { "EP_TO_CMIC_INTR_ENABLEr", 3660 },
    { "EP_TO_CMIC_INTR_STATUSr", 3661 },
    { "EQUALS", 3662 },
    { "ERRONEOUS_ENTRIES_LOGGING", 3663 },
    { "ERROR_CONTROL_MAP", 3664 },
    { "ERROR_MASK_127_64", 3665 },
    { "ERROR_MASK_63_0", 3666 },
    { "ERR_ENTRY_CONTENT", 3667 },
    { "ERR_PKT", 3668 },
    { "ERSPAN3_SUB_HDR_DIRECTION", 3669 },
    { "ERSPAN3_SUB_HDR_FRAME_TYPE", 3670 },
    { "ERSPAN3_SUB_HDR_HW_ID", 3671 },
    { "ERSPAN3_SUB_HDR_OPT_SUB_HDR", 3672 },
    { "ERSPAN3_SUB_HDR_PDU_FRAME", 3673 },
    { "ERSPAN3_SUB_HDR_TS_GRA", 3674 },
    { "ETAG_ETHERTYPE", 3675 },
    { "ETAG_MAP", 3676 },
    { "ETAG_PARSE", 3677 },
    { "ETHERNET_AV", 3678 },
    { "ETHERTYPE", 3679 },
    { "ETHERTYPE_ELIGIBILITY", 3680 },
    { "ETH_TYPE", 3681 },
    { "ETRAP", 3682 },
    { "ETRAP_BITP_PROFILEm", 3683 },
    { "ETRAP_BOTP_PROFILEm", 3684 },
    { "ETRAP_CRITICAL_TIME", 3685 },
    { "ETRAP_CTRL_PRE_SELm", 3686 },
    { "ETRAP_DEBUG_CTRLr", 3687 },
    { "ETRAP_EN_COR_ERR_RPTr", 3688 },
    { "ETRAP_FEATURE_NOT_SUPPORTED", 3689 },
    { "ETRAP_FILTER_0_TABLEm", 3690 },
    { "ETRAP_FILTER_1_TABLEm", 3691 },
    { "ETRAP_FILTER_2_TABLEm", 3692 },
    { "ETRAP_FILTER_3_TABLEm", 3693 },
    { "ETRAP_FILT_CFGr", 3694 },
    { "ETRAP_FILT_EXCEED_CTRr", 3695 },
    { "ETRAP_FILT_THRESHr", 3696 },
    { "ETRAP_FLOW_CFGr", 3697 },
    { "ETRAP_FLOW_COUNT_LEFT_TABLEm", 3698 },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLEm", 3699 },
    { "ETRAP_FLOW_CTRL_LEFT_TABLEm", 3700 },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLEm", 3701 },
    { "ETRAP_FLOW_DETECT_CTRr", 3702 },
    { "ETRAP_FLOW_ELEPH_THRESHOLDr", 3703 },
    { "ETRAP_FLOW_ELEPH_THR_REDr", 3704 },
    { "ETRAP_FLOW_ELEPH_THR_YELr", 3705 },
    { "ETRAP_FLOW_HASH_L0_TABLEm", 3706 },
    { "ETRAP_FLOW_HASH_L1_TABLEm", 3707 },
    { "ETRAP_FLOW_HASH_L2_TABLEm", 3708 },
    { "ETRAP_FLOW_HASH_L3_TABLEm", 3709 },
    { "ETRAP_FLOW_HASH_L4_TABLEm", 3710 },
    { "ETRAP_FLOW_HASH_R0_TABLEm", 3711 },
    { "ETRAP_FLOW_HASH_R1_TABLEm", 3712 },
    { "ETRAP_FLOW_HASH_R2_TABLEm", 3713 },
    { "ETRAP_FLOW_HASH_R3_TABLEm", 3714 },
    { "ETRAP_FLOW_HASH_R4_TABLEm", 3715 },
    { "ETRAP_FLOW_INS_FAIL_CTRr", 3716 },
    { "ETRAP_FLOW_INS_SUCCESS_CTRr", 3717 },
    { "ETRAP_FLOW_RESET_THRESHOLDr", 3718 },
    { "ETRAP_INTERVAL", 3719 },
    { "ETRAP_MONITOR", 3720 },
    { "ETRAP_MONITOR_MASK", 3721 },
    { "ETRAP_MSECr", 3722 },
    { "ETRAP_OPER", 3723 },
    { "ETRAP_PROC_ENr", 3724 },
    { "ETRAP_RAM_TM_CONTROLr", 3725 },
    { "ETRAP_SAMPLE_ADDRr", 3726 },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFTm", 3727 },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHTm", 3728 },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFTm", 3729 },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHTm", 3730 },
    { "ETRAP_SAMPLE_FLOW_HASH_L0m", 3731 },
    { "ETRAP_SAMPLE_FLOW_HASH_L1m", 3732 },
    { "ETRAP_SAMPLE_FLOW_HASH_L2m", 3733 },
    { "ETRAP_SAMPLE_FLOW_HASH_L3m", 3734 },
    { "ETRAP_SAMPLE_FLOW_HASH_L4m", 3735 },
    { "ETRAP_SAMPLE_FLOW_HASH_R0m", 3736 },
    { "ETRAP_SAMPLE_FLOW_HASH_R1m", 3737 },
    { "ETRAP_SAMPLE_FLOW_HASH_R2m", 3738 },
    { "ETRAP_SAMPLE_FLOW_HASH_R3m", 3739 },
    { "ETRAP_SAMPLE_FLOW_HASH_R4m", 3740 },
    { "ETRAP_SER_CONTROLr", 3741 },
    { "ETRAP_TIMEBASEr", 3742 },
    { "ETRAP_USECr", 3743 },
    { "EVENT", 3744 },
    { "EVICT", 3745 },
    { "EVICTION_MODE", 3746 },
    { "EVICTION_SEED", 3747 },
    { "EVICTION_THD_BYTES", 3748 },
    { "EVICTION_THD_CTR_A", 3749 },
    { "EVICTION_THD_CTR_B", 3750 },
    { "EVICTION_THD_PKTS", 3751 },
    { "EVICTION_THRESHOLD", 3752 },
    { "EXACT_MATCH_INDEX", 3753 },
    { "EXCESSIVE_JITTER", 3754 },
    { "EXP", 3755 },
    { "EXPORT", 3756 },
    { "EXPORT_ELEMENT", 3757 },
    { "EXPORT_ELEMENTS_DATA_SIZE", 3758 },
    { "EXPORT_ELEMENTS_ENTERPRISE", 3759 },
    { "EXPORT_ELEMENTS_ENTERPRISE_ID", 3760 },
    { "EXPORT_ELEMENTS_TYPE", 3761 },
    { "EXPORT_PROFILE_ENTRY_ERROR", 3762 },
    { "EXPORT_PROFILE_INVALID_MAX_PKT_LENGTH", 3763 },
    { "EXPORT_PROFILE_NOT_EXISTS", 3764 },
    { "EXPORT_PROFILE_WIRE_FORMAT_NOT_SUPPORTED", 3765 },
    { "EXPORT_TEMPLATE_NOT_EXISTS", 3766 },
    { "EXPORT_TRIGGERS", 3767 },
    { "EXP_QOS_SELECT", 3768 },
    { "EXP_REMARK_SELECT", 3769 },
    { "EXTENDED_REACH_PAM4", 3770 },
    { "EXTENDED_REACH_PAM4_AUTO", 3771 },
    { "FAIL", 3772 },
    { "FAILOVER_CNT", 3773 },
    { "FAILOVER_LOOPBACK", 3774 },
    { "FAILOVER_MODID", 3775 },
    { "FAILOVER_MODPORT", 3776 },
    { "FAILOVER_PORT_ID", 3777 },
    { "FAILOVER_PORT_SYSTEM", 3778 },
    { "FAILURE", 3779 },
    { "FAIL_CNT", 3780 },
    { "FAST_BER", 3781 },
    { "FBINIT_EFTA30_CONFIGm", 3782 },
    { "FBINIT_IFTA100_CONFIGm", 3783 },
    { "FBINIT_IFTA150_CONFIGm", 3784 },
    { "FBINIT_IFTA40_CONFIGm", 3785 },
    { "FBINIT_IFTA50_CONFIGm", 3786 },
    { "FEC_BYPASS_INDICATION", 3787 },
    { "FEC_BYPASS_INDICATION_AUTO", 3788 },
    { "FEC_CORRECTED_BLOCKS", 3789 },
    { "FEC_CORRECTED_CODEWORDS", 3790 },
    { "FEC_MODE", 3791 },
    { "FEC_SYMBOL_ERRORS", 3792 },
    { "FEC_UNCORRECTED_BLOCKS", 3793 },
    { "FEC_UNCORRECTED_CODEWORDS", 3794 },
    { "FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0m", 3795 },
    { "FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1m", 3796 },
    { "FIELD_COMPRESSION_ENGINE_BITP_PROFILEm", 3797 },
    { "FIELD_COMPRESSION_ENGINE_BOTP_PROFILEm", 3798 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLr", 3799 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0m", 3800 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLr", 3801 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1m", 3802 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLr", 3803 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2m", 3804 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLr", 3805 },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3m", 3806 },
    { "FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLr", 3807 },
    { "FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKm", 3808 },
    { "FIELD_COMPRESSION_ENGINE_RANGE_CHECKm", 3809 },
    { "FIELD_ID", 3810 },
    { "FIELD_LIST_ERROR_CNT", 3811 },
    { "FIELD_MUX2_BITP_PROFILEm", 3812 },
    { "FIELD_MUX_CTRL_PRE_SELm", 3813 },
    { "FIELD_MUX_PROFILEm", 3814 },
    { "FIELD_SIZE_ERROR_CNT", 3815 },
    { "FIELD_TYPE", 3816 },
    { "FIELD_WIDTH", 3817 },
    { "FIFO_CHANNELS_DMA", 3818 },
    { "FIFO_CHANNELS_MAX_POLLS", 3819 },
    { "FIFO_CHANNELS_MAX_POLLS_OVERRIDE", 3820 },
    { "FIFO_CHANNELS_MODE", 3821 },
    { "FIFO_CHANNELS_POLL", 3822 },
    { "FIFO_FULL", 3823 },
    { "FIFO_THD_CELLS", 3824 },
    { "FILTER_HASH_ROTATE_BITS", 3825 },
    { "FILTER_HASH_SELECT", 3826 },
    { "FIXED", 3827 },
    { "FIXED_DATA", 3828 },
    { "FIXED_DEVICE_EM_BANK_ID", 3829 },
    { "FIXED_HVE_IPARSER1_BOTP_PROFILEm", 3830 },
    { "FIXED_HVE_IPARSER1_IPV4_DIP_TABLEm", 3831 },
    { "FIXED_HVE_IPARSER1_IPV4_SIP_TABLEm", 3832 },
    { "FIXED_HVE_IPARSER1_IPV6_DIP_TABLEm", 3833 },
    { "FIXED_HVE_IPARSER1_IPV6_SIP_TABLEm", 3834 },
    { "FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKr", 3835 },
    { "FIXED_HVE_IPARSER1_MACDA_TABLEm", 3836 },
    { "FIXED_HVE_IPARSER1_MACSA_TABLEm", 3837 },
    { "FIXED_HVE_IPARSER2_BOTP_PROFILEm", 3838 },
    { "FIXED_HVE_IPARSER2_IPV4_DIP_TABLEm", 3839 },
    { "FIXED_HVE_IPARSER2_IPV4_SIP_TABLEm", 3840 },
    { "FIXED_HVE_IPARSER2_IPV6_DIP_TABLEm", 3841 },
    { "FIXED_HVE_IPARSER2_IPV6_SIP_TABLEm", 3842 },
    { "FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKr", 3843 },
    { "FIXED_HVE_IPARSER2_MACDA_TABLEm", 3844 },
    { "FIXED_HVE_IPARSER2_MACSA_TABLEm", 3845 },
    { "FLEX", 3846 },
    { "FLEX_CTR_ACTION", 3847 },
    { "FLEX_CTR_ACTION_ID", 3848 },
    { "FLEX_CTR_EGR_BITP_PROFILEm", 3849 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLEr", 3850 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0m", 3851 },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1m", 3852 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0m", 3853 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1m", 3854 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2m", 3855 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3m", 3856 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4m", 3857 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5m", 3858 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6m", 3859 },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7m", 3860 },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEm", 3861 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", 3862 },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", 3863 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLr", 3864 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0m", 3865 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLr", 3866 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1m", 3867 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLr", 3868 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2m", 3869 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLr", 3870 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3m", 3871 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLr", 3872 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4m", 3873 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLr", 3874 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5m", 3875 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLr", 3876 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6m", 3877 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLr", 3878 },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7m", 3879 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVEr", 3880 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0r", 3881 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10r", 3882 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11r", 3883 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12r", 3884 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13r", 3885 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14r", 3886 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15r", 3887 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16r", 3888 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17r", 3889 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18r", 3890 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19r", 3891 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1r", 3892 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20r", 3893 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21r", 3894 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22r", 3895 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23r", 3896 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24r", 3897 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25r", 3898 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26r", 3899 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27r", 3900 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28r", 3901 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29r", 3902 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2r", 3903 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30r", 3904 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31r", 3905 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32r", 3906 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33r", 3907 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34r", 3908 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35r", 3909 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36r", 3910 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37r", 3911 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38r", 3912 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39r", 3913 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3r", 3914 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40r", 3915 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41r", 3916 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42r", 3917 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43r", 3918 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44r", 3919 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45r", 3920 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46r", 3921 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47r", 3922 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48r", 3923 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49r", 3924 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4r", 3925 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50r", 3926 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51r", 3927 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52r", 3928 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53r", 3929 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54r", 3930 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55r", 3931 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56r", 3932 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57r", 3933 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58r", 3934 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59r", 3935 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5r", 3936 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60r", 3937 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61r", 3938 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62r", 3939 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63r", 3940 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6r", 3941 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7r", 3942 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8r", 3943 },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9r", 3944 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0r", 3945 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1r", 3946 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2r", 3947 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3r", 3948 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4r", 3949 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5r", 3950 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6r", 3951 },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7r", 3952 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0r", 3953 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1r", 3954 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2r", 3955 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3r", 3956 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4r", 3957 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5r", 3958 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6r", 3959 },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7r", 3960 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0r", 3961 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1r", 3962 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2r", 3963 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3r", 3964 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4r", 3965 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5r", 3966 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6r", 3967 },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7r", 3968 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0r", 3969 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1r", 3970 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2r", 3971 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3r", 3972 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4r", 3973 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5r", 3974 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6r", 3975 },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7r", 3976 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0r", 3977 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1r", 3978 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2r", 3979 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3r", 3980 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4r", 3981 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5r", 3982 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6r", 3983 },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7r", 3984 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0r", 3985 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1r", 3986 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2r", 3987 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3r", 3988 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4r", 3989 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5r", 3990 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6r", 3991 },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7r", 3992 },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERr", 3993 },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERr", 3994 },
    { "FLEX_CTR_EGR_GROUP_ACTION_0r", 3995 },
    { "FLEX_CTR_EGR_GROUP_ACTION_1r", 3996 },
    { "FLEX_CTR_EGR_GROUP_ACTION_2r", 3997 },
    { "FLEX_CTR_EGR_GROUP_ACTION_3r", 3998 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0r", 3999 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1r", 4000 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2r", 4001 },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3r", 4002 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLr", 4003 },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", 4004 },
    { "FLEX_CTR_EGR_RAM_TM_CONTROLr", 4005 },
    { "FLEX_CTR_ING_BITP_PROFILEm", 4006 },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLEr", 4007 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0m", 4008 },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1m", 4009 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0m", 4010 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10m", 4011 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11m", 4012 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1m", 4013 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2m", 4014 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3m", 4015 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4m", 4016 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5m", 4017 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6m", 4018 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7m", 4019 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8m", 4020 },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9m", 4021 },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEm", 4022 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", 4023 },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", 4024 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLr", 4025 },
    { "FLEX_CTR_ING_COUNTER_TABLE_0m", 4026 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLr", 4027 },
    { "FLEX_CTR_ING_COUNTER_TABLE_10m", 4028 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLr", 4029 },
    { "FLEX_CTR_ING_COUNTER_TABLE_11m", 4030 },
    { "FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLr", 4031 },
    { "FLEX_CTR_ING_COUNTER_TABLE_12m", 4032 },
    { "FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLr", 4033 },
    { "FLEX_CTR_ING_COUNTER_TABLE_13m", 4034 },
    { "FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLr", 4035 },
    { "FLEX_CTR_ING_COUNTER_TABLE_14m", 4036 },
    { "FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLr", 4037 },
    { "FLEX_CTR_ING_COUNTER_TABLE_15m", 4038 },
    { "FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLr", 4039 },
    { "FLEX_CTR_ING_COUNTER_TABLE_16m", 4040 },
    { "FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLr", 4041 },
    { "FLEX_CTR_ING_COUNTER_TABLE_17m", 4042 },
    { "FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLr", 4043 },
    { "FLEX_CTR_ING_COUNTER_TABLE_18m", 4044 },
    { "FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLr", 4045 },
    { "FLEX_CTR_ING_COUNTER_TABLE_19m", 4046 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLr", 4047 },
    { "FLEX_CTR_ING_COUNTER_TABLE_1m", 4048 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLr", 4049 },
    { "FLEX_CTR_ING_COUNTER_TABLE_2m", 4050 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLr", 4051 },
    { "FLEX_CTR_ING_COUNTER_TABLE_3m", 4052 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLr", 4053 },
    { "FLEX_CTR_ING_COUNTER_TABLE_4m", 4054 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLr", 4055 },
    { "FLEX_CTR_ING_COUNTER_TABLE_5m", 4056 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLr", 4057 },
    { "FLEX_CTR_ING_COUNTER_TABLE_6m", 4058 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLr", 4059 },
    { "FLEX_CTR_ING_COUNTER_TABLE_7m", 4060 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLr", 4061 },
    { "FLEX_CTR_ING_COUNTER_TABLE_8m", 4062 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLr", 4063 },
    { "FLEX_CTR_ING_COUNTER_TABLE_9m", 4064 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVEr", 4065 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0r", 4066 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10r", 4067 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11r", 4068 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12r", 4069 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13r", 4070 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14r", 4071 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15r", 4072 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16r", 4073 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17r", 4074 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18r", 4075 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19r", 4076 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1r", 4077 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20r", 4078 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21r", 4079 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22r", 4080 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23r", 4081 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24r", 4082 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25r", 4083 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26r", 4084 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27r", 4085 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28r", 4086 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29r", 4087 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2r", 4088 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30r", 4089 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31r", 4090 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32r", 4091 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33r", 4092 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34r", 4093 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35r", 4094 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36r", 4095 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37r", 4096 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38r", 4097 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39r", 4098 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3r", 4099 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40r", 4100 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41r", 4101 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42r", 4102 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43r", 4103 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44r", 4104 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45r", 4105 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46r", 4106 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47r", 4107 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48r", 4108 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49r", 4109 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4r", 4110 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50r", 4111 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51r", 4112 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52r", 4113 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53r", 4114 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54r", 4115 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55r", 4116 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56r", 4117 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57r", 4118 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58r", 4119 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59r", 4120 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5r", 4121 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60r", 4122 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61r", 4123 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62r", 4124 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63r", 4125 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6r", 4126 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7r", 4127 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8r", 4128 },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9r", 4129 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0r", 4130 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10r", 4131 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11r", 4132 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12r", 4133 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13r", 4134 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14r", 4135 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15r", 4136 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16r", 4137 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17r", 4138 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18r", 4139 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19r", 4140 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1r", 4141 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2r", 4142 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3r", 4143 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4r", 4144 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5r", 4145 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6r", 4146 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7r", 4147 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8r", 4148 },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9r", 4149 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0r", 4150 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10r", 4151 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11r", 4152 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12r", 4153 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13r", 4154 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14r", 4155 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15r", 4156 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16r", 4157 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17r", 4158 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18r", 4159 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19r", 4160 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1r", 4161 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2r", 4162 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3r", 4163 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4r", 4164 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5r", 4165 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6r", 4166 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7r", 4167 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8r", 4168 },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9r", 4169 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0r", 4170 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10r", 4171 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11r", 4172 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12r", 4173 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13r", 4174 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14r", 4175 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15r", 4176 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16r", 4177 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17r", 4178 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18r", 4179 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19r", 4180 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1r", 4181 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2r", 4182 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3r", 4183 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4r", 4184 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5r", 4185 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6r", 4186 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7r", 4187 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8r", 4188 },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9r", 4189 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0r", 4190 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10r", 4191 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11r", 4192 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_12r", 4193 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_13r", 4194 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_14r", 4195 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_15r", 4196 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_16r", 4197 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_17r", 4198 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_18r", 4199 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_19r", 4200 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1r", 4201 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2r", 4202 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3r", 4203 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4r", 4204 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5r", 4205 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6r", 4206 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7r", 4207 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8r", 4208 },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9r", 4209 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0r", 4210 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10r", 4211 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11r", 4212 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_12r", 4213 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_13r", 4214 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_14r", 4215 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_15r", 4216 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_16r", 4217 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_17r", 4218 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_18r", 4219 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_19r", 4220 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1r", 4221 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2r", 4222 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3r", 4223 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4r", 4224 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5r", 4225 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6r", 4226 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7r", 4227 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8r", 4228 },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9r", 4229 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0r", 4230 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10r", 4231 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11r", 4232 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12r", 4233 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13r", 4234 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14r", 4235 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15r", 4236 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16r", 4237 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17r", 4238 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18r", 4239 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19r", 4240 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1r", 4241 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2r", 4242 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3r", 4243 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4r", 4244 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5r", 4245 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6r", 4246 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7r", 4247 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8r", 4248 },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9r", 4249 },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERr", 4250 },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERr", 4251 },
    { "FLEX_CTR_ING_GROUP_ACTION_0r", 4252 },
    { "FLEX_CTR_ING_GROUP_ACTION_1r", 4253 },
    { "FLEX_CTR_ING_GROUP_ACTION_2r", 4254 },
    { "FLEX_CTR_ING_GROUP_ACTION_3r", 4255 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0r", 4256 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1r", 4257 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2r", 4258 },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3r", 4259 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLr", 4260 },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", 4261 },
    { "FLEX_CTR_ING_RAM_TM_CONTROLr", 4262 },
    { "FLEX_CTR_ST_EGR_BITP_PROFILEm", 4263 },
    { "FLEX_CTR_ST_EGR_BOTP_PROFILEm", 4264 },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLEr", 4265 },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0m", 4266 },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1m", 4267 },
    { "FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEm", 4268 },
    { "FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", 4269 },
    { "FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", 4270 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLr", 4271 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_0m", 4272 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLr", 4273 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_1m", 4274 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLr", 4275 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_2m", 4276 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLr", 4277 },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_3m", 4278 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVEr", 4279 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0r", 4280 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10r", 4281 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11r", 4282 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12r", 4283 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13r", 4284 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14r", 4285 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15r", 4286 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1r", 4287 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2r", 4288 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3r", 4289 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4r", 4290 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5r", 4291 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6r", 4292 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7r", 4293 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8r", 4294 },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9r", 4295 },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0r", 4296 },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1r", 4297 },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2r", 4298 },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3r", 4299 },
    { "FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERr", 4300 },
    { "FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERr", 4301 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_0r", 4302 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_1r", 4303 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_2r", 4304 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_3r", 4305 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0r", 4306 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1r", 4307 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2r", 4308 },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3r", 4309 },
    { "FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLr", 4310 },
    { "FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", 4311 },
    { "FLEX_CTR_ST_EGR_RAM_TM_CONTROLr", 4312 },
    { "FLEX_CTR_ST_ING0_BITP_PROFILEm", 4313 },
    { "FLEX_CTR_ST_ING0_BOTP_PROFILEm", 4314 },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLEr", 4315 },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0m", 4316 },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1m", 4317 },
    { "FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEm", 4318 },
    { "FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", 4319 },
    { "FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", 4320 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLr", 4321 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_0m", 4322 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLr", 4323 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_1m", 4324 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLr", 4325 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_2m", 4326 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLr", 4327 },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_3m", 4328 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVEr", 4329 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0r", 4330 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10r", 4331 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11r", 4332 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12r", 4333 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13r", 4334 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14r", 4335 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15r", 4336 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1r", 4337 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2r", 4338 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3r", 4339 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4r", 4340 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5r", 4341 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6r", 4342 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7r", 4343 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8r", 4344 },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9r", 4345 },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0r", 4346 },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1r", 4347 },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2r", 4348 },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3r", 4349 },
    { "FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERr", 4350 },
    { "FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERr", 4351 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_0r", 4352 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_1r", 4353 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_2r", 4354 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_3r", 4355 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0r", 4356 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1r", 4357 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2r", 4358 },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3r", 4359 },
    { "FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLr", 4360 },
    { "FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", 4361 },
    { "FLEX_CTR_ST_ING0_RAM_TM_CONTROLr", 4362 },
    { "FLEX_CTR_ST_ING1_BITP_PROFILEm", 4363 },
    { "FLEX_CTR_ST_ING1_BOTP_PROFILEm", 4364 },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLEr", 4365 },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0m", 4366 },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1m", 4367 },
    { "FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEm", 4368 },
    { "FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", 4369 },
    { "FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", 4370 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLr", 4371 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_0m", 4372 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLr", 4373 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_1m", 4374 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLr", 4375 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_2m", 4376 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLr", 4377 },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_3m", 4378 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVEr", 4379 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0r", 4380 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10r", 4381 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11r", 4382 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12r", 4383 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13r", 4384 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14r", 4385 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15r", 4386 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1r", 4387 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2r", 4388 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3r", 4389 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4r", 4390 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5r", 4391 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6r", 4392 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7r", 4393 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8r", 4394 },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9r", 4395 },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0r", 4396 },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1r", 4397 },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2r", 4398 },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3r", 4399 },
    { "FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERr", 4400 },
    { "FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERr", 4401 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_0r", 4402 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_1r", 4403 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_2r", 4404 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_3r", 4405 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0r", 4406 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1r", 4407 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2r", 4408 },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3r", 4409 },
    { "FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLr", 4410 },
    { "FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", 4411 },
    { "FLEX_CTR_ST_ING1_RAM_TM_CONTROLr", 4412 },
    { "FLEX_DIGEST_HASH_BITP_PROFILEm", 4413 },
    { "FLEX_DIGEST_HASH_BOTP_PROFILEm", 4414 },
    { "FLEX_DIGEST_HASH_HASH_CONFIGm", 4415 },
    { "FLEX_DIGEST_HASH_PROFILE", 4416 },
    { "FLEX_DIGEST_HASH_PROFILE_ID", 4417 },
    { "FLEX_DIGEST_HASH_SALT", 4418 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_0r", 4419 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_10r", 4420 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_11r", 4421 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_12r", 4422 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_13r", 4423 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_14r", 4424 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_15r", 4425 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_1r", 4426 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_2r", 4427 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_3r", 4428 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_4r", 4429 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_5r", 4430 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_6r", 4431 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_7r", 4432 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_8r", 4433 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_9r", 4434 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_0r", 4435 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_10r", 4436 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_11r", 4437 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_12r", 4438 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_13r", 4439 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_14r", 4440 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_15r", 4441 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_1r", 4442 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_2r", 4443 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_3r", 4444 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_4r", 4445 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_5r", 4446 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_6r", 4447 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_7r", 4448 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_8r", 4449 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_9r", 4450 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_0r", 4451 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_10r", 4452 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_11r", 4453 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_12r", 4454 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_13r", 4455 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_14r", 4456 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_15r", 4457 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_1r", 4458 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_2r", 4459 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_3r", 4460 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_4r", 4461 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_5r", 4462 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_6r", 4463 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_7r", 4464 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_8r", 4465 },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_9r", 4466 },
    { "FLEX_DIGEST_LKUP_CTRL_PRE_SELm", 4467 },
    { "FLEX_DIGEST_LKUP_MASK_PROFILE", 4468 },
    { "FLEX_DIGEST_LKUP_MASK_PROFILE_ID", 4469 },
    { "FLEX_DIGEST_LKUP_MASK_PROFILEm", 4470 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLr", 4471 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0m", 4472 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLr", 4473 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1m", 4474 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLr", 4475 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2m", 4476 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLr", 4477 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLr", 4478 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYm", 4479 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLr", 4480 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYm", 4481 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLr", 4482 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLr", 4483 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYm", 4484 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLr", 4485 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYm", 4486 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLr", 4487 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLr", 4488 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYm", 4489 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLr", 4490 },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYm", 4491 },
    { "FLEX_DIGEST_LKUP_RAM_TM_CONTROLr", 4492 },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", 4493 },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", 4494 },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", 4495 },
    { "FLEX_DIGEST_NORM_BITP_PROFILEm", 4496 },
    { "FLEX_DIGEST_NORM_CTRL_PRE_SELm", 4497 },
    { "FLEX_DIGEST_NORM_PROFILE", 4498 },
    { "FLEX_DIGEST_NORM_PROFILE_ID", 4499 },
    { "FLEX_DIGEST_NORM_PROFILE_SEED", 4500 },
    { "FLEX_DIGEST_NORM_PROFILE_SEED_ID", 4501 },
    { "FLEX_DIGEST_NORM_SEED_0r", 4502 },
    { "FLEX_DIGEST_NORM_SEED_1r", 4503 },
    { "FLEX_DIGEST_NORM_SEED_2r", 4504 },
    { "FLEX_DIGEST_NORM_SEED_3r", 4505 },
    { "FLEX_DIGEST_NORM_SEED_4r", 4506 },
    { "FLEX_DIGEST_NORM_SEED_5r", 4507 },
    { "FLEX_EDITOR_AUX_BOTP_PROFILEm", 4508 },
    { "FLEX_EDITOR_CMD_CONT_SEL_64r", 4509 },
    { "FLEX_EDITOR_CONT_MERGE_SELm", 4510 },
    { "FLEX_EDITOR_ECC_PARITY_CONTROL_1r", 4511 },
    { "FLEX_EDITOR_ECC_PARITY_CONTROL_2r", 4512 },
    { "FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64r", 4513 },
    { "FLEX_EDITOR_EINITBUF_RAM_CONTROL_64r", 4514 },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_1r", 4515 },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_2r", 4516 },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_3r", 4517 },
    { "FLEX_EDITOR_ERROR_VECTOR_MASKr", 4518 },
    { "FLEX_EDITOR_ERROR_VECTORr", 4519 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm", 4520 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm", 4521 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEm", 4522 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0r", 4523 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1r", 4524 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2r", 4525 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3r", 4526 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4r", 4527 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5r", 4528 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6r", 4529 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7r", 4530 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm", 4531 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm", 4532 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEm", 4533 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0r", 4534 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1r", 4535 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2r", 4536 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3r", 4537 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4r", 4538 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5r", 4539 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6r", 4540 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7r", 4541 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm", 4542 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm", 4543 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEm", 4544 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0r", 4545 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1r", 4546 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2r", 4547 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3r", 4548 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4r", 4549 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5r", 4550 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6r", 4551 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7r", 4552 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEm", 4553 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEm", 4554 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEm", 4555 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0r", 4556 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1r", 4557 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2r", 4558 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3r", 4559 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4r", 4560 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5r", 4561 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6r", 4562 },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7r", 4563 },
    { "FLEX_EDITOR_MATCH_ID_INDEX_SELr", 4564 },
    { "FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEm", 4565 },
    { "FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEm", 4566 },
    { "FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEm", 4567 },
    { "FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64r", 4568 },
    { "FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64r", 4569 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_0r", 4570 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_1r", 4571 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_2r", 4572 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_3r", 4573 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_4r", 4574 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_5r", 4575 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_6r", 4576 },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_7r", 4577 },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEm", 4578 },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEm", 4579 },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEm", 4580 },
    { "FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEm", 4581 },
    { "FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGr", 4582 },
    { "FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTm", 4583 },
    { "FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDr", 4584 },
    { "FLEX_EDITOR_RAM_CONTROL_64r", 4585 },
    { "FLEX_EDITOR_RW_0_FS_PROFILE_TABLEm", 4586 },
    { "FLEX_EDITOR_RW_0_HC_PROFILE_TABLEm", 4587 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_0r", 4588 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_1r", 4589 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_2r", 4590 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_3r", 4591 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_4r", 4592 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_5r", 4593 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_6r", 4594 },
    { "FLEX_EDITOR_RW_0_USER_FIELD_7r", 4595 },
    { "FLEX_EDITOR_RW_1_FS_PROFILE_TABLEm", 4596 },
    { "FLEX_EDITOR_RW_1_HC_PROFILE_TABLEm", 4597 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_0r", 4598 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_1r", 4599 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_2r", 4600 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_3r", 4601 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_4r", 4602 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_5r", 4603 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_6r", 4604 },
    { "FLEX_EDITOR_RW_1_USER_FIELD_7r", 4605 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm", 4606 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm", 4607 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEm", 4608 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0r", 4609 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1r", 4610 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2r", 4611 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3r", 4612 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4r", 4613 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5r", 4614 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6r", 4615 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7r", 4616 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm", 4617 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm", 4618 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEm", 4619 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0r", 4620 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1r", 4621 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2r", 4622 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3r", 4623 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4r", 4624 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5r", 4625 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6r", 4626 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7r", 4627 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm", 4628 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm", 4629 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEm", 4630 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0r", 4631 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1r", 4632 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2r", 4633 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3r", 4634 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4r", 4635 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5r", 4636 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6r", 4637 },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7r", 4638 },
    { "FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGr", 4639 },
    { "FLEX_EDITOR_TRUNCATE_EN_SELr", 4640 },
    { "FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTm", 4641 },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEm", 4642 },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEm", 4643 },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEm", 4644 },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEm", 4645 },
    { "FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEm", 4646 },
    { "FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEm", 4647 },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEm", 4648 },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEm", 4649 },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEm", 4650 },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEm", 4651 },
    { "FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEm", 4652 },
    { "FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEm", 4653 },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEm", 4654 },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEm", 4655 },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEm", 4656 },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEm", 4657 },
    { "FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEm", 4658 },
    { "FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEm", 4659 },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEm", 4660 },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEm", 4661 },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEm", 4662 },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEm", 4663 },
    { "FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEm", 4664 },
    { "FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEm", 4665 },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEm", 4666 },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEm", 4667 },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEm", 4668 },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEm", 4669 },
    { "FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEm", 4670 },
    { "FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEm", 4671 },
    { "FLEX_HVE_IPARSER1_BOTP_PROFILEm", 4672 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_0m", 4673 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_10m", 4674 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_11m", 4675 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_12m", 4676 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_13m", 4677 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_14m", 4678 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_15m", 4679 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_1m", 4680 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_2m", 4681 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_3m", 4682 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_4m", 4683 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_5m", 4684 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_6m", 4685 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_7m", 4686 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_8m", 4687 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_9m", 4688 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_0m", 4689 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_10m", 4690 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_11m", 4691 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_12m", 4692 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_13m", 4693 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_14m", 4694 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_15m", 4695 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_1m", 4696 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_2m", 4697 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_3m", 4698 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_4m", 4699 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_5m", 4700 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_6m", 4701 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_7m", 4702 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_8m", 4703 },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_9m", 4704 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_0m", 4705 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_1m", 4706 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_2m", 4707 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_3m", 4708 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_4m", 4709 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_5m", 4710 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_6m", 4711 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_7m", 4712 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_0m", 4713 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_1m", 4714 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_2m", 4715 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_3m", 4716 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_4m", 4717 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_5m", 4718 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_6m", 4719 },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_7m", 4720 },
    { "FLEX_HVE_IPARSER2_BOTP_PROFILEm", 4721 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_0m", 4722 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_10m", 4723 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_11m", 4724 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_12m", 4725 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_13m", 4726 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_14m", 4727 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_15m", 4728 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_1m", 4729 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_2m", 4730 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_3m", 4731 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_4m", 4732 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_5m", 4733 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_6m", 4734 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_7m", 4735 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_8m", 4736 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_9m", 4737 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_0m", 4738 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_10m", 4739 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_11m", 4740 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_12m", 4741 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_13m", 4742 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_14m", 4743 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_15m", 4744 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_1m", 4745 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_2m", 4746 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_3m", 4747 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_4m", 4748 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_5m", 4749 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_6m", 4750 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_7m", 4751 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_8m", 4752 },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_9m", 4753 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_0m", 4754 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_1m", 4755 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_2m", 4756 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_3m", 4757 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_4m", 4758 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_5m", 4759 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_6m", 4760 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_7m", 4761 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_0m", 4762 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_1m", 4763 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_2m", 4764 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_3m", 4765 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_4m", 4766 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_5m", 4767 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_6m", 4768 },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_7m", 4769 },
    { "FLEX_QOS_EGR_BASE_INDEX_0", 4770 },
    { "FLEX_QOS_EGR_BASE_INDEX_1", 4771 },
    { "FLEX_QOS_EGR_BASE_INDEX_2", 4772 },
    { "FLEX_QOS_EGR_BASE_INDEX_3", 4773 },
    { "FLEX_QOS_EGR_BASE_INDEX_4", 4774 },
    { "FLEX_QOS_EGR_BASE_INDEX_5", 4775 },
    { "FLEX_QOS_EGR_BASE_INDEX_DEFAULT", 4776 },
    { "FLEX_QOS_EGR_ECN_0", 4777 },
    { "FLEX_QOS_EGR_ECN_1", 4778 },
    { "FLEX_QOS_EGR_ECN_10", 4779 },
    { "FLEX_QOS_EGR_ECN_11", 4780 },
    { "FLEX_QOS_EGR_ECN_2", 4781 },
    { "FLEX_QOS_EGR_ECN_3", 4782 },
    { "FLEX_QOS_EGR_ECN_4", 4783 },
    { "FLEX_QOS_EGR_ECN_5", 4784 },
    { "FLEX_QOS_EGR_ECN_6", 4785 },
    { "FLEX_QOS_EGR_ECN_7", 4786 },
    { "FLEX_QOS_EGR_ECN_8", 4787 },
    { "FLEX_QOS_EGR_ECN_9", 4788 },
    { "FLEX_QOS_EGR_PHB_0", 4789 },
    { "FLEX_QOS_EGR_PHB_1", 4790 },
    { "FLEX_QOS_EGR_PHB_10", 4791 },
    { "FLEX_QOS_EGR_PHB_11", 4792 },
    { "FLEX_QOS_EGR_PHB_2", 4793 },
    { "FLEX_QOS_EGR_PHB_3", 4794 },
    { "FLEX_QOS_EGR_PHB_4", 4795 },
    { "FLEX_QOS_EGR_PHB_5", 4796 },
    { "FLEX_QOS_EGR_PHB_6", 4797 },
    { "FLEX_QOS_EGR_PHB_7", 4798 },
    { "FLEX_QOS_EGR_PHB_8", 4799 },
    { "FLEX_QOS_EGR_PHB_9", 4800 },
    { "FLEX_QOS_EGR_POLICY", 4801 },
    { "FLEX_QOS_EGR_POLICY_ID", 4802 },
    { "FLEX_QOS_ING_ECN", 4803 },
    { "FLEX_QOS_ING_PHB", 4804 },
    { "FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE", 4805 },
    { "FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE_ID", 4806 },
    { "FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE", 4807 },
    { "FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE_ID", 4808 },
    { "FLEX_QOS_ING_POLICY", 4809 },
    { "FLEX_QOS_ING_POLICY_ID", 4810 },
    { "FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLr", 4811 },
    { "FLEX_QOS_PHB2_BOTP_PROFILEm", 4812 },
    { "FLEX_QOS_PHB2_CTRL_PRE_SELm", 4813 },
    { "FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLr", 4814 },
    { "FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLr", 4815 },
    { "FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYm", 4816 },
    { "FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLr", 4817 },
    { "FLEX_QOS_PHB2_LTS_TCAM_ONLYm", 4818 },
    { "FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLr", 4819 },
    { "FLEX_QOS_PHB2_MAP_TABLEm", 4820 },
    { "FLEX_QOS_PHB2_RAM_TM_CONTROLr", 4821 },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 4822 },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 4823 },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 4824 },
    { "FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLr", 4825 },
    { "FLEX_QOS_PHB_BOTP_PROFILEm", 4826 },
    { "FLEX_QOS_PHB_CNG_STRm", 4827 },
    { "FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLr", 4828 },
    { "FLEX_QOS_PHB_CTRL_POLICY_SWm", 4829 },
    { "FLEX_QOS_PHB_CTRL_PRE_SELm", 4830 },
    { "FLEX_QOS_PHB_INT_CNm", 4831 },
    { "FLEX_QOS_PHB_INT_PRI_STRm", 4832 },
    { "FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLr", 4833 },
    { "FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLr", 4834 },
    { "FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYm", 4835 },
    { "FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLr", 4836 },
    { "FLEX_QOS_PHB_LTS_TCAM_ONLYm", 4837 },
    { "FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLr", 4838 },
    { "FLEX_QOS_PHB_MAP_TABLEm", 4839 },
    { "FLEX_QOS_PHB_RAM_TM_CONTROLr", 4840 },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 4841 },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 4842 },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 4843 },
    { "FLEX_STATE_EGR_ACTION_PROFILE_ID", 4844 },
    { "FLEX_STATE_EGR_ACTION_PROFILE_INFO", 4845 },
    { "FLEX_STATE_EGR_BITP_PROFILE", 4846 },
    { "FLEX_STATE_EGR_ERROR_STATS", 4847 },
    { "FLEX_STATE_EGR_GROUP_ACTION_PROFILE", 4848 },
    { "FLEX_STATE_EGR_GROUP_ACTION_PROFILE_ID", 4849 },
    { "FLEX_STATE_EGR_OPERAND_PROFILE", 4850 },
    { "FLEX_STATE_EGR_OPERAND_PROFILE_ID", 4851 },
    { "FLEX_STATE_EGR_OPERAND_PROFILE_INFO", 4852 },
    { "FLEX_STATE_EGR_POOL_INFO", 4853 },
    { "FLEX_STATE_EGR_POOL_INFO_ID", 4854 },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE", 4855 },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE_ID", 4856 },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFO", 4857 },
    { "FLEX_STATE_EGR_STATS", 4858 },
    { "FLEX_STATE_EGR_TRIGGER", 4859 },
    { "FLEX_STATE_ING_1_BITP_PROFILE", 4860 },
    { "FLEX_STATE_ING_ACTION_PROFILE_ID", 4861 },
    { "FLEX_STATE_ING_ACTION_PROFILE_INFO", 4862 },
    { "FLEX_STATE_ING_BITP_PROFILE", 4863 },
    { "FLEX_STATE_ING_ERROR_STATS", 4864 },
    { "FLEX_STATE_ING_GROUP_ACTION_PROFILE", 4865 },
    { "FLEX_STATE_ING_GROUP_ACTION_PROFILE_ID", 4866 },
    { "FLEX_STATE_ING_OPERAND_PROFILE", 4867 },
    { "FLEX_STATE_ING_OPERAND_PROFILE_ID", 4868 },
    { "FLEX_STATE_ING_OPERAND_PROFILE_INFO", 4869 },
    { "FLEX_STATE_ING_POOL_INFO", 4870 },
    { "FLEX_STATE_ING_POOL_INFO_ID", 4871 },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE", 4872 },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE_ID", 4873 },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE_INFO", 4874 },
    { "FLEX_STATE_ING_STATS", 4875 },
    { "FLEX_STATE_ING_TRIGGER", 4876 },
    { "FLOW", 4877 },
    { "FLOWTRACKER", 4878 },
    { "FLOWTRACKER_GROUP", 4879 },
    { "FLOWTRACKER_GROUP_NOT_EXISTS", 4880 },
    { "FLOW_AGE_OUT", 4881 },
    { "FLOW_COUNT", 4882 },
    { "FLOW_CTRL", 4883 },
    { "FLOW_CTRL_EVENTS", 4884 },
    { "FLOW_CTRL_TYPE", 4885 },
    { "FLOW_CTRL_UC", 4886 },
    { "FLOW_ELEPHANT", 4887 },
    { "FLOW_HASH_ROTATE_BITS", 4888 },
    { "FLOW_HASH_SELECT", 4889 },
    { "FLOW_INSERT_FAILURE", 4890 },
    { "FLOW_INSERT_SUCCESS", 4891 },
    { "FLOW_KEY_CUSTOM_KEY_LOWER", 4892 },
    { "FLOW_KEY_CUSTOM_KEY_UPPER", 4893 },
    { "FLOW_KEY_DST_IPV4", 4894 },
    { "FLOW_KEY_DST_L4_PORT", 4895 },
    { "FLOW_KEY_ING_PORT_ID", 4896 },
    { "FLOW_KEY_INNER_DST_IPV4", 4897 },
    { "FLOW_KEY_INNER_DST_IPV6_LOWER", 4898 },
    { "FLOW_KEY_INNER_DST_IPV6_UPPER", 4899 },
    { "FLOW_KEY_INNER_DST_L4_PORT", 4900 },
    { "FLOW_KEY_INNER_IP_PROTO", 4901 },
    { "FLOW_KEY_INNER_SRC_IPV4", 4902 },
    { "FLOW_KEY_INNER_SRC_IPV6_LOWER", 4903 },
    { "FLOW_KEY_INNER_SRC_IPV6_UPPER", 4904 },
    { "FLOW_KEY_INNER_SRC_L4_PORT", 4905 },
    { "FLOW_KEY_IP_PROTO", 4906 },
    { "FLOW_KEY_SRC_IPV4", 4907 },
    { "FLOW_KEY_SRC_L4_PORT", 4908 },
    { "FLOW_KEY_VNID", 4909 },
    { "FLOW_LABEL", 4910 },
    { "FLOW_LIMIT", 4911 },
    { "FLOW_SET_SIZE", 4912 },
    { "FLOW_SET_SIZE_0", 4913 },
    { "FLOW_SET_SIZE_1024", 4914 },
    { "FLOW_SET_SIZE_16384", 4915 },
    { "FLOW_SET_SIZE_2048", 4916 },
    { "FLOW_SET_SIZE_256", 4917 },
    { "FLOW_SET_SIZE_32768", 4918 },
    { "FLOW_SET_SIZE_4096", 4919 },
    { "FLOW_SET_SIZE_512", 4920 },
    { "FLOW_SET_SIZE_8192", 4921 },
    { "FLOW_START_TIMESTAMP", 4922 },
    { "FLOW_START_TIMESTAMP_ENABLE", 4923 },
    { "FLOW_START_TIMESTAMP_ENABLE_OPER", 4924 },
    { "FMT_ALPM_ENTRY_DATA", 4925 },
    { "FORWARD", 4926 },
    { "FORWARDING_CONTAINER_1_BYTE", 4927 },
    { "FORWARDING_CONTAINER_2_BYTE", 4928 },
    { "FORWARDING_CONTAINER_4_BYTE", 4929 },
    { "FORWARDING_PLANE_RESET", 4930 },
    { "FP_COMPRESSION_INDEX_REMAP_0", 4931 },
    { "FP_COMPRESSION_INDEX_REMAP_0_ID", 4932 },
    { "FP_COMPRESSION_INDEX_REMAP_1", 4933 },
    { "FP_COMPRESSION_INDEX_REMAP_1_ID", 4934 },
    { "FP_COMPRESSION_INDEX_REMAP_2", 4935 },
    { "FP_COMPRESSION_INDEX_REMAP_2_ID", 4936 },
    { "FP_COMPRESSION_INDEX_REMAP_3", 4937 },
    { "FP_COMPRESSION_INDEX_REMAP_3_ID", 4938 },
    { "FP_COMPRESSION_MATCH_REMAP_0", 4939 },
    { "FP_COMPRESSION_MATCH_REMAP_0_ID", 4940 },
    { "FP_COMPRESSION_MATCH_REMAP_1", 4941 },
    { "FP_COMPRESSION_MATCH_REMAP_1_ID", 4942 },
    { "FP_COMPRESSION_OPERMODE_PIPEUNIQUE", 4943 },
    { "FP_COMPRESSION_RANGE_CHECK", 4944 },
    { "FP_COMPRESSION_RANGE_CHECK_GROUP", 4945 },
    { "FP_COMPRESSION_RANGE_CHECK_GROUP_ID", 4946 },
    { "FP_COMPRESSION_RANGE_CHECK_ID", 4947 },
    { "FP_CONFIG", 4948 },
    { "FP_DESTINATION_COS_Q_MAP", 4949 },
    { "FP_DESTINATION_COS_Q_MAP_ID", 4950 },
    { "FP_DESTINATION_COS_Q_STRENGTH_PROFILE", 4951 },
    { "FP_DESTINATION_COS_Q_STRENGTH_PROFILE_ID", 4952 },
    { "FP_EGR_OPERMODE_PIPEUNIQUE", 4953 },
    { "FP_EM_OPERMODE_PIPEUNIQUE", 4954 },
    { "FP_ING", 4955 },
    { "FP_ING_COMP_DST_IP4_ONLY", 4956 },
    { "FP_ING_COMP_DST_IP6_ONLY", 4957 },
    { "FP_ING_COMP_SRC_IP4_ONLY", 4958 },
    { "FP_ING_COMP_SRC_IP6_ONLY", 4959 },
    { "FP_ING_COS_Q_INT_PRI_MAP", 4960 },
    { "FP_ING_COS_Q_INT_PRI_MAP_ID", 4961 },
    { "FP_ING_COS_Q_MAP", 4962 },
    { "FP_ING_COS_Q_MAP_ID", 4963 },
    { "FP_ING_COS_Q_STRENGTH_PROFILE", 4964 },
    { "FP_ING_COS_Q_STRENGTH_PROFILE_ID", 4965 },
    { "FP_ING_MANUAL_COMP", 4966 },
    { "FP_ING_MASK", 4967 },
    { "FP_ING_OPERMODE", 4968 },
    { "FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE", 4969 },
    { "FP_ING_SEED", 4970 },
    { "FP_METER_ACTION_SET", 4971 },
    { "FP_VLAN_OPERMODE_PIPEUNIQUE", 4972 },
    { "FRACTIONAL_DIVISOR", 4973 },
    { "FRAGMENT_ID_MASK", 4974 },
    { "FREQUENCY", 4975 },
    { "FREQ_ADJUST_NSEC", 4976 },
    { "FREQ_ADJUST_SEC", 4977 },
    { "FREQ_ADJUST_SIGN", 4978 },
    { "FT_COMMANDm", 4979 },
    { "FT_GLOBAL_TABLE_CNTm", 4980 },
    { "FT_GLOBAL_TABLE_CONFIGm", 4981 },
    { "FT_GROUP_ID_MUX_BITP_PROFILEm", 4982 },
    { "FT_GROUP_TABLE_CNTm", 4983 },
    { "FT_GROUP_TABLE_CONFIGm", 4984 },
    { "FT_HITBITm", 4985 },
    { "FWD_TYPE", 4986 },
    { "FW_CRC_VERIFY", 4987 },
    { "FW_LOAD_METHOD", 4988 },
    { "FW_LOAD_VERIFY", 4989 },
    { "GAL_LABEL", 4990 },
    { "GCM_AES_128", 4991 },
    { "GCM_AES_256", 4992 },
    { "GCM_AES_XPN_128", 4993 },
    { "GCM_AES_XPN_256", 4994 },
    { "GCS_REPORT", 4995 },
    { "GLOBAL", 4996 },
    { "GLOBAL_HEADROOM", 4997 },
    { "GLOBAL_PIPE_AWARE", 4998 },
    { "GPIO_0", 4999 },
    { "GPIO_1", 5000 },
    { "GPIO_2", 5001 },
    { "GPIO_3", 5002 },
    { "GPIO_4", 5003 },
    { "GPIO_5", 5004 },
    { "GPIO_AUX_SELr", 5005 },
    { "GPIO_DATA_INr", 5006 },
    { "GPIO_DATA_OUTr", 5007 },
    { "GPIO_INIT_VALr", 5008 },
    { "GPIO_INT_CLRr", 5009 },
    { "GPIO_INT_DEr", 5010 },
    { "GPIO_INT_EDGEr", 5011 },
    { "GPIO_INT_MSKr", 5012 },
    { "GPIO_INT_MSTATr", 5013 },
    { "GPIO_INT_STATr", 5014 },
    { "GPIO_INT_TYPEr", 5015 },
    { "GPIO_OUT_ENr", 5016 },
    { "GPIO_PAD_RESr", 5017 },
    { "GPIO_PRB_ENABLEr", 5018 },
    { "GPIO_PRB_OEr", 5019 },
    { "GPIO_RES_ENr", 5020 },
    { "GPIO_TEST_ENABLEr", 5021 },
    { "GPIO_TEST_INPUTr", 5022 },
    { "GPIO_TEST_OUTPUTr", 5023 },
    { "GRE", 5024 },
    { "GREATER", 5025 },
    { "GREEN_DROP", 5026 },
    { "GREEN_OFFSET_EGR", 5027 },
    { "GREEN_OFFSET_ING", 5028 },
    { "GRE_HEADER", 5029 },
    { "GROUP", 5030 },
    { "GROUP_CNT", 5031 },
    { "GROUP_MAP", 5032 },
    { "GROUP_NOT_PRESENT", 5033 },
    { "HARDWARE", 5034 },
    { "HARDWARE_LEARN", 5035 },
    { "HARDWARE_LEARN_OPER", 5036 },
    { "HASH", 5037 },
    { "HASH0_INSTANCE0", 5038 },
    { "HASH0_INSTANCE1", 5039 },
    { "HASH1_INSTANCE0", 5040 },
    { "HASH1_INSTANCE1", 5041 },
    { "HASH_A0_HI", 5042 },
    { "HASH_A0_LO", 5043 },
    { "HASH_A1_HI", 5044 },
    { "HASH_A1_LO", 5045 },
    { "HASH_ALG", 5046 },
    { "HASH_B0_HI", 5047 },
    { "HASH_B0_LO", 5048 },
    { "HASH_B1_HI", 5049 },
    { "HASH_B1_LO", 5050 },
    { "HASH_C0_HI", 5051 },
    { "HASH_C0_LO", 5052 },
    { "HASH_C1_HI", 5053 },
    { "HASH_C1_LO", 5054 },
    { "HASH_FLOW_ID_SRC", 5055 },
    { "HASH_FLOW_ID_SRC_FAILOVER", 5056 },
    { "HASH_FLOW_ID_SRC_NONUC", 5057 },
    { "HASH_FLOW_ID_SRC_SYSTEM", 5058 },
    { "HASH_FLOW_ID_SRC_SYSTEM_FAILOVER", 5059 },
    { "HASH_FLOW_ID_SRC_UC", 5060 },
    { "HASH_INSTANCE", 5061 },
    { "HASH_INSTANCE_FAILOVER", 5062 },
    { "HASH_INSTANCE_NONUC", 5063 },
    { "HASH_INSTANCE_SYSTEM", 5064 },
    { "HASH_INSTANCE_SYSTEM_FAILOVER", 5065 },
    { "HASH_INSTANCE_UC", 5066 },
    { "HASH_MASK", 5067 },
    { "HASH_TABLE_INSTANCE", 5068 },
    { "HASH_USE_HIGIG3_ENTROPY_NONUC", 5069 },
    { "HEADER_TYPE", 5070 },
    { "HEADROOM_CELLS", 5071 },
    { "HEADROOM_LIMIT_AUTO", 5072 },
    { "HEADROOM_LIMIT_CELLS", 5073 },
    { "HEADROOM_LIMIT_CELLS_OPER", 5074 },
    { "HEADROOM_POOL", 5075 },
    { "HEADROOM_POOL_INDEX", 5076 },
    { "HEADROOM_USAGE_CELLS", 5077 },
    { "HEARTBEAT_HZ", 5078 },
    { "HIGHEST_DROP_CODE", 5079 },
    { "HIGHEST_DROP_CODE_MASK", 5080 },
    { "HIGH_CNG_LIMIT_CELLS", 5081 },
    { "HIGH_CONGESTION", 5082 },
    { "HIGH_SEVERITY_ERR", 5083 },
    { "HIGH_SEVERITY_ERR_CNT", 5084 },
    { "HIGH_SEVERITY_ERR_INTERVAL", 5085 },
    { "HIGH_SEVERITY_ERR_SUPPRESSION", 5086 },
    { "HIGH_SEVERITY_ERR_THRESHOLD", 5087 },
    { "HIGH_WATERMARK_CELL_USAGE", 5088 },
    { "HIGH_WATERMARK_CLEAR_ON_READ", 5089 },
    { "HIGH_WATERMARK_TRACK", 5090 },
    { "HIGIG3", 5091 },
    { "HIGIG3_BASE_HDR", 5092 },
    { "HIGIG3_ETHERTYPE", 5093 },
    { "HIGIG3_ETHERTYPE_MASK", 5094 },
    { "HIT_MODE", 5095 },
    { "HOP_LIMIT", 5096 },
    { "HOST_MEM", 5097 },
    { "HOST_MEM_OPER", 5098 },
    { "HULL_MODE", 5099 },
    { "HVE_CMD_MERGE_BITP_PROFILEm", 5100 },
    { "HVE_CMD_MERGE_BOTP_PROFILEm", 5101 },
    { "HVE_CMD_MERGE_CTRL_PRE_SELm", 5102 },
    { "HW_FAULT", 5103 },
    { "HW_FAULT_CNT", 5104 },
    { "HW_UPDATE", 5105 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG0r", 5106 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG1r", 5107 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG2r", 5108 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG3r", 5109 },
    { "ICFG_CHIP_LP_INTR_ENABLE_REGr", 5110 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r", 5111 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r", 5112 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r", 5113 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r", 5114 },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REGr", 5115 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG0r", 5116 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG1r", 5117 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG2r", 5118 },
    { "ICFG_CHIP_LP_INTR_STATUS_REG3r", 5119 },
    { "ICFG_CHIP_LP_INTR_STATUS_REGr", 5120 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr", 5121 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_SETr", 5122 },
    { "ICFG_CMIC_RCPU_SW_PROG_INTRr", 5123 },
    { "ICFG_CORTEXM0_SW_PROG_INTR_CLRr", 5124 },
    { "ICFG_CORTEXM0_SW_PROG_INTR_SETr", 5125 },
    { "ICFG_CORTEXM0_SW_PROG_INTRr", 5126 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr", 5127 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr", 5128 },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTRr", 5129 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr", 5130 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr", 5131 },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTRr", 5132 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr", 5133 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr", 5134 },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTRr", 5135 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr", 5136 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr", 5137 },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTRr", 5138 },
    { "ICFG_GEN_PURPOSE_REGr", 5139 },
    { "ICFG_MHOST0_STRAPSr", 5140 },
    { "ICFG_MHOST1_STRAPSr", 5141 },
    { "ICFG_PCIE_0_STRAPSr", 5142 },
    { "ICFG_PCIE_SW_PROG_INTR_CLRr", 5143 },
    { "ICFG_PCIE_SW_PROG_INTR_SETr", 5144 },
    { "ICFG_PCIE_SW_PROG_INTRr", 5145 },
    { "ICFG_ROM_STRAPSr", 5146 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr", 5147 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr", 5148 },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTRr", 5149 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr", 5150 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr", 5151 },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTRr", 5152 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr", 5153 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr", 5154 },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTRr", 5155 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr", 5156 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr", 5157 },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTRr", 5158 },
    { "ICFG_UART_MUXr", 5159 },
    { "ICMPV4_PKT_MAX_SIZE", 5160 },
    { "ICMPV4_PKT_MAX_SIZE_EXCEEDED", 5161 },
    { "ICMPV6_PKT_MAX_SIZE", 5162 },
    { "ICMPV6_PKT_MAX_SIZE_EXCEEDED", 5163 },
    { "ICMP_FRAGMENT", 5164 },
    { "ICMP_REDIRECT", 5165 },
    { "ICMP_REDIRECT_MASK", 5166 },
    { "IDB_CA0_BUFFER_CONFIGr", 5167 },
    { "IDB_CA0_CONTROLr", 5168 },
    { "IDB_CA0_CT_CONTROLr", 5169 },
    { "IDB_CA0_DBG_Ar", 5170 },
    { "IDB_CA0_DBG_Br", 5171 },
    { "IDB_CA0_HW_STATUS_1r", 5172 },
    { "IDB_CA0_HW_STATUS_2r", 5173 },
    { "IDB_CA0_HW_STATUSr", 5174 },
    { "IDB_CA0_SER_CONTROLr", 5175 },
    { "IDB_CA1_BUFFER_CONFIGr", 5176 },
    { "IDB_CA1_CONTROLr", 5177 },
    { "IDB_CA1_CT_CONTROLr", 5178 },
    { "IDB_CA1_DBG_Ar", 5179 },
    { "IDB_CA1_DBG_Br", 5180 },
    { "IDB_CA1_HW_STATUS_1r", 5181 },
    { "IDB_CA1_HW_STATUS_2r", 5182 },
    { "IDB_CA1_HW_STATUSr", 5183 },
    { "IDB_CA1_SER_CONTROLr", 5184 },
    { "IDB_CA2_BUFFER_CONFIGr", 5185 },
    { "IDB_CA2_CONTROLr", 5186 },
    { "IDB_CA2_CT_CONTROLr", 5187 },
    { "IDB_CA2_DBG_Ar", 5188 },
    { "IDB_CA2_DBG_Br", 5189 },
    { "IDB_CA2_HW_STATUS_1r", 5190 },
    { "IDB_CA2_HW_STATUS_2r", 5191 },
    { "IDB_CA2_HW_STATUSr", 5192 },
    { "IDB_CA2_SER_CONTROLr", 5193 },
    { "IDB_CA3_BUFFER_CONFIGr", 5194 },
    { "IDB_CA3_CONTROLr", 5195 },
    { "IDB_CA3_CT_CONTROLr", 5196 },
    { "IDB_CA3_DBG_Ar", 5197 },
    { "IDB_CA3_DBG_Br", 5198 },
    { "IDB_CA3_HW_STATUS_1r", 5199 },
    { "IDB_CA3_HW_STATUS_2r", 5200 },
    { "IDB_CA3_HW_STATUSr", 5201 },
    { "IDB_CA3_SER_CONTROLr", 5202 },
    { "IDB_CA_CONTROL_1r", 5203 },
    { "IDB_CA_CONTROL_2r", 5204 },
    { "IDB_CA_CPU_CONTROLr", 5205 },
    { "IDB_CA_CPU_ECC_STATUSr", 5206 },
    { "IDB_CA_CPU_HW_STATUSr", 5207 },
    { "IDB_CA_CPU_SER_CONTROLr", 5208 },
    { "IDB_CA_ECC_STATUSr", 5209 },
    { "IDB_CA_LPBK_CONTROLr", 5210 },
    { "IDB_CA_LPBK_ECC_STATUSr", 5211 },
    { "IDB_CA_LPBK_HW_STATUSr", 5212 },
    { "IDB_CA_LPBK_SER_CONTROLr", 5213 },
    { "IDB_CA_RAM_CONTROLr", 5214 },
    { "IDB_DBG_Br", 5215 },
    { "IDB_HW_RESET_CONTROLr", 5216 },
    { "IDB_INTR_ENABLEr", 5217 },
    { "IDB_INTR_STATUSr", 5218 },
    { "IDB_NULL_SLOT_PORT_NUMr", 5219 },
    { "IDB_OBM0_BUFFER_CONFIGr", 5220 },
    { "IDB_OBM0_CONTROLr", 5221 },
    { "IDB_OBM0_CTRL_ECC_STATUSr", 5222 },
    { "IDB_OBM0_CT_THRESHOLDr", 5223 },
    { "IDB_OBM0_DATA_ECC_STATUSr", 5224 },
    { "IDB_OBM0_DBG_Ar", 5225 },
    { "IDB_OBM0_DBG_Br", 5226 },
    { "IDB_OBM0_DSCP_MAP_PORT0m", 5227 },
    { "IDB_OBM0_DSCP_MAP_PORT1m", 5228 },
    { "IDB_OBM0_DSCP_MAP_PORT2m", 5229 },
    { "IDB_OBM0_DSCP_MAP_PORT3m", 5230 },
    { "IDB_OBM0_DSCP_MAP_PORT4m", 5231 },
    { "IDB_OBM0_DSCP_MAP_PORT5m", 5232 },
    { "IDB_OBM0_DSCP_MAP_PORT6m", 5233 },
    { "IDB_OBM0_DSCP_MAP_PORT7m", 5234 },
    { "IDB_OBM0_ETAG_MAP_PORT0m", 5235 },
    { "IDB_OBM0_ETAG_MAP_PORT1m", 5236 },
    { "IDB_OBM0_ETAG_MAP_PORT2m", 5237 },
    { "IDB_OBM0_ETAG_MAP_PORT3m", 5238 },
    { "IDB_OBM0_ETAG_MAP_PORT4m", 5239 },
    { "IDB_OBM0_ETAG_MAP_PORT5m", 5240 },
    { "IDB_OBM0_ETAG_MAP_PORT6m", 5241 },
    { "IDB_OBM0_ETAG_MAP_PORT7m", 5242 },
    { "IDB_OBM0_FC_THRESHOLD_1r", 5243 },
    { "IDB_OBM0_FC_THRESHOLDr", 5244 },
    { "IDB_OBM0_FLOW_CONTROL_CONFIGr", 5245 },
    { "IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr", 5246 },
    { "IDB_OBM0_GSH_ETHERTYPEr", 5247 },
    { "IDB_OBM0_HW_STATUSr", 5248 },
    { "IDB_OBM0_INNER_TPIDr", 5249 },
    { "IDB_OBM0_IOM_STATS_WINDOW_RESULTSm", 5250 },
    { "IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr", 5251 },
    { "IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr", 5252 },
    { "IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr", 5253 },
    { "IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr", 5254 },
    { "IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr", 5255 },
    { "IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr", 5256 },
    { "IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr", 5257 },
    { "IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr", 5258 },
    { "IDB_OBM0_MAX_USAGE_1r", 5259 },
    { "IDB_OBM0_MAX_USAGE_2r", 5260 },
    { "IDB_OBM0_MAX_USAGE_SELECTr", 5261 },
    { "IDB_OBM0_MAX_USAGEr", 5262 },
    { "IDB_OBM0_MONITOR_STATS_CONFIGr", 5263 },
    { "IDB_OBM0_NIV_ETHERTYPEr", 5264 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_0r", 5265 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_1r", 5266 },
    { "IDB_OBM0_OPAQUE_TAG_CONFIGr", 5267 },
    { "IDB_OBM0_OUTER_TPID_0r", 5268 },
    { "IDB_OBM0_OUTER_TPID_1r", 5269 },
    { "IDB_OBM0_OUTER_TPID_2r", 5270 },
    { "IDB_OBM0_OUTER_TPID_3r", 5271 },
    { "IDB_OBM0_OUTER_TPIDr", 5272 },
    { "IDB_OBM0_OVERSUB_MON_ECC_STATUSr", 5273 },
    { "IDB_OBM0_PE_ETHERTYPEr", 5274 },
    { "IDB_OBM0_PORT_CONFIGr", 5275 },
    { "IDB_OBM0_PRI_MAP_PORT0m", 5276 },
    { "IDB_OBM0_PRI_MAP_PORT1m", 5277 },
    { "IDB_OBM0_PRI_MAP_PORT2m", 5278 },
    { "IDB_OBM0_PRI_MAP_PORT3m", 5279 },
    { "IDB_OBM0_PRI_MAP_PORT4m", 5280 },
    { "IDB_OBM0_PRI_MAP_PORT5m", 5281 },
    { "IDB_OBM0_PRI_MAP_PORT6m", 5282 },
    { "IDB_OBM0_PRI_MAP_PORT7m", 5283 },
    { "IDB_OBM0_PROTOCOL_CONTROL_0r", 5284 },
    { "IDB_OBM0_PROTOCOL_CONTROL_1r", 5285 },
    { "IDB_OBM0_PROTOCOL_CONTROL_2r", 5286 },
    { "IDB_OBM0_RAM_CONTROLr", 5287 },
    { "IDB_OBM0_SER_CONTROLr", 5288 },
    { "IDB_OBM0_SHARED_CONFIGr", 5289 },
    { "IDB_OBM0_TC_MAP_PORT0m", 5290 },
    { "IDB_OBM0_TC_MAP_PORT1m", 5291 },
    { "IDB_OBM0_TC_MAP_PORT2m", 5292 },
    { "IDB_OBM0_TC_MAP_PORT3m", 5293 },
    { "IDB_OBM0_TC_MAP_PORT4m", 5294 },
    { "IDB_OBM0_TC_MAP_PORT5m", 5295 },
    { "IDB_OBM0_TC_MAP_PORT6m", 5296 },
    { "IDB_OBM0_TC_MAP_PORT7m", 5297 },
    { "IDB_OBM0_TDMr", 5298 },
    { "IDB_OBM0_THRESHOLD_1r", 5299 },
    { "IDB_OBM0_THRESHOLDr", 5300 },
    { "IDB_OBM0_USAGE_1r", 5301 },
    { "IDB_OBM0_USAGEr", 5302 },
    { "IDB_OBM1_BUFFER_CONFIGr", 5303 },
    { "IDB_OBM1_CONTROLr", 5304 },
    { "IDB_OBM1_CTRL_ECC_STATUSr", 5305 },
    { "IDB_OBM1_CT_THRESHOLDr", 5306 },
    { "IDB_OBM1_DATA_ECC_STATUSr", 5307 },
    { "IDB_OBM1_DBG_Ar", 5308 },
    { "IDB_OBM1_DBG_Br", 5309 },
    { "IDB_OBM1_DSCP_MAP_PORT0m", 5310 },
    { "IDB_OBM1_DSCP_MAP_PORT1m", 5311 },
    { "IDB_OBM1_DSCP_MAP_PORT2m", 5312 },
    { "IDB_OBM1_DSCP_MAP_PORT3m", 5313 },
    { "IDB_OBM1_DSCP_MAP_PORT4m", 5314 },
    { "IDB_OBM1_DSCP_MAP_PORT5m", 5315 },
    { "IDB_OBM1_DSCP_MAP_PORT6m", 5316 },
    { "IDB_OBM1_DSCP_MAP_PORT7m", 5317 },
    { "IDB_OBM1_ETAG_MAP_PORT0m", 5318 },
    { "IDB_OBM1_ETAG_MAP_PORT1m", 5319 },
    { "IDB_OBM1_ETAG_MAP_PORT2m", 5320 },
    { "IDB_OBM1_ETAG_MAP_PORT3m", 5321 },
    { "IDB_OBM1_ETAG_MAP_PORT4m", 5322 },
    { "IDB_OBM1_ETAG_MAP_PORT5m", 5323 },
    { "IDB_OBM1_ETAG_MAP_PORT6m", 5324 },
    { "IDB_OBM1_ETAG_MAP_PORT7m", 5325 },
    { "IDB_OBM1_FC_THRESHOLD_1r", 5326 },
    { "IDB_OBM1_FC_THRESHOLDr", 5327 },
    { "IDB_OBM1_FLOW_CONTROL_CONFIGr", 5328 },
    { "IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr", 5329 },
    { "IDB_OBM1_GSH_ETHERTYPEr", 5330 },
    { "IDB_OBM1_HW_STATUSr", 5331 },
    { "IDB_OBM1_INNER_TPIDr", 5332 },
    { "IDB_OBM1_IOM_STATS_WINDOW_RESULTSm", 5333 },
    { "IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr", 5334 },
    { "IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr", 5335 },
    { "IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr", 5336 },
    { "IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr", 5337 },
    { "IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr", 5338 },
    { "IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr", 5339 },
    { "IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr", 5340 },
    { "IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr", 5341 },
    { "IDB_OBM1_MAX_USAGE_1r", 5342 },
    { "IDB_OBM1_MAX_USAGE_2r", 5343 },
    { "IDB_OBM1_MAX_USAGE_SELECTr", 5344 },
    { "IDB_OBM1_MAX_USAGEr", 5345 },
    { "IDB_OBM1_MONITOR_STATS_CONFIGr", 5346 },
    { "IDB_OBM1_NIV_ETHERTYPEr", 5347 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_0r", 5348 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_1r", 5349 },
    { "IDB_OBM1_OPAQUE_TAG_CONFIGr", 5350 },
    { "IDB_OBM1_OUTER_TPID_0r", 5351 },
    { "IDB_OBM1_OUTER_TPID_1r", 5352 },
    { "IDB_OBM1_OUTER_TPID_2r", 5353 },
    { "IDB_OBM1_OUTER_TPID_3r", 5354 },
    { "IDB_OBM1_OUTER_TPIDr", 5355 },
    { "IDB_OBM1_OVERSUB_MON_ECC_STATUSr", 5356 },
    { "IDB_OBM1_PE_ETHERTYPEr", 5357 },
    { "IDB_OBM1_PORT_CONFIGr", 5358 },
    { "IDB_OBM1_PRI_MAP_PORT0m", 5359 },
    { "IDB_OBM1_PRI_MAP_PORT1m", 5360 },
    { "IDB_OBM1_PRI_MAP_PORT2m", 5361 },
    { "IDB_OBM1_PRI_MAP_PORT3m", 5362 },
    { "IDB_OBM1_PRI_MAP_PORT4m", 5363 },
    { "IDB_OBM1_PRI_MAP_PORT5m", 5364 },
    { "IDB_OBM1_PRI_MAP_PORT6m", 5365 },
    { "IDB_OBM1_PRI_MAP_PORT7m", 5366 },
    { "IDB_OBM1_PROTOCOL_CONTROL_0r", 5367 },
    { "IDB_OBM1_PROTOCOL_CONTROL_1r", 5368 },
    { "IDB_OBM1_PROTOCOL_CONTROL_2r", 5369 },
    { "IDB_OBM1_RAM_CONTROLr", 5370 },
    { "IDB_OBM1_SER_CONTROLr", 5371 },
    { "IDB_OBM1_SHARED_CONFIGr", 5372 },
    { "IDB_OBM1_TC_MAP_PORT0m", 5373 },
    { "IDB_OBM1_TC_MAP_PORT1m", 5374 },
    { "IDB_OBM1_TC_MAP_PORT2m", 5375 },
    { "IDB_OBM1_TC_MAP_PORT3m", 5376 },
    { "IDB_OBM1_TC_MAP_PORT4m", 5377 },
    { "IDB_OBM1_TC_MAP_PORT5m", 5378 },
    { "IDB_OBM1_TC_MAP_PORT6m", 5379 },
    { "IDB_OBM1_TC_MAP_PORT7m", 5380 },
    { "IDB_OBM1_TDMr", 5381 },
    { "IDB_OBM1_THRESHOLD_1r", 5382 },
    { "IDB_OBM1_THRESHOLDr", 5383 },
    { "IDB_OBM1_USAGE_1r", 5384 },
    { "IDB_OBM1_USAGEr", 5385 },
    { "IDB_OBM2_BUFFER_CONFIGr", 5386 },
    { "IDB_OBM2_CONTROLr", 5387 },
    { "IDB_OBM2_CTRL_ECC_STATUSr", 5388 },
    { "IDB_OBM2_CT_THRESHOLDr", 5389 },
    { "IDB_OBM2_DATA_ECC_STATUSr", 5390 },
    { "IDB_OBM2_DBG_Ar", 5391 },
    { "IDB_OBM2_DBG_Br", 5392 },
    { "IDB_OBM2_DSCP_MAP_PORT0m", 5393 },
    { "IDB_OBM2_DSCP_MAP_PORT1m", 5394 },
    { "IDB_OBM2_DSCP_MAP_PORT2m", 5395 },
    { "IDB_OBM2_DSCP_MAP_PORT3m", 5396 },
    { "IDB_OBM2_DSCP_MAP_PORT4m", 5397 },
    { "IDB_OBM2_DSCP_MAP_PORT5m", 5398 },
    { "IDB_OBM2_DSCP_MAP_PORT6m", 5399 },
    { "IDB_OBM2_DSCP_MAP_PORT7m", 5400 },
    { "IDB_OBM2_ETAG_MAP_PORT0m", 5401 },
    { "IDB_OBM2_ETAG_MAP_PORT1m", 5402 },
    { "IDB_OBM2_ETAG_MAP_PORT2m", 5403 },
    { "IDB_OBM2_ETAG_MAP_PORT3m", 5404 },
    { "IDB_OBM2_ETAG_MAP_PORT4m", 5405 },
    { "IDB_OBM2_ETAG_MAP_PORT5m", 5406 },
    { "IDB_OBM2_ETAG_MAP_PORT6m", 5407 },
    { "IDB_OBM2_ETAG_MAP_PORT7m", 5408 },
    { "IDB_OBM2_FC_THRESHOLD_1r", 5409 },
    { "IDB_OBM2_FC_THRESHOLDr", 5410 },
    { "IDB_OBM2_FLOW_CONTROL_CONFIGr", 5411 },
    { "IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr", 5412 },
    { "IDB_OBM2_GSH_ETHERTYPEr", 5413 },
    { "IDB_OBM2_HW_STATUSr", 5414 },
    { "IDB_OBM2_INNER_TPIDr", 5415 },
    { "IDB_OBM2_IOM_STATS_WINDOW_RESULTSm", 5416 },
    { "IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr", 5417 },
    { "IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr", 5418 },
    { "IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr", 5419 },
    { "IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr", 5420 },
    { "IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr", 5421 },
    { "IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr", 5422 },
    { "IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr", 5423 },
    { "IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr", 5424 },
    { "IDB_OBM2_MAX_USAGE_1r", 5425 },
    { "IDB_OBM2_MAX_USAGE_2r", 5426 },
    { "IDB_OBM2_MAX_USAGE_SELECTr", 5427 },
    { "IDB_OBM2_MAX_USAGEr", 5428 },
    { "IDB_OBM2_MONITOR_STATS_CONFIGr", 5429 },
    { "IDB_OBM2_NIV_ETHERTYPEr", 5430 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_0r", 5431 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_1r", 5432 },
    { "IDB_OBM2_OPAQUE_TAG_CONFIGr", 5433 },
    { "IDB_OBM2_OUTER_TPID_0r", 5434 },
    { "IDB_OBM2_OUTER_TPID_1r", 5435 },
    { "IDB_OBM2_OUTER_TPID_2r", 5436 },
    { "IDB_OBM2_OUTER_TPID_3r", 5437 },
    { "IDB_OBM2_OUTER_TPIDr", 5438 },
    { "IDB_OBM2_OVERSUB_MON_ECC_STATUSr", 5439 },
    { "IDB_OBM2_PE_ETHERTYPEr", 5440 },
    { "IDB_OBM2_PORT_CONFIGr", 5441 },
    { "IDB_OBM2_PRI_MAP_PORT0m", 5442 },
    { "IDB_OBM2_PRI_MAP_PORT1m", 5443 },
    { "IDB_OBM2_PRI_MAP_PORT2m", 5444 },
    { "IDB_OBM2_PRI_MAP_PORT3m", 5445 },
    { "IDB_OBM2_PRI_MAP_PORT4m", 5446 },
    { "IDB_OBM2_PRI_MAP_PORT5m", 5447 },
    { "IDB_OBM2_PRI_MAP_PORT6m", 5448 },
    { "IDB_OBM2_PRI_MAP_PORT7m", 5449 },
    { "IDB_OBM2_PROTOCOL_CONTROL_0r", 5450 },
    { "IDB_OBM2_PROTOCOL_CONTROL_1r", 5451 },
    { "IDB_OBM2_PROTOCOL_CONTROL_2r", 5452 },
    { "IDB_OBM2_RAM_CONTROLr", 5453 },
    { "IDB_OBM2_SER_CONTROLr", 5454 },
    { "IDB_OBM2_SHARED_CONFIGr", 5455 },
    { "IDB_OBM2_TC_MAP_PORT0m", 5456 },
    { "IDB_OBM2_TC_MAP_PORT1m", 5457 },
    { "IDB_OBM2_TC_MAP_PORT2m", 5458 },
    { "IDB_OBM2_TC_MAP_PORT3m", 5459 },
    { "IDB_OBM2_TC_MAP_PORT4m", 5460 },
    { "IDB_OBM2_TC_MAP_PORT5m", 5461 },
    { "IDB_OBM2_TC_MAP_PORT6m", 5462 },
    { "IDB_OBM2_TC_MAP_PORT7m", 5463 },
    { "IDB_OBM2_TDMr", 5464 },
    { "IDB_OBM2_THRESHOLD_1r", 5465 },
    { "IDB_OBM2_THRESHOLDr", 5466 },
    { "IDB_OBM2_USAGE_1r", 5467 },
    { "IDB_OBM2_USAGEr", 5468 },
    { "IDB_OBM3_BUFFER_CONFIGr", 5469 },
    { "IDB_OBM3_CONTROLr", 5470 },
    { "IDB_OBM3_CTRL_ECC_STATUSr", 5471 },
    { "IDB_OBM3_CT_THRESHOLDr", 5472 },
    { "IDB_OBM3_DATA_ECC_STATUSr", 5473 },
    { "IDB_OBM3_DBG_Ar", 5474 },
    { "IDB_OBM3_DBG_Br", 5475 },
    { "IDB_OBM3_DSCP_MAP_PORT0m", 5476 },
    { "IDB_OBM3_DSCP_MAP_PORT1m", 5477 },
    { "IDB_OBM3_DSCP_MAP_PORT2m", 5478 },
    { "IDB_OBM3_DSCP_MAP_PORT3m", 5479 },
    { "IDB_OBM3_DSCP_MAP_PORT4m", 5480 },
    { "IDB_OBM3_DSCP_MAP_PORT5m", 5481 },
    { "IDB_OBM3_DSCP_MAP_PORT6m", 5482 },
    { "IDB_OBM3_DSCP_MAP_PORT7m", 5483 },
    { "IDB_OBM3_ETAG_MAP_PORT0m", 5484 },
    { "IDB_OBM3_ETAG_MAP_PORT1m", 5485 },
    { "IDB_OBM3_ETAG_MAP_PORT2m", 5486 },
    { "IDB_OBM3_ETAG_MAP_PORT3m", 5487 },
    { "IDB_OBM3_ETAG_MAP_PORT4m", 5488 },
    { "IDB_OBM3_ETAG_MAP_PORT5m", 5489 },
    { "IDB_OBM3_ETAG_MAP_PORT6m", 5490 },
    { "IDB_OBM3_ETAG_MAP_PORT7m", 5491 },
    { "IDB_OBM3_FC_THRESHOLD_1r", 5492 },
    { "IDB_OBM3_FC_THRESHOLDr", 5493 },
    { "IDB_OBM3_FLOW_CONTROL_CONFIGr", 5494 },
    { "IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr", 5495 },
    { "IDB_OBM3_GSH_ETHERTYPEr", 5496 },
    { "IDB_OBM3_HW_STATUSr", 5497 },
    { "IDB_OBM3_INNER_TPIDr", 5498 },
    { "IDB_OBM3_IOM_STATS_WINDOW_RESULTSm", 5499 },
    { "IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr", 5500 },
    { "IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr", 5501 },
    { "IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr", 5502 },
    { "IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr", 5503 },
    { "IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr", 5504 },
    { "IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr", 5505 },
    { "IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr", 5506 },
    { "IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr", 5507 },
    { "IDB_OBM3_MAX_USAGE_1r", 5508 },
    { "IDB_OBM3_MAX_USAGE_2r", 5509 },
    { "IDB_OBM3_MAX_USAGE_SELECTr", 5510 },
    { "IDB_OBM3_MAX_USAGEr", 5511 },
    { "IDB_OBM3_MONITOR_STATS_CONFIGr", 5512 },
    { "IDB_OBM3_NIV_ETHERTYPEr", 5513 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_0r", 5514 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_1r", 5515 },
    { "IDB_OBM3_OPAQUE_TAG_CONFIGr", 5516 },
    { "IDB_OBM3_OUTER_TPID_0r", 5517 },
    { "IDB_OBM3_OUTER_TPID_1r", 5518 },
    { "IDB_OBM3_OUTER_TPID_2r", 5519 },
    { "IDB_OBM3_OUTER_TPID_3r", 5520 },
    { "IDB_OBM3_OUTER_TPIDr", 5521 },
    { "IDB_OBM3_OVERSUB_MON_ECC_STATUSr", 5522 },
    { "IDB_OBM3_PE_ETHERTYPEr", 5523 },
    { "IDB_OBM3_PORT_CONFIGr", 5524 },
    { "IDB_OBM3_PRI_MAP_PORT0m", 5525 },
    { "IDB_OBM3_PRI_MAP_PORT1m", 5526 },
    { "IDB_OBM3_PRI_MAP_PORT2m", 5527 },
    { "IDB_OBM3_PRI_MAP_PORT3m", 5528 },
    { "IDB_OBM3_PRI_MAP_PORT4m", 5529 },
    { "IDB_OBM3_PRI_MAP_PORT5m", 5530 },
    { "IDB_OBM3_PRI_MAP_PORT6m", 5531 },
    { "IDB_OBM3_PRI_MAP_PORT7m", 5532 },
    { "IDB_OBM3_PROTOCOL_CONTROL_0r", 5533 },
    { "IDB_OBM3_PROTOCOL_CONTROL_1r", 5534 },
    { "IDB_OBM3_PROTOCOL_CONTROL_2r", 5535 },
    { "IDB_OBM3_RAM_CONTROLr", 5536 },
    { "IDB_OBM3_SER_CONTROLr", 5537 },
    { "IDB_OBM3_SHARED_CONFIGr", 5538 },
    { "IDB_OBM3_TC_MAP_PORT0m", 5539 },
    { "IDB_OBM3_TC_MAP_PORT1m", 5540 },
    { "IDB_OBM3_TC_MAP_PORT2m", 5541 },
    { "IDB_OBM3_TC_MAP_PORT3m", 5542 },
    { "IDB_OBM3_TC_MAP_PORT4m", 5543 },
    { "IDB_OBM3_TC_MAP_PORT5m", 5544 },
    { "IDB_OBM3_TC_MAP_PORT6m", 5545 },
    { "IDB_OBM3_TC_MAP_PORT7m", 5546 },
    { "IDB_OBM3_TDMr", 5547 },
    { "IDB_OBM3_THRESHOLD_1r", 5548 },
    { "IDB_OBM3_THRESHOLDr", 5549 },
    { "IDB_OBM3_USAGE_1r", 5550 },
    { "IDB_OBM3_USAGEr", 5551 },
    { "IDB_OBM_MONITOR_CONFIGr", 5552 },
    { "IDB_PA_RESET_CONTROLr", 5553 },
    { "IDEV_CONFIG_BOTP_PROFILEm", 5554 },
    { "IDEV_CONFIG_CPU_NIH_ENTRYm", 5555 },
    { "IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKr", 5556 },
    { "IDEV_CONFIG_TABLEm", 5557 },
    { "IDLE", 5558 },
    { "IEEE1588_UNKNOWN_VERSION", 5559 },
    { "IEEE1588_UNKNOWN_VERSION_MASK", 5560 },
    { "IEEE1588_VERSION", 5561 },
    { "IEEE1588_VERSION_UNKNOWN_TO_CPU", 5562 },
    { "IEEE_1588", 5563 },
    { "IEEE_802_1AS", 5564 },
    { "IFA_HEADERS", 5565 },
    { "IFA_METADATA_STACK", 5566 },
    { "IFP_METER_AUX_BOTP_PROFILEm", 5567 },
    { "IFP_METER_BITP_PROFILEm", 5568 },
    { "IFP_METER_BOTP_PROFILEm", 5569 },
    { "IFP_METER_COLOR_TABLE_0_SER_CONTROLr", 5570 },
    { "IFP_METER_COLOR_TABLE_0m", 5571 },
    { "IFP_METER_COLOR_TABLE_1_SER_CONTROLr", 5572 },
    { "IFP_METER_COLOR_TABLE_1m", 5573 },
    { "IFP_METER_COLOR_TABLE_2_SER_CONTROLr", 5574 },
    { "IFP_METER_COLOR_TABLE_2m", 5575 },
    { "IFP_METER_COLOR_TABLE_3_SER_CONTROLr", 5576 },
    { "IFP_METER_COLOR_TABLE_3m", 5577 },
    { "IFP_METER_COUNT_ON_SER_ERRORr", 5578 },
    { "IFP_METER_CTRL_PRE_SELm", 5579 },
    { "IFP_METER_METER_CONFIGm", 5580 },
    { "IFP_METER_METER_TABLE_SER_CONTROLr", 5581 },
    { "IFP_METER_METER_TABLEm", 5582 },
    { "IFP_METER_PDD_PROFILE_TABLEm", 5583 },
    { "IFP_METER_RAM_TM_CONTROLr", 5584 },
    { "IFP_METER_SBR_BSTR_SELm", 5585 },
    { "IFP_METER_SBR_BUS_STR_ENBr", 5586 },
    { "IFP_METER_SBR_INDEX_COLOR_OFFSETr", 5587 },
    { "IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLr", 5588 },
    { "IFP_METER_SBR_PROFILE_TABLE_0m", 5589 },
    { "IFP_METER_SBR_RAM_TM_CONTROLr", 5590 },
    { "IFP_METER_STORM_CONTROL_METER_CONFIGm", 5591 },
    { "IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLr", 5592 },
    { "IFP_METER_STORM_CONTROL_METER_TABLEm", 5593 },
    { "IFSL100_CAPU8_LUT_0_0_0m", 5594 },
    { "IFSL100_CAPU8_LUT_0_0_1m", 5595 },
    { "IFSL100_CAPU8_LUT_1_0_0m", 5596 },
    { "IFSL100_CAPU8_LUT_1_0_1m", 5597 },
    { "IFSL100_CAPU8_LUT_2_0_0m", 5598 },
    { "IFSL100_CAPU8_LUT_2_0_1m", 5599 },
    { "IFSL100_CAPU8_LUT_3_0_0m", 5600 },
    { "IFSL100_CAPU8_LUT_3_0_1m", 5601 },
    { "IFSL100_CAPU8_LUT_4_0_0m", 5602 },
    { "IFSL100_CAPU8_LUT_4_0_1m", 5603 },
    { "IFSL100_CAPU8_LUT_5_0_0m", 5604 },
    { "IFSL100_CAPU8_LUT_5_0_1m", 5605 },
    { "IFSL100_CAPU8_LUT_6_0_0m", 5606 },
    { "IFSL100_CAPU8_LUT_6_0_1m", 5607 },
    { "IFSL100_CAPU8_LUT_7_0_0m", 5608 },
    { "IFSL100_CAPU8_LUT_7_0_1m", 5609 },
    { "IFSL100_DATA_CONSTANTm", 5610 },
    { "IFSL100_DROP_CODE_0r", 5611 },
    { "IFSL100_DROP_CODE_10r", 5612 },
    { "IFSL100_DROP_CODE_11r", 5613 },
    { "IFSL100_DROP_CODE_12r", 5614 },
    { "IFSL100_DROP_CODE_13r", 5615 },
    { "IFSL100_DROP_CODE_14r", 5616 },
    { "IFSL100_DROP_CODE_15r", 5617 },
    { "IFSL100_DROP_CODE_1r", 5618 },
    { "IFSL100_DROP_CODE_2r", 5619 },
    { "IFSL100_DROP_CODE_3r", 5620 },
    { "IFSL100_DROP_CODE_4r", 5621 },
    { "IFSL100_DROP_CODE_5r", 5622 },
    { "IFSL100_DROP_CODE_6r", 5623 },
    { "IFSL100_DROP_CODE_7r", 5624 },
    { "IFSL100_DROP_CODE_8r", 5625 },
    { "IFSL100_DROP_CODE_9r", 5626 },
    { "IFSL100_FSL_FLOOR_0_PROFILEm", 5627 },
    { "IFSL100_FSL_FLOOR_1_PROFILEm", 5628 },
    { "IFSL100_FSL_FLOOR_2_PROFILEm", 5629 },
    { "IFSL100_FSL_FLOOR_3_PROFILEm", 5630 },
    { "IFSL100_FSL_FLOOR_4_PROFILEm", 5631 },
    { "IFSL100_FSL_FLOOR_5_PROFILEm", 5632 },
    { "IFSL100_FSL_FLOOR_6_PROFILEm", 5633 },
    { "IFSL100_FSL_FLOOR_7_PROFILEm", 5634 },
    { "IFSL100_INPUT_FLOOR_0_PROFILEm", 5635 },
    { "IFSL100_INPUT_FLOOR_1_PROFILEm", 5636 },
    { "IFSL100_LTS_POLICYm", 5637 },
    { "IFSL100_LTS_PRE_SELm", 5638 },
    { "IFSL100_LTS_TCAMm", 5639 },
    { "IFSL100_OUTPUT_FLOOR_PROFILEm", 5640 },
    { "IFSL100_STATE_16_0r", 5641 },
    { "IFSL100_STATE_16_10r", 5642 },
    { "IFSL100_STATE_16_11r", 5643 },
    { "IFSL100_STATE_16_12r", 5644 },
    { "IFSL100_STATE_16_13r", 5645 },
    { "IFSL100_STATE_16_14r", 5646 },
    { "IFSL100_STATE_16_15r", 5647 },
    { "IFSL100_STATE_16_1r", 5648 },
    { "IFSL100_STATE_16_2r", 5649 },
    { "IFSL100_STATE_16_3r", 5650 },
    { "IFSL100_STATE_16_4r", 5651 },
    { "IFSL100_STATE_16_5r", 5652 },
    { "IFSL100_STATE_16_6r", 5653 },
    { "IFSL100_STATE_16_7r", 5654 },
    { "IFSL100_STATE_16_8r", 5655 },
    { "IFSL100_STATE_16_9r", 5656 },
    { "IFSL100_STATE_16_LOCK_0r", 5657 },
    { "IFSL100_STATE_16_LOCK_10r", 5658 },
    { "IFSL100_STATE_16_LOCK_11r", 5659 },
    { "IFSL100_STATE_16_LOCK_12r", 5660 },
    { "IFSL100_STATE_16_LOCK_13r", 5661 },
    { "IFSL100_STATE_16_LOCK_14r", 5662 },
    { "IFSL100_STATE_16_LOCK_15r", 5663 },
    { "IFSL100_STATE_16_LOCK_1r", 5664 },
    { "IFSL100_STATE_16_LOCK_2r", 5665 },
    { "IFSL100_STATE_16_LOCK_3r", 5666 },
    { "IFSL100_STATE_16_LOCK_4r", 5667 },
    { "IFSL100_STATE_16_LOCK_5r", 5668 },
    { "IFSL100_STATE_16_LOCK_6r", 5669 },
    { "IFSL100_STATE_16_LOCK_7r", 5670 },
    { "IFSL100_STATE_16_LOCK_8r", 5671 },
    { "IFSL100_STATE_16_LOCK_9r", 5672 },
    { "IFSL100_STATE_8_0r", 5673 },
    { "IFSL100_STATE_8_10r", 5674 },
    { "IFSL100_STATE_8_11r", 5675 },
    { "IFSL100_STATE_8_12r", 5676 },
    { "IFSL100_STATE_8_13r", 5677 },
    { "IFSL100_STATE_8_14r", 5678 },
    { "IFSL100_STATE_8_15r", 5679 },
    { "IFSL100_STATE_8_1r", 5680 },
    { "IFSL100_STATE_8_2r", 5681 },
    { "IFSL100_STATE_8_3r", 5682 },
    { "IFSL100_STATE_8_4r", 5683 },
    { "IFSL100_STATE_8_5r", 5684 },
    { "IFSL100_STATE_8_6r", 5685 },
    { "IFSL100_STATE_8_7r", 5686 },
    { "IFSL100_STATE_8_8r", 5687 },
    { "IFSL100_STATE_8_9r", 5688 },
    { "IFSL100_STATE_8_LOCK_0r", 5689 },
    { "IFSL100_STATE_8_LOCK_10r", 5690 },
    { "IFSL100_STATE_8_LOCK_11r", 5691 },
    { "IFSL100_STATE_8_LOCK_12r", 5692 },
    { "IFSL100_STATE_8_LOCK_13r", 5693 },
    { "IFSL100_STATE_8_LOCK_14r", 5694 },
    { "IFSL100_STATE_8_LOCK_15r", 5695 },
    { "IFSL100_STATE_8_LOCK_1r", 5696 },
    { "IFSL100_STATE_8_LOCK_2r", 5697 },
    { "IFSL100_STATE_8_LOCK_3r", 5698 },
    { "IFSL100_STATE_8_LOCK_4r", 5699 },
    { "IFSL100_STATE_8_LOCK_5r", 5700 },
    { "IFSL100_STATE_8_LOCK_6r", 5701 },
    { "IFSL100_STATE_8_LOCK_7r", 5702 },
    { "IFSL100_STATE_8_LOCK_8r", 5703 },
    { "IFSL100_STATE_8_LOCK_9r", 5704 },
    { "IFSL100_STATE_RD_PROFILEm", 5705 },
    { "IFSL100_STATE_WR_PROFILEm", 5706 },
    { "IFSL140_CAPU8_LUT_0_0_0m", 5707 },
    { "IFSL140_CAPU8_LUT_0_0_1m", 5708 },
    { "IFSL140_CAPU8_LUT_1_0_0m", 5709 },
    { "IFSL140_CAPU8_LUT_1_0_1m", 5710 },
    { "IFSL140_CAPU8_LUT_2_0_0m", 5711 },
    { "IFSL140_CAPU8_LUT_2_0_1m", 5712 },
    { "IFSL140_CAPU8_LUT_3_0_0m", 5713 },
    { "IFSL140_CAPU8_LUT_3_0_1m", 5714 },
    { "IFSL140_CAPU8_LUT_4_0_0m", 5715 },
    { "IFSL140_CAPU8_LUT_4_0_1m", 5716 },
    { "IFSL140_CAPU8_LUT_5_0_0m", 5717 },
    { "IFSL140_CAPU8_LUT_5_0_1m", 5718 },
    { "IFSL140_DATA_CONSTANTm", 5719 },
    { "IFSL140_FSL_FLOOR_0_PROFILEm", 5720 },
    { "IFSL140_FSL_FLOOR_1_PROFILEm", 5721 },
    { "IFSL140_FSL_FLOOR_2_PROFILEm", 5722 },
    { "IFSL140_FSL_FLOOR_3_PROFILEm", 5723 },
    { "IFSL140_FSL_FLOOR_4_PROFILEm", 5724 },
    { "IFSL140_FSL_FLOOR_5_PROFILEm", 5725 },
    { "IFSL140_INPUT_FLOOR_0_PROFILEm", 5726 },
    { "IFSL140_INPUT_FLOOR_1_PROFILEm", 5727 },
    { "IFSL140_LTS_POLICYm", 5728 },
    { "IFSL140_LTS_PRE_SELm", 5729 },
    { "IFSL140_LTS_TCAMm", 5730 },
    { "IFSL140_OUTPUT_FLOOR_PROFILEm", 5731 },
    { "IFSL40_CAPU8_LUT_0_0_0m", 5732 },
    { "IFSL40_CAPU8_LUT_0_0_1m", 5733 },
    { "IFSL40_CAPU8_LUT_1_0_0m", 5734 },
    { "IFSL40_CAPU8_LUT_1_0_1m", 5735 },
    { "IFSL40_CAPU8_LUT_2_0_0m", 5736 },
    { "IFSL40_CAPU8_LUT_2_0_1m", 5737 },
    { "IFSL40_CAPU8_LUT_3_0_0m", 5738 },
    { "IFSL40_CAPU8_LUT_3_0_1m", 5739 },
    { "IFSL40_CAPU8_LUT_4_0_0m", 5740 },
    { "IFSL40_CAPU8_LUT_4_0_1m", 5741 },
    { "IFSL40_CAPU8_LUT_5_0_0m", 5742 },
    { "IFSL40_CAPU8_LUT_5_0_1m", 5743 },
    { "IFSL40_CAPU8_LUT_6_0_0m", 5744 },
    { "IFSL40_CAPU8_LUT_6_0_1m", 5745 },
    { "IFSL40_CAPU8_LUT_7_0_0m", 5746 },
    { "IFSL40_CAPU8_LUT_7_0_1m", 5747 },
    { "IFSL40_DATA_CONSTANTm", 5748 },
    { "IFSL40_DROP_CODE_0r", 5749 },
    { "IFSL40_DROP_CODE_10r", 5750 },
    { "IFSL40_DROP_CODE_11r", 5751 },
    { "IFSL40_DROP_CODE_12r", 5752 },
    { "IFSL40_DROP_CODE_13r", 5753 },
    { "IFSL40_DROP_CODE_14r", 5754 },
    { "IFSL40_DROP_CODE_15r", 5755 },
    { "IFSL40_DROP_CODE_1r", 5756 },
    { "IFSL40_DROP_CODE_2r", 5757 },
    { "IFSL40_DROP_CODE_3r", 5758 },
    { "IFSL40_DROP_CODE_4r", 5759 },
    { "IFSL40_DROP_CODE_5r", 5760 },
    { "IFSL40_DROP_CODE_6r", 5761 },
    { "IFSL40_DROP_CODE_7r", 5762 },
    { "IFSL40_DROP_CODE_8r", 5763 },
    { "IFSL40_DROP_CODE_9r", 5764 },
    { "IFSL40_FSL_FLOOR_0_PROFILEm", 5765 },
    { "IFSL40_FSL_FLOOR_1_PROFILEm", 5766 },
    { "IFSL40_FSL_FLOOR_2_PROFILEm", 5767 },
    { "IFSL40_FSL_FLOOR_3_PROFILEm", 5768 },
    { "IFSL40_FSL_FLOOR_4_PROFILEm", 5769 },
    { "IFSL40_FSL_FLOOR_5_PROFILEm", 5770 },
    { "IFSL40_FSL_FLOOR_6_PROFILEm", 5771 },
    { "IFSL40_FSL_FLOOR_7_PROFILEm", 5772 },
    { "IFSL40_INPUT_FLOOR_0_PROFILEm", 5773 },
    { "IFSL40_INPUT_FLOOR_1_PROFILEm", 5774 },
    { "IFSL40_LTS_POLICYm", 5775 },
    { "IFSL40_LTS_PRE_SELm", 5776 },
    { "IFSL40_LTS_TCAMm", 5777 },
    { "IFSL40_OUTPUT_FLOOR_PROFILEm", 5778 },
    { "IFSL40_STATE_16_0r", 5779 },
    { "IFSL40_STATE_16_10r", 5780 },
    { "IFSL40_STATE_16_11r", 5781 },
    { "IFSL40_STATE_16_12r", 5782 },
    { "IFSL40_STATE_16_13r", 5783 },
    { "IFSL40_STATE_16_14r", 5784 },
    { "IFSL40_STATE_16_15r", 5785 },
    { "IFSL40_STATE_16_1r", 5786 },
    { "IFSL40_STATE_16_2r", 5787 },
    { "IFSL40_STATE_16_3r", 5788 },
    { "IFSL40_STATE_16_4r", 5789 },
    { "IFSL40_STATE_16_5r", 5790 },
    { "IFSL40_STATE_16_6r", 5791 },
    { "IFSL40_STATE_16_7r", 5792 },
    { "IFSL40_STATE_16_8r", 5793 },
    { "IFSL40_STATE_16_9r", 5794 },
    { "IFSL40_STATE_16_LOCK_0r", 5795 },
    { "IFSL40_STATE_16_LOCK_10r", 5796 },
    { "IFSL40_STATE_16_LOCK_11r", 5797 },
    { "IFSL40_STATE_16_LOCK_12r", 5798 },
    { "IFSL40_STATE_16_LOCK_13r", 5799 },
    { "IFSL40_STATE_16_LOCK_14r", 5800 },
    { "IFSL40_STATE_16_LOCK_15r", 5801 },
    { "IFSL40_STATE_16_LOCK_1r", 5802 },
    { "IFSL40_STATE_16_LOCK_2r", 5803 },
    { "IFSL40_STATE_16_LOCK_3r", 5804 },
    { "IFSL40_STATE_16_LOCK_4r", 5805 },
    { "IFSL40_STATE_16_LOCK_5r", 5806 },
    { "IFSL40_STATE_16_LOCK_6r", 5807 },
    { "IFSL40_STATE_16_LOCK_7r", 5808 },
    { "IFSL40_STATE_16_LOCK_8r", 5809 },
    { "IFSL40_STATE_16_LOCK_9r", 5810 },
    { "IFSL40_STATE_8_0r", 5811 },
    { "IFSL40_STATE_8_10r", 5812 },
    { "IFSL40_STATE_8_11r", 5813 },
    { "IFSL40_STATE_8_12r", 5814 },
    { "IFSL40_STATE_8_13r", 5815 },
    { "IFSL40_STATE_8_14r", 5816 },
    { "IFSL40_STATE_8_15r", 5817 },
    { "IFSL40_STATE_8_1r", 5818 },
    { "IFSL40_STATE_8_2r", 5819 },
    { "IFSL40_STATE_8_3r", 5820 },
    { "IFSL40_STATE_8_4r", 5821 },
    { "IFSL40_STATE_8_5r", 5822 },
    { "IFSL40_STATE_8_6r", 5823 },
    { "IFSL40_STATE_8_7r", 5824 },
    { "IFSL40_STATE_8_8r", 5825 },
    { "IFSL40_STATE_8_9r", 5826 },
    { "IFSL40_STATE_8_LOCK_0r", 5827 },
    { "IFSL40_STATE_8_LOCK_10r", 5828 },
    { "IFSL40_STATE_8_LOCK_11r", 5829 },
    { "IFSL40_STATE_8_LOCK_12r", 5830 },
    { "IFSL40_STATE_8_LOCK_13r", 5831 },
    { "IFSL40_STATE_8_LOCK_14r", 5832 },
    { "IFSL40_STATE_8_LOCK_15r", 5833 },
    { "IFSL40_STATE_8_LOCK_1r", 5834 },
    { "IFSL40_STATE_8_LOCK_2r", 5835 },
    { "IFSL40_STATE_8_LOCK_3r", 5836 },
    { "IFSL40_STATE_8_LOCK_4r", 5837 },
    { "IFSL40_STATE_8_LOCK_5r", 5838 },
    { "IFSL40_STATE_8_LOCK_6r", 5839 },
    { "IFSL40_STATE_8_LOCK_7r", 5840 },
    { "IFSL40_STATE_8_LOCK_8r", 5841 },
    { "IFSL40_STATE_8_LOCK_9r", 5842 },
    { "IFSL40_STATE_RD_PROFILEm", 5843 },
    { "IFSL40_STATE_WR_PROFILEm", 5844 },
    { "IFSL41_CAPU8_LUT_0_0_0m", 5845 },
    { "IFSL41_CAPU8_LUT_0_0_1m", 5846 },
    { "IFSL41_CAPU8_LUT_1_0_0m", 5847 },
    { "IFSL41_CAPU8_LUT_1_0_1m", 5848 },
    { "IFSL41_CAPU8_LUT_2_0_0m", 5849 },
    { "IFSL41_CAPU8_LUT_2_0_1m", 5850 },
    { "IFSL41_CAPU8_LUT_3_0_0m", 5851 },
    { "IFSL41_CAPU8_LUT_3_0_1m", 5852 },
    { "IFSL41_DATA_CONSTANTm", 5853 },
    { "IFSL41_DROP_CODE_0r", 5854 },
    { "IFSL41_DROP_CODE_10r", 5855 },
    { "IFSL41_DROP_CODE_11r", 5856 },
    { "IFSL41_DROP_CODE_12r", 5857 },
    { "IFSL41_DROP_CODE_13r", 5858 },
    { "IFSL41_DROP_CODE_14r", 5859 },
    { "IFSL41_DROP_CODE_15r", 5860 },
    { "IFSL41_DROP_CODE_1r", 5861 },
    { "IFSL41_DROP_CODE_2r", 5862 },
    { "IFSL41_DROP_CODE_3r", 5863 },
    { "IFSL41_DROP_CODE_4r", 5864 },
    { "IFSL41_DROP_CODE_5r", 5865 },
    { "IFSL41_DROP_CODE_6r", 5866 },
    { "IFSL41_DROP_CODE_7r", 5867 },
    { "IFSL41_DROP_CODE_8r", 5868 },
    { "IFSL41_DROP_CODE_9r", 5869 },
    { "IFSL41_FSL_FLOOR_0_PROFILEm", 5870 },
    { "IFSL41_FSL_FLOOR_1_PROFILEm", 5871 },
    { "IFSL41_FSL_FLOOR_2_PROFILEm", 5872 },
    { "IFSL41_FSL_FLOOR_3_PROFILEm", 5873 },
    { "IFSL41_INPUT_FLOOR_0_PROFILEm", 5874 },
    { "IFSL41_INPUT_FLOOR_1_PROFILEm", 5875 },
    { "IFSL41_LTS_POLICYm", 5876 },
    { "IFSL41_LTS_PRE_SELm", 5877 },
    { "IFSL41_LTS_TCAMm", 5878 },
    { "IFSL41_OUTPUT_FLOOR_PROFILEm", 5879 },
    { "IFSL41_STATE_16_0r", 5880 },
    { "IFSL41_STATE_16_10r", 5881 },
    { "IFSL41_STATE_16_11r", 5882 },
    { "IFSL41_STATE_16_12r", 5883 },
    { "IFSL41_STATE_16_13r", 5884 },
    { "IFSL41_STATE_16_14r", 5885 },
    { "IFSL41_STATE_16_15r", 5886 },
    { "IFSL41_STATE_16_1r", 5887 },
    { "IFSL41_STATE_16_2r", 5888 },
    { "IFSL41_STATE_16_3r", 5889 },
    { "IFSL41_STATE_16_4r", 5890 },
    { "IFSL41_STATE_16_5r", 5891 },
    { "IFSL41_STATE_16_6r", 5892 },
    { "IFSL41_STATE_16_7r", 5893 },
    { "IFSL41_STATE_16_8r", 5894 },
    { "IFSL41_STATE_16_9r", 5895 },
    { "IFSL41_STATE_16_LOCK_0r", 5896 },
    { "IFSL41_STATE_16_LOCK_10r", 5897 },
    { "IFSL41_STATE_16_LOCK_11r", 5898 },
    { "IFSL41_STATE_16_LOCK_12r", 5899 },
    { "IFSL41_STATE_16_LOCK_13r", 5900 },
    { "IFSL41_STATE_16_LOCK_14r", 5901 },
    { "IFSL41_STATE_16_LOCK_15r", 5902 },
    { "IFSL41_STATE_16_LOCK_1r", 5903 },
    { "IFSL41_STATE_16_LOCK_2r", 5904 },
    { "IFSL41_STATE_16_LOCK_3r", 5905 },
    { "IFSL41_STATE_16_LOCK_4r", 5906 },
    { "IFSL41_STATE_16_LOCK_5r", 5907 },
    { "IFSL41_STATE_16_LOCK_6r", 5908 },
    { "IFSL41_STATE_16_LOCK_7r", 5909 },
    { "IFSL41_STATE_16_LOCK_8r", 5910 },
    { "IFSL41_STATE_16_LOCK_9r", 5911 },
    { "IFSL41_STATE_8_0r", 5912 },
    { "IFSL41_STATE_8_10r", 5913 },
    { "IFSL41_STATE_8_11r", 5914 },
    { "IFSL41_STATE_8_12r", 5915 },
    { "IFSL41_STATE_8_13r", 5916 },
    { "IFSL41_STATE_8_14r", 5917 },
    { "IFSL41_STATE_8_15r", 5918 },
    { "IFSL41_STATE_8_1r", 5919 },
    { "IFSL41_STATE_8_2r", 5920 },
    { "IFSL41_STATE_8_3r", 5921 },
    { "IFSL41_STATE_8_4r", 5922 },
    { "IFSL41_STATE_8_5r", 5923 },
    { "IFSL41_STATE_8_6r", 5924 },
    { "IFSL41_STATE_8_7r", 5925 },
    { "IFSL41_STATE_8_8r", 5926 },
    { "IFSL41_STATE_8_9r", 5927 },
    { "IFSL41_STATE_8_LOCK_0r", 5928 },
    { "IFSL41_STATE_8_LOCK_10r", 5929 },
    { "IFSL41_STATE_8_LOCK_11r", 5930 },
    { "IFSL41_STATE_8_LOCK_12r", 5931 },
    { "IFSL41_STATE_8_LOCK_13r", 5932 },
    { "IFSL41_STATE_8_LOCK_14r", 5933 },
    { "IFSL41_STATE_8_LOCK_15r", 5934 },
    { "IFSL41_STATE_8_LOCK_1r", 5935 },
    { "IFSL41_STATE_8_LOCK_2r", 5936 },
    { "IFSL41_STATE_8_LOCK_3r", 5937 },
    { "IFSL41_STATE_8_LOCK_4r", 5938 },
    { "IFSL41_STATE_8_LOCK_5r", 5939 },
    { "IFSL41_STATE_8_LOCK_6r", 5940 },
    { "IFSL41_STATE_8_LOCK_7r", 5941 },
    { "IFSL41_STATE_8_LOCK_8r", 5942 },
    { "IFSL41_STATE_8_LOCK_9r", 5943 },
    { "IFSL41_STATE_RD_PROFILEm", 5944 },
    { "IFSL41_STATE_WR_PROFILEm", 5945 },
    { "IFSL70_CAPU8_LUT_0_0_0m", 5946 },
    { "IFSL70_CAPU8_LUT_0_0_1m", 5947 },
    { "IFSL70_CAPU8_LUT_1_0_0m", 5948 },
    { "IFSL70_CAPU8_LUT_1_0_1m", 5949 },
    { "IFSL70_CAPU8_LUT_2_0_0m", 5950 },
    { "IFSL70_CAPU8_LUT_2_0_1m", 5951 },
    { "IFSL70_CAPU8_LUT_3_0_0m", 5952 },
    { "IFSL70_CAPU8_LUT_3_0_1m", 5953 },
    { "IFSL70_CAPU8_LUT_4_0_0m", 5954 },
    { "IFSL70_CAPU8_LUT_4_0_1m", 5955 },
    { "IFSL70_CAPU8_LUT_5_0_0m", 5956 },
    { "IFSL70_CAPU8_LUT_5_0_1m", 5957 },
    { "IFSL70_CAPU8_LUT_6_0_0m", 5958 },
    { "IFSL70_CAPU8_LUT_6_0_1m", 5959 },
    { "IFSL70_CAPU8_LUT_7_0_0m", 5960 },
    { "IFSL70_CAPU8_LUT_7_0_1m", 5961 },
    { "IFSL70_DATA_CONSTANTm", 5962 },
    { "IFSL70_DROP_CODE_0r", 5963 },
    { "IFSL70_DROP_CODE_10r", 5964 },
    { "IFSL70_DROP_CODE_11r", 5965 },
    { "IFSL70_DROP_CODE_12r", 5966 },
    { "IFSL70_DROP_CODE_13r", 5967 },
    { "IFSL70_DROP_CODE_14r", 5968 },
    { "IFSL70_DROP_CODE_15r", 5969 },
    { "IFSL70_DROP_CODE_1r", 5970 },
    { "IFSL70_DROP_CODE_2r", 5971 },
    { "IFSL70_DROP_CODE_3r", 5972 },
    { "IFSL70_DROP_CODE_4r", 5973 },
    { "IFSL70_DROP_CODE_5r", 5974 },
    { "IFSL70_DROP_CODE_6r", 5975 },
    { "IFSL70_DROP_CODE_7r", 5976 },
    { "IFSL70_DROP_CODE_8r", 5977 },
    { "IFSL70_DROP_CODE_9r", 5978 },
    { "IFSL70_FSL_FLOOR_0_PROFILEm", 5979 },
    { "IFSL70_FSL_FLOOR_1_PROFILEm", 5980 },
    { "IFSL70_FSL_FLOOR_2_PROFILEm", 5981 },
    { "IFSL70_FSL_FLOOR_3_PROFILEm", 5982 },
    { "IFSL70_FSL_FLOOR_4_PROFILEm", 5983 },
    { "IFSL70_FSL_FLOOR_5_PROFILEm", 5984 },
    { "IFSL70_FSL_FLOOR_6_PROFILEm", 5985 },
    { "IFSL70_FSL_FLOOR_7_PROFILEm", 5986 },
    { "IFSL70_INPUT_FLOOR_0_PROFILEm", 5987 },
    { "IFSL70_INPUT_FLOOR_1_PROFILEm", 5988 },
    { "IFSL70_LTS_POLICYm", 5989 },
    { "IFSL70_LTS_PRE_SELm", 5990 },
    { "IFSL70_LTS_TCAMm", 5991 },
    { "IFSL70_OUTPUT_FLOOR_PROFILEm", 5992 },
    { "IFSL70_STATE_16_0r", 5993 },
    { "IFSL70_STATE_16_10r", 5994 },
    { "IFSL70_STATE_16_11r", 5995 },
    { "IFSL70_STATE_16_12r", 5996 },
    { "IFSL70_STATE_16_13r", 5997 },
    { "IFSL70_STATE_16_14r", 5998 },
    { "IFSL70_STATE_16_15r", 5999 },
    { "IFSL70_STATE_16_1r", 6000 },
    { "IFSL70_STATE_16_2r", 6001 },
    { "IFSL70_STATE_16_3r", 6002 },
    { "IFSL70_STATE_16_4r", 6003 },
    { "IFSL70_STATE_16_5r", 6004 },
    { "IFSL70_STATE_16_6r", 6005 },
    { "IFSL70_STATE_16_7r", 6006 },
    { "IFSL70_STATE_16_8r", 6007 },
    { "IFSL70_STATE_16_9r", 6008 },
    { "IFSL70_STATE_16_LOCK_0r", 6009 },
    { "IFSL70_STATE_16_LOCK_10r", 6010 },
    { "IFSL70_STATE_16_LOCK_11r", 6011 },
    { "IFSL70_STATE_16_LOCK_12r", 6012 },
    { "IFSL70_STATE_16_LOCK_13r", 6013 },
    { "IFSL70_STATE_16_LOCK_14r", 6014 },
    { "IFSL70_STATE_16_LOCK_15r", 6015 },
    { "IFSL70_STATE_16_LOCK_1r", 6016 },
    { "IFSL70_STATE_16_LOCK_2r", 6017 },
    { "IFSL70_STATE_16_LOCK_3r", 6018 },
    { "IFSL70_STATE_16_LOCK_4r", 6019 },
    { "IFSL70_STATE_16_LOCK_5r", 6020 },
    { "IFSL70_STATE_16_LOCK_6r", 6021 },
    { "IFSL70_STATE_16_LOCK_7r", 6022 },
    { "IFSL70_STATE_16_LOCK_8r", 6023 },
    { "IFSL70_STATE_16_LOCK_9r", 6024 },
    { "IFSL70_STATE_8_0r", 6025 },
    { "IFSL70_STATE_8_10r", 6026 },
    { "IFSL70_STATE_8_11r", 6027 },
    { "IFSL70_STATE_8_12r", 6028 },
    { "IFSL70_STATE_8_13r", 6029 },
    { "IFSL70_STATE_8_14r", 6030 },
    { "IFSL70_STATE_8_15r", 6031 },
    { "IFSL70_STATE_8_1r", 6032 },
    { "IFSL70_STATE_8_2r", 6033 },
    { "IFSL70_STATE_8_3r", 6034 },
    { "IFSL70_STATE_8_4r", 6035 },
    { "IFSL70_STATE_8_5r", 6036 },
    { "IFSL70_STATE_8_6r", 6037 },
    { "IFSL70_STATE_8_7r", 6038 },
    { "IFSL70_STATE_8_8r", 6039 },
    { "IFSL70_STATE_8_9r", 6040 },
    { "IFSL70_STATE_8_LOCK_0r", 6041 },
    { "IFSL70_STATE_8_LOCK_10r", 6042 },
    { "IFSL70_STATE_8_LOCK_11r", 6043 },
    { "IFSL70_STATE_8_LOCK_12r", 6044 },
    { "IFSL70_STATE_8_LOCK_13r", 6045 },
    { "IFSL70_STATE_8_LOCK_14r", 6046 },
    { "IFSL70_STATE_8_LOCK_15r", 6047 },
    { "IFSL70_STATE_8_LOCK_1r", 6048 },
    { "IFSL70_STATE_8_LOCK_2r", 6049 },
    { "IFSL70_STATE_8_LOCK_3r", 6050 },
    { "IFSL70_STATE_8_LOCK_4r", 6051 },
    { "IFSL70_STATE_8_LOCK_5r", 6052 },
    { "IFSL70_STATE_8_LOCK_6r", 6053 },
    { "IFSL70_STATE_8_LOCK_7r", 6054 },
    { "IFSL70_STATE_8_LOCK_8r", 6055 },
    { "IFSL70_STATE_8_LOCK_9r", 6056 },
    { "IFSL70_STATE_RD_PROFILEm", 6057 },
    { "IFSL70_STATE_WR_PROFILEm", 6058 },
    { "IFSL90_CAPU8_LUT_0_0_0m", 6059 },
    { "IFSL90_CAPU8_LUT_0_0_1m", 6060 },
    { "IFSL90_CAPU8_LUT_1_0_0m", 6061 },
    { "IFSL90_CAPU8_LUT_1_0_1m", 6062 },
    { "IFSL90_CAPU8_LUT_2_0_0m", 6063 },
    { "IFSL90_CAPU8_LUT_2_0_1m", 6064 },
    { "IFSL90_CAPU8_LUT_3_0_0m", 6065 },
    { "IFSL90_CAPU8_LUT_3_0_1m", 6066 },
    { "IFSL90_CAPU8_LUT_4_0_0m", 6067 },
    { "IFSL90_CAPU8_LUT_4_0_1m", 6068 },
    { "IFSL90_CAPU8_LUT_5_0_0m", 6069 },
    { "IFSL90_CAPU8_LUT_5_0_1m", 6070 },
    { "IFSL90_CAPU8_LUT_6_0_0m", 6071 },
    { "IFSL90_CAPU8_LUT_6_0_1m", 6072 },
    { "IFSL90_CAPU8_LUT_7_0_0m", 6073 },
    { "IFSL90_CAPU8_LUT_7_0_1m", 6074 },
    { "IFSL90_DATA_CONSTANTm", 6075 },
    { "IFSL90_DROP_CODE_0r", 6076 },
    { "IFSL90_DROP_CODE_10r", 6077 },
    { "IFSL90_DROP_CODE_11r", 6078 },
    { "IFSL90_DROP_CODE_12r", 6079 },
    { "IFSL90_DROP_CODE_13r", 6080 },
    { "IFSL90_DROP_CODE_14r", 6081 },
    { "IFSL90_DROP_CODE_15r", 6082 },
    { "IFSL90_DROP_CODE_1r", 6083 },
    { "IFSL90_DROP_CODE_2r", 6084 },
    { "IFSL90_DROP_CODE_3r", 6085 },
    { "IFSL90_DROP_CODE_4r", 6086 },
    { "IFSL90_DROP_CODE_5r", 6087 },
    { "IFSL90_DROP_CODE_6r", 6088 },
    { "IFSL90_DROP_CODE_7r", 6089 },
    { "IFSL90_DROP_CODE_8r", 6090 },
    { "IFSL90_DROP_CODE_9r", 6091 },
    { "IFSL90_FSL_FLOOR_0_PROFILEm", 6092 },
    { "IFSL90_FSL_FLOOR_1_PROFILEm", 6093 },
    { "IFSL90_FSL_FLOOR_2_PROFILEm", 6094 },
    { "IFSL90_FSL_FLOOR_3_PROFILEm", 6095 },
    { "IFSL90_FSL_FLOOR_4_PROFILEm", 6096 },
    { "IFSL90_FSL_FLOOR_5_PROFILEm", 6097 },
    { "IFSL90_FSL_FLOOR_6_PROFILEm", 6098 },
    { "IFSL90_FSL_FLOOR_7_PROFILEm", 6099 },
    { "IFSL90_INPUT_FLOOR_0_PROFILEm", 6100 },
    { "IFSL90_INPUT_FLOOR_1_PROFILEm", 6101 },
    { "IFSL90_LTS_POLICYm", 6102 },
    { "IFSL90_LTS_PRE_SELm", 6103 },
    { "IFSL90_LTS_TCAMm", 6104 },
    { "IFSL90_OUTPUT_FLOOR_PROFILEm", 6105 },
    { "IFSL90_STATE_16_0r", 6106 },
    { "IFSL90_STATE_16_10r", 6107 },
    { "IFSL90_STATE_16_11r", 6108 },
    { "IFSL90_STATE_16_12r", 6109 },
    { "IFSL90_STATE_16_13r", 6110 },
    { "IFSL90_STATE_16_14r", 6111 },
    { "IFSL90_STATE_16_15r", 6112 },
    { "IFSL90_STATE_16_1r", 6113 },
    { "IFSL90_STATE_16_2r", 6114 },
    { "IFSL90_STATE_16_3r", 6115 },
    { "IFSL90_STATE_16_4r", 6116 },
    { "IFSL90_STATE_16_5r", 6117 },
    { "IFSL90_STATE_16_6r", 6118 },
    { "IFSL90_STATE_16_7r", 6119 },
    { "IFSL90_STATE_16_8r", 6120 },
    { "IFSL90_STATE_16_9r", 6121 },
    { "IFSL90_STATE_16_LOCK_0r", 6122 },
    { "IFSL90_STATE_16_LOCK_10r", 6123 },
    { "IFSL90_STATE_16_LOCK_11r", 6124 },
    { "IFSL90_STATE_16_LOCK_12r", 6125 },
    { "IFSL90_STATE_16_LOCK_13r", 6126 },
    { "IFSL90_STATE_16_LOCK_14r", 6127 },
    { "IFSL90_STATE_16_LOCK_15r", 6128 },
    { "IFSL90_STATE_16_LOCK_1r", 6129 },
    { "IFSL90_STATE_16_LOCK_2r", 6130 },
    { "IFSL90_STATE_16_LOCK_3r", 6131 },
    { "IFSL90_STATE_16_LOCK_4r", 6132 },
    { "IFSL90_STATE_16_LOCK_5r", 6133 },
    { "IFSL90_STATE_16_LOCK_6r", 6134 },
    { "IFSL90_STATE_16_LOCK_7r", 6135 },
    { "IFSL90_STATE_16_LOCK_8r", 6136 },
    { "IFSL90_STATE_16_LOCK_9r", 6137 },
    { "IFSL90_STATE_8_0r", 6138 },
    { "IFSL90_STATE_8_10r", 6139 },
    { "IFSL90_STATE_8_11r", 6140 },
    { "IFSL90_STATE_8_12r", 6141 },
    { "IFSL90_STATE_8_13r", 6142 },
    { "IFSL90_STATE_8_14r", 6143 },
    { "IFSL90_STATE_8_15r", 6144 },
    { "IFSL90_STATE_8_1r", 6145 },
    { "IFSL90_STATE_8_2r", 6146 },
    { "IFSL90_STATE_8_3r", 6147 },
    { "IFSL90_STATE_8_4r", 6148 },
    { "IFSL90_STATE_8_5r", 6149 },
    { "IFSL90_STATE_8_6r", 6150 },
    { "IFSL90_STATE_8_7r", 6151 },
    { "IFSL90_STATE_8_8r", 6152 },
    { "IFSL90_STATE_8_9r", 6153 },
    { "IFSL90_STATE_8_LOCK_0r", 6154 },
    { "IFSL90_STATE_8_LOCK_10r", 6155 },
    { "IFSL90_STATE_8_LOCK_11r", 6156 },
    { "IFSL90_STATE_8_LOCK_12r", 6157 },
    { "IFSL90_STATE_8_LOCK_13r", 6158 },
    { "IFSL90_STATE_8_LOCK_14r", 6159 },
    { "IFSL90_STATE_8_LOCK_15r", 6160 },
    { "IFSL90_STATE_8_LOCK_1r", 6161 },
    { "IFSL90_STATE_8_LOCK_2r", 6162 },
    { "IFSL90_STATE_8_LOCK_3r", 6163 },
    { "IFSL90_STATE_8_LOCK_4r", 6164 },
    { "IFSL90_STATE_8_LOCK_5r", 6165 },
    { "IFSL90_STATE_8_LOCK_6r", 6166 },
    { "IFSL90_STATE_8_LOCK_7r", 6167 },
    { "IFSL90_STATE_8_LOCK_8r", 6168 },
    { "IFSL90_STATE_8_LOCK_9r", 6169 },
    { "IFSL90_STATE_RD_PROFILEm", 6170 },
    { "IFSL90_STATE_WR_PROFILEm", 6171 },
    { "IFSL91_CAPU8_LUT_0_0_0m", 6172 },
    { "IFSL91_CAPU8_LUT_0_0_1m", 6173 },
    { "IFSL91_CAPU8_LUT_1_0_0m", 6174 },
    { "IFSL91_CAPU8_LUT_1_0_1m", 6175 },
    { "IFSL91_CAPU8_LUT_2_0_0m", 6176 },
    { "IFSL91_CAPU8_LUT_2_0_1m", 6177 },
    { "IFSL91_CAPU8_LUT_3_0_0m", 6178 },
    { "IFSL91_CAPU8_LUT_3_0_1m", 6179 },
    { "IFSL91_DATA_CONSTANTm", 6180 },
    { "IFSL91_DROP_CODE_0r", 6181 },
    { "IFSL91_DROP_CODE_10r", 6182 },
    { "IFSL91_DROP_CODE_11r", 6183 },
    { "IFSL91_DROP_CODE_12r", 6184 },
    { "IFSL91_DROP_CODE_13r", 6185 },
    { "IFSL91_DROP_CODE_14r", 6186 },
    { "IFSL91_DROP_CODE_15r", 6187 },
    { "IFSL91_DROP_CODE_1r", 6188 },
    { "IFSL91_DROP_CODE_2r", 6189 },
    { "IFSL91_DROP_CODE_3r", 6190 },
    { "IFSL91_DROP_CODE_4r", 6191 },
    { "IFSL91_DROP_CODE_5r", 6192 },
    { "IFSL91_DROP_CODE_6r", 6193 },
    { "IFSL91_DROP_CODE_7r", 6194 },
    { "IFSL91_DROP_CODE_8r", 6195 },
    { "IFSL91_DROP_CODE_9r", 6196 },
    { "IFSL91_FSL_FLOOR_0_PROFILEm", 6197 },
    { "IFSL91_FSL_FLOOR_1_PROFILEm", 6198 },
    { "IFSL91_FSL_FLOOR_2_PROFILEm", 6199 },
    { "IFSL91_FSL_FLOOR_3_PROFILEm", 6200 },
    { "IFSL91_INPUT_FLOOR_0_PROFILEm", 6201 },
    { "IFSL91_INPUT_FLOOR_1_PROFILEm", 6202 },
    { "IFSL91_LTS_POLICYm", 6203 },
    { "IFSL91_LTS_PRE_SELm", 6204 },
    { "IFSL91_LTS_TCAMm", 6205 },
    { "IFSL91_OUTPUT_FLOOR_PROFILEm", 6206 },
    { "IFSL91_STATE_16_0r", 6207 },
    { "IFSL91_STATE_16_10r", 6208 },
    { "IFSL91_STATE_16_11r", 6209 },
    { "IFSL91_STATE_16_12r", 6210 },
    { "IFSL91_STATE_16_13r", 6211 },
    { "IFSL91_STATE_16_14r", 6212 },
    { "IFSL91_STATE_16_15r", 6213 },
    { "IFSL91_STATE_16_1r", 6214 },
    { "IFSL91_STATE_16_2r", 6215 },
    { "IFSL91_STATE_16_3r", 6216 },
    { "IFSL91_STATE_16_4r", 6217 },
    { "IFSL91_STATE_16_5r", 6218 },
    { "IFSL91_STATE_16_6r", 6219 },
    { "IFSL91_STATE_16_7r", 6220 },
    { "IFSL91_STATE_16_8r", 6221 },
    { "IFSL91_STATE_16_9r", 6222 },
    { "IFSL91_STATE_16_LOCK_0r", 6223 },
    { "IFSL91_STATE_16_LOCK_10r", 6224 },
    { "IFSL91_STATE_16_LOCK_11r", 6225 },
    { "IFSL91_STATE_16_LOCK_12r", 6226 },
    { "IFSL91_STATE_16_LOCK_13r", 6227 },
    { "IFSL91_STATE_16_LOCK_14r", 6228 },
    { "IFSL91_STATE_16_LOCK_15r", 6229 },
    { "IFSL91_STATE_16_LOCK_1r", 6230 },
    { "IFSL91_STATE_16_LOCK_2r", 6231 },
    { "IFSL91_STATE_16_LOCK_3r", 6232 },
    { "IFSL91_STATE_16_LOCK_4r", 6233 },
    { "IFSL91_STATE_16_LOCK_5r", 6234 },
    { "IFSL91_STATE_16_LOCK_6r", 6235 },
    { "IFSL91_STATE_16_LOCK_7r", 6236 },
    { "IFSL91_STATE_16_LOCK_8r", 6237 },
    { "IFSL91_STATE_16_LOCK_9r", 6238 },
    { "IFSL91_STATE_8_0r", 6239 },
    { "IFSL91_STATE_8_10r", 6240 },
    { "IFSL91_STATE_8_11r", 6241 },
    { "IFSL91_STATE_8_12r", 6242 },
    { "IFSL91_STATE_8_13r", 6243 },
    { "IFSL91_STATE_8_14r", 6244 },
    { "IFSL91_STATE_8_15r", 6245 },
    { "IFSL91_STATE_8_1r", 6246 },
    { "IFSL91_STATE_8_2r", 6247 },
    { "IFSL91_STATE_8_3r", 6248 },
    { "IFSL91_STATE_8_4r", 6249 },
    { "IFSL91_STATE_8_5r", 6250 },
    { "IFSL91_STATE_8_6r", 6251 },
    { "IFSL91_STATE_8_7r", 6252 },
    { "IFSL91_STATE_8_8r", 6253 },
    { "IFSL91_STATE_8_9r", 6254 },
    { "IFSL91_STATE_8_LOCK_0r", 6255 },
    { "IFSL91_STATE_8_LOCK_10r", 6256 },
    { "IFSL91_STATE_8_LOCK_11r", 6257 },
    { "IFSL91_STATE_8_LOCK_12r", 6258 },
    { "IFSL91_STATE_8_LOCK_13r", 6259 },
    { "IFSL91_STATE_8_LOCK_14r", 6260 },
    { "IFSL91_STATE_8_LOCK_15r", 6261 },
    { "IFSL91_STATE_8_LOCK_1r", 6262 },
    { "IFSL91_STATE_8_LOCK_2r", 6263 },
    { "IFSL91_STATE_8_LOCK_3r", 6264 },
    { "IFSL91_STATE_8_LOCK_4r", 6265 },
    { "IFSL91_STATE_8_LOCK_5r", 6266 },
    { "IFSL91_STATE_8_LOCK_6r", 6267 },
    { "IFSL91_STATE_8_LOCK_7r", 6268 },
    { "IFSL91_STATE_8_LOCK_8r", 6269 },
    { "IFSL91_STATE_8_LOCK_9r", 6270 },
    { "IFSL91_STATE_RD_PROFILEm", 6271 },
    { "IFSL91_STATE_WR_PROFILEm", 6272 },
    { "IFTA100_SBR_BSTR_SELm", 6273 },
    { "IFTA100_SBR_BUS_STR_ENBr", 6274 },
    { "IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6275 },
    { "IFTA100_SBR_PROFILE_TABLE_0m", 6276 },
    { "IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLr", 6277 },
    { "IFTA100_SBR_PROFILE_TABLE_1m", 6278 },
    { "IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLr", 6279 },
    { "IFTA100_SBR_PROFILE_TABLE_2m", 6280 },
    { "IFTA100_SBR_RAM_TM_CONTROLr", 6281 },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_0m", 6282 },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_1m", 6283 },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_2m", 6284 },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_3m", 6285 },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_0m", 6286 },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_1m", 6287 },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_2m", 6288 },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_3m", 6289 },
    { "IFTA100_T4T_00_LTS_PRE_SELm", 6290 },
    { "IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6291 },
    { "IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6292 },
    { "IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYm", 6293 },
    { "IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6294 },
    { "IFTA100_T4T_00_LTS_TCAM_0_ONLYm", 6295 },
    { "IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6296 },
    { "IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6297 },
    { "IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYm", 6298 },
    { "IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6299 },
    { "IFTA100_T4T_00_LTS_TCAM_1_ONLYm", 6300 },
    { "IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", 6301 },
    { "IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6302 },
    { "IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYm", 6303 },
    { "IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", 6304 },
    { "IFTA100_T4T_00_LTS_TCAM_2_ONLYm", 6305 },
    { "IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", 6306 },
    { "IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6307 },
    { "IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYm", 6308 },
    { "IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", 6309 },
    { "IFTA100_T4T_00_LTS_TCAM_3_ONLYm", 6310 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6311 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_0m", 6312 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6313 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_1m", 6314 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6315 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_2m", 6316 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6317 },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_3m", 6318 },
    { "IFTA100_T4T_00_RAM_TM_CONTROLr", 6319 },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6320 },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6321 },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6322 },
    { "IFTA100_T4T_00_TILE_CONFIGr", 6323 },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_0m", 6324 },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_1m", 6325 },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_2m", 6326 },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_3m", 6327 },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_0m", 6328 },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_1m", 6329 },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_2m", 6330 },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_3m", 6331 },
    { "IFTA100_T4T_01_LTS_PRE_SELm", 6332 },
    { "IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 6333 },
    { "IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6334 },
    { "IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYm", 6335 },
    { "IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 6336 },
    { "IFTA100_T4T_01_LTS_TCAM_0_ONLYm", 6337 },
    { "IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 6338 },
    { "IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6339 },
    { "IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYm", 6340 },
    { "IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 6341 },
    { "IFTA100_T4T_01_LTS_TCAM_1_ONLYm", 6342 },
    { "IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr", 6343 },
    { "IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6344 },
    { "IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYm", 6345 },
    { "IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr", 6346 },
    { "IFTA100_T4T_01_LTS_TCAM_2_ONLYm", 6347 },
    { "IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr", 6348 },
    { "IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6349 },
    { "IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYm", 6350 },
    { "IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr", 6351 },
    { "IFTA100_T4T_01_LTS_TCAM_3_ONLYm", 6352 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6353 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_0m", 6354 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6355 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_1m", 6356 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6357 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_2m", 6358 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6359 },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_3m", 6360 },
    { "IFTA100_T4T_01_RAM_TM_CONTROLr", 6361 },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6362 },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6363 },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6364 },
    { "IFTA100_T4T_01_TILE_CONFIGr", 6365 },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_0m", 6366 },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_1m", 6367 },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_2m", 6368 },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_3m", 6369 },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_0m", 6370 },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_1m", 6371 },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_2m", 6372 },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_3m", 6373 },
    { "IFTA100_T4T_02_LTS_PRE_SELm", 6374 },
    { "IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLr", 6375 },
    { "IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6376 },
    { "IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYm", 6377 },
    { "IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", 6378 },
    { "IFTA100_T4T_02_LTS_TCAM_0_ONLYm", 6379 },
    { "IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLr", 6380 },
    { "IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6381 },
    { "IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYm", 6382 },
    { "IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", 6383 },
    { "IFTA100_T4T_02_LTS_TCAM_1_ONLYm", 6384 },
    { "IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLr", 6385 },
    { "IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6386 },
    { "IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYm", 6387 },
    { "IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLr", 6388 },
    { "IFTA100_T4T_02_LTS_TCAM_2_ONLYm", 6389 },
    { "IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLr", 6390 },
    { "IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6391 },
    { "IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYm", 6392 },
    { "IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLr", 6393 },
    { "IFTA100_T4T_02_LTS_TCAM_3_ONLYm", 6394 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6395 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_0m", 6396 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6397 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_1m", 6398 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6399 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_2m", 6400 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6401 },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_3m", 6402 },
    { "IFTA100_T4T_02_RAM_TM_CONTROLr", 6403 },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6404 },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6405 },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6406 },
    { "IFTA100_T4T_02_TILE_CONFIGr", 6407 },
    { "IFTA10_I1T_00_HIT_INDEX_PROFILE_0m", 6408 },
    { "IFTA10_I1T_00_LTS_PRE_SELm", 6409 },
    { "IFTA10_I1T_00_LTS_TCAM_0m", 6410 },
    { "IFTA10_I1T_00_PDD_PROFILE_TABLE_0m", 6411 },
    { "IFTA10_SBR_PROFILE_TABLE_0m", 6412 },
    { "IFTA110_I1T_00_HIT_INDEX_PROFILE_0m", 6413 },
    { "IFTA110_I1T_00_LTS_PRE_SELm", 6414 },
    { "IFTA110_I1T_00_LTS_TCAM_0m", 6415 },
    { "IFTA110_I1T_00_PDD_PROFILE_TABLE_0m", 6416 },
    { "IFTA110_SBR_BSTR_SELm", 6417 },
    { "IFTA110_SBR_BUS_STR_ENBr", 6418 },
    { "IFTA110_SBR_PROFILE_TABLE_0m", 6419 },
    { "IFTA120_I1T_00_HIT_INDEX_PROFILE_0m", 6420 },
    { "IFTA120_I1T_00_LTS_PRE_SELm", 6421 },
    { "IFTA120_I1T_00_LTS_TCAM_0m", 6422 },
    { "IFTA120_I1T_00_PDD_PROFILE_TABLE_0m", 6423 },
    { "IFTA120_I1T_01_HIT_INDEX_PROFILE_0m", 6424 },
    { "IFTA120_I1T_01_LTS_PRE_SELm", 6425 },
    { "IFTA120_I1T_01_LTS_TCAM_0m", 6426 },
    { "IFTA120_I1T_01_PDD_PROFILE_TABLE_0m", 6427 },
    { "IFTA120_I1T_02_HIT_INDEX_PROFILE_0m", 6428 },
    { "IFTA120_I1T_02_LTS_PRE_SELm", 6429 },
    { "IFTA120_I1T_02_LTS_TCAM_0m", 6430 },
    { "IFTA120_I1T_02_PDD_PROFILE_TABLE_0m", 6431 },
    { "IFTA120_I1T_03_HIT_INDEX_PROFILE_0m", 6432 },
    { "IFTA120_I1T_03_LTS_PRE_SELm", 6433 },
    { "IFTA120_I1T_03_LTS_TCAM_0m", 6434 },
    { "IFTA120_I1T_03_PDD_PROFILE_TABLE_0m", 6435 },
    { "IFTA120_SBR_BSTR_SELm", 6436 },
    { "IFTA120_SBR_BUS_STR_ENBr", 6437 },
    { "IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6438 },
    { "IFTA120_SBR_PROFILE_TABLE_0m", 6439 },
    { "IFTA120_SBR_RAM_TM_CONTROLr", 6440 },
    { "IFTA130_I1T_00_HIT_INDEX_PROFILE_0m", 6441 },
    { "IFTA130_I1T_00_LTS_PRE_SELm", 6442 },
    { "IFTA130_I1T_00_LTS_TCAM_0m", 6443 },
    { "IFTA130_I1T_00_PDD_PROFILE_TABLE_0m", 6444 },
    { "IFTA130_I1T_01_HIT_INDEX_PROFILE_0m", 6445 },
    { "IFTA130_I1T_01_LTS_PRE_SELm", 6446 },
    { "IFTA130_I1T_01_LTS_TCAM_0m", 6447 },
    { "IFTA130_I1T_01_PDD_PROFILE_TABLE_0m", 6448 },
    { "IFTA130_I1T_02_HIT_INDEX_PROFILE_0m", 6449 },
    { "IFTA130_I1T_02_LTS_PRE_SELm", 6450 },
    { "IFTA130_I1T_02_LTS_TCAM_0m", 6451 },
    { "IFTA130_I1T_02_PDD_PROFILE_TABLE_0m", 6452 },
    { "IFTA130_I1T_03_HIT_INDEX_PROFILE_0m", 6453 },
    { "IFTA130_I1T_03_LTS_PRE_SELm", 6454 },
    { "IFTA130_I1T_03_LTS_TCAM_0m", 6455 },
    { "IFTA130_I1T_03_PDD_PROFILE_TABLE_0m", 6456 },
    { "IFTA130_SBR_BSTR_SELm", 6457 },
    { "IFTA130_SBR_BUS_STR_ENBr", 6458 },
    { "IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6459 },
    { "IFTA130_SBR_PROFILE_TABLE_0m", 6460 },
    { "IFTA130_SBR_RAM_TM_CONTROLr", 6461 },
    { "IFTA140_I1T_00_HIT_INDEX_PROFILE_0m", 6462 },
    { "IFTA140_I1T_00_LTS_PRE_SELm", 6463 },
    { "IFTA140_I1T_00_LTS_TCAM_0m", 6464 },
    { "IFTA140_I1T_00_PDD_PROFILE_TABLE_0m", 6465 },
    { "IFTA140_SBR_BSTR_SELm", 6466 },
    { "IFTA140_SBR_BUS_STR_ENBr", 6467 },
    { "IFTA140_SBR_PROFILE_TABLE_0m", 6468 },
    { "IFTA150_SBR_BSTR_SELm", 6469 },
    { "IFTA150_SBR_BUS_STR_ENBr", 6470 },
    { "IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6471 },
    { "IFTA150_SBR_PROFILE_TABLE_0m", 6472 },
    { "IFTA150_SBR_RAM_TM_CONTROLr", 6473 },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_0m", 6474 },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_1m", 6475 },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_2m", 6476 },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_3m", 6477 },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_0m", 6478 },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_1m", 6479 },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_2m", 6480 },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_3m", 6481 },
    { "IFTA150_T4T_00_LTS_PRE_SELm", 6482 },
    { "IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6483 },
    { "IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6484 },
    { "IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYm", 6485 },
    { "IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6486 },
    { "IFTA150_T4T_00_LTS_TCAM_0_ONLYm", 6487 },
    { "IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6488 },
    { "IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6489 },
    { "IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYm", 6490 },
    { "IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6491 },
    { "IFTA150_T4T_00_LTS_TCAM_1_ONLYm", 6492 },
    { "IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", 6493 },
    { "IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6494 },
    { "IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYm", 6495 },
    { "IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", 6496 },
    { "IFTA150_T4T_00_LTS_TCAM_2_ONLYm", 6497 },
    { "IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", 6498 },
    { "IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6499 },
    { "IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYm", 6500 },
    { "IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", 6501 },
    { "IFTA150_T4T_00_LTS_TCAM_3_ONLYm", 6502 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6503 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_0m", 6504 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6505 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_1m", 6506 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6507 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_2m", 6508 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6509 },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_3m", 6510 },
    { "IFTA150_T4T_00_RAM_TM_CONTROLr", 6511 },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6512 },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6513 },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6514 },
    { "IFTA150_T4T_00_TILE_CONFIGr", 6515 },
    { "IFTA20_I1T_00_HIT_INDEX_PROFILE_0m", 6516 },
    { "IFTA20_I1T_00_LTS_PRE_SELm", 6517 },
    { "IFTA20_I1T_00_LTS_TCAM_0m", 6518 },
    { "IFTA20_I1T_00_PDD_PROFILE_TABLE_0m", 6519 },
    { "IFTA20_SBR_BSTR_SELm", 6520 },
    { "IFTA20_SBR_BUS_STR_ENBr", 6521 },
    { "IFTA20_SBR_PROFILE_TABLE_0m", 6522 },
    { "IFTA30_E2T_00_ACTION_TABLE_Am", 6523 },
    { "IFTA30_E2T_00_ACTION_TABLE_Bm", 6524 },
    { "IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", 6525 },
    { "IFTA30_E2T_00_ARRAY_MISS_POLICYm", 6526 },
    { "IFTA30_E2T_00_B0_DOUBLEm", 6527 },
    { "IFTA30_E2T_00_B0_ECCm", 6528 },
    { "IFTA30_E2T_00_B0_LPm", 6529 },
    { "IFTA30_E2T_00_B0_QUADm", 6530 },
    { "IFTA30_E2T_00_B0_SINGLEm", 6531 },
    { "IFTA30_E2T_00_B1_DOUBLEm", 6532 },
    { "IFTA30_E2T_00_B1_ECCm", 6533 },
    { "IFTA30_E2T_00_B1_LPm", 6534 },
    { "IFTA30_E2T_00_B1_QUADm", 6535 },
    { "IFTA30_E2T_00_B1_SINGLEm", 6536 },
    { "IFTA30_E2T_00_HASH_CONTROLm", 6537 },
    { "IFTA30_E2T_00_HIT_INDEX_PROFILEm", 6538 },
    { "IFTA30_E2T_00_HT_DEBUG_CMDm", 6539 },
    { "IFTA30_E2T_00_HT_DEBUG_KEYm", 6540 },
    { "IFTA30_E2T_00_HT_DEBUG_RESULTm", 6541 },
    { "IFTA30_E2T_00_KEY_ATTRIBUTESm", 6542 },
    { "IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", 6543 },
    { "IFTA30_E2T_00_KEY_MASK_TABLEm", 6544 },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 6545 },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_0m", 6546 },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 6547 },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_1m", 6548 },
    { "IFTA30_E2T_00_LTS_POLICY_FLOP_0m", 6549 },
    { "IFTA30_E2T_00_LTS_POLICY_FLOP_1m", 6550 },
    { "IFTA30_E2T_00_LTS_PRE_SELm", 6551 },
    { "IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6552 },
    { "IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6553 },
    { "IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm", 6554 },
    { "IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6555 },
    { "IFTA30_E2T_00_LTS_TCAM_0_ONLYm", 6556 },
    { "IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6557 },
    { "IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6558 },
    { "IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm", 6559 },
    { "IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6560 },
    { "IFTA30_E2T_00_LTS_TCAM_1_ONLYm", 6561 },
    { "IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm", 6562 },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6563 },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_0m", 6564 },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6565 },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_1m", 6566 },
    { "IFTA30_E2T_00_RAM_CONTROLm", 6567 },
    { "IFTA30_E2T_00_RAM_TM_CONTROLr", 6568 },
    { "IFTA30_E2T_00_REMAP_TABLE_Am", 6569 },
    { "IFTA30_E2T_00_REMAP_TABLE_Bm", 6570 },
    { "IFTA30_E2T_00_SHARED_BANKS_CONTROLm", 6571 },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6572 },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6573 },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6574 },
    { "IFTA30_E2T_00_TILE_CONFIGr", 6575 },
    { "IFTA30_SBR_BSTR_SELm", 6576 },
    { "IFTA30_SBR_BUS_STR_ENBr", 6577 },
    { "IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6578 },
    { "IFTA30_SBR_PROFILE_TABLE_0m", 6579 },
    { "IFTA30_SBR_RAM_TM_CONTROLr", 6580 },
    { "IFTA40_E2T_00_ACTION_TABLE_Am", 6581 },
    { "IFTA40_E2T_00_ACTION_TABLE_Bm", 6582 },
    { "IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", 6583 },
    { "IFTA40_E2T_00_ARRAY_MISS_POLICYm", 6584 },
    { "IFTA40_E2T_00_B0_DOUBLEm", 6585 },
    { "IFTA40_E2T_00_B0_ECCm", 6586 },
    { "IFTA40_E2T_00_B0_LPm", 6587 },
    { "IFTA40_E2T_00_B0_QUADm", 6588 },
    { "IFTA40_E2T_00_B0_SINGLEm", 6589 },
    { "IFTA40_E2T_00_B1_DOUBLEm", 6590 },
    { "IFTA40_E2T_00_B1_ECCm", 6591 },
    { "IFTA40_E2T_00_B1_LPm", 6592 },
    { "IFTA40_E2T_00_B1_QUADm", 6593 },
    { "IFTA40_E2T_00_B1_SINGLEm", 6594 },
    { "IFTA40_E2T_00_HASH_CONTROLm", 6595 },
    { "IFTA40_E2T_00_HIT_INDEX_PROFILEm", 6596 },
    { "IFTA40_E2T_00_HT_DEBUG_CMDm", 6597 },
    { "IFTA40_E2T_00_HT_DEBUG_KEYm", 6598 },
    { "IFTA40_E2T_00_HT_DEBUG_RESULTm", 6599 },
    { "IFTA40_E2T_00_KEY_ATTRIBUTESm", 6600 },
    { "IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", 6601 },
    { "IFTA40_E2T_00_KEY_MASK_TABLEm", 6602 },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 6603 },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_0m", 6604 },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 6605 },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_1m", 6606 },
    { "IFTA40_E2T_00_LTS_POLICY_FLOP_0m", 6607 },
    { "IFTA40_E2T_00_LTS_POLICY_FLOP_1m", 6608 },
    { "IFTA40_E2T_00_LTS_PRE_SELm", 6609 },
    { "IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6610 },
    { "IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6611 },
    { "IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYm", 6612 },
    { "IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6613 },
    { "IFTA40_E2T_00_LTS_TCAM_0_ONLYm", 6614 },
    { "IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6615 },
    { "IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6616 },
    { "IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYm", 6617 },
    { "IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6618 },
    { "IFTA40_E2T_00_LTS_TCAM_1_ONLYm", 6619 },
    { "IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEm", 6620 },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6621 },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_0m", 6622 },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6623 },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_1m", 6624 },
    { "IFTA40_E2T_00_RAM_CONTROLm", 6625 },
    { "IFTA40_E2T_00_RAM_TM_CONTROLr", 6626 },
    { "IFTA40_E2T_00_REMAP_TABLE_Am", 6627 },
    { "IFTA40_E2T_00_REMAP_TABLE_Bm", 6628 },
    { "IFTA40_E2T_00_SHARED_BANKS_CONTROLm", 6629 },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6630 },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6631 },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6632 },
    { "IFTA40_E2T_00_TILE_CONFIGr", 6633 },
    { "IFTA40_E2T_01_ACTION_TABLE_Am", 6634 },
    { "IFTA40_E2T_01_ACTION_TABLE_Bm", 6635 },
    { "IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", 6636 },
    { "IFTA40_E2T_01_ARRAY_MISS_POLICYm", 6637 },
    { "IFTA40_E2T_01_B0_DOUBLEm", 6638 },
    { "IFTA40_E2T_01_B0_ECCm", 6639 },
    { "IFTA40_E2T_01_B0_LPm", 6640 },
    { "IFTA40_E2T_01_B0_QUADm", 6641 },
    { "IFTA40_E2T_01_B0_SINGLEm", 6642 },
    { "IFTA40_E2T_01_B1_DOUBLEm", 6643 },
    { "IFTA40_E2T_01_B1_ECCm", 6644 },
    { "IFTA40_E2T_01_B1_LPm", 6645 },
    { "IFTA40_E2T_01_B1_QUADm", 6646 },
    { "IFTA40_E2T_01_B1_SINGLEm", 6647 },
    { "IFTA40_E2T_01_HASH_CONTROLm", 6648 },
    { "IFTA40_E2T_01_HIT_INDEX_PROFILEm", 6649 },
    { "IFTA40_E2T_01_HT_DEBUG_CMDm", 6650 },
    { "IFTA40_E2T_01_HT_DEBUG_KEYm", 6651 },
    { "IFTA40_E2T_01_HT_DEBUG_RESULTm", 6652 },
    { "IFTA40_E2T_01_KEY_ATTRIBUTESm", 6653 },
    { "IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", 6654 },
    { "IFTA40_E2T_01_KEY_MASK_TABLEm", 6655 },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", 6656 },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_0m", 6657 },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", 6658 },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_1m", 6659 },
    { "IFTA40_E2T_01_LTS_POLICY_FLOP_0m", 6660 },
    { "IFTA40_E2T_01_LTS_POLICY_FLOP_1m", 6661 },
    { "IFTA40_E2T_01_LTS_PRE_SELm", 6662 },
    { "IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 6663 },
    { "IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6664 },
    { "IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYm", 6665 },
    { "IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 6666 },
    { "IFTA40_E2T_01_LTS_TCAM_0_ONLYm", 6667 },
    { "IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 6668 },
    { "IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6669 },
    { "IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYm", 6670 },
    { "IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 6671 },
    { "IFTA40_E2T_01_LTS_TCAM_1_ONLYm", 6672 },
    { "IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEm", 6673 },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6674 },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_0m", 6675 },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6676 },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_1m", 6677 },
    { "IFTA40_E2T_01_RAM_CONTROLm", 6678 },
    { "IFTA40_E2T_01_RAM_TM_CONTROLr", 6679 },
    { "IFTA40_E2T_01_REMAP_TABLE_Am", 6680 },
    { "IFTA40_E2T_01_REMAP_TABLE_Bm", 6681 },
    { "IFTA40_E2T_01_SHARED_BANKS_CONTROLm", 6682 },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6683 },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6684 },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6685 },
    { "IFTA40_E2T_01_TILE_CONFIGr", 6686 },
    { "IFTA40_SBR_BSTR_SELm", 6687 },
    { "IFTA40_SBR_BUS_STR_ENBr", 6688 },
    { "IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6689 },
    { "IFTA40_SBR_PROFILE_TABLE_0m", 6690 },
    { "IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLr", 6691 },
    { "IFTA40_SBR_PROFILE_TABLE_1m", 6692 },
    { "IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLr", 6693 },
    { "IFTA40_SBR_PROFILE_TABLE_2m", 6694 },
    { "IFTA40_SBR_RAM_TM_CONTROLr", 6695 },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_0m", 6696 },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_1m", 6697 },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_2m", 6698 },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_3m", 6699 },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_0m", 6700 },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_1m", 6701 },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_2m", 6702 },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_3m", 6703 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 6704 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_0m", 6705 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 6706 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_1m", 6707 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLr", 6708 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_2m", 6709 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLr", 6710 },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_3m", 6711 },
    { "IFTA40_T4T_00_LTS_PRE_SELm", 6712 },
    { "IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6713 },
    { "IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6714 },
    { "IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYm", 6715 },
    { "IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6716 },
    { "IFTA40_T4T_00_LTS_TCAM_0_ONLYm", 6717 },
    { "IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6718 },
    { "IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6719 },
    { "IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYm", 6720 },
    { "IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6721 },
    { "IFTA40_T4T_00_LTS_TCAM_1_ONLYm", 6722 },
    { "IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", 6723 },
    { "IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6724 },
    { "IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYm", 6725 },
    { "IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", 6726 },
    { "IFTA40_T4T_00_LTS_TCAM_2_ONLYm", 6727 },
    { "IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", 6728 },
    { "IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6729 },
    { "IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYm", 6730 },
    { "IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", 6731 },
    { "IFTA40_T4T_00_LTS_TCAM_3_ONLYm", 6732 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6733 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_0m", 6734 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6735 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_1m", 6736 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6737 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_2m", 6738 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6739 },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_3m", 6740 },
    { "IFTA40_T4T_00_RAM_TM_CONTROLr", 6741 },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6742 },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6743 },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6744 },
    { "IFTA40_T4T_00_TILE_CONFIGr", 6745 },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_0m", 6746 },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_1m", 6747 },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_2m", 6748 },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_3m", 6749 },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_0m", 6750 },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_1m", 6751 },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_2m", 6752 },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_3m", 6753 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLr", 6754 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_0m", 6755 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLr", 6756 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_1m", 6757 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLr", 6758 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_2m", 6759 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLr", 6760 },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_3m", 6761 },
    { "IFTA40_T4T_01_LTS_PRE_SELm", 6762 },
    { "IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 6763 },
    { "IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6764 },
    { "IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYm", 6765 },
    { "IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 6766 },
    { "IFTA40_T4T_01_LTS_TCAM_0_ONLYm", 6767 },
    { "IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 6768 },
    { "IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6769 },
    { "IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYm", 6770 },
    { "IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 6771 },
    { "IFTA40_T4T_01_LTS_TCAM_1_ONLYm", 6772 },
    { "IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr", 6773 },
    { "IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6774 },
    { "IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYm", 6775 },
    { "IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr", 6776 },
    { "IFTA40_T4T_01_LTS_TCAM_2_ONLYm", 6777 },
    { "IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr", 6778 },
    { "IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6779 },
    { "IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYm", 6780 },
    { "IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr", 6781 },
    { "IFTA40_T4T_01_LTS_TCAM_3_ONLYm", 6782 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6783 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_0m", 6784 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6785 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_1m", 6786 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6787 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_2m", 6788 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6789 },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_3m", 6790 },
    { "IFTA40_T4T_01_RAM_TM_CONTROLr", 6791 },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6792 },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6793 },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6794 },
    { "IFTA40_T4T_01_TILE_CONFIGr", 6795 },
    { "IFTA50_I1T_00_HIT_INDEX_PROFILE_0m", 6796 },
    { "IFTA50_I1T_00_LTS_PRE_SELm", 6797 },
    { "IFTA50_I1T_00_LTS_TCAM_0m", 6798 },
    { "IFTA50_I1T_00_PDD_PROFILE_TABLE_0m", 6799 },
    { "IFTA50_I1T_01_HIT_INDEX_PROFILE_0m", 6800 },
    { "IFTA50_I1T_01_LTS_PRE_SELm", 6801 },
    { "IFTA50_I1T_01_LTS_TCAM_0m", 6802 },
    { "IFTA50_I1T_01_PDD_PROFILE_TABLE_0m", 6803 },
    { "IFTA50_SBR_BSTR_SELm", 6804 },
    { "IFTA50_SBR_BUS_STR_ENBr", 6805 },
    { "IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6806 },
    { "IFTA50_SBR_PROFILE_TABLE_0m", 6807 },
    { "IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLr", 6808 },
    { "IFTA50_SBR_PROFILE_TABLE_1m", 6809 },
    { "IFTA50_SBR_RAM_TM_CONTROLr", 6810 },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_0m", 6811 },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_1m", 6812 },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_2m", 6813 },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_3m", 6814 },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_0m", 6815 },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_1m", 6816 },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_2m", 6817 },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_3m", 6818 },
    { "IFTA50_T4T_00_LTS_PRE_SELm", 6819 },
    { "IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6820 },
    { "IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6821 },
    { "IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYm", 6822 },
    { "IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6823 },
    { "IFTA50_T4T_00_LTS_TCAM_0_ONLYm", 6824 },
    { "IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6825 },
    { "IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6826 },
    { "IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYm", 6827 },
    { "IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6828 },
    { "IFTA50_T4T_00_LTS_TCAM_1_ONLYm", 6829 },
    { "IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", 6830 },
    { "IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", 6831 },
    { "IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYm", 6832 },
    { "IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", 6833 },
    { "IFTA50_T4T_00_LTS_TCAM_2_ONLYm", 6834 },
    { "IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", 6835 },
    { "IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", 6836 },
    { "IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYm", 6837 },
    { "IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", 6838 },
    { "IFTA50_T4T_00_LTS_TCAM_3_ONLYm", 6839 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6840 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_0m", 6841 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6842 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_1m", 6843 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", 6844 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_2m", 6845 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", 6846 },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_3m", 6847 },
    { "IFTA50_T4T_00_RAM_TM_CONTROLr", 6848 },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6849 },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6850 },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6851 },
    { "IFTA50_T4T_00_TILE_CONFIGr", 6852 },
    { "IFTA60_I1T_00_HIT_INDEX_PROFILE_0m", 6853 },
    { "IFTA60_I1T_00_LTS_PRE_SELm", 6854 },
    { "IFTA60_I1T_00_LTS_TCAM_0m", 6855 },
    { "IFTA60_I1T_00_PDD_PROFILE_TABLE_0m", 6856 },
    { "IFTA60_I1T_01_HIT_INDEX_PROFILE_0m", 6857 },
    { "IFTA60_I1T_01_LTS_PRE_SELm", 6858 },
    { "IFTA60_I1T_01_LTS_TCAM_0m", 6859 },
    { "IFTA60_I1T_01_PDD_PROFILE_TABLE_0m", 6860 },
    { "IFTA60_I1T_02_HIT_INDEX_PROFILE_0m", 6861 },
    { "IFTA60_I1T_02_LTS_PRE_SELm", 6862 },
    { "IFTA60_I1T_02_LTS_TCAM_0m", 6863 },
    { "IFTA60_I1T_02_PDD_PROFILE_TABLE_0m", 6864 },
    { "IFTA60_SBR_BSTR_SELm", 6865 },
    { "IFTA60_SBR_BUS_STR_ENBr", 6866 },
    { "IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6867 },
    { "IFTA60_SBR_PROFILE_TABLE_0m", 6868 },
    { "IFTA60_SBR_RAM_TM_CONTROLr", 6869 },
    { "IFTA70_I1T_00_HIT_INDEX_PROFILE_0m", 6870 },
    { "IFTA70_I1T_00_LTS_PRE_SELm", 6871 },
    { "IFTA70_I1T_00_LTS_TCAM_0m", 6872 },
    { "IFTA70_I1T_00_PDD_PROFILE_TABLE_0m", 6873 },
    { "IFTA70_I1T_01_HIT_INDEX_PROFILE_0m", 6874 },
    { "IFTA70_I1T_01_LTS_PRE_SELm", 6875 },
    { "IFTA70_I1T_01_LTS_TCAM_0m", 6876 },
    { "IFTA70_I1T_01_PDD_PROFILE_TABLE_0m", 6877 },
    { "IFTA70_SBR_BSTR_SELm", 6878 },
    { "IFTA70_SBR_BUS_STR_ENBr", 6879 },
    { "IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLr", 6880 },
    { "IFTA70_SBR_PROFILE_TABLE_0m", 6881 },
    { "IFTA70_SBR_RAM_TM_CONTROLr", 6882 },
    { "IFTA80_E2T_00_ACTION_TABLE_Am", 6883 },
    { "IFTA80_E2T_00_ACTION_TABLE_Bm", 6884 },
    { "IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", 6885 },
    { "IFTA80_E2T_00_ARRAY_MISS_POLICYm", 6886 },
    { "IFTA80_E2T_00_B0_DOUBLEm", 6887 },
    { "IFTA80_E2T_00_B0_ECCm", 6888 },
    { "IFTA80_E2T_00_B0_LPm", 6889 },
    { "IFTA80_E2T_00_B0_QUADm", 6890 },
    { "IFTA80_E2T_00_B0_SINGLEm", 6891 },
    { "IFTA80_E2T_00_B1_DOUBLEm", 6892 },
    { "IFTA80_E2T_00_B1_ECCm", 6893 },
    { "IFTA80_E2T_00_B1_LPm", 6894 },
    { "IFTA80_E2T_00_B1_QUADm", 6895 },
    { "IFTA80_E2T_00_B1_SINGLEm", 6896 },
    { "IFTA80_E2T_00_HASH_CONTROLm", 6897 },
    { "IFTA80_E2T_00_HIT_INDEX_PROFILEm", 6898 },
    { "IFTA80_E2T_00_HT_DEBUG_CMDm", 6899 },
    { "IFTA80_E2T_00_HT_DEBUG_KEYm", 6900 },
    { "IFTA80_E2T_00_HT_DEBUG_RESULTm", 6901 },
    { "IFTA80_E2T_00_KEY_ATTRIBUTESm", 6902 },
    { "IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", 6903 },
    { "IFTA80_E2T_00_KEY_MASK_TABLEm", 6904 },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 6905 },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_0m", 6906 },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 6907 },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_1m", 6908 },
    { "IFTA80_E2T_00_LTS_POLICY_FLOP_0m", 6909 },
    { "IFTA80_E2T_00_LTS_POLICY_FLOP_1m", 6910 },
    { "IFTA80_E2T_00_LTS_PRE_SELm", 6911 },
    { "IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 6912 },
    { "IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6913 },
    { "IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYm", 6914 },
    { "IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 6915 },
    { "IFTA80_E2T_00_LTS_TCAM_0_ONLYm", 6916 },
    { "IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 6917 },
    { "IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6918 },
    { "IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYm", 6919 },
    { "IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 6920 },
    { "IFTA80_E2T_00_LTS_TCAM_1_ONLYm", 6921 },
    { "IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEm", 6922 },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6923 },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_0m", 6924 },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6925 },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_1m", 6926 },
    { "IFTA80_E2T_00_RAM_CONTROLm", 6927 },
    { "IFTA80_E2T_00_RAM_TM_CONTROLr", 6928 },
    { "IFTA80_E2T_00_REMAP_TABLE_Am", 6929 },
    { "IFTA80_E2T_00_REMAP_TABLE_Bm", 6930 },
    { "IFTA80_E2T_00_SHARED_BANKS_CONTROLm", 6931 },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6932 },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6933 },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6934 },
    { "IFTA80_E2T_00_TILE_CONFIGr", 6935 },
    { "IFTA80_E2T_01_ACTION_TABLE_Am", 6936 },
    { "IFTA80_E2T_01_ACTION_TABLE_Bm", 6937 },
    { "IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", 6938 },
    { "IFTA80_E2T_01_ARRAY_MISS_POLICYm", 6939 },
    { "IFTA80_E2T_01_B0_DOUBLEm", 6940 },
    { "IFTA80_E2T_01_B0_ECCm", 6941 },
    { "IFTA80_E2T_01_B0_LPm", 6942 },
    { "IFTA80_E2T_01_B0_QUADm", 6943 },
    { "IFTA80_E2T_01_B0_SINGLEm", 6944 },
    { "IFTA80_E2T_01_B1_DOUBLEm", 6945 },
    { "IFTA80_E2T_01_B1_ECCm", 6946 },
    { "IFTA80_E2T_01_B1_LPm", 6947 },
    { "IFTA80_E2T_01_B1_QUADm", 6948 },
    { "IFTA80_E2T_01_B1_SINGLEm", 6949 },
    { "IFTA80_E2T_01_HASH_CONTROLm", 6950 },
    { "IFTA80_E2T_01_HIT_INDEX_PROFILEm", 6951 },
    { "IFTA80_E2T_01_HT_DEBUG_CMDm", 6952 },
    { "IFTA80_E2T_01_HT_DEBUG_KEYm", 6953 },
    { "IFTA80_E2T_01_HT_DEBUG_RESULTm", 6954 },
    { "IFTA80_E2T_01_KEY_ATTRIBUTESm", 6955 },
    { "IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", 6956 },
    { "IFTA80_E2T_01_KEY_MASK_TABLEm", 6957 },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", 6958 },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_0m", 6959 },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", 6960 },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_1m", 6961 },
    { "IFTA80_E2T_01_LTS_POLICY_FLOP_0m", 6962 },
    { "IFTA80_E2T_01_LTS_POLICY_FLOP_1m", 6963 },
    { "IFTA80_E2T_01_LTS_PRE_SELm", 6964 },
    { "IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 6965 },
    { "IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 6966 },
    { "IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYm", 6967 },
    { "IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 6968 },
    { "IFTA80_E2T_01_LTS_TCAM_0_ONLYm", 6969 },
    { "IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 6970 },
    { "IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 6971 },
    { "IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYm", 6972 },
    { "IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 6973 },
    { "IFTA80_E2T_01_LTS_TCAM_1_ONLYm", 6974 },
    { "IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEm", 6975 },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 6976 },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_0m", 6977 },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 6978 },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_1m", 6979 },
    { "IFTA80_E2T_01_RAM_CONTROLm", 6980 },
    { "IFTA80_E2T_01_RAM_TM_CONTROLr", 6981 },
    { "IFTA80_E2T_01_REMAP_TABLE_Am", 6982 },
    { "IFTA80_E2T_01_REMAP_TABLE_Bm", 6983 },
    { "IFTA80_E2T_01_SHARED_BANKS_CONTROLm", 6984 },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 6985 },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 6986 },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 6987 },
    { "IFTA80_E2T_01_TILE_CONFIGr", 6988 },
    { "IFTA80_E2T_02_ACTION_TABLE_Am", 6989 },
    { "IFTA80_E2T_02_ACTION_TABLE_Bm", 6990 },
    { "IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr", 6991 },
    { "IFTA80_E2T_02_ARRAY_MISS_POLICYm", 6992 },
    { "IFTA80_E2T_02_B0_DOUBLEm", 6993 },
    { "IFTA80_E2T_02_B0_ECCm", 6994 },
    { "IFTA80_E2T_02_B0_LPm", 6995 },
    { "IFTA80_E2T_02_B0_QUADm", 6996 },
    { "IFTA80_E2T_02_B0_SINGLEm", 6997 },
    { "IFTA80_E2T_02_B1_DOUBLEm", 6998 },
    { "IFTA80_E2T_02_B1_ECCm", 6999 },
    { "IFTA80_E2T_02_B1_LPm", 7000 },
    { "IFTA80_E2T_02_B1_QUADm", 7001 },
    { "IFTA80_E2T_02_B1_SINGLEm", 7002 },
    { "IFTA80_E2T_02_HASH_CONTROLm", 7003 },
    { "IFTA80_E2T_02_HIT_INDEX_PROFILEm", 7004 },
    { "IFTA80_E2T_02_HT_DEBUG_CMDm", 7005 },
    { "IFTA80_E2T_02_HT_DEBUG_KEYm", 7006 },
    { "IFTA80_E2T_02_HT_DEBUG_RESULTm", 7007 },
    { "IFTA80_E2T_02_KEY_ATTRIBUTESm", 7008 },
    { "IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLr", 7009 },
    { "IFTA80_E2T_02_KEY_MASK_TABLEm", 7010 },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr", 7011 },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_0m", 7012 },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr", 7013 },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_1m", 7014 },
    { "IFTA80_E2T_02_LTS_POLICY_FLOP_0m", 7015 },
    { "IFTA80_E2T_02_LTS_POLICY_FLOP_1m", 7016 },
    { "IFTA80_E2T_02_LTS_PRE_SELm", 7017 },
    { "IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr", 7018 },
    { "IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7019 },
    { "IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYm", 7020 },
    { "IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", 7021 },
    { "IFTA80_E2T_02_LTS_TCAM_0_ONLYm", 7022 },
    { "IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr", 7023 },
    { "IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7024 },
    { "IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYm", 7025 },
    { "IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", 7026 },
    { "IFTA80_E2T_02_LTS_TCAM_1_ONLYm", 7027 },
    { "IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEm", 7028 },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7029 },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_0m", 7030 },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7031 },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_1m", 7032 },
    { "IFTA80_E2T_02_RAM_CONTROLm", 7033 },
    { "IFTA80_E2T_02_RAM_TM_CONTROLr", 7034 },
    { "IFTA80_E2T_02_REMAP_TABLE_Am", 7035 },
    { "IFTA80_E2T_02_REMAP_TABLE_Bm", 7036 },
    { "IFTA80_E2T_02_SHARED_BANKS_CONTROLm", 7037 },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7038 },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7039 },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7040 },
    { "IFTA80_E2T_02_TILE_CONFIGr", 7041 },
    { "IFTA80_E2T_03_ACTION_TABLE_Am", 7042 },
    { "IFTA80_E2T_03_ACTION_TABLE_Bm", 7043 },
    { "IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr", 7044 },
    { "IFTA80_E2T_03_ARRAY_MISS_POLICYm", 7045 },
    { "IFTA80_E2T_03_B0_DOUBLEm", 7046 },
    { "IFTA80_E2T_03_B0_ECCm", 7047 },
    { "IFTA80_E2T_03_B0_LPm", 7048 },
    { "IFTA80_E2T_03_B0_QUADm", 7049 },
    { "IFTA80_E2T_03_B0_SINGLEm", 7050 },
    { "IFTA80_E2T_03_B1_DOUBLEm", 7051 },
    { "IFTA80_E2T_03_B1_ECCm", 7052 },
    { "IFTA80_E2T_03_B1_LPm", 7053 },
    { "IFTA80_E2T_03_B1_QUADm", 7054 },
    { "IFTA80_E2T_03_B1_SINGLEm", 7055 },
    { "IFTA80_E2T_03_HASH_CONTROLm", 7056 },
    { "IFTA80_E2T_03_HIT_INDEX_PROFILEm", 7057 },
    { "IFTA80_E2T_03_HT_DEBUG_CMDm", 7058 },
    { "IFTA80_E2T_03_HT_DEBUG_KEYm", 7059 },
    { "IFTA80_E2T_03_HT_DEBUG_RESULTm", 7060 },
    { "IFTA80_E2T_03_KEY_ATTRIBUTESm", 7061 },
    { "IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLr", 7062 },
    { "IFTA80_E2T_03_KEY_MASK_TABLEm", 7063 },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr", 7064 },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_0m", 7065 },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr", 7066 },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_1m", 7067 },
    { "IFTA80_E2T_03_LTS_POLICY_FLOP_0m", 7068 },
    { "IFTA80_E2T_03_LTS_POLICY_FLOP_1m", 7069 },
    { "IFTA80_E2T_03_LTS_PRE_SELm", 7070 },
    { "IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr", 7071 },
    { "IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7072 },
    { "IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYm", 7073 },
    { "IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr", 7074 },
    { "IFTA80_E2T_03_LTS_TCAM_0_ONLYm", 7075 },
    { "IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr", 7076 },
    { "IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7077 },
    { "IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYm", 7078 },
    { "IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr", 7079 },
    { "IFTA80_E2T_03_LTS_TCAM_1_ONLYm", 7080 },
    { "IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEm", 7081 },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7082 },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_0m", 7083 },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7084 },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_1m", 7085 },
    { "IFTA80_E2T_03_RAM_CONTROLm", 7086 },
    { "IFTA80_E2T_03_RAM_TM_CONTROLr", 7087 },
    { "IFTA80_E2T_03_REMAP_TABLE_Am", 7088 },
    { "IFTA80_E2T_03_REMAP_TABLE_Bm", 7089 },
    { "IFTA80_E2T_03_SHARED_BANKS_CONTROLm", 7090 },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7091 },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7092 },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7093 },
    { "IFTA80_E2T_03_TILE_CONFIGr", 7094 },
    { "IFTA80_SBR_BSTR_SELm", 7095 },
    { "IFTA80_SBR_BUS_STR_ENBr", 7096 },
    { "IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLr", 7097 },
    { "IFTA80_SBR_PROFILE_TABLE_0m", 7098 },
    { "IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLr", 7099 },
    { "IFTA80_SBR_PROFILE_TABLE_1m", 7100 },
    { "IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLr", 7101 },
    { "IFTA80_SBR_PROFILE_TABLE_2m", 7102 },
    { "IFTA80_SBR_RAM_TM_CONTROLr", 7103 },
    { "IFTA80_T2T_00_HIT_INDEX_PROFILE_0m", 7104 },
    { "IFTA80_T2T_00_HIT_INDEX_PROFILE_1m", 7105 },
    { "IFTA80_T2T_00_LTPR_PROFILE_TABLE_0m", 7106 },
    { "IFTA80_T2T_00_LTPR_PROFILE_TABLE_1m", 7107 },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 7108 },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_0m", 7109 },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 7110 },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_1m", 7111 },
    { "IFTA80_T2T_00_LTS_PRE_SELm", 7112 },
    { "IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 7113 },
    { "IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7114 },
    { "IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYm", 7115 },
    { "IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 7116 },
    { "IFTA80_T2T_00_LTS_TCAM_0_ONLYm", 7117 },
    { "IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 7118 },
    { "IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7119 },
    { "IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYm", 7120 },
    { "IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 7121 },
    { "IFTA80_T2T_00_LTS_TCAM_1_ONLYm", 7122 },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7123 },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_0m", 7124 },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7125 },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_1m", 7126 },
    { "IFTA80_T2T_00_RAM_TM_CONTROLr", 7127 },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7128 },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7129 },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7130 },
    { "IFTA80_T2T_00_TILE_CONFIGr", 7131 },
    { "IFTA80_T2T_01_HIT_INDEX_PROFILE_0m", 7132 },
    { "IFTA80_T2T_01_HIT_INDEX_PROFILE_1m", 7133 },
    { "IFTA80_T2T_01_LTPR_PROFILE_TABLE_0m", 7134 },
    { "IFTA80_T2T_01_LTPR_PROFILE_TABLE_1m", 7135 },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", 7136 },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_0m", 7137 },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", 7138 },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_1m", 7139 },
    { "IFTA80_T2T_01_LTS_PRE_SELm", 7140 },
    { "IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 7141 },
    { "IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7142 },
    { "IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYm", 7143 },
    { "IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 7144 },
    { "IFTA80_T2T_01_LTS_TCAM_0_ONLYm", 7145 },
    { "IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 7146 },
    { "IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7147 },
    { "IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYm", 7148 },
    { "IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 7149 },
    { "IFTA80_T2T_01_LTS_TCAM_1_ONLYm", 7150 },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7151 },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_0m", 7152 },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7153 },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_1m", 7154 },
    { "IFTA80_T2T_01_RAM_TM_CONTROLr", 7155 },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7156 },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7157 },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7158 },
    { "IFTA80_T2T_01_TILE_CONFIGr", 7159 },
    { "IFTA90_E2T_00_ACTION_TABLE_Am", 7160 },
    { "IFTA90_E2T_00_ACTION_TABLE_Bm", 7161 },
    { "IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", 7162 },
    { "IFTA90_E2T_00_ARRAY_MISS_POLICYm", 7163 },
    { "IFTA90_E2T_00_B0_DOUBLEm", 7164 },
    { "IFTA90_E2T_00_B0_ECCm", 7165 },
    { "IFTA90_E2T_00_B0_LPm", 7166 },
    { "IFTA90_E2T_00_B0_QUADm", 7167 },
    { "IFTA90_E2T_00_B0_SINGLEm", 7168 },
    { "IFTA90_E2T_00_B1_DOUBLEm", 7169 },
    { "IFTA90_E2T_00_B1_ECCm", 7170 },
    { "IFTA90_E2T_00_B1_LPm", 7171 },
    { "IFTA90_E2T_00_B1_QUADm", 7172 },
    { "IFTA90_E2T_00_B1_SINGLEm", 7173 },
    { "IFTA90_E2T_00_HASH_CONTROLm", 7174 },
    { "IFTA90_E2T_00_HIT_INDEX_PROFILEm", 7175 },
    { "IFTA90_E2T_00_HT_DEBUG_CMDm", 7176 },
    { "IFTA90_E2T_00_HT_DEBUG_KEYm", 7177 },
    { "IFTA90_E2T_00_HT_DEBUG_RESULTm", 7178 },
    { "IFTA90_E2T_00_KEY_ATTRIBUTESm", 7179 },
    { "IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", 7180 },
    { "IFTA90_E2T_00_KEY_MASK_TABLEm", 7181 },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", 7182 },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_0m", 7183 },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", 7184 },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_1m", 7185 },
    { "IFTA90_E2T_00_LTS_POLICY_FLOP_0m", 7186 },
    { "IFTA90_E2T_00_LTS_POLICY_FLOP_1m", 7187 },
    { "IFTA90_E2T_00_LTS_PRE_SELm", 7188 },
    { "IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", 7189 },
    { "IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7190 },
    { "IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYm", 7191 },
    { "IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", 7192 },
    { "IFTA90_E2T_00_LTS_TCAM_0_ONLYm", 7193 },
    { "IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", 7194 },
    { "IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7195 },
    { "IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYm", 7196 },
    { "IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", 7197 },
    { "IFTA90_E2T_00_LTS_TCAM_1_ONLYm", 7198 },
    { "IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEm", 7199 },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7200 },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_0m", 7201 },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7202 },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_1m", 7203 },
    { "IFTA90_E2T_00_RAM_CONTROLm", 7204 },
    { "IFTA90_E2T_00_RAM_TM_CONTROLr", 7205 },
    { "IFTA90_E2T_00_REMAP_TABLE_Am", 7206 },
    { "IFTA90_E2T_00_REMAP_TABLE_Bm", 7207 },
    { "IFTA90_E2T_00_SHARED_BANKS_CONTROLm", 7208 },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7209 },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7210 },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7211 },
    { "IFTA90_E2T_00_TILE_CONFIGr", 7212 },
    { "IFTA90_E2T_01_ACTION_TABLE_Am", 7213 },
    { "IFTA90_E2T_01_ACTION_TABLE_Bm", 7214 },
    { "IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", 7215 },
    { "IFTA90_E2T_01_ARRAY_MISS_POLICYm", 7216 },
    { "IFTA90_E2T_01_B0_DOUBLEm", 7217 },
    { "IFTA90_E2T_01_B0_ECCm", 7218 },
    { "IFTA90_E2T_01_B0_LPm", 7219 },
    { "IFTA90_E2T_01_B0_QUADm", 7220 },
    { "IFTA90_E2T_01_B0_SINGLEm", 7221 },
    { "IFTA90_E2T_01_B1_DOUBLEm", 7222 },
    { "IFTA90_E2T_01_B1_ECCm", 7223 },
    { "IFTA90_E2T_01_B1_LPm", 7224 },
    { "IFTA90_E2T_01_B1_QUADm", 7225 },
    { "IFTA90_E2T_01_B1_SINGLEm", 7226 },
    { "IFTA90_E2T_01_HASH_CONTROLm", 7227 },
    { "IFTA90_E2T_01_HIT_INDEX_PROFILEm", 7228 },
    { "IFTA90_E2T_01_HT_DEBUG_CMDm", 7229 },
    { "IFTA90_E2T_01_HT_DEBUG_KEYm", 7230 },
    { "IFTA90_E2T_01_HT_DEBUG_RESULTm", 7231 },
    { "IFTA90_E2T_01_KEY_ATTRIBUTESm", 7232 },
    { "IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", 7233 },
    { "IFTA90_E2T_01_KEY_MASK_TABLEm", 7234 },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", 7235 },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_0m", 7236 },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", 7237 },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_1m", 7238 },
    { "IFTA90_E2T_01_LTS_POLICY_FLOP_0m", 7239 },
    { "IFTA90_E2T_01_LTS_POLICY_FLOP_1m", 7240 },
    { "IFTA90_E2T_01_LTS_PRE_SELm", 7241 },
    { "IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", 7242 },
    { "IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7243 },
    { "IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYm", 7244 },
    { "IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", 7245 },
    { "IFTA90_E2T_01_LTS_TCAM_0_ONLYm", 7246 },
    { "IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", 7247 },
    { "IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7248 },
    { "IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYm", 7249 },
    { "IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", 7250 },
    { "IFTA90_E2T_01_LTS_TCAM_1_ONLYm", 7251 },
    { "IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEm", 7252 },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7253 },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_0m", 7254 },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7255 },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_1m", 7256 },
    { "IFTA90_E2T_01_RAM_CONTROLm", 7257 },
    { "IFTA90_E2T_01_RAM_TM_CONTROLr", 7258 },
    { "IFTA90_E2T_01_REMAP_TABLE_Am", 7259 },
    { "IFTA90_E2T_01_REMAP_TABLE_Bm", 7260 },
    { "IFTA90_E2T_01_SHARED_BANKS_CONTROLm", 7261 },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7262 },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7263 },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7264 },
    { "IFTA90_E2T_01_TILE_CONFIGr", 7265 },
    { "IFTA90_E2T_02_ACTION_TABLE_Am", 7266 },
    { "IFTA90_E2T_02_ACTION_TABLE_Bm", 7267 },
    { "IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr", 7268 },
    { "IFTA90_E2T_02_ARRAY_MISS_POLICYm", 7269 },
    { "IFTA90_E2T_02_B0_DOUBLEm", 7270 },
    { "IFTA90_E2T_02_B0_ECCm", 7271 },
    { "IFTA90_E2T_02_B0_LPm", 7272 },
    { "IFTA90_E2T_02_B0_QUADm", 7273 },
    { "IFTA90_E2T_02_B0_SINGLEm", 7274 },
    { "IFTA90_E2T_02_B1_DOUBLEm", 7275 },
    { "IFTA90_E2T_02_B1_ECCm", 7276 },
    { "IFTA90_E2T_02_B1_LPm", 7277 },
    { "IFTA90_E2T_02_B1_QUADm", 7278 },
    { "IFTA90_E2T_02_B1_SINGLEm", 7279 },
    { "IFTA90_E2T_02_HASH_CONTROLm", 7280 },
    { "IFTA90_E2T_02_HIT_INDEX_PROFILEm", 7281 },
    { "IFTA90_E2T_02_HT_DEBUG_CMDm", 7282 },
    { "IFTA90_E2T_02_HT_DEBUG_KEYm", 7283 },
    { "IFTA90_E2T_02_HT_DEBUG_RESULTm", 7284 },
    { "IFTA90_E2T_02_KEY_ATTRIBUTESm", 7285 },
    { "IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLr", 7286 },
    { "IFTA90_E2T_02_KEY_MASK_TABLEm", 7287 },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr", 7288 },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_0m", 7289 },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr", 7290 },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_1m", 7291 },
    { "IFTA90_E2T_02_LTS_POLICY_FLOP_0m", 7292 },
    { "IFTA90_E2T_02_LTS_POLICY_FLOP_1m", 7293 },
    { "IFTA90_E2T_02_LTS_PRE_SELm", 7294 },
    { "IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr", 7295 },
    { "IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7296 },
    { "IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYm", 7297 },
    { "IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", 7298 },
    { "IFTA90_E2T_02_LTS_TCAM_0_ONLYm", 7299 },
    { "IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr", 7300 },
    { "IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7301 },
    { "IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYm", 7302 },
    { "IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", 7303 },
    { "IFTA90_E2T_02_LTS_TCAM_1_ONLYm", 7304 },
    { "IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEm", 7305 },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7306 },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_0m", 7307 },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7308 },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_1m", 7309 },
    { "IFTA90_E2T_02_RAM_CONTROLm", 7310 },
    { "IFTA90_E2T_02_RAM_TM_CONTROLr", 7311 },
    { "IFTA90_E2T_02_REMAP_TABLE_Am", 7312 },
    { "IFTA90_E2T_02_REMAP_TABLE_Bm", 7313 },
    { "IFTA90_E2T_02_SHARED_BANKS_CONTROLm", 7314 },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7315 },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7316 },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7317 },
    { "IFTA90_E2T_02_TILE_CONFIGr", 7318 },
    { "IFTA90_E2T_03_ACTION_TABLE_Am", 7319 },
    { "IFTA90_E2T_03_ACTION_TABLE_Bm", 7320 },
    { "IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr", 7321 },
    { "IFTA90_E2T_03_ARRAY_MISS_POLICYm", 7322 },
    { "IFTA90_E2T_03_B0_DOUBLEm", 7323 },
    { "IFTA90_E2T_03_B0_ECCm", 7324 },
    { "IFTA90_E2T_03_B0_LPm", 7325 },
    { "IFTA90_E2T_03_B0_QUADm", 7326 },
    { "IFTA90_E2T_03_B0_SINGLEm", 7327 },
    { "IFTA90_E2T_03_B1_DOUBLEm", 7328 },
    { "IFTA90_E2T_03_B1_ECCm", 7329 },
    { "IFTA90_E2T_03_B1_LPm", 7330 },
    { "IFTA90_E2T_03_B1_QUADm", 7331 },
    { "IFTA90_E2T_03_B1_SINGLEm", 7332 },
    { "IFTA90_E2T_03_HASH_CONTROLm", 7333 },
    { "IFTA90_E2T_03_HIT_INDEX_PROFILEm", 7334 },
    { "IFTA90_E2T_03_HT_DEBUG_CMDm", 7335 },
    { "IFTA90_E2T_03_HT_DEBUG_KEYm", 7336 },
    { "IFTA90_E2T_03_HT_DEBUG_RESULTm", 7337 },
    { "IFTA90_E2T_03_KEY_ATTRIBUTESm", 7338 },
    { "IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLr", 7339 },
    { "IFTA90_E2T_03_KEY_MASK_TABLEm", 7340 },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr", 7341 },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_0m", 7342 },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr", 7343 },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_1m", 7344 },
    { "IFTA90_E2T_03_LTS_POLICY_FLOP_0m", 7345 },
    { "IFTA90_E2T_03_LTS_POLICY_FLOP_1m", 7346 },
    { "IFTA90_E2T_03_LTS_PRE_SELm", 7347 },
    { "IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr", 7348 },
    { "IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", 7349 },
    { "IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYm", 7350 },
    { "IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr", 7351 },
    { "IFTA90_E2T_03_LTS_TCAM_0_ONLYm", 7352 },
    { "IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr", 7353 },
    { "IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", 7354 },
    { "IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYm", 7355 },
    { "IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr", 7356 },
    { "IFTA90_E2T_03_LTS_TCAM_1_ONLYm", 7357 },
    { "IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEm", 7358 },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr", 7359 },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_0m", 7360 },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr", 7361 },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_1m", 7362 },
    { "IFTA90_E2T_03_RAM_CONTROLm", 7363 },
    { "IFTA90_E2T_03_RAM_TM_CONTROLr", 7364 },
    { "IFTA90_E2T_03_REMAP_TABLE_Am", 7365 },
    { "IFTA90_E2T_03_REMAP_TABLE_Bm", 7366 },
    { "IFTA90_E2T_03_SHARED_BANKS_CONTROLm", 7367 },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", 7368 },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", 7369 },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", 7370 },
    { "IFTA90_E2T_03_TILE_CONFIGr", 7371 },
    { "IFTA90_SBR_BSTR_SELm", 7372 },
    { "IFTA90_SBR_BUS_STR_ENBr", 7373 },
    { "IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLr", 7374 },
    { "IFTA90_SBR_PROFILE_TABLE_0m", 7375 },
    { "IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLr", 7376 },
    { "IFTA90_SBR_PROFILE_TABLE_1m", 7377 },
    { "IFTA90_SBR_RAM_TM_CONTROLr", 7378 },
    { "IGMP_PROTOCOL", 7379 },
    { "IGMP_PROTOCOL_MASK", 7380 },
    { "IGMP_RESERVED_MC", 7381 },
    { "IGNORE_NEXT_LABEL_ACTION", 7382 },
    { "IGNORE_UC_IGMP_PAYLOAD", 7383 },
    { "IGNORE_UC_MLD_PAYLOAD", 7384 },
    { "INACTIVE", 7385 },
    { "INACTIVITY_TIME", 7386 },
    { "INBAND_TELEMETRY", 7387 },
    { "INBAND_TELEMETRY_DATAPLANE", 7388 },
    { "INBAND_TELEMETRY_HOP_LIMIT", 7389 },
    { "INBAND_TELEMETRY_HOP_LIMIT_MASK", 7390 },
    { "INBAND_TELEMETRY_IFA", 7391 },
    { "INBAND_TELEMETRY_IOAM", 7392 },
    { "INBAND_TELEMETRY_TURN_AROUND", 7393 },
    { "INBAND_TELEMETRY_TURN_AROUND_MASK", 7394 },
    { "INCORRECT_COLOR_LIMIT", 7395 },
    { "INCORRECT_HEADROOM_LIMIT", 7396 },
    { "INCORRECT_MIN_GUARANTEE", 7397 },
    { "INCORRECT_PFC_OPTIMIZATION", 7398 },
    { "INCORRECT_RESERVED_CELLS_LIMIT", 7399 },
    { "INCORRECT_RESUME_LIMIT", 7400 },
    { "INCORRECT_SHARED_LIMIT", 7401 },
    { "INCREMENT", 7402 },
    { "INDEX", 7403 },
    { "INDEX_ALLOCATE", 7404 },
    { "INDEX_ALLOC_KEY_FIELD", 7405 },
    { "INFORMATION_ELEMENT_IDENTIFIER", 7406 },
    { "ING", 7407 },
    { "INGRESS", 7408 },
    { "INGRESS_CHANNEL_BASE", 7409 },
    { "INGRESS_MIRROR", 7410 },
    { "INGRESS_REPORT", 7411 },
    { "ING_BLOCK_LINK", 7412 },
    { "ING_CFI_AS_CNG", 7413 },
    { "ING_DII_AUX_ARB_CONTROLr", 7414 },
    { "ING_DII_DEBUG_CONFIGr", 7415 },
    { "ING_DII_DPP_CTRLr", 7416 },
    { "ING_DII_ECC_CONTROLr", 7417 },
    { "ING_DII_EVENT_FIFO_STATUSr", 7418 },
    { "ING_DII_HW_RESET_CONTROL_0r", 7419 },
    { "ING_DII_HW_STATUSr", 7420 },
    { "ING_DII_INTR_ENABLEr", 7421 },
    { "ING_DII_INTR_STATUSr", 7422 },
    { "ING_DII_Q_BEGINr", 7423 },
    { "ING_DII_RAM_CONTROLr", 7424 },
    { "ING_DII_SER_CONTROLr", 7425 },
    { "ING_DII_SER_SCAN_CONFIGr", 7426 },
    { "ING_DII_SER_SCAN_STATUSr", 7427 },
    { "ING_DOI_EVENT_FIFO_STATUSr", 7428 },
    { "ING_DOI_INTR_ENABLEr", 7429 },
    { "ING_DOI_INTR_STATUSr", 7430 },
    { "ING_DOI_RAM_CONTROLr", 7431 },
    { "ING_DOI_SER_CONTROL_0r", 7432 },
    { "ING_DOI_SER_CONTROL_1r", 7433 },
    { "ING_DOI_SER_FIFO_CTRLr", 7434 },
    { "ING_DOI_SER_FIFO_STATUSr", 7435 },
    { "ING_DOI_SER_FIFOm", 7436 },
    { "ING_DOP_CTRL_0_64r", 7437 },
    { "ING_DOP_CTRL_1_64r", 7438 },
    { "ING_DOP_CTRL_2_64r", 7439 },
    { "ING_HEADROOM_POOL_CELLS", 7440 },
    { "ING_ICFI", 7441 },
    { "ING_IDB_TO_DEVICE_PORT_MAPm", 7442 },
    { "ING_IPRI", 7443 },
    { "ING_IVID", 7444 },
    { "ING_MIN_MODE", 7445 },
    { "ING_OCFI", 7446 },
    { "ING_OPRI", 7447 },
    { "ING_OVID", 7448 },
    { "ING_PHY_TO_IDB_PORT_MAPm", 7449 },
    { "ING_PIPE", 7450 },
    { "ING_PORT_PROPERTY", 7451 },
    { "ING_POST_FWD_INST", 7452 },
    { "ING_POST_LKUP_INST", 7453 },
    { "ING_PRI", 7454 },
    { "ING_PRI_MAP_ID", 7455 },
    { "ING_SERVICE_POOL_CELLS", 7456 },
    { "ING_SYSTEM_PORT_TABLE_ID", 7457 },
    { "ING_UPDATE_BASED_ENABLE", 7458 },
    { "ING_UPDATE_DONE", 7459 },
    { "ING_VLAN_OUTER_TPID_ID", 7460 },
    { "INIT", 7461 },
    { "INITIAL_BURST", 7462 },
    { "INITIAL_SEQUENCE_NUMBER", 7463 },
    { "INITIAL_SEQ_NUM", 7464 },
    { "INITIAL_SHA1_SEQ_NUM", 7465 },
    { "INITIATOR", 7466 },
    { "INJECT_ERR_BIT_NUM", 7467 },
    { "INJECT_VALIDATE", 7468 },
    { "INNER_CFI", 7469 },
    { "INNER_DST_IPV4", 7470 },
    { "INNER_DST_IPV6", 7471 },
    { "INNER_DST_IPV6_LOWER", 7472 },
    { "INNER_DST_IPV6_UPPER", 7473 },
    { "INNER_DST_L4_PORT", 7474 },
    { "INNER_IP_PAYLOAD_MAX_CHECK", 7475 },
    { "INNER_IP_PAYLOAD_MAX_SIZE", 7476 },
    { "INNER_IP_PAYLOAD_MIN_CHECK", 7477 },
    { "INNER_IP_PAYLOAD_MIN_SIZE", 7478 },
    { "INNER_IP_PROTOCOL", 7479 },
    { "INNER_IP_TYPE", 7480 },
    { "INNER_L4_DST_PORT", 7481 },
    { "INNER_L4_SRC_PORT", 7482 },
    { "INNER_PRI", 7483 },
    { "INNER_SRC_IPV4", 7484 },
    { "INNER_SRC_IPV6", 7485 },
    { "INNER_SRC_IPV6_LOWER", 7486 },
    { "INNER_SRC_IPV6_UPPER", 7487 },
    { "INNER_SRC_L4_PORT", 7488 },
    { "INNER_TOS", 7489 },
    { "INNER_TPID", 7490 },
    { "INNER_TRAFFIC_CLASS", 7491 },
    { "INNER_VLAN_ID", 7492 },
    { "INNER_VLAN_PRI", 7493 },
    { "INPORT_BITMAP_INDEX", 7494 },
    { "INPUT_MODE", 7495 },
    { "INSERT_OPCODE", 7496 },
    { "INSTANCE", 7497 },
    { "INSTANCE_OPERATIONAL_STATE", 7498 },
    { "INSTANTANEOUS_TRACK", 7499 },
    { "INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS", 7500 },
    { "INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS", 7501 },
    { "INSTANT_ECN_GREEN_DROP_PERCENTAGE", 7502 },
    { "INSTANT_ECN_RED_DROP_MAX_THD_CELLS", 7503 },
    { "INSTANT_ECN_RED_DROP_MIN_THD_CELLS", 7504 },
    { "INSTANT_ECN_RED_DROP_PERCENTAGE", 7505 },
    { "INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS", 7506 },
    { "INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS", 7507 },
    { "INSTANT_ECN_YELLOW_DROP_PERCENTAGE", 7508 },
    { "INSTANT_Q_SIZE", 7509 },
    { "INTC_INTR_ENABLE_REG0r", 7510 },
    { "INTC_INTR_ENABLE_REG1r", 7511 },
    { "INTC_INTR_ENABLE_REG2r", 7512 },
    { "INTC_INTR_ENABLE_REG3r", 7513 },
    { "INTC_INTR_ENABLE_REG4r", 7514 },
    { "INTC_INTR_ENABLE_REG5r", 7515 },
    { "INTC_INTR_ENABLE_REG6r", 7516 },
    { "INTC_INTR_ENABLE_REG7r", 7517 },
    { "INTC_INTR_ENABLE_REGr", 7518 },
    { "INTC_INTR_RAW_STATUS_REG0r", 7519 },
    { "INTC_INTR_RAW_STATUS_REG1r", 7520 },
    { "INTC_INTR_RAW_STATUS_REG2r", 7521 },
    { "INTC_INTR_RAW_STATUS_REG3r", 7522 },
    { "INTC_INTR_RAW_STATUS_REG4r", 7523 },
    { "INTC_INTR_RAW_STATUS_REG5r", 7524 },
    { "INTC_INTR_RAW_STATUS_REG6r", 7525 },
    { "INTC_INTR_RAW_STATUS_REG7r", 7526 },
    { "INTC_INTR_RAW_STATUS_REGr", 7527 },
    { "INTC_INTR_STATUS_REG0r", 7528 },
    { "INTC_INTR_STATUS_REG1r", 7529 },
    { "INTC_INTR_STATUS_REG2r", 7530 },
    { "INTC_INTR_STATUS_REG3r", 7531 },
    { "INTC_INTR_STATUS_REG4r", 7532 },
    { "INTC_INTR_STATUS_REG5r", 7533 },
    { "INTC_INTR_STATUS_REG6r", 7534 },
    { "INTC_INTR_STATUS_REG7r", 7535 },
    { "INTC_INTR_STATUS_REGr", 7536 },
    { "INTERNAL", 7537 },
    { "INTERNAL_LOCAL_DISCRIMINATOR", 7538 },
    { "INTERNAL_LOCAL_DISCRIMINATOR_OPER", 7539 },
    { "INTERNAL_PM", 7540 },
    { "INTERVAL", 7541 },
    { "INTERVAL_SHIFT", 7542 },
    { "INTERVAL_SIZE", 7543 },
    { "INTER_FRAME_GAP", 7544 },
    { "INTER_FRAME_GAP_AUTO", 7545 },
    { "INTER_FRAME_GAP_BYTE", 7546 },
    { "INTER_FRAME_GAP_ENCAP", 7547 },
    { "INTER_FRAME_GAP_HIGIG2_BYTE", 7548 },
    { "INTER_FRAME_GAP_OPER", 7549 },
    { "INTER_PACKET_GAP", 7550 },
    { "INTF_EGRESS", 7551 },
    { "INTF_EGRESS_QUEUE", 7552 },
    { "INTF_INGRESS", 7553 },
    { "INTF_INGRESS_ERRORS", 7554 },
    { "INTF_METADATA", 7555 },
    { "INT_CNG", 7556 },
    { "INT_CN_MAPPING_PTR", 7557 },
    { "INT_ECN_CNG", 7558 },
    { "INT_PRI", 7559 },
    { "INT_PRI_MASK", 7560 },
    { "INUSE_ENTRIES", 7561 },
    { "INUSE_RAW_BUCKETS", 7562 },
    { "INVALID", 7563 },
    { "INVALID_DEST_PORT_PKT", 7564 },
    { "INVALID_FIELD", 7565 },
    { "INVALID_INTERVAL", 7566 },
    { "INVALID_LT", 7567 },
    { "INVALID_MAX_EXPORT_LENGTH", 7568 },
    { "INVALID_NUM_SA_PER_SC", 7569 },
    { "INVALID_PACKET_LENGTH", 7570 },
    { "INVALID_PT", 7571 },
    { "INVALID_Q_NUM", 7572 },
    { "INVALID_SCAN_INTERVAL_USECS", 7573 },
    { "INVALID_VLAN_DROP", 7574 },
    { "INVERT_DATA_RX", 7575 },
    { "INVERT_DATA_TX", 7576 },
    { "IN_PORT", 7577 },
    { "IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr", 7578 },
    { "IPARSER0_HFE_POLICY_TABLE_0m", 7579 },
    { "IPARSER0_HFE_RAM_TM_CONTROLr", 7580 },
    { "IPARSER0_HME_INIT_CONTROLr", 7581 },
    { "IPARSER0_HME_INIT_PROFILEm", 7582 },
    { "IPARSER0_HME_RAM_TM_CONTROLr", 7583 },
    { "IPARSER0_HME_STAGE0_CONFIGr", 7584 },
    { "IPARSER0_HME_STAGE0_POLICY_FLOPm", 7585 },
    { "IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLr", 7586 },
    { "IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", 7587 },
    { "IPARSER0_HME_STAGE0_TCAM_DATA_ONLYm", 7588 },
    { "IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", 7589 },
    { "IPARSER0_HME_STAGE0_TCAM_ONLYm", 7590 },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", 7591 },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", 7592 },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", 7593 },
    { "IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr", 7594 },
    { "IPARSER1_HFE_POLICY_TABLE_0m", 7595 },
    { "IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr", 7596 },
    { "IPARSER1_HFE_POLICY_TABLE_1m", 7597 },
    { "IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr", 7598 },
    { "IPARSER1_HFE_POLICY_TABLE_2m", 7599 },
    { "IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr", 7600 },
    { "IPARSER1_HFE_POLICY_TABLE_3m", 7601 },
    { "IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLr", 7602 },
    { "IPARSER1_HFE_POLICY_TABLE_4m", 7603 },
    { "IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLr", 7604 },
    { "IPARSER1_HFE_POLICY_TABLE_5m", 7605 },
    { "IPARSER1_HFE_RAM_TM_CONTROLr", 7606 },
    { "IPARSER1_HME_INIT_CONTROLr", 7607 },
    { "IPARSER1_HME_INIT_PROFILEm", 7608 },
    { "IPARSER1_HME_RAM_TM_CONTROLr", 7609 },
    { "IPARSER1_HME_STAGE0_CONFIGr", 7610 },
    { "IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKm", 7611 },
    { "IPARSER1_HME_STAGE0_POLICY_FLOPm", 7612 },
    { "IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLr", 7613 },
    { "IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", 7614 },
    { "IPARSER1_HME_STAGE0_TCAM_DATA_ONLYm", 7615 },
    { "IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", 7616 },
    { "IPARSER1_HME_STAGE0_TCAM_ONLYm", 7617 },
    { "IPARSER1_HME_STAGE1_CONFIGr", 7618 },
    { "IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKm", 7619 },
    { "IPARSER1_HME_STAGE1_POLICY_FLOPm", 7620 },
    { "IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLr", 7621 },
    { "IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr", 7622 },
    { "IPARSER1_HME_STAGE1_TCAM_DATA_ONLYm", 7623 },
    { "IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLr", 7624 },
    { "IPARSER1_HME_STAGE1_TCAM_ONLYm", 7625 },
    { "IPARSER1_HME_STAGE2_CONFIGr", 7626 },
    { "IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKm", 7627 },
    { "IPARSER1_HME_STAGE2_POLICY_FLOPm", 7628 },
    { "IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLr", 7629 },
    { "IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr", 7630 },
    { "IPARSER1_HME_STAGE2_TCAM_DATA_ONLYm", 7631 },
    { "IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLr", 7632 },
    { "IPARSER1_HME_STAGE2_TCAM_ONLYm", 7633 },
    { "IPARSER1_HME_STAGE3_CONFIGr", 7634 },
    { "IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKm", 7635 },
    { "IPARSER1_HME_STAGE3_POLICY_FLOPm", 7636 },
    { "IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLr", 7637 },
    { "IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr", 7638 },
    { "IPARSER1_HME_STAGE3_TCAM_DATA_ONLYm", 7639 },
    { "IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLr", 7640 },
    { "IPARSER1_HME_STAGE3_TCAM_ONLYm", 7641 },
    { "IPARSER1_HME_STAGE4_CONFIGr", 7642 },
    { "IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKm", 7643 },
    { "IPARSER1_HME_STAGE4_POLICY_FLOPm", 7644 },
    { "IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLr", 7645 },
    { "IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr", 7646 },
    { "IPARSER1_HME_STAGE4_TCAM_DATA_ONLYm", 7647 },
    { "IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLr", 7648 },
    { "IPARSER1_HME_STAGE4_TCAM_ONLYm", 7649 },
    { "IPARSER1_HME_STAGE5_CONFIGr", 7650 },
    { "IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKm", 7651 },
    { "IPARSER1_HME_STAGE5_POLICY_FLOPm", 7652 },
    { "IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLr", 7653 },
    { "IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLr", 7654 },
    { "IPARSER1_HME_STAGE5_TCAM_DATA_ONLYm", 7655 },
    { "IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLr", 7656 },
    { "IPARSER1_HME_STAGE5_TCAM_ONLYm", 7657 },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", 7658 },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", 7659 },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", 7660 },
    { "IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLr", 7661 },
    { "IPARSER2_HFE_POLICY_TABLE_0m", 7662 },
    { "IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLr", 7663 },
    { "IPARSER2_HFE_POLICY_TABLE_1m", 7664 },
    { "IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLr", 7665 },
    { "IPARSER2_HFE_POLICY_TABLE_2m", 7666 },
    { "IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLr", 7667 },
    { "IPARSER2_HFE_POLICY_TABLE_3m", 7668 },
    { "IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLr", 7669 },
    { "IPARSER2_HFE_POLICY_TABLE_4m", 7670 },
    { "IPARSER2_HFE_RAM_TM_CONTROLr", 7671 },
    { "IPARSER2_HME_INIT_CONTROLr", 7672 },
    { "IPARSER2_HME_INIT_PROFILEm", 7673 },
    { "IPARSER2_HME_RAM_TM_CONTROLr", 7674 },
    { "IPARSER2_HME_STAGE0_CONFIGr", 7675 },
    { "IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKm", 7676 },
    { "IPARSER2_HME_STAGE0_POLICY_FLOPm", 7677 },
    { "IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLr", 7678 },
    { "IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", 7679 },
    { "IPARSER2_HME_STAGE0_TCAM_DATA_ONLYm", 7680 },
    { "IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", 7681 },
    { "IPARSER2_HME_STAGE0_TCAM_ONLYm", 7682 },
    { "IPARSER2_HME_STAGE1_CONFIGr", 7683 },
    { "IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKm", 7684 },
    { "IPARSER2_HME_STAGE1_POLICY_FLOPm", 7685 },
    { "IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLr", 7686 },
    { "IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr", 7687 },
    { "IPARSER2_HME_STAGE1_TCAM_DATA_ONLYm", 7688 },
    { "IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLr", 7689 },
    { "IPARSER2_HME_STAGE1_TCAM_ONLYm", 7690 },
    { "IPARSER2_HME_STAGE2_CONFIGr", 7691 },
    { "IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKm", 7692 },
    { "IPARSER2_HME_STAGE2_POLICY_FLOPm", 7693 },
    { "IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLr", 7694 },
    { "IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr", 7695 },
    { "IPARSER2_HME_STAGE2_TCAM_DATA_ONLYm", 7696 },
    { "IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLr", 7697 },
    { "IPARSER2_HME_STAGE2_TCAM_ONLYm", 7698 },
    { "IPARSER2_HME_STAGE3_CONFIGr", 7699 },
    { "IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKm", 7700 },
    { "IPARSER2_HME_STAGE3_POLICY_FLOPm", 7701 },
    { "IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLr", 7702 },
    { "IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr", 7703 },
    { "IPARSER2_HME_STAGE3_TCAM_DATA_ONLYm", 7704 },
    { "IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLr", 7705 },
    { "IPARSER2_HME_STAGE3_TCAM_ONLYm", 7706 },
    { "IPARSER2_HME_STAGE4_CONFIGr", 7707 },
    { "IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKm", 7708 },
    { "IPARSER2_HME_STAGE4_POLICY_FLOPm", 7709 },
    { "IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLr", 7710 },
    { "IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr", 7711 },
    { "IPARSER2_HME_STAGE4_TCAM_DATA_ONLYm", 7712 },
    { "IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLr", 7713 },
    { "IPARSER2_HME_STAGE4_TCAM_ONLYm", 7714 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", 7715 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", 7716 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", 7717 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGr", 7718 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGr", 7719 },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSr", 7720 },
    { "IPFIX", 7721 },
    { "IPFIX_ENTERPRISE_NUMBER", 7722 },
    { "IPFIX_VERSION", 7723 },
    { "IPMC_ROUTE_SAME_VLAN", 7724 },
    { "IPMC_RSVD_PROTOCOL", 7725 },
    { "IPMC_RSVD_PROTOCOL_MASK", 7726 },
    { "IPMC_USE_L3_IIF", 7727 },
    { "IPOST_CPU_COS_BITP_PROFILEm", 7728 },
    { "IPOST_CPU_COS_BOTP_PROFILEm", 7729 },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLr", 7730 },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLr", 7731 },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYm", 7732 },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLr", 7733 },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYm", 7734 },
    { "IPOST_CPU_COS_CTRL_PRE_SELm", 7735 },
    { "IPOST_CPU_COS_RAM_TM_CONTROLr", 7736 },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", 7737 },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", 7738 },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", 7739 },
    { "IPOST_LAG_AUX_BOTP_PROFILEm", 7740 },
    { "IPOST_LAG_BITP_PROFILEm", 7741 },
    { "IPOST_LAG_BOTP_PROFILEm", 7742 },
    { "IPOST_LAG_CONFIG_PROFILEm", 7743 },
    { "IPOST_LAG_CTRL_PRE_SELm", 7744 },
    { "IPOST_LAG_DLB_SHUFFLE_DEBUG_0r", 7745 },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLr", 7746 },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_0m", 7747 },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLr", 7748 },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_1m", 7749 },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0r", 7750 },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLr", 7751 },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0m", 7752 },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLr", 7753 },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1m", 7754 },
    { "IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0r", 7755 },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr", 7756 },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0m", 7757 },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr", 7758 },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1m", 7759 },
    { "IPOST_LAG_L2OIF_SER_CONTROLr", 7760 },
    { "IPOST_LAG_L2OIFm", 7761 },
    { "IPOST_LAG_LAG_BITMAP_SER_CONTROLr", 7762 },
    { "IPOST_LAG_LAG_BITMAPm", 7763 },
    { "IPOST_LAG_LAG_GROUP_SER_CONTROLr", 7764 },
    { "IPOST_LAG_LAG_GROUPm", 7765 },
    { "IPOST_LAG_LAG_MEMBER_SER_CONTROLr", 7766 },
    { "IPOST_LAG_LAG_MEMBERm", 7767 },
    { "IPOST_LAG_LAG_SHUFFLE_DEBUG_0r", 7768 },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", 7769 },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_0m", 7770 },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", 7771 },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_1m", 7772 },
    { "IPOST_LAG_LINK_STATUS_HW_CTRLr", 7773 },
    { "IPOST_LAG_LINK_STATUSm", 7774 },
    { "IPOST_LAG_LOOPBACK_PORT_BMP_0m", 7775 },
    { "IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLr", 7776 },
    { "IPOST_LAG_NONUCAST_LAG_BLOCK_MASKm", 7777 },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0r", 7778 },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", 7779 },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0m", 7780 },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", 7781 },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1m", 7782 },
    { "IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLr", 7783 },
    { "IPOST_LAG_PORT_AND_LAG_FAILOVERm", 7784 },
    { "IPOST_LAG_RAM_TM_CONTROLr", 7785 },
    { "IPOST_LAG_RAND_NUM_CTRL_0r", 7786 },
    { "IPOST_LAG_RAND_NUM_CTRL_1r", 7787 },
    { "IPOST_LAG_RAND_NUM_CTRL_2r", 7788 },
    { "IPOST_LAG_SYSTEM_LAG_BITMAP_0m", 7789 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_0r", 7790 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_10r", 7791 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_11r", 7792 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_12r", 7793 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_13r", 7794 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_14r", 7795 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_15r", 7796 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_16r", 7797 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_17r", 7798 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_18r", 7799 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_19r", 7800 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_1r", 7801 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_20r", 7802 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_21r", 7803 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_22r", 7804 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_23r", 7805 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_24r", 7806 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_25r", 7807 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_26r", 7808 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_27r", 7809 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_28r", 7810 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_29r", 7811 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_2r", 7812 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_30r", 7813 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_31r", 7814 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_32r", 7815 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_33r", 7816 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_34r", 7817 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_35r", 7818 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_36r", 7819 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_37r", 7820 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_38r", 7821 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_39r", 7822 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_3r", 7823 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_40r", 7824 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_41r", 7825 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_42r", 7826 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_43r", 7827 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_44r", 7828 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_45r", 7829 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_46r", 7830 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_47r", 7831 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_48r", 7832 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_49r", 7833 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_4r", 7834 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_50r", 7835 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_51r", 7836 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_52r", 7837 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_53r", 7838 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_54r", 7839 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_55r", 7840 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_56r", 7841 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_57r", 7842 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_58r", 7843 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_59r", 7844 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_5r", 7845 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_60r", 7846 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_61r", 7847 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_62r", 7848 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_63r", 7849 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_6r", 7850 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_7r", 7851 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_8r", 7852 },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_9r", 7853 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_0m", 7854 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_10m", 7855 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_11m", 7856 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_12m", 7857 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_13m", 7858 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_14m", 7859 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_15m", 7860 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_16m", 7861 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_17m", 7862 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_18m", 7863 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_19m", 7864 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_1m", 7865 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_20m", 7866 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_21m", 7867 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_22m", 7868 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_23m", 7869 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_24m", 7870 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_25m", 7871 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_26m", 7872 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_27m", 7873 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_28m", 7874 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_29m", 7875 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_2m", 7876 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_30m", 7877 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_31m", 7878 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_32m", 7879 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_33m", 7880 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_34m", 7881 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_35m", 7882 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_36m", 7883 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_37m", 7884 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_38m", 7885 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_39m", 7886 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_3m", 7887 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_40m", 7888 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_41m", 7889 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_42m", 7890 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_43m", 7891 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_44m", 7892 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_45m", 7893 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_46m", 7894 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_47m", 7895 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_48m", 7896 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_49m", 7897 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_4m", 7898 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_50m", 7899 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_51m", 7900 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_52m", 7901 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_53m", 7902 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_54m", 7903 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_55m", 7904 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_56m", 7905 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_57m", 7906 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_58m", 7907 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_59m", 7908 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_5m", 7909 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_60m", 7910 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_61m", 7911 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_62m", 7912 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_63m", 7913 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_6m", 7914 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_7m", 7915 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_8m", 7916 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_9m", 7917 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0m", 7918 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEm", 7919 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0r", 7920 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr", 7921 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0m", 7922 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr", 7923 },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1m", 7924 },
    { "IPOST_LAG_SYSTEM_LAG_GROUP_0m", 7925 },
    { "IPOST_LAG_SYSTEM_LAG_MEMBER_0m", 7926 },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0r", 7927 },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", 7928 },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0m", 7929 },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", 7930 },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1m", 7931 },
    { "IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0r", 7932 },
    { "IPOST_LAG_SYSTEM_PORT_SER_CONTROLr", 7933 },
    { "IPOST_LAG_SYSTEM_PORTm", 7934 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEm", 7935 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLr", 7936 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0m", 7937 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLr", 7938 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1m", 7939 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLr", 7940 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2m", 7941 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLr", 7942 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3m", 7943 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEm", 7944 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEm", 7945 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPm", 7946 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELm", 7947 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLr", 7948 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSm", 7949 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPm", 7950 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKm", 7951 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLr", 7952 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPm", 7953 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLr", 7954 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERm", 7955 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLr", 7956 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERm", 7957 },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLr", 7958 },
    { "IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEm", 7959 },
    { "IPOST_MIRROR_SAMPLER_BITP_PROFILEm", 7960 },
    { "IPOST_MIRROR_SAMPLER_BOTP_PROFILEm", 7961 },
    { "IPOST_MIRROR_SAMPLER_CPU_BMPm", 7962 },
    { "IPOST_MIRROR_SAMPLER_CTRL_PRE_SELm", 7963 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0m", 7964 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100m", 7965 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101m", 7966 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102m", 7967 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103m", 7968 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104m", 7969 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105m", 7970 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106m", 7971 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107m", 7972 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108m", 7973 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109m", 7974 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10m", 7975 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110m", 7976 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111m", 7977 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112m", 7978 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113m", 7979 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114m", 7980 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115m", 7981 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116m", 7982 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117m", 7983 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118m", 7984 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119m", 7985 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11m", 7986 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120m", 7987 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121m", 7988 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122m", 7989 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123m", 7990 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124m", 7991 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125m", 7992 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126m", 7993 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127m", 7994 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128m", 7995 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129m", 7996 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12m", 7997 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130m", 7998 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131m", 7999 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132m", 8000 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133m", 8001 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134m", 8002 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135m", 8003 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136m", 8004 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137m", 8005 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138m", 8006 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139m", 8007 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13m", 8008 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140m", 8009 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141m", 8010 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142m", 8011 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143m", 8012 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144m", 8013 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145m", 8014 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146m", 8015 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147m", 8016 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148m", 8017 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149m", 8018 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14m", 8019 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150m", 8020 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151m", 8021 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152m", 8022 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153m", 8023 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154m", 8024 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155m", 8025 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156m", 8026 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157m", 8027 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158m", 8028 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159m", 8029 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15m", 8030 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16m", 8031 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17m", 8032 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18m", 8033 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19m", 8034 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1m", 8035 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20m", 8036 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21m", 8037 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22m", 8038 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23m", 8039 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24m", 8040 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25m", 8041 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26m", 8042 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27m", 8043 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28m", 8044 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29m", 8045 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2m", 8046 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30m", 8047 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31m", 8048 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32m", 8049 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33m", 8050 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34m", 8051 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35m", 8052 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36m", 8053 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37m", 8054 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38m", 8055 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39m", 8056 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3m", 8057 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40m", 8058 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41m", 8059 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42m", 8060 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43m", 8061 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44m", 8062 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45m", 8063 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46m", 8064 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47m", 8065 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48m", 8066 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49m", 8067 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4m", 8068 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50m", 8069 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51m", 8070 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52m", 8071 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53m", 8072 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54m", 8073 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55m", 8074 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56m", 8075 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57m", 8076 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58m", 8077 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59m", 8078 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5m", 8079 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60m", 8080 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61m", 8081 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62m", 8082 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63m", 8083 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64m", 8084 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65m", 8085 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66m", 8086 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67m", 8087 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68m", 8088 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69m", 8089 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6m", 8090 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70m", 8091 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71m", 8092 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72m", 8093 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73m", 8094 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74m", 8095 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75m", 8096 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76m", 8097 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77m", 8098 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78m", 8099 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79m", 8100 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7m", 8101 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80m", 8102 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81m", 8103 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82m", 8104 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83m", 8105 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84m", 8106 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85m", 8107 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86m", 8108 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87m", 8109 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88m", 8110 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89m", 8111 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8m", 8112 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90m", 8113 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91m", 8114 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92m", 8115 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93m", 8116 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94m", 8117 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95m", 8118 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96m", 8119 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97m", 8120 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98m", 8121 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99m", 8122 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9m", 8123 },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0m", 8124 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0m", 8125 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLr", 8126 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0m", 8127 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLr", 8128 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1m", 8129 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLr", 8130 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2m", 8131 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLr", 8132 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3m", 8133 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLr", 8134 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4m", 8135 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLr", 8136 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5m", 8137 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLr", 8138 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6m", 8139 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLr", 8140 },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7m", 8141 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0m", 8142 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1m", 8143 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2m", 8144 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3m", 8145 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4m", 8146 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5m", 8147 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6m", 8148 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7m", 8149 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0m", 8150 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1m", 8151 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2m", 8152 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3m", 8153 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4m", 8154 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5m", 8155 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6m", 8156 },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7m", 8157 },
    { "IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLr", 8158 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLr", 8159 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0m", 8160 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLr", 8161 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1m", 8162 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLr", 8163 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2m", 8164 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLr", 8165 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3m", 8166 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0m", 8167 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1m", 8168 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2m", 8169 },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3m", 8170 },
    { "IPOST_MPB_CCBI_FIXED_BITP_PROFILEm", 8171 },
    { "IPOST_MPB_CCBI_FIXED_CPU_PORTm", 8172 },
    { "IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEm", 8173 },
    { "IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTr", 8174 },
    { "IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGm", 8175 },
    { "IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGr", 8176 },
    { "IPOST_MPB_ENCODE_CTRL_PRE_SELm", 8177 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGr", 8178 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGr", 8179 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSr", 8180 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLr", 8181 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLr", 8182 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYm", 8183 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLr", 8184 },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYm", 8185 },
    { "IPOST_MPB_ENCODE_RAM_TM_CONTROLr", 8186 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLr", 8187 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_0m", 8188 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLr", 8189 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_1m", 8190 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLr", 8191 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_2m", 8192 },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0r", 8193 },
    { "IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0m", 8194 },
    { "IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELm", 8195 },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLr", 8196 },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLr", 8197 },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYm", 8198 },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLr", 8199 },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYm", 8200 },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0m", 8201 },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1m", 8202 },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2m", 8203 },
    { "IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLr", 8204 },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", 8205 },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", 8206 },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", 8207 },
    { "IPOST_REPLICATION_BITP_PROFILEm", 8208 },
    { "IPOST_REPLICATION_BOTP_PROFILEm", 8209 },
    { "IPOST_REPLICATION_CTRL_PRE_SELm", 8210 },
    { "IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLr", 8211 },
    { "IPOST_REPLICATION_L2_BITMAP_PROFILEm", 8212 },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLr", 8213 },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERm", 8214 },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLr", 8215 },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERm", 8216 },
    { "IPOST_REPLICATION_RAM_TM_CONTROLr", 8217 },
    { "IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEm", 8218 },
    { "IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEm", 8219 },
    { "IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELm", 8220 },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGEr", 8221 },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLr", 8222 },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMm", 8223 },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLr", 8224 },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEm", 8225 },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLr", 8226 },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEm", 8227 },
    { "IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLr", 8228 },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0r", 8229 },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1r", 8230 },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLr", 8231 },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMm", 8232 },
    { "IPOST_SER_STATUS_BLK_ING_INTR_ENABLEr", 8233 },
    { "IPOST_SER_STATUS_BLK_ING_INTR_STATUSr", 8234 },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLr", 8235 },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSr", 8236 },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFOm", 8237 },
    { "IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTr", 8238 },
    { "IPOST_SER_STATUS_BLK_RAM_TM_CONTROLr", 8239 },
    { "IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSm", 8240 },
    { "IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKm", 8241 },
    { "IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0m", 8242 },
    { "IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSm", 8243 },
    { "IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLr", 8244 },
    { "IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERm", 8245 },
    { "IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLr", 8246 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSm", 8247 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKm", 8248 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0r", 8249 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10r", 8250 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11r", 8251 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12r", 8252 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13r", 8253 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14r", 8254 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15r", 8255 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16r", 8256 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17r", 8257 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18r", 8258 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19r", 8259 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1r", 8260 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20r", 8261 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21r", 8262 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22r", 8263 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23r", 8264 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24r", 8265 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25r", 8266 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26r", 8267 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27r", 8268 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28r", 8269 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29r", 8270 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2r", 8271 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30r", 8272 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31r", 8273 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32r", 8274 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33r", 8275 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34r", 8276 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35r", 8277 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36r", 8278 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37r", 8279 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38r", 8280 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39r", 8281 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3r", 8282 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40r", 8283 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41r", 8284 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42r", 8285 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43r", 8286 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44r", 8287 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45r", 8288 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46r", 8289 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47r", 8290 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4r", 8291 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5r", 8292 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6r", 8293 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7r", 8294 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8r", 8295 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9r", 8296 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0m", 8297 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1m", 8298 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2m", 8299 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3m", 8300 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4m", 8301 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5m", 8302 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6m", 8303 },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7m", 8304 },
    { "IPV4", 8305 },
    { "IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX", 8306 },
    { "IPV4_DOUBLE_TAG", 8307 },
    { "IPV4_ERROR_TO_CPU", 8308 },
    { "IPV4_MC_DST_MAC_CHECK", 8309 },
    { "IPV4_OTHER", 8310 },
    { "IPV4_SINGLE_TAG", 8311 },
    { "IPV4_TCP", 8312 },
    { "IPV4_UC_DST_MISS_TO_CPU", 8313 },
    { "IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 8314 },
    { "IPV4_UC_STRENGTH_PROFILE_INDEX", 8315 },
    { "IPV4_UC_VRF_STRENGTH_PROFILE_INDEX", 8316 },
    { "IPV4_UDP", 8317 },
    { "IPV4_UNTAG", 8318 },
    { "IPV6", 8319 },
    { "IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX", 8320 },
    { "IPV6_DOUBLE_TAG", 8321 },
    { "IPV6_ERROR_TO_CPU", 8322 },
    { "IPV6_MC_DST_MAC_CHECK", 8323 },
    { "IPV6_MIN_FRAGMENT_SIZE", 8324 },
    { "IPV6_MIN_FRAGMENT_SIZE_CHECK", 8325 },
    { "IPV6_OTHER", 8326 },
    { "IPV6_SINGLE_TAG", 8327 },
    { "IPV6_TCP", 8328 },
    { "IPV6_UC_MISS_TO_CPU", 8329 },
    { "IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 8330 },
    { "IPV6_UC_STRENGTH_PROFILE_INDEX", 8331 },
    { "IPV6_UC_VRF_STRENGTH_PROFILE_INDEX", 8332 },
    { "IPV6_UDP", 8333 },
    { "IPV6_UNTAG", 8334 },
    { "IP_DPR_LATENCY_CONFIGr", 8335 },
    { "IP_ENCAP_TYPE", 8336 },
    { "IP_FIRST_FRAGMENT", 8337 },
    { "IP_MC_L3_IIF_MISMATCH", 8338 },
    { "IP_MC_L3_IIF_MISMATCH_MASK", 8339 },
    { "IP_MC_MISS", 8340 },
    { "IP_MC_MISS_MASK", 8341 },
    { "IP_OPTIONS_PKT", 8342 },
    { "IP_OPTIONS_PKT_MASK", 8343 },
    { "IP_PROTOCOL", 8344 },
    { "IP_TO_CMIC_INTR_ENABLEr", 8345 },
    { "IP_TO_CMIC_INTR_STATUSr", 8346 },
    { "IS_CAL_CONFIGr", 8347 },
    { "IS_CBMG_VALUEr", 8348 },
    { "IS_CMIC_RESERVEDr", 8349 },
    { "IS_CPU_MGMT_LB_RATIOSr", 8350 },
    { "IS_FEATURE_CTRLr", 8351 },
    { "IS_MAX_SPACINGr", 8352 },
    { "IS_MIN_CELL_SPACING_EOP_TO_SOPr", 8353 },
    { "IS_MIN_CELL_SPACINGr", 8354 },
    { "IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", 8355 },
    { "IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", 8356 },
    { "IS_PKSCH_CAL_CONFIGr", 8357 },
    { "IS_PKSCH_CPU_MGMT_LB_RATIOSr", 8358 },
    { "IS_PKSCH_CREDIT_STSr", 8359 },
    { "IS_PKSCH_PKT_CREDITS_PER_PIPEr", 8360 },
    { "IS_PKSCH_PKT_CREDITS_PER_PORTr", 8361 },
    { "IS_SOP", 8362 },
    { "IS_TRUNK", 8363 },
    { "IS_TRUNK_SYSTEM", 8364 },
    { "IS_URG_CELL_SPACINGr", 8365 },
    { "ITU_MODE", 8366 },
    { "JITTER", 8367 },
    { "JUMBO_PKT_SIZE", 8368 },
    { "KAY_IKE_PKT", 8369 },
    { "KEY", 8370 },
    { "KEY0", 8371 },
    { "KEY0_MASK", 8372 },
    { "KEY1", 8373 },
    { "KEY1_MASK", 8374 },
    { "KEY2", 8375 },
    { "KEY2_MASK", 8376 },
    { "KEYED_SHA1", 8377 },
    { "KEY_INPUT_LEVEL_1_BLOCK_0", 8378 },
    { "KEY_INPUT_LEVEL_1_BLOCK_1", 8379 },
    { "KEY_INPUT_LEVEL_1_BLOCK_2", 8380 },
    { "KEY_INPUT_LEVEL_1_BLOCK_3", 8381 },
    { "KEY_INPUT_LEVEL_1_BLOCK_4", 8382 },
    { "KEY_INPUT_LEVEL_1_BLOCK_5", 8383 },
    { "KEY_INPUT_LEVEL_1_BLOCK_6", 8384 },
    { "KEY_INPUT_LEVEL_1_BLOCK_7", 8385 },
    { "KEY_INPUT_LEVEL_1_BLOCK_8", 8386 },
    { "KEY_INPUT_LEVEL_1_BLOCK_9", 8387 },
    { "KEY_L3_IPV4_COMP", 8388 },
    { "KEY_L3_IPV4_COMP_SRC", 8389 },
    { "KEY_L3_IPV4_UC", 8390 },
    { "KEY_L3_IPV4_UC_OVERRIDE", 8391 },
    { "KEY_L3_IPV4_UC_OVERRIDE_SRC", 8392 },
    { "KEY_L3_IPV4_UC_SRC", 8393 },
    { "KEY_L3_IPV4_UC_VRF", 8394 },
    { "KEY_L3_IPV4_UC_VRF_SRC", 8395 },
    { "KEY_L3_IPV6_COMP", 8396 },
    { "KEY_L3_IPV6_COMP_SRC", 8397 },
    { "KEY_L3_IPV6_UC_DOUBLE", 8398 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE", 8399 },
    { "KEY_L3_IPV6_UC_DOUBLE_OVERRIDE_SRC", 8400 },
    { "KEY_L3_IPV6_UC_DOUBLE_SRC", 8401 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF", 8402 },
    { "KEY_L3_IPV6_UC_DOUBLE_VRF_SRC", 8403 },
    { "KEY_L3_IPV6_UC_QUAD", 8404 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE", 8405 },
    { "KEY_L3_IPV6_UC_QUAD_OVERRIDE_SRC", 8406 },
    { "KEY_L3_IPV6_UC_QUAD_SRC", 8407 },
    { "KEY_L3_IPV6_UC_QUAD_VRF", 8408 },
    { "KEY_L3_IPV6_UC_QUAD_VRF_SRC", 8409 },
    { "KEY_L3_IPV6_UC_SINGLE", 8410 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE", 8411 },
    { "KEY_L3_IPV6_UC_SINGLE_OVERRIDE_SRC", 8412 },
    { "KEY_L3_IPV6_UC_SINGLE_SRC", 8413 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF", 8414 },
    { "KEY_L3_IPV6_UC_SINGLE_VRF_SRC", 8415 },
    { "KEY_TYPE", 8416 },
    { "L0_SCHED_NODE", 8417 },
    { "L1_SCHED_NODE_MC", 8418 },
    { "L1_SCHED_NODE_UC", 8419 },
    { "L2", 8420 },
    { "L2_DST_LOOKUP_FAILURE", 8421 },
    { "L2_DST_LOOKUP_FAILURE_MASK", 8422 },
    { "L2_EIF_ID", 8423 },
    { "L2_EIF_SYSTEM_DESTINATION", 8424 },
    { "L2_HEADER_VALIDATION_1_DST_MAC", 8425 },
    { "L2_HEADER_VALIDATION_1_DST_MAC_ID", 8426 },
    { "L2_HEADER_VALIDATION_1_SRC_MAC", 8427 },
    { "L2_HEADER_VALIDATION_1_SRC_MAC_ID", 8428 },
    { "L2_HEADER_VALIDATION_2_DST_MAC", 8429 },
    { "L2_HEADER_VALIDATION_2_DST_MAC_ID", 8430 },
    { "L2_HEADER_VALIDATION_2_SRC_MAC", 8431 },
    { "L2_HEADER_VALIDATION_2_SRC_MAC_ID", 8432 },
    { "L2_IIF_SVP_MIRROR_INDEX_0", 8433 },
    { "L2_L3_MC_COMBINED_MODE", 8434 },
    { "L2_L3_MEMBER", 8435 },
    { "L2_MASK", 8436 },
    { "L2_MC", 8437 },
    { "L2_MC_GROUP", 8438 },
    { "L2_MC_GROUP_ID", 8439 },
    { "L2_MC_MISS", 8440 },
    { "L2_MC_MISS_MASK", 8441 },
    { "L2_MEMBER", 8442 },
    { "L2_MOVE", 8443 },
    { "L2_MOVE_MASK", 8444 },
    { "L2_MY_STATION_HIT", 8445 },
    { "L2_MY_STATION_HIT_MASK", 8446 },
    { "L2_PORT", 8447 },
    { "L2_PROTO", 8448 },
    { "L2_PROTO_MASK", 8449 },
    { "L2_SRC_LOOKUP_FAILURE", 8450 },
    { "L2_SRC_LOOKUP_FAILURE_MASK", 8451 },
    { "L3UC_DST", 8452 },
    { "L3UC_ROUTED", 8453 },
    { "L3UC_SRC", 8454 },
    { "L3_ALPM_CONTROL", 8455 },
    { "L3_ALPM_LEVEL_1_USAGE", 8456 },
    { "L3_ALPM_LEVEL_2_USAGE", 8457 },
    { "L3_ALPM_LEVEL_3_USAGE", 8458 },
    { "L3_DEFIP_ALPM_LEVEL2_B0_ECCm", 8459 },
    { "L3_DEFIP_ALPM_LEVEL2_B0_SINGLEm", 8460 },
    { "L3_DEFIP_ALPM_LEVEL2_B0m", 8461 },
    { "L3_DEFIP_ALPM_LEVEL2_B1_ECCm", 8462 },
    { "L3_DEFIP_ALPM_LEVEL2_B1_SINGLEm", 8463 },
    { "L3_DEFIP_ALPM_LEVEL2_B1m", 8464 },
    { "L3_DEFIP_ALPM_LEVEL2_B2_ECCm", 8465 },
    { "L3_DEFIP_ALPM_LEVEL2_B2_SINGLEm", 8466 },
    { "L3_DEFIP_ALPM_LEVEL2_B2m", 8467 },
    { "L3_DEFIP_ALPM_LEVEL2_B3_ECCm", 8468 },
    { "L3_DEFIP_ALPM_LEVEL2_B3_SINGLEm", 8469 },
    { "L3_DEFIP_ALPM_LEVEL2_B3m", 8470 },
    { "L3_DEFIP_ALPM_LEVEL2_B4_ECCm", 8471 },
    { "L3_DEFIP_ALPM_LEVEL2_B4_SINGLEm", 8472 },
    { "L3_DEFIP_ALPM_LEVEL2_B4m", 8473 },
    { "L3_DEFIP_ALPM_LEVEL2_B5_ECCm", 8474 },
    { "L3_DEFIP_ALPM_LEVEL2_B5_SINGLEm", 8475 },
    { "L3_DEFIP_ALPM_LEVEL2_B5m", 8476 },
    { "L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLm", 8477 },
    { "L3_DEFIP_ALPM_LEVEL3_B0_ECCm", 8478 },
    { "L3_DEFIP_ALPM_LEVEL3_B0_SINGLEm", 8479 },
    { "L3_DEFIP_ALPM_LEVEL3_B0m", 8480 },
    { "L3_DEFIP_ALPM_LEVEL3_B1_ECCm", 8481 },
    { "L3_DEFIP_ALPM_LEVEL3_B1_SINGLEm", 8482 },
    { "L3_DEFIP_ALPM_LEVEL3_B1m", 8483 },
    { "L3_DEFIP_ALPM_LEVEL3_B2_ECCm", 8484 },
    { "L3_DEFIP_ALPM_LEVEL3_B2_SINGLEm", 8485 },
    { "L3_DEFIP_ALPM_LEVEL3_B2m", 8486 },
    { "L3_DEFIP_ALPM_LEVEL3_B3_ECCm", 8487 },
    { "L3_DEFIP_ALPM_LEVEL3_B3_SINGLEm", 8488 },
    { "L3_DEFIP_ALPM_LEVEL3_B3m", 8489 },
    { "L3_DEFIP_ALPM_LEVEL3_B4_ECCm", 8490 },
    { "L3_DEFIP_ALPM_LEVEL3_B4_SINGLEm", 8491 },
    { "L3_DEFIP_ALPM_LEVEL3_B4m", 8492 },
    { "L3_DEFIP_ALPM_LEVEL3_B5_ECCm", 8493 },
    { "L3_DEFIP_ALPM_LEVEL3_B5_SINGLEm", 8494 },
    { "L3_DEFIP_ALPM_LEVEL3_B5m", 8495 },
    { "L3_DEFIP_ALPM_LEVEL3_B6_ECCm", 8496 },
    { "L3_DEFIP_ALPM_LEVEL3_B6_SINGLEm", 8497 },
    { "L3_DEFIP_ALPM_LEVEL3_B6m", 8498 },
    { "L3_DEFIP_ALPM_LEVEL3_B7_ECCm", 8499 },
    { "L3_DEFIP_ALPM_LEVEL3_B7_SINGLEm", 8500 },
    { "L3_DEFIP_ALPM_LEVEL3_B7m", 8501 },
    { "L3_DEFIP_ALPM_PIVOT_FMT1", 8502 },
    { "L3_DEFIP_ALPM_PIVOT_FMT1_FULL", 8503 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2", 8504 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2_FULL", 8505 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3", 8506 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3_FULL", 8507 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4", 8508 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4_FULL", 8509 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5", 8510 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5_FULL", 8511 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6", 8512 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6_FULL", 8513 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7", 8514 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7_FULL", 8515 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8", 8516 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8_FULL", 8517 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1", 8518 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10", 8519 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10_FULL", 8520 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11", 8521 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11_FULL", 8522 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12", 8523 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12_FULL", 8524 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13", 8525 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13_FULL", 8526 },
    { "L3_DEFIP_ALPM_ROUTE_FMT1_FULL", 8527 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2", 8528 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2_FULL", 8529 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3", 8530 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3_FULL", 8531 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4", 8532 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4_FULL", 8533 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5", 8534 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5_FULL", 8535 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6", 8536 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6_FULL", 8537 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7", 8538 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7_FULL", 8539 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8", 8540 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8_FULL", 8541 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9", 8542 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9_FULL", 8543 },
    { "L3_DEFIP_DATA_LEVEL1", 8544 },
    { "L3_DEFIP_LEVEL1_FMT", 8545 },
    { "L3_DEFIP_TCAM_KEY", 8546 },
    { "L3_DEFIP_TCAM_LEVEL1", 8547 },
    { "L3_DST_MISS", 8548 },
    { "L3_DST_MISS_MASK", 8549 },
    { "L3_HDR_ERR", 8550 },
    { "L3_HDR_ERR_MASK", 8551 },
    { "L3_HEADER_VALIDATION_1_DST_IPV4", 8552 },
    { "L3_HEADER_VALIDATION_1_DST_IPV4_ID", 8553 },
    { "L3_HEADER_VALIDATION_1_DST_IPV6", 8554 },
    { "L3_HEADER_VALIDATION_1_DST_IPV6_ID", 8555 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV4", 8556 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV4_ID", 8557 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV6", 8558 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV6_ID", 8559 },
    { "L3_HEADER_VALIDATION_2_DST_IPV4", 8560 },
    { "L3_HEADER_VALIDATION_2_DST_IPV4_ID", 8561 },
    { "L3_HEADER_VALIDATION_2_DST_IPV6", 8562 },
    { "L3_HEADER_VALIDATION_2_DST_IPV6_ID", 8563 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV4", 8564 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV4_ID", 8565 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV6", 8566 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV6_ID", 8567 },
    { "L3_MC", 8568 },
    { "L3_MC_CONTROL", 8569 },
    { "L3_MC_ERROR_TO_CPU", 8570 },
    { "L3_MC_INDEX_ERROR_TO_CPU", 8571 },
    { "L3_MC_L3ONLY", 8572 },
    { "L3_MC_MISS_TO_L2", 8573 },
    { "L3_MC_PORT_MISS_TO_CPU", 8574 },
    { "L3_MC_TNL_DROP", 8575 },
    { "L3_MEMBER", 8576 },
    { "L3_MTU", 8577 },
    { "L3_MTU_ADJUST_PROFILE", 8578 },
    { "L3_MTU_ADJUST_PROFILE_ID", 8579 },
    { "L3_MTU_CHECK_FAIL", 8580 },
    { "L3_MTU_CHECK_FAIL_MASK", 8581 },
    { "L3_MTU_CHECK_FAIL_TO_CPU", 8582 },
    { "L3_MTU_PROFILE", 8583 },
    { "L3_MTU_PROFILE_ID", 8584 },
    { "L3_PAYLOAD", 8585 },
    { "L3_PORT", 8586 },
    { "L3_PROTECTION_ENABLE", 8587 },
    { "L3_SLOW_PATH_TO_CPU", 8588 },
    { "L3_SRC_HIT", 8589 },
    { "L3_SRC_MISS", 8590 },
    { "L3_SRC_MISS_MASK", 8591 },
    { "L3_SRC_MOVE", 8592 },
    { "L3_SRC_MOVE_MASK", 8593 },
    { "L3_UC_CONTROL", 8594 },
    { "L4_DST_PORT", 8595 },
    { "L4_SRC_PORT", 8596 },
    { "LABEL_FWD_CTRL", 8597 },
    { "LABEL_FWD_CTRL_1", 8598 },
    { "LABEL_FWD_CTRL_1_MASK", 8599 },
    { "LABEL_FWD_CTRL_2", 8600 },
    { "LABEL_FWD_CTRL_2_MASK", 8601 },
    { "LABEL_FWD_CTRL_3", 8602 },
    { "LABEL_FWD_CTRL_3_MASK", 8603 },
    { "LABEL_FWD_CTRL_MASK", 8604 },
    { "LABEL_REORDER", 8605 },
    { "LABEL_STACK", 8606 },
    { "LAG_FAILOVER", 8607 },
    { "LANE_INDEX", 8608 },
    { "LARGE_VRF", 8609 },
    { "LAST_DERIVED_ECN", 8610 },
    { "LAST_OPERATIONAL_STATE", 8611 },
    { "LATENCY_ADJUST", 8612 },
    { "LB_HASH", 8613 },
    { "LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION", 8614 },
    { "LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION_ID", 8615 },
    { "LB_HASH_DLB_TRUNK_OUTPUT_SELECTION", 8616 },
    { "LB_HASH_DLB_TRUNK_OUTPUT_SELECTION_ID", 8617 },
    { "LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION", 8618 },
    { "LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION_ID", 8619 },
    { "LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION", 8620 },
    { "LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION_ID", 8621 },
    { "LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILE", 8622 },
    { "LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION", 8623 },
    { "LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION_ID", 8624 },
    { "LB_HASH_FLOW_BASED", 8625 },
    { "LB_HASH_FLOW_BASED_L2", 8626 },
    { "LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 8627 },
    { "LB_HASH_FLOW_BASED_RH", 8628 },
    { "LB_HASH_INSTANCE", 8629 },
    { "LB_HASH_TABLE_INSTANCE", 8630 },
    { "LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION", 8631 },
    { "LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION_ID", 8632 },
    { "LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION", 8633 },
    { "LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION_ID", 8634 },
    { "LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION", 8635 },
    { "LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION_ID", 8636 },
    { "LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION", 8637 },
    { "LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION_ID", 8638 },
    { "LB_HASH_TRUNK_UC_OUTPUT_SELECTION", 8639 },
    { "LB_HASH_TRUNK_UC_OUTPUT_SELECTION_ID", 8640 },
    { "LB_HASH_USE_FLOW_DLB_ECMP", 8641 },
    { "LB_HASH_USE_FLOW_FAILOVER", 8642 },
    { "LB_HASH_USE_FLOW_NONUC", 8643 },
    { "LB_HASH_USE_FLOW_UC", 8644 },
    { "LB_MODE", 8645 },
    { "LEARN", 8646 },
    { "LEARN_CACHE", 8647 },
    { "LEARN_CACHE_BITP_PROFILEm", 8648 },
    { "LEARN_CACHE_BOTP_PROFILEm", 8649 },
    { "LEARN_CACHE_CACHEm", 8650 },
    { "LEARN_CACHE_CONTROL", 8651 },
    { "LEARN_CACHE_CTRL_PRE_SELm", 8652 },
    { "LEARN_CACHE_CTRLr", 8653 },
    { "LEARN_CACHE_DATA", 8654 },
    { "LEARN_CACHE_DATA_CONTROL", 8655 },
    { "LEARN_CACHE_DATA_ID", 8656 },
    { "LEARN_CACHE_DATA_INFO_ID", 8657 },
    { "LEARN_CACHE_STATUSr", 8658 },
    { "LEARN_PKT_DISCARD_DUPLICATE", 8659 },
    { "LEARN_PKT_DISCARD_EM_FAIL", 8660 },
    { "LEARN_PKT_DISCARD_FLOW_LIMIT_EXCEED", 8661 },
    { "LEARN_PKT_DISCARD_INVALID_GROUP", 8662 },
    { "LEARN_PKT_DISCARD_PARSE_ERROR", 8663 },
    { "LEARN_PKT_DISCARD_PIPE_LIMIT_EXCEED", 8664 },
    { "LESS", 8665 },
    { "LEVEL0_RANDOM_SEED", 8666 },
    { "LEVEL1_RANDOM_SEED", 8667 },
    { "LIMIT_CELLS", 8668 },
    { "LIMIT_CELLS_OPER", 8669 },
    { "LINKSCAN_MODE", 8670 },
    { "LINK_DELAY", 8671 },
    { "LINK_STATE", 8672 },
    { "LINK_TRAINING", 8673 },
    { "LINK_TRAINING_ACTIVE", 8674 },
    { "LINK_TRAINING_DONE", 8675 },
    { "LINK_TRAINING_OFF", 8676 },
    { "LM_CONTROL", 8677 },
    { "LM_LINK_STATE", 8678 },
    { "LM_PORT_CONTROL", 8679 },
    { "LOCAL_AUTH_SEQ_NUM", 8680 },
    { "LOCAL_DIAG_CODE", 8681 },
    { "LOCAL_DISCRIMINATOR", 8682 },
    { "LOCAL_FAULT", 8683 },
    { "LOCAL_FAULT_DISABLE", 8684 },
    { "LOCAL_STATE", 8685 },
    { "LOCAL_STATE_ADMIN_DOWN", 8686 },
    { "LOCAL_STATE_DOWN", 8687 },
    { "LOCAL_STATE_DOWN_EVENT_ON_ENDPOINT_CREATION", 8688 },
    { "LOCAL_STATE_INIT", 8689 },
    { "LOCAL_STATE_UP", 8690 },
    { "LOCKED", 8691 },
    { "LOG_DATA", 8692 },
    { "LOG_DATA_CNT", 8693 },
    { "LONG_CH", 8694 },
    { "LOOKUP0_LT", 8695 },
    { "LOOKUP1_LT", 8696 },
    { "LOOKUP_CNT", 8697 },
    { "LOOKUP_OPCODE", 8698 },
    { "LOOPBACK", 8699 },
    { "LOOPBACK_MODE", 8700 },
    { "LOOPBACK_PORTS", 8701 },
    { "LOOPBACK_PORTS_MASK_ACTION", 8702 },
    { "LOOPBACK_PORTS_MASK_TARGET", 8703 },
    { "LOSSLESS", 8704 },
    { "LOSSLESS0_BYTE", 8705 },
    { "LOSSLESS0_FLOW_CTRL", 8706 },
    { "LOSSLESS0_PKT", 8707 },
    { "LOSSLESS1_BYTE", 8708 },
    { "LOSSLESS1_FLOW_CTRL", 8709 },
    { "LOSSLESS1_PKT", 8710 },
    { "LOSSLESS_PRI_GRP", 8711 },
    { "LOSSY", 8712 },
    { "LOSSY_AND_LOSSLESS", 8713 },
    { "LOSSY_BYTE", 8714 },
    { "LOSSY_HIGH_BYTE", 8715 },
    { "LOSSY_HIGH_PKT", 8716 },
    { "LOSSY_LOW_BYTE", 8717 },
    { "LOSSY_LOW_PKT", 8718 },
    { "LOW_CNG_LIMIT_CELLS", 8719 },
    { "LOW_CONGESTION", 8720 },
    { "LPM_IP_CONTROLm", 8721 },
    { "LP_DFE", 8722 },
    { "LP_DFE_AUTO", 8723 },
    { "LP_TX_PRECODER_ON", 8724 },
    { "LP_TX_PRECODER_ON_AUTO", 8725 },
    { "M0SSQ_SRAM_LL_128K_CONTROL1r", 8726 },
    { "M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r", 8727 },
    { "M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r", 8728 },
    { "M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr", 8729 },
    { "M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr", 8730 },
    { "M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr", 8731 },
    { "M0SSQ_SRAM_LL_128K_MEMORY_PDAr", 8732 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr", 8733 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr", 8734 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r", 8735 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r", 8736 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r", 8737 },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r", 8738 },
    { "M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr", 8739 },
    { "M0SSQ_SRAM_LL_128K_STATUS10r", 8740 },
    { "M0SSQ_SRAM_LL_128K_STATUS1r", 8741 },
    { "M0SSQ_SRAM_LL_128K_STATUS2r", 8742 },
    { "M0SSQ_SRAM_LL_128K_STATUS3r", 8743 },
    { "M0SSQ_SRAM_LL_128K_STATUS4r", 8744 },
    { "M0SSQ_SRAM_LL_128K_STATUS5r", 8745 },
    { "M0SSQ_SRAM_LL_128K_STATUS6r", 8746 },
    { "M0SSQ_SRAM_LL_128K_STATUS7r", 8747 },
    { "M0SSQ_SRAM_LL_128K_STATUS8r", 8748 },
    { "M0SSQ_SRAM_LL_128K_STATUS9r", 8749 },
    { "MAC_DISABLED", 8750 },
    { "MAC_ECC_INTR_ENABLE", 8751 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP", 8752 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP_MASK", 8753 },
    { "MANUAL_RECOVERY", 8754 },
    { "MANUAL_RECOVERY_OPER", 8755 },
    { "MANUAL_SYNC", 8756 },
    { "MAP", 8757 },
    { "MAPPED_DSCP", 8758 },
    { "MAPPED_VALUE_STRENGTH", 8759 },
    { "MARK", 8760 },
    { "MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 8761 },
    { "MARTIAN_ADDR", 8762 },
    { "MARTIAN_ADDRESS_TO_CPU", 8763 },
    { "MARTIAN_ADDR_MASK", 8764 },
    { "MASK", 8765 },
    { "MASK_ACTION", 8766 },
    { "MASK_EGR_PORTS", 8767 },
    { "MASK_LOWER", 8768 },
    { "MASK_PORTS", 8769 },
    { "MASK_SIZE_1", 8770 },
    { "MASK_SIZE_2", 8771 },
    { "MASK_SIZE_3", 8772 },
    { "MASK_TARGET", 8773 },
    { "MASK_UPPER", 8774 },
    { "MAX", 8775 },
    { "MAX_AGG_LIST_MEMBER", 8776 },
    { "MAX_AUTH_SHA1_KEYS", 8777 },
    { "MAX_AUTH_SHA1_KEYS_OPER", 8778 },
    { "MAX_AUTH_SIMPLE_PASSWORD_KEYS", 8779 },
    { "MAX_AUTH_SIMPLE_PASSWORD_KEYS_OPER", 8780 },
    { "MAX_BANDWIDTH_KBPS", 8781 },
    { "MAX_BANDWIDTH_KBPS_OPER", 8782 },
    { "MAX_BURST_KBITS", 8783 },
    { "MAX_BURST_PKTS", 8784 },
    { "MAX_BURST_SIZE_KBITS", 8785 },
    { "MAX_BURST_SIZE_KBITS_OPER", 8786 },
    { "MAX_BURST_SIZE_PKTS", 8787 },
    { "MAX_BURST_SIZE_PKTS_OPER", 8788 },
    { "MAX_CONTAINER", 8789 },
    { "MAX_CREDIT_CELLS", 8790 },
    { "MAX_ENDPOINTS", 8791 },
    { "MAX_ENDPOINTS_OPER", 8792 },
    { "MAX_ENTRIES", 8793 },
    { "MAX_EXPORT_LENGTH", 8794 },
    { "MAX_EXPORT_LENGTH_OPER", 8795 },
    { "MAX_EXPORT_PKT_LENGTH", 8796 },
    { "MAX_EXPORT_PKT_LENGTH_OPER", 8797 },
    { "MAX_FLOWS", 8798 },
    { "MAX_FLOWS_OPER", 8799 },
    { "MAX_FRAME_SIZE", 8800 },
    { "MAX_GROUPS", 8801 },
    { "MAX_GROUPS_OPER", 8802 },
    { "MAX_LABEL", 8803 },
    { "MAX_LIMIT", 8804 },
    { "MAX_MEMBERS", 8805 },
    { "MAX_NUM_MC_REPL", 8806 },
    { "MAX_NUM_PORTS", 8807 },
    { "MAX_NUM_PORTS_OPER", 8808 },
    { "MAX_PKT_LENGTH", 8809 },
    { "MAX_PKT_SIZE", 8810 },
    { "MAX_PKT_SIZE_OPER", 8811 },
    { "MAX_RATE_KBPS", 8812 },
    { "MAX_RATE_KBPS_OPER", 8813 },
    { "MAX_RATE_PPS", 8814 },
    { "MAX_RATE_PPS_OPER", 8815 },
    { "MAX_RAW_BUCKETS", 8816 },
    { "MAX_RX_PKT_LENGTH", 8817 },
    { "MAX_RX_PKT_LENGTH_OPER", 8818 },
    { "MAX_SUB_PORT", 8819 },
    { "MAX_USAGE_BYTE", 8820 },
    { "MAX_USAGE_CELLS", 8821 },
    { "MAX_USAGE_MODE", 8822 },
    { "MAX_VALUE", 8823 },
    { "MC_BASE_INDEX", 8824 },
    { "MC_CELLS", 8825 },
    { "MC_COS", 8826 },
    { "MC_COS_MIRROR", 8827 },
    { "MC_COS_STRENGTH", 8828 },
    { "MC_GREEN_PKT", 8829 },
    { "MC_ID_ERROR", 8830 },
    { "MC_ID_ERROR_MASK", 8831 },
    { "MC_MIN_USAGE_CELLS", 8832 },
    { "MC_NUM_ENTRIES", 8833 },
    { "MC_OVERRIDE", 8834 },
    { "MC_PKT", 8835 },
    { "MC_PKT_MC_COS", 8836 },
    { "MC_PKT_MC_COS_OVERRIDE", 8837 },
    { "MC_PORT_SERVICE_POOL", 8838 },
    { "MC_Q", 8839 },
    { "MC_QUEUE_LIMIT_EXCEEDS", 8840 },
    { "MC_Q_CELLS", 8841 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS", 8842 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 8843 },
    { "MC_Q_INVALID", 8844 },
    { "MC_Q_LIMIT_EXCEEDS", 8845 },
    { "MC_Q_PORT", 8846 },
    { "MC_RED_PKT", 8847 },
    { "MC_SERVICE_POOL", 8848 },
    { "MC_SHARED_USAGE_CELLS", 8849 },
    { "MC_TM_EBST_DATA_ID", 8850 },
    { "MC_YELLOW_PKT", 8851 },
    { "MEDIUM_CONGESTION", 8852 },
    { "MEDIUM_TYPE", 8853 },
    { "MEDIUM_TYPE_AUTO", 8854 },
    { "MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLr", 8855 },
    { "MEMBERSHIP_CHECK_ING0_BITMAPm", 8856 },
    { "MEMBERSHIP_CHECK_ING0_BITP_PROFILEm", 8857 },
    { "MEMBERSHIP_CHECK_ING0_BOTP_PROFILEm", 8858 },
    { "MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELm", 8859 },
    { "MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLr", 8860 },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLr", 8861 },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERm", 8862 },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLr", 8863 },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERm", 8864 },
    { "MEMBER_CNT", 8865 },
    { "MEMBER_INDEX", 8866 },
    { "MEMBER_L2_EIF", 8867 },
    { "MEMBER_PORTS", 8868 },
    { "MEMBER_PORT_ID", 8869 },
    { "MEMBER_REASSIGNMENT_CNT", 8870 },
    { "MEMDB_EFTA10_ACC_MODESr", 8871 },
    { "MEMDB_EFTA10_MEM0_MEM1m", 8872 },
    { "MEMDB_EFTA10_MEM0_SER_CONTROLr", 8873 },
    { "MEMDB_EFTA10_MEM0m", 8874 },
    { "MEMDB_EFTA10_MEM1_SER_CONTROLr", 8875 },
    { "MEMDB_EFTA10_MEM1m", 8876 },
    { "MEMDB_EFTA10_MEM2_MEM3m", 8877 },
    { "MEMDB_EFTA10_MEM2_SER_CONTROLr", 8878 },
    { "MEMDB_EFTA10_MEM2m", 8879 },
    { "MEMDB_EFTA10_MEM3_SER_CONTROLr", 8880 },
    { "MEMDB_EFTA10_MEM3m", 8881 },
    { "MEMDB_EFTA10_MEM4_MEM5m", 8882 },
    { "MEMDB_EFTA10_MEM4_SER_CONTROLr", 8883 },
    { "MEMDB_EFTA10_MEM4m", 8884 },
    { "MEMDB_EFTA10_MEM5_SER_CONTROLr", 8885 },
    { "MEMDB_EFTA10_MEM5m", 8886 },
    { "MEMDB_EFTA10_MEM6_MEM7m", 8887 },
    { "MEMDB_EFTA10_MEM6_SER_CONTROLr", 8888 },
    { "MEMDB_EFTA10_MEM6m", 8889 },
    { "MEMDB_EFTA10_MEM7_SER_CONTROLr", 8890 },
    { "MEMDB_EFTA10_MEM7m", 8891 },
    { "MEMDB_EFTA10_RAM_TM_CONTROLr", 8892 },
    { "MEMDB_EFTA20_ACC_MODESr", 8893 },
    { "MEMDB_EFTA20_MEM0_MEM1m", 8894 },
    { "MEMDB_EFTA20_MEM0_SER_CONTROLr", 8895 },
    { "MEMDB_EFTA20_MEM0m", 8896 },
    { "MEMDB_EFTA20_MEM10_MEM11m", 8897 },
    { "MEMDB_EFTA20_MEM10_SER_CONTROLr", 8898 },
    { "MEMDB_EFTA20_MEM10m", 8899 },
    { "MEMDB_EFTA20_MEM11_SER_CONTROLr", 8900 },
    { "MEMDB_EFTA20_MEM11m", 8901 },
    { "MEMDB_EFTA20_MEM1_SER_CONTROLr", 8902 },
    { "MEMDB_EFTA20_MEM1m", 8903 },
    { "MEMDB_EFTA20_MEM2_MEM3m", 8904 },
    { "MEMDB_EFTA20_MEM2_SER_CONTROLr", 8905 },
    { "MEMDB_EFTA20_MEM2m", 8906 },
    { "MEMDB_EFTA20_MEM3_SER_CONTROLr", 8907 },
    { "MEMDB_EFTA20_MEM3m", 8908 },
    { "MEMDB_EFTA20_MEM4_MEM5m", 8909 },
    { "MEMDB_EFTA20_MEM4_SER_CONTROLr", 8910 },
    { "MEMDB_EFTA20_MEM4m", 8911 },
    { "MEMDB_EFTA20_MEM5_SER_CONTROLr", 8912 },
    { "MEMDB_EFTA20_MEM5m", 8913 },
    { "MEMDB_EFTA20_MEM6_MEM7m", 8914 },
    { "MEMDB_EFTA20_MEM6_SER_CONTROLr", 8915 },
    { "MEMDB_EFTA20_MEM6m", 8916 },
    { "MEMDB_EFTA20_MEM7_SER_CONTROLr", 8917 },
    { "MEMDB_EFTA20_MEM7m", 8918 },
    { "MEMDB_EFTA20_MEM8_MEM9m", 8919 },
    { "MEMDB_EFTA20_MEM8_SER_CONTROLr", 8920 },
    { "MEMDB_EFTA20_MEM8m", 8921 },
    { "MEMDB_EFTA20_MEM9_SER_CONTROLr", 8922 },
    { "MEMDB_EFTA20_MEM9m", 8923 },
    { "MEMDB_EFTA20_RAM_TM_CONTROLr", 8924 },
    { "MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLr", 8925 },
    { "MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLr", 8926 },
    { "MEMDB_IFTA100_MEM0_0_DATA_ONLYm", 8927 },
    { "MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLr", 8928 },
    { "MEMDB_IFTA100_MEM0_0_ONLYm", 8929 },
    { "MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLr", 8930 },
    { "MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLr", 8931 },
    { "MEMDB_IFTA100_MEM0_1_DATA_ONLYm", 8932 },
    { "MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLr", 8933 },
    { "MEMDB_IFTA100_MEM0_1_ONLYm", 8934 },
    { "MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLr", 8935 },
    { "MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLr", 8936 },
    { "MEMDB_IFTA100_MEM0_2_DATA_ONLYm", 8937 },
    { "MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLr", 8938 },
    { "MEMDB_IFTA100_MEM0_2_ONLYm", 8939 },
    { "MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLr", 8940 },
    { "MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLr", 8941 },
    { "MEMDB_IFTA100_MEM0_3_DATA_ONLYm", 8942 },
    { "MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLr", 8943 },
    { "MEMDB_IFTA100_MEM0_3_ONLYm", 8944 },
    { "MEMDB_IFTA100_MEM0_BIST_CONFIGr", 8945 },
    { "MEMDB_IFTA100_MEM0_BIST_DEBUGr", 8946 },
    { "MEMDB_IFTA100_MEM0_BIST_STATUSr", 8947 },
    { "MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLr", 8948 },
    { "MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLr", 8949 },
    { "MEMDB_IFTA100_MEM10_0_DATA_ONLYm", 8950 },
    { "MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLr", 8951 },
    { "MEMDB_IFTA100_MEM10_0_ONLYm", 8952 },
    { "MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLr", 8953 },
    { "MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLr", 8954 },
    { "MEMDB_IFTA100_MEM10_1_DATA_ONLYm", 8955 },
    { "MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLr", 8956 },
    { "MEMDB_IFTA100_MEM10_1_ONLYm", 8957 },
    { "MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLr", 8958 },
    { "MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLr", 8959 },
    { "MEMDB_IFTA100_MEM10_2_DATA_ONLYm", 8960 },
    { "MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLr", 8961 },
    { "MEMDB_IFTA100_MEM10_2_ONLYm", 8962 },
    { "MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLr", 8963 },
    { "MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLr", 8964 },
    { "MEMDB_IFTA100_MEM10_3_DATA_ONLYm", 8965 },
    { "MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLr", 8966 },
    { "MEMDB_IFTA100_MEM10_3_ONLYm", 8967 },
    { "MEMDB_IFTA100_MEM10_BIST_CONFIGr", 8968 },
    { "MEMDB_IFTA100_MEM10_BIST_DEBUGr", 8969 },
    { "MEMDB_IFTA100_MEM10_BIST_STATUSr", 8970 },
    { "MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLr", 8971 },
    { "MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLr", 8972 },
    { "MEMDB_IFTA100_MEM11_0_DATA_ONLYm", 8973 },
    { "MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLr", 8974 },
    { "MEMDB_IFTA100_MEM11_0_ONLYm", 8975 },
    { "MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLr", 8976 },
    { "MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLr", 8977 },
    { "MEMDB_IFTA100_MEM11_1_DATA_ONLYm", 8978 },
    { "MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLr", 8979 },
    { "MEMDB_IFTA100_MEM11_1_ONLYm", 8980 },
    { "MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLr", 8981 },
    { "MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLr", 8982 },
    { "MEMDB_IFTA100_MEM11_2_DATA_ONLYm", 8983 },
    { "MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLr", 8984 },
    { "MEMDB_IFTA100_MEM11_2_ONLYm", 8985 },
    { "MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLr", 8986 },
    { "MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLr", 8987 },
    { "MEMDB_IFTA100_MEM11_3_DATA_ONLYm", 8988 },
    { "MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLr", 8989 },
    { "MEMDB_IFTA100_MEM11_3_ONLYm", 8990 },
    { "MEMDB_IFTA100_MEM11_BIST_CONFIGr", 8991 },
    { "MEMDB_IFTA100_MEM11_BIST_DEBUGr", 8992 },
    { "MEMDB_IFTA100_MEM11_BIST_STATUSr", 8993 },
    { "MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLr", 8994 },
    { "MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLr", 8995 },
    { "MEMDB_IFTA100_MEM1_0_DATA_ONLYm", 8996 },
    { "MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLr", 8997 },
    { "MEMDB_IFTA100_MEM1_0_ONLYm", 8998 },
    { "MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLr", 8999 },
    { "MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLr", 9000 },
    { "MEMDB_IFTA100_MEM1_1_DATA_ONLYm", 9001 },
    { "MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLr", 9002 },
    { "MEMDB_IFTA100_MEM1_1_ONLYm", 9003 },
    { "MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLr", 9004 },
    { "MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLr", 9005 },
    { "MEMDB_IFTA100_MEM1_2_DATA_ONLYm", 9006 },
    { "MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLr", 9007 },
    { "MEMDB_IFTA100_MEM1_2_ONLYm", 9008 },
    { "MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLr", 9009 },
    { "MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLr", 9010 },
    { "MEMDB_IFTA100_MEM1_3_DATA_ONLYm", 9011 },
    { "MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLr", 9012 },
    { "MEMDB_IFTA100_MEM1_3_ONLYm", 9013 },
    { "MEMDB_IFTA100_MEM1_BIST_CONFIGr", 9014 },
    { "MEMDB_IFTA100_MEM1_BIST_DEBUGr", 9015 },
    { "MEMDB_IFTA100_MEM1_BIST_STATUSr", 9016 },
    { "MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLr", 9017 },
    { "MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLr", 9018 },
    { "MEMDB_IFTA100_MEM2_0_DATA_ONLYm", 9019 },
    { "MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLr", 9020 },
    { "MEMDB_IFTA100_MEM2_0_ONLYm", 9021 },
    { "MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLr", 9022 },
    { "MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLr", 9023 },
    { "MEMDB_IFTA100_MEM2_1_DATA_ONLYm", 9024 },
    { "MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLr", 9025 },
    { "MEMDB_IFTA100_MEM2_1_ONLYm", 9026 },
    { "MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLr", 9027 },
    { "MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLr", 9028 },
    { "MEMDB_IFTA100_MEM2_2_DATA_ONLYm", 9029 },
    { "MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLr", 9030 },
    { "MEMDB_IFTA100_MEM2_2_ONLYm", 9031 },
    { "MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLr", 9032 },
    { "MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLr", 9033 },
    { "MEMDB_IFTA100_MEM2_3_DATA_ONLYm", 9034 },
    { "MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLr", 9035 },
    { "MEMDB_IFTA100_MEM2_3_ONLYm", 9036 },
    { "MEMDB_IFTA100_MEM2_BIST_CONFIGr", 9037 },
    { "MEMDB_IFTA100_MEM2_BIST_DEBUGr", 9038 },
    { "MEMDB_IFTA100_MEM2_BIST_STATUSr", 9039 },
    { "MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLr", 9040 },
    { "MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLr", 9041 },
    { "MEMDB_IFTA100_MEM3_0_DATA_ONLYm", 9042 },
    { "MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLr", 9043 },
    { "MEMDB_IFTA100_MEM3_0_ONLYm", 9044 },
    { "MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLr", 9045 },
    { "MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLr", 9046 },
    { "MEMDB_IFTA100_MEM3_1_DATA_ONLYm", 9047 },
    { "MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLr", 9048 },
    { "MEMDB_IFTA100_MEM3_1_ONLYm", 9049 },
    { "MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLr", 9050 },
    { "MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLr", 9051 },
    { "MEMDB_IFTA100_MEM3_2_DATA_ONLYm", 9052 },
    { "MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLr", 9053 },
    { "MEMDB_IFTA100_MEM3_2_ONLYm", 9054 },
    { "MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLr", 9055 },
    { "MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLr", 9056 },
    { "MEMDB_IFTA100_MEM3_3_DATA_ONLYm", 9057 },
    { "MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLr", 9058 },
    { "MEMDB_IFTA100_MEM3_3_ONLYm", 9059 },
    { "MEMDB_IFTA100_MEM3_BIST_CONFIGr", 9060 },
    { "MEMDB_IFTA100_MEM3_BIST_DEBUGr", 9061 },
    { "MEMDB_IFTA100_MEM3_BIST_STATUSr", 9062 },
    { "MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLr", 9063 },
    { "MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLr", 9064 },
    { "MEMDB_IFTA100_MEM4_0_DATA_ONLYm", 9065 },
    { "MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLr", 9066 },
    { "MEMDB_IFTA100_MEM4_0_ONLYm", 9067 },
    { "MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLr", 9068 },
    { "MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLr", 9069 },
    { "MEMDB_IFTA100_MEM4_1_DATA_ONLYm", 9070 },
    { "MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLr", 9071 },
    { "MEMDB_IFTA100_MEM4_1_ONLYm", 9072 },
    { "MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLr", 9073 },
    { "MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLr", 9074 },
    { "MEMDB_IFTA100_MEM4_2_DATA_ONLYm", 9075 },
    { "MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLr", 9076 },
    { "MEMDB_IFTA100_MEM4_2_ONLYm", 9077 },
    { "MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLr", 9078 },
    { "MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLr", 9079 },
    { "MEMDB_IFTA100_MEM4_3_DATA_ONLYm", 9080 },
    { "MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLr", 9081 },
    { "MEMDB_IFTA100_MEM4_3_ONLYm", 9082 },
    { "MEMDB_IFTA100_MEM4_BIST_CONFIGr", 9083 },
    { "MEMDB_IFTA100_MEM4_BIST_DEBUGr", 9084 },
    { "MEMDB_IFTA100_MEM4_BIST_STATUSr", 9085 },
    { "MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLr", 9086 },
    { "MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLr", 9087 },
    { "MEMDB_IFTA100_MEM5_0_DATA_ONLYm", 9088 },
    { "MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLr", 9089 },
    { "MEMDB_IFTA100_MEM5_0_ONLYm", 9090 },
    { "MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLr", 9091 },
    { "MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLr", 9092 },
    { "MEMDB_IFTA100_MEM5_1_DATA_ONLYm", 9093 },
    { "MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLr", 9094 },
    { "MEMDB_IFTA100_MEM5_1_ONLYm", 9095 },
    { "MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLr", 9096 },
    { "MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLr", 9097 },
    { "MEMDB_IFTA100_MEM5_2_DATA_ONLYm", 9098 },
    { "MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLr", 9099 },
    { "MEMDB_IFTA100_MEM5_2_ONLYm", 9100 },
    { "MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLr", 9101 },
    { "MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLr", 9102 },
    { "MEMDB_IFTA100_MEM5_3_DATA_ONLYm", 9103 },
    { "MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLr", 9104 },
    { "MEMDB_IFTA100_MEM5_3_ONLYm", 9105 },
    { "MEMDB_IFTA100_MEM5_BIST_CONFIGr", 9106 },
    { "MEMDB_IFTA100_MEM5_BIST_DEBUGr", 9107 },
    { "MEMDB_IFTA100_MEM5_BIST_STATUSr", 9108 },
    { "MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLr", 9109 },
    { "MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLr", 9110 },
    { "MEMDB_IFTA100_MEM6_0_DATA_ONLYm", 9111 },
    { "MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLr", 9112 },
    { "MEMDB_IFTA100_MEM6_0_ONLYm", 9113 },
    { "MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLr", 9114 },
    { "MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLr", 9115 },
    { "MEMDB_IFTA100_MEM6_1_DATA_ONLYm", 9116 },
    { "MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLr", 9117 },
    { "MEMDB_IFTA100_MEM6_1_ONLYm", 9118 },
    { "MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLr", 9119 },
    { "MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLr", 9120 },
    { "MEMDB_IFTA100_MEM6_2_DATA_ONLYm", 9121 },
    { "MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLr", 9122 },
    { "MEMDB_IFTA100_MEM6_2_ONLYm", 9123 },
    { "MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLr", 9124 },
    { "MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLr", 9125 },
    { "MEMDB_IFTA100_MEM6_3_DATA_ONLYm", 9126 },
    { "MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLr", 9127 },
    { "MEMDB_IFTA100_MEM6_3_ONLYm", 9128 },
    { "MEMDB_IFTA100_MEM6_BIST_CONFIGr", 9129 },
    { "MEMDB_IFTA100_MEM6_BIST_DEBUGr", 9130 },
    { "MEMDB_IFTA100_MEM6_BIST_STATUSr", 9131 },
    { "MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLr", 9132 },
    { "MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLr", 9133 },
    { "MEMDB_IFTA100_MEM7_0_DATA_ONLYm", 9134 },
    { "MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLr", 9135 },
    { "MEMDB_IFTA100_MEM7_0_ONLYm", 9136 },
    { "MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLr", 9137 },
    { "MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLr", 9138 },
    { "MEMDB_IFTA100_MEM7_1_DATA_ONLYm", 9139 },
    { "MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLr", 9140 },
    { "MEMDB_IFTA100_MEM7_1_ONLYm", 9141 },
    { "MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLr", 9142 },
    { "MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLr", 9143 },
    { "MEMDB_IFTA100_MEM7_2_DATA_ONLYm", 9144 },
    { "MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLr", 9145 },
    { "MEMDB_IFTA100_MEM7_2_ONLYm", 9146 },
    { "MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLr", 9147 },
    { "MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLr", 9148 },
    { "MEMDB_IFTA100_MEM7_3_DATA_ONLYm", 9149 },
    { "MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLr", 9150 },
    { "MEMDB_IFTA100_MEM7_3_ONLYm", 9151 },
    { "MEMDB_IFTA100_MEM7_BIST_CONFIGr", 9152 },
    { "MEMDB_IFTA100_MEM7_BIST_DEBUGr", 9153 },
    { "MEMDB_IFTA100_MEM7_BIST_STATUSr", 9154 },
    { "MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLr", 9155 },
    { "MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLr", 9156 },
    { "MEMDB_IFTA100_MEM8_0_DATA_ONLYm", 9157 },
    { "MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLr", 9158 },
    { "MEMDB_IFTA100_MEM8_0_ONLYm", 9159 },
    { "MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLr", 9160 },
    { "MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLr", 9161 },
    { "MEMDB_IFTA100_MEM8_1_DATA_ONLYm", 9162 },
    { "MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLr", 9163 },
    { "MEMDB_IFTA100_MEM8_1_ONLYm", 9164 },
    { "MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLr", 9165 },
    { "MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLr", 9166 },
    { "MEMDB_IFTA100_MEM8_2_DATA_ONLYm", 9167 },
    { "MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLr", 9168 },
    { "MEMDB_IFTA100_MEM8_2_ONLYm", 9169 },
    { "MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLr", 9170 },
    { "MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLr", 9171 },
    { "MEMDB_IFTA100_MEM8_3_DATA_ONLYm", 9172 },
    { "MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLr", 9173 },
    { "MEMDB_IFTA100_MEM8_3_ONLYm", 9174 },
    { "MEMDB_IFTA100_MEM8_BIST_CONFIGr", 9175 },
    { "MEMDB_IFTA100_MEM8_BIST_DEBUGr", 9176 },
    { "MEMDB_IFTA100_MEM8_BIST_STATUSr", 9177 },
    { "MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLr", 9178 },
    { "MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLr", 9179 },
    { "MEMDB_IFTA100_MEM9_0_DATA_ONLYm", 9180 },
    { "MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLr", 9181 },
    { "MEMDB_IFTA100_MEM9_0_ONLYm", 9182 },
    { "MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLr", 9183 },
    { "MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLr", 9184 },
    { "MEMDB_IFTA100_MEM9_1_DATA_ONLYm", 9185 },
    { "MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLr", 9186 },
    { "MEMDB_IFTA100_MEM9_1_ONLYm", 9187 },
    { "MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLr", 9188 },
    { "MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLr", 9189 },
    { "MEMDB_IFTA100_MEM9_2_DATA_ONLYm", 9190 },
    { "MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLr", 9191 },
    { "MEMDB_IFTA100_MEM9_2_ONLYm", 9192 },
    { "MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLr", 9193 },
    { "MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLr", 9194 },
    { "MEMDB_IFTA100_MEM9_3_DATA_ONLYm", 9195 },
    { "MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLr", 9196 },
    { "MEMDB_IFTA100_MEM9_3_ONLYm", 9197 },
    { "MEMDB_IFTA100_MEM9_BIST_CONFIGr", 9198 },
    { "MEMDB_IFTA100_MEM9_BIST_DEBUGr", 9199 },
    { "MEMDB_IFTA100_MEM9_BIST_STATUSr", 9200 },
    { "MEMDB_IFTA100_RAM_TM_CONTROLr", 9201 },
    { "MEMDB_IFTA10_ACC_MODESr", 9202 },
    { "MEMDB_IFTA10_MEM0_MEM1m", 9203 },
    { "MEMDB_IFTA10_MEM0_SER_CONTROLr", 9204 },
    { "MEMDB_IFTA10_MEM0m", 9205 },
    { "MEMDB_IFTA10_MEM1_SER_CONTROLr", 9206 },
    { "MEMDB_IFTA10_MEM1m", 9207 },
    { "MEMDB_IFTA10_RAM_TM_CONTROLr", 9208 },
    { "MEMDB_IFTA110_ACC_MODESr", 9209 },
    { "MEMDB_IFTA110_MEM0_MEM1m", 9210 },
    { "MEMDB_IFTA110_MEM0_SER_CONTROLr", 9211 },
    { "MEMDB_IFTA110_MEM0m", 9212 },
    { "MEMDB_IFTA110_MEM1_SER_CONTROLr", 9213 },
    { "MEMDB_IFTA110_MEM1m", 9214 },
    { "MEMDB_IFTA110_RAM_TM_CONTROLr", 9215 },
    { "MEMDB_IFTA120_ACC_MODESr", 9216 },
    { "MEMDB_IFTA120_MEM0_MEM1m", 9217 },
    { "MEMDB_IFTA120_MEM0_SER_CONTROLr", 9218 },
    { "MEMDB_IFTA120_MEM0m", 9219 },
    { "MEMDB_IFTA120_MEM1_SER_CONTROLr", 9220 },
    { "MEMDB_IFTA120_MEM1m", 9221 },
    { "MEMDB_IFTA120_MEM2_MEM3m", 9222 },
    { "MEMDB_IFTA120_MEM2_SER_CONTROLr", 9223 },
    { "MEMDB_IFTA120_MEM2m", 9224 },
    { "MEMDB_IFTA120_MEM3_SER_CONTROLr", 9225 },
    { "MEMDB_IFTA120_MEM3m", 9226 },
    { "MEMDB_IFTA120_MEM4_MEM5m", 9227 },
    { "MEMDB_IFTA120_MEM4_SER_CONTROLr", 9228 },
    { "MEMDB_IFTA120_MEM4m", 9229 },
    { "MEMDB_IFTA120_MEM5_SER_CONTROLr", 9230 },
    { "MEMDB_IFTA120_MEM5m", 9231 },
    { "MEMDB_IFTA120_MEM6_MEM7m", 9232 },
    { "MEMDB_IFTA120_MEM6_SER_CONTROLr", 9233 },
    { "MEMDB_IFTA120_MEM6m", 9234 },
    { "MEMDB_IFTA120_MEM7_SER_CONTROLr", 9235 },
    { "MEMDB_IFTA120_MEM7m", 9236 },
    { "MEMDB_IFTA120_RAM_TM_CONTROLr", 9237 },
    { "MEMDB_IFTA130_ACC_MODESr", 9238 },
    { "MEMDB_IFTA130_MEM0_MEM1m", 9239 },
    { "MEMDB_IFTA130_MEM0_SER_CONTROLr", 9240 },
    { "MEMDB_IFTA130_MEM0m", 9241 },
    { "MEMDB_IFTA130_MEM1_SER_CONTROLr", 9242 },
    { "MEMDB_IFTA130_MEM1m", 9243 },
    { "MEMDB_IFTA130_MEM2_MEM3m", 9244 },
    { "MEMDB_IFTA130_MEM2_SER_CONTROLr", 9245 },
    { "MEMDB_IFTA130_MEM2m", 9246 },
    { "MEMDB_IFTA130_MEM3_SER_CONTROLr", 9247 },
    { "MEMDB_IFTA130_MEM3m", 9248 },
    { "MEMDB_IFTA130_MEM4_MEM5m", 9249 },
    { "MEMDB_IFTA130_MEM4_SER_CONTROLr", 9250 },
    { "MEMDB_IFTA130_MEM4m", 9251 },
    { "MEMDB_IFTA130_MEM5_SER_CONTROLr", 9252 },
    { "MEMDB_IFTA130_MEM5m", 9253 },
    { "MEMDB_IFTA130_MEM6_MEM7m", 9254 },
    { "MEMDB_IFTA130_MEM6_SER_CONTROLr", 9255 },
    { "MEMDB_IFTA130_MEM6m", 9256 },
    { "MEMDB_IFTA130_MEM7_SER_CONTROLr", 9257 },
    { "MEMDB_IFTA130_MEM7m", 9258 },
    { "MEMDB_IFTA130_RAM_TM_CONTROLr", 9259 },
    { "MEMDB_IFTA140_ACC_MODESr", 9260 },
    { "MEMDB_IFTA140_MEM0_MEM1m", 9261 },
    { "MEMDB_IFTA140_MEM0_SER_CONTROLr", 9262 },
    { "MEMDB_IFTA140_MEM0m", 9263 },
    { "MEMDB_IFTA140_MEM1_SER_CONTROLr", 9264 },
    { "MEMDB_IFTA140_MEM1m", 9265 },
    { "MEMDB_IFTA140_RAM_TM_CONTROLr", 9266 },
    { "MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLr", 9267 },
    { "MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLr", 9268 },
    { "MEMDB_IFTA150_MEM0_0_DATA_ONLYm", 9269 },
    { "MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLr", 9270 },
    { "MEMDB_IFTA150_MEM0_0_ONLYm", 9271 },
    { "MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLr", 9272 },
    { "MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLr", 9273 },
    { "MEMDB_IFTA150_MEM0_1_DATA_ONLYm", 9274 },
    { "MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLr", 9275 },
    { "MEMDB_IFTA150_MEM0_1_ONLYm", 9276 },
    { "MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLr", 9277 },
    { "MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLr", 9278 },
    { "MEMDB_IFTA150_MEM0_2_DATA_ONLYm", 9279 },
    { "MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLr", 9280 },
    { "MEMDB_IFTA150_MEM0_2_ONLYm", 9281 },
    { "MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLr", 9282 },
    { "MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLr", 9283 },
    { "MEMDB_IFTA150_MEM0_3_DATA_ONLYm", 9284 },
    { "MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLr", 9285 },
    { "MEMDB_IFTA150_MEM0_3_ONLYm", 9286 },
    { "MEMDB_IFTA150_MEM0_BIST_CONFIGr", 9287 },
    { "MEMDB_IFTA150_MEM0_BIST_DEBUGr", 9288 },
    { "MEMDB_IFTA150_MEM0_BIST_STATUSr", 9289 },
    { "MEMDB_IFTA150_RAM_TM_CONTROLr", 9290 },
    { "MEMDB_IFTA20_ACC_MODESr", 9291 },
    { "MEMDB_IFTA20_MEM0_MEM1m", 9292 },
    { "MEMDB_IFTA20_MEM0_SER_CONTROLr", 9293 },
    { "MEMDB_IFTA20_MEM0m", 9294 },
    { "MEMDB_IFTA20_MEM1_SER_CONTROLr", 9295 },
    { "MEMDB_IFTA20_MEM1m", 9296 },
    { "MEMDB_IFTA20_RAM_TM_CONTROLr", 9297 },
    { "MEMDB_IFTA50_ACC_MODESr", 9298 },
    { "MEMDB_IFTA50_MEM0_MEM1m", 9299 },
    { "MEMDB_IFTA50_MEM0_SER_CONTROLr", 9300 },
    { "MEMDB_IFTA50_MEM0m", 9301 },
    { "MEMDB_IFTA50_MEM1_SER_CONTROLr", 9302 },
    { "MEMDB_IFTA50_MEM1m", 9303 },
    { "MEMDB_IFTA50_MEM2_MEM3m", 9304 },
    { "MEMDB_IFTA50_MEM2_SER_CONTROLr", 9305 },
    { "MEMDB_IFTA50_MEM2m", 9306 },
    { "MEMDB_IFTA50_MEM3_SER_CONTROLr", 9307 },
    { "MEMDB_IFTA50_MEM3m", 9308 },
    { "MEMDB_IFTA50_RAM_TM_CONTROLr", 9309 },
    { "MEMDB_IFTA60_ACC_MODESr", 9310 },
    { "MEMDB_IFTA60_MEM0_MEM1m", 9311 },
    { "MEMDB_IFTA60_MEM0_SER_CONTROLr", 9312 },
    { "MEMDB_IFTA60_MEM0m", 9313 },
    { "MEMDB_IFTA60_MEM1_SER_CONTROLr", 9314 },
    { "MEMDB_IFTA60_MEM1m", 9315 },
    { "MEMDB_IFTA60_MEM2_MEM3m", 9316 },
    { "MEMDB_IFTA60_MEM2_SER_CONTROLr", 9317 },
    { "MEMDB_IFTA60_MEM2m", 9318 },
    { "MEMDB_IFTA60_MEM3_SER_CONTROLr", 9319 },
    { "MEMDB_IFTA60_MEM3m", 9320 },
    { "MEMDB_IFTA60_MEM4_MEM5m", 9321 },
    { "MEMDB_IFTA60_MEM4_SER_CONTROLr", 9322 },
    { "MEMDB_IFTA60_MEM4m", 9323 },
    { "MEMDB_IFTA60_MEM5_SER_CONTROLr", 9324 },
    { "MEMDB_IFTA60_MEM5m", 9325 },
    { "MEMDB_IFTA60_RAM_TM_CONTROLr", 9326 },
    { "MEMDB_IFTA70_ACC_MODESr", 9327 },
    { "MEMDB_IFTA70_MEM0_MEM1m", 9328 },
    { "MEMDB_IFTA70_MEM0_SER_CONTROLr", 9329 },
    { "MEMDB_IFTA70_MEM0m", 9330 },
    { "MEMDB_IFTA70_MEM1_SER_CONTROLr", 9331 },
    { "MEMDB_IFTA70_MEM1m", 9332 },
    { "MEMDB_IFTA70_MEM2_MEM3m", 9333 },
    { "MEMDB_IFTA70_MEM2_SER_CONTROLr", 9334 },
    { "MEMDB_IFTA70_MEM2m", 9335 },
    { "MEMDB_IFTA70_MEM3_SER_CONTROLr", 9336 },
    { "MEMDB_IFTA70_MEM3m", 9337 },
    { "MEMDB_IFTA70_RAM_TM_CONTROLr", 9338 },
    { "MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLr", 9339 },
    { "MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLr", 9340 },
    { "MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYm", 9341 },
    { "MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLr", 9342 },
    { "MEMDB_TCAM_EFTA30_MEM0_0_ONLYm", 9343 },
    { "MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLr", 9344 },
    { "MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLr", 9345 },
    { "MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYm", 9346 },
    { "MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLr", 9347 },
    { "MEMDB_TCAM_EFTA30_MEM0_1_ONLYm", 9348 },
    { "MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLr", 9349 },
    { "MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLr", 9350 },
    { "MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYm", 9351 },
    { "MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLr", 9352 },
    { "MEMDB_TCAM_EFTA30_MEM0_2_ONLYm", 9353 },
    { "MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLr", 9354 },
    { "MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLr", 9355 },
    { "MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYm", 9356 },
    { "MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLr", 9357 },
    { "MEMDB_TCAM_EFTA30_MEM0_3_ONLYm", 9358 },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGr", 9359 },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGr", 9360 },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSr", 9361 },
    { "MEMDB_TCAM_EFTA30_RAM_TM_CONTROLr", 9362 },
    { "MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLr", 9363 },
    { "MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLr", 9364 },
    { "MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYm", 9365 },
    { "MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLr", 9366 },
    { "MEMDB_TCAM_IFTA40_MEM0_0_ONLYm", 9367 },
    { "MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLr", 9368 },
    { "MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLr", 9369 },
    { "MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYm", 9370 },
    { "MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLr", 9371 },
    { "MEMDB_TCAM_IFTA40_MEM0_1_ONLYm", 9372 },
    { "MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLr", 9373 },
    { "MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLr", 9374 },
    { "MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYm", 9375 },
    { "MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLr", 9376 },
    { "MEMDB_TCAM_IFTA40_MEM0_2_ONLYm", 9377 },
    { "MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLr", 9378 },
    { "MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLr", 9379 },
    { "MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYm", 9380 },
    { "MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLr", 9381 },
    { "MEMDB_TCAM_IFTA40_MEM0_3_ONLYm", 9382 },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGr", 9383 },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGr", 9384 },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSr", 9385 },
    { "MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLr", 9386 },
    { "MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLr", 9387 },
    { "MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYm", 9388 },
    { "MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLr", 9389 },
    { "MEMDB_TCAM_IFTA40_MEM1_0_ONLYm", 9390 },
    { "MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLr", 9391 },
    { "MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLr", 9392 },
    { "MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYm", 9393 },
    { "MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLr", 9394 },
    { "MEMDB_TCAM_IFTA40_MEM1_1_ONLYm", 9395 },
    { "MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLr", 9396 },
    { "MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLr", 9397 },
    { "MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYm", 9398 },
    { "MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLr", 9399 },
    { "MEMDB_TCAM_IFTA40_MEM1_2_ONLYm", 9400 },
    { "MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLr", 9401 },
    { "MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLr", 9402 },
    { "MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYm", 9403 },
    { "MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLr", 9404 },
    { "MEMDB_TCAM_IFTA40_MEM1_3_ONLYm", 9405 },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGr", 9406 },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGr", 9407 },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSr", 9408 },
    { "MEMDB_TCAM_IFTA40_RAM_TM_CONTROLr", 9409 },
    { "MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLr", 9410 },
    { "MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLr", 9411 },
    { "MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYm", 9412 },
    { "MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLr", 9413 },
    { "MEMDB_TCAM_IFTA50_MEM0_0_ONLYm", 9414 },
    { "MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLr", 9415 },
    { "MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLr", 9416 },
    { "MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYm", 9417 },
    { "MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLr", 9418 },
    { "MEMDB_TCAM_IFTA50_MEM0_1_ONLYm", 9419 },
    { "MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLr", 9420 },
    { "MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLr", 9421 },
    { "MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYm", 9422 },
    { "MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLr", 9423 },
    { "MEMDB_TCAM_IFTA50_MEM0_2_ONLYm", 9424 },
    { "MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLr", 9425 },
    { "MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLr", 9426 },
    { "MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYm", 9427 },
    { "MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLr", 9428 },
    { "MEMDB_TCAM_IFTA50_MEM0_3_ONLYm", 9429 },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGr", 9430 },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGr", 9431 },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSr", 9432 },
    { "MEMDB_TCAM_IFTA50_RAM_TM_CONTROLr", 9433 },
    { "MEMDB_TCAM_IFTA80_ACC_MODESr", 9434 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLr", 9435 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLr", 9436 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYm", 9437 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1m", 9438 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLr", 9439 },
    { "MEMDB_TCAM_IFTA80_MEM0_0_ONLYm", 9440 },
    { "MEMDB_TCAM_IFTA80_MEM0_0m", 9441 },
    { "MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLr", 9442 },
    { "MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLr", 9443 },
    { "MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYm", 9444 },
    { "MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLr", 9445 },
    { "MEMDB_TCAM_IFTA80_MEM0_1_ONLYm", 9446 },
    { "MEMDB_TCAM_IFTA80_MEM0_1m", 9447 },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGr", 9448 },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGr", 9449 },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSr", 9450 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLr", 9451 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLr", 9452 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYm", 9453 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1m", 9454 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLr", 9455 },
    { "MEMDB_TCAM_IFTA80_MEM1_0_ONLYm", 9456 },
    { "MEMDB_TCAM_IFTA80_MEM1_0m", 9457 },
    { "MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLr", 9458 },
    { "MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLr", 9459 },
    { "MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYm", 9460 },
    { "MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLr", 9461 },
    { "MEMDB_TCAM_IFTA80_MEM1_1_ONLYm", 9462 },
    { "MEMDB_TCAM_IFTA80_MEM1_1m", 9463 },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGr", 9464 },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGr", 9465 },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSr", 9466 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLr", 9467 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLr", 9468 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYm", 9469 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1m", 9470 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLr", 9471 },
    { "MEMDB_TCAM_IFTA80_MEM2_0_ONLYm", 9472 },
    { "MEMDB_TCAM_IFTA80_MEM2_0m", 9473 },
    { "MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLr", 9474 },
    { "MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLr", 9475 },
    { "MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYm", 9476 },
    { "MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLr", 9477 },
    { "MEMDB_TCAM_IFTA80_MEM2_1_ONLYm", 9478 },
    { "MEMDB_TCAM_IFTA80_MEM2_1m", 9479 },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGr", 9480 },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGr", 9481 },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSr", 9482 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLr", 9483 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLr", 9484 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYm", 9485 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1m", 9486 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLr", 9487 },
    { "MEMDB_TCAM_IFTA80_MEM3_0_ONLYm", 9488 },
    { "MEMDB_TCAM_IFTA80_MEM3_0m", 9489 },
    { "MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLr", 9490 },
    { "MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLr", 9491 },
    { "MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYm", 9492 },
    { "MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLr", 9493 },
    { "MEMDB_TCAM_IFTA80_MEM3_1_ONLYm", 9494 },
    { "MEMDB_TCAM_IFTA80_MEM3_1m", 9495 },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGr", 9496 },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGr", 9497 },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSr", 9498 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLr", 9499 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLr", 9500 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYm", 9501 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1m", 9502 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLr", 9503 },
    { "MEMDB_TCAM_IFTA80_MEM4_0_ONLYm", 9504 },
    { "MEMDB_TCAM_IFTA80_MEM4_0m", 9505 },
    { "MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLr", 9506 },
    { "MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLr", 9507 },
    { "MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYm", 9508 },
    { "MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLr", 9509 },
    { "MEMDB_TCAM_IFTA80_MEM4_1_ONLYm", 9510 },
    { "MEMDB_TCAM_IFTA80_MEM4_1m", 9511 },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGr", 9512 },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGr", 9513 },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSr", 9514 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLr", 9515 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLr", 9516 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYm", 9517 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1m", 9518 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLr", 9519 },
    { "MEMDB_TCAM_IFTA80_MEM5_0_ONLYm", 9520 },
    { "MEMDB_TCAM_IFTA80_MEM5_0m", 9521 },
    { "MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLr", 9522 },
    { "MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLr", 9523 },
    { "MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYm", 9524 },
    { "MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLr", 9525 },
    { "MEMDB_TCAM_IFTA80_MEM5_1_ONLYm", 9526 },
    { "MEMDB_TCAM_IFTA80_MEM5_1m", 9527 },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGr", 9528 },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGr", 9529 },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSr", 9530 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLr", 9531 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLr", 9532 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYm", 9533 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1m", 9534 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLr", 9535 },
    { "MEMDB_TCAM_IFTA80_MEM6_0_ONLYm", 9536 },
    { "MEMDB_TCAM_IFTA80_MEM6_0m", 9537 },
    { "MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLr", 9538 },
    { "MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLr", 9539 },
    { "MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYm", 9540 },
    { "MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLr", 9541 },
    { "MEMDB_TCAM_IFTA80_MEM6_1_ONLYm", 9542 },
    { "MEMDB_TCAM_IFTA80_MEM6_1m", 9543 },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGr", 9544 },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGr", 9545 },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSr", 9546 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLr", 9547 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLr", 9548 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYm", 9549 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1m", 9550 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLr", 9551 },
    { "MEMDB_TCAM_IFTA80_MEM7_0_ONLYm", 9552 },
    { "MEMDB_TCAM_IFTA80_MEM7_0m", 9553 },
    { "MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLr", 9554 },
    { "MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLr", 9555 },
    { "MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYm", 9556 },
    { "MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLr", 9557 },
    { "MEMDB_TCAM_IFTA80_MEM7_1_ONLYm", 9558 },
    { "MEMDB_TCAM_IFTA80_MEM7_1m", 9559 },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGr", 9560 },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGr", 9561 },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSr", 9562 },
    { "MEMDB_TCAM_IFTA80_RAM_TM_CONTROLr", 9563 },
    { "MEM_SCAN_RETRY_COUNT", 9564 },
    { "MEM_SCAN_TIME_TO_WAIT", 9565 },
    { "MESSAGE_Q_DEPTH", 9566 },
    { "METADATA", 9567 },
    { "METADATA_TYPE", 9568 },
    { "METER_EGR_FP_DEVICE_INFO", 9569 },
    { "METER_EGR_FP_GRANULARITY_INFO", 9570 },
    { "METER_EGR_FP_GRANULARITY_INFO_ID", 9571 },
    { "METER_EGR_FP_TEMPLATE", 9572 },
    { "METER_EGR_FP_TEMPLATE_ID", 9573 },
    { "METER_EGR_OPERMODE_PIPEUNIQUE", 9574 },
    { "METER_FP_CONFIG", 9575 },
    { "METER_FP_CONTROL", 9576 },
    { "METER_FP_SBR_OFFSET", 9577 },
    { "METER_ING_FP_DEVICE_INFO", 9578 },
    { "METER_ING_FP_GRANULARITY_INFO", 9579 },
    { "METER_ING_FP_GRANULARITY_INFO_ID", 9580 },
    { "METER_ING_FP_TEMPLATE", 9581 },
    { "METER_ING_FP_TEMPLATE_ID", 9582 },
    { "METER_ING_OPERMODE_PIPEUNIQUE", 9583 },
    { "METER_L2_IIF_STORM_CONTROL", 9584 },
    { "METER_L2_IIF_STORM_CONTROL_ID", 9585 },
    { "METER_L2_IIF_STORM_CONTROL_INFO", 9586 },
    { "METER_MODE", 9587 },
    { "METER_OFFSET", 9588 },
    { "METER_RATE_KBPS", 9589 },
    { "METER_RATE_KBPS_OPER", 9590 },
    { "METER_RATE_PPS", 9591 },
    { "METER_RATE_PPS_OPER", 9592 },
    { "METICULOUS_KEYED_SHA1", 9593 },
    { "MIB_MEMORY_ROW0", 9594 },
    { "MIB_MEMORY_ROW1", 9595 },
    { "MIB_MEMORY_ROW10", 9596 },
    { "MIB_MEMORY_ROW11", 9597 },
    { "MIB_MEMORY_ROW12", 9598 },
    { "MIB_MEMORY_ROW13", 9599 },
    { "MIB_MEMORY_ROW14", 9600 },
    { "MIB_MEMORY_ROW15", 9601 },
    { "MIB_MEMORY_ROW2", 9602 },
    { "MIB_MEMORY_ROW3", 9603 },
    { "MIB_MEMORY_ROW4", 9604 },
    { "MIB_MEMORY_ROW5", 9605 },
    { "MIB_MEMORY_ROW6", 9606 },
    { "MIB_MEMORY_ROW7", 9607 },
    { "MIB_MEMORY_ROW8", 9608 },
    { "MIB_MEMORY_ROW9", 9609 },
    { "MICRO", 9610 },
    { "MIIM_CH0_ADDRESSr", 9611 },
    { "MIIM_CH0_CONTROLr", 9612 },
    { "MIIM_CH0_PARAMSr", 9613 },
    { "MIIM_CH0_STATUSr", 9614 },
    { "MIIM_CH1_ADDRESSr", 9615 },
    { "MIIM_CH1_CONTROLr", 9616 },
    { "MIIM_CH1_PARAMSr", 9617 },
    { "MIIM_CH1_STATUSr", 9618 },
    { "MIIM_CH2_ADDRESSr", 9619 },
    { "MIIM_CH2_CONTROLr", 9620 },
    { "MIIM_CH2_PARAMSr", 9621 },
    { "MIIM_CH2_STATUSr", 9622 },
    { "MIIM_CH3_ADDRESSr", 9623 },
    { "MIIM_CH3_CONTROLr", 9624 },
    { "MIIM_CH3_PARAMSr", 9625 },
    { "MIIM_CH3_STATUSr", 9626 },
    { "MIIM_CH_ADDRESSr", 9627 },
    { "MIIM_CH_CONTROLr", 9628 },
    { "MIIM_CH_PARAMSr", 9629 },
    { "MIIM_CH_STATUSr", 9630 },
    { "MIIM_COMMON_CONTROLr", 9631 },
    { "MIIM_DMA_CH0_CONFIGr", 9632 },
    { "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr", 9633 },
    { "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr", 9634 },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr", 9635 },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr", 9636 },
    { "MIIM_DMA_CH0_DST_HOST_ADDRESSr", 9637 },
    { "MIIM_DMA_CH0_SRC_HOST_ADDRESSr", 9638 },
    { "MIIM_DMA_CH0_STATUSr", 9639 },
    { "MIIM_DMA_CH1_CONFIGr", 9640 },
    { "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr", 9641 },
    { "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr", 9642 },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr", 9643 },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr", 9644 },
    { "MIIM_DMA_CH1_DST_HOST_ADDRESSr", 9645 },
    { "MIIM_DMA_CH1_SRC_HOST_ADDRESSr", 9646 },
    { "MIIM_DMA_CH1_STATUSr", 9647 },
    { "MIIM_DMA_CH_CONFIGr", 9648 },
    { "MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr", 9649 },
    { "MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr", 9650 },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr", 9651 },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr", 9652 },
    { "MIIM_DMA_CH_DST_HOST_ADDRESSr", 9653 },
    { "MIIM_DMA_CH_SRC_HOST_ADDRESSr", 9654 },
    { "MIIM_DMA_CH_STATUSr", 9655 },
    { "MIIM_IF0_IO_CHAR_REG1r", 9656 },
    { "MIIM_IF0_IO_CHAR_REG2r", 9657 },
    { "MIIM_IF0_IO_CHAR_REG3r", 9658 },
    { "MIIM_IF10_IO_CHAR_REG1r", 9659 },
    { "MIIM_IF10_IO_CHAR_REG2r", 9660 },
    { "MIIM_IF10_IO_CHAR_REG3r", 9661 },
    { "MIIM_IF11_IO_CHAR_REG1r", 9662 },
    { "MIIM_IF11_IO_CHAR_REG2r", 9663 },
    { "MIIM_IF11_IO_CHAR_REG3r", 9664 },
    { "MIIM_IF1_IO_CHAR_REG1r", 9665 },
    { "MIIM_IF1_IO_CHAR_REG2r", 9666 },
    { "MIIM_IF1_IO_CHAR_REG3r", 9667 },
    { "MIIM_IF2_IO_CHAR_REG1r", 9668 },
    { "MIIM_IF2_IO_CHAR_REG2r", 9669 },
    { "MIIM_IF2_IO_CHAR_REG3r", 9670 },
    { "MIIM_IF3_IO_CHAR_REG1r", 9671 },
    { "MIIM_IF3_IO_CHAR_REG2r", 9672 },
    { "MIIM_IF3_IO_CHAR_REG3r", 9673 },
    { "MIIM_IF4_IO_CHAR_REG1r", 9674 },
    { "MIIM_IF4_IO_CHAR_REG2r", 9675 },
    { "MIIM_IF4_IO_CHAR_REG3r", 9676 },
    { "MIIM_IF5_IO_CHAR_REG1r", 9677 },
    { "MIIM_IF5_IO_CHAR_REG2r", 9678 },
    { "MIIM_IF5_IO_CHAR_REG3r", 9679 },
    { "MIIM_IF6_IO_CHAR_REG1r", 9680 },
    { "MIIM_IF6_IO_CHAR_REG2r", 9681 },
    { "MIIM_IF6_IO_CHAR_REG3r", 9682 },
    { "MIIM_IF7_IO_CHAR_REG1r", 9683 },
    { "MIIM_IF7_IO_CHAR_REG2r", 9684 },
    { "MIIM_IF7_IO_CHAR_REG3r", 9685 },
    { "MIIM_IF8_IO_CHAR_REG1r", 9686 },
    { "MIIM_IF8_IO_CHAR_REG2r", 9687 },
    { "MIIM_IF8_IO_CHAR_REG3r", 9688 },
    { "MIIM_IF9_IO_CHAR_REG1r", 9689 },
    { "MIIM_IF9_IO_CHAR_REG2r", 9690 },
    { "MIIM_IF9_IO_CHAR_REG3r", 9691 },
    { "MIIM_INTERRUPT_ENABLEr", 9692 },
    { "MIIM_INTERRUPT_STATUSr", 9693 },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr", 9694 },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr", 9695 },
    { "MIIM_INT_PHY_LINK_MASK_STATUSr", 9696 },
    { "MIIM_INT_PHY_LINK_RAW_STATUSr", 9697 },
    { "MIIM_INT_PHY_LINK_STATUSr", 9698 },
    { "MIIM_LINK_SCAN_STATUSr", 9699 },
    { "MIIM_RING0_CONTROLr", 9700 },
    { "MIIM_RING10_CONTROLr", 9701 },
    { "MIIM_RING11_CONTROLr", 9702 },
    { "MIIM_RING1_CONTROLr", 9703 },
    { "MIIM_RING2_CONTROLr", 9704 },
    { "MIIM_RING3_CONTROLr", 9705 },
    { "MIIM_RING4_CONTROLr", 9706 },
    { "MIIM_RING5_CONTROLr", 9707 },
    { "MIIM_RING6_CONTROLr", 9708 },
    { "MIIM_RING7_CONTROLr", 9709 },
    { "MIIM_RING8_CONTROLr", 9710 },
    { "MIIM_RING9_CONTROLr", 9711 },
    { "MIIM_RING_CONTROLr", 9712 },
    { "MIN", 9713 },
    { "MINI_BANK", 9714 },
    { "MINI_UFT_SHARED_BANKS_CONTROLm", 9715 },
    { "MIN_AGG_LIST_MEMBER", 9716 },
    { "MIN_AVAILABLE_CELLS", 9717 },
    { "MIN_BANDWIDTH_KBPS", 9718 },
    { "MIN_BANDWIDTH_KBPS_OPER", 9719 },
    { "MIN_BURST_KBITS", 9720 },
    { "MIN_BURST_PKTS", 9721 },
    { "MIN_BURST_SIZE_KBITS", 9722 },
    { "MIN_BURST_SIZE_KBITS_OPER", 9723 },
    { "MIN_BURST_SIZE_PKTS", 9724 },
    { "MIN_BURST_SIZE_PKTS_OPER", 9725 },
    { "MIN_ECHO_RX_INTERVAL_USECS", 9726 },
    { "MIN_GUARANTEE_CELLS", 9727 },
    { "MIN_GUARANTEE_CELLS_OPER", 9728 },
    { "MIN_LABEL", 9729 },
    { "MIN_LIMIT", 9730 },
    { "MIN_RATE_KBPS", 9731 },
    { "MIN_RATE_KBPS_OPER", 9732 },
    { "MIN_RATE_PPS", 9733 },
    { "MIN_RATE_PPS_OPER", 9734 },
    { "MIN_RX_INTERVAL_USECS", 9735 },
    { "MIN_TX_INTERVAL_USECS", 9736 },
    { "MIN_USAGE_CELLS", 9737 },
    { "MIN_VALUE", 9738 },
    { "MIRROR", 9739 },
    { "MIRROR_CONTAINER_ID", 9740 },
    { "MIRROR_CONTROL", 9741 },
    { "MIRROR_COPY_MASK", 9742 },
    { "MIRROR_COPY_VALUE", 9743 },
    { "MIRROR_DUPLICATE", 9744 },
    { "MIRROR_EGR_SEQ", 9745 },
    { "MIRROR_ENABLE", 9746 },
    { "MIRROR_ENCAP_BASIC", 9747 },
    { "MIRROR_ENCAP_ERSPAN", 9748 },
    { "MIRROR_ENCAP_ERSPAN_IPV6", 9749 },
    { "MIRROR_ENCAP_ID", 9750 },
    { "MIRROR_ENCAP_INSTANCE", 9751 },
    { "MIRROR_ENCAP_MIRROR_ON_DROP", 9752 },
    { "MIRROR_ENCAP_MIRROR_ON_DROP_IPV6", 9753 },
    { "MIRROR_ENCAP_PSAMP_METADATA", 9754 },
    { "MIRROR_ENCAP_PSAMP_METADATA_IPV6", 9755 },
    { "MIRROR_ENCAP_RSPAN", 9756 },
    { "MIRROR_ENCAP_SFLOW_SEQ", 9757 },
    { "MIRROR_ENCAP_SFLOW_SEQ_IPV6", 9758 },
    { "MIRROR_ENCAP_VXLAN", 9759 },
    { "MIRROR_ENCAP_VXLAN_IPV6", 9760 },
    { "MIRROR_INSTANCE_ID", 9761 },
    { "MIRROR_MASK", 9762 },
    { "MIRROR_MEMBER_ID", 9763 },
    { "MIRROR_ON_DROP", 9764 },
    { "MIRROR_OVERRIDE", 9765 },
    { "MIRROR_PKT", 9766 },
    { "MIRROR_PORT_ENCAP_SFLOW", 9767 },
    { "MIRROR_SERVICE_POOL", 9768 },
    { "MIRROR_SESSION", 9769 },
    { "MIRROR_SESSION_ID", 9770 },
    { "MIRROR_SFLOW", 9771 },
    { "MIRROR_SFLOW_CONTROL", 9772 },
    { "MIRROR_TRUNCATE_LENGTH", 9773 },
    { "MIRROR_TRUNCATE_LENGTH_ID", 9774 },
    { "MISCONNECTIVITY_DEFECT", 9775 },
    { "MISCONNECTIVITY_DEFECT_CLEAR", 9776 },
    { "MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER", 9777 },
    { "MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER_LENGTH", 9778 },
    { "MLD_RESERVED_MC", 9779 },
    { "MMRP_PROTOCOL", 9780 },
    { "MMRP_PROTOCOL_MASK", 9781 },
    { "MMU_CCP_CMIC_RESERVEDr", 9782 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0m", 9783 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1m", 9784 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0m", 9785 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0m", 9786 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1m", 9787 },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1m", 9788 },
    { "MMU_CCP_ENABLE_ECCP_MEMr", 9789 },
    { "MMU_CCP_EN_COR_ERR_RPTr", 9790 },
    { "MMU_CCP_TMBUSr", 9791 },
    { "MMU_CFAP_ARBITER_BNK0_RANKERr", 9792 },
    { "MMU_CFAP_ARBITER_BNK10_RANKERr", 9793 },
    { "MMU_CFAP_ARBITER_BNK11_RANKERr", 9794 },
    { "MMU_CFAP_ARBITER_BNK12_RANKERr", 9795 },
    { "MMU_CFAP_ARBITER_BNK13_RANKERr", 9796 },
    { "MMU_CFAP_ARBITER_BNK14_RANKERr", 9797 },
    { "MMU_CFAP_ARBITER_BNK15_RANKERr", 9798 },
    { "MMU_CFAP_ARBITER_BNK16_RANKERr", 9799 },
    { "MMU_CFAP_ARBITER_BNK17_RANKERr", 9800 },
    { "MMU_CFAP_ARBITER_BNK18_RANKERr", 9801 },
    { "MMU_CFAP_ARBITER_BNK19_RANKERr", 9802 },
    { "MMU_CFAP_ARBITER_BNK1_RANKERr", 9803 },
    { "MMU_CFAP_ARBITER_BNK20_RANKERr", 9804 },
    { "MMU_CFAP_ARBITER_BNK21_RANKERr", 9805 },
    { "MMU_CFAP_ARBITER_BNK22_RANKERr", 9806 },
    { "MMU_CFAP_ARBITER_BNK23_RANKERr", 9807 },
    { "MMU_CFAP_ARBITER_BNK24_RANKERr", 9808 },
    { "MMU_CFAP_ARBITER_BNK25_RANKERr", 9809 },
    { "MMU_CFAP_ARBITER_BNK26_RANKERr", 9810 },
    { "MMU_CFAP_ARBITER_BNK27_RANKERr", 9811 },
    { "MMU_CFAP_ARBITER_BNK28_RANKERr", 9812 },
    { "MMU_CFAP_ARBITER_BNK29_RANKERr", 9813 },
    { "MMU_CFAP_ARBITER_BNK2_RANKERr", 9814 },
    { "MMU_CFAP_ARBITER_BNK30_RANKERr", 9815 },
    { "MMU_CFAP_ARBITER_BNK31_RANKERr", 9816 },
    { "MMU_CFAP_ARBITER_BNK32_RANKERr", 9817 },
    { "MMU_CFAP_ARBITER_BNK33_RANKERr", 9818 },
    { "MMU_CFAP_ARBITER_BNK3_RANKERr", 9819 },
    { "MMU_CFAP_ARBITER_BNK4_RANKERr", 9820 },
    { "MMU_CFAP_ARBITER_BNK5_RANKERr", 9821 },
    { "MMU_CFAP_ARBITER_BNK6_RANKERr", 9822 },
    { "MMU_CFAP_ARBITER_BNK7_RANKERr", 9823 },
    { "MMU_CFAP_ARBITER_BNK8_RANKERr", 9824 },
    { "MMU_CFAP_ARBITER_BNK9_RANKERr", 9825 },
    { "MMU_CFAP_ARBITER_CONTROLr", 9826 },
    { "MMU_CFAP_ARBITER_MASKr", 9827 },
    { "MMU_CFAP_ARBITER_RANDOM_SEEDr", 9828 },
    { "MMU_CFAP_BANK0m", 9829 },
    { "MMU_CFAP_BANK10m", 9830 },
    { "MMU_CFAP_BANK11m", 9831 },
    { "MMU_CFAP_BANK12m", 9832 },
    { "MMU_CFAP_BANK13m", 9833 },
    { "MMU_CFAP_BANK14m", 9834 },
    { "MMU_CFAP_BANK15m", 9835 },
    { "MMU_CFAP_BANK16m", 9836 },
    { "MMU_CFAP_BANK17m", 9837 },
    { "MMU_CFAP_BANK18m", 9838 },
    { "MMU_CFAP_BANK19m", 9839 },
    { "MMU_CFAP_BANK1m", 9840 },
    { "MMU_CFAP_BANK20m", 9841 },
    { "MMU_CFAP_BANK21m", 9842 },
    { "MMU_CFAP_BANK22m", 9843 },
    { "MMU_CFAP_BANK23m", 9844 },
    { "MMU_CFAP_BANK24m", 9845 },
    { "MMU_CFAP_BANK25m", 9846 },
    { "MMU_CFAP_BANK26m", 9847 },
    { "MMU_CFAP_BANK27m", 9848 },
    { "MMU_CFAP_BANK28m", 9849 },
    { "MMU_CFAP_BANK29m", 9850 },
    { "MMU_CFAP_BANK2m", 9851 },
    { "MMU_CFAP_BANK30m", 9852 },
    { "MMU_CFAP_BANK31m", 9853 },
    { "MMU_CFAP_BANK32m", 9854 },
    { "MMU_CFAP_BANK33m", 9855 },
    { "MMU_CFAP_BANK3m", 9856 },
    { "MMU_CFAP_BANK4m", 9857 },
    { "MMU_CFAP_BANK5m", 9858 },
    { "MMU_CFAP_BANK6m", 9859 },
    { "MMU_CFAP_BANK7m", 9860 },
    { "MMU_CFAP_BANK8m", 9861 },
    { "MMU_CFAP_BANK9m", 9862 },
    { "MMU_CFAP_BANKDISABLE_64r", 9863 },
    { "MMU_CFAP_BANKFULLr", 9864 },
    { "MMU_CFAP_BANKSTATUSr", 9865 },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_LHr", 9866 },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_UHr", 9867 },
    { "MMU_CFAP_BANK_SCRATCHPADr", 9868 },
    { "MMU_CFAP_BSTCONFIGr", 9869 },
    { "MMU_CFAP_BSTSTATr", 9870 },
    { "MMU_CFAP_BSTTHRSr", 9871 },
    { "MMU_CFAP_CMIC_RESERVEDr", 9872 },
    { "MMU_CFAP_CONFIGr", 9873 },
    { "MMU_CFAP_DROP_CBPr", 9874 },
    { "MMU_CFAP_DROP_COLLISIONr", 9875 },
    { "MMU_CFAP_DROP_FULLr", 9876 },
    { "MMU_CFAP_ENABLE_ECCP_MEMr", 9877 },
    { "MMU_CFAP_EN_COR_ERR_RPTr", 9878 },
    { "MMU_CFAP_FULLCOL_CONTROLr", 9879 },
    { "MMU_CFAP_FULLTHRESHOLDSETr", 9880 },
    { "MMU_CFAP_FULL_RESUME_OFFSETr", 9881 },
    { "MMU_CFAP_INIT_64r", 9882 },
    { "MMU_CFAP_INT_ENr", 9883 },
    { "MMU_CFAP_INT_SETr", 9884 },
    { "MMU_CFAP_INT_STATr", 9885 },
    { "MMU_CFAP_RESERVED_KNOBSr", 9886 },
    { "MMU_CFAP_STATUSr", 9887 },
    { "MMU_CFAP_TMBUSr", 9888 },
    { "MMU_CRB_CELL_CREDITr", 9889 },
    { "MMU_CRB_CMIC_RESERVEDr", 9890 },
    { "MMU_CRB_CONFIGr", 9891 },
    { "MMU_CRB_CPU_INT_ENr", 9892 },
    { "MMU_CRB_CPU_INT_SETr", 9893 },
    { "MMU_CRB_CPU_INT_STAT_LOGr", 9894 },
    { "MMU_CRB_CPU_INT_STATr", 9895 },
    { "MMU_CRB_CREDIT_DROP_CONFIGr", 9896 },
    { "MMU_CRB_CREDIT_DROP_PKT_COUNTr", 9897 },
    { "MMU_CRB_CT_DELAY_LINE_IP_MEMm", 9898 },
    { "MMU_CRB_CT_DELAY_LINE_RQE_MEMm", 9899 },
    { "MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr", 9900 },
    { "MMU_CRB_ENABLE_ECCP_MEMr", 9901 },
    { "MMU_CRB_EN_COR_ERR_RPTr", 9902 },
    { "MMU_CRB_INVALID_DESTINATION_PKT_COUNTr", 9903 },
    { "MMU_CRB_INVALID_DESTINATION_PKT_IDr", 9904 },
    { "MMU_CRB_PKT_DROP_CNTR_STATr", 9905 },
    { "MMU_CRB_SRC_PORT_CFGr", 9906 },
    { "MMU_CRB_TMBUSr", 9907 },
    { "MMU_EBCFG_CMIC_RESERVEDr", 9908 },
    { "MMU_EBCFG_CPU_INT_ENr", 9909 },
    { "MMU_EBCFG_CPU_INT_SETr", 9910 },
    { "MMU_EBCFG_CPU_INT_STATr", 9911 },
    { "MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr", 9912 },
    { "MMU_EBCFG_MEM_FAIL_ADDR_64m", 9913 },
    { "MMU_EBCFG_MEM_FAIL_INT_CTRr", 9914 },
    { "MMU_EBCFG_MEM_SER_FIFO_STSr", 9915 },
    { "MMU_EBCFP_CMIC_RESERVEDr", 9916 },
    { "MMU_EBCFP_CPU_INT_ENr", 9917 },
    { "MMU_EBCFP_CPU_INT_SETr", 9918 },
    { "MMU_EBCFP_CPU_INT_STATr", 9919 },
    { "MMU_EBCFP_DD_PURGE_STATUSr", 9920 },
    { "MMU_EBCFP_EGR_PORT_CFGr", 9921 },
    { "MMU_EBCFP_ENABLE_ECCP_MEMr", 9922 },
    { "MMU_EBCFP_EN_COR_ERR_RPTr", 9923 },
    { "MMU_EBCFP_FAP_BITMAP_MEMm", 9924 },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr", 9925 },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_SETr", 9926 },
    { "MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr", 9927 },
    { "MMU_EBCFP_INIT_DONEr", 9928 },
    { "MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0r", 9929 },
    { "MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1r", 9930 },
    { "MMU_EBCFP_LAT_ABS_FIFOm", 9931 },
    { "MMU_EBCFP_MMUQ_EBGRP_PROFILEr", 9932 },
    { "MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr", 9933 },
    { "MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr", 9934 },
    { "MMU_EBCFP_MTU_VIOLATION_STATUSr", 9935 },
    { "MMU_EBCFP_MXM_TAG_MEMm", 9936 },
    { "MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr", 9937 },
    { "MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr", 9938 },
    { "MMU_EBCFP_POOL_COUNTERr", 9939 },
    { "MMU_EBCFP_TMBUSr", 9940 },
    { "MMU_EBCR_CELL_INFO_TILE0m", 9941 },
    { "MMU_EBCR_CELL_INFO_TILE1m", 9942 },
    { "MMU_EBCR_CMIC_RESERVEDr", 9943 },
    { "MMU_EBCR_ENABLE_ECCP_MEMr", 9944 },
    { "MMU_EBCR_EN_COR_ERR_RPTr", 9945 },
    { "MMU_EBCR_TILE0_STATE_VECTORr", 9946 },
    { "MMU_EBCR_TILE1_STATE_VECTORr", 9947 },
    { "MMU_EBCR_TMBUSr", 9948 },
    { "MMU_EBCTM_BURST_CTRL_STSr", 9949 },
    { "MMU_EBCTM_CMIC_RESERVEDr", 9950 },
    { "MMU_EBCTM_CNTR_0_STSr", 9951 },
    { "MMU_EBCTM_CNTR_1_STSr", 9952 },
    { "MMU_EBCTM_CNTR_2_STSr", 9953 },
    { "MMU_EBCTM_CNTR_3_STSr", 9954 },
    { "MMU_EBCTM_CPU_INT_ENr", 9955 },
    { "MMU_EBCTM_CPU_INT_SETr", 9956 },
    { "MMU_EBCTM_CPU_INT_STAT_LOGr", 9957 },
    { "MMU_EBCTM_CPU_INT_STATr", 9958 },
    { "MMU_EBCTM_CT_BUDGET_CFGr", 9959 },
    { "MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr", 9960 },
    { "MMU_EBCTM_CT_FSM_STSr", 9961 },
    { "MMU_EBCTM_CT_SPEED_0_CFGr", 9962 },
    { "MMU_EBCTM_CT_SPEED_1_CFGr", 9963 },
    { "MMU_EBCTM_CT_SPEED_2_CFGr", 9964 },
    { "MMU_EBCTM_CT_SPEED_3_CFGr", 9965 },
    { "MMU_EBCTM_CT_SPEED_4_CFGr", 9966 },
    { "MMU_EBCTM_CT_SPEED_5_CFGr", 9967 },
    { "MMU_EBCTM_CT_SPEED_6_CFGr", 9968 },
    { "MMU_EBCTM_CT_SPEED_CFGr", 9969 },
    { "MMU_EBCTM_EB_TCT_CFGr", 9970 },
    { "MMU_EBCTM_EPIPE_CT_CFGr", 9971 },
    { "MMU_EBCTM_EPORT_CT_CFGr", 9972 },
    { "MMU_EBCTM_EPORT_TCT_CFGr", 9973 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr", 9974 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr", 9975 },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr", 9976 },
    { "MMU_EBCTM_PORT_EMPTY_STSr", 9977 },
    { "MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr", 9978 },
    { "MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr", 9979 },
    { "MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr", 9980 },
    { "MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr", 9981 },
    { "MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr", 9982 },
    { "MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr", 9983 },
    { "MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr", 9984 },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFGr", 9985 },
    { "MMU_EBCTM_TCT_EXIT_SPEED_CFGr", 9986 },
    { "MMU_EBMB_CCBE_SLICE_CPUm", 9987 },
    { "MMU_EBMB_CCBE_SLICEm", 9988 },
    { "MMU_EBMB_CMIC_RESERVEDr", 9989 },
    { "MMU_EBMB_DEBUGr", 9990 },
    { "MMU_EBMB_ENABLE_ECCP_MEMr", 9991 },
    { "MMU_EBMB_EN_COR_ERR_RPTr", 9992 },
    { "MMU_EBMB_PAYLOAD_ITM0_CH0H_SERm", 9993 },
    { "MMU_EBMB_PAYLOAD_ITM0_CH0L_SERm", 9994 },
    { "MMU_EBMB_PAYLOAD_ITM0_CH1H_SERm", 9995 },
    { "MMU_EBMB_PAYLOAD_ITM0_CH1L_SERm", 9996 },
    { "MMU_EBMB_PAYLOAD_ITM1_CH0H_SERm", 9997 },
    { "MMU_EBMB_PAYLOAD_ITM1_CH0L_SERm", 9998 },
    { "MMU_EBMB_PAYLOAD_ITM1_CH1H_SERm", 9999 },
    { "MMU_EBMB_PAYLOAD_ITM1_CH1L_SERm", 10000 },
    { "MMU_EBMB_PAYLOAD_SLICE0_CPUm", 10001 },
    { "MMU_EBMB_PAYLOAD_SLICE1_CPUm", 10002 },
    { "MMU_EBMB_PAYLOAD_SLICE2_CPUm", 10003 },
    { "MMU_EBMB_PAYLOAD_SLICE3_CPUm", 10004 },
    { "MMU_EBMB_PAYLOAD_SLICE4_CPUm", 10005 },
    { "MMU_EBMB_PAYLOAD_SLICE5_CPUm", 10006 },
    { "MMU_EBMB_PAYLOAD_SLICE6_CPUm", 10007 },
    { "MMU_EBMB_PAYLOAD_SLICE7_CPUm", 10008 },
    { "MMU_EBMB_PAYLOAD_SLICEm", 10009 },
    { "MMU_EBMB_TMBUSr", 10010 },
    { "MMU_EBPCC_COUNTER_OVERFLOWr", 10011 },
    { "MMU_EBPCC_COUNTER_UNDERFLOWr", 10012 },
    { "MMU_EBPCC_CPU_INT_ENr", 10013 },
    { "MMU_EBPCC_CPU_INT_SETr", 10014 },
    { "MMU_EBPCC_CPU_INT_STATr", 10015 },
    { "MMU_EBPCC_EBQUEUE_CELL_CNT_STSr", 10016 },
    { "MMU_EBPCC_EPORT_CFGr", 10017 },
    { "MMU_EBPCC_MAX_CELL_THDr", 10018 },
    { "MMU_EBPCC_MMUQ_SCHQ_CFGr", 10019 },
    { "MMU_EBPCC_MMUQ_SCHQ_PROFILEr", 10020 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr", 10021 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr", 10022 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr", 10023 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr", 10024 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr", 10025 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr", 10026 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr", 10027 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr", 10028 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr", 10029 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr", 10030 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr", 10031 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr", 10032 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr", 10033 },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr", 10034 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr", 10035 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr", 10036 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr", 10037 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr", 10038 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr", 10039 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr", 10040 },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr", 10041 },
    { "MMU_EBPCC_RSVD_REGr", 10042 },
    { "MMU_EBPCC_TCT_SPEED_0_CFGr", 10043 },
    { "MMU_EBPCC_TCT_SPEED_1_CFGr", 10044 },
    { "MMU_EBPCC_TCT_SPEED_2_CFGr", 10045 },
    { "MMU_EBPCC_TCT_SPEED_3_CFGr", 10046 },
    { "MMU_EBPCC_TCT_SPEED_4_CFGr", 10047 },
    { "MMU_EBPCC_TCT_SPEED_5_CFGr", 10048 },
    { "MMU_EBPCC_TCT_SPEED_6_CFGr", 10049 },
    { "MMU_EBPTS_CAL_CONFIGr", 10050 },
    { "MMU_EBPTS_CBMG_VALUEr", 10051 },
    { "MMU_EBPTS_CMIC_RESERVEDr", 10052 },
    { "MMU_EBPTS_CPU_MGMT_LB_RATIOSr", 10053 },
    { "MMU_EBPTS_EBSHP_DEBUGr", 10054 },
    { "MMU_EBPTS_EBSHP_GLB_CONFIGr", 10055 },
    { "MMU_EBPTS_EBSHP_PORT_CFGr", 10056 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r", 10057 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r", 10058 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r", 10059 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r", 10060 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r", 10061 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r", 10062 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r", 10063 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r", 10064 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r", 10065 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r", 10066 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r", 10067 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r", 10068 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r", 10069 },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r", 10070 },
    { "MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm", 10071 },
    { "MMU_EBPTS_EDB_CREDIT_COUNTERr", 10072 },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r", 10073 },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r", 10074 },
    { "MMU_EBPTS_ENABLE_ECCP_MEMr", 10075 },
    { "MMU_EBPTS_EN_COR_ERR_RPTr", 10076 },
    { "MMU_EBPTS_FEATURE_CTRLr", 10077 },
    { "MMU_EBPTS_MAX_SPACINGr", 10078 },
    { "MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr", 10079 },
    { "MMU_EBPTS_MIN_CELL_SPACINGr", 10080 },
    { "MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", 10081 },
    { "MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", 10082 },
    { "MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr", 10083 },
    { "MMU_EBPTS_PKSCH_CAL_CONFIGr", 10084 },
    { "MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr", 10085 },
    { "MMU_EBPTS_PKSCH_CREDIT_STSr", 10086 },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr", 10087 },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr", 10088 },
    { "MMU_EBPTS_TMBUSr", 10089 },
    { "MMU_EBPTS_URG_CELL_SPACINGr", 10090 },
    { "MMU_EBQS_CMIC_RESERVEDr", 10091 },
    { "MMU_EBQS_CPU_INT_ENr", 10092 },
    { "MMU_EBQS_CPU_INT_SETr", 10093 },
    { "MMU_EBQS_CPU_INT_STAT_LOGr", 10094 },
    { "MMU_EBQS_CPU_INT_STATr", 10095 },
    { "MMU_EBQS_DEBUGr", 10096 },
    { "MMU_EBQS_EBPTS_PREFETCH_CNTLr", 10097 },
    { "MMU_EBQS_EBQ_PROFILEr", 10098 },
    { "MMU_EBQS_PFC_XOFF_CNTLr", 10099 },
    { "MMU_EBQS_PORT_CFGr", 10100 },
    { "MMU_EBQS_PORT_FLUSHr", 10101 },
    { "MMU_EBTOQ_CBNm", 10102 },
    { "MMU_EBTOQ_CBm", 10103 },
    { "MMU_EBTOQ_CFPm", 10104 },
    { "MMU_EBTOQ_CMIC_RESERVEDr", 10105 },
    { "MMU_EBTOQ_CPU_INT_ENr", 10106 },
    { "MMU_EBTOQ_CPU_INT_SETr", 10107 },
    { "MMU_EBTOQ_CPU_INT_STATr", 10108 },
    { "MMU_EBTOQ_ENABLE_ECCP_MEMr", 10109 },
    { "MMU_EBTOQ_EN_COR_ERR_RPTr", 10110 },
    { "MMU_EBTOQ_FORCE_CPU_INITr", 10111 },
    { "MMU_EBTOQ_QDBm", 10112 },
    { "MMU_EBTOQ_TMBUSr", 10113 },
    { "MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr", 10114 },
    { "MMU_GLBCFG_BST_TRACKING_ENABLEr", 10115 },
    { "MMU_GLBCFG_CMIC_RESERVEDr", 10116 },
    { "MMU_GLBCFG_CPU_INT_ENr", 10117 },
    { "MMU_GLBCFG_CPU_INT_SETr", 10118 },
    { "MMU_GLBCFG_CPU_INT_STATr", 10119 },
    { "MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr", 10120 },
    { "MMU_GLBCFG_MEM_FAIL_ADDR_64m", 10121 },
    { "MMU_GLBCFG_MEM_FAIL_INT_CTRr", 10122 },
    { "MMU_GLBCFG_MEM_SER_FIFO_STSr", 10123 },
    { "MMU_GLBCFG_MISCCONFIGr", 10124 },
    { "MMU_GLBCFG_PKTSTATr", 10125 },
    { "MMU_GLBCFG_SPLITTER_RESP_STATUSr", 10126 },
    { "MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr", 10127 },
    { "MMU_GLBCFG_SPLITTERr", 10128 },
    { "MMU_GLBCFG_TIMESTAMPr", 10129 },
    { "MMU_GLBCFG_TMBUSr", 10130 },
    { "MMU_GLBCFG_TOD_TIMESTAMPm", 10131 },
    { "MMU_GLBCFG_UTC_TIMESTAMPr", 10132 },
    { "MMU_INTFI_CMIC_RESERVEDr", 10133 },
    { "MMU_INTFI_CPU_INT_ENr", 10134 },
    { "MMU_INTFI_CPU_INT_SETr", 10135 },
    { "MMU_INTFI_CPU_INT_STATr", 10136 },
    { "MMU_INTFI_DD_TIMER_CFGr", 10137 },
    { "MMU_INTFI_DD_TIMER_ENABLEr", 10138 },
    { "MMU_INTFI_DD_TIMER_INT_MASKr", 10139 },
    { "MMU_INTFI_DD_TIMER_INT_SETr", 10140 },
    { "MMU_INTFI_DD_TIMER_INT_STATUSr", 10141 },
    { "MMU_INTFI_DD_TIMERr", 10142 },
    { "MMU_INTFI_EGR_PORT_CFGr", 10143 },
    { "MMU_INTFI_ENABLEr", 10144 },
    { "MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr", 10145 },
    { "MMU_INTFI_IGNORE_PORT_PFC_XOFFr", 10146 },
    { "MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr", 10147 },
    { "MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr", 10148 },
    { "MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr", 10149 },
    { "MMU_INTFI_PFCPRI_PROFILEr", 10150 },
    { "MMU_INTFI_PORT_BKP_CFGr", 10151 },
    { "MMU_INTFI_PORT_FC_BKPr", 10152 },
    { "MMU_INTFI_PORT_PFC_STATEr", 10153 },
    { "MMU_INTFO_CMIC_RESERVEDr", 10154 },
    { "MMU_INTFO_CONFIG0r", 10155 },
    { "MMU_INTFO_ENABLE_ECCP_MEMr", 10156 },
    { "MMU_INTFO_ENG_CONGST_STm", 10157 },
    { "MMU_INTFO_EN_COR_ERR_RPTr", 10158 },
    { "MMU_INTFO_FC_TX_CONFIG_1r", 10159 },
    { "MMU_INTFO_FC_TX_CONFIG_2r", 10160 },
    { "MMU_INTFO_HW_UPDATE_DISr", 10161 },
    { "MMU_INTFO_ING_CONGST_STm", 10162 },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm", 10163 },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m", 10164 },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m", 10165 },
    { "MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr", 10166 },
    { "MMU_INTFO_OOBFC_CHANNEL_BASE_64r", 10167 },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN0_64r", 10168 },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN1_64r", 10169 },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN2r", 10170 },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN0_64r", 10171 },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN1_64r", 10172 },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN2r", 10173 },
    { "MMU_INTFO_OOBFC_ENG_PORT_PSELm", 10174 },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP0r", 10175 },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP1r", 10176 },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP2r", 10177 },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP3r", 10178 },
    { "MMU_INTFO_OOBFC_ENG_Q_MAPr", 10179 },
    { "MMU_INTFO_OOBFC_GCSr", 10180 },
    { "MMU_INTFO_OOBFC_ING_PORT_EN0_64r", 10181 },
    { "MMU_INTFO_OOBFC_ING_PORT_EN1_64r", 10182 },
    { "MMU_INTFO_OOBFC_ING_PORT_EN2r", 10183 },
    { "MMU_INTFO_OOBFC_MSG_TX_CNTr", 10184 },
    { "MMU_INTFO_OOBFC_STSr", 10185 },
    { "MMU_INTFO_OOBFC_TX_IDLEr", 10186 },
    { "MMU_INTFO_OOBIF_TX_TESTr", 10187 },
    { "MMU_INTFO_THDI_TO_OOBFC_SP_STr", 10188 },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr", 10189 },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr", 10190 },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_STr", 10191 },
    { "MMU_INTFO_THDR_TO_OOBFC_SP_STr", 10192 },
    { "MMU_INTFO_TMBUSr", 10193 },
    { "MMU_INTFO_TO_XPORT_BKPr", 10194 },
    { "MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr", 10195 },
    { "MMU_ITMCFG_CMIC_RESERVEDr", 10196 },
    { "MMU_ITMCFG_CPU_INT_ENr", 10197 },
    { "MMU_ITMCFG_CPU_INT_SETr", 10198 },
    { "MMU_ITMCFG_CPU_INT_STATr", 10199 },
    { "MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr", 10200 },
    { "MMU_ITMCFG_MEM_FAIL_ADDR_64m", 10201 },
    { "MMU_ITMCFG_MEM_FAIL_INT_CTRr", 10202 },
    { "MMU_ITMCFG_MEM_SER_FIFO_STSr", 10203 },
    { "MMU_MB_CMIC_RESERVEDr", 10204 },
    { "MMU_MB_DEBUGr", 10205 },
    { "MMU_MB_ENABLE_ECCP_MEMr", 10206 },
    { "MMU_MB_EN_COR_ERR_RPTr", 10207 },
    { "MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0m", 10208 },
    { "MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1m", 10209 },
    { "MMU_MB_PAYLOAD_SER_CH0m", 10210 },
    { "MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0m", 10211 },
    { "MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1m", 10212 },
    { "MMU_MB_PAYLOAD_SER_CH1m", 10213 },
    { "MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0m", 10214 },
    { "MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1m", 10215 },
    { "MMU_MB_PAYLOAD_SER_CH2m", 10216 },
    { "MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0m", 10217 },
    { "MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1m", 10218 },
    { "MMU_MB_PAYLOAD_SER_CH3m", 10219 },
    { "MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0m", 10220 },
    { "MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1m", 10221 },
    { "MMU_MB_PAYLOAD_SLICE0H_CPUm", 10222 },
    { "MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0m", 10223 },
    { "MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1m", 10224 },
    { "MMU_MB_PAYLOAD_SLICE0L_CPUm", 10225 },
    { "MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0m", 10226 },
    { "MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1m", 10227 },
    { "MMU_MB_PAYLOAD_SLICE1H_CPUm", 10228 },
    { "MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0m", 10229 },
    { "MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1m", 10230 },
    { "MMU_MB_PAYLOAD_SLICE1L_CPUm", 10231 },
    { "MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0m", 10232 },
    { "MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1m", 10233 },
    { "MMU_MB_PAYLOAD_SLICE2H_CPUm", 10234 },
    { "MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0m", 10235 },
    { "MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1m", 10236 },
    { "MMU_MB_PAYLOAD_SLICE2L_CPUm", 10237 },
    { "MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0m", 10238 },
    { "MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1m", 10239 },
    { "MMU_MB_PAYLOAD_SLICE3H_CPUm", 10240 },
    { "MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0m", 10241 },
    { "MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1m", 10242 },
    { "MMU_MB_PAYLOAD_SLICE3L_CPUm", 10243 },
    { "MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0m", 10244 },
    { "MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1m", 10245 },
    { "MMU_MB_PAYLOAD_SLICE4H_CPUm", 10246 },
    { "MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0m", 10247 },
    { "MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1m", 10248 },
    { "MMU_MB_PAYLOAD_SLICE4L_CPUm", 10249 },
    { "MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0m", 10250 },
    { "MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1m", 10251 },
    { "MMU_MB_PAYLOAD_SLICE5H_CPUm", 10252 },
    { "MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0m", 10253 },
    { "MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1m", 10254 },
    { "MMU_MB_PAYLOAD_SLICE5L_CPUm", 10255 },
    { "MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0m", 10256 },
    { "MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1m", 10257 },
    { "MMU_MB_PAYLOAD_SLICE6H_CPUm", 10258 },
    { "MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0m", 10259 },
    { "MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1m", 10260 },
    { "MMU_MB_PAYLOAD_SLICE6L_CPUm", 10261 },
    { "MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0m", 10262 },
    { "MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1m", 10263 },
    { "MMU_MB_PAYLOAD_SLICE7H_CPUm", 10264 },
    { "MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0m", 10265 },
    { "MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1m", 10266 },
    { "MMU_MB_PAYLOAD_SLICE7L_CPUm", 10267 },
    { "MMU_MB_TMBUSr", 10268 },
    { "MMU_MTP_COSr", 10269 },
    { "MMU_MTP_CPU_COSr", 10270 },
    { "MMU_MTRO_BUCKET_CPU_L1m", 10271 },
    { "MMU_MTRO_BUCKET_L0m", 10272 },
    { "MMU_MTRO_CONFIGr", 10273 },
    { "MMU_MTRO_COUNTER_OVERFLOWr", 10274 },
    { "MMU_MTRO_CPU_INT_ENr", 10275 },
    { "MMU_MTRO_CPU_INT_SETr", 10276 },
    { "MMU_MTRO_CPU_INT_STATr", 10277 },
    { "MMU_MTRO_CPU_L1_Am", 10278 },
    { "MMU_MTRO_CPU_L1_Bm", 10279 },
    { "MMU_MTRO_CPU_L1_Cm", 10280 },
    { "MMU_MTRO_CPU_L1_TO_L0_MAPPINGr", 10281 },
    { "MMU_MTRO_EGRMETERINGBUCKETm", 10282 },
    { "MMU_MTRO_EGRMETERINGCONFIGm", 10283 },
    { "MMU_MTRO_ENABLE_ECCP_MEMr", 10284 },
    { "MMU_MTRO_EN_COR_ERR_RPTr", 10285 },
    { "MMU_MTRO_HULL_MODE_ENABLEr", 10286 },
    { "MMU_MTRO_L0_Am", 10287 },
    { "MMU_MTRO_L0_Bm", 10288 },
    { "MMU_MTRO_L0_Cm", 10289 },
    { "MMU_MTRO_MMUQ_SCHQ_CFGr", 10290 },
    { "MMU_MTRO_MMUQ_SCHQ_PROFILEr", 10291 },
    { "MMU_MTRO_PORT_ENTITY_DISABLEr", 10292 },
    { "MMU_MTRO_RSVD_REGr", 10293 },
    { "MMU_MTRO_TMBUSr", 10294 },
    { "MMU_OQS_AGED_STATUS0r", 10295 },
    { "MMU_OQS_AGED_STATUS1r", 10296 },
    { "MMU_OQS_AGED_STATUS2r", 10297 },
    { "MMU_OQS_AGER_DST_PORT_MAPr", 10298 },
    { "MMU_OQS_AGER_LIMITr", 10299 },
    { "MMU_OQS_AGER_Q_PROFILE_HP_MMUQr", 10300 },
    { "MMU_OQS_ARBITER_CONFIGr", 10301 },
    { "MMU_OQS_CMIC_RESERVEDr", 10302 },
    { "MMU_OQS_CPU_INT_ENr", 10303 },
    { "MMU_OQS_CPU_INT_SETr", 10304 },
    { "MMU_OQS_CPU_INT_STATr", 10305 },
    { "MMU_OQS_DEBUGr", 10306 },
    { "MMU_OQS_EMERGENCY_TIMEOUTr", 10307 },
    { "MMU_OQS_ENABLE_ECCP_MEMr", 10308 },
    { "MMU_OQS_ENQ_CONFIGr", 10309 },
    { "MMU_OQS_EN_COR_ERR_RPTr", 10310 },
    { "MMU_OQS_RECEPTION_FIFO_CONTROLr", 10311 },
    { "MMU_OQS_RECEPTION_FIFOm", 10312 },
    { "MMU_OQS_SEG0_BANK0_FIFO_MEMm", 10313 },
    { "MMU_OQS_SEG0_BANK1_FIFO_MEMm", 10314 },
    { "MMU_OQS_SEG0_BANK2_FIFO_MEMm", 10315 },
    { "MMU_OQS_SEG0_BANK3_FIFO_MEMm", 10316 },
    { "MMU_OQS_SEG0_BANK4_FIFO_MEMm", 10317 },
    { "MMU_OQS_SEG0_BANK5_FIFO_MEMm", 10318 },
    { "MMU_OQS_SEG1_BANK0_FIFO_MEMm", 10319 },
    { "MMU_OQS_SEG1_BANK1_FIFO_MEMm", 10320 },
    { "MMU_OQS_SEG1_BANK2_FIFO_MEMm", 10321 },
    { "MMU_OQS_SEG1_BANK3_FIFO_MEMm", 10322 },
    { "MMU_OQS_SEG1_BANK4_FIFO_MEMm", 10323 },
    { "MMU_OQS_SEG1_BANK5_FIFO_MEMm", 10324 },
    { "MMU_OQS_TMBUSr", 10325 },
    { "MMU_OQS_TOQ_CELL_TX_CREDITr", 10326 },
    { "MMU_OQS_WATERMARK_CONTROLr", 10327 },
    { "MMU_OQS_WATERMARKr", 10328 },
    { "MMU_PORT_ENTRY_ERROR", 10329 },
    { "MMU_PORT_MMUQ_SCHQ_CFGr", 10330 },
    { "MMU_PPSCH_CMIC_RESERVEDr", 10331 },
    { "MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr", 10332 },
    { "MMU_PPSCH_RL_CREDITr", 10333 },
    { "MMU_PPSCH_SATISFIED_EB_INTERVALr", 10334 },
    { "MMU_PPSCH_SCHQ_MMUQ_PROFILEr", 10335 },
    { "MMU_PTSCH_CAL_CONFIGr", 10336 },
    { "MMU_PTSCH_CMIC_RESERVEDr", 10337 },
    { "MMU_PTSCH_CPU_MGMT_LB_RATIOSr", 10338 },
    { "MMU_PTSCH_EB_CREDIT_CONFIGr", 10339 },
    { "MMU_PTSCH_EB_SATISFIED_THRESHOLDr", 10340 },
    { "MMU_PTSCH_FEATURE_CTRLr", 10341 },
    { "MMU_PTSCH_MIN_SPACING_FOUR_CELLr", 10342 },
    { "MMU_PTSCH_MIN_SPACING_ONE_CELLr", 10343 },
    { "MMU_PTSCH_MIN_SPACING_THREE_CELLr", 10344 },
    { "MMU_PTSCH_MIN_SPACING_TWO_CELLr", 10345 },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr", 10346 },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr", 10347 },
    { "MMU_QSCH_CPU_L1_QUEUE_MASKr", 10348 },
    { "MMU_QSCH_CPU_L1_TO_L0_MAPPINGr", 10349 },
    { "MMU_QSCH_CPU_PORT_CONFIGr", 10350 },
    { "MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr", 10351 },
    { "MMU_QSCH_ENABLE_ECCP_MEMr", 10352 },
    { "MMU_QSCH_EN_COR_ERR_RPTr", 10353 },
    { "MMU_QSCH_L0_ACCUM_COMP_MEMm", 10354 },
    { "MMU_QSCH_L0_CREDIT_MEMm", 10355 },
    { "MMU_QSCH_L0_FIRST_MEMm", 10356 },
    { "MMU_QSCH_L0_WEIGHT_MEMm", 10357 },
    { "MMU_QSCH_L1_ACCUM_COMP_MEMm", 10358 },
    { "MMU_QSCH_L1_CREDIT_MEMm", 10359 },
    { "MMU_QSCH_L1_FIRST_MEMm", 10360 },
    { "MMU_QSCH_L1_WEIGHT_MEMm", 10361 },
    { "MMU_QSCH_L2_ACCUM_COMP_MEMm", 10362 },
    { "MMU_QSCH_L2_CREDIT_MEMm", 10363 },
    { "MMU_QSCH_L2_WEIGHT_MEMm", 10364 },
    { "MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGr", 10365 },
    { "MMU_QSCH_MMUQ_TO_SCHQ_MAPr", 10366 },
    { "MMU_QSCH_PORT_CONFIGr", 10367 },
    { "MMU_QSCH_PORT_EMPTY_STATUSr", 10368 },
    { "MMU_QSCH_PORT_FLUSHr", 10369 },
    { "MMU_QSCH_RESERVEDr", 10370 },
    { "MMU_QSCH_SPECIAL_CONFIGr", 10371 },
    { "MMU_QSCH_STRONG_BIAS_THRESHOLDr", 10372 },
    { "MMU_QSCH_TMBUSr", 10373 },
    { "MMU_QSCH_VOQ_FAIRNESS_CONFIGr", 10374 },
    { "MMU_REPL_GROUP_INFO_TBLm", 10375 },
    { "MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0m", 10376 },
    { "MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1m", 10377 },
    { "MMU_REPL_HEAD_TBLm", 10378 },
    { "MMU_REPL_LIST_TBL_MMU_ITM0_ITM0m", 10379 },
    { "MMU_REPL_LIST_TBL_MMU_ITM1_ITM1m", 10380 },
    { "MMU_REPL_LIST_TBLm", 10381 },
    { "MMU_REPL_MEMBER_ICC_SC0m", 10382 },
    { "MMU_REPL_MEMBER_ICCm", 10383 },
    { "MMU_REPL_STATE_TBLm", 10384 },
    { "MMU_RL_BQ_DEBUGr", 10385 },
    { "MMU_RL_CMIC_RESERVEDr", 10386 },
    { "MMU_RL_CONFIGr", 10387 },
    { "MMU_RL_CPU_INT_ENr", 10388 },
    { "MMU_RL_CPU_INT_SETr", 10389 },
    { "MMU_RL_CPU_INT_STATr", 10390 },
    { "MMU_RL_CT_TILE_ACTIVITY2r", 10391 },
    { "MMU_RL_CT_TILE_ACTIVITYr", 10392 },
    { "MMU_RL_DEBUG_CNT_CONFIGr", 10393 },
    { "MMU_RL_DEBUG_PKT_CNTr", 10394 },
    { "MMU_RL_DEBUGr", 10395 },
    { "MMU_RL_EBP_OVRDr", 10396 },
    { "MMU_RL_EBQ_CONFIGr", 10397 },
    { "MMU_RL_EBQ_DEBUGr", 10398 },
    { "MMU_RL_ENABLE_ECCP_MEMr", 10399 },
    { "MMU_RL_EN_COR_ERR_RPTr", 10400 },
    { "MMU_RL_FBANK0m", 10401 },
    { "MMU_RL_FBANK10m", 10402 },
    { "MMU_RL_FBANK11m", 10403 },
    { "MMU_RL_FBANK12m", 10404 },
    { "MMU_RL_FBANK13m", 10405 },
    { "MMU_RL_FBANK14m", 10406 },
    { "MMU_RL_FBANK15m", 10407 },
    { "MMU_RL_FBANK1m", 10408 },
    { "MMU_RL_FBANK2m", 10409 },
    { "MMU_RL_FBANK3m", 10410 },
    { "MMU_RL_FBANK4m", 10411 },
    { "MMU_RL_FBANK5m", 10412 },
    { "MMU_RL_FBANK6m", 10413 },
    { "MMU_RL_FBANK7m", 10414 },
    { "MMU_RL_FBANK8m", 10415 },
    { "MMU_RL_FBANK9m", 10416 },
    { "MMU_RL_RQE_FIFO_DEBUGr", 10417 },
    { "MMU_RL_RQE_FIFO_MEMm", 10418 },
    { "MMU_RL_TMBUSr", 10419 },
    { "MMU_RQE_CELL_FREE_LISTm", 10420 },
    { "MMU_RQE_CELL_LINK_LISTm", 10421 },
    { "MMU_RQE_CELL_QUEUE_HEADAr", 10422 },
    { "MMU_RQE_CELL_QUEUE_HEADBr", 10423 },
    { "MMU_RQE_CELL_QUEUE_HEAD_STATr", 10424 },
    { "MMU_RQE_CELL_QUEUE_TAILAr", 10425 },
    { "MMU_RQE_CELL_QUEUE_TAILBr", 10426 },
    { "MMU_RQE_CELL_QUEUE_TAIL_STATr", 10427 },
    { "MMU_RQE_CELL_QUEUEm", 10428 },
    { "MMU_RQE_CMIC_RESERVEDr", 10429 },
    { "MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm", 10430 },
    { "MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr", 10431 },
    { "MMU_RQE_ENABLE_ECCP_MEMr", 10432 },
    { "MMU_RQE_EN_COR_ERR_RPTr", 10433 },
    { "MMU_RQE_FREELIST_CONTROLr", 10434 },
    { "MMU_RQE_ICC_COMP_FIFO_Am", 10435 },
    { "MMU_RQE_ICC_COMP_FIFO_Bm", 10436 },
    { "MMU_RQE_ICC_COMP_FIFO_Cm", 10437 },
    { "MMU_RQE_INFOTBL_FL_PTRr", 10438 },
    { "MMU_RQE_INFOTBL_FP_INITr", 10439 },
    { "MMU_RQE_INFOTBL_FREE_LISTm", 10440 },
    { "MMU_RQE_INFO_TABLEm", 10441 },
    { "MMU_RQE_INT_ENr", 10442 },
    { "MMU_RQE_INT_SETr", 10443 },
    { "MMU_RQE_INT_STATr", 10444 },
    { "MMU_RQE_INVALID_DSTr", 10445 },
    { "MMU_RQE_L3_PURGE_STATr", 10446 },
    { "MMU_RQE_LAST_ACCEPTm", 10447 },
    { "MMU_RQE_MAX_SHAPER_EN_ICCFIFOr", 10448 },
    { "MMU_RQE_MAX_SHAPER_EN_Qr", 10449 },
    { "MMU_RQE_MAX_SHAPER_ENr", 10450 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOr", 10451 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_Qr", 10452 },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNTr", 10453 },
    { "MMU_RQE_MAX_SHAPER_RATE_ICCFIFOr", 10454 },
    { "MMU_RQE_MAX_SHAPER_RATE_Qr", 10455 },
    { "MMU_RQE_MAX_SHAPER_RATEr", 10456 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOr", 10457 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_Qr", 10458 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr", 10459 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOr", 10460 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_Qr", 10461 },
    { "MMU_RQE_MAX_SHAPER_THRESHOLDr", 10462 },
    { "MMU_RQE_PIPELINE_FCFIFOm", 10463 },
    { "MMU_RQE_PKTQ_FREE_LISTm", 10464 },
    { "MMU_RQE_PKTQ_LINK_LISTm", 10465 },
    { "MMU_RQE_PKT_QUEUE_HEADr", 10466 },
    { "MMU_RQE_PKT_QUEUE_TAILr", 10467 },
    { "MMU_RQE_PKT_QUEUEm", 10468 },
    { "MMU_RQE_PKT_STATEm", 10469 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOr", 10470 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_Qr", 10471 },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPEr", 10472 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOr", 10473 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_Qr", 10474 },
    { "MMU_RQE_PRIORITY_WERR_WEIGHTr", 10475 },
    { "MMU_RQE_PTAIL_PHEAD_CNT_CELLQr", 10476 },
    { "MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr", 10477 },
    { "MMU_RQE_QUEUE_SNAPSHOT_ENr", 10478 },
    { "MMU_RQE_REPL_CONFIGr", 10479 },
    { "MMU_RQE_REPL_PORT_AGG_MAPr", 10480 },
    { "MMU_RQE_SCH_INACTIVE_CONTROLr", 10481 },
    { "MMU_RQE_TMBUSr", 10482 },
    { "MMU_RQE_TX_CREDIT_TO_RLr", 10483 },
    { "MMU_RQE_TX_CREDIT_TO_SCBr", 10484 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOr", 10485 },
    { "MMU_RQE_WERR_MAXSC_CLEAR_Qr", 10486 },
    { "MMU_RQE_WERR_MAXSC_CLEARr", 10487 },
    { "MMU_RQE_WERR_MAXSC_RESET_ICCFIFOr", 10488 },
    { "MMU_RQE_WERR_MAXSC_RESET_Qr", 10489 },
    { "MMU_RQE_WERR_MAXSC_RESETr", 10490 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOr", 10491 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_Qr", 10492 },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEARr", 10493 },
    { "MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOr", 10494 },
    { "MMU_RQE_WERR_WORKING_COUNTS_Qr", 10495 },
    { "MMU_RQE_WERR_WORKING_COUNTSr", 10496 },
    { "MMU_SCB_ARBITER_AGER_CFGr", 10497 },
    { "MMU_SCB_ARBITER_CFGr", 10498 },
    { "MMU_SCB_CMIC_RESERVEDr", 10499 },
    { "MMU_SCB_CPU_INT_ENr", 10500 },
    { "MMU_SCB_CPU_INT_SETr", 10501 },
    { "MMU_SCB_CPU_INT_STATr", 10502 },
    { "MMU_SCB_DEBUGr", 10503 },
    { "MMU_SCB_ENABLE_ECCP_MEMr", 10504 },
    { "MMU_SCB_EN_COR_ERR_RPTr", 10505 },
    { "MMU_SCB_MSCFIFO_BANK0m", 10506 },
    { "MMU_SCB_MSCFIFO_BANK1m", 10507 },
    { "MMU_SCB_MSCFIFO_BANK2m", 10508 },
    { "MMU_SCB_MSCFIFO_BANK3m", 10509 },
    { "MMU_SCB_MSCFIFO_BANK4m", 10510 },
    { "MMU_SCB_MSCFIFO_BANK5m", 10511 },
    { "MMU_SCB_OQS_CREDITSr", 10512 },
    { "MMU_SCB_OQS_IDLE_CYCLES_CNTr", 10513 },
    { "MMU_SCB_PDBm", 10514 },
    { "MMU_SCB_SCFIFO_BANK0m", 10515 },
    { "MMU_SCB_SCFIFO_BANK1m", 10516 },
    { "MMU_SCB_SCFIFO_BANK2m", 10517 },
    { "MMU_SCB_SCFIFO_BANK3m", 10518 },
    { "MMU_SCB_SCFIFO_BANK4m", 10519 },
    { "MMU_SCB_SCFIFO_BANK5m", 10520 },
    { "MMU_SCB_SCLLm", 10521 },
    { "MMU_SCB_SCQENTRYm", 10522 },
    { "MMU_SCB_SCQE_CNT_OVERFLOWr", 10523 },
    { "MMU_SCB_SCQE_CNT_UNDERFLOWr", 10524 },
    { "MMU_SCB_SCQE_FLm", 10525 },
    { "MMU_SCB_SCQ_CELL_CNT_STATUSr", 10526 },
    { "MMU_SCB_SCQ_FAP_HWM_COUNTr", 10527 },
    { "MMU_SCB_SCQ_FIFO_STATUSr", 10528 },
    { "MMU_SCB_SCQ_FL_STATUSr", 10529 },
    { "MMU_SCB_SCQ_FLm", 10530 },
    { "MMU_SCB_SCQ_HP_FIFO_OVERFLOWr", 10531 },
    { "MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr", 10532 },
    { "MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr", 10533 },
    { "MMU_SCB_SOPSS_BANK0m", 10534 },
    { "MMU_SCB_SOPSS_BANK1m", 10535 },
    { "MMU_SCB_SOPSS_BANK2m", 10536 },
    { "MMU_SCB_SOPSS_BANK3m", 10537 },
    { "MMU_SCB_SOPSS_BANK4m", 10538 },
    { "MMU_SCB_SOPSS_BANK5m", 10539 },
    { "MMU_SCB_SOURCE_PORT_CFGr", 10540 },
    { "MMU_SCB_SRAF_BANK0m", 10541 },
    { "MMU_SCB_SRAF_BANK1m", 10542 },
    { "MMU_SCB_SRAF_BANK2m", 10543 },
    { "MMU_SCB_SRAF_BANK3m", 10544 },
    { "MMU_SCB_SRAF_BANK4m", 10545 },
    { "MMU_SCB_SRAF_BANK5m", 10546 },
    { "MMU_SCB_SRAF_FIFO_THRESHr", 10547 },
    { "MMU_SCB_SRAF_HWM_COUNTr", 10548 },
    { "MMU_SCB_TMBUSr", 10549 },
    { "MMU_THDI_BSTCONFIGr", 10550 },
    { "MMU_THDI_BST_HDRM_POOL_CNTr", 10551 },
    { "MMU_THDI_BST_HDRM_POOLr", 10552 },
    { "MMU_THDI_BST_PG_HDRM_PROFILEr", 10553 },
    { "MMU_THDI_BST_PG_SHARED_PROFILEr", 10554 },
    { "MMU_THDI_BST_PORTSP_SHARED_PROFILEr", 10555 },
    { "MMU_THDI_BST_SP_SHARED_CNTr", 10556 },
    { "MMU_THDI_BST_SP_SHAREDr", 10557 },
    { "MMU_THDI_BST_TRIGGER_STATUS_TYPEr", 10558 },
    { "MMU_THDI_BUFFER_CELL_LIMIT_SPr", 10559 },
    { "MMU_THDI_BYPASSr", 10560 },
    { "MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr", 10561 },
    { "MMU_THDI_CELL_SPAP_RED_OFFSET_SPr", 10562 },
    { "MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr", 10563 },
    { "MMU_THDI_CMIC_RESERVEDr", 10564 },
    { "MMU_THDI_CPU_INT_ENr", 10565 },
    { "MMU_THDI_CPU_INT_SETr", 10566 },
    { "MMU_THDI_CPU_INT_STATr", 10567 },
    { "MMU_THDI_CPU_SPID_OVERRIDE_CTRLr", 10568 },
    { "MMU_THDI_ENABLE_ECCP_MEMr", 10569 },
    { "MMU_THDI_ENABLEr", 10570 },
    { "MMU_THDI_EN_COR_ERR_RPTr", 10571 },
    { "MMU_THDI_FLOW_CONTROL_XOFF_STATEr", 10572 },
    { "MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr", 10573 },
    { "MMU_THDI_HDRM_POOL_COUNT_HPr", 10574 },
    { "MMU_THDI_HDRM_POOL_STATUSr", 10575 },
    { "MMU_THDI_ING_PORT_CONFIGr", 10576 },
    { "MMU_THDI_LOSSLESS_PG_DROPr", 10577 },
    { "MMU_THDI_MC_SPID_OVERRIDE_CTRLr", 10578 },
    { "MMU_THDI_MEM_INIT_STATUSr", 10579 },
    { "MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr", 10580 },
    { "MMU_THDI_NONUC_INPPRI_PG_PROFILEr", 10581 },
    { "MMU_THDI_PFCPRI_PG_PROFILEr", 10582 },
    { "MMU_THDI_PG_PROFILEr", 10583 },
    { "MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr", 10584 },
    { "MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr", 10585 },
    { "MMU_THDI_POOL_CONFIGr", 10586 },
    { "MMU_THDI_POOL_COUNTER_OVERFLOW_IDr", 10587 },
    { "MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr", 10588 },
    { "MMU_THDI_POOL_DROP_COUNT_HPr", 10589 },
    { "MMU_THDI_POOL_DROP_STATEr", 10590 },
    { "MMU_THDI_POOL_SHARED_COUNT_SPr", 10591 },
    { "MMU_THDI_PORTSP_BSTm", 10592 },
    { "MMU_THDI_PORTSP_CONFIG1m", 10593 },
    { "MMU_THDI_PORTSP_CONFIGm", 10594 },
    { "MMU_THDI_PORTSP_COUNTERm", 10595 },
    { "MMU_THDI_PORT_BST_CONFIGm", 10596 },
    { "MMU_THDI_PORT_LIMIT_STATESr", 10597 },
    { "MMU_THDI_PORT_PG_HDRM_BSTm", 10598 },
    { "MMU_THDI_PORT_PG_HDRM_CONFIGm", 10599 },
    { "MMU_THDI_PORT_PG_HDRM_COUNTERm", 10600 },
    { "MMU_THDI_PORT_PG_MIN_CONFIG1m", 10601 },
    { "MMU_THDI_PORT_PG_MIN_CONFIGm", 10602 },
    { "MMU_THDI_PORT_PG_MIN_COUNTERm", 10603 },
    { "MMU_THDI_PORT_PG_RESUME_CONFIG1m", 10604 },
    { "MMU_THDI_PORT_PG_RESUME_CONFIGm", 10605 },
    { "MMU_THDI_PORT_PG_SHARED_BSTm", 10606 },
    { "MMU_THDI_PORT_PG_SHARED_CONFIG1m", 10607 },
    { "MMU_THDI_PORT_PG_SHARED_CONFIGm", 10608 },
    { "MMU_THDI_PORT_PG_SHARED_COUNTERm", 10609 },
    { "MMU_THDI_SCR_CNT_STATUSr", 10610 },
    { "MMU_THDI_TMBUSr", 10611 },
    { "MMU_THDI_UC_INPPRI_PG_PROFILEr", 10612 },
    { "MMU_THDO_BST_CONFIGr", 10613 },
    { "MMU_THDO_BST_CPU_INT_ENr", 10614 },
    { "MMU_THDO_BST_CPU_INT_SETr", 10615 },
    { "MMU_THDO_BST_CPU_INT_STATr", 10616 },
    { "MMU_THDO_BST_ENABLE_ECCP_MEMr", 10617 },
    { "MMU_THDO_BST_EN_COR_ERR_RPTr", 10618 },
    { "MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm", 10619 },
    { "MMU_THDO_BST_SHARED_PORTSP_MCm", 10620 },
    { "MMU_THDO_BST_SHARED_PORTm", 10621 },
    { "MMU_THDO_BST_STAT1r", 10622 },
    { "MMU_THDO_BST_STATr", 10623 },
    { "MMU_THDO_BST_TMBUSr", 10624 },
    { "MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm", 10625 },
    { "MMU_THDO_BST_TOTAL_QUEUEm", 10626 },
    { "MMU_THDO_BYPASSr", 10627 },
    { "MMU_THDO_CMIC_RESERVEDr", 10628 },
    { "MMU_THDO_CONFIG_MC_QGROUPm", 10629 },
    { "MMU_THDO_CONFIG_PORTSP_MCm", 10630 },
    { "MMU_THDO_CONFIG_PORT_UC0m", 10631 },
    { "MMU_THDO_CONFIG_PORT_UC1m", 10632 },
    { "MMU_THDO_CONFIG_PORT_UC2m", 10633 },
    { "MMU_THDO_CONFIG_PORTr", 10634 },
    { "MMU_THDO_CONFIG_UC_QGROUP0m", 10635 },
    { "MMU_THDO_CONFIG_UC_QGROUP1m", 10636 },
    { "MMU_THDO_CONFIG_UC_QGROUP2m", 10637 },
    { "MMU_THDO_CONFIGr", 10638 },
    { "MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr", 10639 },
    { "MMU_THDO_COUNTER_MC_QGROUPm", 10640 },
    { "MMU_THDO_COUNTER_OVERFLOW_IDr", 10641 },
    { "MMU_THDO_COUNTER_PORTSP_MCm", 10642 },
    { "MMU_THDO_COUNTER_PORT_UCm", 10643 },
    { "MMU_THDO_COUNTER_QUEUEm", 10644 },
    { "MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr", 10645 },
    { "MMU_THDO_COUNTER_UC_QGROUPm", 10646 },
    { "MMU_THDO_COUNTER_UNDERFLOW_IDr", 10647 },
    { "MMU_THDO_CPU_INT_ENr", 10648 },
    { "MMU_THDO_CPU_INT_SETr", 10649 },
    { "MMU_THDO_CPU_INT_STATr", 10650 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r", 10651 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r", 10652 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r", 10653 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r", 10654 },
    { "MMU_THDO_CPU_QUEUE_DROP_STATESr", 10655 },
    { "MMU_THDO_DEVICE_PORT_MAPm", 10656 },
    { "MMU_THDO_EBST_FIFO_POINTERSr", 10657 },
    { "MMU_THDO_EBST_FIFOm", 10658 },
    { "MMU_THDO_EBST_POPm", 10659 },
    { "MMU_THDO_EBST_PORT_CONFIGm", 10660 },
    { "MMU_THDO_EBST_PROFILE_CONFIGr", 10661 },
    { "MMU_THDO_EBST_SCAN_CONFIGr", 10662 },
    { "MMU_THDO_ENABLE_ECCP_MEMr", 10663 },
    { "MMU_THDO_ENGINE_ENABLES_CFGr", 10664 },
    { "MMU_THDO_EN_COR_ERR_RPTr", 10665 },
    { "MMU_THDO_INTFO_INTERFACE_CONFIGr", 10666 },
    { "MMU_THDO_INT_CONFIGr", 10667 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr", 10668 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr", 10669 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr", 10670 },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr", 10671 },
    { "MMU_THDO_IPG_SIZEr", 10672 },
    { "MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr", 10673 },
    { "MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr", 10674 },
    { "MMU_THDO_MC_CQE_SP_BST_THRESHOLDr", 10675 },
    { "MMU_THDO_MC_POOL_BST_COUNTr", 10676 },
    { "MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr", 10677 },
    { "MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr", 10678 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr", 10679 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr", 10680 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr", 10681 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr", 10682 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr", 10683 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr", 10684 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr", 10685 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr", 10686 },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr", 10687 },
    { "MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDr", 10688 },
    { "MMU_THDO_MIRROR_ON_DROP_BSTr", 10689 },
    { "MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGr", 10690 },
    { "MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDr", 10691 },
    { "MMU_THDO_MIRROR_ON_DROP_FILL_LEVELr", 10692 },
    { "MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr", 10693 },
    { "MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr", 10694 },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr", 10695 },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr", 10696 },
    { "MMU_THDO_PORT_DROP_COUNT_MCm", 10697 },
    { "MMU_THDO_PORT_DROP_COUNT_UCm", 10698 },
    { "MMU_THDO_PORT_QUEUE_SERVICE_POOLm", 10699 },
    { "MMU_THDO_PORT_Q_DROP_STATE_MC_SHm", 10700 },
    { "MMU_THDO_PORT_Q_DROP_STATE_MCm", 10701 },
    { "MMU_THDO_PORT_Q_DROP_STATE_SHm", 10702 },
    { "MMU_THDO_PORT_Q_DROP_STATEm", 10703 },
    { "MMU_THDO_PORT_SP_DROP_STATE_MC_SHm", 10704 },
    { "MMU_THDO_PORT_SP_DROP_STATE_MCm", 10705 },
    { "MMU_THDO_PORT_SP_DROP_STATE_UCm", 10706 },
    { "MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr", 10707 },
    { "MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm", 10708 },
    { "MMU_THDO_QUEUE_CONFIG1m", 10709 },
    { "MMU_THDO_QUEUE_CONFIGm", 10710 },
    { "MMU_THDO_QUEUE_DROP_COUNTm", 10711 },
    { "MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm", 10712 },
    { "MMU_THDO_QUEUE_RESUME_OFFSET1m", 10713 },
    { "MMU_THDO_QUEUE_RESUME_OFFSETm", 10714 },
    { "MMU_THDO_QUE_TOT_BST_THRESHOLDr", 10715 },
    { "MMU_THDO_Q_TO_QGRP_MAPD0m", 10716 },
    { "MMU_THDO_Q_TO_QGRP_MAPD1m", 10717 },
    { "MMU_THDO_Q_TO_QGRP_MAPD2m", 10718 },
    { "MMU_THDO_RESUME_PORT_MC0m", 10719 },
    { "MMU_THDO_RESUME_PORT_MC1m", 10720 },
    { "MMU_THDO_RESUME_PORT_MC2m", 10721 },
    { "MMU_THDO_RESUME_PORT_UC0m", 10722 },
    { "MMU_THDO_RESUME_PORT_UC1m", 10723 },
    { "MMU_THDO_RESUME_PORT_UC2m", 10724 },
    { "MMU_THDO_RESUME_QUEUEm", 10725 },
    { "MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr", 10726 },
    { "MMU_THDO_SHARED_DB_POOL_CONFIGr", 10727 },
    { "MMU_THDO_SHARED_DB_POOL_DROP_STATESr", 10728 },
    { "MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr", 10729 },
    { "MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr", 10730 },
    { "MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr", 10731 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr", 10732 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr", 10733 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr", 10734 },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr", 10735 },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr", 10736 },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr", 10737 },
    { "MMU_THDO_SP_SHR_BST_THRESHOLDr", 10738 },
    { "MMU_THDO_SRC_PORT_DROP_COUNTm", 10739 },
    { "MMU_THDO_TMBUSr", 10740 },
    { "MMU_THDO_TOTAL_COUNTER_QUEUE_SHm", 10741 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm", 10742 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MCm", 10743 },
    { "MMU_THDO_TOTAL_PORT_COUNTER_SHm", 10744 },
    { "MMU_THDO_TOTAL_PORT_COUNTERm", 10745 },
    { "MMU_THDO_UC_POOL_BST_COUNTr", 10746 },
    { "MMU_THDO_VOQ_FAIRNESS_CFGr", 10747 },
    { "MMU_THDO_WRED_SH_COUNTER_PORT_UCm", 10748 },
    { "MMU_THDR_QE_BST_CONFIGr", 10749 },
    { "MMU_THDR_QE_BST_COUNT_PRIQr", 10750 },
    { "MMU_THDR_QE_BST_COUNT_SPr", 10751 },
    { "MMU_THDR_QE_BST_STATr", 10752 },
    { "MMU_THDR_QE_BST_THRESHOLD_PRIQr", 10753 },
    { "MMU_THDR_QE_BST_THRESHOLD_SPr", 10754 },
    { "MMU_THDR_QE_BYPASSr", 10755 },
    { "MMU_THDR_QE_CONFIG1_PRIQr", 10756 },
    { "MMU_THDR_QE_CONFIG_PRIQr", 10757 },
    { "MMU_THDR_QE_CONFIG_SPr", 10758 },
    { "MMU_THDR_QE_CONFIGr", 10759 },
    { "MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr", 10760 },
    { "MMU_THDR_QE_COUNTER_OVERFLOWr", 10761 },
    { "MMU_THDR_QE_COUNTER_UNDERFLOWr", 10762 },
    { "MMU_THDR_QE_CPU_INT_ENr", 10763 },
    { "MMU_THDR_QE_CPU_INT_SETr", 10764 },
    { "MMU_THDR_QE_CPU_INT_STATr", 10765 },
    { "MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr", 10766 },
    { "MMU_THDR_QE_DROP_COUNT_PKT_PRIQr", 10767 },
    { "MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr", 10768 },
    { "MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr", 10769 },
    { "MMU_THDR_QE_LIMIT_MIN_PRIQr", 10770 },
    { "MMU_THDR_QE_MIN_COUNT_PRIQr", 10771 },
    { "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr", 10772 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr", 10773 },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr", 10774 },
    { "MMU_THDR_QE_RESUME_LIMIT_PRIQr", 10775 },
    { "MMU_THDR_QE_RSVD_REGr", 10776 },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr", 10777 },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr", 10778 },
    { "MMU_THDR_QE_SHARED_COUNT_PRIQr", 10779 },
    { "MMU_THDR_QE_SHARED_COUNT_SPr", 10780 },
    { "MMU_THDR_QE_STATUS_PRIQr", 10781 },
    { "MMU_THDR_QE_STATUS_SPr", 10782 },
    { "MMU_THDR_QE_TOTAL_COUNT_PRIQr", 10783 },
    { "MMU_TOQ_CMIC_RESERVEDr", 10784 },
    { "MMU_TOQ_CONFIGr", 10785 },
    { "MMU_TOQ_CPU_INT_ENr", 10786 },
    { "MMU_TOQ_CPU_INT_SETr", 10787 },
    { "MMU_TOQ_CPU_INT_STATr", 10788 },
    { "MMU_TOQ_CQEB0_MMU_ITM0_ITM0m", 10789 },
    { "MMU_TOQ_CQEB0_MMU_ITM1_ITM1m", 10790 },
    { "MMU_TOQ_CQEB0m", 10791 },
    { "MMU_TOQ_CQEB1_MMU_ITM0_ITM0m", 10792 },
    { "MMU_TOQ_CQEB1_MMU_ITM1_ITM1m", 10793 },
    { "MMU_TOQ_CQEB1m", 10794 },
    { "MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0m", 10795 },
    { "MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1m", 10796 },
    { "MMU_TOQ_CQEBN_LOWERm", 10797 },
    { "MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0m", 10798 },
    { "MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1m", 10799 },
    { "MMU_TOQ_CQEBN_UPPERm", 10800 },
    { "MMU_TOQ_CQEB_CMIC_RESERVEDr", 10801 },
    { "MMU_TOQ_CQEB_CONFIGr", 10802 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m", 10803 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m", 10804 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0m", 10805 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m", 10806 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m", 10807 },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1m", 10808 },
    { "MMU_TOQ_CQEB_ENABLE_ECCP_MEMr", 10809 },
    { "MMU_TOQ_CQEB_EN_COR_ERR_RPTr", 10810 },
    { "MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0m", 10811 },
    { "MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1m", 10812 },
    { "MMU_TOQ_CQEB_FAPm", 10813 },
    { "MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGr", 10814 },
    { "MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGr", 10815 },
    { "MMU_TOQ_CQEB_STATUSr", 10816 },
    { "MMU_TOQ_CQEB_TMBUSr", 10817 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0m", 10818 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1m", 10819 },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALm", 10820 },
    { "MMU_TOQ_DEBUGr", 10821 },
    { "MMU_TOQ_ENABLE_ECCP_MEMr", 10822 },
    { "MMU_TOQ_EN_COR_ERR_RPTr", 10823 },
    { "MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGr", 10824 },
    { "MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0m", 10825 },
    { "MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1m", 10826 },
    { "MMU_TOQ_OQS_RECEPTION_FIFOm", 10827 },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m", 10828 },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m", 10829 },
    { "MMU_TOQ_OQS_STAGING_MEMm", 10830 },
    { "MMU_TOQ_Q_TMBUSr", 10831 },
    { "MMU_TOQ_STATUSr", 10832 },
    { "MMU_TOQ_VOQDB_MMU_ITM0_ITM0m", 10833 },
    { "MMU_TOQ_VOQDB_MMU_ITM1_ITM1m", 10834 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0m", 10835 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1m", 10836 },
    { "MMU_TOQ_VOQDB_TAIL_PARTIALm", 10837 },
    { "MMU_TOQ_VOQDBm", 10838 },
    { "MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0m", 10839 },
    { "MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1m", 10840 },
    { "MMU_TOQ_VOQ_HEAD_DBm", 10841 },
    { "MMU_WRED_AVG_PORTSP_SIZEm", 10842 },
    { "MMU_WRED_AVG_QSIZEm", 10843 },
    { "MMU_WRED_CMIC_RESERVEDr", 10844 },
    { "MMU_WRED_CONFIG_READYr", 10845 },
    { "MMU_WRED_CONFIGr", 10846 },
    { "MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr", 10847 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_0m", 10848 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_1m", 10849 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_2m", 10850 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_3m", 10851 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_4m", 10852 },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_5m", 10853 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_0m", 10854 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_1m", 10855 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_2m", 10856 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_3m", 10857 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_4m", 10858 },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_5m", 10859 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_0m", 10860 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_1m", 10861 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_2m", 10862 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_3m", 10863 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_4m", 10864 },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_5m", 10865 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_0m", 10866 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_1m", 10867 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_2m", 10868 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_3m", 10869 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_4m", 10870 },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_5m", 10871 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_0m", 10872 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_1m", 10873 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_2m", 10874 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_3m", 10875 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_4m", 10876 },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_5m", 10877 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_0m", 10878 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_1m", 10879 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_2m", 10880 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_3m", 10881 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_4m", 10882 },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_5m", 10883 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_0m", 10884 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_1m", 10885 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_2m", 10886 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_3m", 10887 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_4m", 10888 },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_5m", 10889 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_0m", 10890 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_1m", 10891 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_2m", 10892 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_3m", 10893 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_4m", 10894 },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_5m", 10895 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_0m", 10896 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_1m", 10897 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_2m", 10898 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_3m", 10899 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_4m", 10900 },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_5m", 10901 },
    { "MMU_WRED_ENABLE_ECCP_MEMr", 10902 },
    { "MMU_WRED_EN_COR_ERR_RPTr", 10903 },
    { "MMU_WRED_MEM_INIT_STATUSr", 10904 },
    { "MMU_WRED_POOL_CONFIGr", 10905 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_0r", 10906 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_1r", 10907 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_2r", 10908 },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_3r", 10909 },
    { "MMU_WRED_POOL_INST_CONG_LIMITr", 10910 },
    { "MMU_WRED_PORTSP_CONFIGm", 10911 },
    { "MMU_WRED_PORT_SP_DROP_THD_0m", 10912 },
    { "MMU_WRED_PORT_SP_DROP_THD_1m", 10913 },
    { "MMU_WRED_PORT_SP_DROP_THD_2m", 10914 },
    { "MMU_WRED_PORT_SP_DROP_THD_3m", 10915 },
    { "MMU_WRED_PORT_SP_SHARED_COUNTm", 10916 },
    { "MMU_WRED_QUEUE_CONFIGm", 10917 },
    { "MMU_WRED_REFRESH_CONTROLr", 10918 },
    { "MMU_WRED_TIME_DOMAINr", 10919 },
    { "MMU_WRED_TMBUSr", 10920 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m", 10921 },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m", 10922 },
    { "MMU_WRED_UC_QUEUE_DROP_THDm", 10923 },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNTm", 10924 },
    { "MODE", 10925 },
    { "MODEL", 10926 },
    { "MODELED", 10927 },
    { "MODE_ATTRIBUTE", 10928 },
    { "MODIFY", 10929 },
    { "MODSRTCM", 10930 },
    { "MODTRTCM", 10931 },
    { "MONITOR", 10932 },
    { "MONITOR_ACTIVE", 10933 },
    { "MONITOR_INACTIVE", 10934 },
    { "MONITOR_SEED", 10935 },
    { "MON_AGM_ID", 10936 },
    { "MON_AGM_POOL", 10937 },
    { "MON_COLLECTOR_ID", 10938 },
    { "MON_COLLECTOR_IPV4", 10939 },
    { "MON_COLLECTOR_IPV4_ID", 10940 },
    { "MON_COLLECTOR_IPV6", 10941 },
    { "MON_COLLECTOR_IPV6_ID", 10942 },
    { "MON_ETRAP_CANDIDATE_FILTER", 10943 },
    { "MON_ETRAP_CONTROL", 10944 },
    { "MON_ETRAP_FLOW", 10945 },
    { "MON_ETRAP_THRESHOLD", 10946 },
    { "MON_EVENT_CONTROL", 10947 },
    { "MON_EXPORT_PROFILE", 10948 },
    { "MON_EXPORT_PROFILE_ID", 10949 },
    { "MON_FLOWTRACKER_CONTROL", 10950 },
    { "MON_FLOWTRACKER_ELEPHANT_PROFILE", 10951 },
    { "MON_FLOWTRACKER_ELEPHANT_PROFILE_ID", 10952 },
    { "MON_FLOWTRACKER_EXPORT_TEMPLATE", 10953 },
    { "MON_FLOWTRACKER_EXPORT_TEMPLATE_ID", 10954 },
    { "MON_FLOWTRACKER_FLOW_DATA", 10955 },
    { "MON_FLOWTRACKER_FLOW_STATIC", 10956 },
    { "MON_FLOWTRACKER_GROUP", 10957 },
    { "MON_FLOWTRACKER_GROUP_COLLECTOR_MAP", 10958 },
    { "MON_FLOWTRACKER_GROUP_COLLECTOR_MAP_ID", 10959 },
    { "MON_FLOWTRACKER_GROUP_ID", 10960 },
    { "MON_FLOWTRACKER_GROUP_STATUS", 10961 },
    { "MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROL", 10962 },
    { "MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATE", 10963 },
    { "MON_FLOWTRACKER_LEARN_FLOW_ENTRY", 10964 },
    { "MON_FLOWTRACKER_STATS", 10965 },
    { "MON_INBAND_TELEMETRY_CONTROL", 10966 },
    { "MON_INBAND_TELEMETRY_IPFIX_EXPORT", 10967 },
    { "MON_INBAND_TELEMETRY_STATS", 10968 },
    { "MON_INBAND_TELEMETRY_TM_STATS_CONTROL", 10969 },
    { "MON_ING_DROP_EVENT", 10970 },
    { "MON_ING_DROP_EVENT_ID", 10971 },
    { "MON_ING_TRACE_EVENT", 10972 },
    { "MON_ING_TRACE_EVENT_ID", 10973 },
    { "MON_TELEMETRY_CONTROL", 10974 },
    { "MON_TELEMETRY_INSTANCE", 10975 },
    { "MON_TELEMETRY_INSTANCE_ID", 10976 },
    { "MON_TELEMETRY_OBJECT", 10977 },
    { "MON_TELEMETRY_OBJECT_ID", 10978 },
    { "MOVE_DEPTH", 10979 },
    { "MPLS", 10980 },
    { "MPLS_ALERT_LABEL_EXPOSED", 10981 },
    { "MPLS_ALERT_LABEL_EXPOSED_MASK", 10982 },
    { "MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEm", 10983 },
    { "MPLS_CTRL_PKT_PROC_BITP_PROFILEm", 10984 },
    { "MPLS_CTRL_PKT_PROC_BOTP_PROFILEm", 10985 },
    { "MPLS_CTRL_PKT_PROC_CTRL_PRE_SELm", 10986 },
    { "MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEm", 10987 },
    { "MPLS_CTRL_PKT_PROC_MPLS_CONFIGr", 10988 },
    { "MPLS_CTRL_PKT_PROC_TCAM_ONLYm", 10989 },
    { "MPLS_CTRL_PKT_PROC_TCAM_POLICYm", 10990 },
    { "MPLS_ECMP_LB_HASH_FLOW_BASED", 10991 },
    { "MPLS_GAL_LABEL_EXPOSED_TO_CPU", 10992 },
    { "MPLS_HEADER", 10993 },
    { "MPLS_HEADER_MASK", 10994 },
    { "MPLS_HVE_BOTP_PROFILEm", 10995 },
    { "MPLS_HVE_LABEL_CONTROLm", 10996 },
    { "MPLS_HVE_LABEL_GLOBAL_RANGE_0r", 10997 },
    { "MPLS_HVE_LABEL_GLOBAL_RANGE_1r", 10998 },
    { "MPLS_ILLEGAL_RESERVED_LABEL", 10999 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_MASK", 11000 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU", 11001 },
    { "MPLS_INVALID_ACTION", 11002 },
    { "MPLS_INVALID_ACTION_MASK", 11003 },
    { "MPLS_INVALID_ACTION_TO_CPU", 11004 },
    { "MPLS_INVALID_PAYLOAD", 11005 },
    { "MPLS_INVALID_PAYLOAD_MASK", 11006 },
    { "MPLS_INVALID_PAYLOAD_TO_CPU", 11007 },
    { "MPLS_LABEL_MISS", 11008 },
    { "MPLS_LABEL_MISS_MASK", 11009 },
    { "MPLS_LABEL_MISS_TO_CPU", 11010 },
    { "MPLS_LSP", 11011 },
    { "MPLS_LSP_PHP", 11012 },
    { "MPLS_MAP", 11013 },
    { "MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED", 11014 },
    { "MPLS_PRE_PROC_BITP_PROFILEm", 11015 },
    { "MPLS_PRE_PROC_BOTP_PROFILEm", 11016 },
    { "MPLS_PRE_PROC_CMD_ENCODEr", 11017 },
    { "MPLS_PRE_PROC_DEFAULT_SELECTm", 11018 },
    { "MPLS_PRE_PROC_EFFECTIVE_EXP_QOSm", 11019 },
    { "MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGm", 11020 },
    { "MPLS_PRE_PROC_EXP_TO_ECN_DROPm", 11021 },
    { "MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGm", 11022 },
    { "MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLr", 11023 },
    { "MPLS_PRE_PROC_TERM_CONTROLm", 11024 },
    { "MPLS_PW_ACH_TO_CPU", 11025 },
    { "MPLS_RAL_LABEL_EXPOSED_TO_CPU", 11026 },
    { "MPLS_TP_CC", 11027 },
    { "MPLS_TP_CC_CV", 11028 },
    { "MPLS_TTL_CHECK_FAIL", 11029 },
    { "MPLS_TTL_CHECK_FAIL_MASK", 11030 },
    { "MPLS_UNKNOWN_ACH_TYPE", 11031 },
    { "MPLS_UNKNOWN_ACH_TYPE_MASK", 11032 },
    { "MPLS_UNKNOWN_ACH_TYPE_TO_CPU", 11033 },
    { "MPLS_UNKNOWN_ACH_VERSION_TO_CPU", 11034 },
    { "MTU", 11035 },
    { "MTU_CHECK", 11036 },
    { "MULTICAST", 11037 },
    { "MULTIPLIER_EPIPE", 11038 },
    { "MULTIPLIER_EVICT", 11039 },
    { "MULTIPLIER_IPIPE", 11040 },
    { "MULTIPLIER_PORT", 11041 },
    { "MULTIPLIER_SEC", 11042 },
    { "MULTIPLIER_TM", 11043 },
    { "MULTI_HOP", 11044 },
    { "MUX0_MASK", 11045 },
    { "MUX0_SEL", 11046 },
    { "MUX0_SIZE0_SEL_0", 11047 },
    { "MUX0_SIZE0_SEL_1", 11048 },
    { "MUX0_SIZE0_SEL_2", 11049 },
    { "MUX_ENABLE", 11050 },
    { "MY_MODID", 11051 },
    { "NARROW_MODE", 11052 },
    { "NARROW_MODE_OVERRIDE_CAPABLE", 11053 },
    { "NEIGHBOR_SIGNALED_SESSION_DOWN", 11054 },
    { "NEW_FLOW_LEARN", 11055 },
    { "NEW_INT_ECN_CNG", 11056 },
    { "NEXT_HEADER", 11057 },
    { "NHOP", 11058 },
    { "NHOP_ID", 11059 },
    { "NHOP_MASK", 11060 },
    { "NONE", 11061 },
    { "NONKAY_MGMT_PKT", 11062 },
    { "NONUC_EGR_BLOCK", 11063 },
    { "NONUC_HASH_USE_DST", 11064 },
    { "NONUC_HASH_USE_LB_HASH", 11065 },
    { "NONUC_HASH_USE_SRC", 11066 },
    { "NONUC_HASH_USE_SRC_PORT", 11067 },
    { "NONUC_MEMBER_CNT", 11068 },
    { "NONUC_MEMBER_MODID", 11069 },
    { "NONUC_MEMBER_MODPORT", 11070 },
    { "NONUC_MEMBER_PORT_SYSTEM", 11071 },
    { "NON_IPV4_IPV6_MPLS", 11072 },
    { "NON_IP_ERROR_TO_CPU", 11073 },
    { "NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 11074 },
    { "NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 11075 },
    { "NON_RESPONSIVE_GREEN_DROP_PERCENTAGE", 11076 },
    { "NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS", 11077 },
    { "NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS", 11078 },
    { "NON_RESPONSIVE_RED_DROP_PERCENTAGE", 11079 },
    { "NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 11080 },
    { "NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 11081 },
    { "NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE", 11082 },
    { "NOOP", 11083 },
    { "NOP", 11084 },
    { "NORM", 11085 },
    { "NORMAL", 11086 },
    { "NORMAL_REACH_PAM4", 11087 },
    { "NORMAL_REACH_PAM4_AUTO", 11088 },
    { "NOT_L3_L4_PKT", 11089 },
    { "NOT_LOCKED", 11090 },
    { "NOT_SUPPORTED", 11091 },
    { "NO_DIAGNOSTIC", 11092 },
    { "NO_DROP_COUNT", 11093 },
    { "NO_ENCAP_LOOPBACK", 11094 },
    { "NO_L4_PORT_MATCH", 11095 },
    { "NO_SCAN", 11096 },
    { "NS_ARM_1588_TIMERr", 11097 },
    { "NS_ARM_TIMER_REFERENCE_0r", 11098 },
    { "NS_ARM_TIMER_REFERENCE_1r", 11099 },
    { "NS_ARM_TIMER_REFERENCEr", 11100 },
    { "NS_ARM_TIMER_REF_INIT_LOWERr", 11101 },
    { "NS_ARM_TIMER_REF_INIT_UPPERr", 11102 },
    { "NS_BS0_BS_CLK_CTRLr", 11103 },
    { "NS_BS0_BS_CONFIGr", 11104 },
    { "NS_BS0_BS_HEARTBEAT_CTRLr", 11105 },
    { "NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr", 11106 },
    { "NS_BS0_BS_HEARTBEAT_UP_DURATIONr", 11107 },
    { "NS_BS0_BS_INITIAL_CRCr", 11108 },
    { "NS_BS0_BS_INPUT_TIME_0r", 11109 },
    { "NS_BS0_BS_INPUT_TIME_1r", 11110 },
    { "NS_BS0_BS_INPUT_TIME_2r", 11111 },
    { "NS_BS0_BS_OUTPUT_TIME_0r", 11112 },
    { "NS_BS0_BS_OUTPUT_TIME_1r", 11113 },
    { "NS_BS0_BS_OUTPUT_TIME_2r", 11114 },
    { "NS_BS0_BS_TC_CTRLr", 11115 },
    { "NS_BS0_CLK_EVENT_CTRLr", 11116 },
    { "NS_BS0_SYNC_MODEr", 11117 },
    { "NS_BS1_BS_CLK_CTRLr", 11118 },
    { "NS_BS1_BS_CONFIGr", 11119 },
    { "NS_BS1_BS_HEARTBEAT_CTRLr", 11120 },
    { "NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr", 11121 },
    { "NS_BS1_BS_HEARTBEAT_UP_DURATIONr", 11122 },
    { "NS_BS1_BS_INITIAL_CRCr", 11123 },
    { "NS_BS1_BS_INPUT_TIME_0r", 11124 },
    { "NS_BS1_BS_INPUT_TIME_1r", 11125 },
    { "NS_BS1_BS_INPUT_TIME_2r", 11126 },
    { "NS_BS1_BS_OUTPUT_TIME_0r", 11127 },
    { "NS_BS1_BS_OUTPUT_TIME_1r", 11128 },
    { "NS_BS1_BS_OUTPUT_TIME_2r", 11129 },
    { "NS_BS1_BS_TC_CTRLr", 11130 },
    { "NS_BS1_CLK_EVENT_CTRLr", 11131 },
    { "NS_BS1_SYNC_MODEr", 11132 },
    { "NS_BS_CLK_EVENT_CTRLr", 11133 },
    { "NS_BS_REF_CLK_GEN_CTRLr", 11134 },
    { "NS_BS_SYNC_MODEr", 11135 },
    { "NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr", 11136 },
    { "NS_IEEE1588_TIME_CONTROL_LOADr", 11137 },
    { "NS_IEEE1588_TIME_CONTROLr", 11138 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S0r", 11139 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S1r", 11140 },
    { "NS_IEEE1588_TIME_FRAC_SEC_S2r", 11141 },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr", 11142 },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr", 11143 },
    { "NS_IEEE1588_TIME_LEAP_SEC_CONTROLr", 11144 },
    { "NS_IEEE1588_TIME_SEC_LOWERr", 11145 },
    { "NS_IEEE1588_TIME_SEC_UPPERr", 11146 },
    { "NS_MISC_CLK_EVENT_CTRLr", 11147 },
    { "NS_MISC_EVENT_OVRD_STATUSr", 11148 },
    { "NS_MISC_EVENT_STATUSr", 11149 },
    { "NS_NTP_EPOCH_OFFSET_LOWERr", 11150 },
    { "NS_NTP_EPOCH_OFFSET_UPPERr", 11151 },
    { "NS_NTP_EPOCH_VALUE_0r", 11152 },
    { "NS_NTP_EPOCH_VALUE_1r", 11153 },
    { "NS_NTP_LEAP_SEC_CONTROLr", 11154 },
    { "NS_NTP_LEAP_SMEAR_CONTROLr", 11155 },
    { "NS_NTP_SMEAR_OFFSETr", 11156 },
    { "NS_NTP_TOD_OFFSETr", 11157 },
    { "NS_NTP_TOD_STATUSr", 11158 },
    { "NS_NTP_TOD_VALUE_0r", 11159 },
    { "NS_NTP_TOD_VALUE_1r", 11160 },
    { "NS_NTP_TOD_VALUEr", 11161 },
    { "NS_PTP_1PPS_GPIO_PADr", 11162 },
    { "NS_PTP_TOD_A_ACCUMULATOR_0r", 11163 },
    { "NS_PTP_TOD_A_ACCUMULATOR_1r", 11164 },
    { "NS_PTP_TOD_A_ACCUMULATOR_2r", 11165 },
    { "NS_PTP_TOD_A_VALUE_0r", 11166 },
    { "NS_PTP_TOD_A_VALUE_1r", 11167 },
    { "NS_PTP_TOD_A_VALUE_2r", 11168 },
    { "NS_PTP_TOD_B_ACCUMULATOR_0r", 11169 },
    { "NS_PTP_TOD_B_ACCUMULATOR_1r", 11170 },
    { "NS_PTP_TOD_B_ACCUMULATOR_2r", 11171 },
    { "NS_PTP_TOD_B_VALUE_0r", 11172 },
    { "NS_PTP_TOD_B_VALUE_1r", 11173 },
    { "NS_PTP_TOD_B_VALUE_2r", 11174 },
    { "NS_PTP_TOD_OFFSETr", 11175 },
    { "NS_PTP_TOD_STATUSr", 11176 },
    { "NS_SYNCE_CLK_EVENT_OVRD_STATUSr", 11177 },
    { "NS_SYNCE_CLK_EVENT_STATUSr", 11178 },
    { "NS_TIMESYNC_COUNTER_CONFIG_SELECTr", 11179 },
    { "NS_TIMESYNC_GPIO_0_CTRLr", 11180 },
    { "NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr", 11181 },
    { "NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr", 11182 },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr", 11183 },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr", 11184 },
    { "NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr", 11185 },
    { "NS_TIMESYNC_GPIO_1_CTRLr", 11186 },
    { "NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr", 11187 },
    { "NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr", 11188 },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr", 11189 },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr", 11190 },
    { "NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr", 11191 },
    { "NS_TIMESYNC_GPIO_2_CTRLr", 11192 },
    { "NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr", 11193 },
    { "NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr", 11194 },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr", 11195 },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr", 11196 },
    { "NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr", 11197 },
    { "NS_TIMESYNC_GPIO_3_CTRLr", 11198 },
    { "NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr", 11199 },
    { "NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr", 11200 },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr", 11201 },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr", 11202 },
    { "NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr", 11203 },
    { "NS_TIMESYNC_GPIO_4_CTRLr", 11204 },
    { "NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr", 11205 },
    { "NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr", 11206 },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr", 11207 },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr", 11208 },
    { "NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr", 11209 },
    { "NS_TIMESYNC_GPIO_5_CTRLr", 11210 },
    { "NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr", 11211 },
    { "NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr", 11212 },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr", 11213 },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr", 11214 },
    { "NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr", 11215 },
    { "NS_TIMESYNC_GPIO_CTRLr", 11216 },
    { "NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr", 11217 },
    { "NS_TIMESYNC_GPIO_OUTPUT_ENABLEr", 11218 },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr", 11219 },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr", 11220 },
    { "NS_TIMESYNC_GPIO_UP_EVENT_CTRLr", 11221 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr", 11222 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r", 11223 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r", 11224 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r", 11225 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r", 11226 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr", 11227 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r", 11228 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r", 11229 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r", 11230 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r", 11231 },
    { "NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr", 11232 },
    { "NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr", 11233 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_0r", 11234 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_1r", 11235 },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_2r", 11236 },
    { "NS_TIMESYNC_TS0_BS_INIT_CTRLr", 11237 },
    { "NS_TIMESYNC_TS0_COUNTER_ENABLEr", 11238 },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr", 11239 },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr", 11240 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr", 11241 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr", 11242 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr", 11243 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr", 11244 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr", 11245 },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr", 11246 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r", 11247 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r", 11248 },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r", 11249 },
    { "NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr", 11250 },
    { "NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr", 11251 },
    { "NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr", 11252 },
    { "NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr", 11253 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_0r", 11254 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_1r", 11255 },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_2r", 11256 },
    { "NS_TIMESYNC_TS1_BS_INIT_CTRLr", 11257 },
    { "NS_TIMESYNC_TS1_COUNTER_ENABLEr", 11258 },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr", 11259 },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr", 11260 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr", 11261 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr", 11262 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr", 11263 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr", 11264 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr", 11265 },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr", 11266 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r", 11267 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r", 11268 },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r", 11269 },
    { "NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr", 11270 },
    { "NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr", 11271 },
    { "NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr", 11272 },
    { "NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr", 11273 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_0r", 11274 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_1r", 11275 },
    { "NS_TIMESYNC_TS_ACCUMULATOR_2r", 11276 },
    { "NS_TIMESYNC_TS_BS_INIT_CTRLr", 11277 },
    { "NS_TIMESYNC_TS_COUNTER_ENABLEr", 11278 },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr", 11279 },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr", 11280 },
    { "NS_TIMESYNC_TS_EVENT_FWD_CFGr", 11281 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr", 11282 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr", 11283 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr", 11284 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr", 11285 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr", 11286 },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr", 11287 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r", 11288 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r", 11289 },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r", 11290 },
    { "NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr", 11291 },
    { "NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr", 11292 },
    { "NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr", 11293 },
    { "NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr", 11294 },
    { "NS_TS_CAPTURE_DLY_EVENT_CTRLr", 11295 },
    { "NS_TS_CAPTURE_DLY_LUT_CTRLr", 11296 },
    { "NS_TS_CAPTURE_DLY_STAT0r", 11297 },
    { "NS_TS_CAPTURE_DLY_STAT1r", 11298 },
    { "NS_TS_CAPTURE_STATUSr", 11299 },
    { "NS_TS_COUNTER_UPDATE_PTP_LOWERr", 11300 },
    { "NS_TS_COUNTER_UPDATE_PTP_UPPERr", 11301 },
    { "NS_TS_CPU_FIFO1_ECC_CONTROLr", 11302 },
    { "NS_TS_CPU_FIFO1_ECC_STATUSr", 11303 },
    { "NS_TS_CPU_FIFO1_TM_CONTROLr", 11304 },
    { "NS_TS_CPU_FIFO2_ECC_CONTROLr", 11305 },
    { "NS_TS_CPU_FIFO2_ECC_STATUSr", 11306 },
    { "NS_TS_CPU_FIFO2_TM_CONTROLr", 11307 },
    { "NS_TS_CPU_FIFO_ECC_CONTROLr", 11308 },
    { "NS_TS_CPU_FIFO_ECC_STATUSr", 11309 },
    { "NS_TS_CPU_FIFO_TM_CONTROLr", 11310 },
    { "NS_TS_INT_ENABLEr", 11311 },
    { "NS_TS_INT_GEN_CTRLr", 11312 },
    { "NS_TS_INT_GEN_INTERVALr", 11313 },
    { "NS_TS_INT_GEN_OFFSET_LOWERr", 11314 },
    { "NS_TS_INT_GEN_OFFSET_UPPERr", 11315 },
    { "NS_TS_INT_STATUSr", 11316 },
    { "NTP", 11317 },
    { "NTP_MODE", 11318 },
    { "NTP_TC", 11319 },
    { "NUM_ABILITIES", 11320 },
    { "NUM_ACTIONS", 11321 },
    { "NUM_AGGR", 11322 },
    { "NUM_AGG_LIST_MEMBER", 11323 },
    { "NUM_ATTRIBUTES", 11324 },
    { "NUM_AUTH_IDS_EXCEED_MAX", 11325 },
    { "NUM_BANKS", 11326 },
    { "NUM_BASE_BUCKETS", 11327 },
    { "NUM_BASE_ENTRIES", 11328 },
    { "NUM_BUFFER_POOL", 11329 },
    { "NUM_CELLS", 11330 },
    { "NUM_CONTAINER_1_BYTE", 11331 },
    { "NUM_CONTAINER_2_BYTE", 11332 },
    { "NUM_CONTAINER_4_BYTE", 11333 },
    { "NUM_CPU_Q", 11334 },
    { "NUM_DB_0_LEVELS", 11335 },
    { "NUM_DB_1_LEVELS", 11336 },
    { "NUM_DB_2_LEVELS", 11337 },
    { "NUM_DB_3_LEVELS", 11338 },
    { "NUM_ENDPOINTS_EXCEED_MAX", 11339 },
    { "NUM_ENTRIES", 11340 },
    { "NUM_ENTRY_DATA", 11341 },
    { "NUM_EXPORT_ELEMENTS", 11342 },
    { "NUM_EXPORT_TRIGGERS", 11343 },
    { "NUM_FIELDS", 11344 },
    { "NUM_FIXED_BANKS", 11345 },
    { "NUM_FLOWS_AGED", 11346 },
    { "NUM_FLOWS_ELEPHANT", 11347 },
    { "NUM_FLOWS_EXPORTED", 11348 },
    { "NUM_FLOWS_LEARNT", 11349 },
    { "NUM_GRANULARITY", 11350 },
    { "NUM_GROUP", 11351 },
    { "NUM_KEYS", 11352 },
    { "NUM_KEY_TYPE", 11353 },
    { "NUM_LABELS", 11354 },
    { "NUM_LANES", 11355 },
    { "NUM_LOOKUP0_LT", 11356 },
    { "NUM_LOOKUP1_LT", 11357 },
    { "NUM_MC_Q", 11358 },
    { "NUM_MC_Q_0", 11359 },
    { "NUM_MC_Q_2", 11360 },
    { "NUM_MC_Q_4", 11361 },
    { "NUM_MC_Q_6", 11362 },
    { "NUM_MC_REPL_RESOURCE_FREE", 11363 },
    { "NUM_METERS", 11364 },
    { "NUM_METERS_IN_USE", 11365 },
    { "NUM_METERS_PER_PIPE", 11366 },
    { "NUM_METERS_PER_POOL", 11367 },
    { "NUM_METER_POOLS", 11368 },
    { "NUM_MODE", 11369 },
    { "NUM_NHOP_DENSE_MODE", 11370 },
    { "NUM_NHOP_SPARSE_MODE", 11371 },
    { "NUM_OBJECTS", 11372 },
    { "NUM_PACKETS_EXPORTED", 11373 },
    { "NUM_PATHS", 11374 },
    { "NUM_PDD_TYPE", 11375 },
    { "NUM_PERIOD", 11376 },
    { "NUM_PIPE", 11377 },
    { "NUM_PLL", 11378 },
    { "NUM_POOLS", 11379 },
    { "NUM_PORTS", 11380 },
    { "NUM_PORT_LIST_ENTRIES", 11381 },
    { "NUM_PORT_PRI_GRP", 11382 },
    { "NUM_PROMOTION_FILTERS", 11383 },
    { "NUM_Q", 11384 },
    { "NUM_RECORDS", 11385 },
    { "NUM_REPL_RESOURCE_IN_USE", 11386 },
    { "NUM_RESOURCE_INFO", 11387 },
    { "NUM_SERVICE_POOL", 11388 },
    { "NUM_TM_MC_Q", 11389 },
    { "NUM_TM_UC_Q", 11390 },
    { "NUM_TRACKING_PARAMETERS", 11391 },
    { "NUM_UC_Q", 11392 },
    { "NUM_VALID_AN_PROFILES", 11393 },
    { "NUM_VLAN_OTHERS", 11394 },
    { "NUM_VLAN_TAG_1", 11395 },
    { "NUM_VLAN_TAG_2", 11396 },
    { "NUM_VLAN_TAG_3", 11397 },
    { "NUM_VLAN_TAG_4", 11398 },
    { "OAM_BFD_AUTH_SHA1", 11399 },
    { "OAM_BFD_AUTH_SHA1_ID", 11400 },
    { "OAM_BFD_AUTH_SIMPLE_PASSWORD", 11401 },
    { "OAM_BFD_AUTH_SIMPLE_PASSWORD_ID", 11402 },
    { "OAM_BFD_CONTROL", 11403 },
    { "OAM_BFD_EVENT", 11404 },
    { "OAM_BFD_EVENT_CONTROL", 11405 },
    { "OAM_BFD_EVENT_ID", 11406 },
    { "OAM_BFD_EVENT_STATUS", 11407 },
    { "OAM_BFD_IPV4_ENDPOINT", 11408 },
    { "OAM_BFD_IPV4_ENDPOINT_ID", 11409 },
    { "OAM_BFD_IPV4_ENDPOINT_STATS", 11410 },
    { "OAM_BFD_IPV4_ENDPOINT_STATUS", 11411 },
    { "OAM_BFD_IPV6_ENDPOINT", 11412 },
    { "OAM_BFD_IPV6_ENDPOINT_ID", 11413 },
    { "OAM_BFD_IPV6_ENDPOINT_STATS", 11414 },
    { "OAM_BFD_IPV6_ENDPOINT_STATUS", 11415 },
    { "OAM_BFD_STATS", 11416 },
    { "OAM_BFD_TNL_IPV4_ENDPOINT", 11417 },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_ID", 11418 },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_STATS", 11419 },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_STATUS", 11420 },
    { "OAM_BFD_TNL_IPV6_ENDPOINT", 11421 },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_ID", 11422 },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_STATS", 11423 },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_STATUS", 11424 },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT", 11425 },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_ID", 11426 },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATS", 11427 },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATUS", 11428 },
    { "OAM_BFD_TNL_MPLS_ENDPOINT", 11429 },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_ID", 11430 },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_STATS", 11431 },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_STATUS", 11432 },
    { "OBJECT_ENTRY_ERROR", 11433 },
    { "OBJ_1", 11434 },
    { "OBJ_2", 11435 },
    { "OBJ_3", 11436 },
    { "OBJ_SELECT", 11437 },
    { "OBM_HEADER_TYPE_ETHERNET", 11438 },
    { "OBM_HEADER_TYPE_GENERIC_STACKING_HEADER", 11439 },
    { "OBM_TC_ALL", 11440 },
    { "OBM_TC_LOSSLESS0", 11441 },
    { "OBM_TC_LOSSLESS1", 11442 },
    { "OBM_TC_LOSSY", 11443 },
    { "OBM_TC_LOSSY_HIGH", 11444 },
    { "OBM_TC_LOSSY_LOW", 11445 },
    { "OBSERVATION_DOMAIN", 11446 },
    { "OBSERVATION_TIMESTAMP", 11447 },
    { "OFF", 11448 },
    { "OFFSET", 11449 },
    { "ONE_STEP_TIMESTAMP", 11450 },
    { "OOBFC_MERGE_MC_Q_POOL_STATE", 11451 },
    { "OOBFC_MERGE_UC_Q_POOL_STATE", 11452 },
    { "OOB_BIT_OFFSET", 11453 },
    { "OOB_PORT", 11454 },
    { "OPAQUE_CMD0", 11455 },
    { "OPAQUE_CMD1", 11456 },
    { "OPAQUE_CMD2", 11457 },
    { "OPAQUE_CMD3", 11458 },
    { "OPAQUE_CMD4", 11459 },
    { "OPAQUE_OBJ0", 11460 },
    { "OPAQUE_OBJ1", 11461 },
    { "OPCODE", 11462 },
    { "OPERATING_MODE", 11463 },
    { "OPERATIONAL_STATE", 11464 },
    { "OPERATIONAL_STATE_OK", 11465 },
    { "OPERATIONAL_STATUS", 11466 },
    { "OR", 11467 },
    { "ORIGINAL_VALUE", 11468 },
    { "OUTER_IP_PAYLOAD_MAX_CHECK", 11469 },
    { "OUTER_IP_PAYLOAD_MAX_SIZE", 11470 },
    { "OUTER_IP_PAYLOAD_MIN_CHECK", 11471 },
    { "OUTER_IP_PAYLOAD_MIN_SIZE", 11472 },
    { "OUTER_TPID", 11473 },
    { "OUTER_TPID_VERIFY", 11474 },
    { "OUTER_VLAN", 11475 },
    { "OUTPUT_MODE", 11476 },
    { "OVERLAY_DST_IPV4", 11477 },
    { "OVERLAY_DST_IPV6_LOWER", 11478 },
    { "OVERLAY_DST_IPV6_UPPER", 11479 },
    { "OVERLAY_DST_MAC", 11480 },
    { "OVERLAY_INNER_TPID", 11481 },
    { "OVERLAY_INNER_VLAN_ID", 11482 },
    { "OVERLAY_INNER_VLAN_PRI", 11483 },
    { "OVERLAY_LB_HASH_FLOW_BASED", 11484 },
    { "OVERLAY_LB_HASH_FLOW_BASED_L2", 11485 },
    { "OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 11486 },
    { "OVERLAY_LB_HASH_FLOW_BASED_RH", 11487 },
    { "OVERLAY_SRC_IPV4", 11488 },
    { "OVERLAY_SRC_IPV6_LOWER", 11489 },
    { "OVERLAY_SRC_IPV6_UPPER", 11490 },
    { "OVERLAY_SRC_MAC", 11491 },
    { "OVERLAY_TAG_TYPE", 11492 },
    { "OVERLAY_TOS", 11493 },
    { "OVERLAY_TPID", 11494 },
    { "OVERLAY_TRAFFIC_CLASS", 11495 },
    { "OVERLAY_UDP_SRC_PORT", 11496 },
    { "OVERLAY_VLAN_ID", 11497 },
    { "OVERLAY_VLAN_PRI", 11498 },
    { "OVERRIDE", 11499 },
    { "OVERRIDE_CLK_VALID", 11500 },
    { "OVERRIDE_CLK_VALID_OPER", 11501 },
    { "OVERRIDE_LINK_STATE", 11502 },
    { "OVERRIDE_OPER", 11503 },
    { "OVERSIZE_PKT", 11504 },
    { "PACKET_CNG", 11505 },
    { "PACKET_HEADER", 11506 },
    { "PACKET_LEN_INDICATOR", 11507 },
    { "PACKET_MODE", 11508 },
    { "PACKET_SPRAY", 11509 },
    { "PAIRED_DEVICE_EM_BANK_ID", 11510 },
    { "PAM4_TX_PATTERN", 11511 },
    { "PAM4_TX_PATTERN_AUTO", 11512 },
    { "PAM4_TX_PRECODER", 11513 },
    { "PAM4_TX_PRECODER_AUTO", 11514 },
    { "PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID", 11515 },
    { "PARITY_ERROR", 11516 },
    { "PARITY_ERROR_MASK", 11517 },
    { "PARITY_ERROR_TO_CPU", 11518 },
    { "PARITY_ERR_CTR_CNT", 11519 },
    { "PARITY_ERR_MEM_CNT", 11520 },
    { "PARITY_ERR_REG_CNT", 11521 },
    { "PARITY_ERR_TCAM_CNT", 11522 },
    { "PARSE_NTP_DST_L4_UDP_PORT", 11523 },
    { "PASSIVE", 11524 },
    { "PASSWORD", 11525 },
    { "PASSWORD_LEN", 11526 },
    { "PASS_ON_EGR_OUTER_TPID_MATCH", 11527 },
    { "PASS_ON_OUTER_TPID_MATCH", 11528 },
    { "PASS_ON_PAYLOAD_OUTER_TPID_MATCH", 11529 },
    { "PASS_PAUSE_FRAMES", 11530 },
    { "PATH_DOWN", 11531 },
    { "PAUSE", 11532 },
    { "PAUSE_ADDR", 11533 },
    { "PAUSE_PASS", 11534 },
    { "PAUSE_RX", 11535 },
    { "PAUSE_RX_OPER", 11536 },
    { "PAUSE_TX", 11537 },
    { "PAUSE_TX_OPER", 11538 },
    { "PAUSE_TYPE", 11539 },
    { "PAXB_0_CONFIG_IND_ADDRr", 11540 },
    { "PAXB_0_CONFIG_IND_DATAr", 11541 },
    { "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr", 11542 },
    { "PAXB_0_FUNC0_IMAP0_0_UPPERr", 11543 },
    { "PAXB_0_FUNC0_IMAP0_0r", 11544 },
    { "PAXB_0_FUNC0_IMAP0_1_UPPERr", 11545 },
    { "PAXB_0_FUNC0_IMAP0_1r", 11546 },
    { "PAXB_0_FUNC0_IMAP0_2_UPPERr", 11547 },
    { "PAXB_0_FUNC0_IMAP0_2r", 11548 },
    { "PAXB_0_FUNC0_IMAP0_3_UPPERr", 11549 },
    { "PAXB_0_FUNC0_IMAP0_3r", 11550 },
    { "PAXB_0_FUNC0_IMAP0_4_UPPERr", 11551 },
    { "PAXB_0_FUNC0_IMAP0_4r", 11552 },
    { "PAXB_0_FUNC0_IMAP0_5_UPPERr", 11553 },
    { "PAXB_0_FUNC0_IMAP0_5r", 11554 },
    { "PAXB_0_FUNC0_IMAP0_6_UPPERr", 11555 },
    { "PAXB_0_FUNC0_IMAP0_6r", 11556 },
    { "PAXB_0_FUNC0_IMAP0_7_UPPERr", 11557 },
    { "PAXB_0_FUNC0_IMAP0_7r", 11558 },
    { "PAXB_0_FUNC0_IMAP1_0_UPPERr", 11559 },
    { "PAXB_0_FUNC0_IMAP1_0r", 11560 },
    { "PAXB_0_FUNC0_IMAP1_1_UPPERr", 11561 },
    { "PAXB_0_FUNC0_IMAP1_1r", 11562 },
    { "PAXB_0_FUNC0_IMAP1_2_UPPERr", 11563 },
    { "PAXB_0_FUNC0_IMAP1_2r", 11564 },
    { "PAXB_0_FUNC0_IMAP1_3_UPPERr", 11565 },
    { "PAXB_0_FUNC0_IMAP1_3r", 11566 },
    { "PAXB_0_FUNC0_IMAP1_4_UPPERr", 11567 },
    { "PAXB_0_FUNC0_IMAP1_4r", 11568 },
    { "PAXB_0_FUNC0_IMAP1_5_UPPERr", 11569 },
    { "PAXB_0_FUNC0_IMAP1_5r", 11570 },
    { "PAXB_0_FUNC0_IMAP1_6_UPPERr", 11571 },
    { "PAXB_0_FUNC0_IMAP1_6r", 11572 },
    { "PAXB_0_FUNC0_IMAP1_7_UPPERr", 11573 },
    { "PAXB_0_FUNC0_IMAP1_7r", 11574 },
    { "PAXB_0_FUNC0_IMAP2_UPPERr", 11575 },
    { "PAXB_0_FUNC0_IMAP2r", 11576 },
    { "PAXB_0_GEN3_UC_LOADER_STATUSr", 11577 },
    { "PAXB_0_PAXB_ENDIANNESSr", 11578 },
    { "PAXB_0_PAXB_HOTSWAP_CTRLr", 11579 },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr", 11580 },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_STATr", 11581 },
    { "PAXB_0_PAXB_HOTSWAP_STATr", 11582 },
    { "PAXB_0_PAXB_IC_INTRCLR_0r", 11583 },
    { "PAXB_0_PAXB_IC_INTRCLR_1r", 11584 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_0r", 11585 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_10r", 11586 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_11r", 11587 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_12r", 11588 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_13r", 11589 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_14r", 11590 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_15r", 11591 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_1r", 11592 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_2r", 11593 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_3r", 11594 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_4r", 11595 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_5r", 11596 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_6r", 11597 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_7r", 11598 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_8r", 11599 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_9r", 11600 },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAYr", 11601 },
    { "PAXB_0_PAXB_IC_INTRCLR_MODE_0r", 11602 },
    { "PAXB_0_PAXB_IC_INTRCLR_MODE_1r", 11603 },
    { "PAXB_0_PAXB_IC_INTRCLR_MODEr", 11604 },
    { "PAXB_0_PAXB_IC_INTRCLRr", 11605 },
    { "PAXB_0_PAXB_IC_INTR_PACING_CTRLr", 11606 },
    { "PAXB_0_PAXB_INTRCLR_DELAY_UNITr", 11607 },
    { "PAXB_0_PAXB_INTR_ENr", 11608 },
    { "PAXB_0_PAXB_INTR_STATUSr", 11609 },
    { "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr", 11610 },
    { "PAXB_0_RESET_STATUSr", 11611 },
    { "PAXB_0_SW_PROG_INTR_CLRr", 11612 },
    { "PAXB_0_SW_PROG_INTR_ENABLEr", 11613 },
    { "PAXB_0_SW_PROG_INTR_RAW_STATUSr", 11614 },
    { "PAXB_0_SW_PROG_INTR_SETr", 11615 },
    { "PAXB_0_SW_PROG_INTR_STATUSr", 11616 },
    { "PBLOCK_MISC_EP0_BUS_SCG0r", 11617 },
    { "PBLOCK_MISC_EP0_BUS_SCG1r", 11618 },
    { "PBLOCK_MISC_EP0_BUS_SCG2r", 11619 },
    { "PBLOCK_MISC_EP0_BUS_SCG3r", 11620 },
    { "PBLOCK_MISC_EP0_BUS_SCG4r", 11621 },
    { "PBLOCK_MISC_EP0_BUS_SCG5r", 11622 },
    { "PBLOCK_MISC_EP0_BYPASS_CONTROLr", 11623 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG0r", 11624 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG1r", 11625 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG2r", 11626 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG3r", 11627 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG4r", 11628 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG5r", 11629 },
    { "PBLOCK_MISC_EP1_0_BUS_SCG6r", 11630 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG0r", 11631 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG10r", 11632 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG11r", 11633 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG12r", 11634 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG13r", 11635 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG14r", 11636 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG1r", 11637 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG2r", 11638 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG3r", 11639 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG4r", 11640 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG5r", 11641 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG6r", 11642 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG7r", 11643 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG8r", 11644 },
    { "PBLOCK_MISC_EP1_1_BUS_SCG9r", 11645 },
    { "PBLOCK_MISC_EP1_1_BYPASS_CONTROLr", 11646 },
    { "PBLOCK_MISC_EP1_1_RAM_TMr", 11647 },
    { "PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0r", 11648 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG0r", 11649 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG1r", 11650 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG2r", 11651 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG3r", 11652 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG4r", 11653 },
    { "PBLOCK_MISC_EP2_0_BUS_SCG5r", 11654 },
    { "PBLOCK_MISC_EP2_0_BYPASS_CONTROLr", 11655 },
    { "PBLOCK_MISC_EP2_1_BUS_SCG0r", 11656 },
    { "PBLOCK_MISC_EP2_1_BUS_SCG1r", 11657 },
    { "PBLOCK_MISC_EP2_1_BUS_SCG2r", 11658 },
    { "PBLOCK_MISC_EP2_1_BUS_SCG3r", 11659 },
    { "PBLOCK_MISC_EP3_BUS_SCG0r", 11660 },
    { "PBLOCK_MISC_EP3_BUS_SCG1r", 11661 },
    { "PBLOCK_MISC_EP3_BUS_SCG2r", 11662 },
    { "PBLOCK_MISC_EP3_BUS_SCG3r", 11663 },
    { "PBLOCK_MISC_EP3_BUS_SCG4r", 11664 },
    { "PBLOCK_MISC_EP3_BUS_SCG5r", 11665 },
    { "PBLOCK_MISC_EP3_BUS_SCG6r", 11666 },
    { "PBLOCK_MISC_EP3_BUS_SCG7r", 11667 },
    { "PBLOCK_MISC_EP3_BUS_SCG8r", 11668 },
    { "PBLOCK_MISC_IP0_BUS_SCG0r", 11669 },
    { "PBLOCK_MISC_IP0_BUS_SCG10r", 11670 },
    { "PBLOCK_MISC_IP0_BUS_SCG11r", 11671 },
    { "PBLOCK_MISC_IP0_BUS_SCG1r", 11672 },
    { "PBLOCK_MISC_IP0_BUS_SCG2r", 11673 },
    { "PBLOCK_MISC_IP0_BUS_SCG3r", 11674 },
    { "PBLOCK_MISC_IP0_BUS_SCG4r", 11675 },
    { "PBLOCK_MISC_IP0_BUS_SCG5r", 11676 },
    { "PBLOCK_MISC_IP0_BUS_SCG6r", 11677 },
    { "PBLOCK_MISC_IP0_BUS_SCG7r", 11678 },
    { "PBLOCK_MISC_IP0_BUS_SCG8r", 11679 },
    { "PBLOCK_MISC_IP0_BUS_SCG9r", 11680 },
    { "PBLOCK_MISC_IP0_BYPASS_CONTROLr", 11681 },
    { "PBLOCK_MISC_IP0_RAM_TMr", 11682 },
    { "PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0r", 11683 },
    { "PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1r", 11684 },
    { "PBLOCK_MISC_IP1_BUS_SCG0r", 11685 },
    { "PBLOCK_MISC_IP1_BUS_SCG1r", 11686 },
    { "PBLOCK_MISC_IP1_BUS_SCG2r", 11687 },
    { "PBLOCK_MISC_IP1_BUS_SCG3r", 11688 },
    { "PBLOCK_MISC_IP1_BUS_SCG4r", 11689 },
    { "PBLOCK_MISC_IP1_BUS_SCG5r", 11690 },
    { "PBLOCK_MISC_IP1_BUS_SCG6r", 11691 },
    { "PBLOCK_MISC_IP1_BUS_SCG7r", 11692 },
    { "PBLOCK_MISC_IP1_BUS_SCG8r", 11693 },
    { "PBLOCK_MISC_IP1_BUS_SCG9r", 11694 },
    { "PBLOCK_MISC_IP1_RAM_TMr", 11695 },
    { "PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0r", 11696 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG0r", 11697 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG1r", 11698 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG2r", 11699 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG3r", 11700 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG4r", 11701 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG5r", 11702 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG6r", 11703 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG7r", 11704 },
    { "PBLOCK_MISC_IP2_0_BUS_SCG8r", 11705 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG0r", 11706 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG1r", 11707 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG2r", 11708 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG3r", 11709 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG4r", 11710 },
    { "PBLOCK_MISC_IP2_1_BUS_SCG5r", 11711 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG0r", 11712 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG10r", 11713 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG11r", 11714 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG1r", 11715 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG2r", 11716 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG3r", 11717 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG4r", 11718 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG5r", 11719 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG6r", 11720 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG7r", 11721 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG8r", 11722 },
    { "PBLOCK_MISC_IP3_0_BUS_SCG9r", 11723 },
    { "PBLOCK_MISC_IP3_0_BYPASS_CONTROLr", 11724 },
    { "PBLOCK_MISC_IP3_0_RAM_TMr", 11725 },
    { "PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0r", 11726 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG0r", 11727 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG1r", 11728 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG2r", 11729 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG3r", 11730 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG4r", 11731 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG5r", 11732 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG6r", 11733 },
    { "PBLOCK_MISC_IP3_1_BUS_SCG7r", 11734 },
    { "PBLOCK_MISC_IP3_1_BYPASS_CONTROLr", 11735 },
    { "PBLOCK_MISC_IP4_BUS_SCG0r", 11736 },
    { "PBLOCK_MISC_IP4_BUS_SCG10r", 11737 },
    { "PBLOCK_MISC_IP4_BUS_SCG11r", 11738 },
    { "PBLOCK_MISC_IP4_BUS_SCG12r", 11739 },
    { "PBLOCK_MISC_IP4_BUS_SCG13r", 11740 },
    { "PBLOCK_MISC_IP4_BUS_SCG1r", 11741 },
    { "PBLOCK_MISC_IP4_BUS_SCG2r", 11742 },
    { "PBLOCK_MISC_IP4_BUS_SCG3r", 11743 },
    { "PBLOCK_MISC_IP4_BUS_SCG4r", 11744 },
    { "PBLOCK_MISC_IP4_BUS_SCG5r", 11745 },
    { "PBLOCK_MISC_IP4_BUS_SCG6r", 11746 },
    { "PBLOCK_MISC_IP4_BUS_SCG7r", 11747 },
    { "PBLOCK_MISC_IP4_BUS_SCG8r", 11748 },
    { "PBLOCK_MISC_IP4_BUS_SCG9r", 11749 },
    { "PBLOCK_MISC_IP4_RAM_TMr", 11750 },
    { "PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0r", 11751 },
    { "PBLOCK_MISC_IP5_BUS_SCG0r", 11752 },
    { "PBLOCK_MISC_IP5_BUS_SCG1r", 11753 },
    { "PBLOCK_MISC_IP5_BUS_SCG2r", 11754 },
    { "PBLOCK_MISC_IP5_BUS_SCG3r", 11755 },
    { "PBLOCK_MISC_IP5_BUS_SCG4r", 11756 },
    { "PBLOCK_MISC_IP5_BUS_SCG5r", 11757 },
    { "PBLOCK_MISC_IP5_BUS_SCG6r", 11758 },
    { "PBLOCK_MISC_IP5_BUS_SCG7r", 11759 },
    { "PBLOCK_MISC_IP5_RAM_TMr", 11760 },
    { "PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0r", 11761 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG0r", 11762 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG1r", 11763 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG2r", 11764 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG3r", 11765 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG4r", 11766 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG5r", 11767 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG6r", 11768 },
    { "PBLOCK_MISC_IP6_0_BUS_SCG7r", 11769 },
    { "PBLOCK_MISC_IP6_1_BUS_SCG0r", 11770 },
    { "PBLOCK_MISC_IP6_1_BUS_SCG1r", 11771 },
    { "PBLOCK_MISC_IP6_1_BUS_SCG2r", 11772 },
    { "PBLOCK_MISC_IP6_1_BUS_SCG3r", 11773 },
    { "PBLOCK_MISC_IP6_1_BUS_SCG4r", 11774 },
    { "PBLOCK_MISC_IP7_BUS_SCG0r", 11775 },
    { "PBLOCK_MISC_IP7_BUS_SCG1r", 11776 },
    { "PBLOCK_MISC_IP7_BUS_SCG2r", 11777 },
    { "PBLOCK_MISC_IP7_BUS_SCG3r", 11778 },
    { "PBLOCK_MISC_IP7_BUS_SCG4r", 11779 },
    { "PBLOCK_MISC_IP7_BUS_SCG5r", 11780 },
    { "PBLOCK_MISC_IP7_BUS_SCG6r", 11781 },
    { "PBLOCK_MISC_IP7_BUS_SCG7r", 11782 },
    { "PBLOCK_MISC_IP7_BUS_SCG8r", 11783 },
    { "PBLOCK_MISC_IP7_BUS_SCG9r", 11784 },
    { "PBLOCK_MISC_IP7_BYPASS_CONTROLr", 11785 },
    { "PBLOCK_MISC_IP8_0_BUS_SCG0r", 11786 },
    { "PBLOCK_MISC_IP8_0_BUS_SCG1r", 11787 },
    { "PBLOCK_MISC_IP8_0_BUS_SCG2r", 11788 },
    { "PBLOCK_MISC_IP8_0_BUS_SCG3r", 11789 },
    { "PBLOCK_MISC_IP8_0_BYPASS_CONTROLr", 11790 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG0r", 11791 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG10r", 11792 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG1r", 11793 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG2r", 11794 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG3r", 11795 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG4r", 11796 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG5r", 11797 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG6r", 11798 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG7r", 11799 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG8r", 11800 },
    { "PBLOCK_MISC_IP8_1_BUS_SCG9r", 11801 },
    { "PBLOCK_MISC_IP8_1_BYPASS_CONTROLr", 11802 },
    { "PBLOCK_MISC_IP8_1_RAM_TMr", 11803 },
    { "PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0r", 11804 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG0r", 11805 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG10r", 11806 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG11r", 11807 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG12r", 11808 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG1r", 11809 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG2r", 11810 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG3r", 11811 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG4r", 11812 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG5r", 11813 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG6r", 11814 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG7r", 11815 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG8r", 11816 },
    { "PBLOCK_MISC_IP9_0_BUS_SCG9r", 11817 },
    { "PBLOCK_MISC_IP9_0_BYPASS_CONTROLr", 11818 },
    { "PBLOCK_MISC_IP9_0_RAM_TMr", 11819 },
    { "PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0r", 11820 },
    { "PBLOCK_MISC_IP9_1_BYPASS_CONTROLr", 11821 },
    { "PBT_NONUC_PKT", 11822 },
    { "PBT_NONUC_PKT_MASK", 11823 },
    { "PC_ABILITY_ADVERT", 11824 },
    { "PC_ABILITY_ADVERT_CFG_INVALID", 11825 },
    { "PC_ABILITY_AN_CONFLICT_CFG", 11826 },
    { "PC_ABILITY_CHANNEL_CONFLICT", 11827 },
    { "PC_ABILITY_FEC_CONFLICT", 11828 },
    { "PC_ABILITY_LOCAL", 11829 },
    { "PC_ABILITY_MEDIA_TYPE_CONFLICT", 11830 },
    { "PC_ABILITY_PAUSE_CONFLICT", 11831 },
    { "PC_ABILITY_PORT_CFG_INVALID", 11832 },
    { "PC_AN_MODE_INVALID", 11833 },
    { "PC_AUTONEG_PROFILE", 11834 },
    { "PC_AUTONEG_PROFILE_ID", 11835 },
    { "PC_ENCAP_HIGIG", 11836 },
    { "PC_ENCAP_HIGIG3", 11837 },
    { "PC_ENCAP_IEEE", 11838 },
    { "PC_ENCAP_IEEE_REDUCED_IPG", 11839 },
    { "PC_FEC_BASE_R", 11840 },
    { "PC_FEC_NONE", 11841 },
    { "PC_FEC_RS272", 11842 },
    { "PC_FEC_RS272_2XN", 11843 },
    { "PC_FEC_RS528", 11844 },
    { "PC_FEC_RS544", 11845 },
    { "PC_FEC_RS544_2XN", 11846 },
    { "PC_LANE_MASK_INVALID", 11847 },
    { "PC_LOOPBACK_TYPE_INVALID", 11848 },
    { "PC_LPBK_MAC", 11849 },
    { "PC_LPBK_NONE", 11850 },
    { "PC_LPBK_PCS", 11851 },
    { "PC_LPBK_PMD", 11852 },
    { "PC_LPBK_REMOTE_PCS", 11853 },
    { "PC_LPBK_REMOTE_PMD", 11854 },
    { "PC_MAC_CONTROL", 11855 },
    { "PC_MAC_OPER_ERROR", 11856 },
    { "PC_OPER_SUCCESS", 11857 },
    { "PC_PAM4_TX_PATTERN_JP03B", 11858 },
    { "PC_PAM4_TX_PATTERN_LINEAR", 11859 },
    { "PC_PAM4_TX_PATTERN_NONE", 11860 },
    { "PC_PAUSE_ALL", 11861 },
    { "PC_PAUSE_NONE", 11862 },
    { "PC_PAUSE_RX", 11863 },
    { "PC_PAUSE_SYMM", 11864 },
    { "PC_PAUSE_TX", 11865 },
    { "PC_PFC", 11866 },
    { "PC_PHYS_PORT", 11867 },
    { "PC_PHYS_PORT_ID", 11868 },
    { "PC_PHY_AUTONEG_MODE_CL37", 11869 },
    { "PC_PHY_AUTONEG_MODE_CL37_BAM", 11870 },
    { "PC_PHY_AUTONEG_MODE_CL73", 11871 },
    { "PC_PHY_AUTONEG_MODE_CL73_BAM", 11872 },
    { "PC_PHY_AUTONEG_MODE_MSA", 11873 },
    { "PC_PHY_AUTONEG_MODE_NONE", 11874 },
    { "PC_PHY_AUTONEG_MODE_SGMII", 11875 },
    { "PC_PHY_CHANNEL_ALL", 11876 },
    { "PC_PHY_CHANNEL_LONG", 11877 },
    { "PC_PHY_CHANNEL_SHORT", 11878 },
    { "PC_PHY_CONTROL", 11879 },
    { "PC_PHY_MEDIUM_ALL", 11880 },
    { "PC_PHY_MEDIUM_BACKPLANE", 11881 },
    { "PC_PHY_MEDIUM_COPPER", 11882 },
    { "PC_PHY_MEDIUM_OPTICAL", 11883 },
    { "PC_PHY_OPER_ERROR", 11884 },
    { "PC_PHY_PRBS_CONTROL", 11885 },
    { "PC_PHY_PRBS_STATUS", 11886 },
    { "PC_PHY_STATUS", 11887 },
    { "PC_PMD_FIRMWARE", 11888 },
    { "PC_PMD_FIRMWARE_STATUS", 11889 },
    { "PC_PM_CORE", 11890 },
    { "PC_PM_ID", 11891 },
    { "PC_PM_MODE_DEFAULT", 11892 },
    { "PC_PM_PLL_VCO_RATE_10P3125G", 11893 },
    { "PC_PM_PLL_VCO_RATE_12P5G", 11894 },
    { "PC_PM_PLL_VCO_RATE_20P625G", 11895 },
    { "PC_PM_PLL_VCO_RATE_25P781G", 11896 },
    { "PC_PM_PLL_VCO_RATE_26P562G", 11897 },
    { "PC_PM_PLL_VCO_RATE_NONE", 11898 },
    { "PC_PM_PROP", 11899 },
    { "PC_PM_TYPE_CPU", 11900 },
    { "PC_PM_TYPE_LOOPBACK", 11901 },
    { "PC_PM_TYPE_NONE", 11902 },
    { "PC_PM_TYPE_PM4X10", 11903 },
    { "PC_PM_TYPE_PM4X25", 11904 },
    { "PC_PM_TYPE_PM8X100", 11905 },
    { "PC_PM_TYPE_PM8X100_GEN2", 11906 },
    { "PC_PM_TYPE_PM8X50", 11907 },
    { "PC_PM_TYPE_PM8X50_GEN2", 11908 },
    { "PC_PM_TYPE_PM8X50_GEN3", 11909 },
    { "PC_PM_TYPE_PMQTC", 11910 },
    { "PC_PM_TYPE_PMSGMII4PX2", 11911 },
    { "PC_PORT", 11912 },
    { "PC_PORT_ABILITIES", 11913 },
    { "PC_PORT_ACTIVE", 11914 },
    { "PC_PORT_DIAG_CONTROL", 11915 },
    { "PC_PORT_DIAG_STATS", 11916 },
    { "PC_PORT_INFO", 11917 },
    { "PC_PORT_INVALID", 11918 },
    { "PC_PORT_MONITOR", 11919 },
    { "PC_PORT_PHYS_MAP", 11920 },
    { "PC_PORT_STATUS", 11921 },
    { "PC_PORT_SUSPENDED", 11922 },
    { "PC_PORT_TIMESYNC", 11923 },
    { "PC_PORT_TIMESYNC_MODE_1588", 11924 },
    { "PC_PORT_TIMESYNC_MODE_NONE", 11925 },
    { "PC_PORT_TIMESYNC_MODE_SYNCE", 11926 },
    { "PC_PRBS_POLY_10", 11927 },
    { "PC_PRBS_POLY_11", 11928 },
    { "PC_PRBS_POLY_13", 11929 },
    { "PC_PRBS_POLY_15", 11930 },
    { "PC_PRBS_POLY_20", 11931 },
    { "PC_PRBS_POLY_23", 11932 },
    { "PC_PRBS_POLY_31", 11933 },
    { "PC_PRBS_POLY_49", 11934 },
    { "PC_PRBS_POLY_58", 11935 },
    { "PC_PRBS_POLY_7", 11936 },
    { "PC_PRBS_POLY_9", 11937 },
    { "PC_PRIMARY_VCO_CFG_INVALID", 11938 },
    { "PC_RLM_BUSY", 11939 },
    { "PC_RLM_DISABLE", 11940 },
    { "PC_RLM_DONE", 11941 },
    { "PC_RLM_FAILED", 11942 },
    { "PC_SERDES_CONFIG", 11943 },
    { "PC_SERDES_FW_BCAST_DMA_LOAD", 11944 },
    { "PC_SERDES_FW_FAST_LOAD", 11945 },
    { "PC_SERDES_FW_PRAM_BCAST_LOAD", 11946 },
    { "PC_SERDES_FW_PRAM_NON_BCAST_LOAD", 11947 },
    { "PC_SERDES_FW_SLOW_LOAD", 11948 },
    { "PC_SIG_MODE_NRZ", 11949 },
    { "PC_SIG_MODE_PAM4", 11950 },
    { "PC_SPEED_1G_AT_12P5G_VCO", 11951 },
    { "PC_SPEED_1G_AT_25P781G_VCO", 11952 },
    { "PC_SPEED_1G_AT_6P25G_VCO", 11953 },
    { "PC_SPEED_2P5G_AT_12P5G_VCO", 11954 },
    { "PC_SPEED_5G_AT_12P5G_VCO", 11955 },
    { "PC_SPEED_INVALID", 11956 },
    { "PC_SPEED_VCO_NONE", 11957 },
    { "PC_STALL_TX_DISABLE", 11958 },
    { "PC_STALL_TX_ENABLE", 11959 },
    { "PC_STALL_TX_NO_SUPPORT", 11960 },
    { "PC_SYNCE_MODE_DIV_NONE", 11961 },
    { "PC_SYNCE_STAGE_0_MODE_DIV_GAP_CLK_4_OVER_5", 11962 },
    { "PC_SYNCE_STAGE_0_MODE_DIV_NONE", 11963 },
    { "PC_SYNCE_STAGE_0_MODE_SDM_FRAC_DIV", 11964 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_11", 11965 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_7", 11966 },
    { "PC_SYNCE_STAGE_1_MODE_DIV_NONE", 11967 },
    { "PC_TIMESYNC_COMP_EARLIEST_LANE", 11968 },
    { "PC_TIMESYNC_COMP_LATEST_LANE", 11969 },
    { "PC_TIMESYNC_COMP_NONE", 11970 },
    { "PC_TXFIR_NRZ_LP_TAPS_3", 11971 },
    { "PC_TXFIR_NRZ_TAPS_6", 11972 },
    { "PC_TXFIR_PAM4_LP_TAPS_3", 11973 },
    { "PC_TXFIR_PAM4_TAPS_6", 11974 },
    { "PC_TXFIR_TAP_DEFAULT", 11975 },
    { "PC_TX_TAPS", 11976 },
    { "PC_TX_TAPS_STATUS", 11977 },
    { "PC_TX_TAP_MODE_DEFAULT", 11978 },
    { "PC_TX_TAP_MODE_TAPS_3", 11979 },
    { "PC_TX_TAP_MODE_TAPS_6", 11980 },
    { "PC_VCO_UNAVAIL", 11981 },
    { "PDD_TYPE", 11982 },
    { "PERCENTAGE_0_25", 11983 },
    { "PERCENTAGE_1000", 11984 },
    { "PERCENTAGE_125", 11985 },
    { "PERCENTAGE_250", 11986 },
    { "PERCENTAGE_25_50", 11987 },
    { "PERCENTAGE_375", 11988 },
    { "PERCENTAGE_500", 11989 },
    { "PERCENTAGE_50_75", 11990 },
    { "PERCENTAGE_675", 11991 },
    { "PERCENTAGE_750", 11992 },
    { "PERCENTAGE_75_100", 11993 },
    { "PERCENTAGE_875", 11994 },
    { "PERCENT_25", 11995 },
    { "PERCENT_50", 11996 },
    { "PERCENT_75", 11997 },
    { "PERIOD", 11998 },
    { "PFC", 11999 },
    { "PFC_PASS", 12000 },
    { "PFC_PRI", 12001 },
    { "PFC_STATE_MODE", 12002 },
    { "PHASE_ADJUST_NSEC", 12003 },
    { "PHASE_ADJUST_SEC", 12004 },
    { "PHASE_ADJUST_SIGN", 12005 },
    { "PHYSICAL_PORT_CONFLICT", 12006 },
    { "PHYSICAL_PORT_INVALID", 12007 },
    { "PHYSICAL_TABLE_OP_CNT", 12008 },
    { "PHYSICAL_TABLE_OP_ERROR_CNT", 12009 },
    { "PHY_DISABLED", 12010 },
    { "PHY_ECC_INTR_ENABLE", 12011 },
    { "PHY_ECC_INTR_ENABLE_AUTO", 12012 },
    { "PHY_LINK", 12013 },
    { "PIO_BULK_COPY", 12014 },
    { "PIO_BULK_READ", 12015 },
    { "PIO_BULK_WRITE", 12016 },
    { "PIPE", 12017 },
    { "PIPE_UNIQUE", 12018 },
    { "PKT", 12019 },
    { "PKT_ATTR_TEMPLATE_NOT_PRESENT", 12020 },
    { "PKT_ATTR_TEMPLATE_WIDTH_EXCEEDED", 12021 },
    { "PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID", 12022 },
    { "PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 12023 },
    { "PKT_COUNT", 12024 },
    { "PKT_DROP", 12025 },
    { "PKT_FLOW_ELIGIBILITY", 12026 },
    { "PKT_HDR_SIZE", 12027 },
    { "PKT_MODE", 12028 },
    { "PKT_PRI", 12029 },
    { "PKT_PRI_TYPE", 12030 },
    { "PKT_PRI_TYPE_DSCP", 12031 },
    { "PKT_PRI_TYPE_ETAG", 12032 },
    { "PKT_PRI_TYPE_HIGIG3", 12033 },
    { "PKT_PRI_TYPE_MPLS", 12034 },
    { "PKT_PRI_TYPE_VLAN", 12035 },
    { "PKT_QUANTUM", 12036 },
    { "PKT_SIZE_EXCEED_MAX", 12037 },
    { "PKT_TO_CPU", 12038 },
    { "PKT_TRACE", 12039 },
    { "PKT_TRACE_MASK", 12040 },
    { "PMD_COM_CLK", 12041 },
    { "PMD_DEBUG_LANE_EVENT_LOG_LEVEL", 12042 },
    { "PMD_RX_LOCK", 12043 },
    { "PM_INACTIVE", 12044 },
    { "PM_MODE", 12045 },
    { "PM_PHYS_PORT", 12046 },
    { "PM_THREAD_DISABLE", 12047 },
    { "PM_TYPE", 12048 },
    { "POLICY_CMD_SELECT", 12049 },
    { "POLICY_OBJ_SELECT", 12050 },
    { "POLICY_VALUE_STRENGTH", 12051 },
    { "POLLED_IRQ_DELAY", 12052 },
    { "POLLED_IRQ_ENABLE", 12053 },
    { "POLLED_IRQ_THREAD_PRIORITY", 12054 },
    { "POLL_SEQUENCE", 12055 },
    { "POLL_SEQUENCE_ACTIVE", 12056 },
    { "POLY_MODE", 12057 },
    { "POOL_CHANNEL_BASE", 12058 },
    { "POOL_ID", 12059 },
    { "POOL_INSTANCE", 12060 },
    { "POOL_SIZE", 12061 },
    { "POP_LOOKUP_LABEL_1", 12062 },
    { "POP_LOOKUP_LABEL_2", 12063 },
    { "POP_LOOKUP_LABEL_3", 12064 },
    { "PORT", 12065 },
    { "PORT_BASED_ENABLE", 12066 },
    { "PORT_CFG_INCOMPELETE", 12067 },
    { "PORT_CFG_PM_VCO_VIOLATION", 12068 },
    { "PORT_CNT", 12069 },
    { "PORT_CONTEXT", 12070 },
    { "PORT_CONTROL", 12071 },
    { "PORT_COS_Q_MAP", 12072 },
    { "PORT_COS_Q_MAP_ID", 12073 },
    { "PORT_COS_Q_STRENGTH_PROFILE", 12074 },
    { "PORT_COS_Q_STRENGTH_PROFILE_ID", 12075 },
    { "PORT_EGR_BLOCK", 12076 },
    { "PORT_EGR_BLOCK_ID", 12077 },
    { "PORT_EGR_MIRROR", 12078 },
    { "PORT_EGR_OPAQUE", 12079 },
    { "PORT_EGR_TS_PTP", 12080 },
    { "PORT_EGR_VISIBILITY", 12081 },
    { "PORT_ENCAP_MISMATCH", 12082 },
    { "PORT_ENTRY_ERROR", 12083 },
    { "PORT_GIH_CPU", 12084 },
    { "PORT_ID", 12085 },
    { "PORT_ID_OPER", 12086 },
    { "PORT_IF_SBS_CONTROLr", 12087 },
    { "PORT_INFO_UNAVAILABLE", 12088 },
    { "PORT_ING_BLOCK_LINK", 12089 },
    { "PORT_ING_BLOCK_LOOPBACK", 12090 },
    { "PORT_ING_EGR_BLOCK_0", 12091 },
    { "PORT_ING_EGR_BLOCK_1", 12092 },
    { "PORT_ING_EGR_BLOCK_2", 12093 },
    { "PORT_ING_EGR_BLOCK_3", 12094 },
    { "PORT_ING_EGR_BLOCK_CPU", 12095 },
    { "PORT_ING_EGR_BLOCK_ID", 12096 },
    { "PORT_ING_EGR_BLOCK_PROFILE", 12097 },
    { "PORT_ING_EGR_BLOCK_PROFILE_ID", 12098 },
    { "PORT_ING_OPAQUE", 12099 },
    { "PORT_ING_TS_PTP", 12100 },
    { "PORT_ING_VISIBILITY", 12101 },
    { "PORT_LOAD_QUANTIZATION_THRESHOLD", 12102 },
    { "PORT_LOAD_SCALING_FACTOR", 12103 },
    { "PORT_LOAD_WEIGHT", 12104 },
    { "PORT_MAP_UNKNOWN", 12105 },
    { "PORT_MIRROR", 12106 },
    { "PORT_NAME", 12107 },
    { "PORT_NAME_LEN", 12108 },
    { "PORT_NUM_LANES_UNKNOWN", 12109 },
    { "PORT_PARSER", 12110 },
    { "PORT_PKT_CONTROL_ID", 12111 },
    { "PORT_POLICY", 12112 },
    { "PORT_PROPERTY", 12113 },
    { "PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 12114 },
    { "PORT_QUEUE_SIZE_SCALING_FACTOR", 12115 },
    { "PORT_QUEUE_SIZE_WEIGHT", 12116 },
    { "PORT_REASSIGNMENT_CNT", 12117 },
    { "PORT_SERVICE_POOL", 12118 },
    { "PORT_SERVICE_POOL_INDEX", 12119 },
    { "PORT_SERVICE_POOL_MC", 12120 },
    { "PORT_SERVICE_POOL_MC_INDEX", 12121 },
    { "PORT_SERVICE_POOL_MC_PORT", 12122 },
    { "PORT_SERVICE_POOL_PORT", 12123 },
    { "PORT_SERVICE_POOL_UC", 12124 },
    { "PORT_SERVICE_POOL_UC_INDEX", 12125 },
    { "PORT_SERVICE_POOL_UC_PORT", 12126 },
    { "PORT_SPEED_UNKNOWN", 12127 },
    { "PORT_SYSTEM_11_0", 12128 },
    { "PORT_SYSTEM_12_8_TO_AND_6_0", 12129 },
    { "PORT_SYSTEM_13_8_TO_AND_5_0", 12130 },
    { "PORT_SYSTEM_DESTINATION", 12131 },
    { "PORT_SYSTEM_ID", 12132 },
    { "PORT_TRUNK", 12133 },
    { "PORT_TYPE", 12134 },
    { "PORT_UNKNOWN", 12135 },
    { "PP_CLK_FREQ", 12136 },
    { "PRBS_CHECKER_ENABLE", 12137 },
    { "PRBS_ERROR_COUNT", 12138 },
    { "PRBS_GENERATOR_ENABLE", 12139 },
    { "PRBS_LOCK_LIVE", 12140 },
    { "PRBS_LOCK_LOSS", 12141 },
    { "PRESERVE_CPU_TAG", 12142 },
    { "PRE_PROCESSING_BIN_A", 12143 },
    { "PRE_PROCESSING_BIN_B", 12144 },
    { "PRE_PROCESSING_BIN_C", 12145 },
    { "PRI", 12146 },
    { "PRIMARY_PATH_THRESHOLD", 12147 },
    { "PRI_GRP", 12148 },
    { "PRI_GRP_HEADROOM", 12149 },
    { "PRI_GRP_HEADROOM_INDEX", 12150 },
    { "PRI_GRP_HEADROOM_PORT", 12151 },
    { "PRI_GRP_INDEX", 12152 },
    { "PRI_GRP_MAP_ID", 12153 },
    { "PRI_GRP_PORT", 12154 },
    { "PRI_Q", 12155 },
    { "PROFILE", 12156 },
    { "PROFILE_0", 12157 },
    { "PROFILE_1", 12158 },
    { "PROFILE_2", 12159 },
    { "PROFILE_3", 12160 },
    { "PROFILE_ID", 12161 },
    { "PROFILE_INCOMPELETE", 12162 },
    { "PROFILE_INVALID", 12163 },
    { "PROFILE_SECTION", 12164 },
    { "PROMOTION_FILTERS_INCR_RATE", 12165 },
    { "PROMOTION_FILTERS_MONITOR_INTERVAL_USECS", 12166 },
    { "PROMOTION_FILTERS_RATE_HIGH_THRESHOLD_KBITS_SEC", 12167 },
    { "PROMOTION_FILTERS_RATE_LOW_THRESHOLD_KBITS_SEC", 12168 },
    { "PROMOTION_FILTERS_SIZE_THRESHOLD_BYTES", 12169 },
    { "PROTECTION", 12170 },
    { "PROTO", 12171 },
    { "PROTOBUF", 12172 },
    { "PROT_NHOP_OFFSET", 12173 },
    { "PROT_SWT_BITP_PROFILEm", 12174 },
    { "PROT_SWT_BOTP_PROFILEm", 12175 },
    { "PROT_SWT_CTRL_PRE_SELm", 12176 },
    { "PROT_SWT_PROT_NHI_CONFIGr", 12177 },
    { "PROT_SWT_PROT_NHI_TABLE_SER_CONTROLr", 12178 },
    { "PROT_SWT_PROT_NHI_TABLEm", 12179 },
    { "PROT_SWT_RAM_TM_CONTROLr", 12180 },
    { "PSAMP_DLB_EPOCH", 12181 },
    { "PSAMP_EPOCH", 12182 },
    { "PSAMP_IPFIX_VERSION", 12183 },
    { "PTP", 12184 },
    { "PT_COPY", 12185 },
    { "PT_COPY_NUM", 12186 },
    { "PT_HIT", 12187 },
    { "PT_ID", 12188 },
    { "PT_ID_CNT", 12189 },
    { "PT_ID_DATA", 12190 },
    { "PT_ID_DATA_CNT", 12191 },
    { "PT_INDEX", 12192 },
    { "PT_INDEX_CNT", 12193 },
    { "PT_INDEX_DATA", 12194 },
    { "PT_INDEX_DATA_CNT", 12195 },
    { "PT_INDEX_NUM", 12196 },
    { "PT_INSTANCE", 12197 },
    { "PT_INST_NUM", 12198 },
    { "PT_LOOKUP", 12199 },
    { "PT_OP", 12200 },
    { "PT_OP_CLEAR", 12201 },
    { "PT_OP_DELETE", 12202 },
    { "PT_OP_FIFO_POP", 12203 },
    { "PT_OP_FIFO_PUSH", 12204 },
    { "PT_OP_GET", 12205 },
    { "PT_OP_INSERT", 12206 },
    { "PT_OP_LOOKUP", 12207 },
    { "PT_OP_MODIFY", 12208 },
    { "PT_OP_NOP", 12209 },
    { "PT_OP_SET", 12210 },
    { "PT_OP_STATUS", 12211 },
    { "PURGE_BAD_OPCODE_FRAMES", 12212 },
    { "PURGE_BROADCAST_FRAMES", 12213 },
    { "PURGE_CONTROL_FRAMES", 12214 },
    { "PURGE_CRC_ERROR_FRAMES", 12215 },
    { "PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES", 12216 },
    { "PURGE_GOOD_FRAMES", 12217 },
    { "PURGE_LENGTH_CHECK_FAIL_FRAMES", 12218 },
    { "PURGE_MACSEC_FRAMES", 12219 },
    { "PURGE_MULTICAST_FRAMES", 12220 },
    { "PURGE_PAUSE_FRAMES", 12221 },
    { "PURGE_PFC_FRAMES", 12222 },
    { "PURGE_PROMISCUOUS_FRAMES", 12223 },
    { "PURGE_RUNT_FRAMES", 12224 },
    { "PURGE_RX_CODE_ERROR_FRAMES", 12225 },
    { "PURGE_SCH_CRC_ERROR", 12226 },
    { "PURGE_STACK_VLAN_FRAMES", 12227 },
    { "PURGE_TRUNCATED_FRAMES", 12228 },
    { "PURGE_UNICAST_FRAMES", 12229 },
    { "PURGE_UNSUPPORTED_PAUSE_PFC_DA", 12230 },
    { "PURGE_VLAN_TAGGED_FRAMES", 12231 },
    { "PURGE_WRONG_SA", 12232 },
    { "PVLAN_MISMATCH", 12233 },
    { "PVLAN_MISMATCH_MASK", 12234 },
    { "PW", 12235 },
    { "PW_ACH", 12236 },
    { "PW_DECAP_SEQUENCE_NUMBER_RANGE", 12237 },
    { "QOS_FIELD", 12238 },
    { "QOS_REMARKING_AUX_BOTP_PROFILEm", 12239 },
    { "QOS_REMARKING_BOTP_PROFILE_SER_CONTROLr", 12240 },
    { "QOS_REMARKING_BOTP_PROFILEm", 12241 },
    { "QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLr", 12242 },
    { "QOS_REMARKING_CTRL_POLICY_Bm", 12243 },
    { "QOS_REMARKING_CTRL_PRE_SELm", 12244 },
    { "QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLr", 12245 },
    { "QOS_REMARKING_ECN_MAP_TABLE_0m", 12246 },
    { "QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLr", 12247 },
    { "QOS_REMARKING_ECN_MAP_TABLE_1m", 12248 },
    { "QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLr", 12249 },
    { "QOS_REMARKING_ECN_MAP_TABLE_2m", 12250 },
    { "QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLr", 12251 },
    { "QOS_REMARKING_ECN_MAP_TABLE_3m", 12252 },
    { "QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLr", 12253 },
    { "QOS_REMARKING_ECN_MAP_TABLE_4m", 12254 },
    { "QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLr", 12255 },
    { "QOS_REMARKING_LTS_TCAM_DATA_ONLYm", 12256 },
    { "QOS_REMARKING_LTS_TCAM_ONLYm", 12257 },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLr", 12258 },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_0m", 12259 },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLr", 12260 },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_1m", 12261 },
    { "QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLr", 12262 },
    { "QOS_REMARKING_QOS_MAP_TABLE_0m", 12263 },
    { "QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLr", 12264 },
    { "QOS_REMARKING_QOS_MAP_TABLE_1m", 12265 },
    { "QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLr", 12266 },
    { "QOS_REMARKING_QOS_MAP_TABLE_2m", 12267 },
    { "QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLr", 12268 },
    { "QOS_REMARKING_QOS_MAP_TABLE_3m", 12269 },
    { "QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLr", 12270 },
    { "QOS_REMARKING_QOS_MAP_TABLE_4m", 12271 },
    { "QOS_REMARKING_RAM_TM_CONTROLr", 12272 },
    { "QSPI_BSPI_B0_CTRLr", 12273 },
    { "QSPI_BSPI_B0_STATUSr", 12274 },
    { "QSPI_BSPI_B1_CTRLr", 12275 },
    { "QSPI_BSPI_B1_STATUSr", 12276 },
    { "QSPI_BSPI_BITS_PER_CYCLEr", 12277 },
    { "QSPI_BSPI_BITS_PER_PHASEr", 12278 },
    { "QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr", 12279 },
    { "QSPI_BSPI_BSPI_PIO_DATAr", 12280 },
    { "QSPI_BSPI_BSPI_PIO_IODIRr", 12281 },
    { "QSPI_BSPI_BSPI_PIO_MODE_ENABLEr", 12282 },
    { "QSPI_BSPI_BSPI_XOR_ENABLEr", 12283 },
    { "QSPI_BSPI_BSPI_XOR_VALUEr", 12284 },
    { "QSPI_BSPI_BUSY_STATUSr", 12285 },
    { "QSPI_BSPI_B_CTRLr", 12286 },
    { "QSPI_BSPI_B_STATUSr", 12287 },
    { "QSPI_BSPI_CMD_AND_MODE_BYTEr", 12288 },
    { "QSPI_BSPI_FLEX_MODE_ENABLEr", 12289 },
    { "QSPI_BSPI_INTR_STATUSr", 12290 },
    { "QSPI_BSPI_MAST_N_BOOT_CTRLr", 12291 },
    { "QSPI_BSPI_REVISION_IDr", 12292 },
    { "QSPI_BSPI_SCRATCHr", 12293 },
    { "QSPI_BSPI_STRAP_OVERRIDE_CTRLr", 12294 },
    { "QSPI_MSPI_CDRAM00r", 12295 },
    { "QSPI_MSPI_CDRAM01r", 12296 },
    { "QSPI_MSPI_CDRAM02r", 12297 },
    { "QSPI_MSPI_CDRAM03r", 12298 },
    { "QSPI_MSPI_CDRAM04r", 12299 },
    { "QSPI_MSPI_CDRAM05r", 12300 },
    { "QSPI_MSPI_CDRAM06r", 12301 },
    { "QSPI_MSPI_CDRAM07r", 12302 },
    { "QSPI_MSPI_CDRAM08r", 12303 },
    { "QSPI_MSPI_CDRAM09r", 12304 },
    { "QSPI_MSPI_CDRAM10r", 12305 },
    { "QSPI_MSPI_CDRAM11r", 12306 },
    { "QSPI_MSPI_CDRAM12r", 12307 },
    { "QSPI_MSPI_CDRAM13r", 12308 },
    { "QSPI_MSPI_CDRAM14r", 12309 },
    { "QSPI_MSPI_CDRAM15r", 12310 },
    { "QSPI_MSPI_CDRAMr", 12311 },
    { "QSPI_MSPI_CPTQPr", 12312 },
    { "QSPI_MSPI_DISABLE_FLUSH_GENr", 12313 },
    { "QSPI_MSPI_ENDQPr", 12314 },
    { "QSPI_MSPI_INTERRUPT_MSPI_DONEr", 12315 },
    { "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr", 12316 },
    { "QSPI_MSPI_MSPI_STATUSr", 12317 },
    { "QSPI_MSPI_NEWQPr", 12318 },
    { "QSPI_MSPI_RXRAM00r", 12319 },
    { "QSPI_MSPI_RXRAM01r", 12320 },
    { "QSPI_MSPI_RXRAM02r", 12321 },
    { "QSPI_MSPI_RXRAM03r", 12322 },
    { "QSPI_MSPI_RXRAM04r", 12323 },
    { "QSPI_MSPI_RXRAM05r", 12324 },
    { "QSPI_MSPI_RXRAM06r", 12325 },
    { "QSPI_MSPI_RXRAM07r", 12326 },
    { "QSPI_MSPI_RXRAM08r", 12327 },
    { "QSPI_MSPI_RXRAM09r", 12328 },
    { "QSPI_MSPI_RXRAM10r", 12329 },
    { "QSPI_MSPI_RXRAM11r", 12330 },
    { "QSPI_MSPI_RXRAM12r", 12331 },
    { "QSPI_MSPI_RXRAM13r", 12332 },
    { "QSPI_MSPI_RXRAM14r", 12333 },
    { "QSPI_MSPI_RXRAM15r", 12334 },
    { "QSPI_MSPI_RXRAM16r", 12335 },
    { "QSPI_MSPI_RXRAM17r", 12336 },
    { "QSPI_MSPI_RXRAM18r", 12337 },
    { "QSPI_MSPI_RXRAM19r", 12338 },
    { "QSPI_MSPI_RXRAM20r", 12339 },
    { "QSPI_MSPI_RXRAM21r", 12340 },
    { "QSPI_MSPI_RXRAM22r", 12341 },
    { "QSPI_MSPI_RXRAM23r", 12342 },
    { "QSPI_MSPI_RXRAM24r", 12343 },
    { "QSPI_MSPI_RXRAM25r", 12344 },
    { "QSPI_MSPI_RXRAM26r", 12345 },
    { "QSPI_MSPI_RXRAM27r", 12346 },
    { "QSPI_MSPI_RXRAM28r", 12347 },
    { "QSPI_MSPI_RXRAM29r", 12348 },
    { "QSPI_MSPI_RXRAM30r", 12349 },
    { "QSPI_MSPI_RXRAM31r", 12350 },
    { "QSPI_MSPI_RXRAMr", 12351 },
    { "QSPI_MSPI_SPCR0_LSBr", 12352 },
    { "QSPI_MSPI_SPCR0_MSBr", 12353 },
    { "QSPI_MSPI_SPCR1_LSBr", 12354 },
    { "QSPI_MSPI_SPCR1_MSBr", 12355 },
    { "QSPI_MSPI_SPCR2r", 12356 },
    { "QSPI_MSPI_TXRAM00r", 12357 },
    { "QSPI_MSPI_TXRAM01r", 12358 },
    { "QSPI_MSPI_TXRAM02r", 12359 },
    { "QSPI_MSPI_TXRAM03r", 12360 },
    { "QSPI_MSPI_TXRAM04r", 12361 },
    { "QSPI_MSPI_TXRAM05r", 12362 },
    { "QSPI_MSPI_TXRAM06r", 12363 },
    { "QSPI_MSPI_TXRAM07r", 12364 },
    { "QSPI_MSPI_TXRAM08r", 12365 },
    { "QSPI_MSPI_TXRAM09r", 12366 },
    { "QSPI_MSPI_TXRAM10r", 12367 },
    { "QSPI_MSPI_TXRAM11r", 12368 },
    { "QSPI_MSPI_TXRAM12r", 12369 },
    { "QSPI_MSPI_TXRAM13r", 12370 },
    { "QSPI_MSPI_TXRAM14r", 12371 },
    { "QSPI_MSPI_TXRAM15r", 12372 },
    { "QSPI_MSPI_TXRAM16r", 12373 },
    { "QSPI_MSPI_TXRAM17r", 12374 },
    { "QSPI_MSPI_TXRAM18r", 12375 },
    { "QSPI_MSPI_TXRAM19r", 12376 },
    { "QSPI_MSPI_TXRAM20r", 12377 },
    { "QSPI_MSPI_TXRAM21r", 12378 },
    { "QSPI_MSPI_TXRAM22r", 12379 },
    { "QSPI_MSPI_TXRAM23r", 12380 },
    { "QSPI_MSPI_TXRAM24r", 12381 },
    { "QSPI_MSPI_TXRAM25r", 12382 },
    { "QSPI_MSPI_TXRAM26r", 12383 },
    { "QSPI_MSPI_TXRAM27r", 12384 },
    { "QSPI_MSPI_TXRAM28r", 12385 },
    { "QSPI_MSPI_TXRAM29r", 12386 },
    { "QSPI_MSPI_TXRAM30r", 12387 },
    { "QSPI_MSPI_TXRAM31r", 12388 },
    { "QSPI_MSPI_TXRAMr", 12389 },
    { "QSPI_MSPI_WRITE_LOCKr", 12390 },
    { "QUAD", 12391 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID", 12392 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 12393 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION", 12394 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER", 12395 },
    { "QUALITY", 12396 },
    { "QUANTIZED_AVG_PORT_LOADING", 12397 },
    { "QUANTIZED_AVG_PORT_QUEUE_SIZE", 12398 },
    { "QUANTIZED_AVG_TM_QUEUE_SIZE", 12399 },
    { "QUEUES", 12400 },
    { "QUEUE_INVALID", 12401 },
    { "QUEUE_PKT", 12402 },
    { "Q_AVG", 12403 },
    { "Q_MIN", 12404 },
    { "RANDOM", 12405 },
    { "RANDOM_SEED", 12406 },
    { "RANGE_CHECKER", 12407 },
    { "RANGE_MAP_BITP_PROFILEm", 12408 },
    { "RANGE_MAP_BOTP_PROFILEm", 12409 },
    { "RANGE_MAP_CTRL_PRE_SELm", 12410 },
    { "RANGE_MAP_PROFILE_0_SER_CONTROLr", 12411 },
    { "RANGE_MAP_PROFILE_0m", 12412 },
    { "RANGE_MAP_PROFILE_1_SER_CONTROLr", 12413 },
    { "RANGE_MAP_PROFILE_1m", 12414 },
    { "RANGE_MAP_RAM_TM_CONTROLr", 12415 },
    { "RAW_BUCKET_UTILIZATION", 12416 },
    { "RAW_ETHERNET", 12417 },
    { "READ_ONLY", 12418 },
    { "RECOVERY", 12419 },
    { "RECOVERY_CNT", 12420 },
    { "RECOVERY_MODE", 12421 },
    { "RECOVERY_TIMER", 12422 },
    { "RECOVERY_TYPE", 12423 },
    { "RED_DROP", 12424 },
    { "RED_LIMIT_CELLS_STATIC", 12425 },
    { "RED_LIMIT_CELLS_STATIC_OPER", 12426 },
    { "RED_LIMIT_DYNAMIC", 12427 },
    { "RED_OFFSET_CELLS", 12428 },
    { "RED_OFFSET_EGR", 12429 },
    { "RED_OFFSET_ING", 12430 },
    { "RED_PKT", 12431 },
    { "RED_SHARED_LIMIT_CELLS", 12432 },
    { "RED_SHARED_LIMIT_CELLS_OPER", 12433 },
    { "RED_SHARED_RESUME_LIMIT_CELLS", 12434 },
    { "RED_SHARED_RESUME_LIMIT_CELLS_OPER", 12435 },
    { "REFRESH_TIME", 12436 },
    { "REFRESH_TIMER", 12437 },
    { "REFRESH_TIME_3_90625_US", 12438 },
    { "REFRESH_TIME_7_8125_US", 12439 },
    { "REMAP", 12440 },
    { "REMAPPED_VALUE", 12441 },
    { "REMAP_CTRL", 12442 },
    { "REMAP_OBJECT_INDEX_0", 12443 },
    { "REMAP_OBJECT_INDEX_1", 12444 },
    { "REMAP_OBJECT_INDEX_2", 12445 },
    { "REMOTE_AUTH_SEQ_NUM", 12446 },
    { "REMOTE_DETECT_MULTIPLIER", 12447 },
    { "REMOTE_DIAG_CODE", 12448 },
    { "REMOTE_DISCRIMINATOR", 12449 },
    { "REMOTE_DISCRIMINATOR_CHANGE", 12450 },
    { "REMOTE_FAULT", 12451 },
    { "REMOTE_FAULT_DISABLE", 12452 },
    { "REMOTE_FINAL_BIT_SET", 12453 },
    { "REMOTE_MEP_IDENTIFIER", 12454 },
    { "REMOTE_MEP_IDENTIFIER_LENGTH", 12455 },
    { "REMOTE_MIN_ECHO_RX_INTERVAL_USECS", 12456 },
    { "REMOTE_MIN_RX_INTERVAL_USECS", 12457 },
    { "REMOTE_MIN_TX_INTERVAL_USECS", 12458 },
    { "REMOTE_MODE", 12459 },
    { "REMOTE_PARAMETER_CHANGE", 12460 },
    { "REMOTE_POLL_BIT_SET", 12461 },
    { "REMOTE_STATE", 12462 },
    { "REMOTE_STATE_MODE_CHANGE", 12463 },
    { "REPLACE_SRC_MAC", 12464 },
    { "REPL_Q", 12465 },
    { "REPL_Q_NUM", 12466 },
    { "REPL_Q_NUM_STRENGTH", 12467 },
    { "REPORT", 12468 },
    { "REPORT_SINGLE_BIT_ECC", 12469 },
    { "RESERVED", 12470 },
    { "RESERVED_FOR_FP", 12471 },
    { "RESERVED_LABEL", 12472 },
    { "RESERVED_LIMIT_CELLS", 12473 },
    { "RESERVED_LIMIT_CELLS_OPER", 12474 },
    { "RESERVED_VALUE", 12475 },
    { "RESET_BYTES", 12476 },
    { "RESOLUTION_DISABLE", 12477 },
    { "RESOURCE_INFO", 12478 },
    { "RESOURCE_INFO_TABLE_ID", 12479 },
    { "RESOURCE_UNAVAILABLE", 12480 },
    { "RESPONSIVE", 12481 },
    { "RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 12482 },
    { "RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 12483 },
    { "RESPONSIVE_GREEN_DROP_PERCENTAGE", 12484 },
    { "RESPONSIVE_RED_DROP_MAX_THD_CELLS", 12485 },
    { "RESPONSIVE_RED_DROP_MIN_THD_CELLS", 12486 },
    { "RESPONSIVE_RED_DROP_PERCENTAGE", 12487 },
    { "RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 12488 },
    { "RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 12489 },
    { "RESPONSIVE_YELLOW_DROP_PERCENTAGE", 12490 },
    { "RESULT_SIZE", 12491 },
    { "RESULT_SIZE_10BITS", 12492 },
    { "RESULT_SIZE_11BITS", 12493 },
    { "RESULT_SIZE_12BITS", 12494 },
    { "RESULT_SIZE_13BITS", 12495 },
    { "RESULT_SIZE_14BITS", 12496 },
    { "RESULT_SIZE_15BITS", 12497 },
    { "RESULT_SIZE_16BITS", 12498 },
    { "RESULT_SIZE_1BIT", 12499 },
    { "RESULT_SIZE_2BITS", 12500 },
    { "RESULT_SIZE_3BITS", 12501 },
    { "RESULT_SIZE_4BITS", 12502 },
    { "RESULT_SIZE_5BITS", 12503 },
    { "RESULT_SIZE_6BITS", 12504 },
    { "RESULT_SIZE_7BITS", 12505 },
    { "RESULT_SIZE_8BITS", 12506 },
    { "RESULT_SIZE_9BITS", 12507 },
    { "RESUME_FLOOR_CELLS", 12508 },
    { "RESUME_FLOOR_RED_CELLS", 12509 },
    { "RESUME_FLOOR_YELLOW_CELLS", 12510 },
    { "RESUME_LIMIT_CELLS", 12511 },
    { "RESUME_LIMIT_CELLS_OPER", 12512 },
    { "RESUME_OFFSET_CELLS", 12513 },
    { "RESUME_OFFSET_CELLS_OPER", 12514 },
    { "RESUME_OFFSET_RED_CELLS", 12515 },
    { "RESUME_OFFSET_YELLOW_CELLS", 12516 },
    { "REVERSE_CONCATENATED_PATH_DOWN", 12517 },
    { "REV_ID", 12518 },
    { "RH_MEMBER_CNT", 12519 },
    { "RH_MEMBER_L2_EIF", 12520 },
    { "RH_MEMBER_PORT_ID", 12521 },
    { "RH_RANDOM_SEED", 12522 },
    { "RH_SIZE", 12523 },
    { "RH_SIZE_128", 12524 },
    { "RH_SIZE_64", 12525 },
    { "RH_UC_EGR_BLOCK", 12526 },
    { "RH_UC_MEMBER_CNT", 12527 },
    { "RH_UC_MEMBER_PORT_SYSTEM", 12528 },
    { "RH_UC_RANDOM_SEED", 12529 },
    { "RLM", 12530 },
    { "RLM_AUTONEG_CFG_CONFLICT", 12531 },
    { "RLM_CFG_ACTIVE_LANE_MASK_INVALID", 12532 },
    { "RLM_CFG_PORT_SPEED_INVALID", 12533 },
    { "RLM_NO_SUPPORT", 12534 },
    { "RLM_STATUS", 12535 },
    { "RNG_EFSL20_BOTP_PROFILEm", 12536 },
    { "RNG_EFSL20_LFSRr", 12537 },
    { "RNG_EFSL20_PROFILEm", 12538 },
    { "RNG_EFSL30_BOTP_PROFILEm", 12539 },
    { "RNG_EFSL30_LFSRr", 12540 },
    { "RNG_EFSL30_PROFILEm", 12541 },
    { "RNG_IDEV_CONFIG_BOTP_PROFILEm", 12542 },
    { "RNG_IDEV_CONFIG_LFSRr", 12543 },
    { "RNG_IDEV_CONFIG_PROFILEm", 12544 },
    { "RNG_IFSL100_BOTP_PROFILEm", 12545 },
    { "RNG_IFSL100_LFSRr", 12546 },
    { "RNG_IFSL100_PROFILEm", 12547 },
    { "RNG_IFSL140_BOTP_PROFILEm", 12548 },
    { "RNG_IFSL140_LFSRr", 12549 },
    { "RNG_IFSL140_PROFILEm", 12550 },
    { "RNG_IFSL40_BOTP_PROFILEm", 12551 },
    { "RNG_IFSL40_LFSRr", 12552 },
    { "RNG_IFSL40_PROFILEm", 12553 },
    { "RNG_IFSL70_BOTP_PROFILEm", 12554 },
    { "RNG_IFSL70_LFSRr", 12555 },
    { "RNG_IFSL70_PROFILEm", 12556 },
    { "RNG_IFSL90_BOTP_PROFILEm", 12557 },
    { "RNG_IFSL90_LFSRr", 12558 },
    { "RNG_IFSL90_PROFILEm", 12559 },
    { "ROBUST", 12560 },
    { "ROLE", 12561 },
    { "ROLLOVER", 12562 },
    { "RQE_COS", 12563 },
    { "RQE_COS_STRENGTH", 12564 },
    { "RR", 12565 },
    { "RTAG", 12566 },
    { "RTS0_MHOST_0_CR5_RST_CTRLr", 12567 },
    { "RTS0_MHOST_0_MHOST_STRAP_STATUSr", 12568 },
    { "RTS0_MHOST_0_SW_PROG_INTR_CLRr", 12569 },
    { "RTS0_MHOST_0_SW_PROG_INTR_ENABLEr", 12570 },
    { "RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr", 12571 },
    { "RTS0_MHOST_0_SW_PROG_INTR_SETr", 12572 },
    { "RTS0_MHOST_0_SW_PROG_INTR_STATUSr", 12573 },
    { "RTS0_MHOST_1_CR5_RST_CTRLr", 12574 },
    { "RTS0_MHOST_1_MHOST_STRAP_STATUSr", 12575 },
    { "RTS0_MHOST_1_SW_PROG_INTR_CLRr", 12576 },
    { "RTS0_MHOST_1_SW_PROG_INTR_ENABLEr", 12577 },
    { "RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr", 12578 },
    { "RTS0_MHOST_1_SW_PROG_INTR_SETr", 12579 },
    { "RTS0_MHOST_1_SW_PROG_INTR_STATUSr", 12580 },
    { "RTS1_MHOST_0_CR5_RST_CTRLr", 12581 },
    { "RTS1_MHOST_0_MHOST_STRAP_STATUSr", 12582 },
    { "RTS1_MHOST_0_SW_PROG_INTR_CLRr", 12583 },
    { "RTS1_MHOST_0_SW_PROG_INTR_ENABLEr", 12584 },
    { "RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr", 12585 },
    { "RTS1_MHOST_0_SW_PROG_INTR_SETr", 12586 },
    { "RTS1_MHOST_0_SW_PROG_INTR_STATUSr", 12587 },
    { "RTS1_MHOST_1_CR5_RST_CTRLr", 12588 },
    { "RTS1_MHOST_1_MHOST_STRAP_STATUSr", 12589 },
    { "RTS1_MHOST_1_SW_PROG_INTR_CLRr", 12590 },
    { "RTS1_MHOST_1_SW_PROG_INTR_ENABLEr", 12591 },
    { "RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr", 12592 },
    { "RTS1_MHOST_1_SW_PROG_INTR_SETr", 12593 },
    { "RTS1_MHOST_1_SW_PROG_INTR_STATUSr", 12594 },
    { "RUNT_THRESHOLD", 12595 },
    { "RUNT_THRESHOLD_AUTO", 12596 },
    { "RUNT_THRESHOLD_OPER", 12597 },
    { "RX_1023B_PKT", 12598 },
    { "RX_127B_PKT", 12599 },
    { "RX_1518B_PKT", 12600 },
    { "RX_16383B_PKT", 12601 },
    { "RX_2047B_PKT", 12602 },
    { "RX_255B_PKT", 12603 },
    { "RX_4095B_PKT", 12604 },
    { "RX_511B_PKT", 12605 },
    { "RX_64B_PKT", 12606 },
    { "RX_9216B_PKT", 12607 },
    { "RX_ADAPTATION_RESUME_AUTO", 12608 },
    { "RX_ADAPTION_RESUME", 12609 },
    { "RX_AFE_DFE_TAP", 12610 },
    { "RX_AFE_DFE_TAP_AUTO", 12611 },
    { "RX_AFE_DFE_TAP_SIGN", 12612 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER", 12613 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO", 12614 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER", 12615 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO", 12616 },
    { "RX_AFE_PEAKING_FILTER", 12617 },
    { "RX_AFE_PEAKING_FILTER_AUTO", 12618 },
    { "RX_AFE_VGA", 12619 },
    { "RX_AFE_VGA_AUTO", 12620 },
    { "RX_ALIGN_ERR_PKT", 12621 },
    { "RX_BC_PKT", 12622 },
    { "RX_BYTES", 12623 },
    { "RX_CODE_ERR_PKT", 12624 },
    { "RX_CTL_PKT", 12625 },
    { "RX_DCB", 12626 },
    { "RX_DOUBLE_VLAN_PKT", 12627 },
    { "RX_ECHO_REPLY_PKT_CNT", 12628 },
    { "RX_ENABLE", 12629 },
    { "RX_ENABLE_AUTO", 12630 },
    { "RX_ENABLE_OPER", 12631 },
    { "RX_FALSE_CARRIER_PKT", 12632 },
    { "RX_FCS_ERR_PKT", 12633 },
    { "RX_FIFO_FULL", 12634 },
    { "RX_FRAGMENT_PKT", 12635 },
    { "RX_HCFC_MSG", 12636 },
    { "RX_JABBER_PKT", 12637 },
    { "RX_LANE_MAP", 12638 },
    { "RX_LANE_MAP_AUTO", 12639 },
    { "RX_LANE_MAP_OPER", 12640 },
    { "RX_LEN_OUT_OF_RANGE_PKT", 12641 },
    { "RX_LKUP_1588_MEM_MPP0m", 12642 },
    { "RX_LKUP_1588_MEM_MPP1m", 12643 },
    { "RX_LLFC_CRC_ERR", 12644 },
    { "RX_LLFC_LOGICAL_MSG", 12645 },
    { "RX_LLFC_PHYSICAL_MSG", 12646 },
    { "RX_LOOKUP_LABEL", 12647 },
    { "RX_LOOKUP_VLAN_ID", 12648 },
    { "RX_LO_PWR_IDLE_DURATION", 12649 },
    { "RX_LO_PWR_IDLE_EVENT", 12650 },
    { "RX_MATCHED_CRC_PKT", 12651 },
    { "RX_MC_PKT", 12652 },
    { "RX_MC_SA_PKT", 12653 },
    { "RX_MTU_CHECK_ERR_PKT", 12654 },
    { "RX_OK_PKT", 12655 },
    { "RX_ON", 12656 },
    { "RX_OVER_SIZE_PKT", 12657 },
    { "RX_PAUSE_CTL_PKT", 12658 },
    { "RX_PER_PRI_PAUSE_CTL_PKT", 12659 },
    { "RX_PFC_OFF_PKT_PRI0", 12660 },
    { "RX_PFC_OFF_PKT_PRI1", 12661 },
    { "RX_PFC_OFF_PKT_PRI2", 12662 },
    { "RX_PFC_OFF_PKT_PRI3", 12663 },
    { "RX_PFC_OFF_PKT_PRI4", 12664 },
    { "RX_PFC_OFF_PKT_PRI5", 12665 },
    { "RX_PFC_OFF_PKT_PRI6", 12666 },
    { "RX_PFC_OFF_PKT_PRI7", 12667 },
    { "RX_PFC_PKT_PRI0", 12668 },
    { "RX_PFC_PKT_PRI1", 12669 },
    { "RX_PFC_PKT_PRI2", 12670 },
    { "RX_PFC_PKT_PRI3", 12671 },
    { "RX_PFC_PKT_PRI4", 12672 },
    { "RX_PFC_PKT_PRI5", 12673 },
    { "RX_PFC_PKT_PRI6", 12674 },
    { "RX_PFC_PKT_PRI7", 12675 },
    { "RX_PFC_UNSUPPORTED_DA_PKT", 12676 },
    { "RX_PFC_UNSUPPORTED_OPCODE_PKT", 12677 },
    { "RX_PKT", 12678 },
    { "RX_PKT_AUTH_FAILURE_DISCARD_CNT", 12679 },
    { "RX_PKT_AUTH_MISMATCH", 12680 },
    { "RX_PKT_AUTH_SHA1_ERROR", 12681 },
    { "RX_PKT_AUTH_SIMPLE_PASSWORD_ERROR", 12682 },
    { "RX_PKT_CNT", 12683 },
    { "RX_PKT_CURRENT_LENGTH_EXCEED_DISCARD", 12684 },
    { "RX_PKT_DISCARD_CNT", 12685 },
    { "RX_PKT_ENDPOINT_NOT_FOUND", 12686 },
    { "RX_PKT_EXCESS_RATE_DISCARD", 12687 },
    { "RX_PKT_EXPORT_DISABLED_DISCARD", 12688 },
    { "RX_PKT_EXPORT_MAX_LENGTH", 12689 },
    { "RX_PKT_INCOMPLETE_METADATA_DISCARD", 12690 },
    { "RX_PKT_LENGTH_ERROR", 12691 },
    { "RX_PKT_LENGTH_EXCEED_MAX_DISCARD", 12692 },
    { "RX_PKT_M_BIT_SET", 12693 },
    { "RX_PKT_NO_EXPORT_CONFIG_DISCARD", 12694 },
    { "RX_PKT_NO_IFA", 12695 },
    { "RX_PKT_NO_IPFIX_CONFIG_DISCARD", 12696 },
    { "RX_PKT_PARSE_ERROR_DISCARD", 12697 },
    { "RX_PKT_P_AND_F_BITS_SET", 12698 },
    { "RX_PKT_UNKNOWN_NAMESPACE_DISCARD", 12699 },
    { "RX_PKT_VERSION_ERROR", 12700 },
    { "RX_PKT_ZERO_DETECT_MULTIPLIER", 12701 },
    { "RX_PKT_ZERO_MY_DISCRIMINATOR", 12702 },
    { "RX_POLARITY_FLIP", 12703 },
    { "RX_POLARITY_FLIP_AUTO", 12704 },
    { "RX_POLARITY_FLIP_OPER", 12705 },
    { "RX_PROMISCUOUS_PKT", 12706 },
    { "RX_Q", 12707 },
    { "RX_RUNT_PKT", 12708 },
    { "RX_RUNT_PKT_BYTES", 12709 },
    { "RX_SCH_HDR_CRC_ERR", 12710 },
    { "RX_SIGNAL_DETECT", 12711 },
    { "RX_SQUELCH", 12712 },
    { "RX_SQUELCH_AUTO", 12713 },
    { "RX_TRUNCATED_PKT", 12714 },
    { "RX_UC_PKT", 12715 },
    { "RX_UNDER_SIZE_PKT", 12716 },
    { "RX_VLAN_PKT", 12717 },
    { "RX_VLAN_TAG_PKT", 12718 },
    { "SAF_MODE", 12719 },
    { "SAMPLER_IS_ABOVE_RATE", 12720 },
    { "SAMPLER_IS_BELOW_RATE", 12721 },
    { "SAMPLE_EGR", 12722 },
    { "SAMPLE_EGR_RATE", 12723 },
    { "SAMPLE_ING", 12724 },
    { "SAMPLE_ING_CPU", 12725 },
    { "SAMPLE_ING_FLEX", 12726 },
    { "SAMPLE_ING_FLEX_COUNTER", 12727 },
    { "SAMPLE_ING_FLEX_CPU", 12728 },
    { "SAMPLE_ING_FLEX_CTR_ACTION", 12729 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE", 12730 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE_ID", 12731 },
    { "SAMPLE_ING_FLEX_MIRROR_MODE", 12732 },
    { "SAMPLE_ING_FLEX_MIRROR_SESSION_ID", 12733 },
    { "SAMPLE_ING_FLEX_POOL", 12734 },
    { "SAMPLE_ING_FLEX_POOL_ACTION", 12735 },
    { "SAMPLE_ING_FLEX_RATE", 12736 },
    { "SAMPLE_ING_FLEX_SEED", 12737 },
    { "SAMPLE_ING_FLEX_TRACE_EVENT", 12738 },
    { "SAMPLE_ING_MIRROR_INSTANCE", 12739 },
    { "SAMPLE_ING_RATE", 12740 },
    { "SAMPLE_THRESHOLD", 12741 },
    { "SAMPLING_PERIOD", 12742 },
    { "SBS_CONTROLr", 12743 },
    { "SCALAR", 12744 },
    { "SCALAR_VALUE", 12745 },
    { "SCALE", 12746 },
    { "SCALE_1024_NSEC", 12747 },
    { "SCALE_128_NSEC", 12748 },
    { "SCALE_131_USEC", 12749 },
    { "SCALE_1_MSEC", 12750 },
    { "SCALE_512_NSEC", 12751 },
    { "SCALE_8_MSEC", 12752 },
    { "SCALE_8_USEC", 12753 },
    { "SCALE_INFINITE", 12754 },
    { "SCALING_FACTOR_100G", 12755 },
    { "SCALING_FACTOR_10G", 12756 },
    { "SCALING_FACTOR_200G", 12757 },
    { "SCALING_FACTOR_25G", 12758 },
    { "SCALING_FACTOR_400G", 12759 },
    { "SCALING_FACTOR_40G", 12760 },
    { "SCALING_FACTOR_50G", 12761 },
    { "SCALING_FACTOR_75G", 12762 },
    { "SCAN_ENABLE", 12763 },
    { "SCAN_INTERVAL", 12764 },
    { "SCAN_INTERVAL_USECS", 12765 },
    { "SCAN_INTERVAL_USECS_OPER", 12766 },
    { "SCAN_MODE", 12767 },
    { "SCAN_MODE_OPER", 12768 },
    { "SCAN_ROUND", 12769 },
    { "SCAN_THD", 12770 },
    { "SCHED_MODE", 12771 },
    { "SCHED_NODE", 12772 },
    { "SCHED_NODE_INVALID", 12773 },
    { "SCRAMBLING_ENABLE", 12774 },
    { "SCRAMBLING_ENABLE_AUTO", 12775 },
    { "SEC", 12776 },
    { "SECURED_DATA_PKT", 12777 },
    { "SEED", 12778 },
    { "SELECTOR", 12779 },
    { "SELECTOR_FIELD_ID", 12780 },
    { "SEL_L2_OIF", 12781 },
    { "SEL_LOOKUP_1", 12782 },
    { "SEL_LOOKUP_2", 12783 },
    { "SEL_LOOKUP_3", 12784 },
    { "SEL_MPLS_EXP_LOOKUP_1", 12785 },
    { "SEL_MPLS_EXP_LOOKUP_2", 12786 },
    { "SEL_MPLS_EXP_LOOKUP_3", 12787 },
    { "SEL_MPLS_EXP_POLICY_NONE", 12788 },
    { "SEL_NEXT_HOP_INDEX", 12789 },
    { "SEL_NONE", 12790 },
    { "SEL_REMAP_OBJECT_INDEX_0", 12791 },
    { "SEL_REMAP_OBJECT_INDEX_1", 12792 },
    { "SEL_REMAP_OBJECT_INDEX_2", 12793 },
    { "SEL_ZERO", 12794 },
    { "SEQ", 12795 },
    { "SEQUENCE", 12796 },
    { "SEQUENCE_NUMBER", 12797 },
    { "SEQUENCE_UPDATE", 12798 },
    { "SEQ_NUM_CHECK", 12799 },
    { "SEQ_RESET_MODE", 12800 },
    { "SEQ_RESET_STAGE_TIME", 12801 },
    { "SERVICE_POOL", 12802 },
    { "SERVICE_POOL_ID", 12803 },
    { "SERVICE_POOL_INDEX", 12804 },
    { "SERVICE_POOL_MC", 12805 },
    { "SERVICE_POOL_MC_INDEX", 12806 },
    { "SERVICE_POOL_REPORT", 12807 },
    { "SERVICE_POOL_UC", 12808 },
    { "SERVICE_POOL_UC_INDEX", 12809 },
    { "SER_BLK_ALL", 12810 },
    { "SER_BLK_EPIPE", 12811 },
    { "SER_BLK_IPIPE", 12812 },
    { "SER_BLK_MMU", 12813 },
    { "SER_BLK_PGW", 12814 },
    { "SER_BLK_PORT", 12815 },
    { "SER_CHECK_TYPE", 12816 },
    { "SER_CONFIG", 12817 },
    { "SER_CONTROL", 12818 },
    { "SER_DOUBLE_BIT_ERR", 12819 },
    { "SER_ECC_CHECK", 12820 },
    { "SER_ENABLE", 12821 },
    { "SER_ERR_CORRECTED", 12822 },
    { "SER_ERR_ECC_1BIT", 12823 },
    { "SER_ERR_ECC_2BIT", 12824 },
    { "SER_ERR_INJECTED", 12825 },
    { "SER_ERR_PARITY", 12826 },
    { "SER_ERR_TYPE", 12827 },
    { "SER_INJECTION", 12828 },
    { "SER_INJECTION_STATUS", 12829 },
    { "SER_INSTRUCTION_EOP", 12830 },
    { "SER_INSTRUCTION_MMU", 12831 },
    { "SER_INSTRUCTION_MOP", 12832 },
    { "SER_INSTRUCTION_OTHER", 12833 },
    { "SER_INSTRUCTION_PORT", 12834 },
    { "SER_INSTRUCTION_SBUS", 12835 },
    { "SER_INSTRUCTION_SOP", 12836 },
    { "SER_INSTRUCTION_TYPE", 12837 },
    { "SER_LOG", 12838 },
    { "SER_LOGGING", 12839 },
    { "SER_LOG_DEPTH", 12840 },
    { "SER_LOG_ID", 12841 },
    { "SER_LOG_STATUS", 12842 },
    { "SER_NOTIFICATION", 12843 },
    { "SER_NO_CHECK", 12844 },
    { "SER_NO_VALIDATION", 12845 },
    { "SER_PARITY_CHECK", 12846 },
    { "SER_PT_CONTROL", 12847 },
    { "SER_PT_STATUS", 12848 },
    { "SER_RECOVERY_ALL", 12849 },
    { "SER_RECOVERY_CACHE_RESTORE", 12850 },
    { "SER_RECOVERY_ENTRY_CLEAR", 12851 },
    { "SER_RECOVERY_NO_OPERATION", 12852 },
    { "SER_RECOVERY_TYPE", 12853 },
    { "SER_RECOVERY_TYPE_FOR_DOUBLE_BIT", 12854 },
    { "SER_RECOVERY_TYPE_FOR_SINGLE_BIT", 12855 },
    { "SER_SINGLE_BIT_ERR", 12856 },
    { "SER_STATS", 12857 },
    { "SER_VALIDATION", 12858 },
    { "SESSION_ID", 12859 },
    { "SET_ID", 12860 },
    { "SFLOW_EGR_CPU_COS", 12861 },
    { "SFLOW_EGR_CPU_COS_STRENGTH", 12862 },
    { "SFLOW_EGR_CPU_Q_HI_PRI", 12863 },
    { "SFLOW_EGR_SAMPLE", 12864 },
    { "SFLOW_EGR_SAMPLE_MASK", 12865 },
    { "SFLOW_EGR_SEED", 12866 },
    { "SFLOW_EGR_TRUNCATE_CPU_COPY", 12867 },
    { "SFLOW_FLEX_SAMPLE", 12868 },
    { "SFLOW_FLEX_SAMPLE_MASK", 12869 },
    { "SFLOW_ING_FLEX_SEED", 12870 },
    { "SFLOW_ING_MIRROR", 12871 },
    { "SFLOW_ING_MIRROR_INSTANCE_ID", 12872 },
    { "SFLOW_ING_SAMPLE", 12873 },
    { "SFLOW_ING_SAMPLE_MASK", 12874 },
    { "SFLOW_ING_SEED", 12875 },
    { "SFLOW_VERSION", 12876 },
    { "SHA1_KEY", 12877 },
    { "SHA1_SEQ_NUM_INCREMENT", 12878 },
    { "SHADOW_POOL_ID", 12879 },
    { "SHADOW_VALID", 12880 },
    { "SHAPING_MODE", 12881 },
    { "SHARED_CELLS", 12882 },
    { "SHARED_LIMITS", 12883 },
    { "SHARED_LIMIT_CELLS", 12884 },
    { "SHARED_LIMIT_CELLS_OPER", 12885 },
    { "SHARED_LIMIT_CELLS_STATIC", 12886 },
    { "SHARED_LIMIT_DYNAMIC", 12887 },
    { "SHARED_REPL_RESOURCE", 12888 },
    { "SHARED_RESUME_LIMIT_CELLS", 12889 },
    { "SHARED_RESUME_LIMIT_CELLS_OPER", 12890 },
    { "SHARED_RESUME_OFFSET_CELLS", 12891 },
    { "SHARED_USAGE_CELLS", 12892 },
    { "SHARE_FRAGMENT_ID", 12893 },
    { "SHIFT_1", 12894 },
    { "SHIFT_2", 12895 },
    { "SHIFT_3", 12896 },
    { "SHIFT_4", 12897 },
    { "SHIFT_5", 12898 },
    { "SIGN_FROM_TIMESTAMP", 12899 },
    { "SIMPLE_PASSWORD", 12900 },
    { "SIMULATE_LINK_EVENTS", 12901 },
    { "SINGLE", 12902 },
    { "SINGLE_HOP", 12903 },
    { "SINGLE_OVERLAY_RANDOM_SEED", 12904 },
    { "SINGLE_TAGGED", 12905 },
    { "SKIP_BUFFER_RESERVATION", 12906 },
    { "SKIP_ING_EGR_BLOCK", 12907 },
    { "SKIP_L2_MEMBER_PRUNING", 12908 },
    { "SKIP_L3_MEMBER_PRUNING", 12909 },
    { "SKIP_LABEL_HASH", 12910 },
    { "SKIP_LABEL_LOOKUP", 12911 },
    { "SKIP_NEXT_LABEL_HASH", 12912 },
    { "SKIP_NEXT_LABEL_LOOKUP", 12913 },
    { "SKIP_PKT_CHECKS", 12914 },
    { "SKIP_RESIDUE_COLLECTION", 12915 },
    { "SKIP_TIMESTAMP", 12916 },
    { "SKIP_TX_TIMESTAMP", 12917 },
    { "SKIP_VLAN_ING_EGR_MEMBERSHIP_CHECK", 12918 },
    { "SKIP_VLAN_ING_EGR_STG_CHECK", 12919 },
    { "SKIP_VLAN_PRUNE", 12920 },
    { "SLIM", 12921 },
    { "SLOW_POLL", 12922 },
    { "SMBUS0_ADDRESSr", 12923 },
    { "SMBUS0_BIT_BANG_CONTROLr", 12924 },
    { "SMBUS0_CONFIGr", 12925 },
    { "SMBUS0_EVENT_ENABLEr", 12926 },
    { "SMBUS0_EVENT_STATUSr", 12927 },
    { "SMBUS0_MASTER_COMMANDr", 12928 },
    { "SMBUS0_MASTER_DATA_READr", 12929 },
    { "SMBUS0_MASTER_DATA_WRITEr", 12930 },
    { "SMBUS0_MASTER_FIFO_CONTROLr", 12931 },
    { "SMBUS0_SLAVE_COMMANDr", 12932 },
    { "SMBUS0_SLAVE_DATA_READr", 12933 },
    { "SMBUS0_SLAVE_DATA_WRITEr", 12934 },
    { "SMBUS0_SLAVE_FIFO_CONTROLr", 12935 },
    { "SMBUS0_TIMING_CONFIG_2r", 12936 },
    { "SMBUS0_TIMING_CONFIGr", 12937 },
    { "SMBUS1_ADDRESSr", 12938 },
    { "SMBUS1_BIT_BANG_CONTROLr", 12939 },
    { "SMBUS1_CONFIGr", 12940 },
    { "SMBUS1_EVENT_ENABLEr", 12941 },
    { "SMBUS1_EVENT_STATUSr", 12942 },
    { "SMBUS1_MASTER_COMMANDr", 12943 },
    { "SMBUS1_MASTER_DATA_READr", 12944 },
    { "SMBUS1_MASTER_DATA_WRITEr", 12945 },
    { "SMBUS1_MASTER_FIFO_CONTROLr", 12946 },
    { "SMBUS1_SLAVE_COMMANDr", 12947 },
    { "SMBUS1_SLAVE_DATA_READr", 12948 },
    { "SMBUS1_SLAVE_DATA_WRITEr", 12949 },
    { "SMBUS1_SLAVE_FIFO_CONTROLr", 12950 },
    { "SMBUS1_TIMING_CONFIG_2r", 12951 },
    { "SMBUS1_TIMING_CONFIGr", 12952 },
    { "SNAPSHOT", 12953 },
    { "SOBMH", 12954 },
    { "SOFTWARE", 12955 },
    { "SOURCE_MEP_IDENTIFIER", 12956 },
    { "SOURCE_MEP_IDENTIFIER_LENGTH", 12957 },
    { "SP", 12958 },
    { "SPEED", 12959 },
    { "SPEED_ID_TABLEm", 12960 },
    { "SPEED_PRIORITY_MAP_TBLm", 12961 },
    { "SPEED_VCO_FREQ", 12962 },
    { "SQUASH_DUPLICATED_SER_EVENT_INTERVAL", 12963 },
    { "SRAM_ENTRIES_READ_PER_INTERVAL", 12964 },
    { "SRAM_SCAN", 12965 },
    { "SRAM_SCAN_CHUNK_SIZE", 12966 },
    { "SRAM_SCAN_INTERVAL", 12967 },
    { "SRC_AND_DST_L4_PORT", 12968 },
    { "SRC_CTR_EGR_EFLEX_ACTION_PROFILE_ID", 12969 },
    { "SRC_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 12970 },
    { "SRC_CTR_ING_EFLEX_ACTION_PROFILE_ID", 12971 },
    { "SRC_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 12972 },
    { "SRC_IPV4", 12973 },
    { "SRC_IPV6", 12974 },
    { "SRC_IPV6_LOWER", 12975 },
    { "SRC_IPV6_UPPER", 12976 },
    { "SRC_L4_PORT", 12977 },
    { "SRC_L4_UDP_PORT", 12978 },
    { "SRC_MAC", 12979 },
    { "SRC_NIV_VIF", 12980 },
    { "SRC_OR_DST_L4_PORT", 12981 },
    { "SRC_PORT_MAX_SPEED", 12982 },
    { "SRP_PROTOCOL", 12983 },
    { "SRP_PROTOCOL_MASK", 12984 },
    { "SRTCM", 12985 },
    { "STAGE_0_MODE", 12986 },
    { "STAGE_1_MODE", 12987 },
    { "STALL_TX", 12988 },
    { "STALL_TX_OPER", 12989 },
    { "START", 12990 },
    { "START_THD", 12991 },
    { "START_TIME_OFFSET", 12992 },
    { "START_VALUE", 12993 },
    { "STATE", 12994 },
    { "STATIC", 12995 },
    { "STATIC_REMOTE_DISCRIMINATOR", 12996 },
    { "STATIC_REMOTE_DISCRIMINATOR_OPER", 12997 },
    { "STOP", 12998 },
    { "STOP_THD", 12999 },
    { "STOP_VALUE", 13000 },
    { "STREAMING_TELEMETRY", 13001 },
    { "STRENGTH", 13002 },
    { "STRICT", 13003 },
    { "STRICT_MLD_CHECK", 13004 },
    { "STRICT_PRIORITY", 13005 },
    { "STRICT_PRIORITY_OPER", 13006 },
    { "STRIP_ICV", 13007 },
    { "STRIP_NONE", 13008 },
    { "STRIP_SEC_HEADER_ICV", 13009 },
    { "SUBSET_SELECT", 13010 },
    { "SUBSTRACT", 13011 },
    { "SUCCESS", 13012 },
    { "SUSPEND", 13013 },
    { "SWITCH", 13014 },
    { "SWITCHED_PKT_TYPE", 13015 },
    { "SWITCHED_PKT_TYPE_MASK", 13016 },
    { "SWITCH_ID", 13017 },
    { "SWITCH_MASK", 13018 },
    { "SYMBOL", 13019 },
    { "SYMBOL_DEFAULT", 13020 },
    { "SYSTEM_ID", 13021 },
    { "SYSTEM_ID_LEN", 13022 },
    { "SYSTEM_PORT", 13023 },
    { "SYSTEM_PORT_TABLE_ID", 13024 },
    { "SYSTEM_RANDOM_SEED", 13025 },
    { "SYSTEM_RESIDENCE_TIME", 13026 },
    { "TABLE_CONTROL", 13027 },
    { "TABLE_DELETE_CNT", 13028 },
    { "TABLE_DELETE_ERROR_CNT", 13029 },
    { "TABLE_EM_CONTROL", 13030 },
    { "TABLE_EM_INFO", 13031 },
    { "TABLE_ERROR_CNT", 13032 },
    { "TABLE_FIELD_INFO", 13033 },
    { "TABLE_FIELD_SELECT", 13034 },
    { "TABLE_HANDLER_ERROR_CNT", 13035 },
    { "TABLE_ID", 13036 },
    { "TABLE_INFO", 13037 },
    { "TABLE_INSERT_CNT", 13038 },
    { "TABLE_INSERT_ERROR_CNT", 13039 },
    { "TABLE_LOOKUP_CNT", 13040 },
    { "TABLE_LOOKUP_ERROR_CNT", 13041 },
    { "TABLE_METADATA", 13042 },
    { "TABLE_OP_DOP_CONTROL", 13043 },
    { "TABLE_OP_DOP_INFO", 13044 },
    { "TABLE_OP_PT_INFO", 13045 },
    { "TABLE_RESOURCE_INFO", 13046 },
    { "TABLE_STATS", 13047 },
    { "TABLE_TRAVERSE_CNT", 13048 },
    { "TABLE_TRAVERSE_ERROR_CNT", 13049 },
    { "TABLE_UPDATE_CNT", 13050 },
    { "TABLE_UPDATE_ERROR_CNT", 13051 },
    { "TABLE_VXLAN", 13052 },
    { "TAG_STRUCTURE", 13053 },
    { "TAG_TYPE", 13054 },
    { "TCAM", 13055 },
    { "TCAM_ENTRIES_READ_PER_INTERVAL", 13056 },
    { "TCAM_SCAN", 13057 },
    { "TCAM_SCAN_CHUNK_SIZE", 13058 },
    { "TCAM_SCAN_INTERVAL", 13059 },
    { "TCAM_SINGLE_BIT_AUTO_CORRECTION", 13060 },
    { "TCP_DST_PORT_EQUAL_TO_SRC_PORT", 13061 },
    { "TCP_FRAGMENT_OFFSET_ONE", 13062 },
    { "TCP_HDR_MIN_SIZE", 13063 },
    { "TCP_HDR_SIZE_CHECK", 13064 },
    { "TCP_IPV4_DOUBLE_TAG", 13065 },
    { "TCP_IPV4_SINGLE_TAG", 13066 },
    { "TCP_IPV4_UNTAG", 13067 },
    { "TCP_IPV6_DOUBLE_TAG", 13068 },
    { "TCP_IPV6_SINGLE_TAG", 13069 },
    { "TCP_IPV6_UNTAG", 13070 },
    { "TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO", 13071 },
    { "TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO", 13072 },
    { "TCP_PKT_SYN_FIN_SET", 13073 },
    { "TCP_SYN_PKT_FRAGMENT", 13074 },
    { "TELEMETRY_STAT", 13075 },
    { "TEMPLATE_IDENTIFIER", 13076 },
    { "THDI_BST_TRIGGER_STATUS_32r", 13077 },
    { "THD_MISC_CONTROL1r", 13078 },
    { "THD_MISC_CONTROLr", 13079 },
    { "THRESHOLD", 13080 },
    { "THRESHOLD_MODE", 13081 },
    { "TILE_MODE", 13082 },
    { "TIME", 13083 },
    { "TIMER", 13084 },
    { "TIMER_MODE", 13085 },
    { "TIMESTAMP", 13086 },
    { "TIMESTAMPING_MODE", 13087 },
    { "TIMESTAMP_32_MODE", 13088 },
    { "TIMESTAMP_48_MODE", 13089 },
    { "TIMESTAMP_ORIGIN", 13090 },
    { "TIMESTAMP_VALID", 13091 },
    { "TIME_100US", 13092 },
    { "TIME_100_MS", 13093 },
    { "TIME_10MS", 13094 },
    { "TIME_10_MS", 13095 },
    { "TIME_150US", 13096 },
    { "TIME_1MS", 13097 },
    { "TIME_1_MS", 13098 },
    { "TIME_200US", 13099 },
    { "TIME_250US", 13100 },
    { "TIME_2MS", 13101 },
    { "TIME_500US", 13102 },
    { "TIME_50US", 13103 },
    { "TIME_5MS", 13104 },
    { "TIME_DOMAIN", 13105 },
    { "TIME_DOMAIN_0_5_US", 13106 },
    { "TIME_DOMAIN_10_5_US", 13107 },
    { "TIME_DOMAIN_10_US", 13108 },
    { "TIME_DOMAIN_11_5_US", 13109 },
    { "TIME_DOMAIN_11_US", 13110 },
    { "TIME_DOMAIN_12_5_US", 13111 },
    { "TIME_DOMAIN_12_US", 13112 },
    { "TIME_DOMAIN_13_5_US", 13113 },
    { "TIME_DOMAIN_13_US", 13114 },
    { "TIME_DOMAIN_14_5_US", 13115 },
    { "TIME_DOMAIN_14_US", 13116 },
    { "TIME_DOMAIN_15_5_US", 13117 },
    { "TIME_DOMAIN_15_US", 13118 },
    { "TIME_DOMAIN_16_5_US", 13119 },
    { "TIME_DOMAIN_16_US", 13120 },
    { "TIME_DOMAIN_17_5_US", 13121 },
    { "TIME_DOMAIN_17_US", 13122 },
    { "TIME_DOMAIN_18_5_US", 13123 },
    { "TIME_DOMAIN_18_US", 13124 },
    { "TIME_DOMAIN_19_5_US", 13125 },
    { "TIME_DOMAIN_19_US", 13126 },
    { "TIME_DOMAIN_1_5_US", 13127 },
    { "TIME_DOMAIN_1_US", 13128 },
    { "TIME_DOMAIN_20_5_US", 13129 },
    { "TIME_DOMAIN_20_US", 13130 },
    { "TIME_DOMAIN_21_5_US", 13131 },
    { "TIME_DOMAIN_21_US", 13132 },
    { "TIME_DOMAIN_22_5_US", 13133 },
    { "TIME_DOMAIN_22_US", 13134 },
    { "TIME_DOMAIN_23_5_US", 13135 },
    { "TIME_DOMAIN_23_US", 13136 },
    { "TIME_DOMAIN_24_5_US", 13137 },
    { "TIME_DOMAIN_24_US", 13138 },
    { "TIME_DOMAIN_25_5_US", 13139 },
    { "TIME_DOMAIN_25_US", 13140 },
    { "TIME_DOMAIN_26_5_US", 13141 },
    { "TIME_DOMAIN_26_US", 13142 },
    { "TIME_DOMAIN_27_5_US", 13143 },
    { "TIME_DOMAIN_27_US", 13144 },
    { "TIME_DOMAIN_28_5_US", 13145 },
    { "TIME_DOMAIN_28_US", 13146 },
    { "TIME_DOMAIN_29_5_US", 13147 },
    { "TIME_DOMAIN_29_US", 13148 },
    { "TIME_DOMAIN_2_5_US", 13149 },
    { "TIME_DOMAIN_2_US", 13150 },
    { "TIME_DOMAIN_30_5_US", 13151 },
    { "TIME_DOMAIN_30_US", 13152 },
    { "TIME_DOMAIN_31_5_US", 13153 },
    { "TIME_DOMAIN_31_US", 13154 },
    { "TIME_DOMAIN_32_US", 13155 },
    { "TIME_DOMAIN_3_5_US", 13156 },
    { "TIME_DOMAIN_3_US", 13157 },
    { "TIME_DOMAIN_4_5_US", 13158 },
    { "TIME_DOMAIN_4_US", 13159 },
    { "TIME_DOMAIN_5_5_US", 13160 },
    { "TIME_DOMAIN_5_US", 13161 },
    { "TIME_DOMAIN_6_5_US", 13162 },
    { "TIME_DOMAIN_6_US", 13163 },
    { "TIME_DOMAIN_7_5_US", 13164 },
    { "TIME_DOMAIN_7_US", 13165 },
    { "TIME_DOMAIN_8_5_US", 13166 },
    { "TIME_DOMAIN_8_US", 13167 },
    { "TIME_DOMAIN_9_5_US", 13168 },
    { "TIME_DOMAIN_9_US", 13169 },
    { "TIME_ELIGIBILITY", 13170 },
    { "TIME_NSEC", 13171 },
    { "TIME_SEC", 13172 },
    { "TIME_SIGN", 13173 },
    { "TIME_SYNC", 13174 },
    { "TIME_SYNC_MASK", 13175 },
    { "TIME_TO_WAIT", 13176 },
    { "TM", 13177 },
    { "TM_BST_CONTROL", 13178 },
    { "TM_BST_DEVICE_THD", 13179 },
    { "TM_BST_EVENT_SOURCE_EGR", 13180 },
    { "TM_BST_EVENT_SOURCE_ING", 13181 },
    { "TM_BST_EVENT_SOURCE_REPL_Q", 13182 },
    { "TM_BST_EVENT_STATE", 13183 },
    { "TM_BST_EVENT_STATE_CONTROL", 13184 },
    { "TM_BST_REPL_Q_PRI_QUEUE_THD", 13185 },
    { "TM_BST_REPL_Q_SERVICE_POOL_THD", 13186 },
    { "TM_BST_SERVICE_POOL_THD", 13187 },
    { "TM_BST_SERVICE_POOL_THD_ID", 13188 },
    { "TM_COMPACT_GLOBAL_PORT", 13189 },
    { "TM_CONGESTION", 13190 },
    { "TM_COS_Q_CPU_MAP", 13191 },
    { "TM_COS_Q_CPU_STRENGTH_PROFILE", 13192 },
    { "TM_COS_Q_CPU_STRENGTH_PROFILE_ID", 13193 },
    { "TM_CPU_COS", 13194 },
    { "TM_CPU_COS_OVERRIDE", 13195 },
    { "TM_CUT_THROUGH_PORT", 13196 },
    { "TM_CUT_THROUGH_PORT_INFO", 13197 },
    { "TM_DEVICE_INFO", 13198 },
    { "TM_EBST_CONTROL", 13199 },
    { "TM_EBST_DATA", 13200 },
    { "TM_EBST_DATA_ID", 13201 },
    { "TM_EBST_MC_Q", 13202 },
    { "TM_EBST_PORT", 13203 },
    { "TM_EBST_PORT_SERVICE_POOL", 13204 },
    { "TM_EBST_PROFILE", 13205 },
    { "TM_EBST_PROFILE_ID", 13206 },
    { "TM_EBST_STATUS", 13207 },
    { "TM_EBST_UC_Q", 13208 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE", 13209 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID", 13210 },
    { "TM_EGR_BST_THD_Q_PROFILE", 13211 },
    { "TM_EGR_BST_THD_Q_PROFILE_ID", 13212 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE", 13213 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID", 13214 },
    { "TM_EGR_OBJECT_UPDATE_PROFILE", 13215 },
    { "TM_EGR_OBJECT_UPDATE_PROFILE_ID", 13216 },
    { "TM_EGR_SERVICE_POOL", 13217 },
    { "TM_EGR_SERVICE_POOL_ID", 13218 },
    { "TM_EGR_THD_MC_PORT_SERVICE_POOL", 13219 },
    { "TM_EGR_THD_SERVICE_POOL", 13220 },
    { "TM_EGR_THD_UC_PORT_SERVICE_POOL", 13221 },
    { "TM_HEADROOM_POOL_ID", 13222 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE", 13223 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID", 13224 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE", 13225 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE_ID", 13226 },
    { "TM_ING_NONUC_ING_PRI_MAP", 13227 },
    { "TM_ING_NONUC_ING_PRI_MAP_ID", 13228 },
    { "TM_ING_PORT", 13229 },
    { "TM_ING_PORT_PRI_GRP", 13230 },
    { "TM_ING_SERVICE_POOL_ID", 13231 },
    { "TM_ING_SERVICE_POOL_INDEX", 13232 },
    { "TM_ING_THD_HEADROOM_POOL", 13233 },
    { "TM_ING_THD_PORT_PRI_GRP", 13234 },
    { "TM_ING_THD_PORT_SERVICE_POOL", 13235 },
    { "TM_ING_THD_SERVICE_POOL", 13236 },
    { "TM_ING_UC_ING_PRI_MAP", 13237 },
    { "TM_ING_UC_ING_PRI_MAP_ID", 13238 },
    { "TM_LOCAL_PORT", 13239 },
    { "TM_MC_AGG_LIST_MEMBER_REMAP", 13240 },
    { "TM_MC_AGG_LIST_MEMBER_REMAP_ID", 13241 },
    { "TM_MC_AGG_LIST_MEMBER_REMAP_RANGE", 13242 },
    { "TM_MC_GROUP", 13243 },
    { "TM_MC_GROUP_ID", 13244 },
    { "TM_MC_PORT_AGG_ID", 13245 },
    { "TM_MC_PORT_AGG_LIST", 13246 },
    { "TM_MC_PORT_AGG_LIST_ID", 13247 },
    { "TM_MC_PORT_AGG_MAP", 13248 },
    { "TM_MC_Q_ID", 13249 },
    { "TM_MIRROR_ON_DROP_CONTROL", 13250 },
    { "TM_MIRROR_ON_DROP_DESTINATION", 13251 },
    { "TM_MIRROR_ON_DROP_DESTINATION_ID", 13252 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE", 13253 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID", 13254 },
    { "TM_MIRROR_ON_DROP_PROFILE", 13255 },
    { "TM_MIRROR_ON_DROP_PROFILE_ID", 13256 },
    { "TM_OBM_PC_PM_MAX_USAGE_MODE", 13257 },
    { "TM_OBM_PC_PM_PKT_PARSE", 13258 },
    { "TM_OBM_PORT_FLOW_CTRL", 13259 },
    { "TM_OBM_PORT_PKT_PARSE", 13260 },
    { "TM_OBM_PORT_PKT_PRI_TC_MAP", 13261 },
    { "TM_OOBFC_CONTROL", 13262 },
    { "TM_OOBFC_INFO", 13263 },
    { "TM_OOBFC_MC_Q_MAP_PROFILE", 13264 },
    { "TM_OOBFC_PORT", 13265 },
    { "TM_OOBFC_Q_MAP_PROFILE_ID", 13266 },
    { "TM_OOBFC_UC_Q_MAP_PROFILE", 13267 },
    { "TM_PFC_DEADLOCK_RECOVERY", 13268 },
    { "TM_PFC_DEADLOCK_RECOVERY_CONTROL", 13269 },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE", 13270 },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROL", 13271 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE", 13272 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROL", 13273 },
    { "TM_PFC_DEADLOCK_RECOVERY_STATUS", 13274 },
    { "TM_PFC_EGR", 13275 },
    { "TM_PFC_PRI_PROFILE", 13276 },
    { "TM_PFC_PRI_PROFILE_ID", 13277 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP", 13278 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP_ID", 13279 },
    { "TM_PIPE", 13280 },
    { "TM_PIPE_MAP_INFO", 13281 },
    { "TM_PKT_FWD_TYPE_TABLE", 13282 },
    { "TM_PM_FLEX_CONFIG", 13283 },
    { "TM_PORT_MAP_INFO", 13284 },
    { "TM_PORT_MC_Q_TO_SERVICE_POOL", 13285 },
    { "TM_PORT_UC_Q_TO_SERVICE_POOL", 13286 },
    { "TM_PRI_GRP_ID", 13287 },
    { "TM_PRI_GRP_POOL_MAP", 13288 },
    { "TM_PRI_GRP_POOL_MAP_ID", 13289 },
    { "TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 13290 },
    { "TM_QUEUE_SIZE_SCALING_FACTOR", 13291 },
    { "TM_QUEUE_SIZE_WEIGHT", 13292 },
    { "TM_Q_ASSIGNMENT_PROFILE", 13293 },
    { "TM_Q_ASSIGNMENT_PROFILE_ID", 13294 },
    { "TM_SCHEDULER_CONFIG", 13295 },
    { "TM_SCHEDULER_CPU_PORT", 13296 },
    { "TM_SCHEDULER_NODE", 13297 },
    { "TM_SCHEDULER_NODE_ID", 13298 },
    { "TM_SCHEDULER_PORT_PROFILE", 13299 },
    { "TM_SCHEDULER_PROFILE", 13300 },
    { "TM_SCHEDULER_PROFILE_ID", 13301 },
    { "TM_SCHEDULER_PROFILE_Q_INFO", 13302 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE", 13303 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE_ID", 13304 },
    { "TM_SCHEDULER_SP_PROFILE", 13305 },
    { "TM_SERVICE_POOL_OVERRIDE", 13306 },
    { "TM_SHAPER_CONFIG", 13307 },
    { "TM_SHAPER_NODE", 13308 },
    { "TM_SHAPER_PORT", 13309 },
    { "TM_SPARSE_GLOBAL_PORT", 13310 },
    { "TM_THD_CONFIG", 13311 },
    { "TM_THD_MC_EGR_SERVICE_POOL", 13312 },
    { "TM_THD_MC_Q", 13313 },
    { "TM_THD_Q_GRP", 13314 },
    { "TM_THD_UC_Q", 13315 },
    { "TM_TS_TOD", 13316 },
    { "TM_UC_Q_ID", 13317 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE", 13318 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 13319 },
    { "TM_WRED_CONTROL", 13320 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE", 13321 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE_ID", 13322 },
    { "TM_WRED_DROP_PERCENTAGE_0", 13323 },
    { "TM_WRED_DROP_PERCENTAGE_1", 13324 },
    { "TM_WRED_DROP_PERCENTAGE_10", 13325 },
    { "TM_WRED_DROP_PERCENTAGE_100", 13326 },
    { "TM_WRED_DROP_PERCENTAGE_2", 13327 },
    { "TM_WRED_DROP_PERCENTAGE_25", 13328 },
    { "TM_WRED_DROP_PERCENTAGE_3", 13329 },
    { "TM_WRED_DROP_PERCENTAGE_4", 13330 },
    { "TM_WRED_DROP_PERCENTAGE_5", 13331 },
    { "TM_WRED_DROP_PERCENTAGE_50", 13332 },
    { "TM_WRED_DROP_PERCENTAGE_6", 13333 },
    { "TM_WRED_DROP_PERCENTAGE_7", 13334 },
    { "TM_WRED_DROP_PERCENTAGE_75", 13335 },
    { "TM_WRED_DROP_PERCENTAGE_8", 13336 },
    { "TM_WRED_DROP_PERCENTAGE_9", 13337 },
    { "TM_WRED_JITTER_RANGE_150NS_0", 13338 },
    { "TM_WRED_JITTER_RANGE_1550NS_0", 13339 },
    { "TM_WRED_JITTER_RANGE_3150NS_0", 13340 },
    { "TM_WRED_JITTER_RANGE_350NS_0", 13341 },
    { "TM_WRED_JITTER_RANGE_50NS_0", 13342 },
    { "TM_WRED_JITTER_RANGE_6350NS_0", 13343 },
    { "TM_WRED_JITTER_RANGE_750NS_0", 13344 },
    { "TM_WRED_PORT_SERVICE_POOL", 13345 },
    { "TM_WRED_PORT_SERVICE_POOL_ID", 13346 },
    { "TM_WRED_SERVICE_POOL", 13347 },
    { "TM_WRED_SERVICE_POOL_ID", 13348 },
    { "TM_WRED_TIME_PROFILE", 13349 },
    { "TM_WRED_TIME_PROFILE_ID", 13350 },
    { "TM_WRED_UC_Q", 13351 },
    { "TNL_CONTROL", 13352 },
    { "TNL_DEFAULT_POLICY", 13353 },
    { "TNL_ENCAP_SEQUENCE_NUMBER", 13354 },
    { "TNL_ENCAP_SEQUENCE_NUMBER_ID", 13355 },
    { "TNL_ENCAP_SEQUENCE_PROFILE", 13356 },
    { "TNL_ENCAP_SEQUENCE_PROFILE_ID", 13357 },
    { "TNL_ERR", 13358 },
    { "TNL_ERR_MASK", 13359 },
    { "TNL_ERR_TO_CPU", 13360 },
    { "TNL_IPV4", 13361 },
    { "TNL_IPV6", 13362 },
    { "TNL_L2_VXLAN", 13363 },
    { "TNL_MPLS", 13364 },
    { "TNL_MPLS_CONTROL_PKT", 13365 },
    { "TNL_MPLS_CONTROL_PKT_ID_0", 13366 },
    { "TNL_MPLS_CONTROL_PKT_ID_0_MASK", 13367 },
    { "TNL_MPLS_CONTROL_PKT_ID_1", 13368 },
    { "TNL_MPLS_CONTROL_PKT_ID_1_MASK", 13369 },
    { "TNL_MPLS_CONTROL_PKT_ID_2", 13370 },
    { "TNL_MPLS_CONTROL_PKT_ID_2_MASK", 13371 },
    { "TNL_MPLS_CONTROL_PKT_ID_3", 13372 },
    { "TNL_MPLS_CONTROL_PKT_ID_3_MASK", 13373 },
    { "TNL_MPLS_CONTROL_PKT_ID_4", 13374 },
    { "TNL_MPLS_CONTROL_PKT_ID_4_MASK", 13375 },
    { "TNL_MPLS_CONTROL_PKT_ID_5", 13376 },
    { "TNL_MPLS_CONTROL_PKT_ID_5_MASK", 13377 },
    { "TNL_MPLS_EXP_QOS_SELECTION", 13378 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_1", 13379 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_2", 13380 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_3", 13381 },
    { "TNL_MPLS_EXP_REMARK_SELECTION", 13382 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_1", 13383 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_2", 13384 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_3", 13385 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE", 13386 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE_ID", 13387 },
    { "TNL_MPLS_IP_PROTOCOL", 13388 },
    { "TNL_MPLS_IP_PROTOCOL_ID", 13389 },
    { "TNL_MPLS_LABEL_DECAP_POLICY", 13390 },
    { "TNL_MPLS_LABEL_DECAP_POLICY_ID", 13391 },
    { "TNL_MPLS_SPECIAL_LABEL", 13392 },
    { "TNL_MPLS_SPECIAL_LABEL_ID", 13393 },
    { "TNL_PW_DECAP_SEQUENCE_NUMBER", 13394 },
    { "TNL_PW_DECAP_SEQUENCE_NUMBER_ID", 13395 },
    { "TOD_NSEC", 13396 },
    { "TOD_NSEC_OPER", 13397 },
    { "TOD_SEC", 13398 },
    { "TOD_SEC_OPER", 13399 },
    { "TOO_MANY_ACTIONS", 13400 },
    { "TOP_AVS_CTRLr", 13401 },
    { "TOP_AVS_INTR_STATUSr", 13402 },
    { "TOP_BS_PLL0_CTRL_0r", 13403 },
    { "TOP_BS_PLL0_CTRL_1r", 13404 },
    { "TOP_BS_PLL0_CTRL_2r", 13405 },
    { "TOP_BS_PLL0_CTRL_3r", 13406 },
    { "TOP_BS_PLL0_CTRL_4r", 13407 },
    { "TOP_BS_PLL0_STATUSr", 13408 },
    { "TOP_BS_PLL1_CTRL_0r", 13409 },
    { "TOP_BS_PLL1_CTRL_1r", 13410 },
    { "TOP_BS_PLL1_CTRL_2r", 13411 },
    { "TOP_BS_PLL1_CTRL_3r", 13412 },
    { "TOP_BS_PLL1_CTRL_4r", 13413 },
    { "TOP_BS_PLL1_STATUSr", 13414 },
    { "TOP_BS_PLL_CTRL_0r", 13415 },
    { "TOP_BS_PLL_CTRL_1r", 13416 },
    { "TOP_BS_PLL_CTRL_2r", 13417 },
    { "TOP_BS_PLL_CTRL_3r", 13418 },
    { "TOP_BS_PLL_CTRL_4r", 13419 },
    { "TOP_BS_PLL_STATUSr", 13420 },
    { "TOP_CLOCKING_ENFORCE_REGr", 13421 },
    { "TOP_CORE_PLL_CTRL_0r", 13422 },
    { "TOP_CORE_PLL_CTRL_1r", 13423 },
    { "TOP_CORE_PLL_CTRL_2r", 13424 },
    { "TOP_CORE_PLL_CTRL_3r", 13425 },
    { "TOP_CORE_PLL_CTRL_4r", 13426 },
    { "TOP_CORE_PLL_STATUSr", 13427 },
    { "TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr", 13428 },
    { "TOP_CPU2TAP_DMA_CMD_MEM_STATUSr", 13429 },
    { "TOP_CPU2TAP_DMA_CMD_MEMm", 13430 },
    { "TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr", 13431 },
    { "TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr", 13432 },
    { "TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm", 13433 },
    { "TOP_CPU2TAP_MEM_TMr", 13434 },
    { "TOP_DEV_REV_IDr", 13435 },
    { "TOP_FUNC_DEBUG_STATUS_0r", 13436 },
    { "TOP_FUNC_DEBUG_STATUS_1r", 13437 },
    { "TOP_FUNC_DEBUG_STATUS_SELr", 13438 },
    { "TOP_HW_TAP_CONTROLr", 13439 },
    { "TOP_HW_TAP_MEM_DEBUGr", 13440 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_0r", 13441 },
    { "TOP_HW_TAP_MEM_ECC_CTRL_1r", 13442 },
    { "TOP_HW_TAP_MEM_ECC_STATUSr", 13443 },
    { "TOP_HW_TAP_READ_VALID_DEBUG_STATUSr", 13444 },
    { "TOP_INDEX", 13445 },
    { "TOP_INT_REV_ID_REGr", 13446 },
    { "TOP_IPROC_PLL_CTRL_0r", 13447 },
    { "TOP_IPROC_PLL_CTRL_1r", 13448 },
    { "TOP_IPROC_PLL_CTRL_2r", 13449 },
    { "TOP_IPROC_PLL_CTRL_3r", 13450 },
    { "TOP_IPROC_PLL_CTRL_4r", 13451 },
    { "TOP_IPROC_PLL_CTRL_5r", 13452 },
    { "TOP_IPROC_PLL_STATUSr", 13453 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_0r", 13454 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_1r", 13455 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_2r", 13456 },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_3r", 13457 },
    { "TOP_MISC_CONTROL_1r", 13458 },
    { "TOP_MISC_CONTROL_2r", 13459 },
    { "TOP_MISC_CONTROLr", 13460 },
    { "TOP_MISC_STATUSr", 13461 },
    { "TOP_OSC_COUNT_STATr", 13462 },
    { "TOP_PLLS_CMN_CTRL_0r", 13463 },
    { "TOP_PLLS_CMN_CTRL_1r", 13464 },
    { "TOP_PP_PLL_CTRL_0r", 13465 },
    { "TOP_PP_PLL_CTRL_1r", 13466 },
    { "TOP_PP_PLL_CTRL_2r", 13467 },
    { "TOP_PP_PLL_CTRL_3r", 13468 },
    { "TOP_PP_PLL_CTRL_4r", 13469 },
    { "TOP_PP_PLL_STATUSr", 13470 },
    { "TOP_PVTMON_0_CTRL_0r", 13471 },
    { "TOP_PVTMON_0_CTRL_1r", 13472 },
    { "TOP_PVTMON_0_HW_RST_THRESHOLDr", 13473 },
    { "TOP_PVTMON_0_INTR_THRESHOLDr", 13474 },
    { "TOP_PVTMON_0_RESULT_0r", 13475 },
    { "TOP_PVTMON_0_RESULT_1r", 13476 },
    { "TOP_PVTMON_10_HW_RST_THRESHOLDr", 13477 },
    { "TOP_PVTMON_10_INTR_THRESHOLDr", 13478 },
    { "TOP_PVTMON_10_RESULT_0r", 13479 },
    { "TOP_PVTMON_10_RESULT_1r", 13480 },
    { "TOP_PVTMON_11_HW_RST_THRESHOLDr", 13481 },
    { "TOP_PVTMON_11_INTR_THRESHOLDr", 13482 },
    { "TOP_PVTMON_11_RESULT_0r", 13483 },
    { "TOP_PVTMON_11_RESULT_1r", 13484 },
    { "TOP_PVTMON_12_HW_RST_THRESHOLDr", 13485 },
    { "TOP_PVTMON_12_INTR_THRESHOLDr", 13486 },
    { "TOP_PVTMON_12_RESULT_0r", 13487 },
    { "TOP_PVTMON_12_RESULT_1r", 13488 },
    { "TOP_PVTMON_13_HW_RST_THRESHOLDr", 13489 },
    { "TOP_PVTMON_13_INTR_THRESHOLDr", 13490 },
    { "TOP_PVTMON_13_RESULT_0r", 13491 },
    { "TOP_PVTMON_13_RESULT_1r", 13492 },
    { "TOP_PVTMON_14_HW_RST_THRESHOLDr", 13493 },
    { "TOP_PVTMON_14_INTR_THRESHOLDr", 13494 },
    { "TOP_PVTMON_14_RESULT_0r", 13495 },
    { "TOP_PVTMON_14_RESULT_1r", 13496 },
    { "TOP_PVTMON_15_HW_RST_THRESHOLDr", 13497 },
    { "TOP_PVTMON_15_INTR_THRESHOLDr", 13498 },
    { "TOP_PVTMON_15_RESULT_0r", 13499 },
    { "TOP_PVTMON_15_RESULT_1r", 13500 },
    { "TOP_PVTMON_1_CTRL_0r", 13501 },
    { "TOP_PVTMON_1_CTRL_1r", 13502 },
    { "TOP_PVTMON_1_HW_RST_THRESHOLDr", 13503 },
    { "TOP_PVTMON_1_INTR_THRESHOLDr", 13504 },
    { "TOP_PVTMON_1_RESULT_0r", 13505 },
    { "TOP_PVTMON_1_RESULT_1r", 13506 },
    { "TOP_PVTMON_2_CTRL_0r", 13507 },
    { "TOP_PVTMON_2_CTRL_1r", 13508 },
    { "TOP_PVTMON_2_HW_RST_THRESHOLDr", 13509 },
    { "TOP_PVTMON_2_INTR_THRESHOLDr", 13510 },
    { "TOP_PVTMON_2_RESULT_0r", 13511 },
    { "TOP_PVTMON_2_RESULT_1r", 13512 },
    { "TOP_PVTMON_3_CTRL_0r", 13513 },
    { "TOP_PVTMON_3_CTRL_1r", 13514 },
    { "TOP_PVTMON_3_HW_RST_THRESHOLDr", 13515 },
    { "TOP_PVTMON_3_INTR_THRESHOLDr", 13516 },
    { "TOP_PVTMON_3_RESULT_0r", 13517 },
    { "TOP_PVTMON_3_RESULT_1r", 13518 },
    { "TOP_PVTMON_4_CTRL_0r", 13519 },
    { "TOP_PVTMON_4_CTRL_1r", 13520 },
    { "TOP_PVTMON_4_HW_RST_THRESHOLDr", 13521 },
    { "TOP_PVTMON_4_INTR_THRESHOLDr", 13522 },
    { "TOP_PVTMON_4_RESULT_0r", 13523 },
    { "TOP_PVTMON_4_RESULT_1r", 13524 },
    { "TOP_PVTMON_5_CTRL_0r", 13525 },
    { "TOP_PVTMON_5_CTRL_1r", 13526 },
    { "TOP_PVTMON_5_HW_RST_THRESHOLDr", 13527 },
    { "TOP_PVTMON_5_INTR_THRESHOLDr", 13528 },
    { "TOP_PVTMON_5_RESULT_0r", 13529 },
    { "TOP_PVTMON_5_RESULT_1r", 13530 },
    { "TOP_PVTMON_6_HW_RST_THRESHOLDr", 13531 },
    { "TOP_PVTMON_6_INTR_THRESHOLDr", 13532 },
    { "TOP_PVTMON_6_RESULT_0r", 13533 },
    { "TOP_PVTMON_6_RESULT_1r", 13534 },
    { "TOP_PVTMON_7_HW_RST_THRESHOLDr", 13535 },
    { "TOP_PVTMON_7_INTR_THRESHOLDr", 13536 },
    { "TOP_PVTMON_7_RESULT_0r", 13537 },
    { "TOP_PVTMON_7_RESULT_1r", 13538 },
    { "TOP_PVTMON_8_HW_RST_THRESHOLDr", 13539 },
    { "TOP_PVTMON_8_INTR_THRESHOLDr", 13540 },
    { "TOP_PVTMON_8_RESULT_0r", 13541 },
    { "TOP_PVTMON_8_RESULT_1r", 13542 },
    { "TOP_PVTMON_9_HW_RST_THRESHOLDr", 13543 },
    { "TOP_PVTMON_9_INTR_THRESHOLDr", 13544 },
    { "TOP_PVTMON_9_RESULT_0r", 13545 },
    { "TOP_PVTMON_9_RESULT_1r", 13546 },
    { "TOP_PVTMON_CTRL_0r", 13547 },
    { "TOP_PVTMON_CTRL_1r", 13548 },
    { "TOP_PVTMON_HW_RST_STATUSr", 13549 },
    { "TOP_PVTMON_HW_RST_THRESHOLDr", 13550 },
    { "TOP_PVTMON_INTR_MASK_0r", 13551 },
    { "TOP_PVTMON_INTR_STATUS_0r", 13552 },
    { "TOP_PVTMON_INTR_THRESHOLDr", 13553 },
    { "TOP_PVTMON_RESULT_0r", 13554 },
    { "TOP_PVTMON_RESULT_1r", 13555 },
    { "TOP_RESCAL_0_CONTROLr", 13556 },
    { "TOP_RESCAL_0_STATUS_0r", 13557 },
    { "TOP_RESCAL_0_STATUS_1r", 13558 },
    { "TOP_RESCAL_1_CONTROLr", 13559 },
    { "TOP_RESCAL_1_STATUS_0r", 13560 },
    { "TOP_RESCAL_1_STATUS_1r", 13561 },
    { "TOP_RESCAL_2_CONTROLr", 13562 },
    { "TOP_RESCAL_2_STATUS_0r", 13563 },
    { "TOP_RESCAL_2_STATUS_1r", 13564 },
    { "TOP_RESCAL_3_CONTROLr", 13565 },
    { "TOP_RESCAL_3_STATUS_0r", 13566 },
    { "TOP_RESCAL_3_STATUS_1r", 13567 },
    { "TOP_RESCAL_4_CONTROLr", 13568 },
    { "TOP_RESCAL_4_STATUS_0r", 13569 },
    { "TOP_RESCAL_4_STATUS_1r", 13570 },
    { "TOP_RESCAL_CONTROLr", 13571 },
    { "TOP_RING_OSC_CTRLr", 13572 },
    { "TOP_SOFT_RESET_REG_2r", 13573 },
    { "TOP_SOFT_RESET_REG_3r", 13574 },
    { "TOP_SOFT_RESET_REGr", 13575 },
    { "TOP_SWITCH_FEATURE_ENABLEr", 13576 },
    { "TOP_SYNCE_CTRLr", 13577 },
    { "TOP_TAP_CONTROLr", 13578 },
    { "TOP_TMON_CHANNELS_CTRL_0r", 13579 },
    { "TOP_TMON_CHANNELS_CTRL_1r", 13580 },
    { "TOP_TSC_DISABLE_STATUSr", 13581 },
    { "TOP_TSC_ENABLE_1r", 13582 },
    { "TOP_TSC_ENABLEr", 13583 },
    { "TOP_TS_PLL_CTRL_0r", 13584 },
    { "TOP_TS_PLL_CTRL_1r", 13585 },
    { "TOP_TS_PLL_CTRL_2r", 13586 },
    { "TOP_TS_PLL_CTRL_3r", 13587 },
    { "TOP_TS_PLL_CTRL_4r", 13588 },
    { "TOP_TS_PLL_CTRL_5r", 13589 },
    { "TOP_TS_PLL_STATUSr", 13590 },
    { "TOP_UC_TAP_CONTROLr", 13591 },
    { "TOP_UC_TAP_READ_DATAr", 13592 },
    { "TOP_UC_TAP_WRITE_DATAr", 13593 },
    { "TOP_UPI_CTRL_0r", 13594 },
    { "TOP_UPI_CTRL_1r", 13595 },
    { "TOP_UPI_STATUS_0r", 13596 },
    { "TOP_UPI_STATUS_10r", 13597 },
    { "TOP_UPI_STATUS_11r", 13598 },
    { "TOP_UPI_STATUS_12r", 13599 },
    { "TOP_UPI_STATUS_13r", 13600 },
    { "TOP_UPI_STATUS_14r", 13601 },
    { "TOP_UPI_STATUS_15r", 13602 },
    { "TOP_UPI_STATUS_16r", 13603 },
    { "TOP_UPI_STATUS_17r", 13604 },
    { "TOP_UPI_STATUS_18r", 13605 },
    { "TOP_UPI_STATUS_19r", 13606 },
    { "TOP_UPI_STATUS_1r", 13607 },
    { "TOP_UPI_STATUS_20r", 13608 },
    { "TOP_UPI_STATUS_21r", 13609 },
    { "TOP_UPI_STATUS_22r", 13610 },
    { "TOP_UPI_STATUS_2r", 13611 },
    { "TOP_UPI_STATUS_3r", 13612 },
    { "TOP_UPI_STATUS_4r", 13613 },
    { "TOP_UPI_STATUS_5r", 13614 },
    { "TOP_UPI_STATUS_6r", 13615 },
    { "TOP_UPI_STATUS_7r", 13616 },
    { "TOP_UPI_STATUS_8r", 13617 },
    { "TOP_UPI_STATUS_9r", 13618 },
    { "TOS", 13619 },
    { "TOTAL_ERR_CNT", 13620 },
    { "TOTAL_MC_USAGE_CELLS", 13621 },
    { "TOTAL_USAGE_CELLS", 13622 },
    { "TPID", 13623 },
    { "TRACE", 13624 },
    { "TRACE_CNT", 13625 },
    { "TRACE_MIRROR_INSTANCE_ID_0", 13626 },
    { "TRACE_MIRROR_INSTANCE_ID_1", 13627 },
    { "TRACE_MIRROR_INSTANCE_ID_2", 13628 },
    { "TRACE_MIRROR_INSTANCE_ID_3", 13629 },
    { "TRACE_MIRROR_INSTANCE_ID_4", 13630 },
    { "TRACE_MIRROR_INSTANCE_ID_5", 13631 },
    { "TRACE_MIRROR_INSTANCE_ID_6", 13632 },
    { "TRACE_MIRROR_INSTANCE_ID_7", 13633 },
    { "TRACKING_MODE", 13634 },
    { "TRACKING_PARAMETERS_TYPE", 13635 },
    { "TRACKING_PARAMETERS_UDF_POLICY_ID", 13636 },
    { "TRAFFIC_CLASS", 13637 },
    { "TRANSFORM_ERROR_CNT", 13638 },
    { "TRANSMIT", 13639 },
    { "TRANSMIT_INTERVAL", 13640 },
    { "TRAVERSE_OPCODE", 13641 },
    { "TRIGGER", 13642 },
    { "TRIGGERED", 13643 },
    { "TRTCM", 13644 },
    { "TRUNCATE", 13645 },
    { "TRUNCATE_ACTION", 13646 },
    { "TRUNCATE_ADJUST", 13647 },
    { "TRUNCATE_CPU_COPY", 13648 },
    { "TRUNCATE_LENGTH", 13649 },
    { "TRUNCATE_ZONE", 13650 },
    { "TRUNK", 13651 },
    { "TRUNK_CONTROL", 13652 },
    { "TRUNK_FAILOVER", 13653 },
    { "TRUNK_HASH_OUTPUT_SELECTION_PROFILE", 13654 },
    { "TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID", 13655 },
    { "TRUNK_ID", 13656 },
    { "TRUNK_SYSTEM", 13657 },
    { "TRUNK_SYSTEM_FAILOVER", 13658 },
    { "TRUNK_SYSTEM_FAILOVER_PORT", 13659 },
    { "TRUNK_SYSTEM_ID", 13660 },
    { "TRUST_EGR_OBJ_TABLE_SEL_0", 13661 },
    { "TRUST_EGR_OBJ_TABLE_SEL_1", 13662 },
    { "TRUST_FWD_POLICY", 13663 },
    { "TRUST_INCOMING_VID", 13664 },
    { "TS_COMP_MODE", 13665 },
    { "TS_DELAY_REQ", 13666 },
    { "TS_PDELAY_REQ", 13667 },
    { "TS_PDELAY_RESP", 13668 },
    { "TS_PLL_CLK_SEL", 13669 },
    { "TS_SYNC", 13670 },
    { "TTL", 13671 },
    { "TTL_1", 13672 },
    { "TTL_1_MASK", 13673 },
    { "TTL_1_TO_CPU", 13674 },
    { "TTL_ERROR_TO_CPU", 13675 },
    { "TVCO_SOURCE_INDEX", 13676 },
    { "TX", 13677 },
    { "TXFIR_TAP_MODE", 13678 },
    { "TXFIR_TAP_MODE_AUTO", 13679 },
    { "TX_1023B_PKT", 13680 },
    { "TX_127B_PKT", 13681 },
    { "TX_1518B_PKT", 13682 },
    { "TX_16383B_PKT", 13683 },
    { "TX_2047B_PKT", 13684 },
    { "TX_255B_PKT", 13685 },
    { "TX_4095B_PKT", 13686 },
    { "TX_511B_PKT", 13687 },
    { "TX_64B_PKT", 13688 },
    { "TX_9216B_PKT", 13689 },
    { "TX_AMP", 13690 },
    { "TX_AMP_AUTO", 13691 },
    { "TX_AMP_SIGN", 13692 },
    { "TX_BC_PKT", 13693 },
    { "TX_BYTES", 13694 },
    { "TX_CTL_PKT", 13695 },
    { "TX_DCB", 13696 },
    { "TX_DOUBLE_VLAN_PKT", 13697 },
    { "TX_DRV_MODE", 13698 },
    { "TX_DRV_MODE_AUTO", 13699 },
    { "TX_DRV_MODE_SIGN", 13700 },
    { "TX_ENABLE", 13701 },
    { "TX_ENABLE_AUTO", 13702 },
    { "TX_ENABLE_OPER", 13703 },
    { "TX_ERR_PKT", 13704 },
    { "TX_EXCESS_COLLISION_PKT", 13705 },
    { "TX_FCS_ERR_PKT", 13706 },
    { "TX_FIFO_UNDER_RUN_PKT", 13707 },
    { "TX_FRAGMENT_PKT", 13708 },
    { "TX_HCFC_MSG", 13709 },
    { "TX_HOL_BLOCK_PKT", 13710 },
    { "TX_INTERVAL", 13711 },
    { "TX_JABBER_PKT", 13712 },
    { "TX_LANE_MAP", 13713 },
    { "TX_LANE_MAP_AUTO", 13714 },
    { "TX_LANE_MAP_OPER", 13715 },
    { "TX_LATE_COLLISION_PKT", 13716 },
    { "TX_LKUP_1588_MEM_MPP0m", 13717 },
    { "TX_LKUP_1588_MEM_MPP1m", 13718 },
    { "TX_LLFC_LOGICAL_MSG", 13719 },
    { "TX_LLFC_PHYSICAL_MSG", 13720 },
    { "TX_LO_PWR_IDLE_DURATION", 13721 },
    { "TX_LO_PWR_IDLE_EVENT", 13722 },
    { "TX_MAIN", 13723 },
    { "TX_MAIN_AUTO", 13724 },
    { "TX_MAIN_SIGN", 13725 },
    { "TX_MC_PKT", 13726 },
    { "TX_MODE", 13727 },
    { "TX_MULTI_COLLISION_PKT", 13728 },
    { "TX_MULTI_DEFERED_PKT", 13729 },
    { "TX_OK_PKT", 13730 },
    { "TX_ON", 13731 },
    { "TX_OVER_SIZE_PKT", 13732 },
    { "TX_PAUSE_CTL_PKT", 13733 },
    { "TX_PER_PRI_PAUSE_CTL_PKT", 13734 },
    { "TX_PFC_OFF_PKT_PRI0", 13735 },
    { "TX_PFC_OFF_PKT_PRI1", 13736 },
    { "TX_PFC_OFF_PKT_PRI2", 13737 },
    { "TX_PFC_OFF_PKT_PRI3", 13738 },
    { "TX_PFC_OFF_PKT_PRI4", 13739 },
    { "TX_PFC_OFF_PKT_PRI5", 13740 },
    { "TX_PFC_OFF_PKT_PRI6", 13741 },
    { "TX_PFC_OFF_PKT_PRI7", 13742 },
    { "TX_PFC_PKT_PRI0", 13743 },
    { "TX_PFC_PKT_PRI1", 13744 },
    { "TX_PFC_PKT_PRI2", 13745 },
    { "TX_PFC_PKT_PRI3", 13746 },
    { "TX_PFC_PKT_PRI4", 13747 },
    { "TX_PFC_PKT_PRI5", 13748 },
    { "TX_PFC_PKT_PRI6", 13749 },
    { "TX_PFC_PKT_PRI7", 13750 },
    { "TX_PI_FREQ_OVERRIDE", 13751 },
    { "TX_PI_FREQ_OVERRIDE_AUTO", 13752 },
    { "TX_PI_FREQ_OVERRIDE_SIGN", 13753 },
    { "TX_PKT", 13754 },
    { "TX_PKTS", 13755 },
    { "TX_PKT_CNT", 13756 },
    { "TX_PKT_FAILS", 13757 },
    { "TX_PKT_FAILURE_CNT", 13758 },
    { "TX_POLARITY_FLIP", 13759 },
    { "TX_POLARITY_FLIP_AUTO", 13760 },
    { "TX_POLARITY_FLIP_OPER", 13761 },
    { "TX_POST", 13762 },
    { "TX_POST2", 13763 },
    { "TX_POST2_AUTO", 13764 },
    { "TX_POST2_SIGN", 13765 },
    { "TX_POST3", 13766 },
    { "TX_POST3_AUTO", 13767 },
    { "TX_POST3_SIGN", 13768 },
    { "TX_POST_AUTO", 13769 },
    { "TX_POST_SIGN", 13770 },
    { "TX_PRE", 13771 },
    { "TX_PRE2", 13772 },
    { "TX_PRE2_AUTO", 13773 },
    { "TX_PRE2_SIGN", 13774 },
    { "TX_PRE3", 13775 },
    { "TX_PRE3_AUTO", 13776 },
    { "TX_PRE3_SIGN", 13777 },
    { "TX_PRE_AUTO", 13778 },
    { "TX_PRE_SIGN", 13779 },
    { "TX_RECORD_CNT", 13780 },
    { "TX_RPARA", 13781 },
    { "TX_RPARA_AUTO", 13782 },
    { "TX_RPARA_SIGN", 13783 },
    { "TX_RUNT_PKT", 13784 },
    { "TX_RX_OFF", 13785 },
    { "TX_RX_ON", 13786 },
    { "TX_SIG_MODE", 13787 },
    { "TX_SIG_MODE_AUTO", 13788 },
    { "TX_SINGLE_COLLISION_PKT", 13789 },
    { "TX_SINGLE_DEFERED_PKT", 13790 },
    { "TX_SQUELCH", 13791 },
    { "TX_SQUELCH_AUTO", 13792 },
    { "TX_TIMESTAMP", 13793 },
    { "TX_TOTAL_COLLISION", 13794 },
    { "TX_TWOSTEP_1588_TSm", 13795 },
    { "TX_UC_PKT", 13796 },
    { "TX_VLAN_PKT", 13797 },
    { "TX_VLAN_TAG_PKT", 13798 },
    { "TYPE", 13799 },
    { "U0_LED_ACCU_CTRLr", 13800 },
    { "U0_LED_ACCU_STATUSr", 13801 },
    { "U0_LED_CLK_DIV_CTRLr", 13802 },
    { "U0_LED_INTR_ENABLEr", 13803 },
    { "U0_LED_REFRESH_CTRLr", 13804 },
    { "U0_LED_SEND_CTRL_0r", 13805 },
    { "U0_LED_SEND_CTRL_1r", 13806 },
    { "U0_LED_SEND_CTRL_2r", 13807 },
    { "U0_LED_SEND_CTRL_3r", 13808 },
    { "U0_LED_SEND_CTRL_4r", 13809 },
    { "U0_LED_SEND_CTRLr", 13810 },
    { "U0_LED_SEND_STATUSr", 13811 },
    { "U0_LED_SRAM_CTRLr", 13812 },
    { "U0_LED_SRAM_ECC_CTRLr", 13813 },
    { "U0_LED_SRAM_ECC_STATUSr", 13814 },
    { "U0_LED_SW_CNFG_LINK_1023_992r", 13815 },
    { "U0_LED_SW_CNFG_LINK_127_96r", 13816 },
    { "U0_LED_SW_CNFG_LINK_159_128r", 13817 },
    { "U0_LED_SW_CNFG_LINK_191_160r", 13818 },
    { "U0_LED_SW_CNFG_LINK_223_192r", 13819 },
    { "U0_LED_SW_CNFG_LINK_255_224r", 13820 },
    { "U0_LED_SW_CNFG_LINK_287_256r", 13821 },
    { "U0_LED_SW_CNFG_LINK_319_288r", 13822 },
    { "U0_LED_SW_CNFG_LINK_31_0r", 13823 },
    { "U0_LED_SW_CNFG_LINK_351_320r", 13824 },
    { "U0_LED_SW_CNFG_LINK_383_352r", 13825 },
    { "U0_LED_SW_CNFG_LINK_415_384r", 13826 },
    { "U0_LED_SW_CNFG_LINK_447_416r", 13827 },
    { "U0_LED_SW_CNFG_LINK_479_448r", 13828 },
    { "U0_LED_SW_CNFG_LINK_511_480r", 13829 },
    { "U0_LED_SW_CNFG_LINK_543_512r", 13830 },
    { "U0_LED_SW_CNFG_LINK_575_544r", 13831 },
    { "U0_LED_SW_CNFG_LINK_607_576r", 13832 },
    { "U0_LED_SW_CNFG_LINK_639_608r", 13833 },
    { "U0_LED_SW_CNFG_LINK_63_32r", 13834 },
    { "U0_LED_SW_CNFG_LINK_671_640r", 13835 },
    { "U0_LED_SW_CNFG_LINK_703_672r", 13836 },
    { "U0_LED_SW_CNFG_LINK_735_704r", 13837 },
    { "U0_LED_SW_CNFG_LINK_767_736r", 13838 },
    { "U0_LED_SW_CNFG_LINK_799_768r", 13839 },
    { "U0_LED_SW_CNFG_LINK_831_800r", 13840 },
    { "U0_LED_SW_CNFG_LINK_863_832r", 13841 },
    { "U0_LED_SW_CNFG_LINK_895_864r", 13842 },
    { "U0_LED_SW_CNFG_LINK_927_896r", 13843 },
    { "U0_LED_SW_CNFG_LINK_959_928r", 13844 },
    { "U0_LED_SW_CNFG_LINK_95_64r", 13845 },
    { "U0_LED_SW_CNFG_LINK_991_960r", 13846 },
    { "U0_LED_SW_CNFG_LINKr", 13847 },
    { "U0_M0SSQ_1KB_FLOP_BASED_SRAMr", 13848 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr", 13849 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr", 13850 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr", 13851 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr", 13852 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr", 13853 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr", 13854 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr", 13855 },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr", 13856 },
    { "U0_M0SSQ_CTRLr", 13857 },
    { "U0_M0SSQ_DBG_CTRLr", 13858 },
    { "U0_M0SSQ_DBGr", 13859 },
    { "U0_M0SSQ_FAS_CTRLr", 13860 },
    { "U0_M0SSQ_FAS_GENERICr", 13861 },
    { "U0_M0SSQ_FAS_STATUSr", 13862 },
    { "U0_M0SSQ_SRAMr", 13863 },
    { "U0_M0SS_CONTROLr", 13864 },
    { "U0_M0SS_DEBUG_CONTROLr", 13865 },
    { "U0_M0SS_ECC_CTRLr", 13866 },
    { "U0_M0SS_ECC_STATUSr", 13867 },
    { "U0_M0SS_ECOr", 13868 },
    { "U0_M0SS_INTR_127_96r", 13869 },
    { "U0_M0SS_INTR_159_128r", 13870 },
    { "U0_M0SS_INTR_191_160r", 13871 },
    { "U0_M0SS_INTR_223_192r", 13872 },
    { "U0_M0SS_INTR_255_224r", 13873 },
    { "U0_M0SS_INTR_31_0r", 13874 },
    { "U0_M0SS_INTR_63_32r", 13875 },
    { "U0_M0SS_INTR_95_64r", 13876 },
    { "U0_M0SS_INTR_CONTROLr", 13877 },
    { "U0_M0SS_INTR_ENABLEr", 13878 },
    { "U0_M0SS_INTR_MASK_127_96r", 13879 },
    { "U0_M0SS_INTR_MASK_159_128r", 13880 },
    { "U0_M0SS_INTR_MASK_191_160r", 13881 },
    { "U0_M0SS_INTR_MASK_223_192r", 13882 },
    { "U0_M0SS_INTR_MASK_255_224r", 13883 },
    { "U0_M0SS_INTR_MASK_31_0r", 13884 },
    { "U0_M0SS_INTR_MASK_63_32r", 13885 },
    { "U0_M0SS_INTR_MASK_95_64r", 13886 },
    { "U0_M0SS_RAW_INTR_127_96r", 13887 },
    { "U0_M0SS_RAW_INTR_159_128r", 13888 },
    { "U0_M0SS_RAW_INTR_191_160r", 13889 },
    { "U0_M0SS_RAW_INTR_223_192r", 13890 },
    { "U0_M0SS_RAW_INTR_255_224r", 13891 },
    { "U0_M0SS_RAW_INTR_31_0r", 13892 },
    { "U0_M0SS_RAW_INTR_63_32r", 13893 },
    { "U0_M0SS_RAW_INTR_95_64r", 13894 },
    { "U0_M0SS_STATUSr", 13895 },
    { "U0_M0SS_TCM_CTRLr", 13896 },
    { "U0_SW_PROG_INTR_CLRr", 13897 },
    { "U0_SW_PROG_INTR_ENABLEr", 13898 },
    { "U0_SW_PROG_INTR_RAW_STATUSr", 13899 },
    { "U0_SW_PROG_INTR_SETr", 13900 },
    { "U0_SW_PROG_INTR_STATUSr", 13901 },
    { "U1_M0SS_CONTROLr", 13902 },
    { "U1_M0SS_DEBUG_CONTROLr", 13903 },
    { "U1_M0SS_ECC_CTRLr", 13904 },
    { "U1_M0SS_ECC_STATUSr", 13905 },
    { "U1_M0SS_ECOr", 13906 },
    { "U1_M0SS_INTR_127_96r", 13907 },
    { "U1_M0SS_INTR_159_128r", 13908 },
    { "U1_M0SS_INTR_191_160r", 13909 },
    { "U1_M0SS_INTR_223_192r", 13910 },
    { "U1_M0SS_INTR_255_224r", 13911 },
    { "U1_M0SS_INTR_31_0r", 13912 },
    { "U1_M0SS_INTR_63_32r", 13913 },
    { "U1_M0SS_INTR_95_64r", 13914 },
    { "U1_M0SS_INTR_CONTROLr", 13915 },
    { "U1_M0SS_INTR_ENABLEr", 13916 },
    { "U1_M0SS_INTR_MASK_127_96r", 13917 },
    { "U1_M0SS_INTR_MASK_159_128r", 13918 },
    { "U1_M0SS_INTR_MASK_191_160r", 13919 },
    { "U1_M0SS_INTR_MASK_223_192r", 13920 },
    { "U1_M0SS_INTR_MASK_255_224r", 13921 },
    { "U1_M0SS_INTR_MASK_31_0r", 13922 },
    { "U1_M0SS_INTR_MASK_63_32r", 13923 },
    { "U1_M0SS_INTR_MASK_95_64r", 13924 },
    { "U1_M0SS_RAW_INTR_127_96r", 13925 },
    { "U1_M0SS_RAW_INTR_159_128r", 13926 },
    { "U1_M0SS_RAW_INTR_191_160r", 13927 },
    { "U1_M0SS_RAW_INTR_223_192r", 13928 },
    { "U1_M0SS_RAW_INTR_255_224r", 13929 },
    { "U1_M0SS_RAW_INTR_31_0r", 13930 },
    { "U1_M0SS_RAW_INTR_63_32r", 13931 },
    { "U1_M0SS_RAW_INTR_95_64r", 13932 },
    { "U1_M0SS_STATUSr", 13933 },
    { "U1_M0SS_TCM_CTRLr", 13934 },
    { "U1_SW_PROG_INTR_CLRr", 13935 },
    { "U1_SW_PROG_INTR_ENABLEr", 13936 },
    { "U1_SW_PROG_INTR_RAW_STATUSr", 13937 },
    { "U1_SW_PROG_INTR_SETr", 13938 },
    { "U1_SW_PROG_INTR_STATUSr", 13939 },
    { "U2_M0SS_CONTROLr", 13940 },
    { "U2_M0SS_DEBUG_CONTROLr", 13941 },
    { "U2_M0SS_ECC_CTRLr", 13942 },
    { "U2_M0SS_ECC_STATUSr", 13943 },
    { "U2_M0SS_ECOr", 13944 },
    { "U2_M0SS_INTR_127_96r", 13945 },
    { "U2_M0SS_INTR_159_128r", 13946 },
    { "U2_M0SS_INTR_191_160r", 13947 },
    { "U2_M0SS_INTR_223_192r", 13948 },
    { "U2_M0SS_INTR_255_224r", 13949 },
    { "U2_M0SS_INTR_31_0r", 13950 },
    { "U2_M0SS_INTR_63_32r", 13951 },
    { "U2_M0SS_INTR_95_64r", 13952 },
    { "U2_M0SS_INTR_CONTROLr", 13953 },
    { "U2_M0SS_INTR_ENABLEr", 13954 },
    { "U2_M0SS_INTR_MASK_127_96r", 13955 },
    { "U2_M0SS_INTR_MASK_159_128r", 13956 },
    { "U2_M0SS_INTR_MASK_191_160r", 13957 },
    { "U2_M0SS_INTR_MASK_223_192r", 13958 },
    { "U2_M0SS_INTR_MASK_255_224r", 13959 },
    { "U2_M0SS_INTR_MASK_31_0r", 13960 },
    { "U2_M0SS_INTR_MASK_63_32r", 13961 },
    { "U2_M0SS_INTR_MASK_95_64r", 13962 },
    { "U2_M0SS_RAW_INTR_127_96r", 13963 },
    { "U2_M0SS_RAW_INTR_159_128r", 13964 },
    { "U2_M0SS_RAW_INTR_191_160r", 13965 },
    { "U2_M0SS_RAW_INTR_223_192r", 13966 },
    { "U2_M0SS_RAW_INTR_255_224r", 13967 },
    { "U2_M0SS_RAW_INTR_31_0r", 13968 },
    { "U2_M0SS_RAW_INTR_63_32r", 13969 },
    { "U2_M0SS_RAW_INTR_95_64r", 13970 },
    { "U2_M0SS_STATUSr", 13971 },
    { "U2_M0SS_TCM_CTRLr", 13972 },
    { "U2_SW_PROG_INTR_CLRr", 13973 },
    { "U2_SW_PROG_INTR_ENABLEr", 13974 },
    { "U2_SW_PROG_INTR_RAW_STATUSr", 13975 },
    { "U2_SW_PROG_INTR_SETr", 13976 },
    { "U2_SW_PROG_INTR_STATUSr", 13977 },
    { "U3_M0SS_CONTROLr", 13978 },
    { "U3_M0SS_DEBUG_CONTROLr", 13979 },
    { "U3_M0SS_ECC_CTRLr", 13980 },
    { "U3_M0SS_ECC_STATUSr", 13981 },
    { "U3_M0SS_ECOr", 13982 },
    { "U3_M0SS_INTR_127_96r", 13983 },
    { "U3_M0SS_INTR_159_128r", 13984 },
    { "U3_M0SS_INTR_191_160r", 13985 },
    { "U3_M0SS_INTR_223_192r", 13986 },
    { "U3_M0SS_INTR_255_224r", 13987 },
    { "U3_M0SS_INTR_31_0r", 13988 },
    { "U3_M0SS_INTR_63_32r", 13989 },
    { "U3_M0SS_INTR_95_64r", 13990 },
    { "U3_M0SS_INTR_CONTROLr", 13991 },
    { "U3_M0SS_INTR_ENABLEr", 13992 },
    { "U3_M0SS_INTR_MASK_127_96r", 13993 },
    { "U3_M0SS_INTR_MASK_159_128r", 13994 },
    { "U3_M0SS_INTR_MASK_191_160r", 13995 },
    { "U3_M0SS_INTR_MASK_223_192r", 13996 },
    { "U3_M0SS_INTR_MASK_255_224r", 13997 },
    { "U3_M0SS_INTR_MASK_31_0r", 13998 },
    { "U3_M0SS_INTR_MASK_63_32r", 13999 },
    { "U3_M0SS_INTR_MASK_95_64r", 14000 },
    { "U3_M0SS_RAW_INTR_127_96r", 14001 },
    { "U3_M0SS_RAW_INTR_159_128r", 14002 },
    { "U3_M0SS_RAW_INTR_191_160r", 14003 },
    { "U3_M0SS_RAW_INTR_223_192r", 14004 },
    { "U3_M0SS_RAW_INTR_255_224r", 14005 },
    { "U3_M0SS_RAW_INTR_31_0r", 14006 },
    { "U3_M0SS_RAW_INTR_63_32r", 14007 },
    { "U3_M0SS_RAW_INTR_95_64r", 14008 },
    { "U3_M0SS_STATUSr", 14009 },
    { "U3_M0SS_TCM_CTRLr", 14010 },
    { "U3_SW_PROG_INTR_CLRr", 14011 },
    { "U3_SW_PROG_INTR_ENABLEr", 14012 },
    { "U3_SW_PROG_INTR_RAW_STATUSr", 14013 },
    { "U3_SW_PROG_INTR_SETr", 14014 },
    { "U3_SW_PROG_INTR_STATUSr", 14015 },
    { "UC_BASE_INDEX", 14016 },
    { "UC_CELLS", 14017 },
    { "UC_COS", 14018 },
    { "UC_COS_STRENGTH", 14019 },
    { "UC_EGR_BLOCK", 14020 },
    { "UC_ELEPHANT_COS", 14021 },
    { "UC_GREEN_PKT", 14022 },
    { "UC_HASH_USE_SRC_PORT", 14023 },
    { "UC_MAX_MEMBERS", 14024 },
    { "UC_MEMBER_CNT", 14025 },
    { "UC_MEMBER_MODID", 14026 },
    { "UC_MEMBER_MODPORT", 14027 },
    { "UC_MEMBER_PORT_SYSTEM", 14028 },
    { "UC_MIN_USAGE_CELLS", 14029 },
    { "UC_NUM_ENTRIES", 14030 },
    { "UC_PKT", 14031 },
    { "UC_PKT_MC_COS", 14032 },
    { "UC_PKT_MC_COS_OVERRIDE", 14033 },
    { "UC_PORT_SERVICE_POOL", 14034 },
    { "UC_Q", 14035 },
    { "UC_QUEUE_LIMIT_EXCEEDS", 14036 },
    { "UC_Q_CELLS", 14037 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS", 14038 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 14039 },
    { "UC_Q_INVALID", 14040 },
    { "UC_Q_LIMIT_EXCEEDS", 14041 },
    { "UC_Q_PORT", 14042 },
    { "UC_RED_PKT", 14043 },
    { "UC_RTAG", 14044 },
    { "UC_SHARED_USAGE_CELLS", 14045 },
    { "UC_TM_EBST_DATA_ID", 14046 },
    { "UC_TOTAL_USAGE_CELLS", 14047 },
    { "UC_YELLOW_PKT", 14048 },
    { "UDF_FIELD_MUX_SELECT", 14049 },
    { "UDF_FIELD_MUX_SELECT_ID", 14050 },
    { "UDF_POLICY", 14051 },
    { "UDF_POLICY_ID", 14052 },
    { "UDF_POLICY_ID_NOT_EXISTS", 14053 },
    { "UDF_POLICY_INFO", 14054 },
    { "UDF_POLICY_INFO_ID", 14055 },
    { "UDP_CHKSUM", 14056 },
    { "UDP_DST_PORT", 14057 },
    { "UDP_DST_PORT_EQUAL_TO_SRC_PORT", 14058 },
    { "UDP_IPV4_DOUBLE_TAG", 14059 },
    { "UDP_IPV4_SINGLE_TAG", 14060 },
    { "UDP_IPV4_UNTAG", 14061 },
    { "UDP_IPV6_DOUBLE_TAG", 14062 },
    { "UDP_IPV6_SINGLE_TAG", 14063 },
    { "UDP_IPV6_UNTAG", 14064 },
    { "UDP_LOG_MASK", 14065 },
    { "UDP_SRC_PORT", 14066 },
    { "UM_TABLEm", 14067 },
    { "UNDERLAY_DST_IPV4", 14068 },
    { "UNDERLAY_DST_IPV6_LOWER", 14069 },
    { "UNDERLAY_DST_IPV6_UPPER", 14070 },
    { "UNDERLAY_DST_MAC", 14071 },
    { "UNDERLAY_HOP_LIMIT", 14072 },
    { "UNDERLAY_INNER_TPID", 14073 },
    { "UNDERLAY_INNER_VLAN_ID", 14074 },
    { "UNDERLAY_INNER_VLAN_PRI", 14075 },
    { "UNDERLAY_IPV4_OVERLAY_IPV4", 14076 },
    { "UNDERLAY_IPV4_OVERLAY_IPV6", 14077 },
    { "UNDERLAY_IPV6_OVERLAY_IPV4", 14078 },
    { "UNDERLAY_IPV6_OVERLAY_IPV6", 14079 },
    { "UNDERLAY_RANDOM_SEED", 14080 },
    { "UNDERLAY_SRC_IPV4", 14081 },
    { "UNDERLAY_SRC_IPV6_LOWER", 14082 },
    { "UNDERLAY_SRC_IPV6_UPPER", 14083 },
    { "UNDERLAY_SRC_MAC", 14084 },
    { "UNDERLAY_TAG_TYPE", 14085 },
    { "UNDERLAY_TOS", 14086 },
    { "UNDERLAY_TPID", 14087 },
    { "UNDERLAY_TRAFFIC_CLASS", 14088 },
    { "UNDERLAY_TTL", 14089 },
    { "UNDERLAY_UDP_DST_PORT", 14090 },
    { "UNDERLAY_UDP_SRC_PORT", 14091 },
    { "UNDERLAY_VLAN_ID", 14092 },
    { "UNDERLAY_VLAN_PRI", 14093 },
    { "UNEXPECTED_MEG_DEFECT", 14094 },
    { "UNEXPECTED_MEG_DEFECT_CLEAR", 14095 },
    { "UNKNOWN_VLAN", 14096 },
    { "UNKNOWN_VLAN_MASK", 14097 },
    { "UNMARKED", 14098 },
    { "UNRELIABLE_LOS", 14099 },
    { "UNRELIABLE_LOS_AUTO", 14100 },
    { "UNSECURED_DATA_PKT", 14101 },
    { "UNSUPPORTED_WIRE_FORMAT", 14102 },
    { "UNTAG", 14103 },
    { "UNTAGGED", 14104 },
    { "UP", 14105 },
    { "UPDATE_DEST_PORT", 14106 },
    { "UPDATE_L3_L4", 14107 },
    { "UPDATE_LENGTH", 14108 },
    { "UPDATE_NONE", 14109 },
    { "UPDATE_OPCODE", 14110 },
    { "URPF_AUX_BOTP_PROFILEm", 14111 },
    { "URPF_BITP_PROFILEm", 14112 },
    { "URPF_BOTP_PROFILEm", 14113 },
    { "URPF_DEFAULT_ROUTE_CHECK", 14114 },
    { "URPF_DROP", 14115 },
    { "URPF_FAIL", 14116 },
    { "URPF_FAIL_MASK", 14117 },
    { "URPF_MODE", 14118 },
    { "USAGE_CELLS", 14119 },
    { "USER_DEFINED_PROTOCOL_DST_MAC", 14120 },
    { "USER_DEFINED_PROTOCOL_DST_MAC_MASK", 14121 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE", 14122 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE_MASK", 14123 },
    { "USER_DEFINED_PROTOCOL_MATCH", 14124 },
    { "USER_DEFINED_PROTOCOL_TRAFFIC_CLASS", 14125 },
    { "USER_DEFINED_VALUE", 14126 },
    { "USE_0", 14127 },
    { "USE_0_0", 14128 },
    { "USE_0_1", 14129 },
    { "USE_0_2", 14130 },
    { "USE_0_3", 14131 },
    { "USE_1", 14132 },
    { "USE_1_0", 14133 },
    { "USE_1_1", 14134 },
    { "USE_1_2", 14135 },
    { "USE_1_3", 14136 },
    { "USE_DIP_IN_HASH_CALC", 14137 },
    { "USE_DYNAMIC_MAX_USAGE_CELLS", 14138 },
    { "USE_IVID_AS_OVID", 14139 },
    { "USE_OBJ_1", 14140 },
    { "USE_OBJ_2", 14141 },
    { "USE_OBJ_3", 14142 },
    { "USE_OBJ_4", 14143 },
    { "USE_PAIRED_COUNTER", 14144 },
    { "USE_PKTLEN", 14145 },
    { "USE_PORT_SERVICE_POOL_MIN", 14146 },
    { "USE_PRI_GRP_MIN", 14147 },
    { "USE_QGROUP_MIN", 14148 },
    { "USE_RANGE_CHK_1", 14149 },
    { "USE_RANGE_CHK_2", 14150 },
    { "USE_RANGE_CHK_3", 14151 },
    { "USE_RANGE_CHK_4", 14152 },
    { "USE_TABLE_VLAN_OUTER_TPID_ID", 14153 },
    { "USE_TRIG_INTERVAL", 14154 },
    { "USING_HW_SCAN", 14155 },
    { "USING_SW_SCAN", 14156 },
    { "V4IPMC", 14157 },
    { "V4L3", 14158 },
    { "V6IPMC", 14159 },
    { "V6L3", 14160 },
    { "VALID", 14161 },
    { "VALIDATE_ERROR_CNT", 14162 },
    { "VALID_AND_HARD_EXPIRED", 14163 },
    { "VALID_AND_REPLAY_THD", 14164 },
    { "VALID_AND_SOFT_EXPIRED", 14165 },
    { "VALUE", 14166 },
    { "VALUE_LOWER", 14167 },
    { "VALUE_UPPER", 14168 },
    { "VARIABLE_FLAG", 14169 },
    { "VARIANT", 14170 },
    { "VCO_RATE", 14171 },
    { "VECTOR_TYPE", 14172 },
    { "VENDOR_ID", 14173 },
    { "VERSION", 14174 },
    { "VER_EQ_2", 14175 },
    { "VER_GT_OR_EQ_2", 14176 },
    { "VFI_EGR_ADAPT_PORT_GRP", 14177 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 14178 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 14179 },
    { "VFP", 14180 },
    { "VFP_MASK", 14181 },
    { "VLAN_ASSIGNMENT_BASED_IPV4", 14182 },
    { "VLAN_ASSIGNMENT_BASED_MAC", 14183 },
    { "VLAN_ASSIGNMENT_INNER_VLAN_RANGE", 14184 },
    { "VLAN_ASSIGNMENT_INNER_VLAN_RANGE_ID", 14185 },
    { "VLAN_ASSIGNMENT_OUTER_VLAN_RANGE", 14186 },
    { "VLAN_ASSIGNMENT_OUTER_VLAN_RANGE_ID", 14187 },
    { "VLAN_ASSIGNMENT_PROTOCOL_ID", 14188 },
    { "VLAN_EGR_MEMBER_PROFILE", 14189 },
    { "VLAN_EGR_MEMBER_PROFILE_ID", 14190 },
    { "VLAN_EGR_STG_PROFILE", 14191 },
    { "VLAN_EGR_STG_PROFILE_ID", 14192 },
    { "VLAN_EGR_TAG_ACTION_PROFILE_ID", 14193 },
    { "VLAN_EGR_UNTAG_PROFILE", 14194 },
    { "VLAN_EGR_UNTAG_PROFILE_ID", 14195 },
    { "VLAN_ID", 14196 },
    { "VLAN_ID_MAX", 14197 },
    { "VLAN_ID_MIN", 14198 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE", 14199 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE_ID", 14200 },
    { "VLAN_ING_EGR_STG_MEMBER_PROFILE", 14201 },
    { "VLAN_ING_EGR_STG_MEMBER_PROFILE_ID", 14202 },
    { "VLAN_ING_MEMBER_PROFILE", 14203 },
    { "VLAN_ING_MEMBER_PROFILE_ID", 14204 },
    { "VLAN_ING_STG_PROFILE", 14205 },
    { "VLAN_ING_STG_PROFILE_ID", 14206 },
    { "VLAN_ING_TAG_ACTION_PROFILE_ID", 14207 },
    { "VLAN_NONE", 14208 },
    { "VLAN_OUTER_TPID_ID", 14209 },
    { "VLAN_PRECEDENCE", 14210 },
    { "VLAN_PRI", 14211 },
    { "VLAN_XLATE_MISS", 14212 },
    { "VLAN_XLATE_MISS_MASK", 14213 },
    { "VNID", 14214 },
    { "VNTAG", 14215 },
    { "VNTAG_ETHERTYPE", 14216 },
    { "VNTAG_PARSE", 14217 },
    { "VXLAN_TYPE", 14218 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 14219 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 14220 },
    { "VXLAN_VNID", 14221 },
    { "WAL_DEPTH_MULTIPLIER", 14222 },
    { "WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD", 14223 },
    { "WDRR_CREDITS", 14224 },
    { "WDRR_MODE_16K_BYTES", 14225 },
    { "WDRR_MODE_32K_BYTES", 14226 },
    { "WDRR_MODE_4K_BYTES", 14227 },
    { "WDRR_MODE_8K_BYTES", 14228 },
    { "WECMP", 14229 },
    { "WEIGHT", 14230 },
    { "WIDE", 14231 },
    { "WIRE_FORMAT", 14232 },
    { "WRED", 14233 },
    { "WRED_GREEN_PKT", 14234 },
    { "WRED_PKT", 14235 },
    { "WRED_RED_PKT", 14236 },
    { "WRED_YELLOW_PKT", 14237 },
    { "WRR", 14238 },
    { "WRR_CREDITS", 14239 },
    { "WRR_MODE_16_PKT", 14240 },
    { "WRR_MODE_2_PKT", 14241 },
    { "WRR_MODE_4_PKT", 14242 },
    { "WRR_MODE_8_PKT", 14243 },
    { "XLMAC_CLEAR_ECC_STATUSr", 14244 },
    { "XLMAC_CLEAR_FIFO_STATUSr", 14245 },
    { "XLMAC_CLEAR_RX_LSS_STATUSr", 14246 },
    { "XLMAC_CTRLr", 14247 },
    { "XLMAC_E2ECC_DATA_HDR_0r", 14248 },
    { "XLMAC_E2ECC_DATA_HDR_1r", 14249 },
    { "XLMAC_E2ECC_MODULE_HDR_0r", 14250 },
    { "XLMAC_E2ECC_MODULE_HDR_1r", 14251 },
    { "XLMAC_E2EFC_DATA_HDR_0r", 14252 },
    { "XLMAC_E2EFC_DATA_HDR_1r", 14253 },
    { "XLMAC_E2EFC_MODULE_HDR_0r", 14254 },
    { "XLMAC_E2EFC_MODULE_HDR_1r", 14255 },
    { "XLMAC_E2E_CTRLr", 14256 },
    { "XLMAC_ECC_CTRLr", 14257 },
    { "XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", 14258 },
    { "XLMAC_ECC_FORCE_SINGLE_BIT_ERRr", 14259 },
    { "XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", 14260 },
    { "XLMAC_EEE_CTRLr", 14261 },
    { "XLMAC_EEE_TIMERSr", 14262 },
    { "XLMAC_FIFO_STATUSr", 14263 },
    { "XLMAC_GMII_EEE_CTRLr", 14264 },
    { "XLMAC_HIGIG_HDR_0r", 14265 },
    { "XLMAC_HIGIG_HDR_1r", 14266 },
    { "XLMAC_INTR_ENABLEr", 14267 },
    { "XLMAC_INTR_STATUSr", 14268 },
    { "XLMAC_LAG_FAILOVER_STATUSr", 14269 },
    { "XLMAC_LLFC_CTRLr", 14270 },
    { "XLMAC_MEM_CTRLr", 14271 },
    { "XLMAC_MODEr", 14272 },
    { "XLMAC_PAUSE_CTRLr", 14273 },
    { "XLMAC_PFC_CTRLr", 14274 },
    { "XLMAC_PFC_DAr", 14275 },
    { "XLMAC_PFC_OPCODEr", 14276 },
    { "XLMAC_PFC_TYPEr", 14277 },
    { "XLMAC_RX_CDC_ECC_STATUSr", 14278 },
    { "XLMAC_RX_CTRLr", 14279 },
    { "XLMAC_RX_LLFC_MSG_FIELDSr", 14280 },
    { "XLMAC_RX_LSS_CTRLr", 14281 },
    { "XLMAC_RX_LSS_STATUSr", 14282 },
    { "XLMAC_RX_MAC_SAr", 14283 },
    { "XLMAC_RX_MAX_SIZEr", 14284 },
    { "XLMAC_RX_VLAN_TAGr", 14285 },
    { "XLMAC_SPARE0r", 14286 },
    { "XLMAC_SPARE1r", 14287 },
    { "XLMAC_TIMESTAMP_ADJUSTr", 14288 },
    { "XLMAC_TIMESTAMP_BYTE_ADJUSTr", 14289 },
    { "XLMAC_TXFIFO_CELL_CNTr", 14290 },
    { "XLMAC_TXFIFO_CELL_REQ_CNTr", 14291 },
    { "XLMAC_TX_CDC_ECC_STATUSr", 14292 },
    { "XLMAC_TX_CRC_CORRUPT_CTRLr", 14293 },
    { "XLMAC_TX_CTRLr", 14294 },
    { "XLMAC_TX_LLFC_MSG_FIELDSr", 14295 },
    { "XLMAC_TX_MAC_SAr", 14296 },
    { "XLMAC_TX_TIMESTAMP_FIFO_DATAr", 14297 },
    { "XLMAC_TX_TIMESTAMP_FIFO_STATUSr", 14298 },
    { "XLMAC_VERSION_IDr", 14299 },
    { "XLMIB_R1023r", 14300 },
    { "XLMIB_R127r", 14301 },
    { "XLMIB_R1518r", 14302 },
    { "XLMIB_R16383r", 14303 },
    { "XLMIB_R2047r", 14304 },
    { "XLMIB_R255r", 14305 },
    { "XLMIB_R4095r", 14306 },
    { "XLMIB_R511r", 14307 },
    { "XLMIB_R64r", 14308 },
    { "XLMIB_R9216r", 14309 },
    { "XLMIB_RALNr", 14310 },
    { "XLMIB_RBCAr", 14311 },
    { "XLMIB_RBYTr", 14312 },
    { "XLMIB_RDVLNr", 14313 },
    { "XLMIB_RERPKTr", 14314 },
    { "XLMIB_RFCRr", 14315 },
    { "XLMIB_RFCSr", 14316 },
    { "XLMIB_RFLRr", 14317 },
    { "XLMIB_RFRGr", 14318 },
    { "XLMIB_RJBRr", 14319 },
    { "XLMIB_RMCAr", 14320 },
    { "XLMIB_RMCRCr", 14321 },
    { "XLMIB_RMGVr", 14322 },
    { "XLMIB_RMTUEr", 14323 },
    { "XLMIB_ROVRr", 14324 },
    { "XLMIB_RPFC0r", 14325 },
    { "XLMIB_RPFC1r", 14326 },
    { "XLMIB_RPFC2r", 14327 },
    { "XLMIB_RPFC3r", 14328 },
    { "XLMIB_RPFC4r", 14329 },
    { "XLMIB_RPFC5r", 14330 },
    { "XLMIB_RPFC6r", 14331 },
    { "XLMIB_RPFC7r", 14332 },
    { "XLMIB_RPFCOFF0r", 14333 },
    { "XLMIB_RPFCOFF1r", 14334 },
    { "XLMIB_RPFCOFF2r", 14335 },
    { "XLMIB_RPFCOFF3r", 14336 },
    { "XLMIB_RPFCOFF4r", 14337 },
    { "XLMIB_RPFCOFF5r", 14338 },
    { "XLMIB_RPFCOFF6r", 14339 },
    { "XLMIB_RPFCOFF7r", 14340 },
    { "XLMIB_RPKTr", 14341 },
    { "XLMIB_RPOKr", 14342 },
    { "XLMIB_RPRMr", 14343 },
    { "XLMIB_RPROG0r", 14344 },
    { "XLMIB_RPROG1r", 14345 },
    { "XLMIB_RPROG2r", 14346 },
    { "XLMIB_RPROG3r", 14347 },
    { "XLMIB_RRBYTr", 14348 },
    { "XLMIB_RRPKTr", 14349 },
    { "XLMIB_RSCHCRCr", 14350 },
    { "XLMIB_RTRFUr", 14351 },
    { "XLMIB_RUCAr", 14352 },
    { "XLMIB_RUNDr", 14353 },
    { "XLMIB_RVLNr", 14354 },
    { "XLMIB_RXCFr", 14355 },
    { "XLMIB_RXPFr", 14356 },
    { "XLMIB_RXPPr", 14357 },
    { "XLMIB_RXUDAr", 14358 },
    { "XLMIB_RXUOr", 14359 },
    { "XLMIB_RXWSAr", 14360 },
    { "XLMIB_RX_EEE_LPI_DURATION_COUNTERr", 14361 },
    { "XLMIB_RX_EEE_LPI_EVENT_COUNTERr", 14362 },
    { "XLMIB_RX_HCFC_COUNTERr", 14363 },
    { "XLMIB_RX_HCFC_CRC_COUNTERr", 14364 },
    { "XLMIB_RX_LLFC_CRC_COUNTERr", 14365 },
    { "XLMIB_RX_LLFC_LOG_COUNTERr", 14366 },
    { "XLMIB_RX_LLFC_PHY_COUNTERr", 14367 },
    { "XLMIB_T1023r", 14368 },
    { "XLMIB_T127r", 14369 },
    { "XLMIB_T1518r", 14370 },
    { "XLMIB_T16383r", 14371 },
    { "XLMIB_T2047r", 14372 },
    { "XLMIB_T255r", 14373 },
    { "XLMIB_T4095r", 14374 },
    { "XLMIB_T511r", 14375 },
    { "XLMIB_T64r", 14376 },
    { "XLMIB_T9216r", 14377 },
    { "XLMIB_TBCAr", 14378 },
    { "XLMIB_TBYTr", 14379 },
    { "XLMIB_TDFRr", 14380 },
    { "XLMIB_TDVLNr", 14381 },
    { "XLMIB_TEDFr", 14382 },
    { "XLMIB_TERRr", 14383 },
    { "XLMIB_TFCSr", 14384 },
    { "XLMIB_TFRGr", 14385 },
    { "XLMIB_TJBRr", 14386 },
    { "XLMIB_TLCLr", 14387 },
    { "XLMIB_TMCAr", 14388 },
    { "XLMIB_TMCLr", 14389 },
    { "XLMIB_TMGVr", 14390 },
    { "XLMIB_TNCLr", 14391 },
    { "XLMIB_TOVRr", 14392 },
    { "XLMIB_TPFC0r", 14393 },
    { "XLMIB_TPFC1r", 14394 },
    { "XLMIB_TPFC2r", 14395 },
    { "XLMIB_TPFC3r", 14396 },
    { "XLMIB_TPFC4r", 14397 },
    { "XLMIB_TPFC5r", 14398 },
    { "XLMIB_TPFC6r", 14399 },
    { "XLMIB_TPFC7r", 14400 },
    { "XLMIB_TPFCOFF0r", 14401 },
    { "XLMIB_TPFCOFF1r", 14402 },
    { "XLMIB_TPFCOFF2r", 14403 },
    { "XLMIB_TPFCOFF3r", 14404 },
    { "XLMIB_TPFCOFF4r", 14405 },
    { "XLMIB_TPFCOFF5r", 14406 },
    { "XLMIB_TPFCOFF6r", 14407 },
    { "XLMIB_TPFCOFF7r", 14408 },
    { "XLMIB_TPKTr", 14409 },
    { "XLMIB_TPOKr", 14410 },
    { "XLMIB_TRPKTr", 14411 },
    { "XLMIB_TSCLr", 14412 },
    { "XLMIB_TSPARE0r", 14413 },
    { "XLMIB_TSPARE1r", 14414 },
    { "XLMIB_TSPARE2r", 14415 },
    { "XLMIB_TSPARE3r", 14416 },
    { "XLMIB_TUCAr", 14417 },
    { "XLMIB_TUFLr", 14418 },
    { "XLMIB_TVLNr", 14419 },
    { "XLMIB_TXCFr", 14420 },
    { "XLMIB_TXCLr", 14421 },
    { "XLMIB_TXPFr", 14422 },
    { "XLMIB_TXPPr", 14423 },
    { "XLMIB_TX_EEE_LPI_DURATION_COUNTERr", 14424 },
    { "XLMIB_TX_EEE_LPI_EVENT_COUNTERr", 14425 },
    { "XLMIB_TX_HCFC_COUNTERr", 14426 },
    { "XLMIB_TX_LLFC_LOG_COUNTERr", 14427 },
    { "XLMIB_XTHOLr", 14428 },
    { "XLPORT_CNTMAXSIZEr", 14429 },
    { "XLPORT_CONFIGr", 14430 },
    { "XLPORT_ECC_CONTROLr", 14431 },
    { "XLPORT_EEE_CLOCK_GATEr", 14432 },
    { "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", 14433 },
    { "XLPORT_EEE_COUNTER_MODEr", 14434 },
    { "XLPORT_EEE_DURATION_TIMER_PULSEr", 14435 },
    { "XLPORT_ENABLE_REGr", 14436 },
    { "XLPORT_FAULT_LINK_STATUSr", 14437 },
    { "XLPORT_FLOW_CONTROL_CONFIGr", 14438 },
    { "XLPORT_FORCE_DOUBLE_BIT_ERRORr", 14439 },
    { "XLPORT_FORCE_SINGLE_BIT_ERRORr", 14440 },
    { "XLPORT_GENERAL_SPARE1_REGr", 14441 },
    { "XLPORT_GENERAL_SPARE2_REGr", 14442 },
    { "XLPORT_GENERAL_SPARE3_REGr", 14443 },
    { "XLPORT_INTR_ENABLEr", 14444 },
    { "XLPORT_INTR_STATUSr", 14445 },
    { "XLPORT_LAG_FAILOVER_CONFIGr", 14446 },
    { "XLPORT_LED_CHAIN_CONFIGr", 14447 },
    { "XLPORT_LINKSTATUS_DOWN_CLEARr", 14448 },
    { "XLPORT_LINKSTATUS_DOWNr", 14449 },
    { "XLPORT_MAC_CONTROLr", 14450 },
    { "XLPORT_MAC_RSV_MASKr", 14451 },
    { "XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr", 14452 },
    { "XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr", 14453 },
    { "XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr", 14454 },
    { "XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr", 14455 },
    { "XLPORT_MIB_RESETr", 14456 },
    { "XLPORT_MIB_RSC0_ECC_STATUSr", 14457 },
    { "XLPORT_MIB_RSC1_ECC_STATUSr", 14458 },
    { "XLPORT_MIB_RSC_ECC_STATUSr", 14459 },
    { "XLPORT_MIB_RSC_RAM_CONTROLr", 14460 },
    { "XLPORT_MIB_TSC0_ECC_STATUSr", 14461 },
    { "XLPORT_MIB_TSC1_ECC_STATUSr", 14462 },
    { "XLPORT_MIB_TSC_ECC_STATUSr", 14463 },
    { "XLPORT_MIB_TSC_RAM_CONTROLr", 14464 },
    { "XLPORT_MODE_REGr", 14465 },
    { "XLPORT_PMD_PLL_CTRL_CONFIGr", 14466 },
    { "XLPORT_PM_VERSION_IDr", 14467 },
    { "XLPORT_POWER_SAVEr", 14468 },
    { "XLPORT_SBUS_CONTROLr", 14469 },
    { "XLPORT_SGNDET_EARLYCRSr", 14470 },
    { "XLPORT_SOFT_RESETr", 14471 },
    { "XLPORT_SPARE0_REGr", 14472 },
    { "XLPORT_SW_FLOW_CONTROLr", 14473 },
    { "XLPORT_TSC_PLL_LOCK_STATUSr", 14474 },
    { "XLPORT_TS_TIMER_31_0_REGr", 14475 },
    { "XLPORT_TS_TIMER_47_32_REGr", 14476 },
    { "XLPORT_WC_UCMEM_CTRLr", 14477 },
    { "XLPORT_WC_UCMEM_DATAm", 14478 },
    { "XLPORT_XGXS0_CTRL_REGr", 14479 },
    { "XLPORT_XGXS0_LN0_STATUS0_REGr", 14480 },
    { "XLPORT_XGXS0_LN1_STATUS0_REGr", 14481 },
    { "XLPORT_XGXS0_LN2_STATUS0_REGr", 14482 },
    { "XLPORT_XGXS0_LN3_STATUS0_REGr", 14483 },
    { "XLPORT_XGXS0_STATUS0_REGr", 14484 },
    { "XLPORT_XGXS_COUNTER_MODEr", 14485 },
    { "XOFF_TIMER", 14486 },
    { "XOR16", 14487 },
    { "XOR_BANK", 14488 },
    { "XOR_SALT_BIN_A", 14489 },
    { "XOR_SALT_BIN_B", 14490 },
    { "XOR_SALT_BIN_C", 14491 },
    { "YELLOW_DROP", 14492 },
    { "YELLOW_LIMIT_CELLS_STATIC", 14493 },
    { "YELLOW_LIMIT_CELLS_STATIC_OPER", 14494 },
    { "YELLOW_LIMIT_DYNAMIC", 14495 },
    { "YELLOW_OFFSET_CELLS", 14496 },
    { "YELLOW_OFFSET_EGR", 14497 },
    { "YELLOW_OFFSET_ING", 14498 },
    { "YELLOW_PKT", 14499 },
    { "YELLOW_SHARED_LIMIT_CELLS", 14500 },
    { "YELLOW_SHARED_LIMIT_CELLS_OPER", 14501 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS", 14502 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER", 14503 },
    { "ZEROES", 14504 },
};

/* enum ETRAP_CRITICAL_T */
static const shr_enum_map_t bcm56880_a0_lrd_etrap_critical_t_enum[BCM56880_A0_LRD_ETRAP_CRITICAL_T_ENUM_COUNT] = {
    { "TIME_50US", 0 },
    { "TIME_100US", 1 },
    { "TIME_150US", 2 },
    { "TIME_200US", 3 },
    { "TIME_250US", 4 },
    { "TIME_500US", 5 },
};

/* enum ETRAP_HASH_SEL_T */
static const shr_enum_map_t bcm56880_a0_lrd_etrap_hash_sel_t_enum[BCM56880_A0_LRD_ETRAP_HASH_SEL_T_ENUM_COUNT] = {
    { "HASH0_INSTANCE0", 0 },
    { "HASH0_INSTANCE1", 1 },
    { "HASH1_INSTANCE0", 2 },
    { "HASH1_INSTANCE1", 3 },
};

/* enum ETRAP_INTERVAL_T */
static const shr_enum_map_t bcm56880_a0_lrd_etrap_interval_t_enum[BCM56880_A0_LRD_ETRAP_INTERVAL_T_ENUM_COUNT] = {
    { "TIME_1MS", 0 },
    { "TIME_2MS", 1 },
    { "TIME_5MS", 2 },
    { "TIME_10MS", 3 },
};

/* enum EVICTION_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_eviction_mode_t_enum[BCM56880_A0_LRD_EVICTION_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "RANDOM", 1 },
    { "THRESHOLD", 2 },
    { "CONDITIONAL", 3 },
};

/* enum FLEX_DIGEST_ALGORITHM_T */
static const shr_enum_map_t bcm56880_a0_lrd_flex_digest_algorithm_t_enum[BCM56880_A0_LRD_FLEX_DIGEST_ALGORITHM_T_ENUM_COUNT] = {
    { "RESERVED", 0 },
    { "CRC16_BISYNC", 3 },
    { "CRC16_BISYNC_AND_XOR1", 4 },
    { "CRC16_BISYNC_AND_XOR2", 5 },
    { "CRC16_BISYNC_AND_XOR4", 6 },
    { "CRC16_BISYNC_AND_XOR8", 7 },
    { "XOR16", 8 },
    { "CRC16_CCITT", 9 },
    { "CRC32_LO", 10 },
    { "CRC32_HI", 11 },
    { "CRC32_ETH_LO", 12 },
    { "CRC32_ETH_HI", 13 },
    { "CRC32_KOOPMAN_LO", 14 },
    { "CRC32_KOOPMAN_HI", 15 },
};

/* enum FLEX_QOS_EGR_BASE_INDEX_SOURCE_T */
static const shr_enum_map_t bcm56880_a0_lrd_flex_qos_egr_base_index_source_t_enum[BCM56880_A0_LRD_FLEX_QOS_EGR_BASE_INDEX_SOURCE_T_ENUM_COUNT] = {
    { "FLEX_QOS_EGR_BASE_INDEX_DEFAULT", 0 },
    { "FLEX_QOS_EGR_BASE_INDEX_0", 1 },
    { "FLEX_QOS_EGR_BASE_INDEX_1", 2 },
    { "FLEX_QOS_EGR_BASE_INDEX_2", 3 },
    { "FLEX_QOS_EGR_BASE_INDEX_3", 4 },
    { "FLEX_QOS_EGR_BASE_INDEX_4", 5 },
    { "FLEX_QOS_EGR_BASE_INDEX_5", 6 },
};

/* enum FLEX_STATE_EGR_INSTANCE_T */
static const shr_enum_map_t bcm56880_a0_lrd_flex_state_egr_instance_t_enum[BCM56880_A0_LRD_FLEX_STATE_EGR_INSTANCE_T_ENUM_COUNT] = {
    { "EGR_POST_LKUP_INST", 0 },
    { "EGR_POST_FWD_INST", 1 },
};

/* enum L3_MTU_ADJUST_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_l3_mtu_adjust_mode_t_enum[BCM56880_A0_LRD_L3_MTU_ADJUST_MODE_T_ENUM_COUNT] = {
    { "ADD", 0 },
    { "SUBSTRACT", 1 },
};

/* enum LB_HASH_ENTROPY_HASH_FLOW_ID_SRC_T */
static const shr_enum_map_t bcm56880_a0_lrd_lb_hash_entropy_hash_flow_id_src_t_enum[BCM56880_A0_LRD_LB_HASH_ENTROPY_HASH_FLOW_ID_SRC_T_ENUM_COUNT] = {
    { "HASH_A0_LO", 0 },
    { "HASH_A0_HI", 1 },
    { "HASH_A1_LO", 2 },
    { "HASH_A1_HI", 3 },
    { "HASH_B0_LO", 4 },
    { "HASH_B0_HI", 5 },
    { "HASH_B1_LO", 6 },
    { "HASH_B1_HI", 7 },
    { "HASH_C0_LO", 8 },
    { "HASH_C0_HI", 9 },
    { "HASH_C1_LO", 10 },
    { "HASH_C1_HI", 11 },
    { "BUS_HASH_INDEX", 12 },
};

/* enum LB_HASH_RESULT_SIZE_T */
static const shr_enum_map_t bcm56880_a0_lrd_lb_hash_result_size_t_enum[BCM56880_A0_LRD_LB_HASH_RESULT_SIZE_T_ENUM_COUNT] = {
    { "RESULT_SIZE_1BIT", 0 },
    { "RESULT_SIZE_2BITS", 1 },
    { "RESULT_SIZE_3BITS", 2 },
    { "RESULT_SIZE_4BITS", 3 },
    { "RESULT_SIZE_5BITS", 4 },
    { "RESULT_SIZE_6BITS", 5 },
    { "RESULT_SIZE_7BITS", 6 },
    { "RESULT_SIZE_8BITS", 7 },
    { "RESULT_SIZE_9BITS", 8 },
    { "RESULT_SIZE_10BITS", 9 },
    { "RESULT_SIZE_11BITS", 10 },
    { "RESULT_SIZE_12BITS", 11 },
    { "RESULT_SIZE_13BITS", 12 },
    { "RESULT_SIZE_14BITS", 13 },
    { "RESULT_SIZE_15BITS", 14 },
    { "RESULT_SIZE_16BITS", 15 },
};

/* enum LB_HASH_SUBSET_SELECT_T */
static const shr_enum_map_t bcm56880_a0_lrd_lb_hash_subset_select_t_enum[BCM56880_A0_LRD_LB_HASH_SUBSET_SELECT_T_ENUM_COUNT] = {
    { "USE_0_0", 0 },
    { "USE_1_0", 1 },
    { "USE_0_1", 2 },
    { "USE_1_1", 3 },
    { "USE_0_2", 4 },
    { "USE_1_2", 5 },
    { "USE_0_3", 6 },
    { "USE_1_3", 7 },
};

/* enum LFID_T */
static const shr_enum_map_t bcm56880_a0_lrd_lfid_t_enum[BCM56880_A0_LRD_LFID_T_ENUM_COUNT] = {
    { "INVALID_FIELD", -1 },
    { "ABILITY_TYPE", 0 },
    { "ACTION", 1 },
    { "ACTIONS_DESTINATION_TYPE_VAL", 2 },
    { "ACTIONS_DESTINATION_VAL", 3 },
    { "ACTIONS_EM_FT_COPY_TO_CPU_VAL", 4 },
    { "ACTIONS_EM_FT_DROP_ACTION_VAL", 5 },
    { "ACTIONS_EM_FT_FLEX_STATE_ACTION_VAL", 6 },
    { "ACTIONS_EM_FT_IOAM_GBP_ACTION_VAL", 7 },
    { "ACTIONS_EM_FT_OPAQUE_OBJ0_VAL", 8 },
    { "ACTIONS_FLEX_CTR_ACTION_VAL", 9 },
    { "ACTIONS_L2_IIF_SVP_MIRROR_INDEX_0_VAL", 10 },
    { "ACTIONS_PKT_FLOW_ELIGIBILITY_VAL", 11 },
    { "ACTIONS_TYPE", 12 },
    { "ACTION_MISCONFIG", 13 },
    { "ACTIVE", 14 },
    { "ACTIVE_LANE_MASK", 15 },
    { "ADDRESS_TYPE", 16 },
    { "ADJUST", 17 },
    { "ADJUST_METERS", 18 },
    { "ADJUST_OPER", 19 },
    { "ADVERT_SPEED", 20 },
    { "AGG_LIST_MEMBER", 21 },
    { "AGING_INTERVAL_MS", 22 },
    { "ALPM_MODE", 23 },
    { "ALTERNATE_CONTAINER_2_BYTE", 24 },
    { "ALTERNATE_NHOP_ID", 25 },
    { "ALTERNATE_NUM_PATHS", 26 },
    { "ALTERNATE_PATH_BIAS", 27 },
    { "ALTERNATE_PATH_COST", 28 },
    { "ALTERNATE_PORT_ID", 29 },
    { "AMT_CONTROL", 30 },
    { "AMT_CONTROL_MASK", 31 },
    { "AN_PARALLEL_DETECT", 32 },
    { "ARP_PROTOCOL", 33 },
    { "ARP_PROTOCOL_MASK", 34 },
    { "ARRAY_DEPTH", 35 },
    { "ASSIGNMENT_MODE", 36 },
    { "ATTRIBUTES", 37 },
    { "AUTH_TYPE", 38 },
    { "AUTONEG", 39 },
    { "AUTONEG_DONE", 40 },
    { "AUTONEG_FEC_OVERRIDE", 41 },
    { "AUTONEG_FEC_OVERRIDE_AUTO", 42 },
    { "AUTONEG_MODE", 43 },
    { "BANDWIDTH_KBPS", 44 },
    { "BANDWIDTH_KBPS_OPER", 45 },
    { "BASE_BUCKET_WIDTH", 46 },
    { "BASE_ECMP_ID", 47 },
    { "BASE_ENTRY_WIDTH", 48 },
    { "BASE_FP_DESTINATION_COS_Q_MAP_ID", 49 },
    { "BASE_FP_ING_COS_Q_MAP_ID", 50 },
    { "BASE_INDEX", 51 },
    { "BASE_MC_Q", 52 },
    { "BASE_PORT_COS_Q_MAP_ID", 53 },
    { "BASE_UC_Q", 54 },
    { "BFD", 55 },
    { "BFD_ERROR", 56 },
    { "BFD_ERROR_MASK", 57 },
    { "BFD_SLOWPATH", 58 },
    { "BFD_SLOWPATH_MASK", 59 },
    { "BIN_A", 60 },
    { "BIN_A_0_FUNCTION_SELECTION", 61 },
    { "BIN_A_1_FUNCTION_SELECTION", 62 },
    { "BIN_A_SEED", 63 },
    { "BIN_B", 64 },
    { "BIN_B_0_FUNCTION_SELECTION", 65 },
    { "BIN_B_1_FUNCTION_SELECTION", 66 },
    { "BIN_B_SEED", 67 },
    { "BIN_C", 68 },
    { "BIN_C_0_FUNCTION_SELECTION", 69 },
    { "BIN_C_1_FUNCTION_SELECTION", 70 },
    { "BIN_C_SEED", 71 },
    { "BITCLOCK_HZ", 72 },
    { "BLK_TYPE", 73 },
    { "BLOCK_PFC_QUEUE_UPDATES", 74 },
    { "BPDU_PROTOCOL", 75 },
    { "BPDU_PROTOCOL_MASK", 76 },
    { "BROADSYNC", 77 },
    { "BS_PLL_0_CLK_SEL", 78 },
    { "BS_PLL_1_CLK_SEL", 79 },
    { "BUFFER_POOL", 80 },
    { "BURST_SIZE_AUTO", 81 },
    { "BURST_SIZE_KBITS", 82 },
    { "BURST_SIZE_KBITS_OPER", 83 },
    { "BURST_SIZE_PKTS", 84 },
    { "BURST_SIZE_PKTS_OPER", 85 },
    { "BUS_VALUE_STRENGTH", 86 },
    { "BYPASS", 87 },
    { "BYTE", 88 },
    { "BYTES", 89 },
    { "BYTE_COUNT_EGR", 90 },
    { "BYTE_COUNT_ING", 91 },
    { "BYTE_MODE", 92 },
    { "CACHE_FIELD0", 93 },
    { "CACHE_FIELD1", 94 },
    { "CACHE_FIELD2", 95 },
    { "CACHE_FIELD3", 96 },
    { "CACHE_FIELD4", 97 },
    { "CACHE_FIELD5", 98 },
    { "CACHE_FIELD6", 99 },
    { "CACHE_FIELD7", 100 },
    { "CANDIDATE_BYTES", 101 },
    { "CANDIDATE_FILTER_EXCEEDED", 102 },
    { "CAP_PORT_LOAD", 103 },
    { "CAP_PORT_QUEUE_SIZE", 104 },
    { "CAP_TM_QUEUE_SIZE", 105 },
    { "CBSM_PREVENTED", 106 },
    { "CBSM_PREVENTED_MASK", 107 },
    { "CELLS", 108 },
    { "CELL_SIZE", 109 },
    { "CELL_TRUNCATE", 110 },
    { "CELL_TRUNCATE_LENGTH", 111 },
    { "CELL_TRUNCATE_LENGTH_SRC", 112 },
    { "CELL_USAGE", 113 },
    { "CFI", 114 },
    { "CF_UPDATE_MODE", 115 },
    { "CHANNEL_TYPE", 116 },
    { "CHIP_DEBUG", 117 },
    { "CL72_RESTART_TIMEOUT_EN", 118 },
    { "CL72_RESTART_TIMEOUT_EN_AUTO", 119 },
    { "CLASS", 120 },
    { "CLEAR_ON_READ", 121 },
    { "CLK_DIVISOR", 122 },
    { "CLK_DIVISOR_OPER", 123 },
    { "CLK_RECOVERY", 124 },
    { "CLOCK_CYCLE_DURATION", 125 },
    { "CMD", 126 },
    { "CNG_REPORT", 127 },
    { "CNTAG_DELETE_ON_PRI_MATCH", 128 },
    { "COLLECTION_ENABLE", 129 },
    { "COLLECTOR_TYPE", 130 },
    { "COLOR_MODE", 131 },
    { "COLOR_SPECIFIC_DYNAMIC_LIMITS", 132 },
    { "COLOR_SPECIFIC_LIMITS", 133 },
    { "COMPARED_STATE", 134 },
    { "COMPARE_START", 135 },
    { "COMPARE_STOP", 136 },
    { "COMPONENT_ID", 137 },
    { "COMP_KEY_TYPE", 138 },
    { "CONCAT", 139 },
    { "COND_MASK", 140 },
    { "CONGESTION_MARKED", 141 },
    { "CONGESTION_NOTIFY", 142 },
    { "CONTAINER_1_BYTE", 143 },
    { "CONTAINER_2_BYTE", 144 },
    { "CONTAINER_4_BYTE", 145 },
    { "CONTROL", 146 },
    { "CONTROL_PASS", 147 },
    { "CONTROL_PKT", 148 },
    { "CONTROL_PKT_TYPE", 149 },
    { "CONTROL_PLANE_INDEPENDENCE", 150 },
    { "COPY_TO_CPU", 151 },
    { "CORE_CLK_FREQ", 152 },
    { "CORE_INDEX", 153 },
    { "CORE_INSTANCE", 154 },
    { "CORRECTION_FIELD", 155 },
    { "COS", 156 },
    { "COS_BMAP_LOSSLESS0", 157 },
    { "COS_BMAP_LOSSLESS1", 158 },
    { "COS_LIST", 159 },
    { "CPU", 160 },
    { "CPU_COS", 161 },
    { "CPU_COS_STRENGTH", 162 },
    { "CPU_OVERRIDE", 163 },
    { "CPU_Q_CELLS", 164 },
    { "CPU_Q_HI_PRI", 165 },
    { "CPU_REASON", 166 },
    { "CPU_REASON_MASK", 167 },
    { "CPU_SERVICE_POOL", 168 },
    { "CTR_A_LOWER", 169 },
    { "CTR_A_UPPER", 170 },
    { "CTR_B", 171 },
    { "CTR_ECN", 172 },
    { "CTR_EFLEX_INDEX", 173 },
    { "CTR_EGR_DROP_EVENT_ID", 174 },
    { "CTR_EGR_EFLEX_ACTION", 175 },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_ID", 176 },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 177 },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_ID", 178 },
    { "CTR_EGR_EFLEX_OPERMODE_PIPEUNIQUE", 179 },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_ID", 180 },
    { "CTR_EGR_FLEX_BASE_INDEX", 181 },
    { "CTR_EGR_FLEX_OFFSET_MODE", 182 },
    { "CTR_EGR_FLEX_POOL_ID", 183 },
    { "CTR_EGR_FLEX_POOL_INFO_ID", 184 },
    { "CTR_EGR_FLEX_POOL_NUMBER", 185 },
    { "CTR_EGR_TRACE_EVENT_ID", 186 },
    { "CTR_EVENT_SYNC_STATE_CONTROL_ID", 187 },
    { "CTR_EVENT_SYNC_STATE_ID", 188 },
    { "CTR_ING_DROP_EVENT_ID", 189 },
    { "CTR_ING_EFLEX_ACTION", 190 },
    { "CTR_ING_EFLEX_ACTION_PROFILE_ID", 191 },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 192 },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_ID", 193 },
    { "CTR_ING_EFLEX_OPERMODE_PIPEUNIQUE", 194 },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_ID", 195 },
    { "CTR_ING_FLEX_BASE_INDEX", 196 },
    { "CTR_ING_FLEX_OFFSET_MODE", 197 },
    { "CTR_ING_FLEX_POOL_ID", 198 },
    { "CTR_ING_FLEX_POOL_INFO_ID", 199 },
    { "CTR_ING_FLEX_POOL_NUMBER", 200 },
    { "CTR_ING_TRACE_EVENT_ID", 201 },
    { "CURRENT_AVAILABLE_CELLS", 202 },
    { "CURRENT_Q_SIZE", 203 },
    { "CURRENT_USAGE_CELLS", 204 },
    { "CUT_THROUGH", 205 },
    { "CUT_THROUGH_CLASS", 206 },
    { "CW_LOWER_CLEAR", 207 },
    { "CW_PRESENT", 208 },
    { "CW_UPPER_CLEAR", 209 },
    { "DATA_BYTE_COUNT", 210 },
    { "DATA_FLOW_START_TIMESTAMP_MSECS", 211 },
    { "DATA_OBSERVATION_TIMESTAMP_MSECS", 212 },
    { "DATA_PKT_COUNT", 213 },
    { "DB", 214 },
    { "DB_LEVEL_1_BLOCK_0", 215 },
    { "DB_LEVEL_1_BLOCK_1", 216 },
    { "DB_LEVEL_1_BLOCK_2", 217 },
    { "DB_LEVEL_1_BLOCK_3", 218 },
    { "DB_LEVEL_1_BLOCK_4", 219 },
    { "DB_LEVEL_1_BLOCK_5", 220 },
    { "DB_LEVEL_1_BLOCK_6", 221 },
    { "DB_LEVEL_1_BLOCK_7", 222 },
    { "DB_LEVEL_1_BLOCK_8", 223 },
    { "DB_LEVEL_1_BLOCK_9", 224 },
    { "DEADLOCK_RECOVERY", 225 },
    { "DEBUG_MASK", 226 },
    { "DECAP_LOOKUP_LABEL", 227 },
    { "DEFAULT", 228 },
    { "DEFAULT_MTU", 229 },
    { "DEFAULT_PKT_PRI", 230 },
    { "DELETE_OPCODE", 231 },
    { "DEMOTION_FILTER_INCR_RATE", 232 },
    { "DEMOTION_FILTER_MONITOR_INTERVAL_USECS", 233 },
    { "DEMOTION_FILTER_RATE_HIGH_THRESHOLD_KBITS_SEC", 234 },
    { "DEMOTION_FILTER_RATE_LOW_THRESHOLD_KBITS_SEC", 235 },
    { "DEMOTION_FILTER_SIZE_THRESHOLD_BYTES", 236 },
    { "DESTINATION", 237 },
    { "DESTINATION_MASK", 238 },
    { "DESTINATION_TYPE_MATCH", 239 },
    { "DESTINATION_TYPE_NON_MATCH", 240 },
    { "DEST_ADDR", 241 },
    { "DEST_INDEX_SEL", 242 },
    { "DETECTION_TIMER", 243 },
    { "DETECTION_TIMER_GRANULARITY", 244 },
    { "DETECT_MULTIPLIER", 245 },
    { "DEVICE_EM_BANK_ID", 246 },
    { "DEVICE_EM_GROUP_ID", 247 },
    { "DEVICE_EM_TILE_ID", 248 },
    { "DEVICE_IDENTIFIER", 249 },
    { "DEVICE_TS_BROADSYNC_INTERFACE_ID", 250 },
    { "DEVICE_TS_BROADSYNC_LOG_ID", 251 },
    { "DEVICE_TS_BROADSYNC_SIGNAL_OUTPUT_ID", 252 },
    { "DEVICE_TS_PTP_MSG_CONTROL_PROFILE_ID", 253 },
    { "DEVICE_TS_PTP_PROFILE_ID", 254 },
    { "DEVICE_TS_TIMESTAMP_PROFILE_ID", 255 },
    { "DEV_ID", 256 },
    { "DFE", 257 },
    { "DFE_AUTO", 258 },
    { "DHCP_PROTOCOL", 259 },
    { "DHCP_PROTOCOL_MASK", 260 },
    { "DIAG_CODE", 261 },
    { "DLB_ID", 262 },
    { "DLB_ID_VALID", 263 },
    { "DLB_MONITOR", 264 },
    { "DLB_MONITOR_MASK", 265 },
    { "DLB_QUALITY_MAP_ID", 266 },
    { "DLB_QUANTIZATION_THRESHOLD_ID", 267 },
    { "DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID", 268 },
    { "DMA_READ_OP_THRESHOLD", 269 },
    { "DMA_WRITE_OP_THRESHOLD", 270 },
    { "DOS_ATTACK", 271 },
    { "DOS_ATTACK_MASK", 272 },
    { "DOS_ATTACK_TO_CPU", 273 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID", 274 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 275 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION", 276 },
    { "DOUBLE_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER", 277 },
    { "DO_NOT_COPY_FROM_CPU_TO_CPU", 278 },
    { "DO_NOT_DROP_SRC_IPV6_AND_DIP_LINK_LOCAL", 279 },
    { "DO_NOT_FRAGMENT", 280 },
    { "DO_NOT_MODIFY", 281 },
    { "DROP", 282 },
    { "DROP_BPDU", 283 },
    { "DROP_CNT", 284 },
    { "DROP_INVALID_IEEE1588_PKT", 285 },
    { "DROP_MIRROR_INSTANCE_ID", 286 },
    { "DROP_MIRROR_SESSION_ID", 287 },
    { "DROP_ON_PRI", 288 },
    { "DROP_PKT", 289 },
    { "DROP_SRC_IPV6_LINK_LOCAL", 290 },
    { "DROP_TAG", 291 },
    { "DROP_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 292 },
    { "DROP_UNTAG", 293 },
    { "DSCP_MAP", 294 },
    { "DSCP_VALID", 295 },
    { "DST_CTR_EGR_EFLEX_ACTION_PROFILE_ID", 296 },
    { "DST_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 297 },
    { "DST_CTR_ING_EFLEX_ACTION_PROFILE_ID", 298 },
    { "DST_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 299 },
    { "DST_IPV4", 300 },
    { "DST_IPV6_LOWER", 301 },
    { "DST_IPV6_UPPER", 302 },
    { "DST_IP_EQUAL_TO_SRC_IP", 303 },
    { "DST_L4_UDP_PORT", 304 },
    { "DST_MAC", 305 },
    { "DST_MAC_EQUAL_TO_SRC_MAC", 306 },
    { "DST_NIV_VIF", 307 },
    { "DT_EM_GRP_TEMPLATE_ID", 308 },
    { "DYNAMIC_GROUP", 309 },
    { "DYNAMIC_SHARED_LIMITS", 310 },
    { "EBST", 311 },
    { "ECC_DBE_CTR_CNT", 312 },
    { "ECC_DBE_MEM_CNT", 313 },
    { "ECC_DBE_REG_CNT", 314 },
    { "ECC_PARITY_CHECK", 315 },
    { "ECC_PARITY_ERR_INT_BUS_CNT", 316 },
    { "ECC_PARITY_ERR_INT_MEM_CNT", 317 },
    { "ECC_SBE_CTR_CNT", 318 },
    { "ECC_SBE_MEM_CNT", 319 },
    { "ECC_SBE_REG_CNT", 320 },
    { "ECHO", 321 },
    { "ECN", 322 },
    { "ECN_GREEN_DROP_MAX_THD_CELLS", 323 },
    { "ECN_GREEN_DROP_MIN_THD_CELLS", 324 },
    { "ECN_GREEN_DROP_PERCENTAGE", 325 },
    { "ECN_MODE", 326 },
    { "ECN_MPLS_EXP_TO_IP_ECN_ID", 327 },
    { "ECN_RED_DROP_MAX_THD_CELLS", 328 },
    { "ECN_RED_DROP_MIN_THD_CELLS", 329 },
    { "ECN_RED_DROP_PERCENTAGE", 330 },
    { "ECN_TNL_DECAP", 331 },
    { "ECN_TNL_DECAP_MASK", 332 },
    { "ECN_YELLOW_DROP_MAX_THD_CELLS", 333 },
    { "ECN_YELLOW_DROP_MIN_THD_CELLS", 334 },
    { "ECN_YELLOW_DROP_PERCENTAGE", 335 },
    { "EFFECTIVE_EXP_QOS", 336 },
    { "EFFECTIVE_EXP_REMARK", 337 },
    { "EGR", 338 },
    { "EGRESS", 339 },
    { "EGRESS_CHANNEL_BASE", 340 },
    { "EGRESS_REPORT", 341 },
    { "EGRESS_STATUS_SIZE", 342 },
    { "EGR_ASSIGN_IPRI", 343 },
    { "EGR_ASSIGN_OPRI", 344 },
    { "EGR_BLOCK_L2", 345 },
    { "EGR_BLOCK_L3", 346 },
    { "EGR_BLOCK_UCAST", 347 },
    { "EGR_CFI_AS_CNG", 348 },
    { "EGR_ENCAP", 349 },
    { "EGR_ICFI", 350 },
    { "EGR_IPRI", 351 },
    { "EGR_IVID", 352 },
    { "EGR_MEMBER_PORTS", 353 },
    { "EGR_OBJ_INDEX_SEL_0", 354 },
    { "EGR_OBJ_INDEX_SEL_1", 355 },
    { "EGR_OBJ_INDEX_SEL_2", 356 },
    { "EGR_OBJ_INDEX_SEL_3", 357 },
    { "EGR_OBJ_INDEX_SEL_4", 358 },
    { "EGR_OBJ_LATENCY_ADJUST", 359 },
    { "EGR_OBJ_LATENCY_SHIFT", 360 },
    { "EGR_OBJ_TABLE_SEL_0", 361 },
    { "EGR_OBJ_TABLE_SEL_1", 362 },
    { "EGR_OCFI", 363 },
    { "EGR_OPAQUE_TAG", 364 },
    { "EGR_OPRI", 365 },
    { "EGR_OVID", 366 },
    { "EGR_PORT_ID", 367 },
    { "EGR_PORT_PROPERTY", 368 },
    { "EGR_PURGE_CELL_ERR_DROP", 369 },
    { "EGR_QOS_TABLE_0_BASE_INDEX", 370 },
    { "EGR_QOS_TABLE_0_BASE_INDEX_SRC", 371 },
    { "EGR_QOS_TABLE_10_BASE_INDEX", 372 },
    { "EGR_QOS_TABLE_10_BASE_INDEX_SRC", 373 },
    { "EGR_QOS_TABLE_11_BASE_INDEX", 374 },
    { "EGR_QOS_TABLE_11_BASE_INDEX_SRC", 375 },
    { "EGR_QOS_TABLE_1_BASE_INDEX", 376 },
    { "EGR_QOS_TABLE_1_BASE_INDEX_SRC", 377 },
    { "EGR_QOS_TABLE_2_BASE_INDEX", 378 },
    { "EGR_QOS_TABLE_2_BASE_INDEX_SRC", 379 },
    { "EGR_QOS_TABLE_3_BASE_INDEX", 380 },
    { "EGR_QOS_TABLE_3_BASE_INDEX_SRC", 381 },
    { "EGR_QOS_TABLE_4_BASE_INDEX", 382 },
    { "EGR_QOS_TABLE_4_BASE_INDEX_SRC", 383 },
    { "EGR_QOS_TABLE_5_BASE_INDEX", 384 },
    { "EGR_QOS_TABLE_5_BASE_INDEX_SRC", 385 },
    { "EGR_QOS_TABLE_6_BASE_INDEX", 386 },
    { "EGR_QOS_TABLE_6_BASE_INDEX_SRC", 387 },
    { "EGR_QOS_TABLE_7_BASE_INDEX", 388 },
    { "EGR_QOS_TABLE_7_BASE_INDEX_SRC", 389 },
    { "EGR_QOS_TABLE_8_BASE_INDEX", 390 },
    { "EGR_QOS_TABLE_8_BASE_INDEX_SRC", 391 },
    { "EGR_QOS_TABLE_9_BASE_INDEX", 392 },
    { "EGR_QOS_TABLE_9_BASE_INDEX_SRC", 393 },
    { "EGR_SERVICE_POOL_MC_CELLS", 394 },
    { "EGR_SERVICE_POOL_UC_CELLS", 395 },
    { "EGR_XMIT_START_COUNT_BYTES", 396 },
    { "ELEMENTS", 397 },
    { "ELEPHANT_GREEN_BYTES", 398 },
    { "ELEPHANT_RED_BYTES", 399 },
    { "ELEPHANT_YELLOW_BYTES", 400 },
    { "ELI_LABEL", 401 },
    { "ENABLE", 402 },
    { "ENABLE_RX", 403 },
    { "ENABLE_STATS", 404 },
    { "ENABLE_TX", 405 },
    { "ENCAP", 406 },
    { "ENCAP_MODE", 407 },
    { "ENCAP_TYPE", 408 },
    { "ENDPOINT_STATE", 409 },
    { "ENDPOINT_TYPE", 410 },
    { "ENQUEUE_TIME_OUT", 411 },
    { "ENTERPRISE", 412 },
    { "ENTRY_DATA", 413 },
    { "ENTRY_INUSE_CNT", 414 },
    { "ENTRY_LIMIT", 415 },
    { "ENTRY_MAXIMUM", 416 },
    { "ENTRY_PRIORITY", 417 },
    { "ENTRY_UTILIZATION", 418 },
    { "ENUM_VALUE", 419 },
    { "ERRONEOUS_ENTRIES_LOGGING", 420 },
    { "ERROR_CONTROL_MAP", 421 },
    { "ERROR_MASK_127_64", 422 },
    { "ERROR_MASK_63_0", 423 },
    { "ERR_ENTRY_CONTENT", 424 },
    { "ERR_PKT", 425 },
    { "ERSPAN3_SUB_HDR_DIRECTION", 426 },
    { "ERSPAN3_SUB_HDR_FRAME_TYPE", 427 },
    { "ERSPAN3_SUB_HDR_HW_ID", 428 },
    { "ERSPAN3_SUB_HDR_OPT_SUB_HDR", 429 },
    { "ERSPAN3_SUB_HDR_PDU_FRAME", 430 },
    { "ERSPAN3_SUB_HDR_TS_GRA", 431 },
    { "ETAG_ETHERTYPE", 432 },
    { "ETAG_MAP", 433 },
    { "ETAG_PARSE", 434 },
    { "ETHERNET_AV", 435 },
    { "ETHERTYPE", 436 },
    { "ETHERTYPE_ELIGIBILITY", 437 },
    { "ETH_TYPE", 438 },
    { "ETRAP", 439 },
    { "ETRAP_CRITICAL_TIME", 440 },
    { "ETRAP_INTERVAL", 441 },
    { "ETRAP_MONITOR", 442 },
    { "ETRAP_MONITOR_MASK", 443 },
    { "ETRAP_OPER", 444 },
    { "EVENT", 445 },
    { "EVICTION_MODE", 446 },
    { "EVICTION_SEED", 447 },
    { "EVICTION_THD_BYTES", 448 },
    { "EVICTION_THD_CTR_A", 449 },
    { "EVICTION_THD_CTR_B", 450 },
    { "EVICTION_THD_PKTS", 451 },
    { "EVICTION_THRESHOLD", 452 },
    { "EXACT_MATCH_INDEX", 453 },
    { "EXP", 454 },
    { "EXPORT", 455 },
    { "EXPORT_ELEMENT", 456 },
    { "EXPORT_ELEMENTS_DATA_SIZE", 457 },
    { "EXPORT_ELEMENTS_ENTERPRISE", 458 },
    { "EXPORT_ELEMENTS_ENTERPRISE_ID", 459 },
    { "EXPORT_ELEMENTS_TYPE", 460 },
    { "EXPORT_TRIGGERS", 461 },
    { "EXP_QOS_SELECT", 462 },
    { "EXP_REMARK_SELECT", 463 },
    { "EXTENDED_REACH_PAM4", 464 },
    { "EXTENDED_REACH_PAM4_AUTO", 465 },
    { "FAILOVER_CNT", 466 },
    { "FAILOVER_LOOPBACK", 467 },
    { "FAILOVER_MODID", 468 },
    { "FAILOVER_MODPORT", 469 },
    { "FAILOVER_PORT_ID", 470 },
    { "FAILOVER_PORT_SYSTEM", 471 },
    { "FAIL_CNT", 472 },
    { "FAST_BER", 473 },
    { "FEC_BYPASS_INDICATION", 474 },
    { "FEC_BYPASS_INDICATION_AUTO", 475 },
    { "FEC_CORRECTED_BLOCKS", 476 },
    { "FEC_CORRECTED_CODEWORDS", 477 },
    { "FEC_MODE", 478 },
    { "FEC_SYMBOL_ERRORS", 479 },
    { "FEC_UNCORRECTED_BLOCKS", 480 },
    { "FEC_UNCORRECTED_CODEWORDS", 481 },
    { "FIELD_ID", 482 },
    { "FIELD_LIST_ERROR_CNT", 483 },
    { "FIELD_SIZE_ERROR_CNT", 484 },
    { "FIELD_TYPE", 485 },
    { "FIELD_WIDTH", 486 },
    { "FIFO_CHANNELS_DMA", 487 },
    { "FIFO_CHANNELS_MAX_POLLS", 488 },
    { "FIFO_CHANNELS_MAX_POLLS_OVERRIDE", 489 },
    { "FIFO_CHANNELS_MODE", 490 },
    { "FIFO_CHANNELS_POLL", 491 },
    { "FIFO_FULL", 492 },
    { "FIFO_THD_CELLS", 493 },
    { "FILTER_HASH_ROTATE_BITS", 494 },
    { "FILTER_HASH_SELECT", 495 },
    { "FIXED_DEVICE_EM_BANK_ID", 496 },
    { "FLEX_CTR_ACTION_ID", 497 },
    { "FLEX_DIGEST_HASH_PROFILE_ID", 498 },
    { "FLEX_DIGEST_LKUP_MASK_PROFILE_ID", 499 },
    { "FLEX_DIGEST_NORM_PROFILE_ID", 500 },
    { "FLEX_DIGEST_NORM_PROFILE_SEED_ID", 501 },
    { "FLEX_QOS_EGR_POLICY_ID", 502 },
    { "FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE_ID", 503 },
    { "FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE_ID", 504 },
    { "FLEX_QOS_ING_POLICY_ID", 505 },
    { "FLEX_STATE_EGR_ACTION_PROFILE_ID", 506 },
    { "FLEX_STATE_EGR_GROUP_ACTION_PROFILE_ID", 507 },
    { "FLEX_STATE_EGR_OPERAND_PROFILE_ID", 508 },
    { "FLEX_STATE_EGR_POOL_INFO_ID", 509 },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE_ID", 510 },
    { "FLEX_STATE_ING_ACTION_PROFILE_ID", 511 },
    { "FLEX_STATE_ING_GROUP_ACTION_PROFILE_ID", 512 },
    { "FLEX_STATE_ING_OPERAND_PROFILE_ID", 513 },
    { "FLEX_STATE_ING_POOL_INFO_ID", 514 },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE_ID", 515 },
    { "FLOWTRACKER", 516 },
    { "FLOW_COUNT", 517 },
    { "FLOW_CTRL", 518 },
    { "FLOW_CTRL_EVENTS", 519 },
    { "FLOW_CTRL_TYPE", 520 },
    { "FLOW_CTRL_UC", 521 },
    { "FLOW_ELEPHANT", 522 },
    { "FLOW_HASH_ROTATE_BITS", 523 },
    { "FLOW_HASH_SELECT", 524 },
    { "FLOW_INSERT_FAILURE", 525 },
    { "FLOW_INSERT_SUCCESS", 526 },
    { "FLOW_KEY_CUSTOM_KEY_LOWER", 527 },
    { "FLOW_KEY_CUSTOM_KEY_UPPER", 528 },
    { "FLOW_KEY_DST_IPV4", 529 },
    { "FLOW_KEY_DST_L4_PORT", 530 },
    { "FLOW_KEY_ING_PORT_ID", 531 },
    { "FLOW_KEY_INNER_DST_IPV4", 532 },
    { "FLOW_KEY_INNER_DST_IPV6_LOWER", 533 },
    { "FLOW_KEY_INNER_DST_IPV6_UPPER", 534 },
    { "FLOW_KEY_INNER_DST_L4_PORT", 535 },
    { "FLOW_KEY_INNER_IP_PROTO", 536 },
    { "FLOW_KEY_INNER_SRC_IPV4", 537 },
    { "FLOW_KEY_INNER_SRC_IPV6_LOWER", 538 },
    { "FLOW_KEY_INNER_SRC_IPV6_UPPER", 539 },
    { "FLOW_KEY_INNER_SRC_L4_PORT", 540 },
    { "FLOW_KEY_IP_PROTO", 541 },
    { "FLOW_KEY_SRC_IPV4", 542 },
    { "FLOW_KEY_SRC_L4_PORT", 543 },
    { "FLOW_KEY_VNID", 544 },
    { "FLOW_LABEL", 545 },
    { "FLOW_LIMIT", 546 },
    { "FLOW_SET_SIZE", 547 },
    { "FLOW_START_TIMESTAMP_ENABLE", 548 },
    { "FLOW_START_TIMESTAMP_ENABLE_OPER", 549 },
    { "FORWARDING_CONTAINER_1_BYTE", 550 },
    { "FORWARDING_CONTAINER_2_BYTE", 551 },
    { "FORWARDING_CONTAINER_4_BYTE", 552 },
    { "FP_COMPRESSION_INDEX_REMAP_0_ID", 553 },
    { "FP_COMPRESSION_INDEX_REMAP_1_ID", 554 },
    { "FP_COMPRESSION_INDEX_REMAP_2_ID", 555 },
    { "FP_COMPRESSION_INDEX_REMAP_3_ID", 556 },
    { "FP_COMPRESSION_MATCH_REMAP_0_ID", 557 },
    { "FP_COMPRESSION_MATCH_REMAP_1_ID", 558 },
    { "FP_COMPRESSION_OPERMODE_PIPEUNIQUE", 559 },
    { "FP_COMPRESSION_RANGE_CHECK_GROUP", 560 },
    { "FP_COMPRESSION_RANGE_CHECK_GROUP_ID", 561 },
    { "FP_COMPRESSION_RANGE_CHECK_ID", 562 },
    { "FP_DESTINATION_COS_Q_MAP_ID", 563 },
    { "FP_DESTINATION_COS_Q_STRENGTH_PROFILE_ID", 564 },
    { "FP_EGR_OPERMODE_PIPEUNIQUE", 565 },
    { "FP_EM_OPERMODE_PIPEUNIQUE", 566 },
    { "FP_ING", 567 },
    { "FP_ING_COMP_DST_IP4_ONLY", 568 },
    { "FP_ING_COMP_DST_IP6_ONLY", 569 },
    { "FP_ING_COMP_SRC_IP4_ONLY", 570 },
    { "FP_ING_COMP_SRC_IP6_ONLY", 571 },
    { "FP_ING_COS_Q_INT_PRI_MAP_ID", 572 },
    { "FP_ING_COS_Q_MAP_ID", 573 },
    { "FP_ING_COS_Q_STRENGTH_PROFILE_ID", 574 },
    { "FP_ING_MANUAL_COMP", 575 },
    { "FP_ING_MASK", 576 },
    { "FP_ING_OPERMODE", 577 },
    { "FP_ING_RANGE_CHECK_OPERMODE_PIPEUNIQUE", 578 },
    { "FP_ING_SEED", 579 },
    { "FP_METER_ACTION_SET", 580 },
    { "FP_VLAN_OPERMODE_PIPEUNIQUE", 581 },
    { "FRACTIONAL_DIVISOR", 582 },
    { "FRAGMENT_ID_MASK", 583 },
    { "FREQUENCY", 584 },
    { "FREQ_ADJUST_NSEC", 585 },
    { "FREQ_ADJUST_SEC", 586 },
    { "FREQ_ADJUST_SIGN", 587 },
    { "FWD_TYPE", 588 },
    { "FW_CRC_VERIFY", 589 },
    { "FW_LOAD_METHOD", 590 },
    { "FW_LOAD_VERIFY", 591 },
    { "GAL_LABEL", 592 },
    { "GCS_REPORT", 593 },
    { "GLOBAL_HEADROOM", 594 },
    { "GRE", 595 },
    { "GREEN_DROP", 596 },
    { "GREEN_OFFSET_EGR", 597 },
    { "GREEN_OFFSET_ING", 598 },
    { "GRE_HEADER", 599 },
    { "GROUP", 600 },
    { "GROUP_CNT", 601 },
    { "GROUP_MAP", 602 },
    { "HARDWARE_LEARN", 603 },
    { "HARDWARE_LEARN_OPER", 604 },
    { "HASH_ALG", 605 },
    { "HASH_FLOW_ID_SRC", 606 },
    { "HASH_FLOW_ID_SRC_FAILOVER", 607 },
    { "HASH_FLOW_ID_SRC_NONUC", 608 },
    { "HASH_FLOW_ID_SRC_SYSTEM", 609 },
    { "HASH_FLOW_ID_SRC_SYSTEM_FAILOVER", 610 },
    { "HASH_FLOW_ID_SRC_UC", 611 },
    { "HASH_INSTANCE", 612 },
    { "HASH_INSTANCE_FAILOVER", 613 },
    { "HASH_INSTANCE_NONUC", 614 },
    { "HASH_INSTANCE_SYSTEM", 615 },
    { "HASH_INSTANCE_SYSTEM_FAILOVER", 616 },
    { "HASH_INSTANCE_UC", 617 },
    { "HASH_MASK", 618 },
    { "HASH_TABLE_INSTANCE", 619 },
    { "HASH_USE_HIGIG3_ENTROPY_NONUC", 620 },
    { "HEADER_TYPE", 621 },
    { "HEADROOM_CELLS", 622 },
    { "HEADROOM_LIMIT_AUTO", 623 },
    { "HEADROOM_LIMIT_CELLS", 624 },
    { "HEADROOM_LIMIT_CELLS_OPER", 625 },
    { "HEADROOM_POOL", 626 },
    { "HEADROOM_POOL_INDEX", 627 },
    { "HEADROOM_USAGE_CELLS", 628 },
    { "HEARTBEAT_HZ", 629 },
    { "HIGHEST_DROP_CODE", 630 },
    { "HIGHEST_DROP_CODE_MASK", 631 },
    { "HIGH_CNG_LIMIT_CELLS", 632 },
    { "HIGH_SEVERITY_ERR", 633 },
    { "HIGH_SEVERITY_ERR_CNT", 634 },
    { "HIGH_SEVERITY_ERR_INTERVAL", 635 },
    { "HIGH_SEVERITY_ERR_SUPPRESSION", 636 },
    { "HIGH_SEVERITY_ERR_THRESHOLD", 637 },
    { "HIGH_WATERMARK_CELL_USAGE", 638 },
    { "HIGH_WATERMARK_CLEAR_ON_READ", 639 },
    { "HIGIG3", 640 },
    { "HIGIG3_BASE_HDR", 641 },
    { "HIGIG3_ETHERTYPE", 642 },
    { "HIGIG3_ETHERTYPE_MASK", 643 },
    { "HIT_MODE", 644 },
    { "HOP_LIMIT", 645 },
    { "HOST_MEM", 646 },
    { "HOST_MEM_OPER", 647 },
    { "HULL_MODE", 648 },
    { "HW_FAULT", 649 },
    { "HW_FAULT_CNT", 650 },
    { "HW_UPDATE", 651 },
    { "ICMPV4_PKT_MAX_SIZE", 652 },
    { "ICMPV4_PKT_MAX_SIZE_EXCEEDED", 653 },
    { "ICMPV6_PKT_MAX_SIZE", 654 },
    { "ICMPV6_PKT_MAX_SIZE_EXCEEDED", 655 },
    { "ICMP_FRAGMENT", 656 },
    { "ICMP_REDIRECT", 657 },
    { "ICMP_REDIRECT_MASK", 658 },
    { "IEEE1588_UNKNOWN_VERSION", 659 },
    { "IEEE1588_UNKNOWN_VERSION_MASK", 660 },
    { "IEEE1588_VERSION", 661 },
    { "IEEE1588_VERSION_UNKNOWN_TO_CPU", 662 },
    { "IEEE_1588", 663 },
    { "IEEE_802_1AS", 664 },
    { "IGMP_PROTOCOL", 665 },
    { "IGMP_PROTOCOL_MASK", 666 },
    { "IGMP_RESERVED_MC", 667 },
    { "IGNORE_NEXT_LABEL_ACTION", 668 },
    { "IGNORE_UC_IGMP_PAYLOAD", 669 },
    { "IGNORE_UC_MLD_PAYLOAD", 670 },
    { "INACTIVITY_TIME", 671 },
    { "INBAND_TELEMETRY", 672 },
    { "INBAND_TELEMETRY_DATAPLANE", 673 },
    { "INBAND_TELEMETRY_HOP_LIMIT", 674 },
    { "INBAND_TELEMETRY_HOP_LIMIT_MASK", 675 },
    { "INBAND_TELEMETRY_IFA", 676 },
    { "INBAND_TELEMETRY_IOAM", 677 },
    { "INBAND_TELEMETRY_TURN_AROUND", 678 },
    { "INBAND_TELEMETRY_TURN_AROUND_MASK", 679 },
    { "INCREMENT", 680 },
    { "INDEX_ALLOC_KEY_FIELD", 681 },
    { "INFORMATION_ELEMENT_IDENTIFIER", 682 },
    { "INGRESS", 683 },
    { "INGRESS_CHANNEL_BASE", 684 },
    { "INGRESS_MIRROR", 685 },
    { "INGRESS_REPORT", 686 },
    { "ING_BLOCK_LINK", 687 },
    { "ING_CFI_AS_CNG", 688 },
    { "ING_HEADROOM_POOL_CELLS", 689 },
    { "ING_ICFI", 690 },
    { "ING_IPRI", 691 },
    { "ING_IVID", 692 },
    { "ING_MIN_MODE", 693 },
    { "ING_OCFI", 694 },
    { "ING_OPRI", 695 },
    { "ING_OVID", 696 },
    { "ING_PORT_PROPERTY", 697 },
    { "ING_PRI", 698 },
    { "ING_PRI_MAP_ID", 699 },
    { "ING_SERVICE_POOL_CELLS", 700 },
    { "ING_SYSTEM_PORT_TABLE_ID", 701 },
    { "ING_UPDATE_DONE", 702 },
    { "ING_VLAN_OUTER_TPID_ID", 703 },
    { "INITIAL_BURST", 704 },
    { "INITIAL_SEQUENCE_NUMBER", 705 },
    { "INITIAL_SEQ_NUM", 706 },
    { "INITIAL_SHA1_SEQ_NUM", 707 },
    { "INITIATOR", 708 },
    { "INJECT_ERR_BIT_NUM", 709 },
    { "INJECT_VALIDATE", 710 },
    { "INNER_CFI", 711 },
    { "INNER_DST_IPV4", 712 },
    { "INNER_DST_IPV6_LOWER", 713 },
    { "INNER_DST_IPV6_UPPER", 714 },
    { "INNER_IP_PAYLOAD_MAX_CHECK", 715 },
    { "INNER_IP_PAYLOAD_MAX_SIZE", 716 },
    { "INNER_IP_PAYLOAD_MIN_CHECK", 717 },
    { "INNER_IP_PAYLOAD_MIN_SIZE", 718 },
    { "INNER_IP_TYPE", 719 },
    { "INNER_PRI", 720 },
    { "INNER_SRC_IPV4", 721 },
    { "INNER_SRC_IPV6_LOWER", 722 },
    { "INNER_SRC_IPV6_UPPER", 723 },
    { "INNER_TOS", 724 },
    { "INNER_TPID", 725 },
    { "INNER_TRAFFIC_CLASS", 726 },
    { "INNER_VLAN_ID", 727 },
    { "INNER_VLAN_PRI", 728 },
    { "INPORT_BITMAP_INDEX", 729 },
    { "INSERT_OPCODE", 730 },
    { "INSTANCE", 731 },
    { "INSTANCE_OPERATIONAL_STATE", 732 },
    { "INSTANT_ECN_GREEN_DROP_MAX_THD_CELLS", 733 },
    { "INSTANT_ECN_GREEN_DROP_MIN_THD_CELLS", 734 },
    { "INSTANT_ECN_GREEN_DROP_PERCENTAGE", 735 },
    { "INSTANT_ECN_RED_DROP_MAX_THD_CELLS", 736 },
    { "INSTANT_ECN_RED_DROP_MIN_THD_CELLS", 737 },
    { "INSTANT_ECN_RED_DROP_PERCENTAGE", 738 },
    { "INSTANT_ECN_YELLOW_DROP_MAX_THD_CELLS", 739 },
    { "INSTANT_ECN_YELLOW_DROP_MIN_THD_CELLS", 740 },
    { "INSTANT_ECN_YELLOW_DROP_PERCENTAGE", 741 },
    { "INTERNAL_LOCAL_DISCRIMINATOR", 742 },
    { "INTERNAL_LOCAL_DISCRIMINATOR_OPER", 743 },
    { "INTERVAL", 744 },
    { "INTERVAL_SHIFT", 745 },
    { "INTERVAL_SIZE", 746 },
    { "INTER_FRAME_GAP", 747 },
    { "INTER_FRAME_GAP_AUTO", 748 },
    { "INTER_FRAME_GAP_BYTE", 749 },
    { "INTER_FRAME_GAP_ENCAP", 750 },
    { "INTER_FRAME_GAP_HIGIG2_BYTE", 751 },
    { "INTER_FRAME_GAP_OPER", 752 },
    { "INTER_PACKET_GAP", 753 },
    { "INT_CNG", 754 },
    { "INT_CN_MAPPING_PTR", 755 },
    { "INT_ECN_CNG", 756 },
    { "INT_PRI", 757 },
    { "INT_PRI_MASK", 758 },
    { "INUSE_ENTRIES", 759 },
    { "INUSE_RAW_BUCKETS", 760 },
    { "INVALID_DEST_PORT_PKT", 761 },
    { "INVALID_VLAN_DROP", 762 },
    { "INVERT_DATA_RX", 763 },
    { "INVERT_DATA_TX", 764 },
    { "IPFIX_ENTERPRISE_NUMBER", 765 },
    { "IPFIX_VERSION", 766 },
    { "IPMC_ROUTE_SAME_VLAN", 767 },
    { "IPMC_RSVD_PROTOCOL", 768 },
    { "IPMC_RSVD_PROTOCOL_MASK", 769 },
    { "IPMC_USE_L3_IIF", 770 },
    { "IPV4_COMPRESSION_STRENGTH_PROFILE_INDEX", 771 },
    { "IPV4_ERROR_TO_CPU", 772 },
    { "IPV4_MC_DST_MAC_CHECK", 773 },
    { "IPV4_OTHER", 774 },
    { "IPV4_TCP", 775 },
    { "IPV4_UC_DST_MISS_TO_CPU", 776 },
    { "IPV4_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 777 },
    { "IPV4_UC_STRENGTH_PROFILE_INDEX", 778 },
    { "IPV4_UC_VRF_STRENGTH_PROFILE_INDEX", 779 },
    { "IPV4_UDP", 780 },
    { "IPV6_COMPRESSION_STRENGTH_PROFILE_INDEX", 781 },
    { "IPV6_ERROR_TO_CPU", 782 },
    { "IPV6_MC_DST_MAC_CHECK", 783 },
    { "IPV6_MIN_FRAGMENT_SIZE", 784 },
    { "IPV6_MIN_FRAGMENT_SIZE_CHECK", 785 },
    { "IPV6_OTHER", 786 },
    { "IPV6_TCP", 787 },
    { "IPV6_UC_MISS_TO_CPU", 788 },
    { "IPV6_UC_OVERRIDE_STRENGTH_PROFILE_INDEX", 789 },
    { "IPV6_UC_STRENGTH_PROFILE_INDEX", 790 },
    { "IPV6_UC_VRF_STRENGTH_PROFILE_INDEX", 791 },
    { "IPV6_UDP", 792 },
    { "IP_ENCAP_TYPE", 793 },
    { "IP_FIRST_FRAGMENT", 794 },
    { "IP_MC_L3_IIF_MISMATCH", 795 },
    { "IP_MC_L3_IIF_MISMATCH_MASK", 796 },
    { "IP_MC_MISS", 797 },
    { "IP_MC_MISS_MASK", 798 },
    { "IP_OPTIONS_PKT", 799 },
    { "IP_OPTIONS_PKT_MASK", 800 },
    { "IS_SOP", 801 },
    { "IS_TRUNK", 802 },
    { "IS_TRUNK_SYSTEM", 803 },
    { "ITU_MODE", 804 },
    { "JITTER", 805 },
    { "JUMBO_PKT_SIZE", 806 },
    { "KEY", 807 },
    { "KEY0", 808 },
    { "KEY0_MASK", 809 },
    { "KEY1", 810 },
    { "KEY1_MASK", 811 },
    { "KEY2", 812 },
    { "KEY2_MASK", 813 },
    { "KEY_INPUT_LEVEL_1_BLOCK_0", 814 },
    { "KEY_INPUT_LEVEL_1_BLOCK_1", 815 },
    { "KEY_INPUT_LEVEL_1_BLOCK_2", 816 },
    { "KEY_INPUT_LEVEL_1_BLOCK_3", 817 },
    { "KEY_INPUT_LEVEL_1_BLOCK_4", 818 },
    { "KEY_INPUT_LEVEL_1_BLOCK_5", 819 },
    { "KEY_INPUT_LEVEL_1_BLOCK_6", 820 },
    { "KEY_INPUT_LEVEL_1_BLOCK_7", 821 },
    { "KEY_INPUT_LEVEL_1_BLOCK_8", 822 },
    { "KEY_INPUT_LEVEL_1_BLOCK_9", 823 },
    { "KEY_TYPE", 824 },
    { "L2", 825 },
    { "L2_DST_LOOKUP_FAILURE", 826 },
    { "L2_DST_LOOKUP_FAILURE_MASK", 827 },
    { "L2_EIF_ID", 828 },
    { "L2_HEADER_VALIDATION_1_DST_MAC_ID", 829 },
    { "L2_HEADER_VALIDATION_1_SRC_MAC_ID", 830 },
    { "L2_HEADER_VALIDATION_2_DST_MAC_ID", 831 },
    { "L2_HEADER_VALIDATION_2_SRC_MAC_ID", 832 },
    { "L2_L3_MC_COMBINED_MODE", 833 },
    { "L2_MASK", 834 },
    { "L2_MC", 835 },
    { "L2_MC_GROUP_ID", 836 },
    { "L2_MC_MISS", 837 },
    { "L2_MC_MISS_MASK", 838 },
    { "L2_MOVE", 839 },
    { "L2_MOVE_MASK", 840 },
    { "L2_MY_STATION_HIT", 841 },
    { "L2_MY_STATION_HIT_MASK", 842 },
    { "L2_PORT", 843 },
    { "L2_PROTO", 844 },
    { "L2_PROTO_MASK", 845 },
    { "L2_SRC_LOOKUP_FAILURE", 846 },
    { "L2_SRC_LOOKUP_FAILURE_MASK", 847 },
    { "L3UC_ROUTED", 848 },
    { "L3_DST_MISS", 849 },
    { "L3_DST_MISS_MASK", 850 },
    { "L3_HDR_ERR", 851 },
    { "L3_HDR_ERR_MASK", 852 },
    { "L3_HEADER_VALIDATION_1_DST_IPV4_ID", 853 },
    { "L3_HEADER_VALIDATION_1_DST_IPV6_ID", 854 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV4_ID", 855 },
    { "L3_HEADER_VALIDATION_1_SRC_IPV6_ID", 856 },
    { "L3_HEADER_VALIDATION_2_DST_IPV4_ID", 857 },
    { "L3_HEADER_VALIDATION_2_DST_IPV6_ID", 858 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV4_ID", 859 },
    { "L3_HEADER_VALIDATION_2_SRC_IPV6_ID", 860 },
    { "L3_MC", 861 },
    { "L3_MC_ERROR_TO_CPU", 862 },
    { "L3_MC_INDEX_ERROR_TO_CPU", 863 },
    { "L3_MC_L3ONLY", 864 },
    { "L3_MC_MISS_TO_L2", 865 },
    { "L3_MC_PORT_MISS_TO_CPU", 866 },
    { "L3_MC_TNL_DROP", 867 },
    { "L3_MTU", 868 },
    { "L3_MTU_ADJUST_PROFILE_ID", 869 },
    { "L3_MTU_CHECK_FAIL", 870 },
    { "L3_MTU_CHECK_FAIL_MASK", 871 },
    { "L3_MTU_CHECK_FAIL_TO_CPU", 872 },
    { "L3_MTU_PROFILE_ID", 873 },
    { "L3_PAYLOAD", 874 },
    { "L3_PORT", 875 },
    { "L3_SLOW_PATH_TO_CPU", 876 },
    { "L3_SRC_HIT", 877 },
    { "L3_SRC_MISS", 878 },
    { "L3_SRC_MISS_MASK", 879 },
    { "L3_SRC_MOVE", 880 },
    { "L3_SRC_MOVE_MASK", 881 },
    { "L4_DST_PORT", 882 },
    { "L4_SRC_PORT", 883 },
    { "LABEL_FWD_CTRL", 884 },
    { "LABEL_FWD_CTRL_1", 885 },
    { "LABEL_FWD_CTRL_1_MASK", 886 },
    { "LABEL_FWD_CTRL_2", 887 },
    { "LABEL_FWD_CTRL_2_MASK", 888 },
    { "LABEL_FWD_CTRL_3", 889 },
    { "LABEL_FWD_CTRL_3_MASK", 890 },
    { "LABEL_FWD_CTRL_MASK", 891 },
    { "LABEL_REORDER", 892 },
    { "LABEL_STACK", 893 },
    { "LAG_FAILOVER", 894 },
    { "LANE_INDEX", 895 },
    { "LARGE_VRF", 896 },
    { "LAST_DERIVED_ECN", 897 },
    { "LAST_OPERATIONAL_STATE", 898 },
    { "LATENCY_ADJUST", 899 },
    { "LB_HASH", 900 },
    { "LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION_ID", 901 },
    { "LB_HASH_DLB_TRUNK_OUTPUT_SELECTION_ID", 902 },
    { "LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION_ID", 903 },
    { "LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION_ID", 904 },
    { "LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION_ID", 905 },
    { "LB_HASH_FLOW_BASED", 906 },
    { "LB_HASH_FLOW_BASED_L2", 907 },
    { "LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 908 },
    { "LB_HASH_FLOW_BASED_RH", 909 },
    { "LB_HASH_INSTANCE", 910 },
    { "LB_HASH_TABLE_INSTANCE", 911 },
    { "LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION_ID", 912 },
    { "LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION_ID", 913 },
    { "LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION_ID", 914 },
    { "LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION_ID", 915 },
    { "LB_HASH_TRUNK_UC_OUTPUT_SELECTION_ID", 916 },
    { "LB_HASH_USE_FLOW_DLB_ECMP", 917 },
    { "LB_HASH_USE_FLOW_FAILOVER", 918 },
    { "LB_HASH_USE_FLOW_NONUC", 919 },
    { "LB_HASH_USE_FLOW_UC", 920 },
    { "LB_MODE", 921 },
    { "LEARN", 922 },
    { "LEARN_CACHE", 923 },
    { "LEARN_CACHE_DATA_ID", 924 },
    { "LEARN_CACHE_DATA_INFO_ID", 925 },
    { "LEARN_PKT_DISCARD_DUPLICATE", 926 },
    { "LEARN_PKT_DISCARD_EM_FAIL", 927 },
    { "LEARN_PKT_DISCARD_FLOW_LIMIT_EXCEED", 928 },
    { "LEARN_PKT_DISCARD_INVALID_GROUP", 929 },
    { "LEARN_PKT_DISCARD_PARSE_ERROR", 930 },
    { "LEARN_PKT_DISCARD_PIPE_LIMIT_EXCEED", 931 },
    { "LEVEL0_RANDOM_SEED", 932 },
    { "LEVEL1_RANDOM_SEED", 933 },
    { "LIMIT_CELLS", 934 },
    { "LIMIT_CELLS_OPER", 935 },
    { "LINKSCAN_MODE", 936 },
    { "LINK_DELAY", 937 },
    { "LINK_STATE", 938 },
    { "LINK_TRAINING", 939 },
    { "LINK_TRAINING_DONE", 940 },
    { "LINK_TRAINING_OFF", 941 },
    { "LOCAL_AUTH_SEQ_NUM", 942 },
    { "LOCAL_DIAG_CODE", 943 },
    { "LOCAL_DISCRIMINATOR", 944 },
    { "LOCAL_FAULT", 945 },
    { "LOCAL_FAULT_DISABLE", 946 },
    { "LOCAL_STATE", 947 },
    { "LOCAL_STATE_ADMIN_DOWN", 948 },
    { "LOCAL_STATE_DOWN", 949 },
    { "LOCAL_STATE_DOWN_EVENT_ON_ENDPOINT_CREATION", 950 },
    { "LOCAL_STATE_INIT", 951 },
    { "LOCAL_STATE_UP", 952 },
    { "LOG_DATA", 953 },
    { "LOG_DATA_CNT", 954 },
    { "LONG_CH", 955 },
    { "LOOKUP0_LT", 956 },
    { "LOOKUP1_LT", 957 },
    { "LOOKUP_CNT", 958 },
    { "LOOKUP_OPCODE", 959 },
    { "LOOPBACK", 960 },
    { "LOOPBACK_MODE", 961 },
    { "LOOPBACK_PORTS", 962 },
    { "LOOPBACK_PORTS_MASK_ACTION", 963 },
    { "LOOPBACK_PORTS_MASK_TARGET", 964 },
    { "LOSSLESS", 965 },
    { "LOSSLESS0_BYTE", 966 },
    { "LOSSLESS0_FLOW_CTRL", 967 },
    { "LOSSLESS0_PKT", 968 },
    { "LOSSLESS1_BYTE", 969 },
    { "LOSSLESS1_FLOW_CTRL", 970 },
    { "LOSSLESS1_PKT", 971 },
    { "LOSSLESS_PRI_GRP", 972 },
    { "LOSSY_BYTE", 973 },
    { "LOSSY_HIGH_BYTE", 974 },
    { "LOSSY_HIGH_PKT", 975 },
    { "LOSSY_LOW_BYTE", 976 },
    { "LOSSY_LOW_PKT", 977 },
    { "LOW_CNG_LIMIT_CELLS", 978 },
    { "LP_DFE", 979 },
    { "LP_DFE_AUTO", 980 },
    { "LP_TX_PRECODER_ON", 981 },
    { "LP_TX_PRECODER_ON_AUTO", 982 },
    { "MAC_DISABLED", 983 },
    { "MAC_ECC_INTR_ENABLE", 984 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP", 985 },
    { "MAC_IP_BIND_LOOKUP_MISS_DROP_MASK", 986 },
    { "MANUAL_RECOVERY", 987 },
    { "MANUAL_RECOVERY_OPER", 988 },
    { "MANUAL_SYNC", 989 },
    { "MAP", 990 },
    { "MAPPED_DSCP", 991 },
    { "MAPPED_VALUE_STRENGTH", 992 },
    { "MARK", 993 },
    { "MARK_TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 994 },
    { "MARTIAN_ADDR", 995 },
    { "MARTIAN_ADDRESS_TO_CPU", 996 },
    { "MARTIAN_ADDR_MASK", 997 },
    { "MASK", 998 },
    { "MASK_ACTION", 999 },
    { "MASK_EGR_PORTS", 1000 },
    { "MASK_LOWER", 1001 },
    { "MASK_PORTS", 1002 },
    { "MASK_SIZE_1", 1003 },
    { "MASK_SIZE_2", 1004 },
    { "MASK_SIZE_3", 1005 },
    { "MASK_TARGET", 1006 },
    { "MASK_UPPER", 1007 },
    { "MAX", 1008 },
    { "MAX_AGG_LIST_MEMBER", 1009 },
    { "MAX_AUTH_SHA1_KEYS", 1010 },
    { "MAX_AUTH_SHA1_KEYS_OPER", 1011 },
    { "MAX_AUTH_SIMPLE_PASSWORD_KEYS", 1012 },
    { "MAX_AUTH_SIMPLE_PASSWORD_KEYS_OPER", 1013 },
    { "MAX_BANDWIDTH_KBPS", 1014 },
    { "MAX_BANDWIDTH_KBPS_OPER", 1015 },
    { "MAX_BURST_KBITS", 1016 },
    { "MAX_BURST_PKTS", 1017 },
    { "MAX_BURST_SIZE_KBITS", 1018 },
    { "MAX_BURST_SIZE_KBITS_OPER", 1019 },
    { "MAX_BURST_SIZE_PKTS", 1020 },
    { "MAX_BURST_SIZE_PKTS_OPER", 1021 },
    { "MAX_CONTAINER", 1022 },
    { "MAX_CREDIT_CELLS", 1023 },
    { "MAX_ENDPOINTS", 1024 },
    { "MAX_ENDPOINTS_OPER", 1025 },
    { "MAX_ENTRIES", 1026 },
    { "MAX_EXPORT_LENGTH", 1027 },
    { "MAX_EXPORT_LENGTH_OPER", 1028 },
    { "MAX_EXPORT_PKT_LENGTH", 1029 },
    { "MAX_EXPORT_PKT_LENGTH_OPER", 1030 },
    { "MAX_FLOWS", 1031 },
    { "MAX_FLOWS_OPER", 1032 },
    { "MAX_FRAME_SIZE", 1033 },
    { "MAX_GROUPS", 1034 },
    { "MAX_GROUPS_OPER", 1035 },
    { "MAX_LABEL", 1036 },
    { "MAX_LIMIT", 1037 },
    { "MAX_MEMBERS", 1038 },
    { "MAX_NUM_MC_REPL", 1039 },
    { "MAX_NUM_PORTS", 1040 },
    { "MAX_NUM_PORTS_OPER", 1041 },
    { "MAX_PKT_LENGTH", 1042 },
    { "MAX_PKT_SIZE", 1043 },
    { "MAX_PKT_SIZE_OPER", 1044 },
    { "MAX_RATE_KBPS", 1045 },
    { "MAX_RATE_KBPS_OPER", 1046 },
    { "MAX_RATE_PPS", 1047 },
    { "MAX_RATE_PPS_OPER", 1048 },
    { "MAX_RAW_BUCKETS", 1049 },
    { "MAX_RX_PKT_LENGTH", 1050 },
    { "MAX_RX_PKT_LENGTH_OPER", 1051 },
    { "MAX_SUB_PORT", 1052 },
    { "MAX_USAGE_BYTE", 1053 },
    { "MAX_USAGE_CELLS", 1054 },
    { "MAX_USAGE_MODE", 1055 },
    { "MAX_VALUE", 1056 },
    { "MC_BASE_INDEX", 1057 },
    { "MC_CELLS", 1058 },
    { "MC_COS", 1059 },
    { "MC_COS_MIRROR", 1060 },
    { "MC_COS_STRENGTH", 1061 },
    { "MC_GREEN_PKT", 1062 },
    { "MC_ID_ERROR", 1063 },
    { "MC_ID_ERROR_MASK", 1064 },
    { "MC_MIN_USAGE_CELLS", 1065 },
    { "MC_NUM_ENTRIES", 1066 },
    { "MC_OVERRIDE", 1067 },
    { "MC_PKT", 1068 },
    { "MC_PKT_MC_COS", 1069 },
    { "MC_PKT_MC_COS_OVERRIDE", 1070 },
    { "MC_Q", 1071 },
    { "MC_Q_CELLS", 1072 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS", 1073 },
    { "MC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 1074 },
    { "MC_Q_PORT", 1075 },
    { "MC_RED_PKT", 1076 },
    { "MC_SERVICE_POOL", 1077 },
    { "MC_SHARED_USAGE_CELLS", 1078 },
    { "MC_TM_EBST_DATA_ID", 1079 },
    { "MC_YELLOW_PKT", 1080 },
    { "MEDIUM_TYPE", 1081 },
    { "MEDIUM_TYPE_AUTO", 1082 },
    { "MEMBER_CNT", 1083 },
    { "MEMBER_INDEX", 1084 },
    { "MEMBER_L2_EIF", 1085 },
    { "MEMBER_PORTS", 1086 },
    { "MEMBER_PORT_ID", 1087 },
    { "MEMBER_REASSIGNMENT_CNT", 1088 },
    { "MEM_SCAN_RETRY_COUNT", 1089 },
    { "MEM_SCAN_TIME_TO_WAIT", 1090 },
    { "MESSAGE_Q_DEPTH", 1091 },
    { "METADATA", 1092 },
    { "METADATA_TYPE", 1093 },
    { "METER_EGR_FP_GRANULARITY_INFO_ID", 1094 },
    { "METER_EGR_FP_TEMPLATE_ID", 1095 },
    { "METER_EGR_OPERMODE_PIPEUNIQUE", 1096 },
    { "METER_ING_FP_GRANULARITY_INFO_ID", 1097 },
    { "METER_ING_FP_TEMPLATE_ID", 1098 },
    { "METER_ING_OPERMODE_PIPEUNIQUE", 1099 },
    { "METER_L2_IIF_STORM_CONTROL_ID", 1100 },
    { "METER_MODE", 1101 },
    { "METER_OFFSET", 1102 },
    { "METER_RATE_KBPS", 1103 },
    { "METER_RATE_KBPS_OPER", 1104 },
    { "METER_RATE_PPS", 1105 },
    { "METER_RATE_PPS_OPER", 1106 },
    { "MIN", 1107 },
    { "MIN_AGG_LIST_MEMBER", 1108 },
    { "MIN_AVAILABLE_CELLS", 1109 },
    { "MIN_BANDWIDTH_KBPS", 1110 },
    { "MIN_BANDWIDTH_KBPS_OPER", 1111 },
    { "MIN_BURST_KBITS", 1112 },
    { "MIN_BURST_PKTS", 1113 },
    { "MIN_BURST_SIZE_KBITS", 1114 },
    { "MIN_BURST_SIZE_KBITS_OPER", 1115 },
    { "MIN_BURST_SIZE_PKTS", 1116 },
    { "MIN_BURST_SIZE_PKTS_OPER", 1117 },
    { "MIN_ECHO_RX_INTERVAL_USECS", 1118 },
    { "MIN_GUARANTEE_CELLS", 1119 },
    { "MIN_GUARANTEE_CELLS_OPER", 1120 },
    { "MIN_LABEL", 1121 },
    { "MIN_LIMIT", 1122 },
    { "MIN_RATE_KBPS", 1123 },
    { "MIN_RATE_KBPS_OPER", 1124 },
    { "MIN_RATE_PPS", 1125 },
    { "MIN_RATE_PPS_OPER", 1126 },
    { "MIN_RX_INTERVAL_USECS", 1127 },
    { "MIN_TX_INTERVAL_USECS", 1128 },
    { "MIN_USAGE_CELLS", 1129 },
    { "MIN_VALUE", 1130 },
    { "MIRROR", 1131 },
    { "MIRROR_CONTAINER_ID", 1132 },
    { "MIRROR_COPY_MASK", 1133 },
    { "MIRROR_COPY_VALUE", 1134 },
    { "MIRROR_DUPLICATE", 1135 },
    { "MIRROR_ENABLE", 1136 },
    { "MIRROR_ENCAP_ID", 1137 },
    { "MIRROR_INSTANCE_ID", 1138 },
    { "MIRROR_MASK", 1139 },
    { "MIRROR_MEMBER_ID", 1140 },
    { "MIRROR_ON_DROP", 1141 },
    { "MIRROR_OVERRIDE", 1142 },
    { "MIRROR_PKT", 1143 },
    { "MIRROR_SERVICE_POOL", 1144 },
    { "MIRROR_SESSION_ID", 1145 },
    { "MIRROR_TRUNCATE_LENGTH_ID", 1146 },
    { "MISCONNECTIVITY_DEFECT", 1147 },
    { "MISCONNECTIVITY_DEFECT_CLEAR", 1148 },
    { "MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER", 1149 },
    { "MISCONNECTIVITY_DEFECT_MEP_IDENTIFIER_LENGTH", 1150 },
    { "MLD_RESERVED_MC", 1151 },
    { "MMRP_PROTOCOL", 1152 },
    { "MMRP_PROTOCOL_MASK", 1153 },
    { "MODE", 1154 },
    { "MODEL", 1155 },
    { "MODELED", 1156 },
    { "MODE_ATTRIBUTE", 1157 },
    { "MONITOR", 1158 },
    { "MONITOR_SEED", 1159 },
    { "MON_AGM_ID", 1160 },
    { "MON_AGM_POOL", 1161 },
    { "MON_COLLECTOR_ID", 1162 },
    { "MON_COLLECTOR_IPV4_ID", 1163 },
    { "MON_COLLECTOR_IPV6_ID", 1164 },
    { "MON_EXPORT_PROFILE_ID", 1165 },
    { "MON_FLOWTRACKER_ELEPHANT_PROFILE_ID", 1166 },
    { "MON_FLOWTRACKER_EXPORT_TEMPLATE_ID", 1167 },
    { "MON_FLOWTRACKER_GROUP_COLLECTOR_MAP_ID", 1168 },
    { "MON_FLOWTRACKER_GROUP_ID", 1169 },
    { "MON_ING_DROP_EVENT_ID", 1170 },
    { "MON_ING_TRACE_EVENT_ID", 1171 },
    { "MON_TELEMETRY_INSTANCE_ID", 1172 },
    { "MON_TELEMETRY_OBJECT_ID", 1173 },
    { "MOVE_DEPTH", 1174 },
    { "MPLS", 1175 },
    { "MPLS_ALERT_LABEL_EXPOSED", 1176 },
    { "MPLS_ALERT_LABEL_EXPOSED_MASK", 1177 },
    { "MPLS_ECMP_LB_HASH_FLOW_BASED", 1178 },
    { "MPLS_GAL_LABEL_EXPOSED_TO_CPU", 1179 },
    { "MPLS_HEADER", 1180 },
    { "MPLS_HEADER_MASK", 1181 },
    { "MPLS_ILLEGAL_RESERVED_LABEL", 1182 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_MASK", 1183 },
    { "MPLS_ILLEGAL_RESERVED_LABEL_TO_CPU", 1184 },
    { "MPLS_INVALID_ACTION", 1185 },
    { "MPLS_INVALID_ACTION_MASK", 1186 },
    { "MPLS_INVALID_ACTION_TO_CPU", 1187 },
    { "MPLS_INVALID_PAYLOAD", 1188 },
    { "MPLS_INVALID_PAYLOAD_MASK", 1189 },
    { "MPLS_INVALID_PAYLOAD_TO_CPU", 1190 },
    { "MPLS_LABEL_MISS", 1191 },
    { "MPLS_LABEL_MISS_MASK", 1192 },
    { "MPLS_LABEL_MISS_TO_CPU", 1193 },
    { "MPLS_MAP", 1194 },
    { "MPLS_OVERLAY_ECMP_LB_HASH_FLOW_BASED", 1195 },
    { "MPLS_PW_ACH_TO_CPU", 1196 },
    { "MPLS_RAL_LABEL_EXPOSED_TO_CPU", 1197 },
    { "MPLS_TTL_CHECK_FAIL", 1198 },
    { "MPLS_TTL_CHECK_FAIL_MASK", 1199 },
    { "MPLS_UNKNOWN_ACH_TYPE", 1200 },
    { "MPLS_UNKNOWN_ACH_TYPE_MASK", 1201 },
    { "MPLS_UNKNOWN_ACH_TYPE_TO_CPU", 1202 },
    { "MPLS_UNKNOWN_ACH_VERSION_TO_CPU", 1203 },
    { "MTU", 1204 },
    { "MTU_CHECK", 1205 },
    { "MULTICAST", 1206 },
    { "MULTIPLIER_EPIPE", 1207 },
    { "MULTIPLIER_EVICT", 1208 },
    { "MULTIPLIER_IPIPE", 1209 },
    { "MULTIPLIER_PORT", 1210 },
    { "MULTIPLIER_SEC", 1211 },
    { "MULTIPLIER_TM", 1212 },
    { "MUX0_MASK", 1213 },
    { "MUX0_SEL", 1214 },
    { "MUX0_SIZE0_SEL_0", 1215 },
    { "MUX0_SIZE0_SEL_1", 1216 },
    { "MUX0_SIZE0_SEL_2", 1217 },
    { "MUX_ENABLE", 1218 },
    { "MY_MODID", 1219 },
    { "NARROW_MODE", 1220 },
    { "NARROW_MODE_OVERRIDE_CAPABLE", 1221 },
    { "NEW_INT_ECN_CNG", 1222 },
    { "NEXT_HEADER", 1223 },
    { "NHOP", 1224 },
    { "NHOP_ID", 1225 },
    { "NHOP_MASK", 1226 },
    { "NONUC_EGR_BLOCK", 1227 },
    { "NONUC_HASH_USE_DST", 1228 },
    { "NONUC_HASH_USE_LB_HASH", 1229 },
    { "NONUC_HASH_USE_SRC", 1230 },
    { "NONUC_HASH_USE_SRC_PORT", 1231 },
    { "NONUC_MEMBER_CNT", 1232 },
    { "NONUC_MEMBER_MODID", 1233 },
    { "NONUC_MEMBER_MODPORT", 1234 },
    { "NONUC_MEMBER_PORT_SYSTEM", 1235 },
    { "NON_IPV4_IPV6_MPLS", 1236 },
    { "NON_IP_ERROR_TO_CPU", 1237 },
    { "NON_RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 1238 },
    { "NON_RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 1239 },
    { "NON_RESPONSIVE_GREEN_DROP_PERCENTAGE", 1240 },
    { "NON_RESPONSIVE_RED_DROP_MAX_THD_CELLS", 1241 },
    { "NON_RESPONSIVE_RED_DROP_MIN_THD_CELLS", 1242 },
    { "NON_RESPONSIVE_RED_DROP_PERCENTAGE", 1243 },
    { "NON_RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 1244 },
    { "NON_RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 1245 },
    { "NON_RESPONSIVE_YELLOW_DROP_PERCENTAGE", 1246 },
    { "NORM", 1247 },
    { "NORMAL_REACH_PAM4", 1248 },
    { "NORMAL_REACH_PAM4_AUTO", 1249 },
    { "NTP_MODE", 1250 },
    { "NTP_TC", 1251 },
    { "NUM_ABILITIES", 1252 },
    { "NUM_ACTIONS", 1253 },
    { "NUM_AGGR", 1254 },
    { "NUM_AGG_LIST_MEMBER", 1255 },
    { "NUM_ATTRIBUTES", 1256 },
    { "NUM_BANKS", 1257 },
    { "NUM_BASE_BUCKETS", 1258 },
    { "NUM_BASE_ENTRIES", 1259 },
    { "NUM_BUFFER_POOL", 1260 },
    { "NUM_CELLS", 1261 },
    { "NUM_CONTAINER_1_BYTE", 1262 },
    { "NUM_CONTAINER_2_BYTE", 1263 },
    { "NUM_CONTAINER_4_BYTE", 1264 },
    { "NUM_CPU_Q", 1265 },
    { "NUM_DB_0_LEVELS", 1266 },
    { "NUM_DB_1_LEVELS", 1267 },
    { "NUM_DB_2_LEVELS", 1268 },
    { "NUM_DB_3_LEVELS", 1269 },
    { "NUM_ENTRIES", 1270 },
    { "NUM_ENTRY_DATA", 1271 },
    { "NUM_EXPORT_ELEMENTS", 1272 },
    { "NUM_EXPORT_TRIGGERS", 1273 },
    { "NUM_FIELDS", 1274 },
    { "NUM_FIXED_BANKS", 1275 },
    { "NUM_FLOWS_AGED", 1276 },
    { "NUM_FLOWS_ELEPHANT", 1277 },
    { "NUM_FLOWS_EXPORTED", 1278 },
    { "NUM_FLOWS_LEARNT", 1279 },
    { "NUM_GRANULARITY", 1280 },
    { "NUM_GROUP", 1281 },
    { "NUM_KEYS", 1282 },
    { "NUM_KEY_TYPE", 1283 },
    { "NUM_LABELS", 1284 },
    { "NUM_LANES", 1285 },
    { "NUM_LOOKUP0_LT", 1286 },
    { "NUM_LOOKUP1_LT", 1287 },
    { "NUM_MC_Q", 1288 },
    { "NUM_MC_REPL_RESOURCE_FREE", 1289 },
    { "NUM_METERS", 1290 },
    { "NUM_METERS_IN_USE", 1291 },
    { "NUM_METERS_PER_PIPE", 1292 },
    { "NUM_METERS_PER_POOL", 1293 },
    { "NUM_METER_POOLS", 1294 },
    { "NUM_MODE", 1295 },
    { "NUM_NHOP_DENSE_MODE", 1296 },
    { "NUM_NHOP_SPARSE_MODE", 1297 },
    { "NUM_OBJECTS", 1298 },
    { "NUM_PACKETS_EXPORTED", 1299 },
    { "NUM_PATHS", 1300 },
    { "NUM_PDD_TYPE", 1301 },
    { "NUM_PERIOD", 1302 },
    { "NUM_PIPE", 1303 },
    { "NUM_PLL", 1304 },
    { "NUM_POOLS", 1305 },
    { "NUM_PORTS", 1306 },
    { "NUM_PORT_LIST_ENTRIES", 1307 },
    { "NUM_PORT_PRI_GRP", 1308 },
    { "NUM_PROMOTION_FILTERS", 1309 },
    { "NUM_Q", 1310 },
    { "NUM_RECORDS", 1311 },
    { "NUM_REPL_RESOURCE_IN_USE", 1312 },
    { "NUM_RESOURCE_INFO", 1313 },
    { "NUM_SERVICE_POOL", 1314 },
    { "NUM_TM_MC_Q", 1315 },
    { "NUM_TM_UC_Q", 1316 },
    { "NUM_TRACKING_PARAMETERS", 1317 },
    { "NUM_UC_Q", 1318 },
    { "NUM_VALID_AN_PROFILES", 1319 },
    { "OAM_BFD_AUTH_SHA1_ID", 1320 },
    { "OAM_BFD_AUTH_SIMPLE_PASSWORD_ID", 1321 },
    { "OAM_BFD_EVENT_ID", 1322 },
    { "OAM_BFD_IPV4_ENDPOINT_ID", 1323 },
    { "OAM_BFD_IPV6_ENDPOINT_ID", 1324 },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_ID", 1325 },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_ID", 1326 },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_ID", 1327 },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_ID", 1328 },
    { "OBJ_1", 1329 },
    { "OBJ_2", 1330 },
    { "OBJ_3", 1331 },
    { "OBJ_SELECT", 1332 },
    { "OBSERVATION_DOMAIN", 1333 },
    { "OFFSET", 1334 },
    { "ONE_STEP_TIMESTAMP", 1335 },
    { "OOBFC_MERGE_MC_Q_POOL_STATE", 1336 },
    { "OOBFC_MERGE_UC_Q_POOL_STATE", 1337 },
    { "OOB_BIT_OFFSET", 1338 },
    { "OOB_PORT", 1339 },
    { "OPAQUE_CMD0", 1340 },
    { "OPAQUE_CMD1", 1341 },
    { "OPAQUE_CMD2", 1342 },
    { "OPAQUE_CMD3", 1343 },
    { "OPAQUE_CMD4", 1344 },
    { "OPAQUE_OBJ0", 1345 },
    { "OPAQUE_OBJ1", 1346 },
    { "OPCODE", 1347 },
    { "OPERATING_MODE", 1348 },
    { "OPERATIONAL_STATE", 1349 },
    { "OPERATIONAL_STATUS", 1350 },
    { "ORIGINAL_VALUE", 1351 },
    { "OUTER_IP_PAYLOAD_MAX_CHECK", 1352 },
    { "OUTER_IP_PAYLOAD_MAX_SIZE", 1353 },
    { "OUTER_IP_PAYLOAD_MIN_CHECK", 1354 },
    { "OUTER_IP_PAYLOAD_MIN_SIZE", 1355 },
    { "OUTER_TPID", 1356 },
    { "OUTER_TPID_VERIFY", 1357 },
    { "OUTER_VLAN", 1358 },
    { "OVERLAY_DST_IPV4", 1359 },
    { "OVERLAY_DST_IPV6_LOWER", 1360 },
    { "OVERLAY_DST_IPV6_UPPER", 1361 },
    { "OVERLAY_DST_MAC", 1362 },
    { "OVERLAY_INNER_TPID", 1363 },
    { "OVERLAY_INNER_VLAN_ID", 1364 },
    { "OVERLAY_INNER_VLAN_PRI", 1365 },
    { "OVERLAY_LB_HASH_FLOW_BASED", 1366 },
    { "OVERLAY_LB_HASH_FLOW_BASED_L2", 1367 },
    { "OVERLAY_LB_HASH_FLOW_BASED_MEMBER_WEIGHT", 1368 },
    { "OVERLAY_LB_HASH_FLOW_BASED_RH", 1369 },
    { "OVERLAY_SRC_IPV4", 1370 },
    { "OVERLAY_SRC_IPV6_LOWER", 1371 },
    { "OVERLAY_SRC_IPV6_UPPER", 1372 },
    { "OVERLAY_SRC_MAC", 1373 },
    { "OVERLAY_TAG_TYPE", 1374 },
    { "OVERLAY_TOS", 1375 },
    { "OVERLAY_TPID", 1376 },
    { "OVERLAY_TRAFFIC_CLASS", 1377 },
    { "OVERLAY_UDP_SRC_PORT", 1378 },
    { "OVERLAY_VLAN_ID", 1379 },
    { "OVERLAY_VLAN_PRI", 1380 },
    { "OVERRIDE", 1381 },
    { "OVERRIDE_CLK_VALID", 1382 },
    { "OVERRIDE_CLK_VALID_OPER", 1383 },
    { "OVERRIDE_LINK_STATE", 1384 },
    { "OVERRIDE_OPER", 1385 },
    { "OVERSIZE_PKT", 1386 },
    { "PACKET_CNG", 1387 },
    { "PACKET_HEADER", 1388 },
    { "PACKET_LEN_INDICATOR", 1389 },
    { "PAIRED_DEVICE_EM_BANK_ID", 1390 },
    { "PAM4_TX_PATTERN", 1391 },
    { "PAM4_TX_PATTERN_AUTO", 1392 },
    { "PAM4_TX_PRECODER", 1393 },
    { "PAM4_TX_PRECODER_AUTO", 1394 },
    { "PARENT_TM_SCHEDULER_SHAPER_CPU_NODE_ID", 1395 },
    { "PARITY_ERROR", 1396 },
    { "PARITY_ERROR_MASK", 1397 },
    { "PARITY_ERROR_TO_CPU", 1398 },
    { "PARITY_ERR_CTR_CNT", 1399 },
    { "PARITY_ERR_MEM_CNT", 1400 },
    { "PARITY_ERR_REG_CNT", 1401 },
    { "PARITY_ERR_TCAM_CNT", 1402 },
    { "PARSE_NTP_DST_L4_UDP_PORT", 1403 },
    { "PASSWORD", 1404 },
    { "PASSWORD_LEN", 1405 },
    { "PASS_ON_EGR_OUTER_TPID_MATCH", 1406 },
    { "PASS_ON_OUTER_TPID_MATCH", 1407 },
    { "PASS_ON_PAYLOAD_OUTER_TPID_MATCH", 1408 },
    { "PASS_PAUSE_FRAMES", 1409 },
    { "PAUSE", 1410 },
    { "PAUSE_ADDR", 1411 },
    { "PAUSE_PASS", 1412 },
    { "PAUSE_RX", 1413 },
    { "PAUSE_RX_OPER", 1414 },
    { "PAUSE_TX", 1415 },
    { "PAUSE_TX_OPER", 1416 },
    { "PAUSE_TYPE", 1417 },
    { "PBT_NONUC_PKT", 1418 },
    { "PBT_NONUC_PKT_MASK", 1419 },
    { "PC_AUTONEG_PROFILE_ID", 1420 },
    { "PC_PHYS_PORT_ID", 1421 },
    { "PC_PM_ID", 1422 },
    { "PDD_TYPE", 1423 },
    { "PERCENTAGE_0_25", 1424 },
    { "PERCENTAGE_25_50", 1425 },
    { "PERCENTAGE_50_75", 1426 },
    { "PERCENTAGE_75_100", 1427 },
    { "PFC", 1428 },
    { "PFC_PASS", 1429 },
    { "PFC_PRI", 1430 },
    { "PHASE_ADJUST_NSEC", 1431 },
    { "PHASE_ADJUST_SEC", 1432 },
    { "PHASE_ADJUST_SIGN", 1433 },
    { "PHYSICAL_TABLE_OP_CNT", 1434 },
    { "PHYSICAL_TABLE_OP_ERROR_CNT", 1435 },
    { "PHY_DISABLED", 1436 },
    { "PHY_ECC_INTR_ENABLE", 1437 },
    { "PHY_ECC_INTR_ENABLE_AUTO", 1438 },
    { "PHY_LINK", 1439 },
    { "PIO_BULK_COPY", 1440 },
    { "PIO_BULK_READ", 1441 },
    { "PIO_BULK_WRITE", 1442 },
    { "PIPE", 1443 },
    { "PKT", 1444 },
    { "PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID", 1445 },
    { "PKT_BYTE_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 1446 },
    { "PKT_DROP", 1447 },
    { "PKT_HDR_SIZE", 1448 },
    { "PKT_MODE", 1449 },
    { "PKT_PRI", 1450 },
    { "PKT_PRI_TYPE", 1451 },
    { "PKT_QUANTUM", 1452 },
    { "PKT_TO_CPU", 1453 },
    { "PKT_TRACE", 1454 },
    { "PKT_TRACE_MASK", 1455 },
    { "PMD_COM_CLK", 1456 },
    { "PMD_DEBUG_LANE_EVENT_LOG_LEVEL", 1457 },
    { "PMD_RX_LOCK", 1458 },
    { "PM_MODE", 1459 },
    { "PM_PHYS_PORT", 1460 },
    { "PM_THREAD_DISABLE", 1461 },
    { "PM_TYPE", 1462 },
    { "POLICY_CMD_SELECT", 1463 },
    { "POLICY_OBJ_SELECT", 1464 },
    { "POLICY_VALUE_STRENGTH", 1465 },
    { "POLLED_IRQ_DELAY", 1466 },
    { "POLLED_IRQ_ENABLE", 1467 },
    { "POLLED_IRQ_THREAD_PRIORITY", 1468 },
    { "POLL_SEQUENCE", 1469 },
    { "POLL_SEQUENCE_ACTIVE", 1470 },
    { "POLY_MODE", 1471 },
    { "POOL_CHANNEL_BASE", 1472 },
    { "POOL_ID", 1473 },
    { "POOL_INSTANCE", 1474 },
    { "POOL_SIZE", 1475 },
    { "POP_LOOKUP_LABEL_1", 1476 },
    { "POP_LOOKUP_LABEL_2", 1477 },
    { "POP_LOOKUP_LABEL_3", 1478 },
    { "PORT", 1479 },
    { "PORT_CNT", 1480 },
    { "PORT_CONTEXT", 1481 },
    { "PORT_COS_Q_MAP_ID", 1482 },
    { "PORT_COS_Q_STRENGTH_PROFILE_ID", 1483 },
    { "PORT_EGR_BLOCK_ID", 1484 },
    { "PORT_ID", 1485 },
    { "PORT_ID_OPER", 1486 },
    { "PORT_ING_EGR_BLOCK_ID", 1487 },
    { "PORT_ING_EGR_BLOCK_PROFILE_ID", 1488 },
    { "PORT_LOAD_QUANTIZATION_THRESHOLD", 1489 },
    { "PORT_LOAD_SCALING_FACTOR", 1490 },
    { "PORT_LOAD_WEIGHT", 1491 },
    { "PORT_NAME", 1492 },
    { "PORT_NAME_LEN", 1493 },
    { "PORT_PARSER", 1494 },
    { "PORT_PKT_CONTROL_ID", 1495 },
    { "PORT_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 1496 },
    { "PORT_QUEUE_SIZE_SCALING_FACTOR", 1497 },
    { "PORT_QUEUE_SIZE_WEIGHT", 1498 },
    { "PORT_REASSIGNMENT_CNT", 1499 },
    { "PORT_SERVICE_POOL", 1500 },
    { "PORT_SERVICE_POOL_INDEX", 1501 },
    { "PORT_SERVICE_POOL_MC", 1502 },
    { "PORT_SERVICE_POOL_MC_INDEX", 1503 },
    { "PORT_SERVICE_POOL_MC_PORT", 1504 },
    { "PORT_SERVICE_POOL_PORT", 1505 },
    { "PORT_SERVICE_POOL_UC", 1506 },
    { "PORT_SERVICE_POOL_UC_INDEX", 1507 },
    { "PORT_SERVICE_POOL_UC_PORT", 1508 },
    { "PORT_SYSTEM_ID", 1509 },
    { "PORT_TYPE", 1510 },
    { "PP_CLK_FREQ", 1511 },
    { "PRBS_CHECKER_ENABLE", 1512 },
    { "PRBS_ERROR_COUNT", 1513 },
    { "PRBS_GENERATOR_ENABLE", 1514 },
    { "PRBS_LOCK_LIVE", 1515 },
    { "PRBS_LOCK_LOSS", 1516 },
    { "PRESERVE_CPU_TAG", 1517 },
    { "PRE_PROCESSING_BIN_A", 1518 },
    { "PRE_PROCESSING_BIN_B", 1519 },
    { "PRE_PROCESSING_BIN_C", 1520 },
    { "PRI", 1521 },
    { "PRIMARY_PATH_THRESHOLD", 1522 },
    { "PRI_GRP", 1523 },
    { "PRI_GRP_HEADROOM", 1524 },
    { "PRI_GRP_HEADROOM_INDEX", 1525 },
    { "PRI_GRP_HEADROOM_PORT", 1526 },
    { "PRI_GRP_INDEX", 1527 },
    { "PRI_GRP_MAP_ID", 1528 },
    { "PRI_GRP_PORT", 1529 },
    { "PRI_Q", 1530 },
    { "PROFILE", 1531 },
    { "PROFILE_ID", 1532 },
    { "PROFILE_SECTION", 1533 },
    { "PROMOTION_FILTERS_INCR_RATE", 1534 },
    { "PROMOTION_FILTERS_MONITOR_INTERVAL_USECS", 1535 },
    { "PROMOTION_FILTERS_RATE_HIGH_THRESHOLD_KBITS_SEC", 1536 },
    { "PROMOTION_FILTERS_RATE_LOW_THRESHOLD_KBITS_SEC", 1537 },
    { "PROMOTION_FILTERS_SIZE_THRESHOLD_BYTES", 1538 },
    { "PROTECTION", 1539 },
    { "PROTO", 1540 },
    { "PROT_NHOP_OFFSET", 1541 },
    { "PSAMP_DLB_EPOCH", 1542 },
    { "PSAMP_EPOCH", 1543 },
    { "PSAMP_IPFIX_VERSION", 1544 },
    { "PT_COPY", 1545 },
    { "PT_COPY_NUM", 1546 },
    { "PT_HIT", 1547 },
    { "PT_ID", 1548 },
    { "PT_ID_CNT", 1549 },
    { "PT_ID_DATA", 1550 },
    { "PT_ID_DATA_CNT", 1551 },
    { "PT_INDEX", 1552 },
    { "PT_INDEX_CNT", 1553 },
    { "PT_INDEX_DATA", 1554 },
    { "PT_INDEX_DATA_CNT", 1555 },
    { "PT_INDEX_NUM", 1556 },
    { "PT_INSTANCE", 1557 },
    { "PT_INST_NUM", 1558 },
    { "PT_LOOKUP", 1559 },
    { "PT_OP", 1560 },
    { "PT_OP_STATUS", 1561 },
    { "PURGE_BAD_OPCODE_FRAMES", 1562 },
    { "PURGE_BROADCAST_FRAMES", 1563 },
    { "PURGE_CONTROL_FRAMES", 1564 },
    { "PURGE_CRC_ERROR_FRAMES", 1565 },
    { "PURGE_DRIBBLE_NIBBLE_ERROR_FRAMES", 1566 },
    { "PURGE_GOOD_FRAMES", 1567 },
    { "PURGE_LENGTH_CHECK_FAIL_FRAMES", 1568 },
    { "PURGE_MACSEC_FRAMES", 1569 },
    { "PURGE_MULTICAST_FRAMES", 1570 },
    { "PURGE_PAUSE_FRAMES", 1571 },
    { "PURGE_PFC_FRAMES", 1572 },
    { "PURGE_PROMISCUOUS_FRAMES", 1573 },
    { "PURGE_RUNT_FRAMES", 1574 },
    { "PURGE_RX_CODE_ERROR_FRAMES", 1575 },
    { "PURGE_SCH_CRC_ERROR", 1576 },
    { "PURGE_STACK_VLAN_FRAMES", 1577 },
    { "PURGE_TRUNCATED_FRAMES", 1578 },
    { "PURGE_UNICAST_FRAMES", 1579 },
    { "PURGE_UNSUPPORTED_PAUSE_PFC_DA", 1580 },
    { "PURGE_VLAN_TAGGED_FRAMES", 1581 },
    { "PURGE_WRONG_SA", 1582 },
    { "PVLAN_MISMATCH", 1583 },
    { "PVLAN_MISMATCH_MASK", 1584 },
    { "PW_ACH", 1585 },
    { "PW_DECAP_SEQUENCE_NUMBER_RANGE", 1586 },
    { "QOS_FIELD", 1587 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID", 1588 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_ACTION_PROFILE_ID_OPER", 1589 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION", 1590 },
    { "QUAD_ENTRY_WIDE_HITBIT_CTR_ING_EFLEX_GROUP_ACTION_OPER", 1591 },
    { "QUALITY", 1592 },
    { "QUANTIZED_AVG_PORT_LOADING", 1593 },
    { "QUANTIZED_AVG_PORT_QUEUE_SIZE", 1594 },
    { "QUANTIZED_AVG_TM_QUEUE_SIZE", 1595 },
    { "QUEUE_PKT", 1596 },
    { "Q_AVG", 1597 },
    { "Q_MIN", 1598 },
    { "RANDOM_SEED", 1599 },
    { "RANGE_CHECKER", 1600 },
    { "RAW_BUCKET_UTILIZATION", 1601 },
    { "READ_ONLY", 1602 },
    { "RECOVERY_CNT", 1603 },
    { "RECOVERY_MODE", 1604 },
    { "RECOVERY_TIMER", 1605 },
    { "RECOVERY_TYPE", 1606 },
    { "RED_DROP", 1607 },
    { "RED_LIMIT_CELLS_STATIC", 1608 },
    { "RED_LIMIT_CELLS_STATIC_OPER", 1609 },
    { "RED_LIMIT_DYNAMIC", 1610 },
    { "RED_OFFSET_CELLS", 1611 },
    { "RED_OFFSET_EGR", 1612 },
    { "RED_OFFSET_ING", 1613 },
    { "RED_PKT", 1614 },
    { "RED_SHARED_LIMIT_CELLS", 1615 },
    { "RED_SHARED_LIMIT_CELLS_OPER", 1616 },
    { "RED_SHARED_RESUME_LIMIT_CELLS", 1617 },
    { "RED_SHARED_RESUME_LIMIT_CELLS_OPER", 1618 },
    { "REFRESH_TIME", 1619 },
    { "REFRESH_TIMER", 1620 },
    { "REMAP", 1621 },
    { "REMAPPED_VALUE", 1622 },
    { "REMAP_CTRL", 1623 },
    { "REMAP_OBJECT_INDEX_0", 1624 },
    { "REMAP_OBJECT_INDEX_1", 1625 },
    { "REMAP_OBJECT_INDEX_2", 1626 },
    { "REMOTE_AUTH_SEQ_NUM", 1627 },
    { "REMOTE_DETECT_MULTIPLIER", 1628 },
    { "REMOTE_DIAG_CODE", 1629 },
    { "REMOTE_DISCRIMINATOR", 1630 },
    { "REMOTE_DISCRIMINATOR_CHANGE", 1631 },
    { "REMOTE_FAULT", 1632 },
    { "REMOTE_FAULT_DISABLE", 1633 },
    { "REMOTE_FINAL_BIT_SET", 1634 },
    { "REMOTE_MEP_IDENTIFIER", 1635 },
    { "REMOTE_MEP_IDENTIFIER_LENGTH", 1636 },
    { "REMOTE_MIN_ECHO_RX_INTERVAL_USECS", 1637 },
    { "REMOTE_MIN_RX_INTERVAL_USECS", 1638 },
    { "REMOTE_MIN_TX_INTERVAL_USECS", 1639 },
    { "REMOTE_MODE", 1640 },
    { "REMOTE_PARAMETER_CHANGE", 1641 },
    { "REMOTE_POLL_BIT_SET", 1642 },
    { "REMOTE_STATE", 1643 },
    { "REMOTE_STATE_MODE_CHANGE", 1644 },
    { "REPLACE_SRC_MAC", 1645 },
    { "REPL_Q_NUM", 1646 },
    { "REPL_Q_NUM_STRENGTH", 1647 },
    { "REPORT", 1648 },
    { "REPORT_SINGLE_BIT_ECC", 1649 },
    { "RESERVED_FOR_FP", 1650 },
    { "RESERVED_LABEL", 1651 },
    { "RESERVED_LIMIT_CELLS", 1652 },
    { "RESERVED_LIMIT_CELLS_OPER", 1653 },
    { "RESERVED_VALUE", 1654 },
    { "RESET_BYTES", 1655 },
    { "RESOLUTION_DISABLE", 1656 },
    { "RESOURCE_INFO", 1657 },
    { "RESOURCE_INFO_TABLE_ID", 1658 },
    { "RESPONSIVE", 1659 },
    { "RESPONSIVE_GREEN_DROP_MAX_THD_CELLS", 1660 },
    { "RESPONSIVE_GREEN_DROP_MIN_THD_CELLS", 1661 },
    { "RESPONSIVE_GREEN_DROP_PERCENTAGE", 1662 },
    { "RESPONSIVE_RED_DROP_MAX_THD_CELLS", 1663 },
    { "RESPONSIVE_RED_DROP_MIN_THD_CELLS", 1664 },
    { "RESPONSIVE_RED_DROP_PERCENTAGE", 1665 },
    { "RESPONSIVE_YELLOW_DROP_MAX_THD_CELLS", 1666 },
    { "RESPONSIVE_YELLOW_DROP_MIN_THD_CELLS", 1667 },
    { "RESPONSIVE_YELLOW_DROP_PERCENTAGE", 1668 },
    { "RESULT_SIZE", 1669 },
    { "RESUME_FLOOR_CELLS", 1670 },
    { "RESUME_FLOOR_RED_CELLS", 1671 },
    { "RESUME_FLOOR_YELLOW_CELLS", 1672 },
    { "RESUME_LIMIT_CELLS", 1673 },
    { "RESUME_LIMIT_CELLS_OPER", 1674 },
    { "RESUME_OFFSET_CELLS", 1675 },
    { "RESUME_OFFSET_CELLS_OPER", 1676 },
    { "RESUME_OFFSET_RED_CELLS", 1677 },
    { "RESUME_OFFSET_YELLOW_CELLS", 1678 },
    { "REV_ID", 1679 },
    { "RH_MEMBER_CNT", 1680 },
    { "RH_MEMBER_L2_EIF", 1681 },
    { "RH_MEMBER_PORT_ID", 1682 },
    { "RH_RANDOM_SEED", 1683 },
    { "RH_SIZE", 1684 },
    { "RH_UC_EGR_BLOCK", 1685 },
    { "RH_UC_MEMBER_CNT", 1686 },
    { "RH_UC_MEMBER_PORT_SYSTEM", 1687 },
    { "RH_UC_RANDOM_SEED", 1688 },
    { "RLM", 1689 },
    { "RLM_STATUS", 1690 },
    { "ROBUST", 1691 },
    { "ROLE", 1692 },
    { "RQE_COS", 1693 },
    { "RQE_COS_STRENGTH", 1694 },
    { "RTAG", 1695 },
    { "RUNT_THRESHOLD", 1696 },
    { "RUNT_THRESHOLD_AUTO", 1697 },
    { "RUNT_THRESHOLD_OPER", 1698 },
    { "RX_1023B_PKT", 1699 },
    { "RX_127B_PKT", 1700 },
    { "RX_1518B_PKT", 1701 },
    { "RX_16383B_PKT", 1702 },
    { "RX_2047B_PKT", 1703 },
    { "RX_255B_PKT", 1704 },
    { "RX_4095B_PKT", 1705 },
    { "RX_511B_PKT", 1706 },
    { "RX_64B_PKT", 1707 },
    { "RX_9216B_PKT", 1708 },
    { "RX_ADAPTATION_RESUME_AUTO", 1709 },
    { "RX_ADAPTION_RESUME", 1710 },
    { "RX_AFE_DFE_TAP", 1711 },
    { "RX_AFE_DFE_TAP_AUTO", 1712 },
    { "RX_AFE_DFE_TAP_SIGN", 1713 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER", 1714 },
    { "RX_AFE_HIGH_FREQ_PEAKING_FILTER_AUTO", 1715 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER", 1716 },
    { "RX_AFE_LOW_FREQ_PEAKING_FILTER_AUTO", 1717 },
    { "RX_AFE_PEAKING_FILTER", 1718 },
    { "RX_AFE_PEAKING_FILTER_AUTO", 1719 },
    { "RX_AFE_VGA", 1720 },
    { "RX_AFE_VGA_AUTO", 1721 },
    { "RX_ALIGN_ERR_PKT", 1722 },
    { "RX_BC_PKT", 1723 },
    { "RX_BYTES", 1724 },
    { "RX_CODE_ERR_PKT", 1725 },
    { "RX_CTL_PKT", 1726 },
    { "RX_DOUBLE_VLAN_PKT", 1727 },
    { "RX_ECHO_REPLY_PKT_CNT", 1728 },
    { "RX_ENABLE", 1729 },
    { "RX_ENABLE_AUTO", 1730 },
    { "RX_ENABLE_OPER", 1731 },
    { "RX_FALSE_CARRIER_PKT", 1732 },
    { "RX_FCS_ERR_PKT", 1733 },
    { "RX_FIFO_FULL", 1734 },
    { "RX_FRAGMENT_PKT", 1735 },
    { "RX_HCFC_MSG", 1736 },
    { "RX_JABBER_PKT", 1737 },
    { "RX_LANE_MAP", 1738 },
    { "RX_LANE_MAP_AUTO", 1739 },
    { "RX_LANE_MAP_OPER", 1740 },
    { "RX_LEN_OUT_OF_RANGE_PKT", 1741 },
    { "RX_LLFC_CRC_ERR", 1742 },
    { "RX_LLFC_LOGICAL_MSG", 1743 },
    { "RX_LLFC_PHYSICAL_MSG", 1744 },
    { "RX_LOOKUP_LABEL", 1745 },
    { "RX_LOOKUP_VLAN_ID", 1746 },
    { "RX_LO_PWR_IDLE_DURATION", 1747 },
    { "RX_LO_PWR_IDLE_EVENT", 1748 },
    { "RX_MATCHED_CRC_PKT", 1749 },
    { "RX_MC_PKT", 1750 },
    { "RX_MC_SA_PKT", 1751 },
    { "RX_MTU_CHECK_ERR_PKT", 1752 },
    { "RX_OK_PKT", 1753 },
    { "RX_OVER_SIZE_PKT", 1754 },
    { "RX_PAUSE_CTL_PKT", 1755 },
    { "RX_PER_PRI_PAUSE_CTL_PKT", 1756 },
    { "RX_PFC_OFF_PKT_PRI0", 1757 },
    { "RX_PFC_OFF_PKT_PRI1", 1758 },
    { "RX_PFC_OFF_PKT_PRI2", 1759 },
    { "RX_PFC_OFF_PKT_PRI3", 1760 },
    { "RX_PFC_OFF_PKT_PRI4", 1761 },
    { "RX_PFC_OFF_PKT_PRI5", 1762 },
    { "RX_PFC_OFF_PKT_PRI6", 1763 },
    { "RX_PFC_OFF_PKT_PRI7", 1764 },
    { "RX_PFC_PKT_PRI0", 1765 },
    { "RX_PFC_PKT_PRI1", 1766 },
    { "RX_PFC_PKT_PRI2", 1767 },
    { "RX_PFC_PKT_PRI3", 1768 },
    { "RX_PFC_PKT_PRI4", 1769 },
    { "RX_PFC_PKT_PRI5", 1770 },
    { "RX_PFC_PKT_PRI6", 1771 },
    { "RX_PFC_PKT_PRI7", 1772 },
    { "RX_PFC_UNSUPPORTED_DA_PKT", 1773 },
    { "RX_PFC_UNSUPPORTED_OPCODE_PKT", 1774 },
    { "RX_PKT", 1775 },
    { "RX_PKT_AUTH_FAILURE_DISCARD_CNT", 1776 },
    { "RX_PKT_AUTH_MISMATCH", 1777 },
    { "RX_PKT_AUTH_SHA1_ERROR", 1778 },
    { "RX_PKT_AUTH_SIMPLE_PASSWORD_ERROR", 1779 },
    { "RX_PKT_CNT", 1780 },
    { "RX_PKT_CURRENT_LENGTH_EXCEED_DISCARD", 1781 },
    { "RX_PKT_DISCARD_CNT", 1782 },
    { "RX_PKT_ENDPOINT_NOT_FOUND", 1783 },
    { "RX_PKT_EXCESS_RATE_DISCARD", 1784 },
    { "RX_PKT_EXPORT_DISABLED_DISCARD", 1785 },
    { "RX_PKT_EXPORT_MAX_LENGTH", 1786 },
    { "RX_PKT_INCOMPLETE_METADATA_DISCARD", 1787 },
    { "RX_PKT_LENGTH_ERROR", 1788 },
    { "RX_PKT_LENGTH_EXCEED_MAX_DISCARD", 1789 },
    { "RX_PKT_M_BIT_SET", 1790 },
    { "RX_PKT_NO_EXPORT_CONFIG_DISCARD", 1791 },
    { "RX_PKT_NO_IPFIX_CONFIG_DISCARD", 1792 },
    { "RX_PKT_PARSE_ERROR_DISCARD", 1793 },
    { "RX_PKT_P_AND_F_BITS_SET", 1794 },
    { "RX_PKT_UNKNOWN_NAMESPACE_DISCARD", 1795 },
    { "RX_PKT_VERSION_ERROR", 1796 },
    { "RX_PKT_ZERO_DETECT_MULTIPLIER", 1797 },
    { "RX_PKT_ZERO_MY_DISCRIMINATOR", 1798 },
    { "RX_POLARITY_FLIP", 1799 },
    { "RX_POLARITY_FLIP_AUTO", 1800 },
    { "RX_POLARITY_FLIP_OPER", 1801 },
    { "RX_PROMISCUOUS_PKT", 1802 },
    { "RX_Q", 1803 },
    { "RX_RUNT_PKT", 1804 },
    { "RX_RUNT_PKT_BYTES", 1805 },
    { "RX_SCH_HDR_CRC_ERR", 1806 },
    { "RX_SIGNAL_DETECT", 1807 },
    { "RX_SQUELCH", 1808 },
    { "RX_SQUELCH_AUTO", 1809 },
    { "RX_TRUNCATED_PKT", 1810 },
    { "RX_UC_PKT", 1811 },
    { "RX_UNDER_SIZE_PKT", 1812 },
    { "RX_VLAN_PKT", 1813 },
    { "RX_VLAN_TAG_PKT", 1814 },
    { "SAMPLE_EGR", 1815 },
    { "SAMPLE_EGR_RATE", 1816 },
    { "SAMPLE_ING", 1817 },
    { "SAMPLE_ING_CPU", 1818 },
    { "SAMPLE_ING_FLEX", 1819 },
    { "SAMPLE_ING_FLEX_COUNTER", 1820 },
    { "SAMPLE_ING_FLEX_CPU", 1821 },
    { "SAMPLE_ING_FLEX_CTR_ACTION", 1822 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE", 1823 },
    { "SAMPLE_ING_FLEX_MIRROR_INSTANCE_ID", 1824 },
    { "SAMPLE_ING_FLEX_MIRROR_MODE", 1825 },
    { "SAMPLE_ING_FLEX_MIRROR_SESSION_ID", 1826 },
    { "SAMPLE_ING_FLEX_POOL", 1827 },
    { "SAMPLE_ING_FLEX_POOL_ACTION", 1828 },
    { "SAMPLE_ING_FLEX_RATE", 1829 },
    { "SAMPLE_ING_FLEX_SEED", 1830 },
    { "SAMPLE_ING_FLEX_TRACE_EVENT", 1831 },
    { "SAMPLE_ING_MIRROR_INSTANCE", 1832 },
    { "SAMPLE_ING_RATE", 1833 },
    { "SAMPLE_THRESHOLD", 1834 },
    { "SAMPLING_PERIOD", 1835 },
    { "SCALAR", 1836 },
    { "SCALAR_VALUE", 1837 },
    { "SCALE", 1838 },
    { "SCAN_ENABLE", 1839 },
    { "SCAN_INTERVAL", 1840 },
    { "SCAN_INTERVAL_USECS", 1841 },
    { "SCAN_INTERVAL_USECS_OPER", 1842 },
    { "SCAN_MODE", 1843 },
    { "SCAN_MODE_OPER", 1844 },
    { "SCAN_ROUND", 1845 },
    { "SCAN_THD", 1846 },
    { "SCHED_MODE", 1847 },
    { "SCHED_NODE", 1848 },
    { "SCRAMBLING_ENABLE", 1849 },
    { "SCRAMBLING_ENABLE_AUTO", 1850 },
    { "SEED", 1851 },
    { "SELECTOR", 1852 },
    { "SELECTOR_FIELD_ID", 1853 },
    { "SEQ", 1854 },
    { "SEQUENCE", 1855 },
    { "SEQUENCE_NUMBER", 1856 },
    { "SEQUENCE_UPDATE", 1857 },
    { "SEQ_NUM_CHECK", 1858 },
    { "SEQ_RESET_MODE", 1859 },
    { "SEQ_RESET_STAGE_TIME", 1860 },
    { "SERVICE_POOL", 1861 },
    { "SERVICE_POOL_ID", 1862 },
    { "SERVICE_POOL_INDEX", 1863 },
    { "SERVICE_POOL_MC", 1864 },
    { "SERVICE_POOL_MC_INDEX", 1865 },
    { "SERVICE_POOL_REPORT", 1866 },
    { "SERVICE_POOL_UC", 1867 },
    { "SERVICE_POOL_UC_INDEX", 1868 },
    { "SER_CHECK_TYPE", 1869 },
    { "SER_ENABLE", 1870 },
    { "SER_ERR_CORRECTED", 1871 },
    { "SER_ERR_INJECTED", 1872 },
    { "SER_ERR_TYPE", 1873 },
    { "SER_INSTRUCTION_TYPE", 1874 },
    { "SER_LOGGING", 1875 },
    { "SER_LOG_DEPTH", 1876 },
    { "SER_LOG_ID", 1877 },
    { "SER_RECOVERY_TYPE", 1878 },
    { "SER_RECOVERY_TYPE_FOR_DOUBLE_BIT", 1879 },
    { "SER_RECOVERY_TYPE_FOR_SINGLE_BIT", 1880 },
    { "SESSION_ID", 1881 },
    { "SET_ID", 1882 },
    { "SFLOW_EGR_CPU_COS", 1883 },
    { "SFLOW_EGR_CPU_COS_STRENGTH", 1884 },
    { "SFLOW_EGR_CPU_Q_HI_PRI", 1885 },
    { "SFLOW_EGR_SAMPLE", 1886 },
    { "SFLOW_EGR_SAMPLE_MASK", 1887 },
    { "SFLOW_EGR_SEED", 1888 },
    { "SFLOW_EGR_TRUNCATE_CPU_COPY", 1889 },
    { "SFLOW_FLEX_SAMPLE", 1890 },
    { "SFLOW_FLEX_SAMPLE_MASK", 1891 },
    { "SFLOW_ING_FLEX_SEED", 1892 },
    { "SFLOW_ING_MIRROR", 1893 },
    { "SFLOW_ING_MIRROR_INSTANCE_ID", 1894 },
    { "SFLOW_ING_SAMPLE", 1895 },
    { "SFLOW_ING_SAMPLE_MASK", 1896 },
    { "SFLOW_ING_SEED", 1897 },
    { "SFLOW_VERSION", 1898 },
    { "SHA1_KEY", 1899 },
    { "SHA1_SEQ_NUM_INCREMENT", 1900 },
    { "SHADOW_POOL_ID", 1901 },
    { "SHADOW_VALID", 1902 },
    { "SHAPING_MODE", 1903 },
    { "SHARED_CELLS", 1904 },
    { "SHARED_LIMITS", 1905 },
    { "SHARED_LIMIT_CELLS", 1906 },
    { "SHARED_LIMIT_CELLS_OPER", 1907 },
    { "SHARED_LIMIT_CELLS_STATIC", 1908 },
    { "SHARED_LIMIT_DYNAMIC", 1909 },
    { "SHARED_REPL_RESOURCE", 1910 },
    { "SHARED_RESUME_LIMIT_CELLS", 1911 },
    { "SHARED_RESUME_LIMIT_CELLS_OPER", 1912 },
    { "SHARED_RESUME_OFFSET_CELLS", 1913 },
    { "SHARED_USAGE_CELLS", 1914 },
    { "SHARE_FRAGMENT_ID", 1915 },
    { "SHIFT_1", 1916 },
    { "SHIFT_2", 1917 },
    { "SHIFT_3", 1918 },
    { "SHIFT_4", 1919 },
    { "SHIFT_5", 1920 },
    { "SIGN_FROM_TIMESTAMP", 1921 },
    { "SIMULATE_LINK_EVENTS", 1922 },
    { "SINGLE_OVERLAY_RANDOM_SEED", 1923 },
    { "SKIP_BUFFER_RESERVATION", 1924 },
    { "SKIP_ING_EGR_BLOCK", 1925 },
    { "SKIP_L2_MEMBER_PRUNING", 1926 },
    { "SKIP_L3_MEMBER_PRUNING", 1927 },
    { "SKIP_LABEL_HASH", 1928 },
    { "SKIP_LABEL_LOOKUP", 1929 },
    { "SKIP_NEXT_LABEL_HASH", 1930 },
    { "SKIP_NEXT_LABEL_LOOKUP", 1931 },
    { "SKIP_PKT_CHECKS", 1932 },
    { "SKIP_RESIDUE_COLLECTION", 1933 },
    { "SKIP_TIMESTAMP", 1934 },
    { "SKIP_TX_TIMESTAMP", 1935 },
    { "SKIP_VLAN_ING_EGR_MEMBERSHIP_CHECK", 1936 },
    { "SKIP_VLAN_ING_EGR_STG_CHECK", 1937 },
    { "SKIP_VLAN_PRUNE", 1938 },
    { "SLOW_POLL", 1939 },
    { "SNAPSHOT", 1940 },
    { "SOURCE_MEP_IDENTIFIER", 1941 },
    { "SOURCE_MEP_IDENTIFIER_LENGTH", 1942 },
    { "SPEED", 1943 },
    { "SPEED_VCO_FREQ", 1944 },
    { "SQUASH_DUPLICATED_SER_EVENT_INTERVAL", 1945 },
    { "SRAM_ENTRIES_READ_PER_INTERVAL", 1946 },
    { "SRAM_SCAN", 1947 },
    { "SRAM_SCAN_CHUNK_SIZE", 1948 },
    { "SRAM_SCAN_INTERVAL", 1949 },
    { "SRC_CTR_EGR_EFLEX_ACTION_PROFILE_ID", 1950 },
    { "SRC_CTR_EGR_EFLEX_GROUP_ACTION_PROFILE_ID", 1951 },
    { "SRC_CTR_ING_EFLEX_ACTION_PROFILE_ID", 1952 },
    { "SRC_CTR_ING_EFLEX_GROUP_ACTION_PROFILE_ID", 1953 },
    { "SRC_IPV4", 1954 },
    { "SRC_IPV6_LOWER", 1955 },
    { "SRC_IPV6_UPPER", 1956 },
    { "SRC_L4_UDP_PORT", 1957 },
    { "SRC_MAC", 1958 },
    { "SRC_NIV_VIF", 1959 },
    { "SRC_PORT_MAX_SPEED", 1960 },
    { "SRP_PROTOCOL", 1961 },
    { "SRP_PROTOCOL_MASK", 1962 },
    { "STAGE_0_MODE", 1963 },
    { "STAGE_1_MODE", 1964 },
    { "STALL_TX", 1965 },
    { "STALL_TX_OPER", 1966 },
    { "START", 1967 },
    { "START_THD", 1968 },
    { "START_TIME_OFFSET", 1969 },
    { "START_VALUE", 1970 },
    { "STATE", 1971 },
    { "STATIC", 1972 },
    { "STATIC_REMOTE_DISCRIMINATOR", 1973 },
    { "STATIC_REMOTE_DISCRIMINATOR_OPER", 1974 },
    { "STOP", 1975 },
    { "STOP_THD", 1976 },
    { "STOP_VALUE", 1977 },
    { "STREAMING_TELEMETRY", 1978 },
    { "STRENGTH", 1979 },
    { "STRICT_MLD_CHECK", 1980 },
    { "STRICT_PRIORITY", 1981 },
    { "STRICT_PRIORITY_OPER", 1982 },
    { "SUBSET_SELECT", 1983 },
    { "SUSPEND", 1984 },
    { "SWITCH", 1985 },
    { "SWITCHED_PKT_TYPE", 1986 },
    { "SWITCHED_PKT_TYPE_MASK", 1987 },
    { "SWITCH_ID", 1988 },
    { "SWITCH_MASK", 1989 },
    { "SYMBOL", 1990 },
    { "SYMBOL_DEFAULT", 1991 },
    { "SYSTEM_ID", 1992 },
    { "SYSTEM_ID_LEN", 1993 },
    { "SYSTEM_PORT", 1994 },
    { "SYSTEM_PORT_TABLE_ID", 1995 },
    { "SYSTEM_RANDOM_SEED", 1996 },
    { "SYSTEM_RESIDENCE_TIME", 1997 },
    { "TABLE_DELETE_CNT", 1998 },
    { "TABLE_DELETE_ERROR_CNT", 1999 },
    { "TABLE_ERROR_CNT", 2000 },
    { "TABLE_HANDLER_ERROR_CNT", 2001 },
    { "TABLE_ID", 2002 },
    { "TABLE_INSERT_CNT", 2003 },
    { "TABLE_INSERT_ERROR_CNT", 2004 },
    { "TABLE_LOOKUP_CNT", 2005 },
    { "TABLE_LOOKUP_ERROR_CNT", 2006 },
    { "TABLE_OP_PT_INFO", 2007 },
    { "TABLE_TRAVERSE_CNT", 2008 },
    { "TABLE_TRAVERSE_ERROR_CNT", 2009 },
    { "TABLE_UPDATE_CNT", 2010 },
    { "TABLE_UPDATE_ERROR_CNT", 2011 },
    { "TAG_STRUCTURE", 2012 },
    { "TAG_TYPE", 2013 },
    { "TCAM_ENTRIES_READ_PER_INTERVAL", 2014 },
    { "TCAM_SCAN", 2015 },
    { "TCAM_SCAN_CHUNK_SIZE", 2016 },
    { "TCAM_SCAN_INTERVAL", 2017 },
    { "TCAM_SINGLE_BIT_AUTO_CORRECTION", 2018 },
    { "TCP_DST_PORT_EQUAL_TO_SRC_PORT", 2019 },
    { "TCP_FRAGMENT_OFFSET_ONE", 2020 },
    { "TCP_HDR_MIN_SIZE", 2021 },
    { "TCP_HDR_SIZE_CHECK", 2022 },
    { "TCP_PKT_CTRL_FLAG_SEQ_NUM_ZERO", 2023 },
    { "TCP_PKT_FIN_URG_PUSH_SEQ_NUM_ZERO", 2024 },
    { "TCP_PKT_SYN_FIN_SET", 2025 },
    { "TCP_SYN_PKT_FRAGMENT", 2026 },
    { "TELEMETRY_STAT", 2027 },
    { "TEMPLATE_IDENTIFIER", 2028 },
    { "THRESHOLD_MODE", 2029 },
    { "TILE_MODE", 2030 },
    { "TIMESTAMP", 2031 },
    { "TIMESTAMPING_MODE", 2032 },
    { "TIMESTAMP_ORIGIN", 2033 },
    { "TIMESTAMP_VALID", 2034 },
    { "TIME_DOMAIN", 2035 },
    { "TIME_NSEC", 2036 },
    { "TIME_SEC", 2037 },
    { "TIME_SIGN", 2038 },
    { "TIME_SYNC", 2039 },
    { "TIME_SYNC_MASK", 2040 },
    { "TIME_TO_WAIT", 2041 },
    { "TM_BST_SERVICE_POOL_THD_ID", 2042 },
    { "TM_COMPACT_GLOBAL_PORT", 2043 },
    { "TM_CONGESTION", 2044 },
    { "TM_COS_Q_CPU_STRENGTH_PROFILE_ID", 2045 },
    { "TM_CPU_COS", 2046 },
    { "TM_CPU_COS_OVERRIDE", 2047 },
    { "TM_EBST_DATA_ID", 2048 },
    { "TM_EBST_PROFILE_ID", 2049 },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE_ID", 2050 },
    { "TM_EGR_BST_THD_Q_PROFILE_ID", 2051 },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE_ID", 2052 },
    { "TM_EGR_OBJECT_UPDATE_PROFILE_ID", 2053 },
    { "TM_EGR_SERVICE_POOL_ID", 2054 },
    { "TM_HEADROOM_POOL_ID", 2055 },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE_ID", 2056 },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE_ID", 2057 },
    { "TM_ING_NONUC_ING_PRI_MAP_ID", 2058 },
    { "TM_ING_SERVICE_POOL_ID", 2059 },
    { "TM_ING_SERVICE_POOL_INDEX", 2060 },
    { "TM_ING_UC_ING_PRI_MAP_ID", 2061 },
    { "TM_LOCAL_PORT", 2062 },
    { "TM_MC_AGG_LIST_MEMBER_REMAP_ID", 2063 },
    { "TM_MC_GROUP_ID", 2064 },
    { "TM_MC_PORT_AGG_ID", 2065 },
    { "TM_MC_PORT_AGG_LIST_ID", 2066 },
    { "TM_MC_Q_ID", 2067 },
    { "TM_MIRROR_ON_DROP_DESTINATION_ID", 2068 },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE_ID", 2069 },
    { "TM_MIRROR_ON_DROP_PROFILE_ID", 2070 },
    { "TM_OOBFC_Q_MAP_PROFILE_ID", 2071 },
    { "TM_PFC_PRI_PROFILE_ID", 2072 },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP_ID", 2073 },
    { "TM_PIPE", 2074 },
    { "TM_PRI_GRP_ID", 2075 },
    { "TM_PRI_GRP_POOL_MAP_ID", 2076 },
    { "TM_QUEUE_SIZE_QUANTIZATION_THRESHOLD", 2077 },
    { "TM_QUEUE_SIZE_SCALING_FACTOR", 2078 },
    { "TM_QUEUE_SIZE_WEIGHT", 2079 },
    { "TM_Q_ASSIGNMENT_PROFILE_ID", 2080 },
    { "TM_SCHEDULER_NODE_ID", 2081 },
    { "TM_SCHEDULER_PROFILE_ID", 2082 },
    { "TM_SCHEDULER_SHAPER_CPU_NODE_ID", 2083 },
    { "TM_SPARSE_GLOBAL_PORT", 2084 },
    { "TM_UC_Q_ID", 2085 },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE_ID", 2086 },
    { "TM_WRED_DROP_CURVE_SET_PROFILE_ID", 2087 },
    { "TM_WRED_PORT_SERVICE_POOL_ID", 2088 },
    { "TM_WRED_SERVICE_POOL_ID", 2089 },
    { "TM_WRED_TIME_PROFILE_ID", 2090 },
    { "TNL_ENCAP_SEQUENCE_NUMBER_ID", 2091 },
    { "TNL_ENCAP_SEQUENCE_PROFILE_ID", 2092 },
    { "TNL_ERR", 2093 },
    { "TNL_ERR_MASK", 2094 },
    { "TNL_ERR_TO_CPU", 2095 },
    { "TNL_MPLS_CONTROL_PKT_ID_0", 2096 },
    { "TNL_MPLS_CONTROL_PKT_ID_0_MASK", 2097 },
    { "TNL_MPLS_CONTROL_PKT_ID_1", 2098 },
    { "TNL_MPLS_CONTROL_PKT_ID_1_MASK", 2099 },
    { "TNL_MPLS_CONTROL_PKT_ID_2", 2100 },
    { "TNL_MPLS_CONTROL_PKT_ID_2_MASK", 2101 },
    { "TNL_MPLS_CONTROL_PKT_ID_3", 2102 },
    { "TNL_MPLS_CONTROL_PKT_ID_3_MASK", 2103 },
    { "TNL_MPLS_CONTROL_PKT_ID_4", 2104 },
    { "TNL_MPLS_CONTROL_PKT_ID_4_MASK", 2105 },
    { "TNL_MPLS_CONTROL_PKT_ID_5", 2106 },
    { "TNL_MPLS_CONTROL_PKT_ID_5_MASK", 2107 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_1", 2108 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_2", 2109 },
    { "TNL_MPLS_EXP_QOS_SELECTION_ID_3", 2110 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_1", 2111 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_2", 2112 },
    { "TNL_MPLS_EXP_REMARK_SELECTION_ID_3", 2113 },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE_ID", 2114 },
    { "TNL_MPLS_IP_PROTOCOL_ID", 2115 },
    { "TNL_MPLS_LABEL_DECAP_POLICY_ID", 2116 },
    { "TNL_MPLS_SPECIAL_LABEL_ID", 2117 },
    { "TNL_PW_DECAP_SEQUENCE_NUMBER_ID", 2118 },
    { "TOD_NSEC", 2119 },
    { "TOD_NSEC_OPER", 2120 },
    { "TOD_SEC", 2121 },
    { "TOD_SEC_OPER", 2122 },
    { "TOO_MANY_ACTIONS", 2123 },
    { "TOP_INDEX", 2124 },
    { "TOS", 2125 },
    { "TOTAL_ERR_CNT", 2126 },
    { "TOTAL_MC_USAGE_CELLS", 2127 },
    { "TOTAL_USAGE_CELLS", 2128 },
    { "TPID", 2129 },
    { "TRACE", 2130 },
    { "TRACE_CNT", 2131 },
    { "TRACE_MIRROR_INSTANCE_ID_0", 2132 },
    { "TRACE_MIRROR_INSTANCE_ID_1", 2133 },
    { "TRACE_MIRROR_INSTANCE_ID_2", 2134 },
    { "TRACE_MIRROR_INSTANCE_ID_3", 2135 },
    { "TRACE_MIRROR_INSTANCE_ID_4", 2136 },
    { "TRACE_MIRROR_INSTANCE_ID_5", 2137 },
    { "TRACE_MIRROR_INSTANCE_ID_6", 2138 },
    { "TRACE_MIRROR_INSTANCE_ID_7", 2139 },
    { "TRACKING_MODE", 2140 },
    { "TRACKING_PARAMETERS_TYPE", 2141 },
    { "TRACKING_PARAMETERS_UDF_POLICY_ID", 2142 },
    { "TRAFFIC_CLASS", 2143 },
    { "TRANSFORM_ERROR_CNT", 2144 },
    { "TRANSMIT_INTERVAL", 2145 },
    { "TRAVERSE_OPCODE", 2146 },
    { "TRIGGER", 2147 },
    { "TRUNCATE", 2148 },
    { "TRUNCATE_ACTION", 2149 },
    { "TRUNCATE_CPU_COPY", 2150 },
    { "TRUNCATE_LENGTH", 2151 },
    { "TRUNCATE_ZONE", 2152 },
    { "TRUNK_HASH_OUTPUT_SELECTION_PROFILE_ID", 2153 },
    { "TRUNK_ID", 2154 },
    { "TRUNK_SYSTEM_FAILOVER", 2155 },
    { "TRUNK_SYSTEM_ID", 2156 },
    { "TRUST_EGR_OBJ_TABLE_SEL_0", 2157 },
    { "TRUST_EGR_OBJ_TABLE_SEL_1", 2158 },
    { "TRUST_FWD_POLICY", 2159 },
    { "TRUST_INCOMING_VID", 2160 },
    { "TS_COMP_MODE", 2161 },
    { "TS_DELAY_REQ", 2162 },
    { "TS_PDELAY_REQ", 2163 },
    { "TS_PDELAY_RESP", 2164 },
    { "TS_PLL_CLK_SEL", 2165 },
    { "TS_SYNC", 2166 },
    { "TTL", 2167 },
    { "TTL_1", 2168 },
    { "TTL_1_MASK", 2169 },
    { "TTL_1_TO_CPU", 2170 },
    { "TTL_ERROR_TO_CPU", 2171 },
    { "TVCO_SOURCE_INDEX", 2172 },
    { "TX", 2173 },
    { "TXFIR_TAP_MODE", 2174 },
    { "TXFIR_TAP_MODE_AUTO", 2175 },
    { "TX_1023B_PKT", 2176 },
    { "TX_127B_PKT", 2177 },
    { "TX_1518B_PKT", 2178 },
    { "TX_16383B_PKT", 2179 },
    { "TX_2047B_PKT", 2180 },
    { "TX_255B_PKT", 2181 },
    { "TX_4095B_PKT", 2182 },
    { "TX_511B_PKT", 2183 },
    { "TX_64B_PKT", 2184 },
    { "TX_9216B_PKT", 2185 },
    { "TX_AMP", 2186 },
    { "TX_AMP_AUTO", 2187 },
    { "TX_AMP_SIGN", 2188 },
    { "TX_BC_PKT", 2189 },
    { "TX_BYTES", 2190 },
    { "TX_CTL_PKT", 2191 },
    { "TX_DOUBLE_VLAN_PKT", 2192 },
    { "TX_DRV_MODE", 2193 },
    { "TX_DRV_MODE_AUTO", 2194 },
    { "TX_DRV_MODE_SIGN", 2195 },
    { "TX_ENABLE", 2196 },
    { "TX_ENABLE_AUTO", 2197 },
    { "TX_ENABLE_OPER", 2198 },
    { "TX_ERR_PKT", 2199 },
    { "TX_EXCESS_COLLISION_PKT", 2200 },
    { "TX_FCS_ERR_PKT", 2201 },
    { "TX_FIFO_UNDER_RUN_PKT", 2202 },
    { "TX_FRAGMENT_PKT", 2203 },
    { "TX_HCFC_MSG", 2204 },
    { "TX_HOL_BLOCK_PKT", 2205 },
    { "TX_INTERVAL", 2206 },
    { "TX_JABBER_PKT", 2207 },
    { "TX_LANE_MAP", 2208 },
    { "TX_LANE_MAP_AUTO", 2209 },
    { "TX_LANE_MAP_OPER", 2210 },
    { "TX_LATE_COLLISION_PKT", 2211 },
    { "TX_LLFC_LOGICAL_MSG", 2212 },
    { "TX_LLFC_PHYSICAL_MSG", 2213 },
    { "TX_LO_PWR_IDLE_DURATION", 2214 },
    { "TX_LO_PWR_IDLE_EVENT", 2215 },
    { "TX_MAIN", 2216 },
    { "TX_MAIN_AUTO", 2217 },
    { "TX_MAIN_SIGN", 2218 },
    { "TX_MC_PKT", 2219 },
    { "TX_MODE", 2220 },
    { "TX_MULTI_COLLISION_PKT", 2221 },
    { "TX_MULTI_DEFERED_PKT", 2222 },
    { "TX_OK_PKT", 2223 },
    { "TX_OVER_SIZE_PKT", 2224 },
    { "TX_PAUSE_CTL_PKT", 2225 },
    { "TX_PER_PRI_PAUSE_CTL_PKT", 2226 },
    { "TX_PFC_OFF_PKT_PRI0", 2227 },
    { "TX_PFC_OFF_PKT_PRI1", 2228 },
    { "TX_PFC_OFF_PKT_PRI2", 2229 },
    { "TX_PFC_OFF_PKT_PRI3", 2230 },
    { "TX_PFC_OFF_PKT_PRI4", 2231 },
    { "TX_PFC_OFF_PKT_PRI5", 2232 },
    { "TX_PFC_OFF_PKT_PRI6", 2233 },
    { "TX_PFC_OFF_PKT_PRI7", 2234 },
    { "TX_PFC_PKT_PRI0", 2235 },
    { "TX_PFC_PKT_PRI1", 2236 },
    { "TX_PFC_PKT_PRI2", 2237 },
    { "TX_PFC_PKT_PRI3", 2238 },
    { "TX_PFC_PKT_PRI4", 2239 },
    { "TX_PFC_PKT_PRI5", 2240 },
    { "TX_PFC_PKT_PRI6", 2241 },
    { "TX_PFC_PKT_PRI7", 2242 },
    { "TX_PI_FREQ_OVERRIDE", 2243 },
    { "TX_PI_FREQ_OVERRIDE_AUTO", 2244 },
    { "TX_PI_FREQ_OVERRIDE_SIGN", 2245 },
    { "TX_PKT", 2246 },
    { "TX_PKTS", 2247 },
    { "TX_PKT_CNT", 2248 },
    { "TX_PKT_FAILS", 2249 },
    { "TX_PKT_FAILURE_CNT", 2250 },
    { "TX_POLARITY_FLIP", 2251 },
    { "TX_POLARITY_FLIP_AUTO", 2252 },
    { "TX_POLARITY_FLIP_OPER", 2253 },
    { "TX_POST", 2254 },
    { "TX_POST2", 2255 },
    { "TX_POST2_AUTO", 2256 },
    { "TX_POST2_SIGN", 2257 },
    { "TX_POST3", 2258 },
    { "TX_POST3_AUTO", 2259 },
    { "TX_POST3_SIGN", 2260 },
    { "TX_POST_AUTO", 2261 },
    { "TX_POST_SIGN", 2262 },
    { "TX_PRE", 2263 },
    { "TX_PRE2", 2264 },
    { "TX_PRE2_AUTO", 2265 },
    { "TX_PRE2_SIGN", 2266 },
    { "TX_PRE3", 2267 },
    { "TX_PRE3_AUTO", 2268 },
    { "TX_PRE3_SIGN", 2269 },
    { "TX_PRE_AUTO", 2270 },
    { "TX_PRE_SIGN", 2271 },
    { "TX_RECORD_CNT", 2272 },
    { "TX_RPARA", 2273 },
    { "TX_RPARA_AUTO", 2274 },
    { "TX_RPARA_SIGN", 2275 },
    { "TX_RUNT_PKT", 2276 },
    { "TX_SIG_MODE", 2277 },
    { "TX_SIG_MODE_AUTO", 2278 },
    { "TX_SINGLE_COLLISION_PKT", 2279 },
    { "TX_SINGLE_DEFERED_PKT", 2280 },
    { "TX_SQUELCH", 2281 },
    { "TX_SQUELCH_AUTO", 2282 },
    { "TX_TIMESTAMP", 2283 },
    { "TX_TOTAL_COLLISION", 2284 },
    { "TX_UC_PKT", 2285 },
    { "TX_VLAN_PKT", 2286 },
    { "TX_VLAN_TAG_PKT", 2287 },
    { "TYPE", 2288 },
    { "UC_BASE_INDEX", 2289 },
    { "UC_CELLS", 2290 },
    { "UC_COS", 2291 },
    { "UC_COS_STRENGTH", 2292 },
    { "UC_EGR_BLOCK", 2293 },
    { "UC_ELEPHANT_COS", 2294 },
    { "UC_GREEN_PKT", 2295 },
    { "UC_HASH_USE_SRC_PORT", 2296 },
    { "UC_MAX_MEMBERS", 2297 },
    { "UC_MEMBER_CNT", 2298 },
    { "UC_MEMBER_MODID", 2299 },
    { "UC_MEMBER_MODPORT", 2300 },
    { "UC_MEMBER_PORT_SYSTEM", 2301 },
    { "UC_MIN_USAGE_CELLS", 2302 },
    { "UC_NUM_ENTRIES", 2303 },
    { "UC_PKT", 2304 },
    { "UC_PKT_MC_COS", 2305 },
    { "UC_PKT_MC_COS_OVERRIDE", 2306 },
    { "UC_Q", 2307 },
    { "UC_Q_CELLS", 2308 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS", 2309 },
    { "UC_Q_GRP_MIN_GUARANTEE_CELLS_OPER", 2310 },
    { "UC_Q_PORT", 2311 },
    { "UC_RED_PKT", 2312 },
    { "UC_RTAG", 2313 },
    { "UC_SHARED_USAGE_CELLS", 2314 },
    { "UC_TM_EBST_DATA_ID", 2315 },
    { "UC_TOTAL_USAGE_CELLS", 2316 },
    { "UC_YELLOW_PKT", 2317 },
    { "UDF_FIELD_MUX_SELECT_ID", 2318 },
    { "UDF_POLICY_ID", 2319 },
    { "UDF_POLICY_INFO_ID", 2320 },
    { "UDP_CHKSUM", 2321 },
    { "UDP_DST_PORT", 2322 },
    { "UDP_DST_PORT_EQUAL_TO_SRC_PORT", 2323 },
    { "UDP_LOG_MASK", 2324 },
    { "UDP_SRC_PORT", 2325 },
    { "UNDERLAY_DST_IPV4", 2326 },
    { "UNDERLAY_DST_IPV6_LOWER", 2327 },
    { "UNDERLAY_DST_IPV6_UPPER", 2328 },
    { "UNDERLAY_DST_MAC", 2329 },
    { "UNDERLAY_HOP_LIMIT", 2330 },
    { "UNDERLAY_INNER_TPID", 2331 },
    { "UNDERLAY_INNER_VLAN_ID", 2332 },
    { "UNDERLAY_INNER_VLAN_PRI", 2333 },
    { "UNDERLAY_RANDOM_SEED", 2334 },
    { "UNDERLAY_SRC_IPV4", 2335 },
    { "UNDERLAY_SRC_IPV6_LOWER", 2336 },
    { "UNDERLAY_SRC_IPV6_UPPER", 2337 },
    { "UNDERLAY_SRC_MAC", 2338 },
    { "UNDERLAY_TAG_TYPE", 2339 },
    { "UNDERLAY_TOS", 2340 },
    { "UNDERLAY_TPID", 2341 },
    { "UNDERLAY_TRAFFIC_CLASS", 2342 },
    { "UNDERLAY_TTL", 2343 },
    { "UNDERLAY_UDP_DST_PORT", 2344 },
    { "UNDERLAY_UDP_SRC_PORT", 2345 },
    { "UNDERLAY_VLAN_ID", 2346 },
    { "UNDERLAY_VLAN_PRI", 2347 },
    { "UNEXPECTED_MEG_DEFECT", 2348 },
    { "UNEXPECTED_MEG_DEFECT_CLEAR", 2349 },
    { "UNKNOWN_VLAN", 2350 },
    { "UNKNOWN_VLAN_MASK", 2351 },
    { "UNMARKED", 2352 },
    { "UNRELIABLE_LOS", 2353 },
    { "UNRELIABLE_LOS_AUTO", 2354 },
    { "UNTAG", 2355 },
    { "UPDATE_OPCODE", 2356 },
    { "URPF_DEFAULT_ROUTE_CHECK", 2357 },
    { "URPF_DROP", 2358 },
    { "URPF_FAIL", 2359 },
    { "URPF_FAIL_MASK", 2360 },
    { "URPF_MODE", 2361 },
    { "USAGE_CELLS", 2362 },
    { "USER_DEFINED_PROTOCOL_DST_MAC", 2363 },
    { "USER_DEFINED_PROTOCOL_DST_MAC_MASK", 2364 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE", 2365 },
    { "USER_DEFINED_PROTOCOL_ETHERTYPE_MASK", 2366 },
    { "USER_DEFINED_PROTOCOL_MATCH", 2367 },
    { "USER_DEFINED_PROTOCOL_TRAFFIC_CLASS", 2368 },
    { "USER_DEFINED_VALUE", 2369 },
    { "USE_DIP_IN_HASH_CALC", 2370 },
    { "USE_DYNAMIC_MAX_USAGE_CELLS", 2371 },
    { "USE_IVID_AS_OVID", 2372 },
    { "USE_QGROUP_MIN", 2373 },
    { "USE_TABLE_VLAN_OUTER_TPID_ID", 2374 },
    { "V4IPMC", 2375 },
    { "V4L3", 2376 },
    { "V6IPMC", 2377 },
    { "V6L3", 2378 },
    { "VALIDATE_ERROR_CNT", 2379 },
    { "VALUE", 2380 },
    { "VALUE_LOWER", 2381 },
    { "VALUE_UPPER", 2382 },
    { "VARIABLE_FLAG", 2383 },
    { "VARIANT", 2384 },
    { "VCO_RATE", 2385 },
    { "VECTOR_TYPE", 2386 },
    { "VENDOR_ID", 2387 },
    { "VERSION", 2388 },
    { "VFI_EGR_ADAPT_PORT_GRP", 2389 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 2390 },
    { "VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 2391 },
    { "VFP", 2392 },
    { "VFP_MASK", 2393 },
    { "VLAN_ASSIGNMENT_BASED_IPV4", 2394 },
    { "VLAN_ASSIGNMENT_BASED_MAC", 2395 },
    { "VLAN_ASSIGNMENT_INNER_VLAN_RANGE_ID", 2396 },
    { "VLAN_ASSIGNMENT_OUTER_VLAN_RANGE_ID", 2397 },
    { "VLAN_ASSIGNMENT_PROTOCOL_ID", 2398 },
    { "VLAN_EGR_MEMBER_PROFILE_ID", 2399 },
    { "VLAN_EGR_STG_PROFILE_ID", 2400 },
    { "VLAN_EGR_TAG_ACTION_PROFILE_ID", 2401 },
    { "VLAN_EGR_UNTAG_PROFILE_ID", 2402 },
    { "VLAN_ID", 2403 },
    { "VLAN_ID_MAX", 2404 },
    { "VLAN_ID_MIN", 2405 },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE_ID", 2406 },
    { "VLAN_ING_EGR_STG_MEMBER_PROFILE_ID", 2407 },
    { "VLAN_ING_MEMBER_PROFILE_ID", 2408 },
    { "VLAN_ING_STG_PROFILE_ID", 2409 },
    { "VLAN_ING_TAG_ACTION_PROFILE_ID", 2410 },
    { "VLAN_OUTER_TPID_ID", 2411 },
    { "VLAN_PRECEDENCE", 2412 },
    { "VLAN_PRI", 2413 },
    { "VLAN_XLATE_MISS", 2414 },
    { "VLAN_XLATE_MISS_MASK", 2415 },
    { "VNID", 2416 },
    { "VNTAG", 2417 },
    { "VNTAG_ETHERTYPE", 2418 },
    { "VNTAG_PARSE", 2419 },
    { "VXLAN_TYPE", 2420 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP", 2421 },
    { "VXLAN_VFI_EGR_ADAPT_PORT_GRP_LOOKUP_MISS_DROP", 2422 },
    { "VXLAN_VNID", 2423 },
    { "WAL_DEPTH_MULTIPLIER", 2424 },
    { "WAL_READER_USE_FIFO_CHANNEL_OP_THRESHOLD", 2425 },
    { "WDRR_CREDITS", 2426 },
    { "WECMP", 2427 },
    { "WEIGHT", 2428 },
    { "WIRE_FORMAT", 2429 },
    { "WRED", 2430 },
    { "WRED_GREEN_PKT", 2431 },
    { "WRED_PKT", 2432 },
    { "WRED_RED_PKT", 2433 },
    { "WRED_YELLOW_PKT", 2434 },
    { "WRR", 2435 },
    { "WRR_CREDITS", 2436 },
    { "XOFF_TIMER", 2437 },
    { "XOR_BANK", 2438 },
    { "XOR_SALT_BIN_A", 2439 },
    { "XOR_SALT_BIN_B", 2440 },
    { "XOR_SALT_BIN_C", 2441 },
    { "YELLOW_DROP", 2442 },
    { "YELLOW_LIMIT_CELLS_STATIC", 2443 },
    { "YELLOW_LIMIT_CELLS_STATIC_OPER", 2444 },
    { "YELLOW_LIMIT_DYNAMIC", 2445 },
    { "YELLOW_OFFSET_CELLS", 2446 },
    { "YELLOW_OFFSET_EGR", 2447 },
    { "YELLOW_OFFSET_ING", 2448 },
    { "YELLOW_PKT", 2449 },
    { "YELLOW_SHARED_LIMIT_CELLS", 2450 },
    { "YELLOW_SHARED_LIMIT_CELLS_OPER", 2451 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS", 2452 },
    { "YELLOW_SHARED_RESUME_LIMIT_CELLS_OPER", 2453 },
};

/* enum LTID_T */
#include <bcmltd/id/bcmltd_common_id.h> /* LTID_T */
static const shr_enum_map_t bcm56880_a0_lrd_ltid_t_enum[BCM56880_A0_LRD_LTID_T_ENUM_COUNT] = {
    { "INVALID_LT", -1 },
    { "CTR_CONTROL", CTR_CONTROLt },
    { "CTR_EFLEX_CONFIG", CTR_EFLEX_CONFIGt },
    { "CTR_EGR_DROP_EVENT", CTR_EGR_DROP_EVENTt },
    { "CTR_EGR_EFLEX_ACTION_PROFILE_INFO", CTR_EGR_EFLEX_ACTION_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_BITP_PROFILE", CTR_EGR_EFLEX_BITP_PROFILEt },
    { "CTR_EGR_EFLEX_ERROR_STATS", CTR_EGR_EFLEX_ERROR_STATSt },
    { "CTR_EGR_EFLEX_GROUP_ACTION_PROFILE", CTR_EGR_EFLEX_GROUP_ACTION_PROFILEt },
    { "CTR_EGR_EFLEX_HITBIT_CONTROL", CTR_EGR_EFLEX_HITBIT_CONTROLt },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE", CTR_EGR_EFLEX_OPERAND_PROFILEt },
    { "CTR_EGR_EFLEX_OPERAND_PROFILE_INFO", CTR_EGR_EFLEX_OPERAND_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE", CTR_EGR_EFLEX_RANGE_CHK_PROFILEt },
    { "CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFO", CTR_EGR_EFLEX_RANGE_CHK_PROFILE_INFOt },
    { "CTR_EGR_EFLEX_STATS", CTR_EGR_EFLEX_STATSt },
    { "CTR_EGR_EFLEX_TRIGGER", CTR_EGR_EFLEX_TRIGGERt },
    { "CTR_EGR_FLEX_POOL_CONTROL", CTR_EGR_FLEX_POOL_CONTROLt },
    { "CTR_EGR_FLEX_POOL_INFO", CTR_EGR_FLEX_POOL_INFOt },
    { "CTR_EGR_MC_Q", CTR_EGR_MC_Qt },
    { "CTR_EGR_Q_CONTROL", CTR_EGR_Q_CONTROLt },
    { "CTR_EGR_TM_BST_MC_Q", CTR_EGR_TM_BST_MC_Qt },
    { "CTR_EGR_TM_BST_PORT_SERVICE_POOL", CTR_EGR_TM_BST_PORT_SERVICE_POOLt },
    { "CTR_EGR_TM_BST_SERVICE_POOL", CTR_EGR_TM_BST_SERVICE_POOLt },
    { "CTR_EGR_TM_BST_UC_Q", CTR_EGR_TM_BST_UC_Qt },
    { "CTR_EGR_TM_PORT", CTR_EGR_TM_PORTt },
    { "CTR_EGR_TM_PORT_DROP", CTR_EGR_TM_PORT_DROPt },
    { "CTR_EGR_TM_PORT_SERVICE_POOL", CTR_EGR_TM_PORT_SERVICE_POOLt },
    { "CTR_EGR_TM_SERVICE_POOL", CTR_EGR_TM_SERVICE_POOLt },
    { "CTR_EGR_TRACE_EVENT", CTR_EGR_TRACE_EVENTt },
    { "CTR_EGR_UC_Q", CTR_EGR_UC_Qt },
    { "CTR_ETRAP", CTR_ETRAPt },
    { "CTR_EVENT_SYNC_STATE", CTR_EVENT_SYNC_STATEt },
    { "CTR_EVENT_SYNC_STATE_CONTROL", CTR_EVENT_SYNC_STATE_CONTROLt },
    { "CTR_ING_DROP_EVENT", CTR_ING_DROP_EVENTt },
    { "CTR_ING_EFLEX_ACTION_PROFILE_INFO", CTR_ING_EFLEX_ACTION_PROFILE_INFOt },
    { "CTR_ING_EFLEX_BITP_PROFILE", CTR_ING_EFLEX_BITP_PROFILEt },
    { "CTR_ING_EFLEX_ERROR_STATS", CTR_ING_EFLEX_ERROR_STATSt },
    { "CTR_ING_EFLEX_GROUP_ACTION_PROFILE", CTR_ING_EFLEX_GROUP_ACTION_PROFILEt },
    { "CTR_ING_EFLEX_HITBIT_CONTROL", CTR_ING_EFLEX_HITBIT_CONTROLt },
    { "CTR_ING_EFLEX_OPERAND_PROFILE", CTR_ING_EFLEX_OPERAND_PROFILEt },
    { "CTR_ING_EFLEX_OPERAND_PROFILE_INFO", CTR_ING_EFLEX_OPERAND_PROFILE_INFOt },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE", CTR_ING_EFLEX_RANGE_CHK_PROFILEt },
    { "CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFO", CTR_ING_EFLEX_RANGE_CHK_PROFILE_INFOt },
    { "CTR_ING_EFLEX_STATS", CTR_ING_EFLEX_STATSt },
    { "CTR_ING_EFLEX_TRIGGER", CTR_ING_EFLEX_TRIGGERt },
    { "CTR_ING_FLEX_POOL_CONTROL", CTR_ING_FLEX_POOL_CONTROLt },
    { "CTR_ING_FLEX_POOL_INFO", CTR_ING_FLEX_POOL_INFOt },
    { "CTR_ING_PFC", CTR_ING_PFCt },
    { "CTR_ING_TM_BST_PORT_PRI_GRP", CTR_ING_TM_BST_PORT_PRI_GRPt },
    { "CTR_ING_TM_BST_PORT_SERVICE_POOL", CTR_ING_TM_BST_PORT_SERVICE_POOLt },
    { "CTR_ING_TM_BST_SERVICE_POOL", CTR_ING_TM_BST_SERVICE_POOLt },
    { "CTR_ING_TM_HEADROOM_POOL", CTR_ING_TM_HEADROOM_POOLt },
    { "CTR_ING_TM_PORT_PRI_GRP", CTR_ING_TM_PORT_PRI_GRPt },
    { "CTR_ING_TM_PORT_UC_DROP", CTR_ING_TM_PORT_UC_DROPt },
    { "CTR_ING_TM_SERVICE_POOL", CTR_ING_TM_SERVICE_POOLt },
    { "CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROP", CTR_ING_TM_THD_HEADROOM_POOL_LOSSLESS_UC_DROPt },
    { "CTR_ING_TM_THD_PORT_SERVICE_POOL", CTR_ING_TM_THD_PORT_SERVICE_POOLt },
    { "CTR_ING_TRACE_EVENT", CTR_ING_TRACE_EVENTt },
    { "CTR_MAC", CTR_MACt },
    { "CTR_MAC_ERR", CTR_MAC_ERRt },
    { "CTR_MIRROR", CTR_MIRRORt },
    { "CTR_TM_BST_DEVICE", CTR_TM_BST_DEVICEt },
    { "CTR_TM_BST_REPL_Q_GLOBAL", CTR_TM_BST_REPL_Q_GLOBALt },
    { "CTR_TM_BST_REPL_Q_PRI_QUEUE", CTR_TM_BST_REPL_Q_PRI_QUEUEt },
    { "CTR_TM_BUFFER_POOL_DROP", CTR_TM_BUFFER_POOL_DROPt },
    { "CTR_TM_MC_Q_DROP", CTR_TM_MC_Q_DROPt },
    { "CTR_TM_MIRROR_ON_DROP_BUFFER_POOL", CTR_TM_MIRROR_ON_DROP_BUFFER_POOLt },
    { "CTR_TM_OBM_PORT_DROP", CTR_TM_OBM_PORT_DROPt },
    { "CTR_TM_OBM_PORT_FLOW_CTRL", CTR_TM_OBM_PORT_FLOW_CTRLt },
    { "CTR_TM_OBM_PORT_USAGE", CTR_TM_OBM_PORT_USAGEt },
    { "CTR_TM_REPL_Q", CTR_TM_REPL_Qt },
    { "CTR_TM_REPL_Q_DROP", CTR_TM_REPL_Q_DROPt },
    { "CTR_TM_REPL_Q_SERVICE_POOL", CTR_TM_REPL_Q_SERVICE_POOLt },
    { "CTR_TM_THD_MC_Q", CTR_TM_THD_MC_Qt },
    { "CTR_TM_THD_Q_GRP", CTR_TM_THD_Q_GRPt },
    { "CTR_TM_THD_UC_Q", CTR_TM_THD_UC_Qt },
    { "CTR_TM_UC_Q_DROP", CTR_TM_UC_Q_DROPt },
    { "DEVICE_CONFIG", DEVICE_CONFIGt },
    { "DEVICE_EM_BANK", DEVICE_EM_BANKt },
    { "DEVICE_EM_BANK_INFO", DEVICE_EM_BANK_INFOt },
    { "DEVICE_EM_BANK_PAIR", DEVICE_EM_BANK_PAIRt },
    { "DEVICE_EM_GROUP", DEVICE_EM_GROUPt },
    { "DEVICE_EM_GROUP_INFO", DEVICE_EM_GROUP_INFOt },
    { "DEVICE_EM_TILE", DEVICE_EM_TILEt },
    { "DEVICE_EM_TILE_INFO", DEVICE_EM_TILE_INFOt },
    { "DEVICE_EM_TILE_MODE_INFO", DEVICE_EM_TILE_MODE_INFOt },
    { "DEVICE_INFO", DEVICE_INFOt },
    { "DEVICE_OP_DSH_INFO", DEVICE_OP_DSH_INFOt },
    { "DEVICE_OP_PT_INFO", DEVICE_OP_PT_INFOt },
    { "DEVICE_PKT_RX_Q", DEVICE_PKT_RX_Qt },
    { "DEVICE_TS_BROADSYNC_CONTROL", DEVICE_TS_BROADSYNC_CONTROLt },
    { "DEVICE_TS_BROADSYNC_INTERFACE", DEVICE_TS_BROADSYNC_INTERFACEt },
    { "DEVICE_TS_BROADSYNC_LOG", DEVICE_TS_BROADSYNC_LOGt },
    { "DEVICE_TS_BROADSYNC_LOG_CONTROL", DEVICE_TS_BROADSYNC_LOG_CONTROLt },
    { "DEVICE_TS_BROADSYNC_LOG_STATUS", DEVICE_TS_BROADSYNC_LOG_STATUSt },
    { "DEVICE_TS_BROADSYNC_SIGNAL_OUTPUT", DEVICE_TS_BROADSYNC_SIGNAL_OUTPUTt },
    { "DEVICE_TS_BROADSYNC_STATUS", DEVICE_TS_BROADSYNC_STATUSt },
    { "DEVICE_TS_CONTROL", DEVICE_TS_CONTROLt },
    { "DEVICE_TS_PTP_PROFILE", DEVICE_TS_PTP_PROFILEt },
    { "DEVICE_TS_SYNCE_CLK_CONTROL", DEVICE_TS_SYNCE_CLK_CONTROLt },
    { "DEVICE_TS_TIMESTAMP_PROFILE", DEVICE_TS_TIMESTAMP_PROFILEt },
    { "DEVICE_TS_TOD", DEVICE_TS_TODt },
    { "DEVICE_WAL_CONFIG", DEVICE_WAL_CONFIGt },
    { "DLB_CONTROL", DLB_CONTROLt },
    { "DLB_ECMP", DLB_ECMPt },
    { "DLB_ECMP_CONTROL", DLB_ECMP_CONTROLt },
    { "DLB_ECMP_MONITOR", DLB_ECMP_MONITORt },
    { "DLB_ECMP_PORT_CONTROL", DLB_ECMP_PORT_CONTROLt },
    { "DLB_ECMP_PORT_STATUS", DLB_ECMP_PORT_STATUSt },
    { "DLB_ECMP_STATS", DLB_ECMP_STATSt },
    { "DLB_PORT_CONTROL", DLB_PORT_CONTROLt },
    { "DLB_QUALITY_MAP", DLB_QUALITY_MAPt },
    { "DLB_QUANTIZATION_THRESHOLD", DLB_QUANTIZATION_THRESHOLDt },
    { "DLB_TRUNK", DLB_TRUNKt },
    { "DLB_TRUNK_CONTROL", DLB_TRUNK_CONTROLt },
    { "DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILE", DLB_TRUNK_HASH_OUTPUT_SELECTION_PROFILEt },
    { "DLB_TRUNK_MONITOR", DLB_TRUNK_MONITORt },
    { "DLB_TRUNK_PORT_CONTROL", DLB_TRUNK_PORT_CONTROLt },
    { "DLB_TRUNK_PORT_STATUS", DLB_TRUNK_PORT_STATUSt },
    { "DLB_TRUNK_STATS", DLB_TRUNK_STATSt },
    { "DOS_CONTROL", DOS_CONTROLt },
    { "ECMP_CONTROL", ECMP_CONTROLt },
    { "ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILE", ECMP_LEVEL0_HASH_OUTPUT_CONTROL_PROFILEt },
    { "ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILE", ECMP_LEVEL1_HASH_OUTPUT_CONTROL_PROFILEt },
    { "ECN_CNG_TO_WRED", ECN_CNG_TO_WREDt },
    { "ECN_MPLS_EXP_TO_IP_ECN", ECN_MPLS_EXP_TO_IP_ECNt },
    { "ECN_WRED_UPDATE", ECN_WRED_UPDATEt },
    { "FLEX_DIGEST_HASH_PROFILE", FLEX_DIGEST_HASH_PROFILEt },
    { "FLEX_DIGEST_HASH_SALT", FLEX_DIGEST_HASH_SALTt },
    { "FLEX_DIGEST_LKUP_MASK_PROFILE", FLEX_DIGEST_LKUP_MASK_PROFILEt },
    { "FLEX_DIGEST_NORM_PROFILE", FLEX_DIGEST_NORM_PROFILEt },
    { "FLEX_DIGEST_NORM_PROFILE_SEED", FLEX_DIGEST_NORM_PROFILE_SEEDt },
    { "FLEX_QOS_EGR_ECN_0", FLEX_QOS_EGR_ECN_0t },
    { "FLEX_QOS_EGR_ECN_1", FLEX_QOS_EGR_ECN_1t },
    { "FLEX_QOS_EGR_ECN_10", FLEX_QOS_EGR_ECN_10t },
    { "FLEX_QOS_EGR_ECN_11", FLEX_QOS_EGR_ECN_11t },
    { "FLEX_QOS_EGR_ECN_2", FLEX_QOS_EGR_ECN_2t },
    { "FLEX_QOS_EGR_ECN_3", FLEX_QOS_EGR_ECN_3t },
    { "FLEX_QOS_EGR_ECN_4", FLEX_QOS_EGR_ECN_4t },
    { "FLEX_QOS_EGR_ECN_5", FLEX_QOS_EGR_ECN_5t },
    { "FLEX_QOS_EGR_ECN_6", FLEX_QOS_EGR_ECN_6t },
    { "FLEX_QOS_EGR_ECN_7", FLEX_QOS_EGR_ECN_7t },
    { "FLEX_QOS_EGR_ECN_8", FLEX_QOS_EGR_ECN_8t },
    { "FLEX_QOS_EGR_ECN_9", FLEX_QOS_EGR_ECN_9t },
    { "FLEX_QOS_EGR_PHB_0", FLEX_QOS_EGR_PHB_0t },
    { "FLEX_QOS_EGR_PHB_1", FLEX_QOS_EGR_PHB_1t },
    { "FLEX_QOS_EGR_PHB_10", FLEX_QOS_EGR_PHB_10t },
    { "FLEX_QOS_EGR_PHB_11", FLEX_QOS_EGR_PHB_11t },
    { "FLEX_QOS_EGR_PHB_2", FLEX_QOS_EGR_PHB_2t },
    { "FLEX_QOS_EGR_PHB_3", FLEX_QOS_EGR_PHB_3t },
    { "FLEX_QOS_EGR_PHB_4", FLEX_QOS_EGR_PHB_4t },
    { "FLEX_QOS_EGR_PHB_5", FLEX_QOS_EGR_PHB_5t },
    { "FLEX_QOS_EGR_PHB_6", FLEX_QOS_EGR_PHB_6t },
    { "FLEX_QOS_EGR_PHB_7", FLEX_QOS_EGR_PHB_7t },
    { "FLEX_QOS_EGR_PHB_8", FLEX_QOS_EGR_PHB_8t },
    { "FLEX_QOS_EGR_PHB_9", FLEX_QOS_EGR_PHB_9t },
    { "FLEX_QOS_EGR_POLICY", FLEX_QOS_EGR_POLICYt },
    { "FLEX_QOS_ING_ECN", FLEX_QOS_ING_ECNt },
    { "FLEX_QOS_ING_PHB", FLEX_QOS_ING_PHBt },
    { "FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILE", FLEX_QOS_ING_PHB_INT_CNG_STRENGTH_PROFILEt },
    { "FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILE", FLEX_QOS_ING_PHB_INT_PRI_STRENGTH_PROFILEt },
    { "FLEX_QOS_ING_POLICY", FLEX_QOS_ING_POLICYt },
    { "FLEX_STATE_EGR_ACTION_PROFILE_INFO", FLEX_STATE_EGR_ACTION_PROFILE_INFOt },
    { "FLEX_STATE_EGR_BITP_PROFILE", FLEX_STATE_EGR_BITP_PROFILEt },
    { "FLEX_STATE_EGR_ERROR_STATS", FLEX_STATE_EGR_ERROR_STATSt },
    { "FLEX_STATE_EGR_GROUP_ACTION_PROFILE", FLEX_STATE_EGR_GROUP_ACTION_PROFILEt },
    { "FLEX_STATE_EGR_OPERAND_PROFILE", FLEX_STATE_EGR_OPERAND_PROFILEt },
    { "FLEX_STATE_EGR_OPERAND_PROFILE_INFO", FLEX_STATE_EGR_OPERAND_PROFILE_INFOt },
    { "FLEX_STATE_EGR_POOL_INFO", FLEX_STATE_EGR_POOL_INFOt },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE", FLEX_STATE_EGR_RANGE_CHK_PROFILEt },
    { "FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFO", FLEX_STATE_EGR_RANGE_CHK_PROFILE_INFOt },
    { "FLEX_STATE_EGR_STATS", FLEX_STATE_EGR_STATSt },
    { "FLEX_STATE_EGR_TRIGGER", FLEX_STATE_EGR_TRIGGERt },
    { "FLEX_STATE_ING_1_BITP_PROFILE", FLEX_STATE_ING_1_BITP_PROFILEt },
    { "FLEX_STATE_ING_ACTION_PROFILE_INFO", FLEX_STATE_ING_ACTION_PROFILE_INFOt },
    { "FLEX_STATE_ING_BITP_PROFILE", FLEX_STATE_ING_BITP_PROFILEt },
    { "FLEX_STATE_ING_ERROR_STATS", FLEX_STATE_ING_ERROR_STATSt },
    { "FLEX_STATE_ING_GROUP_ACTION_PROFILE", FLEX_STATE_ING_GROUP_ACTION_PROFILEt },
    { "FLEX_STATE_ING_OPERAND_PROFILE", FLEX_STATE_ING_OPERAND_PROFILEt },
    { "FLEX_STATE_ING_OPERAND_PROFILE_INFO", FLEX_STATE_ING_OPERAND_PROFILE_INFOt },
    { "FLEX_STATE_ING_POOL_INFO", FLEX_STATE_ING_POOL_INFOt },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE", FLEX_STATE_ING_RANGE_CHK_PROFILEt },
    { "FLEX_STATE_ING_RANGE_CHK_PROFILE_INFO", FLEX_STATE_ING_RANGE_CHK_PROFILE_INFOt },
    { "FLEX_STATE_ING_STATS", FLEX_STATE_ING_STATSt },
    { "FLEX_STATE_ING_TRIGGER", FLEX_STATE_ING_TRIGGERt },
    { "FP_COMPRESSION_INDEX_REMAP_0", FP_COMPRESSION_INDEX_REMAP_0t },
    { "FP_COMPRESSION_INDEX_REMAP_1", FP_COMPRESSION_INDEX_REMAP_1t },
    { "FP_COMPRESSION_INDEX_REMAP_2", FP_COMPRESSION_INDEX_REMAP_2t },
    { "FP_COMPRESSION_INDEX_REMAP_3", FP_COMPRESSION_INDEX_REMAP_3t },
    { "FP_COMPRESSION_MATCH_REMAP_0", FP_COMPRESSION_MATCH_REMAP_0t },
    { "FP_COMPRESSION_MATCH_REMAP_1", FP_COMPRESSION_MATCH_REMAP_1t },
    { "FP_COMPRESSION_RANGE_CHECK", FP_COMPRESSION_RANGE_CHECKt },
    { "FP_COMPRESSION_RANGE_CHECK_GROUP", FP_COMPRESSION_RANGE_CHECK_GROUPt },
    { "FP_CONFIG", FP_CONFIGt },
    { "FP_DESTINATION_COS_Q_MAP", FP_DESTINATION_COS_Q_MAPt },
    { "FP_DESTINATION_COS_Q_STRENGTH_PROFILE", FP_DESTINATION_COS_Q_STRENGTH_PROFILEt },
    { "FP_ING_COS_Q_INT_PRI_MAP", FP_ING_COS_Q_INT_PRI_MAPt },
    { "FP_ING_COS_Q_MAP", FP_ING_COS_Q_MAPt },
    { "FP_ING_COS_Q_STRENGTH_PROFILE", FP_ING_COS_Q_STRENGTH_PROFILEt },
    { "L2_EIF_SYSTEM_DESTINATION", L2_EIF_SYSTEM_DESTINATIONt },
    { "L2_HEADER_VALIDATION_1_DST_MAC", L2_HEADER_VALIDATION_1_DST_MACt },
    { "L2_HEADER_VALIDATION_1_SRC_MAC", L2_HEADER_VALIDATION_1_SRC_MACt },
    { "L2_HEADER_VALIDATION_2_DST_MAC", L2_HEADER_VALIDATION_2_DST_MACt },
    { "L2_HEADER_VALIDATION_2_SRC_MAC", L2_HEADER_VALIDATION_2_SRC_MACt },
    { "L2_MC_GROUP", L2_MC_GROUPt },
    { "L3_ALPM_CONTROL", L3_ALPM_CONTROLt },
    { "L3_ALPM_LEVEL_1_USAGE", L3_ALPM_LEVEL_1_USAGEt },
    { "L3_ALPM_LEVEL_2_USAGE", L3_ALPM_LEVEL_2_USAGEt },
    { "L3_ALPM_LEVEL_3_USAGE", L3_ALPM_LEVEL_3_USAGEt },
    { "L3_HEADER_VALIDATION_1_DST_IPV4", L3_HEADER_VALIDATION_1_DST_IPV4t },
    { "L3_HEADER_VALIDATION_1_DST_IPV6", L3_HEADER_VALIDATION_1_DST_IPV6t },
    { "L3_HEADER_VALIDATION_1_SRC_IPV4", L3_HEADER_VALIDATION_1_SRC_IPV4t },
    { "L3_HEADER_VALIDATION_1_SRC_IPV6", L3_HEADER_VALIDATION_1_SRC_IPV6t },
    { "L3_HEADER_VALIDATION_2_DST_IPV4", L3_HEADER_VALIDATION_2_DST_IPV4t },
    { "L3_HEADER_VALIDATION_2_DST_IPV6", L3_HEADER_VALIDATION_2_DST_IPV6t },
    { "L3_HEADER_VALIDATION_2_SRC_IPV4", L3_HEADER_VALIDATION_2_SRC_IPV4t },
    { "L3_HEADER_VALIDATION_2_SRC_IPV6", L3_HEADER_VALIDATION_2_SRC_IPV6t },
    { "L3_MC_CONTROL", L3_MC_CONTROLt },
    { "L3_MTU_ADJUST_PROFILE", L3_MTU_ADJUST_PROFILEt },
    { "L3_MTU_PROFILE", L3_MTU_PROFILEt },
    { "L3_PROTECTION_ENABLE", L3_PROTECTION_ENABLEt },
    { "L3_UC_CONTROL", L3_UC_CONTROLt },
    { "LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTION", LB_HASH_DLB_ECMP_LEVEL0_OUTPUT_SELECTIONt },
    { "LB_HASH_DLB_TRUNK_OUTPUT_SELECTION", LB_HASH_DLB_TRUNK_OUTPUT_SELECTIONt },
    { "LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTION", LB_HASH_ECMP_LEVEL0_OUTPUT_SELECTIONt },
    { "LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTION", LB_HASH_ECMP_LEVEL1_OUTPUT_SELECTIONt },
    { "LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILE", LB_HASH_ENTROPY_HASH_SELECTION_CONTROL_PROFILEt },
    { "LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTION", LB_HASH_ENTROPY_LABEL_OUTPUT_SELECTIONt },
    { "LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTION", LB_HASH_TRUNK_FAILOVER_OUTPUT_SELECTIONt },
    { "LB_HASH_TRUNK_NONUC_OUTPUT_SELECTION", LB_HASH_TRUNK_NONUC_OUTPUT_SELECTIONt },
    { "LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTION", LB_HASH_TRUNK_SYSTEM_FAILOVER_OUTPUT_SELECTIONt },
    { "LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTION", LB_HASH_TRUNK_SYSTEM_OUTPUT_SELECTIONt },
    { "LB_HASH_TRUNK_UC_OUTPUT_SELECTION", LB_HASH_TRUNK_UC_OUTPUT_SELECTIONt },
    { "LEARN_CACHE_CONTROL", LEARN_CACHE_CONTROLt },
    { "LEARN_CACHE_DATA", LEARN_CACHE_DATAt },
    { "LEARN_CACHE_DATA_CONTROL", LEARN_CACHE_DATA_CONTROLt },
    { "LM_CONTROL", LM_CONTROLt },
    { "LM_LINK_STATE", LM_LINK_STATEt },
    { "LM_PORT_CONTROL", LM_PORT_CONTROLt },
    { "METER_EGR_FP_DEVICE_INFO", METER_EGR_FP_DEVICE_INFOt },
    { "METER_EGR_FP_GRANULARITY_INFO", METER_EGR_FP_GRANULARITY_INFOt },
    { "METER_EGR_FP_TEMPLATE", METER_EGR_FP_TEMPLATEt },
    { "METER_FP_CONFIG", METER_FP_CONFIGt },
    { "METER_FP_CONTROL", METER_FP_CONTROLt },
    { "METER_FP_SBR_OFFSET", METER_FP_SBR_OFFSETt },
    { "METER_ING_FP_DEVICE_INFO", METER_ING_FP_DEVICE_INFOt },
    { "METER_ING_FP_GRANULARITY_INFO", METER_ING_FP_GRANULARITY_INFOt },
    { "METER_ING_FP_TEMPLATE", METER_ING_FP_TEMPLATEt },
    { "METER_L2_IIF_STORM_CONTROL", METER_L2_IIF_STORM_CONTROLt },
    { "METER_L2_IIF_STORM_CONTROL_INFO", METER_L2_IIF_STORM_CONTROL_INFOt },
    { "MIRROR_CONTROL", MIRROR_CONTROLt },
    { "MIRROR_EGR_SEQ", MIRROR_EGR_SEQt },
    { "MIRROR_ENCAP_BASIC", MIRROR_ENCAP_BASICt },
    { "MIRROR_ENCAP_ERSPAN", MIRROR_ENCAP_ERSPANt },
    { "MIRROR_ENCAP_ERSPAN_IPV6", MIRROR_ENCAP_ERSPAN_IPV6t },
    { "MIRROR_ENCAP_INSTANCE", MIRROR_ENCAP_INSTANCEt },
    { "MIRROR_ENCAP_MIRROR_ON_DROP", MIRROR_ENCAP_MIRROR_ON_DROPt },
    { "MIRROR_ENCAP_MIRROR_ON_DROP_IPV6", MIRROR_ENCAP_MIRROR_ON_DROP_IPV6t },
    { "MIRROR_ENCAP_PSAMP_METADATA", MIRROR_ENCAP_PSAMP_METADATAt },
    { "MIRROR_ENCAP_PSAMP_METADATA_IPV6", MIRROR_ENCAP_PSAMP_METADATA_IPV6t },
    { "MIRROR_ENCAP_RSPAN", MIRROR_ENCAP_RSPANt },
    { "MIRROR_ENCAP_SFLOW_SEQ", MIRROR_ENCAP_SFLOW_SEQt },
    { "MIRROR_ENCAP_SFLOW_SEQ_IPV6", MIRROR_ENCAP_SFLOW_SEQ_IPV6t },
    { "MIRROR_ENCAP_VXLAN", MIRROR_ENCAP_VXLANt },
    { "MIRROR_ENCAP_VXLAN_IPV6", MIRROR_ENCAP_VXLAN_IPV6t },
    { "MIRROR_PORT_ENCAP_SFLOW", MIRROR_PORT_ENCAP_SFLOWt },
    { "MIRROR_SESSION", MIRROR_SESSIONt },
    { "MIRROR_SFLOW", MIRROR_SFLOWt },
    { "MIRROR_SFLOW_CONTROL", MIRROR_SFLOW_CONTROLt },
    { "MIRROR_TRUNCATE_LENGTH", MIRROR_TRUNCATE_LENGTHt },
    { "MON_COLLECTOR_IPV4", MON_COLLECTOR_IPV4t },
    { "MON_COLLECTOR_IPV6", MON_COLLECTOR_IPV6t },
    { "MON_ETRAP_CANDIDATE_FILTER", MON_ETRAP_CANDIDATE_FILTERt },
    { "MON_ETRAP_CONTROL", MON_ETRAP_CONTROLt },
    { "MON_ETRAP_FLOW", MON_ETRAP_FLOWt },
    { "MON_ETRAP_THRESHOLD", MON_ETRAP_THRESHOLDt },
    { "MON_EVENT_CONTROL", MON_EVENT_CONTROLt },
    { "MON_EXPORT_PROFILE", MON_EXPORT_PROFILEt },
    { "MON_FLOWTRACKER_CONTROL", MON_FLOWTRACKER_CONTROLt },
    { "MON_FLOWTRACKER_ELEPHANT_PROFILE", MON_FLOWTRACKER_ELEPHANT_PROFILEt },
    { "MON_FLOWTRACKER_EXPORT_TEMPLATE", MON_FLOWTRACKER_EXPORT_TEMPLATEt },
    { "MON_FLOWTRACKER_FLOW_DATA", MON_FLOWTRACKER_FLOW_DATAt },
    { "MON_FLOWTRACKER_FLOW_STATIC", MON_FLOWTRACKER_FLOW_STATICt },
    { "MON_FLOWTRACKER_GROUP", MON_FLOWTRACKER_GROUPt },
    { "MON_FLOWTRACKER_GROUP_COLLECTOR_MAP", MON_FLOWTRACKER_GROUP_COLLECTOR_MAPt },
    { "MON_FLOWTRACKER_GROUP_STATUS", MON_FLOWTRACKER_GROUP_STATUSt },
    { "MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROL", MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_CONTROLt },
    { "MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATE", MON_FLOWTRACKER_HW_LEARN_FLOW_ACTION_STATEt },
    { "MON_FLOWTRACKER_LEARN_FLOW_ENTRY", MON_FLOWTRACKER_LEARN_FLOW_ENTRYt },
    { "MON_FLOWTRACKER_STATS", MON_FLOWTRACKER_STATSt },
    { "MON_INBAND_TELEMETRY_CONTROL", MON_INBAND_TELEMETRY_CONTROLt },
    { "MON_INBAND_TELEMETRY_IPFIX_EXPORT", MON_INBAND_TELEMETRY_IPFIX_EXPORTt },
    { "MON_INBAND_TELEMETRY_STATS", MON_INBAND_TELEMETRY_STATSt },
    { "MON_INBAND_TELEMETRY_TM_STATS_CONTROL", MON_INBAND_TELEMETRY_TM_STATS_CONTROLt },
    { "MON_ING_DROP_EVENT", MON_ING_DROP_EVENTt },
    { "MON_ING_TRACE_EVENT", MON_ING_TRACE_EVENTt },
    { "MON_TELEMETRY_CONTROL", MON_TELEMETRY_CONTROLt },
    { "MON_TELEMETRY_INSTANCE", MON_TELEMETRY_INSTANCEt },
    { "MON_TELEMETRY_OBJECT", MON_TELEMETRY_OBJECTt },
    { "OAM_BFD_AUTH_SHA1", OAM_BFD_AUTH_SHA1t },
    { "OAM_BFD_AUTH_SIMPLE_PASSWORD", OAM_BFD_AUTH_SIMPLE_PASSWORDt },
    { "OAM_BFD_CONTROL", OAM_BFD_CONTROLt },
    { "OAM_BFD_EVENT", OAM_BFD_EVENTt },
    { "OAM_BFD_EVENT_CONTROL", OAM_BFD_EVENT_CONTROLt },
    { "OAM_BFD_EVENT_STATUS", OAM_BFD_EVENT_STATUSt },
    { "OAM_BFD_IPV4_ENDPOINT", OAM_BFD_IPV4_ENDPOINTt },
    { "OAM_BFD_IPV4_ENDPOINT_STATS", OAM_BFD_IPV4_ENDPOINT_STATSt },
    { "OAM_BFD_IPV4_ENDPOINT_STATUS", OAM_BFD_IPV4_ENDPOINT_STATUSt },
    { "OAM_BFD_IPV6_ENDPOINT", OAM_BFD_IPV6_ENDPOINTt },
    { "OAM_BFD_IPV6_ENDPOINT_STATS", OAM_BFD_IPV6_ENDPOINT_STATSt },
    { "OAM_BFD_IPV6_ENDPOINT_STATUS", OAM_BFD_IPV6_ENDPOINT_STATUSt },
    { "OAM_BFD_STATS", OAM_BFD_STATSt },
    { "OAM_BFD_TNL_IPV4_ENDPOINT", OAM_BFD_TNL_IPV4_ENDPOINTt },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_STATS", OAM_BFD_TNL_IPV4_ENDPOINT_STATSt },
    { "OAM_BFD_TNL_IPV4_ENDPOINT_STATUS", OAM_BFD_TNL_IPV4_ENDPOINT_STATUSt },
    { "OAM_BFD_TNL_IPV6_ENDPOINT", OAM_BFD_TNL_IPV6_ENDPOINTt },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_STATS", OAM_BFD_TNL_IPV6_ENDPOINT_STATSt },
    { "OAM_BFD_TNL_IPV6_ENDPOINT_STATUS", OAM_BFD_TNL_IPV6_ENDPOINT_STATUSt },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT", OAM_BFD_TNL_L2_VXLAN_ENDPOINTt },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATS", OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATSt },
    { "OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATUS", OAM_BFD_TNL_L2_VXLAN_ENDPOINT_STATUSt },
    { "OAM_BFD_TNL_MPLS_ENDPOINT", OAM_BFD_TNL_MPLS_ENDPOINTt },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_STATS", OAM_BFD_TNL_MPLS_ENDPOINT_STATSt },
    { "OAM_BFD_TNL_MPLS_ENDPOINT_STATUS", OAM_BFD_TNL_MPLS_ENDPOINT_STATUSt },
    { "PC_AUTONEG_PROFILE", PC_AUTONEG_PROFILEt },
    { "PC_MAC_CONTROL", PC_MAC_CONTROLt },
    { "PC_PFC", PC_PFCt },
    { "PC_PHYS_PORT", PC_PHYS_PORTt },
    { "PC_PHY_CONTROL", PC_PHY_CONTROLt },
    { "PC_PHY_PRBS_CONTROL", PC_PHY_PRBS_CONTROLt },
    { "PC_PHY_PRBS_STATUS", PC_PHY_PRBS_STATUSt },
    { "PC_PHY_STATUS", PC_PHY_STATUSt },
    { "PC_PMD_FIRMWARE", PC_PMD_FIRMWAREt },
    { "PC_PMD_FIRMWARE_STATUS", PC_PMD_FIRMWARE_STATUSt },
    { "PC_PM_CORE", PC_PM_COREt },
    { "PC_PM_PROP", PC_PM_PROPt },
    { "PC_PORT", PC_PORTt },
    { "PC_PORT_ABILITIES", PC_PORT_ABILITIESt },
    { "PC_PORT_DIAG_CONTROL", PC_PORT_DIAG_CONTROLt },
    { "PC_PORT_DIAG_STATS", PC_PORT_DIAG_STATSt },
    { "PC_PORT_INFO", PC_PORT_INFOt },
    { "PC_PORT_MONITOR", PC_PORT_MONITORt },
    { "PC_PORT_PHYS_MAP", PC_PORT_PHYS_MAPt },
    { "PC_PORT_STATUS", PC_PORT_STATUSt },
    { "PC_PORT_TIMESYNC", PC_PORT_TIMESYNCt },
    { "PC_SERDES_CONFIG", PC_SERDES_CONFIGt },
    { "PC_TX_TAPS", PC_TX_TAPSt },
    { "PC_TX_TAPS_STATUS", PC_TX_TAPS_STATUSt },
    { "PORT", PORTt },
    { "PORT_CONTROL", PORT_CONTROLt },
    { "PORT_COS_Q_MAP", PORT_COS_Q_MAPt },
    { "PORT_COS_Q_STRENGTH_PROFILE", PORT_COS_Q_STRENGTH_PROFILEt },
    { "PORT_EGR_BLOCK", PORT_EGR_BLOCKt },
    { "PORT_EGR_MIRROR", PORT_EGR_MIRRORt },
    { "PORT_EGR_OPAQUE", PORT_EGR_OPAQUEt },
    { "PORT_EGR_TS_PTP", PORT_EGR_TS_PTPt },
    { "PORT_EGR_VISIBILITY", PORT_EGR_VISIBILITYt },
    { "PORT_GIH_CPU", PORT_GIH_CPUt },
    { "PORT_ING_BLOCK_LINK", PORT_ING_BLOCK_LINKt },
    { "PORT_ING_BLOCK_LOOPBACK", PORT_ING_BLOCK_LOOPBACKt },
    { "PORT_ING_EGR_BLOCK_0", PORT_ING_EGR_BLOCK_0t },
    { "PORT_ING_EGR_BLOCK_1", PORT_ING_EGR_BLOCK_1t },
    { "PORT_ING_EGR_BLOCK_2", PORT_ING_EGR_BLOCK_2t },
    { "PORT_ING_EGR_BLOCK_3", PORT_ING_EGR_BLOCK_3t },
    { "PORT_ING_EGR_BLOCK_CPU", PORT_ING_EGR_BLOCK_CPUt },
    { "PORT_ING_EGR_BLOCK_PROFILE", PORT_ING_EGR_BLOCK_PROFILEt },
    { "PORT_ING_OPAQUE", PORT_ING_OPAQUEt },
    { "PORT_ING_TS_PTP", PORT_ING_TS_PTPt },
    { "PORT_ING_VISIBILITY", PORT_ING_VISIBILITYt },
    { "PORT_MIRROR", PORT_MIRRORt },
    { "PORT_POLICY", PORT_POLICYt },
    { "PORT_PROPERTY", PORT_PROPERTYt },
    { "PORT_SYSTEM_DESTINATION", PORT_SYSTEM_DESTINATIONt },
    { "PORT_TRUNK", PORT_TRUNKt },
    { "SER_CONFIG", SER_CONFIGt },
    { "SER_CONTROL", SER_CONTROLt },
    { "SER_INJECTION", SER_INJECTIONt },
    { "SER_INJECTION_STATUS", SER_INJECTION_STATUSt },
    { "SER_LOG", SER_LOGt },
    { "SER_LOG_STATUS", SER_LOG_STATUSt },
    { "SER_NOTIFICATION", SER_NOTIFICATIONt },
    { "SER_PT_CONTROL", SER_PT_CONTROLt },
    { "SER_PT_STATUS", SER_PT_STATUSt },
    { "SER_STATS", SER_STATSt },
    { "TABLE_CONTROL", TABLE_CONTROLt },
    { "TABLE_EM_CONTROL", TABLE_EM_CONTROLt },
    { "TABLE_EM_INFO", TABLE_EM_INFOt },
    { "TABLE_FIELD_INFO", TABLE_FIELD_INFOt },
    { "TABLE_FIELD_SELECT", TABLE_FIELD_SELECTt },
    { "TABLE_INFO", TABLE_INFOt },
    { "TABLE_OP_DOP_CONTROL", TABLE_OP_DOP_CONTROLt },
    { "TABLE_OP_DOP_INFO", TABLE_OP_DOP_INFOt },
    { "TABLE_OP_PT_INFO", TABLE_OP_PT_INFOt },
    { "TABLE_RESOURCE_INFO", TABLE_RESOURCE_INFOt },
    { "TABLE_STATS", TABLE_STATSt },
    { "TM_BST_CONTROL", TM_BST_CONTROLt },
    { "TM_BST_DEVICE_THD", TM_BST_DEVICE_THDt },
    { "TM_BST_EVENT_SOURCE_EGR", TM_BST_EVENT_SOURCE_EGRt },
    { "TM_BST_EVENT_SOURCE_ING", TM_BST_EVENT_SOURCE_INGt },
    { "TM_BST_EVENT_SOURCE_REPL_Q", TM_BST_EVENT_SOURCE_REPL_Qt },
    { "TM_BST_EVENT_STATE", TM_BST_EVENT_STATEt },
    { "TM_BST_EVENT_STATE_CONTROL", TM_BST_EVENT_STATE_CONTROLt },
    { "TM_BST_REPL_Q_PRI_QUEUE_THD", TM_BST_REPL_Q_PRI_QUEUE_THDt },
    { "TM_BST_REPL_Q_SERVICE_POOL_THD", TM_BST_REPL_Q_SERVICE_POOL_THDt },
    { "TM_BST_SERVICE_POOL_THD", TM_BST_SERVICE_POOL_THDt },
    { "TM_COS_Q_CPU_MAP", TM_COS_Q_CPU_MAPt },
    { "TM_COS_Q_CPU_STRENGTH_PROFILE", TM_COS_Q_CPU_STRENGTH_PROFILEt },
    { "TM_CUT_THROUGH_PORT", TM_CUT_THROUGH_PORTt },
    { "TM_CUT_THROUGH_PORT_INFO", TM_CUT_THROUGH_PORT_INFOt },
    { "TM_DEVICE_INFO", TM_DEVICE_INFOt },
    { "TM_EBST_CONTROL", TM_EBST_CONTROLt },
    { "TM_EBST_DATA", TM_EBST_DATAt },
    { "TM_EBST_MC_Q", TM_EBST_MC_Qt },
    { "TM_EBST_PORT", TM_EBST_PORTt },
    { "TM_EBST_PORT_SERVICE_POOL", TM_EBST_PORT_SERVICE_POOLt },
    { "TM_EBST_PROFILE", TM_EBST_PROFILEt },
    { "TM_EBST_STATUS", TM_EBST_STATUSt },
    { "TM_EBST_UC_Q", TM_EBST_UC_Qt },
    { "TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILE", TM_EGR_BST_THD_MC_PORT_SERVICE_POOL_PROFILEt },
    { "TM_EGR_BST_THD_Q_PROFILE", TM_EGR_BST_THD_Q_PROFILEt },
    { "TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILE", TM_EGR_BST_THD_UC_PORT_SERVICE_POOL_PROFILEt },
    { "TM_EGR_OBJECT_UPDATE_PROFILE", TM_EGR_OBJECT_UPDATE_PROFILEt },
    { "TM_EGR_SERVICE_POOL", TM_EGR_SERVICE_POOLt },
    { "TM_EGR_THD_MC_PORT_SERVICE_POOL", TM_EGR_THD_MC_PORT_SERVICE_POOLt },
    { "TM_EGR_THD_SERVICE_POOL", TM_EGR_THD_SERVICE_POOLt },
    { "TM_EGR_THD_UC_PORT_SERVICE_POOL", TM_EGR_THD_UC_PORT_SERVICE_POOLt },
    { "TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILE", TM_ING_BST_THD_PORT_SERVICE_POOL_PROFILEt },
    { "TM_ING_BST_THD_PRI_GRP_PROFILE", TM_ING_BST_THD_PRI_GRP_PROFILEt },
    { "TM_ING_NONUC_ING_PRI_MAP", TM_ING_NONUC_ING_PRI_MAPt },
    { "TM_ING_PORT", TM_ING_PORTt },
    { "TM_ING_PORT_PRI_GRP", TM_ING_PORT_PRI_GRPt },
    { "TM_ING_THD_HEADROOM_POOL", TM_ING_THD_HEADROOM_POOLt },
    { "TM_ING_THD_PORT_PRI_GRP", TM_ING_THD_PORT_PRI_GRPt },
    { "TM_ING_THD_PORT_SERVICE_POOL", TM_ING_THD_PORT_SERVICE_POOLt },
    { "TM_ING_THD_SERVICE_POOL", TM_ING_THD_SERVICE_POOLt },
    { "TM_ING_UC_ING_PRI_MAP", TM_ING_UC_ING_PRI_MAPt },
    { "TM_MC_AGG_LIST_MEMBER_REMAP", TM_MC_AGG_LIST_MEMBER_REMAPt },
    { "TM_MC_AGG_LIST_MEMBER_REMAP_RANGE", TM_MC_AGG_LIST_MEMBER_REMAP_RANGEt },
    { "TM_MC_GROUP", TM_MC_GROUPt },
    { "TM_MC_PORT_AGG_LIST", TM_MC_PORT_AGG_LISTt },
    { "TM_MC_PORT_AGG_MAP", TM_MC_PORT_AGG_MAPt },
    { "TM_MIRROR_ON_DROP_CONTROL", TM_MIRROR_ON_DROP_CONTROLt },
    { "TM_MIRROR_ON_DROP_DESTINATION", TM_MIRROR_ON_DROP_DESTINATIONt },
    { "TM_MIRROR_ON_DROP_ENCAP_PROFILE", TM_MIRROR_ON_DROP_ENCAP_PROFILEt },
    { "TM_MIRROR_ON_DROP_PROFILE", TM_MIRROR_ON_DROP_PROFILEt },
    { "TM_OBM_PC_PM_MAX_USAGE_MODE", TM_OBM_PC_PM_MAX_USAGE_MODEt },
    { "TM_OBM_PC_PM_PKT_PARSE", TM_OBM_PC_PM_PKT_PARSEt },
    { "TM_OBM_PORT_FLOW_CTRL", TM_OBM_PORT_FLOW_CTRLt },
    { "TM_OBM_PORT_PKT_PARSE", TM_OBM_PORT_PKT_PARSEt },
    { "TM_OBM_PORT_PKT_PRI_TC_MAP", TM_OBM_PORT_PKT_PRI_TC_MAPt },
    { "TM_OOBFC_CONTROL", TM_OOBFC_CONTROLt },
    { "TM_OOBFC_INFO", TM_OOBFC_INFOt },
    { "TM_OOBFC_MC_Q_MAP_PROFILE", TM_OOBFC_MC_Q_MAP_PROFILEt },
    { "TM_OOBFC_PORT", TM_OOBFC_PORTt },
    { "TM_OOBFC_UC_Q_MAP_PROFILE", TM_OOBFC_UC_Q_MAP_PROFILEt },
    { "TM_PFC_DEADLOCK_RECOVERY", TM_PFC_DEADLOCK_RECOVERYt },
    { "TM_PFC_DEADLOCK_RECOVERY_CONTROL", TM_PFC_DEADLOCK_RECOVERY_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE", TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATEt },
    { "TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROL", TM_PFC_DEADLOCK_RECOVERY_MANUAL_STATE_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE", TM_PFC_DEADLOCK_RECOVERY_STATEt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROL", TM_PFC_DEADLOCK_RECOVERY_STATE_CONTROLt },
    { "TM_PFC_DEADLOCK_RECOVERY_STATUS", TM_PFC_DEADLOCK_RECOVERY_STATUSt },
    { "TM_PFC_EGR", TM_PFC_EGRt },
    { "TM_PFC_PRI_PROFILE", TM_PFC_PRI_PROFILEt },
    { "TM_PFC_PRI_TO_PRI_GRP_MAP", TM_PFC_PRI_TO_PRI_GRP_MAPt },
    { "TM_PIPE_MAP_INFO", TM_PIPE_MAP_INFOt },
    { "TM_PKT_FWD_TYPE_TABLE", TM_PKT_FWD_TYPE_TABLEt },
    { "TM_PM_FLEX_CONFIG", TM_PM_FLEX_CONFIGt },
    { "TM_PORT_MAP_INFO", TM_PORT_MAP_INFOt },
    { "TM_PORT_MC_Q_TO_SERVICE_POOL", TM_PORT_MC_Q_TO_SERVICE_POOLt },
    { "TM_PORT_UC_Q_TO_SERVICE_POOL", TM_PORT_UC_Q_TO_SERVICE_POOLt },
    { "TM_PRI_GRP_POOL_MAP", TM_PRI_GRP_POOL_MAPt },
    { "TM_Q_ASSIGNMENT_PROFILE", TM_Q_ASSIGNMENT_PROFILEt },
    { "TM_SCHEDULER_CONFIG", TM_SCHEDULER_CONFIGt },
    { "TM_SCHEDULER_CPU_PORT", TM_SCHEDULER_CPU_PORTt },
    { "TM_SCHEDULER_NODE", TM_SCHEDULER_NODEt },
    { "TM_SCHEDULER_PORT_PROFILE", TM_SCHEDULER_PORT_PROFILEt },
    { "TM_SCHEDULER_PROFILE", TM_SCHEDULER_PROFILEt },
    { "TM_SCHEDULER_PROFILE_Q_INFO", TM_SCHEDULER_PROFILE_Q_INFOt },
    { "TM_SCHEDULER_SHAPER_CPU_NODE", TM_SCHEDULER_SHAPER_CPU_NODEt },
    { "TM_SCHEDULER_SP_PROFILE", TM_SCHEDULER_SP_PROFILEt },
    { "TM_SERVICE_POOL_OVERRIDE", TM_SERVICE_POOL_OVERRIDEt },
    { "TM_SHAPER_CONFIG", TM_SHAPER_CONFIGt },
    { "TM_SHAPER_NODE", TM_SHAPER_NODEt },
    { "TM_SHAPER_PORT", TM_SHAPER_PORTt },
    { "TM_THD_CONFIG", TM_THD_CONFIGt },
    { "TM_THD_MC_EGR_SERVICE_POOL", TM_THD_MC_EGR_SERVICE_POOLt },
    { "TM_THD_MC_Q", TM_THD_MC_Qt },
    { "TM_THD_Q_GRP", TM_THD_Q_GRPt },
    { "TM_THD_UC_Q", TM_THD_UC_Qt },
    { "TM_TS_TOD", TM_TS_TODt },
    { "TM_WRED_CNG_NOTIFICATION_PROFILE", TM_WRED_CNG_NOTIFICATION_PROFILEt },
    { "TM_WRED_CONTROL", TM_WRED_CONTROLt },
    { "TM_WRED_DROP_CURVE_SET_PROFILE", TM_WRED_DROP_CURVE_SET_PROFILEt },
    { "TM_WRED_PORT_SERVICE_POOL", TM_WRED_PORT_SERVICE_POOLt },
    { "TM_WRED_SERVICE_POOL", TM_WRED_SERVICE_POOLt },
    { "TM_WRED_TIME_PROFILE", TM_WRED_TIME_PROFILEt },
    { "TM_WRED_UC_Q", TM_WRED_UC_Qt },
    { "TNL_CONTROL", TNL_CONTROLt },
    { "TNL_DEFAULT_POLICY", TNL_DEFAULT_POLICYt },
    { "TNL_ENCAP_SEQUENCE_NUMBER", TNL_ENCAP_SEQUENCE_NUMBERt },
    { "TNL_ENCAP_SEQUENCE_PROFILE", TNL_ENCAP_SEQUENCE_PROFILEt },
    { "TNL_MPLS_CONTROL_PKT", TNL_MPLS_CONTROL_PKTt },
    { "TNL_MPLS_EXP_QOS_SELECTION", TNL_MPLS_EXP_QOS_SELECTIONt },
    { "TNL_MPLS_EXP_REMARK_SELECTION", TNL_MPLS_EXP_REMARK_SELECTIONt },
    { "TNL_MPLS_GLOBAL_LABEL_RANGE", TNL_MPLS_GLOBAL_LABEL_RANGEt },
    { "TNL_MPLS_IP_PROTOCOL", TNL_MPLS_IP_PROTOCOLt },
    { "TNL_MPLS_LABEL_DECAP_POLICY", TNL_MPLS_LABEL_DECAP_POLICYt },
    { "TNL_MPLS_SPECIAL_LABEL", TNL_MPLS_SPECIAL_LABELt },
    { "TNL_PW_DECAP_SEQUENCE_NUMBER", TNL_PW_DECAP_SEQUENCE_NUMBERt },
    { "TRUNK", TRUNKt },
    { "TRUNK_CONTROL", TRUNK_CONTROLt },
    { "TRUNK_FAILOVER", TRUNK_FAILOVERt },
    { "TRUNK_HASH_OUTPUT_SELECTION_PROFILE", TRUNK_HASH_OUTPUT_SELECTION_PROFILEt },
    { "TRUNK_SYSTEM", TRUNK_SYSTEMt },
    { "TRUNK_SYSTEM_FAILOVER", TRUNK_SYSTEM_FAILOVERt },
    { "TRUNK_SYSTEM_FAILOVER_PORT", TRUNK_SYSTEM_FAILOVER_PORTt },
    { "UDF_FIELD_MUX_SELECT", UDF_FIELD_MUX_SELECTt },
    { "UDF_POLICY", UDF_POLICYt },
    { "UDF_POLICY_INFO", UDF_POLICY_INFOt },
    { "VLAN_ASSIGNMENT_INNER_VLAN_RANGE", VLAN_ASSIGNMENT_INNER_VLAN_RANGEt },
    { "VLAN_ASSIGNMENT_OUTER_VLAN_RANGE", VLAN_ASSIGNMENT_OUTER_VLAN_RANGEt },
    { "VLAN_EGR_MEMBER_PROFILE", VLAN_EGR_MEMBER_PROFILEt },
    { "VLAN_EGR_STG_PROFILE", VLAN_EGR_STG_PROFILEt },
    { "VLAN_EGR_UNTAG_PROFILE", VLAN_EGR_UNTAG_PROFILEt },
    { "VLAN_ING_EGR_MEMBER_PORTS_PROFILE", VLAN_ING_EGR_MEMBER_PORTS_PROFILEt },
    { "VLAN_ING_EGR_STG_MEMBER_PROFILE", VLAN_ING_EGR_STG_MEMBER_PROFILEt },
    { "VLAN_ING_MEMBER_PROFILE", VLAN_ING_MEMBER_PROFILEt },
    { "VLAN_ING_STG_PROFILE", VLAN_ING_STG_PROFILEt },
};

/* enum MASK_ACTION_T */
static const shr_enum_map_t bcm56880_a0_lrd_mask_action_t_enum[BCM56880_A0_LRD_MASK_ACTION_T_ENUM_COUNT] = {
    { "AND", 0 },
    { "OR", 1 },
};

/* enum MASK_TARGET_T */
static const shr_enum_map_t bcm56880_a0_lrd_mask_target_t_enum[BCM56880_A0_LRD_MASK_TARGET_T_ENUM_COUNT] = {
    { "L2_MEMBER", 0 },
    { "L3_MEMBER", 1 },
    { "L2_L3_MEMBER", 2 },
};

/* enum MIRROR_ENCAP_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_mirror_encap_mode_t_enum[BCM56880_A0_LRD_MIRROR_ENCAP_MODE_T_ENUM_COUNT] = {
    { "NO_ENCAP_LOOPBACK", 0 },
    { "ENCAP_IFA_LOOPBACK", 1 },
    { "ENCAP_NONE", 2 },
};

/* enum MIRROR_METADATA_T */
static const shr_enum_map_t bcm56880_a0_lrd_mirror_metadata_t_enum[BCM56880_A0_LRD_MIRROR_METADATA_T_ENUM_COUNT] = {
    { "ZEROES", 0 },
    { "TABLE_METADATA", 1 },
};

/* enum MIRROR_SAMPLE_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_mirror_sample_mode_t_enum[BCM56880_A0_LRD_MIRROR_SAMPLE_MODE_T_ENUM_COUNT] = {
    { "DO_NOT_MODIFY", 0 },
    { "SAMPLER_IS_ABOVE_RATE", 1 },
    { "SAMPLER_IS_BELOW_RATE", 2 },
};

/* enum MIRROR_TRUNCATE_ACTION_T */
static const shr_enum_map_t bcm56880_a0_lrd_mirror_truncate_action_t_enum[BCM56880_A0_LRD_MIRROR_TRUNCATE_ACTION_T_ENUM_COUNT] = {
    { "TRUNCATE", 0 },
    { "TRUNCATE_ADJUST", 1 },
};

/* enum MIRROR_VXLAN_T */
static const shr_enum_map_t bcm56880_a0_lrd_mirror_vxlan_t_enum[BCM56880_A0_LRD_MIRROR_VXLAN_T_ENUM_COUNT] = {
    { "EGR_VFI", 0 },
    { "TABLE_VXLAN", 1 },
};

/* enum MON_INBAND_TELEMETRY_EXPORT_ELEMENT_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_mon_inband_telemetry_export_element_type_t_enum[BCM56880_A0_LRD_MON_INBAND_TELEMETRY_EXPORT_ELEMENT_TYPE_T_ENUM_COUNT] = {
    { "IFA_HEADERS", 0 },
    { "IFA_METADATA_STACK", 1 },
    { "RX_PKT_NO_IFA", 2 },
};

/* enum MPLS_EXP_POLICY_SEL_T */
static const shr_enum_map_t bcm56880_a0_lrd_mpls_exp_policy_sel_t_enum[BCM56880_A0_LRD_MPLS_EXP_POLICY_SEL_T_ENUM_COUNT] = {
    { "SEL_MPLS_EXP_POLICY_NONE", 0 },
    { "SEL_MPLS_EXP_LOOKUP_1", 1 },
    { "SEL_MPLS_EXP_LOOKUP_2", 2 },
    { "SEL_MPLS_EXP_LOOKUP_3", 3 },
};

/* enum PC_ABILITY_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_pc_ability_type_t_enum[BCM56880_A0_LRD_PC_ABILITY_TYPE_T_ENUM_COUNT] = {
    { "PC_ABILITY_LOCAL", 0 },
    { "PC_ABILITY_ADVERT", 1 },
};

/* enum PC_PM_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_pc_pm_mode_t_enum[BCM56880_A0_LRD_PC_PM_MODE_T_ENUM_COUNT] = {
    { "PC_PM_MODE_DEFAULT", 0 },
};

/* enum PC_PM_PLL_VCO_RATE_T */
static const shr_enum_map_t bcm56880_a0_lrd_pc_pm_pll_vco_rate_t_enum[BCM56880_A0_LRD_PC_PM_PLL_VCO_RATE_T_ENUM_COUNT] = {
    { "PC_PM_PLL_VCO_RATE_NONE", 0 },
    { "PC_PM_PLL_VCO_RATE_10P3125G", 1 },
    { "PC_PM_PLL_VCO_RATE_12P5G", 2 },
    { "PC_PM_PLL_VCO_RATE_20P625G", 3 },
    { "PC_PM_PLL_VCO_RATE_25P781G", 4 },
    { "PC_PM_PLL_VCO_RATE_26P562G", 5 },
};

/* enum PFC_DEADLOCK_RECOVERY_ACTION_T */
static const shr_enum_map_t bcm56880_a0_lrd_pfc_deadlock_recovery_action_t_enum[BCM56880_A0_LRD_PFC_DEADLOCK_RECOVERY_ACTION_T_ENUM_COUNT] = {
    { "TRANSMIT", 0 },
    { "DISCARD", 1 },
};

/* enum PKT_PRI_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_pkt_pri_type_t_enum[BCM56880_A0_LRD_PKT_PRI_TYPE_T_ENUM_COUNT] = {
    { "PKT_PRI_TYPE_VLAN", 0 },
    { "PKT_PRI_TYPE_DSCP", 1 },
    { "PKT_PRI_TYPE_MPLS", 2 },
    { "PKT_PRI_TYPE_ETAG", 3 },
    { "PKT_PRI_TYPE_HIGIG3", 4 },
};

/* enum POLICY_SEL_T */
static const shr_enum_map_t bcm56880_a0_lrd_policy_sel_t_enum[BCM56880_A0_LRD_POLICY_SEL_T_ENUM_COUNT] = {
    { "SEL_LOOKUP_1", 0 },
    { "SEL_LOOKUP_2", 1 },
    { "SEL_LOOKUP_3", 2 },
};

/* enum PORT_SYSTEM_DESTINATION_INDEX_SELECT_T */
static const shr_enum_map_t bcm56880_a0_lrd_port_system_destination_index_select_t_enum[BCM56880_A0_LRD_PORT_SYSTEM_DESTINATION_INDEX_SELECT_T_ENUM_COUNT] = {
    { "PORT_SYSTEM_11_0", 0 },
    { "PORT_SYSTEM_12_8_TO_AND_6_0", 1 },
    { "PORT_SYSTEM_13_8_TO_AND_5_0", 2 },
};

/* enum PTID_T */
#include <bcmdrd/chip/bcm56880_a0_enum.h> /* PTID_T */
static const shr_enum_map_t bcm56880_a0_lrd_ptid_t_enum[BCM56880_A0_LRD_PTID_T_ENUM_COUNT] = {
    { "ALPM_KEY_MUX_BITP_PROFILEm", ALPM_KEY_MUX_BITP_PROFILEm },
    { "ALPM_KEY_MUX_CTRL_PRE_SELm", ALPM_KEY_MUX_CTRL_PRE_SELm },
    { "AM_TABLEm", AM_TABLEm },
    { "AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr", AVS_CEN_ROSC_ALL_IDL_HI_LOW_ROSCSr },
    { "AVS_CEN_ROSC_STATUSr", AVS_CEN_ROSC_STATUSr },
    { "AVS_CLEAR_PMB_ERROR_STATUSr", AVS_CLEAR_PMB_ERROR_STATUSr },
    { "AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r", AVS_HW_MNTR_AC_DCN_CEN_ROSC_0r },
    { "AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr", AVS_HW_MNTR_AC_PATGEN_HI_LO_DURr },
    { "AVS_HW_MNTR_ADC_SETTLING_TIMEr", AVS_HW_MNTR_ADC_SETTLING_TIMEr },
    { "AVS_HW_MNTR_AVS_INTR_FLAGSr", AVS_HW_MNTR_AVS_INTR_FLAGSr },
    { "AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr", AVS_HW_MNTR_AVS_INTR_FLAGS_CLEARr },
    { "AVS_HW_MNTR_AVS_REGISTERS_LOCKSr", AVS_HW_MNTR_AVS_REGISTERS_LOCKSr },
    { "AVS_HW_MNTR_AVS_SPAREr", AVS_HW_MNTR_AVS_SPAREr },
    { "AVS_HW_MNTR_AVS_SPARE_0r", AVS_HW_MNTR_AVS_SPARE_0r },
    { "AVS_HW_MNTR_AVS_SPARE_1r", AVS_HW_MNTR_AVS_SPARE_1r },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r", AVS_HW_MNTR_ENABLE_DEFAULT_CEN_ROSC_0r },
    { "AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr", AVS_HW_MNTR_ENABLE_DEFAULT_PVT_MNTRr },
    { "AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r", AVS_HW_MNTR_IDLE_STATE_0_CEN_ROSC_0r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_ENr", AVS_HW_MNTR_INTR_POW_WDOG_ENr },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_1r", AVS_HW_MNTR_INTR_POW_WDOG_EN_1r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_2r", AVS_HW_MNTR_INTR_POW_WDOG_EN_2r },
    { "AVS_HW_MNTR_INTR_POW_WDOG_EN_3r", AVS_HW_MNTR_INTR_POW_WDOG_EN_3r },
    { "AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr", AVS_HW_MNTR_INTR_SW_MEASUREMENT_DONE_ENr },
    { "AVS_HW_MNTR_LAST_MEASURED_SENSORr", AVS_HW_MNTR_LAST_MEASURED_SENSORr },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r", AVS_HW_MNTR_MEASUREMENTS_INIT_CEN_ROSC_0r },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr", AVS_HW_MNTR_MEASUREMENTS_INIT_POW_WDOGr },
    { "AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr", AVS_HW_MNTR_MEASUREMENTS_INIT_PVT_MNTRr },
    { "AVS_HW_MNTR_ROSC_COUNTING_MODEr", AVS_HW_MNTR_ROSC_COUNTING_MODEr },
    { "AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr", AVS_HW_MNTR_ROSC_MEASUREMENT_TIME_CONTROLr },
    { "AVS_HW_MNTR_SEQUENCER_INITr", AVS_HW_MNTR_SEQUENCER_INITr },
    { "AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r", AVS_HW_MNTR_SEQUENCER_MASK_CEN_ROSC_0r },
    { "AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr", AVS_HW_MNTR_SEQUENCER_MASK_PVT_MNTRr },
    { "AVS_HW_MNTR_SW_CONTROLSr", AVS_HW_MNTR_SW_CONTROLSr },
    { "AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr", AVS_HW_MNTR_SW_MEASUREMENT_UNIT_BUSYr },
    { "AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr", AVS_HW_MNTR_TEMPERATURE_RESET_ENABLEr },
    { "AVS_HW_MNTR_TEMPERATURE_THRESHOLDr", AVS_HW_MNTR_TEMPERATURE_THRESHOLDr },
    { "AVS_MISC_CONTROL_0r", AVS_MISC_CONTROL_0r },
    { "AVS_MISC_CONTROL_1r", AVS_MISC_CONTROL_1r },
    { "AVS_MISC_CONTROL_2r", AVS_MISC_CONTROL_2r },
    { "AVS_MISC_CONTROL_3r", AVS_MISC_CONTROL_3r },
    { "AVS_MISC_STATUSr", AVS_MISC_STATUSr },
    { "AVS_MISC_STATUS_0r", AVS_MISC_STATUS_0r },
    { "AVS_MISC_STATUS_1r", AVS_MISC_STATUS_1r },
    { "AVS_PMB_ERROR_STATUSr", AVS_PMB_ERROR_STATUSr },
    { "AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr", AVS_PMB_SLAVE_AVS_PWD_ACC_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_PWD_CONTROLr", AVS_PMB_SLAVE_AVS_PWD_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_LVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_LVT11_COUNTr },
    { "AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_LVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_MISC_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_SVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_SVT11_COUNTr },
    { "AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_SVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_ULVT11_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_THRESHOLDr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_CONTROLr },
    { "AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr", AVS_PMB_SLAVE_AVS_ROSC_ULVT8_ULVT11_COUNTr },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROLr },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_0r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_1r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_2r },
    { "AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r", AVS_PMB_SLAVE_DEVICE_PWRDWN_CONTROL_3r },
    { "AVS_PMB_TIMEOUTr", AVS_PMB_TIMEOUTr },
    { "AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr", AVS_PVT_LOCAL_DIODE_SENSOR_STATUSr },
    { "AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr", AVS_PVT_MAIN_THERMAL_SENSOR_STATUSr },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODEr", AVS_PVT_MNTR_CONFIG_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr", AVS_PVT_MNTR_CONFIG_DAC_CODE_PROGRAMMING_ENABLEr },
    { "AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr", AVS_PVT_MNTR_CONFIG_MAX_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr", AVS_PVT_MNTR_CONFIG_MIN_DAC_CODEr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_CTRLr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_SW_RESETBr },
    { "AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr", AVS_PVT_MNTR_CONFIG_PVT_MNTR_TP_MODE_ENABLEr },
    { "AVS_PVT_PAD_ADC_STATUSr", AVS_PVT_PAD_ADC_STATUSr },
    { "AVS_PVT_PAD_DAC_STATUSr", AVS_PVT_PAD_DAC_STATUSr },
    { "AVS_PVT_REMOTE_0_SENSOR_STATUSr", AVS_PVT_REMOTE_0_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_1_SENSOR_STATUSr", AVS_PVT_REMOTE_1_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_2_SENSOR_STATUSr", AVS_PVT_REMOTE_2_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_3_SENSOR_STATUSr", AVS_PVT_REMOTE_3_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_4_SENSOR_STATUSr", AVS_PVT_REMOTE_4_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_5_SENSOR_STATUSr", AVS_PVT_REMOTE_5_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_6_SENSOR_STATUSr", AVS_PVT_REMOTE_6_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_7_SENSOR_STATUSr", AVS_PVT_REMOTE_7_SENSOR_STATUSr },
    { "AVS_PVT_REMOTE_SENSOR_STATUSr", AVS_PVT_REMOTE_SENSOR_STATUSr },
    { "AVS_PVT_VMON_1P8V_STATUSr", AVS_PVT_VMON_1P8V_STATUSr },
    { "AVS_PVT_VMON_1V_0_STATUSr", AVS_PVT_VMON_1V_0_STATUSr },
    { "AVS_PVT_VMON_1V_1_STATUSr", AVS_PVT_VMON_1V_1_STATUSr },
    { "AVS_PVT_VMON_1V_2_STATUSr", AVS_PVT_VMON_1V_2_STATUSr },
    { "AVS_PVT_VMON_1V_3_STATUSr", AVS_PVT_VMON_1V_3_STATUSr },
    { "AVS_PVT_VMON_1V_4_STATUSr", AVS_PVT_VMON_1V_4_STATUSr },
    { "AVS_PVT_VMON_1V_5_STATUSr", AVS_PVT_VMON_1V_5_STATUSr },
    { "AVS_PVT_VMON_1V_STATUSr", AVS_PVT_VMON_1V_STATUSr },
    { "AVS_PVT_VMON_3P3V_STATUSr", AVS_PVT_VMON_3P3V_STATUSr },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r", AVS_ROSC_CEN_ROSC_THRESHOLD1_EN_0r },
    { "AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r", AVS_ROSC_CEN_ROSC_THRESHOLD2_EN_0r },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr", AVS_ROSC_INTR_STATUS_THRESHOLD1_FAULTY_SENSORr },
    { "AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr", AVS_ROSC_INTR_STATUS_THRESHOLD2_FAULTY_SENSORr },
    { "AVS_ROSC_THRESHOLD1_CEN_ROSCr", AVS_ROSC_THRESHOLD1_CEN_ROSCr },
    { "AVS_ROSC_THRESHOLD1_DIRECTIONr", AVS_ROSC_THRESHOLD1_DIRECTIONr },
    { "AVS_ROSC_THRESHOLD2_CEN_ROSCr", AVS_ROSC_THRESHOLD2_CEN_ROSCr },
    { "AVS_ROSC_THRESHOLD2_DIRECTIONr", AVS_ROSC_THRESHOLD2_DIRECTIONr },
    { "AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr", AVS_TMON_ENABLE_OVER_TEMPERATURE_RESETr },
    { "AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr", AVS_TMON_ENABLE_TEMPERATURE_INTR_SOURCESr },
    { "AVS_TMON_SPARE_0r", AVS_TMON_SPARE_0r },
    { "AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr", AVS_TMON_TEMPERATURE_INTR_IDLE_TIMEr },
    { "AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr", AVS_TMON_TEMPERATURE_INTR_TEMPERATUREr },
    { "AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr", AVS_TMON_TEMPERATURE_INTR_THRESHOLDSr },
    { "AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr", AVS_TMON_TEMPERATURE_MEASUREMENT_STATUSr },
    { "AVS_TMON_TEMPERATURE_RESET_THRESHOLDr", AVS_TMON_TEMPERATURE_RESET_THRESHOLDr },
    { "AVS_TMON_TP_TMON_TEST_ENABLEr", AVS_TMON_TP_TMON_TEST_ENABLEr },
    { "AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr", AVS_TOP_CTRL_AVS_CONVERGENCE_STATUSr },
    { "AVS_TOP_CTRL_AVS_STATUS_INr", AVS_TOP_CTRL_AVS_STATUS_INr },
    { "AVS_TOP_CTRL_AVS_STATUS_OUTr", AVS_TOP_CTRL_AVS_STATUS_OUTr },
    { "AVS_TOP_CTRL_MEMORY_ASSISTr", AVS_TOP_CTRL_MEMORY_ASSISTr },
    { "AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr", AVS_TOP_CTRL_MEMORY_ASSIST_STATUSr },
    { "AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr", AVS_TOP_CTRL_MEMORY_STANDBY_DIAG_DECr },
    { "AVS_TOP_CTRL_OTP_AVS_INFOr", AVS_TOP_CTRL_OTP_AVS_INFOr },
    { "AVS_TOP_CTRL_OTP_STATUSr", AVS_TOP_CTRL_OTP_STATUSr },
    { "AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR1_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR2_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR3_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR4_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR5_DAC_CODEr },
    { "AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr", AVS_TOP_CTRL_PVT_MNTR_DAC_CODEr },
    { "AVS_TOP_CTRL_REVIDr", AVS_TOP_CTRL_REVIDr },
    { "AVS_TOP_CTRL_RMON_HZr", AVS_TOP_CTRL_RMON_HZr },
    { "AVS_TOP_CTRL_RMON_RAWR_EXTr", AVS_TOP_CTRL_RMON_RAWR_EXTr },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_HZr", AVS_TOP_CTRL_RMON_RAWR_INT_HZr },
    { "AVS_TOP_CTRL_RMON_RAWR_INT_VTr", AVS_TOP_CTRL_RMON_RAWR_INT_VTr },
    { "AVS_TOP_CTRL_RMON_VTr", AVS_TOP_CTRL_RMON_VTr },
    { "AVS_TOP_CTRL_S2_STANDBY_STATUSr", AVS_TOP_CTRL_S2_STANDBY_STATUSr },
    { "AVS_TOP_CTRL_SPARE_HIGHr", AVS_TOP_CTRL_SPARE_HIGHr },
    { "AVS_TOP_CTRL_SPARE_LOWr", AVS_TOP_CTRL_SPARE_LOWr },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr", AVS_TOP_CTRL_SRAM_POWER_GATE_IN_DIAG_DECr },
    { "AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr", AVS_TOP_CTRL_SRAM_POWER_GATE_OUT_DIAG_DECr },
    { "AVS_TOP_CTRL_START_AVS_CPUr", AVS_TOP_CTRL_START_AVS_CPUr },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr", AVS_TOP_CTRL_VOLTAGE_REGULATOR_PWRDNr },
    { "AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr", AVS_TOP_CTRL_VOLTAGE_REGULATOR_STATUSr },
    { "AVS_TOP_CTRL_VTRAP_STATUSr", AVS_TOP_CTRL_VTRAP_STATUSr },
    { "AVS_TOP_CTRL_VTRAP_STATUS_CLEARr", AVS_TOP_CTRL_VTRAP_STATUS_CLEARr },
    { "CDMAC_CLOCK_CTRLr", CDMAC_CLOCK_CTRLr },
    { "CDMAC_CTRLr", CDMAC_CTRLr },
    { "CDMAC_ECC_CTRLr", CDMAC_ECC_CTRLr },
    { "CDMAC_ECC_STATUSr", CDMAC_ECC_STATUSr },
    { "CDMAC_FIFO_STATUSr", CDMAC_FIFO_STATUSr },
    { "CDMAC_INTR_ENABLEr", CDMAC_INTR_ENABLEr },
    { "CDMAC_INTR_STATUSr", CDMAC_INTR_STATUSr },
    { "CDMAC_LAG_FAILOVER_STATUSr", CDMAC_LAG_FAILOVER_STATUSr },
    { "CDMAC_LINK_INTR_CTRLr", CDMAC_LINK_INTR_CTRLr },
    { "CDMAC_LINK_INTR_STATUSr", CDMAC_LINK_INTR_STATUSr },
    { "CDMAC_MEM_CTRLr", CDMAC_MEM_CTRLr },
    { "CDMAC_MIB_COUNTER_CTRLr", CDMAC_MIB_COUNTER_CTRLr },
    { "CDMAC_MIB_COUNTER_MODEr", CDMAC_MIB_COUNTER_MODEr },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR0r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR1r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR2r },
    { "CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r", CDMAC_MIB_COUNTER_PROG_RANGE_CNTR3r },
    { "CDMAC_MODEr", CDMAC_MODEr },
    { "CDMAC_PAUSE_CTRLr", CDMAC_PAUSE_CTRLr },
    { "CDMAC_PFC_CTRLr", CDMAC_PFC_CTRLr },
    { "CDMAC_PFC_DAr", CDMAC_PFC_DAr },
    { "CDMAC_PFC_OPCODEr", CDMAC_PFC_OPCODEr },
    { "CDMAC_PFC_TYPEr", CDMAC_PFC_TYPEr },
    { "CDMAC_RSV_MASKr", CDMAC_RSV_MASKr },
    { "CDMAC_RX_CTRLr", CDMAC_RX_CTRLr },
    { "CDMAC_RX_LSS_CTRLr", CDMAC_RX_LSS_CTRLr },
    { "CDMAC_RX_LSS_STATUSr", CDMAC_RX_LSS_STATUSr },
    { "CDMAC_RX_MAC_SAr", CDMAC_RX_MAC_SAr },
    { "CDMAC_RX_MAX_SIZEr", CDMAC_RX_MAX_SIZEr },
    { "CDMAC_RX_VLAN_TAGr", CDMAC_RX_VLAN_TAGr },
    { "CDMAC_SPAREr", CDMAC_SPAREr },
    { "CDMAC_TXFIFO_STATUSr", CDMAC_TXFIFO_STATUSr },
    { "CDMAC_TX_CTRLr", CDMAC_TX_CTRLr },
    { "CDMAC_TX_MAC_SAr", CDMAC_TX_MAC_SAr },
    { "CDMAC_VERSION_IDr", CDMAC_VERSION_IDr },
    { "CDMIB_MEMm", CDMIB_MEMm },
    { "CDPORT_FAULT_LINK_STATUSr", CDPORT_FAULT_LINK_STATUSr },
    { "CDPORT_FLOW_CONTROL_CONFIGr", CDPORT_FLOW_CONTROL_CONFIGr },
    { "CDPORT_GENERAL_SPARE0_REGr", CDPORT_GENERAL_SPARE0_REGr },
    { "CDPORT_GENERAL_SPARE1_REGr", CDPORT_GENERAL_SPARE1_REGr },
    { "CDPORT_GENERAL_SPARE2_REGr", CDPORT_GENERAL_SPARE2_REGr },
    { "CDPORT_GENERAL_SPARE3_REGr", CDPORT_GENERAL_SPARE3_REGr },
    { "CDPORT_INTR_ENABLEr", CDPORT_INTR_ENABLEr },
    { "CDPORT_INTR_STATUSr", CDPORT_INTR_STATUSr },
    { "CDPORT_LAG_FAILOVER_CONFIGr", CDPORT_LAG_FAILOVER_CONFIGr },
    { "CDPORT_LED_CONTROLr", CDPORT_LED_CONTROLr },
    { "CDPORT_LINKSTATUS_DOWNr", CDPORT_LINKSTATUS_DOWNr },
    { "CDPORT_MAC_CONTROLr", CDPORT_MAC_CONTROLr },
    { "CDPORT_MODE_REGr", CDPORT_MODE_REGr },
    { "CDPORT_PM_VERSION_IDr", CDPORT_PM_VERSION_IDr },
    { "CDPORT_SBUS_CONTROLr", CDPORT_SBUS_CONTROLr },
    { "CDPORT_SPARE0_REGr", CDPORT_SPARE0_REGr },
    { "CDPORT_SPARE1_REGr", CDPORT_SPARE1_REGr },
    { "CDPORT_SPARE2_REGr", CDPORT_SPARE2_REGr },
    { "CDPORT_SPARE3_REGr", CDPORT_SPARE3_REGr },
    { "CDPORT_SW_FLOW_CONTROLr", CDPORT_SW_FLOW_CONTROLr },
    { "CDPORT_TSC_INTR_STATUSr", CDPORT_TSC_INTR_STATUSr },
    { "CDPORT_TSC_MEM_CTRLr", CDPORT_TSC_MEM_CTRLr },
    { "CDPORT_TSC_PLL_LOCK_STATUSr", CDPORT_TSC_PLL_LOCK_STATUSr },
    { "CDPORT_TSC_UCMEM_DATAm", CDPORT_TSC_UCMEM_DATAm },
    { "CDPORT_XGXS0_CTRL_REGr", CDPORT_XGXS0_CTRL_REGr },
    { "CDPORT_XGXS0_LN0_STATUS_REGr", CDPORT_XGXS0_LN0_STATUS_REGr },
    { "CDPORT_XGXS0_LN1_STATUS_REGr", CDPORT_XGXS0_LN1_STATUS_REGr },
    { "CDPORT_XGXS0_LN2_STATUS_REGr", CDPORT_XGXS0_LN2_STATUS_REGr },
    { "CDPORT_XGXS0_LN3_STATUS_REGr", CDPORT_XGXS0_LN3_STATUS_REGr },
    { "CDPORT_XGXS0_LN4_STATUS_REGr", CDPORT_XGXS0_LN4_STATUS_REGr },
    { "CDPORT_XGXS0_LN5_STATUS_REGr", CDPORT_XGXS0_LN5_STATUS_REGr },
    { "CDPORT_XGXS0_LN6_STATUS_REGr", CDPORT_XGXS0_LN6_STATUS_REGr },
    { "CDPORT_XGXS0_LN7_STATUS_REGr", CDPORT_XGXS0_LN7_STATUS_REGr },
    { "CDPORT_XGXS0_STATUS_REGr", CDPORT_XGXS0_STATUS_REGr },
    { "CENTRAL_CTR_EVICTION_CONTROLr", CENTRAL_CTR_EVICTION_CONTROLr },
    { "CENTRAL_CTR_EVICTION_COUNTER_FLAGr", CENTRAL_CTR_EVICTION_COUNTER_FLAGr },
    { "CENTRAL_CTR_EVICTION_FIFOm", CENTRAL_CTR_EVICTION_FIFOm },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr", CENTRAL_CTR_EVICTION_FIFO_PARITY_CONTROLr },
    { "CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr", CENTRAL_CTR_EVICTION_FIFO_PARITY_ERRORr },
    { "CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr", CENTRAL_CTR_EVICTION_FIFO_RAM_CONTROLr },
    { "CENTRAL_CTR_EVICTION_FIFO_STATUSr", CENTRAL_CTR_EVICTION_FIFO_STATUSr },
    { "CENTRAL_CTR_EVICTION_INTR_ENABLEr", CENTRAL_CTR_EVICTION_INTR_ENABLEr },
    { "CENTRAL_CTR_EVICTION_INTR_STATUSr", CENTRAL_CTR_EVICTION_INTR_STATUSr },
    { "DLB_ECMP_AUX_BOTP_PROFILEm", DLB_ECMP_AUX_BOTP_PROFILEm },
    { "DLB_ECMP_BITP_PROFILEm", DLB_ECMP_BITP_PROFILEm },
    { "DLB_ECMP_BOTP_PROFILEm", DLB_ECMP_BOTP_PROFILEm },
    { "DLB_ECMP_CTRL_PRE_SELm", DLB_ECMP_CTRL_PRE_SELm },
    { "DLB_ECMP_CURRENT_TIMEr", DLB_ECMP_CURRENT_TIMEr },
    { "DLB_ECMP_DLB_ID_0_TO_63_ENABLEr", DLB_ECMP_DLB_ID_0_TO_63_ENABLEr },
    { "DLB_ECMP_DLB_ID_64_TO_127_ENABLEr", DLB_ECMP_DLB_ID_64_TO_127_ENABLEr },
    { "DLB_ECMP_DLB_ID_OFFSETr", DLB_ECMP_DLB_ID_OFFSETr },
    { "DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm", DLB_ECMP_FINAL_MEMBERS_QUALITY_MEASUREm },
    { "DLB_ECMP_FLOWSETm", DLB_ECMP_FLOWSETm },
    { "DLB_ECMP_FLOWSET_MEMBERm", DLB_ECMP_FLOWSET_MEMBERm },
    { "DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm", DLB_ECMP_FLOWSET_TIMESTAMP_PAGEm },
    { "DLB_ECMP_GLB_QUANTIZE_THRESHOLDm", DLB_ECMP_GLB_QUANTIZE_THRESHOLDm },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_0_TO_15m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_16_TO_31m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_32_TO_47m },
    { "DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m", DLB_ECMP_GROUP_ALT_PORT_MEMBERS_48_TO_63m },
    { "DLB_ECMP_GROUP_CONTROLm", DLB_ECMP_GROUP_CONTROLm },
    { "DLB_ECMP_GROUP_MEMBERSHIPm", DLB_ECMP_GROUP_MEMBERSHIPm },
    { "DLB_ECMP_GROUP_MONITOR_CONTROLm", DLB_ECMP_GROUP_MONITOR_CONTROLm },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m", DLB_ECMP_GROUP_PORT_MEMBERS_0_TO_15m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m", DLB_ECMP_GROUP_PORT_MEMBERS_16_TO_31m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m", DLB_ECMP_GROUP_PORT_MEMBERS_32_TO_47m },
    { "DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m", DLB_ECMP_GROUP_PORT_MEMBERS_48_TO_63m },
    { "DLB_ECMP_GROUP_STATSm", DLB_ECMP_GROUP_STATSm },
    { "DLB_ECMP_HW_RESET_CONTROLr", DLB_ECMP_HW_RESET_CONTROLr },
    { "DLB_ECMP_INTR_ENABLEr", DLB_ECMP_INTR_ENABLEr },
    { "DLB_ECMP_INTR_STATUSr", DLB_ECMP_INTR_STATUSr },
    { "DLB_ECMP_LINK_CONTROLm", DLB_ECMP_LINK_CONTROLm },
    { "DLB_ECMP_MONITOR_CONTROLr", DLB_ECMP_MONITOR_CONTROLr },
    { "DLB_ECMP_MONITOR_IFP_CONTROLr", DLB_ECMP_MONITOR_IFP_CONTROLr },
    { "DLB_ECMP_OPTIMAL_CANDIDATEm", DLB_ECMP_OPTIMAL_CANDIDATEm },
    { "DLB_ECMP_PORT_AVG_QUALITY_MEASUREm", DLB_ECMP_PORT_AVG_QUALITY_MEASUREm },
    { "DLB_ECMP_PORT_INST_QUALITY_MEASUREm", DLB_ECMP_PORT_INST_QUALITY_MEASUREm },
    { "DLB_ECMP_PORT_QUALITY_MAPPINGm", DLB_ECMP_PORT_QUALITY_MAPPINGm },
    { "DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm", DLB_ECMP_PORT_QUALITY_UPDATE_MEASURE_CONTROLm },
    { "DLB_ECMP_PORT_STATEm", DLB_ECMP_PORT_STATEm },
    { "DLB_ECMP_QUALITY_MEASURE_CONTROLr", DLB_ECMP_QUALITY_MEASURE_CONTROLr },
    { "DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm", DLB_ECMP_QUANTIZED_AVG_QUALITY_MEASUREm },
    { "DLB_ECMP_QUANTIZE_CONTROLm", DLB_ECMP_QUANTIZE_CONTROLm },
    { "DLB_ECMP_RAM_CONTROL_0r", DLB_ECMP_RAM_CONTROL_0r },
    { "DLB_ECMP_RAM_CONTROL_1r", DLB_ECMP_RAM_CONTROL_1r },
    { "DLB_ECMP_RANDOM_SELECTION_CONTROLr", DLB_ECMP_RANDOM_SELECTION_CONTROLr },
    { "DLB_ECMP_REFRESH_DISABLEr", DLB_ECMP_REFRESH_DISABLEr },
    { "DLB_ECMP_REFRESH_INDEXr", DLB_ECMP_REFRESH_INDEXr },
    { "DLB_ECMP_SER_CONTROLr", DLB_ECMP_SER_CONTROLr },
    { "DLB_ECMP_SER_CONTROL_2r", DLB_ECMP_SER_CONTROL_2r },
    { "DLB_ECMP_SER_FIFOm", DLB_ECMP_SER_FIFOm },
    { "DLB_ECMP_SER_FIFO_CTRLr", DLB_ECMP_SER_FIFO_CTRLr },
    { "DLB_ECMP_SER_FIFO_STATUSr", DLB_ECMP_SER_FIFO_STATUSr },
    { "DLB_LAG_AUX_BOTP_PROFILEm", DLB_LAG_AUX_BOTP_PROFILEm },
    { "DLB_LAG_BITP_PROFILEm", DLB_LAG_BITP_PROFILEm },
    { "DLB_LAG_BOTP_PROFILEm", DLB_LAG_BOTP_PROFILEm },
    { "DLB_LAG_CTRL_PRE_SELm", DLB_LAG_CTRL_PRE_SELm },
    { "DLB_LAG_CURRENT_TIMEr", DLB_LAG_CURRENT_TIMEr },
    { "DLB_LAG_DLB_ID_0_TO_63_ENABLEr", DLB_LAG_DLB_ID_0_TO_63_ENABLEr },
    { "DLB_LAG_DLB_ID_64_TO_127_ENABLEr", DLB_LAG_DLB_ID_64_TO_127_ENABLEr },
    { "DLB_LAG_DLB_ID_OFFSETr", DLB_LAG_DLB_ID_OFFSETr },
    { "DLB_LAG_FLOWSETm", DLB_LAG_FLOWSETm },
    { "DLB_LAG_FLOWSET_MEMBERm", DLB_LAG_FLOWSET_MEMBERm },
    { "DLB_LAG_FLOWSET_TIMESTAMP_PAGEm", DLB_LAG_FLOWSET_TIMESTAMP_PAGEm },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15m", DLB_LAG_GROUP_ALT_PORT_MEMBERS_0_TO_15m },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31m", DLB_LAG_GROUP_ALT_PORT_MEMBERS_16_TO_31m },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47m", DLB_LAG_GROUP_ALT_PORT_MEMBERS_32_TO_47m },
    { "DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63m", DLB_LAG_GROUP_ALT_PORT_MEMBERS_48_TO_63m },
    { "DLB_LAG_GROUP_CONTROLm", DLB_LAG_GROUP_CONTROLm },
    { "DLB_LAG_GROUP_MEMBERSHIPm", DLB_LAG_GROUP_MEMBERSHIPm },
    { "DLB_LAG_GROUP_MONITOR_CONTROLm", DLB_LAG_GROUP_MONITOR_CONTROLm },
    { "DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15m", DLB_LAG_GROUP_PORT_MEMBERS_0_TO_15m },
    { "DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31m", DLB_LAG_GROUP_PORT_MEMBERS_16_TO_31m },
    { "DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47m", DLB_LAG_GROUP_PORT_MEMBERS_32_TO_47m },
    { "DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63m", DLB_LAG_GROUP_PORT_MEMBERS_48_TO_63m },
    { "DLB_LAG_GROUP_STATSm", DLB_LAG_GROUP_STATSm },
    { "DLB_LAG_LINK_CONTROLm", DLB_LAG_LINK_CONTROLm },
    { "DLB_LAG_MONITOR_CONTROLr", DLB_LAG_MONITOR_CONTROLr },
    { "DLB_LAG_MONITOR_IFP_CONTROLr", DLB_LAG_MONITOR_IFP_CONTROLr },
    { "DLB_LAG_OPTIMAL_CANDIDATEm", DLB_LAG_OPTIMAL_CANDIDATEm },
    { "DLB_LAG_PORT_STATEm", DLB_LAG_PORT_STATEm },
    { "DLB_LAG_RAM_CONTROL_0r", DLB_LAG_RAM_CONTROL_0r },
    { "DLB_LAG_RANDOM_SELECTION_CONTROLr", DLB_LAG_RANDOM_SELECTION_CONTROLr },
    { "DLB_LAG_REFRESH_DISABLEr", DLB_LAG_REFRESH_DISABLEr },
    { "DLB_LAG_REFRESH_INDEXr", DLB_LAG_REFRESH_INDEXr },
    { "DLB_LAG_SER_CONTROLr", DLB_LAG_SER_CONTROLr },
    { "EBTOQ_DEBUGr", EBTOQ_DEBUGr },
    { "EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr", EBTOQ_ENQ_DEQ_EOP_PREFETCH_COLLISION_DEBUGr },
    { "EBTOQ_STATUSr", EBTOQ_STATUSr },
    { "ECMP_GROUP_LEVEL0_BITP_PROFILEm", ECMP_GROUP_LEVEL0_BITP_PROFILEm },
    { "ECMP_GROUP_LEVEL0_BOTP_PROFILEm", ECMP_GROUP_LEVEL0_BOTP_PROFILEm },
    { "ECMP_GROUP_LEVEL0_CONFIG_PROFILEm", ECMP_GROUP_LEVEL0_CONFIG_PROFILEm },
    { "ECMP_GROUP_LEVEL0_CTRL_PRE_SELm", ECMP_GROUP_LEVEL0_CTRL_PRE_SELm },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0m", ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0m },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLr", ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1m", ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1m },
    { "ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLr", ECMP_GROUP_LEVEL0_DLB_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL0_ECMP_DEBUGr", ECMP_GROUP_LEVEL0_ECMP_DEBUGr },
    { "ECMP_GROUP_LEVEL0_GROUP_TABLEm", ECMP_GROUP_LEVEL0_GROUP_TABLEm },
    { "ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLr", ECMP_GROUP_LEVEL0_GROUP_TABLE_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL0_RAM_TM_CONTROLr", ECMP_GROUP_LEVEL0_RAM_TM_CONTROLr },
    { "ECMP_GROUP_LEVEL0_RANDOM_SEEDr", ECMP_GROUP_LEVEL0_RANDOM_SEEDr },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGr", ECMP_GROUP_LEVEL0_SHUFFLE_DEBUGr },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0m", ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0m },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLr", ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1m", ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1m },
    { "ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLr", ECMP_GROUP_LEVEL0_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL1_BITP_PROFILEm", ECMP_GROUP_LEVEL1_BITP_PROFILEm },
    { "ECMP_GROUP_LEVEL1_BOTP_PROFILEm", ECMP_GROUP_LEVEL1_BOTP_PROFILEm },
    { "ECMP_GROUP_LEVEL1_CONFIG_PROFILEm", ECMP_GROUP_LEVEL1_CONFIG_PROFILEm },
    { "ECMP_GROUP_LEVEL1_CTRL_PRE_SELm", ECMP_GROUP_LEVEL1_CTRL_PRE_SELm },
    { "ECMP_GROUP_LEVEL1_ECMP_DEBUGr", ECMP_GROUP_LEVEL1_ECMP_DEBUGr },
    { "ECMP_GROUP_LEVEL1_GROUP_TABLEm", ECMP_GROUP_LEVEL1_GROUP_TABLEm },
    { "ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLr", ECMP_GROUP_LEVEL1_GROUP_TABLE_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL1_RAM_TM_CONTROLr", ECMP_GROUP_LEVEL1_RAM_TM_CONTROLr },
    { "ECMP_GROUP_LEVEL1_RANDOM_SEEDr", ECMP_GROUP_LEVEL1_RANDOM_SEEDr },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGr", ECMP_GROUP_LEVEL1_SHUFFLE_DEBUGr },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0m", ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0m },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLr", ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1m", ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1m },
    { "ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLr", ECMP_GROUP_LEVEL1_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "EDB_BUF_CFG_OVERRIDEr", EDB_BUF_CFG_OVERRIDEr },
    { "EDB_CONTROL_BUFFER_ECC_ENr", EDB_CONTROL_BUFFER_ECC_ENr },
    { "EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr", EDB_CONTROL_BUFFER_EN_COR_ERR_RPTr },
    { "EDB_DATA_BUFFER_ECC_ENr", EDB_DATA_BUFFER_ECC_ENr },
    { "EDB_DATA_BUFFER_EN_COR_ERR_RPTr", EDB_DATA_BUFFER_EN_COR_ERR_RPTr },
    { "EDB_DBG_Ar", EDB_DBG_Ar },
    { "EDB_DBG_Br", EDB_DBG_Br },
    { "EDB_DBG_Cr", EDB_DBG_Cr },
    { "EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm", EDB_DEVICE_TO_PHYSICAL_PORT_NUMBER_MAPPINGm },
    { "EDB_INTR_ENABLEr", EDB_INTR_ENABLEr },
    { "EDB_INTR_STATUSr", EDB_INTR_STATUSr },
    { "EDB_IP_CUT_THRU_CLASSm", EDB_IP_CUT_THRU_CLASSm },
    { "EDB_LPBK_RESERVED_CREDIT_COUNTr", EDB_LPBK_RESERVED_CREDIT_COUNTr },
    { "EDB_MISC_CTRLr", EDB_MISC_CTRLr },
    { "EDB_PM0_BUF_START_END_ADDRr", EDB_PM0_BUF_START_END_ADDRr },
    { "EDB_PM0_BUF_START_END_ADDR_0_1r", EDB_PM0_BUF_START_END_ADDR_0_1r },
    { "EDB_PM0_BUF_START_END_ADDR_2_3r", EDB_PM0_BUF_START_END_ADDR_2_3r },
    { "EDB_PM0_BUF_START_END_ADDR_4_5r", EDB_PM0_BUF_START_END_ADDR_4_5r },
    { "EDB_PM0_BUF_START_END_ADDR_6_7r", EDB_PM0_BUF_START_END_ADDR_6_7r },
    { "EDB_PM1_BUF_START_END_ADDRr", EDB_PM1_BUF_START_END_ADDRr },
    { "EDB_PM1_BUF_START_END_ADDR_0_1r", EDB_PM1_BUF_START_END_ADDR_0_1r },
    { "EDB_PM1_BUF_START_END_ADDR_2_3r", EDB_PM1_BUF_START_END_ADDR_2_3r },
    { "EDB_PM1_BUF_START_END_ADDR_4_5r", EDB_PM1_BUF_START_END_ADDR_4_5r },
    { "EDB_PM1_BUF_START_END_ADDR_6_7r", EDB_PM1_BUF_START_END_ADDR_6_7r },
    { "EDB_PM2_BUF_START_END_ADDRr", EDB_PM2_BUF_START_END_ADDRr },
    { "EDB_PM2_BUF_START_END_ADDR_0_1r", EDB_PM2_BUF_START_END_ADDR_0_1r },
    { "EDB_PM2_BUF_START_END_ADDR_2_3r", EDB_PM2_BUF_START_END_ADDR_2_3r },
    { "EDB_PM2_BUF_START_END_ADDR_4_5r", EDB_PM2_BUF_START_END_ADDR_4_5r },
    { "EDB_PM2_BUF_START_END_ADDR_6_7r", EDB_PM2_BUF_START_END_ADDR_6_7r },
    { "EDB_PM3_BUF_START_END_ADDRr", EDB_PM3_BUF_START_END_ADDRr },
    { "EDB_PM3_BUF_START_END_ADDR_0_1r", EDB_PM3_BUF_START_END_ADDR_0_1r },
    { "EDB_PM3_BUF_START_END_ADDR_2_3r", EDB_PM3_BUF_START_END_ADDR_2_3r },
    { "EDB_PM3_BUF_START_END_ADDR_4_5r", EDB_PM3_BUF_START_END_ADDR_4_5r },
    { "EDB_PM3_BUF_START_END_ADDR_6_7r", EDB_PM3_BUF_START_END_ADDR_6_7r },
    { "EDB_PORT_MODE_OVERRIDEr", EDB_PORT_MODE_OVERRIDEr },
    { "EDB_RAM_TM_CONTROLr", EDB_RAM_TM_CONTROLr },
    { "EDB_RAM_TM_CONTROL_0r", EDB_RAM_TM_CONTROL_0r },
    { "EDB_RAM_TM_CONTROL_1r", EDB_RAM_TM_CONTROL_1r },
    { "EDB_SER_FIFOm", EDB_SER_FIFOm },
    { "EDB_SER_FIFO_CTRLr", EDB_SER_FIFO_CTRLr },
    { "EDB_SER_FIFO_STATUSr", EDB_SER_FIFO_STATUSr },
    { "EDB_SPECIAL_DROP_DEBUGr", EDB_SPECIAL_DROP_DEBUGr },
    { "EDB_XMIT_START_COUNTm", EDB_XMIT_START_COUNTm },
    { "EDIT_CTRL_BITP_PROFILE_0m", EDIT_CTRL_BITP_PROFILE_0m },
    { "EDIT_CTRL_BITP_PROFILE_1m", EDIT_CTRL_BITP_PROFILE_1m },
    { "EDIT_CTRL_BITP_PROFILE_2m", EDIT_CTRL_BITP_PROFILE_2m },
    { "EDIT_CTRL_BITP_PROFILE_3m", EDIT_CTRL_BITP_PROFILE_3m },
    { "EDIT_CTRL_BITP_PROFILE_4m", EDIT_CTRL_BITP_PROFILE_4m },
    { "EDIT_CTRL_RAM_TM_CONTROLr", EDIT_CTRL_RAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_0_A_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_0_A_DATA_ONLYm", EDIT_CTRL_TCAM_0_A_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_A_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_0_A_ONLYm", EDIT_CTRL_TCAM_0_A_ONLYm },
    { "EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_A_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_0_B_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_0_B_DATA_ONLYm", EDIT_CTRL_TCAM_0_B_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_B_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_0_B_ONLYm", EDIT_CTRL_TCAM_0_B_ONLYm },
    { "EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_B_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_0_C_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_0_C_DATA_ONLYm", EDIT_CTRL_TCAM_0_C_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_C_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_0_C_ONLYm", EDIT_CTRL_TCAM_0_C_ONLYm },
    { "EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_0_C_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_1_A_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_1_A_DATA_ONLYm", EDIT_CTRL_TCAM_1_A_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_A_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_A_ONLYm", EDIT_CTRL_TCAM_1_A_ONLYm },
    { "EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_A_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_1_B_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_1_B_DATA_ONLYm", EDIT_CTRL_TCAM_1_B_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_B_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_B_ONLYm", EDIT_CTRL_TCAM_1_B_ONLYm },
    { "EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_B_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_1_C_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_1_C_DATA_ONLYm", EDIT_CTRL_TCAM_1_C_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_C_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_1_C_ONLYm", EDIT_CTRL_TCAM_1_C_ONLYm },
    { "EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_1_C_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_2_A_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_2_A_DATA_ONLYm", EDIT_CTRL_TCAM_2_A_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_A_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_A_ONLYm", EDIT_CTRL_TCAM_2_A_ONLYm },
    { "EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_A_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_2_B_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_2_B_DATA_ONLYm", EDIT_CTRL_TCAM_2_B_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_B_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_B_ONLYm", EDIT_CTRL_TCAM_2_B_ONLYm },
    { "EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_B_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_2_C_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_2_C_DATA_ONLYm", EDIT_CTRL_TCAM_2_C_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_C_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_2_C_ONLYm", EDIT_CTRL_TCAM_2_C_ONLYm },
    { "EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_2_C_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_3_A_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_3_A_DATA_ONLYm", EDIT_CTRL_TCAM_3_A_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_A_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_A_ONLYm", EDIT_CTRL_TCAM_3_A_ONLYm },
    { "EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_A_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_3_B_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_3_B_DATA_ONLYm", EDIT_CTRL_TCAM_3_B_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_B_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_B_ONLYm", EDIT_CTRL_TCAM_3_B_ONLYm },
    { "EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_B_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_3_C_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_3_C_DATA_ONLYm", EDIT_CTRL_TCAM_3_C_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_C_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_3_C_ONLYm", EDIT_CTRL_TCAM_3_C_ONLYm },
    { "EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_3_C_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_4_A_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_4_A_DATA_ONLYm", EDIT_CTRL_TCAM_4_A_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_A_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_A_ONLYm", EDIT_CTRL_TCAM_4_A_ONLYm },
    { "EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_A_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_4_B_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_4_B_DATA_ONLYm", EDIT_CTRL_TCAM_4_B_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_B_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_B_ONLYm", EDIT_CTRL_TCAM_4_B_ONLYm },
    { "EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_B_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLr", EDIT_CTRL_TCAM_4_C_CAM_TM_CONTROLr },
    { "EDIT_CTRL_TCAM_4_C_DATA_ONLYm", EDIT_CTRL_TCAM_4_C_DATA_ONLYm },
    { "EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_C_DATA_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_4_C_ONLYm", EDIT_CTRL_TCAM_4_C_ONLYm },
    { "EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLr", EDIT_CTRL_TCAM_4_C_ONLY_SER_CONTROLr },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", EDIT_CTRL_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "EFP_METER_BITP_PROFILEm", EFP_METER_BITP_PROFILEm },
    { "EFP_METER_BOTP_PROFILEm", EFP_METER_BOTP_PROFILEm },
    { "EFP_METER_COLOR_TABLE_0m", EFP_METER_COLOR_TABLE_0m },
    { "EFP_METER_COLOR_TABLE_0_SER_CONTROLr", EFP_METER_COLOR_TABLE_0_SER_CONTROLr },
    { "EFP_METER_COUNT_ON_SER_ERRORr", EFP_METER_COUNT_ON_SER_ERRORr },
    { "EFP_METER_CTRL_PRE_SELm", EFP_METER_CTRL_PRE_SELm },
    { "EFP_METER_METER_TABLEm", EFP_METER_METER_TABLEm },
    { "EFP_METER_PDD_PROFILE_TABLEm", EFP_METER_PDD_PROFILE_TABLEm },
    { "EFP_METER_RAM_TM_CONTROLr", EFP_METER_RAM_TM_CONTROLr },
    { "EFP_METER_SBR_INDEX_COLOR_OFFSETr", EFP_METER_SBR_INDEX_COLOR_OFFSETr },
    { "EFP_METER_SBR_PROFILE_TABLE_0m", EFP_METER_SBR_PROFILE_TABLE_0m },
    { "EFSL20_CAPU8_LUT_0_0_0m", EFSL20_CAPU8_LUT_0_0_0m },
    { "EFSL20_CAPU8_LUT_0_0_1m", EFSL20_CAPU8_LUT_0_0_1m },
    { "EFSL20_CAPU8_LUT_1_0_0m", EFSL20_CAPU8_LUT_1_0_0m },
    { "EFSL20_CAPU8_LUT_1_0_1m", EFSL20_CAPU8_LUT_1_0_1m },
    { "EFSL20_CAPU8_LUT_2_0_0m", EFSL20_CAPU8_LUT_2_0_0m },
    { "EFSL20_CAPU8_LUT_2_0_1m", EFSL20_CAPU8_LUT_2_0_1m },
    { "EFSL20_CAPU8_LUT_3_0_0m", EFSL20_CAPU8_LUT_3_0_0m },
    { "EFSL20_CAPU8_LUT_3_0_1m", EFSL20_CAPU8_LUT_3_0_1m },
    { "EFSL20_CAPU8_LUT_4_0_0m", EFSL20_CAPU8_LUT_4_0_0m },
    { "EFSL20_CAPU8_LUT_4_0_1m", EFSL20_CAPU8_LUT_4_0_1m },
    { "EFSL20_CAPU8_LUT_5_0_0m", EFSL20_CAPU8_LUT_5_0_0m },
    { "EFSL20_CAPU8_LUT_5_0_1m", EFSL20_CAPU8_LUT_5_0_1m },
    { "EFSL20_CAPU8_LUT_6_0_0m", EFSL20_CAPU8_LUT_6_0_0m },
    { "EFSL20_CAPU8_LUT_6_0_1m", EFSL20_CAPU8_LUT_6_0_1m },
    { "EFSL20_CAPU8_LUT_7_0_0m", EFSL20_CAPU8_LUT_7_0_0m },
    { "EFSL20_CAPU8_LUT_7_0_1m", EFSL20_CAPU8_LUT_7_0_1m },
    { "EFSL20_DATA_CONSTANTm", EFSL20_DATA_CONSTANTm },
    { "EFSL20_DROP_CODE_0r", EFSL20_DROP_CODE_0r },
    { "EFSL20_DROP_CODE_10r", EFSL20_DROP_CODE_10r },
    { "EFSL20_DROP_CODE_11r", EFSL20_DROP_CODE_11r },
    { "EFSL20_DROP_CODE_12r", EFSL20_DROP_CODE_12r },
    { "EFSL20_DROP_CODE_13r", EFSL20_DROP_CODE_13r },
    { "EFSL20_DROP_CODE_14r", EFSL20_DROP_CODE_14r },
    { "EFSL20_DROP_CODE_15r", EFSL20_DROP_CODE_15r },
    { "EFSL20_DROP_CODE_1r", EFSL20_DROP_CODE_1r },
    { "EFSL20_DROP_CODE_2r", EFSL20_DROP_CODE_2r },
    { "EFSL20_DROP_CODE_3r", EFSL20_DROP_CODE_3r },
    { "EFSL20_DROP_CODE_4r", EFSL20_DROP_CODE_4r },
    { "EFSL20_DROP_CODE_5r", EFSL20_DROP_CODE_5r },
    { "EFSL20_DROP_CODE_6r", EFSL20_DROP_CODE_6r },
    { "EFSL20_DROP_CODE_7r", EFSL20_DROP_CODE_7r },
    { "EFSL20_DROP_CODE_8r", EFSL20_DROP_CODE_8r },
    { "EFSL20_DROP_CODE_9r", EFSL20_DROP_CODE_9r },
    { "EFSL20_FSL_FLOOR_0_PROFILEm", EFSL20_FSL_FLOOR_0_PROFILEm },
    { "EFSL20_FSL_FLOOR_1_PROFILEm", EFSL20_FSL_FLOOR_1_PROFILEm },
    { "EFSL20_FSL_FLOOR_2_PROFILEm", EFSL20_FSL_FLOOR_2_PROFILEm },
    { "EFSL20_FSL_FLOOR_3_PROFILEm", EFSL20_FSL_FLOOR_3_PROFILEm },
    { "EFSL20_FSL_FLOOR_4_PROFILEm", EFSL20_FSL_FLOOR_4_PROFILEm },
    { "EFSL20_FSL_FLOOR_5_PROFILEm", EFSL20_FSL_FLOOR_5_PROFILEm },
    { "EFSL20_FSL_FLOOR_6_PROFILEm", EFSL20_FSL_FLOOR_6_PROFILEm },
    { "EFSL20_FSL_FLOOR_7_PROFILEm", EFSL20_FSL_FLOOR_7_PROFILEm },
    { "EFSL20_INPUT_FLOOR_0_PROFILEm", EFSL20_INPUT_FLOOR_0_PROFILEm },
    { "EFSL20_INPUT_FLOOR_1_PROFILEm", EFSL20_INPUT_FLOOR_1_PROFILEm },
    { "EFSL20_LTS_POLICYm", EFSL20_LTS_POLICYm },
    { "EFSL20_LTS_PRE_SELm", EFSL20_LTS_PRE_SELm },
    { "EFSL20_LTS_TCAMm", EFSL20_LTS_TCAMm },
    { "EFSL20_OUTPUT_FLOOR_PROFILEm", EFSL20_OUTPUT_FLOOR_PROFILEm },
    { "EFSL20_STATE_16_0r", EFSL20_STATE_16_0r },
    { "EFSL20_STATE_16_10r", EFSL20_STATE_16_10r },
    { "EFSL20_STATE_16_11r", EFSL20_STATE_16_11r },
    { "EFSL20_STATE_16_12r", EFSL20_STATE_16_12r },
    { "EFSL20_STATE_16_13r", EFSL20_STATE_16_13r },
    { "EFSL20_STATE_16_14r", EFSL20_STATE_16_14r },
    { "EFSL20_STATE_16_15r", EFSL20_STATE_16_15r },
    { "EFSL20_STATE_16_1r", EFSL20_STATE_16_1r },
    { "EFSL20_STATE_16_2r", EFSL20_STATE_16_2r },
    { "EFSL20_STATE_16_3r", EFSL20_STATE_16_3r },
    { "EFSL20_STATE_16_4r", EFSL20_STATE_16_4r },
    { "EFSL20_STATE_16_5r", EFSL20_STATE_16_5r },
    { "EFSL20_STATE_16_6r", EFSL20_STATE_16_6r },
    { "EFSL20_STATE_16_7r", EFSL20_STATE_16_7r },
    { "EFSL20_STATE_16_8r", EFSL20_STATE_16_8r },
    { "EFSL20_STATE_16_9r", EFSL20_STATE_16_9r },
    { "EFSL20_STATE_16_LOCK_0r", EFSL20_STATE_16_LOCK_0r },
    { "EFSL20_STATE_16_LOCK_10r", EFSL20_STATE_16_LOCK_10r },
    { "EFSL20_STATE_16_LOCK_11r", EFSL20_STATE_16_LOCK_11r },
    { "EFSL20_STATE_16_LOCK_12r", EFSL20_STATE_16_LOCK_12r },
    { "EFSL20_STATE_16_LOCK_13r", EFSL20_STATE_16_LOCK_13r },
    { "EFSL20_STATE_16_LOCK_14r", EFSL20_STATE_16_LOCK_14r },
    { "EFSL20_STATE_16_LOCK_15r", EFSL20_STATE_16_LOCK_15r },
    { "EFSL20_STATE_16_LOCK_1r", EFSL20_STATE_16_LOCK_1r },
    { "EFSL20_STATE_16_LOCK_2r", EFSL20_STATE_16_LOCK_2r },
    { "EFSL20_STATE_16_LOCK_3r", EFSL20_STATE_16_LOCK_3r },
    { "EFSL20_STATE_16_LOCK_4r", EFSL20_STATE_16_LOCK_4r },
    { "EFSL20_STATE_16_LOCK_5r", EFSL20_STATE_16_LOCK_5r },
    { "EFSL20_STATE_16_LOCK_6r", EFSL20_STATE_16_LOCK_6r },
    { "EFSL20_STATE_16_LOCK_7r", EFSL20_STATE_16_LOCK_7r },
    { "EFSL20_STATE_16_LOCK_8r", EFSL20_STATE_16_LOCK_8r },
    { "EFSL20_STATE_16_LOCK_9r", EFSL20_STATE_16_LOCK_9r },
    { "EFSL20_STATE_8_0r", EFSL20_STATE_8_0r },
    { "EFSL20_STATE_8_10r", EFSL20_STATE_8_10r },
    { "EFSL20_STATE_8_11r", EFSL20_STATE_8_11r },
    { "EFSL20_STATE_8_12r", EFSL20_STATE_8_12r },
    { "EFSL20_STATE_8_13r", EFSL20_STATE_8_13r },
    { "EFSL20_STATE_8_14r", EFSL20_STATE_8_14r },
    { "EFSL20_STATE_8_15r", EFSL20_STATE_8_15r },
    { "EFSL20_STATE_8_1r", EFSL20_STATE_8_1r },
    { "EFSL20_STATE_8_2r", EFSL20_STATE_8_2r },
    { "EFSL20_STATE_8_3r", EFSL20_STATE_8_3r },
    { "EFSL20_STATE_8_4r", EFSL20_STATE_8_4r },
    { "EFSL20_STATE_8_5r", EFSL20_STATE_8_5r },
    { "EFSL20_STATE_8_6r", EFSL20_STATE_8_6r },
    { "EFSL20_STATE_8_7r", EFSL20_STATE_8_7r },
    { "EFSL20_STATE_8_8r", EFSL20_STATE_8_8r },
    { "EFSL20_STATE_8_9r", EFSL20_STATE_8_9r },
    { "EFSL20_STATE_8_LOCK_0r", EFSL20_STATE_8_LOCK_0r },
    { "EFSL20_STATE_8_LOCK_10r", EFSL20_STATE_8_LOCK_10r },
    { "EFSL20_STATE_8_LOCK_11r", EFSL20_STATE_8_LOCK_11r },
    { "EFSL20_STATE_8_LOCK_12r", EFSL20_STATE_8_LOCK_12r },
    { "EFSL20_STATE_8_LOCK_13r", EFSL20_STATE_8_LOCK_13r },
    { "EFSL20_STATE_8_LOCK_14r", EFSL20_STATE_8_LOCK_14r },
    { "EFSL20_STATE_8_LOCK_15r", EFSL20_STATE_8_LOCK_15r },
    { "EFSL20_STATE_8_LOCK_1r", EFSL20_STATE_8_LOCK_1r },
    { "EFSL20_STATE_8_LOCK_2r", EFSL20_STATE_8_LOCK_2r },
    { "EFSL20_STATE_8_LOCK_3r", EFSL20_STATE_8_LOCK_3r },
    { "EFSL20_STATE_8_LOCK_4r", EFSL20_STATE_8_LOCK_4r },
    { "EFSL20_STATE_8_LOCK_5r", EFSL20_STATE_8_LOCK_5r },
    { "EFSL20_STATE_8_LOCK_6r", EFSL20_STATE_8_LOCK_6r },
    { "EFSL20_STATE_8_LOCK_7r", EFSL20_STATE_8_LOCK_7r },
    { "EFSL20_STATE_8_LOCK_8r", EFSL20_STATE_8_LOCK_8r },
    { "EFSL20_STATE_8_LOCK_9r", EFSL20_STATE_8_LOCK_9r },
    { "EFSL20_STATE_RD_PROFILEm", EFSL20_STATE_RD_PROFILEm },
    { "EFSL20_STATE_WR_PROFILEm", EFSL20_STATE_WR_PROFILEm },
    { "EFSL30_CAPU8_LUT_0_0_0m", EFSL30_CAPU8_LUT_0_0_0m },
    { "EFSL30_CAPU8_LUT_0_0_1m", EFSL30_CAPU8_LUT_0_0_1m },
    { "EFSL30_CAPU8_LUT_1_0_0m", EFSL30_CAPU8_LUT_1_0_0m },
    { "EFSL30_CAPU8_LUT_1_0_1m", EFSL30_CAPU8_LUT_1_0_1m },
    { "EFSL30_CAPU8_LUT_2_0_0m", EFSL30_CAPU8_LUT_2_0_0m },
    { "EFSL30_CAPU8_LUT_2_0_1m", EFSL30_CAPU8_LUT_2_0_1m },
    { "EFSL30_CAPU8_LUT_3_0_0m", EFSL30_CAPU8_LUT_3_0_0m },
    { "EFSL30_CAPU8_LUT_3_0_1m", EFSL30_CAPU8_LUT_3_0_1m },
    { "EFSL30_CAPU8_LUT_4_0_0m", EFSL30_CAPU8_LUT_4_0_0m },
    { "EFSL30_CAPU8_LUT_4_0_1m", EFSL30_CAPU8_LUT_4_0_1m },
    { "EFSL30_CAPU8_LUT_5_0_0m", EFSL30_CAPU8_LUT_5_0_0m },
    { "EFSL30_CAPU8_LUT_5_0_1m", EFSL30_CAPU8_LUT_5_0_1m },
    { "EFSL30_CAPU8_LUT_6_0_0m", EFSL30_CAPU8_LUT_6_0_0m },
    { "EFSL30_CAPU8_LUT_6_0_1m", EFSL30_CAPU8_LUT_6_0_1m },
    { "EFSL30_CAPU8_LUT_7_0_0m", EFSL30_CAPU8_LUT_7_0_0m },
    { "EFSL30_CAPU8_LUT_7_0_1m", EFSL30_CAPU8_LUT_7_0_1m },
    { "EFSL30_DATA_CONSTANTm", EFSL30_DATA_CONSTANTm },
    { "EFSL30_DROP_CODE_0r", EFSL30_DROP_CODE_0r },
    { "EFSL30_DROP_CODE_10r", EFSL30_DROP_CODE_10r },
    { "EFSL30_DROP_CODE_11r", EFSL30_DROP_CODE_11r },
    { "EFSL30_DROP_CODE_12r", EFSL30_DROP_CODE_12r },
    { "EFSL30_DROP_CODE_13r", EFSL30_DROP_CODE_13r },
    { "EFSL30_DROP_CODE_14r", EFSL30_DROP_CODE_14r },
    { "EFSL30_DROP_CODE_15r", EFSL30_DROP_CODE_15r },
    { "EFSL30_DROP_CODE_1r", EFSL30_DROP_CODE_1r },
    { "EFSL30_DROP_CODE_2r", EFSL30_DROP_CODE_2r },
    { "EFSL30_DROP_CODE_3r", EFSL30_DROP_CODE_3r },
    { "EFSL30_DROP_CODE_4r", EFSL30_DROP_CODE_4r },
    { "EFSL30_DROP_CODE_5r", EFSL30_DROP_CODE_5r },
    { "EFSL30_DROP_CODE_6r", EFSL30_DROP_CODE_6r },
    { "EFSL30_DROP_CODE_7r", EFSL30_DROP_CODE_7r },
    { "EFSL30_DROP_CODE_8r", EFSL30_DROP_CODE_8r },
    { "EFSL30_DROP_CODE_9r", EFSL30_DROP_CODE_9r },
    { "EFSL30_FSL_FLOOR_0_PROFILEm", EFSL30_FSL_FLOOR_0_PROFILEm },
    { "EFSL30_FSL_FLOOR_1_PROFILEm", EFSL30_FSL_FLOOR_1_PROFILEm },
    { "EFSL30_FSL_FLOOR_2_PROFILEm", EFSL30_FSL_FLOOR_2_PROFILEm },
    { "EFSL30_FSL_FLOOR_3_PROFILEm", EFSL30_FSL_FLOOR_3_PROFILEm },
    { "EFSL30_FSL_FLOOR_4_PROFILEm", EFSL30_FSL_FLOOR_4_PROFILEm },
    { "EFSL30_FSL_FLOOR_5_PROFILEm", EFSL30_FSL_FLOOR_5_PROFILEm },
    { "EFSL30_FSL_FLOOR_6_PROFILEm", EFSL30_FSL_FLOOR_6_PROFILEm },
    { "EFSL30_FSL_FLOOR_7_PROFILEm", EFSL30_FSL_FLOOR_7_PROFILEm },
    { "EFSL30_INPUT_FLOOR_0_PROFILEm", EFSL30_INPUT_FLOOR_0_PROFILEm },
    { "EFSL30_INPUT_FLOOR_1_PROFILEm", EFSL30_INPUT_FLOOR_1_PROFILEm },
    { "EFSL30_LTS_POLICYm", EFSL30_LTS_POLICYm },
    { "EFSL30_LTS_PRE_SELm", EFSL30_LTS_PRE_SELm },
    { "EFSL30_LTS_TCAMm", EFSL30_LTS_TCAMm },
    { "EFSL30_OUTPUT_FLOOR_PROFILEm", EFSL30_OUTPUT_FLOOR_PROFILEm },
    { "EFSL30_STATE_16_0r", EFSL30_STATE_16_0r },
    { "EFSL30_STATE_16_10r", EFSL30_STATE_16_10r },
    { "EFSL30_STATE_16_11r", EFSL30_STATE_16_11r },
    { "EFSL30_STATE_16_12r", EFSL30_STATE_16_12r },
    { "EFSL30_STATE_16_13r", EFSL30_STATE_16_13r },
    { "EFSL30_STATE_16_14r", EFSL30_STATE_16_14r },
    { "EFSL30_STATE_16_15r", EFSL30_STATE_16_15r },
    { "EFSL30_STATE_16_1r", EFSL30_STATE_16_1r },
    { "EFSL30_STATE_16_2r", EFSL30_STATE_16_2r },
    { "EFSL30_STATE_16_3r", EFSL30_STATE_16_3r },
    { "EFSL30_STATE_16_4r", EFSL30_STATE_16_4r },
    { "EFSL30_STATE_16_5r", EFSL30_STATE_16_5r },
    { "EFSL30_STATE_16_6r", EFSL30_STATE_16_6r },
    { "EFSL30_STATE_16_7r", EFSL30_STATE_16_7r },
    { "EFSL30_STATE_16_8r", EFSL30_STATE_16_8r },
    { "EFSL30_STATE_16_9r", EFSL30_STATE_16_9r },
    { "EFSL30_STATE_16_LOCK_0r", EFSL30_STATE_16_LOCK_0r },
    { "EFSL30_STATE_16_LOCK_10r", EFSL30_STATE_16_LOCK_10r },
    { "EFSL30_STATE_16_LOCK_11r", EFSL30_STATE_16_LOCK_11r },
    { "EFSL30_STATE_16_LOCK_12r", EFSL30_STATE_16_LOCK_12r },
    { "EFSL30_STATE_16_LOCK_13r", EFSL30_STATE_16_LOCK_13r },
    { "EFSL30_STATE_16_LOCK_14r", EFSL30_STATE_16_LOCK_14r },
    { "EFSL30_STATE_16_LOCK_15r", EFSL30_STATE_16_LOCK_15r },
    { "EFSL30_STATE_16_LOCK_1r", EFSL30_STATE_16_LOCK_1r },
    { "EFSL30_STATE_16_LOCK_2r", EFSL30_STATE_16_LOCK_2r },
    { "EFSL30_STATE_16_LOCK_3r", EFSL30_STATE_16_LOCK_3r },
    { "EFSL30_STATE_16_LOCK_4r", EFSL30_STATE_16_LOCK_4r },
    { "EFSL30_STATE_16_LOCK_5r", EFSL30_STATE_16_LOCK_5r },
    { "EFSL30_STATE_16_LOCK_6r", EFSL30_STATE_16_LOCK_6r },
    { "EFSL30_STATE_16_LOCK_7r", EFSL30_STATE_16_LOCK_7r },
    { "EFSL30_STATE_16_LOCK_8r", EFSL30_STATE_16_LOCK_8r },
    { "EFSL30_STATE_16_LOCK_9r", EFSL30_STATE_16_LOCK_9r },
    { "EFSL30_STATE_8_0r", EFSL30_STATE_8_0r },
    { "EFSL30_STATE_8_10r", EFSL30_STATE_8_10r },
    { "EFSL30_STATE_8_11r", EFSL30_STATE_8_11r },
    { "EFSL30_STATE_8_12r", EFSL30_STATE_8_12r },
    { "EFSL30_STATE_8_13r", EFSL30_STATE_8_13r },
    { "EFSL30_STATE_8_14r", EFSL30_STATE_8_14r },
    { "EFSL30_STATE_8_15r", EFSL30_STATE_8_15r },
    { "EFSL30_STATE_8_1r", EFSL30_STATE_8_1r },
    { "EFSL30_STATE_8_2r", EFSL30_STATE_8_2r },
    { "EFSL30_STATE_8_3r", EFSL30_STATE_8_3r },
    { "EFSL30_STATE_8_4r", EFSL30_STATE_8_4r },
    { "EFSL30_STATE_8_5r", EFSL30_STATE_8_5r },
    { "EFSL30_STATE_8_6r", EFSL30_STATE_8_6r },
    { "EFSL30_STATE_8_7r", EFSL30_STATE_8_7r },
    { "EFSL30_STATE_8_8r", EFSL30_STATE_8_8r },
    { "EFSL30_STATE_8_9r", EFSL30_STATE_8_9r },
    { "EFSL30_STATE_8_LOCK_0r", EFSL30_STATE_8_LOCK_0r },
    { "EFSL30_STATE_8_LOCK_10r", EFSL30_STATE_8_LOCK_10r },
    { "EFSL30_STATE_8_LOCK_11r", EFSL30_STATE_8_LOCK_11r },
    { "EFSL30_STATE_8_LOCK_12r", EFSL30_STATE_8_LOCK_12r },
    { "EFSL30_STATE_8_LOCK_13r", EFSL30_STATE_8_LOCK_13r },
    { "EFSL30_STATE_8_LOCK_14r", EFSL30_STATE_8_LOCK_14r },
    { "EFSL30_STATE_8_LOCK_15r", EFSL30_STATE_8_LOCK_15r },
    { "EFSL30_STATE_8_LOCK_1r", EFSL30_STATE_8_LOCK_1r },
    { "EFSL30_STATE_8_LOCK_2r", EFSL30_STATE_8_LOCK_2r },
    { "EFSL30_STATE_8_LOCK_3r", EFSL30_STATE_8_LOCK_3r },
    { "EFSL30_STATE_8_LOCK_4r", EFSL30_STATE_8_LOCK_4r },
    { "EFSL30_STATE_8_LOCK_5r", EFSL30_STATE_8_LOCK_5r },
    { "EFSL30_STATE_8_LOCK_6r", EFSL30_STATE_8_LOCK_6r },
    { "EFSL30_STATE_8_LOCK_7r", EFSL30_STATE_8_LOCK_7r },
    { "EFSL30_STATE_8_LOCK_8r", EFSL30_STATE_8_LOCK_8r },
    { "EFSL30_STATE_8_LOCK_9r", EFSL30_STATE_8_LOCK_9r },
    { "EFSL30_STATE_RD_PROFILEm", EFSL30_STATE_RD_PROFILEm },
    { "EFSL30_STATE_WR_PROFILEm", EFSL30_STATE_WR_PROFILEm },
    { "EFTA10_I1T_00_HIT_INDEX_PROFILE_0m", EFTA10_I1T_00_HIT_INDEX_PROFILE_0m },
    { "EFTA10_I1T_00_LTS_PRE_SELm", EFTA10_I1T_00_LTS_PRE_SELm },
    { "EFTA10_I1T_00_LTS_TCAM_0m", EFTA10_I1T_00_LTS_TCAM_0m },
    { "EFTA10_I1T_00_PDD_PROFILE_TABLE_0m", EFTA10_I1T_00_PDD_PROFILE_TABLE_0m },
    { "EFTA10_I1T_01_HIT_INDEX_PROFILE_0m", EFTA10_I1T_01_HIT_INDEX_PROFILE_0m },
    { "EFTA10_I1T_01_LTS_PRE_SELm", EFTA10_I1T_01_LTS_PRE_SELm },
    { "EFTA10_I1T_01_LTS_TCAM_0m", EFTA10_I1T_01_LTS_TCAM_0m },
    { "EFTA10_I1T_01_PDD_PROFILE_TABLE_0m", EFTA10_I1T_01_PDD_PROFILE_TABLE_0m },
    { "EFTA10_I1T_02_HIT_INDEX_PROFILE_0m", EFTA10_I1T_02_HIT_INDEX_PROFILE_0m },
    { "EFTA10_I1T_02_LTS_PRE_SELm", EFTA10_I1T_02_LTS_PRE_SELm },
    { "EFTA10_I1T_02_LTS_TCAM_0m", EFTA10_I1T_02_LTS_TCAM_0m },
    { "EFTA10_I1T_02_PDD_PROFILE_TABLE_0m", EFTA10_I1T_02_PDD_PROFILE_TABLE_0m },
    { "EFTA10_I1T_03_HIT_INDEX_PROFILE_0m", EFTA10_I1T_03_HIT_INDEX_PROFILE_0m },
    { "EFTA10_I1T_03_LTS_PRE_SELm", EFTA10_I1T_03_LTS_PRE_SELm },
    { "EFTA10_I1T_03_LTS_TCAM_0m", EFTA10_I1T_03_LTS_TCAM_0m },
    { "EFTA10_I1T_03_PDD_PROFILE_TABLE_0m", EFTA10_I1T_03_PDD_PROFILE_TABLE_0m },
    { "EFTA10_SBR_BSTR_SELm", EFTA10_SBR_BSTR_SELm },
    { "EFTA10_SBR_BUS_STR_ENBr", EFTA10_SBR_BUS_STR_ENBr },
    { "EFTA10_SBR_PROFILE_TABLE_0m", EFTA10_SBR_PROFILE_TABLE_0m },
    { "EFTA10_SBR_PROFILE_TABLE_0_EXTm", EFTA10_SBR_PROFILE_TABLE_0_EXTm },
    { "EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", EFTA10_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr },
    { "EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLr", EFTA10_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "EFTA10_SBR_RAM_TM_CONTROLr", EFTA10_SBR_RAM_TM_CONTROLr },
    { "EFTA20_I1T_00_HIT_INDEX_PROFILE_0m", EFTA20_I1T_00_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_00_LTS_PRE_SELm", EFTA20_I1T_00_LTS_PRE_SELm },
    { "EFTA20_I1T_00_LTS_TCAM_0m", EFTA20_I1T_00_LTS_TCAM_0m },
    { "EFTA20_I1T_00_PDD_PROFILE_TABLE_0m", EFTA20_I1T_00_PDD_PROFILE_TABLE_0m },
    { "EFTA20_I1T_01_HIT_INDEX_PROFILE_0m", EFTA20_I1T_01_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_01_LTS_PRE_SELm", EFTA20_I1T_01_LTS_PRE_SELm },
    { "EFTA20_I1T_01_LTS_TCAM_0m", EFTA20_I1T_01_LTS_TCAM_0m },
    { "EFTA20_I1T_01_PDD_PROFILE_TABLE_0m", EFTA20_I1T_01_PDD_PROFILE_TABLE_0m },
    { "EFTA20_I1T_02_HIT_INDEX_PROFILE_0m", EFTA20_I1T_02_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_02_LTS_PRE_SELm", EFTA20_I1T_02_LTS_PRE_SELm },
    { "EFTA20_I1T_02_LTS_TCAM_0m", EFTA20_I1T_02_LTS_TCAM_0m },
    { "EFTA20_I1T_02_PDD_PROFILE_TABLE_0m", EFTA20_I1T_02_PDD_PROFILE_TABLE_0m },
    { "EFTA20_I1T_03_HIT_INDEX_PROFILE_0m", EFTA20_I1T_03_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_03_LTS_PRE_SELm", EFTA20_I1T_03_LTS_PRE_SELm },
    { "EFTA20_I1T_03_LTS_TCAM_0m", EFTA20_I1T_03_LTS_TCAM_0m },
    { "EFTA20_I1T_03_PDD_PROFILE_TABLE_0m", EFTA20_I1T_03_PDD_PROFILE_TABLE_0m },
    { "EFTA20_I1T_04_HIT_INDEX_PROFILE_0m", EFTA20_I1T_04_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_04_LTS_PRE_SELm", EFTA20_I1T_04_LTS_PRE_SELm },
    { "EFTA20_I1T_04_LTS_TCAM_0m", EFTA20_I1T_04_LTS_TCAM_0m },
    { "EFTA20_I1T_04_PDD_PROFILE_TABLE_0m", EFTA20_I1T_04_PDD_PROFILE_TABLE_0m },
    { "EFTA20_I1T_05_HIT_INDEX_PROFILE_0m", EFTA20_I1T_05_HIT_INDEX_PROFILE_0m },
    { "EFTA20_I1T_05_LTS_PRE_SELm", EFTA20_I1T_05_LTS_PRE_SELm },
    { "EFTA20_I1T_05_LTS_TCAM_0m", EFTA20_I1T_05_LTS_TCAM_0m },
    { "EFTA20_I1T_05_PDD_PROFILE_TABLE_0m", EFTA20_I1T_05_PDD_PROFILE_TABLE_0m },
    { "EFTA20_SBR_BSTR_SELm", EFTA20_SBR_BSTR_SELm },
    { "EFTA20_SBR_BUS_STR_ENBr", EFTA20_SBR_BUS_STR_ENBr },
    { "EFTA20_SBR_PROFILE_TABLE_0m", EFTA20_SBR_PROFILE_TABLE_0m },
    { "EFTA20_SBR_PROFILE_TABLE_0_EXTm", EFTA20_SBR_PROFILE_TABLE_0_EXTm },
    { "EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", EFTA20_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr },
    { "EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLr", EFTA20_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "EFTA20_SBR_PROFILE_TABLE_1m", EFTA20_SBR_PROFILE_TABLE_1m },
    { "EFTA20_SBR_PROFILE_TABLE_1_EXTm", EFTA20_SBR_PROFILE_TABLE_1_EXTm },
    { "EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr", EFTA20_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr },
    { "EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLr", EFTA20_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "EFTA20_SBR_RAM_TM_CONTROLr", EFTA20_SBR_RAM_TM_CONTROLr },
    { "EFTA30_E2T_00_ACTION_TABLE_Am", EFTA30_E2T_00_ACTION_TABLE_Am },
    { "EFTA30_E2T_00_ACTION_TABLE_Bm", EFTA30_E2T_00_ACTION_TABLE_Bm },
    { "EFTA30_E2T_00_ARRAY_MISS_POLICYm", EFTA30_E2T_00_ARRAY_MISS_POLICYm },
    { "EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", EFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "EFTA30_E2T_00_B0_DOUBLEm", EFTA30_E2T_00_B0_DOUBLEm },
    { "EFTA30_E2T_00_B0_ECCm", EFTA30_E2T_00_B0_ECCm },
    { "EFTA30_E2T_00_B0_LPm", EFTA30_E2T_00_B0_LPm },
    { "EFTA30_E2T_00_B0_QUADm", EFTA30_E2T_00_B0_QUADm },
    { "EFTA30_E2T_00_B0_SINGLEm", EFTA30_E2T_00_B0_SINGLEm },
    { "EFTA30_E2T_00_B1_DOUBLEm", EFTA30_E2T_00_B1_DOUBLEm },
    { "EFTA30_E2T_00_B1_ECCm", EFTA30_E2T_00_B1_ECCm },
    { "EFTA30_E2T_00_B1_LPm", EFTA30_E2T_00_B1_LPm },
    { "EFTA30_E2T_00_B1_QUADm", EFTA30_E2T_00_B1_QUADm },
    { "EFTA30_E2T_00_B1_SINGLEm", EFTA30_E2T_00_B1_SINGLEm },
    { "EFTA30_E2T_00_HASH_CONTROLm", EFTA30_E2T_00_HASH_CONTROLm },
    { "EFTA30_E2T_00_HIT_INDEX_PROFILEm", EFTA30_E2T_00_HIT_INDEX_PROFILEm },
    { "EFTA30_E2T_00_HT_DEBUG_CMDm", EFTA30_E2T_00_HT_DEBUG_CMDm },
    { "EFTA30_E2T_00_HT_DEBUG_KEYm", EFTA30_E2T_00_HT_DEBUG_KEYm },
    { "EFTA30_E2T_00_HT_DEBUG_RESULTm", EFTA30_E2T_00_HT_DEBUG_RESULTm },
    { "EFTA30_E2T_00_KEY_ATTRIBUTESm", EFTA30_E2T_00_KEY_ATTRIBUTESm },
    { "EFTA30_E2T_00_KEY_MASK_TABLEm", EFTA30_E2T_00_KEY_MASK_TABLEm },
    { "EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", EFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_0m", EFTA30_E2T_00_LTS_POLICY_EXT_0m },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", EFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_1m", EFTA30_E2T_00_LTS_POLICY_EXT_1m },
    { "EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", EFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_POLICY_FLOP_0m", EFTA30_E2T_00_LTS_POLICY_FLOP_0m },
    { "EFTA30_E2T_00_LTS_POLICY_FLOP_1m", EFTA30_E2T_00_LTS_POLICY_FLOP_1m },
    { "EFTA30_E2T_00_LTS_PRE_SELm", EFTA30_E2T_00_LTS_PRE_SELm },
    { "EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", EFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm", EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", EFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_TCAM_0_ONLYm", EFTA30_E2T_00_LTS_TCAM_0_ONLYm },
    { "EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", EFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", EFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm", EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", EFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_E2T_00_LTS_TCAM_1_ONLYm", EFTA30_E2T_00_LTS_TCAM_1_ONLYm },
    { "EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", EFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm", EFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_0m", EFTA30_E2T_00_PDD_PROFILE_TABLE_0m },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", EFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_1m", EFTA30_E2T_00_PDD_PROFILE_TABLE_1m },
    { "EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", EFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "EFTA30_E2T_00_RAM_CONTROLm", EFTA30_E2T_00_RAM_CONTROLm },
    { "EFTA30_E2T_00_RAM_TM_CONTROLr", EFTA30_E2T_00_RAM_TM_CONTROLr },
    { "EFTA30_E2T_00_REMAP_TABLE_Am", EFTA30_E2T_00_REMAP_TABLE_Am },
    { "EFTA30_E2T_00_REMAP_TABLE_Bm", EFTA30_E2T_00_REMAP_TABLE_Bm },
    { "EFTA30_E2T_00_SHARED_BANKS_CONTROLm", EFTA30_E2T_00_SHARED_BANKS_CONTROLm },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", EFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "EFTA30_E2T_00_TILE_CONFIGr", EFTA30_E2T_00_TILE_CONFIGr },
    { "EFTA30_SBR_BSTR_SELm", EFTA30_SBR_BSTR_SELm },
    { "EFTA30_SBR_BUS_STR_ENBr", EFTA30_SBR_BUS_STR_ENBr },
    { "EFTA30_SBR_PROFILE_TABLE_0m", EFTA30_SBR_PROFILE_TABLE_0m },
    { "EFTA30_SBR_PROFILE_TABLE_0_EXTm", EFTA30_SBR_PROFILE_TABLE_0_EXTm },
    { "EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr", EFTA30_SBR_PROFILE_TABLE_0_EXT_SER_CONTROLr },
    { "EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr", EFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "EFTA30_SBR_PROFILE_TABLE_1m", EFTA30_SBR_PROFILE_TABLE_1m },
    { "EFTA30_SBR_PROFILE_TABLE_1_EXTm", EFTA30_SBR_PROFILE_TABLE_1_EXTm },
    { "EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr", EFTA30_SBR_PROFILE_TABLE_1_EXT_SER_CONTROLr },
    { "EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLr", EFTA30_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "EFTA30_SBR_RAM_TM_CONTROLr", EFTA30_SBR_RAM_TM_CONTROLr },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_0m", EFTA30_T4T_00_HIT_INDEX_PROFILE_0m },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_1m", EFTA30_T4T_00_HIT_INDEX_PROFILE_1m },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_2m", EFTA30_T4T_00_HIT_INDEX_PROFILE_2m },
    { "EFTA30_T4T_00_HIT_INDEX_PROFILE_3m", EFTA30_T4T_00_HIT_INDEX_PROFILE_3m },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_0m", EFTA30_T4T_00_LTPR_PROFILE_TABLE_0m },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_1m", EFTA30_T4T_00_LTPR_PROFILE_TABLE_1m },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_2m", EFTA30_T4T_00_LTPR_PROFILE_TABLE_2m },
    { "EFTA30_T4T_00_LTPR_PROFILE_TABLE_3m", EFTA30_T4T_00_LTPR_PROFILE_TABLE_3m },
    { "EFTA30_T4T_00_LTS_PRE_SELm", EFTA30_T4T_00_LTS_PRE_SELm },
    { "EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", EFTA30_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYm", EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_0_ONLYm", EFTA30_T4T_00_LTS_TCAM_0_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", EFTA30_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYm", EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_1_ONLYm", EFTA30_T4T_00_LTS_TCAM_1_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", EFTA30_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYm", EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_2_ONLYm", EFTA30_T4T_00_LTS_TCAM_2_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", EFTA30_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYm", EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_LTS_TCAM_3_ONLYm", EFTA30_T4T_00_LTS_TCAM_3_ONLYm },
    { "EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", EFTA30_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_0m", EFTA30_T4T_00_PDD_PROFILE_TABLE_0m },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", EFTA30_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_1m", EFTA30_T4T_00_PDD_PROFILE_TABLE_1m },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", EFTA30_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_2m", EFTA30_T4T_00_PDD_PROFILE_TABLE_2m },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", EFTA30_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_3m", EFTA30_T4T_00_PDD_PROFILE_TABLE_3m },
    { "EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", EFTA30_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "EFTA30_T4T_00_RAM_TM_CONTROLr", EFTA30_T4T_00_RAM_TM_CONTROLr },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", EFTA30_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "EFTA30_T4T_00_TILE_CONFIGr", EFTA30_T4T_00_TILE_CONFIGr },
    { "EGR_COMPOSITES_EGR_COMPOSITES_BUFFERm", EGR_COMPOSITES_EGR_COMPOSITES_BUFFERm },
    { "EGR_DII_AUX_ARB_CONTROLr", EGR_DII_AUX_ARB_CONTROLr },
    { "EGR_DII_DEBUG_CONFIGr", EGR_DII_DEBUG_CONFIGr },
    { "EGR_DII_DPP_CTRLr", EGR_DII_DPP_CTRLr },
    { "EGR_DII_ECC_CONTROLr", EGR_DII_ECC_CONTROLr },
    { "EGR_DII_EVENT_FIFO_STATUSr", EGR_DII_EVENT_FIFO_STATUSr },
    { "EGR_DII_HW_RESET_CONTROL_0r", EGR_DII_HW_RESET_CONTROL_0r },
    { "EGR_DII_HW_STATUSr", EGR_DII_HW_STATUSr },
    { "EGR_DII_INTR_ENABLEr", EGR_DII_INTR_ENABLEr },
    { "EGR_DII_INTR_STATUSr", EGR_DII_INTR_STATUSr },
    { "EGR_DII_Q_BEGINr", EGR_DII_Q_BEGINr },
    { "EGR_DII_RAM_CONTROLr", EGR_DII_RAM_CONTROLr },
    { "EGR_DII_SER_CONTROLr", EGR_DII_SER_CONTROLr },
    { "EGR_DII_SER_SCAN_CONFIGr", EGR_DII_SER_SCAN_CONFIGr },
    { "EGR_DII_SER_SCAN_STATUSr", EGR_DII_SER_SCAN_STATUSr },
    { "EGR_DOI_EVENT_FIFO_STATUSr", EGR_DOI_EVENT_FIFO_STATUSr },
    { "EGR_DOI_INTR_ENABLEr", EGR_DOI_INTR_ENABLEr },
    { "EGR_DOI_INTR_STATUSr", EGR_DOI_INTR_STATUSr },
    { "EGR_DOI_RAM_CONTROLr", EGR_DOI_RAM_CONTROLr },
    { "EGR_DOI_SER_CONTROL_0r", EGR_DOI_SER_CONTROL_0r },
    { "EGR_DOI_SER_CONTROL_1r", EGR_DOI_SER_CONTROL_1r },
    { "EGR_DOI_SER_FIFOm", EGR_DOI_SER_FIFOm },
    { "EGR_DOI_SER_FIFO_CTRLr", EGR_DOI_SER_FIFO_CTRLr },
    { "EGR_DOI_SER_FIFO_STATUSr", EGR_DOI_SER_FIFO_STATUSr },
    { "EGR_DOP_CTRL_0_64r", EGR_DOP_CTRL_0_64r },
    { "EGR_DOP_CTRL_1_64r", EGR_DOP_CTRL_1_64r },
    { "EGR_DOP_CTRL_2_64r", EGR_DOP_CTRL_2_64r },
    { "EGR_ENABLEm", EGR_ENABLEm },
    { "EGR_MAX_USED_ENTRIESm", EGR_MAX_USED_ENTRIESm },
    { "EGR_MEMBERSHIP_BITP_PROFILEm", EGR_MEMBERSHIP_BITP_PROFILEm },
    { "EGR_MEMBERSHIP_BOTP_PROFILEm", EGR_MEMBERSHIP_BOTP_PROFILEm },
    { "EGR_MEMBERSHIP_CTRL_PRE_SELm", EGR_MEMBERSHIP_CTRL_PRE_SELm },
    { "EGR_MEMBERSHIP_FIELD_BITMAPm", EGR_MEMBERSHIP_FIELD_BITMAPm },
    { "EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLr", EGR_MEMBERSHIP_FIELD_BITMAP_SER_CONTROLr },
    { "EGR_MEMBERSHIP_MEMBERSHIP_PROFILEm", EGR_MEMBERSHIP_MEMBERSHIP_PROFILEm },
    { "EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLr", EGR_MEMBERSHIP_MEMBERSHIP_PROFILE_SER_CONTROLr },
    { "EGR_MEMBERSHIP_RAM_TM_CONTROLr", EGR_MEMBERSHIP_RAM_TM_CONTROLr },
    { "EGR_MEMBERSHIP_STATE_PROFILE_LOWERm", EGR_MEMBERSHIP_STATE_PROFILE_LOWERm },
    { "EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLr", EGR_MEMBERSHIP_STATE_PROFILE_LOWER_SER_CONTROLr },
    { "EGR_MEMBERSHIP_STATE_PROFILE_UPPERm", EGR_MEMBERSHIP_STATE_PROFILE_UPPERm },
    { "EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLr", EGR_MEMBERSHIP_STATE_PROFILE_UPPER_SER_CONTROLr },
    { "EGR_MEMBERSHIP_UNTAG_BITMAPm", EGR_MEMBERSHIP_UNTAG_BITMAPm },
    { "EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLr", EGR_MEMBERSHIP_UNTAG_BITMAP_SER_CONTROLr },
    { "EGR_METADATA_BITP_PROFILEm", EGR_METADATA_BITP_PROFILEm },
    { "EGR_METADATA_BITP_PROFILE_SER_CONTROLr", EGR_METADATA_BITP_PROFILE_SER_CONTROLr },
    { "EGR_METADATA_CONFIGr", EGR_METADATA_CONFIGr },
    { "EGR_METADATA_CTRL_PRE_SELm", EGR_METADATA_CTRL_PRE_SELm },
    { "EGR_METADATA_EXTRACTION_FIFO_CTRLr", EGR_METADATA_EXTRACTION_FIFO_CTRLr },
    { "EGR_METADATA_EXTRACTION_FIFO_DOUBLEm", EGR_METADATA_EXTRACTION_FIFO_DOUBLEm },
    { "EGR_METADATA_EXTRACTION_FIFO_QUADm", EGR_METADATA_EXTRACTION_FIFO_QUADm },
    { "EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLr", EGR_METADATA_EXTRACTION_FIFO_SER_CONTROLr },
    { "EGR_METADATA_EXTRACTION_FIFO_SINGLEm", EGR_METADATA_EXTRACTION_FIFO_SINGLEm },
    { "EGR_METADATA_EXTRACTION_FIFO_STATUSr", EGR_METADATA_EXTRACTION_FIFO_STATUSr },
    { "EGR_METADATA_RAM_TM_CONTROLr", EGR_METADATA_RAM_TM_CONTROLr },
    { "EGR_MIRROR_BITP_PROFILEm", EGR_MIRROR_BITP_PROFILEm },
    { "EGR_MIRROR_BOTP_PROFILEm", EGR_MIRROR_BOTP_PROFILEm },
    { "EGR_MIRROR_CTRL_PRE_SELm", EGR_MIRROR_CTRL_PRE_SELm },
    { "EGR_MIRROR_ENCAP_TABLEm", EGR_MIRROR_ENCAP_TABLEm },
    { "EGR_MMU_CELL_CREDITm", EGR_MMU_CELL_CREDITm },
    { "EGR_MMU_REQUESTSm", EGR_MMU_REQUESTSm },
    { "EGR_PER_PORT_BUFFER_SFT_RESETm", EGR_PER_PORT_BUFFER_SFT_RESETm },
    { "EGR_PORT_CREDIT_RESETm", EGR_PORT_CREDIT_RESETm },
    { "EGR_PORT_REQUESTSm", EGR_PORT_REQUESTSm },
    { "EGR_SBS_CONTROLr", EGR_SBS_CONTROLr },
    { "EGR_SEQUENCE_BITP_PROFILEm", EGR_SEQUENCE_BITP_PROFILEm },
    { "EGR_SEQUENCE_BOTP_PROFILEm", EGR_SEQUENCE_BOTP_PROFILEm },
    { "EGR_SEQUENCE_CTRL_PRE_SELm", EGR_SEQUENCE_CTRL_PRE_SELm },
    { "EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEm", EGR_SEQUENCE_MIRROR_SEQUENCE_NUMBER_PROFILEm },
    { "EGR_SEQUENCE_NUMBER_TABLEm", EGR_SEQUENCE_NUMBER_TABLEm },
    { "EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLr", EGR_SEQUENCE_NUMBER_TABLE_SER_CONTROLr },
    { "EGR_SEQUENCE_PROFILEm", EGR_SEQUENCE_PROFILEm },
    { "EGR_SEQUENCE_RAM_TM_CONTROLr", EGR_SEQUENCE_RAM_TM_CONTROLr },
    { "EGR_TIMESTAMP_AUX_BOTP_PROFILEm", EGR_TIMESTAMP_AUX_BOTP_PROFILEm },
    { "EGR_TIMESTAMP_BITP_PROFILEm", EGR_TIMESTAMP_BITP_PROFILEm },
    { "EGR_TIMESTAMP_BOTP_PROFILEm", EGR_TIMESTAMP_BOTP_PROFILEm },
    { "EGR_TIMESTAMP_CTRL_PRE_SELm", EGR_TIMESTAMP_CTRL_PRE_SELm },
    { "EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLm", EGR_TIMESTAMP_EGR_1588_EGRESS_CTRLm },
    { "EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLm", EGR_TIMESTAMP_EGR_1588_INGRESS_CTRLm },
    { "EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64m", EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64m },
    { "EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLr", EGR_TIMESTAMP_EGR_1588_LINK_DELAY_64_SER_CONTROLr },
    { "EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLr", EGR_TIMESTAMP_EGR_1588_PARSING_CONTROLr },
    { "EGR_TIMESTAMP_EGR_1588_SAm", EGR_TIMESTAMP_EGR_1588_SAm },
    { "EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLr", EGR_TIMESTAMP_EGR_1588_SA_SER_CONTROLr },
    { "EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAr", EGR_TIMESTAMP_EGR_INT_EGRESS_TIME_DELTAr },
    { "EGR_TIMESTAMP_EGR_TS_PROFILEm", EGR_TIMESTAMP_EGR_TS_PROFILEm },
    { "EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONm", EGR_TIMESTAMP_EGR_TS_TOD_CONVERSIONm },
    { "EGR_TIMESTAMP_RAM_TM_CONTROLr", EGR_TIMESTAMP_RAM_TM_CONTROLr },
    { "EPARSER0_HFE_POLICY_TABLE_0m", EPARSER0_HFE_POLICY_TABLE_0m },
    { "EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr", EPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr },
    { "EPARSER0_HFE_RAM_TM_CONTROLr", EPARSER0_HFE_RAM_TM_CONTROLr },
    { "EPARSER1_HFE_POLICY_TABLE_0m", EPARSER1_HFE_POLICY_TABLE_0m },
    { "EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr", EPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr },
    { "EPARSER1_HFE_POLICY_TABLE_1m", EPARSER1_HFE_POLICY_TABLE_1m },
    { "EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr", EPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr },
    { "EPARSER1_HFE_POLICY_TABLE_2m", EPARSER1_HFE_POLICY_TABLE_2m },
    { "EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr", EPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr },
    { "EPARSER1_HFE_POLICY_TABLE_3m", EPARSER1_HFE_POLICY_TABLE_3m },
    { "EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr", EPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr },
    { "EPARSER1_HFE_RAM_TM_CONTROLr", EPARSER1_HFE_RAM_TM_CONTROLr },
    { "EPOST_AUX_BOTP_PROFILEm", EPOST_AUX_BOTP_PROFILEm },
    { "EPOST_BITP_PROFILEm", EPOST_BITP_PROFILEm },
    { "EPOST_CTRL_PRE_SELm", EPOST_CTRL_PRE_SELm },
    { "EPOST_EGR_COUNTER_CONTROLm", EPOST_EGR_COUNTER_CONTROLm },
    { "EPOST_EGR_DBGm", EPOST_EGR_DBGm },
    { "EPOST_EGR_DOP_STATUS_0r", EPOST_EGR_DOP_STATUS_0r },
    { "EPOST_EGR_DOP_STATUS_1r", EPOST_EGR_DOP_STATUS_1r },
    { "EPOST_EGR_DOP_STORAGE_MEMm", EPOST_EGR_DOP_STORAGE_MEMm },
    { "EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLr", EPOST_EGR_DOP_STORAGE_MEM_SER_CONTROLr },
    { "EPOST_EGR_DROP_MASK_PROFILEm", EPOST_EGR_DROP_MASK_PROFILEm },
    { "EPOST_EGR_FIRST_DROP_STATUSm", EPOST_EGR_FIRST_DROP_STATUSm },
    { "EPOST_EGR_INTR_ENABLEr", EPOST_EGR_INTR_ENABLEr },
    { "EPOST_EGR_INTR_STATUSr", EPOST_EGR_INTR_STATUSr },
    { "EPOST_EGR_MTUm", EPOST_EGR_MTUm },
    { "EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLr", EPOST_EGR_PERQ_CNTR_UPDATE_CONTROLr },
    { "EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDr", EPOST_EGR_PERQ_EVICTION_CMD_A_THRESHOLDr },
    { "EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDr", EPOST_EGR_PERQ_EVICTION_CMD_B_THRESHOLDr },
    { "EPOST_EGR_PERQ_EVICTION_CONTROLr", EPOST_EGR_PERQ_EVICTION_CONTROLr },
    { "EPOST_EGR_PERQ_EVICTION_FAILr", EPOST_EGR_PERQ_EVICTION_FAILr },
    { "EPOST_EGR_PERQ_EVICTION_SEEDr", EPOST_EGR_PERQ_EVICTION_SEEDr },
    { "EPOST_EGR_PERQ_XMT_COUNTERS_0m", EPOST_EGR_PERQ_XMT_COUNTERS_0m },
    { "EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLr", EPOST_EGR_PERQ_XMT_COUNTERS_0_SER_CONTROLr },
    { "EPOST_EGR_PORT_MIN_PKT_SIZEm", EPOST_EGR_PORT_MIN_PKT_SIZEm },
    { "EPOST_EGR_SER_FIFOm", EPOST_EGR_SER_FIFOm },
    { "EPOST_EGR_SER_FIFO_CTRLr", EPOST_EGR_SER_FIFO_CTRLr },
    { "EPOST_EGR_SER_FIFO_STATUSr", EPOST_EGR_SER_FIFO_STATUSr },
    { "EPOST_EGR_SER_PKT_DROP_COUNTm", EPOST_EGR_SER_PKT_DROP_COUNTm },
    { "EPOST_EGR_SHAPING_CONTROLm", EPOST_EGR_SHAPING_CONTROLm },
    { "EPOST_EGR_SOBMH_PKT_COUNTm", EPOST_EGR_SOBMH_PKT_COUNTm },
    { "EPOST_EGR_TS_CONTROLm", EPOST_EGR_TS_CONTROLm },
    { "EPOST_EGR_TS_CONTROL_SER_CONTROLr", EPOST_EGR_TS_CONTROL_SER_CONTROLr },
    { "EPOST_EGR_TS_ING_PORT_MAPm", EPOST_EGR_TS_ING_PORT_MAPm },
    { "EPOST_EGR_TS_TOD_CONVERSION_2m", EPOST_EGR_TS_TOD_CONVERSION_2m },
    { "EPOST_RAM_TM_CONTROLr", EPOST_RAM_TM_CONTROLr },
    { "EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSm", EPOST_TRACE_DROP_EVENT_EGR_DROP_BUS_STATUSm },
    { "EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERm", EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTERm },
    { "EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLr", EPOST_TRACE_DROP_EVENT_EGR_HIGHEST_DROP_COUNTER_SER_CONTROLr },
    { "EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLr", EPOST_TRACE_DROP_EVENT_EGR_RAM_TM_CONTROLr },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_0r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_10r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_11r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_12r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_13r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_14r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_15r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_16r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_17r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_18r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_19r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_1r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_20r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_21r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_22r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_23r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_24r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_25r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_26r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_27r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_28r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_29r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_2r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_30r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_31r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_32r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_33r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_34r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_35r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_36r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_37r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_38r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_39r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_3r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_40r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_41r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_42r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_43r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_44r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_45r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_46r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_47r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_4r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_5r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_6r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_7r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_8r },
    { "EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9r", EPOST_TRACE_DROP_EVENT_EGR_TRACE_EVENT_COUNTER_9r },
    { "EPRE_EDEV_CONFIG_BOTP_PROFILEm", EPRE_EDEV_CONFIG_BOTP_PROFILEm },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPm", EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAPm },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLr", EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_CTRLr },
    { "EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLr", EPRE_EDEV_CONFIG_CCBE_NEXT_HOP_REMAP_SER_CONTROLr },
    { "EPRE_EDEV_CONFIG_CONFIGr", EPRE_EDEV_CONFIG_CONFIGr },
    { "EPRE_EDEV_CONFIG_DBG_0r", EPRE_EDEV_CONFIG_DBG_0r },
    { "EPRE_EDEV_CONFIG_DBG_10r", EPRE_EDEV_CONFIG_DBG_10r },
    { "EPRE_EDEV_CONFIG_DBG_11r", EPRE_EDEV_CONFIG_DBG_11r },
    { "EPRE_EDEV_CONFIG_DBG_12r", EPRE_EDEV_CONFIG_DBG_12r },
    { "EPRE_EDEV_CONFIG_DBG_13r", EPRE_EDEV_CONFIG_DBG_13r },
    { "EPRE_EDEV_CONFIG_DBG_14r", EPRE_EDEV_CONFIG_DBG_14r },
    { "EPRE_EDEV_CONFIG_DBG_15r", EPRE_EDEV_CONFIG_DBG_15r },
    { "EPRE_EDEV_CONFIG_DBG_16r", EPRE_EDEV_CONFIG_DBG_16r },
    { "EPRE_EDEV_CONFIG_DBG_17r", EPRE_EDEV_CONFIG_DBG_17r },
    { "EPRE_EDEV_CONFIG_DBG_18r", EPRE_EDEV_CONFIG_DBG_18r },
    { "EPRE_EDEV_CONFIG_DBG_19r", EPRE_EDEV_CONFIG_DBG_19r },
    { "EPRE_EDEV_CONFIG_DBG_1r", EPRE_EDEV_CONFIG_DBG_1r },
    { "EPRE_EDEV_CONFIG_DBG_20r", EPRE_EDEV_CONFIG_DBG_20r },
    { "EPRE_EDEV_CONFIG_DBG_21r", EPRE_EDEV_CONFIG_DBG_21r },
    { "EPRE_EDEV_CONFIG_DBG_22r", EPRE_EDEV_CONFIG_DBG_22r },
    { "EPRE_EDEV_CONFIG_DBG_23r", EPRE_EDEV_CONFIG_DBG_23r },
    { "EPRE_EDEV_CONFIG_DBG_24r", EPRE_EDEV_CONFIG_DBG_24r },
    { "EPRE_EDEV_CONFIG_DBG_25r", EPRE_EDEV_CONFIG_DBG_25r },
    { "EPRE_EDEV_CONFIG_DBG_26r", EPRE_EDEV_CONFIG_DBG_26r },
    { "EPRE_EDEV_CONFIG_DBG_27r", EPRE_EDEV_CONFIG_DBG_27r },
    { "EPRE_EDEV_CONFIG_DBG_28r", EPRE_EDEV_CONFIG_DBG_28r },
    { "EPRE_EDEV_CONFIG_DBG_29r", EPRE_EDEV_CONFIG_DBG_29r },
    { "EPRE_EDEV_CONFIG_DBG_2r", EPRE_EDEV_CONFIG_DBG_2r },
    { "EPRE_EDEV_CONFIG_DBG_30r", EPRE_EDEV_CONFIG_DBG_30r },
    { "EPRE_EDEV_CONFIG_DBG_31r", EPRE_EDEV_CONFIG_DBG_31r },
    { "EPRE_EDEV_CONFIG_DBG_32r", EPRE_EDEV_CONFIG_DBG_32r },
    { "EPRE_EDEV_CONFIG_DBG_33r", EPRE_EDEV_CONFIG_DBG_33r },
    { "EPRE_EDEV_CONFIG_DBG_34r", EPRE_EDEV_CONFIG_DBG_34r },
    { "EPRE_EDEV_CONFIG_DBG_35r", EPRE_EDEV_CONFIG_DBG_35r },
    { "EPRE_EDEV_CONFIG_DBG_36r", EPRE_EDEV_CONFIG_DBG_36r },
    { "EPRE_EDEV_CONFIG_DBG_37r", EPRE_EDEV_CONFIG_DBG_37r },
    { "EPRE_EDEV_CONFIG_DBG_38r", EPRE_EDEV_CONFIG_DBG_38r },
    { "EPRE_EDEV_CONFIG_DBG_39r", EPRE_EDEV_CONFIG_DBG_39r },
    { "EPRE_EDEV_CONFIG_DBG_3r", EPRE_EDEV_CONFIG_DBG_3r },
    { "EPRE_EDEV_CONFIG_DBG_4r", EPRE_EDEV_CONFIG_DBG_4r },
    { "EPRE_EDEV_CONFIG_DBG_5r", EPRE_EDEV_CONFIG_DBG_5r },
    { "EPRE_EDEV_CONFIG_DBG_6r", EPRE_EDEV_CONFIG_DBG_6r },
    { "EPRE_EDEV_CONFIG_DBG_7r", EPRE_EDEV_CONFIG_DBG_7r },
    { "EPRE_EDEV_CONFIG_DBG_8r", EPRE_EDEV_CONFIG_DBG_8r },
    { "EPRE_EDEV_CONFIG_DBG_9r", EPRE_EDEV_CONFIG_DBG_9r },
    { "EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEm", EPRE_EDEV_CONFIG_DEVICE_PORT_TABLEm },
    { "EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEm", EPRE_EDEV_CONFIG_EGR_INT_CN_UPDATEm },
    { "EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEm", EPRE_EDEV_CONFIG_EGR_TABLE_INDEX_UPDATE_PROFILEm },
    { "EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEm", EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLEm },
    { "EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLr", EPRE_EDEV_CONFIG_FORWARDING_TYPE_TABLE_SER_CONTROLr },
    { "EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEm", EPRE_EDEV_CONFIG_ING_DEVICE_PORT_TABLEm },
    { "EPRE_EDEV_CONFIG_INITBUFr", EPRE_EDEV_CONFIG_INITBUFr },
    { "EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEm", EPRE_EDEV_CONFIG_MIRROR_ATTRIBUTES_TABLEm },
    { "EPRE_EDEV_CONFIG_MIRROR_TYPEr", EPRE_EDEV_CONFIG_MIRROR_TYPEr },
    { "EPRE_EDEV_CONFIG_RAM_TM_CONTROLr", EPRE_EDEV_CONFIG_RAM_TM_CONTROLr },
    { "EPRE_EDEV_CONFIG_TPCE_0r", EPRE_EDEV_CONFIG_TPCE_0r },
    { "EPRE_EDEV_CONFIG_TPCE_10r", EPRE_EDEV_CONFIG_TPCE_10r },
    { "EPRE_EDEV_CONFIG_TPCE_11r", EPRE_EDEV_CONFIG_TPCE_11r },
    { "EPRE_EDEV_CONFIG_TPCE_12r", EPRE_EDEV_CONFIG_TPCE_12r },
    { "EPRE_EDEV_CONFIG_TPCE_13r", EPRE_EDEV_CONFIG_TPCE_13r },
    { "EPRE_EDEV_CONFIG_TPCE_14r", EPRE_EDEV_CONFIG_TPCE_14r },
    { "EPRE_EDEV_CONFIG_TPCE_15r", EPRE_EDEV_CONFIG_TPCE_15r },
    { "EPRE_EDEV_CONFIG_TPCE_16r", EPRE_EDEV_CONFIG_TPCE_16r },
    { "EPRE_EDEV_CONFIG_TPCE_17r", EPRE_EDEV_CONFIG_TPCE_17r },
    { "EPRE_EDEV_CONFIG_TPCE_18r", EPRE_EDEV_CONFIG_TPCE_18r },
    { "EPRE_EDEV_CONFIG_TPCE_19r", EPRE_EDEV_CONFIG_TPCE_19r },
    { "EPRE_EDEV_CONFIG_TPCE_1r", EPRE_EDEV_CONFIG_TPCE_1r },
    { "EPRE_EDEV_CONFIG_TPCE_20r", EPRE_EDEV_CONFIG_TPCE_20r },
    { "EPRE_EDEV_CONFIG_TPCE_21r", EPRE_EDEV_CONFIG_TPCE_21r },
    { "EPRE_EDEV_CONFIG_TPCE_22r", EPRE_EDEV_CONFIG_TPCE_22r },
    { "EPRE_EDEV_CONFIG_TPCE_23r", EPRE_EDEV_CONFIG_TPCE_23r },
    { "EPRE_EDEV_CONFIG_TPCE_24r", EPRE_EDEV_CONFIG_TPCE_24r },
    { "EPRE_EDEV_CONFIG_TPCE_25r", EPRE_EDEV_CONFIG_TPCE_25r },
    { "EPRE_EDEV_CONFIG_TPCE_26r", EPRE_EDEV_CONFIG_TPCE_26r },
    { "EPRE_EDEV_CONFIG_TPCE_27r", EPRE_EDEV_CONFIG_TPCE_27r },
    { "EPRE_EDEV_CONFIG_TPCE_28r", EPRE_EDEV_CONFIG_TPCE_28r },
    { "EPRE_EDEV_CONFIG_TPCE_29r", EPRE_EDEV_CONFIG_TPCE_29r },
    { "EPRE_EDEV_CONFIG_TPCE_2r", EPRE_EDEV_CONFIG_TPCE_2r },
    { "EPRE_EDEV_CONFIG_TPCE_30r", EPRE_EDEV_CONFIG_TPCE_30r },
    { "EPRE_EDEV_CONFIG_TPCE_31r", EPRE_EDEV_CONFIG_TPCE_31r },
    { "EPRE_EDEV_CONFIG_TPCE_32r", EPRE_EDEV_CONFIG_TPCE_32r },
    { "EPRE_EDEV_CONFIG_TPCE_33r", EPRE_EDEV_CONFIG_TPCE_33r },
    { "EPRE_EDEV_CONFIG_TPCE_34r", EPRE_EDEV_CONFIG_TPCE_34r },
    { "EPRE_EDEV_CONFIG_TPCE_35r", EPRE_EDEV_CONFIG_TPCE_35r },
    { "EPRE_EDEV_CONFIG_TPCE_36r", EPRE_EDEV_CONFIG_TPCE_36r },
    { "EPRE_EDEV_CONFIG_TPCE_37r", EPRE_EDEV_CONFIG_TPCE_37r },
    { "EPRE_EDEV_CONFIG_TPCE_38r", EPRE_EDEV_CONFIG_TPCE_38r },
    { "EPRE_EDEV_CONFIG_TPCE_39r", EPRE_EDEV_CONFIG_TPCE_39r },
    { "EPRE_EDEV_CONFIG_TPCE_3r", EPRE_EDEV_CONFIG_TPCE_3r },
    { "EPRE_EDEV_CONFIG_TPCE_4r", EPRE_EDEV_CONFIG_TPCE_4r },
    { "EPRE_EDEV_CONFIG_TPCE_5r", EPRE_EDEV_CONFIG_TPCE_5r },
    { "EPRE_EDEV_CONFIG_TPCE_6r", EPRE_EDEV_CONFIG_TPCE_6r },
    { "EPRE_EDEV_CONFIG_TPCE_7r", EPRE_EDEV_CONFIG_TPCE_7r },
    { "EPRE_EDEV_CONFIG_TPCE_8r", EPRE_EDEV_CONFIG_TPCE_8r },
    { "EPRE_EDEV_CONFIG_TPCE_9r", EPRE_EDEV_CONFIG_TPCE_9r },
    { "EPRE_MPB_DECODE_PDD_PROFILE_TABLEm", EPRE_MPB_DECODE_PDD_PROFILE_TABLEm },
    { "EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLr", EPRE_MPB_DECODE_PDD_PROFILE_TABLE_SER_CONTROLr },
    { "EPRE_MPB_DECODE_RAM_TM_CONTROLr", EPRE_MPB_DECODE_RAM_TM_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLm", EPRE_PARSER_ZONE_REMAP_FIELD_EXTRACTION_PROFILE_CONTROLm },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEm", EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_A_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEm", EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_B_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELr", EPRE_PARSER_ZONE_REMAP_PARSE_ARC_ID_INDEX_SELr },
    { "EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLr", EPRE_PARSER_ZONE_REMAP_RAM_TM_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEm", EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_ZONE_0_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEm", EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_ZONE_1_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEm", EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_ZONE_2_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEm", EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_ZONE_3_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEm", EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLEm },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr", EPRE_PARSER_ZONE_REMAP_ZONE_4_MATCH_ID_ATTRIBUTES_TABLE_SER_CONTROLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLr", EPRE_PARSER_ZONE_REMAP_ZONE_EPARSE_EXTRACT_OFFSET_CTRLr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELr", EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_ATTRIBUTES_INDEX_SELr },
    { "EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGr", EPRE_PARSER_ZONE_REMAP_ZONE_MATCH_ID_CONFIGr },
    { "EP_DPR_LATENCY_CONFIGr", EP_DPR_LATENCY_CONFIGr },
    { "EP_TO_CMIC_INTR_ENABLEr", EP_TO_CMIC_INTR_ENABLEr },
    { "EP_TO_CMIC_INTR_STATUSr", EP_TO_CMIC_INTR_STATUSr },
    { "ETRAP_BITP_PROFILEm", ETRAP_BITP_PROFILEm },
    { "ETRAP_BOTP_PROFILEm", ETRAP_BOTP_PROFILEm },
    { "ETRAP_CTRL_PRE_SELm", ETRAP_CTRL_PRE_SELm },
    { "ETRAP_DEBUG_CTRLr", ETRAP_DEBUG_CTRLr },
    { "ETRAP_EN_COR_ERR_RPTr", ETRAP_EN_COR_ERR_RPTr },
    { "ETRAP_FILTER_0_TABLEm", ETRAP_FILTER_0_TABLEm },
    { "ETRAP_FILTER_1_TABLEm", ETRAP_FILTER_1_TABLEm },
    { "ETRAP_FILTER_2_TABLEm", ETRAP_FILTER_2_TABLEm },
    { "ETRAP_FILTER_3_TABLEm", ETRAP_FILTER_3_TABLEm },
    { "ETRAP_FILT_CFGr", ETRAP_FILT_CFGr },
    { "ETRAP_FILT_EXCEED_CTRr", ETRAP_FILT_EXCEED_CTRr },
    { "ETRAP_FILT_THRESHr", ETRAP_FILT_THRESHr },
    { "ETRAP_FLOW_CFGr", ETRAP_FLOW_CFGr },
    { "ETRAP_FLOW_COUNT_LEFT_TABLEm", ETRAP_FLOW_COUNT_LEFT_TABLEm },
    { "ETRAP_FLOW_COUNT_RIGHT_TABLEm", ETRAP_FLOW_COUNT_RIGHT_TABLEm },
    { "ETRAP_FLOW_CTRL_LEFT_TABLEm", ETRAP_FLOW_CTRL_LEFT_TABLEm },
    { "ETRAP_FLOW_CTRL_RIGHT_TABLEm", ETRAP_FLOW_CTRL_RIGHT_TABLEm },
    { "ETRAP_FLOW_DETECT_CTRr", ETRAP_FLOW_DETECT_CTRr },
    { "ETRAP_FLOW_ELEPH_THRESHOLDr", ETRAP_FLOW_ELEPH_THRESHOLDr },
    { "ETRAP_FLOW_ELEPH_THR_REDr", ETRAP_FLOW_ELEPH_THR_REDr },
    { "ETRAP_FLOW_ELEPH_THR_YELr", ETRAP_FLOW_ELEPH_THR_YELr },
    { "ETRAP_FLOW_HASH_L0_TABLEm", ETRAP_FLOW_HASH_L0_TABLEm },
    { "ETRAP_FLOW_HASH_L1_TABLEm", ETRAP_FLOW_HASH_L1_TABLEm },
    { "ETRAP_FLOW_HASH_L2_TABLEm", ETRAP_FLOW_HASH_L2_TABLEm },
    { "ETRAP_FLOW_HASH_L3_TABLEm", ETRAP_FLOW_HASH_L3_TABLEm },
    { "ETRAP_FLOW_HASH_L4_TABLEm", ETRAP_FLOW_HASH_L4_TABLEm },
    { "ETRAP_FLOW_HASH_R0_TABLEm", ETRAP_FLOW_HASH_R0_TABLEm },
    { "ETRAP_FLOW_HASH_R1_TABLEm", ETRAP_FLOW_HASH_R1_TABLEm },
    { "ETRAP_FLOW_HASH_R2_TABLEm", ETRAP_FLOW_HASH_R2_TABLEm },
    { "ETRAP_FLOW_HASH_R3_TABLEm", ETRAP_FLOW_HASH_R3_TABLEm },
    { "ETRAP_FLOW_HASH_R4_TABLEm", ETRAP_FLOW_HASH_R4_TABLEm },
    { "ETRAP_FLOW_INS_FAIL_CTRr", ETRAP_FLOW_INS_FAIL_CTRr },
    { "ETRAP_FLOW_INS_SUCCESS_CTRr", ETRAP_FLOW_INS_SUCCESS_CTRr },
    { "ETRAP_FLOW_RESET_THRESHOLDr", ETRAP_FLOW_RESET_THRESHOLDr },
    { "ETRAP_MSECr", ETRAP_MSECr },
    { "ETRAP_PROC_ENr", ETRAP_PROC_ENr },
    { "ETRAP_RAM_TM_CONTROLr", ETRAP_RAM_TM_CONTROLr },
    { "ETRAP_SAMPLE_ADDRr", ETRAP_SAMPLE_ADDRr },
    { "ETRAP_SAMPLE_FLOW_COUNT_LEFTm", ETRAP_SAMPLE_FLOW_COUNT_LEFTm },
    { "ETRAP_SAMPLE_FLOW_COUNT_RIGHTm", ETRAP_SAMPLE_FLOW_COUNT_RIGHTm },
    { "ETRAP_SAMPLE_FLOW_CTRL_LEFTm", ETRAP_SAMPLE_FLOW_CTRL_LEFTm },
    { "ETRAP_SAMPLE_FLOW_CTRL_RIGHTm", ETRAP_SAMPLE_FLOW_CTRL_RIGHTm },
    { "ETRAP_SAMPLE_FLOW_HASH_L0m", ETRAP_SAMPLE_FLOW_HASH_L0m },
    { "ETRAP_SAMPLE_FLOW_HASH_L1m", ETRAP_SAMPLE_FLOW_HASH_L1m },
    { "ETRAP_SAMPLE_FLOW_HASH_L2m", ETRAP_SAMPLE_FLOW_HASH_L2m },
    { "ETRAP_SAMPLE_FLOW_HASH_L3m", ETRAP_SAMPLE_FLOW_HASH_L3m },
    { "ETRAP_SAMPLE_FLOW_HASH_L4m", ETRAP_SAMPLE_FLOW_HASH_L4m },
    { "ETRAP_SAMPLE_FLOW_HASH_R0m", ETRAP_SAMPLE_FLOW_HASH_R0m },
    { "ETRAP_SAMPLE_FLOW_HASH_R1m", ETRAP_SAMPLE_FLOW_HASH_R1m },
    { "ETRAP_SAMPLE_FLOW_HASH_R2m", ETRAP_SAMPLE_FLOW_HASH_R2m },
    { "ETRAP_SAMPLE_FLOW_HASH_R3m", ETRAP_SAMPLE_FLOW_HASH_R3m },
    { "ETRAP_SAMPLE_FLOW_HASH_R4m", ETRAP_SAMPLE_FLOW_HASH_R4m },
    { "ETRAP_SER_CONTROLr", ETRAP_SER_CONTROLr },
    { "ETRAP_TIMEBASEr", ETRAP_TIMEBASEr },
    { "ETRAP_USECr", ETRAP_USECr },
    { "FBINIT_EFTA30_CONFIGm", FBINIT_EFTA30_CONFIGm },
    { "FBINIT_IFTA100_CONFIGm", FBINIT_IFTA100_CONFIGm },
    { "FBINIT_IFTA150_CONFIGm", FBINIT_IFTA150_CONFIGm },
    { "FBINIT_IFTA40_CONFIGm", FBINIT_IFTA40_CONFIGm },
    { "FBINIT_IFTA50_CONFIGm", FBINIT_IFTA50_CONFIGm },
    { "FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0m", FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_0m },
    { "FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1m", FIELD_COMPRESSION_ENGINE_ASSOCIATIVE_MATCH_1m },
    { "FIELD_COMPRESSION_ENGINE_BITP_PROFILEm", FIELD_COMPRESSION_ENGINE_BITP_PROFILEm },
    { "FIELD_COMPRESSION_ENGINE_BOTP_PROFILEm", FIELD_COMPRESSION_ENGINE_BOTP_PROFILEm },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0m", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0m },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLr", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_0_SER_CONTROLr },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1m", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1m },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLr", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_1_SER_CONTROLr },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2m", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2m },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLr", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_2_SER_CONTROLr },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3m", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3m },
    { "FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLr", FIELD_COMPRESSION_ENGINE_INDEX_MAPPING_3_SER_CONTROLr },
    { "FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLr", FIELD_COMPRESSION_ENGINE_RAM_TM_CONTROLr },
    { "FIELD_COMPRESSION_ENGINE_RANGE_CHECKm", FIELD_COMPRESSION_ENGINE_RANGE_CHECKm },
    { "FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKm", FIELD_COMPRESSION_ENGINE_RANGE_CHECK_MASKm },
    { "FIELD_MUX2_BITP_PROFILEm", FIELD_MUX2_BITP_PROFILEm },
    { "FIELD_MUX_CTRL_PRE_SELm", FIELD_MUX_CTRL_PRE_SELm },
    { "FIELD_MUX_PROFILEm", FIELD_MUX_PROFILEm },
    { "FIXED_HVE_IPARSER1_BOTP_PROFILEm", FIXED_HVE_IPARSER1_BOTP_PROFILEm },
    { "FIXED_HVE_IPARSER1_IPV4_DIP_TABLEm", FIXED_HVE_IPARSER1_IPV4_DIP_TABLEm },
    { "FIXED_HVE_IPARSER1_IPV4_SIP_TABLEm", FIXED_HVE_IPARSER1_IPV4_SIP_TABLEm },
    { "FIXED_HVE_IPARSER1_IPV6_DIP_TABLEm", FIXED_HVE_IPARSER1_IPV6_DIP_TABLEm },
    { "FIXED_HVE_IPARSER1_IPV6_SIP_TABLEm", FIXED_HVE_IPARSER1_IPV6_SIP_TABLEm },
    { "FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKr", FIXED_HVE_IPARSER1_IP_SMALL_BIG_PKT_CHECKr },
    { "FIXED_HVE_IPARSER1_MACDA_TABLEm", FIXED_HVE_IPARSER1_MACDA_TABLEm },
    { "FIXED_HVE_IPARSER1_MACSA_TABLEm", FIXED_HVE_IPARSER1_MACSA_TABLEm },
    { "FIXED_HVE_IPARSER2_BOTP_PROFILEm", FIXED_HVE_IPARSER2_BOTP_PROFILEm },
    { "FIXED_HVE_IPARSER2_IPV4_DIP_TABLEm", FIXED_HVE_IPARSER2_IPV4_DIP_TABLEm },
    { "FIXED_HVE_IPARSER2_IPV4_SIP_TABLEm", FIXED_HVE_IPARSER2_IPV4_SIP_TABLEm },
    { "FIXED_HVE_IPARSER2_IPV6_DIP_TABLEm", FIXED_HVE_IPARSER2_IPV6_DIP_TABLEm },
    { "FIXED_HVE_IPARSER2_IPV6_SIP_TABLEm", FIXED_HVE_IPARSER2_IPV6_SIP_TABLEm },
    { "FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKr", FIXED_HVE_IPARSER2_IP_SMALL_BIG_PKT_CHECKr },
    { "FIXED_HVE_IPARSER2_MACDA_TABLEm", FIXED_HVE_IPARSER2_MACDA_TABLEm },
    { "FIXED_HVE_IPARSER2_MACSA_TABLEm", FIXED_HVE_IPARSER2_MACSA_TABLEm },
    { "FLEX_CTR_EGR_BITP_PROFILEm", FLEX_CTR_EGR_BITP_PROFILEm },
    { "FLEX_CTR_EGR_COUNTER_ACTION_ENABLEr", FLEX_CTR_EGR_COUNTER_ACTION_ENABLEr },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_0m },
    { "FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1m", FLEX_CTR_EGR_COUNTER_ACTION_TABLE_1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_0m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_1m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_2m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_3m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_4m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_5m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_6m },
    { "FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7m", FLEX_CTR_EGR_COUNTER_EOP_BUFFER_7m },
    { "FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEm", FLEX_CTR_EGR_COUNTER_OP_PROFILE_TABLEm },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr },
    { "FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", FLEX_CTR_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0m", FLEX_CTR_EGR_COUNTER_TABLE_0m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_0_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1m", FLEX_CTR_EGR_COUNTER_TABLE_1m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_1_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2m", FLEX_CTR_EGR_COUNTER_TABLE_2m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_2_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3m", FLEX_CTR_EGR_COUNTER_TABLE_3m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_3_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4m", FLEX_CTR_EGR_COUNTER_TABLE_4m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_4_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5m", FLEX_CTR_EGR_COUNTER_TABLE_5m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_5_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6m", FLEX_CTR_EGR_COUNTER_TABLE_6m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_6_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7m", FLEX_CTR_EGR_COUNTER_TABLE_7m },
    { "FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLr", FLEX_CTR_EGR_COUNTER_TABLE_7_SER_CONTROLr },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVEr", FLEX_CTR_EGR_COUNTER_TRIGGER_ACTIVEr },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_0r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_10r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_11r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_12r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_13r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_14r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_15r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_16r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_17r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_18r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_19r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_1r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_20r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_21r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_22r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_23r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_24r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_25r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_26r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_27r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_28r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_29r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_2r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_30r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_31r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_32r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_33r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_34r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_35r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_36r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_37r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_38r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_39r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_3r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_40r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_41r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_42r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_43r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_44r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_45r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_46r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_47r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_48r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_49r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_4r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_50r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_51r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_52r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_53r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_54r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_55r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_56r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_57r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_58r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_59r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_5r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_60r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_61r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_62r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_63r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_6r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_7r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_8r },
    { "FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9r", FLEX_CTR_EGR_COUNTER_TRIGGER_STATE_9r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_0r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_1r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_2r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_3r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_4r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_5r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_6r },
    { "FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7r", FLEX_CTR_EGR_COUNTER_UPDATE_CONTROL_POOL_7r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_2r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_3r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_4r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_5r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_6r },
    { "FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7r", FLEX_CTR_EGR_EVICTION_CMD_A_THRESHOLD_POOL_7r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_0r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_1r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_2r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_3r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_4r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_5r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_6r },
    { "FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7r", FLEX_CTR_EGR_EVICTION_CMD_B_THRESHOLD_POOL_7r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_0r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_1r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_2r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_3r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_4r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_5r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_6r },
    { "FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7r", FLEX_CTR_EGR_EVICTION_CONTROL_POOL_7r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_0r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_0r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_1r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_1r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_2r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_2r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_3r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_3r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_4r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_4r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_5r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_5r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_6r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_6r },
    { "FLEX_CTR_EGR_EVICTION_FAIL_POOL_7r", FLEX_CTR_EGR_EVICTION_FAIL_POOL_7r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_0r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_1r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_2r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_3r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_4r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_5r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_6r },
    { "FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7r", FLEX_CTR_EGR_EVICTION_LFSR_SEED_POOL_7r },
    { "FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERr", FLEX_CTR_EGR_FC_ACTION_MISCONFIG_COUNTERr },
    { "FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERr", FLEX_CTR_EGR_FC_TOO_MANY_ACTIONS_COUNTERr },
    { "FLEX_CTR_EGR_GROUP_ACTION_0r", FLEX_CTR_EGR_GROUP_ACTION_0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_1r", FLEX_CTR_EGR_GROUP_ACTION_1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_2r", FLEX_CTR_EGR_GROUP_ACTION_2r },
    { "FLEX_CTR_EGR_GROUP_ACTION_3r", FLEX_CTR_EGR_GROUP_ACTION_3r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_0r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_1r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_2r },
    { "FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3r", FLEX_CTR_EGR_GROUP_ACTION_BITMAP_3r },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLr", FLEX_CTR_EGR_OBJECT_QUANTIZATION_CTRLr },
    { "FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", FLEX_CTR_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm },
    { "FLEX_CTR_EGR_RAM_TM_CONTROLr", FLEX_CTR_EGR_RAM_TM_CONTROLr },
    { "FLEX_CTR_ING_BITP_PROFILEm", FLEX_CTR_ING_BITP_PROFILEm },
    { "FLEX_CTR_ING_COUNTER_ACTION_ENABLEr", FLEX_CTR_ING_COUNTER_ACTION_ENABLEr },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_0m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_0m },
    { "FLEX_CTR_ING_COUNTER_ACTION_TABLE_1m", FLEX_CTR_ING_COUNTER_ACTION_TABLE_1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_0m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_0m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_10m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_10m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_11m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_11m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_1m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_1m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_2m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_2m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_3m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_3m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_4m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_4m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_5m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_5m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_6m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_6m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_7m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_7m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_8m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_8m },
    { "FLEX_CTR_ING_COUNTER_EOP_BUFFER_9m", FLEX_CTR_ING_COUNTER_EOP_BUFFER_9m },
    { "FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEm", FLEX_CTR_ING_COUNTER_OP_PROFILE_TABLEm },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr },
    { "FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", FLEX_CTR_ING_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm },
    { "FLEX_CTR_ING_COUNTER_TABLE_0m", FLEX_CTR_ING_COUNTER_TABLE_0m },
    { "FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_0_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_10m", FLEX_CTR_ING_COUNTER_TABLE_10m },
    { "FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_10_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_11m", FLEX_CTR_ING_COUNTER_TABLE_11m },
    { "FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_11_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_12m", FLEX_CTR_ING_COUNTER_TABLE_12m },
    { "FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_12_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_13m", FLEX_CTR_ING_COUNTER_TABLE_13m },
    { "FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_13_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_14m", FLEX_CTR_ING_COUNTER_TABLE_14m },
    { "FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_14_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_15m", FLEX_CTR_ING_COUNTER_TABLE_15m },
    { "FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_15_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_16m", FLEX_CTR_ING_COUNTER_TABLE_16m },
    { "FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_16_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_17m", FLEX_CTR_ING_COUNTER_TABLE_17m },
    { "FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_17_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_18m", FLEX_CTR_ING_COUNTER_TABLE_18m },
    { "FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_18_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_19m", FLEX_CTR_ING_COUNTER_TABLE_19m },
    { "FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_19_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_1m", FLEX_CTR_ING_COUNTER_TABLE_1m },
    { "FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_1_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_2m", FLEX_CTR_ING_COUNTER_TABLE_2m },
    { "FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_2_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_3m", FLEX_CTR_ING_COUNTER_TABLE_3m },
    { "FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_3_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_4m", FLEX_CTR_ING_COUNTER_TABLE_4m },
    { "FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_4_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_5m", FLEX_CTR_ING_COUNTER_TABLE_5m },
    { "FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_5_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_6m", FLEX_CTR_ING_COUNTER_TABLE_6m },
    { "FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_6_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_7m", FLEX_CTR_ING_COUNTER_TABLE_7m },
    { "FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_7_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_8m", FLEX_CTR_ING_COUNTER_TABLE_8m },
    { "FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_8_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TABLE_9m", FLEX_CTR_ING_COUNTER_TABLE_9m },
    { "FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLr", FLEX_CTR_ING_COUNTER_TABLE_9_SER_CONTROLr },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVEr", FLEX_CTR_ING_COUNTER_TRIGGER_ACTIVEr },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_0r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_10r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_11r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_12r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_13r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_14r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_15r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_16r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_17r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_18r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_19r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_1r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_20r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_21r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_22r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_23r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_24r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_25r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_26r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_27r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_28r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_29r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_2r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_30r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_31r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_32r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_33r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_34r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_35r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_36r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_37r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_38r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_39r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_3r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_40r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_41r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_42r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_43r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_44r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_45r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_46r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_47r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_48r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_49r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_4r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_50r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_51r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_52r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_53r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_54r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_55r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_56r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_57r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_58r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_59r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_5r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_60r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_61r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_62r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_63r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_6r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_7r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_8r },
    { "FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9r", FLEX_CTR_ING_COUNTER_TRIGGER_STATE_9r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_0r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_10r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_11r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_12r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_13r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_14r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_15r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_16r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_17r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_18r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_19r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_1r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_2r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_3r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_4r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_5r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_6r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_7r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_8r },
    { "FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9r", FLEX_CTR_ING_COUNTER_UPDATE_CONTROL_POOL_9r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_0r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_10r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_11r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_12r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_13r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_14r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_15r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_16r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_17r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_18r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_19r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_1r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_2r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_3r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_4r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_5r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_6r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_7r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_8r },
    { "FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9r", FLEX_CTR_ING_EVICTION_CMD_A_THRESHOLD_POOL_9r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_0r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_10r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_11r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_12r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_13r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_14r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_15r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_16r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_17r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_18r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_19r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_1r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_2r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_3r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_4r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_5r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_6r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_7r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_8r },
    { "FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9r", FLEX_CTR_ING_EVICTION_CMD_B_THRESHOLD_POOL_9r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_0r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_0r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_10r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_10r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_11r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_11r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_12r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_12r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_13r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_13r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_14r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_14r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_15r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_15r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_16r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_16r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_17r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_17r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_18r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_18r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_19r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_19r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_1r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_1r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_2r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_2r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_3r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_3r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_4r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_4r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_5r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_5r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_6r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_6r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_7r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_7r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_8r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_8r },
    { "FLEX_CTR_ING_EVICTION_CONTROL_POOL_9r", FLEX_CTR_ING_EVICTION_CONTROL_POOL_9r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_0r", FLEX_CTR_ING_EVICTION_FAIL_POOL_0r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_10r", FLEX_CTR_ING_EVICTION_FAIL_POOL_10r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_11r", FLEX_CTR_ING_EVICTION_FAIL_POOL_11r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_12r", FLEX_CTR_ING_EVICTION_FAIL_POOL_12r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_13r", FLEX_CTR_ING_EVICTION_FAIL_POOL_13r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_14r", FLEX_CTR_ING_EVICTION_FAIL_POOL_14r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_15r", FLEX_CTR_ING_EVICTION_FAIL_POOL_15r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_16r", FLEX_CTR_ING_EVICTION_FAIL_POOL_16r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_17r", FLEX_CTR_ING_EVICTION_FAIL_POOL_17r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_18r", FLEX_CTR_ING_EVICTION_FAIL_POOL_18r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_19r", FLEX_CTR_ING_EVICTION_FAIL_POOL_19r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_1r", FLEX_CTR_ING_EVICTION_FAIL_POOL_1r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_2r", FLEX_CTR_ING_EVICTION_FAIL_POOL_2r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_3r", FLEX_CTR_ING_EVICTION_FAIL_POOL_3r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_4r", FLEX_CTR_ING_EVICTION_FAIL_POOL_4r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_5r", FLEX_CTR_ING_EVICTION_FAIL_POOL_5r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_6r", FLEX_CTR_ING_EVICTION_FAIL_POOL_6r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_7r", FLEX_CTR_ING_EVICTION_FAIL_POOL_7r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_8r", FLEX_CTR_ING_EVICTION_FAIL_POOL_8r },
    { "FLEX_CTR_ING_EVICTION_FAIL_POOL_9r", FLEX_CTR_ING_EVICTION_FAIL_POOL_9r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_0r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_10r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_11r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_12r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_13r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_14r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_15r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_16r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_17r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_18r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_19r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_1r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_2r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_3r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_4r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_5r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_6r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_7r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_8r },
    { "FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9r", FLEX_CTR_ING_EVICTION_LFSR_SEED_POOL_9r },
    { "FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERr", FLEX_CTR_ING_FC_ACTION_MISCONFIG_COUNTERr },
    { "FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERr", FLEX_CTR_ING_FC_TOO_MANY_ACTIONS_COUNTERr },
    { "FLEX_CTR_ING_GROUP_ACTION_0r", FLEX_CTR_ING_GROUP_ACTION_0r },
    { "FLEX_CTR_ING_GROUP_ACTION_1r", FLEX_CTR_ING_GROUP_ACTION_1r },
    { "FLEX_CTR_ING_GROUP_ACTION_2r", FLEX_CTR_ING_GROUP_ACTION_2r },
    { "FLEX_CTR_ING_GROUP_ACTION_3r", FLEX_CTR_ING_GROUP_ACTION_3r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_0r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_0r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_1r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_1r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_2r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_2r },
    { "FLEX_CTR_ING_GROUP_ACTION_BITMAP_3r", FLEX_CTR_ING_GROUP_ACTION_BITMAP_3r },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLr", FLEX_CTR_ING_OBJECT_QUANTIZATION_CTRLr },
    { "FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", FLEX_CTR_ING_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm },
    { "FLEX_CTR_ING_RAM_TM_CONTROLr", FLEX_CTR_ING_RAM_TM_CONTROLr },
    { "FLEX_CTR_ST_EGR_BITP_PROFILEm", FLEX_CTR_ST_EGR_BITP_PROFILEm },
    { "FLEX_CTR_ST_EGR_BOTP_PROFILEm", FLEX_CTR_ST_EGR_BOTP_PROFILEm },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLEr", FLEX_CTR_ST_EGR_COUNTER_ACTION_ENABLEr },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0m", FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_0m },
    { "FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1m", FLEX_CTR_ST_EGR_COUNTER_ACTION_TABLE_1m },
    { "FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEm", FLEX_CTR_ST_EGR_COUNTER_OP_PROFILE_TABLEm },
    { "FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr },
    { "FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", FLEX_CTR_ST_EGR_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_0m", FLEX_CTR_ST_EGR_COUNTER_TABLE_0m },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLr", FLEX_CTR_ST_EGR_COUNTER_TABLE_0_SER_CONTROLr },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_1m", FLEX_CTR_ST_EGR_COUNTER_TABLE_1m },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLr", FLEX_CTR_ST_EGR_COUNTER_TABLE_1_SER_CONTROLr },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_2m", FLEX_CTR_ST_EGR_COUNTER_TABLE_2m },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLr", FLEX_CTR_ST_EGR_COUNTER_TABLE_2_SER_CONTROLr },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_3m", FLEX_CTR_ST_EGR_COUNTER_TABLE_3m },
    { "FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLr", FLEX_CTR_ST_EGR_COUNTER_TABLE_3_SER_CONTROLr },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVEr", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_ACTIVEr },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_0r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_10r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_11r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_12r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_13r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_14r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_15r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_1r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_2r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_3r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_4r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_5r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_6r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_7r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_8r },
    { "FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9r", FLEX_CTR_ST_EGR_COUNTER_TRIGGER_STATE_9r },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0r", FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_0r },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1r", FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_1r },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2r", FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_2r },
    { "FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3r", FLEX_CTR_ST_EGR_COUNTER_UPDATE_CONTROL_POOL_3r },
    { "FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERr", FLEX_CTR_ST_EGR_FC_ACTION_MISCONFIG_COUNTERr },
    { "FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERr", FLEX_CTR_ST_EGR_FC_TOO_MANY_ACTIONS_COUNTERr },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_0r", FLEX_CTR_ST_EGR_GROUP_ACTION_0r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_1r", FLEX_CTR_ST_EGR_GROUP_ACTION_1r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_2r", FLEX_CTR_ST_EGR_GROUP_ACTION_2r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_3r", FLEX_CTR_ST_EGR_GROUP_ACTION_3r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0r", FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_0r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1r", FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_1r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2r", FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_2r },
    { "FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3r", FLEX_CTR_ST_EGR_GROUP_ACTION_BITMAP_3r },
    { "FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLr", FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_CTRLr },
    { "FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", FLEX_CTR_ST_EGR_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm },
    { "FLEX_CTR_ST_EGR_RAM_TM_CONTROLr", FLEX_CTR_ST_EGR_RAM_TM_CONTROLr },
    { "FLEX_CTR_ST_ING0_BITP_PROFILEm", FLEX_CTR_ST_ING0_BITP_PROFILEm },
    { "FLEX_CTR_ST_ING0_BOTP_PROFILEm", FLEX_CTR_ST_ING0_BOTP_PROFILEm },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLEr", FLEX_CTR_ST_ING0_COUNTER_ACTION_ENABLEr },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0m", FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_0m },
    { "FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1m", FLEX_CTR_ST_ING0_COUNTER_ACTION_TABLE_1m },
    { "FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEm", FLEX_CTR_ST_ING0_COUNTER_OP_PROFILE_TABLEm },
    { "FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr },
    { "FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", FLEX_CTR_ST_ING0_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_0m", FLEX_CTR_ST_ING0_COUNTER_TABLE_0m },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLr", FLEX_CTR_ST_ING0_COUNTER_TABLE_0_SER_CONTROLr },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_1m", FLEX_CTR_ST_ING0_COUNTER_TABLE_1m },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLr", FLEX_CTR_ST_ING0_COUNTER_TABLE_1_SER_CONTROLr },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_2m", FLEX_CTR_ST_ING0_COUNTER_TABLE_2m },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLr", FLEX_CTR_ST_ING0_COUNTER_TABLE_2_SER_CONTROLr },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_3m", FLEX_CTR_ST_ING0_COUNTER_TABLE_3m },
    { "FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLr", FLEX_CTR_ST_ING0_COUNTER_TABLE_3_SER_CONTROLr },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVEr", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_ACTIVEr },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_0r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_10r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_11r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_12r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_13r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_14r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_15r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_1r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_2r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_3r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_4r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_5r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_6r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_7r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_8r },
    { "FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9r", FLEX_CTR_ST_ING0_COUNTER_TRIGGER_STATE_9r },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0r", FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_0r },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1r", FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_1r },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2r", FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_2r },
    { "FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3r", FLEX_CTR_ST_ING0_COUNTER_UPDATE_CONTROL_POOL_3r },
    { "FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERr", FLEX_CTR_ST_ING0_FC_ACTION_MISCONFIG_COUNTERr },
    { "FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERr", FLEX_CTR_ST_ING0_FC_TOO_MANY_ACTIONS_COUNTERr },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_0r", FLEX_CTR_ST_ING0_GROUP_ACTION_0r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_1r", FLEX_CTR_ST_ING0_GROUP_ACTION_1r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_2r", FLEX_CTR_ST_ING0_GROUP_ACTION_2r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_3r", FLEX_CTR_ST_ING0_GROUP_ACTION_3r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0r", FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_0r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1r", FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_1r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2r", FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_2r },
    { "FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3r", FLEX_CTR_ST_ING0_GROUP_ACTION_BITMAP_3r },
    { "FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLr", FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_CTRLr },
    { "FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", FLEX_CTR_ST_ING0_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm },
    { "FLEX_CTR_ST_ING0_RAM_TM_CONTROLr", FLEX_CTR_ST_ING0_RAM_TM_CONTROLr },
    { "FLEX_CTR_ST_ING1_BITP_PROFILEm", FLEX_CTR_ST_ING1_BITP_PROFILEm },
    { "FLEX_CTR_ST_ING1_BOTP_PROFILEm", FLEX_CTR_ST_ING1_BOTP_PROFILEm },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLEr", FLEX_CTR_ST_ING1_COUNTER_ACTION_ENABLEr },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0m", FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_0m },
    { "FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1m", FLEX_CTR_ST_ING1_COUNTER_ACTION_TABLE_1m },
    { "FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEm", FLEX_CTR_ST_ING1_COUNTER_OP_PROFILE_TABLEm },
    { "FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr", FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_ENABLEr },
    { "FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm", FLEX_CTR_ST_ING1_COUNTER_POOL_SHADOW_POOL_MAP_TABLEm },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_0m", FLEX_CTR_ST_ING1_COUNTER_TABLE_0m },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLr", FLEX_CTR_ST_ING1_COUNTER_TABLE_0_SER_CONTROLr },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_1m", FLEX_CTR_ST_ING1_COUNTER_TABLE_1m },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLr", FLEX_CTR_ST_ING1_COUNTER_TABLE_1_SER_CONTROLr },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_2m", FLEX_CTR_ST_ING1_COUNTER_TABLE_2m },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLr", FLEX_CTR_ST_ING1_COUNTER_TABLE_2_SER_CONTROLr },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_3m", FLEX_CTR_ST_ING1_COUNTER_TABLE_3m },
    { "FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLr", FLEX_CTR_ST_ING1_COUNTER_TABLE_3_SER_CONTROLr },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVEr", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_ACTIVEr },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_0r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_10r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_11r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_12r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_13r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_14r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_15r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_1r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_2r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_3r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_4r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_5r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_6r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_7r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_8r },
    { "FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9r", FLEX_CTR_ST_ING1_COUNTER_TRIGGER_STATE_9r },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0r", FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_0r },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1r", FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_1r },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2r", FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_2r },
    { "FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3r", FLEX_CTR_ST_ING1_COUNTER_UPDATE_CONTROL_POOL_3r },
    { "FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERr", FLEX_CTR_ST_ING1_FC_ACTION_MISCONFIG_COUNTERr },
    { "FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERr", FLEX_CTR_ST_ING1_FC_TOO_MANY_ACTIONS_COUNTERr },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_0r", FLEX_CTR_ST_ING1_GROUP_ACTION_0r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_1r", FLEX_CTR_ST_ING1_GROUP_ACTION_1r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_2r", FLEX_CTR_ST_ING1_GROUP_ACTION_2r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_3r", FLEX_CTR_ST_ING1_GROUP_ACTION_3r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0r", FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_0r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1r", FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_1r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2r", FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_2r },
    { "FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3r", FLEX_CTR_ST_ING1_GROUP_ACTION_BITMAP_3r },
    { "FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLr", FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_CTRLr },
    { "FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm", FLEX_CTR_ST_ING1_OBJECT_QUANTIZATION_RANGE_CHECK_CONFIGm },
    { "FLEX_CTR_ST_ING1_RAM_TM_CONTROLr", FLEX_CTR_ST_ING1_RAM_TM_CONTROLr },
    { "FLEX_DIGEST_HASH_BITP_PROFILEm", FLEX_DIGEST_HASH_BITP_PROFILEm },
    { "FLEX_DIGEST_HASH_BOTP_PROFILEm", FLEX_DIGEST_HASH_BOTP_PROFILEm },
    { "FLEX_DIGEST_HASH_HASH_CONFIGm", FLEX_DIGEST_HASH_HASH_CONFIGm },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_0r", FLEX_DIGEST_HASH_XOR_SALTS_A_0r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_10r", FLEX_DIGEST_HASH_XOR_SALTS_A_10r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_11r", FLEX_DIGEST_HASH_XOR_SALTS_A_11r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_12r", FLEX_DIGEST_HASH_XOR_SALTS_A_12r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_13r", FLEX_DIGEST_HASH_XOR_SALTS_A_13r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_14r", FLEX_DIGEST_HASH_XOR_SALTS_A_14r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_15r", FLEX_DIGEST_HASH_XOR_SALTS_A_15r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_1r", FLEX_DIGEST_HASH_XOR_SALTS_A_1r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_2r", FLEX_DIGEST_HASH_XOR_SALTS_A_2r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_3r", FLEX_DIGEST_HASH_XOR_SALTS_A_3r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_4r", FLEX_DIGEST_HASH_XOR_SALTS_A_4r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_5r", FLEX_DIGEST_HASH_XOR_SALTS_A_5r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_6r", FLEX_DIGEST_HASH_XOR_SALTS_A_6r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_7r", FLEX_DIGEST_HASH_XOR_SALTS_A_7r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_8r", FLEX_DIGEST_HASH_XOR_SALTS_A_8r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_A_9r", FLEX_DIGEST_HASH_XOR_SALTS_A_9r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_0r", FLEX_DIGEST_HASH_XOR_SALTS_B_0r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_10r", FLEX_DIGEST_HASH_XOR_SALTS_B_10r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_11r", FLEX_DIGEST_HASH_XOR_SALTS_B_11r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_12r", FLEX_DIGEST_HASH_XOR_SALTS_B_12r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_13r", FLEX_DIGEST_HASH_XOR_SALTS_B_13r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_14r", FLEX_DIGEST_HASH_XOR_SALTS_B_14r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_15r", FLEX_DIGEST_HASH_XOR_SALTS_B_15r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_1r", FLEX_DIGEST_HASH_XOR_SALTS_B_1r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_2r", FLEX_DIGEST_HASH_XOR_SALTS_B_2r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_3r", FLEX_DIGEST_HASH_XOR_SALTS_B_3r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_4r", FLEX_DIGEST_HASH_XOR_SALTS_B_4r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_5r", FLEX_DIGEST_HASH_XOR_SALTS_B_5r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_6r", FLEX_DIGEST_HASH_XOR_SALTS_B_6r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_7r", FLEX_DIGEST_HASH_XOR_SALTS_B_7r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_8r", FLEX_DIGEST_HASH_XOR_SALTS_B_8r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_B_9r", FLEX_DIGEST_HASH_XOR_SALTS_B_9r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_0r", FLEX_DIGEST_HASH_XOR_SALTS_C_0r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_10r", FLEX_DIGEST_HASH_XOR_SALTS_C_10r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_11r", FLEX_DIGEST_HASH_XOR_SALTS_C_11r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_12r", FLEX_DIGEST_HASH_XOR_SALTS_C_12r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_13r", FLEX_DIGEST_HASH_XOR_SALTS_C_13r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_14r", FLEX_DIGEST_HASH_XOR_SALTS_C_14r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_15r", FLEX_DIGEST_HASH_XOR_SALTS_C_15r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_1r", FLEX_DIGEST_HASH_XOR_SALTS_C_1r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_2r", FLEX_DIGEST_HASH_XOR_SALTS_C_2r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_3r", FLEX_DIGEST_HASH_XOR_SALTS_C_3r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_4r", FLEX_DIGEST_HASH_XOR_SALTS_C_4r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_5r", FLEX_DIGEST_HASH_XOR_SALTS_C_5r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_6r", FLEX_DIGEST_HASH_XOR_SALTS_C_6r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_7r", FLEX_DIGEST_HASH_XOR_SALTS_C_7r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_8r", FLEX_DIGEST_HASH_XOR_SALTS_C_8r },
    { "FLEX_DIGEST_HASH_XOR_SALTS_C_9r", FLEX_DIGEST_HASH_XOR_SALTS_C_9r },
    { "FLEX_DIGEST_LKUP_CTRL_PRE_SELm", FLEX_DIGEST_LKUP_CTRL_PRE_SELm },
    { "FLEX_DIGEST_LKUP_MASK_PROFILEm", FLEX_DIGEST_LKUP_MASK_PROFILEm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0m", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0m },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_0_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1m", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1m },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_1_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2m", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2m },
    { "FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_EXTRA_POLICY_2_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_CAM_TM_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_0_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_CAM_TM_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_1_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_CAM_TM_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYm", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLYm },
    { "FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLr", FLEX_DIGEST_LKUP_NET_LAYER_TCAM_2_ONLY_SER_CONTROLr },
    { "FLEX_DIGEST_LKUP_RAM_TM_CONTROLr", FLEX_DIGEST_LKUP_RAM_TM_CONTROLr },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", FLEX_DIGEST_LKUP_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "FLEX_DIGEST_NORM_BITP_PROFILEm", FLEX_DIGEST_NORM_BITP_PROFILEm },
    { "FLEX_DIGEST_NORM_CTRL_PRE_SELm", FLEX_DIGEST_NORM_CTRL_PRE_SELm },
    { "FLEX_DIGEST_NORM_SEED_0r", FLEX_DIGEST_NORM_SEED_0r },
    { "FLEX_DIGEST_NORM_SEED_1r", FLEX_DIGEST_NORM_SEED_1r },
    { "FLEX_DIGEST_NORM_SEED_2r", FLEX_DIGEST_NORM_SEED_2r },
    { "FLEX_DIGEST_NORM_SEED_3r", FLEX_DIGEST_NORM_SEED_3r },
    { "FLEX_DIGEST_NORM_SEED_4r", FLEX_DIGEST_NORM_SEED_4r },
    { "FLEX_DIGEST_NORM_SEED_5r", FLEX_DIGEST_NORM_SEED_5r },
    { "FLEX_EDITOR_AUX_BOTP_PROFILEm", FLEX_EDITOR_AUX_BOTP_PROFILEm },
    { "FLEX_EDITOR_CMD_CONT_SEL_64r", FLEX_EDITOR_CMD_CONT_SEL_64r },
    { "FLEX_EDITOR_CONT_MERGE_SELm", FLEX_EDITOR_CONT_MERGE_SELm },
    { "FLEX_EDITOR_ECC_PARITY_CONTROL_1r", FLEX_EDITOR_ECC_PARITY_CONTROL_1r },
    { "FLEX_EDITOR_ECC_PARITY_CONTROL_2r", FLEX_EDITOR_ECC_PARITY_CONTROL_2r },
    { "FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64r", FLEX_EDITOR_EGR_COMPOSITES_RAM_CONTROL_64r },
    { "FLEX_EDITOR_EINITBUF_RAM_CONTROL_64r", FLEX_EDITOR_EINITBUF_RAM_CONTROL_64r },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_1r", FLEX_EDITOR_EN_COR_ERR_RPT_1r },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_2r", FLEX_EDITOR_EN_COR_ERR_RPT_2r },
    { "FLEX_EDITOR_EN_COR_ERR_RPT_3r", FLEX_EDITOR_EN_COR_ERR_RPT_3r },
    { "FLEX_EDITOR_ERROR_VECTORr", FLEX_EDITOR_ERROR_VECTORr },
    { "FLEX_EDITOR_ERROR_VECTOR_MASKr", FLEX_EDITOR_ERROR_VECTOR_MASKr },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_0_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_0r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_1r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_2r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_3r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_4r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_5r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_6r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7r", FLEX_EDITOR_LARGE_FLEX_HDR_0_USER_FIELD_7r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_1_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_0r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_1r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_2r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_3r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_4r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_5r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_6r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7r", FLEX_EDITOR_LARGE_FLEX_HDR_1_USER_FIELD_7r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_2_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_0r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_1r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_2r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_3r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_4r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_5r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_6r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7r", FLEX_EDITOR_LARGE_FLEX_HDR_2_USER_FIELD_7r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_3_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_3_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEm", FLEX_EDITOR_LARGE_FLEX_HDR_3_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_0r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_1r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_2r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_3r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_4r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_5r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_6r },
    { "FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7r", FLEX_EDITOR_LARGE_FLEX_HDR_3_USER_FIELD_7r },
    { "FLEX_EDITOR_MATCH_ID_INDEX_SELr", FLEX_EDITOR_MATCH_ID_INDEX_SELr },
    { "FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEm", FLEX_EDITOR_MHC_CHECKSUM_0_PROFILE_TABLEm },
    { "FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEm", FLEX_EDITOR_MHC_CHECKSUM_1_PROFILE_TABLEm },
    { "FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEm", FLEX_EDITOR_MHC_CHECKSUM_2_PROFILE_TABLEm },
    { "FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64r", FLEX_EDITOR_MHC_CHECKSUM_MASK_0_BITMAP_64r },
    { "FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64r", FLEX_EDITOR_MHC_CHECKSUM_MASK_1_BITMAP_64r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_0r", FLEX_EDITOR_MIRROR_0_USER_FIELD_0r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_1r", FLEX_EDITOR_MIRROR_0_USER_FIELD_1r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_2r", FLEX_EDITOR_MIRROR_0_USER_FIELD_2r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_3r", FLEX_EDITOR_MIRROR_0_USER_FIELD_3r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_4r", FLEX_EDITOR_MIRROR_0_USER_FIELD_4r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_5r", FLEX_EDITOR_MIRROR_0_USER_FIELD_5r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_6r", FLEX_EDITOR_MIRROR_0_USER_FIELD_6r },
    { "FLEX_EDITOR_MIRROR_0_USER_FIELD_7r", FLEX_EDITOR_MIRROR_0_USER_FIELD_7r },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEm", FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_1_TABLEm },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEm", FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_2_TABLEm },
    { "FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEm", FLEX_EDITOR_MIRROR_ENCAP_0_PROFILE_3_TABLEm },
    { "FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEm", FLEX_EDITOR_MIRROR_ENCAP_FIELD_0_PROFILE_TABLEm },
    { "FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGr", FLEX_EDITOR_MIRROR_MMU_PKT_LENGTH_CONFIGr },
    { "FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTm", FLEX_EDITOR_MMU_PKT_LENGTH_ADJUSTm },
    { "FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDr", FLEX_EDITOR_OFFSET_EXTRACT_HDR_IDr },
    { "FLEX_EDITOR_RAM_CONTROL_64r", FLEX_EDITOR_RAM_CONTROL_64r },
    { "FLEX_EDITOR_RW_0_FS_PROFILE_TABLEm", FLEX_EDITOR_RW_0_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_RW_0_HC_PROFILE_TABLEm", FLEX_EDITOR_RW_0_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_RW_0_USER_FIELD_0r", FLEX_EDITOR_RW_0_USER_FIELD_0r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_1r", FLEX_EDITOR_RW_0_USER_FIELD_1r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_2r", FLEX_EDITOR_RW_0_USER_FIELD_2r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_3r", FLEX_EDITOR_RW_0_USER_FIELD_3r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_4r", FLEX_EDITOR_RW_0_USER_FIELD_4r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_5r", FLEX_EDITOR_RW_0_USER_FIELD_5r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_6r", FLEX_EDITOR_RW_0_USER_FIELD_6r },
    { "FLEX_EDITOR_RW_0_USER_FIELD_7r", FLEX_EDITOR_RW_0_USER_FIELD_7r },
    { "FLEX_EDITOR_RW_1_FS_PROFILE_TABLEm", FLEX_EDITOR_RW_1_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_RW_1_HC_PROFILE_TABLEm", FLEX_EDITOR_RW_1_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_RW_1_USER_FIELD_0r", FLEX_EDITOR_RW_1_USER_FIELD_0r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_1r", FLEX_EDITOR_RW_1_USER_FIELD_1r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_2r", FLEX_EDITOR_RW_1_USER_FIELD_2r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_3r", FLEX_EDITOR_RW_1_USER_FIELD_3r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_4r", FLEX_EDITOR_RW_1_USER_FIELD_4r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_5r", FLEX_EDITOR_RW_1_USER_FIELD_5r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_6r", FLEX_EDITOR_RW_1_USER_FIELD_6r },
    { "FLEX_EDITOR_RW_1_USER_FIELD_7r", FLEX_EDITOR_RW_1_USER_FIELD_7r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_0_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_0_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_0_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_0r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_1r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_2r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_3r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_4r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_5r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_6r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7r", FLEX_EDITOR_SMALL_FLEX_HDR_0_USER_FIELD_7r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_1_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_1_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_1_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_0r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_1r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_2r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_3r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_4r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_5r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_6r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7r", FLEX_EDITOR_SMALL_FLEX_HDR_1_USER_FIELD_7r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_2_16BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_2_32BIT_FS_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEm", FLEX_EDITOR_SMALL_FLEX_HDR_2_HC_PROFILE_TABLEm },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_0r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_1r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_2r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_3r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_4r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_5r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_6r },
    { "FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7r", FLEX_EDITOR_SMALL_FLEX_HDR_2_USER_FIELD_7r },
    { "FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGr", FLEX_EDITOR_TRUNCATE_DEFAULT_CONFIGr },
    { "FLEX_EDITOR_TRUNCATE_EN_SELr", FLEX_EDITOR_TRUNCATE_EN_SELr },
    { "FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTm", FLEX_EDITOR_TRUNCATE_LENGTH_ADJUSTm },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEm", FLEX_EDITOR_ZONE_0_EDIT_ID_DEL_TABLEm },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEm", FLEX_EDITOR_ZONE_0_EDIT_ID_INS_1_TABLEm },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEm", FLEX_EDITOR_ZONE_0_EDIT_ID_INS_2_TABLEm },
    { "FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEm", FLEX_EDITOR_ZONE_0_EDIT_ID_RW_TABLEm },
    { "FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEm", FLEX_EDITOR_ZONE_0_MATCH_ID_COMMAND_PROFILE_TABLEm },
    { "FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEm", FLEX_EDITOR_ZONE_0_MATCH_ID_TABLEm },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEm", FLEX_EDITOR_ZONE_1_EDIT_ID_DEL_TABLEm },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEm", FLEX_EDITOR_ZONE_1_EDIT_ID_INS_1_TABLEm },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEm", FLEX_EDITOR_ZONE_1_EDIT_ID_INS_2_TABLEm },
    { "FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEm", FLEX_EDITOR_ZONE_1_EDIT_ID_RW_TABLEm },
    { "FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEm", FLEX_EDITOR_ZONE_1_MATCH_ID_COMMAND_PROFILE_TABLEm },
    { "FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEm", FLEX_EDITOR_ZONE_1_MATCH_ID_TABLEm },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEm", FLEX_EDITOR_ZONE_2_EDIT_ID_DEL_TABLEm },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEm", FLEX_EDITOR_ZONE_2_EDIT_ID_INS_1_TABLEm },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEm", FLEX_EDITOR_ZONE_2_EDIT_ID_INS_2_TABLEm },
    { "FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEm", FLEX_EDITOR_ZONE_2_EDIT_ID_RW_TABLEm },
    { "FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEm", FLEX_EDITOR_ZONE_2_MATCH_ID_COMMAND_PROFILE_TABLEm },
    { "FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEm", FLEX_EDITOR_ZONE_2_MATCH_ID_TABLEm },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEm", FLEX_EDITOR_ZONE_3_EDIT_ID_DEL_TABLEm },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEm", FLEX_EDITOR_ZONE_3_EDIT_ID_INS_1_TABLEm },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEm", FLEX_EDITOR_ZONE_3_EDIT_ID_INS_2_TABLEm },
    { "FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEm", FLEX_EDITOR_ZONE_3_EDIT_ID_RW_TABLEm },
    { "FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEm", FLEX_EDITOR_ZONE_3_MATCH_ID_COMMAND_PROFILE_TABLEm },
    { "FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEm", FLEX_EDITOR_ZONE_3_MATCH_ID_TABLEm },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEm", FLEX_EDITOR_ZONE_4_EDIT_ID_DEL_TABLEm },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEm", FLEX_EDITOR_ZONE_4_EDIT_ID_INS_1_TABLEm },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEm", FLEX_EDITOR_ZONE_4_EDIT_ID_INS_2_TABLEm },
    { "FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEm", FLEX_EDITOR_ZONE_4_EDIT_ID_RW_TABLEm },
    { "FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEm", FLEX_EDITOR_ZONE_4_MATCH_ID_COMMAND_PROFILE_TABLEm },
    { "FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEm", FLEX_EDITOR_ZONE_4_MATCH_ID_TABLEm },
    { "FLEX_HVE_IPARSER1_BOTP_PROFILEm", FLEX_HVE_IPARSER1_BOTP_PROFILEm },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_0m", FLEX_HVE_IPARSER1_SCC_PROFILE1_0m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_10m", FLEX_HVE_IPARSER1_SCC_PROFILE1_10m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_11m", FLEX_HVE_IPARSER1_SCC_PROFILE1_11m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_12m", FLEX_HVE_IPARSER1_SCC_PROFILE1_12m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_13m", FLEX_HVE_IPARSER1_SCC_PROFILE1_13m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_14m", FLEX_HVE_IPARSER1_SCC_PROFILE1_14m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_15m", FLEX_HVE_IPARSER1_SCC_PROFILE1_15m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_1m", FLEX_HVE_IPARSER1_SCC_PROFILE1_1m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_2m", FLEX_HVE_IPARSER1_SCC_PROFILE1_2m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_3m", FLEX_HVE_IPARSER1_SCC_PROFILE1_3m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_4m", FLEX_HVE_IPARSER1_SCC_PROFILE1_4m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_5m", FLEX_HVE_IPARSER1_SCC_PROFILE1_5m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_6m", FLEX_HVE_IPARSER1_SCC_PROFILE1_6m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_7m", FLEX_HVE_IPARSER1_SCC_PROFILE1_7m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_8m", FLEX_HVE_IPARSER1_SCC_PROFILE1_8m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE1_9m", FLEX_HVE_IPARSER1_SCC_PROFILE1_9m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_0m", FLEX_HVE_IPARSER1_SCC_PROFILE2_0m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_10m", FLEX_HVE_IPARSER1_SCC_PROFILE2_10m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_11m", FLEX_HVE_IPARSER1_SCC_PROFILE2_11m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_12m", FLEX_HVE_IPARSER1_SCC_PROFILE2_12m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_13m", FLEX_HVE_IPARSER1_SCC_PROFILE2_13m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_14m", FLEX_HVE_IPARSER1_SCC_PROFILE2_14m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_15m", FLEX_HVE_IPARSER1_SCC_PROFILE2_15m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_1m", FLEX_HVE_IPARSER1_SCC_PROFILE2_1m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_2m", FLEX_HVE_IPARSER1_SCC_PROFILE2_2m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_3m", FLEX_HVE_IPARSER1_SCC_PROFILE2_3m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_4m", FLEX_HVE_IPARSER1_SCC_PROFILE2_4m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_5m", FLEX_HVE_IPARSER1_SCC_PROFILE2_5m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_6m", FLEX_HVE_IPARSER1_SCC_PROFILE2_6m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_7m", FLEX_HVE_IPARSER1_SCC_PROFILE2_7m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_8m", FLEX_HVE_IPARSER1_SCC_PROFILE2_8m },
    { "FLEX_HVE_IPARSER1_SCC_PROFILE2_9m", FLEX_HVE_IPARSER1_SCC_PROFILE2_9m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_0m", FLEX_HVE_IPARSER1_SCF_PROFILE1_0m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_1m", FLEX_HVE_IPARSER1_SCF_PROFILE1_1m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_2m", FLEX_HVE_IPARSER1_SCF_PROFILE1_2m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_3m", FLEX_HVE_IPARSER1_SCF_PROFILE1_3m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_4m", FLEX_HVE_IPARSER1_SCF_PROFILE1_4m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_5m", FLEX_HVE_IPARSER1_SCF_PROFILE1_5m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_6m", FLEX_HVE_IPARSER1_SCF_PROFILE1_6m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE1_7m", FLEX_HVE_IPARSER1_SCF_PROFILE1_7m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_0m", FLEX_HVE_IPARSER1_SCF_PROFILE2_0m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_1m", FLEX_HVE_IPARSER1_SCF_PROFILE2_1m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_2m", FLEX_HVE_IPARSER1_SCF_PROFILE2_2m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_3m", FLEX_HVE_IPARSER1_SCF_PROFILE2_3m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_4m", FLEX_HVE_IPARSER1_SCF_PROFILE2_4m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_5m", FLEX_HVE_IPARSER1_SCF_PROFILE2_5m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_6m", FLEX_HVE_IPARSER1_SCF_PROFILE2_6m },
    { "FLEX_HVE_IPARSER1_SCF_PROFILE2_7m", FLEX_HVE_IPARSER1_SCF_PROFILE2_7m },
    { "FLEX_HVE_IPARSER2_BOTP_PROFILEm", FLEX_HVE_IPARSER2_BOTP_PROFILEm },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_0m", FLEX_HVE_IPARSER2_SCC_PROFILE1_0m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_10m", FLEX_HVE_IPARSER2_SCC_PROFILE1_10m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_11m", FLEX_HVE_IPARSER2_SCC_PROFILE1_11m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_12m", FLEX_HVE_IPARSER2_SCC_PROFILE1_12m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_13m", FLEX_HVE_IPARSER2_SCC_PROFILE1_13m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_14m", FLEX_HVE_IPARSER2_SCC_PROFILE1_14m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_15m", FLEX_HVE_IPARSER2_SCC_PROFILE1_15m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_1m", FLEX_HVE_IPARSER2_SCC_PROFILE1_1m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_2m", FLEX_HVE_IPARSER2_SCC_PROFILE1_2m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_3m", FLEX_HVE_IPARSER2_SCC_PROFILE1_3m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_4m", FLEX_HVE_IPARSER2_SCC_PROFILE1_4m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_5m", FLEX_HVE_IPARSER2_SCC_PROFILE1_5m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_6m", FLEX_HVE_IPARSER2_SCC_PROFILE1_6m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_7m", FLEX_HVE_IPARSER2_SCC_PROFILE1_7m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_8m", FLEX_HVE_IPARSER2_SCC_PROFILE1_8m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE1_9m", FLEX_HVE_IPARSER2_SCC_PROFILE1_9m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_0m", FLEX_HVE_IPARSER2_SCC_PROFILE2_0m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_10m", FLEX_HVE_IPARSER2_SCC_PROFILE2_10m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_11m", FLEX_HVE_IPARSER2_SCC_PROFILE2_11m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_12m", FLEX_HVE_IPARSER2_SCC_PROFILE2_12m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_13m", FLEX_HVE_IPARSER2_SCC_PROFILE2_13m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_14m", FLEX_HVE_IPARSER2_SCC_PROFILE2_14m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_15m", FLEX_HVE_IPARSER2_SCC_PROFILE2_15m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_1m", FLEX_HVE_IPARSER2_SCC_PROFILE2_1m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_2m", FLEX_HVE_IPARSER2_SCC_PROFILE2_2m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_3m", FLEX_HVE_IPARSER2_SCC_PROFILE2_3m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_4m", FLEX_HVE_IPARSER2_SCC_PROFILE2_4m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_5m", FLEX_HVE_IPARSER2_SCC_PROFILE2_5m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_6m", FLEX_HVE_IPARSER2_SCC_PROFILE2_6m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_7m", FLEX_HVE_IPARSER2_SCC_PROFILE2_7m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_8m", FLEX_HVE_IPARSER2_SCC_PROFILE2_8m },
    { "FLEX_HVE_IPARSER2_SCC_PROFILE2_9m", FLEX_HVE_IPARSER2_SCC_PROFILE2_9m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_0m", FLEX_HVE_IPARSER2_SCF_PROFILE1_0m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_1m", FLEX_HVE_IPARSER2_SCF_PROFILE1_1m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_2m", FLEX_HVE_IPARSER2_SCF_PROFILE1_2m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_3m", FLEX_HVE_IPARSER2_SCF_PROFILE1_3m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_4m", FLEX_HVE_IPARSER2_SCF_PROFILE1_4m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_5m", FLEX_HVE_IPARSER2_SCF_PROFILE1_5m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_6m", FLEX_HVE_IPARSER2_SCF_PROFILE1_6m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE1_7m", FLEX_HVE_IPARSER2_SCF_PROFILE1_7m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_0m", FLEX_HVE_IPARSER2_SCF_PROFILE2_0m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_1m", FLEX_HVE_IPARSER2_SCF_PROFILE2_1m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_2m", FLEX_HVE_IPARSER2_SCF_PROFILE2_2m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_3m", FLEX_HVE_IPARSER2_SCF_PROFILE2_3m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_4m", FLEX_HVE_IPARSER2_SCF_PROFILE2_4m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_5m", FLEX_HVE_IPARSER2_SCF_PROFILE2_5m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_6m", FLEX_HVE_IPARSER2_SCF_PROFILE2_6m },
    { "FLEX_HVE_IPARSER2_SCF_PROFILE2_7m", FLEX_HVE_IPARSER2_SCF_PROFILE2_7m },
    { "FLEX_QOS_PHB2_BOTP_PROFILEm", FLEX_QOS_PHB2_BOTP_PROFILEm },
    { "FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLr", FLEX_QOS_PHB2_BOTP_PROFILE_SER_CONTROLr },
    { "FLEX_QOS_PHB2_CTRL_PRE_SELm", FLEX_QOS_PHB2_CTRL_PRE_SELm },
    { "FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLr", FLEX_QOS_PHB2_LTS_TCAM_CAM_TM_CONTROLr },
    { "FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYm", FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLYm },
    { "FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLr", FLEX_QOS_PHB2_LTS_TCAM_DATA_ONLY_SER_CONTROLr },
    { "FLEX_QOS_PHB2_LTS_TCAM_ONLYm", FLEX_QOS_PHB2_LTS_TCAM_ONLYm },
    { "FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLr", FLEX_QOS_PHB2_LTS_TCAM_ONLY_SER_CONTROLr },
    { "FLEX_QOS_PHB2_MAP_TABLEm", FLEX_QOS_PHB2_MAP_TABLEm },
    { "FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLr", FLEX_QOS_PHB2_MAP_TABLE_SER_CONTROLr },
    { "FLEX_QOS_PHB2_RAM_TM_CONTROLr", FLEX_QOS_PHB2_RAM_TM_CONTROLr },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", FLEX_QOS_PHB2_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "FLEX_QOS_PHB_BOTP_PROFILEm", FLEX_QOS_PHB_BOTP_PROFILEm },
    { "FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLr", FLEX_QOS_PHB_BOTP_PROFILE_SER_CONTROLr },
    { "FLEX_QOS_PHB_CNG_STRm", FLEX_QOS_PHB_CNG_STRm },
    { "FLEX_QOS_PHB_CTRL_POLICY_SWm", FLEX_QOS_PHB_CTRL_POLICY_SWm },
    { "FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLr", FLEX_QOS_PHB_CTRL_POLICY_SW_SER_CONTROLr },
    { "FLEX_QOS_PHB_CTRL_PRE_SELm", FLEX_QOS_PHB_CTRL_PRE_SELm },
    { "FLEX_QOS_PHB_INT_CNm", FLEX_QOS_PHB_INT_CNm },
    { "FLEX_QOS_PHB_INT_PRI_STRm", FLEX_QOS_PHB_INT_PRI_STRm },
    { "FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLr", FLEX_QOS_PHB_LTS_TCAM_CAM_TM_CONTROLr },
    { "FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYm", FLEX_QOS_PHB_LTS_TCAM_DATA_ONLYm },
    { "FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLr", FLEX_QOS_PHB_LTS_TCAM_DATA_ONLY_SER_CONTROLr },
    { "FLEX_QOS_PHB_LTS_TCAM_ONLYm", FLEX_QOS_PHB_LTS_TCAM_ONLYm },
    { "FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLr", FLEX_QOS_PHB_LTS_TCAM_ONLY_SER_CONTROLr },
    { "FLEX_QOS_PHB_MAP_TABLEm", FLEX_QOS_PHB_MAP_TABLEm },
    { "FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLr", FLEX_QOS_PHB_MAP_TABLE_SER_CONTROLr },
    { "FLEX_QOS_PHB_RAM_TM_CONTROLr", FLEX_QOS_PHB_RAM_TM_CONTROLr },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", FLEX_QOS_PHB_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "FT_COMMANDm", FT_COMMANDm },
    { "FT_GLOBAL_TABLE_CNTm", FT_GLOBAL_TABLE_CNTm },
    { "FT_GLOBAL_TABLE_CONFIGm", FT_GLOBAL_TABLE_CONFIGm },
    { "FT_GROUP_ID_MUX_BITP_PROFILEm", FT_GROUP_ID_MUX_BITP_PROFILEm },
    { "FT_GROUP_TABLE_CNTm", FT_GROUP_TABLE_CNTm },
    { "FT_GROUP_TABLE_CONFIGm", FT_GROUP_TABLE_CONFIGm },
    { "FT_HITBITm", FT_HITBITm },
    { "HVE_CMD_MERGE_BITP_PROFILEm", HVE_CMD_MERGE_BITP_PROFILEm },
    { "HVE_CMD_MERGE_BOTP_PROFILEm", HVE_CMD_MERGE_BOTP_PROFILEm },
    { "HVE_CMD_MERGE_CTRL_PRE_SELm", HVE_CMD_MERGE_CTRL_PRE_SELm },
    { "IDB_CA0_BUFFER_CONFIGr", IDB_CA0_BUFFER_CONFIGr },
    { "IDB_CA0_CONTROLr", IDB_CA0_CONTROLr },
    { "IDB_CA0_CT_CONTROLr", IDB_CA0_CT_CONTROLr },
    { "IDB_CA0_DBG_Ar", IDB_CA0_DBG_Ar },
    { "IDB_CA0_DBG_Br", IDB_CA0_DBG_Br },
    { "IDB_CA0_HW_STATUSr", IDB_CA0_HW_STATUSr },
    { "IDB_CA0_HW_STATUS_1r", IDB_CA0_HW_STATUS_1r },
    { "IDB_CA0_HW_STATUS_2r", IDB_CA0_HW_STATUS_2r },
    { "IDB_CA0_SER_CONTROLr", IDB_CA0_SER_CONTROLr },
    { "IDB_CA1_BUFFER_CONFIGr", IDB_CA1_BUFFER_CONFIGr },
    { "IDB_CA1_CONTROLr", IDB_CA1_CONTROLr },
    { "IDB_CA1_CT_CONTROLr", IDB_CA1_CT_CONTROLr },
    { "IDB_CA1_DBG_Ar", IDB_CA1_DBG_Ar },
    { "IDB_CA1_DBG_Br", IDB_CA1_DBG_Br },
    { "IDB_CA1_HW_STATUSr", IDB_CA1_HW_STATUSr },
    { "IDB_CA1_HW_STATUS_1r", IDB_CA1_HW_STATUS_1r },
    { "IDB_CA1_HW_STATUS_2r", IDB_CA1_HW_STATUS_2r },
    { "IDB_CA1_SER_CONTROLr", IDB_CA1_SER_CONTROLr },
    { "IDB_CA2_BUFFER_CONFIGr", IDB_CA2_BUFFER_CONFIGr },
    { "IDB_CA2_CONTROLr", IDB_CA2_CONTROLr },
    { "IDB_CA2_CT_CONTROLr", IDB_CA2_CT_CONTROLr },
    { "IDB_CA2_DBG_Ar", IDB_CA2_DBG_Ar },
    { "IDB_CA2_DBG_Br", IDB_CA2_DBG_Br },
    { "IDB_CA2_HW_STATUSr", IDB_CA2_HW_STATUSr },
    { "IDB_CA2_HW_STATUS_1r", IDB_CA2_HW_STATUS_1r },
    { "IDB_CA2_HW_STATUS_2r", IDB_CA2_HW_STATUS_2r },
    { "IDB_CA2_SER_CONTROLr", IDB_CA2_SER_CONTROLr },
    { "IDB_CA3_BUFFER_CONFIGr", IDB_CA3_BUFFER_CONFIGr },
    { "IDB_CA3_CONTROLr", IDB_CA3_CONTROLr },
    { "IDB_CA3_CT_CONTROLr", IDB_CA3_CT_CONTROLr },
    { "IDB_CA3_DBG_Ar", IDB_CA3_DBG_Ar },
    { "IDB_CA3_DBG_Br", IDB_CA3_DBG_Br },
    { "IDB_CA3_HW_STATUSr", IDB_CA3_HW_STATUSr },
    { "IDB_CA3_HW_STATUS_1r", IDB_CA3_HW_STATUS_1r },
    { "IDB_CA3_HW_STATUS_2r", IDB_CA3_HW_STATUS_2r },
    { "IDB_CA3_SER_CONTROLr", IDB_CA3_SER_CONTROLr },
    { "IDB_CA_CONTROL_1r", IDB_CA_CONTROL_1r },
    { "IDB_CA_CONTROL_2r", IDB_CA_CONTROL_2r },
    { "IDB_CA_CPU_CONTROLr", IDB_CA_CPU_CONTROLr },
    { "IDB_CA_CPU_ECC_STATUSr", IDB_CA_CPU_ECC_STATUSr },
    { "IDB_CA_CPU_HW_STATUSr", IDB_CA_CPU_HW_STATUSr },
    { "IDB_CA_CPU_SER_CONTROLr", IDB_CA_CPU_SER_CONTROLr },
    { "IDB_CA_ECC_STATUSr", IDB_CA_ECC_STATUSr },
    { "IDB_CA_LPBK_CONTROLr", IDB_CA_LPBK_CONTROLr },
    { "IDB_CA_LPBK_ECC_STATUSr", IDB_CA_LPBK_ECC_STATUSr },
    { "IDB_CA_LPBK_HW_STATUSr", IDB_CA_LPBK_HW_STATUSr },
    { "IDB_CA_LPBK_SER_CONTROLr", IDB_CA_LPBK_SER_CONTROLr },
    { "IDB_CA_RAM_CONTROLr", IDB_CA_RAM_CONTROLr },
    { "IDB_DBG_Br", IDB_DBG_Br },
    { "IDB_HW_RESET_CONTROLr", IDB_HW_RESET_CONTROLr },
    { "IDB_INTR_ENABLEr", IDB_INTR_ENABLEr },
    { "IDB_INTR_STATUSr", IDB_INTR_STATUSr },
    { "IDB_NULL_SLOT_PORT_NUMr", IDB_NULL_SLOT_PORT_NUMr },
    { "IDB_OBM0_BUFFER_CONFIGr", IDB_OBM0_BUFFER_CONFIGr },
    { "IDB_OBM0_CONTROLr", IDB_OBM0_CONTROLr },
    { "IDB_OBM0_CTRL_ECC_STATUSr", IDB_OBM0_CTRL_ECC_STATUSr },
    { "IDB_OBM0_CT_THRESHOLDr", IDB_OBM0_CT_THRESHOLDr },
    { "IDB_OBM0_DATA_ECC_STATUSr", IDB_OBM0_DATA_ECC_STATUSr },
    { "IDB_OBM0_DBG_Ar", IDB_OBM0_DBG_Ar },
    { "IDB_OBM0_DBG_Br", IDB_OBM0_DBG_Br },
    { "IDB_OBM0_DSCP_MAP_PORT0m", IDB_OBM0_DSCP_MAP_PORT0m },
    { "IDB_OBM0_DSCP_MAP_PORT1m", IDB_OBM0_DSCP_MAP_PORT1m },
    { "IDB_OBM0_DSCP_MAP_PORT2m", IDB_OBM0_DSCP_MAP_PORT2m },
    { "IDB_OBM0_DSCP_MAP_PORT3m", IDB_OBM0_DSCP_MAP_PORT3m },
    { "IDB_OBM0_DSCP_MAP_PORT4m", IDB_OBM0_DSCP_MAP_PORT4m },
    { "IDB_OBM0_DSCP_MAP_PORT5m", IDB_OBM0_DSCP_MAP_PORT5m },
    { "IDB_OBM0_DSCP_MAP_PORT6m", IDB_OBM0_DSCP_MAP_PORT6m },
    { "IDB_OBM0_DSCP_MAP_PORT7m", IDB_OBM0_DSCP_MAP_PORT7m },
    { "IDB_OBM0_ETAG_MAP_PORT0m", IDB_OBM0_ETAG_MAP_PORT0m },
    { "IDB_OBM0_ETAG_MAP_PORT1m", IDB_OBM0_ETAG_MAP_PORT1m },
    { "IDB_OBM0_ETAG_MAP_PORT2m", IDB_OBM0_ETAG_MAP_PORT2m },
    { "IDB_OBM0_ETAG_MAP_PORT3m", IDB_OBM0_ETAG_MAP_PORT3m },
    { "IDB_OBM0_ETAG_MAP_PORT4m", IDB_OBM0_ETAG_MAP_PORT4m },
    { "IDB_OBM0_ETAG_MAP_PORT5m", IDB_OBM0_ETAG_MAP_PORT5m },
    { "IDB_OBM0_ETAG_MAP_PORT6m", IDB_OBM0_ETAG_MAP_PORT6m },
    { "IDB_OBM0_ETAG_MAP_PORT7m", IDB_OBM0_ETAG_MAP_PORT7m },
    { "IDB_OBM0_FC_THRESHOLDr", IDB_OBM0_FC_THRESHOLDr },
    { "IDB_OBM0_FC_THRESHOLD_1r", IDB_OBM0_FC_THRESHOLD_1r },
    { "IDB_OBM0_FLOW_CONTROL_CONFIGr", IDB_OBM0_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM0_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM0_GSH_ETHERTYPEr", IDB_OBM0_GSH_ETHERTYPEr },
    { "IDB_OBM0_HW_STATUSr", IDB_OBM0_HW_STATUSr },
    { "IDB_OBM0_INNER_TPIDr", IDB_OBM0_INNER_TPIDr },
    { "IDB_OBM0_IOM_STATS_WINDOW_RESULTSm", IDB_OBM0_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM0_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM0_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM0_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM0_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM0_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM0_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM0_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM0_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM0_MAX_USAGEr", IDB_OBM0_MAX_USAGEr },
    { "IDB_OBM0_MAX_USAGE_1r", IDB_OBM0_MAX_USAGE_1r },
    { "IDB_OBM0_MAX_USAGE_2r", IDB_OBM0_MAX_USAGE_2r },
    { "IDB_OBM0_MAX_USAGE_SELECTr", IDB_OBM0_MAX_USAGE_SELECTr },
    { "IDB_OBM0_MONITOR_STATS_CONFIGr", IDB_OBM0_MONITOR_STATS_CONFIGr },
    { "IDB_OBM0_NIV_ETHERTYPEr", IDB_OBM0_NIV_ETHERTYPEr },
    { "IDB_OBM0_OPAQUE_TAG_CONFIGr", IDB_OBM0_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_0r", IDB_OBM0_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM0_OPAQUE_TAG_CONFIG_1r", IDB_OBM0_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM0_OUTER_TPIDr", IDB_OBM0_OUTER_TPIDr },
    { "IDB_OBM0_OUTER_TPID_0r", IDB_OBM0_OUTER_TPID_0r },
    { "IDB_OBM0_OUTER_TPID_1r", IDB_OBM0_OUTER_TPID_1r },
    { "IDB_OBM0_OUTER_TPID_2r", IDB_OBM0_OUTER_TPID_2r },
    { "IDB_OBM0_OUTER_TPID_3r", IDB_OBM0_OUTER_TPID_3r },
    { "IDB_OBM0_OVERSUB_MON_ECC_STATUSr", IDB_OBM0_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM0_PE_ETHERTYPEr", IDB_OBM0_PE_ETHERTYPEr },
    { "IDB_OBM0_PORT_CONFIGr", IDB_OBM0_PORT_CONFIGr },
    { "IDB_OBM0_PRI_MAP_PORT0m", IDB_OBM0_PRI_MAP_PORT0m },
    { "IDB_OBM0_PRI_MAP_PORT1m", IDB_OBM0_PRI_MAP_PORT1m },
    { "IDB_OBM0_PRI_MAP_PORT2m", IDB_OBM0_PRI_MAP_PORT2m },
    { "IDB_OBM0_PRI_MAP_PORT3m", IDB_OBM0_PRI_MAP_PORT3m },
    { "IDB_OBM0_PRI_MAP_PORT4m", IDB_OBM0_PRI_MAP_PORT4m },
    { "IDB_OBM0_PRI_MAP_PORT5m", IDB_OBM0_PRI_MAP_PORT5m },
    { "IDB_OBM0_PRI_MAP_PORT6m", IDB_OBM0_PRI_MAP_PORT6m },
    { "IDB_OBM0_PRI_MAP_PORT7m", IDB_OBM0_PRI_MAP_PORT7m },
    { "IDB_OBM0_PROTOCOL_CONTROL_0r", IDB_OBM0_PROTOCOL_CONTROL_0r },
    { "IDB_OBM0_PROTOCOL_CONTROL_1r", IDB_OBM0_PROTOCOL_CONTROL_1r },
    { "IDB_OBM0_PROTOCOL_CONTROL_2r", IDB_OBM0_PROTOCOL_CONTROL_2r },
    { "IDB_OBM0_RAM_CONTROLr", IDB_OBM0_RAM_CONTROLr },
    { "IDB_OBM0_SER_CONTROLr", IDB_OBM0_SER_CONTROLr },
    { "IDB_OBM0_SHARED_CONFIGr", IDB_OBM0_SHARED_CONFIGr },
    { "IDB_OBM0_TC_MAP_PORT0m", IDB_OBM0_TC_MAP_PORT0m },
    { "IDB_OBM0_TC_MAP_PORT1m", IDB_OBM0_TC_MAP_PORT1m },
    { "IDB_OBM0_TC_MAP_PORT2m", IDB_OBM0_TC_MAP_PORT2m },
    { "IDB_OBM0_TC_MAP_PORT3m", IDB_OBM0_TC_MAP_PORT3m },
    { "IDB_OBM0_TC_MAP_PORT4m", IDB_OBM0_TC_MAP_PORT4m },
    { "IDB_OBM0_TC_MAP_PORT5m", IDB_OBM0_TC_MAP_PORT5m },
    { "IDB_OBM0_TC_MAP_PORT6m", IDB_OBM0_TC_MAP_PORT6m },
    { "IDB_OBM0_TC_MAP_PORT7m", IDB_OBM0_TC_MAP_PORT7m },
    { "IDB_OBM0_TDMr", IDB_OBM0_TDMr },
    { "IDB_OBM0_THRESHOLDr", IDB_OBM0_THRESHOLDr },
    { "IDB_OBM0_THRESHOLD_1r", IDB_OBM0_THRESHOLD_1r },
    { "IDB_OBM0_USAGEr", IDB_OBM0_USAGEr },
    { "IDB_OBM0_USAGE_1r", IDB_OBM0_USAGE_1r },
    { "IDB_OBM1_BUFFER_CONFIGr", IDB_OBM1_BUFFER_CONFIGr },
    { "IDB_OBM1_CONTROLr", IDB_OBM1_CONTROLr },
    { "IDB_OBM1_CTRL_ECC_STATUSr", IDB_OBM1_CTRL_ECC_STATUSr },
    { "IDB_OBM1_CT_THRESHOLDr", IDB_OBM1_CT_THRESHOLDr },
    { "IDB_OBM1_DATA_ECC_STATUSr", IDB_OBM1_DATA_ECC_STATUSr },
    { "IDB_OBM1_DBG_Ar", IDB_OBM1_DBG_Ar },
    { "IDB_OBM1_DBG_Br", IDB_OBM1_DBG_Br },
    { "IDB_OBM1_DSCP_MAP_PORT0m", IDB_OBM1_DSCP_MAP_PORT0m },
    { "IDB_OBM1_DSCP_MAP_PORT1m", IDB_OBM1_DSCP_MAP_PORT1m },
    { "IDB_OBM1_DSCP_MAP_PORT2m", IDB_OBM1_DSCP_MAP_PORT2m },
    { "IDB_OBM1_DSCP_MAP_PORT3m", IDB_OBM1_DSCP_MAP_PORT3m },
    { "IDB_OBM1_DSCP_MAP_PORT4m", IDB_OBM1_DSCP_MAP_PORT4m },
    { "IDB_OBM1_DSCP_MAP_PORT5m", IDB_OBM1_DSCP_MAP_PORT5m },
    { "IDB_OBM1_DSCP_MAP_PORT6m", IDB_OBM1_DSCP_MAP_PORT6m },
    { "IDB_OBM1_DSCP_MAP_PORT7m", IDB_OBM1_DSCP_MAP_PORT7m },
    { "IDB_OBM1_ETAG_MAP_PORT0m", IDB_OBM1_ETAG_MAP_PORT0m },
    { "IDB_OBM1_ETAG_MAP_PORT1m", IDB_OBM1_ETAG_MAP_PORT1m },
    { "IDB_OBM1_ETAG_MAP_PORT2m", IDB_OBM1_ETAG_MAP_PORT2m },
    { "IDB_OBM1_ETAG_MAP_PORT3m", IDB_OBM1_ETAG_MAP_PORT3m },
    { "IDB_OBM1_ETAG_MAP_PORT4m", IDB_OBM1_ETAG_MAP_PORT4m },
    { "IDB_OBM1_ETAG_MAP_PORT5m", IDB_OBM1_ETAG_MAP_PORT5m },
    { "IDB_OBM1_ETAG_MAP_PORT6m", IDB_OBM1_ETAG_MAP_PORT6m },
    { "IDB_OBM1_ETAG_MAP_PORT7m", IDB_OBM1_ETAG_MAP_PORT7m },
    { "IDB_OBM1_FC_THRESHOLDr", IDB_OBM1_FC_THRESHOLDr },
    { "IDB_OBM1_FC_THRESHOLD_1r", IDB_OBM1_FC_THRESHOLD_1r },
    { "IDB_OBM1_FLOW_CONTROL_CONFIGr", IDB_OBM1_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM1_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM1_GSH_ETHERTYPEr", IDB_OBM1_GSH_ETHERTYPEr },
    { "IDB_OBM1_HW_STATUSr", IDB_OBM1_HW_STATUSr },
    { "IDB_OBM1_INNER_TPIDr", IDB_OBM1_INNER_TPIDr },
    { "IDB_OBM1_IOM_STATS_WINDOW_RESULTSm", IDB_OBM1_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM1_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM1_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM1_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM1_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM1_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM1_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM1_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM1_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM1_MAX_USAGEr", IDB_OBM1_MAX_USAGEr },
    { "IDB_OBM1_MAX_USAGE_1r", IDB_OBM1_MAX_USAGE_1r },
    { "IDB_OBM1_MAX_USAGE_2r", IDB_OBM1_MAX_USAGE_2r },
    { "IDB_OBM1_MAX_USAGE_SELECTr", IDB_OBM1_MAX_USAGE_SELECTr },
    { "IDB_OBM1_MONITOR_STATS_CONFIGr", IDB_OBM1_MONITOR_STATS_CONFIGr },
    { "IDB_OBM1_NIV_ETHERTYPEr", IDB_OBM1_NIV_ETHERTYPEr },
    { "IDB_OBM1_OPAQUE_TAG_CONFIGr", IDB_OBM1_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_0r", IDB_OBM1_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM1_OPAQUE_TAG_CONFIG_1r", IDB_OBM1_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM1_OUTER_TPIDr", IDB_OBM1_OUTER_TPIDr },
    { "IDB_OBM1_OUTER_TPID_0r", IDB_OBM1_OUTER_TPID_0r },
    { "IDB_OBM1_OUTER_TPID_1r", IDB_OBM1_OUTER_TPID_1r },
    { "IDB_OBM1_OUTER_TPID_2r", IDB_OBM1_OUTER_TPID_2r },
    { "IDB_OBM1_OUTER_TPID_3r", IDB_OBM1_OUTER_TPID_3r },
    { "IDB_OBM1_OVERSUB_MON_ECC_STATUSr", IDB_OBM1_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM1_PE_ETHERTYPEr", IDB_OBM1_PE_ETHERTYPEr },
    { "IDB_OBM1_PORT_CONFIGr", IDB_OBM1_PORT_CONFIGr },
    { "IDB_OBM1_PRI_MAP_PORT0m", IDB_OBM1_PRI_MAP_PORT0m },
    { "IDB_OBM1_PRI_MAP_PORT1m", IDB_OBM1_PRI_MAP_PORT1m },
    { "IDB_OBM1_PRI_MAP_PORT2m", IDB_OBM1_PRI_MAP_PORT2m },
    { "IDB_OBM1_PRI_MAP_PORT3m", IDB_OBM1_PRI_MAP_PORT3m },
    { "IDB_OBM1_PRI_MAP_PORT4m", IDB_OBM1_PRI_MAP_PORT4m },
    { "IDB_OBM1_PRI_MAP_PORT5m", IDB_OBM1_PRI_MAP_PORT5m },
    { "IDB_OBM1_PRI_MAP_PORT6m", IDB_OBM1_PRI_MAP_PORT6m },
    { "IDB_OBM1_PRI_MAP_PORT7m", IDB_OBM1_PRI_MAP_PORT7m },
    { "IDB_OBM1_PROTOCOL_CONTROL_0r", IDB_OBM1_PROTOCOL_CONTROL_0r },
    { "IDB_OBM1_PROTOCOL_CONTROL_1r", IDB_OBM1_PROTOCOL_CONTROL_1r },
    { "IDB_OBM1_PROTOCOL_CONTROL_2r", IDB_OBM1_PROTOCOL_CONTROL_2r },
    { "IDB_OBM1_RAM_CONTROLr", IDB_OBM1_RAM_CONTROLr },
    { "IDB_OBM1_SER_CONTROLr", IDB_OBM1_SER_CONTROLr },
    { "IDB_OBM1_SHARED_CONFIGr", IDB_OBM1_SHARED_CONFIGr },
    { "IDB_OBM1_TC_MAP_PORT0m", IDB_OBM1_TC_MAP_PORT0m },
    { "IDB_OBM1_TC_MAP_PORT1m", IDB_OBM1_TC_MAP_PORT1m },
    { "IDB_OBM1_TC_MAP_PORT2m", IDB_OBM1_TC_MAP_PORT2m },
    { "IDB_OBM1_TC_MAP_PORT3m", IDB_OBM1_TC_MAP_PORT3m },
    { "IDB_OBM1_TC_MAP_PORT4m", IDB_OBM1_TC_MAP_PORT4m },
    { "IDB_OBM1_TC_MAP_PORT5m", IDB_OBM1_TC_MAP_PORT5m },
    { "IDB_OBM1_TC_MAP_PORT6m", IDB_OBM1_TC_MAP_PORT6m },
    { "IDB_OBM1_TC_MAP_PORT7m", IDB_OBM1_TC_MAP_PORT7m },
    { "IDB_OBM1_TDMr", IDB_OBM1_TDMr },
    { "IDB_OBM1_THRESHOLDr", IDB_OBM1_THRESHOLDr },
    { "IDB_OBM1_THRESHOLD_1r", IDB_OBM1_THRESHOLD_1r },
    { "IDB_OBM1_USAGEr", IDB_OBM1_USAGEr },
    { "IDB_OBM1_USAGE_1r", IDB_OBM1_USAGE_1r },
    { "IDB_OBM2_BUFFER_CONFIGr", IDB_OBM2_BUFFER_CONFIGr },
    { "IDB_OBM2_CONTROLr", IDB_OBM2_CONTROLr },
    { "IDB_OBM2_CTRL_ECC_STATUSr", IDB_OBM2_CTRL_ECC_STATUSr },
    { "IDB_OBM2_CT_THRESHOLDr", IDB_OBM2_CT_THRESHOLDr },
    { "IDB_OBM2_DATA_ECC_STATUSr", IDB_OBM2_DATA_ECC_STATUSr },
    { "IDB_OBM2_DBG_Ar", IDB_OBM2_DBG_Ar },
    { "IDB_OBM2_DBG_Br", IDB_OBM2_DBG_Br },
    { "IDB_OBM2_DSCP_MAP_PORT0m", IDB_OBM2_DSCP_MAP_PORT0m },
    { "IDB_OBM2_DSCP_MAP_PORT1m", IDB_OBM2_DSCP_MAP_PORT1m },
    { "IDB_OBM2_DSCP_MAP_PORT2m", IDB_OBM2_DSCP_MAP_PORT2m },
    { "IDB_OBM2_DSCP_MAP_PORT3m", IDB_OBM2_DSCP_MAP_PORT3m },
    { "IDB_OBM2_DSCP_MAP_PORT4m", IDB_OBM2_DSCP_MAP_PORT4m },
    { "IDB_OBM2_DSCP_MAP_PORT5m", IDB_OBM2_DSCP_MAP_PORT5m },
    { "IDB_OBM2_DSCP_MAP_PORT6m", IDB_OBM2_DSCP_MAP_PORT6m },
    { "IDB_OBM2_DSCP_MAP_PORT7m", IDB_OBM2_DSCP_MAP_PORT7m },
    { "IDB_OBM2_ETAG_MAP_PORT0m", IDB_OBM2_ETAG_MAP_PORT0m },
    { "IDB_OBM2_ETAG_MAP_PORT1m", IDB_OBM2_ETAG_MAP_PORT1m },
    { "IDB_OBM2_ETAG_MAP_PORT2m", IDB_OBM2_ETAG_MAP_PORT2m },
    { "IDB_OBM2_ETAG_MAP_PORT3m", IDB_OBM2_ETAG_MAP_PORT3m },
    { "IDB_OBM2_ETAG_MAP_PORT4m", IDB_OBM2_ETAG_MAP_PORT4m },
    { "IDB_OBM2_ETAG_MAP_PORT5m", IDB_OBM2_ETAG_MAP_PORT5m },
    { "IDB_OBM2_ETAG_MAP_PORT6m", IDB_OBM2_ETAG_MAP_PORT6m },
    { "IDB_OBM2_ETAG_MAP_PORT7m", IDB_OBM2_ETAG_MAP_PORT7m },
    { "IDB_OBM2_FC_THRESHOLDr", IDB_OBM2_FC_THRESHOLDr },
    { "IDB_OBM2_FC_THRESHOLD_1r", IDB_OBM2_FC_THRESHOLD_1r },
    { "IDB_OBM2_FLOW_CONTROL_CONFIGr", IDB_OBM2_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM2_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM2_GSH_ETHERTYPEr", IDB_OBM2_GSH_ETHERTYPEr },
    { "IDB_OBM2_HW_STATUSr", IDB_OBM2_HW_STATUSr },
    { "IDB_OBM2_INNER_TPIDr", IDB_OBM2_INNER_TPIDr },
    { "IDB_OBM2_IOM_STATS_WINDOW_RESULTSm", IDB_OBM2_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM2_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM2_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM2_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM2_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM2_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM2_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM2_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM2_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM2_MAX_USAGEr", IDB_OBM2_MAX_USAGEr },
    { "IDB_OBM2_MAX_USAGE_1r", IDB_OBM2_MAX_USAGE_1r },
    { "IDB_OBM2_MAX_USAGE_2r", IDB_OBM2_MAX_USAGE_2r },
    { "IDB_OBM2_MAX_USAGE_SELECTr", IDB_OBM2_MAX_USAGE_SELECTr },
    { "IDB_OBM2_MONITOR_STATS_CONFIGr", IDB_OBM2_MONITOR_STATS_CONFIGr },
    { "IDB_OBM2_NIV_ETHERTYPEr", IDB_OBM2_NIV_ETHERTYPEr },
    { "IDB_OBM2_OPAQUE_TAG_CONFIGr", IDB_OBM2_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_0r", IDB_OBM2_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM2_OPAQUE_TAG_CONFIG_1r", IDB_OBM2_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM2_OUTER_TPIDr", IDB_OBM2_OUTER_TPIDr },
    { "IDB_OBM2_OUTER_TPID_0r", IDB_OBM2_OUTER_TPID_0r },
    { "IDB_OBM2_OUTER_TPID_1r", IDB_OBM2_OUTER_TPID_1r },
    { "IDB_OBM2_OUTER_TPID_2r", IDB_OBM2_OUTER_TPID_2r },
    { "IDB_OBM2_OUTER_TPID_3r", IDB_OBM2_OUTER_TPID_3r },
    { "IDB_OBM2_OVERSUB_MON_ECC_STATUSr", IDB_OBM2_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM2_PE_ETHERTYPEr", IDB_OBM2_PE_ETHERTYPEr },
    { "IDB_OBM2_PORT_CONFIGr", IDB_OBM2_PORT_CONFIGr },
    { "IDB_OBM2_PRI_MAP_PORT0m", IDB_OBM2_PRI_MAP_PORT0m },
    { "IDB_OBM2_PRI_MAP_PORT1m", IDB_OBM2_PRI_MAP_PORT1m },
    { "IDB_OBM2_PRI_MAP_PORT2m", IDB_OBM2_PRI_MAP_PORT2m },
    { "IDB_OBM2_PRI_MAP_PORT3m", IDB_OBM2_PRI_MAP_PORT3m },
    { "IDB_OBM2_PRI_MAP_PORT4m", IDB_OBM2_PRI_MAP_PORT4m },
    { "IDB_OBM2_PRI_MAP_PORT5m", IDB_OBM2_PRI_MAP_PORT5m },
    { "IDB_OBM2_PRI_MAP_PORT6m", IDB_OBM2_PRI_MAP_PORT6m },
    { "IDB_OBM2_PRI_MAP_PORT7m", IDB_OBM2_PRI_MAP_PORT7m },
    { "IDB_OBM2_PROTOCOL_CONTROL_0r", IDB_OBM2_PROTOCOL_CONTROL_0r },
    { "IDB_OBM2_PROTOCOL_CONTROL_1r", IDB_OBM2_PROTOCOL_CONTROL_1r },
    { "IDB_OBM2_PROTOCOL_CONTROL_2r", IDB_OBM2_PROTOCOL_CONTROL_2r },
    { "IDB_OBM2_RAM_CONTROLr", IDB_OBM2_RAM_CONTROLr },
    { "IDB_OBM2_SER_CONTROLr", IDB_OBM2_SER_CONTROLr },
    { "IDB_OBM2_SHARED_CONFIGr", IDB_OBM2_SHARED_CONFIGr },
    { "IDB_OBM2_TC_MAP_PORT0m", IDB_OBM2_TC_MAP_PORT0m },
    { "IDB_OBM2_TC_MAP_PORT1m", IDB_OBM2_TC_MAP_PORT1m },
    { "IDB_OBM2_TC_MAP_PORT2m", IDB_OBM2_TC_MAP_PORT2m },
    { "IDB_OBM2_TC_MAP_PORT3m", IDB_OBM2_TC_MAP_PORT3m },
    { "IDB_OBM2_TC_MAP_PORT4m", IDB_OBM2_TC_MAP_PORT4m },
    { "IDB_OBM2_TC_MAP_PORT5m", IDB_OBM2_TC_MAP_PORT5m },
    { "IDB_OBM2_TC_MAP_PORT6m", IDB_OBM2_TC_MAP_PORT6m },
    { "IDB_OBM2_TC_MAP_PORT7m", IDB_OBM2_TC_MAP_PORT7m },
    { "IDB_OBM2_TDMr", IDB_OBM2_TDMr },
    { "IDB_OBM2_THRESHOLDr", IDB_OBM2_THRESHOLDr },
    { "IDB_OBM2_THRESHOLD_1r", IDB_OBM2_THRESHOLD_1r },
    { "IDB_OBM2_USAGEr", IDB_OBM2_USAGEr },
    { "IDB_OBM2_USAGE_1r", IDB_OBM2_USAGE_1r },
    { "IDB_OBM3_BUFFER_CONFIGr", IDB_OBM3_BUFFER_CONFIGr },
    { "IDB_OBM3_CONTROLr", IDB_OBM3_CONTROLr },
    { "IDB_OBM3_CTRL_ECC_STATUSr", IDB_OBM3_CTRL_ECC_STATUSr },
    { "IDB_OBM3_CT_THRESHOLDr", IDB_OBM3_CT_THRESHOLDr },
    { "IDB_OBM3_DATA_ECC_STATUSr", IDB_OBM3_DATA_ECC_STATUSr },
    { "IDB_OBM3_DBG_Ar", IDB_OBM3_DBG_Ar },
    { "IDB_OBM3_DBG_Br", IDB_OBM3_DBG_Br },
    { "IDB_OBM3_DSCP_MAP_PORT0m", IDB_OBM3_DSCP_MAP_PORT0m },
    { "IDB_OBM3_DSCP_MAP_PORT1m", IDB_OBM3_DSCP_MAP_PORT1m },
    { "IDB_OBM3_DSCP_MAP_PORT2m", IDB_OBM3_DSCP_MAP_PORT2m },
    { "IDB_OBM3_DSCP_MAP_PORT3m", IDB_OBM3_DSCP_MAP_PORT3m },
    { "IDB_OBM3_DSCP_MAP_PORT4m", IDB_OBM3_DSCP_MAP_PORT4m },
    { "IDB_OBM3_DSCP_MAP_PORT5m", IDB_OBM3_DSCP_MAP_PORT5m },
    { "IDB_OBM3_DSCP_MAP_PORT6m", IDB_OBM3_DSCP_MAP_PORT6m },
    { "IDB_OBM3_DSCP_MAP_PORT7m", IDB_OBM3_DSCP_MAP_PORT7m },
    { "IDB_OBM3_ETAG_MAP_PORT0m", IDB_OBM3_ETAG_MAP_PORT0m },
    { "IDB_OBM3_ETAG_MAP_PORT1m", IDB_OBM3_ETAG_MAP_PORT1m },
    { "IDB_OBM3_ETAG_MAP_PORT2m", IDB_OBM3_ETAG_MAP_PORT2m },
    { "IDB_OBM3_ETAG_MAP_PORT3m", IDB_OBM3_ETAG_MAP_PORT3m },
    { "IDB_OBM3_ETAG_MAP_PORT4m", IDB_OBM3_ETAG_MAP_PORT4m },
    { "IDB_OBM3_ETAG_MAP_PORT5m", IDB_OBM3_ETAG_MAP_PORT5m },
    { "IDB_OBM3_ETAG_MAP_PORT6m", IDB_OBM3_ETAG_MAP_PORT6m },
    { "IDB_OBM3_ETAG_MAP_PORT7m", IDB_OBM3_ETAG_MAP_PORT7m },
    { "IDB_OBM3_FC_THRESHOLDr", IDB_OBM3_FC_THRESHOLDr },
    { "IDB_OBM3_FC_THRESHOLD_1r", IDB_OBM3_FC_THRESHOLD_1r },
    { "IDB_OBM3_FLOW_CONTROL_CONFIGr", IDB_OBM3_FLOW_CONTROL_CONFIGr },
    { "IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr", IDB_OBM3_FLOW_CONTROL_EVENT_COUNTr },
    { "IDB_OBM3_GSH_ETHERTYPEr", IDB_OBM3_GSH_ETHERTYPEr },
    { "IDB_OBM3_HW_STATUSr", IDB_OBM3_HW_STATUSr },
    { "IDB_OBM3_INNER_TPIDr", IDB_OBM3_INNER_TPIDr },
    { "IDB_OBM3_IOM_STATS_WINDOW_RESULTSm", IDB_OBM3_IOM_STATS_WINDOW_RESULTSm },
    { "IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr", IDB_OBM3_LOSSLESS0_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr", IDB_OBM3_LOSSLESS0_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr", IDB_OBM3_LOSSLESS1_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr", IDB_OBM3_LOSSLESS1_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr", IDB_OBM3_LOSSY_HI_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr", IDB_OBM3_LOSSY_HI_PKT_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr", IDB_OBM3_LOSSY_LO_BYTE_DROP_COUNTr },
    { "IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr", IDB_OBM3_LOSSY_LO_PKT_DROP_COUNTr },
    { "IDB_OBM3_MAX_USAGEr", IDB_OBM3_MAX_USAGEr },
    { "IDB_OBM3_MAX_USAGE_1r", IDB_OBM3_MAX_USAGE_1r },
    { "IDB_OBM3_MAX_USAGE_2r", IDB_OBM3_MAX_USAGE_2r },
    { "IDB_OBM3_MAX_USAGE_SELECTr", IDB_OBM3_MAX_USAGE_SELECTr },
    { "IDB_OBM3_MONITOR_STATS_CONFIGr", IDB_OBM3_MONITOR_STATS_CONFIGr },
    { "IDB_OBM3_NIV_ETHERTYPEr", IDB_OBM3_NIV_ETHERTYPEr },
    { "IDB_OBM3_OPAQUE_TAG_CONFIGr", IDB_OBM3_OPAQUE_TAG_CONFIGr },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_0r", IDB_OBM3_OPAQUE_TAG_CONFIG_0r },
    { "IDB_OBM3_OPAQUE_TAG_CONFIG_1r", IDB_OBM3_OPAQUE_TAG_CONFIG_1r },
    { "IDB_OBM3_OUTER_TPIDr", IDB_OBM3_OUTER_TPIDr },
    { "IDB_OBM3_OUTER_TPID_0r", IDB_OBM3_OUTER_TPID_0r },
    { "IDB_OBM3_OUTER_TPID_1r", IDB_OBM3_OUTER_TPID_1r },
    { "IDB_OBM3_OUTER_TPID_2r", IDB_OBM3_OUTER_TPID_2r },
    { "IDB_OBM3_OUTER_TPID_3r", IDB_OBM3_OUTER_TPID_3r },
    { "IDB_OBM3_OVERSUB_MON_ECC_STATUSr", IDB_OBM3_OVERSUB_MON_ECC_STATUSr },
    { "IDB_OBM3_PE_ETHERTYPEr", IDB_OBM3_PE_ETHERTYPEr },
    { "IDB_OBM3_PORT_CONFIGr", IDB_OBM3_PORT_CONFIGr },
    { "IDB_OBM3_PRI_MAP_PORT0m", IDB_OBM3_PRI_MAP_PORT0m },
    { "IDB_OBM3_PRI_MAP_PORT1m", IDB_OBM3_PRI_MAP_PORT1m },
    { "IDB_OBM3_PRI_MAP_PORT2m", IDB_OBM3_PRI_MAP_PORT2m },
    { "IDB_OBM3_PRI_MAP_PORT3m", IDB_OBM3_PRI_MAP_PORT3m },
    { "IDB_OBM3_PRI_MAP_PORT4m", IDB_OBM3_PRI_MAP_PORT4m },
    { "IDB_OBM3_PRI_MAP_PORT5m", IDB_OBM3_PRI_MAP_PORT5m },
    { "IDB_OBM3_PRI_MAP_PORT6m", IDB_OBM3_PRI_MAP_PORT6m },
    { "IDB_OBM3_PRI_MAP_PORT7m", IDB_OBM3_PRI_MAP_PORT7m },
    { "IDB_OBM3_PROTOCOL_CONTROL_0r", IDB_OBM3_PROTOCOL_CONTROL_0r },
    { "IDB_OBM3_PROTOCOL_CONTROL_1r", IDB_OBM3_PROTOCOL_CONTROL_1r },
    { "IDB_OBM3_PROTOCOL_CONTROL_2r", IDB_OBM3_PROTOCOL_CONTROL_2r },
    { "IDB_OBM3_RAM_CONTROLr", IDB_OBM3_RAM_CONTROLr },
    { "IDB_OBM3_SER_CONTROLr", IDB_OBM3_SER_CONTROLr },
    { "IDB_OBM3_SHARED_CONFIGr", IDB_OBM3_SHARED_CONFIGr },
    { "IDB_OBM3_TC_MAP_PORT0m", IDB_OBM3_TC_MAP_PORT0m },
    { "IDB_OBM3_TC_MAP_PORT1m", IDB_OBM3_TC_MAP_PORT1m },
    { "IDB_OBM3_TC_MAP_PORT2m", IDB_OBM3_TC_MAP_PORT2m },
    { "IDB_OBM3_TC_MAP_PORT3m", IDB_OBM3_TC_MAP_PORT3m },
    { "IDB_OBM3_TC_MAP_PORT4m", IDB_OBM3_TC_MAP_PORT4m },
    { "IDB_OBM3_TC_MAP_PORT5m", IDB_OBM3_TC_MAP_PORT5m },
    { "IDB_OBM3_TC_MAP_PORT6m", IDB_OBM3_TC_MAP_PORT6m },
    { "IDB_OBM3_TC_MAP_PORT7m", IDB_OBM3_TC_MAP_PORT7m },
    { "IDB_OBM3_TDMr", IDB_OBM3_TDMr },
    { "IDB_OBM3_THRESHOLDr", IDB_OBM3_THRESHOLDr },
    { "IDB_OBM3_THRESHOLD_1r", IDB_OBM3_THRESHOLD_1r },
    { "IDB_OBM3_USAGEr", IDB_OBM3_USAGEr },
    { "IDB_OBM3_USAGE_1r", IDB_OBM3_USAGE_1r },
    { "IDB_OBM_MONITOR_CONFIGr", IDB_OBM_MONITOR_CONFIGr },
    { "IDB_PA_RESET_CONTROLr", IDB_PA_RESET_CONTROLr },
    { "IDEV_CONFIG_BOTP_PROFILEm", IDEV_CONFIG_BOTP_PROFILEm },
    { "IDEV_CONFIG_CPU_NIH_ENTRYm", IDEV_CONFIG_CPU_NIH_ENTRYm },
    { "IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKr", IDEV_CONFIG_DOP_TRIGGER_DETECT_MASKr },
    { "IDEV_CONFIG_TABLEm", IDEV_CONFIG_TABLEm },
    { "IFP_METER_AUX_BOTP_PROFILEm", IFP_METER_AUX_BOTP_PROFILEm },
    { "IFP_METER_BITP_PROFILEm", IFP_METER_BITP_PROFILEm },
    { "IFP_METER_BOTP_PROFILEm", IFP_METER_BOTP_PROFILEm },
    { "IFP_METER_COLOR_TABLE_0m", IFP_METER_COLOR_TABLE_0m },
    { "IFP_METER_COLOR_TABLE_0_SER_CONTROLr", IFP_METER_COLOR_TABLE_0_SER_CONTROLr },
    { "IFP_METER_COLOR_TABLE_1m", IFP_METER_COLOR_TABLE_1m },
    { "IFP_METER_COLOR_TABLE_1_SER_CONTROLr", IFP_METER_COLOR_TABLE_1_SER_CONTROLr },
    { "IFP_METER_COLOR_TABLE_2m", IFP_METER_COLOR_TABLE_2m },
    { "IFP_METER_COLOR_TABLE_2_SER_CONTROLr", IFP_METER_COLOR_TABLE_2_SER_CONTROLr },
    { "IFP_METER_COLOR_TABLE_3m", IFP_METER_COLOR_TABLE_3m },
    { "IFP_METER_COLOR_TABLE_3_SER_CONTROLr", IFP_METER_COLOR_TABLE_3_SER_CONTROLr },
    { "IFP_METER_COUNT_ON_SER_ERRORr", IFP_METER_COUNT_ON_SER_ERRORr },
    { "IFP_METER_CTRL_PRE_SELm", IFP_METER_CTRL_PRE_SELm },
    { "IFP_METER_METER_CONFIGm", IFP_METER_METER_CONFIGm },
    { "IFP_METER_METER_TABLEm", IFP_METER_METER_TABLEm },
    { "IFP_METER_METER_TABLE_SER_CONTROLr", IFP_METER_METER_TABLE_SER_CONTROLr },
    { "IFP_METER_PDD_PROFILE_TABLEm", IFP_METER_PDD_PROFILE_TABLEm },
    { "IFP_METER_RAM_TM_CONTROLr", IFP_METER_RAM_TM_CONTROLr },
    { "IFP_METER_SBR_BSTR_SELm", IFP_METER_SBR_BSTR_SELm },
    { "IFP_METER_SBR_BUS_STR_ENBr", IFP_METER_SBR_BUS_STR_ENBr },
    { "IFP_METER_SBR_INDEX_COLOR_OFFSETr", IFP_METER_SBR_INDEX_COLOR_OFFSETr },
    { "IFP_METER_SBR_PROFILE_TABLE_0m", IFP_METER_SBR_PROFILE_TABLE_0m },
    { "IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFP_METER_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFP_METER_SBR_RAM_TM_CONTROLr", IFP_METER_SBR_RAM_TM_CONTROLr },
    { "IFP_METER_STORM_CONTROL_METER_CONFIGm", IFP_METER_STORM_CONTROL_METER_CONFIGm },
    { "IFP_METER_STORM_CONTROL_METER_TABLEm", IFP_METER_STORM_CONTROL_METER_TABLEm },
    { "IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLr", IFP_METER_STORM_CONTROL_METER_TABLE_SER_CONTROLr },
    { "IFSL100_CAPU8_LUT_0_0_0m", IFSL100_CAPU8_LUT_0_0_0m },
    { "IFSL100_CAPU8_LUT_0_0_1m", IFSL100_CAPU8_LUT_0_0_1m },
    { "IFSL100_CAPU8_LUT_1_0_0m", IFSL100_CAPU8_LUT_1_0_0m },
    { "IFSL100_CAPU8_LUT_1_0_1m", IFSL100_CAPU8_LUT_1_0_1m },
    { "IFSL100_CAPU8_LUT_2_0_0m", IFSL100_CAPU8_LUT_2_0_0m },
    { "IFSL100_CAPU8_LUT_2_0_1m", IFSL100_CAPU8_LUT_2_0_1m },
    { "IFSL100_CAPU8_LUT_3_0_0m", IFSL100_CAPU8_LUT_3_0_0m },
    { "IFSL100_CAPU8_LUT_3_0_1m", IFSL100_CAPU8_LUT_3_0_1m },
    { "IFSL100_CAPU8_LUT_4_0_0m", IFSL100_CAPU8_LUT_4_0_0m },
    { "IFSL100_CAPU8_LUT_4_0_1m", IFSL100_CAPU8_LUT_4_0_1m },
    { "IFSL100_CAPU8_LUT_5_0_0m", IFSL100_CAPU8_LUT_5_0_0m },
    { "IFSL100_CAPU8_LUT_5_0_1m", IFSL100_CAPU8_LUT_5_0_1m },
    { "IFSL100_CAPU8_LUT_6_0_0m", IFSL100_CAPU8_LUT_6_0_0m },
    { "IFSL100_CAPU8_LUT_6_0_1m", IFSL100_CAPU8_LUT_6_0_1m },
    { "IFSL100_CAPU8_LUT_7_0_0m", IFSL100_CAPU8_LUT_7_0_0m },
    { "IFSL100_CAPU8_LUT_7_0_1m", IFSL100_CAPU8_LUT_7_0_1m },
    { "IFSL100_DATA_CONSTANTm", IFSL100_DATA_CONSTANTm },
    { "IFSL100_DROP_CODE_0r", IFSL100_DROP_CODE_0r },
    { "IFSL100_DROP_CODE_10r", IFSL100_DROP_CODE_10r },
    { "IFSL100_DROP_CODE_11r", IFSL100_DROP_CODE_11r },
    { "IFSL100_DROP_CODE_12r", IFSL100_DROP_CODE_12r },
    { "IFSL100_DROP_CODE_13r", IFSL100_DROP_CODE_13r },
    { "IFSL100_DROP_CODE_14r", IFSL100_DROP_CODE_14r },
    { "IFSL100_DROP_CODE_15r", IFSL100_DROP_CODE_15r },
    { "IFSL100_DROP_CODE_1r", IFSL100_DROP_CODE_1r },
    { "IFSL100_DROP_CODE_2r", IFSL100_DROP_CODE_2r },
    { "IFSL100_DROP_CODE_3r", IFSL100_DROP_CODE_3r },
    { "IFSL100_DROP_CODE_4r", IFSL100_DROP_CODE_4r },
    { "IFSL100_DROP_CODE_5r", IFSL100_DROP_CODE_5r },
    { "IFSL100_DROP_CODE_6r", IFSL100_DROP_CODE_6r },
    { "IFSL100_DROP_CODE_7r", IFSL100_DROP_CODE_7r },
    { "IFSL100_DROP_CODE_8r", IFSL100_DROP_CODE_8r },
    { "IFSL100_DROP_CODE_9r", IFSL100_DROP_CODE_9r },
    { "IFSL100_FSL_FLOOR_0_PROFILEm", IFSL100_FSL_FLOOR_0_PROFILEm },
    { "IFSL100_FSL_FLOOR_1_PROFILEm", IFSL100_FSL_FLOOR_1_PROFILEm },
    { "IFSL100_FSL_FLOOR_2_PROFILEm", IFSL100_FSL_FLOOR_2_PROFILEm },
    { "IFSL100_FSL_FLOOR_3_PROFILEm", IFSL100_FSL_FLOOR_3_PROFILEm },
    { "IFSL100_FSL_FLOOR_4_PROFILEm", IFSL100_FSL_FLOOR_4_PROFILEm },
    { "IFSL100_FSL_FLOOR_5_PROFILEm", IFSL100_FSL_FLOOR_5_PROFILEm },
    { "IFSL100_FSL_FLOOR_6_PROFILEm", IFSL100_FSL_FLOOR_6_PROFILEm },
    { "IFSL100_FSL_FLOOR_7_PROFILEm", IFSL100_FSL_FLOOR_7_PROFILEm },
    { "IFSL100_INPUT_FLOOR_0_PROFILEm", IFSL100_INPUT_FLOOR_0_PROFILEm },
    { "IFSL100_INPUT_FLOOR_1_PROFILEm", IFSL100_INPUT_FLOOR_1_PROFILEm },
    { "IFSL100_LTS_POLICYm", IFSL100_LTS_POLICYm },
    { "IFSL100_LTS_PRE_SELm", IFSL100_LTS_PRE_SELm },
    { "IFSL100_LTS_TCAMm", IFSL100_LTS_TCAMm },
    { "IFSL100_OUTPUT_FLOOR_PROFILEm", IFSL100_OUTPUT_FLOOR_PROFILEm },
    { "IFSL100_STATE_16_0r", IFSL100_STATE_16_0r },
    { "IFSL100_STATE_16_10r", IFSL100_STATE_16_10r },
    { "IFSL100_STATE_16_11r", IFSL100_STATE_16_11r },
    { "IFSL100_STATE_16_12r", IFSL100_STATE_16_12r },
    { "IFSL100_STATE_16_13r", IFSL100_STATE_16_13r },
    { "IFSL100_STATE_16_14r", IFSL100_STATE_16_14r },
    { "IFSL100_STATE_16_15r", IFSL100_STATE_16_15r },
    { "IFSL100_STATE_16_1r", IFSL100_STATE_16_1r },
    { "IFSL100_STATE_16_2r", IFSL100_STATE_16_2r },
    { "IFSL100_STATE_16_3r", IFSL100_STATE_16_3r },
    { "IFSL100_STATE_16_4r", IFSL100_STATE_16_4r },
    { "IFSL100_STATE_16_5r", IFSL100_STATE_16_5r },
    { "IFSL100_STATE_16_6r", IFSL100_STATE_16_6r },
    { "IFSL100_STATE_16_7r", IFSL100_STATE_16_7r },
    { "IFSL100_STATE_16_8r", IFSL100_STATE_16_8r },
    { "IFSL100_STATE_16_9r", IFSL100_STATE_16_9r },
    { "IFSL100_STATE_16_LOCK_0r", IFSL100_STATE_16_LOCK_0r },
    { "IFSL100_STATE_16_LOCK_10r", IFSL100_STATE_16_LOCK_10r },
    { "IFSL100_STATE_16_LOCK_11r", IFSL100_STATE_16_LOCK_11r },
    { "IFSL100_STATE_16_LOCK_12r", IFSL100_STATE_16_LOCK_12r },
    { "IFSL100_STATE_16_LOCK_13r", IFSL100_STATE_16_LOCK_13r },
    { "IFSL100_STATE_16_LOCK_14r", IFSL100_STATE_16_LOCK_14r },
    { "IFSL100_STATE_16_LOCK_15r", IFSL100_STATE_16_LOCK_15r },
    { "IFSL100_STATE_16_LOCK_1r", IFSL100_STATE_16_LOCK_1r },
    { "IFSL100_STATE_16_LOCK_2r", IFSL100_STATE_16_LOCK_2r },
    { "IFSL100_STATE_16_LOCK_3r", IFSL100_STATE_16_LOCK_3r },
    { "IFSL100_STATE_16_LOCK_4r", IFSL100_STATE_16_LOCK_4r },
    { "IFSL100_STATE_16_LOCK_5r", IFSL100_STATE_16_LOCK_5r },
    { "IFSL100_STATE_16_LOCK_6r", IFSL100_STATE_16_LOCK_6r },
    { "IFSL100_STATE_16_LOCK_7r", IFSL100_STATE_16_LOCK_7r },
    { "IFSL100_STATE_16_LOCK_8r", IFSL100_STATE_16_LOCK_8r },
    { "IFSL100_STATE_16_LOCK_9r", IFSL100_STATE_16_LOCK_9r },
    { "IFSL100_STATE_8_0r", IFSL100_STATE_8_0r },
    { "IFSL100_STATE_8_10r", IFSL100_STATE_8_10r },
    { "IFSL100_STATE_8_11r", IFSL100_STATE_8_11r },
    { "IFSL100_STATE_8_12r", IFSL100_STATE_8_12r },
    { "IFSL100_STATE_8_13r", IFSL100_STATE_8_13r },
    { "IFSL100_STATE_8_14r", IFSL100_STATE_8_14r },
    { "IFSL100_STATE_8_15r", IFSL100_STATE_8_15r },
    { "IFSL100_STATE_8_1r", IFSL100_STATE_8_1r },
    { "IFSL100_STATE_8_2r", IFSL100_STATE_8_2r },
    { "IFSL100_STATE_8_3r", IFSL100_STATE_8_3r },
    { "IFSL100_STATE_8_4r", IFSL100_STATE_8_4r },
    { "IFSL100_STATE_8_5r", IFSL100_STATE_8_5r },
    { "IFSL100_STATE_8_6r", IFSL100_STATE_8_6r },
    { "IFSL100_STATE_8_7r", IFSL100_STATE_8_7r },
    { "IFSL100_STATE_8_8r", IFSL100_STATE_8_8r },
    { "IFSL100_STATE_8_9r", IFSL100_STATE_8_9r },
    { "IFSL100_STATE_8_LOCK_0r", IFSL100_STATE_8_LOCK_0r },
    { "IFSL100_STATE_8_LOCK_10r", IFSL100_STATE_8_LOCK_10r },
    { "IFSL100_STATE_8_LOCK_11r", IFSL100_STATE_8_LOCK_11r },
    { "IFSL100_STATE_8_LOCK_12r", IFSL100_STATE_8_LOCK_12r },
    { "IFSL100_STATE_8_LOCK_13r", IFSL100_STATE_8_LOCK_13r },
    { "IFSL100_STATE_8_LOCK_14r", IFSL100_STATE_8_LOCK_14r },
    { "IFSL100_STATE_8_LOCK_15r", IFSL100_STATE_8_LOCK_15r },
    { "IFSL100_STATE_8_LOCK_1r", IFSL100_STATE_8_LOCK_1r },
    { "IFSL100_STATE_8_LOCK_2r", IFSL100_STATE_8_LOCK_2r },
    { "IFSL100_STATE_8_LOCK_3r", IFSL100_STATE_8_LOCK_3r },
    { "IFSL100_STATE_8_LOCK_4r", IFSL100_STATE_8_LOCK_4r },
    { "IFSL100_STATE_8_LOCK_5r", IFSL100_STATE_8_LOCK_5r },
    { "IFSL100_STATE_8_LOCK_6r", IFSL100_STATE_8_LOCK_6r },
    { "IFSL100_STATE_8_LOCK_7r", IFSL100_STATE_8_LOCK_7r },
    { "IFSL100_STATE_8_LOCK_8r", IFSL100_STATE_8_LOCK_8r },
    { "IFSL100_STATE_8_LOCK_9r", IFSL100_STATE_8_LOCK_9r },
    { "IFSL100_STATE_RD_PROFILEm", IFSL100_STATE_RD_PROFILEm },
    { "IFSL100_STATE_WR_PROFILEm", IFSL100_STATE_WR_PROFILEm },
    { "IFSL140_CAPU8_LUT_0_0_0m", IFSL140_CAPU8_LUT_0_0_0m },
    { "IFSL140_CAPU8_LUT_0_0_1m", IFSL140_CAPU8_LUT_0_0_1m },
    { "IFSL140_CAPU8_LUT_1_0_0m", IFSL140_CAPU8_LUT_1_0_0m },
    { "IFSL140_CAPU8_LUT_1_0_1m", IFSL140_CAPU8_LUT_1_0_1m },
    { "IFSL140_CAPU8_LUT_2_0_0m", IFSL140_CAPU8_LUT_2_0_0m },
    { "IFSL140_CAPU8_LUT_2_0_1m", IFSL140_CAPU8_LUT_2_0_1m },
    { "IFSL140_CAPU8_LUT_3_0_0m", IFSL140_CAPU8_LUT_3_0_0m },
    { "IFSL140_CAPU8_LUT_3_0_1m", IFSL140_CAPU8_LUT_3_0_1m },
    { "IFSL140_CAPU8_LUT_4_0_0m", IFSL140_CAPU8_LUT_4_0_0m },
    { "IFSL140_CAPU8_LUT_4_0_1m", IFSL140_CAPU8_LUT_4_0_1m },
    { "IFSL140_CAPU8_LUT_5_0_0m", IFSL140_CAPU8_LUT_5_0_0m },
    { "IFSL140_CAPU8_LUT_5_0_1m", IFSL140_CAPU8_LUT_5_0_1m },
    { "IFSL140_DATA_CONSTANTm", IFSL140_DATA_CONSTANTm },
    { "IFSL140_FSL_FLOOR_0_PROFILEm", IFSL140_FSL_FLOOR_0_PROFILEm },
    { "IFSL140_FSL_FLOOR_1_PROFILEm", IFSL140_FSL_FLOOR_1_PROFILEm },
    { "IFSL140_FSL_FLOOR_2_PROFILEm", IFSL140_FSL_FLOOR_2_PROFILEm },
    { "IFSL140_FSL_FLOOR_3_PROFILEm", IFSL140_FSL_FLOOR_3_PROFILEm },
    { "IFSL140_FSL_FLOOR_4_PROFILEm", IFSL140_FSL_FLOOR_4_PROFILEm },
    { "IFSL140_FSL_FLOOR_5_PROFILEm", IFSL140_FSL_FLOOR_5_PROFILEm },
    { "IFSL140_INPUT_FLOOR_0_PROFILEm", IFSL140_INPUT_FLOOR_0_PROFILEm },
    { "IFSL140_INPUT_FLOOR_1_PROFILEm", IFSL140_INPUT_FLOOR_1_PROFILEm },
    { "IFSL140_LTS_POLICYm", IFSL140_LTS_POLICYm },
    { "IFSL140_LTS_PRE_SELm", IFSL140_LTS_PRE_SELm },
    { "IFSL140_LTS_TCAMm", IFSL140_LTS_TCAMm },
    { "IFSL140_OUTPUT_FLOOR_PROFILEm", IFSL140_OUTPUT_FLOOR_PROFILEm },
    { "IFSL40_CAPU8_LUT_0_0_0m", IFSL40_CAPU8_LUT_0_0_0m },
    { "IFSL40_CAPU8_LUT_0_0_1m", IFSL40_CAPU8_LUT_0_0_1m },
    { "IFSL40_CAPU8_LUT_1_0_0m", IFSL40_CAPU8_LUT_1_0_0m },
    { "IFSL40_CAPU8_LUT_1_0_1m", IFSL40_CAPU8_LUT_1_0_1m },
    { "IFSL40_CAPU8_LUT_2_0_0m", IFSL40_CAPU8_LUT_2_0_0m },
    { "IFSL40_CAPU8_LUT_2_0_1m", IFSL40_CAPU8_LUT_2_0_1m },
    { "IFSL40_CAPU8_LUT_3_0_0m", IFSL40_CAPU8_LUT_3_0_0m },
    { "IFSL40_CAPU8_LUT_3_0_1m", IFSL40_CAPU8_LUT_3_0_1m },
    { "IFSL40_CAPU8_LUT_4_0_0m", IFSL40_CAPU8_LUT_4_0_0m },
    { "IFSL40_CAPU8_LUT_4_0_1m", IFSL40_CAPU8_LUT_4_0_1m },
    { "IFSL40_CAPU8_LUT_5_0_0m", IFSL40_CAPU8_LUT_5_0_0m },
    { "IFSL40_CAPU8_LUT_5_0_1m", IFSL40_CAPU8_LUT_5_0_1m },
    { "IFSL40_CAPU8_LUT_6_0_0m", IFSL40_CAPU8_LUT_6_0_0m },
    { "IFSL40_CAPU8_LUT_6_0_1m", IFSL40_CAPU8_LUT_6_0_1m },
    { "IFSL40_CAPU8_LUT_7_0_0m", IFSL40_CAPU8_LUT_7_0_0m },
    { "IFSL40_CAPU8_LUT_7_0_1m", IFSL40_CAPU8_LUT_7_0_1m },
    { "IFSL40_DATA_CONSTANTm", IFSL40_DATA_CONSTANTm },
    { "IFSL40_DROP_CODE_0r", IFSL40_DROP_CODE_0r },
    { "IFSL40_DROP_CODE_10r", IFSL40_DROP_CODE_10r },
    { "IFSL40_DROP_CODE_11r", IFSL40_DROP_CODE_11r },
    { "IFSL40_DROP_CODE_12r", IFSL40_DROP_CODE_12r },
    { "IFSL40_DROP_CODE_13r", IFSL40_DROP_CODE_13r },
    { "IFSL40_DROP_CODE_14r", IFSL40_DROP_CODE_14r },
    { "IFSL40_DROP_CODE_15r", IFSL40_DROP_CODE_15r },
    { "IFSL40_DROP_CODE_1r", IFSL40_DROP_CODE_1r },
    { "IFSL40_DROP_CODE_2r", IFSL40_DROP_CODE_2r },
    { "IFSL40_DROP_CODE_3r", IFSL40_DROP_CODE_3r },
    { "IFSL40_DROP_CODE_4r", IFSL40_DROP_CODE_4r },
    { "IFSL40_DROP_CODE_5r", IFSL40_DROP_CODE_5r },
    { "IFSL40_DROP_CODE_6r", IFSL40_DROP_CODE_6r },
    { "IFSL40_DROP_CODE_7r", IFSL40_DROP_CODE_7r },
    { "IFSL40_DROP_CODE_8r", IFSL40_DROP_CODE_8r },
    { "IFSL40_DROP_CODE_9r", IFSL40_DROP_CODE_9r },
    { "IFSL40_FSL_FLOOR_0_PROFILEm", IFSL40_FSL_FLOOR_0_PROFILEm },
    { "IFSL40_FSL_FLOOR_1_PROFILEm", IFSL40_FSL_FLOOR_1_PROFILEm },
    { "IFSL40_FSL_FLOOR_2_PROFILEm", IFSL40_FSL_FLOOR_2_PROFILEm },
    { "IFSL40_FSL_FLOOR_3_PROFILEm", IFSL40_FSL_FLOOR_3_PROFILEm },
    { "IFSL40_FSL_FLOOR_4_PROFILEm", IFSL40_FSL_FLOOR_4_PROFILEm },
    { "IFSL40_FSL_FLOOR_5_PROFILEm", IFSL40_FSL_FLOOR_5_PROFILEm },
    { "IFSL40_FSL_FLOOR_6_PROFILEm", IFSL40_FSL_FLOOR_6_PROFILEm },
    { "IFSL40_FSL_FLOOR_7_PROFILEm", IFSL40_FSL_FLOOR_7_PROFILEm },
    { "IFSL40_INPUT_FLOOR_0_PROFILEm", IFSL40_INPUT_FLOOR_0_PROFILEm },
    { "IFSL40_INPUT_FLOOR_1_PROFILEm", IFSL40_INPUT_FLOOR_1_PROFILEm },
    { "IFSL40_LTS_POLICYm", IFSL40_LTS_POLICYm },
    { "IFSL40_LTS_PRE_SELm", IFSL40_LTS_PRE_SELm },
    { "IFSL40_LTS_TCAMm", IFSL40_LTS_TCAMm },
    { "IFSL40_OUTPUT_FLOOR_PROFILEm", IFSL40_OUTPUT_FLOOR_PROFILEm },
    { "IFSL40_STATE_16_0r", IFSL40_STATE_16_0r },
    { "IFSL40_STATE_16_10r", IFSL40_STATE_16_10r },
    { "IFSL40_STATE_16_11r", IFSL40_STATE_16_11r },
    { "IFSL40_STATE_16_12r", IFSL40_STATE_16_12r },
    { "IFSL40_STATE_16_13r", IFSL40_STATE_16_13r },
    { "IFSL40_STATE_16_14r", IFSL40_STATE_16_14r },
    { "IFSL40_STATE_16_15r", IFSL40_STATE_16_15r },
    { "IFSL40_STATE_16_1r", IFSL40_STATE_16_1r },
    { "IFSL40_STATE_16_2r", IFSL40_STATE_16_2r },
    { "IFSL40_STATE_16_3r", IFSL40_STATE_16_3r },
    { "IFSL40_STATE_16_4r", IFSL40_STATE_16_4r },
    { "IFSL40_STATE_16_5r", IFSL40_STATE_16_5r },
    { "IFSL40_STATE_16_6r", IFSL40_STATE_16_6r },
    { "IFSL40_STATE_16_7r", IFSL40_STATE_16_7r },
    { "IFSL40_STATE_16_8r", IFSL40_STATE_16_8r },
    { "IFSL40_STATE_16_9r", IFSL40_STATE_16_9r },
    { "IFSL40_STATE_16_LOCK_0r", IFSL40_STATE_16_LOCK_0r },
    { "IFSL40_STATE_16_LOCK_10r", IFSL40_STATE_16_LOCK_10r },
    { "IFSL40_STATE_16_LOCK_11r", IFSL40_STATE_16_LOCK_11r },
    { "IFSL40_STATE_16_LOCK_12r", IFSL40_STATE_16_LOCK_12r },
    { "IFSL40_STATE_16_LOCK_13r", IFSL40_STATE_16_LOCK_13r },
    { "IFSL40_STATE_16_LOCK_14r", IFSL40_STATE_16_LOCK_14r },
    { "IFSL40_STATE_16_LOCK_15r", IFSL40_STATE_16_LOCK_15r },
    { "IFSL40_STATE_16_LOCK_1r", IFSL40_STATE_16_LOCK_1r },
    { "IFSL40_STATE_16_LOCK_2r", IFSL40_STATE_16_LOCK_2r },
    { "IFSL40_STATE_16_LOCK_3r", IFSL40_STATE_16_LOCK_3r },
    { "IFSL40_STATE_16_LOCK_4r", IFSL40_STATE_16_LOCK_4r },
    { "IFSL40_STATE_16_LOCK_5r", IFSL40_STATE_16_LOCK_5r },
    { "IFSL40_STATE_16_LOCK_6r", IFSL40_STATE_16_LOCK_6r },
    { "IFSL40_STATE_16_LOCK_7r", IFSL40_STATE_16_LOCK_7r },
    { "IFSL40_STATE_16_LOCK_8r", IFSL40_STATE_16_LOCK_8r },
    { "IFSL40_STATE_16_LOCK_9r", IFSL40_STATE_16_LOCK_9r },
    { "IFSL40_STATE_8_0r", IFSL40_STATE_8_0r },
    { "IFSL40_STATE_8_10r", IFSL40_STATE_8_10r },
    { "IFSL40_STATE_8_11r", IFSL40_STATE_8_11r },
    { "IFSL40_STATE_8_12r", IFSL40_STATE_8_12r },
    { "IFSL40_STATE_8_13r", IFSL40_STATE_8_13r },
    { "IFSL40_STATE_8_14r", IFSL40_STATE_8_14r },
    { "IFSL40_STATE_8_15r", IFSL40_STATE_8_15r },
    { "IFSL40_STATE_8_1r", IFSL40_STATE_8_1r },
    { "IFSL40_STATE_8_2r", IFSL40_STATE_8_2r },
    { "IFSL40_STATE_8_3r", IFSL40_STATE_8_3r },
    { "IFSL40_STATE_8_4r", IFSL40_STATE_8_4r },
    { "IFSL40_STATE_8_5r", IFSL40_STATE_8_5r },
    { "IFSL40_STATE_8_6r", IFSL40_STATE_8_6r },
    { "IFSL40_STATE_8_7r", IFSL40_STATE_8_7r },
    { "IFSL40_STATE_8_8r", IFSL40_STATE_8_8r },
    { "IFSL40_STATE_8_9r", IFSL40_STATE_8_9r },
    { "IFSL40_STATE_8_LOCK_0r", IFSL40_STATE_8_LOCK_0r },
    { "IFSL40_STATE_8_LOCK_10r", IFSL40_STATE_8_LOCK_10r },
    { "IFSL40_STATE_8_LOCK_11r", IFSL40_STATE_8_LOCK_11r },
    { "IFSL40_STATE_8_LOCK_12r", IFSL40_STATE_8_LOCK_12r },
    { "IFSL40_STATE_8_LOCK_13r", IFSL40_STATE_8_LOCK_13r },
    { "IFSL40_STATE_8_LOCK_14r", IFSL40_STATE_8_LOCK_14r },
    { "IFSL40_STATE_8_LOCK_15r", IFSL40_STATE_8_LOCK_15r },
    { "IFSL40_STATE_8_LOCK_1r", IFSL40_STATE_8_LOCK_1r },
    { "IFSL40_STATE_8_LOCK_2r", IFSL40_STATE_8_LOCK_2r },
    { "IFSL40_STATE_8_LOCK_3r", IFSL40_STATE_8_LOCK_3r },
    { "IFSL40_STATE_8_LOCK_4r", IFSL40_STATE_8_LOCK_4r },
    { "IFSL40_STATE_8_LOCK_5r", IFSL40_STATE_8_LOCK_5r },
    { "IFSL40_STATE_8_LOCK_6r", IFSL40_STATE_8_LOCK_6r },
    { "IFSL40_STATE_8_LOCK_7r", IFSL40_STATE_8_LOCK_7r },
    { "IFSL40_STATE_8_LOCK_8r", IFSL40_STATE_8_LOCK_8r },
    { "IFSL40_STATE_8_LOCK_9r", IFSL40_STATE_8_LOCK_9r },
    { "IFSL40_STATE_RD_PROFILEm", IFSL40_STATE_RD_PROFILEm },
    { "IFSL40_STATE_WR_PROFILEm", IFSL40_STATE_WR_PROFILEm },
    { "IFSL41_CAPU8_LUT_0_0_0m", IFSL41_CAPU8_LUT_0_0_0m },
    { "IFSL41_CAPU8_LUT_0_0_1m", IFSL41_CAPU8_LUT_0_0_1m },
    { "IFSL41_CAPU8_LUT_1_0_0m", IFSL41_CAPU8_LUT_1_0_0m },
    { "IFSL41_CAPU8_LUT_1_0_1m", IFSL41_CAPU8_LUT_1_0_1m },
    { "IFSL41_CAPU8_LUT_2_0_0m", IFSL41_CAPU8_LUT_2_0_0m },
    { "IFSL41_CAPU8_LUT_2_0_1m", IFSL41_CAPU8_LUT_2_0_1m },
    { "IFSL41_CAPU8_LUT_3_0_0m", IFSL41_CAPU8_LUT_3_0_0m },
    { "IFSL41_CAPU8_LUT_3_0_1m", IFSL41_CAPU8_LUT_3_0_1m },
    { "IFSL41_DATA_CONSTANTm", IFSL41_DATA_CONSTANTm },
    { "IFSL41_DROP_CODE_0r", IFSL41_DROP_CODE_0r },
    { "IFSL41_DROP_CODE_10r", IFSL41_DROP_CODE_10r },
    { "IFSL41_DROP_CODE_11r", IFSL41_DROP_CODE_11r },
    { "IFSL41_DROP_CODE_12r", IFSL41_DROP_CODE_12r },
    { "IFSL41_DROP_CODE_13r", IFSL41_DROP_CODE_13r },
    { "IFSL41_DROP_CODE_14r", IFSL41_DROP_CODE_14r },
    { "IFSL41_DROP_CODE_15r", IFSL41_DROP_CODE_15r },
    { "IFSL41_DROP_CODE_1r", IFSL41_DROP_CODE_1r },
    { "IFSL41_DROP_CODE_2r", IFSL41_DROP_CODE_2r },
    { "IFSL41_DROP_CODE_3r", IFSL41_DROP_CODE_3r },
    { "IFSL41_DROP_CODE_4r", IFSL41_DROP_CODE_4r },
    { "IFSL41_DROP_CODE_5r", IFSL41_DROP_CODE_5r },
    { "IFSL41_DROP_CODE_6r", IFSL41_DROP_CODE_6r },
    { "IFSL41_DROP_CODE_7r", IFSL41_DROP_CODE_7r },
    { "IFSL41_DROP_CODE_8r", IFSL41_DROP_CODE_8r },
    { "IFSL41_DROP_CODE_9r", IFSL41_DROP_CODE_9r },
    { "IFSL41_FSL_FLOOR_0_PROFILEm", IFSL41_FSL_FLOOR_0_PROFILEm },
    { "IFSL41_FSL_FLOOR_1_PROFILEm", IFSL41_FSL_FLOOR_1_PROFILEm },
    { "IFSL41_FSL_FLOOR_2_PROFILEm", IFSL41_FSL_FLOOR_2_PROFILEm },
    { "IFSL41_FSL_FLOOR_3_PROFILEm", IFSL41_FSL_FLOOR_3_PROFILEm },
    { "IFSL41_INPUT_FLOOR_0_PROFILEm", IFSL41_INPUT_FLOOR_0_PROFILEm },
    { "IFSL41_INPUT_FLOOR_1_PROFILEm", IFSL41_INPUT_FLOOR_1_PROFILEm },
    { "IFSL41_LTS_POLICYm", IFSL41_LTS_POLICYm },
    { "IFSL41_LTS_PRE_SELm", IFSL41_LTS_PRE_SELm },
    { "IFSL41_LTS_TCAMm", IFSL41_LTS_TCAMm },
    { "IFSL41_OUTPUT_FLOOR_PROFILEm", IFSL41_OUTPUT_FLOOR_PROFILEm },
    { "IFSL41_STATE_16_0r", IFSL41_STATE_16_0r },
    { "IFSL41_STATE_16_10r", IFSL41_STATE_16_10r },
    { "IFSL41_STATE_16_11r", IFSL41_STATE_16_11r },
    { "IFSL41_STATE_16_12r", IFSL41_STATE_16_12r },
    { "IFSL41_STATE_16_13r", IFSL41_STATE_16_13r },
    { "IFSL41_STATE_16_14r", IFSL41_STATE_16_14r },
    { "IFSL41_STATE_16_15r", IFSL41_STATE_16_15r },
    { "IFSL41_STATE_16_1r", IFSL41_STATE_16_1r },
    { "IFSL41_STATE_16_2r", IFSL41_STATE_16_2r },
    { "IFSL41_STATE_16_3r", IFSL41_STATE_16_3r },
    { "IFSL41_STATE_16_4r", IFSL41_STATE_16_4r },
    { "IFSL41_STATE_16_5r", IFSL41_STATE_16_5r },
    { "IFSL41_STATE_16_6r", IFSL41_STATE_16_6r },
    { "IFSL41_STATE_16_7r", IFSL41_STATE_16_7r },
    { "IFSL41_STATE_16_8r", IFSL41_STATE_16_8r },
    { "IFSL41_STATE_16_9r", IFSL41_STATE_16_9r },
    { "IFSL41_STATE_16_LOCK_0r", IFSL41_STATE_16_LOCK_0r },
    { "IFSL41_STATE_16_LOCK_10r", IFSL41_STATE_16_LOCK_10r },
    { "IFSL41_STATE_16_LOCK_11r", IFSL41_STATE_16_LOCK_11r },
    { "IFSL41_STATE_16_LOCK_12r", IFSL41_STATE_16_LOCK_12r },
    { "IFSL41_STATE_16_LOCK_13r", IFSL41_STATE_16_LOCK_13r },
    { "IFSL41_STATE_16_LOCK_14r", IFSL41_STATE_16_LOCK_14r },
    { "IFSL41_STATE_16_LOCK_15r", IFSL41_STATE_16_LOCK_15r },
    { "IFSL41_STATE_16_LOCK_1r", IFSL41_STATE_16_LOCK_1r },
    { "IFSL41_STATE_16_LOCK_2r", IFSL41_STATE_16_LOCK_2r },
    { "IFSL41_STATE_16_LOCK_3r", IFSL41_STATE_16_LOCK_3r },
    { "IFSL41_STATE_16_LOCK_4r", IFSL41_STATE_16_LOCK_4r },
    { "IFSL41_STATE_16_LOCK_5r", IFSL41_STATE_16_LOCK_5r },
    { "IFSL41_STATE_16_LOCK_6r", IFSL41_STATE_16_LOCK_6r },
    { "IFSL41_STATE_16_LOCK_7r", IFSL41_STATE_16_LOCK_7r },
    { "IFSL41_STATE_16_LOCK_8r", IFSL41_STATE_16_LOCK_8r },
    { "IFSL41_STATE_16_LOCK_9r", IFSL41_STATE_16_LOCK_9r },
    { "IFSL41_STATE_8_0r", IFSL41_STATE_8_0r },
    { "IFSL41_STATE_8_10r", IFSL41_STATE_8_10r },
    { "IFSL41_STATE_8_11r", IFSL41_STATE_8_11r },
    { "IFSL41_STATE_8_12r", IFSL41_STATE_8_12r },
    { "IFSL41_STATE_8_13r", IFSL41_STATE_8_13r },
    { "IFSL41_STATE_8_14r", IFSL41_STATE_8_14r },
    { "IFSL41_STATE_8_15r", IFSL41_STATE_8_15r },
    { "IFSL41_STATE_8_1r", IFSL41_STATE_8_1r },
    { "IFSL41_STATE_8_2r", IFSL41_STATE_8_2r },
    { "IFSL41_STATE_8_3r", IFSL41_STATE_8_3r },
    { "IFSL41_STATE_8_4r", IFSL41_STATE_8_4r },
    { "IFSL41_STATE_8_5r", IFSL41_STATE_8_5r },
    { "IFSL41_STATE_8_6r", IFSL41_STATE_8_6r },
    { "IFSL41_STATE_8_7r", IFSL41_STATE_8_7r },
    { "IFSL41_STATE_8_8r", IFSL41_STATE_8_8r },
    { "IFSL41_STATE_8_9r", IFSL41_STATE_8_9r },
    { "IFSL41_STATE_8_LOCK_0r", IFSL41_STATE_8_LOCK_0r },
    { "IFSL41_STATE_8_LOCK_10r", IFSL41_STATE_8_LOCK_10r },
    { "IFSL41_STATE_8_LOCK_11r", IFSL41_STATE_8_LOCK_11r },
    { "IFSL41_STATE_8_LOCK_12r", IFSL41_STATE_8_LOCK_12r },
    { "IFSL41_STATE_8_LOCK_13r", IFSL41_STATE_8_LOCK_13r },
    { "IFSL41_STATE_8_LOCK_14r", IFSL41_STATE_8_LOCK_14r },
    { "IFSL41_STATE_8_LOCK_15r", IFSL41_STATE_8_LOCK_15r },
    { "IFSL41_STATE_8_LOCK_1r", IFSL41_STATE_8_LOCK_1r },
    { "IFSL41_STATE_8_LOCK_2r", IFSL41_STATE_8_LOCK_2r },
    { "IFSL41_STATE_8_LOCK_3r", IFSL41_STATE_8_LOCK_3r },
    { "IFSL41_STATE_8_LOCK_4r", IFSL41_STATE_8_LOCK_4r },
    { "IFSL41_STATE_8_LOCK_5r", IFSL41_STATE_8_LOCK_5r },
    { "IFSL41_STATE_8_LOCK_6r", IFSL41_STATE_8_LOCK_6r },
    { "IFSL41_STATE_8_LOCK_7r", IFSL41_STATE_8_LOCK_7r },
    { "IFSL41_STATE_8_LOCK_8r", IFSL41_STATE_8_LOCK_8r },
    { "IFSL41_STATE_8_LOCK_9r", IFSL41_STATE_8_LOCK_9r },
    { "IFSL41_STATE_RD_PROFILEm", IFSL41_STATE_RD_PROFILEm },
    { "IFSL41_STATE_WR_PROFILEm", IFSL41_STATE_WR_PROFILEm },
    { "IFSL70_CAPU8_LUT_0_0_0m", IFSL70_CAPU8_LUT_0_0_0m },
    { "IFSL70_CAPU8_LUT_0_0_1m", IFSL70_CAPU8_LUT_0_0_1m },
    { "IFSL70_CAPU8_LUT_1_0_0m", IFSL70_CAPU8_LUT_1_0_0m },
    { "IFSL70_CAPU8_LUT_1_0_1m", IFSL70_CAPU8_LUT_1_0_1m },
    { "IFSL70_CAPU8_LUT_2_0_0m", IFSL70_CAPU8_LUT_2_0_0m },
    { "IFSL70_CAPU8_LUT_2_0_1m", IFSL70_CAPU8_LUT_2_0_1m },
    { "IFSL70_CAPU8_LUT_3_0_0m", IFSL70_CAPU8_LUT_3_0_0m },
    { "IFSL70_CAPU8_LUT_3_0_1m", IFSL70_CAPU8_LUT_3_0_1m },
    { "IFSL70_CAPU8_LUT_4_0_0m", IFSL70_CAPU8_LUT_4_0_0m },
    { "IFSL70_CAPU8_LUT_4_0_1m", IFSL70_CAPU8_LUT_4_0_1m },
    { "IFSL70_CAPU8_LUT_5_0_0m", IFSL70_CAPU8_LUT_5_0_0m },
    { "IFSL70_CAPU8_LUT_5_0_1m", IFSL70_CAPU8_LUT_5_0_1m },
    { "IFSL70_CAPU8_LUT_6_0_0m", IFSL70_CAPU8_LUT_6_0_0m },
    { "IFSL70_CAPU8_LUT_6_0_1m", IFSL70_CAPU8_LUT_6_0_1m },
    { "IFSL70_CAPU8_LUT_7_0_0m", IFSL70_CAPU8_LUT_7_0_0m },
    { "IFSL70_CAPU8_LUT_7_0_1m", IFSL70_CAPU8_LUT_7_0_1m },
    { "IFSL70_DATA_CONSTANTm", IFSL70_DATA_CONSTANTm },
    { "IFSL70_DROP_CODE_0r", IFSL70_DROP_CODE_0r },
    { "IFSL70_DROP_CODE_10r", IFSL70_DROP_CODE_10r },
    { "IFSL70_DROP_CODE_11r", IFSL70_DROP_CODE_11r },
    { "IFSL70_DROP_CODE_12r", IFSL70_DROP_CODE_12r },
    { "IFSL70_DROP_CODE_13r", IFSL70_DROP_CODE_13r },
    { "IFSL70_DROP_CODE_14r", IFSL70_DROP_CODE_14r },
    { "IFSL70_DROP_CODE_15r", IFSL70_DROP_CODE_15r },
    { "IFSL70_DROP_CODE_1r", IFSL70_DROP_CODE_1r },
    { "IFSL70_DROP_CODE_2r", IFSL70_DROP_CODE_2r },
    { "IFSL70_DROP_CODE_3r", IFSL70_DROP_CODE_3r },
    { "IFSL70_DROP_CODE_4r", IFSL70_DROP_CODE_4r },
    { "IFSL70_DROP_CODE_5r", IFSL70_DROP_CODE_5r },
    { "IFSL70_DROP_CODE_6r", IFSL70_DROP_CODE_6r },
    { "IFSL70_DROP_CODE_7r", IFSL70_DROP_CODE_7r },
    { "IFSL70_DROP_CODE_8r", IFSL70_DROP_CODE_8r },
    { "IFSL70_DROP_CODE_9r", IFSL70_DROP_CODE_9r },
    { "IFSL70_FSL_FLOOR_0_PROFILEm", IFSL70_FSL_FLOOR_0_PROFILEm },
    { "IFSL70_FSL_FLOOR_1_PROFILEm", IFSL70_FSL_FLOOR_1_PROFILEm },
    { "IFSL70_FSL_FLOOR_2_PROFILEm", IFSL70_FSL_FLOOR_2_PROFILEm },
    { "IFSL70_FSL_FLOOR_3_PROFILEm", IFSL70_FSL_FLOOR_3_PROFILEm },
    { "IFSL70_FSL_FLOOR_4_PROFILEm", IFSL70_FSL_FLOOR_4_PROFILEm },
    { "IFSL70_FSL_FLOOR_5_PROFILEm", IFSL70_FSL_FLOOR_5_PROFILEm },
    { "IFSL70_FSL_FLOOR_6_PROFILEm", IFSL70_FSL_FLOOR_6_PROFILEm },
    { "IFSL70_FSL_FLOOR_7_PROFILEm", IFSL70_FSL_FLOOR_7_PROFILEm },
    { "IFSL70_INPUT_FLOOR_0_PROFILEm", IFSL70_INPUT_FLOOR_0_PROFILEm },
    { "IFSL70_INPUT_FLOOR_1_PROFILEm", IFSL70_INPUT_FLOOR_1_PROFILEm },
    { "IFSL70_LTS_POLICYm", IFSL70_LTS_POLICYm },
    { "IFSL70_LTS_PRE_SELm", IFSL70_LTS_PRE_SELm },
    { "IFSL70_LTS_TCAMm", IFSL70_LTS_TCAMm },
    { "IFSL70_OUTPUT_FLOOR_PROFILEm", IFSL70_OUTPUT_FLOOR_PROFILEm },
    { "IFSL70_STATE_16_0r", IFSL70_STATE_16_0r },
    { "IFSL70_STATE_16_10r", IFSL70_STATE_16_10r },
    { "IFSL70_STATE_16_11r", IFSL70_STATE_16_11r },
    { "IFSL70_STATE_16_12r", IFSL70_STATE_16_12r },
    { "IFSL70_STATE_16_13r", IFSL70_STATE_16_13r },
    { "IFSL70_STATE_16_14r", IFSL70_STATE_16_14r },
    { "IFSL70_STATE_16_15r", IFSL70_STATE_16_15r },
    { "IFSL70_STATE_16_1r", IFSL70_STATE_16_1r },
    { "IFSL70_STATE_16_2r", IFSL70_STATE_16_2r },
    { "IFSL70_STATE_16_3r", IFSL70_STATE_16_3r },
    { "IFSL70_STATE_16_4r", IFSL70_STATE_16_4r },
    { "IFSL70_STATE_16_5r", IFSL70_STATE_16_5r },
    { "IFSL70_STATE_16_6r", IFSL70_STATE_16_6r },
    { "IFSL70_STATE_16_7r", IFSL70_STATE_16_7r },
    { "IFSL70_STATE_16_8r", IFSL70_STATE_16_8r },
    { "IFSL70_STATE_16_9r", IFSL70_STATE_16_9r },
    { "IFSL70_STATE_16_LOCK_0r", IFSL70_STATE_16_LOCK_0r },
    { "IFSL70_STATE_16_LOCK_10r", IFSL70_STATE_16_LOCK_10r },
    { "IFSL70_STATE_16_LOCK_11r", IFSL70_STATE_16_LOCK_11r },
    { "IFSL70_STATE_16_LOCK_12r", IFSL70_STATE_16_LOCK_12r },
    { "IFSL70_STATE_16_LOCK_13r", IFSL70_STATE_16_LOCK_13r },
    { "IFSL70_STATE_16_LOCK_14r", IFSL70_STATE_16_LOCK_14r },
    { "IFSL70_STATE_16_LOCK_15r", IFSL70_STATE_16_LOCK_15r },
    { "IFSL70_STATE_16_LOCK_1r", IFSL70_STATE_16_LOCK_1r },
    { "IFSL70_STATE_16_LOCK_2r", IFSL70_STATE_16_LOCK_2r },
    { "IFSL70_STATE_16_LOCK_3r", IFSL70_STATE_16_LOCK_3r },
    { "IFSL70_STATE_16_LOCK_4r", IFSL70_STATE_16_LOCK_4r },
    { "IFSL70_STATE_16_LOCK_5r", IFSL70_STATE_16_LOCK_5r },
    { "IFSL70_STATE_16_LOCK_6r", IFSL70_STATE_16_LOCK_6r },
    { "IFSL70_STATE_16_LOCK_7r", IFSL70_STATE_16_LOCK_7r },
    { "IFSL70_STATE_16_LOCK_8r", IFSL70_STATE_16_LOCK_8r },
    { "IFSL70_STATE_16_LOCK_9r", IFSL70_STATE_16_LOCK_9r },
    { "IFSL70_STATE_8_0r", IFSL70_STATE_8_0r },
    { "IFSL70_STATE_8_10r", IFSL70_STATE_8_10r },
    { "IFSL70_STATE_8_11r", IFSL70_STATE_8_11r },
    { "IFSL70_STATE_8_12r", IFSL70_STATE_8_12r },
    { "IFSL70_STATE_8_13r", IFSL70_STATE_8_13r },
    { "IFSL70_STATE_8_14r", IFSL70_STATE_8_14r },
    { "IFSL70_STATE_8_15r", IFSL70_STATE_8_15r },
    { "IFSL70_STATE_8_1r", IFSL70_STATE_8_1r },
    { "IFSL70_STATE_8_2r", IFSL70_STATE_8_2r },
    { "IFSL70_STATE_8_3r", IFSL70_STATE_8_3r },
    { "IFSL70_STATE_8_4r", IFSL70_STATE_8_4r },
    { "IFSL70_STATE_8_5r", IFSL70_STATE_8_5r },
    { "IFSL70_STATE_8_6r", IFSL70_STATE_8_6r },
    { "IFSL70_STATE_8_7r", IFSL70_STATE_8_7r },
    { "IFSL70_STATE_8_8r", IFSL70_STATE_8_8r },
    { "IFSL70_STATE_8_9r", IFSL70_STATE_8_9r },
    { "IFSL70_STATE_8_LOCK_0r", IFSL70_STATE_8_LOCK_0r },
    { "IFSL70_STATE_8_LOCK_10r", IFSL70_STATE_8_LOCK_10r },
    { "IFSL70_STATE_8_LOCK_11r", IFSL70_STATE_8_LOCK_11r },
    { "IFSL70_STATE_8_LOCK_12r", IFSL70_STATE_8_LOCK_12r },
    { "IFSL70_STATE_8_LOCK_13r", IFSL70_STATE_8_LOCK_13r },
    { "IFSL70_STATE_8_LOCK_14r", IFSL70_STATE_8_LOCK_14r },
    { "IFSL70_STATE_8_LOCK_15r", IFSL70_STATE_8_LOCK_15r },
    { "IFSL70_STATE_8_LOCK_1r", IFSL70_STATE_8_LOCK_1r },
    { "IFSL70_STATE_8_LOCK_2r", IFSL70_STATE_8_LOCK_2r },
    { "IFSL70_STATE_8_LOCK_3r", IFSL70_STATE_8_LOCK_3r },
    { "IFSL70_STATE_8_LOCK_4r", IFSL70_STATE_8_LOCK_4r },
    { "IFSL70_STATE_8_LOCK_5r", IFSL70_STATE_8_LOCK_5r },
    { "IFSL70_STATE_8_LOCK_6r", IFSL70_STATE_8_LOCK_6r },
    { "IFSL70_STATE_8_LOCK_7r", IFSL70_STATE_8_LOCK_7r },
    { "IFSL70_STATE_8_LOCK_8r", IFSL70_STATE_8_LOCK_8r },
    { "IFSL70_STATE_8_LOCK_9r", IFSL70_STATE_8_LOCK_9r },
    { "IFSL70_STATE_RD_PROFILEm", IFSL70_STATE_RD_PROFILEm },
    { "IFSL70_STATE_WR_PROFILEm", IFSL70_STATE_WR_PROFILEm },
    { "IFSL90_CAPU8_LUT_0_0_0m", IFSL90_CAPU8_LUT_0_0_0m },
    { "IFSL90_CAPU8_LUT_0_0_1m", IFSL90_CAPU8_LUT_0_0_1m },
    { "IFSL90_CAPU8_LUT_1_0_0m", IFSL90_CAPU8_LUT_1_0_0m },
    { "IFSL90_CAPU8_LUT_1_0_1m", IFSL90_CAPU8_LUT_1_0_1m },
    { "IFSL90_CAPU8_LUT_2_0_0m", IFSL90_CAPU8_LUT_2_0_0m },
    { "IFSL90_CAPU8_LUT_2_0_1m", IFSL90_CAPU8_LUT_2_0_1m },
    { "IFSL90_CAPU8_LUT_3_0_0m", IFSL90_CAPU8_LUT_3_0_0m },
    { "IFSL90_CAPU8_LUT_3_0_1m", IFSL90_CAPU8_LUT_3_0_1m },
    { "IFSL90_CAPU8_LUT_4_0_0m", IFSL90_CAPU8_LUT_4_0_0m },
    { "IFSL90_CAPU8_LUT_4_0_1m", IFSL90_CAPU8_LUT_4_0_1m },
    { "IFSL90_CAPU8_LUT_5_0_0m", IFSL90_CAPU8_LUT_5_0_0m },
    { "IFSL90_CAPU8_LUT_5_0_1m", IFSL90_CAPU8_LUT_5_0_1m },
    { "IFSL90_CAPU8_LUT_6_0_0m", IFSL90_CAPU8_LUT_6_0_0m },
    { "IFSL90_CAPU8_LUT_6_0_1m", IFSL90_CAPU8_LUT_6_0_1m },
    { "IFSL90_CAPU8_LUT_7_0_0m", IFSL90_CAPU8_LUT_7_0_0m },
    { "IFSL90_CAPU8_LUT_7_0_1m", IFSL90_CAPU8_LUT_7_0_1m },
    { "IFSL90_DATA_CONSTANTm", IFSL90_DATA_CONSTANTm },
    { "IFSL90_DROP_CODE_0r", IFSL90_DROP_CODE_0r },
    { "IFSL90_DROP_CODE_10r", IFSL90_DROP_CODE_10r },
    { "IFSL90_DROP_CODE_11r", IFSL90_DROP_CODE_11r },
    { "IFSL90_DROP_CODE_12r", IFSL90_DROP_CODE_12r },
    { "IFSL90_DROP_CODE_13r", IFSL90_DROP_CODE_13r },
    { "IFSL90_DROP_CODE_14r", IFSL90_DROP_CODE_14r },
    { "IFSL90_DROP_CODE_15r", IFSL90_DROP_CODE_15r },
    { "IFSL90_DROP_CODE_1r", IFSL90_DROP_CODE_1r },
    { "IFSL90_DROP_CODE_2r", IFSL90_DROP_CODE_2r },
    { "IFSL90_DROP_CODE_3r", IFSL90_DROP_CODE_3r },
    { "IFSL90_DROP_CODE_4r", IFSL90_DROP_CODE_4r },
    { "IFSL90_DROP_CODE_5r", IFSL90_DROP_CODE_5r },
    { "IFSL90_DROP_CODE_6r", IFSL90_DROP_CODE_6r },
    { "IFSL90_DROP_CODE_7r", IFSL90_DROP_CODE_7r },
    { "IFSL90_DROP_CODE_8r", IFSL90_DROP_CODE_8r },
    { "IFSL90_DROP_CODE_9r", IFSL90_DROP_CODE_9r },
    { "IFSL90_FSL_FLOOR_0_PROFILEm", IFSL90_FSL_FLOOR_0_PROFILEm },
    { "IFSL90_FSL_FLOOR_1_PROFILEm", IFSL90_FSL_FLOOR_1_PROFILEm },
    { "IFSL90_FSL_FLOOR_2_PROFILEm", IFSL90_FSL_FLOOR_2_PROFILEm },
    { "IFSL90_FSL_FLOOR_3_PROFILEm", IFSL90_FSL_FLOOR_3_PROFILEm },
    { "IFSL90_FSL_FLOOR_4_PROFILEm", IFSL90_FSL_FLOOR_4_PROFILEm },
    { "IFSL90_FSL_FLOOR_5_PROFILEm", IFSL90_FSL_FLOOR_5_PROFILEm },
    { "IFSL90_FSL_FLOOR_6_PROFILEm", IFSL90_FSL_FLOOR_6_PROFILEm },
    { "IFSL90_FSL_FLOOR_7_PROFILEm", IFSL90_FSL_FLOOR_7_PROFILEm },
    { "IFSL90_INPUT_FLOOR_0_PROFILEm", IFSL90_INPUT_FLOOR_0_PROFILEm },
    { "IFSL90_INPUT_FLOOR_1_PROFILEm", IFSL90_INPUT_FLOOR_1_PROFILEm },
    { "IFSL90_LTS_POLICYm", IFSL90_LTS_POLICYm },
    { "IFSL90_LTS_PRE_SELm", IFSL90_LTS_PRE_SELm },
    { "IFSL90_LTS_TCAMm", IFSL90_LTS_TCAMm },
    { "IFSL90_OUTPUT_FLOOR_PROFILEm", IFSL90_OUTPUT_FLOOR_PROFILEm },
    { "IFSL90_STATE_16_0r", IFSL90_STATE_16_0r },
    { "IFSL90_STATE_16_10r", IFSL90_STATE_16_10r },
    { "IFSL90_STATE_16_11r", IFSL90_STATE_16_11r },
    { "IFSL90_STATE_16_12r", IFSL90_STATE_16_12r },
    { "IFSL90_STATE_16_13r", IFSL90_STATE_16_13r },
    { "IFSL90_STATE_16_14r", IFSL90_STATE_16_14r },
    { "IFSL90_STATE_16_15r", IFSL90_STATE_16_15r },
    { "IFSL90_STATE_16_1r", IFSL90_STATE_16_1r },
    { "IFSL90_STATE_16_2r", IFSL90_STATE_16_2r },
    { "IFSL90_STATE_16_3r", IFSL90_STATE_16_3r },
    { "IFSL90_STATE_16_4r", IFSL90_STATE_16_4r },
    { "IFSL90_STATE_16_5r", IFSL90_STATE_16_5r },
    { "IFSL90_STATE_16_6r", IFSL90_STATE_16_6r },
    { "IFSL90_STATE_16_7r", IFSL90_STATE_16_7r },
    { "IFSL90_STATE_16_8r", IFSL90_STATE_16_8r },
    { "IFSL90_STATE_16_9r", IFSL90_STATE_16_9r },
    { "IFSL90_STATE_16_LOCK_0r", IFSL90_STATE_16_LOCK_0r },
    { "IFSL90_STATE_16_LOCK_10r", IFSL90_STATE_16_LOCK_10r },
    { "IFSL90_STATE_16_LOCK_11r", IFSL90_STATE_16_LOCK_11r },
    { "IFSL90_STATE_16_LOCK_12r", IFSL90_STATE_16_LOCK_12r },
    { "IFSL90_STATE_16_LOCK_13r", IFSL90_STATE_16_LOCK_13r },
    { "IFSL90_STATE_16_LOCK_14r", IFSL90_STATE_16_LOCK_14r },
    { "IFSL90_STATE_16_LOCK_15r", IFSL90_STATE_16_LOCK_15r },
    { "IFSL90_STATE_16_LOCK_1r", IFSL90_STATE_16_LOCK_1r },
    { "IFSL90_STATE_16_LOCK_2r", IFSL90_STATE_16_LOCK_2r },
    { "IFSL90_STATE_16_LOCK_3r", IFSL90_STATE_16_LOCK_3r },
    { "IFSL90_STATE_16_LOCK_4r", IFSL90_STATE_16_LOCK_4r },
    { "IFSL90_STATE_16_LOCK_5r", IFSL90_STATE_16_LOCK_5r },
    { "IFSL90_STATE_16_LOCK_6r", IFSL90_STATE_16_LOCK_6r },
    { "IFSL90_STATE_16_LOCK_7r", IFSL90_STATE_16_LOCK_7r },
    { "IFSL90_STATE_16_LOCK_8r", IFSL90_STATE_16_LOCK_8r },
    { "IFSL90_STATE_16_LOCK_9r", IFSL90_STATE_16_LOCK_9r },
    { "IFSL90_STATE_8_0r", IFSL90_STATE_8_0r },
    { "IFSL90_STATE_8_10r", IFSL90_STATE_8_10r },
    { "IFSL90_STATE_8_11r", IFSL90_STATE_8_11r },
    { "IFSL90_STATE_8_12r", IFSL90_STATE_8_12r },
    { "IFSL90_STATE_8_13r", IFSL90_STATE_8_13r },
    { "IFSL90_STATE_8_14r", IFSL90_STATE_8_14r },
    { "IFSL90_STATE_8_15r", IFSL90_STATE_8_15r },
    { "IFSL90_STATE_8_1r", IFSL90_STATE_8_1r },
    { "IFSL90_STATE_8_2r", IFSL90_STATE_8_2r },
    { "IFSL90_STATE_8_3r", IFSL90_STATE_8_3r },
    { "IFSL90_STATE_8_4r", IFSL90_STATE_8_4r },
    { "IFSL90_STATE_8_5r", IFSL90_STATE_8_5r },
    { "IFSL90_STATE_8_6r", IFSL90_STATE_8_6r },
    { "IFSL90_STATE_8_7r", IFSL90_STATE_8_7r },
    { "IFSL90_STATE_8_8r", IFSL90_STATE_8_8r },
    { "IFSL90_STATE_8_9r", IFSL90_STATE_8_9r },
    { "IFSL90_STATE_8_LOCK_0r", IFSL90_STATE_8_LOCK_0r },
    { "IFSL90_STATE_8_LOCK_10r", IFSL90_STATE_8_LOCK_10r },
    { "IFSL90_STATE_8_LOCK_11r", IFSL90_STATE_8_LOCK_11r },
    { "IFSL90_STATE_8_LOCK_12r", IFSL90_STATE_8_LOCK_12r },
    { "IFSL90_STATE_8_LOCK_13r", IFSL90_STATE_8_LOCK_13r },
    { "IFSL90_STATE_8_LOCK_14r", IFSL90_STATE_8_LOCK_14r },
    { "IFSL90_STATE_8_LOCK_15r", IFSL90_STATE_8_LOCK_15r },
    { "IFSL90_STATE_8_LOCK_1r", IFSL90_STATE_8_LOCK_1r },
    { "IFSL90_STATE_8_LOCK_2r", IFSL90_STATE_8_LOCK_2r },
    { "IFSL90_STATE_8_LOCK_3r", IFSL90_STATE_8_LOCK_3r },
    { "IFSL90_STATE_8_LOCK_4r", IFSL90_STATE_8_LOCK_4r },
    { "IFSL90_STATE_8_LOCK_5r", IFSL90_STATE_8_LOCK_5r },
    { "IFSL90_STATE_8_LOCK_6r", IFSL90_STATE_8_LOCK_6r },
    { "IFSL90_STATE_8_LOCK_7r", IFSL90_STATE_8_LOCK_7r },
    { "IFSL90_STATE_8_LOCK_8r", IFSL90_STATE_8_LOCK_8r },
    { "IFSL90_STATE_8_LOCK_9r", IFSL90_STATE_8_LOCK_9r },
    { "IFSL90_STATE_RD_PROFILEm", IFSL90_STATE_RD_PROFILEm },
    { "IFSL90_STATE_WR_PROFILEm", IFSL90_STATE_WR_PROFILEm },
    { "IFSL91_CAPU8_LUT_0_0_0m", IFSL91_CAPU8_LUT_0_0_0m },
    { "IFSL91_CAPU8_LUT_0_0_1m", IFSL91_CAPU8_LUT_0_0_1m },
    { "IFSL91_CAPU8_LUT_1_0_0m", IFSL91_CAPU8_LUT_1_0_0m },
    { "IFSL91_CAPU8_LUT_1_0_1m", IFSL91_CAPU8_LUT_1_0_1m },
    { "IFSL91_CAPU8_LUT_2_0_0m", IFSL91_CAPU8_LUT_2_0_0m },
    { "IFSL91_CAPU8_LUT_2_0_1m", IFSL91_CAPU8_LUT_2_0_1m },
    { "IFSL91_CAPU8_LUT_3_0_0m", IFSL91_CAPU8_LUT_3_0_0m },
    { "IFSL91_CAPU8_LUT_3_0_1m", IFSL91_CAPU8_LUT_3_0_1m },
    { "IFSL91_DATA_CONSTANTm", IFSL91_DATA_CONSTANTm },
    { "IFSL91_DROP_CODE_0r", IFSL91_DROP_CODE_0r },
    { "IFSL91_DROP_CODE_10r", IFSL91_DROP_CODE_10r },
    { "IFSL91_DROP_CODE_11r", IFSL91_DROP_CODE_11r },
    { "IFSL91_DROP_CODE_12r", IFSL91_DROP_CODE_12r },
    { "IFSL91_DROP_CODE_13r", IFSL91_DROP_CODE_13r },
    { "IFSL91_DROP_CODE_14r", IFSL91_DROP_CODE_14r },
    { "IFSL91_DROP_CODE_15r", IFSL91_DROP_CODE_15r },
    { "IFSL91_DROP_CODE_1r", IFSL91_DROP_CODE_1r },
    { "IFSL91_DROP_CODE_2r", IFSL91_DROP_CODE_2r },
    { "IFSL91_DROP_CODE_3r", IFSL91_DROP_CODE_3r },
    { "IFSL91_DROP_CODE_4r", IFSL91_DROP_CODE_4r },
    { "IFSL91_DROP_CODE_5r", IFSL91_DROP_CODE_5r },
    { "IFSL91_DROP_CODE_6r", IFSL91_DROP_CODE_6r },
    { "IFSL91_DROP_CODE_7r", IFSL91_DROP_CODE_7r },
    { "IFSL91_DROP_CODE_8r", IFSL91_DROP_CODE_8r },
    { "IFSL91_DROP_CODE_9r", IFSL91_DROP_CODE_9r },
    { "IFSL91_FSL_FLOOR_0_PROFILEm", IFSL91_FSL_FLOOR_0_PROFILEm },
    { "IFSL91_FSL_FLOOR_1_PROFILEm", IFSL91_FSL_FLOOR_1_PROFILEm },
    { "IFSL91_FSL_FLOOR_2_PROFILEm", IFSL91_FSL_FLOOR_2_PROFILEm },
    { "IFSL91_FSL_FLOOR_3_PROFILEm", IFSL91_FSL_FLOOR_3_PROFILEm },
    { "IFSL91_INPUT_FLOOR_0_PROFILEm", IFSL91_INPUT_FLOOR_0_PROFILEm },
    { "IFSL91_INPUT_FLOOR_1_PROFILEm", IFSL91_INPUT_FLOOR_1_PROFILEm },
    { "IFSL91_LTS_POLICYm", IFSL91_LTS_POLICYm },
    { "IFSL91_LTS_PRE_SELm", IFSL91_LTS_PRE_SELm },
    { "IFSL91_LTS_TCAMm", IFSL91_LTS_TCAMm },
    { "IFSL91_OUTPUT_FLOOR_PROFILEm", IFSL91_OUTPUT_FLOOR_PROFILEm },
    { "IFSL91_STATE_16_0r", IFSL91_STATE_16_0r },
    { "IFSL91_STATE_16_10r", IFSL91_STATE_16_10r },
    { "IFSL91_STATE_16_11r", IFSL91_STATE_16_11r },
    { "IFSL91_STATE_16_12r", IFSL91_STATE_16_12r },
    { "IFSL91_STATE_16_13r", IFSL91_STATE_16_13r },
    { "IFSL91_STATE_16_14r", IFSL91_STATE_16_14r },
    { "IFSL91_STATE_16_15r", IFSL91_STATE_16_15r },
    { "IFSL91_STATE_16_1r", IFSL91_STATE_16_1r },
    { "IFSL91_STATE_16_2r", IFSL91_STATE_16_2r },
    { "IFSL91_STATE_16_3r", IFSL91_STATE_16_3r },
    { "IFSL91_STATE_16_4r", IFSL91_STATE_16_4r },
    { "IFSL91_STATE_16_5r", IFSL91_STATE_16_5r },
    { "IFSL91_STATE_16_6r", IFSL91_STATE_16_6r },
    { "IFSL91_STATE_16_7r", IFSL91_STATE_16_7r },
    { "IFSL91_STATE_16_8r", IFSL91_STATE_16_8r },
    { "IFSL91_STATE_16_9r", IFSL91_STATE_16_9r },
    { "IFSL91_STATE_16_LOCK_0r", IFSL91_STATE_16_LOCK_0r },
    { "IFSL91_STATE_16_LOCK_10r", IFSL91_STATE_16_LOCK_10r },
    { "IFSL91_STATE_16_LOCK_11r", IFSL91_STATE_16_LOCK_11r },
    { "IFSL91_STATE_16_LOCK_12r", IFSL91_STATE_16_LOCK_12r },
    { "IFSL91_STATE_16_LOCK_13r", IFSL91_STATE_16_LOCK_13r },
    { "IFSL91_STATE_16_LOCK_14r", IFSL91_STATE_16_LOCK_14r },
    { "IFSL91_STATE_16_LOCK_15r", IFSL91_STATE_16_LOCK_15r },
    { "IFSL91_STATE_16_LOCK_1r", IFSL91_STATE_16_LOCK_1r },
    { "IFSL91_STATE_16_LOCK_2r", IFSL91_STATE_16_LOCK_2r },
    { "IFSL91_STATE_16_LOCK_3r", IFSL91_STATE_16_LOCK_3r },
    { "IFSL91_STATE_16_LOCK_4r", IFSL91_STATE_16_LOCK_4r },
    { "IFSL91_STATE_16_LOCK_5r", IFSL91_STATE_16_LOCK_5r },
    { "IFSL91_STATE_16_LOCK_6r", IFSL91_STATE_16_LOCK_6r },
    { "IFSL91_STATE_16_LOCK_7r", IFSL91_STATE_16_LOCK_7r },
    { "IFSL91_STATE_16_LOCK_8r", IFSL91_STATE_16_LOCK_8r },
    { "IFSL91_STATE_16_LOCK_9r", IFSL91_STATE_16_LOCK_9r },
    { "IFSL91_STATE_8_0r", IFSL91_STATE_8_0r },
    { "IFSL91_STATE_8_10r", IFSL91_STATE_8_10r },
    { "IFSL91_STATE_8_11r", IFSL91_STATE_8_11r },
    { "IFSL91_STATE_8_12r", IFSL91_STATE_8_12r },
    { "IFSL91_STATE_8_13r", IFSL91_STATE_8_13r },
    { "IFSL91_STATE_8_14r", IFSL91_STATE_8_14r },
    { "IFSL91_STATE_8_15r", IFSL91_STATE_8_15r },
    { "IFSL91_STATE_8_1r", IFSL91_STATE_8_1r },
    { "IFSL91_STATE_8_2r", IFSL91_STATE_8_2r },
    { "IFSL91_STATE_8_3r", IFSL91_STATE_8_3r },
    { "IFSL91_STATE_8_4r", IFSL91_STATE_8_4r },
    { "IFSL91_STATE_8_5r", IFSL91_STATE_8_5r },
    { "IFSL91_STATE_8_6r", IFSL91_STATE_8_6r },
    { "IFSL91_STATE_8_7r", IFSL91_STATE_8_7r },
    { "IFSL91_STATE_8_8r", IFSL91_STATE_8_8r },
    { "IFSL91_STATE_8_9r", IFSL91_STATE_8_9r },
    { "IFSL91_STATE_8_LOCK_0r", IFSL91_STATE_8_LOCK_0r },
    { "IFSL91_STATE_8_LOCK_10r", IFSL91_STATE_8_LOCK_10r },
    { "IFSL91_STATE_8_LOCK_11r", IFSL91_STATE_8_LOCK_11r },
    { "IFSL91_STATE_8_LOCK_12r", IFSL91_STATE_8_LOCK_12r },
    { "IFSL91_STATE_8_LOCK_13r", IFSL91_STATE_8_LOCK_13r },
    { "IFSL91_STATE_8_LOCK_14r", IFSL91_STATE_8_LOCK_14r },
    { "IFSL91_STATE_8_LOCK_15r", IFSL91_STATE_8_LOCK_15r },
    { "IFSL91_STATE_8_LOCK_1r", IFSL91_STATE_8_LOCK_1r },
    { "IFSL91_STATE_8_LOCK_2r", IFSL91_STATE_8_LOCK_2r },
    { "IFSL91_STATE_8_LOCK_3r", IFSL91_STATE_8_LOCK_3r },
    { "IFSL91_STATE_8_LOCK_4r", IFSL91_STATE_8_LOCK_4r },
    { "IFSL91_STATE_8_LOCK_5r", IFSL91_STATE_8_LOCK_5r },
    { "IFSL91_STATE_8_LOCK_6r", IFSL91_STATE_8_LOCK_6r },
    { "IFSL91_STATE_8_LOCK_7r", IFSL91_STATE_8_LOCK_7r },
    { "IFSL91_STATE_8_LOCK_8r", IFSL91_STATE_8_LOCK_8r },
    { "IFSL91_STATE_8_LOCK_9r", IFSL91_STATE_8_LOCK_9r },
    { "IFSL91_STATE_RD_PROFILEm", IFSL91_STATE_RD_PROFILEm },
    { "IFSL91_STATE_WR_PROFILEm", IFSL91_STATE_WR_PROFILEm },
    { "IFTA100_SBR_BSTR_SELm", IFTA100_SBR_BSTR_SELm },
    { "IFTA100_SBR_BUS_STR_ENBr", IFTA100_SBR_BUS_STR_ENBr },
    { "IFTA100_SBR_PROFILE_TABLE_0m", IFTA100_SBR_PROFILE_TABLE_0m },
    { "IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA100_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA100_SBR_PROFILE_TABLE_1m", IFTA100_SBR_PROFILE_TABLE_1m },
    { "IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLr", IFTA100_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA100_SBR_PROFILE_TABLE_2m", IFTA100_SBR_PROFILE_TABLE_2m },
    { "IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLr", IFTA100_SBR_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA100_SBR_RAM_TM_CONTROLr", IFTA100_SBR_RAM_TM_CONTROLr },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_0m", IFTA100_T4T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_1m", IFTA100_T4T_00_HIT_INDEX_PROFILE_1m },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_2m", IFTA100_T4T_00_HIT_INDEX_PROFILE_2m },
    { "IFTA100_T4T_00_HIT_INDEX_PROFILE_3m", IFTA100_T4T_00_HIT_INDEX_PROFILE_3m },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_0m", IFTA100_T4T_00_LTPR_PROFILE_TABLE_0m },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_1m", IFTA100_T4T_00_LTPR_PROFILE_TABLE_1m },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_2m", IFTA100_T4T_00_LTPR_PROFILE_TABLE_2m },
    { "IFTA100_T4T_00_LTPR_PROFILE_TABLE_3m", IFTA100_T4T_00_LTPR_PROFILE_TABLE_3m },
    { "IFTA100_T4T_00_LTS_PRE_SELm", IFTA100_T4T_00_LTS_PRE_SELm },
    { "IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA100_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYm", IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_0_ONLYm", IFTA100_T4T_00_LTS_TCAM_0_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA100_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYm", IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_1_ONLYm", IFTA100_T4T_00_LTS_TCAM_1_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA100_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYm", IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_2_ONLYm", IFTA100_T4T_00_LTS_TCAM_2_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA100_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYm", IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_LTS_TCAM_3_ONLYm", IFTA100_T4T_00_LTS_TCAM_3_ONLYm },
    { "IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA100_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_0m", IFTA100_T4T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA100_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_1m", IFTA100_T4T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA100_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_2m", IFTA100_T4T_00_PDD_PROFILE_TABLE_2m },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA100_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_3m", IFTA100_T4T_00_PDD_PROFILE_TABLE_3m },
    { "IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA100_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA100_T4T_00_RAM_TM_CONTROLr", IFTA100_T4T_00_RAM_TM_CONTROLr },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA100_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA100_T4T_00_TILE_CONFIGr", IFTA100_T4T_00_TILE_CONFIGr },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_0m", IFTA100_T4T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_1m", IFTA100_T4T_01_HIT_INDEX_PROFILE_1m },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_2m", IFTA100_T4T_01_HIT_INDEX_PROFILE_2m },
    { "IFTA100_T4T_01_HIT_INDEX_PROFILE_3m", IFTA100_T4T_01_HIT_INDEX_PROFILE_3m },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_0m", IFTA100_T4T_01_LTPR_PROFILE_TABLE_0m },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_1m", IFTA100_T4T_01_LTPR_PROFILE_TABLE_1m },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_2m", IFTA100_T4T_01_LTPR_PROFILE_TABLE_2m },
    { "IFTA100_T4T_01_LTPR_PROFILE_TABLE_3m", IFTA100_T4T_01_LTPR_PROFILE_TABLE_3m },
    { "IFTA100_T4T_01_LTS_PRE_SELm", IFTA100_T4T_01_LTS_PRE_SELm },
    { "IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA100_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYm", IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_0_ONLYm", IFTA100_T4T_01_LTS_TCAM_0_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA100_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYm", IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_1_ONLYm", IFTA100_T4T_01_LTS_TCAM_1_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA100_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYm", IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_2_ONLYm", IFTA100_T4T_01_LTS_TCAM_2_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA100_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYm", IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_LTS_TCAM_3_ONLYm", IFTA100_T4T_01_LTS_TCAM_3_ONLYm },
    { "IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA100_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_0m", IFTA100_T4T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA100_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_1m", IFTA100_T4T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA100_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_2m", IFTA100_T4T_01_PDD_PROFILE_TABLE_2m },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA100_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_3m", IFTA100_T4T_01_PDD_PROFILE_TABLE_3m },
    { "IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA100_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA100_T4T_01_RAM_TM_CONTROLr", IFTA100_T4T_01_RAM_TM_CONTROLr },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA100_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA100_T4T_01_TILE_CONFIGr", IFTA100_T4T_01_TILE_CONFIGr },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_0m", IFTA100_T4T_02_HIT_INDEX_PROFILE_0m },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_1m", IFTA100_T4T_02_HIT_INDEX_PROFILE_1m },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_2m", IFTA100_T4T_02_HIT_INDEX_PROFILE_2m },
    { "IFTA100_T4T_02_HIT_INDEX_PROFILE_3m", IFTA100_T4T_02_HIT_INDEX_PROFILE_3m },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_0m", IFTA100_T4T_02_LTPR_PROFILE_TABLE_0m },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_1m", IFTA100_T4T_02_LTPR_PROFILE_TABLE_1m },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_2m", IFTA100_T4T_02_LTPR_PROFILE_TABLE_2m },
    { "IFTA100_T4T_02_LTPR_PROFILE_TABLE_3m", IFTA100_T4T_02_LTPR_PROFILE_TABLE_3m },
    { "IFTA100_T4T_02_LTS_PRE_SELm", IFTA100_T4T_02_LTS_PRE_SELm },
    { "IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA100_T4T_02_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYm", IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_0_ONLYm", IFTA100_T4T_02_LTS_TCAM_0_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA100_T4T_02_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYm", IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_1_ONLYm", IFTA100_T4T_02_LTS_TCAM_1_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA100_T4T_02_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYm", IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_2_ONLYm", IFTA100_T4T_02_LTS_TCAM_2_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA100_T4T_02_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYm", IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_LTS_TCAM_3_ONLYm", IFTA100_T4T_02_LTS_TCAM_3_ONLYm },
    { "IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA100_T4T_02_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_0m", IFTA100_T4T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA100_T4T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_1m", IFTA100_T4T_02_PDD_PROFILE_TABLE_1m },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA100_T4T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_2m", IFTA100_T4T_02_PDD_PROFILE_TABLE_2m },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA100_T4T_02_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_3m", IFTA100_T4T_02_PDD_PROFILE_TABLE_3m },
    { "IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA100_T4T_02_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA100_T4T_02_RAM_TM_CONTROLr", IFTA100_T4T_02_RAM_TM_CONTROLr },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA100_T4T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA100_T4T_02_TILE_CONFIGr", IFTA100_T4T_02_TILE_CONFIGr },
    { "IFTA10_I1T_00_HIT_INDEX_PROFILE_0m", IFTA10_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA10_I1T_00_LTS_PRE_SELm", IFTA10_I1T_00_LTS_PRE_SELm },
    { "IFTA10_I1T_00_LTS_TCAM_0m", IFTA10_I1T_00_LTS_TCAM_0m },
    { "IFTA10_I1T_00_PDD_PROFILE_TABLE_0m", IFTA10_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA10_SBR_PROFILE_TABLE_0m", IFTA10_SBR_PROFILE_TABLE_0m },
    { "IFTA110_I1T_00_HIT_INDEX_PROFILE_0m", IFTA110_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA110_I1T_00_LTS_PRE_SELm", IFTA110_I1T_00_LTS_PRE_SELm },
    { "IFTA110_I1T_00_LTS_TCAM_0m", IFTA110_I1T_00_LTS_TCAM_0m },
    { "IFTA110_I1T_00_PDD_PROFILE_TABLE_0m", IFTA110_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA110_SBR_BSTR_SELm", IFTA110_SBR_BSTR_SELm },
    { "IFTA110_SBR_BUS_STR_ENBr", IFTA110_SBR_BUS_STR_ENBr },
    { "IFTA110_SBR_PROFILE_TABLE_0m", IFTA110_SBR_PROFILE_TABLE_0m },
    { "IFTA120_I1T_00_HIT_INDEX_PROFILE_0m", IFTA120_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA120_I1T_00_LTS_PRE_SELm", IFTA120_I1T_00_LTS_PRE_SELm },
    { "IFTA120_I1T_00_LTS_TCAM_0m", IFTA120_I1T_00_LTS_TCAM_0m },
    { "IFTA120_I1T_00_PDD_PROFILE_TABLE_0m", IFTA120_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA120_I1T_01_HIT_INDEX_PROFILE_0m", IFTA120_I1T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA120_I1T_01_LTS_PRE_SELm", IFTA120_I1T_01_LTS_PRE_SELm },
    { "IFTA120_I1T_01_LTS_TCAM_0m", IFTA120_I1T_01_LTS_TCAM_0m },
    { "IFTA120_I1T_01_PDD_PROFILE_TABLE_0m", IFTA120_I1T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA120_I1T_02_HIT_INDEX_PROFILE_0m", IFTA120_I1T_02_HIT_INDEX_PROFILE_0m },
    { "IFTA120_I1T_02_LTS_PRE_SELm", IFTA120_I1T_02_LTS_PRE_SELm },
    { "IFTA120_I1T_02_LTS_TCAM_0m", IFTA120_I1T_02_LTS_TCAM_0m },
    { "IFTA120_I1T_02_PDD_PROFILE_TABLE_0m", IFTA120_I1T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA120_I1T_03_HIT_INDEX_PROFILE_0m", IFTA120_I1T_03_HIT_INDEX_PROFILE_0m },
    { "IFTA120_I1T_03_LTS_PRE_SELm", IFTA120_I1T_03_LTS_PRE_SELm },
    { "IFTA120_I1T_03_LTS_TCAM_0m", IFTA120_I1T_03_LTS_TCAM_0m },
    { "IFTA120_I1T_03_PDD_PROFILE_TABLE_0m", IFTA120_I1T_03_PDD_PROFILE_TABLE_0m },
    { "IFTA120_SBR_BSTR_SELm", IFTA120_SBR_BSTR_SELm },
    { "IFTA120_SBR_BUS_STR_ENBr", IFTA120_SBR_BUS_STR_ENBr },
    { "IFTA120_SBR_PROFILE_TABLE_0m", IFTA120_SBR_PROFILE_TABLE_0m },
    { "IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA120_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA120_SBR_RAM_TM_CONTROLr", IFTA120_SBR_RAM_TM_CONTROLr },
    { "IFTA130_I1T_00_HIT_INDEX_PROFILE_0m", IFTA130_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA130_I1T_00_LTS_PRE_SELm", IFTA130_I1T_00_LTS_PRE_SELm },
    { "IFTA130_I1T_00_LTS_TCAM_0m", IFTA130_I1T_00_LTS_TCAM_0m },
    { "IFTA130_I1T_00_PDD_PROFILE_TABLE_0m", IFTA130_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA130_I1T_01_HIT_INDEX_PROFILE_0m", IFTA130_I1T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA130_I1T_01_LTS_PRE_SELm", IFTA130_I1T_01_LTS_PRE_SELm },
    { "IFTA130_I1T_01_LTS_TCAM_0m", IFTA130_I1T_01_LTS_TCAM_0m },
    { "IFTA130_I1T_01_PDD_PROFILE_TABLE_0m", IFTA130_I1T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA130_I1T_02_HIT_INDEX_PROFILE_0m", IFTA130_I1T_02_HIT_INDEX_PROFILE_0m },
    { "IFTA130_I1T_02_LTS_PRE_SELm", IFTA130_I1T_02_LTS_PRE_SELm },
    { "IFTA130_I1T_02_LTS_TCAM_0m", IFTA130_I1T_02_LTS_TCAM_0m },
    { "IFTA130_I1T_02_PDD_PROFILE_TABLE_0m", IFTA130_I1T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA130_I1T_03_HIT_INDEX_PROFILE_0m", IFTA130_I1T_03_HIT_INDEX_PROFILE_0m },
    { "IFTA130_I1T_03_LTS_PRE_SELm", IFTA130_I1T_03_LTS_PRE_SELm },
    { "IFTA130_I1T_03_LTS_TCAM_0m", IFTA130_I1T_03_LTS_TCAM_0m },
    { "IFTA130_I1T_03_PDD_PROFILE_TABLE_0m", IFTA130_I1T_03_PDD_PROFILE_TABLE_0m },
    { "IFTA130_SBR_BSTR_SELm", IFTA130_SBR_BSTR_SELm },
    { "IFTA130_SBR_BUS_STR_ENBr", IFTA130_SBR_BUS_STR_ENBr },
    { "IFTA130_SBR_PROFILE_TABLE_0m", IFTA130_SBR_PROFILE_TABLE_0m },
    { "IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA130_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA130_SBR_RAM_TM_CONTROLr", IFTA130_SBR_RAM_TM_CONTROLr },
    { "IFTA140_I1T_00_HIT_INDEX_PROFILE_0m", IFTA140_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA140_I1T_00_LTS_PRE_SELm", IFTA140_I1T_00_LTS_PRE_SELm },
    { "IFTA140_I1T_00_LTS_TCAM_0m", IFTA140_I1T_00_LTS_TCAM_0m },
    { "IFTA140_I1T_00_PDD_PROFILE_TABLE_0m", IFTA140_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA140_SBR_BSTR_SELm", IFTA140_SBR_BSTR_SELm },
    { "IFTA140_SBR_BUS_STR_ENBr", IFTA140_SBR_BUS_STR_ENBr },
    { "IFTA140_SBR_PROFILE_TABLE_0m", IFTA140_SBR_PROFILE_TABLE_0m },
    { "IFTA150_SBR_BSTR_SELm", IFTA150_SBR_BSTR_SELm },
    { "IFTA150_SBR_BUS_STR_ENBr", IFTA150_SBR_BUS_STR_ENBr },
    { "IFTA150_SBR_PROFILE_TABLE_0m", IFTA150_SBR_PROFILE_TABLE_0m },
    { "IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA150_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA150_SBR_RAM_TM_CONTROLr", IFTA150_SBR_RAM_TM_CONTROLr },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_0m", IFTA150_T4T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_1m", IFTA150_T4T_00_HIT_INDEX_PROFILE_1m },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_2m", IFTA150_T4T_00_HIT_INDEX_PROFILE_2m },
    { "IFTA150_T4T_00_HIT_INDEX_PROFILE_3m", IFTA150_T4T_00_HIT_INDEX_PROFILE_3m },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_0m", IFTA150_T4T_00_LTPR_PROFILE_TABLE_0m },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_1m", IFTA150_T4T_00_LTPR_PROFILE_TABLE_1m },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_2m", IFTA150_T4T_00_LTPR_PROFILE_TABLE_2m },
    { "IFTA150_T4T_00_LTPR_PROFILE_TABLE_3m", IFTA150_T4T_00_LTPR_PROFILE_TABLE_3m },
    { "IFTA150_T4T_00_LTS_PRE_SELm", IFTA150_T4T_00_LTS_PRE_SELm },
    { "IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA150_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYm", IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_0_ONLYm", IFTA150_T4T_00_LTS_TCAM_0_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA150_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYm", IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_1_ONLYm", IFTA150_T4T_00_LTS_TCAM_1_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA150_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYm", IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_2_ONLYm", IFTA150_T4T_00_LTS_TCAM_2_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA150_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYm", IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_LTS_TCAM_3_ONLYm", IFTA150_T4T_00_LTS_TCAM_3_ONLYm },
    { "IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA150_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_0m", IFTA150_T4T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA150_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_1m", IFTA150_T4T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA150_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_2m", IFTA150_T4T_00_PDD_PROFILE_TABLE_2m },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA150_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_3m", IFTA150_T4T_00_PDD_PROFILE_TABLE_3m },
    { "IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA150_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA150_T4T_00_RAM_TM_CONTROLr", IFTA150_T4T_00_RAM_TM_CONTROLr },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA150_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA150_T4T_00_TILE_CONFIGr", IFTA150_T4T_00_TILE_CONFIGr },
    { "IFTA20_I1T_00_HIT_INDEX_PROFILE_0m", IFTA20_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA20_I1T_00_LTS_PRE_SELm", IFTA20_I1T_00_LTS_PRE_SELm },
    { "IFTA20_I1T_00_LTS_TCAM_0m", IFTA20_I1T_00_LTS_TCAM_0m },
    { "IFTA20_I1T_00_PDD_PROFILE_TABLE_0m", IFTA20_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA20_SBR_BSTR_SELm", IFTA20_SBR_BSTR_SELm },
    { "IFTA20_SBR_BUS_STR_ENBr", IFTA20_SBR_BUS_STR_ENBr },
    { "IFTA20_SBR_PROFILE_TABLE_0m", IFTA20_SBR_PROFILE_TABLE_0m },
    { "IFTA30_E2T_00_ACTION_TABLE_Am", IFTA30_E2T_00_ACTION_TABLE_Am },
    { "IFTA30_E2T_00_ACTION_TABLE_Bm", IFTA30_E2T_00_ACTION_TABLE_Bm },
    { "IFTA30_E2T_00_ARRAY_MISS_POLICYm", IFTA30_E2T_00_ARRAY_MISS_POLICYm },
    { "IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA30_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA30_E2T_00_B0_DOUBLEm", IFTA30_E2T_00_B0_DOUBLEm },
    { "IFTA30_E2T_00_B0_ECCm", IFTA30_E2T_00_B0_ECCm },
    { "IFTA30_E2T_00_B0_LPm", IFTA30_E2T_00_B0_LPm },
    { "IFTA30_E2T_00_B0_QUADm", IFTA30_E2T_00_B0_QUADm },
    { "IFTA30_E2T_00_B0_SINGLEm", IFTA30_E2T_00_B0_SINGLEm },
    { "IFTA30_E2T_00_B1_DOUBLEm", IFTA30_E2T_00_B1_DOUBLEm },
    { "IFTA30_E2T_00_B1_ECCm", IFTA30_E2T_00_B1_ECCm },
    { "IFTA30_E2T_00_B1_LPm", IFTA30_E2T_00_B1_LPm },
    { "IFTA30_E2T_00_B1_QUADm", IFTA30_E2T_00_B1_QUADm },
    { "IFTA30_E2T_00_B1_SINGLEm", IFTA30_E2T_00_B1_SINGLEm },
    { "IFTA30_E2T_00_HASH_CONTROLm", IFTA30_E2T_00_HASH_CONTROLm },
    { "IFTA30_E2T_00_HIT_INDEX_PROFILEm", IFTA30_E2T_00_HIT_INDEX_PROFILEm },
    { "IFTA30_E2T_00_HT_DEBUG_CMDm", IFTA30_E2T_00_HT_DEBUG_CMDm },
    { "IFTA30_E2T_00_HT_DEBUG_KEYm", IFTA30_E2T_00_HT_DEBUG_KEYm },
    { "IFTA30_E2T_00_HT_DEBUG_RESULTm", IFTA30_E2T_00_HT_DEBUG_RESULTm },
    { "IFTA30_E2T_00_KEY_ATTRIBUTESm", IFTA30_E2T_00_KEY_ATTRIBUTESm },
    { "IFTA30_E2T_00_KEY_MASK_TABLEm", IFTA30_E2T_00_KEY_MASK_TABLEm },
    { "IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", IFTA30_E2T_00_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_0m", IFTA30_E2T_00_LTS_POLICY_EXT_0m },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA30_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_1m", IFTA30_E2T_00_LTS_POLICY_EXT_1m },
    { "IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA30_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_POLICY_FLOP_0m", IFTA30_E2T_00_LTS_POLICY_FLOP_0m },
    { "IFTA30_E2T_00_LTS_POLICY_FLOP_1m", IFTA30_E2T_00_LTS_POLICY_FLOP_1m },
    { "IFTA30_E2T_00_LTS_PRE_SELm", IFTA30_E2T_00_LTS_PRE_SELm },
    { "IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA30_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm", IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA30_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_TCAM_0_ONLYm", IFTA30_E2T_00_LTS_TCAM_0_ONLYm },
    { "IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA30_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA30_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm", IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA30_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA30_E2T_00_LTS_TCAM_1_ONLYm", IFTA30_E2T_00_LTS_TCAM_1_ONLYm },
    { "IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA30_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm", IFTA30_E2T_00_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_0m", IFTA30_E2T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA30_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_1m", IFTA30_E2T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA30_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA30_E2T_00_RAM_CONTROLm", IFTA30_E2T_00_RAM_CONTROLm },
    { "IFTA30_E2T_00_RAM_TM_CONTROLr", IFTA30_E2T_00_RAM_TM_CONTROLr },
    { "IFTA30_E2T_00_REMAP_TABLE_Am", IFTA30_E2T_00_REMAP_TABLE_Am },
    { "IFTA30_E2T_00_REMAP_TABLE_Bm", IFTA30_E2T_00_REMAP_TABLE_Bm },
    { "IFTA30_E2T_00_SHARED_BANKS_CONTROLm", IFTA30_E2T_00_SHARED_BANKS_CONTROLm },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA30_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA30_E2T_00_TILE_CONFIGr", IFTA30_E2T_00_TILE_CONFIGr },
    { "IFTA30_SBR_BSTR_SELm", IFTA30_SBR_BSTR_SELm },
    { "IFTA30_SBR_BUS_STR_ENBr", IFTA30_SBR_BUS_STR_ENBr },
    { "IFTA30_SBR_PROFILE_TABLE_0m", IFTA30_SBR_PROFILE_TABLE_0m },
    { "IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA30_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA30_SBR_RAM_TM_CONTROLr", IFTA30_SBR_RAM_TM_CONTROLr },
    { "IFTA40_E2T_00_ACTION_TABLE_Am", IFTA40_E2T_00_ACTION_TABLE_Am },
    { "IFTA40_E2T_00_ACTION_TABLE_Bm", IFTA40_E2T_00_ACTION_TABLE_Bm },
    { "IFTA40_E2T_00_ARRAY_MISS_POLICYm", IFTA40_E2T_00_ARRAY_MISS_POLICYm },
    { "IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA40_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA40_E2T_00_B0_DOUBLEm", IFTA40_E2T_00_B0_DOUBLEm },
    { "IFTA40_E2T_00_B0_ECCm", IFTA40_E2T_00_B0_ECCm },
    { "IFTA40_E2T_00_B0_LPm", IFTA40_E2T_00_B0_LPm },
    { "IFTA40_E2T_00_B0_QUADm", IFTA40_E2T_00_B0_QUADm },
    { "IFTA40_E2T_00_B0_SINGLEm", IFTA40_E2T_00_B0_SINGLEm },
    { "IFTA40_E2T_00_B1_DOUBLEm", IFTA40_E2T_00_B1_DOUBLEm },
    { "IFTA40_E2T_00_B1_ECCm", IFTA40_E2T_00_B1_ECCm },
    { "IFTA40_E2T_00_B1_LPm", IFTA40_E2T_00_B1_LPm },
    { "IFTA40_E2T_00_B1_QUADm", IFTA40_E2T_00_B1_QUADm },
    { "IFTA40_E2T_00_B1_SINGLEm", IFTA40_E2T_00_B1_SINGLEm },
    { "IFTA40_E2T_00_HASH_CONTROLm", IFTA40_E2T_00_HASH_CONTROLm },
    { "IFTA40_E2T_00_HIT_INDEX_PROFILEm", IFTA40_E2T_00_HIT_INDEX_PROFILEm },
    { "IFTA40_E2T_00_HT_DEBUG_CMDm", IFTA40_E2T_00_HT_DEBUG_CMDm },
    { "IFTA40_E2T_00_HT_DEBUG_KEYm", IFTA40_E2T_00_HT_DEBUG_KEYm },
    { "IFTA40_E2T_00_HT_DEBUG_RESULTm", IFTA40_E2T_00_HT_DEBUG_RESULTm },
    { "IFTA40_E2T_00_KEY_ATTRIBUTESm", IFTA40_E2T_00_KEY_ATTRIBUTESm },
    { "IFTA40_E2T_00_KEY_MASK_TABLEm", IFTA40_E2T_00_KEY_MASK_TABLEm },
    { "IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", IFTA40_E2T_00_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_0m", IFTA40_E2T_00_LTS_POLICY_EXT_0m },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA40_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_1m", IFTA40_E2T_00_LTS_POLICY_EXT_1m },
    { "IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA40_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_POLICY_FLOP_0m", IFTA40_E2T_00_LTS_POLICY_FLOP_0m },
    { "IFTA40_E2T_00_LTS_POLICY_FLOP_1m", IFTA40_E2T_00_LTS_POLICY_FLOP_1m },
    { "IFTA40_E2T_00_LTS_PRE_SELm", IFTA40_E2T_00_LTS_PRE_SELm },
    { "IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA40_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYm", IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA40_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_TCAM_0_ONLYm", IFTA40_E2T_00_LTS_TCAM_0_ONLYm },
    { "IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA40_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA40_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYm", IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA40_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_00_LTS_TCAM_1_ONLYm", IFTA40_E2T_00_LTS_TCAM_1_ONLYm },
    { "IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA40_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEm", IFTA40_E2T_00_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_0m", IFTA40_E2T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA40_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_1m", IFTA40_E2T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA40_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA40_E2T_00_RAM_CONTROLm", IFTA40_E2T_00_RAM_CONTROLm },
    { "IFTA40_E2T_00_RAM_TM_CONTROLr", IFTA40_E2T_00_RAM_TM_CONTROLr },
    { "IFTA40_E2T_00_REMAP_TABLE_Am", IFTA40_E2T_00_REMAP_TABLE_Am },
    { "IFTA40_E2T_00_REMAP_TABLE_Bm", IFTA40_E2T_00_REMAP_TABLE_Bm },
    { "IFTA40_E2T_00_SHARED_BANKS_CONTROLm", IFTA40_E2T_00_SHARED_BANKS_CONTROLm },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA40_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA40_E2T_00_TILE_CONFIGr", IFTA40_E2T_00_TILE_CONFIGr },
    { "IFTA40_E2T_01_ACTION_TABLE_Am", IFTA40_E2T_01_ACTION_TABLE_Am },
    { "IFTA40_E2T_01_ACTION_TABLE_Bm", IFTA40_E2T_01_ACTION_TABLE_Bm },
    { "IFTA40_E2T_01_ARRAY_MISS_POLICYm", IFTA40_E2T_01_ARRAY_MISS_POLICYm },
    { "IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA40_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA40_E2T_01_B0_DOUBLEm", IFTA40_E2T_01_B0_DOUBLEm },
    { "IFTA40_E2T_01_B0_ECCm", IFTA40_E2T_01_B0_ECCm },
    { "IFTA40_E2T_01_B0_LPm", IFTA40_E2T_01_B0_LPm },
    { "IFTA40_E2T_01_B0_QUADm", IFTA40_E2T_01_B0_QUADm },
    { "IFTA40_E2T_01_B0_SINGLEm", IFTA40_E2T_01_B0_SINGLEm },
    { "IFTA40_E2T_01_B1_DOUBLEm", IFTA40_E2T_01_B1_DOUBLEm },
    { "IFTA40_E2T_01_B1_ECCm", IFTA40_E2T_01_B1_ECCm },
    { "IFTA40_E2T_01_B1_LPm", IFTA40_E2T_01_B1_LPm },
    { "IFTA40_E2T_01_B1_QUADm", IFTA40_E2T_01_B1_QUADm },
    { "IFTA40_E2T_01_B1_SINGLEm", IFTA40_E2T_01_B1_SINGLEm },
    { "IFTA40_E2T_01_HASH_CONTROLm", IFTA40_E2T_01_HASH_CONTROLm },
    { "IFTA40_E2T_01_HIT_INDEX_PROFILEm", IFTA40_E2T_01_HIT_INDEX_PROFILEm },
    { "IFTA40_E2T_01_HT_DEBUG_CMDm", IFTA40_E2T_01_HT_DEBUG_CMDm },
    { "IFTA40_E2T_01_HT_DEBUG_KEYm", IFTA40_E2T_01_HT_DEBUG_KEYm },
    { "IFTA40_E2T_01_HT_DEBUG_RESULTm", IFTA40_E2T_01_HT_DEBUG_RESULTm },
    { "IFTA40_E2T_01_KEY_ATTRIBUTESm", IFTA40_E2T_01_KEY_ATTRIBUTESm },
    { "IFTA40_E2T_01_KEY_MASK_TABLEm", IFTA40_E2T_01_KEY_MASK_TABLEm },
    { "IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", IFTA40_E2T_01_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_0m", IFTA40_E2T_01_LTS_POLICY_EXT_0m },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA40_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_1m", IFTA40_E2T_01_LTS_POLICY_EXT_1m },
    { "IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA40_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_POLICY_FLOP_0m", IFTA40_E2T_01_LTS_POLICY_FLOP_0m },
    { "IFTA40_E2T_01_LTS_POLICY_FLOP_1m", IFTA40_E2T_01_LTS_POLICY_FLOP_1m },
    { "IFTA40_E2T_01_LTS_PRE_SELm", IFTA40_E2T_01_LTS_PRE_SELm },
    { "IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA40_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYm", IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA40_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_TCAM_0_ONLYm", IFTA40_E2T_01_LTS_TCAM_0_ONLYm },
    { "IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA40_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA40_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYm", IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA40_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_01_LTS_TCAM_1_ONLYm", IFTA40_E2T_01_LTS_TCAM_1_ONLYm },
    { "IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA40_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEm", IFTA40_E2T_01_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_0m", IFTA40_E2T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA40_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_1m", IFTA40_E2T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA40_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA40_E2T_01_RAM_CONTROLm", IFTA40_E2T_01_RAM_CONTROLm },
    { "IFTA40_E2T_01_RAM_TM_CONTROLr", IFTA40_E2T_01_RAM_TM_CONTROLr },
    { "IFTA40_E2T_01_REMAP_TABLE_Am", IFTA40_E2T_01_REMAP_TABLE_Am },
    { "IFTA40_E2T_01_REMAP_TABLE_Bm", IFTA40_E2T_01_REMAP_TABLE_Bm },
    { "IFTA40_E2T_01_SHARED_BANKS_CONTROLm", IFTA40_E2T_01_SHARED_BANKS_CONTROLm },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA40_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA40_E2T_01_TILE_CONFIGr", IFTA40_E2T_01_TILE_CONFIGr },
    { "IFTA40_SBR_BSTR_SELm", IFTA40_SBR_BSTR_SELm },
    { "IFTA40_SBR_BUS_STR_ENBr", IFTA40_SBR_BUS_STR_ENBr },
    { "IFTA40_SBR_PROFILE_TABLE_0m", IFTA40_SBR_PROFILE_TABLE_0m },
    { "IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA40_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA40_SBR_PROFILE_TABLE_1m", IFTA40_SBR_PROFILE_TABLE_1m },
    { "IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLr", IFTA40_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA40_SBR_PROFILE_TABLE_2m", IFTA40_SBR_PROFILE_TABLE_2m },
    { "IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLr", IFTA40_SBR_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA40_SBR_RAM_TM_CONTROLr", IFTA40_SBR_RAM_TM_CONTROLr },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_0m", IFTA40_T4T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_1m", IFTA40_T4T_00_HIT_INDEX_PROFILE_1m },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_2m", IFTA40_T4T_00_HIT_INDEX_PROFILE_2m },
    { "IFTA40_T4T_00_HIT_INDEX_PROFILE_3m", IFTA40_T4T_00_HIT_INDEX_PROFILE_3m },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_0m", IFTA40_T4T_00_LTPR_PROFILE_TABLE_0m },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_1m", IFTA40_T4T_00_LTPR_PROFILE_TABLE_1m },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_2m", IFTA40_T4T_00_LTPR_PROFILE_TABLE_2m },
    { "IFTA40_T4T_00_LTPR_PROFILE_TABLE_3m", IFTA40_T4T_00_LTPR_PROFILE_TABLE_3m },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_0m", IFTA40_T4T_00_LTS_POLICY_EXT_0m },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA40_T4T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_1m", IFTA40_T4T_00_LTS_POLICY_EXT_1m },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA40_T4T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_2m", IFTA40_T4T_00_LTS_POLICY_EXT_2m },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLr", IFTA40_T4T_00_LTS_POLICY_EXT_2_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_3m", IFTA40_T4T_00_LTS_POLICY_EXT_3m },
    { "IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLr", IFTA40_T4T_00_LTS_POLICY_EXT_3_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_PRE_SELm", IFTA40_T4T_00_LTS_PRE_SELm },
    { "IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA40_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYm", IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_0_ONLYm", IFTA40_T4T_00_LTS_TCAM_0_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA40_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYm", IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_1_ONLYm", IFTA40_T4T_00_LTS_TCAM_1_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA40_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYm", IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_2_ONLYm", IFTA40_T4T_00_LTS_TCAM_2_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA40_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYm", IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_LTS_TCAM_3_ONLYm", IFTA40_T4T_00_LTS_TCAM_3_ONLYm },
    { "IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA40_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_0m", IFTA40_T4T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA40_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_1m", IFTA40_T4T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA40_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_2m", IFTA40_T4T_00_PDD_PROFILE_TABLE_2m },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA40_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_3m", IFTA40_T4T_00_PDD_PROFILE_TABLE_3m },
    { "IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA40_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA40_T4T_00_RAM_TM_CONTROLr", IFTA40_T4T_00_RAM_TM_CONTROLr },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA40_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA40_T4T_00_TILE_CONFIGr", IFTA40_T4T_00_TILE_CONFIGr },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_0m", IFTA40_T4T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_1m", IFTA40_T4T_01_HIT_INDEX_PROFILE_1m },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_2m", IFTA40_T4T_01_HIT_INDEX_PROFILE_2m },
    { "IFTA40_T4T_01_HIT_INDEX_PROFILE_3m", IFTA40_T4T_01_HIT_INDEX_PROFILE_3m },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_0m", IFTA40_T4T_01_LTPR_PROFILE_TABLE_0m },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_1m", IFTA40_T4T_01_LTPR_PROFILE_TABLE_1m },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_2m", IFTA40_T4T_01_LTPR_PROFILE_TABLE_2m },
    { "IFTA40_T4T_01_LTPR_PROFILE_TABLE_3m", IFTA40_T4T_01_LTPR_PROFILE_TABLE_3m },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_0m", IFTA40_T4T_01_LTS_POLICY_EXT_0m },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA40_T4T_01_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_1m", IFTA40_T4T_01_LTS_POLICY_EXT_1m },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA40_T4T_01_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_2m", IFTA40_T4T_01_LTS_POLICY_EXT_2m },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLr", IFTA40_T4T_01_LTS_POLICY_EXT_2_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_3m", IFTA40_T4T_01_LTS_POLICY_EXT_3m },
    { "IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLr", IFTA40_T4T_01_LTS_POLICY_EXT_3_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_PRE_SELm", IFTA40_T4T_01_LTS_PRE_SELm },
    { "IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA40_T4T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYm", IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_0_ONLYm", IFTA40_T4T_01_LTS_TCAM_0_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA40_T4T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYm", IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_1_ONLYm", IFTA40_T4T_01_LTS_TCAM_1_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA40_T4T_01_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYm", IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_2_ONLYm", IFTA40_T4T_01_LTS_TCAM_2_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA40_T4T_01_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYm", IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_LTS_TCAM_3_ONLYm", IFTA40_T4T_01_LTS_TCAM_3_ONLYm },
    { "IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA40_T4T_01_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_0m", IFTA40_T4T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA40_T4T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_1m", IFTA40_T4T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA40_T4T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_2m", IFTA40_T4T_01_PDD_PROFILE_TABLE_2m },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA40_T4T_01_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_3m", IFTA40_T4T_01_PDD_PROFILE_TABLE_3m },
    { "IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA40_T4T_01_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA40_T4T_01_RAM_TM_CONTROLr", IFTA40_T4T_01_RAM_TM_CONTROLr },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA40_T4T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA40_T4T_01_TILE_CONFIGr", IFTA40_T4T_01_TILE_CONFIGr },
    { "IFTA50_I1T_00_HIT_INDEX_PROFILE_0m", IFTA50_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA50_I1T_00_LTS_PRE_SELm", IFTA50_I1T_00_LTS_PRE_SELm },
    { "IFTA50_I1T_00_LTS_TCAM_0m", IFTA50_I1T_00_LTS_TCAM_0m },
    { "IFTA50_I1T_00_PDD_PROFILE_TABLE_0m", IFTA50_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA50_I1T_01_HIT_INDEX_PROFILE_0m", IFTA50_I1T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA50_I1T_01_LTS_PRE_SELm", IFTA50_I1T_01_LTS_PRE_SELm },
    { "IFTA50_I1T_01_LTS_TCAM_0m", IFTA50_I1T_01_LTS_TCAM_0m },
    { "IFTA50_I1T_01_PDD_PROFILE_TABLE_0m", IFTA50_I1T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA50_SBR_BSTR_SELm", IFTA50_SBR_BSTR_SELm },
    { "IFTA50_SBR_BUS_STR_ENBr", IFTA50_SBR_BUS_STR_ENBr },
    { "IFTA50_SBR_PROFILE_TABLE_0m", IFTA50_SBR_PROFILE_TABLE_0m },
    { "IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA50_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA50_SBR_PROFILE_TABLE_1m", IFTA50_SBR_PROFILE_TABLE_1m },
    { "IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLr", IFTA50_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA50_SBR_RAM_TM_CONTROLr", IFTA50_SBR_RAM_TM_CONTROLr },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_0m", IFTA50_T4T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_1m", IFTA50_T4T_00_HIT_INDEX_PROFILE_1m },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_2m", IFTA50_T4T_00_HIT_INDEX_PROFILE_2m },
    { "IFTA50_T4T_00_HIT_INDEX_PROFILE_3m", IFTA50_T4T_00_HIT_INDEX_PROFILE_3m },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_0m", IFTA50_T4T_00_LTPR_PROFILE_TABLE_0m },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_1m", IFTA50_T4T_00_LTPR_PROFILE_TABLE_1m },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_2m", IFTA50_T4T_00_LTPR_PROFILE_TABLE_2m },
    { "IFTA50_T4T_00_LTPR_PROFILE_TABLE_3m", IFTA50_T4T_00_LTPR_PROFILE_TABLE_3m },
    { "IFTA50_T4T_00_LTS_PRE_SELm", IFTA50_T4T_00_LTS_PRE_SELm },
    { "IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA50_T4T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYm", IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_0_ONLYm", IFTA50_T4T_00_LTS_TCAM_0_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA50_T4T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYm", IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_1_ONLYm", IFTA50_T4T_00_LTS_TCAM_1_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr", IFTA50_T4T_00_LTS_TCAM_2_CAM_TM_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYm", IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_2_DATA_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_2_ONLYm", IFTA50_T4T_00_LTS_TCAM_2_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_2_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr", IFTA50_T4T_00_LTS_TCAM_3_CAM_TM_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYm", IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_3_DATA_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_LTS_TCAM_3_ONLYm", IFTA50_T4T_00_LTS_TCAM_3_ONLYm },
    { "IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr", IFTA50_T4T_00_LTS_TCAM_3_ONLY_SER_CONTROLr },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_0m", IFTA50_T4T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA50_T4T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_1m", IFTA50_T4T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA50_T4T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_2m", IFTA50_T4T_00_PDD_PROFILE_TABLE_2m },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr", IFTA50_T4T_00_PDD_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_3m", IFTA50_T4T_00_PDD_PROFILE_TABLE_3m },
    { "IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr", IFTA50_T4T_00_PDD_PROFILE_TABLE_3_SER_CONTROLr },
    { "IFTA50_T4T_00_RAM_TM_CONTROLr", IFTA50_T4T_00_RAM_TM_CONTROLr },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA50_T4T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA50_T4T_00_TILE_CONFIGr", IFTA50_T4T_00_TILE_CONFIGr },
    { "IFTA60_I1T_00_HIT_INDEX_PROFILE_0m", IFTA60_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA60_I1T_00_LTS_PRE_SELm", IFTA60_I1T_00_LTS_PRE_SELm },
    { "IFTA60_I1T_00_LTS_TCAM_0m", IFTA60_I1T_00_LTS_TCAM_0m },
    { "IFTA60_I1T_00_PDD_PROFILE_TABLE_0m", IFTA60_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA60_I1T_01_HIT_INDEX_PROFILE_0m", IFTA60_I1T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA60_I1T_01_LTS_PRE_SELm", IFTA60_I1T_01_LTS_PRE_SELm },
    { "IFTA60_I1T_01_LTS_TCAM_0m", IFTA60_I1T_01_LTS_TCAM_0m },
    { "IFTA60_I1T_01_PDD_PROFILE_TABLE_0m", IFTA60_I1T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA60_I1T_02_HIT_INDEX_PROFILE_0m", IFTA60_I1T_02_HIT_INDEX_PROFILE_0m },
    { "IFTA60_I1T_02_LTS_PRE_SELm", IFTA60_I1T_02_LTS_PRE_SELm },
    { "IFTA60_I1T_02_LTS_TCAM_0m", IFTA60_I1T_02_LTS_TCAM_0m },
    { "IFTA60_I1T_02_PDD_PROFILE_TABLE_0m", IFTA60_I1T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA60_SBR_BSTR_SELm", IFTA60_SBR_BSTR_SELm },
    { "IFTA60_SBR_BUS_STR_ENBr", IFTA60_SBR_BUS_STR_ENBr },
    { "IFTA60_SBR_PROFILE_TABLE_0m", IFTA60_SBR_PROFILE_TABLE_0m },
    { "IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA60_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA60_SBR_RAM_TM_CONTROLr", IFTA60_SBR_RAM_TM_CONTROLr },
    { "IFTA70_I1T_00_HIT_INDEX_PROFILE_0m", IFTA70_I1T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA70_I1T_00_LTS_PRE_SELm", IFTA70_I1T_00_LTS_PRE_SELm },
    { "IFTA70_I1T_00_LTS_TCAM_0m", IFTA70_I1T_00_LTS_TCAM_0m },
    { "IFTA70_I1T_00_PDD_PROFILE_TABLE_0m", IFTA70_I1T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA70_I1T_01_HIT_INDEX_PROFILE_0m", IFTA70_I1T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA70_I1T_01_LTS_PRE_SELm", IFTA70_I1T_01_LTS_PRE_SELm },
    { "IFTA70_I1T_01_LTS_TCAM_0m", IFTA70_I1T_01_LTS_TCAM_0m },
    { "IFTA70_I1T_01_PDD_PROFILE_TABLE_0m", IFTA70_I1T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA70_SBR_BSTR_SELm", IFTA70_SBR_BSTR_SELm },
    { "IFTA70_SBR_BUS_STR_ENBr", IFTA70_SBR_BUS_STR_ENBr },
    { "IFTA70_SBR_PROFILE_TABLE_0m", IFTA70_SBR_PROFILE_TABLE_0m },
    { "IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA70_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA70_SBR_RAM_TM_CONTROLr", IFTA70_SBR_RAM_TM_CONTROLr },
    { "IFTA80_E2T_00_ACTION_TABLE_Am", IFTA80_E2T_00_ACTION_TABLE_Am },
    { "IFTA80_E2T_00_ACTION_TABLE_Bm", IFTA80_E2T_00_ACTION_TABLE_Bm },
    { "IFTA80_E2T_00_ARRAY_MISS_POLICYm", IFTA80_E2T_00_ARRAY_MISS_POLICYm },
    { "IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA80_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA80_E2T_00_B0_DOUBLEm", IFTA80_E2T_00_B0_DOUBLEm },
    { "IFTA80_E2T_00_B0_ECCm", IFTA80_E2T_00_B0_ECCm },
    { "IFTA80_E2T_00_B0_LPm", IFTA80_E2T_00_B0_LPm },
    { "IFTA80_E2T_00_B0_QUADm", IFTA80_E2T_00_B0_QUADm },
    { "IFTA80_E2T_00_B0_SINGLEm", IFTA80_E2T_00_B0_SINGLEm },
    { "IFTA80_E2T_00_B1_DOUBLEm", IFTA80_E2T_00_B1_DOUBLEm },
    { "IFTA80_E2T_00_B1_ECCm", IFTA80_E2T_00_B1_ECCm },
    { "IFTA80_E2T_00_B1_LPm", IFTA80_E2T_00_B1_LPm },
    { "IFTA80_E2T_00_B1_QUADm", IFTA80_E2T_00_B1_QUADm },
    { "IFTA80_E2T_00_B1_SINGLEm", IFTA80_E2T_00_B1_SINGLEm },
    { "IFTA80_E2T_00_HASH_CONTROLm", IFTA80_E2T_00_HASH_CONTROLm },
    { "IFTA80_E2T_00_HIT_INDEX_PROFILEm", IFTA80_E2T_00_HIT_INDEX_PROFILEm },
    { "IFTA80_E2T_00_HT_DEBUG_CMDm", IFTA80_E2T_00_HT_DEBUG_CMDm },
    { "IFTA80_E2T_00_HT_DEBUG_KEYm", IFTA80_E2T_00_HT_DEBUG_KEYm },
    { "IFTA80_E2T_00_HT_DEBUG_RESULTm", IFTA80_E2T_00_HT_DEBUG_RESULTm },
    { "IFTA80_E2T_00_KEY_ATTRIBUTESm", IFTA80_E2T_00_KEY_ATTRIBUTESm },
    { "IFTA80_E2T_00_KEY_MASK_TABLEm", IFTA80_E2T_00_KEY_MASK_TABLEm },
    { "IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", IFTA80_E2T_00_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_0m", IFTA80_E2T_00_LTS_POLICY_EXT_0m },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_1m", IFTA80_E2T_00_LTS_POLICY_EXT_1m },
    { "IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_POLICY_FLOP_0m", IFTA80_E2T_00_LTS_POLICY_FLOP_0m },
    { "IFTA80_E2T_00_LTS_POLICY_FLOP_1m", IFTA80_E2T_00_LTS_POLICY_FLOP_1m },
    { "IFTA80_E2T_00_LTS_PRE_SELm", IFTA80_E2T_00_LTS_PRE_SELm },
    { "IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYm", IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_TCAM_0_ONLYm", IFTA80_E2T_00_LTS_TCAM_0_ONLYm },
    { "IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYm", IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_00_LTS_TCAM_1_ONLYm", IFTA80_E2T_00_LTS_TCAM_1_ONLYm },
    { "IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEm", IFTA80_E2T_00_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_0m", IFTA80_E2T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_1m", IFTA80_E2T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_E2T_00_RAM_CONTROLm", IFTA80_E2T_00_RAM_CONTROLm },
    { "IFTA80_E2T_00_RAM_TM_CONTROLr", IFTA80_E2T_00_RAM_TM_CONTROLr },
    { "IFTA80_E2T_00_REMAP_TABLE_Am", IFTA80_E2T_00_REMAP_TABLE_Am },
    { "IFTA80_E2T_00_REMAP_TABLE_Bm", IFTA80_E2T_00_REMAP_TABLE_Bm },
    { "IFTA80_E2T_00_SHARED_BANKS_CONTROLm", IFTA80_E2T_00_SHARED_BANKS_CONTROLm },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_E2T_00_TILE_CONFIGr", IFTA80_E2T_00_TILE_CONFIGr },
    { "IFTA80_E2T_01_ACTION_TABLE_Am", IFTA80_E2T_01_ACTION_TABLE_Am },
    { "IFTA80_E2T_01_ACTION_TABLE_Bm", IFTA80_E2T_01_ACTION_TABLE_Bm },
    { "IFTA80_E2T_01_ARRAY_MISS_POLICYm", IFTA80_E2T_01_ARRAY_MISS_POLICYm },
    { "IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA80_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA80_E2T_01_B0_DOUBLEm", IFTA80_E2T_01_B0_DOUBLEm },
    { "IFTA80_E2T_01_B0_ECCm", IFTA80_E2T_01_B0_ECCm },
    { "IFTA80_E2T_01_B0_LPm", IFTA80_E2T_01_B0_LPm },
    { "IFTA80_E2T_01_B0_QUADm", IFTA80_E2T_01_B0_QUADm },
    { "IFTA80_E2T_01_B0_SINGLEm", IFTA80_E2T_01_B0_SINGLEm },
    { "IFTA80_E2T_01_B1_DOUBLEm", IFTA80_E2T_01_B1_DOUBLEm },
    { "IFTA80_E2T_01_B1_ECCm", IFTA80_E2T_01_B1_ECCm },
    { "IFTA80_E2T_01_B1_LPm", IFTA80_E2T_01_B1_LPm },
    { "IFTA80_E2T_01_B1_QUADm", IFTA80_E2T_01_B1_QUADm },
    { "IFTA80_E2T_01_B1_SINGLEm", IFTA80_E2T_01_B1_SINGLEm },
    { "IFTA80_E2T_01_HASH_CONTROLm", IFTA80_E2T_01_HASH_CONTROLm },
    { "IFTA80_E2T_01_HIT_INDEX_PROFILEm", IFTA80_E2T_01_HIT_INDEX_PROFILEm },
    { "IFTA80_E2T_01_HT_DEBUG_CMDm", IFTA80_E2T_01_HT_DEBUG_CMDm },
    { "IFTA80_E2T_01_HT_DEBUG_KEYm", IFTA80_E2T_01_HT_DEBUG_KEYm },
    { "IFTA80_E2T_01_HT_DEBUG_RESULTm", IFTA80_E2T_01_HT_DEBUG_RESULTm },
    { "IFTA80_E2T_01_KEY_ATTRIBUTESm", IFTA80_E2T_01_KEY_ATTRIBUTESm },
    { "IFTA80_E2T_01_KEY_MASK_TABLEm", IFTA80_E2T_01_KEY_MASK_TABLEm },
    { "IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", IFTA80_E2T_01_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_0m", IFTA80_E2T_01_LTS_POLICY_EXT_0m },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_1m", IFTA80_E2T_01_LTS_POLICY_EXT_1m },
    { "IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_POLICY_FLOP_0m", IFTA80_E2T_01_LTS_POLICY_FLOP_0m },
    { "IFTA80_E2T_01_LTS_POLICY_FLOP_1m", IFTA80_E2T_01_LTS_POLICY_FLOP_1m },
    { "IFTA80_E2T_01_LTS_PRE_SELm", IFTA80_E2T_01_LTS_PRE_SELm },
    { "IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYm", IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_TCAM_0_ONLYm", IFTA80_E2T_01_LTS_TCAM_0_ONLYm },
    { "IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYm", IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_01_LTS_TCAM_1_ONLYm", IFTA80_E2T_01_LTS_TCAM_1_ONLYm },
    { "IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEm", IFTA80_E2T_01_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_0m", IFTA80_E2T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_1m", IFTA80_E2T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_E2T_01_RAM_CONTROLm", IFTA80_E2T_01_RAM_CONTROLm },
    { "IFTA80_E2T_01_RAM_TM_CONTROLr", IFTA80_E2T_01_RAM_TM_CONTROLr },
    { "IFTA80_E2T_01_REMAP_TABLE_Am", IFTA80_E2T_01_REMAP_TABLE_Am },
    { "IFTA80_E2T_01_REMAP_TABLE_Bm", IFTA80_E2T_01_REMAP_TABLE_Bm },
    { "IFTA80_E2T_01_SHARED_BANKS_CONTROLm", IFTA80_E2T_01_SHARED_BANKS_CONTROLm },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_E2T_01_TILE_CONFIGr", IFTA80_E2T_01_TILE_CONFIGr },
    { "IFTA80_E2T_02_ACTION_TABLE_Am", IFTA80_E2T_02_ACTION_TABLE_Am },
    { "IFTA80_E2T_02_ACTION_TABLE_Bm", IFTA80_E2T_02_ACTION_TABLE_Bm },
    { "IFTA80_E2T_02_ARRAY_MISS_POLICYm", IFTA80_E2T_02_ARRAY_MISS_POLICYm },
    { "IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA80_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA80_E2T_02_B0_DOUBLEm", IFTA80_E2T_02_B0_DOUBLEm },
    { "IFTA80_E2T_02_B0_ECCm", IFTA80_E2T_02_B0_ECCm },
    { "IFTA80_E2T_02_B0_LPm", IFTA80_E2T_02_B0_LPm },
    { "IFTA80_E2T_02_B0_QUADm", IFTA80_E2T_02_B0_QUADm },
    { "IFTA80_E2T_02_B0_SINGLEm", IFTA80_E2T_02_B0_SINGLEm },
    { "IFTA80_E2T_02_B1_DOUBLEm", IFTA80_E2T_02_B1_DOUBLEm },
    { "IFTA80_E2T_02_B1_ECCm", IFTA80_E2T_02_B1_ECCm },
    { "IFTA80_E2T_02_B1_LPm", IFTA80_E2T_02_B1_LPm },
    { "IFTA80_E2T_02_B1_QUADm", IFTA80_E2T_02_B1_QUADm },
    { "IFTA80_E2T_02_B1_SINGLEm", IFTA80_E2T_02_B1_SINGLEm },
    { "IFTA80_E2T_02_HASH_CONTROLm", IFTA80_E2T_02_HASH_CONTROLm },
    { "IFTA80_E2T_02_HIT_INDEX_PROFILEm", IFTA80_E2T_02_HIT_INDEX_PROFILEm },
    { "IFTA80_E2T_02_HT_DEBUG_CMDm", IFTA80_E2T_02_HT_DEBUG_CMDm },
    { "IFTA80_E2T_02_HT_DEBUG_KEYm", IFTA80_E2T_02_HT_DEBUG_KEYm },
    { "IFTA80_E2T_02_HT_DEBUG_RESULTm", IFTA80_E2T_02_HT_DEBUG_RESULTm },
    { "IFTA80_E2T_02_KEY_ATTRIBUTESm", IFTA80_E2T_02_KEY_ATTRIBUTESm },
    { "IFTA80_E2T_02_KEY_MASK_TABLEm", IFTA80_E2T_02_KEY_MASK_TABLEm },
    { "IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLr", IFTA80_E2T_02_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_0m", IFTA80_E2T_02_LTS_POLICY_EXT_0m },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_1m", IFTA80_E2T_02_LTS_POLICY_EXT_1m },
    { "IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_POLICY_FLOP_0m", IFTA80_E2T_02_LTS_POLICY_FLOP_0m },
    { "IFTA80_E2T_02_LTS_POLICY_FLOP_1m", IFTA80_E2T_02_LTS_POLICY_FLOP_1m },
    { "IFTA80_E2T_02_LTS_PRE_SELm", IFTA80_E2T_02_LTS_PRE_SELm },
    { "IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYm", IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_TCAM_0_ONLYm", IFTA80_E2T_02_LTS_TCAM_0_ONLYm },
    { "IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYm", IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_02_LTS_TCAM_1_ONLYm", IFTA80_E2T_02_LTS_TCAM_1_ONLYm },
    { "IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEm", IFTA80_E2T_02_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_0m", IFTA80_E2T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_1m", IFTA80_E2T_02_PDD_PROFILE_TABLE_1m },
    { "IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_E2T_02_RAM_CONTROLm", IFTA80_E2T_02_RAM_CONTROLm },
    { "IFTA80_E2T_02_RAM_TM_CONTROLr", IFTA80_E2T_02_RAM_TM_CONTROLr },
    { "IFTA80_E2T_02_REMAP_TABLE_Am", IFTA80_E2T_02_REMAP_TABLE_Am },
    { "IFTA80_E2T_02_REMAP_TABLE_Bm", IFTA80_E2T_02_REMAP_TABLE_Bm },
    { "IFTA80_E2T_02_SHARED_BANKS_CONTROLm", IFTA80_E2T_02_SHARED_BANKS_CONTROLm },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_E2T_02_TILE_CONFIGr", IFTA80_E2T_02_TILE_CONFIGr },
    { "IFTA80_E2T_03_ACTION_TABLE_Am", IFTA80_E2T_03_ACTION_TABLE_Am },
    { "IFTA80_E2T_03_ACTION_TABLE_Bm", IFTA80_E2T_03_ACTION_TABLE_Bm },
    { "IFTA80_E2T_03_ARRAY_MISS_POLICYm", IFTA80_E2T_03_ARRAY_MISS_POLICYm },
    { "IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA80_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA80_E2T_03_B0_DOUBLEm", IFTA80_E2T_03_B0_DOUBLEm },
    { "IFTA80_E2T_03_B0_ECCm", IFTA80_E2T_03_B0_ECCm },
    { "IFTA80_E2T_03_B0_LPm", IFTA80_E2T_03_B0_LPm },
    { "IFTA80_E2T_03_B0_QUADm", IFTA80_E2T_03_B0_QUADm },
    { "IFTA80_E2T_03_B0_SINGLEm", IFTA80_E2T_03_B0_SINGLEm },
    { "IFTA80_E2T_03_B1_DOUBLEm", IFTA80_E2T_03_B1_DOUBLEm },
    { "IFTA80_E2T_03_B1_ECCm", IFTA80_E2T_03_B1_ECCm },
    { "IFTA80_E2T_03_B1_LPm", IFTA80_E2T_03_B1_LPm },
    { "IFTA80_E2T_03_B1_QUADm", IFTA80_E2T_03_B1_QUADm },
    { "IFTA80_E2T_03_B1_SINGLEm", IFTA80_E2T_03_B1_SINGLEm },
    { "IFTA80_E2T_03_HASH_CONTROLm", IFTA80_E2T_03_HASH_CONTROLm },
    { "IFTA80_E2T_03_HIT_INDEX_PROFILEm", IFTA80_E2T_03_HIT_INDEX_PROFILEm },
    { "IFTA80_E2T_03_HT_DEBUG_CMDm", IFTA80_E2T_03_HT_DEBUG_CMDm },
    { "IFTA80_E2T_03_HT_DEBUG_KEYm", IFTA80_E2T_03_HT_DEBUG_KEYm },
    { "IFTA80_E2T_03_HT_DEBUG_RESULTm", IFTA80_E2T_03_HT_DEBUG_RESULTm },
    { "IFTA80_E2T_03_KEY_ATTRIBUTESm", IFTA80_E2T_03_KEY_ATTRIBUTESm },
    { "IFTA80_E2T_03_KEY_MASK_TABLEm", IFTA80_E2T_03_KEY_MASK_TABLEm },
    { "IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLr", IFTA80_E2T_03_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_0m", IFTA80_E2T_03_LTS_POLICY_EXT_0m },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_1m", IFTA80_E2T_03_LTS_POLICY_EXT_1m },
    { "IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_POLICY_FLOP_0m", IFTA80_E2T_03_LTS_POLICY_FLOP_0m },
    { "IFTA80_E2T_03_LTS_POLICY_FLOP_1m", IFTA80_E2T_03_LTS_POLICY_FLOP_1m },
    { "IFTA80_E2T_03_LTS_PRE_SELm", IFTA80_E2T_03_LTS_PRE_SELm },
    { "IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYm", IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_TCAM_0_ONLYm", IFTA80_E2T_03_LTS_TCAM_0_ONLYm },
    { "IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYm", IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_03_LTS_TCAM_1_ONLYm", IFTA80_E2T_03_LTS_TCAM_1_ONLYm },
    { "IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEm", IFTA80_E2T_03_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_0m", IFTA80_E2T_03_PDD_PROFILE_TABLE_0m },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_1m", IFTA80_E2T_03_PDD_PROFILE_TABLE_1m },
    { "IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_E2T_03_RAM_CONTROLm", IFTA80_E2T_03_RAM_CONTROLm },
    { "IFTA80_E2T_03_RAM_TM_CONTROLr", IFTA80_E2T_03_RAM_TM_CONTROLr },
    { "IFTA80_E2T_03_REMAP_TABLE_Am", IFTA80_E2T_03_REMAP_TABLE_Am },
    { "IFTA80_E2T_03_REMAP_TABLE_Bm", IFTA80_E2T_03_REMAP_TABLE_Bm },
    { "IFTA80_E2T_03_SHARED_BANKS_CONTROLm", IFTA80_E2T_03_SHARED_BANKS_CONTROLm },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_E2T_03_TILE_CONFIGr", IFTA80_E2T_03_TILE_CONFIGr },
    { "IFTA80_SBR_BSTR_SELm", IFTA80_SBR_BSTR_SELm },
    { "IFTA80_SBR_BUS_STR_ENBr", IFTA80_SBR_BUS_STR_ENBr },
    { "IFTA80_SBR_PROFILE_TABLE_0m", IFTA80_SBR_PROFILE_TABLE_0m },
    { "IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_SBR_PROFILE_TABLE_1m", IFTA80_SBR_PROFILE_TABLE_1m },
    { "IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_SBR_PROFILE_TABLE_2m", IFTA80_SBR_PROFILE_TABLE_2m },
    { "IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLr", IFTA80_SBR_PROFILE_TABLE_2_SER_CONTROLr },
    { "IFTA80_SBR_RAM_TM_CONTROLr", IFTA80_SBR_RAM_TM_CONTROLr },
    { "IFTA80_T2T_00_HIT_INDEX_PROFILE_0m", IFTA80_T2T_00_HIT_INDEX_PROFILE_0m },
    { "IFTA80_T2T_00_HIT_INDEX_PROFILE_1m", IFTA80_T2T_00_HIT_INDEX_PROFILE_1m },
    { "IFTA80_T2T_00_LTPR_PROFILE_TABLE_0m", IFTA80_T2T_00_LTPR_PROFILE_TABLE_0m },
    { "IFTA80_T2T_00_LTPR_PROFILE_TABLE_1m", IFTA80_T2T_00_LTPR_PROFILE_TABLE_1m },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_0m", IFTA80_T2T_00_LTS_POLICY_EXT_0m },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_T2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_1m", IFTA80_T2T_00_LTS_POLICY_EXT_1m },
    { "IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_T2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_T2T_00_LTS_PRE_SELm", IFTA80_T2T_00_LTS_PRE_SELm },
    { "IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_T2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYm", IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_T2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_00_LTS_TCAM_0_ONLYm", IFTA80_T2T_00_LTS_TCAM_0_ONLYm },
    { "IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_T2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_T2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYm", IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_T2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_00_LTS_TCAM_1_ONLYm", IFTA80_T2T_00_LTS_TCAM_1_ONLYm },
    { "IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_T2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_0m", IFTA80_T2T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_T2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_1m", IFTA80_T2T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_T2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_T2T_00_RAM_TM_CONTROLr", IFTA80_T2T_00_RAM_TM_CONTROLr },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_T2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_T2T_00_TILE_CONFIGr", IFTA80_T2T_00_TILE_CONFIGr },
    { "IFTA80_T2T_01_HIT_INDEX_PROFILE_0m", IFTA80_T2T_01_HIT_INDEX_PROFILE_0m },
    { "IFTA80_T2T_01_HIT_INDEX_PROFILE_1m", IFTA80_T2T_01_HIT_INDEX_PROFILE_1m },
    { "IFTA80_T2T_01_LTPR_PROFILE_TABLE_0m", IFTA80_T2T_01_LTPR_PROFILE_TABLE_0m },
    { "IFTA80_T2T_01_LTPR_PROFILE_TABLE_1m", IFTA80_T2T_01_LTPR_PROFILE_TABLE_1m },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_0m", IFTA80_T2T_01_LTS_POLICY_EXT_0m },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA80_T2T_01_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_1m", IFTA80_T2T_01_LTS_POLICY_EXT_1m },
    { "IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA80_T2T_01_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA80_T2T_01_LTS_PRE_SELm", IFTA80_T2T_01_LTS_PRE_SELm },
    { "IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA80_T2T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYm", IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA80_T2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_01_LTS_TCAM_0_ONLYm", IFTA80_T2T_01_LTS_TCAM_0_ONLYm },
    { "IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA80_T2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA80_T2T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYm", IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA80_T2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_01_LTS_TCAM_1_ONLYm", IFTA80_T2T_01_LTS_TCAM_1_ONLYm },
    { "IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA80_T2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_0m", IFTA80_T2T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA80_T2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_1m", IFTA80_T2T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA80_T2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA80_T2T_01_RAM_TM_CONTROLr", IFTA80_T2T_01_RAM_TM_CONTROLr },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA80_T2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA80_T2T_01_TILE_CONFIGr", IFTA80_T2T_01_TILE_CONFIGr },
    { "IFTA90_E2T_00_ACTION_TABLE_Am", IFTA90_E2T_00_ACTION_TABLE_Am },
    { "IFTA90_E2T_00_ACTION_TABLE_Bm", IFTA90_E2T_00_ACTION_TABLE_Bm },
    { "IFTA90_E2T_00_ARRAY_MISS_POLICYm", IFTA90_E2T_00_ARRAY_MISS_POLICYm },
    { "IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA90_E2T_00_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA90_E2T_00_B0_DOUBLEm", IFTA90_E2T_00_B0_DOUBLEm },
    { "IFTA90_E2T_00_B0_ECCm", IFTA90_E2T_00_B0_ECCm },
    { "IFTA90_E2T_00_B0_LPm", IFTA90_E2T_00_B0_LPm },
    { "IFTA90_E2T_00_B0_QUADm", IFTA90_E2T_00_B0_QUADm },
    { "IFTA90_E2T_00_B0_SINGLEm", IFTA90_E2T_00_B0_SINGLEm },
    { "IFTA90_E2T_00_B1_DOUBLEm", IFTA90_E2T_00_B1_DOUBLEm },
    { "IFTA90_E2T_00_B1_ECCm", IFTA90_E2T_00_B1_ECCm },
    { "IFTA90_E2T_00_B1_LPm", IFTA90_E2T_00_B1_LPm },
    { "IFTA90_E2T_00_B1_QUADm", IFTA90_E2T_00_B1_QUADm },
    { "IFTA90_E2T_00_B1_SINGLEm", IFTA90_E2T_00_B1_SINGLEm },
    { "IFTA90_E2T_00_HASH_CONTROLm", IFTA90_E2T_00_HASH_CONTROLm },
    { "IFTA90_E2T_00_HIT_INDEX_PROFILEm", IFTA90_E2T_00_HIT_INDEX_PROFILEm },
    { "IFTA90_E2T_00_HT_DEBUG_CMDm", IFTA90_E2T_00_HT_DEBUG_CMDm },
    { "IFTA90_E2T_00_HT_DEBUG_KEYm", IFTA90_E2T_00_HT_DEBUG_KEYm },
    { "IFTA90_E2T_00_HT_DEBUG_RESULTm", IFTA90_E2T_00_HT_DEBUG_RESULTm },
    { "IFTA90_E2T_00_KEY_ATTRIBUTESm", IFTA90_E2T_00_KEY_ATTRIBUTESm },
    { "IFTA90_E2T_00_KEY_MASK_TABLEm", IFTA90_E2T_00_KEY_MASK_TABLEm },
    { "IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLr", IFTA90_E2T_00_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_0m", IFTA90_E2T_00_LTS_POLICY_EXT_0m },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA90_E2T_00_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_1m", IFTA90_E2T_00_LTS_POLICY_EXT_1m },
    { "IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA90_E2T_00_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_POLICY_FLOP_0m", IFTA90_E2T_00_LTS_POLICY_FLOP_0m },
    { "IFTA90_E2T_00_LTS_POLICY_FLOP_1m", IFTA90_E2T_00_LTS_POLICY_FLOP_1m },
    { "IFTA90_E2T_00_LTS_PRE_SELm", IFTA90_E2T_00_LTS_PRE_SELm },
    { "IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA90_E2T_00_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYm", IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_00_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_TCAM_0_ONLYm", IFTA90_E2T_00_LTS_TCAM_0_ONLYm },
    { "IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA90_E2T_00_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA90_E2T_00_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYm", IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_00_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_00_LTS_TCAM_1_ONLYm", IFTA90_E2T_00_LTS_TCAM_1_ONLYm },
    { "IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA90_E2T_00_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEm", IFTA90_E2T_00_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_0m", IFTA90_E2T_00_PDD_PROFILE_TABLE_0m },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA90_E2T_00_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_1m", IFTA90_E2T_00_PDD_PROFILE_TABLE_1m },
    { "IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA90_E2T_00_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA90_E2T_00_RAM_CONTROLm", IFTA90_E2T_00_RAM_CONTROLm },
    { "IFTA90_E2T_00_RAM_TM_CONTROLr", IFTA90_E2T_00_RAM_TM_CONTROLr },
    { "IFTA90_E2T_00_REMAP_TABLE_Am", IFTA90_E2T_00_REMAP_TABLE_Am },
    { "IFTA90_E2T_00_REMAP_TABLE_Bm", IFTA90_E2T_00_REMAP_TABLE_Bm },
    { "IFTA90_E2T_00_SHARED_BANKS_CONTROLm", IFTA90_E2T_00_SHARED_BANKS_CONTROLm },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA90_E2T_00_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA90_E2T_00_TILE_CONFIGr", IFTA90_E2T_00_TILE_CONFIGr },
    { "IFTA90_E2T_01_ACTION_TABLE_Am", IFTA90_E2T_01_ACTION_TABLE_Am },
    { "IFTA90_E2T_01_ACTION_TABLE_Bm", IFTA90_E2T_01_ACTION_TABLE_Bm },
    { "IFTA90_E2T_01_ARRAY_MISS_POLICYm", IFTA90_E2T_01_ARRAY_MISS_POLICYm },
    { "IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA90_E2T_01_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA90_E2T_01_B0_DOUBLEm", IFTA90_E2T_01_B0_DOUBLEm },
    { "IFTA90_E2T_01_B0_ECCm", IFTA90_E2T_01_B0_ECCm },
    { "IFTA90_E2T_01_B0_LPm", IFTA90_E2T_01_B0_LPm },
    { "IFTA90_E2T_01_B0_QUADm", IFTA90_E2T_01_B0_QUADm },
    { "IFTA90_E2T_01_B0_SINGLEm", IFTA90_E2T_01_B0_SINGLEm },
    { "IFTA90_E2T_01_B1_DOUBLEm", IFTA90_E2T_01_B1_DOUBLEm },
    { "IFTA90_E2T_01_B1_ECCm", IFTA90_E2T_01_B1_ECCm },
    { "IFTA90_E2T_01_B1_LPm", IFTA90_E2T_01_B1_LPm },
    { "IFTA90_E2T_01_B1_QUADm", IFTA90_E2T_01_B1_QUADm },
    { "IFTA90_E2T_01_B1_SINGLEm", IFTA90_E2T_01_B1_SINGLEm },
    { "IFTA90_E2T_01_HASH_CONTROLm", IFTA90_E2T_01_HASH_CONTROLm },
    { "IFTA90_E2T_01_HIT_INDEX_PROFILEm", IFTA90_E2T_01_HIT_INDEX_PROFILEm },
    { "IFTA90_E2T_01_HT_DEBUG_CMDm", IFTA90_E2T_01_HT_DEBUG_CMDm },
    { "IFTA90_E2T_01_HT_DEBUG_KEYm", IFTA90_E2T_01_HT_DEBUG_KEYm },
    { "IFTA90_E2T_01_HT_DEBUG_RESULTm", IFTA90_E2T_01_HT_DEBUG_RESULTm },
    { "IFTA90_E2T_01_KEY_ATTRIBUTESm", IFTA90_E2T_01_KEY_ATTRIBUTESm },
    { "IFTA90_E2T_01_KEY_MASK_TABLEm", IFTA90_E2T_01_KEY_MASK_TABLEm },
    { "IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLr", IFTA90_E2T_01_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_0m", IFTA90_E2T_01_LTS_POLICY_EXT_0m },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA90_E2T_01_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_1m", IFTA90_E2T_01_LTS_POLICY_EXT_1m },
    { "IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA90_E2T_01_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_POLICY_FLOP_0m", IFTA90_E2T_01_LTS_POLICY_FLOP_0m },
    { "IFTA90_E2T_01_LTS_POLICY_FLOP_1m", IFTA90_E2T_01_LTS_POLICY_FLOP_1m },
    { "IFTA90_E2T_01_LTS_PRE_SELm", IFTA90_E2T_01_LTS_PRE_SELm },
    { "IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA90_E2T_01_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYm", IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_01_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_TCAM_0_ONLYm", IFTA90_E2T_01_LTS_TCAM_0_ONLYm },
    { "IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA90_E2T_01_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA90_E2T_01_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYm", IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_01_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_01_LTS_TCAM_1_ONLYm", IFTA90_E2T_01_LTS_TCAM_1_ONLYm },
    { "IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA90_E2T_01_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEm", IFTA90_E2T_01_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_0m", IFTA90_E2T_01_PDD_PROFILE_TABLE_0m },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA90_E2T_01_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_1m", IFTA90_E2T_01_PDD_PROFILE_TABLE_1m },
    { "IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA90_E2T_01_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA90_E2T_01_RAM_CONTROLm", IFTA90_E2T_01_RAM_CONTROLm },
    { "IFTA90_E2T_01_RAM_TM_CONTROLr", IFTA90_E2T_01_RAM_TM_CONTROLr },
    { "IFTA90_E2T_01_REMAP_TABLE_Am", IFTA90_E2T_01_REMAP_TABLE_Am },
    { "IFTA90_E2T_01_REMAP_TABLE_Bm", IFTA90_E2T_01_REMAP_TABLE_Bm },
    { "IFTA90_E2T_01_SHARED_BANKS_CONTROLm", IFTA90_E2T_01_SHARED_BANKS_CONTROLm },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA90_E2T_01_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA90_E2T_01_TILE_CONFIGr", IFTA90_E2T_01_TILE_CONFIGr },
    { "IFTA90_E2T_02_ACTION_TABLE_Am", IFTA90_E2T_02_ACTION_TABLE_Am },
    { "IFTA90_E2T_02_ACTION_TABLE_Bm", IFTA90_E2T_02_ACTION_TABLE_Bm },
    { "IFTA90_E2T_02_ARRAY_MISS_POLICYm", IFTA90_E2T_02_ARRAY_MISS_POLICYm },
    { "IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA90_E2T_02_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA90_E2T_02_B0_DOUBLEm", IFTA90_E2T_02_B0_DOUBLEm },
    { "IFTA90_E2T_02_B0_ECCm", IFTA90_E2T_02_B0_ECCm },
    { "IFTA90_E2T_02_B0_LPm", IFTA90_E2T_02_B0_LPm },
    { "IFTA90_E2T_02_B0_QUADm", IFTA90_E2T_02_B0_QUADm },
    { "IFTA90_E2T_02_B0_SINGLEm", IFTA90_E2T_02_B0_SINGLEm },
    { "IFTA90_E2T_02_B1_DOUBLEm", IFTA90_E2T_02_B1_DOUBLEm },
    { "IFTA90_E2T_02_B1_ECCm", IFTA90_E2T_02_B1_ECCm },
    { "IFTA90_E2T_02_B1_LPm", IFTA90_E2T_02_B1_LPm },
    { "IFTA90_E2T_02_B1_QUADm", IFTA90_E2T_02_B1_QUADm },
    { "IFTA90_E2T_02_B1_SINGLEm", IFTA90_E2T_02_B1_SINGLEm },
    { "IFTA90_E2T_02_HASH_CONTROLm", IFTA90_E2T_02_HASH_CONTROLm },
    { "IFTA90_E2T_02_HIT_INDEX_PROFILEm", IFTA90_E2T_02_HIT_INDEX_PROFILEm },
    { "IFTA90_E2T_02_HT_DEBUG_CMDm", IFTA90_E2T_02_HT_DEBUG_CMDm },
    { "IFTA90_E2T_02_HT_DEBUG_KEYm", IFTA90_E2T_02_HT_DEBUG_KEYm },
    { "IFTA90_E2T_02_HT_DEBUG_RESULTm", IFTA90_E2T_02_HT_DEBUG_RESULTm },
    { "IFTA90_E2T_02_KEY_ATTRIBUTESm", IFTA90_E2T_02_KEY_ATTRIBUTESm },
    { "IFTA90_E2T_02_KEY_MASK_TABLEm", IFTA90_E2T_02_KEY_MASK_TABLEm },
    { "IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLr", IFTA90_E2T_02_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_0m", IFTA90_E2T_02_LTS_POLICY_EXT_0m },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA90_E2T_02_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_1m", IFTA90_E2T_02_LTS_POLICY_EXT_1m },
    { "IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA90_E2T_02_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_POLICY_FLOP_0m", IFTA90_E2T_02_LTS_POLICY_FLOP_0m },
    { "IFTA90_E2T_02_LTS_POLICY_FLOP_1m", IFTA90_E2T_02_LTS_POLICY_FLOP_1m },
    { "IFTA90_E2T_02_LTS_PRE_SELm", IFTA90_E2T_02_LTS_PRE_SELm },
    { "IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA90_E2T_02_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYm", IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_02_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_TCAM_0_ONLYm", IFTA90_E2T_02_LTS_TCAM_0_ONLYm },
    { "IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA90_E2T_02_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA90_E2T_02_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYm", IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_02_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_02_LTS_TCAM_1_ONLYm", IFTA90_E2T_02_LTS_TCAM_1_ONLYm },
    { "IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA90_E2T_02_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEm", IFTA90_E2T_02_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_0m", IFTA90_E2T_02_PDD_PROFILE_TABLE_0m },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA90_E2T_02_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_1m", IFTA90_E2T_02_PDD_PROFILE_TABLE_1m },
    { "IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA90_E2T_02_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA90_E2T_02_RAM_CONTROLm", IFTA90_E2T_02_RAM_CONTROLm },
    { "IFTA90_E2T_02_RAM_TM_CONTROLr", IFTA90_E2T_02_RAM_TM_CONTROLr },
    { "IFTA90_E2T_02_REMAP_TABLE_Am", IFTA90_E2T_02_REMAP_TABLE_Am },
    { "IFTA90_E2T_02_REMAP_TABLE_Bm", IFTA90_E2T_02_REMAP_TABLE_Bm },
    { "IFTA90_E2T_02_SHARED_BANKS_CONTROLm", IFTA90_E2T_02_SHARED_BANKS_CONTROLm },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA90_E2T_02_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA90_E2T_02_TILE_CONFIGr", IFTA90_E2T_02_TILE_CONFIGr },
    { "IFTA90_E2T_03_ACTION_TABLE_Am", IFTA90_E2T_03_ACTION_TABLE_Am },
    { "IFTA90_E2T_03_ACTION_TABLE_Bm", IFTA90_E2T_03_ACTION_TABLE_Bm },
    { "IFTA90_E2T_03_ARRAY_MISS_POLICYm", IFTA90_E2T_03_ARRAY_MISS_POLICYm },
    { "IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr", IFTA90_E2T_03_ARRAY_MISS_POLICY_SER_CONTROLr },
    { "IFTA90_E2T_03_B0_DOUBLEm", IFTA90_E2T_03_B0_DOUBLEm },
    { "IFTA90_E2T_03_B0_ECCm", IFTA90_E2T_03_B0_ECCm },
    { "IFTA90_E2T_03_B0_LPm", IFTA90_E2T_03_B0_LPm },
    { "IFTA90_E2T_03_B0_QUADm", IFTA90_E2T_03_B0_QUADm },
    { "IFTA90_E2T_03_B0_SINGLEm", IFTA90_E2T_03_B0_SINGLEm },
    { "IFTA90_E2T_03_B1_DOUBLEm", IFTA90_E2T_03_B1_DOUBLEm },
    { "IFTA90_E2T_03_B1_ECCm", IFTA90_E2T_03_B1_ECCm },
    { "IFTA90_E2T_03_B1_LPm", IFTA90_E2T_03_B1_LPm },
    { "IFTA90_E2T_03_B1_QUADm", IFTA90_E2T_03_B1_QUADm },
    { "IFTA90_E2T_03_B1_SINGLEm", IFTA90_E2T_03_B1_SINGLEm },
    { "IFTA90_E2T_03_HASH_CONTROLm", IFTA90_E2T_03_HASH_CONTROLm },
    { "IFTA90_E2T_03_HIT_INDEX_PROFILEm", IFTA90_E2T_03_HIT_INDEX_PROFILEm },
    { "IFTA90_E2T_03_HT_DEBUG_CMDm", IFTA90_E2T_03_HT_DEBUG_CMDm },
    { "IFTA90_E2T_03_HT_DEBUG_KEYm", IFTA90_E2T_03_HT_DEBUG_KEYm },
    { "IFTA90_E2T_03_HT_DEBUG_RESULTm", IFTA90_E2T_03_HT_DEBUG_RESULTm },
    { "IFTA90_E2T_03_KEY_ATTRIBUTESm", IFTA90_E2T_03_KEY_ATTRIBUTESm },
    { "IFTA90_E2T_03_KEY_MASK_TABLEm", IFTA90_E2T_03_KEY_MASK_TABLEm },
    { "IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLr", IFTA90_E2T_03_KEY_MASK_TABLE_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_0m", IFTA90_E2T_03_LTS_POLICY_EXT_0m },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr", IFTA90_E2T_03_LTS_POLICY_EXT_0_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_1m", IFTA90_E2T_03_LTS_POLICY_EXT_1m },
    { "IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr", IFTA90_E2T_03_LTS_POLICY_EXT_1_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_POLICY_FLOP_0m", IFTA90_E2T_03_LTS_POLICY_FLOP_0m },
    { "IFTA90_E2T_03_LTS_POLICY_FLOP_1m", IFTA90_E2T_03_LTS_POLICY_FLOP_1m },
    { "IFTA90_E2T_03_LTS_PRE_SELm", IFTA90_E2T_03_LTS_PRE_SELm },
    { "IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr", IFTA90_E2T_03_LTS_TCAM_0_CAM_TM_CONTROLr },
    { "IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYm", IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLYm },
    { "IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_03_LTS_TCAM_0_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_TCAM_0_ONLYm", IFTA90_E2T_03_LTS_TCAM_0_ONLYm },
    { "IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr", IFTA90_E2T_03_LTS_TCAM_0_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr", IFTA90_E2T_03_LTS_TCAM_1_CAM_TM_CONTROLr },
    { "IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYm", IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLYm },
    { "IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr", IFTA90_E2T_03_LTS_TCAM_1_DATA_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_03_LTS_TCAM_1_ONLYm", IFTA90_E2T_03_LTS_TCAM_1_ONLYm },
    { "IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr", IFTA90_E2T_03_LTS_TCAM_1_ONLY_SER_CONTROLr },
    { "IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEm", IFTA90_E2T_03_MISS_LTPR_PROFILE_TABLEm },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_0m", IFTA90_E2T_03_PDD_PROFILE_TABLE_0m },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr", IFTA90_E2T_03_PDD_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_1m", IFTA90_E2T_03_PDD_PROFILE_TABLE_1m },
    { "IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr", IFTA90_E2T_03_PDD_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA90_E2T_03_RAM_CONTROLm", IFTA90_E2T_03_RAM_CONTROLm },
    { "IFTA90_E2T_03_RAM_TM_CONTROLr", IFTA90_E2T_03_RAM_TM_CONTROLr },
    { "IFTA90_E2T_03_REMAP_TABLE_Am", IFTA90_E2T_03_REMAP_TABLE_Am },
    { "IFTA90_E2T_03_REMAP_TABLE_Bm", IFTA90_E2T_03_REMAP_TABLE_Bm },
    { "IFTA90_E2T_03_SHARED_BANKS_CONTROLm", IFTA90_E2T_03_SHARED_BANKS_CONTROLm },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr", IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr", IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr", IFTA90_E2T_03_TCAM_64X80_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IFTA90_E2T_03_TILE_CONFIGr", IFTA90_E2T_03_TILE_CONFIGr },
    { "IFTA90_SBR_BSTR_SELm", IFTA90_SBR_BSTR_SELm },
    { "IFTA90_SBR_BUS_STR_ENBr", IFTA90_SBR_BUS_STR_ENBr },
    { "IFTA90_SBR_PROFILE_TABLE_0m", IFTA90_SBR_PROFILE_TABLE_0m },
    { "IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLr", IFTA90_SBR_PROFILE_TABLE_0_SER_CONTROLr },
    { "IFTA90_SBR_PROFILE_TABLE_1m", IFTA90_SBR_PROFILE_TABLE_1m },
    { "IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLr", IFTA90_SBR_PROFILE_TABLE_1_SER_CONTROLr },
    { "IFTA90_SBR_RAM_TM_CONTROLr", IFTA90_SBR_RAM_TM_CONTROLr },
    { "ING_DII_AUX_ARB_CONTROLr", ING_DII_AUX_ARB_CONTROLr },
    { "ING_DII_DEBUG_CONFIGr", ING_DII_DEBUG_CONFIGr },
    { "ING_DII_DPP_CTRLr", ING_DII_DPP_CTRLr },
    { "ING_DII_ECC_CONTROLr", ING_DII_ECC_CONTROLr },
    { "ING_DII_EVENT_FIFO_STATUSr", ING_DII_EVENT_FIFO_STATUSr },
    { "ING_DII_HW_RESET_CONTROL_0r", ING_DII_HW_RESET_CONTROL_0r },
    { "ING_DII_HW_STATUSr", ING_DII_HW_STATUSr },
    { "ING_DII_INTR_ENABLEr", ING_DII_INTR_ENABLEr },
    { "ING_DII_INTR_STATUSr", ING_DII_INTR_STATUSr },
    { "ING_DII_Q_BEGINr", ING_DII_Q_BEGINr },
    { "ING_DII_RAM_CONTROLr", ING_DII_RAM_CONTROLr },
    { "ING_DII_SER_CONTROLr", ING_DII_SER_CONTROLr },
    { "ING_DII_SER_SCAN_CONFIGr", ING_DII_SER_SCAN_CONFIGr },
    { "ING_DII_SER_SCAN_STATUSr", ING_DII_SER_SCAN_STATUSr },
    { "ING_DOI_EVENT_FIFO_STATUSr", ING_DOI_EVENT_FIFO_STATUSr },
    { "ING_DOI_INTR_ENABLEr", ING_DOI_INTR_ENABLEr },
    { "ING_DOI_INTR_STATUSr", ING_DOI_INTR_STATUSr },
    { "ING_DOI_RAM_CONTROLr", ING_DOI_RAM_CONTROLr },
    { "ING_DOI_SER_CONTROL_0r", ING_DOI_SER_CONTROL_0r },
    { "ING_DOI_SER_CONTROL_1r", ING_DOI_SER_CONTROL_1r },
    { "ING_DOI_SER_FIFOm", ING_DOI_SER_FIFOm },
    { "ING_DOI_SER_FIFO_CTRLr", ING_DOI_SER_FIFO_CTRLr },
    { "ING_DOI_SER_FIFO_STATUSr", ING_DOI_SER_FIFO_STATUSr },
    { "ING_DOP_CTRL_0_64r", ING_DOP_CTRL_0_64r },
    { "ING_DOP_CTRL_1_64r", ING_DOP_CTRL_1_64r },
    { "ING_DOP_CTRL_2_64r", ING_DOP_CTRL_2_64r },
    { "ING_IDB_TO_DEVICE_PORT_MAPm", ING_IDB_TO_DEVICE_PORT_MAPm },
    { "ING_PHY_TO_IDB_PORT_MAPm", ING_PHY_TO_IDB_PORT_MAPm },
    { "IPARSER0_HFE_POLICY_TABLE_0m", IPARSER0_HFE_POLICY_TABLE_0m },
    { "IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr", IPARSER0_HFE_POLICY_TABLE_0_SER_CONTROLr },
    { "IPARSER0_HFE_RAM_TM_CONTROLr", IPARSER0_HFE_RAM_TM_CONTROLr },
    { "IPARSER0_HME_INIT_CONTROLr", IPARSER0_HME_INIT_CONTROLr },
    { "IPARSER0_HME_INIT_PROFILEm", IPARSER0_HME_INIT_PROFILEm },
    { "IPARSER0_HME_RAM_TM_CONTROLr", IPARSER0_HME_RAM_TM_CONTROLr },
    { "IPARSER0_HME_STAGE0_CONFIGr", IPARSER0_HME_STAGE0_CONFIGr },
    { "IPARSER0_HME_STAGE0_POLICY_FLOPm", IPARSER0_HME_STAGE0_POLICY_FLOPm },
    { "IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLr", IPARSER0_HME_STAGE0_TCAM_CAM_TM_CONTROLr },
    { "IPARSER0_HME_STAGE0_TCAM_DATA_ONLYm", IPARSER0_HME_STAGE0_TCAM_DATA_ONLYm },
    { "IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER0_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER0_HME_STAGE0_TCAM_ONLYm", IPARSER0_HME_STAGE0_TCAM_ONLYm },
    { "IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", IPARSER0_HME_STAGE0_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", IPARSER0_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IPARSER1_HFE_POLICY_TABLE_0m", IPARSER1_HFE_POLICY_TABLE_0m },
    { "IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_0_SER_CONTROLr },
    { "IPARSER1_HFE_POLICY_TABLE_1m", IPARSER1_HFE_POLICY_TABLE_1m },
    { "IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_1_SER_CONTROLr },
    { "IPARSER1_HFE_POLICY_TABLE_2m", IPARSER1_HFE_POLICY_TABLE_2m },
    { "IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_2_SER_CONTROLr },
    { "IPARSER1_HFE_POLICY_TABLE_3m", IPARSER1_HFE_POLICY_TABLE_3m },
    { "IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_3_SER_CONTROLr },
    { "IPARSER1_HFE_POLICY_TABLE_4m", IPARSER1_HFE_POLICY_TABLE_4m },
    { "IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_4_SER_CONTROLr },
    { "IPARSER1_HFE_POLICY_TABLE_5m", IPARSER1_HFE_POLICY_TABLE_5m },
    { "IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLr", IPARSER1_HFE_POLICY_TABLE_5_SER_CONTROLr },
    { "IPARSER1_HFE_RAM_TM_CONTROLr", IPARSER1_HFE_RAM_TM_CONTROLr },
    { "IPARSER1_HME_INIT_CONTROLr", IPARSER1_HME_INIT_CONTROLr },
    { "IPARSER1_HME_INIT_PROFILEm", IPARSER1_HME_INIT_PROFILEm },
    { "IPARSER1_HME_RAM_TM_CONTROLr", IPARSER1_HME_RAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE0_CONFIGr", IPARSER1_HME_STAGE0_CONFIGr },
    { "IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE0_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE0_POLICY_FLOPm", IPARSER1_HME_STAGE0_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE0_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE0_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE0_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE0_TCAM_ONLYm", IPARSER1_HME_STAGE0_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE0_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE1_CONFIGr", IPARSER1_HME_STAGE1_CONFIGr },
    { "IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE1_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE1_POLICY_FLOPm", IPARSER1_HME_STAGE1_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE1_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE1_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE1_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE1_TCAM_ONLYm", IPARSER1_HME_STAGE1_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE1_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE2_CONFIGr", IPARSER1_HME_STAGE2_CONFIGr },
    { "IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE2_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE2_POLICY_FLOPm", IPARSER1_HME_STAGE2_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE2_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE2_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE2_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE2_TCAM_ONLYm", IPARSER1_HME_STAGE2_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE2_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE3_CONFIGr", IPARSER1_HME_STAGE3_CONFIGr },
    { "IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE3_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE3_POLICY_FLOPm", IPARSER1_HME_STAGE3_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE3_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE3_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE3_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE3_TCAM_ONLYm", IPARSER1_HME_STAGE3_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE3_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE4_CONFIGr", IPARSER1_HME_STAGE4_CONFIGr },
    { "IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE4_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE4_POLICY_FLOPm", IPARSER1_HME_STAGE4_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE4_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE4_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE4_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE4_TCAM_ONLYm", IPARSER1_HME_STAGE4_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE4_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE5_CONFIGr", IPARSER1_HME_STAGE5_CONFIGr },
    { "IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKm", IPARSER1_HME_STAGE5_KEY_VALID_BYTES_CHECKm },
    { "IPARSER1_HME_STAGE5_POLICY_FLOPm", IPARSER1_HME_STAGE5_POLICY_FLOPm },
    { "IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLr", IPARSER1_HME_STAGE5_TCAM_CAM_TM_CONTROLr },
    { "IPARSER1_HME_STAGE5_TCAM_DATA_ONLYm", IPARSER1_HME_STAGE5_TCAM_DATA_ONLYm },
    { "IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE5_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_STAGE5_TCAM_ONLYm", IPARSER1_HME_STAGE5_TCAM_ONLYm },
    { "IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLr", IPARSER1_HME_STAGE5_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", IPARSER1_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IPARSER2_HFE_POLICY_TABLE_0m", IPARSER2_HFE_POLICY_TABLE_0m },
    { "IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLr", IPARSER2_HFE_POLICY_TABLE_0_SER_CONTROLr },
    { "IPARSER2_HFE_POLICY_TABLE_1m", IPARSER2_HFE_POLICY_TABLE_1m },
    { "IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLr", IPARSER2_HFE_POLICY_TABLE_1_SER_CONTROLr },
    { "IPARSER2_HFE_POLICY_TABLE_2m", IPARSER2_HFE_POLICY_TABLE_2m },
    { "IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLr", IPARSER2_HFE_POLICY_TABLE_2_SER_CONTROLr },
    { "IPARSER2_HFE_POLICY_TABLE_3m", IPARSER2_HFE_POLICY_TABLE_3m },
    { "IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLr", IPARSER2_HFE_POLICY_TABLE_3_SER_CONTROLr },
    { "IPARSER2_HFE_POLICY_TABLE_4m", IPARSER2_HFE_POLICY_TABLE_4m },
    { "IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLr", IPARSER2_HFE_POLICY_TABLE_4_SER_CONTROLr },
    { "IPARSER2_HFE_RAM_TM_CONTROLr", IPARSER2_HFE_RAM_TM_CONTROLr },
    { "IPARSER2_HME_INIT_CONTROLr", IPARSER2_HME_INIT_CONTROLr },
    { "IPARSER2_HME_INIT_PROFILEm", IPARSER2_HME_INIT_PROFILEm },
    { "IPARSER2_HME_RAM_TM_CONTROLr", IPARSER2_HME_RAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE0_CONFIGr", IPARSER2_HME_STAGE0_CONFIGr },
    { "IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKm", IPARSER2_HME_STAGE0_KEY_VALID_BYTES_CHECKm },
    { "IPARSER2_HME_STAGE0_POLICY_FLOPm", IPARSER2_HME_STAGE0_POLICY_FLOPm },
    { "IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLr", IPARSER2_HME_STAGE0_TCAM_CAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE0_TCAM_DATA_ONLYm", IPARSER2_HME_STAGE0_TCAM_DATA_ONLYm },
    { "IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE0_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE0_TCAM_ONLYm", IPARSER2_HME_STAGE0_TCAM_ONLYm },
    { "IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE0_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE1_CONFIGr", IPARSER2_HME_STAGE1_CONFIGr },
    { "IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKm", IPARSER2_HME_STAGE1_KEY_VALID_BYTES_CHECKm },
    { "IPARSER2_HME_STAGE1_POLICY_FLOPm", IPARSER2_HME_STAGE1_POLICY_FLOPm },
    { "IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLr", IPARSER2_HME_STAGE1_TCAM_CAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE1_TCAM_DATA_ONLYm", IPARSER2_HME_STAGE1_TCAM_DATA_ONLYm },
    { "IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE1_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE1_TCAM_ONLYm", IPARSER2_HME_STAGE1_TCAM_ONLYm },
    { "IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE1_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE2_CONFIGr", IPARSER2_HME_STAGE2_CONFIGr },
    { "IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKm", IPARSER2_HME_STAGE2_KEY_VALID_BYTES_CHECKm },
    { "IPARSER2_HME_STAGE2_POLICY_FLOPm", IPARSER2_HME_STAGE2_POLICY_FLOPm },
    { "IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLr", IPARSER2_HME_STAGE2_TCAM_CAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE2_TCAM_DATA_ONLYm", IPARSER2_HME_STAGE2_TCAM_DATA_ONLYm },
    { "IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE2_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE2_TCAM_ONLYm", IPARSER2_HME_STAGE2_TCAM_ONLYm },
    { "IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE2_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE3_CONFIGr", IPARSER2_HME_STAGE3_CONFIGr },
    { "IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKm", IPARSER2_HME_STAGE3_KEY_VALID_BYTES_CHECKm },
    { "IPARSER2_HME_STAGE3_POLICY_FLOPm", IPARSER2_HME_STAGE3_POLICY_FLOPm },
    { "IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLr", IPARSER2_HME_STAGE3_TCAM_CAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE3_TCAM_DATA_ONLYm", IPARSER2_HME_STAGE3_TCAM_DATA_ONLYm },
    { "IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE3_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE3_TCAM_ONLYm", IPARSER2_HME_STAGE3_TCAM_ONLYm },
    { "IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE3_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE4_CONFIGr", IPARSER2_HME_STAGE4_CONFIGr },
    { "IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKm", IPARSER2_HME_STAGE4_KEY_VALID_BYTES_CHECKm },
    { "IPARSER2_HME_STAGE4_POLICY_FLOPm", IPARSER2_HME_STAGE4_POLICY_FLOPm },
    { "IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLr", IPARSER2_HME_STAGE4_TCAM_CAM_TM_CONTROLr },
    { "IPARSER2_HME_STAGE4_TCAM_DATA_ONLYm", IPARSER2_HME_STAGE4_TCAM_DATA_ONLYm },
    { "IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE4_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_STAGE4_TCAM_ONLYm", IPARSER2_HME_STAGE4_TCAM_ONLYm },
    { "IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLr", IPARSER2_HME_STAGE4_TCAM_ONLY_SER_CONTROLr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_CONFIGr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_DEBUGr },
    { "IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSr", IPARSER2_HME_TCAM_64X192_DTOP_CONTROLLER_1_BIST_STATUSr },
    { "IPOST_CPU_COS_BITP_PROFILEm", IPOST_CPU_COS_BITP_PROFILEm },
    { "IPOST_CPU_COS_BOTP_PROFILEm", IPOST_CPU_COS_BOTP_PROFILEm },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLr", IPOST_CPU_COS_CPU_COS_MAP_TCAM_CAM_TM_CONTROLr },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYm", IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLYm },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLr", IPOST_CPU_COS_CPU_COS_MAP_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYm", IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLYm },
    { "IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLr", IPOST_CPU_COS_CPU_COS_MAP_TCAM_ONLY_SER_CONTROLr },
    { "IPOST_CPU_COS_CTRL_PRE_SELm", IPOST_CPU_COS_CTRL_PRE_SELm },
    { "IPOST_CPU_COS_RAM_TM_CONTROLr", IPOST_CPU_COS_RAM_TM_CONTROLr },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", IPOST_CPU_COS_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IPOST_LAG_AUX_BOTP_PROFILEm", IPOST_LAG_AUX_BOTP_PROFILEm },
    { "IPOST_LAG_BITP_PROFILEm", IPOST_LAG_BITP_PROFILEm },
    { "IPOST_LAG_BOTP_PROFILEm", IPOST_LAG_BOTP_PROFILEm },
    { "IPOST_LAG_CONFIG_PROFILEm", IPOST_LAG_CONFIG_PROFILEm },
    { "IPOST_LAG_CTRL_PRE_SELm", IPOST_LAG_CTRL_PRE_SELm },
    { "IPOST_LAG_DLB_SHUFFLE_DEBUG_0r", IPOST_LAG_DLB_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_0m", IPOST_LAG_DLB_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_DLB_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_1m", IPOST_LAG_DLB_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_DLB_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0r", IPOST_LAG_ENTROPY_LABEL_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0m", IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1m", IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_ENTROPY_LABEL_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0r", IPOST_LAG_FAILOVER_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0m", IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1m", IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_L2OIFm", IPOST_LAG_L2OIFm },
    { "IPOST_LAG_L2OIF_SER_CONTROLr", IPOST_LAG_L2OIF_SER_CONTROLr },
    { "IPOST_LAG_LAG_BITMAPm", IPOST_LAG_LAG_BITMAPm },
    { "IPOST_LAG_LAG_BITMAP_SER_CONTROLr", IPOST_LAG_LAG_BITMAP_SER_CONTROLr },
    { "IPOST_LAG_LAG_GROUPm", IPOST_LAG_LAG_GROUPm },
    { "IPOST_LAG_LAG_GROUP_SER_CONTROLr", IPOST_LAG_LAG_GROUP_SER_CONTROLr },
    { "IPOST_LAG_LAG_MEMBERm", IPOST_LAG_LAG_MEMBERm },
    { "IPOST_LAG_LAG_MEMBER_SER_CONTROLr", IPOST_LAG_LAG_MEMBER_SER_CONTROLr },
    { "IPOST_LAG_LAG_SHUFFLE_DEBUG_0r", IPOST_LAG_LAG_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_0m", IPOST_LAG_LAG_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_LAG_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_1m", IPOST_LAG_LAG_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_LAG_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_LINK_STATUSm", IPOST_LAG_LINK_STATUSm },
    { "IPOST_LAG_LINK_STATUS_HW_CTRLr", IPOST_LAG_LINK_STATUS_HW_CTRLr },
    { "IPOST_LAG_LOOPBACK_PORT_BMP_0m", IPOST_LAG_LOOPBACK_PORT_BMP_0m },
    { "IPOST_LAG_NONUCAST_LAG_BLOCK_MASKm", IPOST_LAG_NONUCAST_LAG_BLOCK_MASKm },
    { "IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLr", IPOST_LAG_NONUCAST_LAG_BLOCK_MASK_SER_CONTROLr },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0r", IPOST_LAG_NONUCAST_LAG_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0m", IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1m", IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_NONUCAST_LAG_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_PORT_AND_LAG_FAILOVERm", IPOST_LAG_PORT_AND_LAG_FAILOVERm },
    { "IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLr", IPOST_LAG_PORT_AND_LAG_FAILOVER_SER_CONTROLr },
    { "IPOST_LAG_RAM_TM_CONTROLr", IPOST_LAG_RAM_TM_CONTROLr },
    { "IPOST_LAG_RAND_NUM_CTRL_0r", IPOST_LAG_RAND_NUM_CTRL_0r },
    { "IPOST_LAG_RAND_NUM_CTRL_1r", IPOST_LAG_RAND_NUM_CTRL_1r },
    { "IPOST_LAG_RAND_NUM_CTRL_2r", IPOST_LAG_RAND_NUM_CTRL_2r },
    { "IPOST_LAG_SYSTEM_LAG_BITMAP_0m", IPOST_LAG_SYSTEM_LAG_BITMAP_0m },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_0r", IPOST_LAG_SYSTEM_LAG_CONFIG_0r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_10r", IPOST_LAG_SYSTEM_LAG_CONFIG_10r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_11r", IPOST_LAG_SYSTEM_LAG_CONFIG_11r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_12r", IPOST_LAG_SYSTEM_LAG_CONFIG_12r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_13r", IPOST_LAG_SYSTEM_LAG_CONFIG_13r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_14r", IPOST_LAG_SYSTEM_LAG_CONFIG_14r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_15r", IPOST_LAG_SYSTEM_LAG_CONFIG_15r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_16r", IPOST_LAG_SYSTEM_LAG_CONFIG_16r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_17r", IPOST_LAG_SYSTEM_LAG_CONFIG_17r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_18r", IPOST_LAG_SYSTEM_LAG_CONFIG_18r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_19r", IPOST_LAG_SYSTEM_LAG_CONFIG_19r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_1r", IPOST_LAG_SYSTEM_LAG_CONFIG_1r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_20r", IPOST_LAG_SYSTEM_LAG_CONFIG_20r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_21r", IPOST_LAG_SYSTEM_LAG_CONFIG_21r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_22r", IPOST_LAG_SYSTEM_LAG_CONFIG_22r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_23r", IPOST_LAG_SYSTEM_LAG_CONFIG_23r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_24r", IPOST_LAG_SYSTEM_LAG_CONFIG_24r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_25r", IPOST_LAG_SYSTEM_LAG_CONFIG_25r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_26r", IPOST_LAG_SYSTEM_LAG_CONFIG_26r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_27r", IPOST_LAG_SYSTEM_LAG_CONFIG_27r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_28r", IPOST_LAG_SYSTEM_LAG_CONFIG_28r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_29r", IPOST_LAG_SYSTEM_LAG_CONFIG_29r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_2r", IPOST_LAG_SYSTEM_LAG_CONFIG_2r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_30r", IPOST_LAG_SYSTEM_LAG_CONFIG_30r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_31r", IPOST_LAG_SYSTEM_LAG_CONFIG_31r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_32r", IPOST_LAG_SYSTEM_LAG_CONFIG_32r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_33r", IPOST_LAG_SYSTEM_LAG_CONFIG_33r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_34r", IPOST_LAG_SYSTEM_LAG_CONFIG_34r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_35r", IPOST_LAG_SYSTEM_LAG_CONFIG_35r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_36r", IPOST_LAG_SYSTEM_LAG_CONFIG_36r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_37r", IPOST_LAG_SYSTEM_LAG_CONFIG_37r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_38r", IPOST_LAG_SYSTEM_LAG_CONFIG_38r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_39r", IPOST_LAG_SYSTEM_LAG_CONFIG_39r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_3r", IPOST_LAG_SYSTEM_LAG_CONFIG_3r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_40r", IPOST_LAG_SYSTEM_LAG_CONFIG_40r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_41r", IPOST_LAG_SYSTEM_LAG_CONFIG_41r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_42r", IPOST_LAG_SYSTEM_LAG_CONFIG_42r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_43r", IPOST_LAG_SYSTEM_LAG_CONFIG_43r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_44r", IPOST_LAG_SYSTEM_LAG_CONFIG_44r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_45r", IPOST_LAG_SYSTEM_LAG_CONFIG_45r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_46r", IPOST_LAG_SYSTEM_LAG_CONFIG_46r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_47r", IPOST_LAG_SYSTEM_LAG_CONFIG_47r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_48r", IPOST_LAG_SYSTEM_LAG_CONFIG_48r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_49r", IPOST_LAG_SYSTEM_LAG_CONFIG_49r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_4r", IPOST_LAG_SYSTEM_LAG_CONFIG_4r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_50r", IPOST_LAG_SYSTEM_LAG_CONFIG_50r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_51r", IPOST_LAG_SYSTEM_LAG_CONFIG_51r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_52r", IPOST_LAG_SYSTEM_LAG_CONFIG_52r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_53r", IPOST_LAG_SYSTEM_LAG_CONFIG_53r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_54r", IPOST_LAG_SYSTEM_LAG_CONFIG_54r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_55r", IPOST_LAG_SYSTEM_LAG_CONFIG_55r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_56r", IPOST_LAG_SYSTEM_LAG_CONFIG_56r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_57r", IPOST_LAG_SYSTEM_LAG_CONFIG_57r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_58r", IPOST_LAG_SYSTEM_LAG_CONFIG_58r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_59r", IPOST_LAG_SYSTEM_LAG_CONFIG_59r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_5r", IPOST_LAG_SYSTEM_LAG_CONFIG_5r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_60r", IPOST_LAG_SYSTEM_LAG_CONFIG_60r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_61r", IPOST_LAG_SYSTEM_LAG_CONFIG_61r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_62r", IPOST_LAG_SYSTEM_LAG_CONFIG_62r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_63r", IPOST_LAG_SYSTEM_LAG_CONFIG_63r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_6r", IPOST_LAG_SYSTEM_LAG_CONFIG_6r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_7r", IPOST_LAG_SYSTEM_LAG_CONFIG_7r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_8r", IPOST_LAG_SYSTEM_LAG_CONFIG_8r },
    { "IPOST_LAG_SYSTEM_LAG_CONFIG_9r", IPOST_LAG_SYSTEM_LAG_CONFIG_9r },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_0m", IPOST_LAG_SYSTEM_LAG_FAILOVER_0m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_10m", IPOST_LAG_SYSTEM_LAG_FAILOVER_10m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_11m", IPOST_LAG_SYSTEM_LAG_FAILOVER_11m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_12m", IPOST_LAG_SYSTEM_LAG_FAILOVER_12m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_13m", IPOST_LAG_SYSTEM_LAG_FAILOVER_13m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_14m", IPOST_LAG_SYSTEM_LAG_FAILOVER_14m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_15m", IPOST_LAG_SYSTEM_LAG_FAILOVER_15m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_16m", IPOST_LAG_SYSTEM_LAG_FAILOVER_16m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_17m", IPOST_LAG_SYSTEM_LAG_FAILOVER_17m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_18m", IPOST_LAG_SYSTEM_LAG_FAILOVER_18m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_19m", IPOST_LAG_SYSTEM_LAG_FAILOVER_19m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_1m", IPOST_LAG_SYSTEM_LAG_FAILOVER_1m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_20m", IPOST_LAG_SYSTEM_LAG_FAILOVER_20m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_21m", IPOST_LAG_SYSTEM_LAG_FAILOVER_21m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_22m", IPOST_LAG_SYSTEM_LAG_FAILOVER_22m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_23m", IPOST_LAG_SYSTEM_LAG_FAILOVER_23m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_24m", IPOST_LAG_SYSTEM_LAG_FAILOVER_24m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_25m", IPOST_LAG_SYSTEM_LAG_FAILOVER_25m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_26m", IPOST_LAG_SYSTEM_LAG_FAILOVER_26m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_27m", IPOST_LAG_SYSTEM_LAG_FAILOVER_27m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_28m", IPOST_LAG_SYSTEM_LAG_FAILOVER_28m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_29m", IPOST_LAG_SYSTEM_LAG_FAILOVER_29m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_2m", IPOST_LAG_SYSTEM_LAG_FAILOVER_2m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_30m", IPOST_LAG_SYSTEM_LAG_FAILOVER_30m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_31m", IPOST_LAG_SYSTEM_LAG_FAILOVER_31m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_32m", IPOST_LAG_SYSTEM_LAG_FAILOVER_32m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_33m", IPOST_LAG_SYSTEM_LAG_FAILOVER_33m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_34m", IPOST_LAG_SYSTEM_LAG_FAILOVER_34m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_35m", IPOST_LAG_SYSTEM_LAG_FAILOVER_35m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_36m", IPOST_LAG_SYSTEM_LAG_FAILOVER_36m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_37m", IPOST_LAG_SYSTEM_LAG_FAILOVER_37m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_38m", IPOST_LAG_SYSTEM_LAG_FAILOVER_38m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_39m", IPOST_LAG_SYSTEM_LAG_FAILOVER_39m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_3m", IPOST_LAG_SYSTEM_LAG_FAILOVER_3m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_40m", IPOST_LAG_SYSTEM_LAG_FAILOVER_40m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_41m", IPOST_LAG_SYSTEM_LAG_FAILOVER_41m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_42m", IPOST_LAG_SYSTEM_LAG_FAILOVER_42m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_43m", IPOST_LAG_SYSTEM_LAG_FAILOVER_43m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_44m", IPOST_LAG_SYSTEM_LAG_FAILOVER_44m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_45m", IPOST_LAG_SYSTEM_LAG_FAILOVER_45m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_46m", IPOST_LAG_SYSTEM_LAG_FAILOVER_46m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_47m", IPOST_LAG_SYSTEM_LAG_FAILOVER_47m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_48m", IPOST_LAG_SYSTEM_LAG_FAILOVER_48m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_49m", IPOST_LAG_SYSTEM_LAG_FAILOVER_49m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_4m", IPOST_LAG_SYSTEM_LAG_FAILOVER_4m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_50m", IPOST_LAG_SYSTEM_LAG_FAILOVER_50m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_51m", IPOST_LAG_SYSTEM_LAG_FAILOVER_51m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_52m", IPOST_LAG_SYSTEM_LAG_FAILOVER_52m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_53m", IPOST_LAG_SYSTEM_LAG_FAILOVER_53m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_54m", IPOST_LAG_SYSTEM_LAG_FAILOVER_54m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_55m", IPOST_LAG_SYSTEM_LAG_FAILOVER_55m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_56m", IPOST_LAG_SYSTEM_LAG_FAILOVER_56m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_57m", IPOST_LAG_SYSTEM_LAG_FAILOVER_57m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_58m", IPOST_LAG_SYSTEM_LAG_FAILOVER_58m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_59m", IPOST_LAG_SYSTEM_LAG_FAILOVER_59m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_5m", IPOST_LAG_SYSTEM_LAG_FAILOVER_5m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_60m", IPOST_LAG_SYSTEM_LAG_FAILOVER_60m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_61m", IPOST_LAG_SYSTEM_LAG_FAILOVER_61m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_62m", IPOST_LAG_SYSTEM_LAG_FAILOVER_62m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_63m", IPOST_LAG_SYSTEM_LAG_FAILOVER_63m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_6m", IPOST_LAG_SYSTEM_LAG_FAILOVER_6m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_7m", IPOST_LAG_SYSTEM_LAG_FAILOVER_7m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_8m", IPOST_LAG_SYSTEM_LAG_FAILOVER_8m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_9m", IPOST_LAG_SYSTEM_LAG_FAILOVER_9m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0m", IPOST_LAG_SYSTEM_LAG_FAILOVER_BACKUP_PORT_0m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEm", IPOST_LAG_SYSTEM_LAG_FAILOVER_ENABLEm },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0r", IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0m", IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1m", IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_SYSTEM_LAG_FAILOVER_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_SYSTEM_LAG_GROUP_0m", IPOST_LAG_SYSTEM_LAG_GROUP_0m },
    { "IPOST_LAG_SYSTEM_LAG_MEMBER_0m", IPOST_LAG_SYSTEM_LAG_MEMBER_0m },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0r", IPOST_LAG_SYSTEM_LAG_SHUFFLE_DEBUG_0r },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0m", IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0m },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLr", IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_0_SER_CONTROLr },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1m", IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1m },
    { "IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLr", IPOST_LAG_SYSTEM_LAG_SHUFFLE_TABLE_1_SER_CONTROLr },
    { "IPOST_LAG_SYSTEM_PORTm", IPOST_LAG_SYSTEM_PORTm },
    { "IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0r", IPOST_LAG_SYSTEM_PORT_INDEX_SELECT_0r },
    { "IPOST_LAG_SYSTEM_PORT_SER_CONTROLr", IPOST_LAG_SYSTEM_PORT_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_AUX_BOTP_PROFILEm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0m", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0m },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_0_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1m", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1m },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_1_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2m", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2m },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_2_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3m", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3m },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITMAP_MASK_PROFILE_3_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_BITP_PROFILEm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CONFIG_PROFILEm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CPU_BMPm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_CTRL_PRE_SELm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUSm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LINK_STATUS_HW_CTRLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_BMPm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_LOOPBACK_PORT_DROP_MASKm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAPm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_CHECK_BITMAP_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWERm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_LOWER_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERm", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPERm },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_MEMBERSHIP_STATE_UPPER_SER_CONTROLr },
    { "IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLr", IPOST_MEMBERSHIP_CHECK_BLOCK_MASK_RAM_TM_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEm", IPOST_MIRROR_SAMPLER_AUX_BOTP_PROFILEm },
    { "IPOST_MIRROR_SAMPLER_BITP_PROFILEm", IPOST_MIRROR_SAMPLER_BITP_PROFILEm },
    { "IPOST_MIRROR_SAMPLER_BOTP_PROFILEm", IPOST_MIRROR_SAMPLER_BOTP_PROFILEm },
    { "IPOST_MIRROR_SAMPLER_CPU_BMPm", IPOST_MIRROR_SAMPLER_CPU_BMPm },
    { "IPOST_MIRROR_SAMPLER_CTRL_PRE_SELm", IPOST_MIRROR_SAMPLER_CTRL_PRE_SELm },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_0m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_100m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_101m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_102m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_103m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_104m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_105m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_106m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_107m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_108m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_109m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_10m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_110m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_111m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_112m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_113m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_114m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_115m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_116m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_117m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_118m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_119m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_11m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_120m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_121m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_122m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_123m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_124m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_125m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_126m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_127m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_128m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_129m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_12m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_130m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_131m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_132m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_133m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_134m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_135m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_136m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_137m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_138m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_139m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_13m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_140m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_141m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_142m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_143m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_144m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_145m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_146m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_147m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_148m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_149m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_14m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_150m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_151m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_152m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_153m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_154m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_155m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_156m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_157m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_158m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_159m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_15m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_16m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_17m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_18m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_19m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_1m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_20m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_21m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_22m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_23m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_24m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_25m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_26m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_27m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_28m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_29m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_2m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_30m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_31m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_32m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_33m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_34m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_35m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_36m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_37m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_38m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_39m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_3m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_40m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_41m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_42m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_43m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_44m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_45m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_46m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_47m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_48m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_49m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_4m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_50m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_51m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_52m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_53m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_54m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_55m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_56m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_57m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_58m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_59m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_5m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_60m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_61m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_62m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_63m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_64m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_65m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_66m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_67m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_68m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_69m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_6m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_70m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_71m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_72m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_73m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_74m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_75m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_76m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_77m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_78m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_79m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_7m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_80m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_81m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_82m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_83m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_84m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_85m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_86m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_87m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_88m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_89m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_8m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_90m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_91m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_92m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_93m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_94m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_95m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_96m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_97m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_98m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_99m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_CONFIG_TABLE_9m },
    { "IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0m", IPOST_MIRROR_SAMPLER_EGRESS_SAMPLER_POOL_CTRL_0m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0m", IPOST_MIRROR_SAMPLER_EMIRROR_CONTROL_0m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_0_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_1_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_2_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_3_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_4_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_5_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_6_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7m", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7m },
    { "IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLr", IPOST_MIRROR_SAMPLER_EMIRROR_PORTS_7_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_0m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_1m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_2m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_3m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_4m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_5m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_6m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_7m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_0m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_1m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_2m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_3m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_4m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_5m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_6m },
    { "IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7m", IPOST_MIRROR_SAMPLER_MIRROR_SESSION_COUNTER_7m },
    { "IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLr", IPOST_MIRROR_SAMPLER_RAM_TM_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLr", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_0_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLr", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_1_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLr", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_2_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLr", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_3_SER_CONTROLr },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_0m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_1m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_2m },
    { "IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3m", IPOST_MIRROR_SAMPLER_SAMPLER_POOL_CTRL_3m },
    { "IPOST_MPB_CCBI_FIXED_BITP_PROFILEm", IPOST_MPB_CCBI_FIXED_BITP_PROFILEm },
    { "IPOST_MPB_CCBI_FIXED_CPU_PORTm", IPOST_MPB_CCBI_FIXED_CPU_PORTm },
    { "IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEm", IPOST_MPB_CCBI_FIXED_ING_DEST_PORT_ENABLEm },
    { "IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTr", IPOST_MPB_CCBI_FIXED_ING_SOBMH_PKT_COUNTr },
    { "IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGm", IPOST_MPB_CCBI_FIXED_INT_CN_TO_MMUIF_MAPPINGm },
    { "IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGr", IPOST_MPB_CCBI_FIXED_UNICAST_DROP_CONFIGr },
    { "IPOST_MPB_ENCODE_CTRL_PRE_SELm", IPOST_MPB_ENCODE_CTRL_PRE_SELm },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_CONFIGr },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_DEBUGr },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_BIST_STATUSr },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_CAM_TM_CONTROLr },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYm", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLYm },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYm", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLYm },
    { "IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLr", IPOST_MPB_ENCODE_ING_MPB_FLEX_DATA_SELECT_TCAM_ONLY_SER_CONTROLr },
    { "IPOST_MPB_ENCODE_RAM_TM_CONTROLr", IPOST_MPB_ENCODE_RAM_TM_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_0m", IPOST_QUEUE_ASSIGNMENT_COS_MAP_0m },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLr", IPOST_QUEUE_ASSIGNMENT_COS_MAP_0_SER_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_1m", IPOST_QUEUE_ASSIGNMENT_COS_MAP_1m },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLr", IPOST_QUEUE_ASSIGNMENT_COS_MAP_1_SER_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_2m", IPOST_QUEUE_ASSIGNMENT_COS_MAP_2m },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLr", IPOST_QUEUE_ASSIGNMENT_COS_MAP_2_SER_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0r", IPOST_QUEUE_ASSIGNMENT_COS_MAP_INDEX_OFFSET_MASK_0r },
    { "IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0m", IPOST_QUEUE_ASSIGNMENT_CPU_COS_MAP_STRENGTH_PROFILE_0m },
    { "IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELm", IPOST_QUEUE_ASSIGNMENT_CTRL_PRE_SELm },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLr", IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_CAM_TM_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYm", IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLYm },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLr", IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_DATA_ONLY_SER_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYm", IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLYm },
    { "IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLr", IPOST_QUEUE_ASSIGNMENT_LTS_TCAM_ONLY_SER_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0m", IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_0m },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1m", IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_1m },
    { "IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2m", IPOST_QUEUE_ASSIGNMENT_QUEUE_ASSIGNMENT_STRENGTH_PROFILE_2m },
    { "IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLr", IPOST_QUEUE_ASSIGNMENT_RAM_TM_CONTROLr },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr", IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_CONFIGr },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr", IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_DEBUGr },
    { "IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr", IPOST_QUEUE_ASSIGNMENT_TCAM_128X120_DTOP_CONTROLLER_0_BIST_STATUSr },
    { "IPOST_REPLICATION_BITP_PROFILEm", IPOST_REPLICATION_BITP_PROFILEm },
    { "IPOST_REPLICATION_BOTP_PROFILEm", IPOST_REPLICATION_BOTP_PROFILEm },
    { "IPOST_REPLICATION_CTRL_PRE_SELm", IPOST_REPLICATION_CTRL_PRE_SELm },
    { "IPOST_REPLICATION_L2_BITMAP_PROFILEm", IPOST_REPLICATION_L2_BITMAP_PROFILEm },
    { "IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLr", IPOST_REPLICATION_L2_BITMAP_PROFILE_SER_CONTROLr },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERm", IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWERm },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLr", IPOST_REPLICATION_L3_BITMAP_PROFILE_LOWER_SER_CONTROLr },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERm", IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPERm },
    { "IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLr", IPOST_REPLICATION_L3_BITMAP_PROFILE_UPPER_SER_CONTROLr },
    { "IPOST_REPLICATION_RAM_TM_CONTROLr", IPOST_REPLICATION_RAM_TM_CONTROLr },
    { "IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEm", IPOST_SEQ_NUM_MTU_CHECK_AUX_BOTP_PROFILEm },
    { "IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEm", IPOST_SEQ_NUM_MTU_CHECK_BITP_PROFILEm },
    { "IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELm", IPOST_SEQ_NUM_MTU_CHECK_CTRL_PRE_SELm },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMm", IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUMm },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGEr", IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_RANGEr },
    { "IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLr", IPOST_SEQ_NUM_MTU_CHECK_ING_PW_TERM_SEQ_NUM_SER_CONTROLr },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEm", IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILEm },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLr", IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_LEN_ADJUST_PROFILE_SER_CONTROLr },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEm", IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILEm },
    { "IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLr", IPOST_SEQ_NUM_MTU_CHECK_L3_MTU_PROFILE_SER_CONTROLr },
    { "IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLr", IPOST_SEQ_NUM_MTU_CHECK_RAM_TM_CONTROLr },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0r", IPOST_SER_STATUS_BLK_ING_DOP_STATUS_0r },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1r", IPOST_SER_STATUS_BLK_ING_DOP_STATUS_1r },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMm", IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEMm },
    { "IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLr", IPOST_SER_STATUS_BLK_ING_DOP_STORAGE_MEM_SER_CONTROLr },
    { "IPOST_SER_STATUS_BLK_ING_INTR_ENABLEr", IPOST_SER_STATUS_BLK_ING_INTR_ENABLEr },
    { "IPOST_SER_STATUS_BLK_ING_INTR_STATUSr", IPOST_SER_STATUS_BLK_ING_INTR_STATUSr },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFOm", IPOST_SER_STATUS_BLK_ING_SER_FIFOm },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLr", IPOST_SER_STATUS_BLK_ING_SER_FIFO_CTRLr },
    { "IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSr", IPOST_SER_STATUS_BLK_ING_SER_FIFO_STATUSr },
    { "IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTr", IPOST_SER_STATUS_BLK_ING_SER_PKT_DROP_COUNTr },
    { "IPOST_SER_STATUS_BLK_RAM_TM_CONTROLr", IPOST_SER_STATUS_BLK_RAM_TM_CONTROLr },
    { "IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSm", IPOST_TRACE_DROP_EVENT_DROP_BUS_STATUSm },
    { "IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKm", IPOST_TRACE_DROP_EVENT_DROP_EVENT_COPYTOCPU_MASKm },
    { "IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0m", IPOST_TRACE_DROP_EVENT_DROP_EVENT_MIRROR_CONTAINER_MASK_0m },
    { "IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSm", IPOST_TRACE_DROP_EVENT_FIRST_DROP_STATUSm },
    { "IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERm", IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTERm },
    { "IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLr", IPOST_TRACE_DROP_EVENT_HIGHEST_DROP_COUNTER_SER_CONTROLr },
    { "IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLr", IPOST_TRACE_DROP_EVENT_RAM_TM_CONTROLr },
    { "IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSm", IPOST_TRACE_DROP_EVENT_TRACE_BUS_STATUSm },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKm", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COPYTOCPU_MASKm },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_0r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_10r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_11r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_12r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_13r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_14r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_15r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_16r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_17r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_18r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_19r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_1r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_20r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_21r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_22r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_23r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_24r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_25r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_26r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_27r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_28r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_29r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_2r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_30r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_31r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_32r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_33r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_34r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_35r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_36r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_37r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_38r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_39r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_3r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_40r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_41r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_42r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_43r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_44r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_45r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_46r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_47r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_4r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_5r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_6r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_7r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_8r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9r", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_COUNTER_9r },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_0m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_1m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_2m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_3m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_4m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_5m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_6m },
    { "IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7m", IPOST_TRACE_DROP_EVENT_TRACE_EVENT_MIRROR_CONTAINER_MASK_7m },
    { "IP_DPR_LATENCY_CONFIGr", IP_DPR_LATENCY_CONFIGr },
    { "IP_TO_CMIC_INTR_ENABLEr", IP_TO_CMIC_INTR_ENABLEr },
    { "IP_TO_CMIC_INTR_STATUSr", IP_TO_CMIC_INTR_STATUSr },
    { "IS_CAL_CONFIGr", IS_CAL_CONFIGr },
    { "IS_CBMG_VALUEr", IS_CBMG_VALUEr },
    { "IS_CMIC_RESERVEDr", IS_CMIC_RESERVEDr },
    { "IS_CPU_MGMT_LB_RATIOSr", IS_CPU_MGMT_LB_RATIOSr },
    { "IS_FEATURE_CTRLr", IS_FEATURE_CTRLr },
    { "IS_MAX_SPACINGr", IS_MAX_SPACINGr },
    { "IS_MIN_CELL_SPACINGr", IS_MIN_CELL_SPACINGr },
    { "IS_MIN_CELL_SPACING_EOP_TO_SOPr", IS_MIN_CELL_SPACING_EOP_TO_SOPr },
    { "IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", IS_MIN_PORT_PICK_SPACING_WITHIN_PKTr },
    { "IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", IS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr },
    { "IS_PKSCH_CAL_CONFIGr", IS_PKSCH_CAL_CONFIGr },
    { "IS_PKSCH_CPU_MGMT_LB_RATIOSr", IS_PKSCH_CPU_MGMT_LB_RATIOSr },
    { "IS_PKSCH_CREDIT_STSr", IS_PKSCH_CREDIT_STSr },
    { "IS_PKSCH_PKT_CREDITS_PER_PIPEr", IS_PKSCH_PKT_CREDITS_PER_PIPEr },
    { "IS_PKSCH_PKT_CREDITS_PER_PORTr", IS_PKSCH_PKT_CREDITS_PER_PORTr },
    { "IS_URG_CELL_SPACINGr", IS_URG_CELL_SPACINGr },
    { "L3_DEFIP_ALPM_LEVEL2_B0m", L3_DEFIP_ALPM_LEVEL2_B0m },
    { "L3_DEFIP_ALPM_LEVEL2_B0_ECCm", L3_DEFIP_ALPM_LEVEL2_B0_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B0_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B0_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_B1m", L3_DEFIP_ALPM_LEVEL2_B1m },
    { "L3_DEFIP_ALPM_LEVEL2_B1_ECCm", L3_DEFIP_ALPM_LEVEL2_B1_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B1_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B1_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_B2m", L3_DEFIP_ALPM_LEVEL2_B2m },
    { "L3_DEFIP_ALPM_LEVEL2_B2_ECCm", L3_DEFIP_ALPM_LEVEL2_B2_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B2_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B2_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_B3m", L3_DEFIP_ALPM_LEVEL2_B3m },
    { "L3_DEFIP_ALPM_LEVEL2_B3_ECCm", L3_DEFIP_ALPM_LEVEL2_B3_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B3_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B3_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_B4m", L3_DEFIP_ALPM_LEVEL2_B4m },
    { "L3_DEFIP_ALPM_LEVEL2_B4_ECCm", L3_DEFIP_ALPM_LEVEL2_B4_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B4_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B4_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_B5m", L3_DEFIP_ALPM_LEVEL2_B5m },
    { "L3_DEFIP_ALPM_LEVEL2_B5_ECCm", L3_DEFIP_ALPM_LEVEL2_B5_ECCm },
    { "L3_DEFIP_ALPM_LEVEL2_B5_SINGLEm", L3_DEFIP_ALPM_LEVEL2_B5_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLm", L3_DEFIP_ALPM_LEVEL2_RAM_CONTROLm },
    { "L3_DEFIP_ALPM_LEVEL3_B0m", L3_DEFIP_ALPM_LEVEL3_B0m },
    { "L3_DEFIP_ALPM_LEVEL3_B0_ECCm", L3_DEFIP_ALPM_LEVEL3_B0_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B0_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B0_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B1m", L3_DEFIP_ALPM_LEVEL3_B1m },
    { "L3_DEFIP_ALPM_LEVEL3_B1_ECCm", L3_DEFIP_ALPM_LEVEL3_B1_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B1_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B1_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B2m", L3_DEFIP_ALPM_LEVEL3_B2m },
    { "L3_DEFIP_ALPM_LEVEL3_B2_ECCm", L3_DEFIP_ALPM_LEVEL3_B2_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B2_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B2_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B3m", L3_DEFIP_ALPM_LEVEL3_B3m },
    { "L3_DEFIP_ALPM_LEVEL3_B3_ECCm", L3_DEFIP_ALPM_LEVEL3_B3_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B3_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B3_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B4m", L3_DEFIP_ALPM_LEVEL3_B4m },
    { "L3_DEFIP_ALPM_LEVEL3_B4_ECCm", L3_DEFIP_ALPM_LEVEL3_B4_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B4_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B4_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B5m", L3_DEFIP_ALPM_LEVEL3_B5m },
    { "L3_DEFIP_ALPM_LEVEL3_B5_ECCm", L3_DEFIP_ALPM_LEVEL3_B5_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B5_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B5_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B6m", L3_DEFIP_ALPM_LEVEL3_B6m },
    { "L3_DEFIP_ALPM_LEVEL3_B6_ECCm", L3_DEFIP_ALPM_LEVEL3_B6_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B6_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B6_SINGLEm },
    { "L3_DEFIP_ALPM_LEVEL3_B7m", L3_DEFIP_ALPM_LEVEL3_B7m },
    { "L3_DEFIP_ALPM_LEVEL3_B7_ECCm", L3_DEFIP_ALPM_LEVEL3_B7_ECCm },
    { "L3_DEFIP_ALPM_LEVEL3_B7_SINGLEm", L3_DEFIP_ALPM_LEVEL3_B7_SINGLEm },
    { "LEARN_CACHE_BITP_PROFILEm", LEARN_CACHE_BITP_PROFILEm },
    { "LEARN_CACHE_BOTP_PROFILEm", LEARN_CACHE_BOTP_PROFILEm },
    { "LEARN_CACHE_CACHEm", LEARN_CACHE_CACHEm },
    { "LEARN_CACHE_CTRLr", LEARN_CACHE_CTRLr },
    { "LEARN_CACHE_CTRL_PRE_SELm", LEARN_CACHE_CTRL_PRE_SELm },
    { "LEARN_CACHE_STATUSr", LEARN_CACHE_STATUSr },
    { "LPM_IP_CONTROLm", LPM_IP_CONTROLm },
    { "MEMBERSHIP_CHECK_ING0_BITMAPm", MEMBERSHIP_CHECK_ING0_BITMAPm },
    { "MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLr", MEMBERSHIP_CHECK_ING0_BITMAP_SER_CONTROLr },
    { "MEMBERSHIP_CHECK_ING0_BITP_PROFILEm", MEMBERSHIP_CHECK_ING0_BITP_PROFILEm },
    { "MEMBERSHIP_CHECK_ING0_BOTP_PROFILEm", MEMBERSHIP_CHECK_ING0_BOTP_PROFILEm },
    { "MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELm", MEMBERSHIP_CHECK_ING0_CTRL_PRE_SELm },
    { "MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLr", MEMBERSHIP_CHECK_ING0_RAM_TM_CONTROLr },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERm", MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWERm },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLr", MEMBERSHIP_CHECK_ING0_STATE_PROFILE_LOWER_SER_CONTROLr },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERm", MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPERm },
    { "MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLr", MEMBERSHIP_CHECK_ING0_STATE_PROFILE_UPPER_SER_CONTROLr },
    { "MEMDB_EFTA10_ACC_MODESr", MEMDB_EFTA10_ACC_MODESr },
    { "MEMDB_EFTA10_MEM0m", MEMDB_EFTA10_MEM0m },
    { "MEMDB_EFTA10_MEM0_MEM1m", MEMDB_EFTA10_MEM0_MEM1m },
    { "MEMDB_EFTA10_MEM0_SER_CONTROLr", MEMDB_EFTA10_MEM0_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM1m", MEMDB_EFTA10_MEM1m },
    { "MEMDB_EFTA10_MEM1_SER_CONTROLr", MEMDB_EFTA10_MEM1_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM2m", MEMDB_EFTA10_MEM2m },
    { "MEMDB_EFTA10_MEM2_MEM3m", MEMDB_EFTA10_MEM2_MEM3m },
    { "MEMDB_EFTA10_MEM2_SER_CONTROLr", MEMDB_EFTA10_MEM2_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM3m", MEMDB_EFTA10_MEM3m },
    { "MEMDB_EFTA10_MEM3_SER_CONTROLr", MEMDB_EFTA10_MEM3_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM4m", MEMDB_EFTA10_MEM4m },
    { "MEMDB_EFTA10_MEM4_MEM5m", MEMDB_EFTA10_MEM4_MEM5m },
    { "MEMDB_EFTA10_MEM4_SER_CONTROLr", MEMDB_EFTA10_MEM4_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM5m", MEMDB_EFTA10_MEM5m },
    { "MEMDB_EFTA10_MEM5_SER_CONTROLr", MEMDB_EFTA10_MEM5_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM6m", MEMDB_EFTA10_MEM6m },
    { "MEMDB_EFTA10_MEM6_MEM7m", MEMDB_EFTA10_MEM6_MEM7m },
    { "MEMDB_EFTA10_MEM6_SER_CONTROLr", MEMDB_EFTA10_MEM6_SER_CONTROLr },
    { "MEMDB_EFTA10_MEM7m", MEMDB_EFTA10_MEM7m },
    { "MEMDB_EFTA10_MEM7_SER_CONTROLr", MEMDB_EFTA10_MEM7_SER_CONTROLr },
    { "MEMDB_EFTA10_RAM_TM_CONTROLr", MEMDB_EFTA10_RAM_TM_CONTROLr },
    { "MEMDB_EFTA20_ACC_MODESr", MEMDB_EFTA20_ACC_MODESr },
    { "MEMDB_EFTA20_MEM0m", MEMDB_EFTA20_MEM0m },
    { "MEMDB_EFTA20_MEM0_MEM1m", MEMDB_EFTA20_MEM0_MEM1m },
    { "MEMDB_EFTA20_MEM0_SER_CONTROLr", MEMDB_EFTA20_MEM0_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM10m", MEMDB_EFTA20_MEM10m },
    { "MEMDB_EFTA20_MEM10_MEM11m", MEMDB_EFTA20_MEM10_MEM11m },
    { "MEMDB_EFTA20_MEM10_SER_CONTROLr", MEMDB_EFTA20_MEM10_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM11m", MEMDB_EFTA20_MEM11m },
    { "MEMDB_EFTA20_MEM11_SER_CONTROLr", MEMDB_EFTA20_MEM11_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM1m", MEMDB_EFTA20_MEM1m },
    { "MEMDB_EFTA20_MEM1_SER_CONTROLr", MEMDB_EFTA20_MEM1_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM2m", MEMDB_EFTA20_MEM2m },
    { "MEMDB_EFTA20_MEM2_MEM3m", MEMDB_EFTA20_MEM2_MEM3m },
    { "MEMDB_EFTA20_MEM2_SER_CONTROLr", MEMDB_EFTA20_MEM2_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM3m", MEMDB_EFTA20_MEM3m },
    { "MEMDB_EFTA20_MEM3_SER_CONTROLr", MEMDB_EFTA20_MEM3_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM4m", MEMDB_EFTA20_MEM4m },
    { "MEMDB_EFTA20_MEM4_MEM5m", MEMDB_EFTA20_MEM4_MEM5m },
    { "MEMDB_EFTA20_MEM4_SER_CONTROLr", MEMDB_EFTA20_MEM4_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM5m", MEMDB_EFTA20_MEM5m },
    { "MEMDB_EFTA20_MEM5_SER_CONTROLr", MEMDB_EFTA20_MEM5_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM6m", MEMDB_EFTA20_MEM6m },
    { "MEMDB_EFTA20_MEM6_MEM7m", MEMDB_EFTA20_MEM6_MEM7m },
    { "MEMDB_EFTA20_MEM6_SER_CONTROLr", MEMDB_EFTA20_MEM6_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM7m", MEMDB_EFTA20_MEM7m },
    { "MEMDB_EFTA20_MEM7_SER_CONTROLr", MEMDB_EFTA20_MEM7_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM8m", MEMDB_EFTA20_MEM8m },
    { "MEMDB_EFTA20_MEM8_MEM9m", MEMDB_EFTA20_MEM8_MEM9m },
    { "MEMDB_EFTA20_MEM8_SER_CONTROLr", MEMDB_EFTA20_MEM8_SER_CONTROLr },
    { "MEMDB_EFTA20_MEM9m", MEMDB_EFTA20_MEM9m },
    { "MEMDB_EFTA20_MEM9_SER_CONTROLr", MEMDB_EFTA20_MEM9_SER_CONTROLr },
    { "MEMDB_EFTA20_RAM_TM_CONTROLr", MEMDB_EFTA20_RAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM0_0_DATA_ONLYm", MEMDB_IFTA100_MEM0_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_0_ONLYm", MEMDB_IFTA100_MEM0_0_ONLYm },
    { "MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM0_1_DATA_ONLYm", MEMDB_IFTA100_MEM0_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_1_ONLYm", MEMDB_IFTA100_MEM0_1_ONLYm },
    { "MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM0_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM0_2_DATA_ONLYm", MEMDB_IFTA100_MEM0_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_2_ONLYm", MEMDB_IFTA100_MEM0_2_ONLYm },
    { "MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM0_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM0_3_DATA_ONLYm", MEMDB_IFTA100_MEM0_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_3_ONLYm", MEMDB_IFTA100_MEM0_3_ONLYm },
    { "MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM0_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM0_BIST_CONFIGr", MEMDB_IFTA100_MEM0_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM0_BIST_DEBUGr", MEMDB_IFTA100_MEM0_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM0_BIST_STATUSr", MEMDB_IFTA100_MEM0_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM10_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM10_0_DATA_ONLYm", MEMDB_IFTA100_MEM10_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_0_ONLYm", MEMDB_IFTA100_MEM10_0_ONLYm },
    { "MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM10_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM10_1_DATA_ONLYm", MEMDB_IFTA100_MEM10_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_1_ONLYm", MEMDB_IFTA100_MEM10_1_ONLYm },
    { "MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM10_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM10_2_DATA_ONLYm", MEMDB_IFTA100_MEM10_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_2_ONLYm", MEMDB_IFTA100_MEM10_2_ONLYm },
    { "MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM10_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM10_3_DATA_ONLYm", MEMDB_IFTA100_MEM10_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_3_ONLYm", MEMDB_IFTA100_MEM10_3_ONLYm },
    { "MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM10_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM10_BIST_CONFIGr", MEMDB_IFTA100_MEM10_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM10_BIST_DEBUGr", MEMDB_IFTA100_MEM10_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM10_BIST_STATUSr", MEMDB_IFTA100_MEM10_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM11_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM11_0_DATA_ONLYm", MEMDB_IFTA100_MEM11_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_0_ONLYm", MEMDB_IFTA100_MEM11_0_ONLYm },
    { "MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM11_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM11_1_DATA_ONLYm", MEMDB_IFTA100_MEM11_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_1_ONLYm", MEMDB_IFTA100_MEM11_1_ONLYm },
    { "MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM11_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM11_2_DATA_ONLYm", MEMDB_IFTA100_MEM11_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_2_ONLYm", MEMDB_IFTA100_MEM11_2_ONLYm },
    { "MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM11_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM11_3_DATA_ONLYm", MEMDB_IFTA100_MEM11_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_3_ONLYm", MEMDB_IFTA100_MEM11_3_ONLYm },
    { "MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM11_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM11_BIST_CONFIGr", MEMDB_IFTA100_MEM11_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM11_BIST_DEBUGr", MEMDB_IFTA100_MEM11_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM11_BIST_STATUSr", MEMDB_IFTA100_MEM11_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM1_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM1_0_DATA_ONLYm", MEMDB_IFTA100_MEM1_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_0_ONLYm", MEMDB_IFTA100_MEM1_0_ONLYm },
    { "MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM1_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM1_1_DATA_ONLYm", MEMDB_IFTA100_MEM1_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_1_ONLYm", MEMDB_IFTA100_MEM1_1_ONLYm },
    { "MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM1_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM1_2_DATA_ONLYm", MEMDB_IFTA100_MEM1_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_2_ONLYm", MEMDB_IFTA100_MEM1_2_ONLYm },
    { "MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM1_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM1_3_DATA_ONLYm", MEMDB_IFTA100_MEM1_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_3_ONLYm", MEMDB_IFTA100_MEM1_3_ONLYm },
    { "MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM1_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM1_BIST_CONFIGr", MEMDB_IFTA100_MEM1_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM1_BIST_DEBUGr", MEMDB_IFTA100_MEM1_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM1_BIST_STATUSr", MEMDB_IFTA100_MEM1_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM2_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM2_0_DATA_ONLYm", MEMDB_IFTA100_MEM2_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_0_ONLYm", MEMDB_IFTA100_MEM2_0_ONLYm },
    { "MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM2_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM2_1_DATA_ONLYm", MEMDB_IFTA100_MEM2_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_1_ONLYm", MEMDB_IFTA100_MEM2_1_ONLYm },
    { "MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM2_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM2_2_DATA_ONLYm", MEMDB_IFTA100_MEM2_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_2_ONLYm", MEMDB_IFTA100_MEM2_2_ONLYm },
    { "MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM2_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM2_3_DATA_ONLYm", MEMDB_IFTA100_MEM2_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_3_ONLYm", MEMDB_IFTA100_MEM2_3_ONLYm },
    { "MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM2_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM2_BIST_CONFIGr", MEMDB_IFTA100_MEM2_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM2_BIST_DEBUGr", MEMDB_IFTA100_MEM2_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM2_BIST_STATUSr", MEMDB_IFTA100_MEM2_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM3_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM3_0_DATA_ONLYm", MEMDB_IFTA100_MEM3_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_0_ONLYm", MEMDB_IFTA100_MEM3_0_ONLYm },
    { "MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM3_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM3_1_DATA_ONLYm", MEMDB_IFTA100_MEM3_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_1_ONLYm", MEMDB_IFTA100_MEM3_1_ONLYm },
    { "MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM3_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM3_2_DATA_ONLYm", MEMDB_IFTA100_MEM3_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_2_ONLYm", MEMDB_IFTA100_MEM3_2_ONLYm },
    { "MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM3_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM3_3_DATA_ONLYm", MEMDB_IFTA100_MEM3_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_3_ONLYm", MEMDB_IFTA100_MEM3_3_ONLYm },
    { "MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM3_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM3_BIST_CONFIGr", MEMDB_IFTA100_MEM3_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM3_BIST_DEBUGr", MEMDB_IFTA100_MEM3_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM3_BIST_STATUSr", MEMDB_IFTA100_MEM3_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM4_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM4_0_DATA_ONLYm", MEMDB_IFTA100_MEM4_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_0_ONLYm", MEMDB_IFTA100_MEM4_0_ONLYm },
    { "MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM4_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM4_1_DATA_ONLYm", MEMDB_IFTA100_MEM4_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_1_ONLYm", MEMDB_IFTA100_MEM4_1_ONLYm },
    { "MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM4_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM4_2_DATA_ONLYm", MEMDB_IFTA100_MEM4_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_2_ONLYm", MEMDB_IFTA100_MEM4_2_ONLYm },
    { "MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM4_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM4_3_DATA_ONLYm", MEMDB_IFTA100_MEM4_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_3_ONLYm", MEMDB_IFTA100_MEM4_3_ONLYm },
    { "MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM4_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM4_BIST_CONFIGr", MEMDB_IFTA100_MEM4_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM4_BIST_DEBUGr", MEMDB_IFTA100_MEM4_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM4_BIST_STATUSr", MEMDB_IFTA100_MEM4_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM5_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM5_0_DATA_ONLYm", MEMDB_IFTA100_MEM5_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_0_ONLYm", MEMDB_IFTA100_MEM5_0_ONLYm },
    { "MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM5_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM5_1_DATA_ONLYm", MEMDB_IFTA100_MEM5_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_1_ONLYm", MEMDB_IFTA100_MEM5_1_ONLYm },
    { "MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM5_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM5_2_DATA_ONLYm", MEMDB_IFTA100_MEM5_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_2_ONLYm", MEMDB_IFTA100_MEM5_2_ONLYm },
    { "MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM5_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM5_3_DATA_ONLYm", MEMDB_IFTA100_MEM5_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_3_ONLYm", MEMDB_IFTA100_MEM5_3_ONLYm },
    { "MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM5_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM5_BIST_CONFIGr", MEMDB_IFTA100_MEM5_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM5_BIST_DEBUGr", MEMDB_IFTA100_MEM5_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM5_BIST_STATUSr", MEMDB_IFTA100_MEM5_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM6_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM6_0_DATA_ONLYm", MEMDB_IFTA100_MEM6_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_0_ONLYm", MEMDB_IFTA100_MEM6_0_ONLYm },
    { "MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM6_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM6_1_DATA_ONLYm", MEMDB_IFTA100_MEM6_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_1_ONLYm", MEMDB_IFTA100_MEM6_1_ONLYm },
    { "MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM6_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM6_2_DATA_ONLYm", MEMDB_IFTA100_MEM6_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_2_ONLYm", MEMDB_IFTA100_MEM6_2_ONLYm },
    { "MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM6_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM6_3_DATA_ONLYm", MEMDB_IFTA100_MEM6_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_3_ONLYm", MEMDB_IFTA100_MEM6_3_ONLYm },
    { "MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM6_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM6_BIST_CONFIGr", MEMDB_IFTA100_MEM6_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM6_BIST_DEBUGr", MEMDB_IFTA100_MEM6_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM6_BIST_STATUSr", MEMDB_IFTA100_MEM6_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM7_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM7_0_DATA_ONLYm", MEMDB_IFTA100_MEM7_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_0_ONLYm", MEMDB_IFTA100_MEM7_0_ONLYm },
    { "MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM7_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM7_1_DATA_ONLYm", MEMDB_IFTA100_MEM7_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_1_ONLYm", MEMDB_IFTA100_MEM7_1_ONLYm },
    { "MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM7_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM7_2_DATA_ONLYm", MEMDB_IFTA100_MEM7_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_2_ONLYm", MEMDB_IFTA100_MEM7_2_ONLYm },
    { "MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM7_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM7_3_DATA_ONLYm", MEMDB_IFTA100_MEM7_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_3_ONLYm", MEMDB_IFTA100_MEM7_3_ONLYm },
    { "MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM7_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM7_BIST_CONFIGr", MEMDB_IFTA100_MEM7_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM7_BIST_DEBUGr", MEMDB_IFTA100_MEM7_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM7_BIST_STATUSr", MEMDB_IFTA100_MEM7_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM8_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM8_0_DATA_ONLYm", MEMDB_IFTA100_MEM8_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_0_ONLYm", MEMDB_IFTA100_MEM8_0_ONLYm },
    { "MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM8_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM8_1_DATA_ONLYm", MEMDB_IFTA100_MEM8_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_1_ONLYm", MEMDB_IFTA100_MEM8_1_ONLYm },
    { "MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM8_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM8_2_DATA_ONLYm", MEMDB_IFTA100_MEM8_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_2_ONLYm", MEMDB_IFTA100_MEM8_2_ONLYm },
    { "MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM8_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM8_3_DATA_ONLYm", MEMDB_IFTA100_MEM8_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_3_ONLYm", MEMDB_IFTA100_MEM8_3_ONLYm },
    { "MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM8_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM8_BIST_CONFIGr", MEMDB_IFTA100_MEM8_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM8_BIST_DEBUGr", MEMDB_IFTA100_MEM8_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM8_BIST_STATUSr", MEMDB_IFTA100_MEM8_BIST_STATUSr },
    { "MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM9_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM9_0_DATA_ONLYm", MEMDB_IFTA100_MEM9_0_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_0_ONLYm", MEMDB_IFTA100_MEM9_0_ONLYm },
    { "MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM9_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM9_1_DATA_ONLYm", MEMDB_IFTA100_MEM9_1_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_1_ONLYm", MEMDB_IFTA100_MEM9_1_ONLYm },
    { "MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM9_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM9_2_DATA_ONLYm", MEMDB_IFTA100_MEM9_2_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_2_ONLYm", MEMDB_IFTA100_MEM9_2_ONLYm },
    { "MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLr", MEMDB_IFTA100_MEM9_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA100_MEM9_3_DATA_ONLYm", MEMDB_IFTA100_MEM9_3_DATA_ONLYm },
    { "MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_3_ONLYm", MEMDB_IFTA100_MEM9_3_ONLYm },
    { "MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLr", MEMDB_IFTA100_MEM9_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA100_MEM9_BIST_CONFIGr", MEMDB_IFTA100_MEM9_BIST_CONFIGr },
    { "MEMDB_IFTA100_MEM9_BIST_DEBUGr", MEMDB_IFTA100_MEM9_BIST_DEBUGr },
    { "MEMDB_IFTA100_MEM9_BIST_STATUSr", MEMDB_IFTA100_MEM9_BIST_STATUSr },
    { "MEMDB_IFTA100_RAM_TM_CONTROLr", MEMDB_IFTA100_RAM_TM_CONTROLr },
    { "MEMDB_IFTA10_ACC_MODESr", MEMDB_IFTA10_ACC_MODESr },
    { "MEMDB_IFTA10_MEM0m", MEMDB_IFTA10_MEM0m },
    { "MEMDB_IFTA10_MEM0_MEM1m", MEMDB_IFTA10_MEM0_MEM1m },
    { "MEMDB_IFTA10_MEM0_SER_CONTROLr", MEMDB_IFTA10_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA10_MEM1m", MEMDB_IFTA10_MEM1m },
    { "MEMDB_IFTA10_MEM1_SER_CONTROLr", MEMDB_IFTA10_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA10_RAM_TM_CONTROLr", MEMDB_IFTA10_RAM_TM_CONTROLr },
    { "MEMDB_IFTA110_ACC_MODESr", MEMDB_IFTA110_ACC_MODESr },
    { "MEMDB_IFTA110_MEM0m", MEMDB_IFTA110_MEM0m },
    { "MEMDB_IFTA110_MEM0_MEM1m", MEMDB_IFTA110_MEM0_MEM1m },
    { "MEMDB_IFTA110_MEM0_SER_CONTROLr", MEMDB_IFTA110_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA110_MEM1m", MEMDB_IFTA110_MEM1m },
    { "MEMDB_IFTA110_MEM1_SER_CONTROLr", MEMDB_IFTA110_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA110_RAM_TM_CONTROLr", MEMDB_IFTA110_RAM_TM_CONTROLr },
    { "MEMDB_IFTA120_ACC_MODESr", MEMDB_IFTA120_ACC_MODESr },
    { "MEMDB_IFTA120_MEM0m", MEMDB_IFTA120_MEM0m },
    { "MEMDB_IFTA120_MEM0_MEM1m", MEMDB_IFTA120_MEM0_MEM1m },
    { "MEMDB_IFTA120_MEM0_SER_CONTROLr", MEMDB_IFTA120_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM1m", MEMDB_IFTA120_MEM1m },
    { "MEMDB_IFTA120_MEM1_SER_CONTROLr", MEMDB_IFTA120_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM2m", MEMDB_IFTA120_MEM2m },
    { "MEMDB_IFTA120_MEM2_MEM3m", MEMDB_IFTA120_MEM2_MEM3m },
    { "MEMDB_IFTA120_MEM2_SER_CONTROLr", MEMDB_IFTA120_MEM2_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM3m", MEMDB_IFTA120_MEM3m },
    { "MEMDB_IFTA120_MEM3_SER_CONTROLr", MEMDB_IFTA120_MEM3_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM4m", MEMDB_IFTA120_MEM4m },
    { "MEMDB_IFTA120_MEM4_MEM5m", MEMDB_IFTA120_MEM4_MEM5m },
    { "MEMDB_IFTA120_MEM4_SER_CONTROLr", MEMDB_IFTA120_MEM4_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM5m", MEMDB_IFTA120_MEM5m },
    { "MEMDB_IFTA120_MEM5_SER_CONTROLr", MEMDB_IFTA120_MEM5_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM6m", MEMDB_IFTA120_MEM6m },
    { "MEMDB_IFTA120_MEM6_MEM7m", MEMDB_IFTA120_MEM6_MEM7m },
    { "MEMDB_IFTA120_MEM6_SER_CONTROLr", MEMDB_IFTA120_MEM6_SER_CONTROLr },
    { "MEMDB_IFTA120_MEM7m", MEMDB_IFTA120_MEM7m },
    { "MEMDB_IFTA120_MEM7_SER_CONTROLr", MEMDB_IFTA120_MEM7_SER_CONTROLr },
    { "MEMDB_IFTA120_RAM_TM_CONTROLr", MEMDB_IFTA120_RAM_TM_CONTROLr },
    { "MEMDB_IFTA130_ACC_MODESr", MEMDB_IFTA130_ACC_MODESr },
    { "MEMDB_IFTA130_MEM0m", MEMDB_IFTA130_MEM0m },
    { "MEMDB_IFTA130_MEM0_MEM1m", MEMDB_IFTA130_MEM0_MEM1m },
    { "MEMDB_IFTA130_MEM0_SER_CONTROLr", MEMDB_IFTA130_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM1m", MEMDB_IFTA130_MEM1m },
    { "MEMDB_IFTA130_MEM1_SER_CONTROLr", MEMDB_IFTA130_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM2m", MEMDB_IFTA130_MEM2m },
    { "MEMDB_IFTA130_MEM2_MEM3m", MEMDB_IFTA130_MEM2_MEM3m },
    { "MEMDB_IFTA130_MEM2_SER_CONTROLr", MEMDB_IFTA130_MEM2_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM3m", MEMDB_IFTA130_MEM3m },
    { "MEMDB_IFTA130_MEM3_SER_CONTROLr", MEMDB_IFTA130_MEM3_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM4m", MEMDB_IFTA130_MEM4m },
    { "MEMDB_IFTA130_MEM4_MEM5m", MEMDB_IFTA130_MEM4_MEM5m },
    { "MEMDB_IFTA130_MEM4_SER_CONTROLr", MEMDB_IFTA130_MEM4_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM5m", MEMDB_IFTA130_MEM5m },
    { "MEMDB_IFTA130_MEM5_SER_CONTROLr", MEMDB_IFTA130_MEM5_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM6m", MEMDB_IFTA130_MEM6m },
    { "MEMDB_IFTA130_MEM6_MEM7m", MEMDB_IFTA130_MEM6_MEM7m },
    { "MEMDB_IFTA130_MEM6_SER_CONTROLr", MEMDB_IFTA130_MEM6_SER_CONTROLr },
    { "MEMDB_IFTA130_MEM7m", MEMDB_IFTA130_MEM7m },
    { "MEMDB_IFTA130_MEM7_SER_CONTROLr", MEMDB_IFTA130_MEM7_SER_CONTROLr },
    { "MEMDB_IFTA130_RAM_TM_CONTROLr", MEMDB_IFTA130_RAM_TM_CONTROLr },
    { "MEMDB_IFTA140_ACC_MODESr", MEMDB_IFTA140_ACC_MODESr },
    { "MEMDB_IFTA140_MEM0m", MEMDB_IFTA140_MEM0m },
    { "MEMDB_IFTA140_MEM0_MEM1m", MEMDB_IFTA140_MEM0_MEM1m },
    { "MEMDB_IFTA140_MEM0_SER_CONTROLr", MEMDB_IFTA140_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA140_MEM1m", MEMDB_IFTA140_MEM1m },
    { "MEMDB_IFTA140_MEM1_SER_CONTROLr", MEMDB_IFTA140_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA140_RAM_TM_CONTROLr", MEMDB_IFTA140_RAM_TM_CONTROLr },
    { "MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLr", MEMDB_IFTA150_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_IFTA150_MEM0_0_DATA_ONLYm", MEMDB_IFTA150_MEM0_0_DATA_ONLYm },
    { "MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_0_ONLYm", MEMDB_IFTA150_MEM0_0_ONLYm },
    { "MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLr", MEMDB_IFTA150_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_IFTA150_MEM0_1_DATA_ONLYm", MEMDB_IFTA150_MEM0_1_DATA_ONLYm },
    { "MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_1_ONLYm", MEMDB_IFTA150_MEM0_1_ONLYm },
    { "MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLr", MEMDB_IFTA150_MEM0_2_CAM_TM_CONTROLr },
    { "MEMDB_IFTA150_MEM0_2_DATA_ONLYm", MEMDB_IFTA150_MEM0_2_DATA_ONLYm },
    { "MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_2_ONLYm", MEMDB_IFTA150_MEM0_2_ONLYm },
    { "MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_2_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLr", MEMDB_IFTA150_MEM0_3_CAM_TM_CONTROLr },
    { "MEMDB_IFTA150_MEM0_3_DATA_ONLYm", MEMDB_IFTA150_MEM0_3_DATA_ONLYm },
    { "MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_3_ONLYm", MEMDB_IFTA150_MEM0_3_ONLYm },
    { "MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLr", MEMDB_IFTA150_MEM0_3_ONLY_SER_CONTROLr },
    { "MEMDB_IFTA150_MEM0_BIST_CONFIGr", MEMDB_IFTA150_MEM0_BIST_CONFIGr },
    { "MEMDB_IFTA150_MEM0_BIST_DEBUGr", MEMDB_IFTA150_MEM0_BIST_DEBUGr },
    { "MEMDB_IFTA150_MEM0_BIST_STATUSr", MEMDB_IFTA150_MEM0_BIST_STATUSr },
    { "MEMDB_IFTA150_RAM_TM_CONTROLr", MEMDB_IFTA150_RAM_TM_CONTROLr },
    { "MEMDB_IFTA20_ACC_MODESr", MEMDB_IFTA20_ACC_MODESr },
    { "MEMDB_IFTA20_MEM0m", MEMDB_IFTA20_MEM0m },
    { "MEMDB_IFTA20_MEM0_MEM1m", MEMDB_IFTA20_MEM0_MEM1m },
    { "MEMDB_IFTA20_MEM0_SER_CONTROLr", MEMDB_IFTA20_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA20_MEM1m", MEMDB_IFTA20_MEM1m },
    { "MEMDB_IFTA20_MEM1_SER_CONTROLr", MEMDB_IFTA20_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA20_RAM_TM_CONTROLr", MEMDB_IFTA20_RAM_TM_CONTROLr },
    { "MEMDB_IFTA50_ACC_MODESr", MEMDB_IFTA50_ACC_MODESr },
    { "MEMDB_IFTA50_MEM0m", MEMDB_IFTA50_MEM0m },
    { "MEMDB_IFTA50_MEM0_MEM1m", MEMDB_IFTA50_MEM0_MEM1m },
    { "MEMDB_IFTA50_MEM0_SER_CONTROLr", MEMDB_IFTA50_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA50_MEM1m", MEMDB_IFTA50_MEM1m },
    { "MEMDB_IFTA50_MEM1_SER_CONTROLr", MEMDB_IFTA50_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA50_MEM2m", MEMDB_IFTA50_MEM2m },
    { "MEMDB_IFTA50_MEM2_MEM3m", MEMDB_IFTA50_MEM2_MEM3m },
    { "MEMDB_IFTA50_MEM2_SER_CONTROLr", MEMDB_IFTA50_MEM2_SER_CONTROLr },
    { "MEMDB_IFTA50_MEM3m", MEMDB_IFTA50_MEM3m },
    { "MEMDB_IFTA50_MEM3_SER_CONTROLr", MEMDB_IFTA50_MEM3_SER_CONTROLr },
    { "MEMDB_IFTA50_RAM_TM_CONTROLr", MEMDB_IFTA50_RAM_TM_CONTROLr },
    { "MEMDB_IFTA60_ACC_MODESr", MEMDB_IFTA60_ACC_MODESr },
    { "MEMDB_IFTA60_MEM0m", MEMDB_IFTA60_MEM0m },
    { "MEMDB_IFTA60_MEM0_MEM1m", MEMDB_IFTA60_MEM0_MEM1m },
    { "MEMDB_IFTA60_MEM0_SER_CONTROLr", MEMDB_IFTA60_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA60_MEM1m", MEMDB_IFTA60_MEM1m },
    { "MEMDB_IFTA60_MEM1_SER_CONTROLr", MEMDB_IFTA60_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA60_MEM2m", MEMDB_IFTA60_MEM2m },
    { "MEMDB_IFTA60_MEM2_MEM3m", MEMDB_IFTA60_MEM2_MEM3m },
    { "MEMDB_IFTA60_MEM2_SER_CONTROLr", MEMDB_IFTA60_MEM2_SER_CONTROLr },
    { "MEMDB_IFTA60_MEM3m", MEMDB_IFTA60_MEM3m },
    { "MEMDB_IFTA60_MEM3_SER_CONTROLr", MEMDB_IFTA60_MEM3_SER_CONTROLr },
    { "MEMDB_IFTA60_MEM4m", MEMDB_IFTA60_MEM4m },
    { "MEMDB_IFTA60_MEM4_MEM5m", MEMDB_IFTA60_MEM4_MEM5m },
    { "MEMDB_IFTA60_MEM4_SER_CONTROLr", MEMDB_IFTA60_MEM4_SER_CONTROLr },
    { "MEMDB_IFTA60_MEM5m", MEMDB_IFTA60_MEM5m },
    { "MEMDB_IFTA60_MEM5_SER_CONTROLr", MEMDB_IFTA60_MEM5_SER_CONTROLr },
    { "MEMDB_IFTA60_RAM_TM_CONTROLr", MEMDB_IFTA60_RAM_TM_CONTROLr },
    { "MEMDB_IFTA70_ACC_MODESr", MEMDB_IFTA70_ACC_MODESr },
    { "MEMDB_IFTA70_MEM0m", MEMDB_IFTA70_MEM0m },
    { "MEMDB_IFTA70_MEM0_MEM1m", MEMDB_IFTA70_MEM0_MEM1m },
    { "MEMDB_IFTA70_MEM0_SER_CONTROLr", MEMDB_IFTA70_MEM0_SER_CONTROLr },
    { "MEMDB_IFTA70_MEM1m", MEMDB_IFTA70_MEM1m },
    { "MEMDB_IFTA70_MEM1_SER_CONTROLr", MEMDB_IFTA70_MEM1_SER_CONTROLr },
    { "MEMDB_IFTA70_MEM2m", MEMDB_IFTA70_MEM2m },
    { "MEMDB_IFTA70_MEM2_MEM3m", MEMDB_IFTA70_MEM2_MEM3m },
    { "MEMDB_IFTA70_MEM2_SER_CONTROLr", MEMDB_IFTA70_MEM2_SER_CONTROLr },
    { "MEMDB_IFTA70_MEM3m", MEMDB_IFTA70_MEM3m },
    { "MEMDB_IFTA70_MEM3_SER_CONTROLr", MEMDB_IFTA70_MEM3_SER_CONTROLr },
    { "MEMDB_IFTA70_RAM_TM_CONTROLr", MEMDB_IFTA70_RAM_TM_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYm", MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_0_ONLYm", MEMDB_TCAM_EFTA30_MEM0_0_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYm", MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_1_ONLYm", MEMDB_TCAM_EFTA30_MEM0_1_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_2_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYm", MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_2_ONLYm", MEMDB_TCAM_EFTA30_MEM0_2_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_2_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_3_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYm", MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_3_ONLYm", MEMDB_TCAM_EFTA30_MEM0_3_ONLYm },
    { "MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLr", MEMDB_TCAM_EFTA30_MEM0_3_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGr", MEMDB_TCAM_EFTA30_MEM0_BIST_CONFIGr },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGr", MEMDB_TCAM_EFTA30_MEM0_BIST_DEBUGr },
    { "MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSr", MEMDB_TCAM_EFTA30_MEM0_BIST_STATUSr },
    { "MEMDB_TCAM_EFTA30_RAM_TM_CONTROLr", MEMDB_TCAM_EFTA30_RAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_0_ONLYm", MEMDB_TCAM_IFTA40_MEM0_0_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_1_ONLYm", MEMDB_TCAM_IFTA40_MEM0_1_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_2_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_2_ONLYm", MEMDB_TCAM_IFTA40_MEM0_2_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_2_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_3_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_3_ONLYm", MEMDB_TCAM_IFTA40_MEM0_3_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM0_3_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGr", MEMDB_TCAM_IFTA40_MEM0_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGr", MEMDB_TCAM_IFTA40_MEM0_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSr", MEMDB_TCAM_IFTA40_MEM0_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_0_ONLYm", MEMDB_TCAM_IFTA40_MEM1_0_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_1_ONLYm", MEMDB_TCAM_IFTA40_MEM1_1_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_2_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_2_ONLYm", MEMDB_TCAM_IFTA40_MEM1_2_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_2_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_3_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYm", MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_3_ONLYm", MEMDB_TCAM_IFTA40_MEM1_3_ONLYm },
    { "MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA40_MEM1_3_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGr", MEMDB_TCAM_IFTA40_MEM1_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGr", MEMDB_TCAM_IFTA40_MEM1_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSr", MEMDB_TCAM_IFTA40_MEM1_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA40_RAM_TM_CONTROLr", MEMDB_TCAM_IFTA40_RAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYm", MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_0_ONLYm", MEMDB_TCAM_IFTA50_MEM0_0_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYm", MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_1_ONLYm", MEMDB_TCAM_IFTA50_MEM0_1_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_2_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYm", MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_2_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_2_ONLYm", MEMDB_TCAM_IFTA50_MEM0_2_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_2_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_3_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYm", MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_3_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_3_ONLYm", MEMDB_TCAM_IFTA50_MEM0_3_ONLYm },
    { "MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA50_MEM0_3_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGr", MEMDB_TCAM_IFTA50_MEM0_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGr", MEMDB_TCAM_IFTA50_MEM0_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSr", MEMDB_TCAM_IFTA50_MEM0_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA50_RAM_TM_CONTROLr", MEMDB_TCAM_IFTA50_RAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_ACC_MODESr", MEMDB_TCAM_IFTA80_ACC_MODESr },
    { "MEMDB_TCAM_IFTA80_MEM0_0m", MEMDB_TCAM_IFTA80_MEM0_0m },
    { "MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1m", MEMDB_TCAM_IFTA80_MEM0_0_MEM0_1m },
    { "MEMDB_TCAM_IFTA80_MEM0_0_ONLYm", MEMDB_TCAM_IFTA80_MEM0_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_1m", MEMDB_TCAM_IFTA80_MEM0_1m },
    { "MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_1_ONLYm", MEMDB_TCAM_IFTA80_MEM0_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM0_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM0_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM0_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM0_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM1_0m", MEMDB_TCAM_IFTA80_MEM1_0m },
    { "MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1m", MEMDB_TCAM_IFTA80_MEM1_0_MEM1_1m },
    { "MEMDB_TCAM_IFTA80_MEM1_0_ONLYm", MEMDB_TCAM_IFTA80_MEM1_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_1m", MEMDB_TCAM_IFTA80_MEM1_1m },
    { "MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_1_ONLYm", MEMDB_TCAM_IFTA80_MEM1_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM1_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM1_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM1_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM1_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM2_0m", MEMDB_TCAM_IFTA80_MEM2_0m },
    { "MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1m", MEMDB_TCAM_IFTA80_MEM2_0_MEM2_1m },
    { "MEMDB_TCAM_IFTA80_MEM2_0_ONLYm", MEMDB_TCAM_IFTA80_MEM2_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_1m", MEMDB_TCAM_IFTA80_MEM2_1m },
    { "MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_1_ONLYm", MEMDB_TCAM_IFTA80_MEM2_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM2_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM2_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM2_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM2_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM3_0m", MEMDB_TCAM_IFTA80_MEM3_0m },
    { "MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1m", MEMDB_TCAM_IFTA80_MEM3_0_MEM3_1m },
    { "MEMDB_TCAM_IFTA80_MEM3_0_ONLYm", MEMDB_TCAM_IFTA80_MEM3_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_1m", MEMDB_TCAM_IFTA80_MEM3_1m },
    { "MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_1_ONLYm", MEMDB_TCAM_IFTA80_MEM3_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM3_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM3_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM3_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM3_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM4_0m", MEMDB_TCAM_IFTA80_MEM4_0m },
    { "MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1m", MEMDB_TCAM_IFTA80_MEM4_0_MEM4_1m },
    { "MEMDB_TCAM_IFTA80_MEM4_0_ONLYm", MEMDB_TCAM_IFTA80_MEM4_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_1m", MEMDB_TCAM_IFTA80_MEM4_1m },
    { "MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_1_ONLYm", MEMDB_TCAM_IFTA80_MEM4_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM4_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM4_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM4_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM4_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM5_0m", MEMDB_TCAM_IFTA80_MEM5_0m },
    { "MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1m", MEMDB_TCAM_IFTA80_MEM5_0_MEM5_1m },
    { "MEMDB_TCAM_IFTA80_MEM5_0_ONLYm", MEMDB_TCAM_IFTA80_MEM5_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_1m", MEMDB_TCAM_IFTA80_MEM5_1m },
    { "MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_1_ONLYm", MEMDB_TCAM_IFTA80_MEM5_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM5_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM5_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM5_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM5_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM6_0m", MEMDB_TCAM_IFTA80_MEM6_0m },
    { "MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1m", MEMDB_TCAM_IFTA80_MEM6_0_MEM6_1m },
    { "MEMDB_TCAM_IFTA80_MEM6_0_ONLYm", MEMDB_TCAM_IFTA80_MEM6_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_1m", MEMDB_TCAM_IFTA80_MEM6_1m },
    { "MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_1_ONLYm", MEMDB_TCAM_IFTA80_MEM6_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM6_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM6_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM6_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM6_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_MEM7_0m", MEMDB_TCAM_IFTA80_MEM7_0m },
    { "MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_0_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_0_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1m", MEMDB_TCAM_IFTA80_MEM7_0_MEM7_1m },
    { "MEMDB_TCAM_IFTA80_MEM7_0_ONLYm", MEMDB_TCAM_IFTA80_MEM7_0_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_0_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_1m", MEMDB_TCAM_IFTA80_MEM7_1m },
    { "MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_1_CAM_TM_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYm", MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_1_DATA_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_1_ONLYm", MEMDB_TCAM_IFTA80_MEM7_1_ONLYm },
    { "MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLr", MEMDB_TCAM_IFTA80_MEM7_1_ONLY_SER_CONTROLr },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGr", MEMDB_TCAM_IFTA80_MEM7_BIST_CONFIGr },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGr", MEMDB_TCAM_IFTA80_MEM7_BIST_DEBUGr },
    { "MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSr", MEMDB_TCAM_IFTA80_MEM7_BIST_STATUSr },
    { "MEMDB_TCAM_IFTA80_RAM_TM_CONTROLr", MEMDB_TCAM_IFTA80_RAM_TM_CONTROLr },
    { "MINI_UFT_SHARED_BANKS_CONTROLm", MINI_UFT_SHARED_BANKS_CONTROLm },
    { "MMU_CCP_CMIC_RESERVEDr", MMU_CCP_CMIC_RESERVEDr },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0m", MMU_CCP_COPY_COUNT_INFO_SPLIT0m },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_SPLIT0_MMU_ITM1_ITM1m },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1m", MMU_CCP_COPY_COUNT_INFO_SPLIT1m },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0m", MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM0_ITM0m },
    { "MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1m", MMU_CCP_COPY_COUNT_INFO_SPLIT1_MMU_ITM1_ITM1m },
    { "MMU_CCP_ENABLE_ECCP_MEMr", MMU_CCP_ENABLE_ECCP_MEMr },
    { "MMU_CCP_EN_COR_ERR_RPTr", MMU_CCP_EN_COR_ERR_RPTr },
    { "MMU_CCP_TMBUSr", MMU_CCP_TMBUSr },
    { "MMU_CFAP_ARBITER_BNK0_RANKERr", MMU_CFAP_ARBITER_BNK0_RANKERr },
    { "MMU_CFAP_ARBITER_BNK10_RANKERr", MMU_CFAP_ARBITER_BNK10_RANKERr },
    { "MMU_CFAP_ARBITER_BNK11_RANKERr", MMU_CFAP_ARBITER_BNK11_RANKERr },
    { "MMU_CFAP_ARBITER_BNK12_RANKERr", MMU_CFAP_ARBITER_BNK12_RANKERr },
    { "MMU_CFAP_ARBITER_BNK13_RANKERr", MMU_CFAP_ARBITER_BNK13_RANKERr },
    { "MMU_CFAP_ARBITER_BNK14_RANKERr", MMU_CFAP_ARBITER_BNK14_RANKERr },
    { "MMU_CFAP_ARBITER_BNK15_RANKERr", MMU_CFAP_ARBITER_BNK15_RANKERr },
    { "MMU_CFAP_ARBITER_BNK16_RANKERr", MMU_CFAP_ARBITER_BNK16_RANKERr },
    { "MMU_CFAP_ARBITER_BNK17_RANKERr", MMU_CFAP_ARBITER_BNK17_RANKERr },
    { "MMU_CFAP_ARBITER_BNK18_RANKERr", MMU_CFAP_ARBITER_BNK18_RANKERr },
    { "MMU_CFAP_ARBITER_BNK19_RANKERr", MMU_CFAP_ARBITER_BNK19_RANKERr },
    { "MMU_CFAP_ARBITER_BNK1_RANKERr", MMU_CFAP_ARBITER_BNK1_RANKERr },
    { "MMU_CFAP_ARBITER_BNK20_RANKERr", MMU_CFAP_ARBITER_BNK20_RANKERr },
    { "MMU_CFAP_ARBITER_BNK21_RANKERr", MMU_CFAP_ARBITER_BNK21_RANKERr },
    { "MMU_CFAP_ARBITER_BNK22_RANKERr", MMU_CFAP_ARBITER_BNK22_RANKERr },
    { "MMU_CFAP_ARBITER_BNK23_RANKERr", MMU_CFAP_ARBITER_BNK23_RANKERr },
    { "MMU_CFAP_ARBITER_BNK24_RANKERr", MMU_CFAP_ARBITER_BNK24_RANKERr },
    { "MMU_CFAP_ARBITER_BNK25_RANKERr", MMU_CFAP_ARBITER_BNK25_RANKERr },
    { "MMU_CFAP_ARBITER_BNK26_RANKERr", MMU_CFAP_ARBITER_BNK26_RANKERr },
    { "MMU_CFAP_ARBITER_BNK27_RANKERr", MMU_CFAP_ARBITER_BNK27_RANKERr },
    { "MMU_CFAP_ARBITER_BNK28_RANKERr", MMU_CFAP_ARBITER_BNK28_RANKERr },
    { "MMU_CFAP_ARBITER_BNK29_RANKERr", MMU_CFAP_ARBITER_BNK29_RANKERr },
    { "MMU_CFAP_ARBITER_BNK2_RANKERr", MMU_CFAP_ARBITER_BNK2_RANKERr },
    { "MMU_CFAP_ARBITER_BNK30_RANKERr", MMU_CFAP_ARBITER_BNK30_RANKERr },
    { "MMU_CFAP_ARBITER_BNK31_RANKERr", MMU_CFAP_ARBITER_BNK31_RANKERr },
    { "MMU_CFAP_ARBITER_BNK32_RANKERr", MMU_CFAP_ARBITER_BNK32_RANKERr },
    { "MMU_CFAP_ARBITER_BNK33_RANKERr", MMU_CFAP_ARBITER_BNK33_RANKERr },
    { "MMU_CFAP_ARBITER_BNK3_RANKERr", MMU_CFAP_ARBITER_BNK3_RANKERr },
    { "MMU_CFAP_ARBITER_BNK4_RANKERr", MMU_CFAP_ARBITER_BNK4_RANKERr },
    { "MMU_CFAP_ARBITER_BNK5_RANKERr", MMU_CFAP_ARBITER_BNK5_RANKERr },
    { "MMU_CFAP_ARBITER_BNK6_RANKERr", MMU_CFAP_ARBITER_BNK6_RANKERr },
    { "MMU_CFAP_ARBITER_BNK7_RANKERr", MMU_CFAP_ARBITER_BNK7_RANKERr },
    { "MMU_CFAP_ARBITER_BNK8_RANKERr", MMU_CFAP_ARBITER_BNK8_RANKERr },
    { "MMU_CFAP_ARBITER_BNK9_RANKERr", MMU_CFAP_ARBITER_BNK9_RANKERr },
    { "MMU_CFAP_ARBITER_CONTROLr", MMU_CFAP_ARBITER_CONTROLr },
    { "MMU_CFAP_ARBITER_MASKr", MMU_CFAP_ARBITER_MASKr },
    { "MMU_CFAP_ARBITER_RANDOM_SEEDr", MMU_CFAP_ARBITER_RANDOM_SEEDr },
    { "MMU_CFAP_BANK0m", MMU_CFAP_BANK0m },
    { "MMU_CFAP_BANK10m", MMU_CFAP_BANK10m },
    { "MMU_CFAP_BANK11m", MMU_CFAP_BANK11m },
    { "MMU_CFAP_BANK12m", MMU_CFAP_BANK12m },
    { "MMU_CFAP_BANK13m", MMU_CFAP_BANK13m },
    { "MMU_CFAP_BANK14m", MMU_CFAP_BANK14m },
    { "MMU_CFAP_BANK15m", MMU_CFAP_BANK15m },
    { "MMU_CFAP_BANK16m", MMU_CFAP_BANK16m },
    { "MMU_CFAP_BANK17m", MMU_CFAP_BANK17m },
    { "MMU_CFAP_BANK18m", MMU_CFAP_BANK18m },
    { "MMU_CFAP_BANK19m", MMU_CFAP_BANK19m },
    { "MMU_CFAP_BANK1m", MMU_CFAP_BANK1m },
    { "MMU_CFAP_BANK20m", MMU_CFAP_BANK20m },
    { "MMU_CFAP_BANK21m", MMU_CFAP_BANK21m },
    { "MMU_CFAP_BANK22m", MMU_CFAP_BANK22m },
    { "MMU_CFAP_BANK23m", MMU_CFAP_BANK23m },
    { "MMU_CFAP_BANK24m", MMU_CFAP_BANK24m },
    { "MMU_CFAP_BANK25m", MMU_CFAP_BANK25m },
    { "MMU_CFAP_BANK26m", MMU_CFAP_BANK26m },
    { "MMU_CFAP_BANK27m", MMU_CFAP_BANK27m },
    { "MMU_CFAP_BANK28m", MMU_CFAP_BANK28m },
    { "MMU_CFAP_BANK29m", MMU_CFAP_BANK29m },
    { "MMU_CFAP_BANK2m", MMU_CFAP_BANK2m },
    { "MMU_CFAP_BANK30m", MMU_CFAP_BANK30m },
    { "MMU_CFAP_BANK31m", MMU_CFAP_BANK31m },
    { "MMU_CFAP_BANK32m", MMU_CFAP_BANK32m },
    { "MMU_CFAP_BANK33m", MMU_CFAP_BANK33m },
    { "MMU_CFAP_BANK3m", MMU_CFAP_BANK3m },
    { "MMU_CFAP_BANK4m", MMU_CFAP_BANK4m },
    { "MMU_CFAP_BANK5m", MMU_CFAP_BANK5m },
    { "MMU_CFAP_BANK6m", MMU_CFAP_BANK6m },
    { "MMU_CFAP_BANK7m", MMU_CFAP_BANK7m },
    { "MMU_CFAP_BANK8m", MMU_CFAP_BANK8m },
    { "MMU_CFAP_BANK9m", MMU_CFAP_BANK9m },
    { "MMU_CFAP_BANKDISABLE_64r", MMU_CFAP_BANKDISABLE_64r },
    { "MMU_CFAP_BANKFULLr", MMU_CFAP_BANKFULLr },
    { "MMU_CFAP_BANKSTATUSr", MMU_CFAP_BANKSTATUSr },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_LHr", MMU_CFAP_BANK_PREFETCH_FIFO_LHr },
    { "MMU_CFAP_BANK_PREFETCH_FIFO_UHr", MMU_CFAP_BANK_PREFETCH_FIFO_UHr },
    { "MMU_CFAP_BANK_SCRATCHPADr", MMU_CFAP_BANK_SCRATCHPADr },
    { "MMU_CFAP_BSTCONFIGr", MMU_CFAP_BSTCONFIGr },
    { "MMU_CFAP_BSTSTATr", MMU_CFAP_BSTSTATr },
    { "MMU_CFAP_BSTTHRSr", MMU_CFAP_BSTTHRSr },
    { "MMU_CFAP_CMIC_RESERVEDr", MMU_CFAP_CMIC_RESERVEDr },
    { "MMU_CFAP_CONFIGr", MMU_CFAP_CONFIGr },
    { "MMU_CFAP_DROP_CBPr", MMU_CFAP_DROP_CBPr },
    { "MMU_CFAP_DROP_COLLISIONr", MMU_CFAP_DROP_COLLISIONr },
    { "MMU_CFAP_DROP_FULLr", MMU_CFAP_DROP_FULLr },
    { "MMU_CFAP_ENABLE_ECCP_MEMr", MMU_CFAP_ENABLE_ECCP_MEMr },
    { "MMU_CFAP_EN_COR_ERR_RPTr", MMU_CFAP_EN_COR_ERR_RPTr },
    { "MMU_CFAP_FULLCOL_CONTROLr", MMU_CFAP_FULLCOL_CONTROLr },
    { "MMU_CFAP_FULLTHRESHOLDSETr", MMU_CFAP_FULLTHRESHOLDSETr },
    { "MMU_CFAP_FULL_RESUME_OFFSETr", MMU_CFAP_FULL_RESUME_OFFSETr },
    { "MMU_CFAP_INIT_64r", MMU_CFAP_INIT_64r },
    { "MMU_CFAP_INT_ENr", MMU_CFAP_INT_ENr },
    { "MMU_CFAP_INT_SETr", MMU_CFAP_INT_SETr },
    { "MMU_CFAP_INT_STATr", MMU_CFAP_INT_STATr },
    { "MMU_CFAP_RESERVED_KNOBSr", MMU_CFAP_RESERVED_KNOBSr },
    { "MMU_CFAP_STATUSr", MMU_CFAP_STATUSr },
    { "MMU_CFAP_TMBUSr", MMU_CFAP_TMBUSr },
    { "MMU_CRB_CELL_CREDITr", MMU_CRB_CELL_CREDITr },
    { "MMU_CRB_CMIC_RESERVEDr", MMU_CRB_CMIC_RESERVEDr },
    { "MMU_CRB_CONFIGr", MMU_CRB_CONFIGr },
    { "MMU_CRB_CPU_INT_ENr", MMU_CRB_CPU_INT_ENr },
    { "MMU_CRB_CPU_INT_SETr", MMU_CRB_CPU_INT_SETr },
    { "MMU_CRB_CPU_INT_STATr", MMU_CRB_CPU_INT_STATr },
    { "MMU_CRB_CPU_INT_STAT_LOGr", MMU_CRB_CPU_INT_STAT_LOGr },
    { "MMU_CRB_CREDIT_DROP_CONFIGr", MMU_CRB_CREDIT_DROP_CONFIGr },
    { "MMU_CRB_CREDIT_DROP_PKT_COUNTr", MMU_CRB_CREDIT_DROP_PKT_COUNTr },
    { "MMU_CRB_CT_DELAY_LINE_IP_MEMm", MMU_CRB_CT_DELAY_LINE_IP_MEMm },
    { "MMU_CRB_CT_DELAY_LINE_RQE_MEMm", MMU_CRB_CT_DELAY_LINE_RQE_MEMm },
    { "MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr", MMU_CRB_DEVICE_PORT_TO_MMU_PORT_MAPPINGr },
    { "MMU_CRB_ENABLE_ECCP_MEMr", MMU_CRB_ENABLE_ECCP_MEMr },
    { "MMU_CRB_EN_COR_ERR_RPTr", MMU_CRB_EN_COR_ERR_RPTr },
    { "MMU_CRB_INVALID_DESTINATION_PKT_COUNTr", MMU_CRB_INVALID_DESTINATION_PKT_COUNTr },
    { "MMU_CRB_INVALID_DESTINATION_PKT_IDr", MMU_CRB_INVALID_DESTINATION_PKT_IDr },
    { "MMU_CRB_PKT_DROP_CNTR_STATr", MMU_CRB_PKT_DROP_CNTR_STATr },
    { "MMU_CRB_SRC_PORT_CFGr", MMU_CRB_SRC_PORT_CFGr },
    { "MMU_CRB_TMBUSr", MMU_CRB_TMBUSr },
    { "MMU_EBCFG_CMIC_RESERVEDr", MMU_EBCFG_CMIC_RESERVEDr },
    { "MMU_EBCFG_CPU_INT_ENr", MMU_EBCFG_CPU_INT_ENr },
    { "MMU_EBCFG_CPU_INT_SETr", MMU_EBCFG_CPU_INT_SETr },
    { "MMU_EBCFG_CPU_INT_STATr", MMU_EBCFG_CPU_INT_STATr },
    { "MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr", MMU_EBCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_EBCFG_MEM_FAIL_ADDR_64m", MMU_EBCFG_MEM_FAIL_ADDR_64m },
    { "MMU_EBCFG_MEM_FAIL_INT_CTRr", MMU_EBCFG_MEM_FAIL_INT_CTRr },
    { "MMU_EBCFG_MEM_SER_FIFO_STSr", MMU_EBCFG_MEM_SER_FIFO_STSr },
    { "MMU_EBCFP_CMIC_RESERVEDr", MMU_EBCFP_CMIC_RESERVEDr },
    { "MMU_EBCFP_CPU_INT_ENr", MMU_EBCFP_CPU_INT_ENr },
    { "MMU_EBCFP_CPU_INT_SETr", MMU_EBCFP_CPU_INT_SETr },
    { "MMU_EBCFP_CPU_INT_STATr", MMU_EBCFP_CPU_INT_STATr },
    { "MMU_EBCFP_DD_PURGE_STATUSr", MMU_EBCFP_DD_PURGE_STATUSr },
    { "MMU_EBCFP_EGR_PORT_CFGr", MMU_EBCFP_EGR_PORT_CFGr },
    { "MMU_EBCFP_ENABLE_ECCP_MEMr", MMU_EBCFP_ENABLE_ECCP_MEMr },
    { "MMU_EBCFP_EN_COR_ERR_RPTr", MMU_EBCFP_EN_COR_ERR_RPTr },
    { "MMU_EBCFP_FAP_BITMAP_MEMm", MMU_EBCFP_FAP_BITMAP_MEMm },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr", MMU_EBCFP_FAP_FULL_THRESHOLD_RESETr },
    { "MMU_EBCFP_FAP_FULL_THRESHOLD_SETr", MMU_EBCFP_FAP_FULL_THRESHOLD_SETr },
    { "MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr", MMU_EBCFP_FORCE_CPU_INIT_TO_FAPr },
    { "MMU_EBCFP_INIT_DONEr", MMU_EBCFP_INIT_DONEr },
    { "MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0r", MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG0r },
    { "MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1r", MMU_EBCFP_INT_UNAVAILABLE_RESP_CONFIG1r },
    { "MMU_EBCFP_LAT_ABS_FIFOm", MMU_EBCFP_LAT_ABS_FIFOm },
    { "MMU_EBCFP_MMUQ_EBGRP_PROFILEr", MMU_EBCFP_MMUQ_EBGRP_PROFILEr },
    { "MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr", MMU_EBCFP_MMU_PORT_TO_DEVICE_PORT_MAPPINGr },
    { "MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr", MMU_EBCFP_MTRO_PORT_PROFILE_STATUSr },
    { "MMU_EBCFP_MTU_VIOLATION_STATUSr", MMU_EBCFP_MTU_VIOLATION_STATUSr },
    { "MMU_EBCFP_MXM_TAG_MEMm", MMU_EBCFP_MXM_TAG_MEMm },
    { "MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr", MMU_EBCFP_OPT_EBGRP_MTU_PROFILEr },
    { "MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr", MMU_EBCFP_OPT_EBGRP_REDUCED_MTUr },
    { "MMU_EBCFP_POOL_COUNTERr", MMU_EBCFP_POOL_COUNTERr },
    { "MMU_EBCFP_TMBUSr", MMU_EBCFP_TMBUSr },
    { "MMU_EBCR_CELL_INFO_TILE0m", MMU_EBCR_CELL_INFO_TILE0m },
    { "MMU_EBCR_CELL_INFO_TILE1m", MMU_EBCR_CELL_INFO_TILE1m },
    { "MMU_EBCR_CMIC_RESERVEDr", MMU_EBCR_CMIC_RESERVEDr },
    { "MMU_EBCR_ENABLE_ECCP_MEMr", MMU_EBCR_ENABLE_ECCP_MEMr },
    { "MMU_EBCR_EN_COR_ERR_RPTr", MMU_EBCR_EN_COR_ERR_RPTr },
    { "MMU_EBCR_TILE0_STATE_VECTORr", MMU_EBCR_TILE0_STATE_VECTORr },
    { "MMU_EBCR_TILE1_STATE_VECTORr", MMU_EBCR_TILE1_STATE_VECTORr },
    { "MMU_EBCR_TMBUSr", MMU_EBCR_TMBUSr },
    { "MMU_EBCTM_BURST_CTRL_STSr", MMU_EBCTM_BURST_CTRL_STSr },
    { "MMU_EBCTM_CMIC_RESERVEDr", MMU_EBCTM_CMIC_RESERVEDr },
    { "MMU_EBCTM_CNTR_0_STSr", MMU_EBCTM_CNTR_0_STSr },
    { "MMU_EBCTM_CNTR_1_STSr", MMU_EBCTM_CNTR_1_STSr },
    { "MMU_EBCTM_CNTR_2_STSr", MMU_EBCTM_CNTR_2_STSr },
    { "MMU_EBCTM_CNTR_3_STSr", MMU_EBCTM_CNTR_3_STSr },
    { "MMU_EBCTM_CPU_INT_ENr", MMU_EBCTM_CPU_INT_ENr },
    { "MMU_EBCTM_CPU_INT_SETr", MMU_EBCTM_CPU_INT_SETr },
    { "MMU_EBCTM_CPU_INT_STATr", MMU_EBCTM_CPU_INT_STATr },
    { "MMU_EBCTM_CPU_INT_STAT_LOGr", MMU_EBCTM_CPU_INT_STAT_LOGr },
    { "MMU_EBCTM_CT_BUDGET_CFGr", MMU_EBCTM_CT_BUDGET_CFGr },
    { "MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr", MMU_EBCTM_CT_BUDGET_SAF_COMMITMENT_CFGr },
    { "MMU_EBCTM_CT_FSM_STSr", MMU_EBCTM_CT_FSM_STSr },
    { "MMU_EBCTM_CT_SPEED_0_CFGr", MMU_EBCTM_CT_SPEED_0_CFGr },
    { "MMU_EBCTM_CT_SPEED_1_CFGr", MMU_EBCTM_CT_SPEED_1_CFGr },
    { "MMU_EBCTM_CT_SPEED_2_CFGr", MMU_EBCTM_CT_SPEED_2_CFGr },
    { "MMU_EBCTM_CT_SPEED_3_CFGr", MMU_EBCTM_CT_SPEED_3_CFGr },
    { "MMU_EBCTM_CT_SPEED_4_CFGr", MMU_EBCTM_CT_SPEED_4_CFGr },
    { "MMU_EBCTM_CT_SPEED_5_CFGr", MMU_EBCTM_CT_SPEED_5_CFGr },
    { "MMU_EBCTM_CT_SPEED_6_CFGr", MMU_EBCTM_CT_SPEED_6_CFGr },
    { "MMU_EBCTM_CT_SPEED_CFGr", MMU_EBCTM_CT_SPEED_CFGr },
    { "MMU_EBCTM_EB_TCT_CFGr", MMU_EBCTM_EB_TCT_CFGr },
    { "MMU_EBCTM_EPIPE_CT_CFGr", MMU_EBCTM_EPIPE_CT_CFGr },
    { "MMU_EBCTM_EPORT_CT_CFGr", MMU_EBCTM_EPORT_CT_CFGr },
    { "MMU_EBCTM_EPORT_TCT_CFGr", MMU_EBCTM_EPORT_TCT_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_0_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_1_CFGr },
    { "MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr", MMU_EBCTM_MIN_MOP_SPACING_SPEED_BUCKET_2_CFGr },
    { "MMU_EBCTM_PORT_EMPTY_STSr", MMU_EBCTM_PORT_EMPTY_STSr },
    { "MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_0_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_1_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_2_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_3_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_4_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_5_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr", MMU_EBCTM_SRC_SPEED_6_TO_SPEED_BUCKET_MAP_CFGr },
    { "MMU_EBCTM_TCT_ENTER_SPEED_CFGr", MMU_EBCTM_TCT_ENTER_SPEED_CFGr },
    { "MMU_EBCTM_TCT_EXIT_SPEED_CFGr", MMU_EBCTM_TCT_EXIT_SPEED_CFGr },
    { "MMU_EBMB_CCBE_SLICEm", MMU_EBMB_CCBE_SLICEm },
    { "MMU_EBMB_CCBE_SLICE_CPUm", MMU_EBMB_CCBE_SLICE_CPUm },
    { "MMU_EBMB_CMIC_RESERVEDr", MMU_EBMB_CMIC_RESERVEDr },
    { "MMU_EBMB_DEBUGr", MMU_EBMB_DEBUGr },
    { "MMU_EBMB_ENABLE_ECCP_MEMr", MMU_EBMB_ENABLE_ECCP_MEMr },
    { "MMU_EBMB_EN_COR_ERR_RPTr", MMU_EBMB_EN_COR_ERR_RPTr },
    { "MMU_EBMB_PAYLOAD_ITM0_CH0H_SERm", MMU_EBMB_PAYLOAD_ITM0_CH0H_SERm },
    { "MMU_EBMB_PAYLOAD_ITM0_CH0L_SERm", MMU_EBMB_PAYLOAD_ITM0_CH0L_SERm },
    { "MMU_EBMB_PAYLOAD_ITM0_CH1H_SERm", MMU_EBMB_PAYLOAD_ITM0_CH1H_SERm },
    { "MMU_EBMB_PAYLOAD_ITM0_CH1L_SERm", MMU_EBMB_PAYLOAD_ITM0_CH1L_SERm },
    { "MMU_EBMB_PAYLOAD_ITM1_CH0H_SERm", MMU_EBMB_PAYLOAD_ITM1_CH0H_SERm },
    { "MMU_EBMB_PAYLOAD_ITM1_CH0L_SERm", MMU_EBMB_PAYLOAD_ITM1_CH0L_SERm },
    { "MMU_EBMB_PAYLOAD_ITM1_CH1H_SERm", MMU_EBMB_PAYLOAD_ITM1_CH1H_SERm },
    { "MMU_EBMB_PAYLOAD_ITM1_CH1L_SERm", MMU_EBMB_PAYLOAD_ITM1_CH1L_SERm },
    { "MMU_EBMB_PAYLOAD_SLICE0_CPUm", MMU_EBMB_PAYLOAD_SLICE0_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE1_CPUm", MMU_EBMB_PAYLOAD_SLICE1_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE2_CPUm", MMU_EBMB_PAYLOAD_SLICE2_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE3_CPUm", MMU_EBMB_PAYLOAD_SLICE3_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE4_CPUm", MMU_EBMB_PAYLOAD_SLICE4_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE5_CPUm", MMU_EBMB_PAYLOAD_SLICE5_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE6_CPUm", MMU_EBMB_PAYLOAD_SLICE6_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICE7_CPUm", MMU_EBMB_PAYLOAD_SLICE7_CPUm },
    { "MMU_EBMB_PAYLOAD_SLICEm", MMU_EBMB_PAYLOAD_SLICEm },
    { "MMU_EBMB_TMBUSr", MMU_EBMB_TMBUSr },
    { "MMU_EBPCC_COUNTER_OVERFLOWr", MMU_EBPCC_COUNTER_OVERFLOWr },
    { "MMU_EBPCC_COUNTER_UNDERFLOWr", MMU_EBPCC_COUNTER_UNDERFLOWr },
    { "MMU_EBPCC_CPU_INT_ENr", MMU_EBPCC_CPU_INT_ENr },
    { "MMU_EBPCC_CPU_INT_SETr", MMU_EBPCC_CPU_INT_SETr },
    { "MMU_EBPCC_CPU_INT_STATr", MMU_EBPCC_CPU_INT_STATr },
    { "MMU_EBPCC_EBQUEUE_CELL_CNT_STSr", MMU_EBPCC_EBQUEUE_CELL_CNT_STSr },
    { "MMU_EBPCC_EPORT_CFGr", MMU_EBPCC_EPORT_CFGr },
    { "MMU_EBPCC_MAX_CELL_THDr", MMU_EBPCC_MAX_CELL_THDr },
    { "MMU_EBPCC_MMUQ_SCHQ_CFGr", MMU_EBPCC_MMUQ_SCHQ_CFGr },
    { "MMU_EBPCC_MMUQ_SCHQ_PROFILEr", MMU_EBPCC_MMUQ_SCHQ_PROFILEr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD0_SPEED_6_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_THRESHOLD1_SPEED_6_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_0_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_1_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_2_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_3_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_4_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_5_CFGr },
    { "MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr", MMU_EBPCC_PORTDEFICIT_WARM_UP_SPEED_6_CFGr },
    { "MMU_EBPCC_RSVD_REGr", MMU_EBPCC_RSVD_REGr },
    { "MMU_EBPCC_TCT_SPEED_0_CFGr", MMU_EBPCC_TCT_SPEED_0_CFGr },
    { "MMU_EBPCC_TCT_SPEED_1_CFGr", MMU_EBPCC_TCT_SPEED_1_CFGr },
    { "MMU_EBPCC_TCT_SPEED_2_CFGr", MMU_EBPCC_TCT_SPEED_2_CFGr },
    { "MMU_EBPCC_TCT_SPEED_3_CFGr", MMU_EBPCC_TCT_SPEED_3_CFGr },
    { "MMU_EBPCC_TCT_SPEED_4_CFGr", MMU_EBPCC_TCT_SPEED_4_CFGr },
    { "MMU_EBPCC_TCT_SPEED_5_CFGr", MMU_EBPCC_TCT_SPEED_5_CFGr },
    { "MMU_EBPCC_TCT_SPEED_6_CFGr", MMU_EBPCC_TCT_SPEED_6_CFGr },
    { "MMU_EBPTS_CAL_CONFIGr", MMU_EBPTS_CAL_CONFIGr },
    { "MMU_EBPTS_CBMG_VALUEr", MMU_EBPTS_CBMG_VALUEr },
    { "MMU_EBPTS_CMIC_RESERVEDr", MMU_EBPTS_CMIC_RESERVEDr },
    { "MMU_EBPTS_CPU_MGMT_LB_RATIOSr", MMU_EBPTS_CPU_MGMT_LB_RATIOSr },
    { "MMU_EBPTS_EBSHP_DEBUGr", MMU_EBPTS_EBSHP_DEBUGr },
    { "MMU_EBPTS_EBSHP_GLB_CONFIGr", MMU_EBPTS_EBSHP_GLB_CONFIGr },
    { "MMU_EBPTS_EBSHP_PORT_CFGr", MMU_EBPTS_EBSHP_PORT_CFGr },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_0r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_1r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_2r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_3r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_4r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_5r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG0_6r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_0r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_1r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_2r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_3r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_4r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_5r },
    { "MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r", MMU_EBPTS_EBSHP_PORT_SPEED_CFG1_6r },
    { "MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm", MMU_EBPTS_EBSHP_SHAPE_BUS_LATENCY_FIFOm },
    { "MMU_EBPTS_EDB_CREDIT_COUNTERr", MMU_EBPTS_EDB_CREDIT_COUNTERr },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r", MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_0r },
    { "MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r", MMU_EBPTS_EDB_PORT_CREDIT_THRESHOLD_1r },
    { "MMU_EBPTS_ENABLE_ECCP_MEMr", MMU_EBPTS_ENABLE_ECCP_MEMr },
    { "MMU_EBPTS_EN_COR_ERR_RPTr", MMU_EBPTS_EN_COR_ERR_RPTr },
    { "MMU_EBPTS_FEATURE_CTRLr", MMU_EBPTS_FEATURE_CTRLr },
    { "MMU_EBPTS_MAX_SPACINGr", MMU_EBPTS_MAX_SPACINGr },
    { "MMU_EBPTS_MIN_CELL_SPACINGr", MMU_EBPTS_MIN_CELL_SPACINGr },
    { "MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr", MMU_EBPTS_MIN_CELL_SPACING_EOP_TO_SOPr },
    { "MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr", MMU_EBPTS_MIN_PORT_PICK_SPACING_WITHIN_PKTr },
    { "MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr", MMU_EBPTS_MMU_PKSCH_PKT_CREDIT_RETURN_DELAYr },
    { "MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_EBPTS_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_EBPTS_PKSCH_CAL_CONFIGr", MMU_EBPTS_PKSCH_CAL_CONFIGr },
    { "MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr", MMU_EBPTS_PKSCH_CPU_MGMT_LB_RATIOSr },
    { "MMU_EBPTS_PKSCH_CREDIT_STSr", MMU_EBPTS_PKSCH_CREDIT_STSr },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr", MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PIPEr },
    { "MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr", MMU_EBPTS_PKSCH_PKT_CREDITS_PER_PORTr },
    { "MMU_EBPTS_TMBUSr", MMU_EBPTS_TMBUSr },
    { "MMU_EBPTS_URG_CELL_SPACINGr", MMU_EBPTS_URG_CELL_SPACINGr },
    { "MMU_EBQS_CMIC_RESERVEDr", MMU_EBQS_CMIC_RESERVEDr },
    { "MMU_EBQS_CPU_INT_ENr", MMU_EBQS_CPU_INT_ENr },
    { "MMU_EBQS_CPU_INT_SETr", MMU_EBQS_CPU_INT_SETr },
    { "MMU_EBQS_CPU_INT_STATr", MMU_EBQS_CPU_INT_STATr },
    { "MMU_EBQS_CPU_INT_STAT_LOGr", MMU_EBQS_CPU_INT_STAT_LOGr },
    { "MMU_EBQS_DEBUGr", MMU_EBQS_DEBUGr },
    { "MMU_EBQS_EBPTS_PREFETCH_CNTLr", MMU_EBQS_EBPTS_PREFETCH_CNTLr },
    { "MMU_EBQS_EBQ_PROFILEr", MMU_EBQS_EBQ_PROFILEr },
    { "MMU_EBQS_PFC_XOFF_CNTLr", MMU_EBQS_PFC_XOFF_CNTLr },
    { "MMU_EBQS_PORT_CFGr", MMU_EBQS_PORT_CFGr },
    { "MMU_EBQS_PORT_FLUSHr", MMU_EBQS_PORT_FLUSHr },
    { "MMU_EBTOQ_CBm", MMU_EBTOQ_CBm },
    { "MMU_EBTOQ_CBNm", MMU_EBTOQ_CBNm },
    { "MMU_EBTOQ_CFPm", MMU_EBTOQ_CFPm },
    { "MMU_EBTOQ_CMIC_RESERVEDr", MMU_EBTOQ_CMIC_RESERVEDr },
    { "MMU_EBTOQ_CPU_INT_ENr", MMU_EBTOQ_CPU_INT_ENr },
    { "MMU_EBTOQ_CPU_INT_SETr", MMU_EBTOQ_CPU_INT_SETr },
    { "MMU_EBTOQ_CPU_INT_STATr", MMU_EBTOQ_CPU_INT_STATr },
    { "MMU_EBTOQ_ENABLE_ECCP_MEMr", MMU_EBTOQ_ENABLE_ECCP_MEMr },
    { "MMU_EBTOQ_EN_COR_ERR_RPTr", MMU_EBTOQ_EN_COR_ERR_RPTr },
    { "MMU_EBTOQ_FORCE_CPU_INITr", MMU_EBTOQ_FORCE_CPU_INITr },
    { "MMU_EBTOQ_QDBm", MMU_EBTOQ_QDBm },
    { "MMU_EBTOQ_TMBUSr", MMU_EBTOQ_TMBUSr },
    { "MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr", MMU_GLBCFG_BST_SNAPSHOT_ACTION_ENr },
    { "MMU_GLBCFG_BST_TRACKING_ENABLEr", MMU_GLBCFG_BST_TRACKING_ENABLEr },
    { "MMU_GLBCFG_CMIC_RESERVEDr", MMU_GLBCFG_CMIC_RESERVEDr },
    { "MMU_GLBCFG_CPU_INT_ENr", MMU_GLBCFG_CPU_INT_ENr },
    { "MMU_GLBCFG_CPU_INT_SETr", MMU_GLBCFG_CPU_INT_SETr },
    { "MMU_GLBCFG_CPU_INT_STATr", MMU_GLBCFG_CPU_INT_STATr },
    { "MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr", MMU_GLBCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_GLBCFG_MEM_FAIL_ADDR_64m", MMU_GLBCFG_MEM_FAIL_ADDR_64m },
    { "MMU_GLBCFG_MEM_FAIL_INT_CTRr", MMU_GLBCFG_MEM_FAIL_INT_CTRr },
    { "MMU_GLBCFG_MEM_SER_FIFO_STSr", MMU_GLBCFG_MEM_SER_FIFO_STSr },
    { "MMU_GLBCFG_MISCCONFIGr", MMU_GLBCFG_MISCCONFIGr },
    { "MMU_GLBCFG_PKTSTATr", MMU_GLBCFG_PKTSTATr },
    { "MMU_GLBCFG_SPLITTERr", MMU_GLBCFG_SPLITTERr },
    { "MMU_GLBCFG_SPLITTER_RESP_STATUSr", MMU_GLBCFG_SPLITTER_RESP_STATUSr },
    { "MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr", MMU_GLBCFG_SPLITTER_SBUS_ERR_CAPTUREr },
    { "MMU_GLBCFG_TIMESTAMPr", MMU_GLBCFG_TIMESTAMPr },
    { "MMU_GLBCFG_TMBUSr", MMU_GLBCFG_TMBUSr },
    { "MMU_GLBCFG_TOD_TIMESTAMPm", MMU_GLBCFG_TOD_TIMESTAMPm },
    { "MMU_GLBCFG_UTC_TIMESTAMPr", MMU_GLBCFG_UTC_TIMESTAMPr },
    { "MMU_INTFI_CMIC_RESERVEDr", MMU_INTFI_CMIC_RESERVEDr },
    { "MMU_INTFI_CPU_INT_ENr", MMU_INTFI_CPU_INT_ENr },
    { "MMU_INTFI_CPU_INT_SETr", MMU_INTFI_CPU_INT_SETr },
    { "MMU_INTFI_CPU_INT_STATr", MMU_INTFI_CPU_INT_STATr },
    { "MMU_INTFI_DD_TIMERr", MMU_INTFI_DD_TIMERr },
    { "MMU_INTFI_DD_TIMER_CFGr", MMU_INTFI_DD_TIMER_CFGr },
    { "MMU_INTFI_DD_TIMER_ENABLEr", MMU_INTFI_DD_TIMER_ENABLEr },
    { "MMU_INTFI_DD_TIMER_INT_MASKr", MMU_INTFI_DD_TIMER_INT_MASKr },
    { "MMU_INTFI_DD_TIMER_INT_SETr", MMU_INTFI_DD_TIMER_INT_SETr },
    { "MMU_INTFI_DD_TIMER_INT_STATUSr", MMU_INTFI_DD_TIMER_INT_STATUSr },
    { "MMU_INTFI_EGR_PORT_CFGr", MMU_INTFI_EGR_PORT_CFGr },
    { "MMU_INTFI_ENABLEr", MMU_INTFI_ENABLEr },
    { "MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr", MMU_INTFI_IGNORE_PFC_XOFF_PKT_DISCARDr },
    { "MMU_INTFI_IGNORE_PORT_PFC_XOFFr", MMU_INTFI_IGNORE_PORT_PFC_XOFFr },
    { "MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr", MMU_INTFI_MMU_PORT_TO_EBGRP_FC_BKPr },
    { "MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr", MMU_INTFI_MMU_PORT_TO_MMU_QUEUES_FC_BKPr },
    { "MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_INTFI_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_INTFI_PFCPRI_PROFILEr", MMU_INTFI_PFCPRI_PROFILEr },
    { "MMU_INTFI_PORT_BKP_CFGr", MMU_INTFI_PORT_BKP_CFGr },
    { "MMU_INTFI_PORT_FC_BKPr", MMU_INTFI_PORT_FC_BKPr },
    { "MMU_INTFI_PORT_PFC_STATEr", MMU_INTFI_PORT_PFC_STATEr },
    { "MMU_INTFO_CMIC_RESERVEDr", MMU_INTFO_CMIC_RESERVEDr },
    { "MMU_INTFO_CONFIG0r", MMU_INTFO_CONFIG0r },
    { "MMU_INTFO_ENABLE_ECCP_MEMr", MMU_INTFO_ENABLE_ECCP_MEMr },
    { "MMU_INTFO_ENG_CONGST_STm", MMU_INTFO_ENG_CONGST_STm },
    { "MMU_INTFO_EN_COR_ERR_RPTr", MMU_INTFO_EN_COR_ERR_RPTr },
    { "MMU_INTFO_FC_TX_CONFIG_1r", MMU_INTFO_FC_TX_CONFIG_1r },
    { "MMU_INTFO_FC_TX_CONFIG_2r", MMU_INTFO_FC_TX_CONFIG_2r },
    { "MMU_INTFO_HW_UPDATE_DISr", MMU_INTFO_HW_UPDATE_DISr },
    { "MMU_INTFO_ING_CONGST_STm", MMU_INTFO_ING_CONGST_STm },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm", MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDIm },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m", MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO0m },
    { "MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m", MMU_INTFO_MMU_PORT_TO_OOB_PORT_MAPPING_THDO1m },
    { "MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr", MMU_INTFO_MMU_PORT_TO_PHY_PORT_MAPPINGr },
    { "MMU_INTFO_OOBFC_CHANNEL_BASE_64r", MMU_INTFO_OOBFC_CHANNEL_BASE_64r },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN0_64r", MMU_INTFO_OOBFC_CONGST_ST_EN0_64r },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN1_64r", MMU_INTFO_OOBFC_CONGST_ST_EN1_64r },
    { "MMU_INTFO_OOBFC_CONGST_ST_EN2r", MMU_INTFO_OOBFC_CONGST_ST_EN2r },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN0_64r", MMU_INTFO_OOBFC_ENG_PORT_EN0_64r },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN1_64r", MMU_INTFO_OOBFC_ENG_PORT_EN1_64r },
    { "MMU_INTFO_OOBFC_ENG_PORT_EN2r", MMU_INTFO_OOBFC_ENG_PORT_EN2r },
    { "MMU_INTFO_OOBFC_ENG_PORT_PSELm", MMU_INTFO_OOBFC_ENG_PORT_PSELm },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP0r", MMU_INTFO_OOBFC_ENG_Q_MAP0r },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP1r", MMU_INTFO_OOBFC_ENG_Q_MAP1r },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP2r", MMU_INTFO_OOBFC_ENG_Q_MAP2r },
    { "MMU_INTFO_OOBFC_ENG_Q_MAP3r", MMU_INTFO_OOBFC_ENG_Q_MAP3r },
    { "MMU_INTFO_OOBFC_ENG_Q_MAPr", MMU_INTFO_OOBFC_ENG_Q_MAPr },
    { "MMU_INTFO_OOBFC_GCSr", MMU_INTFO_OOBFC_GCSr },
    { "MMU_INTFO_OOBFC_ING_PORT_EN0_64r", MMU_INTFO_OOBFC_ING_PORT_EN0_64r },
    { "MMU_INTFO_OOBFC_ING_PORT_EN1_64r", MMU_INTFO_OOBFC_ING_PORT_EN1_64r },
    { "MMU_INTFO_OOBFC_ING_PORT_EN2r", MMU_INTFO_OOBFC_ING_PORT_EN2r },
    { "MMU_INTFO_OOBFC_MSG_TX_CNTr", MMU_INTFO_OOBFC_MSG_TX_CNTr },
    { "MMU_INTFO_OOBFC_STSr", MMU_INTFO_OOBFC_STSr },
    { "MMU_INTFO_OOBFC_TX_IDLEr", MMU_INTFO_OOBFC_TX_IDLEr },
    { "MMU_INTFO_OOBIF_TX_TESTr", MMU_INTFO_OOBIF_TX_TESTr },
    { "MMU_INTFO_THDI_TO_OOBFC_SP_STr", MMU_INTFO_THDI_TO_OOBFC_SP_STr },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr", MMU_INTFO_THDO_TO_OOBFC_SP_MC_STr },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr", MMU_INTFO_THDO_TO_OOBFC_SP_MERGED_STr },
    { "MMU_INTFO_THDO_TO_OOBFC_SP_STr", MMU_INTFO_THDO_TO_OOBFC_SP_STr },
    { "MMU_INTFO_THDR_TO_OOBFC_SP_STr", MMU_INTFO_THDR_TO_OOBFC_SP_STr },
    { "MMU_INTFO_TMBUSr", MMU_INTFO_TMBUSr },
    { "MMU_INTFO_TO_XPORT_BKPr", MMU_INTFO_TO_XPORT_BKPr },
    { "MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr", MMU_INTFO_XPORT_BKP_HW_UPDATE_DISr },
    { "MMU_ITMCFG_CMIC_RESERVEDr", MMU_ITMCFG_CMIC_RESERVEDr },
    { "MMU_ITMCFG_CPU_INT_ENr", MMU_ITMCFG_CPU_INT_ENr },
    { "MMU_ITMCFG_CPU_INT_SETr", MMU_ITMCFG_CPU_INT_SETr },
    { "MMU_ITMCFG_CPU_INT_STATr", MMU_ITMCFG_CPU_INT_STATr },
    { "MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr", MMU_ITMCFG_ECC_SINGLE_BIT_ERRORSr },
    { "MMU_ITMCFG_MEM_FAIL_ADDR_64m", MMU_ITMCFG_MEM_FAIL_ADDR_64m },
    { "MMU_ITMCFG_MEM_FAIL_INT_CTRr", MMU_ITMCFG_MEM_FAIL_INT_CTRr },
    { "MMU_ITMCFG_MEM_SER_FIFO_STSr", MMU_ITMCFG_MEM_SER_FIFO_STSr },
    { "MMU_MB_CMIC_RESERVEDr", MMU_MB_CMIC_RESERVEDr },
    { "MMU_MB_DEBUGr", MMU_MB_DEBUGr },
    { "MMU_MB_ENABLE_ECCP_MEMr", MMU_MB_ENABLE_ECCP_MEMr },
    { "MMU_MB_EN_COR_ERR_RPTr", MMU_MB_EN_COR_ERR_RPTr },
    { "MMU_MB_PAYLOAD_SER_CH0m", MMU_MB_PAYLOAD_SER_CH0m },
    { "MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SER_CH0_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SER_CH0_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SER_CH1m", MMU_MB_PAYLOAD_SER_CH1m },
    { "MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SER_CH1_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SER_CH1_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SER_CH2m", MMU_MB_PAYLOAD_SER_CH2m },
    { "MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SER_CH2_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SER_CH2_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SER_CH3m", MMU_MB_PAYLOAD_SER_CH3m },
    { "MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SER_CH3_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SER_CH3_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE0H_CPUm", MMU_MB_PAYLOAD_SLICE0H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE0H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE0L_CPUm", MMU_MB_PAYLOAD_SLICE0L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE0L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE1H_CPUm", MMU_MB_PAYLOAD_SLICE1H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE1H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE1L_CPUm", MMU_MB_PAYLOAD_SLICE1L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE1L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE2H_CPUm", MMU_MB_PAYLOAD_SLICE2H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE2H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE2L_CPUm", MMU_MB_PAYLOAD_SLICE2L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE2L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE3H_CPUm", MMU_MB_PAYLOAD_SLICE3H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE3H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE3L_CPUm", MMU_MB_PAYLOAD_SLICE3L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE3L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE4H_CPUm", MMU_MB_PAYLOAD_SLICE4H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE4H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE4L_CPUm", MMU_MB_PAYLOAD_SLICE4L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE4L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE5H_CPUm", MMU_MB_PAYLOAD_SLICE5H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE5H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE5L_CPUm", MMU_MB_PAYLOAD_SLICE5L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE5L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE6H_CPUm", MMU_MB_PAYLOAD_SLICE6H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE6H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE6L_CPUm", MMU_MB_PAYLOAD_SLICE6L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE6L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE7H_CPUm", MMU_MB_PAYLOAD_SLICE7H_CPUm },
    { "MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE7H_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_PAYLOAD_SLICE7L_CPUm", MMU_MB_PAYLOAD_SLICE7L_CPUm },
    { "MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0m", MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM0_ITM0m },
    { "MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1m", MMU_MB_PAYLOAD_SLICE7L_CPU_MMU_ITM1_ITM1m },
    { "MMU_MB_TMBUSr", MMU_MB_TMBUSr },
    { "MMU_MTP_COSr", MMU_MTP_COSr },
    { "MMU_MTP_CPU_COSr", MMU_MTP_CPU_COSr },
    { "MMU_MTRO_BUCKET_CPU_L1m", MMU_MTRO_BUCKET_CPU_L1m },
    { "MMU_MTRO_BUCKET_L0m", MMU_MTRO_BUCKET_L0m },
    { "MMU_MTRO_CONFIGr", MMU_MTRO_CONFIGr },
    { "MMU_MTRO_COUNTER_OVERFLOWr", MMU_MTRO_COUNTER_OVERFLOWr },
    { "MMU_MTRO_CPU_INT_ENr", MMU_MTRO_CPU_INT_ENr },
    { "MMU_MTRO_CPU_INT_SETr", MMU_MTRO_CPU_INT_SETr },
    { "MMU_MTRO_CPU_INT_STATr", MMU_MTRO_CPU_INT_STATr },
    { "MMU_MTRO_CPU_L1_Am", MMU_MTRO_CPU_L1_Am },
    { "MMU_MTRO_CPU_L1_Bm", MMU_MTRO_CPU_L1_Bm },
    { "MMU_MTRO_CPU_L1_Cm", MMU_MTRO_CPU_L1_Cm },
    { "MMU_MTRO_CPU_L1_TO_L0_MAPPINGr", MMU_MTRO_CPU_L1_TO_L0_MAPPINGr },
    { "MMU_MTRO_EGRMETERINGBUCKETm", MMU_MTRO_EGRMETERINGBUCKETm },
    { "MMU_MTRO_EGRMETERINGCONFIGm", MMU_MTRO_EGRMETERINGCONFIGm },
    { "MMU_MTRO_ENABLE_ECCP_MEMr", MMU_MTRO_ENABLE_ECCP_MEMr },
    { "MMU_MTRO_EN_COR_ERR_RPTr", MMU_MTRO_EN_COR_ERR_RPTr },
    { "MMU_MTRO_HULL_MODE_ENABLEr", MMU_MTRO_HULL_MODE_ENABLEr },
    { "MMU_MTRO_L0_Am", MMU_MTRO_L0_Am },
    { "MMU_MTRO_L0_Bm", MMU_MTRO_L0_Bm },
    { "MMU_MTRO_L0_Cm", MMU_MTRO_L0_Cm },
    { "MMU_MTRO_MMUQ_SCHQ_CFGr", MMU_MTRO_MMUQ_SCHQ_CFGr },
    { "MMU_MTRO_MMUQ_SCHQ_PROFILEr", MMU_MTRO_MMUQ_SCHQ_PROFILEr },
    { "MMU_MTRO_PORT_ENTITY_DISABLEr", MMU_MTRO_PORT_ENTITY_DISABLEr },
    { "MMU_MTRO_RSVD_REGr", MMU_MTRO_RSVD_REGr },
    { "MMU_MTRO_TMBUSr", MMU_MTRO_TMBUSr },
    { "MMU_OQS_AGED_STATUS0r", MMU_OQS_AGED_STATUS0r },
    { "MMU_OQS_AGED_STATUS1r", MMU_OQS_AGED_STATUS1r },
    { "MMU_OQS_AGED_STATUS2r", MMU_OQS_AGED_STATUS2r },
    { "MMU_OQS_AGER_DST_PORT_MAPr", MMU_OQS_AGER_DST_PORT_MAPr },
    { "MMU_OQS_AGER_LIMITr", MMU_OQS_AGER_LIMITr },
    { "MMU_OQS_AGER_Q_PROFILE_HP_MMUQr", MMU_OQS_AGER_Q_PROFILE_HP_MMUQr },
    { "MMU_OQS_ARBITER_CONFIGr", MMU_OQS_ARBITER_CONFIGr },
    { "MMU_OQS_CMIC_RESERVEDr", MMU_OQS_CMIC_RESERVEDr },
    { "MMU_OQS_CPU_INT_ENr", MMU_OQS_CPU_INT_ENr },
    { "MMU_OQS_CPU_INT_SETr", MMU_OQS_CPU_INT_SETr },
    { "MMU_OQS_CPU_INT_STATr", MMU_OQS_CPU_INT_STATr },
    { "MMU_OQS_DEBUGr", MMU_OQS_DEBUGr },
    { "MMU_OQS_EMERGENCY_TIMEOUTr", MMU_OQS_EMERGENCY_TIMEOUTr },
    { "MMU_OQS_ENABLE_ECCP_MEMr", MMU_OQS_ENABLE_ECCP_MEMr },
    { "MMU_OQS_ENQ_CONFIGr", MMU_OQS_ENQ_CONFIGr },
    { "MMU_OQS_EN_COR_ERR_RPTr", MMU_OQS_EN_COR_ERR_RPTr },
    { "MMU_OQS_RECEPTION_FIFOm", MMU_OQS_RECEPTION_FIFOm },
    { "MMU_OQS_RECEPTION_FIFO_CONTROLr", MMU_OQS_RECEPTION_FIFO_CONTROLr },
    { "MMU_OQS_SEG0_BANK0_FIFO_MEMm", MMU_OQS_SEG0_BANK0_FIFO_MEMm },
    { "MMU_OQS_SEG0_BANK1_FIFO_MEMm", MMU_OQS_SEG0_BANK1_FIFO_MEMm },
    { "MMU_OQS_SEG0_BANK2_FIFO_MEMm", MMU_OQS_SEG0_BANK2_FIFO_MEMm },
    { "MMU_OQS_SEG0_BANK3_FIFO_MEMm", MMU_OQS_SEG0_BANK3_FIFO_MEMm },
    { "MMU_OQS_SEG0_BANK4_FIFO_MEMm", MMU_OQS_SEG0_BANK4_FIFO_MEMm },
    { "MMU_OQS_SEG0_BANK5_FIFO_MEMm", MMU_OQS_SEG0_BANK5_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK0_FIFO_MEMm", MMU_OQS_SEG1_BANK0_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK1_FIFO_MEMm", MMU_OQS_SEG1_BANK1_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK2_FIFO_MEMm", MMU_OQS_SEG1_BANK2_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK3_FIFO_MEMm", MMU_OQS_SEG1_BANK3_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK4_FIFO_MEMm", MMU_OQS_SEG1_BANK4_FIFO_MEMm },
    { "MMU_OQS_SEG1_BANK5_FIFO_MEMm", MMU_OQS_SEG1_BANK5_FIFO_MEMm },
    { "MMU_OQS_TMBUSr", MMU_OQS_TMBUSr },
    { "MMU_OQS_TOQ_CELL_TX_CREDITr", MMU_OQS_TOQ_CELL_TX_CREDITr },
    { "MMU_OQS_WATERMARKr", MMU_OQS_WATERMARKr },
    { "MMU_OQS_WATERMARK_CONTROLr", MMU_OQS_WATERMARK_CONTROLr },
    { "MMU_PORT_MMUQ_SCHQ_CFGr", MMU_PORT_MMUQ_SCHQ_CFGr },
    { "MMU_PPSCH_CMIC_RESERVEDr", MMU_PPSCH_CMIC_RESERVEDr },
    { "MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr", MMU_PPSCH_ITM_BUBBLE_INSERTION_CYCLEr },
    { "MMU_PPSCH_RL_CREDITr", MMU_PPSCH_RL_CREDITr },
    { "MMU_PPSCH_SATISFIED_EB_INTERVALr", MMU_PPSCH_SATISFIED_EB_INTERVALr },
    { "MMU_PPSCH_SCHQ_MMUQ_PROFILEr", MMU_PPSCH_SCHQ_MMUQ_PROFILEr },
    { "MMU_PTSCH_CAL_CONFIGr", MMU_PTSCH_CAL_CONFIGr },
    { "MMU_PTSCH_CMIC_RESERVEDr", MMU_PTSCH_CMIC_RESERVEDr },
    { "MMU_PTSCH_CPU_MGMT_LB_RATIOSr", MMU_PTSCH_CPU_MGMT_LB_RATIOSr },
    { "MMU_PTSCH_EB_CREDIT_CONFIGr", MMU_PTSCH_EB_CREDIT_CONFIGr },
    { "MMU_PTSCH_EB_SATISFIED_THRESHOLDr", MMU_PTSCH_EB_SATISFIED_THRESHOLDr },
    { "MMU_PTSCH_FEATURE_CTRLr", MMU_PTSCH_FEATURE_CTRLr },
    { "MMU_PTSCH_MIN_SPACING_FOUR_CELLr", MMU_PTSCH_MIN_SPACING_FOUR_CELLr },
    { "MMU_PTSCH_MIN_SPACING_ONE_CELLr", MMU_PTSCH_MIN_SPACING_ONE_CELLr },
    { "MMU_PTSCH_MIN_SPACING_THREE_CELLr", MMU_PTSCH_MIN_SPACING_THREE_CELLr },
    { "MMU_PTSCH_MIN_SPACING_TWO_CELLr", MMU_PTSCH_MIN_SPACING_TWO_CELLr },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr", MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_CPU_MIN_SPACINGr },
    { "MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr", MMU_PTSCH_PIPE_PICK_TO_SAME_PORT_PICK_MIN_SPACINGr },
    { "MMU_QSCH_CPU_L1_QUEUE_MASKr", MMU_QSCH_CPU_L1_QUEUE_MASKr },
    { "MMU_QSCH_CPU_L1_TO_L0_MAPPINGr", MMU_QSCH_CPU_L1_TO_L0_MAPPINGr },
    { "MMU_QSCH_CPU_PORT_CONFIGr", MMU_QSCH_CPU_PORT_CONFIGr },
    { "MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr", MMU_QSCH_DEBUG_FORCE_CPU_COSMASKr },
    { "MMU_QSCH_ENABLE_ECCP_MEMr", MMU_QSCH_ENABLE_ECCP_MEMr },
    { "MMU_QSCH_EN_COR_ERR_RPTr", MMU_QSCH_EN_COR_ERR_RPTr },
    { "MMU_QSCH_L0_ACCUM_COMP_MEMm", MMU_QSCH_L0_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L0_CREDIT_MEMm", MMU_QSCH_L0_CREDIT_MEMm },
    { "MMU_QSCH_L0_FIRST_MEMm", MMU_QSCH_L0_FIRST_MEMm },
    { "MMU_QSCH_L0_WEIGHT_MEMm", MMU_QSCH_L0_WEIGHT_MEMm },
    { "MMU_QSCH_L1_ACCUM_COMP_MEMm", MMU_QSCH_L1_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L1_CREDIT_MEMm", MMU_QSCH_L1_CREDIT_MEMm },
    { "MMU_QSCH_L1_FIRST_MEMm", MMU_QSCH_L1_FIRST_MEMm },
    { "MMU_QSCH_L1_WEIGHT_MEMm", MMU_QSCH_L1_WEIGHT_MEMm },
    { "MMU_QSCH_L2_ACCUM_COMP_MEMm", MMU_QSCH_L2_ACCUM_COMP_MEMm },
    { "MMU_QSCH_L2_CREDIT_MEMm", MMU_QSCH_L2_CREDIT_MEMm },
    { "MMU_QSCH_L2_WEIGHT_MEMm", MMU_QSCH_L2_WEIGHT_MEMm },
    { "MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGr", MMU_QSCH_MIRROR_ON_DROP_DESTINATION_CONFIGr },
    { "MMU_QSCH_MMUQ_TO_SCHQ_MAPr", MMU_QSCH_MMUQ_TO_SCHQ_MAPr },
    { "MMU_QSCH_PORT_CONFIGr", MMU_QSCH_PORT_CONFIGr },
    { "MMU_QSCH_PORT_EMPTY_STATUSr", MMU_QSCH_PORT_EMPTY_STATUSr },
    { "MMU_QSCH_PORT_FLUSHr", MMU_QSCH_PORT_FLUSHr },
    { "MMU_QSCH_RESERVEDr", MMU_QSCH_RESERVEDr },
    { "MMU_QSCH_SPECIAL_CONFIGr", MMU_QSCH_SPECIAL_CONFIGr },
    { "MMU_QSCH_STRONG_BIAS_THRESHOLDr", MMU_QSCH_STRONG_BIAS_THRESHOLDr },
    { "MMU_QSCH_TMBUSr", MMU_QSCH_TMBUSr },
    { "MMU_QSCH_VOQ_FAIRNESS_CONFIGr", MMU_QSCH_VOQ_FAIRNESS_CONFIGr },
    { "MMU_REPL_GROUP_INFO_TBLm", MMU_REPL_GROUP_INFO_TBLm },
    { "MMU_REPL_HEAD_TBLm", MMU_REPL_HEAD_TBLm },
    { "MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0m", MMU_REPL_HEAD_TBL_MMU_ITM0_ITM0m },
    { "MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1m", MMU_REPL_HEAD_TBL_MMU_ITM1_ITM1m },
    { "MMU_REPL_LIST_TBLm", MMU_REPL_LIST_TBLm },
    { "MMU_REPL_LIST_TBL_MMU_ITM0_ITM0m", MMU_REPL_LIST_TBL_MMU_ITM0_ITM0m },
    { "MMU_REPL_LIST_TBL_MMU_ITM1_ITM1m", MMU_REPL_LIST_TBL_MMU_ITM1_ITM1m },
    { "MMU_REPL_MEMBER_ICCm", MMU_REPL_MEMBER_ICCm },
    { "MMU_REPL_MEMBER_ICC_SC0m", MMU_REPL_MEMBER_ICC_SC0m },
    { "MMU_REPL_STATE_TBLm", MMU_REPL_STATE_TBLm },
    { "MMU_RL_BQ_DEBUGr", MMU_RL_BQ_DEBUGr },
    { "MMU_RL_CMIC_RESERVEDr", MMU_RL_CMIC_RESERVEDr },
    { "MMU_RL_CONFIGr", MMU_RL_CONFIGr },
    { "MMU_RL_CPU_INT_ENr", MMU_RL_CPU_INT_ENr },
    { "MMU_RL_CPU_INT_SETr", MMU_RL_CPU_INT_SETr },
    { "MMU_RL_CPU_INT_STATr", MMU_RL_CPU_INT_STATr },
    { "MMU_RL_CT_TILE_ACTIVITY2r", MMU_RL_CT_TILE_ACTIVITY2r },
    { "MMU_RL_CT_TILE_ACTIVITYr", MMU_RL_CT_TILE_ACTIVITYr },
    { "MMU_RL_DEBUGr", MMU_RL_DEBUGr },
    { "MMU_RL_DEBUG_CNT_CONFIGr", MMU_RL_DEBUG_CNT_CONFIGr },
    { "MMU_RL_DEBUG_PKT_CNTr", MMU_RL_DEBUG_PKT_CNTr },
    { "MMU_RL_EBP_OVRDr", MMU_RL_EBP_OVRDr },
    { "MMU_RL_EBQ_CONFIGr", MMU_RL_EBQ_CONFIGr },
    { "MMU_RL_EBQ_DEBUGr", MMU_RL_EBQ_DEBUGr },
    { "MMU_RL_ENABLE_ECCP_MEMr", MMU_RL_ENABLE_ECCP_MEMr },
    { "MMU_RL_EN_COR_ERR_RPTr", MMU_RL_EN_COR_ERR_RPTr },
    { "MMU_RL_FBANK0m", MMU_RL_FBANK0m },
    { "MMU_RL_FBANK10m", MMU_RL_FBANK10m },
    { "MMU_RL_FBANK11m", MMU_RL_FBANK11m },
    { "MMU_RL_FBANK12m", MMU_RL_FBANK12m },
    { "MMU_RL_FBANK13m", MMU_RL_FBANK13m },
    { "MMU_RL_FBANK14m", MMU_RL_FBANK14m },
    { "MMU_RL_FBANK15m", MMU_RL_FBANK15m },
    { "MMU_RL_FBANK1m", MMU_RL_FBANK1m },
    { "MMU_RL_FBANK2m", MMU_RL_FBANK2m },
    { "MMU_RL_FBANK3m", MMU_RL_FBANK3m },
    { "MMU_RL_FBANK4m", MMU_RL_FBANK4m },
    { "MMU_RL_FBANK5m", MMU_RL_FBANK5m },
    { "MMU_RL_FBANK6m", MMU_RL_FBANK6m },
    { "MMU_RL_FBANK7m", MMU_RL_FBANK7m },
    { "MMU_RL_FBANK8m", MMU_RL_FBANK8m },
    { "MMU_RL_FBANK9m", MMU_RL_FBANK9m },
    { "MMU_RL_RQE_FIFO_DEBUGr", MMU_RL_RQE_FIFO_DEBUGr },
    { "MMU_RL_RQE_FIFO_MEMm", MMU_RL_RQE_FIFO_MEMm },
    { "MMU_RL_TMBUSr", MMU_RL_TMBUSr },
    { "MMU_RQE_CELL_FREE_LISTm", MMU_RQE_CELL_FREE_LISTm },
    { "MMU_RQE_CELL_LINK_LISTm", MMU_RQE_CELL_LINK_LISTm },
    { "MMU_RQE_CELL_QUEUEm", MMU_RQE_CELL_QUEUEm },
    { "MMU_RQE_CELL_QUEUE_HEADAr", MMU_RQE_CELL_QUEUE_HEADAr },
    { "MMU_RQE_CELL_QUEUE_HEADBr", MMU_RQE_CELL_QUEUE_HEADBr },
    { "MMU_RQE_CELL_QUEUE_HEAD_STATr", MMU_RQE_CELL_QUEUE_HEAD_STATr },
    { "MMU_RQE_CELL_QUEUE_TAILAr", MMU_RQE_CELL_QUEUE_TAILAr },
    { "MMU_RQE_CELL_QUEUE_TAILBr", MMU_RQE_CELL_QUEUE_TAILBr },
    { "MMU_RQE_CELL_QUEUE_TAIL_STATr", MMU_RQE_CELL_QUEUE_TAIL_STATr },
    { "MMU_RQE_CMIC_RESERVEDr", MMU_RQE_CMIC_RESERVEDr },
    { "MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm", MMU_RQE_DEVICE_TO_MMU_PORT_MAPPINGm },
    { "MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr", MMU_RQE_DYNAMIC_PROGRAMMING_CONTROLr },
    { "MMU_RQE_ENABLE_ECCP_MEMr", MMU_RQE_ENABLE_ECCP_MEMr },
    { "MMU_RQE_EN_COR_ERR_RPTr", MMU_RQE_EN_COR_ERR_RPTr },
    { "MMU_RQE_FREELIST_CONTROLr", MMU_RQE_FREELIST_CONTROLr },
    { "MMU_RQE_ICC_COMP_FIFO_Am", MMU_RQE_ICC_COMP_FIFO_Am },
    { "MMU_RQE_ICC_COMP_FIFO_Bm", MMU_RQE_ICC_COMP_FIFO_Bm },
    { "MMU_RQE_ICC_COMP_FIFO_Cm", MMU_RQE_ICC_COMP_FIFO_Cm },
    { "MMU_RQE_INFOTBL_FL_PTRr", MMU_RQE_INFOTBL_FL_PTRr },
    { "MMU_RQE_INFOTBL_FP_INITr", MMU_RQE_INFOTBL_FP_INITr },
    { "MMU_RQE_INFOTBL_FREE_LISTm", MMU_RQE_INFOTBL_FREE_LISTm },
    { "MMU_RQE_INFO_TABLEm", MMU_RQE_INFO_TABLEm },
    { "MMU_RQE_INT_ENr", MMU_RQE_INT_ENr },
    { "MMU_RQE_INT_SETr", MMU_RQE_INT_SETr },
    { "MMU_RQE_INT_STATr", MMU_RQE_INT_STATr },
    { "MMU_RQE_INVALID_DSTr", MMU_RQE_INVALID_DSTr },
    { "MMU_RQE_L3_PURGE_STATr", MMU_RQE_L3_PURGE_STATr },
    { "MMU_RQE_LAST_ACCEPTm", MMU_RQE_LAST_ACCEPTm },
    { "MMU_RQE_MAX_SHAPER_ENr", MMU_RQE_MAX_SHAPER_ENr },
    { "MMU_RQE_MAX_SHAPER_EN_ICCFIFOr", MMU_RQE_MAX_SHAPER_EN_ICCFIFOr },
    { "MMU_RQE_MAX_SHAPER_EN_Qr", MMU_RQE_MAX_SHAPER_EN_Qr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNTr", MMU_RQE_MAX_SHAPER_LIMIT_COUNTr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_ICCFIFOr },
    { "MMU_RQE_MAX_SHAPER_LIMIT_COUNT_Qr", MMU_RQE_MAX_SHAPER_LIMIT_COUNT_Qr },
    { "MMU_RQE_MAX_SHAPER_RATEr", MMU_RQE_MAX_SHAPER_RATEr },
    { "MMU_RQE_MAX_SHAPER_RATE_ICCFIFOr", MMU_RQE_MAX_SHAPER_RATE_ICCFIFOr },
    { "MMU_RQE_MAX_SHAPER_RATE_Qr", MMU_RQE_MAX_SHAPER_RATE_Qr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLDr", MMU_RQE_MAX_SHAPER_THRESHOLDr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEARr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_ICCFIFOr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_Qr", MMU_RQE_MAX_SHAPER_THRESHOLD_CLEAR_Qr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOr", MMU_RQE_MAX_SHAPER_THRESHOLD_ICCFIFOr },
    { "MMU_RQE_MAX_SHAPER_THRESHOLD_Qr", MMU_RQE_MAX_SHAPER_THRESHOLD_Qr },
    { "MMU_RQE_PIPELINE_FCFIFOm", MMU_RQE_PIPELINE_FCFIFOm },
    { "MMU_RQE_PKTQ_FREE_LISTm", MMU_RQE_PKTQ_FREE_LISTm },
    { "MMU_RQE_PKTQ_LINK_LISTm", MMU_RQE_PKTQ_LINK_LISTm },
    { "MMU_RQE_PKT_QUEUEm", MMU_RQE_PKT_QUEUEm },
    { "MMU_RQE_PKT_QUEUE_HEADr", MMU_RQE_PKT_QUEUE_HEADr },
    { "MMU_RQE_PKT_QUEUE_TAILr", MMU_RQE_PKT_QUEUE_TAILr },
    { "MMU_RQE_PKT_STATEm", MMU_RQE_PKT_STATEm },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPEr", MMU_RQE_PRIORITY_SCHEDULING_TYPEr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_ICCFIFOr },
    { "MMU_RQE_PRIORITY_SCHEDULING_TYPE_Qr", MMU_RQE_PRIORITY_SCHEDULING_TYPE_Qr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHTr", MMU_RQE_PRIORITY_WERR_WEIGHTr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOr", MMU_RQE_PRIORITY_WERR_WEIGHT_ICCFIFOr },
    { "MMU_RQE_PRIORITY_WERR_WEIGHT_Qr", MMU_RQE_PRIORITY_WERR_WEIGHT_Qr },
    { "MMU_RQE_PTAIL_PHEAD_CNT_CELLQr", MMU_RQE_PTAIL_PHEAD_CNT_CELLQr },
    { "MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr", MMU_RQE_PTAIL_PREFETCH_CNT_PKTQr },
    { "MMU_RQE_QUEUE_SNAPSHOT_ENr", MMU_RQE_QUEUE_SNAPSHOT_ENr },
    { "MMU_RQE_REPL_CONFIGr", MMU_RQE_REPL_CONFIGr },
    { "MMU_RQE_REPL_PORT_AGG_MAPr", MMU_RQE_REPL_PORT_AGG_MAPr },
    { "MMU_RQE_SCH_INACTIVE_CONTROLr", MMU_RQE_SCH_INACTIVE_CONTROLr },
    { "MMU_RQE_TMBUSr", MMU_RQE_TMBUSr },
    { "MMU_RQE_TX_CREDIT_TO_RLr", MMU_RQE_TX_CREDIT_TO_RLr },
    { "MMU_RQE_TX_CREDIT_TO_SCBr", MMU_RQE_TX_CREDIT_TO_SCBr },
    { "MMU_RQE_WERR_MAXSC_CLEARr", MMU_RQE_WERR_MAXSC_CLEARr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOr", MMU_RQE_WERR_MAXSC_CLEAR_ICCFIFOr },
    { "MMU_RQE_WERR_MAXSC_CLEAR_Qr", MMU_RQE_WERR_MAXSC_CLEAR_Qr },
    { "MMU_RQE_WERR_MAXSC_RESETr", MMU_RQE_WERR_MAXSC_RESETr },
    { "MMU_RQE_WERR_MAXSC_RESET_ICCFIFOr", MMU_RQE_WERR_MAXSC_RESET_ICCFIFOr },
    { "MMU_RQE_WERR_MAXSC_RESET_Qr", MMU_RQE_WERR_MAXSC_RESET_Qr },
    { "MMU_RQE_WERR_WORKING_COUNTSr", MMU_RQE_WERR_WORKING_COUNTSr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEARr", MMU_RQE_WERR_WORKING_COUNTS_CLEARr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_ICCFIFOr },
    { "MMU_RQE_WERR_WORKING_COUNTS_CLEAR_Qr", MMU_RQE_WERR_WORKING_COUNTS_CLEAR_Qr },
    { "MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOr", MMU_RQE_WERR_WORKING_COUNTS_ICCFIFOr },
    { "MMU_RQE_WERR_WORKING_COUNTS_Qr", MMU_RQE_WERR_WORKING_COUNTS_Qr },
    { "MMU_SCB_ARBITER_AGER_CFGr", MMU_SCB_ARBITER_AGER_CFGr },
    { "MMU_SCB_ARBITER_CFGr", MMU_SCB_ARBITER_CFGr },
    { "MMU_SCB_CMIC_RESERVEDr", MMU_SCB_CMIC_RESERVEDr },
    { "MMU_SCB_CPU_INT_ENr", MMU_SCB_CPU_INT_ENr },
    { "MMU_SCB_CPU_INT_SETr", MMU_SCB_CPU_INT_SETr },
    { "MMU_SCB_CPU_INT_STATr", MMU_SCB_CPU_INT_STATr },
    { "MMU_SCB_DEBUGr", MMU_SCB_DEBUGr },
    { "MMU_SCB_ENABLE_ECCP_MEMr", MMU_SCB_ENABLE_ECCP_MEMr },
    { "MMU_SCB_EN_COR_ERR_RPTr", MMU_SCB_EN_COR_ERR_RPTr },
    { "MMU_SCB_MSCFIFO_BANK0m", MMU_SCB_MSCFIFO_BANK0m },
    { "MMU_SCB_MSCFIFO_BANK1m", MMU_SCB_MSCFIFO_BANK1m },
    { "MMU_SCB_MSCFIFO_BANK2m", MMU_SCB_MSCFIFO_BANK2m },
    { "MMU_SCB_MSCFIFO_BANK3m", MMU_SCB_MSCFIFO_BANK3m },
    { "MMU_SCB_MSCFIFO_BANK4m", MMU_SCB_MSCFIFO_BANK4m },
    { "MMU_SCB_MSCFIFO_BANK5m", MMU_SCB_MSCFIFO_BANK5m },
    { "MMU_SCB_OQS_CREDITSr", MMU_SCB_OQS_CREDITSr },
    { "MMU_SCB_OQS_IDLE_CYCLES_CNTr", MMU_SCB_OQS_IDLE_CYCLES_CNTr },
    { "MMU_SCB_PDBm", MMU_SCB_PDBm },
    { "MMU_SCB_SCFIFO_BANK0m", MMU_SCB_SCFIFO_BANK0m },
    { "MMU_SCB_SCFIFO_BANK1m", MMU_SCB_SCFIFO_BANK1m },
    { "MMU_SCB_SCFIFO_BANK2m", MMU_SCB_SCFIFO_BANK2m },
    { "MMU_SCB_SCFIFO_BANK3m", MMU_SCB_SCFIFO_BANK3m },
    { "MMU_SCB_SCFIFO_BANK4m", MMU_SCB_SCFIFO_BANK4m },
    { "MMU_SCB_SCFIFO_BANK5m", MMU_SCB_SCFIFO_BANK5m },
    { "MMU_SCB_SCLLm", MMU_SCB_SCLLm },
    { "MMU_SCB_SCQENTRYm", MMU_SCB_SCQENTRYm },
    { "MMU_SCB_SCQE_CNT_OVERFLOWr", MMU_SCB_SCQE_CNT_OVERFLOWr },
    { "MMU_SCB_SCQE_CNT_UNDERFLOWr", MMU_SCB_SCQE_CNT_UNDERFLOWr },
    { "MMU_SCB_SCQE_FLm", MMU_SCB_SCQE_FLm },
    { "MMU_SCB_SCQ_CELL_CNT_STATUSr", MMU_SCB_SCQ_CELL_CNT_STATUSr },
    { "MMU_SCB_SCQ_FAP_HWM_COUNTr", MMU_SCB_SCQ_FAP_HWM_COUNTr },
    { "MMU_SCB_SCQ_FIFO_STATUSr", MMU_SCB_SCQ_FIFO_STATUSr },
    { "MMU_SCB_SCQ_FLm", MMU_SCB_SCQ_FLm },
    { "MMU_SCB_SCQ_FL_STATUSr", MMU_SCB_SCQ_FL_STATUSr },
    { "MMU_SCB_SCQ_HP_FIFO_OVERFLOWr", MMU_SCB_SCQ_HP_FIFO_OVERFLOWr },
    { "MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr", MMU_SCB_SCQ_HP_FIFO_UNDERFLOWr },
    { "MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr", MMU_SCB_SCQ_PKT_CELL_CNT_STATUSr },
    { "MMU_SCB_SOPSS_BANK0m", MMU_SCB_SOPSS_BANK0m },
    { "MMU_SCB_SOPSS_BANK1m", MMU_SCB_SOPSS_BANK1m },
    { "MMU_SCB_SOPSS_BANK2m", MMU_SCB_SOPSS_BANK2m },
    { "MMU_SCB_SOPSS_BANK3m", MMU_SCB_SOPSS_BANK3m },
    { "MMU_SCB_SOPSS_BANK4m", MMU_SCB_SOPSS_BANK4m },
    { "MMU_SCB_SOPSS_BANK5m", MMU_SCB_SOPSS_BANK5m },
    { "MMU_SCB_SOURCE_PORT_CFGr", MMU_SCB_SOURCE_PORT_CFGr },
    { "MMU_SCB_SRAF_BANK0m", MMU_SCB_SRAF_BANK0m },
    { "MMU_SCB_SRAF_BANK1m", MMU_SCB_SRAF_BANK1m },
    { "MMU_SCB_SRAF_BANK2m", MMU_SCB_SRAF_BANK2m },
    { "MMU_SCB_SRAF_BANK3m", MMU_SCB_SRAF_BANK3m },
    { "MMU_SCB_SRAF_BANK4m", MMU_SCB_SRAF_BANK4m },
    { "MMU_SCB_SRAF_BANK5m", MMU_SCB_SRAF_BANK5m },
    { "MMU_SCB_SRAF_FIFO_THRESHr", MMU_SCB_SRAF_FIFO_THRESHr },
    { "MMU_SCB_SRAF_HWM_COUNTr", MMU_SCB_SRAF_HWM_COUNTr },
    { "MMU_SCB_TMBUSr", MMU_SCB_TMBUSr },
    { "MMU_THDI_BSTCONFIGr", MMU_THDI_BSTCONFIGr },
    { "MMU_THDI_BST_HDRM_POOLr", MMU_THDI_BST_HDRM_POOLr },
    { "MMU_THDI_BST_HDRM_POOL_CNTr", MMU_THDI_BST_HDRM_POOL_CNTr },
    { "MMU_THDI_BST_PG_HDRM_PROFILEr", MMU_THDI_BST_PG_HDRM_PROFILEr },
    { "MMU_THDI_BST_PG_SHARED_PROFILEr", MMU_THDI_BST_PG_SHARED_PROFILEr },
    { "MMU_THDI_BST_PORTSP_SHARED_PROFILEr", MMU_THDI_BST_PORTSP_SHARED_PROFILEr },
    { "MMU_THDI_BST_SP_SHAREDr", MMU_THDI_BST_SP_SHAREDr },
    { "MMU_THDI_BST_SP_SHARED_CNTr", MMU_THDI_BST_SP_SHARED_CNTr },
    { "MMU_THDI_BST_TRIGGER_STATUS_TYPEr", MMU_THDI_BST_TRIGGER_STATUS_TYPEr },
    { "MMU_THDI_BUFFER_CELL_LIMIT_SPr", MMU_THDI_BUFFER_CELL_LIMIT_SPr },
    { "MMU_THDI_BYPASSr", MMU_THDI_BYPASSr },
    { "MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr", MMU_THDI_CELL_RESET_LIMIT_OFFSET_SPr },
    { "MMU_THDI_CELL_SPAP_RED_OFFSET_SPr", MMU_THDI_CELL_SPAP_RED_OFFSET_SPr },
    { "MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr", MMU_THDI_CELL_SPAP_YELLOW_OFFSET_SPr },
    { "MMU_THDI_CMIC_RESERVEDr", MMU_THDI_CMIC_RESERVEDr },
    { "MMU_THDI_CPU_INT_ENr", MMU_THDI_CPU_INT_ENr },
    { "MMU_THDI_CPU_INT_SETr", MMU_THDI_CPU_INT_SETr },
    { "MMU_THDI_CPU_INT_STATr", MMU_THDI_CPU_INT_STATr },
    { "MMU_THDI_CPU_SPID_OVERRIDE_CTRLr", MMU_THDI_CPU_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_ENABLEr", MMU_THDI_ENABLEr },
    { "MMU_THDI_ENABLE_ECCP_MEMr", MMU_THDI_ENABLE_ECCP_MEMr },
    { "MMU_THDI_EN_COR_ERR_RPTr", MMU_THDI_EN_COR_ERR_RPTr },
    { "MMU_THDI_FLOW_CONTROL_XOFF_STATEr", MMU_THDI_FLOW_CONTROL_XOFF_STATEr },
    { "MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr", MMU_THDI_HDRM_BUFFER_CELL_LIMIT_HPr },
    { "MMU_THDI_HDRM_POOL_COUNT_HPr", MMU_THDI_HDRM_POOL_COUNT_HPr },
    { "MMU_THDI_HDRM_POOL_STATUSr", MMU_THDI_HDRM_POOL_STATUSr },
    { "MMU_THDI_ING_PORT_CONFIGr", MMU_THDI_ING_PORT_CONFIGr },
    { "MMU_THDI_LOSSLESS_PG_DROPr", MMU_THDI_LOSSLESS_PG_DROPr },
    { "MMU_THDI_MC_SPID_OVERRIDE_CTRLr", MMU_THDI_MC_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_MEM_INIT_STATUSr", MMU_THDI_MEM_INIT_STATUSr },
    { "MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr", MMU_THDI_MIRROR_SPID_OVERRIDE_CTRLr },
    { "MMU_THDI_NONUC_INPPRI_PG_PROFILEr", MMU_THDI_NONUC_INPPRI_PG_PROFILEr },
    { "MMU_THDI_PFCPRI_PG_PROFILEr", MMU_THDI_PFCPRI_PG_PROFILEr },
    { "MMU_THDI_PG_PROFILEr", MMU_THDI_PG_PROFILEr },
    { "MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr", MMU_THDI_PIPE_COUNTER_OVERFLOW_IDr },
    { "MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr", MMU_THDI_PIPE_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDI_POOL_CONFIGr", MMU_THDI_POOL_CONFIGr },
    { "MMU_THDI_POOL_COUNTER_OVERFLOW_IDr", MMU_THDI_POOL_COUNTER_OVERFLOW_IDr },
    { "MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr", MMU_THDI_POOL_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDI_POOL_DROP_COUNT_HPr", MMU_THDI_POOL_DROP_COUNT_HPr },
    { "MMU_THDI_POOL_DROP_STATEr", MMU_THDI_POOL_DROP_STATEr },
    { "MMU_THDI_POOL_SHARED_COUNT_SPr", MMU_THDI_POOL_SHARED_COUNT_SPr },
    { "MMU_THDI_PORTSP_BSTm", MMU_THDI_PORTSP_BSTm },
    { "MMU_THDI_PORTSP_CONFIG1m", MMU_THDI_PORTSP_CONFIG1m },
    { "MMU_THDI_PORTSP_CONFIGm", MMU_THDI_PORTSP_CONFIGm },
    { "MMU_THDI_PORTSP_COUNTERm", MMU_THDI_PORTSP_COUNTERm },
    { "MMU_THDI_PORT_BST_CONFIGm", MMU_THDI_PORT_BST_CONFIGm },
    { "MMU_THDI_PORT_LIMIT_STATESr", MMU_THDI_PORT_LIMIT_STATESr },
    { "MMU_THDI_PORT_PG_HDRM_BSTm", MMU_THDI_PORT_PG_HDRM_BSTm },
    { "MMU_THDI_PORT_PG_HDRM_CONFIGm", MMU_THDI_PORT_PG_HDRM_CONFIGm },
    { "MMU_THDI_PORT_PG_HDRM_COUNTERm", MMU_THDI_PORT_PG_HDRM_COUNTERm },
    { "MMU_THDI_PORT_PG_MIN_CONFIG1m", MMU_THDI_PORT_PG_MIN_CONFIG1m },
    { "MMU_THDI_PORT_PG_MIN_CONFIGm", MMU_THDI_PORT_PG_MIN_CONFIGm },
    { "MMU_THDI_PORT_PG_MIN_COUNTERm", MMU_THDI_PORT_PG_MIN_COUNTERm },
    { "MMU_THDI_PORT_PG_RESUME_CONFIG1m", MMU_THDI_PORT_PG_RESUME_CONFIG1m },
    { "MMU_THDI_PORT_PG_RESUME_CONFIGm", MMU_THDI_PORT_PG_RESUME_CONFIGm },
    { "MMU_THDI_PORT_PG_SHARED_BSTm", MMU_THDI_PORT_PG_SHARED_BSTm },
    { "MMU_THDI_PORT_PG_SHARED_CONFIG1m", MMU_THDI_PORT_PG_SHARED_CONFIG1m },
    { "MMU_THDI_PORT_PG_SHARED_CONFIGm", MMU_THDI_PORT_PG_SHARED_CONFIGm },
    { "MMU_THDI_PORT_PG_SHARED_COUNTERm", MMU_THDI_PORT_PG_SHARED_COUNTERm },
    { "MMU_THDI_SCR_CNT_STATUSr", MMU_THDI_SCR_CNT_STATUSr },
    { "MMU_THDI_TMBUSr", MMU_THDI_TMBUSr },
    { "MMU_THDI_UC_INPPRI_PG_PROFILEr", MMU_THDI_UC_INPPRI_PG_PROFILEr },
    { "MMU_THDO_BST_CONFIGr", MMU_THDO_BST_CONFIGr },
    { "MMU_THDO_BST_CPU_INT_ENr", MMU_THDO_BST_CPU_INT_ENr },
    { "MMU_THDO_BST_CPU_INT_SETr", MMU_THDO_BST_CPU_INT_SETr },
    { "MMU_THDO_BST_CPU_INT_STATr", MMU_THDO_BST_CPU_INT_STATr },
    { "MMU_THDO_BST_ENABLE_ECCP_MEMr", MMU_THDO_BST_ENABLE_ECCP_MEMr },
    { "MMU_THDO_BST_EN_COR_ERR_RPTr", MMU_THDO_BST_EN_COR_ERR_RPTr },
    { "MMU_THDO_BST_SHARED_PORTm", MMU_THDO_BST_SHARED_PORTm },
    { "MMU_THDO_BST_SHARED_PORTSP_MCm", MMU_THDO_BST_SHARED_PORTSP_MCm },
    { "MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm", MMU_THDO_BST_SHARED_PORTSP_MC_PKTSTATm },
    { "MMU_THDO_BST_STAT1r", MMU_THDO_BST_STAT1r },
    { "MMU_THDO_BST_STATr", MMU_THDO_BST_STATr },
    { "MMU_THDO_BST_TMBUSr", MMU_THDO_BST_TMBUSr },
    { "MMU_THDO_BST_TOTAL_QUEUEm", MMU_THDO_BST_TOTAL_QUEUEm },
    { "MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm", MMU_THDO_BST_TOTAL_QUEUE_PKTSTATm },
    { "MMU_THDO_BYPASSr", MMU_THDO_BYPASSr },
    { "MMU_THDO_CMIC_RESERVEDr", MMU_THDO_CMIC_RESERVEDr },
    { "MMU_THDO_CONFIGr", MMU_THDO_CONFIGr },
    { "MMU_THDO_CONFIG_MC_QGROUPm", MMU_THDO_CONFIG_MC_QGROUPm },
    { "MMU_THDO_CONFIG_PORTr", MMU_THDO_CONFIG_PORTr },
    { "MMU_THDO_CONFIG_PORTSP_MCm", MMU_THDO_CONFIG_PORTSP_MCm },
    { "MMU_THDO_CONFIG_PORT_UC0m", MMU_THDO_CONFIG_PORT_UC0m },
    { "MMU_THDO_CONFIG_PORT_UC1m", MMU_THDO_CONFIG_PORT_UC1m },
    { "MMU_THDO_CONFIG_PORT_UC2m", MMU_THDO_CONFIG_PORT_UC2m },
    { "MMU_THDO_CONFIG_UC_QGROUP0m", MMU_THDO_CONFIG_UC_QGROUP0m },
    { "MMU_THDO_CONFIG_UC_QGROUP1m", MMU_THDO_CONFIG_UC_QGROUP1m },
    { "MMU_THDO_CONFIG_UC_QGROUP2m", MMU_THDO_CONFIG_UC_QGROUP2m },
    { "MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr", MMU_THDO_COUNTER_MC_OVERFLOW_SIZEr },
    { "MMU_THDO_COUNTER_MC_QGROUPm", MMU_THDO_COUNTER_MC_QGROUPm },
    { "MMU_THDO_COUNTER_OVERFLOW_IDr", MMU_THDO_COUNTER_OVERFLOW_IDr },
    { "MMU_THDO_COUNTER_PORTSP_MCm", MMU_THDO_COUNTER_PORTSP_MCm },
    { "MMU_THDO_COUNTER_PORT_UCm", MMU_THDO_COUNTER_PORT_UCm },
    { "MMU_THDO_COUNTER_QUEUEm", MMU_THDO_COUNTER_QUEUEm },
    { "MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr", MMU_THDO_COUNTER_UC_OVERFLOW_SIZEr },
    { "MMU_THDO_COUNTER_UC_QGROUPm", MMU_THDO_COUNTER_UC_QGROUPm },
    { "MMU_THDO_COUNTER_UNDERFLOW_IDr", MMU_THDO_COUNTER_UNDERFLOW_IDr },
    { "MMU_THDO_CPU_INT_ENr", MMU_THDO_CPU_INT_ENr },
    { "MMU_THDO_CPU_INT_SETr", MMU_THDO_CPU_INT_SETr },
    { "MMU_THDO_CPU_INT_STATr", MMU_THDO_CPU_INT_STATr },
    { "MMU_THDO_CPU_QUEUE_DROP_STATESr", MMU_THDO_CPU_QUEUE_DROP_STATESr },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r", MMU_THDO_CPU_QUEUE_DROP_STATES_11_00r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r", MMU_THDO_CPU_QUEUE_DROP_STATES_23_12r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r", MMU_THDO_CPU_QUEUE_DROP_STATES_35_24r },
    { "MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r", MMU_THDO_CPU_QUEUE_DROP_STATES_47_36r },
    { "MMU_THDO_DEVICE_PORT_MAPm", MMU_THDO_DEVICE_PORT_MAPm },
    { "MMU_THDO_EBST_FIFOm", MMU_THDO_EBST_FIFOm },
    { "MMU_THDO_EBST_FIFO_POINTERSr", MMU_THDO_EBST_FIFO_POINTERSr },
    { "MMU_THDO_EBST_POPm", MMU_THDO_EBST_POPm },
    { "MMU_THDO_EBST_PORT_CONFIGm", MMU_THDO_EBST_PORT_CONFIGm },
    { "MMU_THDO_EBST_PROFILE_CONFIGr", MMU_THDO_EBST_PROFILE_CONFIGr },
    { "MMU_THDO_EBST_SCAN_CONFIGr", MMU_THDO_EBST_SCAN_CONFIGr },
    { "MMU_THDO_ENABLE_ECCP_MEMr", MMU_THDO_ENABLE_ECCP_MEMr },
    { "MMU_THDO_ENGINE_ENABLES_CFGr", MMU_THDO_ENGINE_ENABLES_CFGr },
    { "MMU_THDO_EN_COR_ERR_RPTr", MMU_THDO_EN_COR_ERR_RPTr },
    { "MMU_THDO_INTFO_INTERFACE_CONFIGr", MMU_THDO_INTFO_INTERFACE_CONFIGr },
    { "MMU_THDO_INT_CONFIGr", MMU_THDO_INT_CONFIGr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_BUFFER_AVAIL_IN_POOLr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_MIN_BUFFER_AVAIL_IN_POOLr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_BUFFER_USAGEr },
    { "MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr", MMU_THDO_INT_UNAVAILABLE_RESP_CONFIG_QUEUE_WATERMARKr },
    { "MMU_THDO_IPG_SIZEr", MMU_THDO_IPG_SIZEr },
    { "MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr", MMU_THDO_MC_CPU_QUEUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr", MMU_THDO_MC_CQE_PRT_SP_BST_THRESHOLDr },
    { "MMU_THDO_MC_CQE_SP_BST_THRESHOLDr", MMU_THDO_MC_CQE_SP_BST_THRESHOLDr },
    { "MMU_THDO_MC_POOL_BST_COUNTr", MMU_THDO_MC_POOL_BST_COUNTr },
    { "MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr", MMU_THDO_MC_QUEUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr", MMU_THDO_MC_SHARED_CQE_DYNAMIC_THRESH_CAPr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr", MMU_THDO_MC_SHARED_CQE_POOL_CONFIGr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr", MMU_THDO_MC_SHARED_CQE_POOL_DROP_STATESr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RED_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RED_SHARED_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr", MMU_THDO_MC_SHARED_CQE_POOL_SHARED_COUNTr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_SHARED_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_RESUME_LIMITr },
    { "MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr", MMU_THDO_MC_SHARED_CQE_POOL_YELLOW_SHARED_LIMITr },
    { "MMU_THDO_MIRROR_ON_DROP_BSTr", MMU_THDO_MIRROR_ON_DROP_BSTr },
    { "MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDr", MMU_THDO_MIRROR_ON_DROP_BST_THRESHOLDr },
    { "MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGr", MMU_THDO_MIRROR_ON_DROP_DESTINATION_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDr", MMU_THDO_MIRROR_ON_DROP_EBST_START_STOP_THRESHOLDr },
    { "MMU_THDO_MIRROR_ON_DROP_FILL_LEVELr", MMU_THDO_MIRROR_ON_DROP_FILL_LEVELr },
    { "MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr", MMU_THDO_MIRROR_ON_DROP_LIMIT_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr", MMU_THDO_MIRROR_ON_DROP_PROB_PROFILE_CONFIGr },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr", MMU_THDO_MIRROR_ON_DROP_SAMPLE_DROP_COUNTr },
    { "MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr", MMU_THDO_MIRROR_ON_DROP_SAMPLE_ENQ_COUNTr },
    { "MMU_THDO_PORT_DROP_COUNT_MCm", MMU_THDO_PORT_DROP_COUNT_MCm },
    { "MMU_THDO_PORT_DROP_COUNT_UCm", MMU_THDO_PORT_DROP_COUNT_UCm },
    { "MMU_THDO_PORT_QUEUE_SERVICE_POOLm", MMU_THDO_PORT_QUEUE_SERVICE_POOLm },
    { "MMU_THDO_PORT_Q_DROP_STATEm", MMU_THDO_PORT_Q_DROP_STATEm },
    { "MMU_THDO_PORT_Q_DROP_STATE_MCm", MMU_THDO_PORT_Q_DROP_STATE_MCm },
    { "MMU_THDO_PORT_Q_DROP_STATE_MC_SHm", MMU_THDO_PORT_Q_DROP_STATE_MC_SHm },
    { "MMU_THDO_PORT_Q_DROP_STATE_SHm", MMU_THDO_PORT_Q_DROP_STATE_SHm },
    { "MMU_THDO_PORT_SP_DROP_STATE_MCm", MMU_THDO_PORT_SP_DROP_STATE_MCm },
    { "MMU_THDO_PORT_SP_DROP_STATE_MC_SHm", MMU_THDO_PORT_SP_DROP_STATE_MC_SHm },
    { "MMU_THDO_PORT_SP_DROP_STATE_UCm", MMU_THDO_PORT_SP_DROP_STATE_UCm },
    { "MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr", MMU_THDO_PRT_SP_SHR_BST_THRESHOLDr },
    { "MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm", MMU_THDO_QUEUE_AVG_ARRIVAL_COUNTm },
    { "MMU_THDO_QUEUE_CONFIG1m", MMU_THDO_QUEUE_CONFIG1m },
    { "MMU_THDO_QUEUE_CONFIGm", MMU_THDO_QUEUE_CONFIGm },
    { "MMU_THDO_QUEUE_DROP_COUNTm", MMU_THDO_QUEUE_DROP_COUNTm },
    { "MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm", MMU_THDO_QUEUE_INST_ARRIVAL_COUNTm },
    { "MMU_THDO_QUEUE_RESUME_OFFSET1m", MMU_THDO_QUEUE_RESUME_OFFSET1m },
    { "MMU_THDO_QUEUE_RESUME_OFFSETm", MMU_THDO_QUEUE_RESUME_OFFSETm },
    { "MMU_THDO_QUE_TOT_BST_THRESHOLDr", MMU_THDO_QUE_TOT_BST_THRESHOLDr },
    { "MMU_THDO_Q_TO_QGRP_MAPD0m", MMU_THDO_Q_TO_QGRP_MAPD0m },
    { "MMU_THDO_Q_TO_QGRP_MAPD1m", MMU_THDO_Q_TO_QGRP_MAPD1m },
    { "MMU_THDO_Q_TO_QGRP_MAPD2m", MMU_THDO_Q_TO_QGRP_MAPD2m },
    { "MMU_THDO_RESUME_PORT_MC0m", MMU_THDO_RESUME_PORT_MC0m },
    { "MMU_THDO_RESUME_PORT_MC1m", MMU_THDO_RESUME_PORT_MC1m },
    { "MMU_THDO_RESUME_PORT_MC2m", MMU_THDO_RESUME_PORT_MC2m },
    { "MMU_THDO_RESUME_PORT_UC0m", MMU_THDO_RESUME_PORT_UC0m },
    { "MMU_THDO_RESUME_PORT_UC1m", MMU_THDO_RESUME_PORT_UC1m },
    { "MMU_THDO_RESUME_PORT_UC2m", MMU_THDO_RESUME_PORT_UC2m },
    { "MMU_THDO_RESUME_QUEUEm", MMU_THDO_RESUME_QUEUEm },
    { "MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr", MMU_THDO_SHARED_DB_DYNAMIC_THRESH_CAPr },
    { "MMU_THDO_SHARED_DB_POOL_CONFIGr", MMU_THDO_SHARED_DB_POOL_CONFIGr },
    { "MMU_THDO_SHARED_DB_POOL_DROP_STATESr", MMU_THDO_SHARED_DB_POOL_DROP_STATESr },
    { "MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_RED_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_RED_SHARED_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNTr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_LOSSLESSr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr", MMU_THDO_SHARED_DB_POOL_SHARED_COUNT_DEBUG_MCr },
    { "MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_SHARED_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr", MMU_THDO_SHARED_DB_POOL_YELLOW_RESUME_LIMITr },
    { "MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr", MMU_THDO_SHARED_DB_POOL_YELLOW_SHARED_LIMITr },
    { "MMU_THDO_SP_SHR_BST_THRESHOLDr", MMU_THDO_SP_SHR_BST_THRESHOLDr },
    { "MMU_THDO_SRC_PORT_DROP_COUNTm", MMU_THDO_SRC_PORT_DROP_COUNTm },
    { "MMU_THDO_TMBUSr", MMU_THDO_TMBUSr },
    { "MMU_THDO_TOTAL_COUNTER_QUEUE_SHm", MMU_THDO_TOTAL_COUNTER_QUEUE_SHm },
    { "MMU_THDO_TOTAL_PORT_COUNTERm", MMU_THDO_TOTAL_PORT_COUNTERm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MCm", MMU_THDO_TOTAL_PORT_COUNTER_MCm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm", MMU_THDO_TOTAL_PORT_COUNTER_MC_SHm },
    { "MMU_THDO_TOTAL_PORT_COUNTER_SHm", MMU_THDO_TOTAL_PORT_COUNTER_SHm },
    { "MMU_THDO_UC_POOL_BST_COUNTr", MMU_THDO_UC_POOL_BST_COUNTr },
    { "MMU_THDO_VOQ_FAIRNESS_CFGr", MMU_THDO_VOQ_FAIRNESS_CFGr },
    { "MMU_THDO_WRED_SH_COUNTER_PORT_UCm", MMU_THDO_WRED_SH_COUNTER_PORT_UCm },
    { "MMU_THDR_QE_BST_CONFIGr", MMU_THDR_QE_BST_CONFIGr },
    { "MMU_THDR_QE_BST_COUNT_PRIQr", MMU_THDR_QE_BST_COUNT_PRIQr },
    { "MMU_THDR_QE_BST_COUNT_SPr", MMU_THDR_QE_BST_COUNT_SPr },
    { "MMU_THDR_QE_BST_STATr", MMU_THDR_QE_BST_STATr },
    { "MMU_THDR_QE_BST_THRESHOLD_PRIQr", MMU_THDR_QE_BST_THRESHOLD_PRIQr },
    { "MMU_THDR_QE_BST_THRESHOLD_SPr", MMU_THDR_QE_BST_THRESHOLD_SPr },
    { "MMU_THDR_QE_BYPASSr", MMU_THDR_QE_BYPASSr },
    { "MMU_THDR_QE_CONFIG1_PRIQr", MMU_THDR_QE_CONFIG1_PRIQr },
    { "MMU_THDR_QE_CONFIGr", MMU_THDR_QE_CONFIGr },
    { "MMU_THDR_QE_CONFIG_PRIQr", MMU_THDR_QE_CONFIG_PRIQr },
    { "MMU_THDR_QE_CONFIG_SPr", MMU_THDR_QE_CONFIG_SPr },
    { "MMU_THDR_QE_COUNTER_OVERFLOWr", MMU_THDR_QE_COUNTER_OVERFLOWr },
    { "MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr", MMU_THDR_QE_COUNTER_OVERFLOW_SIZEr },
    { "MMU_THDR_QE_COUNTER_UNDERFLOWr", MMU_THDR_QE_COUNTER_UNDERFLOWr },
    { "MMU_THDR_QE_CPU_INT_ENr", MMU_THDR_QE_CPU_INT_ENr },
    { "MMU_THDR_QE_CPU_INT_SETr", MMU_THDR_QE_CPU_INT_SETr },
    { "MMU_THDR_QE_CPU_INT_STATr", MMU_THDR_QE_CPU_INT_STATr },
    { "MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr", MMU_THDR_QE_DROP_COUNT_BYTE_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_PKT_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_RED_PKT_PRIQr },
    { "MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr", MMU_THDR_QE_DROP_COUNT_YELLOW_PKT_PRIQr },
    { "MMU_THDR_QE_LIMIT_MIN_PRIQr", MMU_THDR_QE_LIMIT_MIN_PRIQr },
    { "MMU_THDR_QE_MIN_COUNT_PRIQr", MMU_THDR_QE_MIN_COUNT_PRIQr },
    { "MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr", MMU_THDR_QE_RESET_OFFSET_COLOR_PRIQr },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr", MMU_THDR_QE_RESUME_COLOR_LIMIT_PRIQr },
    { "MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr", MMU_THDR_QE_RESUME_COLOR_LIMIT_SPr },
    { "MMU_THDR_QE_RESUME_LIMIT_PRIQr", MMU_THDR_QE_RESUME_LIMIT_PRIQr },
    { "MMU_THDR_QE_RSVD_REGr", MMU_THDR_QE_RSVD_REGr },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr", MMU_THDR_QE_SHARED_COLOR_LIMIT_PRIQr },
    { "MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr", MMU_THDR_QE_SHARED_COLOR_LIMIT_SPr },
    { "MMU_THDR_QE_SHARED_COUNT_PRIQr", MMU_THDR_QE_SHARED_COUNT_PRIQr },
    { "MMU_THDR_QE_SHARED_COUNT_SPr", MMU_THDR_QE_SHARED_COUNT_SPr },
    { "MMU_THDR_QE_STATUS_PRIQr", MMU_THDR_QE_STATUS_PRIQr },
    { "MMU_THDR_QE_STATUS_SPr", MMU_THDR_QE_STATUS_SPr },
    { "MMU_THDR_QE_TOTAL_COUNT_PRIQr", MMU_THDR_QE_TOTAL_COUNT_PRIQr },
    { "MMU_TOQ_CMIC_RESERVEDr", MMU_TOQ_CMIC_RESERVEDr },
    { "MMU_TOQ_CONFIGr", MMU_TOQ_CONFIGr },
    { "MMU_TOQ_CPU_INT_ENr", MMU_TOQ_CPU_INT_ENr },
    { "MMU_TOQ_CPU_INT_SETr", MMU_TOQ_CPU_INT_SETr },
    { "MMU_TOQ_CPU_INT_STATr", MMU_TOQ_CPU_INT_STATr },
    { "MMU_TOQ_CQEB0m", MMU_TOQ_CQEB0m },
    { "MMU_TOQ_CQEB0_MMU_ITM0_ITM0m", MMU_TOQ_CQEB0_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB0_MMU_ITM1_ITM1m", MMU_TOQ_CQEB0_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB1m", MMU_TOQ_CQEB1m },
    { "MMU_TOQ_CQEB1_MMU_ITM0_ITM0m", MMU_TOQ_CQEB1_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB1_MMU_ITM1_ITM1m", MMU_TOQ_CQEB1_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEBN_LOWERm", MMU_TOQ_CQEBN_LOWERm },
    { "MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0m", MMU_TOQ_CQEBN_LOWER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1m", MMU_TOQ_CQEBN_LOWER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEBN_UPPERm", MMU_TOQ_CQEBN_UPPERm },
    { "MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0m", MMU_TOQ_CQEBN_UPPER_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1m", MMU_TOQ_CQEBN_UPPER_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_CMIC_RESERVEDr", MMU_TOQ_CQEB_CMIC_RESERVEDr },
    { "MMU_TOQ_CQEB_CONFIGr", MMU_TOQ_CQEB_CONFIGr },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM0_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_DEQ_STAGING_MEM1_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_ENABLE_ECCP_MEMr", MMU_TOQ_CQEB_ENABLE_ECCP_MEMr },
    { "MMU_TOQ_CQEB_EN_COR_ERR_RPTr", MMU_TOQ_CQEB_EN_COR_ERR_RPTr },
    { "MMU_TOQ_CQEB_FAPm", MMU_TOQ_CQEB_FAPm },
    { "MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_FAP_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_FAP_MMU_ITM1_ITM1m },
    { "MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGr", MMU_TOQ_CQEB_MIRROR_ON_DROP_DESTINATION_CONFIGr },
    { "MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGr", MMU_TOQ_CQEB_MIRROR_ON_DROP_MIRR_ENCAP_INDEX_CONFIGr },
    { "MMU_TOQ_CQEB_STATUSr", MMU_TOQ_CQEB_STATUSr },
    { "MMU_TOQ_CQEB_TMBUSr", MMU_TOQ_CQEB_TMBUSr },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALm", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIALm },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM0_ITM0m },
    { "MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1m", MMU_TOQ_CQEB_VOQDB_HEAD_PARTIAL_MMU_ITM1_ITM1m },
    { "MMU_TOQ_DEBUGr", MMU_TOQ_DEBUGr },
    { "MMU_TOQ_ENABLE_ECCP_MEMr", MMU_TOQ_ENABLE_ECCP_MEMr },
    { "MMU_TOQ_EN_COR_ERR_RPTr", MMU_TOQ_EN_COR_ERR_RPTr },
    { "MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGr", MMU_TOQ_MIRROR_ON_DROP_DESTINATION_CONFIGr },
    { "MMU_TOQ_OQS_RECEPTION_FIFOm", MMU_TOQ_OQS_RECEPTION_FIFOm },
    { "MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0m", MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM0_ITM0m },
    { "MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1m", MMU_TOQ_OQS_RECEPTION_FIFO_MMU_ITM1_ITM1m },
    { "MMU_TOQ_OQS_STAGING_MEMm", MMU_TOQ_OQS_STAGING_MEMm },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m", MMU_TOQ_OQS_STAGING_MEM_MMU_ITM0_ITM0m },
    { "MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m", MMU_TOQ_OQS_STAGING_MEM_MMU_ITM1_ITM1m },
    { "MMU_TOQ_Q_TMBUSr", MMU_TOQ_Q_TMBUSr },
    { "MMU_TOQ_STATUSr", MMU_TOQ_STATUSr },
    { "MMU_TOQ_VOQDBm", MMU_TOQ_VOQDBm },
    { "MMU_TOQ_VOQDB_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIALm", MMU_TOQ_VOQDB_TAIL_PARTIALm },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0m", MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1m", MMU_TOQ_VOQDB_TAIL_PARTIAL_MMU_ITM1_ITM1m },
    { "MMU_TOQ_VOQ_HEAD_DBm", MMU_TOQ_VOQ_HEAD_DBm },
    { "MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0m", MMU_TOQ_VOQ_HEAD_DB_MMU_ITM0_ITM0m },
    { "MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1m", MMU_TOQ_VOQ_HEAD_DB_MMU_ITM1_ITM1m },
    { "MMU_WRED_AVG_PORTSP_SIZEm", MMU_WRED_AVG_PORTSP_SIZEm },
    { "MMU_WRED_AVG_QSIZEm", MMU_WRED_AVG_QSIZEm },
    { "MMU_WRED_CMIC_RESERVEDr", MMU_WRED_CMIC_RESERVEDr },
    { "MMU_WRED_CONFIGr", MMU_WRED_CONFIGr },
    { "MMU_WRED_CONFIG_READYr", MMU_WRED_CONFIG_READYr },
    { "MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr", MMU_WRED_CONG_NOTIFICATION_RESOLUTION_TABLEr },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_0m", MMU_WRED_DROP_CURVE_PROFILE_0_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_1m", MMU_WRED_DROP_CURVE_PROFILE_0_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_2m", MMU_WRED_DROP_CURVE_PROFILE_0_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_3m", MMU_WRED_DROP_CURVE_PROFILE_0_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_4m", MMU_WRED_DROP_CURVE_PROFILE_0_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_0_5m", MMU_WRED_DROP_CURVE_PROFILE_0_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_0m", MMU_WRED_DROP_CURVE_PROFILE_1_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_1m", MMU_WRED_DROP_CURVE_PROFILE_1_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_2m", MMU_WRED_DROP_CURVE_PROFILE_1_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_3m", MMU_WRED_DROP_CURVE_PROFILE_1_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_4m", MMU_WRED_DROP_CURVE_PROFILE_1_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_1_5m", MMU_WRED_DROP_CURVE_PROFILE_1_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_0m", MMU_WRED_DROP_CURVE_PROFILE_2_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_1m", MMU_WRED_DROP_CURVE_PROFILE_2_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_2m", MMU_WRED_DROP_CURVE_PROFILE_2_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_3m", MMU_WRED_DROP_CURVE_PROFILE_2_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_4m", MMU_WRED_DROP_CURVE_PROFILE_2_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_2_5m", MMU_WRED_DROP_CURVE_PROFILE_2_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_0m", MMU_WRED_DROP_CURVE_PROFILE_3_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_1m", MMU_WRED_DROP_CURVE_PROFILE_3_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_2m", MMU_WRED_DROP_CURVE_PROFILE_3_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_3m", MMU_WRED_DROP_CURVE_PROFILE_3_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_4m", MMU_WRED_DROP_CURVE_PROFILE_3_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_3_5m", MMU_WRED_DROP_CURVE_PROFILE_3_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_0m", MMU_WRED_DROP_CURVE_PROFILE_4_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_1m", MMU_WRED_DROP_CURVE_PROFILE_4_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_2m", MMU_WRED_DROP_CURVE_PROFILE_4_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_3m", MMU_WRED_DROP_CURVE_PROFILE_4_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_4m", MMU_WRED_DROP_CURVE_PROFILE_4_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_4_5m", MMU_WRED_DROP_CURVE_PROFILE_4_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_0m", MMU_WRED_DROP_CURVE_PROFILE_5_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_1m", MMU_WRED_DROP_CURVE_PROFILE_5_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_2m", MMU_WRED_DROP_CURVE_PROFILE_5_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_3m", MMU_WRED_DROP_CURVE_PROFILE_5_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_4m", MMU_WRED_DROP_CURVE_PROFILE_5_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_5_5m", MMU_WRED_DROP_CURVE_PROFILE_5_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_0m", MMU_WRED_DROP_CURVE_PROFILE_6_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_1m", MMU_WRED_DROP_CURVE_PROFILE_6_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_2m", MMU_WRED_DROP_CURVE_PROFILE_6_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_3m", MMU_WRED_DROP_CURVE_PROFILE_6_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_4m", MMU_WRED_DROP_CURVE_PROFILE_6_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_6_5m", MMU_WRED_DROP_CURVE_PROFILE_6_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_0m", MMU_WRED_DROP_CURVE_PROFILE_7_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_1m", MMU_WRED_DROP_CURVE_PROFILE_7_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_2m", MMU_WRED_DROP_CURVE_PROFILE_7_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_3m", MMU_WRED_DROP_CURVE_PROFILE_7_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_4m", MMU_WRED_DROP_CURVE_PROFILE_7_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_7_5m", MMU_WRED_DROP_CURVE_PROFILE_7_5m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_0m", MMU_WRED_DROP_CURVE_PROFILE_8_0m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_1m", MMU_WRED_DROP_CURVE_PROFILE_8_1m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_2m", MMU_WRED_DROP_CURVE_PROFILE_8_2m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_3m", MMU_WRED_DROP_CURVE_PROFILE_8_3m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_4m", MMU_WRED_DROP_CURVE_PROFILE_8_4m },
    { "MMU_WRED_DROP_CURVE_PROFILE_8_5m", MMU_WRED_DROP_CURVE_PROFILE_8_5m },
    { "MMU_WRED_ENABLE_ECCP_MEMr", MMU_WRED_ENABLE_ECCP_MEMr },
    { "MMU_WRED_EN_COR_ERR_RPTr", MMU_WRED_EN_COR_ERR_RPTr },
    { "MMU_WRED_MEM_INIT_STATUSr", MMU_WRED_MEM_INIT_STATUSr },
    { "MMU_WRED_POOL_CONFIGr", MMU_WRED_POOL_CONFIGr },
    { "MMU_WRED_POOL_INST_CONG_LIMITr", MMU_WRED_POOL_INST_CONG_LIMITr },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_0r", MMU_WRED_POOL_INST_CONG_LIMIT_0r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_1r", MMU_WRED_POOL_INST_CONG_LIMIT_1r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_2r", MMU_WRED_POOL_INST_CONG_LIMIT_2r },
    { "MMU_WRED_POOL_INST_CONG_LIMIT_3r", MMU_WRED_POOL_INST_CONG_LIMIT_3r },
    { "MMU_WRED_PORTSP_CONFIGm", MMU_WRED_PORTSP_CONFIGm },
    { "MMU_WRED_PORT_SP_DROP_THD_0m", MMU_WRED_PORT_SP_DROP_THD_0m },
    { "MMU_WRED_PORT_SP_DROP_THD_1m", MMU_WRED_PORT_SP_DROP_THD_1m },
    { "MMU_WRED_PORT_SP_DROP_THD_2m", MMU_WRED_PORT_SP_DROP_THD_2m },
    { "MMU_WRED_PORT_SP_DROP_THD_3m", MMU_WRED_PORT_SP_DROP_THD_3m },
    { "MMU_WRED_PORT_SP_SHARED_COUNTm", MMU_WRED_PORT_SP_SHARED_COUNTm },
    { "MMU_WRED_QUEUE_CONFIGm", MMU_WRED_QUEUE_CONFIGm },
    { "MMU_WRED_REFRESH_CONTROLr", MMU_WRED_REFRESH_CONTROLr },
    { "MMU_WRED_TIME_DOMAINr", MMU_WRED_TIME_DOMAINr },
    { "MMU_WRED_TMBUSr", MMU_WRED_TMBUSr },
    { "MMU_WRED_UC_QUEUE_DROP_THDm", MMU_WRED_UC_QUEUE_DROP_THDm },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m", MMU_WRED_UC_QUEUE_DROP_THD_MARK_0m },
    { "MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m", MMU_WRED_UC_QUEUE_DROP_THD_MARK_1m },
    { "MMU_WRED_UC_QUEUE_TOTAL_COUNTm", MMU_WRED_UC_QUEUE_TOTAL_COUNTm },
    { "MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEm", MPLS_CTRL_PKT_PROC_AUX_BOTP_PROFILEm },
    { "MPLS_CTRL_PKT_PROC_BITP_PROFILEm", MPLS_CTRL_PKT_PROC_BITP_PROFILEm },
    { "MPLS_CTRL_PKT_PROC_BOTP_PROFILEm", MPLS_CTRL_PKT_PROC_BOTP_PROFILEm },
    { "MPLS_CTRL_PKT_PROC_CTRL_PRE_SELm", MPLS_CTRL_PKT_PROC_CTRL_PRE_SELm },
    { "MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEm", MPLS_CTRL_PKT_PROC_IP_PROTOCOL_TABLEm },
    { "MPLS_CTRL_PKT_PROC_MPLS_CONFIGr", MPLS_CTRL_PKT_PROC_MPLS_CONFIGr },
    { "MPLS_CTRL_PKT_PROC_TCAM_ONLYm", MPLS_CTRL_PKT_PROC_TCAM_ONLYm },
    { "MPLS_CTRL_PKT_PROC_TCAM_POLICYm", MPLS_CTRL_PKT_PROC_TCAM_POLICYm },
    { "MPLS_HVE_BOTP_PROFILEm", MPLS_HVE_BOTP_PROFILEm },
    { "MPLS_HVE_LABEL_CONTROLm", MPLS_HVE_LABEL_CONTROLm },
    { "MPLS_HVE_LABEL_GLOBAL_RANGE_0r", MPLS_HVE_LABEL_GLOBAL_RANGE_0r },
    { "MPLS_HVE_LABEL_GLOBAL_RANGE_1r", MPLS_HVE_LABEL_GLOBAL_RANGE_1r },
    { "MPLS_PRE_PROC_BITP_PROFILEm", MPLS_PRE_PROC_BITP_PROFILEm },
    { "MPLS_PRE_PROC_BOTP_PROFILEm", MPLS_PRE_PROC_BOTP_PROFILEm },
    { "MPLS_PRE_PROC_CMD_ENCODEr", MPLS_PRE_PROC_CMD_ENCODEr },
    { "MPLS_PRE_PROC_DEFAULT_SELECTm", MPLS_PRE_PROC_DEFAULT_SELECTm },
    { "MPLS_PRE_PROC_EFFECTIVE_EXP_QOSm", MPLS_PRE_PROC_EFFECTIVE_EXP_QOSm },
    { "MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGm", MPLS_PRE_PROC_EFFECTIVE_EXP_REMARKINGm },
    { "MPLS_PRE_PROC_EXP_TO_ECN_DROPm", MPLS_PRE_PROC_EXP_TO_ECN_DROPm },
    { "MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGm", MPLS_PRE_PROC_EXP_TO_ECN_MAPPINGm },
    { "MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLr", MPLS_PRE_PROC_SPECIAL_LABEL_CONTROLr },
    { "MPLS_PRE_PROC_TERM_CONTROLm", MPLS_PRE_PROC_TERM_CONTROLm },
    { "PBLOCK_MISC_EP0_BUS_SCG0r", PBLOCK_MISC_EP0_BUS_SCG0r },
    { "PBLOCK_MISC_EP0_BUS_SCG1r", PBLOCK_MISC_EP0_BUS_SCG1r },
    { "PBLOCK_MISC_EP0_BUS_SCG2r", PBLOCK_MISC_EP0_BUS_SCG2r },
    { "PBLOCK_MISC_EP0_BUS_SCG3r", PBLOCK_MISC_EP0_BUS_SCG3r },
    { "PBLOCK_MISC_EP0_BUS_SCG4r", PBLOCK_MISC_EP0_BUS_SCG4r },
    { "PBLOCK_MISC_EP0_BUS_SCG5r", PBLOCK_MISC_EP0_BUS_SCG5r },
    { "PBLOCK_MISC_EP0_BYPASS_CONTROLr", PBLOCK_MISC_EP0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_EP1_0_BUS_SCG0r", PBLOCK_MISC_EP1_0_BUS_SCG0r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG1r", PBLOCK_MISC_EP1_0_BUS_SCG1r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG2r", PBLOCK_MISC_EP1_0_BUS_SCG2r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG3r", PBLOCK_MISC_EP1_0_BUS_SCG3r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG4r", PBLOCK_MISC_EP1_0_BUS_SCG4r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG5r", PBLOCK_MISC_EP1_0_BUS_SCG5r },
    { "PBLOCK_MISC_EP1_0_BUS_SCG6r", PBLOCK_MISC_EP1_0_BUS_SCG6r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG0r", PBLOCK_MISC_EP1_1_BUS_SCG0r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG10r", PBLOCK_MISC_EP1_1_BUS_SCG10r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG11r", PBLOCK_MISC_EP1_1_BUS_SCG11r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG12r", PBLOCK_MISC_EP1_1_BUS_SCG12r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG13r", PBLOCK_MISC_EP1_1_BUS_SCG13r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG14r", PBLOCK_MISC_EP1_1_BUS_SCG14r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG1r", PBLOCK_MISC_EP1_1_BUS_SCG1r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG2r", PBLOCK_MISC_EP1_1_BUS_SCG2r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG3r", PBLOCK_MISC_EP1_1_BUS_SCG3r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG4r", PBLOCK_MISC_EP1_1_BUS_SCG4r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG5r", PBLOCK_MISC_EP1_1_BUS_SCG5r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG6r", PBLOCK_MISC_EP1_1_BUS_SCG6r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG7r", PBLOCK_MISC_EP1_1_BUS_SCG7r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG8r", PBLOCK_MISC_EP1_1_BUS_SCG8r },
    { "PBLOCK_MISC_EP1_1_BUS_SCG9r", PBLOCK_MISC_EP1_1_BUS_SCG9r },
    { "PBLOCK_MISC_EP1_1_BYPASS_CONTROLr", PBLOCK_MISC_EP1_1_BYPASS_CONTROLr },
    { "PBLOCK_MISC_EP1_1_RAM_TMr", PBLOCK_MISC_EP1_1_RAM_TMr },
    { "PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0r", PBLOCK_MISC_EP1_1_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG0r", PBLOCK_MISC_EP2_0_BUS_SCG0r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG1r", PBLOCK_MISC_EP2_0_BUS_SCG1r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG2r", PBLOCK_MISC_EP2_0_BUS_SCG2r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG3r", PBLOCK_MISC_EP2_0_BUS_SCG3r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG4r", PBLOCK_MISC_EP2_0_BUS_SCG4r },
    { "PBLOCK_MISC_EP2_0_BUS_SCG5r", PBLOCK_MISC_EP2_0_BUS_SCG5r },
    { "PBLOCK_MISC_EP2_0_BYPASS_CONTROLr", PBLOCK_MISC_EP2_0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_EP2_1_BUS_SCG0r", PBLOCK_MISC_EP2_1_BUS_SCG0r },
    { "PBLOCK_MISC_EP2_1_BUS_SCG1r", PBLOCK_MISC_EP2_1_BUS_SCG1r },
    { "PBLOCK_MISC_EP2_1_BUS_SCG2r", PBLOCK_MISC_EP2_1_BUS_SCG2r },
    { "PBLOCK_MISC_EP2_1_BUS_SCG3r", PBLOCK_MISC_EP2_1_BUS_SCG3r },
    { "PBLOCK_MISC_EP3_BUS_SCG0r", PBLOCK_MISC_EP3_BUS_SCG0r },
    { "PBLOCK_MISC_EP3_BUS_SCG1r", PBLOCK_MISC_EP3_BUS_SCG1r },
    { "PBLOCK_MISC_EP3_BUS_SCG2r", PBLOCK_MISC_EP3_BUS_SCG2r },
    { "PBLOCK_MISC_EP3_BUS_SCG3r", PBLOCK_MISC_EP3_BUS_SCG3r },
    { "PBLOCK_MISC_EP3_BUS_SCG4r", PBLOCK_MISC_EP3_BUS_SCG4r },
    { "PBLOCK_MISC_EP3_BUS_SCG5r", PBLOCK_MISC_EP3_BUS_SCG5r },
    { "PBLOCK_MISC_EP3_BUS_SCG6r", PBLOCK_MISC_EP3_BUS_SCG6r },
    { "PBLOCK_MISC_EP3_BUS_SCG7r", PBLOCK_MISC_EP3_BUS_SCG7r },
    { "PBLOCK_MISC_EP3_BUS_SCG8r", PBLOCK_MISC_EP3_BUS_SCG8r },
    { "PBLOCK_MISC_IP0_BUS_SCG0r", PBLOCK_MISC_IP0_BUS_SCG0r },
    { "PBLOCK_MISC_IP0_BUS_SCG10r", PBLOCK_MISC_IP0_BUS_SCG10r },
    { "PBLOCK_MISC_IP0_BUS_SCG11r", PBLOCK_MISC_IP0_BUS_SCG11r },
    { "PBLOCK_MISC_IP0_BUS_SCG1r", PBLOCK_MISC_IP0_BUS_SCG1r },
    { "PBLOCK_MISC_IP0_BUS_SCG2r", PBLOCK_MISC_IP0_BUS_SCG2r },
    { "PBLOCK_MISC_IP0_BUS_SCG3r", PBLOCK_MISC_IP0_BUS_SCG3r },
    { "PBLOCK_MISC_IP0_BUS_SCG4r", PBLOCK_MISC_IP0_BUS_SCG4r },
    { "PBLOCK_MISC_IP0_BUS_SCG5r", PBLOCK_MISC_IP0_BUS_SCG5r },
    { "PBLOCK_MISC_IP0_BUS_SCG6r", PBLOCK_MISC_IP0_BUS_SCG6r },
    { "PBLOCK_MISC_IP0_BUS_SCG7r", PBLOCK_MISC_IP0_BUS_SCG7r },
    { "PBLOCK_MISC_IP0_BUS_SCG8r", PBLOCK_MISC_IP0_BUS_SCG8r },
    { "PBLOCK_MISC_IP0_BUS_SCG9r", PBLOCK_MISC_IP0_BUS_SCG9r },
    { "PBLOCK_MISC_IP0_BYPASS_CONTROLr", PBLOCK_MISC_IP0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP0_RAM_TMr", PBLOCK_MISC_IP0_RAM_TMr },
    { "PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP0_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1r", PBLOCK_MISC_IP0_SER_CONTROL_PTHRU1r },
    { "PBLOCK_MISC_IP1_BUS_SCG0r", PBLOCK_MISC_IP1_BUS_SCG0r },
    { "PBLOCK_MISC_IP1_BUS_SCG1r", PBLOCK_MISC_IP1_BUS_SCG1r },
    { "PBLOCK_MISC_IP1_BUS_SCG2r", PBLOCK_MISC_IP1_BUS_SCG2r },
    { "PBLOCK_MISC_IP1_BUS_SCG3r", PBLOCK_MISC_IP1_BUS_SCG3r },
    { "PBLOCK_MISC_IP1_BUS_SCG4r", PBLOCK_MISC_IP1_BUS_SCG4r },
    { "PBLOCK_MISC_IP1_BUS_SCG5r", PBLOCK_MISC_IP1_BUS_SCG5r },
    { "PBLOCK_MISC_IP1_BUS_SCG6r", PBLOCK_MISC_IP1_BUS_SCG6r },
    { "PBLOCK_MISC_IP1_BUS_SCG7r", PBLOCK_MISC_IP1_BUS_SCG7r },
    { "PBLOCK_MISC_IP1_BUS_SCG8r", PBLOCK_MISC_IP1_BUS_SCG8r },
    { "PBLOCK_MISC_IP1_BUS_SCG9r", PBLOCK_MISC_IP1_BUS_SCG9r },
    { "PBLOCK_MISC_IP1_RAM_TMr", PBLOCK_MISC_IP1_RAM_TMr },
    { "PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP1_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG0r", PBLOCK_MISC_IP2_0_BUS_SCG0r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG1r", PBLOCK_MISC_IP2_0_BUS_SCG1r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG2r", PBLOCK_MISC_IP2_0_BUS_SCG2r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG3r", PBLOCK_MISC_IP2_0_BUS_SCG3r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG4r", PBLOCK_MISC_IP2_0_BUS_SCG4r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG5r", PBLOCK_MISC_IP2_0_BUS_SCG5r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG6r", PBLOCK_MISC_IP2_0_BUS_SCG6r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG7r", PBLOCK_MISC_IP2_0_BUS_SCG7r },
    { "PBLOCK_MISC_IP2_0_BUS_SCG8r", PBLOCK_MISC_IP2_0_BUS_SCG8r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG0r", PBLOCK_MISC_IP2_1_BUS_SCG0r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG1r", PBLOCK_MISC_IP2_1_BUS_SCG1r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG2r", PBLOCK_MISC_IP2_1_BUS_SCG2r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG3r", PBLOCK_MISC_IP2_1_BUS_SCG3r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG4r", PBLOCK_MISC_IP2_1_BUS_SCG4r },
    { "PBLOCK_MISC_IP2_1_BUS_SCG5r", PBLOCK_MISC_IP2_1_BUS_SCG5r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG0r", PBLOCK_MISC_IP3_0_BUS_SCG0r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG10r", PBLOCK_MISC_IP3_0_BUS_SCG10r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG11r", PBLOCK_MISC_IP3_0_BUS_SCG11r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG1r", PBLOCK_MISC_IP3_0_BUS_SCG1r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG2r", PBLOCK_MISC_IP3_0_BUS_SCG2r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG3r", PBLOCK_MISC_IP3_0_BUS_SCG3r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG4r", PBLOCK_MISC_IP3_0_BUS_SCG4r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG5r", PBLOCK_MISC_IP3_0_BUS_SCG5r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG6r", PBLOCK_MISC_IP3_0_BUS_SCG6r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG7r", PBLOCK_MISC_IP3_0_BUS_SCG7r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG8r", PBLOCK_MISC_IP3_0_BUS_SCG8r },
    { "PBLOCK_MISC_IP3_0_BUS_SCG9r", PBLOCK_MISC_IP3_0_BUS_SCG9r },
    { "PBLOCK_MISC_IP3_0_BYPASS_CONTROLr", PBLOCK_MISC_IP3_0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP3_0_RAM_TMr", PBLOCK_MISC_IP3_0_RAM_TMr },
    { "PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP3_0_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG0r", PBLOCK_MISC_IP3_1_BUS_SCG0r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG1r", PBLOCK_MISC_IP3_1_BUS_SCG1r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG2r", PBLOCK_MISC_IP3_1_BUS_SCG2r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG3r", PBLOCK_MISC_IP3_1_BUS_SCG3r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG4r", PBLOCK_MISC_IP3_1_BUS_SCG4r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG5r", PBLOCK_MISC_IP3_1_BUS_SCG5r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG6r", PBLOCK_MISC_IP3_1_BUS_SCG6r },
    { "PBLOCK_MISC_IP3_1_BUS_SCG7r", PBLOCK_MISC_IP3_1_BUS_SCG7r },
    { "PBLOCK_MISC_IP3_1_BYPASS_CONTROLr", PBLOCK_MISC_IP3_1_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP4_BUS_SCG0r", PBLOCK_MISC_IP4_BUS_SCG0r },
    { "PBLOCK_MISC_IP4_BUS_SCG10r", PBLOCK_MISC_IP4_BUS_SCG10r },
    { "PBLOCK_MISC_IP4_BUS_SCG11r", PBLOCK_MISC_IP4_BUS_SCG11r },
    { "PBLOCK_MISC_IP4_BUS_SCG12r", PBLOCK_MISC_IP4_BUS_SCG12r },
    { "PBLOCK_MISC_IP4_BUS_SCG13r", PBLOCK_MISC_IP4_BUS_SCG13r },
    { "PBLOCK_MISC_IP4_BUS_SCG1r", PBLOCK_MISC_IP4_BUS_SCG1r },
    { "PBLOCK_MISC_IP4_BUS_SCG2r", PBLOCK_MISC_IP4_BUS_SCG2r },
    { "PBLOCK_MISC_IP4_BUS_SCG3r", PBLOCK_MISC_IP4_BUS_SCG3r },
    { "PBLOCK_MISC_IP4_BUS_SCG4r", PBLOCK_MISC_IP4_BUS_SCG4r },
    { "PBLOCK_MISC_IP4_BUS_SCG5r", PBLOCK_MISC_IP4_BUS_SCG5r },
    { "PBLOCK_MISC_IP4_BUS_SCG6r", PBLOCK_MISC_IP4_BUS_SCG6r },
    { "PBLOCK_MISC_IP4_BUS_SCG7r", PBLOCK_MISC_IP4_BUS_SCG7r },
    { "PBLOCK_MISC_IP4_BUS_SCG8r", PBLOCK_MISC_IP4_BUS_SCG8r },
    { "PBLOCK_MISC_IP4_BUS_SCG9r", PBLOCK_MISC_IP4_BUS_SCG9r },
    { "PBLOCK_MISC_IP4_RAM_TMr", PBLOCK_MISC_IP4_RAM_TMr },
    { "PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP4_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP5_BUS_SCG0r", PBLOCK_MISC_IP5_BUS_SCG0r },
    { "PBLOCK_MISC_IP5_BUS_SCG1r", PBLOCK_MISC_IP5_BUS_SCG1r },
    { "PBLOCK_MISC_IP5_BUS_SCG2r", PBLOCK_MISC_IP5_BUS_SCG2r },
    { "PBLOCK_MISC_IP5_BUS_SCG3r", PBLOCK_MISC_IP5_BUS_SCG3r },
    { "PBLOCK_MISC_IP5_BUS_SCG4r", PBLOCK_MISC_IP5_BUS_SCG4r },
    { "PBLOCK_MISC_IP5_BUS_SCG5r", PBLOCK_MISC_IP5_BUS_SCG5r },
    { "PBLOCK_MISC_IP5_BUS_SCG6r", PBLOCK_MISC_IP5_BUS_SCG6r },
    { "PBLOCK_MISC_IP5_BUS_SCG7r", PBLOCK_MISC_IP5_BUS_SCG7r },
    { "PBLOCK_MISC_IP5_RAM_TMr", PBLOCK_MISC_IP5_RAM_TMr },
    { "PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP5_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG0r", PBLOCK_MISC_IP6_0_BUS_SCG0r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG1r", PBLOCK_MISC_IP6_0_BUS_SCG1r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG2r", PBLOCK_MISC_IP6_0_BUS_SCG2r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG3r", PBLOCK_MISC_IP6_0_BUS_SCG3r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG4r", PBLOCK_MISC_IP6_0_BUS_SCG4r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG5r", PBLOCK_MISC_IP6_0_BUS_SCG5r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG6r", PBLOCK_MISC_IP6_0_BUS_SCG6r },
    { "PBLOCK_MISC_IP6_0_BUS_SCG7r", PBLOCK_MISC_IP6_0_BUS_SCG7r },
    { "PBLOCK_MISC_IP6_1_BUS_SCG0r", PBLOCK_MISC_IP6_1_BUS_SCG0r },
    { "PBLOCK_MISC_IP6_1_BUS_SCG1r", PBLOCK_MISC_IP6_1_BUS_SCG1r },
    { "PBLOCK_MISC_IP6_1_BUS_SCG2r", PBLOCK_MISC_IP6_1_BUS_SCG2r },
    { "PBLOCK_MISC_IP6_1_BUS_SCG3r", PBLOCK_MISC_IP6_1_BUS_SCG3r },
    { "PBLOCK_MISC_IP6_1_BUS_SCG4r", PBLOCK_MISC_IP6_1_BUS_SCG4r },
    { "PBLOCK_MISC_IP7_BUS_SCG0r", PBLOCK_MISC_IP7_BUS_SCG0r },
    { "PBLOCK_MISC_IP7_BUS_SCG1r", PBLOCK_MISC_IP7_BUS_SCG1r },
    { "PBLOCK_MISC_IP7_BUS_SCG2r", PBLOCK_MISC_IP7_BUS_SCG2r },
    { "PBLOCK_MISC_IP7_BUS_SCG3r", PBLOCK_MISC_IP7_BUS_SCG3r },
    { "PBLOCK_MISC_IP7_BUS_SCG4r", PBLOCK_MISC_IP7_BUS_SCG4r },
    { "PBLOCK_MISC_IP7_BUS_SCG5r", PBLOCK_MISC_IP7_BUS_SCG5r },
    { "PBLOCK_MISC_IP7_BUS_SCG6r", PBLOCK_MISC_IP7_BUS_SCG6r },
    { "PBLOCK_MISC_IP7_BUS_SCG7r", PBLOCK_MISC_IP7_BUS_SCG7r },
    { "PBLOCK_MISC_IP7_BUS_SCG8r", PBLOCK_MISC_IP7_BUS_SCG8r },
    { "PBLOCK_MISC_IP7_BUS_SCG9r", PBLOCK_MISC_IP7_BUS_SCG9r },
    { "PBLOCK_MISC_IP7_BYPASS_CONTROLr", PBLOCK_MISC_IP7_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP8_0_BUS_SCG0r", PBLOCK_MISC_IP8_0_BUS_SCG0r },
    { "PBLOCK_MISC_IP8_0_BUS_SCG1r", PBLOCK_MISC_IP8_0_BUS_SCG1r },
    { "PBLOCK_MISC_IP8_0_BUS_SCG2r", PBLOCK_MISC_IP8_0_BUS_SCG2r },
    { "PBLOCK_MISC_IP8_0_BUS_SCG3r", PBLOCK_MISC_IP8_0_BUS_SCG3r },
    { "PBLOCK_MISC_IP8_0_BYPASS_CONTROLr", PBLOCK_MISC_IP8_0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP8_1_BUS_SCG0r", PBLOCK_MISC_IP8_1_BUS_SCG0r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG10r", PBLOCK_MISC_IP8_1_BUS_SCG10r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG1r", PBLOCK_MISC_IP8_1_BUS_SCG1r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG2r", PBLOCK_MISC_IP8_1_BUS_SCG2r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG3r", PBLOCK_MISC_IP8_1_BUS_SCG3r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG4r", PBLOCK_MISC_IP8_1_BUS_SCG4r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG5r", PBLOCK_MISC_IP8_1_BUS_SCG5r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG6r", PBLOCK_MISC_IP8_1_BUS_SCG6r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG7r", PBLOCK_MISC_IP8_1_BUS_SCG7r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG8r", PBLOCK_MISC_IP8_1_BUS_SCG8r },
    { "PBLOCK_MISC_IP8_1_BUS_SCG9r", PBLOCK_MISC_IP8_1_BUS_SCG9r },
    { "PBLOCK_MISC_IP8_1_BYPASS_CONTROLr", PBLOCK_MISC_IP8_1_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP8_1_RAM_TMr", PBLOCK_MISC_IP8_1_RAM_TMr },
    { "PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP8_1_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG0r", PBLOCK_MISC_IP9_0_BUS_SCG0r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG10r", PBLOCK_MISC_IP9_0_BUS_SCG10r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG11r", PBLOCK_MISC_IP9_0_BUS_SCG11r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG12r", PBLOCK_MISC_IP9_0_BUS_SCG12r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG1r", PBLOCK_MISC_IP9_0_BUS_SCG1r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG2r", PBLOCK_MISC_IP9_0_BUS_SCG2r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG3r", PBLOCK_MISC_IP9_0_BUS_SCG3r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG4r", PBLOCK_MISC_IP9_0_BUS_SCG4r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG5r", PBLOCK_MISC_IP9_0_BUS_SCG5r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG6r", PBLOCK_MISC_IP9_0_BUS_SCG6r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG7r", PBLOCK_MISC_IP9_0_BUS_SCG7r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG8r", PBLOCK_MISC_IP9_0_BUS_SCG8r },
    { "PBLOCK_MISC_IP9_0_BUS_SCG9r", PBLOCK_MISC_IP9_0_BUS_SCG9r },
    { "PBLOCK_MISC_IP9_0_BYPASS_CONTROLr", PBLOCK_MISC_IP9_0_BYPASS_CONTROLr },
    { "PBLOCK_MISC_IP9_0_RAM_TMr", PBLOCK_MISC_IP9_0_RAM_TMr },
    { "PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0r", PBLOCK_MISC_IP9_0_SER_CONTROL_PTHRU0r },
    { "PBLOCK_MISC_IP9_1_BYPASS_CONTROLr", PBLOCK_MISC_IP9_1_BYPASS_CONTROLr },
    { "PORT_IF_SBS_CONTROLr", PORT_IF_SBS_CONTROLr },
    { "PROT_SWT_BITP_PROFILEm", PROT_SWT_BITP_PROFILEm },
    { "PROT_SWT_BOTP_PROFILEm", PROT_SWT_BOTP_PROFILEm },
    { "PROT_SWT_CTRL_PRE_SELm", PROT_SWT_CTRL_PRE_SELm },
    { "PROT_SWT_PROT_NHI_CONFIGr", PROT_SWT_PROT_NHI_CONFIGr },
    { "PROT_SWT_PROT_NHI_TABLEm", PROT_SWT_PROT_NHI_TABLEm },
    { "PROT_SWT_PROT_NHI_TABLE_SER_CONTROLr", PROT_SWT_PROT_NHI_TABLE_SER_CONTROLr },
    { "PROT_SWT_RAM_TM_CONTROLr", PROT_SWT_RAM_TM_CONTROLr },
    { "QOS_REMARKING_AUX_BOTP_PROFILEm", QOS_REMARKING_AUX_BOTP_PROFILEm },
    { "QOS_REMARKING_BOTP_PROFILEm", QOS_REMARKING_BOTP_PROFILEm },
    { "QOS_REMARKING_BOTP_PROFILE_SER_CONTROLr", QOS_REMARKING_BOTP_PROFILE_SER_CONTROLr },
    { "QOS_REMARKING_CTRL_POLICY_Bm", QOS_REMARKING_CTRL_POLICY_Bm },
    { "QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLr", QOS_REMARKING_CTRL_POLICY_B_SER_CONTROLr },
    { "QOS_REMARKING_CTRL_PRE_SELm", QOS_REMARKING_CTRL_PRE_SELm },
    { "QOS_REMARKING_ECN_MAP_TABLE_0m", QOS_REMARKING_ECN_MAP_TABLE_0m },
    { "QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLr", QOS_REMARKING_ECN_MAP_TABLE_0_SER_CONTROLr },
    { "QOS_REMARKING_ECN_MAP_TABLE_1m", QOS_REMARKING_ECN_MAP_TABLE_1m },
    { "QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLr", QOS_REMARKING_ECN_MAP_TABLE_1_SER_CONTROLr },
    { "QOS_REMARKING_ECN_MAP_TABLE_2m", QOS_REMARKING_ECN_MAP_TABLE_2m },
    { "QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLr", QOS_REMARKING_ECN_MAP_TABLE_2_SER_CONTROLr },
    { "QOS_REMARKING_ECN_MAP_TABLE_3m", QOS_REMARKING_ECN_MAP_TABLE_3m },
    { "QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLr", QOS_REMARKING_ECN_MAP_TABLE_3_SER_CONTROLr },
    { "QOS_REMARKING_ECN_MAP_TABLE_4m", QOS_REMARKING_ECN_MAP_TABLE_4m },
    { "QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLr", QOS_REMARKING_ECN_MAP_TABLE_4_SER_CONTROLr },
    { "QOS_REMARKING_LTS_TCAM_DATA_ONLYm", QOS_REMARKING_LTS_TCAM_DATA_ONLYm },
    { "QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLr", QOS_REMARKING_LTS_TCAM_DATA_ONLY_SER_CONTROLr },
    { "QOS_REMARKING_LTS_TCAM_ONLYm", QOS_REMARKING_LTS_TCAM_ONLYm },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_0m", QOS_REMARKING_MPLS_QOS_MAP_TABLE_0m },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLr", QOS_REMARKING_MPLS_QOS_MAP_TABLE_0_SER_CONTROLr },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_1m", QOS_REMARKING_MPLS_QOS_MAP_TABLE_1m },
    { "QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLr", QOS_REMARKING_MPLS_QOS_MAP_TABLE_1_SER_CONTROLr },
    { "QOS_REMARKING_QOS_MAP_TABLE_0m", QOS_REMARKING_QOS_MAP_TABLE_0m },
    { "QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLr", QOS_REMARKING_QOS_MAP_TABLE_0_SER_CONTROLr },
    { "QOS_REMARKING_QOS_MAP_TABLE_1m", QOS_REMARKING_QOS_MAP_TABLE_1m },
    { "QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLr", QOS_REMARKING_QOS_MAP_TABLE_1_SER_CONTROLr },
    { "QOS_REMARKING_QOS_MAP_TABLE_2m", QOS_REMARKING_QOS_MAP_TABLE_2m },
    { "QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLr", QOS_REMARKING_QOS_MAP_TABLE_2_SER_CONTROLr },
    { "QOS_REMARKING_QOS_MAP_TABLE_3m", QOS_REMARKING_QOS_MAP_TABLE_3m },
    { "QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLr", QOS_REMARKING_QOS_MAP_TABLE_3_SER_CONTROLr },
    { "QOS_REMARKING_QOS_MAP_TABLE_4m", QOS_REMARKING_QOS_MAP_TABLE_4m },
    { "QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLr", QOS_REMARKING_QOS_MAP_TABLE_4_SER_CONTROLr },
    { "QOS_REMARKING_RAM_TM_CONTROLr", QOS_REMARKING_RAM_TM_CONTROLr },
    { "RANGE_MAP_BITP_PROFILEm", RANGE_MAP_BITP_PROFILEm },
    { "RANGE_MAP_BOTP_PROFILEm", RANGE_MAP_BOTP_PROFILEm },
    { "RANGE_MAP_CTRL_PRE_SELm", RANGE_MAP_CTRL_PRE_SELm },
    { "RANGE_MAP_PROFILE_0m", RANGE_MAP_PROFILE_0m },
    { "RANGE_MAP_PROFILE_0_SER_CONTROLr", RANGE_MAP_PROFILE_0_SER_CONTROLr },
    { "RANGE_MAP_PROFILE_1m", RANGE_MAP_PROFILE_1m },
    { "RANGE_MAP_PROFILE_1_SER_CONTROLr", RANGE_MAP_PROFILE_1_SER_CONTROLr },
    { "RANGE_MAP_RAM_TM_CONTROLr", RANGE_MAP_RAM_TM_CONTROLr },
    { "RNG_EFSL20_BOTP_PROFILEm", RNG_EFSL20_BOTP_PROFILEm },
    { "RNG_EFSL20_LFSRr", RNG_EFSL20_LFSRr },
    { "RNG_EFSL20_PROFILEm", RNG_EFSL20_PROFILEm },
    { "RNG_EFSL30_BOTP_PROFILEm", RNG_EFSL30_BOTP_PROFILEm },
    { "RNG_EFSL30_LFSRr", RNG_EFSL30_LFSRr },
    { "RNG_EFSL30_PROFILEm", RNG_EFSL30_PROFILEm },
    { "RNG_IDEV_CONFIG_BOTP_PROFILEm", RNG_IDEV_CONFIG_BOTP_PROFILEm },
    { "RNG_IDEV_CONFIG_LFSRr", RNG_IDEV_CONFIG_LFSRr },
    { "RNG_IDEV_CONFIG_PROFILEm", RNG_IDEV_CONFIG_PROFILEm },
    { "RNG_IFSL100_BOTP_PROFILEm", RNG_IFSL100_BOTP_PROFILEm },
    { "RNG_IFSL100_LFSRr", RNG_IFSL100_LFSRr },
    { "RNG_IFSL100_PROFILEm", RNG_IFSL100_PROFILEm },
    { "RNG_IFSL140_BOTP_PROFILEm", RNG_IFSL140_BOTP_PROFILEm },
    { "RNG_IFSL140_LFSRr", RNG_IFSL140_LFSRr },
    { "RNG_IFSL140_PROFILEm", RNG_IFSL140_PROFILEm },
    { "RNG_IFSL40_BOTP_PROFILEm", RNG_IFSL40_BOTP_PROFILEm },
    { "RNG_IFSL40_LFSRr", RNG_IFSL40_LFSRr },
    { "RNG_IFSL40_PROFILEm", RNG_IFSL40_PROFILEm },
    { "RNG_IFSL70_BOTP_PROFILEm", RNG_IFSL70_BOTP_PROFILEm },
    { "RNG_IFSL70_LFSRr", RNG_IFSL70_LFSRr },
    { "RNG_IFSL70_PROFILEm", RNG_IFSL70_PROFILEm },
    { "RNG_IFSL90_BOTP_PROFILEm", RNG_IFSL90_BOTP_PROFILEm },
    { "RNG_IFSL90_LFSRr", RNG_IFSL90_LFSRr },
    { "RNG_IFSL90_PROFILEm", RNG_IFSL90_PROFILEm },
    { "RX_LKUP_1588_MEM_MPP0m", RX_LKUP_1588_MEM_MPP0m },
    { "RX_LKUP_1588_MEM_MPP1m", RX_LKUP_1588_MEM_MPP1m },
    { "SBS_CONTROLr", SBS_CONTROLr },
    { "SPEED_ID_TABLEm", SPEED_ID_TABLEm },
    { "SPEED_PRIORITY_MAP_TBLm", SPEED_PRIORITY_MAP_TBLm },
    { "THDI_BST_TRIGGER_STATUS_32r", THDI_BST_TRIGGER_STATUS_32r },
    { "THD_MISC_CONTROL1r", THD_MISC_CONTROL1r },
    { "THD_MISC_CONTROLr", THD_MISC_CONTROLr },
    { "TOP_AVS_CTRLr", TOP_AVS_CTRLr },
    { "TOP_AVS_INTR_STATUSr", TOP_AVS_INTR_STATUSr },
    { "TOP_BS_PLL0_CTRL_0r", TOP_BS_PLL0_CTRL_0r },
    { "TOP_BS_PLL0_CTRL_1r", TOP_BS_PLL0_CTRL_1r },
    { "TOP_BS_PLL0_CTRL_2r", TOP_BS_PLL0_CTRL_2r },
    { "TOP_BS_PLL0_CTRL_3r", TOP_BS_PLL0_CTRL_3r },
    { "TOP_BS_PLL0_CTRL_4r", TOP_BS_PLL0_CTRL_4r },
    { "TOP_BS_PLL0_STATUSr", TOP_BS_PLL0_STATUSr },
    { "TOP_BS_PLL1_CTRL_0r", TOP_BS_PLL1_CTRL_0r },
    { "TOP_BS_PLL1_CTRL_1r", TOP_BS_PLL1_CTRL_1r },
    { "TOP_BS_PLL1_CTRL_2r", TOP_BS_PLL1_CTRL_2r },
    { "TOP_BS_PLL1_CTRL_3r", TOP_BS_PLL1_CTRL_3r },
    { "TOP_BS_PLL1_CTRL_4r", TOP_BS_PLL1_CTRL_4r },
    { "TOP_BS_PLL1_STATUSr", TOP_BS_PLL1_STATUSr },
    { "TOP_BS_PLL_CTRL_0r", TOP_BS_PLL_CTRL_0r },
    { "TOP_BS_PLL_CTRL_1r", TOP_BS_PLL_CTRL_1r },
    { "TOP_BS_PLL_CTRL_2r", TOP_BS_PLL_CTRL_2r },
    { "TOP_BS_PLL_CTRL_3r", TOP_BS_PLL_CTRL_3r },
    { "TOP_BS_PLL_CTRL_4r", TOP_BS_PLL_CTRL_4r },
    { "TOP_BS_PLL_STATUSr", TOP_BS_PLL_STATUSr },
    { "TOP_CLOCKING_ENFORCE_REGr", TOP_CLOCKING_ENFORCE_REGr },
    { "TOP_CORE_PLL_CTRL_0r", TOP_CORE_PLL_CTRL_0r },
    { "TOP_CORE_PLL_CTRL_1r", TOP_CORE_PLL_CTRL_1r },
    { "TOP_CORE_PLL_CTRL_2r", TOP_CORE_PLL_CTRL_2r },
    { "TOP_CORE_PLL_CTRL_3r", TOP_CORE_PLL_CTRL_3r },
    { "TOP_CORE_PLL_CTRL_4r", TOP_CORE_PLL_CTRL_4r },
    { "TOP_CORE_PLL_STATUSr", TOP_CORE_PLL_STATUSr },
    { "TOP_CPU2TAP_DMA_CMD_MEMm", TOP_CPU2TAP_DMA_CMD_MEMm },
    { "TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr", TOP_CPU2TAP_DMA_CMD_MEM_CONTROLr },
    { "TOP_CPU2TAP_DMA_CMD_MEM_STATUSr", TOP_CPU2TAP_DMA_CMD_MEM_STATUSr },
    { "TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr", TOP_CPU2TAP_DMA_MEMORY_DEBUG_STATUSr },
    { "TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr", TOP_CPU2TAP_DMA_MEM_DEBUG_CONTROLr },
    { "TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm", TOP_CPU2TAP_DMA_RESULT_ERROR_MEMm },
    { "TOP_CPU2TAP_MEM_TMr", TOP_CPU2TAP_MEM_TMr },
    { "TOP_DEV_REV_IDr", TOP_DEV_REV_IDr },
    { "TOP_FUNC_DEBUG_STATUS_0r", TOP_FUNC_DEBUG_STATUS_0r },
    { "TOP_FUNC_DEBUG_STATUS_1r", TOP_FUNC_DEBUG_STATUS_1r },
    { "TOP_FUNC_DEBUG_STATUS_SELr", TOP_FUNC_DEBUG_STATUS_SELr },
    { "TOP_HW_TAP_CONTROLr", TOP_HW_TAP_CONTROLr },
    { "TOP_HW_TAP_MEM_DEBUGr", TOP_HW_TAP_MEM_DEBUGr },
    { "TOP_HW_TAP_MEM_ECC_CTRL_0r", TOP_HW_TAP_MEM_ECC_CTRL_0r },
    { "TOP_HW_TAP_MEM_ECC_CTRL_1r", TOP_HW_TAP_MEM_ECC_CTRL_1r },
    { "TOP_HW_TAP_MEM_ECC_STATUSr", TOP_HW_TAP_MEM_ECC_STATUSr },
    { "TOP_HW_TAP_READ_VALID_DEBUG_STATUSr", TOP_HW_TAP_READ_VALID_DEBUG_STATUSr },
    { "TOP_INT_REV_ID_REGr", TOP_INT_REV_ID_REGr },
    { "TOP_IPROC_PLL_CTRL_0r", TOP_IPROC_PLL_CTRL_0r },
    { "TOP_IPROC_PLL_CTRL_1r", TOP_IPROC_PLL_CTRL_1r },
    { "TOP_IPROC_PLL_CTRL_2r", TOP_IPROC_PLL_CTRL_2r },
    { "TOP_IPROC_PLL_CTRL_3r", TOP_IPROC_PLL_CTRL_3r },
    { "TOP_IPROC_PLL_CTRL_4r", TOP_IPROC_PLL_CTRL_4r },
    { "TOP_IPROC_PLL_CTRL_5r", TOP_IPROC_PLL_CTRL_5r },
    { "TOP_IPROC_PLL_STATUSr", TOP_IPROC_PLL_STATUSr },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_0r", TOP_L1_RCVD_CLK_VALID_STATUS_0r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_1r", TOP_L1_RCVD_CLK_VALID_STATUS_1r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_2r", TOP_L1_RCVD_CLK_VALID_STATUS_2r },
    { "TOP_L1_RCVD_CLK_VALID_STATUS_3r", TOP_L1_RCVD_CLK_VALID_STATUS_3r },
    { "TOP_MISC_CONTROLr", TOP_MISC_CONTROLr },
    { "TOP_MISC_CONTROL_1r", TOP_MISC_CONTROL_1r },
    { "TOP_MISC_CONTROL_2r", TOP_MISC_CONTROL_2r },
    { "TOP_MISC_STATUSr", TOP_MISC_STATUSr },
    { "TOP_OSC_COUNT_STATr", TOP_OSC_COUNT_STATr },
    { "TOP_PLLS_CMN_CTRL_0r", TOP_PLLS_CMN_CTRL_0r },
    { "TOP_PLLS_CMN_CTRL_1r", TOP_PLLS_CMN_CTRL_1r },
    { "TOP_PP_PLL_CTRL_0r", TOP_PP_PLL_CTRL_0r },
    { "TOP_PP_PLL_CTRL_1r", TOP_PP_PLL_CTRL_1r },
    { "TOP_PP_PLL_CTRL_2r", TOP_PP_PLL_CTRL_2r },
    { "TOP_PP_PLL_CTRL_3r", TOP_PP_PLL_CTRL_3r },
    { "TOP_PP_PLL_CTRL_4r", TOP_PP_PLL_CTRL_4r },
    { "TOP_PP_PLL_STATUSr", TOP_PP_PLL_STATUSr },
    { "TOP_PVTMON_0_CTRL_0r", TOP_PVTMON_0_CTRL_0r },
    { "TOP_PVTMON_0_CTRL_1r", TOP_PVTMON_0_CTRL_1r },
    { "TOP_PVTMON_0_HW_RST_THRESHOLDr", TOP_PVTMON_0_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_0_INTR_THRESHOLDr", TOP_PVTMON_0_INTR_THRESHOLDr },
    { "TOP_PVTMON_0_RESULT_0r", TOP_PVTMON_0_RESULT_0r },
    { "TOP_PVTMON_0_RESULT_1r", TOP_PVTMON_0_RESULT_1r },
    { "TOP_PVTMON_10_HW_RST_THRESHOLDr", TOP_PVTMON_10_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_10_INTR_THRESHOLDr", TOP_PVTMON_10_INTR_THRESHOLDr },
    { "TOP_PVTMON_10_RESULT_0r", TOP_PVTMON_10_RESULT_0r },
    { "TOP_PVTMON_10_RESULT_1r", TOP_PVTMON_10_RESULT_1r },
    { "TOP_PVTMON_11_HW_RST_THRESHOLDr", TOP_PVTMON_11_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_11_INTR_THRESHOLDr", TOP_PVTMON_11_INTR_THRESHOLDr },
    { "TOP_PVTMON_11_RESULT_0r", TOP_PVTMON_11_RESULT_0r },
    { "TOP_PVTMON_11_RESULT_1r", TOP_PVTMON_11_RESULT_1r },
    { "TOP_PVTMON_12_HW_RST_THRESHOLDr", TOP_PVTMON_12_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_12_INTR_THRESHOLDr", TOP_PVTMON_12_INTR_THRESHOLDr },
    { "TOP_PVTMON_12_RESULT_0r", TOP_PVTMON_12_RESULT_0r },
    { "TOP_PVTMON_12_RESULT_1r", TOP_PVTMON_12_RESULT_1r },
    { "TOP_PVTMON_13_HW_RST_THRESHOLDr", TOP_PVTMON_13_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_13_INTR_THRESHOLDr", TOP_PVTMON_13_INTR_THRESHOLDr },
    { "TOP_PVTMON_13_RESULT_0r", TOP_PVTMON_13_RESULT_0r },
    { "TOP_PVTMON_13_RESULT_1r", TOP_PVTMON_13_RESULT_1r },
    { "TOP_PVTMON_14_HW_RST_THRESHOLDr", TOP_PVTMON_14_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_14_INTR_THRESHOLDr", TOP_PVTMON_14_INTR_THRESHOLDr },
    { "TOP_PVTMON_14_RESULT_0r", TOP_PVTMON_14_RESULT_0r },
    { "TOP_PVTMON_14_RESULT_1r", TOP_PVTMON_14_RESULT_1r },
    { "TOP_PVTMON_15_HW_RST_THRESHOLDr", TOP_PVTMON_15_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_15_INTR_THRESHOLDr", TOP_PVTMON_15_INTR_THRESHOLDr },
    { "TOP_PVTMON_15_RESULT_0r", TOP_PVTMON_15_RESULT_0r },
    { "TOP_PVTMON_15_RESULT_1r", TOP_PVTMON_15_RESULT_1r },
    { "TOP_PVTMON_1_CTRL_0r", TOP_PVTMON_1_CTRL_0r },
    { "TOP_PVTMON_1_CTRL_1r", TOP_PVTMON_1_CTRL_1r },
    { "TOP_PVTMON_1_HW_RST_THRESHOLDr", TOP_PVTMON_1_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_1_INTR_THRESHOLDr", TOP_PVTMON_1_INTR_THRESHOLDr },
    { "TOP_PVTMON_1_RESULT_0r", TOP_PVTMON_1_RESULT_0r },
    { "TOP_PVTMON_1_RESULT_1r", TOP_PVTMON_1_RESULT_1r },
    { "TOP_PVTMON_2_CTRL_0r", TOP_PVTMON_2_CTRL_0r },
    { "TOP_PVTMON_2_CTRL_1r", TOP_PVTMON_2_CTRL_1r },
    { "TOP_PVTMON_2_HW_RST_THRESHOLDr", TOP_PVTMON_2_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_2_INTR_THRESHOLDr", TOP_PVTMON_2_INTR_THRESHOLDr },
    { "TOP_PVTMON_2_RESULT_0r", TOP_PVTMON_2_RESULT_0r },
    { "TOP_PVTMON_2_RESULT_1r", TOP_PVTMON_2_RESULT_1r },
    { "TOP_PVTMON_3_CTRL_0r", TOP_PVTMON_3_CTRL_0r },
    { "TOP_PVTMON_3_CTRL_1r", TOP_PVTMON_3_CTRL_1r },
    { "TOP_PVTMON_3_HW_RST_THRESHOLDr", TOP_PVTMON_3_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_3_INTR_THRESHOLDr", TOP_PVTMON_3_INTR_THRESHOLDr },
    { "TOP_PVTMON_3_RESULT_0r", TOP_PVTMON_3_RESULT_0r },
    { "TOP_PVTMON_3_RESULT_1r", TOP_PVTMON_3_RESULT_1r },
    { "TOP_PVTMON_4_CTRL_0r", TOP_PVTMON_4_CTRL_0r },
    { "TOP_PVTMON_4_CTRL_1r", TOP_PVTMON_4_CTRL_1r },
    { "TOP_PVTMON_4_HW_RST_THRESHOLDr", TOP_PVTMON_4_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_4_INTR_THRESHOLDr", TOP_PVTMON_4_INTR_THRESHOLDr },
    { "TOP_PVTMON_4_RESULT_0r", TOP_PVTMON_4_RESULT_0r },
    { "TOP_PVTMON_4_RESULT_1r", TOP_PVTMON_4_RESULT_1r },
    { "TOP_PVTMON_5_CTRL_0r", TOP_PVTMON_5_CTRL_0r },
    { "TOP_PVTMON_5_CTRL_1r", TOP_PVTMON_5_CTRL_1r },
    { "TOP_PVTMON_5_HW_RST_THRESHOLDr", TOP_PVTMON_5_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_5_INTR_THRESHOLDr", TOP_PVTMON_5_INTR_THRESHOLDr },
    { "TOP_PVTMON_5_RESULT_0r", TOP_PVTMON_5_RESULT_0r },
    { "TOP_PVTMON_5_RESULT_1r", TOP_PVTMON_5_RESULT_1r },
    { "TOP_PVTMON_6_HW_RST_THRESHOLDr", TOP_PVTMON_6_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_6_INTR_THRESHOLDr", TOP_PVTMON_6_INTR_THRESHOLDr },
    { "TOP_PVTMON_6_RESULT_0r", TOP_PVTMON_6_RESULT_0r },
    { "TOP_PVTMON_6_RESULT_1r", TOP_PVTMON_6_RESULT_1r },
    { "TOP_PVTMON_7_HW_RST_THRESHOLDr", TOP_PVTMON_7_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_7_INTR_THRESHOLDr", TOP_PVTMON_7_INTR_THRESHOLDr },
    { "TOP_PVTMON_7_RESULT_0r", TOP_PVTMON_7_RESULT_0r },
    { "TOP_PVTMON_7_RESULT_1r", TOP_PVTMON_7_RESULT_1r },
    { "TOP_PVTMON_8_HW_RST_THRESHOLDr", TOP_PVTMON_8_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_8_INTR_THRESHOLDr", TOP_PVTMON_8_INTR_THRESHOLDr },
    { "TOP_PVTMON_8_RESULT_0r", TOP_PVTMON_8_RESULT_0r },
    { "TOP_PVTMON_8_RESULT_1r", TOP_PVTMON_8_RESULT_1r },
    { "TOP_PVTMON_9_HW_RST_THRESHOLDr", TOP_PVTMON_9_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_9_INTR_THRESHOLDr", TOP_PVTMON_9_INTR_THRESHOLDr },
    { "TOP_PVTMON_9_RESULT_0r", TOP_PVTMON_9_RESULT_0r },
    { "TOP_PVTMON_9_RESULT_1r", TOP_PVTMON_9_RESULT_1r },
    { "TOP_PVTMON_CTRL_0r", TOP_PVTMON_CTRL_0r },
    { "TOP_PVTMON_CTRL_1r", TOP_PVTMON_CTRL_1r },
    { "TOP_PVTMON_HW_RST_STATUSr", TOP_PVTMON_HW_RST_STATUSr },
    { "TOP_PVTMON_HW_RST_THRESHOLDr", TOP_PVTMON_HW_RST_THRESHOLDr },
    { "TOP_PVTMON_INTR_MASK_0r", TOP_PVTMON_INTR_MASK_0r },
    { "TOP_PVTMON_INTR_STATUS_0r", TOP_PVTMON_INTR_STATUS_0r },
    { "TOP_PVTMON_INTR_THRESHOLDr", TOP_PVTMON_INTR_THRESHOLDr },
    { "TOP_PVTMON_RESULT_0r", TOP_PVTMON_RESULT_0r },
    { "TOP_PVTMON_RESULT_1r", TOP_PVTMON_RESULT_1r },
    { "TOP_RESCAL_0_CONTROLr", TOP_RESCAL_0_CONTROLr },
    { "TOP_RESCAL_0_STATUS_0r", TOP_RESCAL_0_STATUS_0r },
    { "TOP_RESCAL_0_STATUS_1r", TOP_RESCAL_0_STATUS_1r },
    { "TOP_RESCAL_1_CONTROLr", TOP_RESCAL_1_CONTROLr },
    { "TOP_RESCAL_1_STATUS_0r", TOP_RESCAL_1_STATUS_0r },
    { "TOP_RESCAL_1_STATUS_1r", TOP_RESCAL_1_STATUS_1r },
    { "TOP_RESCAL_2_CONTROLr", TOP_RESCAL_2_CONTROLr },
    { "TOP_RESCAL_2_STATUS_0r", TOP_RESCAL_2_STATUS_0r },
    { "TOP_RESCAL_2_STATUS_1r", TOP_RESCAL_2_STATUS_1r },
    { "TOP_RESCAL_3_CONTROLr", TOP_RESCAL_3_CONTROLr },
    { "TOP_RESCAL_3_STATUS_0r", TOP_RESCAL_3_STATUS_0r },
    { "TOP_RESCAL_3_STATUS_1r", TOP_RESCAL_3_STATUS_1r },
    { "TOP_RESCAL_4_CONTROLr", TOP_RESCAL_4_CONTROLr },
    { "TOP_RESCAL_4_STATUS_0r", TOP_RESCAL_4_STATUS_0r },
    { "TOP_RESCAL_4_STATUS_1r", TOP_RESCAL_4_STATUS_1r },
    { "TOP_RESCAL_CONTROLr", TOP_RESCAL_CONTROLr },
    { "TOP_RING_OSC_CTRLr", TOP_RING_OSC_CTRLr },
    { "TOP_SOFT_RESET_REGr", TOP_SOFT_RESET_REGr },
    { "TOP_SOFT_RESET_REG_2r", TOP_SOFT_RESET_REG_2r },
    { "TOP_SOFT_RESET_REG_3r", TOP_SOFT_RESET_REG_3r },
    { "TOP_SWITCH_FEATURE_ENABLEr", TOP_SWITCH_FEATURE_ENABLEr },
    { "TOP_SYNCE_CTRLr", TOP_SYNCE_CTRLr },
    { "TOP_TAP_CONTROLr", TOP_TAP_CONTROLr },
    { "TOP_TMON_CHANNELS_CTRL_0r", TOP_TMON_CHANNELS_CTRL_0r },
    { "TOP_TMON_CHANNELS_CTRL_1r", TOP_TMON_CHANNELS_CTRL_1r },
    { "TOP_TSC_DISABLE_STATUSr", TOP_TSC_DISABLE_STATUSr },
    { "TOP_TSC_ENABLEr", TOP_TSC_ENABLEr },
    { "TOP_TSC_ENABLE_1r", TOP_TSC_ENABLE_1r },
    { "TOP_TS_PLL_CTRL_0r", TOP_TS_PLL_CTRL_0r },
    { "TOP_TS_PLL_CTRL_1r", TOP_TS_PLL_CTRL_1r },
    { "TOP_TS_PLL_CTRL_2r", TOP_TS_PLL_CTRL_2r },
    { "TOP_TS_PLL_CTRL_3r", TOP_TS_PLL_CTRL_3r },
    { "TOP_TS_PLL_CTRL_4r", TOP_TS_PLL_CTRL_4r },
    { "TOP_TS_PLL_CTRL_5r", TOP_TS_PLL_CTRL_5r },
    { "TOP_TS_PLL_STATUSr", TOP_TS_PLL_STATUSr },
    { "TOP_UC_TAP_CONTROLr", TOP_UC_TAP_CONTROLr },
    { "TOP_UC_TAP_READ_DATAr", TOP_UC_TAP_READ_DATAr },
    { "TOP_UC_TAP_WRITE_DATAr", TOP_UC_TAP_WRITE_DATAr },
    { "TOP_UPI_CTRL_0r", TOP_UPI_CTRL_0r },
    { "TOP_UPI_CTRL_1r", TOP_UPI_CTRL_1r },
    { "TOP_UPI_STATUS_0r", TOP_UPI_STATUS_0r },
    { "TOP_UPI_STATUS_10r", TOP_UPI_STATUS_10r },
    { "TOP_UPI_STATUS_11r", TOP_UPI_STATUS_11r },
    { "TOP_UPI_STATUS_12r", TOP_UPI_STATUS_12r },
    { "TOP_UPI_STATUS_13r", TOP_UPI_STATUS_13r },
    { "TOP_UPI_STATUS_14r", TOP_UPI_STATUS_14r },
    { "TOP_UPI_STATUS_15r", TOP_UPI_STATUS_15r },
    { "TOP_UPI_STATUS_16r", TOP_UPI_STATUS_16r },
    { "TOP_UPI_STATUS_17r", TOP_UPI_STATUS_17r },
    { "TOP_UPI_STATUS_18r", TOP_UPI_STATUS_18r },
    { "TOP_UPI_STATUS_19r", TOP_UPI_STATUS_19r },
    { "TOP_UPI_STATUS_1r", TOP_UPI_STATUS_1r },
    { "TOP_UPI_STATUS_20r", TOP_UPI_STATUS_20r },
    { "TOP_UPI_STATUS_21r", TOP_UPI_STATUS_21r },
    { "TOP_UPI_STATUS_22r", TOP_UPI_STATUS_22r },
    { "TOP_UPI_STATUS_2r", TOP_UPI_STATUS_2r },
    { "TOP_UPI_STATUS_3r", TOP_UPI_STATUS_3r },
    { "TOP_UPI_STATUS_4r", TOP_UPI_STATUS_4r },
    { "TOP_UPI_STATUS_5r", TOP_UPI_STATUS_5r },
    { "TOP_UPI_STATUS_6r", TOP_UPI_STATUS_6r },
    { "TOP_UPI_STATUS_7r", TOP_UPI_STATUS_7r },
    { "TOP_UPI_STATUS_8r", TOP_UPI_STATUS_8r },
    { "TOP_UPI_STATUS_9r", TOP_UPI_STATUS_9r },
    { "TX_LKUP_1588_MEM_MPP0m", TX_LKUP_1588_MEM_MPP0m },
    { "TX_LKUP_1588_MEM_MPP1m", TX_LKUP_1588_MEM_MPP1m },
    { "TX_TWOSTEP_1588_TSm", TX_TWOSTEP_1588_TSm },
    { "UM_TABLEm", UM_TABLEm },
    { "URPF_AUX_BOTP_PROFILEm", URPF_AUX_BOTP_PROFILEm },
    { "URPF_BITP_PROFILEm", URPF_BITP_PROFILEm },
    { "URPF_BOTP_PROFILEm", URPF_BOTP_PROFILEm },
    { "XLMAC_CLEAR_ECC_STATUSr", XLMAC_CLEAR_ECC_STATUSr },
    { "XLMAC_CLEAR_FIFO_STATUSr", XLMAC_CLEAR_FIFO_STATUSr },
    { "XLMAC_CLEAR_RX_LSS_STATUSr", XLMAC_CLEAR_RX_LSS_STATUSr },
    { "XLMAC_CTRLr", XLMAC_CTRLr },
    { "XLMAC_E2ECC_DATA_HDR_0r", XLMAC_E2ECC_DATA_HDR_0r },
    { "XLMAC_E2ECC_DATA_HDR_1r", XLMAC_E2ECC_DATA_HDR_1r },
    { "XLMAC_E2ECC_MODULE_HDR_0r", XLMAC_E2ECC_MODULE_HDR_0r },
    { "XLMAC_E2ECC_MODULE_HDR_1r", XLMAC_E2ECC_MODULE_HDR_1r },
    { "XLMAC_E2EFC_DATA_HDR_0r", XLMAC_E2EFC_DATA_HDR_0r },
    { "XLMAC_E2EFC_DATA_HDR_1r", XLMAC_E2EFC_DATA_HDR_1r },
    { "XLMAC_E2EFC_MODULE_HDR_0r", XLMAC_E2EFC_MODULE_HDR_0r },
    { "XLMAC_E2EFC_MODULE_HDR_1r", XLMAC_E2EFC_MODULE_HDR_1r },
    { "XLMAC_E2E_CTRLr", XLMAC_E2E_CTRLr },
    { "XLMAC_ECC_CTRLr", XLMAC_ECC_CTRLr },
    { "XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr", XLMAC_ECC_FORCE_DOUBLE_BIT_ERRr },
    { "XLMAC_ECC_FORCE_SINGLE_BIT_ERRr", XLMAC_ECC_FORCE_SINGLE_BIT_ERRr },
    { "XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr", XLMAC_EEE_1_SEC_LINK_STATUS_TIMERr },
    { "XLMAC_EEE_CTRLr", XLMAC_EEE_CTRLr },
    { "XLMAC_EEE_TIMERSr", XLMAC_EEE_TIMERSr },
    { "XLMAC_FIFO_STATUSr", XLMAC_FIFO_STATUSr },
    { "XLMAC_GMII_EEE_CTRLr", XLMAC_GMII_EEE_CTRLr },
    { "XLMAC_HIGIG_HDR_0r", XLMAC_HIGIG_HDR_0r },
    { "XLMAC_HIGIG_HDR_1r", XLMAC_HIGIG_HDR_1r },
    { "XLMAC_INTR_ENABLEr", XLMAC_INTR_ENABLEr },
    { "XLMAC_INTR_STATUSr", XLMAC_INTR_STATUSr },
    { "XLMAC_LAG_FAILOVER_STATUSr", XLMAC_LAG_FAILOVER_STATUSr },
    { "XLMAC_LLFC_CTRLr", XLMAC_LLFC_CTRLr },
    { "XLMAC_MEM_CTRLr", XLMAC_MEM_CTRLr },
    { "XLMAC_MODEr", XLMAC_MODEr },
    { "XLMAC_PAUSE_CTRLr", XLMAC_PAUSE_CTRLr },
    { "XLMAC_PFC_CTRLr", XLMAC_PFC_CTRLr },
    { "XLMAC_PFC_DAr", XLMAC_PFC_DAr },
    { "XLMAC_PFC_OPCODEr", XLMAC_PFC_OPCODEr },
    { "XLMAC_PFC_TYPEr", XLMAC_PFC_TYPEr },
    { "XLMAC_RX_CDC_ECC_STATUSr", XLMAC_RX_CDC_ECC_STATUSr },
    { "XLMAC_RX_CTRLr", XLMAC_RX_CTRLr },
    { "XLMAC_RX_LLFC_MSG_FIELDSr", XLMAC_RX_LLFC_MSG_FIELDSr },
    { "XLMAC_RX_LSS_CTRLr", XLMAC_RX_LSS_CTRLr },
    { "XLMAC_RX_LSS_STATUSr", XLMAC_RX_LSS_STATUSr },
    { "XLMAC_RX_MAC_SAr", XLMAC_RX_MAC_SAr },
    { "XLMAC_RX_MAX_SIZEr", XLMAC_RX_MAX_SIZEr },
    { "XLMAC_RX_VLAN_TAGr", XLMAC_RX_VLAN_TAGr },
    { "XLMAC_SPARE0r", XLMAC_SPARE0r },
    { "XLMAC_SPARE1r", XLMAC_SPARE1r },
    { "XLMAC_TIMESTAMP_ADJUSTr", XLMAC_TIMESTAMP_ADJUSTr },
    { "XLMAC_TIMESTAMP_BYTE_ADJUSTr", XLMAC_TIMESTAMP_BYTE_ADJUSTr },
    { "XLMAC_TXFIFO_CELL_CNTr", XLMAC_TXFIFO_CELL_CNTr },
    { "XLMAC_TXFIFO_CELL_REQ_CNTr", XLMAC_TXFIFO_CELL_REQ_CNTr },
    { "XLMAC_TX_CDC_ECC_STATUSr", XLMAC_TX_CDC_ECC_STATUSr },
    { "XLMAC_TX_CRC_CORRUPT_CTRLr", XLMAC_TX_CRC_CORRUPT_CTRLr },
    { "XLMAC_TX_CTRLr", XLMAC_TX_CTRLr },
    { "XLMAC_TX_LLFC_MSG_FIELDSr", XLMAC_TX_LLFC_MSG_FIELDSr },
    { "XLMAC_TX_MAC_SAr", XLMAC_TX_MAC_SAr },
    { "XLMAC_TX_TIMESTAMP_FIFO_DATAr", XLMAC_TX_TIMESTAMP_FIFO_DATAr },
    { "XLMAC_TX_TIMESTAMP_FIFO_STATUSr", XLMAC_TX_TIMESTAMP_FIFO_STATUSr },
    { "XLMAC_VERSION_IDr", XLMAC_VERSION_IDr },
    { "XLMIB_R1023r", XLMIB_R1023r },
    { "XLMIB_R127r", XLMIB_R127r },
    { "XLMIB_R1518r", XLMIB_R1518r },
    { "XLMIB_R16383r", XLMIB_R16383r },
    { "XLMIB_R2047r", XLMIB_R2047r },
    { "XLMIB_R255r", XLMIB_R255r },
    { "XLMIB_R4095r", XLMIB_R4095r },
    { "XLMIB_R511r", XLMIB_R511r },
    { "XLMIB_R64r", XLMIB_R64r },
    { "XLMIB_R9216r", XLMIB_R9216r },
    { "XLMIB_RALNr", XLMIB_RALNr },
    { "XLMIB_RBCAr", XLMIB_RBCAr },
    { "XLMIB_RBYTr", XLMIB_RBYTr },
    { "XLMIB_RDVLNr", XLMIB_RDVLNr },
    { "XLMIB_RERPKTr", XLMIB_RERPKTr },
    { "XLMIB_RFCRr", XLMIB_RFCRr },
    { "XLMIB_RFCSr", XLMIB_RFCSr },
    { "XLMIB_RFLRr", XLMIB_RFLRr },
    { "XLMIB_RFRGr", XLMIB_RFRGr },
    { "XLMIB_RJBRr", XLMIB_RJBRr },
    { "XLMIB_RMCAr", XLMIB_RMCAr },
    { "XLMIB_RMCRCr", XLMIB_RMCRCr },
    { "XLMIB_RMGVr", XLMIB_RMGVr },
    { "XLMIB_RMTUEr", XLMIB_RMTUEr },
    { "XLMIB_ROVRr", XLMIB_ROVRr },
    { "XLMIB_RPFC0r", XLMIB_RPFC0r },
    { "XLMIB_RPFC1r", XLMIB_RPFC1r },
    { "XLMIB_RPFC2r", XLMIB_RPFC2r },
    { "XLMIB_RPFC3r", XLMIB_RPFC3r },
    { "XLMIB_RPFC4r", XLMIB_RPFC4r },
    { "XLMIB_RPFC5r", XLMIB_RPFC5r },
    { "XLMIB_RPFC6r", XLMIB_RPFC6r },
    { "XLMIB_RPFC7r", XLMIB_RPFC7r },
    { "XLMIB_RPFCOFF0r", XLMIB_RPFCOFF0r },
    { "XLMIB_RPFCOFF1r", XLMIB_RPFCOFF1r },
    { "XLMIB_RPFCOFF2r", XLMIB_RPFCOFF2r },
    { "XLMIB_RPFCOFF3r", XLMIB_RPFCOFF3r },
    { "XLMIB_RPFCOFF4r", XLMIB_RPFCOFF4r },
    { "XLMIB_RPFCOFF5r", XLMIB_RPFCOFF5r },
    { "XLMIB_RPFCOFF6r", XLMIB_RPFCOFF6r },
    { "XLMIB_RPFCOFF7r", XLMIB_RPFCOFF7r },
    { "XLMIB_RPKTr", XLMIB_RPKTr },
    { "XLMIB_RPOKr", XLMIB_RPOKr },
    { "XLMIB_RPRMr", XLMIB_RPRMr },
    { "XLMIB_RPROG0r", XLMIB_RPROG0r },
    { "XLMIB_RPROG1r", XLMIB_RPROG1r },
    { "XLMIB_RPROG2r", XLMIB_RPROG2r },
    { "XLMIB_RPROG3r", XLMIB_RPROG3r },
    { "XLMIB_RRBYTr", XLMIB_RRBYTr },
    { "XLMIB_RRPKTr", XLMIB_RRPKTr },
    { "XLMIB_RSCHCRCr", XLMIB_RSCHCRCr },
    { "XLMIB_RTRFUr", XLMIB_RTRFUr },
    { "XLMIB_RUCAr", XLMIB_RUCAr },
    { "XLMIB_RUNDr", XLMIB_RUNDr },
    { "XLMIB_RVLNr", XLMIB_RVLNr },
    { "XLMIB_RXCFr", XLMIB_RXCFr },
    { "XLMIB_RXPFr", XLMIB_RXPFr },
    { "XLMIB_RXPPr", XLMIB_RXPPr },
    { "XLMIB_RXUDAr", XLMIB_RXUDAr },
    { "XLMIB_RXUOr", XLMIB_RXUOr },
    { "XLMIB_RXWSAr", XLMIB_RXWSAr },
    { "XLMIB_RX_EEE_LPI_DURATION_COUNTERr", XLMIB_RX_EEE_LPI_DURATION_COUNTERr },
    { "XLMIB_RX_EEE_LPI_EVENT_COUNTERr", XLMIB_RX_EEE_LPI_EVENT_COUNTERr },
    { "XLMIB_RX_HCFC_COUNTERr", XLMIB_RX_HCFC_COUNTERr },
    { "XLMIB_RX_HCFC_CRC_COUNTERr", XLMIB_RX_HCFC_CRC_COUNTERr },
    { "XLMIB_RX_LLFC_CRC_COUNTERr", XLMIB_RX_LLFC_CRC_COUNTERr },
    { "XLMIB_RX_LLFC_LOG_COUNTERr", XLMIB_RX_LLFC_LOG_COUNTERr },
    { "XLMIB_RX_LLFC_PHY_COUNTERr", XLMIB_RX_LLFC_PHY_COUNTERr },
    { "XLMIB_T1023r", XLMIB_T1023r },
    { "XLMIB_T127r", XLMIB_T127r },
    { "XLMIB_T1518r", XLMIB_T1518r },
    { "XLMIB_T16383r", XLMIB_T16383r },
    { "XLMIB_T2047r", XLMIB_T2047r },
    { "XLMIB_T255r", XLMIB_T255r },
    { "XLMIB_T4095r", XLMIB_T4095r },
    { "XLMIB_T511r", XLMIB_T511r },
    { "XLMIB_T64r", XLMIB_T64r },
    { "XLMIB_T9216r", XLMIB_T9216r },
    { "XLMIB_TBCAr", XLMIB_TBCAr },
    { "XLMIB_TBYTr", XLMIB_TBYTr },
    { "XLMIB_TDFRr", XLMIB_TDFRr },
    { "XLMIB_TDVLNr", XLMIB_TDVLNr },
    { "XLMIB_TEDFr", XLMIB_TEDFr },
    { "XLMIB_TERRr", XLMIB_TERRr },
    { "XLMIB_TFCSr", XLMIB_TFCSr },
    { "XLMIB_TFRGr", XLMIB_TFRGr },
    { "XLMIB_TJBRr", XLMIB_TJBRr },
    { "XLMIB_TLCLr", XLMIB_TLCLr },
    { "XLMIB_TMCAr", XLMIB_TMCAr },
    { "XLMIB_TMCLr", XLMIB_TMCLr },
    { "XLMIB_TMGVr", XLMIB_TMGVr },
    { "XLMIB_TNCLr", XLMIB_TNCLr },
    { "XLMIB_TOVRr", XLMIB_TOVRr },
    { "XLMIB_TPFC0r", XLMIB_TPFC0r },
    { "XLMIB_TPFC1r", XLMIB_TPFC1r },
    { "XLMIB_TPFC2r", XLMIB_TPFC2r },
    { "XLMIB_TPFC3r", XLMIB_TPFC3r },
    { "XLMIB_TPFC4r", XLMIB_TPFC4r },
    { "XLMIB_TPFC5r", XLMIB_TPFC5r },
    { "XLMIB_TPFC6r", XLMIB_TPFC6r },
    { "XLMIB_TPFC7r", XLMIB_TPFC7r },
    { "XLMIB_TPFCOFF0r", XLMIB_TPFCOFF0r },
    { "XLMIB_TPFCOFF1r", XLMIB_TPFCOFF1r },
    { "XLMIB_TPFCOFF2r", XLMIB_TPFCOFF2r },
    { "XLMIB_TPFCOFF3r", XLMIB_TPFCOFF3r },
    { "XLMIB_TPFCOFF4r", XLMIB_TPFCOFF4r },
    { "XLMIB_TPFCOFF5r", XLMIB_TPFCOFF5r },
    { "XLMIB_TPFCOFF6r", XLMIB_TPFCOFF6r },
    { "XLMIB_TPFCOFF7r", XLMIB_TPFCOFF7r },
    { "XLMIB_TPKTr", XLMIB_TPKTr },
    { "XLMIB_TPOKr", XLMIB_TPOKr },
    { "XLMIB_TRPKTr", XLMIB_TRPKTr },
    { "XLMIB_TSCLr", XLMIB_TSCLr },
    { "XLMIB_TSPARE0r", XLMIB_TSPARE0r },
    { "XLMIB_TSPARE1r", XLMIB_TSPARE1r },
    { "XLMIB_TSPARE2r", XLMIB_TSPARE2r },
    { "XLMIB_TSPARE3r", XLMIB_TSPARE3r },
    { "XLMIB_TUCAr", XLMIB_TUCAr },
    { "XLMIB_TUFLr", XLMIB_TUFLr },
    { "XLMIB_TVLNr", XLMIB_TVLNr },
    { "XLMIB_TXCFr", XLMIB_TXCFr },
    { "XLMIB_TXCLr", XLMIB_TXCLr },
    { "XLMIB_TXPFr", XLMIB_TXPFr },
    { "XLMIB_TXPPr", XLMIB_TXPPr },
    { "XLMIB_TX_EEE_LPI_DURATION_COUNTERr", XLMIB_TX_EEE_LPI_DURATION_COUNTERr },
    { "XLMIB_TX_EEE_LPI_EVENT_COUNTERr", XLMIB_TX_EEE_LPI_EVENT_COUNTERr },
    { "XLMIB_TX_HCFC_COUNTERr", XLMIB_TX_HCFC_COUNTERr },
    { "XLMIB_TX_LLFC_LOG_COUNTERr", XLMIB_TX_LLFC_LOG_COUNTERr },
    { "XLMIB_XTHOLr", XLMIB_XTHOLr },
    { "XLPORT_CNTMAXSIZEr", XLPORT_CNTMAXSIZEr },
    { "XLPORT_CONFIGr", XLPORT_CONFIGr },
    { "XLPORT_ECC_CONTROLr", XLPORT_ECC_CONTROLr },
    { "XLPORT_EEE_CLOCK_GATEr", XLPORT_EEE_CLOCK_GATEr },
    { "XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr", XLPORT_EEE_CORE0_CLOCK_GATE_COUNTERr },
    { "XLPORT_EEE_COUNTER_MODEr", XLPORT_EEE_COUNTER_MODEr },
    { "XLPORT_EEE_DURATION_TIMER_PULSEr", XLPORT_EEE_DURATION_TIMER_PULSEr },
    { "XLPORT_ENABLE_REGr", XLPORT_ENABLE_REGr },
    { "XLPORT_FAULT_LINK_STATUSr", XLPORT_FAULT_LINK_STATUSr },
    { "XLPORT_FLOW_CONTROL_CONFIGr", XLPORT_FLOW_CONTROL_CONFIGr },
    { "XLPORT_FORCE_DOUBLE_BIT_ERRORr", XLPORT_FORCE_DOUBLE_BIT_ERRORr },
    { "XLPORT_FORCE_SINGLE_BIT_ERRORr", XLPORT_FORCE_SINGLE_BIT_ERRORr },
    { "XLPORT_GENERAL_SPARE1_REGr", XLPORT_GENERAL_SPARE1_REGr },
    { "XLPORT_GENERAL_SPARE2_REGr", XLPORT_GENERAL_SPARE2_REGr },
    { "XLPORT_GENERAL_SPARE3_REGr", XLPORT_GENERAL_SPARE3_REGr },
    { "XLPORT_INTR_ENABLEr", XLPORT_INTR_ENABLEr },
    { "XLPORT_INTR_STATUSr", XLPORT_INTR_STATUSr },
    { "XLPORT_LAG_FAILOVER_CONFIGr", XLPORT_LAG_FAILOVER_CONFIGr },
    { "XLPORT_LED_CHAIN_CONFIGr", XLPORT_LED_CHAIN_CONFIGr },
    { "XLPORT_LINKSTATUS_DOWNr", XLPORT_LINKSTATUS_DOWNr },
    { "XLPORT_LINKSTATUS_DOWN_CLEARr", XLPORT_LINKSTATUS_DOWN_CLEARr },
    { "XLPORT_MAC_CONTROLr", XLPORT_MAC_CONTROLr },
    { "XLPORT_MAC_RSV_MASKr", XLPORT_MAC_RSV_MASKr },
    { "XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR0_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR1_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR2_CONFIGr },
    { "XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr", XLPORT_MIB_PROG_RANGE_CNTR3_CONFIGr },
    { "XLPORT_MIB_RESETr", XLPORT_MIB_RESETr },
    { "XLPORT_MIB_RSC0_ECC_STATUSr", XLPORT_MIB_RSC0_ECC_STATUSr },
    { "XLPORT_MIB_RSC1_ECC_STATUSr", XLPORT_MIB_RSC1_ECC_STATUSr },
    { "XLPORT_MIB_RSC_ECC_STATUSr", XLPORT_MIB_RSC_ECC_STATUSr },
    { "XLPORT_MIB_RSC_RAM_CONTROLr", XLPORT_MIB_RSC_RAM_CONTROLr },
    { "XLPORT_MIB_TSC0_ECC_STATUSr", XLPORT_MIB_TSC0_ECC_STATUSr },
    { "XLPORT_MIB_TSC1_ECC_STATUSr", XLPORT_MIB_TSC1_ECC_STATUSr },
    { "XLPORT_MIB_TSC_ECC_STATUSr", XLPORT_MIB_TSC_ECC_STATUSr },
    { "XLPORT_MIB_TSC_RAM_CONTROLr", XLPORT_MIB_TSC_RAM_CONTROLr },
    { "XLPORT_MODE_REGr", XLPORT_MODE_REGr },
    { "XLPORT_PMD_PLL_CTRL_CONFIGr", XLPORT_PMD_PLL_CTRL_CONFIGr },
    { "XLPORT_PM_VERSION_IDr", XLPORT_PM_VERSION_IDr },
    { "XLPORT_POWER_SAVEr", XLPORT_POWER_SAVEr },
    { "XLPORT_SBUS_CONTROLr", XLPORT_SBUS_CONTROLr },
    { "XLPORT_SGNDET_EARLYCRSr", XLPORT_SGNDET_EARLYCRSr },
    { "XLPORT_SOFT_RESETr", XLPORT_SOFT_RESETr },
    { "XLPORT_SPARE0_REGr", XLPORT_SPARE0_REGr },
    { "XLPORT_SW_FLOW_CONTROLr", XLPORT_SW_FLOW_CONTROLr },
    { "XLPORT_TSC_PLL_LOCK_STATUSr", XLPORT_TSC_PLL_LOCK_STATUSr },
    { "XLPORT_TS_TIMER_31_0_REGr", XLPORT_TS_TIMER_31_0_REGr },
    { "XLPORT_TS_TIMER_47_32_REGr", XLPORT_TS_TIMER_47_32_REGr },
    { "XLPORT_WC_UCMEM_CTRLr", XLPORT_WC_UCMEM_CTRLr },
    { "XLPORT_WC_UCMEM_DATAm", XLPORT_WC_UCMEM_DATAm },
    { "XLPORT_XGXS0_CTRL_REGr", XLPORT_XGXS0_CTRL_REGr },
    { "XLPORT_XGXS0_LN0_STATUS0_REGr", XLPORT_XGXS0_LN0_STATUS0_REGr },
    { "XLPORT_XGXS0_LN1_STATUS0_REGr", XLPORT_XGXS0_LN1_STATUS0_REGr },
    { "XLPORT_XGXS0_LN2_STATUS0_REGr", XLPORT_XGXS0_LN2_STATUS0_REGr },
    { "XLPORT_XGXS0_LN3_STATUS0_REGr", XLPORT_XGXS0_LN3_STATUS0_REGr },
    { "XLPORT_XGXS0_STATUS0_REGr", XLPORT_XGXS0_STATUS0_REGr },
    { "XLPORT_XGXS_COUNTER_MODEr", XLPORT_XGXS_COUNTER_MODEr },
    { "ALPM1_DATA", ALPM1_DATA },
    { "ALPM2_DATA", ALPM2_DATA },
    { "ALPM_KEY_MUX_FORMAT", ALPM_KEY_MUX_FORMAT },
    { "ASSOC_DATA_FULL", ASSOC_DATA_FULL },
    { "ASSOC_DATA_REDUCED", ASSOC_DATA_REDUCED },
    { "AXI_PCIE_S0_IDM_IDM_RESET_STATUSr", AXI_PCIE_S0_IDM_IDM_RESET_STATUSr },
    { "CMICX_M0_IDM_IDM_RESET_STATUSr", CMICX_M0_IDM_IDM_RESET_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH0_CFGr", CMIC_CMC0_CCMDMA_CH0_CFGr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH0_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH0_STATr", CMIC_CMC0_CCMDMA_CH0_STATr },
    { "CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH1_CFGr", CMIC_CMC0_CCMDMA_CH1_CFGr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH1_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH1_STATr", CMIC_CMC0_CCMDMA_CH1_STATr },
    { "CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH2_CFGr", CMIC_CMC0_CCMDMA_CH2_CFGr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH2_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH2_STATr", CMIC_CMC0_CCMDMA_CH2_STATr },
    { "CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH3_CFGr", CMIC_CMC0_CCMDMA_CH3_CFGr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr", CMIC_CMC0_CCMDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr", CMIC_CMC0_CCMDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC0_CCMDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr", CMIC_CMC0_CCMDMA_CH3_ENTRY_COUNTr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", CMIC_CMC0_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC0_CCMDMA_CH3_STATr", CMIC_CMC0_CCMDMA_CH3_STATr },
    { "CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr", CMIC_CMC0_CCMDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH0_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH0_CTRLr", CMIC_CMC0_PKTDMA_CH0_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH0_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH0_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH0_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH0_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH0_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH0_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH0_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH0_INTR_COALr", CMIC_CMC0_PKTDMA_CH0_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH0_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH0_STATr", CMIC_CMC0_PKTDMA_CH0_STATr },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH1_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH1_CTRLr", CMIC_CMC0_PKTDMA_CH1_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH1_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH1_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH1_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH1_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH1_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH1_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH1_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH1_INTR_COALr", CMIC_CMC0_PKTDMA_CH1_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH1_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH1_STATr", CMIC_CMC0_PKTDMA_CH1_STATr },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH2_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH2_CTRLr", CMIC_CMC0_PKTDMA_CH2_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH2_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH2_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH2_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH2_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH2_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH2_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH2_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH2_INTR_COALr", CMIC_CMC0_PKTDMA_CH2_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH2_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH2_STATr", CMIC_CMC0_PKTDMA_CH2_STATr },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH3_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH3_CTRLr", CMIC_CMC0_PKTDMA_CH3_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH3_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH3_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH3_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH3_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH3_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH3_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH3_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH3_INTR_COALr", CMIC_CMC0_PKTDMA_CH3_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH3_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH3_STATr", CMIC_CMC0_PKTDMA_CH3_STATr },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH4_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH4_CTRLr", CMIC_CMC0_PKTDMA_CH4_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH4_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH4_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH4_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH4_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH4_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH4_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH4_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH4_INTR_COALr", CMIC_CMC0_PKTDMA_CH4_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH4_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH4_STATr", CMIC_CMC0_PKTDMA_CH4_STATr },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH5_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH5_CTRLr", CMIC_CMC0_PKTDMA_CH5_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH5_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH5_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH5_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH5_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH5_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH5_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH5_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH5_INTR_COALr", CMIC_CMC0_PKTDMA_CH5_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH5_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH5_STATr", CMIC_CMC0_PKTDMA_CH5_STATr },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH6_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH6_CTRLr", CMIC_CMC0_PKTDMA_CH6_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH6_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH6_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH6_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH6_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH6_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH6_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH6_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH6_INTR_COALr", CMIC_CMC0_PKTDMA_CH6_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH6_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH6_STATr", CMIC_CMC0_PKTDMA_CH6_STATr },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_0r },
    { "CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r", CMIC_CMC0_PKTDMA_CH7_COS_CTRL_RX_1r },
    { "CMIC_CMC0_PKTDMA_CH7_CTRLr", CMIC_CMC0_PKTDMA_CH7_CTRLr },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr", CMIC_CMC0_PKTDMA_CH7_CURR_DESC_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DEBUG_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr", CMIC_CMC0_PKTDMA_CH7_DEBUG_SM_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr", CMIC_CMC0_PKTDMA_CH7_DEBUG_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr", CMIC_CMC0_PKTDMA_CH7_DESC_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_REQr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_RXr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", CMIC_CMC0_PKTDMA_CH7_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr", CMIC_CMC0_PKTDMA_CH7_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", CMIC_CMC0_PKTDMA_CH7_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC0_PKTDMA_CH7_INTR_COALr", CMIC_CMC0_PKTDMA_CH7_INTR_COALr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr", CMIC_CMC0_PKTDMA_CH7_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_PKTDMA_CH7_STATr", CMIC_CMC0_PKTDMA_CH7_STATr },
    { "CMIC_CMC0_SBUSDMA_CH0_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH0_COUNTr", CMIC_CMC0_SBUSDMA_CH0_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH0_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH0_OPCODEr", CMIC_CMC0_SBUSDMA_CH0_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUESTr", CMIC_CMC0_SBUSDMA_CH0_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH0_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH0_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH0_STATUSr", CMIC_CMC0_SBUSDMA_CH0_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH0_TIMERr", CMIC_CMC0_SBUSDMA_CH0_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_COUNTr", CMIC_CMC0_SBUSDMA_CH1_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH1_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH1_OPCODEr", CMIC_CMC0_SBUSDMA_CH1_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUESTr", CMIC_CMC0_SBUSDMA_CH1_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH1_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH1_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH1_STATUSr", CMIC_CMC0_SBUSDMA_CH1_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH1_TIMERr", CMIC_CMC0_SBUSDMA_CH1_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_COUNTr", CMIC_CMC0_SBUSDMA_CH2_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH2_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH2_OPCODEr", CMIC_CMC0_SBUSDMA_CH2_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUESTr", CMIC_CMC0_SBUSDMA_CH2_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH2_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH2_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH2_STATUSr", CMIC_CMC0_SBUSDMA_CH2_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH2_TIMERr", CMIC_CMC0_SBUSDMA_CH2_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_COUNTr", CMIC_CMC0_SBUSDMA_CH3_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH3_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH3_OPCODEr", CMIC_CMC0_SBUSDMA_CH3_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUESTr", CMIC_CMC0_SBUSDMA_CH3_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH3_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH3_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH3_STATUSr", CMIC_CMC0_SBUSDMA_CH3_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH3_TIMERr", CMIC_CMC0_SBUSDMA_CH3_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_COUNTr", CMIC_CMC0_SBUSDMA_CH4_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH4_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH4_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH4_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH4_OPCODEr", CMIC_CMC0_SBUSDMA_CH4_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUESTr", CMIC_CMC0_SBUSDMA_CH4_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH4_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH4_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH4_STATUSr", CMIC_CMC0_SBUSDMA_CH4_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH4_TIMERr", CMIC_CMC0_SBUSDMA_CH4_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH4_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_COUNTr", CMIC_CMC0_SBUSDMA_CH5_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH5_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH5_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH5_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH5_OPCODEr", CMIC_CMC0_SBUSDMA_CH5_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUESTr", CMIC_CMC0_SBUSDMA_CH5_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH5_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH5_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH5_STATUSr", CMIC_CMC0_SBUSDMA_CH5_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH5_TIMERr", CMIC_CMC0_SBUSDMA_CH5_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH5_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_COUNTr", CMIC_CMC0_SBUSDMA_CH6_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH6_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH6_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH6_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH6_OPCODEr", CMIC_CMC0_SBUSDMA_CH6_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUESTr", CMIC_CMC0_SBUSDMA_CH6_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH6_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH6_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH6_STATUSr", CMIC_CMC0_SBUSDMA_CH6_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH6_TIMERr", CMIC_CMC0_SBUSDMA_CH6_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH6_TM_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_COUNTr", CMIC_CMC0_SBUSDMA_CH7_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_ECC_CONTROLr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr", CMIC_CMC0_SBUSDMA_CH7_ECC_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr", CMIC_CMC0_SBUSDMA_CH7_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr", CMIC_CMC0_SBUSDMA_CH7_ITER_COUNTr },
    { "CMIC_CMC0_SBUSDMA_CH7_OPCODEr", CMIC_CMC0_SBUSDMA_CH7_OPCODEr },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUESTr", CMIC_CMC0_SBUSDMA_CH7_REQUESTr },
    { "CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r", CMIC_CMC0_SBUSDMA_CH7_REQUEST_1r },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUGr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC0_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr", CMIC_CMC0_SBUSDMA_CH7_SBUS_START_ADDRESSr },
    { "CMIC_CMC0_SBUSDMA_CH7_STATUSr", CMIC_CMC0_SBUSDMA_CH7_STATUSr },
    { "CMIC_CMC0_SBUSDMA_CH7_TIMERr", CMIC_CMC0_SBUSDMA_CH7_TIMERr },
    { "CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr", CMIC_CMC0_SBUSDMA_CH7_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC0_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC0_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr", CMIC_CMC0_SHARED_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr", CMIC_CMC0_SHARED_AXI_AR_COUNT_TXr },
    { "CMIC_CMC0_SHARED_AXI_PER_ID_STATr", CMIC_CMC0_SHARED_AXI_PER_ID_STATr },
    { "CMIC_CMC0_SHARED_AXI_STATr", CMIC_CMC0_SHARED_AXI_STATr },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_CCMDMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_CCMDMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_CCMDMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr", CMIC_CMC0_SHARED_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr", CMIC_CMC0_SHARED_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_CONFIGr", CMIC_CMC0_SHARED_CONFIGr },
    { "CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", CMIC_CMC0_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_CMC0_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC0_SHARED_IRQ_STAT0r", CMIC_CMC0_SHARED_IRQ_STAT0r },
    { "CMIC_CMC0_SHARED_IRQ_STAT1r", CMIC_CMC0_SHARED_IRQ_STAT1r },
    { "CMIC_CMC0_SHARED_IRQ_STAT_CLR0r", CMIC_CMC0_SHARED_IRQ_STAT_CLR0r },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r },
    { "CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", CMIC_CMC0_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr", CMIC_CMC0_SHARED_PKT_COUNT_RXPKTr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr", CMIC_CMC0_SHARED_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr", CMIC_CMC0_SHARED_PKT_COUNT_TXPKTr },
    { "CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr", CMIC_CMC0_SHARED_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_CMC0_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_CMC0_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_CMC0_SHARED_RXBUF_CONFIGr", CMIC_CMC0_SHARED_RXBUF_CONFIGr },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr", CMIC_CMC0_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr", CMIC_CMC0_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_CMC0_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC0_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr", CMIC_CMC0_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC0_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC0_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC0_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC0_SHARED_TXBUF_DEBUGr", CMIC_CMC0_SHARED_TXBUF_DEBUGr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr", CMIC_CMC0_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr", CMIC_CMC0_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_CMC0_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_CMC0_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_CMC0_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_CMC0_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_CMC0_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_CMC0_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr", CMIC_CMC0_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH0_CFGr", CMIC_CMC1_CCMDMA_CH0_CFGr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH0_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH0_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH0_STATr", CMIC_CMC1_CCMDMA_CH0_STATr },
    { "CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH1_CFGr", CMIC_CMC1_CCMDMA_CH1_CFGr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH1_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH1_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH1_STATr", CMIC_CMC1_CCMDMA_CH1_STATr },
    { "CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH2_CFGr", CMIC_CMC1_CCMDMA_CH2_CFGr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH2_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH2_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH2_STATr", CMIC_CMC1_CCMDMA_CH2_STATr },
    { "CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH3_CFGr", CMIC_CMC1_CCMDMA_CH3_CFGr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST0_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_CUR_HOST1_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr", CMIC_CMC1_CCMDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr", CMIC_CMC1_CCMDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC1_CCMDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr", CMIC_CMC1_CCMDMA_CH3_ENTRY_COUNTr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_HOST0_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr", CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_HIr },
    { "CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr", CMIC_CMC1_CCMDMA_CH3_HOST1_MEM_START_ADDR_LOr },
    { "CMIC_CMC1_CCMDMA_CH3_STATr", CMIC_CMC1_CCMDMA_CH3_STATr },
    { "CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr", CMIC_CMC1_CCMDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH0_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH0_CTRLr", CMIC_CMC1_PKTDMA_CH0_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH0_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH0_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH0_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH0_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH0_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH0_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH0_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH0_INTR_COALr", CMIC_CMC1_PKTDMA_CH0_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH0_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH0_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH0_STATr", CMIC_CMC1_PKTDMA_CH0_STATr },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH1_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH1_CTRLr", CMIC_CMC1_PKTDMA_CH1_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH1_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH1_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH1_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH1_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH1_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH1_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH1_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH1_INTR_COALr", CMIC_CMC1_PKTDMA_CH1_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH1_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH1_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH1_STATr", CMIC_CMC1_PKTDMA_CH1_STATr },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH2_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH2_CTRLr", CMIC_CMC1_PKTDMA_CH2_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH2_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH2_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH2_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH2_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH2_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH2_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH2_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH2_INTR_COALr", CMIC_CMC1_PKTDMA_CH2_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH2_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH2_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH2_STATr", CMIC_CMC1_PKTDMA_CH2_STATr },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH3_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH3_CTRLr", CMIC_CMC1_PKTDMA_CH3_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH3_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH3_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH3_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH3_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH3_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH3_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH3_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH3_INTR_COALr", CMIC_CMC1_PKTDMA_CH3_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH3_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH3_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH3_STATr", CMIC_CMC1_PKTDMA_CH3_STATr },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH4_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH4_CTRLr", CMIC_CMC1_PKTDMA_CH4_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH4_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH4_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH4_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH4_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH4_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH4_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH4_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH4_INTR_COALr", CMIC_CMC1_PKTDMA_CH4_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH4_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH4_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH4_STATr", CMIC_CMC1_PKTDMA_CH4_STATr },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH5_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH5_CTRLr", CMIC_CMC1_PKTDMA_CH5_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH5_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH5_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH5_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH5_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH5_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH5_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH5_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH5_INTR_COALr", CMIC_CMC1_PKTDMA_CH5_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH5_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH5_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH5_STATr", CMIC_CMC1_PKTDMA_CH5_STATr },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH6_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH6_CTRLr", CMIC_CMC1_PKTDMA_CH6_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH6_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH6_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH6_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH6_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH6_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH6_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH6_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH6_INTR_COALr", CMIC_CMC1_PKTDMA_CH6_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH6_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH6_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH6_STATr", CMIC_CMC1_PKTDMA_CH6_STATr },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_0r },
    { "CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r", CMIC_CMC1_PKTDMA_CH7_COS_CTRL_RX_1r },
    { "CMIC_CMC1_PKTDMA_CH7_CTRLr", CMIC_CMC1_PKTDMA_CH7_CTRLr },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr", CMIC_CMC1_PKTDMA_CH7_CURR_DESC_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DEBUG_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr", CMIC_CMC1_PKTDMA_CH7_DEBUG_SM_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr", CMIC_CMC1_PKTDMA_CH7_DEBUG_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr", CMIC_CMC1_PKTDMA_CH7_DESC_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_REQr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_RXr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr", CMIC_CMC1_PKTDMA_CH7_DESC_COUNT_STATUS_WRr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_HIr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr", CMIC_CMC1_PKTDMA_CH7_DESC_HALT_ADDR_LOr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_ECC_STATUSr },
    { "CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr", CMIC_CMC1_PKTDMA_CH7_DESC_MEM_TM_CONTROLr },
    { "CMIC_CMC1_PKTDMA_CH7_INTR_COALr", CMIC_CMC1_PKTDMA_CH7_INTR_COALr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr", CMIC_CMC1_PKTDMA_CH7_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_PKTDMA_CH7_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_PKTDMA_CH7_STATr", CMIC_CMC1_PKTDMA_CH7_STATr },
    { "CMIC_CMC1_SBUSDMA_CH0_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH0_COUNTr", CMIC_CMC1_SBUSDMA_CH0_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH0_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH0_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH0_OPCODEr", CMIC_CMC1_SBUSDMA_CH0_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUESTr", CMIC_CMC1_SBUSDMA_CH0_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH0_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH0_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH0_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH0_STATUSr", CMIC_CMC1_SBUSDMA_CH0_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH0_TIMERr", CMIC_CMC1_SBUSDMA_CH0_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH0_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_COUNTr", CMIC_CMC1_SBUSDMA_CH1_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH1_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH1_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH1_OPCODEr", CMIC_CMC1_SBUSDMA_CH1_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUESTr", CMIC_CMC1_SBUSDMA_CH1_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH1_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH1_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH1_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH1_STATUSr", CMIC_CMC1_SBUSDMA_CH1_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH1_TIMERr", CMIC_CMC1_SBUSDMA_CH1_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH1_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_COUNTr", CMIC_CMC1_SBUSDMA_CH2_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH2_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH2_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH2_OPCODEr", CMIC_CMC1_SBUSDMA_CH2_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUESTr", CMIC_CMC1_SBUSDMA_CH2_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH2_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH2_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH2_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH2_STATUSr", CMIC_CMC1_SBUSDMA_CH2_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH2_TIMERr", CMIC_CMC1_SBUSDMA_CH2_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH2_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_COUNTr", CMIC_CMC1_SBUSDMA_CH3_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH3_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH3_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH3_OPCODEr", CMIC_CMC1_SBUSDMA_CH3_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUESTr", CMIC_CMC1_SBUSDMA_CH3_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH3_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH3_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH3_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH3_STATUSr", CMIC_CMC1_SBUSDMA_CH3_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH3_TIMERr", CMIC_CMC1_SBUSDMA_CH3_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH3_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_COUNTr", CMIC_CMC1_SBUSDMA_CH4_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH4_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH4_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH4_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH4_OPCODEr", CMIC_CMC1_SBUSDMA_CH4_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUESTr", CMIC_CMC1_SBUSDMA_CH4_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH4_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH4_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH4_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH4_STATUSr", CMIC_CMC1_SBUSDMA_CH4_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH4_TIMERr", CMIC_CMC1_SBUSDMA_CH4_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH4_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_COUNTr", CMIC_CMC1_SBUSDMA_CH5_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH5_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH5_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH5_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH5_OPCODEr", CMIC_CMC1_SBUSDMA_CH5_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUESTr", CMIC_CMC1_SBUSDMA_CH5_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH5_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH5_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH5_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH5_STATUSr", CMIC_CMC1_SBUSDMA_CH5_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH5_TIMERr", CMIC_CMC1_SBUSDMA_CH5_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH5_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_COUNTr", CMIC_CMC1_SBUSDMA_CH6_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH6_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH6_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH6_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH6_OPCODEr", CMIC_CMC1_SBUSDMA_CH6_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUESTr", CMIC_CMC1_SBUSDMA_CH6_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH6_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH6_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH6_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH6_STATUSr", CMIC_CMC1_SBUSDMA_CH6_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH6_TIMERr", CMIC_CMC1_SBUSDMA_CH6_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH6_TM_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_COUNTr", CMIC_CMC1_SBUSDMA_CH7_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_DESC_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_HOSTMEM_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUSDMA_CONFIG_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_CUR_SBUS_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_DESC_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_ECC_CONTROLr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr", CMIC_CMC1_SBUSDMA_CH7_ECC_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr", CMIC_CMC1_SBUSDMA_CH7_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr", CMIC_CMC1_SBUSDMA_CH7_ITER_COUNTr },
    { "CMIC_CMC1_SBUSDMA_CH7_OPCODEr", CMIC_CMC1_SBUSDMA_CH7_OPCODEr },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUESTr", CMIC_CMC1_SBUSDMA_CH7_REQUESTr },
    { "CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r", CMIC_CMC1_SBUSDMA_CH7_REQUEST_1r },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUGr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_DEBUG_CLRr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_HIr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr", CMIC_CMC1_SBUSDMA_CH7_SBUSDMA_ECCERR_ADDRESS_LOr },
    { "CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr", CMIC_CMC1_SBUSDMA_CH7_SBUS_START_ADDRESSr },
    { "CMIC_CMC1_SBUSDMA_CH7_STATUSr", CMIC_CMC1_SBUSDMA_CH7_STATUSr },
    { "CMIC_CMC1_SBUSDMA_CH7_TIMERr", CMIC_CMC1_SBUSDMA_CH7_TIMERr },
    { "CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr", CMIC_CMC1_SBUSDMA_CH7_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC1_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_CMC1_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr", CMIC_CMC1_SHARED_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr", CMIC_CMC1_SHARED_AXI_AR_COUNT_TXr },
    { "CMIC_CMC1_SHARED_AXI_PER_ID_STATr", CMIC_CMC1_SHARED_AXI_PER_ID_STATr },
    { "CMIC_CMC1_SHARED_AXI_STATr", CMIC_CMC1_SHARED_AXI_STATr },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_CCMDMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_CCMDMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_CCMDMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_CCMDMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr", CMIC_CMC1_SHARED_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr", CMIC_CMC1_SHARED_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_CONFIGr", CMIC_CMC1_SHARED_CONFIGr },
    { "CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr", CMIC_CMC1_SHARED_DMA_MASTER_READ_PER_ID_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_CMC1_SHARED_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_CMC1_SHARED_IRQ_STAT0r", CMIC_CMC1_SHARED_IRQ_STAT0r },
    { "CMIC_CMC1_SHARED_IRQ_STAT1r", CMIC_CMC1_SHARED_IRQ_STAT1r },
    { "CMIC_CMC1_SHARED_IRQ_STAT_CLR0r", CMIC_CMC1_SHARED_IRQ_STAT_CLR0r },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL0r },
    { "CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r", CMIC_CMC1_SHARED_PACKET_DMA_WRITE_AXI_MAP_CTRL1r },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr", CMIC_CMC1_SHARED_PKT_COUNT_RXPKTr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr", CMIC_CMC1_SHARED_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr", CMIC_CMC1_SHARED_PKT_COUNT_TXPKTr },
    { "CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr", CMIC_CMC1_SHARED_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_CMC1_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_CMC1_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_CMC1_SHARED_RXBUF_CONFIGr", CMIC_CMC1_SHARED_RXBUF_CONFIGr },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr", CMIC_CMC1_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr", CMIC_CMC1_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_CMC1_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_CMC1_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr", CMIC_CMC1_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_READ_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_READ_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr", CMIC_CMC1_SHARED_SBUS_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_CMC1_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_CMC1_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_CMC1_SHARED_TXBUF_DEBUGr", CMIC_CMC1_SHARED_TXBUF_DEBUGr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr", CMIC_CMC1_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr", CMIC_CMC1_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_CMC1_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_CMC1_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_CMC1_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_CMC1_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_CMC1_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_CMC1_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr", CMIC_CMC1_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH0_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH10_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH11_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH1_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH2_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH3_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH4_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH5_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH6_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH7_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH8_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFGr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CFG_1r },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_CUR_HOSTMEM_WRITE_PTR_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECCERR_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_CONTROLr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUSr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_ECC_STATUS_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_HIr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_START_ADDRESS_LOr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_HOSTMEM_THRESHOLDr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_READ_FRM_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_NUM_OF_ENTRIES_VALID_IN_HOSTMEMr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_OPCODEr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_SBUS_START_ADDRESSr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STATr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_STAT_CLRr },
    { "CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr", CMIC_COMMON_POOL_FIFO_CH9_RD_DMA_TM_CONTROLr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH0_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_ERRr", CMIC_COMMON_POOL_SCHAN_CH0_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH0_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH1_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_ERRr", CMIC_COMMON_POOL_SCHAN_CH1_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH1_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH2_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_CTRLr", CMIC_COMMON_POOL_SCHAN_CH2_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_ERRr", CMIC_COMMON_POOL_SCHAN_CH2_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH2_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH3_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_CTRLr", CMIC_COMMON_POOL_SCHAN_CH3_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_ERRr", CMIC_COMMON_POOL_SCHAN_CH3_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH3_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH4_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_CTRLr", CMIC_COMMON_POOL_SCHAN_CH4_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_ERRr", CMIC_COMMON_POOL_SCHAN_CH4_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH4_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH5_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_CTRLr", CMIC_COMMON_POOL_SCHAN_CH5_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_ERRr", CMIC_COMMON_POOL_SCHAN_CH5_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH5_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH6_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_CTRLr", CMIC_COMMON_POOL_SCHAN_CH6_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_ERRr", CMIC_COMMON_POOL_SCHAN_CH6_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH6_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH7_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_CTRLr", CMIC_COMMON_POOL_SCHAN_CH7_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_ERRr", CMIC_COMMON_POOL_SCHAN_CH7_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH7_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH8_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_CTRLr", CMIC_COMMON_POOL_SCHAN_CH8_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_ERRr", CMIC_COMMON_POOL_SCHAN_CH8_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH8_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr", CMIC_COMMON_POOL_SCHAN_CH9_ACK_DATA_BEAT_COUNTr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_CTRLr", CMIC_COMMON_POOL_SCHAN_CH9_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_ERRr", CMIC_COMMON_POOL_SCHAN_CH9_ERRr },
    { "CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr", CMIC_COMMON_POOL_SCHAN_CH9_MESSAGEr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_0_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_COMMON_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_0_ECC_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_0_TM_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH0_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_COMMAND_MEMORYr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_RESP_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_LOWERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr", CMIC_COMMON_POOL_SCHAN_FIFO_1_CH1_SUMMARY_HOSTMEM_START_ADDR_UPPERr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_COMMON_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_CTRLr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr", CMIC_COMMON_POOL_SCHAN_FIFO_1_ECC_STATUSr },
    { "CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr", CMIC_COMMON_POOL_SCHAN_FIFO_1_TM_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr", CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUSr },
    { "CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_COMMON_POOL_SHARED_BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_COMMON_POOL_SHARED_CONFIGr", CMIC_COMMON_POOL_SHARED_CONFIGr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_ARB_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRLr },
    { "CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r", CMIC_COMMON_POOL_SHARED_FIFO_DMA_WRITE_AXI_MAP_CTRL_1r },
    { "CMIC_COMMON_POOL_SHARED_IRQ_STAT0r", CMIC_COMMON_POOL_SHARED_IRQ_STAT0r },
    { "CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr", CMIC_COMMON_POOL_SHARED_SCHAN_FIFO_WRITE_ARB_CTRLr },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE0r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE1r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE2r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE3r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE4r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE5r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE6r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r", CMIC_IPROC_TO_RCPU_IRQ_ENABLE7r },
    { "CMIC_IPROC_TO_RCPU_IRQ_ENABLEr", CMIC_IPROC_TO_RCPU_IRQ_ENABLEr },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT0r", CMIC_IPROC_TO_RCPU_IRQ_STAT0r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT1r", CMIC_IPROC_TO_RCPU_IRQ_STAT1r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT2r", CMIC_IPROC_TO_RCPU_IRQ_STAT2r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT3r", CMIC_IPROC_TO_RCPU_IRQ_STAT3r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT4r", CMIC_IPROC_TO_RCPU_IRQ_STAT4r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT5r", CMIC_IPROC_TO_RCPU_IRQ_STAT5r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT6r", CMIC_IPROC_TO_RCPU_IRQ_STAT6r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STAT7r", CMIC_IPROC_TO_RCPU_IRQ_STAT7r },
    { "CMIC_IPROC_TO_RCPU_IRQ_STATr", CMIC_IPROC_TO_RCPU_IRQ_STATr },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUSr", CMIC_RPE_1BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_1BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUSr", CMIC_RPE_2BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_2BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr", CMIC_RPE_AXI_AR_COUNT_SPLIT_TXr },
    { "CMIC_RPE_AXI_AR_COUNT_TXr", CMIC_RPE_AXI_AR_COUNT_TXr },
    { "CMIC_RPE_AXI_STATr", CMIC_RPE_AXI_STATr },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUSr", CMIC_RPE_BIT_ECC_ERROR_STATUSr },
    { "CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr", CMIC_RPE_BIT_ECC_ERROR_STATUS_ENABLEr },
    { "CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr", CMIC_RPE_COMPLETION_BUF_ECC_CONTROLr },
    { "CMIC_RPE_COMPLETION_BUF_ECC_STATUSr", CMIC_RPE_COMPLETION_BUF_ECC_STATUSr },
    { "CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr", CMIC_RPE_COMPLETION_BUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr", CMIC_RPE_COMPLETION_BUF_STATUS_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_COMPLETION_BUF_TM_CONTROLr", CMIC_RPE_COMPLETION_BUF_TM_CONTROLr },
    { "CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr", CMIC_RPE_DMA_MASTER_TOTAL_OUTSTD_TRANS_LIMITr },
    { "CMIC_RPE_INTR_PKT_PACING_DELAYr", CMIC_RPE_INTR_PKT_PACING_DELAYr },
    { "CMIC_RPE_IRQ_STATr", CMIC_RPE_IRQ_STATr },
    { "CMIC_RPE_IRQ_STAT_CLRr", CMIC_RPE_IRQ_STAT_CLRr },
    { "CMIC_RPE_PIO_MEMDMA_COSr", CMIC_RPE_PIO_MEMDMA_COSr },
    { "CMIC_RPE_PIO_MEMDMA_COS_0r", CMIC_RPE_PIO_MEMDMA_COS_0r },
    { "CMIC_RPE_PIO_MEMDMA_COS_1r", CMIC_RPE_PIO_MEMDMA_COS_1r },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr", CMIC_RPE_PIO_MEMDMA_MEM_ECC_CONTROLr },
    { "CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr", CMIC_RPE_PIO_MEMDMA_MEM_ECC_STATUSr },
    { "CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr", CMIC_RPE_PIO_MEMDMA_MEM_TM_CONTROLr },
    { "CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_PIO_MEMDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_PKTDMA_COSr", CMIC_RPE_PKTDMA_COSr },
    { "CMIC_RPE_PKTDMA_COS_0r", CMIC_RPE_PKTDMA_COS_0r },
    { "CMIC_RPE_PKTDMA_COS_1r", CMIC_RPE_PKTDMA_COS_1r },
    { "CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_PKTDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_PKT_COS_QUEUES_HIr", CMIC_RPE_PKT_COS_QUEUES_HIr },
    { "CMIC_RPE_PKT_COS_QUEUES_LOr", CMIC_RPE_PKT_COS_QUEUES_LOr },
    { "CMIC_RPE_PKT_COUNT_FROMCPUr", CMIC_RPE_PKT_COUNT_FROMCPUr },
    { "CMIC_RPE_PKT_COUNT_FROMCPU_MHr", CMIC_RPE_PKT_COUNT_FROMCPU_MHr },
    { "CMIC_RPE_PKT_COUNT_INTRr", CMIC_RPE_PKT_COUNT_INTRr },
    { "CMIC_RPE_PKT_COUNT_MEMDMAr", CMIC_RPE_PKT_COUNT_MEMDMAr },
    { "CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr", CMIC_RPE_PKT_COUNT_MEMDMA_REPLYr },
    { "CMIC_RPE_PKT_COUNT_PIOr", CMIC_RPE_PKT_COUNT_PIOr },
    { "CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr", CMIC_RPE_PKT_COUNT_PIO_MEMDMA_DROPr },
    { "CMIC_RPE_PKT_COUNT_PIO_REPLYr", CMIC_RPE_PKT_COUNT_PIO_REPLYr },
    { "CMIC_RPE_PKT_COUNT_RXPKTr", CMIC_RPE_PKT_COUNT_RXPKTr },
    { "CMIC_RPE_PKT_COUNT_RXPKT_ERRr", CMIC_RPE_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_RPE_PKT_COUNT_SBUSDMAr", CMIC_RPE_PKT_COUNT_SBUSDMAr },
    { "CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr", CMIC_RPE_PKT_COUNT_SBUSDMA_REPLYr },
    { "CMIC_RPE_PKT_COUNT_SCHANr", CMIC_RPE_PKT_COUNT_SCHANr },
    { "CMIC_RPE_PKT_COUNT_SCHAN_REPr", CMIC_RPE_PKT_COUNT_SCHAN_REPr },
    { "CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr", CMIC_RPE_PKT_COUNT_SCHAN_SBUSDMA_DROPr },
    { "CMIC_RPE_PKT_COUNT_TOCPUDMr", CMIC_RPE_PKT_COUNT_TOCPUDMr },
    { "CMIC_RPE_PKT_COUNT_TOCPUDr", CMIC_RPE_PKT_COUNT_TOCPUDr },
    { "CMIC_RPE_PKT_COUNT_TOCPUEMr", CMIC_RPE_PKT_COUNT_TOCPUEMr },
    { "CMIC_RPE_PKT_COUNT_TOCPUEr", CMIC_RPE_PKT_COUNT_TOCPUEr },
    { "CMIC_RPE_PKT_COUNT_TXPKTr", CMIC_RPE_PKT_COUNT_TXPKTr },
    { "CMIC_RPE_PKT_COUNT_TXPKT_ERRr", CMIC_RPE_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_RPE_PKT_CTRLr", CMIC_RPE_PKT_CTRLr },
    { "CMIC_RPE_PKT_ETHER_SIGr", CMIC_RPE_PKT_ETHER_SIGr },
    { "CMIC_RPE_PKT_FIRST_DROP_REASONr", CMIC_RPE_PKT_FIRST_DROP_REASONr },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_0r", CMIC_RPE_PKT_FIRST_DROP_REASON_0r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_1r", CMIC_RPE_PKT_FIRST_DROP_REASON_1r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_2r", CMIC_RPE_PKT_FIRST_DROP_REASON_2r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_3r", CMIC_RPE_PKT_FIRST_DROP_REASON_3r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_4r", CMIC_RPE_PKT_FIRST_DROP_REASON_4r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_5r", CMIC_RPE_PKT_FIRST_DROP_REASON_5r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_6r", CMIC_RPE_PKT_FIRST_DROP_REASON_6r },
    { "CMIC_RPE_PKT_FIRST_DROP_REASON_7r", CMIC_RPE_PKT_FIRST_DROP_REASON_7r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASONr },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_0r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_1r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_2r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_3r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_4r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_5r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_6r },
    { "CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r", CMIC_RPE_PKT_HIGHEST_PRI_DROP_REASON_7r },
    { "CMIC_RPE_PKT_LMAC0_HIr", CMIC_RPE_PKT_LMAC0_HIr },
    { "CMIC_RPE_PKT_LMAC0_LOr", CMIC_RPE_PKT_LMAC0_LOr },
    { "CMIC_RPE_PKT_LMAC1_HIr", CMIC_RPE_PKT_LMAC1_HIr },
    { "CMIC_RPE_PKT_LMAC1_LOr", CMIC_RPE_PKT_LMAC1_LOr },
    { "CMIC_RPE_PKT_LMAC_HIr", CMIC_RPE_PKT_LMAC_HIr },
    { "CMIC_RPE_PKT_LMAC_LOr", CMIC_RPE_PKT_LMAC_LOr },
    { "CMIC_RPE_PKT_PORTS_0r", CMIC_RPE_PKT_PORTS_0r },
    { "CMIC_RPE_PKT_PORTS_1r", CMIC_RPE_PKT_PORTS_1r },
    { "CMIC_RPE_PKT_PORTS_2r", CMIC_RPE_PKT_PORTS_2r },
    { "CMIC_RPE_PKT_PORTS_3r", CMIC_RPE_PKT_PORTS_3r },
    { "CMIC_RPE_PKT_PORTS_4r", CMIC_RPE_PKT_PORTS_4r },
    { "CMIC_RPE_PKT_PORTS_5r", CMIC_RPE_PKT_PORTS_5r },
    { "CMIC_RPE_PKT_PORTS_6r", CMIC_RPE_PKT_PORTS_6r },
    { "CMIC_RPE_PKT_PORTS_7r", CMIC_RPE_PKT_PORTS_7r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRYr },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_0r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_10r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_11r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_12r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_13r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_14r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_15r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_16r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_17r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_18r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_19r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_1r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_20r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_21r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_22r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_23r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_24r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_25r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_26r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_27r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_28r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_29r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_2r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_30r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_31r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_32r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_33r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_34r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_35r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_36r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_37r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_38r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_39r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_3r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_40r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_41r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_42r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_43r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_44r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_45r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_46r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_47r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_48r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_49r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_4r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_50r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_51r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_52r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_53r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_54r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_55r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_56r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_57r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_58r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_59r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_5r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_60r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_61r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_62r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_63r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_6r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_7r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_8r },
    { "CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r", CMIC_RPE_PKT_PRI_MAP_TABLE_ENTRY_9r },
    { "CMIC_RPE_PKT_REASON_0_TYPEr", CMIC_RPE_PKT_REASON_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_1_TYPEr", CMIC_RPE_PKT_REASON_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_2_TYPEr", CMIC_RPE_PKT_REASON_2_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr", CMIC_RPE_PKT_REASON_DIRECT_2_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_0_TYPEr", CMIC_RPE_PKT_REASON_MINI_0_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_1_TYPEr", CMIC_RPE_PKT_REASON_MINI_1_TYPEr },
    { "CMIC_RPE_PKT_REASON_MINI_2_TYPEr", CMIC_RPE_PKT_REASON_MINI_2_TYPEr },
    { "CMIC_RPE_PKT_RMACr", CMIC_RPE_PKT_RMACr },
    { "CMIC_RPE_PKT_RMAC_HIr", CMIC_RPE_PKT_RMAC_HIr },
    { "CMIC_RPE_PKT_RMH0r", CMIC_RPE_PKT_RMH0r },
    { "CMIC_RPE_PKT_RMH1r", CMIC_RPE_PKT_RMH1r },
    { "CMIC_RPE_PKT_RMH2r", CMIC_RPE_PKT_RMH2r },
    { "CMIC_RPE_PKT_RMH3r", CMIC_RPE_PKT_RMH3r },
    { "CMIC_RPE_PKT_RMHr", CMIC_RPE_PKT_RMHr },
    { "CMIC_RPE_PKT_VLANr", CMIC_RPE_PKT_VLANr },
    { "CMIC_RPE_SCHAN_SBUSDMA_COSr", CMIC_RPE_SCHAN_SBUSDMA_COSr },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_0r", CMIC_RPE_SCHAN_SBUSDMA_COS_0r },
    { "CMIC_RPE_SCHAN_SBUSDMA_COS_1r", CMIC_RPE_SCHAN_SBUSDMA_COS_1r },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_CONTROLr },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr", CMIC_RPE_SCHAN_SBUSDMA_MEM_ECC_STATUSr },
    { "CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr", CMIC_RPE_SCHAN_SBUSDMA_MEM_TM_CONTROLr },
    { "CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_SCHAN_SBUSDMA_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK0r },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASK1r },
    { "CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr", CMIC_RPE_SHARED_PROGRAMMABLE_COS_MASKr },
    { "CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr", CMIC_RPE_SHARED_RXBUF_BLOCK_DATABUF_ALLOCr },
    { "CMIC_RPE_SHARED_RXBUF_CONFIGr", CMIC_RPE_SHARED_RXBUF_CONFIGr },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_RPE_SHARED_RXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_RPE_SHARED_RXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr", CMIC_RPE_SHARED_RXBUF_ECC_CONTROLr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUSr", CMIC_RPE_SHARED_RXBUF_ECC_STATUSr },
    { "CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr", CMIC_RPE_SHARED_RXBUF_ECC_STATUS_CLRr },
    { "CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr", CMIC_RPE_SHARED_RXBUF_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_RXBUF_TM_CONTROLr", CMIC_RPE_SHARED_RXBUF_TM_CONTROLr },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr", CMIC_RPE_SHARED_TXBUF_DATABUF_MAX_FLIST_ENTRIESr },
    { "CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr", CMIC_RPE_SHARED_TXBUF_DATABUF_NUM_FREE_ENTRIESr },
    { "CMIC_RPE_SHARED_TXBUF_DEBUGr", CMIC_RPE_SHARED_TXBUF_DEBUGr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr", CMIC_RPE_SHARED_TXBUF_ECC_CONTROLr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUSr", CMIC_RPE_SHARED_TXBUF_ECC_STATUSr },
    { "CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr", CMIC_RPE_SHARED_TXBUF_ECC_STATUS_CLRr },
    { "CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr", CMIC_RPE_SHARED_TXBUF_MAX_BUF_LIMITSr },
    { "CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr", CMIC_RPE_SHARED_TXBUF_MIN_BUF_LIMITSr },
    { "CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr", CMIC_RPE_SHARED_TXBUF_RD_THRESHOLD_CONFIGr },
    { "CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr", CMIC_RPE_SHARED_TXBUF_RD_WRR_ARB_CTRLr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE0_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE1_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE2_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE3_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr", CMIC_RPE_SHARED_TXBUF_SLICE_PKT_CNTr },
    { "CMIC_RPE_SHARED_TXBUF_TM_CONTROLr", CMIC_RPE_SHARED_TXBUF_TM_CONTROLr },
    { "CMIC_TOP_CONFIGr", CMIC_TOP_CONFIGr },
    { "CMIC_TOP_EPINTF_BUF_DEPTHr", CMIC_TOP_EPINTF_BUF_DEPTHr },
    { "CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr", CMIC_TOP_EPINTF_MAX_INTERFACE_CREDITSr },
    { "CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr", CMIC_TOP_EPINTF_RELEASE_ALL_CREDITSr },
    { "CMIC_TOP_EP_TO_CPU_HEADER_SIZEr", CMIC_TOP_EP_TO_CPU_HEADER_SIZEr },
    { "CMIC_TOP_IPINTF_BUF_DEPTHr", CMIC_TOP_IPINTF_BUF_DEPTHr },
    { "CMIC_TOP_IPINTF_INTERFACE_CREDITSr", CMIC_TOP_IPINTF_INTERFACE_CREDITSr },
    { "CMIC_TOP_IPINTF_WRR_ARB_CTRLr", CMIC_TOP_IPINTF_WRR_ARB_CTRLr },
    { "CMIC_TOP_PKT_COUNT_RXPKTr", CMIC_TOP_PKT_COUNT_RXPKTr },
    { "CMIC_TOP_PKT_COUNT_RXPKT_DROPr", CMIC_TOP_PKT_COUNT_RXPKT_DROPr },
    { "CMIC_TOP_PKT_COUNT_RXPKT_ERRr", CMIC_TOP_PKT_COUNT_RXPKT_ERRr },
    { "CMIC_TOP_PKT_COUNT_TXPKTr", CMIC_TOP_PKT_COUNT_TXPKTr },
    { "CMIC_TOP_PKT_COUNT_TXPKT_ERRr", CMIC_TOP_PKT_COUNT_TXPKT_ERRr },
    { "CMIC_TOP_RESERVEDr", CMIC_TOP_RESERVEDr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMAr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_FIFODMA_1r },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr", CMIC_TOP_SBUS_RING_ARB_CTRL_RPE_SCHANr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMAr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_SBUSDMA_1r },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHANr },
    { "CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r", CMIC_TOP_SBUS_RING_ARB_CTRL_SCHAN_1r },
    { "CMIC_TOP_SBUS_RING_MAPr", CMIC_TOP_SBUS_RING_MAPr },
    { "CMIC_TOP_SBUS_RING_MAP_0_7r", CMIC_TOP_SBUS_RING_MAP_0_7r },
    { "CMIC_TOP_SBUS_RING_MAP_104_111r", CMIC_TOP_SBUS_RING_MAP_104_111r },
    { "CMIC_TOP_SBUS_RING_MAP_112_119r", CMIC_TOP_SBUS_RING_MAP_112_119r },
    { "CMIC_TOP_SBUS_RING_MAP_120_127r", CMIC_TOP_SBUS_RING_MAP_120_127r },
    { "CMIC_TOP_SBUS_RING_MAP_16_23r", CMIC_TOP_SBUS_RING_MAP_16_23r },
    { "CMIC_TOP_SBUS_RING_MAP_24_31r", CMIC_TOP_SBUS_RING_MAP_24_31r },
    { "CMIC_TOP_SBUS_RING_MAP_32_39r", CMIC_TOP_SBUS_RING_MAP_32_39r },
    { "CMIC_TOP_SBUS_RING_MAP_40_47r", CMIC_TOP_SBUS_RING_MAP_40_47r },
    { "CMIC_TOP_SBUS_RING_MAP_48_55r", CMIC_TOP_SBUS_RING_MAP_48_55r },
    { "CMIC_TOP_SBUS_RING_MAP_56_63r", CMIC_TOP_SBUS_RING_MAP_56_63r },
    { "CMIC_TOP_SBUS_RING_MAP_64_71r", CMIC_TOP_SBUS_RING_MAP_64_71r },
    { "CMIC_TOP_SBUS_RING_MAP_72_79r", CMIC_TOP_SBUS_RING_MAP_72_79r },
    { "CMIC_TOP_SBUS_RING_MAP_80_87r", CMIC_TOP_SBUS_RING_MAP_80_87r },
    { "CMIC_TOP_SBUS_RING_MAP_88_95r", CMIC_TOP_SBUS_RING_MAP_88_95r },
    { "CMIC_TOP_SBUS_RING_MAP_8_15r", CMIC_TOP_SBUS_RING_MAP_8_15r },
    { "CMIC_TOP_SBUS_RING_MAP_96_103r", CMIC_TOP_SBUS_RING_MAP_96_103r },
    { "CMIC_TOP_SBUS_TIMEOUTr", CMIC_TOP_SBUS_TIMEOUTr },
    { "CMIC_TOP_STATISTICS_COUNTER_CONTROLr", CMIC_TOP_STATISTICS_COUNTER_CONTROLr },
    { "CMIC_TOP_STATISTICS_COUNTER_STATUSr", CMIC_TOP_STATISTICS_COUNTER_STATUSr },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_HIr },
    { "CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr", CMIC_TOP_STATISTICS_EP_BYTE_COUNT_LOr },
    { "CMIC_TOP_STATISTICS_EP_PKT_COUNTr", CMIC_TOP_STATISTICS_EP_PKT_COUNTr },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_HIr },
    { "CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr", CMIC_TOP_STATISTICS_IP_BYTE_COUNT_LOr },
    { "CMIC_TOP_STATISTICS_IP_PKT_COUNTr", CMIC_TOP_STATISTICS_IP_PKT_COUNTr },
    { "CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr", CMIC_TOP_TO_MMU_COS_MASK_LSB_BITSr },
    { "CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr", CMIC_TOP_TO_MMU_COS_MASK_MSB_BITSr },
    { "CRU_CONTROLr", CRU_CONTROLr },
    { "DMU_CRU_RESETr", DMU_CRU_RESETr },
    { "DMU_PCU_OTP_CONFIGr", DMU_PCU_OTP_CONFIGr },
    { "DMU_PCU_OTP_CONFIG_0r", DMU_PCU_OTP_CONFIG_0r },
    { "DMU_PCU_OTP_CONFIG_10r", DMU_PCU_OTP_CONFIG_10r },
    { "DMU_PCU_OTP_CONFIG_11r", DMU_PCU_OTP_CONFIG_11r },
    { "DMU_PCU_OTP_CONFIG_12r", DMU_PCU_OTP_CONFIG_12r },
    { "DMU_PCU_OTP_CONFIG_13r", DMU_PCU_OTP_CONFIG_13r },
    { "DMU_PCU_OTP_CONFIG_14r", DMU_PCU_OTP_CONFIG_14r },
    { "DMU_PCU_OTP_CONFIG_15r", DMU_PCU_OTP_CONFIG_15r },
    { "DMU_PCU_OTP_CONFIG_16r", DMU_PCU_OTP_CONFIG_16r },
    { "DMU_PCU_OTP_CONFIG_17r", DMU_PCU_OTP_CONFIG_17r },
    { "DMU_PCU_OTP_CONFIG_18r", DMU_PCU_OTP_CONFIG_18r },
    { "DMU_PCU_OTP_CONFIG_19r", DMU_PCU_OTP_CONFIG_19r },
    { "DMU_PCU_OTP_CONFIG_1r", DMU_PCU_OTP_CONFIG_1r },
    { "DMU_PCU_OTP_CONFIG_20r", DMU_PCU_OTP_CONFIG_20r },
    { "DMU_PCU_OTP_CONFIG_21r", DMU_PCU_OTP_CONFIG_21r },
    { "DMU_PCU_OTP_CONFIG_22r", DMU_PCU_OTP_CONFIG_22r },
    { "DMU_PCU_OTP_CONFIG_23r", DMU_PCU_OTP_CONFIG_23r },
    { "DMU_PCU_OTP_CONFIG_24r", DMU_PCU_OTP_CONFIG_24r },
    { "DMU_PCU_OTP_CONFIG_25r", DMU_PCU_OTP_CONFIG_25r },
    { "DMU_PCU_OTP_CONFIG_26r", DMU_PCU_OTP_CONFIG_26r },
    { "DMU_PCU_OTP_CONFIG_27r", DMU_PCU_OTP_CONFIG_27r },
    { "DMU_PCU_OTP_CONFIG_28r", DMU_PCU_OTP_CONFIG_28r },
    { "DMU_PCU_OTP_CONFIG_29r", DMU_PCU_OTP_CONFIG_29r },
    { "DMU_PCU_OTP_CONFIG_2r", DMU_PCU_OTP_CONFIG_2r },
    { "DMU_PCU_OTP_CONFIG_30r", DMU_PCU_OTP_CONFIG_30r },
    { "DMU_PCU_OTP_CONFIG_31r", DMU_PCU_OTP_CONFIG_31r },
    { "DMU_PCU_OTP_CONFIG_3r", DMU_PCU_OTP_CONFIG_3r },
    { "DMU_PCU_OTP_CONFIG_4r", DMU_PCU_OTP_CONFIG_4r },
    { "DMU_PCU_OTP_CONFIG_5r", DMU_PCU_OTP_CONFIG_5r },
    { "DMU_PCU_OTP_CONFIG_6r", DMU_PCU_OTP_CONFIG_6r },
    { "DMU_PCU_OTP_CONFIG_7r", DMU_PCU_OTP_CONFIG_7r },
    { "DMU_PCU_OTP_CONFIG_8r", DMU_PCU_OTP_CONFIG_8r },
    { "DMU_PCU_OTP_CONFIG_9r", DMU_PCU_OTP_CONFIG_9r },
    { "DOP_COLLECTION_RESP_WORD", DOP_COLLECTION_RESP_WORD },
    { "FIXED_DATA", FIXED_DATA },
    { "FMT_ALPM_ENTRY_DATA", FMT_ALPM_ENTRY_DATA },
    { "GPIO_AUX_SELr", GPIO_AUX_SELr },
    { "GPIO_DATA_INr", GPIO_DATA_INr },
    { "GPIO_DATA_OUTr", GPIO_DATA_OUTr },
    { "GPIO_INIT_VALr", GPIO_INIT_VALr },
    { "GPIO_INT_CLRr", GPIO_INT_CLRr },
    { "GPIO_INT_DEr", GPIO_INT_DEr },
    { "GPIO_INT_EDGEr", GPIO_INT_EDGEr },
    { "GPIO_INT_MSKr", GPIO_INT_MSKr },
    { "GPIO_INT_MSTATr", GPIO_INT_MSTATr },
    { "GPIO_INT_STATr", GPIO_INT_STATr },
    { "GPIO_INT_TYPEr", GPIO_INT_TYPEr },
    { "GPIO_OUT_ENr", GPIO_OUT_ENr },
    { "GPIO_PAD_RESr", GPIO_PAD_RESr },
    { "GPIO_PRB_ENABLEr", GPIO_PRB_ENABLEr },
    { "GPIO_PRB_OEr", GPIO_PRB_OEr },
    { "GPIO_RES_ENr", GPIO_RES_ENr },
    { "GPIO_TEST_ENABLEr", GPIO_TEST_ENABLEr },
    { "GPIO_TEST_INPUTr", GPIO_TEST_INPUTr },
    { "GPIO_TEST_OUTPUTr", GPIO_TEST_OUTPUTr },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG0r", ICFG_CHIP_LP_INTR_ENABLE_REG0r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG1r", ICFG_CHIP_LP_INTR_ENABLE_REG1r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG2r", ICFG_CHIP_LP_INTR_ENABLE_REG2r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REG3r", ICFG_CHIP_LP_INTR_ENABLE_REG3r },
    { "ICFG_CHIP_LP_INTR_ENABLE_REGr", ICFG_CHIP_LP_INTR_ENABLE_REGr },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG0r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG1r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG2r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r", ICFG_CHIP_LP_INTR_RAW_STATUS_REG3r },
    { "ICFG_CHIP_LP_INTR_RAW_STATUS_REGr", ICFG_CHIP_LP_INTR_RAW_STATUS_REGr },
    { "ICFG_CHIP_LP_INTR_STATUS_REG0r", ICFG_CHIP_LP_INTR_STATUS_REG0r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG1r", ICFG_CHIP_LP_INTR_STATUS_REG1r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG2r", ICFG_CHIP_LP_INTR_STATUS_REG2r },
    { "ICFG_CHIP_LP_INTR_STATUS_REG3r", ICFG_CHIP_LP_INTR_STATUS_REG3r },
    { "ICFG_CHIP_LP_INTR_STATUS_REGr", ICFG_CHIP_LP_INTR_STATUS_REGr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTRr", ICFG_CMIC_RCPU_SW_PROG_INTRr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr", ICFG_CMIC_RCPU_SW_PROG_INTR_CLRr },
    { "ICFG_CMIC_RCPU_SW_PROG_INTR_SETr", ICFG_CMIC_RCPU_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_SW_PROG_INTRr", ICFG_CORTEXM0_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_SW_PROG_INTR_SETr", ICFG_CORTEXM0_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTRr", ICFG_CORTEXM0_U0_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U0_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U0_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTRr", ICFG_CORTEXM0_U1_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U1_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U1_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTRr", ICFG_CORTEXM0_U2_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U2_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U2_SW_PROG_INTR_SETr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTRr", ICFG_CORTEXM0_U3_SW_PROG_INTRr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr", ICFG_CORTEXM0_U3_SW_PROG_INTR_CLRr },
    { "ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr", ICFG_CORTEXM0_U3_SW_PROG_INTR_SETr },
    { "ICFG_GEN_PURPOSE_REGr", ICFG_GEN_PURPOSE_REGr },
    { "ICFG_MHOST0_STRAPSr", ICFG_MHOST0_STRAPSr },
    { "ICFG_MHOST1_STRAPSr", ICFG_MHOST1_STRAPSr },
    { "ICFG_PCIE_0_STRAPSr", ICFG_PCIE_0_STRAPSr },
    { "ICFG_PCIE_SW_PROG_INTRr", ICFG_PCIE_SW_PROG_INTRr },
    { "ICFG_PCIE_SW_PROG_INTR_CLRr", ICFG_PCIE_SW_PROG_INTR_CLRr },
    { "ICFG_PCIE_SW_PROG_INTR_SETr", ICFG_PCIE_SW_PROG_INTR_SETr },
    { "ICFG_ROM_STRAPSr", ICFG_ROM_STRAPSr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTRr", ICFG_RTS0_MHOST0_SW_PROG_INTRr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr", ICFG_RTS0_MHOST0_SW_PROG_INTR_CLRr },
    { "ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr", ICFG_RTS0_MHOST0_SW_PROG_INTR_SETr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTRr", ICFG_RTS0_MHOST1_SW_PROG_INTRr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr", ICFG_RTS0_MHOST1_SW_PROG_INTR_CLRr },
    { "ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr", ICFG_RTS0_MHOST1_SW_PROG_INTR_SETr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTRr", ICFG_RTS1_MHOST0_SW_PROG_INTRr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr", ICFG_RTS1_MHOST0_SW_PROG_INTR_CLRr },
    { "ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr", ICFG_RTS1_MHOST0_SW_PROG_INTR_SETr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTRr", ICFG_RTS1_MHOST1_SW_PROG_INTRr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr", ICFG_RTS1_MHOST1_SW_PROG_INTR_CLRr },
    { "ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr", ICFG_RTS1_MHOST1_SW_PROG_INTR_SETr },
    { "ICFG_UART_MUXr", ICFG_UART_MUXr },
    { "INTC_INTR_ENABLE_REG0r", INTC_INTR_ENABLE_REG0r },
    { "INTC_INTR_ENABLE_REG1r", INTC_INTR_ENABLE_REG1r },
    { "INTC_INTR_ENABLE_REG2r", INTC_INTR_ENABLE_REG2r },
    { "INTC_INTR_ENABLE_REG3r", INTC_INTR_ENABLE_REG3r },
    { "INTC_INTR_ENABLE_REG4r", INTC_INTR_ENABLE_REG4r },
    { "INTC_INTR_ENABLE_REG5r", INTC_INTR_ENABLE_REG5r },
    { "INTC_INTR_ENABLE_REG6r", INTC_INTR_ENABLE_REG6r },
    { "INTC_INTR_ENABLE_REG7r", INTC_INTR_ENABLE_REG7r },
    { "INTC_INTR_ENABLE_REGr", INTC_INTR_ENABLE_REGr },
    { "INTC_INTR_RAW_STATUS_REG0r", INTC_INTR_RAW_STATUS_REG0r },
    { "INTC_INTR_RAW_STATUS_REG1r", INTC_INTR_RAW_STATUS_REG1r },
    { "INTC_INTR_RAW_STATUS_REG2r", INTC_INTR_RAW_STATUS_REG2r },
    { "INTC_INTR_RAW_STATUS_REG3r", INTC_INTR_RAW_STATUS_REG3r },
    { "INTC_INTR_RAW_STATUS_REG4r", INTC_INTR_RAW_STATUS_REG4r },
    { "INTC_INTR_RAW_STATUS_REG5r", INTC_INTR_RAW_STATUS_REG5r },
    { "INTC_INTR_RAW_STATUS_REG6r", INTC_INTR_RAW_STATUS_REG6r },
    { "INTC_INTR_RAW_STATUS_REG7r", INTC_INTR_RAW_STATUS_REG7r },
    { "INTC_INTR_RAW_STATUS_REGr", INTC_INTR_RAW_STATUS_REGr },
    { "INTC_INTR_STATUS_REG0r", INTC_INTR_STATUS_REG0r },
    { "INTC_INTR_STATUS_REG1r", INTC_INTR_STATUS_REG1r },
    { "INTC_INTR_STATUS_REG2r", INTC_INTR_STATUS_REG2r },
    { "INTC_INTR_STATUS_REG3r", INTC_INTR_STATUS_REG3r },
    { "INTC_INTR_STATUS_REG4r", INTC_INTR_STATUS_REG4r },
    { "INTC_INTR_STATUS_REG5r", INTC_INTR_STATUS_REG5r },
    { "INTC_INTR_STATUS_REG6r", INTC_INTR_STATUS_REG6r },
    { "INTC_INTR_STATUS_REG7r", INTC_INTR_STATUS_REG7r },
    { "INTC_INTR_STATUS_REGr", INTC_INTR_STATUS_REGr },
    { "L3_DEFIP_ALPM_PIVOT_FMT1", L3_DEFIP_ALPM_PIVOT_FMT1 },
    { "L3_DEFIP_ALPM_PIVOT_FMT1_FULL", L3_DEFIP_ALPM_PIVOT_FMT1_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT2", L3_DEFIP_ALPM_PIVOT_FMT2 },
    { "L3_DEFIP_ALPM_PIVOT_FMT2_FULL", L3_DEFIP_ALPM_PIVOT_FMT2_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT3", L3_DEFIP_ALPM_PIVOT_FMT3 },
    { "L3_DEFIP_ALPM_PIVOT_FMT3_FULL", L3_DEFIP_ALPM_PIVOT_FMT3_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT4", L3_DEFIP_ALPM_PIVOT_FMT4 },
    { "L3_DEFIP_ALPM_PIVOT_FMT4_FULL", L3_DEFIP_ALPM_PIVOT_FMT4_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT5", L3_DEFIP_ALPM_PIVOT_FMT5 },
    { "L3_DEFIP_ALPM_PIVOT_FMT5_FULL", L3_DEFIP_ALPM_PIVOT_FMT5_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT6", L3_DEFIP_ALPM_PIVOT_FMT6 },
    { "L3_DEFIP_ALPM_PIVOT_FMT6_FULL", L3_DEFIP_ALPM_PIVOT_FMT6_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT7", L3_DEFIP_ALPM_PIVOT_FMT7 },
    { "L3_DEFIP_ALPM_PIVOT_FMT7_FULL", L3_DEFIP_ALPM_PIVOT_FMT7_FULL },
    { "L3_DEFIP_ALPM_PIVOT_FMT8", L3_DEFIP_ALPM_PIVOT_FMT8 },
    { "L3_DEFIP_ALPM_PIVOT_FMT8_FULL", L3_DEFIP_ALPM_PIVOT_FMT8_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT1", L3_DEFIP_ALPM_ROUTE_FMT1 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10", L3_DEFIP_ALPM_ROUTE_FMT10 },
    { "L3_DEFIP_ALPM_ROUTE_FMT10_FULL", L3_DEFIP_ALPM_ROUTE_FMT10_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT11", L3_DEFIP_ALPM_ROUTE_FMT11 },
    { "L3_DEFIP_ALPM_ROUTE_FMT11_FULL", L3_DEFIP_ALPM_ROUTE_FMT11_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT12", L3_DEFIP_ALPM_ROUTE_FMT12 },
    { "L3_DEFIP_ALPM_ROUTE_FMT12_FULL", L3_DEFIP_ALPM_ROUTE_FMT12_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT13", L3_DEFIP_ALPM_ROUTE_FMT13 },
    { "L3_DEFIP_ALPM_ROUTE_FMT13_FULL", L3_DEFIP_ALPM_ROUTE_FMT13_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT1_FULL", L3_DEFIP_ALPM_ROUTE_FMT1_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT2", L3_DEFIP_ALPM_ROUTE_FMT2 },
    { "L3_DEFIP_ALPM_ROUTE_FMT2_FULL", L3_DEFIP_ALPM_ROUTE_FMT2_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT3", L3_DEFIP_ALPM_ROUTE_FMT3 },
    { "L3_DEFIP_ALPM_ROUTE_FMT3_FULL", L3_DEFIP_ALPM_ROUTE_FMT3_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT4", L3_DEFIP_ALPM_ROUTE_FMT4 },
    { "L3_DEFIP_ALPM_ROUTE_FMT4_FULL", L3_DEFIP_ALPM_ROUTE_FMT4_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT5", L3_DEFIP_ALPM_ROUTE_FMT5 },
    { "L3_DEFIP_ALPM_ROUTE_FMT5_FULL", L3_DEFIP_ALPM_ROUTE_FMT5_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT6", L3_DEFIP_ALPM_ROUTE_FMT6 },
    { "L3_DEFIP_ALPM_ROUTE_FMT6_FULL", L3_DEFIP_ALPM_ROUTE_FMT6_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT7", L3_DEFIP_ALPM_ROUTE_FMT7 },
    { "L3_DEFIP_ALPM_ROUTE_FMT7_FULL", L3_DEFIP_ALPM_ROUTE_FMT7_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT8", L3_DEFIP_ALPM_ROUTE_FMT8 },
    { "L3_DEFIP_ALPM_ROUTE_FMT8_FULL", L3_DEFIP_ALPM_ROUTE_FMT8_FULL },
    { "L3_DEFIP_ALPM_ROUTE_FMT9", L3_DEFIP_ALPM_ROUTE_FMT9 },
    { "L3_DEFIP_ALPM_ROUTE_FMT9_FULL", L3_DEFIP_ALPM_ROUTE_FMT9_FULL },
    { "L3_DEFIP_DATA_LEVEL1", L3_DEFIP_DATA_LEVEL1 },
    { "L3_DEFIP_LEVEL1_FMT", L3_DEFIP_LEVEL1_FMT },
    { "L3_DEFIP_TCAM_KEY", L3_DEFIP_TCAM_KEY },
    { "L3_DEFIP_TCAM_LEVEL1", L3_DEFIP_TCAM_LEVEL1 },
    { "M0SSQ_SRAM_LL_128K_CONTROL1r", M0SSQ_SRAM_LL_128K_CONTROL1r },
    { "M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r", M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL1r },
    { "M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r", M0SSQ_SRAM_LL_128K_DYNAMIC_STANDBY_CONTROL2r },
    { "M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr", M0SSQ_SRAM_LL_128K_INTERRUPT_ENABLEr },
    { "M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr", M0SSQ_SRAM_LL_128K_INTERRUPT_STATUSr },
    { "M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr", M0SSQ_SRAM_LL_128K_MEMORY_CONTROLr },
    { "M0SSQ_SRAM_LL_128K_MEMORY_PDAr", M0SSQ_SRAM_LL_128K_MEMORY_PDAr },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_ENABLEr },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_INTR_STATUSr },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B0r },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W0B1r },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B0r },
    { "M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r", M0SSQ_SRAM_LL_128K_MEM_1BIT_ECC_ERR_W1B1r },
    { "M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr", M0SSQ_SRAM_LL_128K_MEM_PWR_CONTROLr },
    { "M0SSQ_SRAM_LL_128K_STATUS10r", M0SSQ_SRAM_LL_128K_STATUS10r },
    { "M0SSQ_SRAM_LL_128K_STATUS1r", M0SSQ_SRAM_LL_128K_STATUS1r },
    { "M0SSQ_SRAM_LL_128K_STATUS2r", M0SSQ_SRAM_LL_128K_STATUS2r },
    { "M0SSQ_SRAM_LL_128K_STATUS3r", M0SSQ_SRAM_LL_128K_STATUS3r },
    { "M0SSQ_SRAM_LL_128K_STATUS4r", M0SSQ_SRAM_LL_128K_STATUS4r },
    { "M0SSQ_SRAM_LL_128K_STATUS5r", M0SSQ_SRAM_LL_128K_STATUS5r },
    { "M0SSQ_SRAM_LL_128K_STATUS6r", M0SSQ_SRAM_LL_128K_STATUS6r },
    { "M0SSQ_SRAM_LL_128K_STATUS7r", M0SSQ_SRAM_LL_128K_STATUS7r },
    { "M0SSQ_SRAM_LL_128K_STATUS8r", M0SSQ_SRAM_LL_128K_STATUS8r },
    { "M0SSQ_SRAM_LL_128K_STATUS9r", M0SSQ_SRAM_LL_128K_STATUS9r },
    { "MIB_MEMORY_ROW0", MIB_MEMORY_ROW0 },
    { "MIB_MEMORY_ROW1", MIB_MEMORY_ROW1 },
    { "MIB_MEMORY_ROW10", MIB_MEMORY_ROW10 },
    { "MIB_MEMORY_ROW11", MIB_MEMORY_ROW11 },
    { "MIB_MEMORY_ROW12", MIB_MEMORY_ROW12 },
    { "MIB_MEMORY_ROW13", MIB_MEMORY_ROW13 },
    { "MIB_MEMORY_ROW14", MIB_MEMORY_ROW14 },
    { "MIB_MEMORY_ROW15", MIB_MEMORY_ROW15 },
    { "MIB_MEMORY_ROW2", MIB_MEMORY_ROW2 },
    { "MIB_MEMORY_ROW3", MIB_MEMORY_ROW3 },
    { "MIB_MEMORY_ROW4", MIB_MEMORY_ROW4 },
    { "MIB_MEMORY_ROW5", MIB_MEMORY_ROW5 },
    { "MIB_MEMORY_ROW6", MIB_MEMORY_ROW6 },
    { "MIB_MEMORY_ROW7", MIB_MEMORY_ROW7 },
    { "MIB_MEMORY_ROW8", MIB_MEMORY_ROW8 },
    { "MIB_MEMORY_ROW9", MIB_MEMORY_ROW9 },
    { "MIIM_CH0_ADDRESSr", MIIM_CH0_ADDRESSr },
    { "MIIM_CH0_CONTROLr", MIIM_CH0_CONTROLr },
    { "MIIM_CH0_PARAMSr", MIIM_CH0_PARAMSr },
    { "MIIM_CH0_STATUSr", MIIM_CH0_STATUSr },
    { "MIIM_CH1_ADDRESSr", MIIM_CH1_ADDRESSr },
    { "MIIM_CH1_CONTROLr", MIIM_CH1_CONTROLr },
    { "MIIM_CH1_PARAMSr", MIIM_CH1_PARAMSr },
    { "MIIM_CH1_STATUSr", MIIM_CH1_STATUSr },
    { "MIIM_CH2_ADDRESSr", MIIM_CH2_ADDRESSr },
    { "MIIM_CH2_CONTROLr", MIIM_CH2_CONTROLr },
    { "MIIM_CH2_PARAMSr", MIIM_CH2_PARAMSr },
    { "MIIM_CH2_STATUSr", MIIM_CH2_STATUSr },
    { "MIIM_CH3_ADDRESSr", MIIM_CH3_ADDRESSr },
    { "MIIM_CH3_CONTROLr", MIIM_CH3_CONTROLr },
    { "MIIM_CH3_PARAMSr", MIIM_CH3_PARAMSr },
    { "MIIM_CH3_STATUSr", MIIM_CH3_STATUSr },
    { "MIIM_CH_ADDRESSr", MIIM_CH_ADDRESSr },
    { "MIIM_CH_CONTROLr", MIIM_CH_CONTROLr },
    { "MIIM_CH_PARAMSr", MIIM_CH_PARAMSr },
    { "MIIM_CH_STATUSr", MIIM_CH_STATUSr },
    { "MIIM_COMMON_CONTROLr", MIIM_COMMON_CONTROLr },
    { "MIIM_DMA_CH0_CONFIGr", MIIM_DMA_CH0_CONFIGr },
    { "MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH0_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH0_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH0_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH0_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH0_DST_HOST_ADDRESSr", MIIM_DMA_CH0_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_SRC_HOST_ADDRESSr", MIIM_DMA_CH0_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH0_STATUSr", MIIM_DMA_CH0_STATUSr },
    { "MIIM_DMA_CH1_CONFIGr", MIIM_DMA_CH1_CONFIGr },
    { "MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH1_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH1_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH1_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH1_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH1_DST_HOST_ADDRESSr", MIIM_DMA_CH1_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_SRC_HOST_ADDRESSr", MIIM_DMA_CH1_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH1_STATUSr", MIIM_DMA_CH1_STATUSr },
    { "MIIM_DMA_CH_CONFIGr", MIIM_DMA_CH_CONFIGr },
    { "MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr", MIIM_DMA_CH_CURR_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr", MIIM_DMA_CH_CURR_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr", MIIM_DMA_CH_DATA_ONLY_MODE_ADDRESSr },
    { "MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr", MIIM_DMA_CH_DATA_ONLY_MODE_PARAMSr },
    { "MIIM_DMA_CH_DST_HOST_ADDRESSr", MIIM_DMA_CH_DST_HOST_ADDRESSr },
    { "MIIM_DMA_CH_SRC_HOST_ADDRESSr", MIIM_DMA_CH_SRC_HOST_ADDRESSr },
    { "MIIM_DMA_CH_STATUSr", MIIM_DMA_CH_STATUSr },
    { "MIIM_IF0_IO_CHAR_REG1r", MIIM_IF0_IO_CHAR_REG1r },
    { "MIIM_IF0_IO_CHAR_REG2r", MIIM_IF0_IO_CHAR_REG2r },
    { "MIIM_IF0_IO_CHAR_REG3r", MIIM_IF0_IO_CHAR_REG3r },
    { "MIIM_IF10_IO_CHAR_REG1r", MIIM_IF10_IO_CHAR_REG1r },
    { "MIIM_IF10_IO_CHAR_REG2r", MIIM_IF10_IO_CHAR_REG2r },
    { "MIIM_IF10_IO_CHAR_REG3r", MIIM_IF10_IO_CHAR_REG3r },
    { "MIIM_IF11_IO_CHAR_REG1r", MIIM_IF11_IO_CHAR_REG1r },
    { "MIIM_IF11_IO_CHAR_REG2r", MIIM_IF11_IO_CHAR_REG2r },
    { "MIIM_IF11_IO_CHAR_REG3r", MIIM_IF11_IO_CHAR_REG3r },
    { "MIIM_IF1_IO_CHAR_REG1r", MIIM_IF1_IO_CHAR_REG1r },
    { "MIIM_IF1_IO_CHAR_REG2r", MIIM_IF1_IO_CHAR_REG2r },
    { "MIIM_IF1_IO_CHAR_REG3r", MIIM_IF1_IO_CHAR_REG3r },
    { "MIIM_IF2_IO_CHAR_REG1r", MIIM_IF2_IO_CHAR_REG1r },
    { "MIIM_IF2_IO_CHAR_REG2r", MIIM_IF2_IO_CHAR_REG2r },
    { "MIIM_IF2_IO_CHAR_REG3r", MIIM_IF2_IO_CHAR_REG3r },
    { "MIIM_IF3_IO_CHAR_REG1r", MIIM_IF3_IO_CHAR_REG1r },
    { "MIIM_IF3_IO_CHAR_REG2r", MIIM_IF3_IO_CHAR_REG2r },
    { "MIIM_IF3_IO_CHAR_REG3r", MIIM_IF3_IO_CHAR_REG3r },
    { "MIIM_IF4_IO_CHAR_REG1r", MIIM_IF4_IO_CHAR_REG1r },
    { "MIIM_IF4_IO_CHAR_REG2r", MIIM_IF4_IO_CHAR_REG2r },
    { "MIIM_IF4_IO_CHAR_REG3r", MIIM_IF4_IO_CHAR_REG3r },
    { "MIIM_IF5_IO_CHAR_REG1r", MIIM_IF5_IO_CHAR_REG1r },
    { "MIIM_IF5_IO_CHAR_REG2r", MIIM_IF5_IO_CHAR_REG2r },
    { "MIIM_IF5_IO_CHAR_REG3r", MIIM_IF5_IO_CHAR_REG3r },
    { "MIIM_IF6_IO_CHAR_REG1r", MIIM_IF6_IO_CHAR_REG1r },
    { "MIIM_IF6_IO_CHAR_REG2r", MIIM_IF6_IO_CHAR_REG2r },
    { "MIIM_IF6_IO_CHAR_REG3r", MIIM_IF6_IO_CHAR_REG3r },
    { "MIIM_IF7_IO_CHAR_REG1r", MIIM_IF7_IO_CHAR_REG1r },
    { "MIIM_IF7_IO_CHAR_REG2r", MIIM_IF7_IO_CHAR_REG2r },
    { "MIIM_IF7_IO_CHAR_REG3r", MIIM_IF7_IO_CHAR_REG3r },
    { "MIIM_IF8_IO_CHAR_REG1r", MIIM_IF8_IO_CHAR_REG1r },
    { "MIIM_IF8_IO_CHAR_REG2r", MIIM_IF8_IO_CHAR_REG2r },
    { "MIIM_IF8_IO_CHAR_REG3r", MIIM_IF8_IO_CHAR_REG3r },
    { "MIIM_IF9_IO_CHAR_REG1r", MIIM_IF9_IO_CHAR_REG1r },
    { "MIIM_IF9_IO_CHAR_REG2r", MIIM_IF9_IO_CHAR_REG2r },
    { "MIIM_IF9_IO_CHAR_REG3r", MIIM_IF9_IO_CHAR_REG3r },
    { "MIIM_INTERRUPT_ENABLEr", MIIM_INTERRUPT_ENABLEr },
    { "MIIM_INTERRUPT_STATUSr", MIIM_INTERRUPT_STATUSr },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr", MIIM_INT_PHY_LINK_CHANGE_INTR_ENABLEr },
    { "MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr", MIIM_INT_PHY_LINK_CHANGE_INTR_STATUSr },
    { "MIIM_INT_PHY_LINK_MASK_STATUSr", MIIM_INT_PHY_LINK_MASK_STATUSr },
    { "MIIM_INT_PHY_LINK_RAW_STATUSr", MIIM_INT_PHY_LINK_RAW_STATUSr },
    { "MIIM_INT_PHY_LINK_STATUSr", MIIM_INT_PHY_LINK_STATUSr },
    { "MIIM_LINK_SCAN_STATUSr", MIIM_LINK_SCAN_STATUSr },
    { "MIIM_RING0_CONTROLr", MIIM_RING0_CONTROLr },
    { "MIIM_RING10_CONTROLr", MIIM_RING10_CONTROLr },
    { "MIIM_RING11_CONTROLr", MIIM_RING11_CONTROLr },
    { "MIIM_RING1_CONTROLr", MIIM_RING1_CONTROLr },
    { "MIIM_RING2_CONTROLr", MIIM_RING2_CONTROLr },
    { "MIIM_RING3_CONTROLr", MIIM_RING3_CONTROLr },
    { "MIIM_RING4_CONTROLr", MIIM_RING4_CONTROLr },
    { "MIIM_RING5_CONTROLr", MIIM_RING5_CONTROLr },
    { "MIIM_RING6_CONTROLr", MIIM_RING6_CONTROLr },
    { "MIIM_RING7_CONTROLr", MIIM_RING7_CONTROLr },
    { "MIIM_RING8_CONTROLr", MIIM_RING8_CONTROLr },
    { "MIIM_RING9_CONTROLr", MIIM_RING9_CONTROLr },
    { "MIIM_RING_CONTROLr", MIIM_RING_CONTROLr },
    { "NS_ARM_1588_TIMERr", NS_ARM_1588_TIMERr },
    { "NS_ARM_TIMER_REFERENCEr", NS_ARM_TIMER_REFERENCEr },
    { "NS_ARM_TIMER_REFERENCE_0r", NS_ARM_TIMER_REFERENCE_0r },
    { "NS_ARM_TIMER_REFERENCE_1r", NS_ARM_TIMER_REFERENCE_1r },
    { "NS_ARM_TIMER_REF_INIT_LOWERr", NS_ARM_TIMER_REF_INIT_LOWERr },
    { "NS_ARM_TIMER_REF_INIT_UPPERr", NS_ARM_TIMER_REF_INIT_UPPERr },
    { "NS_BS0_BS_CLK_CTRLr", NS_BS0_BS_CLK_CTRLr },
    { "NS_BS0_BS_CONFIGr", NS_BS0_BS_CONFIGr },
    { "NS_BS0_BS_HEARTBEAT_CTRLr", NS_BS0_BS_HEARTBEAT_CTRLr },
    { "NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr", NS_BS0_BS_HEARTBEAT_DOWN_DURATIONr },
    { "NS_BS0_BS_HEARTBEAT_UP_DURATIONr", NS_BS0_BS_HEARTBEAT_UP_DURATIONr },
    { "NS_BS0_BS_INITIAL_CRCr", NS_BS0_BS_INITIAL_CRCr },
    { "NS_BS0_BS_INPUT_TIME_0r", NS_BS0_BS_INPUT_TIME_0r },
    { "NS_BS0_BS_INPUT_TIME_1r", NS_BS0_BS_INPUT_TIME_1r },
    { "NS_BS0_BS_INPUT_TIME_2r", NS_BS0_BS_INPUT_TIME_2r },
    { "NS_BS0_BS_OUTPUT_TIME_0r", NS_BS0_BS_OUTPUT_TIME_0r },
    { "NS_BS0_BS_OUTPUT_TIME_1r", NS_BS0_BS_OUTPUT_TIME_1r },
    { "NS_BS0_BS_OUTPUT_TIME_2r", NS_BS0_BS_OUTPUT_TIME_2r },
    { "NS_BS0_BS_TC_CTRLr", NS_BS0_BS_TC_CTRLr },
    { "NS_BS0_CLK_EVENT_CTRLr", NS_BS0_CLK_EVENT_CTRLr },
    { "NS_BS0_SYNC_MODEr", NS_BS0_SYNC_MODEr },
    { "NS_BS1_BS_CLK_CTRLr", NS_BS1_BS_CLK_CTRLr },
    { "NS_BS1_BS_CONFIGr", NS_BS1_BS_CONFIGr },
    { "NS_BS1_BS_HEARTBEAT_CTRLr", NS_BS1_BS_HEARTBEAT_CTRLr },
    { "NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr", NS_BS1_BS_HEARTBEAT_DOWN_DURATIONr },
    { "NS_BS1_BS_HEARTBEAT_UP_DURATIONr", NS_BS1_BS_HEARTBEAT_UP_DURATIONr },
    { "NS_BS1_BS_INITIAL_CRCr", NS_BS1_BS_INITIAL_CRCr },
    { "NS_BS1_BS_INPUT_TIME_0r", NS_BS1_BS_INPUT_TIME_0r },
    { "NS_BS1_BS_INPUT_TIME_1r", NS_BS1_BS_INPUT_TIME_1r },
    { "NS_BS1_BS_INPUT_TIME_2r", NS_BS1_BS_INPUT_TIME_2r },
    { "NS_BS1_BS_OUTPUT_TIME_0r", NS_BS1_BS_OUTPUT_TIME_0r },
    { "NS_BS1_BS_OUTPUT_TIME_1r", NS_BS1_BS_OUTPUT_TIME_1r },
    { "NS_BS1_BS_OUTPUT_TIME_2r", NS_BS1_BS_OUTPUT_TIME_2r },
    { "NS_BS1_BS_TC_CTRLr", NS_BS1_BS_TC_CTRLr },
    { "NS_BS1_CLK_EVENT_CTRLr", NS_BS1_CLK_EVENT_CTRLr },
    { "NS_BS1_SYNC_MODEr", NS_BS1_SYNC_MODEr },
    { "NS_BS_CLK_EVENT_CTRLr", NS_BS_CLK_EVENT_CTRLr },
    { "NS_BS_REF_CLK_GEN_CTRLr", NS_BS_REF_CLK_GEN_CTRLr },
    { "NS_BS_SYNC_MODEr", NS_BS_SYNC_MODEr },
    { "NS_IEEE1588_TIME_CONTROLr", NS_IEEE1588_TIME_CONTROLr },
    { "NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr", NS_IEEE1588_TIME_CONTROL_FRAC_SEC_MAXr },
    { "NS_IEEE1588_TIME_CONTROL_LOADr", NS_IEEE1588_TIME_CONTROL_LOADr },
    { "NS_IEEE1588_TIME_FRAC_SEC_S0r", NS_IEEE1588_TIME_FRAC_SEC_S0r },
    { "NS_IEEE1588_TIME_FRAC_SEC_S1r", NS_IEEE1588_TIME_FRAC_SEC_S1r },
    { "NS_IEEE1588_TIME_FRAC_SEC_S2r", NS_IEEE1588_TIME_FRAC_SEC_S2r },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr", NS_IEEE1588_TIME_FREQ_CONTROL_LOWERr },
    { "NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr", NS_IEEE1588_TIME_FREQ_CONTROL_UPPERr },
    { "NS_IEEE1588_TIME_LEAP_SEC_CONTROLr", NS_IEEE1588_TIME_LEAP_SEC_CONTROLr },
    { "NS_IEEE1588_TIME_SEC_LOWERr", NS_IEEE1588_TIME_SEC_LOWERr },
    { "NS_IEEE1588_TIME_SEC_UPPERr", NS_IEEE1588_TIME_SEC_UPPERr },
    { "NS_MISC_CLK_EVENT_CTRLr", NS_MISC_CLK_EVENT_CTRLr },
    { "NS_MISC_EVENT_OVRD_STATUSr", NS_MISC_EVENT_OVRD_STATUSr },
    { "NS_MISC_EVENT_STATUSr", NS_MISC_EVENT_STATUSr },
    { "NS_NTP_EPOCH_OFFSET_LOWERr", NS_NTP_EPOCH_OFFSET_LOWERr },
    { "NS_NTP_EPOCH_OFFSET_UPPERr", NS_NTP_EPOCH_OFFSET_UPPERr },
    { "NS_NTP_EPOCH_VALUE_0r", NS_NTP_EPOCH_VALUE_0r },
    { "NS_NTP_EPOCH_VALUE_1r", NS_NTP_EPOCH_VALUE_1r },
    { "NS_NTP_LEAP_SEC_CONTROLr", NS_NTP_LEAP_SEC_CONTROLr },
    { "NS_NTP_LEAP_SMEAR_CONTROLr", NS_NTP_LEAP_SMEAR_CONTROLr },
    { "NS_NTP_SMEAR_OFFSETr", NS_NTP_SMEAR_OFFSETr },
    { "NS_NTP_TOD_OFFSETr", NS_NTP_TOD_OFFSETr },
    { "NS_NTP_TOD_STATUSr", NS_NTP_TOD_STATUSr },
    { "NS_NTP_TOD_VALUEr", NS_NTP_TOD_VALUEr },
    { "NS_NTP_TOD_VALUE_0r", NS_NTP_TOD_VALUE_0r },
    { "NS_NTP_TOD_VALUE_1r", NS_NTP_TOD_VALUE_1r },
    { "NS_PTP_1PPS_GPIO_PADr", NS_PTP_1PPS_GPIO_PADr },
    { "NS_PTP_TOD_A_ACCUMULATOR_0r", NS_PTP_TOD_A_ACCUMULATOR_0r },
    { "NS_PTP_TOD_A_ACCUMULATOR_1r", NS_PTP_TOD_A_ACCUMULATOR_1r },
    { "NS_PTP_TOD_A_ACCUMULATOR_2r", NS_PTP_TOD_A_ACCUMULATOR_2r },
    { "NS_PTP_TOD_A_VALUE_0r", NS_PTP_TOD_A_VALUE_0r },
    { "NS_PTP_TOD_A_VALUE_1r", NS_PTP_TOD_A_VALUE_1r },
    { "NS_PTP_TOD_A_VALUE_2r", NS_PTP_TOD_A_VALUE_2r },
    { "NS_PTP_TOD_B_ACCUMULATOR_0r", NS_PTP_TOD_B_ACCUMULATOR_0r },
    { "NS_PTP_TOD_B_ACCUMULATOR_1r", NS_PTP_TOD_B_ACCUMULATOR_1r },
    { "NS_PTP_TOD_B_ACCUMULATOR_2r", NS_PTP_TOD_B_ACCUMULATOR_2r },
    { "NS_PTP_TOD_B_VALUE_0r", NS_PTP_TOD_B_VALUE_0r },
    { "NS_PTP_TOD_B_VALUE_1r", NS_PTP_TOD_B_VALUE_1r },
    { "NS_PTP_TOD_B_VALUE_2r", NS_PTP_TOD_B_VALUE_2r },
    { "NS_PTP_TOD_OFFSETr", NS_PTP_TOD_OFFSETr },
    { "NS_PTP_TOD_STATUSr", NS_PTP_TOD_STATUSr },
    { "NS_SYNCE_CLK_EVENT_OVRD_STATUSr", NS_SYNCE_CLK_EVENT_OVRD_STATUSr },
    { "NS_SYNCE_CLK_EVENT_STATUSr", NS_SYNCE_CLK_EVENT_STATUSr },
    { "NS_TIMESYNC_COUNTER_CONFIG_SELECTr", NS_TIMESYNC_COUNTER_CONFIG_SELECTr },
    { "NS_TIMESYNC_GPIO_0_CTRLr", NS_TIMESYNC_GPIO_0_CTRLr },
    { "NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_0_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_0_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_0_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_0_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_0_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_1_CTRLr", NS_TIMESYNC_GPIO_1_CTRLr },
    { "NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_1_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_1_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_1_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_1_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_1_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_2_CTRLr", NS_TIMESYNC_GPIO_2_CTRLr },
    { "NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_2_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_2_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_2_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_2_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_2_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_3_CTRLr", NS_TIMESYNC_GPIO_3_CTRLr },
    { "NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_3_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_3_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_3_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_3_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_3_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_4_CTRLr", NS_TIMESYNC_GPIO_4_CTRLr },
    { "NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_4_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_4_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_4_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_4_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_4_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_5_CTRLr", NS_TIMESYNC_GPIO_5_CTRLr },
    { "NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_5_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_5_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_5_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_5_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_5_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_CTRLr", NS_TIMESYNC_GPIO_CTRLr },
    { "NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr", NS_TIMESYNC_GPIO_DOWN_EVENT_CTRLr },
    { "NS_TIMESYNC_GPIO_OUTPUT_ENABLEr", NS_TIMESYNC_GPIO_OUTPUT_ENABLEr },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr", NS_TIMESYNC_GPIO_PHASE_ADJUST_LOWERr },
    { "NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr", NS_TIMESYNC_GPIO_PHASE_ADJUST_UPPERr },
    { "NS_TIMESYNC_GPIO_UP_EVENT_CTRLr", NS_TIMESYNC_GPIO_UP_EVENT_CTRLr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO1_STATUSr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_0r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_1r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_2r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r", NS_TIMESYNC_INPUT_TIME_FIFO1_TS_3r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO2_STATUSr },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_0r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_1r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_2r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r", NS_TIMESYNC_INPUT_TIME_FIFO2_TS_3r },
    { "NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr", NS_TIMESYNC_INPUT_TIME_FIFO_STATUSr },
    { "NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr", NS_TIMESYNC_SYNCE_CLK_EVENT_CTRLr },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_0r", NS_TIMESYNC_TS0_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_1r", NS_TIMESYNC_TS0_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS0_ACCUMULATOR_2r", NS_TIMESYNC_TS0_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS0_BS_INIT_CTRLr", NS_TIMESYNC_TS0_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS0_COUNTER_ENABLEr", NS_TIMESYNC_TS0_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS0_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS0_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS0_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS0_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS0_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS0_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS0_TS_OFFSET_UPPER_STATUSr },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_0r", NS_TIMESYNC_TS1_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_1r", NS_TIMESYNC_TS1_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS1_ACCUMULATOR_2r", NS_TIMESYNC_TS1_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS1_BS_INIT_CTRLr", NS_TIMESYNC_TS1_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS1_COUNTER_ENABLEr", NS_TIMESYNC_TS1_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS1_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS1_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS1_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS1_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS1_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS1_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS1_TS_OFFSET_UPPER_STATUSr },
    { "NS_TIMESYNC_TS_ACCUMULATOR_0r", NS_TIMESYNC_TS_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS_ACCUMULATOR_1r", NS_TIMESYNC_TS_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS_ACCUMULATOR_2r", NS_TIMESYNC_TS_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS_BS_INIT_CTRLr", NS_TIMESYNC_TS_BS_INIT_CTRLr },
    { "NS_TIMESYNC_TS_COUNTER_ENABLEr", NS_TIMESYNC_TS_COUNTER_ENABLEr },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr", NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_LOWERr },
    { "NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr", NS_TIMESYNC_TS_CURRENT_FREQ_CTRL_UPPERr },
    { "NS_TIMESYNC_TS_EVENT_FWD_CFGr", NS_TIMESYNC_TS_EVENT_FWD_CFGr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_FRAC_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_FRAC_UPPERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_OFFSET_UPPERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr", NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_LOWERr },
    { "NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr", NS_TIMESYNC_TS_FREQ_CTRL_UPDATE_UPPERr },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_0r },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_1r },
    { "NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r", NS_TIMESYNC_TS_INIT_ACCUMULATOR_2r },
    { "NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr", NS_TIMESYNC_TS_TIMESTAMP_LOWER_STATUSr },
    { "NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr", NS_TIMESYNC_TS_TIMESTAMP_UPPER_STATUSr },
    { "NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr", NS_TIMESYNC_TS_TS_OFFSET_LOWER_STATUSr },
    { "NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr", NS_TIMESYNC_TS_TS_OFFSET_UPPER_STATUSr },
    { "NS_TS_CAPTURE_DLY_EVENT_CTRLr", NS_TS_CAPTURE_DLY_EVENT_CTRLr },
    { "NS_TS_CAPTURE_DLY_LUT_CTRLr", NS_TS_CAPTURE_DLY_LUT_CTRLr },
    { "NS_TS_CAPTURE_DLY_STAT0r", NS_TS_CAPTURE_DLY_STAT0r },
    { "NS_TS_CAPTURE_DLY_STAT1r", NS_TS_CAPTURE_DLY_STAT1r },
    { "NS_TS_CAPTURE_STATUSr", NS_TS_CAPTURE_STATUSr },
    { "NS_TS_COUNTER_UPDATE_PTP_LOWERr", NS_TS_COUNTER_UPDATE_PTP_LOWERr },
    { "NS_TS_COUNTER_UPDATE_PTP_UPPERr", NS_TS_COUNTER_UPDATE_PTP_UPPERr },
    { "NS_TS_CPU_FIFO1_ECC_CONTROLr", NS_TS_CPU_FIFO1_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO1_ECC_STATUSr", NS_TS_CPU_FIFO1_ECC_STATUSr },
    { "NS_TS_CPU_FIFO1_TM_CONTROLr", NS_TS_CPU_FIFO1_TM_CONTROLr },
    { "NS_TS_CPU_FIFO2_ECC_CONTROLr", NS_TS_CPU_FIFO2_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO2_ECC_STATUSr", NS_TS_CPU_FIFO2_ECC_STATUSr },
    { "NS_TS_CPU_FIFO2_TM_CONTROLr", NS_TS_CPU_FIFO2_TM_CONTROLr },
    { "NS_TS_CPU_FIFO_ECC_CONTROLr", NS_TS_CPU_FIFO_ECC_CONTROLr },
    { "NS_TS_CPU_FIFO_ECC_STATUSr", NS_TS_CPU_FIFO_ECC_STATUSr },
    { "NS_TS_CPU_FIFO_TM_CONTROLr", NS_TS_CPU_FIFO_TM_CONTROLr },
    { "NS_TS_INT_ENABLEr", NS_TS_INT_ENABLEr },
    { "NS_TS_INT_GEN_CTRLr", NS_TS_INT_GEN_CTRLr },
    { "NS_TS_INT_GEN_INTERVALr", NS_TS_INT_GEN_INTERVALr },
    { "NS_TS_INT_GEN_OFFSET_LOWERr", NS_TS_INT_GEN_OFFSET_LOWERr },
    { "NS_TS_INT_GEN_OFFSET_UPPERr", NS_TS_INT_GEN_OFFSET_UPPERr },
    { "NS_TS_INT_STATUSr", NS_TS_INT_STATUSr },
    { "PAXB_0_CONFIG_IND_ADDRr", PAXB_0_CONFIG_IND_ADDRr },
    { "PAXB_0_CONFIG_IND_DATAr", PAXB_0_CONFIG_IND_DATAr },
    { "PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr", PAXB_0_FUNC0_IMAP0_0123_REGS_TYPEr },
    { "PAXB_0_FUNC0_IMAP0_0r", PAXB_0_FUNC0_IMAP0_0r },
    { "PAXB_0_FUNC0_IMAP0_0_UPPERr", PAXB_0_FUNC0_IMAP0_0_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_1r", PAXB_0_FUNC0_IMAP0_1r },
    { "PAXB_0_FUNC0_IMAP0_1_UPPERr", PAXB_0_FUNC0_IMAP0_1_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_2r", PAXB_0_FUNC0_IMAP0_2r },
    { "PAXB_0_FUNC0_IMAP0_2_UPPERr", PAXB_0_FUNC0_IMAP0_2_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_3r", PAXB_0_FUNC0_IMAP0_3r },
    { "PAXB_0_FUNC0_IMAP0_3_UPPERr", PAXB_0_FUNC0_IMAP0_3_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_4r", PAXB_0_FUNC0_IMAP0_4r },
    { "PAXB_0_FUNC0_IMAP0_4_UPPERr", PAXB_0_FUNC0_IMAP0_4_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_5r", PAXB_0_FUNC0_IMAP0_5r },
    { "PAXB_0_FUNC0_IMAP0_5_UPPERr", PAXB_0_FUNC0_IMAP0_5_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_6r", PAXB_0_FUNC0_IMAP0_6r },
    { "PAXB_0_FUNC0_IMAP0_6_UPPERr", PAXB_0_FUNC0_IMAP0_6_UPPERr },
    { "PAXB_0_FUNC0_IMAP0_7r", PAXB_0_FUNC0_IMAP0_7r },
    { "PAXB_0_FUNC0_IMAP0_7_UPPERr", PAXB_0_FUNC0_IMAP0_7_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_0r", PAXB_0_FUNC0_IMAP1_0r },
    { "PAXB_0_FUNC0_IMAP1_0_UPPERr", PAXB_0_FUNC0_IMAP1_0_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_1r", PAXB_0_FUNC0_IMAP1_1r },
    { "PAXB_0_FUNC0_IMAP1_1_UPPERr", PAXB_0_FUNC0_IMAP1_1_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_2r", PAXB_0_FUNC0_IMAP1_2r },
    { "PAXB_0_FUNC0_IMAP1_2_UPPERr", PAXB_0_FUNC0_IMAP1_2_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_3r", PAXB_0_FUNC0_IMAP1_3r },
    { "PAXB_0_FUNC0_IMAP1_3_UPPERr", PAXB_0_FUNC0_IMAP1_3_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_4r", PAXB_0_FUNC0_IMAP1_4r },
    { "PAXB_0_FUNC0_IMAP1_4_UPPERr", PAXB_0_FUNC0_IMAP1_4_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_5r", PAXB_0_FUNC0_IMAP1_5r },
    { "PAXB_0_FUNC0_IMAP1_5_UPPERr", PAXB_0_FUNC0_IMAP1_5_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_6r", PAXB_0_FUNC0_IMAP1_6r },
    { "PAXB_0_FUNC0_IMAP1_6_UPPERr", PAXB_0_FUNC0_IMAP1_6_UPPERr },
    { "PAXB_0_FUNC0_IMAP1_7r", PAXB_0_FUNC0_IMAP1_7r },
    { "PAXB_0_FUNC0_IMAP1_7_UPPERr", PAXB_0_FUNC0_IMAP1_7_UPPERr },
    { "PAXB_0_FUNC0_IMAP2r", PAXB_0_FUNC0_IMAP2r },
    { "PAXB_0_FUNC0_IMAP2_UPPERr", PAXB_0_FUNC0_IMAP2_UPPERr },
    { "PAXB_0_GEN3_UC_LOADER_STATUSr", PAXB_0_GEN3_UC_LOADER_STATUSr },
    { "PAXB_0_PAXB_ENDIANNESSr", PAXB_0_PAXB_ENDIANNESSr },
    { "PAXB_0_PAXB_HOTSWAP_CTRLr", PAXB_0_PAXB_HOTSWAP_CTRLr },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr", PAXB_0_PAXB_HOTSWAP_DEBUG_CTRLr },
    { "PAXB_0_PAXB_HOTSWAP_DEBUG_STATr", PAXB_0_PAXB_HOTSWAP_DEBUG_STATr },
    { "PAXB_0_PAXB_HOTSWAP_STATr", PAXB_0_PAXB_HOTSWAP_STATr },
    { "PAXB_0_PAXB_IC_INTRCLRr", PAXB_0_PAXB_IC_INTRCLRr },
    { "PAXB_0_PAXB_IC_INTRCLR_0r", PAXB_0_PAXB_IC_INTRCLR_0r },
    { "PAXB_0_PAXB_IC_INTRCLR_1r", PAXB_0_PAXB_IC_INTRCLR_1r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAYr", PAXB_0_PAXB_IC_INTRCLR_DELAYr },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_0r", PAXB_0_PAXB_IC_INTRCLR_DELAY_0r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_10r", PAXB_0_PAXB_IC_INTRCLR_DELAY_10r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_11r", PAXB_0_PAXB_IC_INTRCLR_DELAY_11r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_12r", PAXB_0_PAXB_IC_INTRCLR_DELAY_12r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_13r", PAXB_0_PAXB_IC_INTRCLR_DELAY_13r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_14r", PAXB_0_PAXB_IC_INTRCLR_DELAY_14r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_15r", PAXB_0_PAXB_IC_INTRCLR_DELAY_15r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_1r", PAXB_0_PAXB_IC_INTRCLR_DELAY_1r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_2r", PAXB_0_PAXB_IC_INTRCLR_DELAY_2r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_3r", PAXB_0_PAXB_IC_INTRCLR_DELAY_3r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_4r", PAXB_0_PAXB_IC_INTRCLR_DELAY_4r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_5r", PAXB_0_PAXB_IC_INTRCLR_DELAY_5r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_6r", PAXB_0_PAXB_IC_INTRCLR_DELAY_6r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_7r", PAXB_0_PAXB_IC_INTRCLR_DELAY_7r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_8r", PAXB_0_PAXB_IC_INTRCLR_DELAY_8r },
    { "PAXB_0_PAXB_IC_INTRCLR_DELAY_9r", PAXB_0_PAXB_IC_INTRCLR_DELAY_9r },
    { "PAXB_0_PAXB_IC_INTRCLR_MODEr", PAXB_0_PAXB_IC_INTRCLR_MODEr },
    { "PAXB_0_PAXB_IC_INTRCLR_MODE_0r", PAXB_0_PAXB_IC_INTRCLR_MODE_0r },
    { "PAXB_0_PAXB_IC_INTRCLR_MODE_1r", PAXB_0_PAXB_IC_INTRCLR_MODE_1r },
    { "PAXB_0_PAXB_IC_INTR_PACING_CTRLr", PAXB_0_PAXB_IC_INTR_PACING_CTRLr },
    { "PAXB_0_PAXB_INTRCLR_DELAY_UNITr", PAXB_0_PAXB_INTRCLR_DELAY_UNITr },
    { "PAXB_0_PAXB_INTR_ENr", PAXB_0_PAXB_INTR_ENr },
    { "PAXB_0_PAXB_INTR_STATUSr", PAXB_0_PAXB_INTR_STATUSr },
    { "PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr", PAXB_0_RESET_ENABLE_IN_PCIE_LINK_DOWNr },
    { "PAXB_0_RESET_STATUSr", PAXB_0_RESET_STATUSr },
    { "PAXB_0_SW_PROG_INTR_CLRr", PAXB_0_SW_PROG_INTR_CLRr },
    { "PAXB_0_SW_PROG_INTR_ENABLEr", PAXB_0_SW_PROG_INTR_ENABLEr },
    { "PAXB_0_SW_PROG_INTR_RAW_STATUSr", PAXB_0_SW_PROG_INTR_RAW_STATUSr },
    { "PAXB_0_SW_PROG_INTR_SETr", PAXB_0_SW_PROG_INTR_SETr },
    { "PAXB_0_SW_PROG_INTR_STATUSr", PAXB_0_SW_PROG_INTR_STATUSr },
    { "QSPI_BSPI_B0_CTRLr", QSPI_BSPI_B0_CTRLr },
    { "QSPI_BSPI_B0_STATUSr", QSPI_BSPI_B0_STATUSr },
    { "QSPI_BSPI_B1_CTRLr", QSPI_BSPI_B1_CTRLr },
    { "QSPI_BSPI_B1_STATUSr", QSPI_BSPI_B1_STATUSr },
    { "QSPI_BSPI_BITS_PER_CYCLEr", QSPI_BSPI_BITS_PER_CYCLEr },
    { "QSPI_BSPI_BITS_PER_PHASEr", QSPI_BSPI_BITS_PER_PHASEr },
    { "QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr", QSPI_BSPI_BSPI_FLASH_UPPER_ADDR_BYTEr },
    { "QSPI_BSPI_BSPI_PIO_DATAr", QSPI_BSPI_BSPI_PIO_DATAr },
    { "QSPI_BSPI_BSPI_PIO_IODIRr", QSPI_BSPI_BSPI_PIO_IODIRr },
    { "QSPI_BSPI_BSPI_PIO_MODE_ENABLEr", QSPI_BSPI_BSPI_PIO_MODE_ENABLEr },
    { "QSPI_BSPI_BSPI_XOR_ENABLEr", QSPI_BSPI_BSPI_XOR_ENABLEr },
    { "QSPI_BSPI_BSPI_XOR_VALUEr", QSPI_BSPI_BSPI_XOR_VALUEr },
    { "QSPI_BSPI_BUSY_STATUSr", QSPI_BSPI_BUSY_STATUSr },
    { "QSPI_BSPI_B_CTRLr", QSPI_BSPI_B_CTRLr },
    { "QSPI_BSPI_B_STATUSr", QSPI_BSPI_B_STATUSr },
    { "QSPI_BSPI_CMD_AND_MODE_BYTEr", QSPI_BSPI_CMD_AND_MODE_BYTEr },
    { "QSPI_BSPI_FLEX_MODE_ENABLEr", QSPI_BSPI_FLEX_MODE_ENABLEr },
    { "QSPI_BSPI_INTR_STATUSr", QSPI_BSPI_INTR_STATUSr },
    { "QSPI_BSPI_MAST_N_BOOT_CTRLr", QSPI_BSPI_MAST_N_BOOT_CTRLr },
    { "QSPI_BSPI_REVISION_IDr", QSPI_BSPI_REVISION_IDr },
    { "QSPI_BSPI_SCRATCHr", QSPI_BSPI_SCRATCHr },
    { "QSPI_BSPI_STRAP_OVERRIDE_CTRLr", QSPI_BSPI_STRAP_OVERRIDE_CTRLr },
    { "QSPI_MSPI_CDRAM00r", QSPI_MSPI_CDRAM00r },
    { "QSPI_MSPI_CDRAM01r", QSPI_MSPI_CDRAM01r },
    { "QSPI_MSPI_CDRAM02r", QSPI_MSPI_CDRAM02r },
    { "QSPI_MSPI_CDRAM03r", QSPI_MSPI_CDRAM03r },
    { "QSPI_MSPI_CDRAM04r", QSPI_MSPI_CDRAM04r },
    { "QSPI_MSPI_CDRAM05r", QSPI_MSPI_CDRAM05r },
    { "QSPI_MSPI_CDRAM06r", QSPI_MSPI_CDRAM06r },
    { "QSPI_MSPI_CDRAM07r", QSPI_MSPI_CDRAM07r },
    { "QSPI_MSPI_CDRAM08r", QSPI_MSPI_CDRAM08r },
    { "QSPI_MSPI_CDRAM09r", QSPI_MSPI_CDRAM09r },
    { "QSPI_MSPI_CDRAM10r", QSPI_MSPI_CDRAM10r },
    { "QSPI_MSPI_CDRAM11r", QSPI_MSPI_CDRAM11r },
    { "QSPI_MSPI_CDRAM12r", QSPI_MSPI_CDRAM12r },
    { "QSPI_MSPI_CDRAM13r", QSPI_MSPI_CDRAM13r },
    { "QSPI_MSPI_CDRAM14r", QSPI_MSPI_CDRAM14r },
    { "QSPI_MSPI_CDRAM15r", QSPI_MSPI_CDRAM15r },
    { "QSPI_MSPI_CDRAMr", QSPI_MSPI_CDRAMr },
    { "QSPI_MSPI_CPTQPr", QSPI_MSPI_CPTQPr },
    { "QSPI_MSPI_DISABLE_FLUSH_GENr", QSPI_MSPI_DISABLE_FLUSH_GENr },
    { "QSPI_MSPI_ENDQPr", QSPI_MSPI_ENDQPr },
    { "QSPI_MSPI_INTERRUPT_MSPI_DONEr", QSPI_MSPI_INTERRUPT_MSPI_DONEr },
    { "QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr", QSPI_MSPI_INTERRUPT_MSPI_HALT_SET_TRANSACTION_DONEr },
    { "QSPI_MSPI_MSPI_STATUSr", QSPI_MSPI_MSPI_STATUSr },
    { "QSPI_MSPI_NEWQPr", QSPI_MSPI_NEWQPr },
    { "QSPI_MSPI_RXRAM00r", QSPI_MSPI_RXRAM00r },
    { "QSPI_MSPI_RXRAM01r", QSPI_MSPI_RXRAM01r },
    { "QSPI_MSPI_RXRAM02r", QSPI_MSPI_RXRAM02r },
    { "QSPI_MSPI_RXRAM03r", QSPI_MSPI_RXRAM03r },
    { "QSPI_MSPI_RXRAM04r", QSPI_MSPI_RXRAM04r },
    { "QSPI_MSPI_RXRAM05r", QSPI_MSPI_RXRAM05r },
    { "QSPI_MSPI_RXRAM06r", QSPI_MSPI_RXRAM06r },
    { "QSPI_MSPI_RXRAM07r", QSPI_MSPI_RXRAM07r },
    { "QSPI_MSPI_RXRAM08r", QSPI_MSPI_RXRAM08r },
    { "QSPI_MSPI_RXRAM09r", QSPI_MSPI_RXRAM09r },
    { "QSPI_MSPI_RXRAM10r", QSPI_MSPI_RXRAM10r },
    { "QSPI_MSPI_RXRAM11r", QSPI_MSPI_RXRAM11r },
    { "QSPI_MSPI_RXRAM12r", QSPI_MSPI_RXRAM12r },
    { "QSPI_MSPI_RXRAM13r", QSPI_MSPI_RXRAM13r },
    { "QSPI_MSPI_RXRAM14r", QSPI_MSPI_RXRAM14r },
    { "QSPI_MSPI_RXRAM15r", QSPI_MSPI_RXRAM15r },
    { "QSPI_MSPI_RXRAM16r", QSPI_MSPI_RXRAM16r },
    { "QSPI_MSPI_RXRAM17r", QSPI_MSPI_RXRAM17r },
    { "QSPI_MSPI_RXRAM18r", QSPI_MSPI_RXRAM18r },
    { "QSPI_MSPI_RXRAM19r", QSPI_MSPI_RXRAM19r },
    { "QSPI_MSPI_RXRAM20r", QSPI_MSPI_RXRAM20r },
    { "QSPI_MSPI_RXRAM21r", QSPI_MSPI_RXRAM21r },
    { "QSPI_MSPI_RXRAM22r", QSPI_MSPI_RXRAM22r },
    { "QSPI_MSPI_RXRAM23r", QSPI_MSPI_RXRAM23r },
    { "QSPI_MSPI_RXRAM24r", QSPI_MSPI_RXRAM24r },
    { "QSPI_MSPI_RXRAM25r", QSPI_MSPI_RXRAM25r },
    { "QSPI_MSPI_RXRAM26r", QSPI_MSPI_RXRAM26r },
    { "QSPI_MSPI_RXRAM27r", QSPI_MSPI_RXRAM27r },
    { "QSPI_MSPI_RXRAM28r", QSPI_MSPI_RXRAM28r },
    { "QSPI_MSPI_RXRAM29r", QSPI_MSPI_RXRAM29r },
    { "QSPI_MSPI_RXRAM30r", QSPI_MSPI_RXRAM30r },
    { "QSPI_MSPI_RXRAM31r", QSPI_MSPI_RXRAM31r },
    { "QSPI_MSPI_RXRAMr", QSPI_MSPI_RXRAMr },
    { "QSPI_MSPI_SPCR0_LSBr", QSPI_MSPI_SPCR0_LSBr },
    { "QSPI_MSPI_SPCR0_MSBr", QSPI_MSPI_SPCR0_MSBr },
    { "QSPI_MSPI_SPCR1_LSBr", QSPI_MSPI_SPCR1_LSBr },
    { "QSPI_MSPI_SPCR1_MSBr", QSPI_MSPI_SPCR1_MSBr },
    { "QSPI_MSPI_SPCR2r", QSPI_MSPI_SPCR2r },
    { "QSPI_MSPI_TXRAM00r", QSPI_MSPI_TXRAM00r },
    { "QSPI_MSPI_TXRAM01r", QSPI_MSPI_TXRAM01r },
    { "QSPI_MSPI_TXRAM02r", QSPI_MSPI_TXRAM02r },
    { "QSPI_MSPI_TXRAM03r", QSPI_MSPI_TXRAM03r },
    { "QSPI_MSPI_TXRAM04r", QSPI_MSPI_TXRAM04r },
    { "QSPI_MSPI_TXRAM05r", QSPI_MSPI_TXRAM05r },
    { "QSPI_MSPI_TXRAM06r", QSPI_MSPI_TXRAM06r },
    { "QSPI_MSPI_TXRAM07r", QSPI_MSPI_TXRAM07r },
    { "QSPI_MSPI_TXRAM08r", QSPI_MSPI_TXRAM08r },
    { "QSPI_MSPI_TXRAM09r", QSPI_MSPI_TXRAM09r },
    { "QSPI_MSPI_TXRAM10r", QSPI_MSPI_TXRAM10r },
    { "QSPI_MSPI_TXRAM11r", QSPI_MSPI_TXRAM11r },
    { "QSPI_MSPI_TXRAM12r", QSPI_MSPI_TXRAM12r },
    { "QSPI_MSPI_TXRAM13r", QSPI_MSPI_TXRAM13r },
    { "QSPI_MSPI_TXRAM14r", QSPI_MSPI_TXRAM14r },
    { "QSPI_MSPI_TXRAM15r", QSPI_MSPI_TXRAM15r },
    { "QSPI_MSPI_TXRAM16r", QSPI_MSPI_TXRAM16r },
    { "QSPI_MSPI_TXRAM17r", QSPI_MSPI_TXRAM17r },
    { "QSPI_MSPI_TXRAM18r", QSPI_MSPI_TXRAM18r },
    { "QSPI_MSPI_TXRAM19r", QSPI_MSPI_TXRAM19r },
    { "QSPI_MSPI_TXRAM20r", QSPI_MSPI_TXRAM20r },
    { "QSPI_MSPI_TXRAM21r", QSPI_MSPI_TXRAM21r },
    { "QSPI_MSPI_TXRAM22r", QSPI_MSPI_TXRAM22r },
    { "QSPI_MSPI_TXRAM23r", QSPI_MSPI_TXRAM23r },
    { "QSPI_MSPI_TXRAM24r", QSPI_MSPI_TXRAM24r },
    { "QSPI_MSPI_TXRAM25r", QSPI_MSPI_TXRAM25r },
    { "QSPI_MSPI_TXRAM26r", QSPI_MSPI_TXRAM26r },
    { "QSPI_MSPI_TXRAM27r", QSPI_MSPI_TXRAM27r },
    { "QSPI_MSPI_TXRAM28r", QSPI_MSPI_TXRAM28r },
    { "QSPI_MSPI_TXRAM29r", QSPI_MSPI_TXRAM29r },
    { "QSPI_MSPI_TXRAM30r", QSPI_MSPI_TXRAM30r },
    { "QSPI_MSPI_TXRAM31r", QSPI_MSPI_TXRAM31r },
    { "QSPI_MSPI_TXRAMr", QSPI_MSPI_TXRAMr },
    { "QSPI_MSPI_WRITE_LOCKr", QSPI_MSPI_WRITE_LOCKr },
    { "RTS0_MHOST_0_CR5_RST_CTRLr", RTS0_MHOST_0_CR5_RST_CTRLr },
    { "RTS0_MHOST_0_MHOST_STRAP_STATUSr", RTS0_MHOST_0_MHOST_STRAP_STATUSr },
    { "RTS0_MHOST_0_SW_PROG_INTR_CLRr", RTS0_MHOST_0_SW_PROG_INTR_CLRr },
    { "RTS0_MHOST_0_SW_PROG_INTR_ENABLEr", RTS0_MHOST_0_SW_PROG_INTR_ENABLEr },
    { "RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr", RTS0_MHOST_0_SW_PROG_INTR_RAW_STATUSr },
    { "RTS0_MHOST_0_SW_PROG_INTR_SETr", RTS0_MHOST_0_SW_PROG_INTR_SETr },
    { "RTS0_MHOST_0_SW_PROG_INTR_STATUSr", RTS0_MHOST_0_SW_PROG_INTR_STATUSr },
    { "RTS0_MHOST_1_CR5_RST_CTRLr", RTS0_MHOST_1_CR5_RST_CTRLr },
    { "RTS0_MHOST_1_MHOST_STRAP_STATUSr", RTS0_MHOST_1_MHOST_STRAP_STATUSr },
    { "RTS0_MHOST_1_SW_PROG_INTR_CLRr", RTS0_MHOST_1_SW_PROG_INTR_CLRr },
    { "RTS0_MHOST_1_SW_PROG_INTR_ENABLEr", RTS0_MHOST_1_SW_PROG_INTR_ENABLEr },
    { "RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr", RTS0_MHOST_1_SW_PROG_INTR_RAW_STATUSr },
    { "RTS0_MHOST_1_SW_PROG_INTR_SETr", RTS0_MHOST_1_SW_PROG_INTR_SETr },
    { "RTS0_MHOST_1_SW_PROG_INTR_STATUSr", RTS0_MHOST_1_SW_PROG_INTR_STATUSr },
    { "RTS1_MHOST_0_CR5_RST_CTRLr", RTS1_MHOST_0_CR5_RST_CTRLr },
    { "RTS1_MHOST_0_MHOST_STRAP_STATUSr", RTS1_MHOST_0_MHOST_STRAP_STATUSr },
    { "RTS1_MHOST_0_SW_PROG_INTR_CLRr", RTS1_MHOST_0_SW_PROG_INTR_CLRr },
    { "RTS1_MHOST_0_SW_PROG_INTR_ENABLEr", RTS1_MHOST_0_SW_PROG_INTR_ENABLEr },
    { "RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr", RTS1_MHOST_0_SW_PROG_INTR_RAW_STATUSr },
    { "RTS1_MHOST_0_SW_PROG_INTR_SETr", RTS1_MHOST_0_SW_PROG_INTR_SETr },
    { "RTS1_MHOST_0_SW_PROG_INTR_STATUSr", RTS1_MHOST_0_SW_PROG_INTR_STATUSr },
    { "RTS1_MHOST_1_CR5_RST_CTRLr", RTS1_MHOST_1_CR5_RST_CTRLr },
    { "RTS1_MHOST_1_MHOST_STRAP_STATUSr", RTS1_MHOST_1_MHOST_STRAP_STATUSr },
    { "RTS1_MHOST_1_SW_PROG_INTR_CLRr", RTS1_MHOST_1_SW_PROG_INTR_CLRr },
    { "RTS1_MHOST_1_SW_PROG_INTR_ENABLEr", RTS1_MHOST_1_SW_PROG_INTR_ENABLEr },
    { "RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr", RTS1_MHOST_1_SW_PROG_INTR_RAW_STATUSr },
    { "RTS1_MHOST_1_SW_PROG_INTR_SETr", RTS1_MHOST_1_SW_PROG_INTR_SETr },
    { "RTS1_MHOST_1_SW_PROG_INTR_STATUSr", RTS1_MHOST_1_SW_PROG_INTR_STATUSr },
    { "RX_DCB", RX_DCB },
    { "SMBUS0_ADDRESSr", SMBUS0_ADDRESSr },
    { "SMBUS0_BIT_BANG_CONTROLr", SMBUS0_BIT_BANG_CONTROLr },
    { "SMBUS0_CONFIGr", SMBUS0_CONFIGr },
    { "SMBUS0_EVENT_ENABLEr", SMBUS0_EVENT_ENABLEr },
    { "SMBUS0_EVENT_STATUSr", SMBUS0_EVENT_STATUSr },
    { "SMBUS0_MASTER_COMMANDr", SMBUS0_MASTER_COMMANDr },
    { "SMBUS0_MASTER_DATA_READr", SMBUS0_MASTER_DATA_READr },
    { "SMBUS0_MASTER_DATA_WRITEr", SMBUS0_MASTER_DATA_WRITEr },
    { "SMBUS0_MASTER_FIFO_CONTROLr", SMBUS0_MASTER_FIFO_CONTROLr },
    { "SMBUS0_SLAVE_COMMANDr", SMBUS0_SLAVE_COMMANDr },
    { "SMBUS0_SLAVE_DATA_READr", SMBUS0_SLAVE_DATA_READr },
    { "SMBUS0_SLAVE_DATA_WRITEr", SMBUS0_SLAVE_DATA_WRITEr },
    { "SMBUS0_SLAVE_FIFO_CONTROLr", SMBUS0_SLAVE_FIFO_CONTROLr },
    { "SMBUS0_TIMING_CONFIGr", SMBUS0_TIMING_CONFIGr },
    { "SMBUS0_TIMING_CONFIG_2r", SMBUS0_TIMING_CONFIG_2r },
    { "SMBUS1_ADDRESSr", SMBUS1_ADDRESSr },
    { "SMBUS1_BIT_BANG_CONTROLr", SMBUS1_BIT_BANG_CONTROLr },
    { "SMBUS1_CONFIGr", SMBUS1_CONFIGr },
    { "SMBUS1_EVENT_ENABLEr", SMBUS1_EVENT_ENABLEr },
    { "SMBUS1_EVENT_STATUSr", SMBUS1_EVENT_STATUSr },
    { "SMBUS1_MASTER_COMMANDr", SMBUS1_MASTER_COMMANDr },
    { "SMBUS1_MASTER_DATA_READr", SMBUS1_MASTER_DATA_READr },
    { "SMBUS1_MASTER_DATA_WRITEr", SMBUS1_MASTER_DATA_WRITEr },
    { "SMBUS1_MASTER_FIFO_CONTROLr", SMBUS1_MASTER_FIFO_CONTROLr },
    { "SMBUS1_SLAVE_COMMANDr", SMBUS1_SLAVE_COMMANDr },
    { "SMBUS1_SLAVE_DATA_READr", SMBUS1_SLAVE_DATA_READr },
    { "SMBUS1_SLAVE_DATA_WRITEr", SMBUS1_SLAVE_DATA_WRITEr },
    { "SMBUS1_SLAVE_FIFO_CONTROLr", SMBUS1_SLAVE_FIFO_CONTROLr },
    { "SMBUS1_TIMING_CONFIGr", SMBUS1_TIMING_CONFIGr },
    { "SMBUS1_TIMING_CONFIG_2r", SMBUS1_TIMING_CONFIG_2r },
    { "TX_DCB", TX_DCB },
    { "U0_LED_ACCU_CTRLr", U0_LED_ACCU_CTRLr },
    { "U0_LED_ACCU_STATUSr", U0_LED_ACCU_STATUSr },
    { "U0_LED_CLK_DIV_CTRLr", U0_LED_CLK_DIV_CTRLr },
    { "U0_LED_INTR_ENABLEr", U0_LED_INTR_ENABLEr },
    { "U0_LED_REFRESH_CTRLr", U0_LED_REFRESH_CTRLr },
    { "U0_LED_SEND_CTRLr", U0_LED_SEND_CTRLr },
    { "U0_LED_SEND_CTRL_0r", U0_LED_SEND_CTRL_0r },
    { "U0_LED_SEND_CTRL_1r", U0_LED_SEND_CTRL_1r },
    { "U0_LED_SEND_CTRL_2r", U0_LED_SEND_CTRL_2r },
    { "U0_LED_SEND_CTRL_3r", U0_LED_SEND_CTRL_3r },
    { "U0_LED_SEND_CTRL_4r", U0_LED_SEND_CTRL_4r },
    { "U0_LED_SEND_STATUSr", U0_LED_SEND_STATUSr },
    { "U0_LED_SRAM_CTRLr", U0_LED_SRAM_CTRLr },
    { "U0_LED_SRAM_ECC_CTRLr", U0_LED_SRAM_ECC_CTRLr },
    { "U0_LED_SRAM_ECC_STATUSr", U0_LED_SRAM_ECC_STATUSr },
    { "U0_LED_SW_CNFG_LINKr", U0_LED_SW_CNFG_LINKr },
    { "U0_LED_SW_CNFG_LINK_1023_992r", U0_LED_SW_CNFG_LINK_1023_992r },
    { "U0_LED_SW_CNFG_LINK_127_96r", U0_LED_SW_CNFG_LINK_127_96r },
    { "U0_LED_SW_CNFG_LINK_159_128r", U0_LED_SW_CNFG_LINK_159_128r },
    { "U0_LED_SW_CNFG_LINK_191_160r", U0_LED_SW_CNFG_LINK_191_160r },
    { "U0_LED_SW_CNFG_LINK_223_192r", U0_LED_SW_CNFG_LINK_223_192r },
    { "U0_LED_SW_CNFG_LINK_255_224r", U0_LED_SW_CNFG_LINK_255_224r },
    { "U0_LED_SW_CNFG_LINK_287_256r", U0_LED_SW_CNFG_LINK_287_256r },
    { "U0_LED_SW_CNFG_LINK_319_288r", U0_LED_SW_CNFG_LINK_319_288r },
    { "U0_LED_SW_CNFG_LINK_31_0r", U0_LED_SW_CNFG_LINK_31_0r },
    { "U0_LED_SW_CNFG_LINK_351_320r", U0_LED_SW_CNFG_LINK_351_320r },
    { "U0_LED_SW_CNFG_LINK_383_352r", U0_LED_SW_CNFG_LINK_383_352r },
    { "U0_LED_SW_CNFG_LINK_415_384r", U0_LED_SW_CNFG_LINK_415_384r },
    { "U0_LED_SW_CNFG_LINK_447_416r", U0_LED_SW_CNFG_LINK_447_416r },
    { "U0_LED_SW_CNFG_LINK_479_448r", U0_LED_SW_CNFG_LINK_479_448r },
    { "U0_LED_SW_CNFG_LINK_511_480r", U0_LED_SW_CNFG_LINK_511_480r },
    { "U0_LED_SW_CNFG_LINK_543_512r", U0_LED_SW_CNFG_LINK_543_512r },
    { "U0_LED_SW_CNFG_LINK_575_544r", U0_LED_SW_CNFG_LINK_575_544r },
    { "U0_LED_SW_CNFG_LINK_607_576r", U0_LED_SW_CNFG_LINK_607_576r },
    { "U0_LED_SW_CNFG_LINK_639_608r", U0_LED_SW_CNFG_LINK_639_608r },
    { "U0_LED_SW_CNFG_LINK_63_32r", U0_LED_SW_CNFG_LINK_63_32r },
    { "U0_LED_SW_CNFG_LINK_671_640r", U0_LED_SW_CNFG_LINK_671_640r },
    { "U0_LED_SW_CNFG_LINK_703_672r", U0_LED_SW_CNFG_LINK_703_672r },
    { "U0_LED_SW_CNFG_LINK_735_704r", U0_LED_SW_CNFG_LINK_735_704r },
    { "U0_LED_SW_CNFG_LINK_767_736r", U0_LED_SW_CNFG_LINK_767_736r },
    { "U0_LED_SW_CNFG_LINK_799_768r", U0_LED_SW_CNFG_LINK_799_768r },
    { "U0_LED_SW_CNFG_LINK_831_800r", U0_LED_SW_CNFG_LINK_831_800r },
    { "U0_LED_SW_CNFG_LINK_863_832r", U0_LED_SW_CNFG_LINK_863_832r },
    { "U0_LED_SW_CNFG_LINK_895_864r", U0_LED_SW_CNFG_LINK_895_864r },
    { "U0_LED_SW_CNFG_LINK_927_896r", U0_LED_SW_CNFG_LINK_927_896r },
    { "U0_LED_SW_CNFG_LINK_959_928r", U0_LED_SW_CNFG_LINK_959_928r },
    { "U0_LED_SW_CNFG_LINK_95_64r", U0_LED_SW_CNFG_LINK_95_64r },
    { "U0_LED_SW_CNFG_LINK_991_960r", U0_LED_SW_CNFG_LINK_991_960r },
    { "U0_M0SSQ_1KB_FLOP_BASED_SRAMr", U0_M0SSQ_1KB_FLOP_BASED_SRAMr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_0_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_0_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_1_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_1_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_2_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_2_MSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_3_LSBr },
    { "U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr", U0_M0SSQ_ADDR_REMAP_WINDOW_3_MSBr },
    { "U0_M0SSQ_CTRLr", U0_M0SSQ_CTRLr },
    { "U0_M0SSQ_DBGr", U0_M0SSQ_DBGr },
    { "U0_M0SSQ_DBG_CTRLr", U0_M0SSQ_DBG_CTRLr },
    { "U0_M0SSQ_FAS_CTRLr", U0_M0SSQ_FAS_CTRLr },
    { "U0_M0SSQ_FAS_GENERICr", U0_M0SSQ_FAS_GENERICr },
    { "U0_M0SSQ_FAS_STATUSr", U0_M0SSQ_FAS_STATUSr },
    { "U0_M0SSQ_SRAMr", U0_M0SSQ_SRAMr },
    { "U0_M0SS_CONTROLr", U0_M0SS_CONTROLr },
    { "U0_M0SS_DEBUG_CONTROLr", U0_M0SS_DEBUG_CONTROLr },
    { "U0_M0SS_ECC_CTRLr", U0_M0SS_ECC_CTRLr },
    { "U0_M0SS_ECC_STATUSr", U0_M0SS_ECC_STATUSr },
    { "U0_M0SS_ECOr", U0_M0SS_ECOr },
    { "U0_M0SS_INTR_127_96r", U0_M0SS_INTR_127_96r },
    { "U0_M0SS_INTR_159_128r", U0_M0SS_INTR_159_128r },
    { "U0_M0SS_INTR_191_160r", U0_M0SS_INTR_191_160r },
    { "U0_M0SS_INTR_223_192r", U0_M0SS_INTR_223_192r },
    { "U0_M0SS_INTR_255_224r", U0_M0SS_INTR_255_224r },
    { "U0_M0SS_INTR_31_0r", U0_M0SS_INTR_31_0r },
    { "U0_M0SS_INTR_63_32r", U0_M0SS_INTR_63_32r },
    { "U0_M0SS_INTR_95_64r", U0_M0SS_INTR_95_64r },
    { "U0_M0SS_INTR_CONTROLr", U0_M0SS_INTR_CONTROLr },
    { "U0_M0SS_INTR_ENABLEr", U0_M0SS_INTR_ENABLEr },
    { "U0_M0SS_INTR_MASK_127_96r", U0_M0SS_INTR_MASK_127_96r },
    { "U0_M0SS_INTR_MASK_159_128r", U0_M0SS_INTR_MASK_159_128r },
    { "U0_M0SS_INTR_MASK_191_160r", U0_M0SS_INTR_MASK_191_160r },
    { "U0_M0SS_INTR_MASK_223_192r", U0_M0SS_INTR_MASK_223_192r },
    { "U0_M0SS_INTR_MASK_255_224r", U0_M0SS_INTR_MASK_255_224r },
    { "U0_M0SS_INTR_MASK_31_0r", U0_M0SS_INTR_MASK_31_0r },
    { "U0_M0SS_INTR_MASK_63_32r", U0_M0SS_INTR_MASK_63_32r },
    { "U0_M0SS_INTR_MASK_95_64r", U0_M0SS_INTR_MASK_95_64r },
    { "U0_M0SS_RAW_INTR_127_96r", U0_M0SS_RAW_INTR_127_96r },
    { "U0_M0SS_RAW_INTR_159_128r", U0_M0SS_RAW_INTR_159_128r },
    { "U0_M0SS_RAW_INTR_191_160r", U0_M0SS_RAW_INTR_191_160r },
    { "U0_M0SS_RAW_INTR_223_192r", U0_M0SS_RAW_INTR_223_192r },
    { "U0_M0SS_RAW_INTR_255_224r", U0_M0SS_RAW_INTR_255_224r },
    { "U0_M0SS_RAW_INTR_31_0r", U0_M0SS_RAW_INTR_31_0r },
    { "U0_M0SS_RAW_INTR_63_32r", U0_M0SS_RAW_INTR_63_32r },
    { "U0_M0SS_RAW_INTR_95_64r", U0_M0SS_RAW_INTR_95_64r },
    { "U0_M0SS_STATUSr", U0_M0SS_STATUSr },
    { "U0_M0SS_TCM_CTRLr", U0_M0SS_TCM_CTRLr },
    { "U0_SW_PROG_INTR_CLRr", U0_SW_PROG_INTR_CLRr },
    { "U0_SW_PROG_INTR_ENABLEr", U0_SW_PROG_INTR_ENABLEr },
    { "U0_SW_PROG_INTR_RAW_STATUSr", U0_SW_PROG_INTR_RAW_STATUSr },
    { "U0_SW_PROG_INTR_SETr", U0_SW_PROG_INTR_SETr },
    { "U0_SW_PROG_INTR_STATUSr", U0_SW_PROG_INTR_STATUSr },
    { "U1_M0SS_CONTROLr", U1_M0SS_CONTROLr },
    { "U1_M0SS_DEBUG_CONTROLr", U1_M0SS_DEBUG_CONTROLr },
    { "U1_M0SS_ECC_CTRLr", U1_M0SS_ECC_CTRLr },
    { "U1_M0SS_ECC_STATUSr", U1_M0SS_ECC_STATUSr },
    { "U1_M0SS_ECOr", U1_M0SS_ECOr },
    { "U1_M0SS_INTR_127_96r", U1_M0SS_INTR_127_96r },
    { "U1_M0SS_INTR_159_128r", U1_M0SS_INTR_159_128r },
    { "U1_M0SS_INTR_191_160r", U1_M0SS_INTR_191_160r },
    { "U1_M0SS_INTR_223_192r", U1_M0SS_INTR_223_192r },
    { "U1_M0SS_INTR_255_224r", U1_M0SS_INTR_255_224r },
    { "U1_M0SS_INTR_31_0r", U1_M0SS_INTR_31_0r },
    { "U1_M0SS_INTR_63_32r", U1_M0SS_INTR_63_32r },
    { "U1_M0SS_INTR_95_64r", U1_M0SS_INTR_95_64r },
    { "U1_M0SS_INTR_CONTROLr", U1_M0SS_INTR_CONTROLr },
    { "U1_M0SS_INTR_ENABLEr", U1_M0SS_INTR_ENABLEr },
    { "U1_M0SS_INTR_MASK_127_96r", U1_M0SS_INTR_MASK_127_96r },
    { "U1_M0SS_INTR_MASK_159_128r", U1_M0SS_INTR_MASK_159_128r },
    { "U1_M0SS_INTR_MASK_191_160r", U1_M0SS_INTR_MASK_191_160r },
    { "U1_M0SS_INTR_MASK_223_192r", U1_M0SS_INTR_MASK_223_192r },
    { "U1_M0SS_INTR_MASK_255_224r", U1_M0SS_INTR_MASK_255_224r },
    { "U1_M0SS_INTR_MASK_31_0r", U1_M0SS_INTR_MASK_31_0r },
    { "U1_M0SS_INTR_MASK_63_32r", U1_M0SS_INTR_MASK_63_32r },
    { "U1_M0SS_INTR_MASK_95_64r", U1_M0SS_INTR_MASK_95_64r },
    { "U1_M0SS_RAW_INTR_127_96r", U1_M0SS_RAW_INTR_127_96r },
    { "U1_M0SS_RAW_INTR_159_128r", U1_M0SS_RAW_INTR_159_128r },
    { "U1_M0SS_RAW_INTR_191_160r", U1_M0SS_RAW_INTR_191_160r },
    { "U1_M0SS_RAW_INTR_223_192r", U1_M0SS_RAW_INTR_223_192r },
    { "U1_M0SS_RAW_INTR_255_224r", U1_M0SS_RAW_INTR_255_224r },
    { "U1_M0SS_RAW_INTR_31_0r", U1_M0SS_RAW_INTR_31_0r },
    { "U1_M0SS_RAW_INTR_63_32r", U1_M0SS_RAW_INTR_63_32r },
    { "U1_M0SS_RAW_INTR_95_64r", U1_M0SS_RAW_INTR_95_64r },
    { "U1_M0SS_STATUSr", U1_M0SS_STATUSr },
    { "U1_M0SS_TCM_CTRLr", U1_M0SS_TCM_CTRLr },
    { "U1_SW_PROG_INTR_CLRr", U1_SW_PROG_INTR_CLRr },
    { "U1_SW_PROG_INTR_ENABLEr", U1_SW_PROG_INTR_ENABLEr },
    { "U1_SW_PROG_INTR_RAW_STATUSr", U1_SW_PROG_INTR_RAW_STATUSr },
    { "U1_SW_PROG_INTR_SETr", U1_SW_PROG_INTR_SETr },
    { "U1_SW_PROG_INTR_STATUSr", U1_SW_PROG_INTR_STATUSr },
    { "U2_M0SS_CONTROLr", U2_M0SS_CONTROLr },
    { "U2_M0SS_DEBUG_CONTROLr", U2_M0SS_DEBUG_CONTROLr },
    { "U2_M0SS_ECC_CTRLr", U2_M0SS_ECC_CTRLr },
    { "U2_M0SS_ECC_STATUSr", U2_M0SS_ECC_STATUSr },
    { "U2_M0SS_ECOr", U2_M0SS_ECOr },
    { "U2_M0SS_INTR_127_96r", U2_M0SS_INTR_127_96r },
    { "U2_M0SS_INTR_159_128r", U2_M0SS_INTR_159_128r },
    { "U2_M0SS_INTR_191_160r", U2_M0SS_INTR_191_160r },
    { "U2_M0SS_INTR_223_192r", U2_M0SS_INTR_223_192r },
    { "U2_M0SS_INTR_255_224r", U2_M0SS_INTR_255_224r },
    { "U2_M0SS_INTR_31_0r", U2_M0SS_INTR_31_0r },
    { "U2_M0SS_INTR_63_32r", U2_M0SS_INTR_63_32r },
    { "U2_M0SS_INTR_95_64r", U2_M0SS_INTR_95_64r },
    { "U2_M0SS_INTR_CONTROLr", U2_M0SS_INTR_CONTROLr },
    { "U2_M0SS_INTR_ENABLEr", U2_M0SS_INTR_ENABLEr },
    { "U2_M0SS_INTR_MASK_127_96r", U2_M0SS_INTR_MASK_127_96r },
    { "U2_M0SS_INTR_MASK_159_128r", U2_M0SS_INTR_MASK_159_128r },
    { "U2_M0SS_INTR_MASK_191_160r", U2_M0SS_INTR_MASK_191_160r },
    { "U2_M0SS_INTR_MASK_223_192r", U2_M0SS_INTR_MASK_223_192r },
    { "U2_M0SS_INTR_MASK_255_224r", U2_M0SS_INTR_MASK_255_224r },
    { "U2_M0SS_INTR_MASK_31_0r", U2_M0SS_INTR_MASK_31_0r },
    { "U2_M0SS_INTR_MASK_63_32r", U2_M0SS_INTR_MASK_63_32r },
    { "U2_M0SS_INTR_MASK_95_64r", U2_M0SS_INTR_MASK_95_64r },
    { "U2_M0SS_RAW_INTR_127_96r", U2_M0SS_RAW_INTR_127_96r },
    { "U2_M0SS_RAW_INTR_159_128r", U2_M0SS_RAW_INTR_159_128r },
    { "U2_M0SS_RAW_INTR_191_160r", U2_M0SS_RAW_INTR_191_160r },
    { "U2_M0SS_RAW_INTR_223_192r", U2_M0SS_RAW_INTR_223_192r },
    { "U2_M0SS_RAW_INTR_255_224r", U2_M0SS_RAW_INTR_255_224r },
    { "U2_M0SS_RAW_INTR_31_0r", U2_M0SS_RAW_INTR_31_0r },
    { "U2_M0SS_RAW_INTR_63_32r", U2_M0SS_RAW_INTR_63_32r },
    { "U2_M0SS_RAW_INTR_95_64r", U2_M0SS_RAW_INTR_95_64r },
    { "U2_M0SS_STATUSr", U2_M0SS_STATUSr },
    { "U2_M0SS_TCM_CTRLr", U2_M0SS_TCM_CTRLr },
    { "U2_SW_PROG_INTR_CLRr", U2_SW_PROG_INTR_CLRr },
    { "U2_SW_PROG_INTR_ENABLEr", U2_SW_PROG_INTR_ENABLEr },
    { "U2_SW_PROG_INTR_RAW_STATUSr", U2_SW_PROG_INTR_RAW_STATUSr },
    { "U2_SW_PROG_INTR_SETr", U2_SW_PROG_INTR_SETr },
    { "U2_SW_PROG_INTR_STATUSr", U2_SW_PROG_INTR_STATUSr },
    { "U3_M0SS_CONTROLr", U3_M0SS_CONTROLr },
    { "U3_M0SS_DEBUG_CONTROLr", U3_M0SS_DEBUG_CONTROLr },
    { "U3_M0SS_ECC_CTRLr", U3_M0SS_ECC_CTRLr },
    { "U3_M0SS_ECC_STATUSr", U3_M0SS_ECC_STATUSr },
    { "U3_M0SS_ECOr", U3_M0SS_ECOr },
    { "U3_M0SS_INTR_127_96r", U3_M0SS_INTR_127_96r },
    { "U3_M0SS_INTR_159_128r", U3_M0SS_INTR_159_128r },
    { "U3_M0SS_INTR_191_160r", U3_M0SS_INTR_191_160r },
    { "U3_M0SS_INTR_223_192r", U3_M0SS_INTR_223_192r },
    { "U3_M0SS_INTR_255_224r", U3_M0SS_INTR_255_224r },
    { "U3_M0SS_INTR_31_0r", U3_M0SS_INTR_31_0r },
    { "U3_M0SS_INTR_63_32r", U3_M0SS_INTR_63_32r },
    { "U3_M0SS_INTR_95_64r", U3_M0SS_INTR_95_64r },
    { "U3_M0SS_INTR_CONTROLr", U3_M0SS_INTR_CONTROLr },
    { "U3_M0SS_INTR_ENABLEr", U3_M0SS_INTR_ENABLEr },
    { "U3_M0SS_INTR_MASK_127_96r", U3_M0SS_INTR_MASK_127_96r },
    { "U3_M0SS_INTR_MASK_159_128r", U3_M0SS_INTR_MASK_159_128r },
    { "U3_M0SS_INTR_MASK_191_160r", U3_M0SS_INTR_MASK_191_160r },
    { "U3_M0SS_INTR_MASK_223_192r", U3_M0SS_INTR_MASK_223_192r },
    { "U3_M0SS_INTR_MASK_255_224r", U3_M0SS_INTR_MASK_255_224r },
    { "U3_M0SS_INTR_MASK_31_0r", U3_M0SS_INTR_MASK_31_0r },
    { "U3_M0SS_INTR_MASK_63_32r", U3_M0SS_INTR_MASK_63_32r },
    { "U3_M0SS_INTR_MASK_95_64r", U3_M0SS_INTR_MASK_95_64r },
    { "U3_M0SS_RAW_INTR_127_96r", U3_M0SS_RAW_INTR_127_96r },
    { "U3_M0SS_RAW_INTR_159_128r", U3_M0SS_RAW_INTR_159_128r },
    { "U3_M0SS_RAW_INTR_191_160r", U3_M0SS_RAW_INTR_191_160r },
    { "U3_M0SS_RAW_INTR_223_192r", U3_M0SS_RAW_INTR_223_192r },
    { "U3_M0SS_RAW_INTR_255_224r", U3_M0SS_RAW_INTR_255_224r },
    { "U3_M0SS_RAW_INTR_31_0r", U3_M0SS_RAW_INTR_31_0r },
    { "U3_M0SS_RAW_INTR_63_32r", U3_M0SS_RAW_INTR_63_32r },
    { "U3_M0SS_RAW_INTR_95_64r", U3_M0SS_RAW_INTR_95_64r },
    { "U3_M0SS_STATUSr", U3_M0SS_STATUSr },
    { "U3_M0SS_TCM_CTRLr", U3_M0SS_TCM_CTRLr },
    { "U3_SW_PROG_INTR_CLRr", U3_SW_PROG_INTR_CLRr },
    { "U3_SW_PROG_INTR_ENABLEr", U3_SW_PROG_INTR_ENABLEr },
    { "U3_SW_PROG_INTR_RAW_STATUSr", U3_SW_PROG_INTR_RAW_STATUSr },
    { "U3_SW_PROG_INTR_SETr", U3_SW_PROG_INTR_SETr },
    { "U3_SW_PROG_INTR_STATUSr", U3_SW_PROG_INTR_STATUSr },
    { "INVALID_PT", BCM56880_A0_ENUM_COUNT },
};

/* enum SER_BLK_KEY_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_blk_key_type_t_enum[BCM56880_A0_LRD_SER_BLK_KEY_TYPE_T_ENUM_COUNT] = {
    { "SER_BLK_ALL", 0 },
    { "SER_BLK_MMU", 1 },
    { "SER_BLK_IPIPE", 2 },
    { "SER_BLK_EPIPE", 3 },
    { "SER_BLK_PGW", 4 },
    { "SER_BLK_PORT", 5 },
};

/* enum SER_BLK_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_blk_type_t_enum[BCM56880_A0_LRD_SER_BLK_TYPE_T_ENUM_COUNT] = {
    { "SER_BLK_MMU", 1 },
    { "SER_BLK_IPIPE", 2 },
    { "SER_BLK_EPIPE", 3 },
    { "SER_BLK_PGW", 4 },
    { "SER_BLK_PORT", 5 },
};

/* enum SER_CHECK_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_check_type_t_enum[BCM56880_A0_LRD_SER_CHECK_TYPE_T_ENUM_COUNT] = {
    { "SER_NO_CHECK", 0 },
    { "SER_PARITY_CHECK", 1 },
    { "SER_ECC_CHECK", 2 },
};

/* enum SER_ERROR_BIT_NUM_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_error_bit_num_t_enum[BCM56880_A0_LRD_SER_ERROR_BIT_NUM_T_ENUM_COUNT] = {
    { "SER_SINGLE_BIT_ERR", 0 },
    { "SER_DOUBLE_BIT_ERR", 1 },
};

/* enum SER_ERROR_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_error_type_t_enum[BCM56880_A0_LRD_SER_ERROR_TYPE_T_ENUM_COUNT] = {
    { "SER_ERR_PARITY", 0 },
    { "SER_ERR_ECC_1BIT", 1 },
    { "SER_ERR_ECC_2BIT", 2 },
};

/* enum SER_INSTRUCTION_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_instruction_type_t_enum[BCM56880_A0_LRD_SER_INSTRUCTION_TYPE_T_ENUM_COUNT] = {
    { "SER_INSTRUCTION_SOP", 0 },
    { "SER_INSTRUCTION_MOP", 1 },
    { "SER_INSTRUCTION_EOP", 2 },
    { "SER_INSTRUCTION_SBUS", 3 },
    { "SER_INSTRUCTION_OTHER", 4 },
    { "SER_INSTRUCTION_MMU", 5 },
    { "SER_INSTRUCTION_PORT", 6 },
};

/* enum SER_MEM_SCAN_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_mem_scan_mode_t_enum[BCM56880_A0_LRD_SER_MEM_SCAN_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "ENABLE_DEFAULT_SCAN", 1 },
    { "ENABLE_SW_SCAN", 2 },
    { "ENABLE_HW_SCAN", 3 },
};

/* enum SER_MEM_SCAN_STATUS_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_mem_scan_status_t_enum[BCM56880_A0_LRD_SER_MEM_SCAN_STATUS_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "USING_SW_SCAN", 1 },
    { "USING_HW_SCAN", 2 },
};

/* enum SER_RECOVERY_KEY_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_recovery_key_type_t_enum[BCM56880_A0_LRD_SER_RECOVERY_KEY_TYPE_T_ENUM_COUNT] = {
    { "SER_RECOVERY_ALL", 0 },
    { "SER_RECOVERY_CACHE_RESTORE", 1 },
    { "SER_RECOVERY_ENTRY_CLEAR", 2 },
    { "SER_RECOVERY_NO_OPERATION", 3 },
};

/* enum SER_RECOVERY_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_recovery_type_t_enum[BCM56880_A0_LRD_SER_RECOVERY_TYPE_T_ENUM_COUNT] = {
    { "SER_RECOVERY_CACHE_RESTORE", 1 },
    { "SER_RECOVERY_ENTRY_CLEAR", 2 },
    { "SER_RECOVERY_NO_OPERATION", 3 },
};

/* enum SER_VALIDATE_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ser_validate_type_t_enum[BCM56880_A0_LRD_SER_VALIDATE_TYPE_T_ENUM_COUNT] = {
    { "SER_VALIDATION", 0 },
    { "SER_NO_VALIDATION", 1 },
};

/* enum STG_STATE_T */
static const shr_enum_map_t bcm56880_a0_lrd_stg_state_t_enum[BCM56880_A0_LRD_STG_STATE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "BLOCK", 1 },
    { "LEARN", 2 },
    { "FORWARD", 3 },
};

/* enum SYNCE_CLK_DIVISOR_T */
static const shr_enum_map_t bcm56880_a0_lrd_synce_clk_divisor_t_enum[BCM56880_A0_LRD_SYNCE_CLK_DIVISOR_T_ENUM_COUNT] = {
    { "DIVIDE_BY_1", 0 },
    { "DIVIDE_BY_5", 1 },
    { "DIVIDE_BY_10", 2 },
    { "DIVIDE_BY_2", 3 },
};

/* enum SYNCE_CLK_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_synce_clk_type_t_enum[BCM56880_A0_LRD_SYNCE_CLK_TYPE_T_ENUM_COUNT] = {
    { "CLK_PRIMARY", 0 },
    { "CLK_BACKUP", 1 },
};

/* enum TM_CPU_SCHED_NODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_cpu_sched_node_t_enum[BCM56880_A0_LRD_TM_CPU_SCHED_NODE_T_ENUM_COUNT] = {
    { "L0_SCHED_NODE", 0 },
    { "L1_SCHED_NODE_MC", 2 },
};

/* enum TM_CUT_THROUGH_CLASS_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_cut_through_class_t_enum[BCM56880_A0_LRD_TM_CUT_THROUGH_CLASS_T_ENUM_COUNT] = {
    { "SAF_MODE", 0 },
    { "CUT_THROUGH_CLASS_10G", 1 },
    { "CUT_THROUGH_CLASS_25G", 2 },
    { "CUT_THROUGH_CLASS_40G", 3 },
    { "CUT_THROUGH_CLASS_50G", 4 },
    { "CUT_THROUGH_CLASS_100G", 5 },
    { "CUT_THROUGH_CLASS_200G", 6 },
    { "CUT_THROUGH_CLASS_400G", 7 },
};

/* enum TM_ING_THD_MIN_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_ing_thd_min_t_enum[BCM56880_A0_LRD_TM_ING_THD_MIN_T_ENUM_COUNT] = {
    { "USE_PRI_GRP_MIN", 0 },
    { "USE_PORT_SERVICE_POOL_MIN", 1 },
};

/* enum TM_PERCENTAGE_VALUE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_percentage_value_t_enum[BCM56880_A0_LRD_TM_PERCENTAGE_VALUE_T_ENUM_COUNT] = {
    { "PERCENTAGE_1000", 0 },
    { "PERCENTAGE_125", 1 },
    { "PERCENTAGE_250", 2 },
    { "PERCENTAGE_375", 3 },
    { "PERCENTAGE_500", 4 },
    { "PERCENTAGE_675", 5 },
    { "PERCENTAGE_750", 6 },
    { "PERCENTAGE_875", 7 },
};

/* enum TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_pfc_deadlock_detection_timer_unit_t_enum[BCM56880_A0_LRD_TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T_ENUM_COUNT] = {
    { "TIME_1_MS", 0 },
    { "TIME_10_MS", 1 },
    { "TIME_100_MS", 2 },
};

/* enum TM_SCHED_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_sched_mode_t_enum[BCM56880_A0_LRD_TM_SCHED_MODE_T_ENUM_COUNT] = {
    { "SP", 0 },
    { "RR", 1 },
};

/* enum TM_SCHED_NODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_sched_node_t_enum[BCM56880_A0_LRD_TM_SCHED_NODE_T_ENUM_COUNT] = {
    { "L0_SCHED_NODE", 0 },
    { "L1_SCHED_NODE_UC", 1 },
    { "L1_SCHED_NODE_MC", 2 },
};

/* enum TM_THD_ALPHA_VALUE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_thd_alpha_value_t_enum[BCM56880_A0_LRD_TM_THD_ALPHA_VALUE_T_ENUM_COUNT] = {
    { "ALPHA_1_128", 0 },
    { "ALPHA_1_64", 1 },
    { "ALPHA_1_32", 2 },
    { "ALPHA_1_16", 3 },
    { "ALPHA_1_8", 4 },
    { "ALPHA_1_4", 5 },
    { "ALPHA_1_2", 6 },
    { "ALPHA_1", 7 },
    { "ALPHA_2", 8 },
    { "ALPHA_4", 9 },
    { "ALPHA_8", 10 },
};

/* enum TM_THD_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_thd_mode_t_enum[BCM56880_A0_LRD_TM_THD_MODE_T_ENUM_COUNT] = {
    { "LOSSY", 0 },
    { "LOSSLESS", 1 },
    { "LOSSY_AND_LOSSLESS", 2 },
};

/* enum TM_WRED_DROP_PERCENTAGE_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_wred_drop_percentage_t_enum[BCM56880_A0_LRD_TM_WRED_DROP_PERCENTAGE_T_ENUM_COUNT] = {
    { "TM_WRED_DROP_PERCENTAGE_0", 0 },
    { "TM_WRED_DROP_PERCENTAGE_1", 1 },
    { "TM_WRED_DROP_PERCENTAGE_2", 2 },
    { "TM_WRED_DROP_PERCENTAGE_3", 3 },
    { "TM_WRED_DROP_PERCENTAGE_4", 4 },
    { "TM_WRED_DROP_PERCENTAGE_5", 5 },
    { "TM_WRED_DROP_PERCENTAGE_6", 6 },
    { "TM_WRED_DROP_PERCENTAGE_7", 7 },
    { "TM_WRED_DROP_PERCENTAGE_8", 8 },
    { "TM_WRED_DROP_PERCENTAGE_9", 9 },
    { "TM_WRED_DROP_PERCENTAGE_10", 10 },
    { "TM_WRED_DROP_PERCENTAGE_25", 11 },
    { "TM_WRED_DROP_PERCENTAGE_50", 12 },
    { "TM_WRED_DROP_PERCENTAGE_75", 13 },
    { "TM_WRED_DROP_PERCENTAGE_100", 14 },
};

/* enum TM_WRED_JITTER_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_wred_jitter_t_enum[BCM56880_A0_LRD_TM_WRED_JITTER_T_ENUM_COUNT] = {
    { "TM_WRED_JITTER_RANGE_50NS_0", 1 },
    { "TM_WRED_JITTER_RANGE_150NS_0", 2 },
    { "TM_WRED_JITTER_RANGE_350NS_0", 3 },
    { "TM_WRED_JITTER_RANGE_750NS_0", 4 },
    { "TM_WRED_JITTER_RANGE_1550NS_0", 5 },
    { "TM_WRED_JITTER_RANGE_3150NS_0", 6 },
    { "TM_WRED_JITTER_RANGE_6350NS_0", 7 },
};

/* enum TM_WRED_TIME_DOMAIN_T */
static const shr_enum_map_t bcm56880_a0_lrd_tm_wred_time_domain_t_enum[BCM56880_A0_LRD_TM_WRED_TIME_DOMAIN_T_ENUM_COUNT] = {
    { "TIME_DOMAIN_0_5_US", 0 },
    { "TIME_DOMAIN_1_US", 1 },
    { "TIME_DOMAIN_1_5_US", 2 },
    { "TIME_DOMAIN_2_US", 3 },
    { "TIME_DOMAIN_2_5_US", 4 },
    { "TIME_DOMAIN_3_US", 5 },
    { "TIME_DOMAIN_3_5_US", 6 },
    { "TIME_DOMAIN_4_US", 7 },
    { "TIME_DOMAIN_4_5_US", 8 },
    { "TIME_DOMAIN_5_US", 9 },
    { "TIME_DOMAIN_5_5_US", 10 },
    { "TIME_DOMAIN_6_US", 11 },
    { "TIME_DOMAIN_6_5_US", 12 },
    { "TIME_DOMAIN_7_US", 13 },
    { "TIME_DOMAIN_7_5_US", 14 },
    { "TIME_DOMAIN_8_US", 15 },
    { "TIME_DOMAIN_8_5_US", 16 },
    { "TIME_DOMAIN_9_US", 17 },
    { "TIME_DOMAIN_9_5_US", 18 },
    { "TIME_DOMAIN_10_US", 19 },
    { "TIME_DOMAIN_10_5_US", 20 },
    { "TIME_DOMAIN_11_US", 21 },
    { "TIME_DOMAIN_11_5_US", 22 },
    { "TIME_DOMAIN_12_US", 23 },
    { "TIME_DOMAIN_12_5_US", 24 },
    { "TIME_DOMAIN_13_US", 25 },
    { "TIME_DOMAIN_13_5_US", 26 },
    { "TIME_DOMAIN_14_US", 27 },
    { "TIME_DOMAIN_14_5_US", 28 },
    { "TIME_DOMAIN_15_US", 29 },
    { "TIME_DOMAIN_15_5_US", 30 },
    { "TIME_DOMAIN_16_US", 31 },
    { "TIME_DOMAIN_16_5_US", 32 },
    { "TIME_DOMAIN_17_US", 33 },
    { "TIME_DOMAIN_17_5_US", 34 },
    { "TIME_DOMAIN_18_US", 35 },
    { "TIME_DOMAIN_18_5_US", 36 },
    { "TIME_DOMAIN_19_US", 37 },
    { "TIME_DOMAIN_19_5_US", 38 },
    { "TIME_DOMAIN_20_US", 39 },
    { "TIME_DOMAIN_20_5_US", 40 },
    { "TIME_DOMAIN_21_US", 41 },
    { "TIME_DOMAIN_21_5_US", 42 },
    { "TIME_DOMAIN_22_US", 43 },
    { "TIME_DOMAIN_22_5_US", 44 },
    { "TIME_DOMAIN_23_US", 45 },
    { "TIME_DOMAIN_23_5_US", 46 },
    { "TIME_DOMAIN_24_US", 47 },
    { "TIME_DOMAIN_24_5_US", 48 },
    { "TIME_DOMAIN_25_US", 49 },
    { "TIME_DOMAIN_25_5_US", 50 },
    { "TIME_DOMAIN_26_US", 51 },
    { "TIME_DOMAIN_26_5_US", 52 },
    { "TIME_DOMAIN_27_US", 53 },
    { "TIME_DOMAIN_27_5_US", 54 },
    { "TIME_DOMAIN_28_US", 55 },
    { "TIME_DOMAIN_28_5_US", 56 },
    { "TIME_DOMAIN_29_US", 57 },
    { "TIME_DOMAIN_29_5_US", 58 },
    { "TIME_DOMAIN_30_US", 59 },
    { "TIME_DOMAIN_30_5_US", 60 },
    { "TIME_DOMAIN_31_US", 61 },
    { "TIME_DOMAIN_31_5_US", 62 },
    { "TIME_DOMAIN_32_US", 63 },
};

/* enum TRUNK_HASH_FLOW_ID_SRC_T */
static const shr_enum_map_t bcm56880_a0_lrd_trunk_hash_flow_id_src_t_enum[BCM56880_A0_LRD_TRUNK_HASH_FLOW_ID_SRC_T_ENUM_COUNT] = {
    { "HASH_A0_LO", 0 },
    { "HASH_A0_HI", 1 },
    { "HASH_A1_LO", 2 },
    { "HASH_A1_HI", 3 },
    { "HASH_B0_LO", 4 },
    { "HASH_B0_HI", 5 },
    { "HASH_B1_LO", 6 },
    { "HASH_B1_HI", 7 },
    { "HASH_C0_LO", 8 },
    { "HASH_C0_HI", 9 },
    { "HASH_C1_LO", 10 },
    { "HASH_C1_HI", 11 },
    { "BUS_HASH_INDEX", 12 },
};

/* enum TRUNK_RH_SIZE_T */
static const shr_enum_map_t bcm56880_a0_lrd_trunk_rh_size_t_enum[BCM56880_A0_LRD_TRUNK_RH_SIZE_T_ENUM_COUNT] = {
    { "RH_SIZE_64", 0 },
    { "RH_SIZE_128", 1 },
};

/* enum TRUNK_SYSTEM_RH_SIZE_T */
static const shr_enum_map_t bcm56880_a0_lrd_trunk_system_rh_size_t_enum[BCM56880_A0_LRD_TRUNK_SYSTEM_RH_SIZE_T_ENUM_COUNT] = {
    { "RH_SIZE_64", 0 },
};

/* enum TS_CF_UPDATE_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ts_cf_update_mode_t_enum[BCM56880_A0_LRD_TS_CF_UPDATE_MODE_T_ENUM_COUNT] = {
    { "DISABLE", 0 },
    { "PORT_BASED_ENABLE", 1 },
    { "ING_UPDATE_BASED_ENABLE", 2 },
};

/* enum TS_IEEE1588_VERSION_T */
static const shr_enum_map_t bcm56880_a0_lrd_ts_ieee1588_version_t_enum[BCM56880_A0_LRD_TS_IEEE1588_VERSION_T_ENUM_COUNT] = {
    { "VER_EQ_2", 0 },
    { "VER_GT_OR_EQ_2", 1 },
};

/* enum TS_TIMESTAMPING_MODE_T */
static const shr_enum_map_t bcm56880_a0_lrd_ts_timestamping_mode_t_enum[BCM56880_A0_LRD_TS_TIMESTAMPING_MODE_T_ENUM_COUNT] = {
    { "TIMESTAMP_32_MODE", 0 },
    { "TIMESTAMP_48_MODE", 1 },
};

/* enum VLAN_TAG_TYPE_T */
static const shr_enum_map_t bcm56880_a0_lrd_vlan_tag_type_t_enum[BCM56880_A0_LRD_VLAN_TAG_TYPE_T_ENUM_COUNT] = {
    { "UNTAGGED", 0 },
    { "SINGLE_TAGGED", 1 },
    { "DOUBLE_TAGGED", 2 },
};

const bcmltd_enum_type_t
bcm56880_a0_lrd_enum_type[BCM56880_A0_LRD_ENUM_TYPE_COUNT] = {
    {
        "ALPM_CONTROL_STATE_T",
        BCM56880_A0_LRD_ALPM_CONTROL_STATE_T_ENUM_COUNT,
        bcm56880_a0_lrd_alpm_control_state_t_enum,
    },
    {
        "ALPM_DB_T",
        BCM56880_A0_LRD_ALPM_DB_T_ENUM_COUNT,
        bcm56880_a0_lrd_alpm_db_t_enum,
    },
    {
        "ALPM_KEY_INPUT_T",
        BCM56880_A0_LRD_ALPM_KEY_INPUT_T_ENUM_COUNT,
        bcm56880_a0_lrd_alpm_key_input_t_enum,
    },
    {
        "ALPM_KEY_TYPE_T",
        BCM56880_A0_LRD_ALPM_KEY_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_alpm_key_type_t_enum,
    },
    {
        "CTR_EFLEX_OBJ_SRC_T",
        BCM56880_A0_LRD_CTR_EFLEX_OBJ_SRC_T_ENUM_COUNT,
        bcm56880_a0_lrd_ctr_eflex_obj_src_t_enum,
    },
    {
        "CTR_EFLEX_SCALE_T",
        BCM56880_A0_LRD_CTR_EFLEX_SCALE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ctr_eflex_scale_t_enum,
    },
    {
        "CTR_EFLEX_STOP_TRIGGER_T",
        BCM56880_A0_LRD_CTR_EFLEX_STOP_TRIGGER_T_ENUM_COUNT,
        bcm56880_a0_lrd_ctr_eflex_stop_trigger_t_enum,
    },
    {
        "DEVICE_BS_PLL_REF_CLK_T",
        BCM56880_A0_LRD_DEVICE_BS_PLL_REF_CLK_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_bs_pll_ref_clk_t_enum,
    },
    {
        "DEVICE_CLK_FREQ_T",
        BCM56880_A0_LRD_DEVICE_CLK_FREQ_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_clk_freq_t_enum,
    },
    {
        "DEVICE_EM_BANK_TYPE_T",
        BCM56880_A0_LRD_DEVICE_EM_BANK_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_em_bank_type_t_enum,
    },
    {
        "DEVICE_EM_GROUP_ATTRIBUTE_T",
        BCM56880_A0_LRD_DEVICE_EM_GROUP_ATTRIBUTE_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_em_group_attribute_t_enum,
    },
    {
        "DEVICE_EM_TILE_MODE_ATTRIBUTE_T",
        BCM56880_A0_LRD_DEVICE_EM_TILE_MODE_ATTRIBUTE_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_em_tile_mode_attribute_t_enum,
    },
    {
        "DEVICE_EM_TILE_PDD_T",
        BCM56880_A0_LRD_DEVICE_EM_TILE_PDD_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_em_tile_pdd_t_enum,
    },
    {
        "DEVICE_HASH_VECTOR_T",
        BCM56880_A0_LRD_DEVICE_HASH_VECTOR_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_hash_vector_t_enum,
    },
    {
        "DEVICE_TS_GPIO_PIN_T",
        BCM56880_A0_LRD_DEVICE_TS_GPIO_PIN_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_ts_gpio_pin_t_enum,
    },
    {
        "DEVICE_TS_PLL_REF_CLK_T",
        BCM56880_A0_LRD_DEVICE_TS_PLL_REF_CLK_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_ts_pll_ref_clk_t_enum,
    },
    {
        "DEVICE_VARIANT_T",
        BCM56880_A0_LRD_DEVICE_VARIANT_T_ENUM_COUNT,
        bcm56880_a0_lrd_device_variant_t_enum,
    },
    {
        "DLB_ASSIGNMENT_MODE_T",
        BCM56880_A0_LRD_DLB_ASSIGNMENT_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_dlb_assignment_mode_t_enum,
    },
    {
        "DLB_FLOW_SET_SIZE_T",
        BCM56880_A0_LRD_DLB_FLOW_SET_SIZE_T_ENUM_COUNT,
        bcm56880_a0_lrd_dlb_flow_set_size_t_enum,
    },
    {
        "DLB_PORT_SCALING_FACTOR_T",
        BCM56880_A0_LRD_DLB_PORT_SCALING_FACTOR_T_ENUM_COUNT,
        bcm56880_a0_lrd_dlb_port_scaling_factor_t_enum,
    },
    {
        "DLB_TRUNK_HASH_FLOW_ID_SRC_T",
        BCM56880_A0_LRD_DLB_TRUNK_HASH_FLOW_ID_SRC_T_ENUM_COUNT,
        bcm56880_a0_lrd_dlb_trunk_hash_flow_id_src_t_enum,
    },
    {
        "ECMP_HASH_FLOW_ID_SRC_T",
        BCM56880_A0_LRD_ECMP_HASH_FLOW_ID_SRC_T_ENUM_COUNT,
        bcm56880_a0_lrd_ecmp_hash_flow_id_src_t_enum,
    },
    {
        "ECMP_PROFILE_ID_T",
        BCM56880_A0_LRD_ECMP_PROFILE_ID_T_ENUM_COUNT,
        bcm56880_a0_lrd_ecmp_profile_id_t_enum,
    },
    {
        "EGR_OBJECT_SEL_T",
        BCM56880_A0_LRD_EGR_OBJECT_SEL_T_ENUM_COUNT,
        bcm56880_a0_lrd_egr_object_sel_t_enum,
    },
    {
        "ENUM_NAME_T",
        BCM56880_A0_LRD_ENUM_NAME_T_ENUM_COUNT,
        bcm56880_a0_lrd_enum_name_t_enum,
    },
    {
        "ETRAP_CRITICAL_T",
        BCM56880_A0_LRD_ETRAP_CRITICAL_T_ENUM_COUNT,
        bcm56880_a0_lrd_etrap_critical_t_enum,
    },
    {
        "ETRAP_HASH_SEL_T",
        BCM56880_A0_LRD_ETRAP_HASH_SEL_T_ENUM_COUNT,
        bcm56880_a0_lrd_etrap_hash_sel_t_enum,
    },
    {
        "ETRAP_INTERVAL_T",
        BCM56880_A0_LRD_ETRAP_INTERVAL_T_ENUM_COUNT,
        bcm56880_a0_lrd_etrap_interval_t_enum,
    },
    {
        "EVICTION_MODE_T",
        BCM56880_A0_LRD_EVICTION_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_eviction_mode_t_enum,
    },
    {
        "FLEX_DIGEST_ALGORITHM_T",
        BCM56880_A0_LRD_FLEX_DIGEST_ALGORITHM_T_ENUM_COUNT,
        bcm56880_a0_lrd_flex_digest_algorithm_t_enum,
    },
    {
        "FLEX_QOS_EGR_BASE_INDEX_SOURCE_T",
        BCM56880_A0_LRD_FLEX_QOS_EGR_BASE_INDEX_SOURCE_T_ENUM_COUNT,
        bcm56880_a0_lrd_flex_qos_egr_base_index_source_t_enum,
    },
    {
        "FLEX_STATE_EGR_INSTANCE_T",
        BCM56880_A0_LRD_FLEX_STATE_EGR_INSTANCE_T_ENUM_COUNT,
        bcm56880_a0_lrd_flex_state_egr_instance_t_enum,
    },
    {
        "L3_MTU_ADJUST_MODE_T",
        BCM56880_A0_LRD_L3_MTU_ADJUST_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_l3_mtu_adjust_mode_t_enum,
    },
    {
        "LB_HASH_ENTROPY_HASH_FLOW_ID_SRC_T",
        BCM56880_A0_LRD_LB_HASH_ENTROPY_HASH_FLOW_ID_SRC_T_ENUM_COUNT,
        bcm56880_a0_lrd_lb_hash_entropy_hash_flow_id_src_t_enum,
    },
    {
        "LB_HASH_RESULT_SIZE_T",
        BCM56880_A0_LRD_LB_HASH_RESULT_SIZE_T_ENUM_COUNT,
        bcm56880_a0_lrd_lb_hash_result_size_t_enum,
    },
    {
        "LB_HASH_SUBSET_SELECT_T",
        BCM56880_A0_LRD_LB_HASH_SUBSET_SELECT_T_ENUM_COUNT,
        bcm56880_a0_lrd_lb_hash_subset_select_t_enum,
    },
    {
        "LFID_T",
        BCM56880_A0_LRD_LFID_T_ENUM_COUNT,
        bcm56880_a0_lrd_lfid_t_enum,
    },
    {
        "LTID_T",
        BCM56880_A0_LRD_LTID_T_ENUM_COUNT,
        bcm56880_a0_lrd_ltid_t_enum,
    },
    {
        "MASK_ACTION_T",
        BCM56880_A0_LRD_MASK_ACTION_T_ENUM_COUNT,
        bcm56880_a0_lrd_mask_action_t_enum,
    },
    {
        "MASK_TARGET_T",
        BCM56880_A0_LRD_MASK_TARGET_T_ENUM_COUNT,
        bcm56880_a0_lrd_mask_target_t_enum,
    },
    {
        "MIRROR_ENCAP_MODE_T",
        BCM56880_A0_LRD_MIRROR_ENCAP_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_mirror_encap_mode_t_enum,
    },
    {
        "MIRROR_METADATA_T",
        BCM56880_A0_LRD_MIRROR_METADATA_T_ENUM_COUNT,
        bcm56880_a0_lrd_mirror_metadata_t_enum,
    },
    {
        "MIRROR_SAMPLE_MODE_T",
        BCM56880_A0_LRD_MIRROR_SAMPLE_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_mirror_sample_mode_t_enum,
    },
    {
        "MIRROR_TRUNCATE_ACTION_T",
        BCM56880_A0_LRD_MIRROR_TRUNCATE_ACTION_T_ENUM_COUNT,
        bcm56880_a0_lrd_mirror_truncate_action_t_enum,
    },
    {
        "MIRROR_VXLAN_T",
        BCM56880_A0_LRD_MIRROR_VXLAN_T_ENUM_COUNT,
        bcm56880_a0_lrd_mirror_vxlan_t_enum,
    },
    {
        "MON_INBAND_TELEMETRY_EXPORT_ELEMENT_TYPE_T",
        BCM56880_A0_LRD_MON_INBAND_TELEMETRY_EXPORT_ELEMENT_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_mon_inband_telemetry_export_element_type_t_enum,
    },
    {
        "MPLS_EXP_POLICY_SEL_T",
        BCM56880_A0_LRD_MPLS_EXP_POLICY_SEL_T_ENUM_COUNT,
        bcm56880_a0_lrd_mpls_exp_policy_sel_t_enum,
    },
    {
        "PC_ABILITY_TYPE_T",
        BCM56880_A0_LRD_PC_ABILITY_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_pc_ability_type_t_enum,
    },
    {
        "PC_PM_MODE_T",
        BCM56880_A0_LRD_PC_PM_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_pc_pm_mode_t_enum,
    },
    {
        "PC_PM_PLL_VCO_RATE_T",
        BCM56880_A0_LRD_PC_PM_PLL_VCO_RATE_T_ENUM_COUNT,
        bcm56880_a0_lrd_pc_pm_pll_vco_rate_t_enum,
    },
    {
        "PFC_DEADLOCK_RECOVERY_ACTION_T",
        BCM56880_A0_LRD_PFC_DEADLOCK_RECOVERY_ACTION_T_ENUM_COUNT,
        bcm56880_a0_lrd_pfc_deadlock_recovery_action_t_enum,
    },
    {
        "PKT_PRI_TYPE_T",
        BCM56880_A0_LRD_PKT_PRI_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_pkt_pri_type_t_enum,
    },
    {
        "POLICY_SEL_T",
        BCM56880_A0_LRD_POLICY_SEL_T_ENUM_COUNT,
        bcm56880_a0_lrd_policy_sel_t_enum,
    },
    {
        "PORT_SYSTEM_DESTINATION_INDEX_SELECT_T",
        BCM56880_A0_LRD_PORT_SYSTEM_DESTINATION_INDEX_SELECT_T_ENUM_COUNT,
        bcm56880_a0_lrd_port_system_destination_index_select_t_enum,
    },
    {
        "PTID_T",
        BCM56880_A0_LRD_PTID_T_ENUM_COUNT,
        bcm56880_a0_lrd_ptid_t_enum,
    },
    {
        "SER_BLK_KEY_TYPE_T",
        BCM56880_A0_LRD_SER_BLK_KEY_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_blk_key_type_t_enum,
    },
    {
        "SER_BLK_TYPE_T",
        BCM56880_A0_LRD_SER_BLK_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_blk_type_t_enum,
    },
    {
        "SER_CHECK_TYPE_T",
        BCM56880_A0_LRD_SER_CHECK_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_check_type_t_enum,
    },
    {
        "SER_ERROR_BIT_NUM_T",
        BCM56880_A0_LRD_SER_ERROR_BIT_NUM_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_error_bit_num_t_enum,
    },
    {
        "SER_ERROR_TYPE_T",
        BCM56880_A0_LRD_SER_ERROR_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_error_type_t_enum,
    },
    {
        "SER_INSTRUCTION_TYPE_T",
        BCM56880_A0_LRD_SER_INSTRUCTION_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_instruction_type_t_enum,
    },
    {
        "SER_MEM_SCAN_MODE_T",
        BCM56880_A0_LRD_SER_MEM_SCAN_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_mem_scan_mode_t_enum,
    },
    {
        "SER_MEM_SCAN_STATUS_T",
        BCM56880_A0_LRD_SER_MEM_SCAN_STATUS_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_mem_scan_status_t_enum,
    },
    {
        "SER_RECOVERY_KEY_TYPE_T",
        BCM56880_A0_LRD_SER_RECOVERY_KEY_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_recovery_key_type_t_enum,
    },
    {
        "SER_RECOVERY_TYPE_T",
        BCM56880_A0_LRD_SER_RECOVERY_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_recovery_type_t_enum,
    },
    {
        "SER_VALIDATE_TYPE_T",
        BCM56880_A0_LRD_SER_VALIDATE_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ser_validate_type_t_enum,
    },
    {
        "STG_STATE_T",
        BCM56880_A0_LRD_STG_STATE_T_ENUM_COUNT,
        bcm56880_a0_lrd_stg_state_t_enum,
    },
    {
        "SYNCE_CLK_DIVISOR_T",
        BCM56880_A0_LRD_SYNCE_CLK_DIVISOR_T_ENUM_COUNT,
        bcm56880_a0_lrd_synce_clk_divisor_t_enum,
    },
    {
        "SYNCE_CLK_TYPE_T",
        BCM56880_A0_LRD_SYNCE_CLK_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_synce_clk_type_t_enum,
    },
    {
        "TM_CPU_SCHED_NODE_T",
        BCM56880_A0_LRD_TM_CPU_SCHED_NODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_cpu_sched_node_t_enum,
    },
    {
        "TM_CUT_THROUGH_CLASS_T",
        BCM56880_A0_LRD_TM_CUT_THROUGH_CLASS_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_cut_through_class_t_enum,
    },
    {
        "TM_ING_THD_MIN_T",
        BCM56880_A0_LRD_TM_ING_THD_MIN_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_ing_thd_min_t_enum,
    },
    {
        "TM_PERCENTAGE_VALUE_T",
        BCM56880_A0_LRD_TM_PERCENTAGE_VALUE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_percentage_value_t_enum,
    },
    {
        "TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T",
        BCM56880_A0_LRD_TM_PFC_DEADLOCK_DETECTION_TIMER_UNIT_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_pfc_deadlock_detection_timer_unit_t_enum,
    },
    {
        "TM_SCHED_MODE_T",
        BCM56880_A0_LRD_TM_SCHED_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_sched_mode_t_enum,
    },
    {
        "TM_SCHED_NODE_T",
        BCM56880_A0_LRD_TM_SCHED_NODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_sched_node_t_enum,
    },
    {
        "TM_THD_ALPHA_VALUE_T",
        BCM56880_A0_LRD_TM_THD_ALPHA_VALUE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_thd_alpha_value_t_enum,
    },
    {
        "TM_THD_MODE_T",
        BCM56880_A0_LRD_TM_THD_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_thd_mode_t_enum,
    },
    {
        "TM_WRED_DROP_PERCENTAGE_T",
        BCM56880_A0_LRD_TM_WRED_DROP_PERCENTAGE_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_wred_drop_percentage_t_enum,
    },
    {
        "TM_WRED_JITTER_T",
        BCM56880_A0_LRD_TM_WRED_JITTER_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_wred_jitter_t_enum,
    },
    {
        "TM_WRED_TIME_DOMAIN_T",
        BCM56880_A0_LRD_TM_WRED_TIME_DOMAIN_T_ENUM_COUNT,
        bcm56880_a0_lrd_tm_wred_time_domain_t_enum,
    },
    {
        "TRUNK_HASH_FLOW_ID_SRC_T",
        BCM56880_A0_LRD_TRUNK_HASH_FLOW_ID_SRC_T_ENUM_COUNT,
        bcm56880_a0_lrd_trunk_hash_flow_id_src_t_enum,
    },
    {
        "TRUNK_RH_SIZE_T",
        BCM56880_A0_LRD_TRUNK_RH_SIZE_T_ENUM_COUNT,
        bcm56880_a0_lrd_trunk_rh_size_t_enum,
    },
    {
        "TRUNK_SYSTEM_RH_SIZE_T",
        BCM56880_A0_LRD_TRUNK_SYSTEM_RH_SIZE_T_ENUM_COUNT,
        bcm56880_a0_lrd_trunk_system_rh_size_t_enum,
    },
    {
        "TS_CF_UPDATE_MODE_T",
        BCM56880_A0_LRD_TS_CF_UPDATE_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ts_cf_update_mode_t_enum,
    },
    {
        "TS_IEEE1588_VERSION_T",
        BCM56880_A0_LRD_TS_IEEE1588_VERSION_T_ENUM_COUNT,
        bcm56880_a0_lrd_ts_ieee1588_version_t_enum,
    },
    {
        "TS_TIMESTAMPING_MODE_T",
        BCM56880_A0_LRD_TS_TIMESTAMPING_MODE_T_ENUM_COUNT,
        bcm56880_a0_lrd_ts_timestamping_mode_t_enum,
    },
    {
        "VLAN_TAG_TYPE_T",
        BCM56880_A0_LRD_VLAN_TAG_TYPE_T_ENUM_COUNT,
        bcm56880_a0_lrd_vlan_tag_type_t_enum,
    },
};

bcmltd_enum_by_type_t bcm56880_a0_lrd_enum_by_type = {
    .num_enum_type = BCM56880_A0_LRD_ENUM_TYPE_COUNT,
    .enum_type = bcm56880_a0_lrd_enum_type
};
