{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1488407478236 ""}
{ "Info" "IMPP_MPP_AUTO_ASSIGNED_DEVICE" "g07_stack EP2C5T144C6 " "Automatically selected device EP2C5T144C6 for design g07_stack" {  } {  } 0 119004 "Automatically selected device %2!s! for design %1!s!" 0 0 "Fitter" 0 -1 1488407478314 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1488407478415 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1488407478415 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C8T144C6 " "Device EP2C8T144C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Quartus II" 0 -1 1488407478599 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1488407478599 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 1 " "Pin ~ASDO~ is reserved at location 1" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~ASDO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2439 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407478599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 2 " "Pin ~nCSO~ is reserved at location 2" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~nCSO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2440 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407478599 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS41p/nCEO~ 76 " "Pin ~LVDS41p/nCEO~ is reserved at location 76" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ~LVDS41p/nCEO~ } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~LVDS41p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 2441 9224 9983 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Quartus II" 0 -1 1488407478599 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1488407478599 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488407478599 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "31 31 " "No exact pin location assignment(s) for 31 pins of 31 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "FULL " "Pin FULL not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { FULL } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -128 1136 1312 -112 "FULL" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { FULL } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 422 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[5\] " "Pin NUM\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 396 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[4\] " "Pin NUM\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 397 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[3\] " "Pin NUM\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 398 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[2\] " "Pin NUM\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 399 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[1\] " "Pin NUM\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 400 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "NUM\[0\] " "Pin NUM\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { NUM[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -80 1136 1312 -64 "NUM" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { NUM[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 401 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "EMPTY " "Pin EMPTY not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { EMPTY } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -104 1136 1312 -88 "EMPTY" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { EMPTY } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 425 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[5\] " "Pin VALUE\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 404 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[4\] " "Pin VALUE\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 405 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[3\] " "Pin VALUE\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 406 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[2\] " "Pin VALUE\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 407 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[1\] " "Pin VALUE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 408 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "VALUE\[0\] " "Pin VALUE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { VALUE[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -152 1136 1312 -136 "VALUE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { VALUE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 409 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[5\] " "Pin ADDR\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 410 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[4\] " "Pin ADDR\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 411 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[1\] " "Pin ADDR\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 414 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[0\] " "Pin ADDR\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 415 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[2\] " "Pin ADDR\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 413 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ADDR\[3\] " "Pin ADDR\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ADDR[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -248 32 200 -232 "ADDR" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ADDR[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 412 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "CLK " "Pin CLK not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -176 32 200 -160 "CLK" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[1\] " "Pin MODE\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { MODE[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -272 24 192 -256 "MODE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 402 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "MODE\[0\] " "Pin MODE\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { MODE[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -272 24 192 -256 "MODE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { MODE[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 403 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "RST " "Pin RST not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { RST } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 32 200 -184 "RST" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "ENABLE " "Pin ENABLE not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { ENABLE } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -224 32 200 -208 "ENABLE" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ENABLE } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 426 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[5\] " "Pin DATA\[5\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[5] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 416 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[4\] " "Pin DATA\[4\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[4] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 417 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[3\] " "Pin DATA\[3\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[3] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 418 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[2\] " "Pin DATA\[2\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[2] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 419 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[1\] " "Pin DATA\[1\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[1] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 420 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""} { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "DATA\[0\] " "Pin DATA\[0\] not assigned to an exact location on the device" {  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { DATA[0] } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -296 32 200 -280 "DATA" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { DATA[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 421 9224 9983 0}  }  } }  } 0 169086 "Pin %1!s! not assigned to an exact location on the device" 0 0 "Quartus II" 0 -1 1488407478653 ""}  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "Fitter" 0 -1 1488407478653 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "g07_stack.sdc " "Synopsys Design Constraints File file not found: 'g07_stack.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1488407478853 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1488407478853 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "Fitter" 0 -1 1488407478869 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input)) " "Automatically promoted node CLK (placed in PIN 17 (CLK0, LVDSCLK0p, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488407478948 ""}  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { CLK } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -176 32 200 -160 "CLK" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { CLK } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 423 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488407478948 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "RST (placed in PIN 18 (CLK1, LVDSCLK0n, Input)) " "Automatically promoted node RST (placed in PIN 18 (CLK1, LVDSCLK0n, Input))" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G1 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Quartus II" 0 -1 1488407478948 ""}  } { { "d:/intelfpga/quartus/bin64/pin_planner.ppl" "" { PinPlanner "d:/intelfpga/quartus/bin64/pin_planner.ppl" { RST } } } { "g07_stack.bdf" "" { Schematic "D:/intelFPGA/Lab3/g07_stack.bdf" { { -200 32 200 -184 "RST" "" } } } } { "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "d:/intelfpga/quartus/bin64/TimingClosureFloorplan.fld" "" "" { RST } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "D:/intelFPGA/Lab3/" { { 0 { 0 ""} 0 424 9224 9983 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1488407478948 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1488407479082 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488407479084 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1488407479084 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488407479086 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1488407479088 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1488407479090 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1488407479090 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1488407479092 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1488407479093 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1488407479094 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1488407479094 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "29 unused 3.3V 15 14 0 " "Number of I/O pins in group: 29 (unused VREF, 3.3V VCCIO, 15 input, 14 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Quartus II" 0 -1 1488407479096 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Quartus II" 0 -1 1488407479096 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1488407479096 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 4 15 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 4 total pin(s) used --  15 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407479096 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 23 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  23 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407479096 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 1 22 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  22 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407479096 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 24 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Quartus II" 0 -1 1488407479096 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Quartus II" 0 -1 1488407479096 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1488407479096 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407479125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1488407479590 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407479924 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1488407479935 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1488407481052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407481052 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1488407481209 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "4 " "Router estimated average interconnect usage is 4% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "5 X0_Y0 X13_Y14 " "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14" {  } { { "loc" "" { Generic "D:/intelFPGA/Lab3/" { { 1 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} { { 11 { 0 "Router estimated peak interconnect usage is 5% of the available device resources in the region that extends from location X0_Y0 to location X13_Y14"} 0 0 14 15 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1488407483134 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1488407483134 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407483417 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1488407483417 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1488407483417 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.44 " "Total time spent on timing analysis during the Fitter is 0.44 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1488407483448 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488407483448 ""}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "14 " "Found 14 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "FULL 0 " "Pin \"FULL\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[5\] 0 " "Pin \"NUM\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[4\] 0 " "Pin \"NUM\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[3\] 0 " "Pin \"NUM\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[2\] 0 " "Pin \"NUM\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[1\] 0 " "Pin \"NUM\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "NUM\[0\] 0 " "Pin \"NUM\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "EMPTY 0 " "Pin \"EMPTY\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[5\] 0 " "Pin \"VALUE\[5\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[4\] 0 " "Pin \"VALUE\[4\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[3\] 0 " "Pin \"VALUE\[3\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[2\] 0 " "Pin \"VALUE\[2\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[1\] 0 " "Pin \"VALUE\[1\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "VALUE\[0\] 0 " "Pin \"VALUE\[0\]\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 306007 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "Quartus II" 0 -1 1488407483471 ""}  } {  } 0 306006 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "Fitter" 0 -1 1488407483471 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488407483749 ""}
{ "Info" "IDAT_DAT_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 306004 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1488407483787 ""}
{ "Info" "IDAT_DAT_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 306005 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1488407484103 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1488407484250 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1488407484272 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1488407484303 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA/Lab3/output_files/g07_stack.fit.smsg " "Generated suppressed messages file D:/intelFPGA/Lab3/output_files/g07_stack.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1488407484450 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "604 " "Peak virtual memory: 604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1488407484720 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 17:31:24 2017 " "Processing ended: Wed Mar 01 17:31:24 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1488407484720 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1488407484720 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1488407484720 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1488407484720 ""}
