# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
vlib work
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Adder.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Adder
# -- Compiling architecture behavior of Adder
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/andg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/andg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity andg2
# -- Compiling architecture dataflow of andg2
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/invg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/invg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity invg
# -- Compiling architecture dataflow of invg
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Multiplier.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Multiplier.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity Multiplier
# -- Compiling architecture behavior of Multiplier
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/org2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/org2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity org2
# -- Compiling architecture dataflow of org2
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Reg.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Reg.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity Reg
# -- Compiling architecture behavior of Reg
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/RegLd.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/RegLd.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity RegLd
# -- Compiling architecture behavior of RegLd
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_textio
# -- Loading package ENV
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/tb_TPU_MV_Element.vhd(18): (vcom-1516) Package "STD.ENV" does not exist in this language version.
# -- Compiling entity tb_TPU_MV_Element
# -- Compiling architecture mixed of tb_TPU_MV_Element
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/TPU_MV_Element.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/TPU_MV_Element.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity TPU_MV_Element
# -- Compiling architecture structure of TPU_MV_Element
# End time: 14:51:20 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/xorg2.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:20 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/xorg2.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity xorg2
# -- Compiling architecture dataflow of xorg2
# End time: 14:51:21 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:23 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 14:51:23 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:23 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 14:51:23 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:23 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 14:51:23 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:23 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 14:51:24 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:51:24 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 14:51:24 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_tb
# vsim work.mux2t1_n_tb 
# Start time: 14:51:49 on Jan 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(46): (vopt-1270) Bad default binding for component instance "inv1: invg".
#  (Component port "Y" is not on the entity "work.invg".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(52): (vopt-1270) Bad default binding for component instance "and1: andg2".
#  (Component port "Y" is not on the entity "work.andg2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(59): (vopt-1270) Bad default binding for component instance "and2: andg2".
#  (Component port "Y" is not on the entity "work.andg2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(66): (vopt-1270) Bad default binding for component instance "or1: org2".
#  (Component port "Y" is not on the entity "work.org2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 14:51:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Compiling architecture structural of mux2t1
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity mux2t1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(10): near "Out": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(12): VHDL Compiler exiting
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Compiling architecture structural of mux2t1
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading entity mux2t1
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(10): near "Out": (vcom-1576) expecting IDENTIFIER.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(12): VHDL Compiler exiting
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 14:54:58 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 14:54:58 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_tb
# vsim work.mux2t1_n_tb 
# Start time: 14:55:11 on Jan 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(46): (vopt-1270) Bad default binding for component instance "inv1: invg".
#  (Component port "Y" is not on the entity "work.invg".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(52): (vopt-1270) Bad default binding for component instance "and1: andg2".
#  (Component port "Y" is not on the entity "work.andg2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(59): (vopt-1270) Bad default binding for component instance "and2: andg2".
#  (Component port "Y" is not on the entity "work.andg2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd(66): (vopt-1270) Bad default binding for component instance "or1: org2".
#  (Component port "Y" is not on the entity "work.org2".)
#  (Entity is selected because it is in the same library as the design unit that contains the component.)
# Optimization failed
# ** Note: (vsim-12126) Error and warning message counts have been restored: Errors=4, Warnings=0.
# Error loading design
# End time: 14:55:11 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:00:14 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:00:14 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_tb
# vsim work.mux2t1_n_tb 
# Start time: 15:00:46 on Jan 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2t1_n_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_n_tb/*
run 100
# ** Note: All tests completed successfully
#    Time: 20 ns  Iteration: 0  Instance: /mux2t1_n_tb
run 200
add wave -position insertpoint  \
sim:/mux2t1_n_tb/i_D0
run 100
add wave -position insertpoint  \
sim:/mux2t1_n_tb/i_D1
run 100
quit -sim
# End time: 15:08:10 on Jan 28,2025, Elapsed time: 0:07:24
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:08:16 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:08:16 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:08:17 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_tb
# vsim work.mux2t1_n_tb 
# Start time: 15:08:25 on Jan 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2t1_n_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_n_tb/*
run 100
# ** Note: All tests completed successfully
#    Time: 40 ns  Iteration: 0  Instance: /mux2t1_n_tb
run 200
quit -sim
# End time: 15:11:41 on Jan 28,2025, Elapsed time: 0:03:16
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:48 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:48 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package std_logic_arith
# -- Loading package STD_LOGIC_UNSIGNED
# -- Compiling entity mux2t1_N_df_tb
# -- Compiling architecture behavior of mux2t1_N_df_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_df
# -- Compiling architecture dataflow of mux2t1_N_df
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:11:49 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:11:49 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_df_tb
# vsim work.mux2t1_n_df_tb 
# Start time: 15:11:58 on Jan 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux2t1_n_df_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_n_df_tb/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/mux2t1_n_df_tb/*'.
# Load canceled
quit -sim
# End time: 15:13:08 on Jan 28,2025, Elapsed time: 0:01:10
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_df_tb
# vsim work.mux2t1_n_df_tb 
# Start time: 15:13:20 on Jan 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux2t1_n_df_tb(behavior)#1
quit -sim
# End time: 15:15:25 on Jan 28,2025, Elapsed time: 0:02:05
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:31 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:31 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:15:32 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:15:32 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vsim work.mux2t1_n_df_tb
# vsim work.mux2t1_n_df_tb 
# Start time: 15:15:52 on Jan 28,2025
# ** Note: (vsim-8009) Loading existing optimized design _opt1
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mux2t1_n_df_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_n_df_tb/*
# ** UI-Msg (Warning): (vish-4014) No objects found matching '/mux2t1_n_df_tb/*'.
quit -sim
# End time: 15:16:14 on Jan 28,2025, Elapsed time: 0:00:22
# Errors: 0, Warnings: 0
# Load canceled
vsim work.mux2t1_dataflow_tb
# vsim work.mux2t1_dataflow_tb 
# Start time: 15:20:02 on Jan 28,2025
# ** Note: (vsim-3812) Design is being optimized...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2t1_dataflow_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_dataflow_tb/*
run 100
# ** Note: All tests completed successfully
#    Time: 20 ns  Iteration: 0  Instance: /mux2t1_dataflow_tb
run 200
add wave -position insertpoint  \
sim:/mux2t1_dataflow_tb/i_D0
run 100
add wave -position insertpoint  \
sim:/mux2t1_dataflow_tb/i_D1
run 100
quit -sim
# End time: 15:27:40 on Jan 28,2025, Elapsed time: 0:07:38
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:07 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:07 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow_tb
# -- Compiling architecture behavior of mux2t1_dataflow_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N_tb
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1
# -- Compiling architecture structural of mux2t1
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_N_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_N_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_N_tb.vhd(4): (vcom-1615) Existing entity 'mux2t1_N_tb' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd(4) will be overwritten.
# -- Compiling entity mux2t1_N_tb
# ** Warning: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_N_tb.vhd(8): (vcom-1615) Existing architecture 'mux2t1_N_tb(behavior)' at /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_tb.vhd(8) will be overwritten.
# -- Compiling architecture behavior of mux2t1_N_tb
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 2
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1_df.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_dataflow
# -- Compiling architecture dataflow of mux2t1_dataflow
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:33:08 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/Mux/mux2t1.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity mux2t1_N
# -- Compiling architecture structural of mux2t1_N
# End time: 15:33:08 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Load canceled
# Load canceled
vsim work.mux2t1_n_tb
# vsim work.mux2t1_n_tb 
# Start time: 15:35:44 on Jan 28,2025
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.mux2t1_n_tb(behavior)#1
add wave -position insertpoint sim:/mux2t1_n_tb/*
run 100
# ** Note: All tests completed successfully
#    Time: 40 ns  Iteration: 0  Instance: /mux2t1_n_tb
run 200
quit -sim
# End time: 15:40:03 on Jan 28,2025, Elapsed time: 0:04:19
# Errors: 0, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_tb.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:43:24 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_tb.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity tb_ones_complementor
# -- Compiling architecture behavior of tb_ones_complementor
# ** Error: (vcom-11) Could not find work.ones_complementor.
# ** Error (suppressible): /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_tb.vhd(15): (vcom-1195) Cannot find expanded name "work.ones_complementor".
# ** Error: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_tb.vhd(15): Unknown expanded name.
# ** Note: /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_tb.vhd(40): VHDL Compiler exiting
# End time: 15:43:24 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_structural.vhd
# QuestaSim-64 vcom 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:43:24 on Jan 28,2025
# vcom -reportprogress 300 -work work /home/rafatmom/CprE381/Lab1/Lab1/Lab1/OnesComp/ones_complement_structural.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity ones_complementor
# -- Compiling architecture structural of ones_complementor
# End time: 15:43:24 on Jan 28,2025, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
