<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.17"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: lib/Target/RISCV/RISCVInsertVSETVLI.cpp File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.7/MathJax.js/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">17.0.0git</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.17 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:cf05388f2679ee054f2beb29a391d25f4e673ac3&amp;dn=gpl-2.0.txt GPL-v2 */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_97aefd0d527b934f1d99a682da8fe6a9.html">lib</a></li><li class="navelem"><a class="el" href="dir_794e483eb1cc7921d35fd149d9cc325b.html">Target</a></li><li class="navelem"><a class="el" href="dir_fc62c913e8b7bfce256a9466d87d79c7.html">RISCV</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle">
<div class="title">RISCVInsertVSETVLI.cpp File Reference</div>  </div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="RISCV_8h_source.html">RISCV.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="RISCVSubtarget_8h_source.html">RISCVSubtarget.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="LiveIntervals_8h_source.html">llvm/CodeGen/LiveIntervals.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="MachineFunctionPass_8h_source.html">llvm/CodeGen/MachineFunctionPass.h</a>&quot;</code><br />
<code>#include &lt;queue&gt;</code><br />
</div><div class="textblock"><div class="dynheader">
Include dependency graph for RISCVInsertVSETVLI.cpp:</div>
<div class="dyncontent">
<div class="center"><img src="RISCVInsertVSETVLI_8cpp__incl.png" border="0" usemap="#lib_2Target_2RISCV_2RISCVInsertVSETVLI_8cpp" alt=""/></div>
</div>
</div>
<p><a href="RISCVInsertVSETVLI_8cpp_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad78e062f62e0d6e453941fb4ca843e4d">DEBUG_TYPE</a>&#160;&#160;&#160;&quot;riscv-insert-vsetvli&quot;</td></tr>
<tr class="separator:ad78e062f62e0d6e453941fb4ca843e4d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4de876ab2e84826768e79441d88e1b14"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a>&#160;&#160;&#160;&quot;RISCV <a class="el" href="README__P9_8txt.html#aa793083a95c48c23abfa352d4335685a">Insert</a> VSETVLI <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa7e4e4cac7bed5e87e675aa6b553d2d8">pass</a>&quot;</td></tr>
<tr class="separator:a4de876ab2e84826768e79441d88e1b14"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a93a4b715b7858d01e1d6e8f32577be87"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a93a4b715b7858d01e1d6e8f32577be87">INITIALIZE_PASS</a> (RISCVInsertVSETVLI, <a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp.html#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>, <a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>) static VSETVLIInfo computeInfoForInstr(<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a></td></tr>
<tr class="separator:a93a4b715b7858d01e1d6e8f32577be87"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4db3cadaacc8be231ca4232f6cef7391"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a4db3cadaacc8be231ca4232f6cef7391">if</a> (MI.isRegTiedToUseOperand(0, &amp;<a class="el" href="RISCVInsertVSETVLI_8cpp.html#a9f4a1ccc4923b17bd414716718e3febf">UseOpIdx</a>))</td></tr>
<tr class="separator:a4db3cadaacc8be231ca4232f6cef7391"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab0c42373648e7fc472bee4669cc735c9"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert</a> (RISCVVType::isValidSEW(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>) &amp;&amp;&quot;Unexpected <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>&quot;)</td></tr>
<tr class="separator:ab0c42373648e7fc472bee4669cc735c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b0cf8011eb7572877bf83531653e4d4"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a7b0cf8011eb7572877bf83531653e4d4">if</a> (RISCVII::hasVLOp(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>))</td></tr>
<tr class="separator:a7b0cf8011eb7572877bf83531653e4d4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1ab6c14345854655677dd82d4710d0a"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa1ab6c14345854655677dd82d4710d0a">if</a> (std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt; EEW=getEEWForLoadStore(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>))</td></tr>
<tr class="separator:aa1ab6c14345854655677dd82d4710d0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1289c3a81660b9a99966dd6af9278ed"><td class="memItemLeft" align="right" valign="top"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab1289c3a81660b9a99966dd6af9278ed">setVTYPE</a> (<a class="el" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a>)</td></tr>
<tr class="separator:ab1289c3a81660b9a99966dd6af9278ed"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a24e199b7bdb42e354fcf9237dc8cb399"><td class="memItemLeft" align="right" valign="top">static VSETVLIInfo&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a24e199b7bdb42e354fcf9237dc8cb399">getInfoForVSETVLI</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a24e199b7bdb42e354fcf9237dc8cb399"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af7fbb93dbd61f3bd9f20cea86f55067d"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#af7fbb93dbd61f3bd9f20cea86f55067d">hasFixedResult</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> VSETVLIInfo &amp;<a class="el" href="CSEInfo_8cpp.html#a75f8a8519c2c9b30e7c06dc5e256fffa">Info</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;ST)</td></tr>
<tr class="memdesc:af7fbb93dbd61f3bd9f20cea86f55067d"><td class="mdescLeft">&#160;</td><td class="mdescRight">Return true if the VL value configured must be equal to the requested one.  <a href="RISCVInsertVSETVLI_8cpp.html#af7fbb93dbd61f3bd9f20cea86f55067d">More...</a><br /></td></tr>
<tr class="separator:af7fbb93dbd61f3bd9f20cea86f55067d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac3233999b62030a002c829a1b38a3bdb"><td class="memItemLeft" align="right" valign="top">static void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac3233999b62030a002c829a1b38a3bdb">doUnion</a> (DemandedFields &amp;<a class="el" href="README__ALTIVEC_8txt.html#a015846b6188ce15e08cd94c74a9df1a3">A</a>, DemandedFields <a class="el" href="README-SSE_8txt.html#ad795430afc323aa07d2ee7eaf084c8ed">B</a>)</td></tr>
<tr class="separator:ac3233999b62030a002c829a1b38a3bdb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a28355841a4d227859800e9987fdcdf2f"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a28355841a4d227859800e9987fdcdf2f">isNonZeroAVL</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;MO)</td></tr>
<tr class="separator:a28355841a4d227859800e9987fdcdf2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae235dff783825ad511fe24b6ea73426"><td class="memItemLeft" align="right" valign="top">static bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#aae235dff783825ad511fe24b6ea73426">canMutatePriorConfig</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;PrevMI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> DemandedFields &amp;Used)</td></tr>
<tr class="separator:aae235dff783825ad511fe24b6ea73426"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:a29b0570e44859d5df506ee5d309fb228"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a29b0570e44859d5df506ee5d309fb228">DisableInsertVSETVLPHIOpt</a> (&quot;riscv-disable-insert-vsetvl-phi-<a class="el" href="HexagonRDFOpt_8cpp.html#ab47a2e456787ef2225dfaf833d53a338">opt</a>&quot;, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="lib_2Target_2X86_2README_8txt.html#ae8ff42fa7eb30eaefb0acf803ac8714c">looking</a> through phis when inserting vsetvlis.&quot;))</td></tr>
<tr class="separator:a29b0570e44859d5df506ee5d309fb228"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0e185f2fbd3879a55a98f363126301a"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt; bool &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ae0e185f2fbd3879a55a98f363126301a">UseStrictAsserts</a> (&quot;riscv-insert-vsetvl-strict-asserts&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable strict <a class="el" href="lib_2Target_2README_8txt.html#a2b93cae1bac42b837192c736266050bf">assertion</a> checking <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> the dataflow <a class="el" href="lib_2Target_2X86_2README_8txt.html#add5265f3bdd9738639088b5de33893c7">algorithm</a>&quot;))</td></tr>
<tr class="separator:ae0e185f2fbd3879a55a98f363126301a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad4e26a8fdece2198ba75eff89753cd22"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></td></tr>
<tr class="separator:ad4e26a8fdece2198ba75eff89753cd22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a637c99ef7659f7abe85022f14a54bc8f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a637c99ef7659f7abe85022f14a54bc8f">MRI</a></td></tr>
<tr class="separator:a637c99ef7659f7abe85022f14a54bc8f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ace7db385393ddf90b013936ca4ca9c40"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a> = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td></tr>
<tr class="separator:ace7db385393ddf90b013936ca4ca9c40"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac99e0f42f9964e41d14366a27d615514"><td class="memItemLeft" align="right" valign="top">bool&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a> = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td></tr>
<tr class="separator:ac99e0f42f9964e41d14366a27d615514"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9f4a1ccc4923b17bd414716718e3febf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a9f4a1ccc4923b17bd414716718e3febf">UseOpIdx</a></td></tr>
<tr class="separator:a9f4a1ccc4923b17bd414716718e3febf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0544c3fe466e421738dae463968b70ba"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a0544c3fe466e421738dae463968b70ba">else</a></td></tr>
<tr class="separator:a0544c3fe466e421738dae463968b70ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aae7423532c298de53bc19b1d8118418c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a> = RISCVII::getLMul(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td></tr>
<tr class="separator:aae7423532c298de53bc19b1d8118418c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa74e26e879c8e27e2fda48270367f4ea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> = MI.getOperand(getSEWOpNum(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)).getImm()</td></tr>
<tr class="separator:aa74e26e879c8e27e2fda48270367f4ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac4786fefd4d527c4c601f237a6d67919"><td class="memItemLeft" align="right" valign="top"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a> = <a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> ? 1 &lt;&lt; <a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> : 8</td></tr>
<tr class="separator:ac4786fefd4d527c4c601f237a6d67919"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6ab56a96ea40bb332e1a049c59e67258"><td class="memItemLeft" align="right" valign="top"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></td></tr>
<tr class="separator:a6ab56a96ea40bb332e1a049c59e67258"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ad78e062f62e0d6e453941fb4ca843e4d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad78e062f62e0d6e453941fb4ca843e4d">&#9670;&nbsp;</a></span>DEBUG_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define DEBUG_TYPE&#160;&#160;&#160;&quot;riscv-insert-vsetvli&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00034">34</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="a4de876ab2e84826768e79441d88e1b14"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4de876ab2e84826768e79441d88e1b14">&#9670;&nbsp;</a></span>RISCV_INSERT_VSETVLI_NAME</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define RISCV_INSERT_VSETVLI_NAME&#160;&#160;&#160;&quot;RISCV <a class="el" href="README__P9_8txt.html#aa793083a95c48c23abfa352d4335685a">Insert</a> VSETVLI <a class="el" href="lib_2Target_2WebAssembly_2README_8txt.html#aa7e4e4cac7bed5e87e675aa6b553d2d8">pass</a>&quot;</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00035">35</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="ab0c42373648e7fc472bee4669cc735c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab0c42373648e7fc472bee4669cc735c9">&#9670;&nbsp;</a></span>assert()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">assert </td>
          <td>(</td>
          <td class="paramtype">RISCVVType::isValidSEW(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>) &amp;&amp;&quot;Unexpected <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>&quot;&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00783">getInfoForVSETVLI()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01249">isNonZeroAVL()</a>.</p>

</div>
</div>
<a id="aae235dff783825ad511fe24b6ea73426"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae235dff783825ad511fe24b6ea73426">&#9670;&nbsp;</a></span>canMutatePriorConfig()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool canMutatePriorConfig </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>PrevMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> DemandedFields &amp;&#160;</td>
          <td class="paramname"><em>Used</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01258">1258</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00526">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01249">isNonZeroAVL()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="ac3233999b62030a002c829a1b38a3bdb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac3233999b62030a002c829a1b38a3bdb">&#9670;&nbsp;</a></span>doUnion()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static void doUnion </td>
          <td>(</td>
          <td class="paramtype">DemandedFields &amp;&#160;</td>
          <td class="paramname"><em>A</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">DemandedFields&#160;</td>
          <td class="paramname"><em>B</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01239">1239</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>.</p>

</div>
</div>
<a id="a24e199b7bdb42e354fcf9237dc8cb399"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a24e199b7bdb42e354fcf9237dc8cb399">&#9670;&nbsp;</a></span>getInfoForVSETVLI()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static VSETVLIInfo getInfoForVSETVLI </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00783">783</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>.</p>

</div>
</div>
<a id="af7fbb93dbd61f3bd9f20cea86f55067d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af7fbb93dbd61f3bd9f20cea86f55067d">&#9670;&nbsp;</a></span>hasFixedResult()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool hasFixedResult </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> VSETVLIInfo &amp;&#160;</td>
          <td class="paramname"><em>Info</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1RISCVSubtarget.html">RISCVSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>ST</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Return true if the VL value configured must be equal to the requested one. </p>

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01131">1131</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00149">llvm::RISCVVType::decodeVLMUL()</a>, <a class="el" href="CSEInfo_8cpp_source.html#l00027">Info</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00683">SEW</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00073">llvm::ARM_MB::ST</a>.</p>

</div>
</div>
<a id="a4db3cadaacc8be231ca4232f6cef7391"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4db3cadaacc8be231ca4232f6cef7391">&#9670;&nbsp;</a></span>if() <span class="overload">[1/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">MI.&#160;</td>
          <td class="paramname"><em>isRegTiedToUseOperand</em>0, &amp;UseOpIdx</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">641</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00156">llvm::RISCVII::doesForceTailAgnostic()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00398">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00172">llvm::RISCVII::hasVecPolicyOp()</a>, <a class="el" href="MachineInstr_8h_source.html#l01313">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00134">llvm::RISCVII::MASK_AGNOSTIC</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00639">MaskAgnostic</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00636">MRI</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00133">llvm::RISCVII::TAIL_AGNOSTIC</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00639">TailAgnostic</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00635">TSFlags</a>, <a class="el" href="ADT_2tmp_8txt_source.html#l00001">uint64_t</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00107">UseMI</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00640">UseOpIdx</a>, and <a class="el" href="RISCVBaseInfo_8h_source.html#l00180">llvm::RISCVII::usesMaskPolicy()</a>.</p>

</div>
</div>
<a id="a7b0cf8011eb7572877bf83531653e4d4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b0cf8011eb7572877bf83531653e4d4">&#9670;&nbsp;</a></span>if() <span class="overload">[2/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">RISCVII::hasVLOp(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00686">686</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00190">llvm::RISCVII::getVLOpNum()</a>, <a class="el" href="RISCVMatInt_8h_source.html#l00023">llvm::RISCVMatInt::Imm</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00708">InstrInfo</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00109">MI</a>, and <a class="el" href="RISCVInstrInfo_8h_source.html#l00263">llvm::RISCV::VLMaxSentinel</a>.</p>

</div>
</div>
<a id="aa1ab6c14345854655677dd82d4710d0a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1ab6c14345854655677dd82d4710d0a">&#9670;&nbsp;</a></span>if() <span class="overload">[3/3]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">if </td>
          <td>(</td>
          <td class="paramtype">std::optional&lt; <a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> &gt;&#160;</td>
          <td class="paramname"><em>EEW</em> = <code>getEEWForLoadStore(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</code></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00702">702</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00683">SEW</a>.</p>

</div>
</div>
<a id="a93a4b715b7858d01e1d6e8f32577be87"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a93a4b715b7858d01e1d6e8f32577be87">&#9670;&nbsp;</a></span>INITIALIZE_PASS()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">INITIALIZE_PASS </td>
          <td>(</td>
          <td class="paramtype">RISCVInsertVSETVLI&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="InjectTLIMappings_8cpp.html#a030569d5a541b6110f2ae1b6a3413a58">DEBUG_TYPE</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a4de876ab2e84826768e79441d88e1b14">RISCV_INSERT_VSETVLI_NAME</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const &amp;</td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<a id="a28355841a4d227859800e9987fdcdf2f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a28355841a4d227859800e9987fdcdf2f">&#9670;&nbsp;</a></span>isNonZeroAVL()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">static bool isNonZeroAVL </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &amp;&#160;</td>
          <td class="paramname"><em>MO</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01249">1249</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">References <a class="el" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00556">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00369">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01258">canMutatePriorConfig()</a>.</p>

</div>
</div>
<a id="ab1289c3a81660b9a99966dd6af9278ed"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1289c3a81660b9a99966dd6af9278ed">&#9670;&nbsp;</a></span>setVTYPE()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a> setVTYPE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#aae7423532c298de53bc19b1d8118418c">VLMul</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac4786fefd4d527c4c601f237a6d67919">SEW</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ace7db385393ddf90b013936ca4ca9c40">TailAgnostic</a>&#160;</td>
          <td class="paramname">, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="RISCVInsertVSETVLI_8cpp.html#ac99e0f42f9964e41d14366a27d615514">MaskAgnostic</a>&#160;</td>
          <td class="paramname">&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="a29b0570e44859d5df506ee5d309fb228"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29b0570e44859d5df506ee5d309fb228">&#9670;&nbsp;</a></span>DisableInsertVSETVLPHIOpt</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; DisableInsertVSETVLPHIOpt(&quot;riscv-disable-insert-vsetvl-phi-<a class="el" href="HexagonRDFOpt_8cpp.html#ab47a2e456787ef2225dfaf833d53a338">opt</a>&quot;, cl::init(<a class="el" href="UnifyLoopExits_8cpp.html#a889d7f30f6c65b4b325c18f14f4272c3">false</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Disable <a class="el" href="lib_2Target_2X86_2README_8txt.html#ae8ff42fa7eb30eaefb0acf803ac8714c">looking</a> through phis when inserting vsetvlis.&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="a0544c3fe466e421738dae463968b70ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0544c3fe466e421738dae463968b70ba">&#9670;&nbsp;</a></span>else</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">else</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">    </div>
<div class="line">    <a class="code" href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert</a>(!<a class="code" href="namespacellvm_1_1RISCVII.html#ad330ee2b7583cf1bf0a79f69c23ce6fe">RISCVII::hasVecPolicyOp</a>(<a class="code" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>) &amp;&amp; <span class="stringliteral">&quot;Unexpected policy operand&quot;</span>)</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00671">671</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

</div>
</div>
<a id="a6ab56a96ea40bb332e1a049c59e67258"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6ab56a96ea40bb332e1a049c59e67258">&#9670;&nbsp;</a></span>InstrInfo</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="lib_2Target_2X86_2README_8txt.html#a9717e7bbecb906637e86cef6da3d83c2">return</a> InstrInfo</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00708">708</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="LanaiMCCodeEmitter_8cpp_source.html#l00306">llvm::createLanaiMCCodeEmitter()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00042">llvm::PPCMCCodeEmitter::getDirectBrEncoding()</a>, <a class="el" href="XCoreSubtarget_8h_source.html#l00049">llvm::XCoreSubtarget::getInstrInfo()</a>, <a class="el" href="R600Subtarget_8h_source.html#l00050">llvm::R600Subtarget::getInstrInfo()</a>, <a class="el" href="VESubtarget_8h_source.html#l00051">llvm::VESubtarget::getInstrInfo()</a>, <a class="el" href="ARCSubtarget_8h_source.html#l00051">llvm::ARCSubtarget::getInstrInfo()</a>, <a class="el" href="DirectXSubtarget_8h_source.html#l00051">llvm::DirectXSubtarget::getInstrInfo()</a>, <a class="el" href="NVPTXSubtarget_8h_source.html#l00060">llvm::NVPTXSubtarget::getInstrInfo()</a>, <a class="el" href="SparcSubtarget_8h_source.html#l00064">llvm::SparcSubtarget::getInstrInfo()</a>, <a class="el" href="MSP430Subtarget_8h_source.html#l00066">llvm::MSP430Subtarget::getInstrInfo()</a>, <a class="el" href="LoongArchSubtarget_8h_source.html#l00074">llvm::LoongArchSubtarget::getInstrInfo()</a>, <a class="el" href="SystemZSubtarget_8h_source.html#l00076">llvm::SystemZSubtarget::getInstrInfo()</a>, <a class="el" href="BPFSubtarget_8h_source.html#l00076">llvm::BPFSubtarget::getInstrInfo()</a>, <a class="el" href="WebAssemblySubtarget_8h_source.html#l00079">llvm::WebAssemblySubtarget::getInstrInfo()</a>, <a class="el" href="RISCVSubtarget_8h_source.html#l00086">llvm::RISCVSubtarget::getInstrInfo()</a>, <a class="el" href="SPIRVSubtarget_8h_source.html#l00099">llvm::SPIRVSubtarget::getInstrInfo()</a>, <a class="el" href="CSKYSubtarget_8h_source.html#l00118">llvm::CSKYSubtarget::getInstrInfo()</a>, <a class="el" href="HexagonSubtarget_8h_source.html#l00124">llvm::HexagonSubtarget::getInstrInfo()</a>, <a class="el" href="X86Subtarget_8h_source.html#l00128">llvm::X86Subtarget::getInstrInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00222">llvm::GCNSubtarget::getInstrInfo()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00385">llvm::MipsSubtarget::getInstrInfo()</a>, <a class="el" href="VESubtarget_8h_source.html#l00055">llvm::VESubtarget::getRegisterInfo()</a>, <a class="el" href="ARCSubtarget_8h_source.html#l00058">llvm::ARCSubtarget::getRegisterInfo()</a>, <a class="el" href="XCoreSubtarget_8h_source.html#l00059">llvm::XCoreSubtarget::getRegisterInfo()</a>, <a class="el" href="R600Subtarget_8h_source.html#l00060">llvm::R600Subtarget::getRegisterInfo()</a>, <a class="el" href="NVPTXSubtarget_8h_source.html#l00061">llvm::NVPTXSubtarget::getRegisterInfo()</a>, <a class="el" href="MSP430Subtarget_8h_source.html#l00067">llvm::MSP430Subtarget::getRegisterInfo()</a>, <a class="el" href="SparcSubtarget_8h_source.html#l00068">llvm::SparcSubtarget::getRegisterInfo()</a>, <a class="el" href="SystemZSubtarget_8h_source.html#l00077">llvm::SystemZSubtarget::getRegisterInfo()</a>, <a class="el" href="BPFSubtarget_8h_source.html#l00086">llvm::BPFSubtarget::getRegisterInfo()</a>, <a class="el" href="SPIRVSubtarget_8h_source.html#l00106">llvm::SPIRVSubtarget::getRegisterInfo()</a>, <a class="el" href="GCNSubtarget_8h_source.html#l00234">llvm::GCNSubtarget::getRegisterInfo()</a>, <a class="el" href="MipsSubtarget_8h_source.html#l00389">llvm::MipsSubtarget::getRegisterInfo()</a>, <a class="el" href="AMDGPUBaseInfo_8cpp_source.html#l00619">llvm::AMDGPU::getVOPDInstInfo()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00686">if()</a>, <a class="el" href="MachineUniformityAnalysis_8cpp_source.html#l00055">llvm::GenericUniformityAnalysisImpl&lt; ContextT &gt;::initialize()</a>, <a class="el" href="PPCMCCodeEmitter_8cpp_source.html#l00444">llvm::PPCMCCodeEmitter::isPrefixedInstruction()</a>, <a class="el" href="MIParser_8cpp_source.html#l00138">llvm::PerTargetMIParsingState::parseInstrName()</a>, and <a class="el" href="PPCRegisterInfo_8cpp_source.html#l00454">llvm::PPCRegisterInfo::requiresFrameIndexScavenging()</a>.</p>

</div>
</div>
<a id="aa74e26e879c8e27e2fda48270367f4ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa74e26e879c8e27e2fda48270367f4ea">&#9670;&nbsp;</a></span>Log2SEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> Log2SEW = MI.getOperand(getSEWOpNum(<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)).getImm()</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00681">681</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01988">llvm::RISCVInstrInfo::createMIROperandComment()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01597">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ac99e0f42f9964e41d14366a27d615514"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac99e0f42f9964e41d14366a27d615514">&#9670;&nbsp;</a></span>MaskAgnostic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">MaskAgnostic = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00639">639</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00135">llvm::RISCVVType::encodeVTYPE()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>.</p>

</div>
</div>
<a id="a637c99ef7659f7abe85022f14a54bc8f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a637c99ef7659f7abe85022f14a54bc8f">&#9670;&nbsp;</a></span>MRI</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a>* MRI</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Initial value:</b><div class="fragment"><div class="line">{</div>
<div class="line">  VSETVLIInfo <a class="code" href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00636">636</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>.</p>

</div>
</div>
<a id="ac4786fefd4d527c4c601f237a6d67919"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac4786fefd4d527c4c601f237a6d67919">&#9670;&nbsp;</a></span>SEW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> SEW = <a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> ? 1 &lt;&lt; <a class="el" href="RISCVInsertVSETVLI_8cpp.html#aa74e26e879c8e27e2fda48270367f4ea">Log2SEW</a> : 8</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00683">683</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01988">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00455">llvm::RISCVVType::encodeSEW()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00135">llvm::RISCVVType::encodeVTYPE()</a>, <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00190">llvm::RISCVVType::getSEWLMULRatio()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l01131">hasFixedResult()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00702">if()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00424">llvm::RISCVVType::isValidSEW()</a>, <a class="el" href="RISCVISelLowering_8cpp_source.html#l05452">lowerVectorIntrinsicScalars()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01597">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ace7db385393ddf90b013936ca4ca9c40"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ace7db385393ddf90b013936ca4ca9c40">&#9670;&nbsp;</a></span>TailAgnostic</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">TailAgnostic = <a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00639">639</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00135">llvm::RISCVVType::encodeVTYPE()</a>, and <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>.</p>

</div>
</div>
<a id="ad4e26a8fdece2198ba75eff89753cd22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad4e26a8fdece2198ba75eff89753cd22">&#9670;&nbsp;</a></span>TSFlags</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#a07ed0bfaa124c15897944fe3eaa971ab">uint64_t</a> TSFlags</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00635">635</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00854">llvm::AMDGPUDisassembler::convertMIMGInst()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00179">llvm::ARMBaseInstrInfo::convertToThreeAddress()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01988">llvm::RISCVInstrInfo::createMIROperandComment()</a>, <a class="el" href="AMDGPUDisassembler_8cpp_source.html#l00299">decodeOperand_AVLdSt_Any()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00156">llvm::RISCVII::doesForceTailAgnostic()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00109">getBaseOffset()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00990">llvm::X86II::getBaseOpcodeFor()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00143">llvm::RISCVII::getConstraint()</a>, <a class="el" href="X86InstrFMA3Info_8cpp_source.html#l00141">llvm::getFMA3Group()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00139">llvm::RISCVII::getFormat()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00341">getImmFixupKind()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00148">llvm::RISCVII::getLMul()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01100">llvm::X86II::getMemoryOperandNo()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00201">llvm::RISCVII::getSEWOpNum()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01000">llvm::X86II::getSizeOfImm()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l01798">getThreeSrcCommuteCase()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00190">llvm::RISCVII::getVLOpNum()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00152">llvm::RISCVII::hasDummyMaskOp()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00994">llvm::X86II::hasImm()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00160">llvm::RISCVII::hasMergeOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00164">llvm::RISCVII::hasSEWOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00172">llvm::RISCVII::hasVecPolicyOp()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00168">llvm::RISCVII::hasVLOp()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l00125">isConvertibleToVMV_V_V()</a>, <a class="el" href="X86MCCodeEmitter_8cpp_source.html#l00318">isDispOrCDisp8()</a>, <a class="el" href="R600InstrInfo_8cpp_source.html#l00174">llvm::R600InstrInfo::isExport()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01017">llvm::X86II::isImmPCRel()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01036">llvm::X86II::isImmSigned()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01231">llvm::X86II::isKMasked()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l01236">llvm::X86II::isKMergeMasked()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00979">llvm::X86II::isPrefix()</a>, <a class="el" href="X86BaseInfo_8h_source.html#l00984">llvm::X86II::isPseudo()</a>, <a class="el" href="X86AsmBackend_8cpp_source.html#l00257">isRIPRelative()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00176">llvm::RISCVII::isRVVWideningReduction()</a>, <a class="el" href="RISCVSExtWRemoval_8cpp_source.html#l00065">isSignExtendingOpW()</a>, <a class="el" href="RISCVMCInstLower_8cpp_source.html#l00135">lowerRISCVVMachineInstrToMCInst()</a>, <a class="el" href="X86MCTargetDesc_8cpp_source.html#l00115">llvm::X86_MC::needsAddressSizeOverride()</a>, <a class="el" href="X86InstPrinterCommon_8cpp_source.html#l00357">llvm::X86InstPrinterCommon::printInstFlags()</a>, <a class="el" href="X86InstComments_8cpp_source.html#l00260">printMasking()</a>, <a class="el" href="CSKYInstPrinter_8cpp_source.html#l00100">llvm::CSKYInstPrinter::printOperand()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l08044">llvm::SIInstrInfo::pseudoToMCOpcode()</a>, <a class="el" href="RISCVBaseInfo_8h_source.html#l00180">llvm::RISCVII::usesMaskPolicy()</a>, and <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01597">llvm::RISCVInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="a9f4a1ccc4923b17bd414716718e3febf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9f4a1ccc4923b17bd414716718e3febf">&#9670;&nbsp;</a></span>UseOpIdx</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="ADT_2tmp_8txt.html#aa10ee7493bddf2c751ca6e05451ef410">unsigned</a> UseOpIdx</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00640">640</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="AMDGPUSubtarget_8cpp_source.html#l00820">llvm::GCNSubtarget::adjustSchedDependency()</a>, <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00641">if()</a>, <a class="el" href="MachineInstr_8h_source.html#l01587">llvm::MachineInstr::isRegTiedToDefOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01574">llvm::MachineInstr::isRegTiedToUseOperand()</a>, <a class="el" href="PPCInstrInfo_8cpp_source.html#l03252">llvm::PPCInstrInfo::replaceInstrOperandWithImm()</a>, <a class="el" href="RISCVInstrInfo_8cpp_source.html#l01597">llvm::RISCVInstrInfo::verifyInstruction()</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l04102">llvm::SIInstrInfo::verifyInstruction()</a>.</p>

</div>
</div>
<a id="ae0e185f2fbd3879a55a98f363126301a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0e185f2fbd3879a55a98f363126301a">&#9670;&nbsp;</a></span>UseStrictAsserts</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1cl_1_1opt.html">cl::opt</a>&lt;bool&gt; UseStrictAsserts(&quot;riscv-insert-vsetvl-strict-asserts&quot;, cl::init(<a class="el" href="WebAssemblyExceptionInfo_8cpp.html#ade2a0fe2d2d0735c83fdc3ad5be1e1f2">true</a>), cl::Hidden, <a class="el" href="structllvm_1_1cl_1_1desc.html">cl::desc</a>(&quot;Enable strict <a class="el" href="lib_2Target_2README_8txt.html#a2b93cae1bac42b837192c736266050bf">assertion</a> checking <a class="el" href="lib_2Target_2README_8txt.html#aba63e41fa7091edb4329e384aa3f086d">for</a> the dataflow <a class="el" href="lib_2Target_2X86_2README_8txt.html#add5265f3bdd9738639088b5de33893c7">algorithm</a>&quot;))</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

</div>
</div>
<a id="aae7423532c298de53bc19b1d8118418c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aae7423532c298de53bc19b1d8118418c">&#9670;&nbsp;</a></span>VLMul</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1RISCVII.html#ab335a6694bd42d4d2f807ec281af1e1c">RISCVII::VLMUL</a> VLMul = RISCVII::getLMul(<a class="el" href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html#l00679">679</a> of file <a class="el" href="RISCVInsertVSETVLI_8cpp_source.html">RISCVInsertVSETVLI.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="RISCVBaseInfo_8cpp_source.html#l00190">llvm::RISCVVType::getSEWLMULRatio()</a>.</p>

</div>
</div>
</div><!-- contents -->
<div class="ttc" id="anamespacellvm_1_1RISCVII_html_ad330ee2b7583cf1bf0a79f69c23ce6fe"><div class="ttname"><a href="namespacellvm_1_1RISCVII.html#ad330ee2b7583cf1bf0a79f69c23ce6fe">llvm::RISCVII::hasVecPolicyOp</a></div><div class="ttdeci">static bool hasVecPolicyOp(uint64_t TSFlags)</div><div class="ttdef"><b>Definition:</b> <a href="RISCVBaseInfo_8h_source.html#l00172">RISCVBaseInfo.h:172</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_a6ab56a96ea40bb332e1a049c59e67258"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#a6ab56a96ea40bb332e1a049c59e67258">InstrInfo</a></div><div class="ttdeci">return InstrInfo</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00708">RISCVInsertVSETVLI.cpp:708</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ad4e26a8fdece2198ba75eff89753cd22"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ad4e26a8fdece2198ba75eff89753cd22">TSFlags</a></div><div class="ttdeci">uint64_t TSFlags</div><div class="ttdef"><b>Definition:</b> <a href="RISCVInsertVSETVLI_8cpp_source.html#l00635">RISCVInsertVSETVLI.cpp:635</a></div></div>
<div class="ttc" id="aRISCVInsertVSETVLI_8cpp_html_ab0c42373648e7fc472bee4669cc735c9"><div class="ttname"><a href="RISCVInsertVSETVLI_8cpp.html#ab0c42373648e7fc472bee4669cc735c9">assert</a></div><div class="ttdeci">assert(RISCVVType::isValidSEW(SEW) &amp;&amp;&quot;Unexpected SEW&quot;)</div></div>
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon Aug 7 2023 10:40:57 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.17
</small></address>
</body>
</html>
