// Seed: 2597280218
module module_0 (
    input  wor  id_0,
    output wire id_1,
    output wor  id_2,
    output wand id_3,
    input  wire id_4
);
  wire id_6;
  module_2(
      id_4, id_2
  );
endmodule
module module_1 (
    output supply0 id_0,
    input wor id_1,
    input supply0 id_2
);
  assign id_0 = id_1 ? 1 : id_1;
  module_0(
      id_2, id_0, id_0, id_0, id_2
  );
endmodule
module module_2 (
    input  wand id_0,
    output tri  id_1
);
  wire id_3;
endmodule
module module_3 (
    input tri1 id_0,
    input supply1 id_1,
    input tri0 id_2,
    input uwire id_3,
    output supply1 id_4
);
  wire id_6;
  xor (id_4, id_2, id_1, id_3);
  module_2(
      id_2, id_4
  );
endmodule
