

================================================================
== Vivado HLS Report for 'tx_ipUdpMetaMerger'
================================================================
* Date:           Mon Mar  1 13:04:20 2021

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        rocev2_prj
* Solution:       solution1
* Product family: zynquplus
* Target device:  xczu7eg-ffvc1156-2-i


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     1.838|        1.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    1|    1|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|      18|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      72|    -|
|Register         |        -|      -|     189|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|     189|      90|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      624|   1728|  460800|  230400|   96|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |ap_predicate_op11_read_state1     |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op20_write_state2    |    and   |      0|  0|   2|           1|           1|
    |io_acc_block_signal_op20          |    and   |      0|  0|   2|           1|           1|
    |tmp_7_nbreadreq_fu_66_p3          |    and   |      0|  0|   2|           1|           0|
    |tmp_nbreadreq_fu_58_p3            |    and   |      0|  0|   2|           1|           0|
    |ap_block_pp0_stage0_01001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |    or    |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |    or    |      0|  0|   2|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  18|           9|           8|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------------------+----+-----------+-----+-----------+
    |             Name             | LUT| Input Size| Bits| Total Bits|
    +------------------------------+----+-----------+-----+-----------+
    |ap_done                       |   9|          2|    1|          2|
    |tx_connTable2ibh_rsp_1_blk_n  |   9|          2|    1|          2|
    |tx_dstQpFifo_V_V_blk_n        |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_V_l_blk_n    |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_V_m_blk_n    |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_V_t_1_blk_n  |   9|          2|    1|          2|
    |tx_ipUdpMetaFifo_V_t_blk_n    |   9|          2|    1|          2|
    |tx_lengthFifo_V_V_blk_n       |   9|          2|    1|          2|
    +------------------------------+----+-----------+-----+-----------+
    |Total                         |  72|         16|    8|         16|
    +------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+-----+----+-----+-----------+
    |             Name            |  FF | LUT| Bits| Const Bits|
    +-----------------------------+-----+----+-----+-----------+
    |ap_CS_fsm                    |    1|   0|    1|          0|
    |ap_done_reg                  |    1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |    1|   0|    1|          0|
    |tmp_7_reg_138                |    1|   0|    1|          0|
    |tmp_V_1_reg_157              |   16|   0|   16|          0|
    |tmp_V_reg_142                |   24|   0|   24|          0|
    |tmp_reg_134                  |    1|   0|    1|          0|
    |tmp_their_address_V_reg_147  |  128|   0|  128|          0|
    |tmp_their_port_V_reg_152     |   16|   0|   16|          0|
    +-----------------------------+-----+----+-----+-----------+
    |Total                        |  189|   0|  189|          0|
    +-----------------------------+-----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------------------+-----+-----+------------+------------------------+--------------+
|            RTL Ports           | Dir | Bits|  Protocol  |      Source Object     |    C Type    |
+--------------------------------+-----+-----+------------+------------------------+--------------+
|ap_clk                          |  in |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_rst                          |  in |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_start                        |  in |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_done                         | out |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_continue                     |  in |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_idle                         | out |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|ap_ready                        | out |    1| ap_ctrl_hs |   tx_ipUdpMetaMerger   | return value |
|tx_connTable2ibh_rsp_1_dout     |  in |  168|   ap_fifo  | tx_connTable2ibh_rsp_1 |    pointer   |
|tx_connTable2ibh_rsp_1_empty_n  |  in |    1|   ap_fifo  | tx_connTable2ibh_rsp_1 |    pointer   |
|tx_connTable2ibh_rsp_1_read     | out |    1|   ap_fifo  | tx_connTable2ibh_rsp_1 |    pointer   |
|tx_lengthFifo_V_V_dout          |  in |   16|   ap_fifo  |    tx_lengthFifo_V_V   |    pointer   |
|tx_lengthFifo_V_V_empty_n       |  in |    1|   ap_fifo  |    tx_lengthFifo_V_V   |    pointer   |
|tx_lengthFifo_V_V_read          | out |    1|   ap_fifo  |    tx_lengthFifo_V_V   |    pointer   |
|tx_ipUdpMetaFifo_V_t_1_din      | out |  128|   ap_fifo  | tx_ipUdpMetaFifo_V_t_1 |    pointer   |
|tx_ipUdpMetaFifo_V_t_1_full_n   |  in |    1|   ap_fifo  | tx_ipUdpMetaFifo_V_t_1 |    pointer   |
|tx_ipUdpMetaFifo_V_t_1_write    | out |    1|   ap_fifo  | tx_ipUdpMetaFifo_V_t_1 |    pointer   |
|tx_ipUdpMetaFifo_V_t_din        | out |   16|   ap_fifo  |  tx_ipUdpMetaFifo_V_t  |    pointer   |
|tx_ipUdpMetaFifo_V_t_full_n     |  in |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_t  |    pointer   |
|tx_ipUdpMetaFifo_V_t_write      | out |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_t  |    pointer   |
|tx_ipUdpMetaFifo_V_m_din        | out |   16|   ap_fifo  |  tx_ipUdpMetaFifo_V_m  |    pointer   |
|tx_ipUdpMetaFifo_V_m_full_n     |  in |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_m  |    pointer   |
|tx_ipUdpMetaFifo_V_m_write      | out |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_m  |    pointer   |
|tx_ipUdpMetaFifo_V_l_din        | out |   16|   ap_fifo  |  tx_ipUdpMetaFifo_V_l  |    pointer   |
|tx_ipUdpMetaFifo_V_l_full_n     |  in |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_l  |    pointer   |
|tx_ipUdpMetaFifo_V_l_write      | out |    1|   ap_fifo  |  tx_ipUdpMetaFifo_V_l  |    pointer   |
|tx_dstQpFifo_V_V_din            | out |   24|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
|tx_dstQpFifo_V_V_full_n         |  in |    1|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
|tx_dstQpFifo_V_V_write          | out |    1|   ap_fifo  |    tx_dstQpFifo_V_V    |    pointer   |
+--------------------------------+-----+-----+------------+------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.83>
ST_1 : Operation 3 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_NbReadReq.ap_fifo.i168P(i168* @tx_connTable2ibh_rsp_1, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2174]   --->   Operation 3 'nbreadreq' 'tmp' <Predicate = true> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "br i1 %tmp, label %0, label %tx_ipUdpMetaMerger.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2174]   --->   Operation 4 'br' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%tmp_7 = call i1 @_ssdm_op_NbReadReq.ap_fifo.i16P(i16* @tx_lengthFifo_V_V, i32 1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2174]   --->   Operation 5 'nbreadreq' 'tmp_7' <Predicate = (tmp)> <Delay = 0.00> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "br i1 %tmp_7, label %1, label %tx_ipUdpMetaMerger.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2174]   --->   Operation 6 'br' <Predicate = (tmp)> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (1.83ns)   --->   "%tmp28 = call i168 @_ssdm_op_Read.ap_fifo.volatile.i168P(i168* @tx_connTable2ibh_rsp_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2176]   --->   Operation 7 'read' 'tmp28' <Predicate = (tmp & tmp_7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp_V = trunc i168 %tmp28 to i24" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2176]   --->   Operation 8 'trunc' 'tmp_V' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_their_address_V = call i128 @_ssdm_op_PartSelect.i128.i168.i32.i32(i168 %tmp28, i32 24, i32 151) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2176]   --->   Operation 9 'partselect' 'tmp_their_address_V' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_their_port_V = call i16 @_ssdm_op_PartSelect.i16.i168.i32.i32(i168 %tmp28, i32 152, i32 167) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/conn_table.hpp:34->/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2176]   --->   Operation 10 'partselect' 'tmp_their_port_V' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.83ns)   --->   "%tmp_V_1 = call i16 @_ssdm_op_Read.ap_fifo.volatile.i16P(i16* @tx_lengthFifo_V_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2177]   --->   Operation 11 'read' 'tmp_V_1' <Predicate = (tmp & tmp_7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>

State 2 <SV = 1> <Delay = 1.83>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i168* @tx_connTable2ibh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 12 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i24* @tx_dstQpFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 13 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 14 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_m, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 15 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i128* @tx_ipUdpMetaFifo_V_t_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 16 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_t, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 17 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i16* @tx_lengthFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)"   --->   Operation 18 'specinterface' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str112) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2169]   --->   Operation 19 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i128P.i16P.i16P.i16P(i128* @tx_ipUdpMetaFifo_V_t_1, i16* @tx_ipUdpMetaFifo_V_t, i16* @tx_ipUdpMetaFifo_V_m, i16* @tx_ipUdpMetaFifo_V_l, i128 %tmp_their_address_V, i16 %tmp_their_port_V, i16 4791, i16 %tmp_V_1) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2179]   --->   Operation 20 'write' <Predicate = (tmp & tmp_7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 21 [1/1] (1.83ns)   --->   "call void @_ssdm_op_Write.ap_fifo.volatile.i24P(i24* @tx_dstQpFifo_V_V, i24 %tmp_V) nounwind" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2180]   --->   Operation 21 'write' <Predicate = (tmp & tmp_7)> <Delay = 1.83> <Core = "FIFO">   --->   Core 32 'FIFO' <Latency = 0> <II = 1> <Delay = 1.83> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "br label %tx_ipUdpMetaMerger.exit" [/home/embed/Desktop/xkjiang/Github_Version/EthernetSSD-System-main/RX_receiveWriteReadRequest_genACK/hls/rocev2/../ib_transport_protocol/ib_transport_protocol.cpp:2181]   --->   Operation 22 'br' <Predicate = (tmp & tmp_7)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 23 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 1
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ tx_connTable2ibh_rsp_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_lengthFifo_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ipUdpMetaFifo_V_t_1]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ipUdpMetaFifo_V_t]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ipUdpMetaFifo_V_m]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_ipUdpMetaFifo_V_l]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
Port [ tx_dstQpFifo_V_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=3; pingpong=0; private_global=0; linkage=7; visibility=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
tmp                 (nbreadreq    ) [ 011]
br_ln2174           (br           ) [ 000]
tmp_7               (nbreadreq    ) [ 011]
br_ln2174           (br           ) [ 000]
tmp28               (read         ) [ 000]
tmp_V               (trunc        ) [ 011]
tmp_their_address_V (partselect   ) [ 011]
tmp_their_port_V    (partselect   ) [ 011]
tmp_V_1             (read         ) [ 011]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specinterface_ln0   (specinterface) [ 000]
specpipeline_ln2169 (specpipeline ) [ 000]
write_ln2179        (write        ) [ 000]
write_ln2180        (write        ) [ 000]
br_ln2181           (br           ) [ 000]
ret_ln0             (ret          ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="tx_connTable2ibh_rsp_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_connTable2ibh_rsp_1"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="tx_lengthFifo_V_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_lengthFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="tx_ipUdpMetaFifo_V_t_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo_V_t_1"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="tx_ipUdpMetaFifo_V_t">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo_V_t"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="tx_ipUdpMetaFifo_V_m">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo_V_m"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="tx_ipUdpMetaFifo_V_l">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_ipUdpMetaFifo_V_l"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="tx_dstQpFifo_V_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="tx_dstQpFifo_V_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i168P"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_NbReadReq.ap_fifo.i16P"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i168P"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i128.i168.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i16.i168.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i16P"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str112"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i128P.i16P.i16P.i16P"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i24P"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="tmp_nbreadreq_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="0" index="1" bw="168" slack="0"/>
<pin id="61" dir="0" index="2" bw="1" slack="0"/>
<pin id="62" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="tmp_7_nbreadreq_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="0" index="1" bw="16" slack="0"/>
<pin id="69" dir="0" index="2" bw="1" slack="0"/>
<pin id="70" dir="1" index="3" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="nbreadreq(1156) " fcode="nbreadreq"/>
<opset="tmp_7/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="tmp28_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="168" slack="0"/>
<pin id="76" dir="0" index="1" bw="168" slack="0"/>
<pin id="77" dir="1" index="2" bw="168" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp28/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="tmp_V_1_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="16" slack="0"/>
<pin id="82" dir="0" index="1" bw="16" slack="0"/>
<pin id="83" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp_V_1/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="write_ln2179_write_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="0" slack="0"/>
<pin id="88" dir="0" index="1" bw="128" slack="0"/>
<pin id="89" dir="0" index="2" bw="16" slack="0"/>
<pin id="90" dir="0" index="3" bw="16" slack="0"/>
<pin id="91" dir="0" index="4" bw="16" slack="0"/>
<pin id="92" dir="0" index="5" bw="128" slack="1"/>
<pin id="93" dir="0" index="6" bw="16" slack="1"/>
<pin id="94" dir="0" index="7" bw="14" slack="0"/>
<pin id="95" dir="0" index="8" bw="16" slack="1"/>
<pin id="96" dir="1" index="9" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2179/2 "/>
</bind>
</comp>

<comp id="103" class="1004" name="write_ln2180_write_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="0" slack="0"/>
<pin id="105" dir="0" index="1" bw="24" slack="0"/>
<pin id="106" dir="0" index="2" bw="24" slack="1"/>
<pin id="107" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln2180/2 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_V_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="168" slack="0"/>
<pin id="112" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="tmp_their_address_V_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="128" slack="0"/>
<pin id="116" dir="0" index="1" bw="168" slack="0"/>
<pin id="117" dir="0" index="2" bw="6" slack="0"/>
<pin id="118" dir="0" index="3" bw="9" slack="0"/>
<pin id="119" dir="1" index="4" bw="128" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_their_address_V/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="tmp_their_port_V_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="16" slack="0"/>
<pin id="126" dir="0" index="1" bw="168" slack="0"/>
<pin id="127" dir="0" index="2" bw="9" slack="0"/>
<pin id="128" dir="0" index="3" bw="9" slack="0"/>
<pin id="129" dir="1" index="4" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_their_port_V/1 "/>
</bind>
</comp>

<comp id="134" class="1005" name="tmp_reg_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="138" class="1005" name="tmp_7_reg_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="1" slack="1"/>
<pin id="140" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_7 "/>
</bind>
</comp>

<comp id="142" class="1005" name="tmp_V_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="24" slack="1"/>
<pin id="144" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

<comp id="147" class="1005" name="tmp_their_address_V_reg_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="128" slack="1"/>
<pin id="149" dir="1" index="1" bw="128" slack="1"/>
</pin_list>
<bind>
<opset="tmp_their_address_V "/>
</bind>
</comp>

<comp id="152" class="1005" name="tmp_their_port_V_reg_152">
<pin_list>
<pin id="153" dir="0" index="0" bw="16" slack="1"/>
<pin id="154" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_their_port_V "/>
</bind>
</comp>

<comp id="157" class="1005" name="tmp_V_1_reg_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="16" slack="1"/>
<pin id="159" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="14" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="0" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="65"><net_src comp="16" pin="0"/><net_sink comp="58" pin=2"/></net>

<net id="71"><net_src comp="18" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="72"><net_src comp="2" pin="0"/><net_sink comp="66" pin=1"/></net>

<net id="73"><net_src comp="16" pin="0"/><net_sink comp="66" pin=2"/></net>

<net id="78"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="0" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="34" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="2" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="97"><net_src comp="52" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="98"><net_src comp="4" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="99"><net_src comp="6" pin="0"/><net_sink comp="86" pin=2"/></net>

<net id="100"><net_src comp="8" pin="0"/><net_sink comp="86" pin=3"/></net>

<net id="101"><net_src comp="10" pin="0"/><net_sink comp="86" pin=4"/></net>

<net id="102"><net_src comp="54" pin="0"/><net_sink comp="86" pin=7"/></net>

<net id="108"><net_src comp="56" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="103" pin=1"/></net>

<net id="113"><net_src comp="74" pin="2"/><net_sink comp="110" pin=0"/></net>

<net id="120"><net_src comp="22" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="74" pin="2"/><net_sink comp="114" pin=1"/></net>

<net id="122"><net_src comp="24" pin="0"/><net_sink comp="114" pin=2"/></net>

<net id="123"><net_src comp="26" pin="0"/><net_sink comp="114" pin=3"/></net>

<net id="130"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="74" pin="2"/><net_sink comp="124" pin=1"/></net>

<net id="132"><net_src comp="30" pin="0"/><net_sink comp="124" pin=2"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="124" pin=3"/></net>

<net id="137"><net_src comp="58" pin="3"/><net_sink comp="134" pin=0"/></net>

<net id="141"><net_src comp="66" pin="3"/><net_sink comp="138" pin=0"/></net>

<net id="145"><net_src comp="110" pin="1"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="103" pin=2"/></net>

<net id="150"><net_src comp="114" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="151"><net_src comp="147" pin="1"/><net_sink comp="86" pin=5"/></net>

<net id="155"><net_src comp="124" pin="4"/><net_sink comp="152" pin=0"/></net>

<net id="156"><net_src comp="152" pin="1"/><net_sink comp="86" pin=6"/></net>

<net id="160"><net_src comp="80" pin="2"/><net_sink comp="157" pin=0"/></net>

<net id="161"><net_src comp="157" pin="1"/><net_sink comp="86" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: tx_connTable2ibh_rsp_1 | {}
	Port: tx_lengthFifo_V_V | {}
	Port: tx_ipUdpMetaFifo_V_t_1 | {2 }
	Port: tx_ipUdpMetaFifo_V_t | {2 }
	Port: tx_ipUdpMetaFifo_V_m | {2 }
	Port: tx_ipUdpMetaFifo_V_l | {2 }
	Port: tx_dstQpFifo_V_V | {2 }
 - Input state : 
	Port: tx_ipUdpMetaMerger : tx_connTable2ibh_rsp_1 | {1 }
	Port: tx_ipUdpMetaMerger : tx_lengthFifo_V_V | {1 }
	Port: tx_ipUdpMetaMerger : tx_ipUdpMetaFifo_V_t_1 | {}
	Port: tx_ipUdpMetaMerger : tx_ipUdpMetaFifo_V_t | {}
	Port: tx_ipUdpMetaMerger : tx_ipUdpMetaFifo_V_m | {}
	Port: tx_ipUdpMetaMerger : tx_ipUdpMetaFifo_V_l | {}
	Port: tx_ipUdpMetaMerger : tx_dstQpFifo_V_V | {}
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|
| Operation|       Functional Unit      |
|----------|----------------------------|
| nbreadreq|     tmp_nbreadreq_fu_58    |
|          |    tmp_7_nbreadreq_fu_66   |
|----------|----------------------------|
|   read   |      tmp28_read_fu_74      |
|          |     tmp_V_1_read_fu_80     |
|----------|----------------------------|
|   write  |  write_ln2179_write_fu_86  |
|          |  write_ln2180_write_fu_103 |
|----------|----------------------------|
|   trunc  |        tmp_V_fu_110        |
|----------|----------------------------|
|partselect| tmp_their_address_V_fu_114 |
|          |   tmp_their_port_V_fu_124  |
|----------|----------------------------|
|   Total  |                            |
|----------|----------------------------|

Memories:
N/A

* Register list:
+---------------------------+--------+
|                           |   FF   |
+---------------------------+--------+
|       tmp_7_reg_138       |    1   |
|      tmp_V_1_reg_157      |   16   |
|       tmp_V_reg_142       |   24   |
|        tmp_reg_134        |    1   |
|tmp_their_address_V_reg_147|   128  |
|  tmp_their_port_V_reg_152 |   16   |
+---------------------------+--------+
|           Total           |   186  |
+---------------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+
|           |   FF   |
+-----------+--------+
|  Function |    -   |
|   Memory  |    -   |
|Multiplexer|    -   |
|  Register |   186  |
+-----------+--------+
|   Total   |   186  |
+-----------+--------+
