<map id="Trace Port Interface (TPI)" name="Trace Port Interface (TPI)">
<area shape="rect" id="node1" title="Type definitions for the Trace Port Interface (TPI)" alt="" coords="212,5,360,45"/>
<area shape="rect" id="node3" href="$group___c_m_s_i_s___core_debug.html" title="Cortex&#45;M0 Core Debug Registers (DCB registers, SHCSR, and DFSR) are only accessible over DAP and not ..." alt="" coords="408,5,571,45"/>
<area shape="rect" id="node2" href="$group___c_m_s_i_s___d_w_t.html" title="Type definitions for the Data Watchpoint and Trace (DWT)" alt="" coords="5,5,164,45"/>
</map>
