0.7
2020.1
May 27 2020
20:09:33
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sim_1/imports/new/PWF_TB.vhd,1683622718,vhdl,,,,pwf_complete_tb,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/4_input_mux.vhd,1683181593,vhdl,,,,input_4mux,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/ALU.vhd,1683181593,vhdl,,,,alu,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Black_box_datapath.vhd,1683181593,vhdl,,,,black_box_datapath,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/D_FF_EN_RESET.vhd,1683543687,vhdl,,,,d_ff_en_reset,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder.vhd,1683181593,vhdl,,,,decoder,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder_2to4.vhd,1683181593,vhdl,,,,decoder_2to4,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Decoder_4to16.vhd,1683181593,vhdl,,,,decoder_4to16,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/InstructionDecoderController.vhd,1683543687,vhdl,,,,instructiondecodercontroller,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/InstructionRegister.vhd,1683181593,vhdl,,,,instructionregister,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/MUX_MR.vhd,1683181593,vhdl,,,,mux_2x1_16bit,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PWB_full.vhd,1683181593,vhdl,,,,pwb_full,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PWF_complete.vhd,1683546226,vhdl,,,,pwf_complete,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/PortReg8x8.vhd,1683543687,vhdl,,,,portreg8x8,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Program_count.vhd,1683181593,vhdl,,,,program_count,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/RAM_16x256.vhd,1683625158,vhdl,,,,ram16x256,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/Shifter.vhd,1683181593,vhdl,,,,shift_l;shift_r;shifter,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/SignExtender.vhd,1683181593,vhdl,,,,signextender,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/ZeroFiller.vhd,1683181593,vhdl,,,,zerofiller,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/full_add.vhd,1683181593,vhdl,,,,full_add,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/full_adder.vhd,1683181593,vhdl,,,,full_adder,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/function_unit.vhd,1683181593,vhdl,,,,fu,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux2to1.vhd,1683181593,vhdl,,,,input_2mux,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux2to1_n-bit.vhd,1683181593,vhdl,,,,mux_2x1_8bit,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/mux_16x1_rev2.vhd,1683181593,vhdl,,,,mux_16x1_rev2,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/registerR16.vhd,1683181593,vhdl,,,,registerr16,,,,,,,,
C:/Users/felix/Documents/DTU/62711_Digital_systems_design/Git/DTU/62711/PWF_2020/PWF_2020.srcs/sources_1/imports/new/top_module_RF.vhd,1683181593,vhdl,,,,top_module_rf,,,,,,,,
