Drill report for /home/fran/CIAA/Repositorios/TPpcbdesign/tempRelayPoncho.kicad_pcb
Created on Tue 08 Aug 2017 10:09:08 PM ART

Copper Layer Stackup:
    =============================================================
    L1 :  F.Cu                      front
    L2 :  B.Cu                      back


Drill file 'tempRelayPoncho.drl' contains
    plated through holes:
    =============================================================
    T1  0.70mm  0.028"  (3 holes)
    T2  1.02mm  0.040"  (80 holes)
    T3  1.20mm  0.047"  (8 holes)
    T4  1.30mm  0.051"  (12 holes)
    T5  4.00mm  0.157"  (4 holes)

    Total plated holes count 107


Drill file 'tempRelayPoncho-NPTH.drl' contains
    unplated through holes:
    =============================================================

    Total unplated holes count 0
