# Reading C:/intelFPGA_lite/18.1/modelsim_ase/tcl/vsim/pref.tcl 
# do TicTacToe_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Copying C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\intelFPGA_lite\18.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module video_controller
# 
# Top level modules:
# 	video_controller
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module TicTacToe
# 
# Top level modules:
# 	TicTacToe
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module horizontal_counter
# 
# Top level modules:
# 	horizontal_counter
# vlog -sv -work work +incdir+C:/intelFPGA_lite/18.1/TicTacToe {C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module vertical_counter
# 
# Top level modules:
# 	vertical_counter
# 
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/block.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module block
# 
# Top level modules:
# 	block
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/clock_divider.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module clock_divider
# 
# Top level modules:
# 	clock_divider
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/horizontal_counter.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module horizontal_counter
# 
# Top level modules:
# 	horizontal_counter
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sprite_controller.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module sprite_controller
# 
# Top level modules:
# 	sprite_controller
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/sram.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module sram
# 
# Top level modules:
# 	sram
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sprite_Controller.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module testbench_Sprite_Controller
# 
# Top level modules:
# 	testbench_Sprite_Controller
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module testbench_Sram
# 
# Top level modules:
# 	testbench_Sram
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_TicTacToe.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module testbench_TicTacToe
# 
# Top level modules:
# 	testbench_TicTacToe
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/testbench_Video_Controller.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module testbench_Video_Controller
# 
# Top level modules:
# 	testbench_Video_Controller
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/TicTacToe.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module TicTacToe
# 
# Top level modules:
# 	TicTacToe
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/vertical_counter.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module vertical_counter
# 
# Top level modules:
# 	vertical_counter
vlog -reportprogress 300 -work work C:/intelFPGA_lite/18.1/TicTacToe/video_controller.sv
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module video_controller
# 
# Top level modules:
# 	video_controller
vsim work.testbench_Sram
# vsim work.testbench_Sram 
# Loading sv_std.std
# Loading work.testbench_Sram
# Loading work.sram
# ** Warning: (vsim-3015) C:/intelFPGA_lite/18.1/TicTacToe/testbench_Sram.sv(10): [PCDPC] - Port size (1 or 1) does not match connection size (32) for port 'rw'. The port definition is at: C:/intelFPGA_lite/18.1/TicTacToe/sram.sv(4).
# 
#         Region: /testbench_Sram/sprite_R
add wave -position end  sim:/testbench_Sram/clk
add wave -position end  sim:/testbench_Sram/address
add wave -position end  sim:/testbench_Sram/sram_in
add wave -position end  sim:/testbench_Sram/sram_out
run
