Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Thu Dec 15 12:50:38 2022
| Host         : DraganT running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file hssl_ctrl_test_1l_loopback_timing_summary_routed.rpt -pb hssl_ctrl_test_1l_loopback_timing_summary_routed.pb -rpx hssl_ctrl_test_1l_loopback_timing_summary_routed.rpx -warn_on_violation
| Design       : hssl_ctrl_test_1l_loopback
| Device       : 7vx485t-ffg1761
| Speed File   : -2  PRODUCTION 1.12 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 8 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 7 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.123        0.000                      0                11616        0.084        0.000                      0                11616        1.100        0.000                       0                  6013  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock               Waveform(ns)         Period(ns)      Frequency(MHz)
-----               ------------         ----------      --------------
GT_REFCLK1          {0.000 4.000}        8.000           125.000         
hssl_clk            {0.000 4.000}        8.000           125.000         
i_clk_p             {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz  {0.000 5.000}        10.000          100.000         
  clkfbout_clk_wiz  {0.000 2.500}        5.000           200.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
GT_REFCLK1                7.013        0.000                      0                   12        0.172        0.000                      0                   12        3.358        0.000                       0                    18  
hssl_clk                  4.906        0.000                      0                 2006        0.084        0.000                      0                 2006        3.358        0.000                       0                  1248  
i_clk_p                                                                                                                                                               1.100        0.000                       0                     1  
  clk_out1_clk_wiz        4.123        0.000                      0                 9413        0.086        0.000                      0                 9413        4.286        0.000                       0                  4743  
  clkfbout_clk_wiz                                                                                                                                                    3.592        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group         From Clock         To Clock               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------         ----------         --------               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**  clk_out1_clk_wiz   clk_out1_clk_wiz         8.623        0.000                      0                  103        0.288        0.000                      0                  103  
**async_default**  hssl_clk           hssl_clk                 6.496        0.000                      0                   82        0.260        0.000                      0                   82  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  GT_REFCLK1
  To Clock:  GT_REFCLK1

Setup :            0  Failing Endpoints,  Worst Slack        7.013ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.172ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.013ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.223ns (23.914%)  route 0.709ns (76.086%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.297     4.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.223     4.876 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.709     5.585    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync2
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.084    11.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
                         clock pessimism              1.150    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X201Y35        FDRE (Setup_fdre_C_D)       -0.019    12.598    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         12.598    
                         arrival time                          -5.585    
  -------------------------------------------------------------------
                         slack                                  7.013    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 11.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.296     4.652    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.652 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     5.652    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X202Y34        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.083    11.502    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/C
                         clock pessimism              1.150    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X202Y34        FDRE (Setup_fdre_C_D)        0.064    12.680    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         12.680    
                         arrival time                          -5.652    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.029ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        1.000ns  (logic 1.000ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.341     4.697    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y33        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      1.000     5.697 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     5.697    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.126    11.545    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/C
                         clock pessimism              1.152    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X220Y33        FDRE (Setup_fdre_C_D)        0.064    12.725    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         12.725    
                         arrival time                          -5.697    
  -------------------------------------------------------------------
                         slack                                  7.029    

Slack (MET) :             7.047ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg6/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.828ns  (logic 0.204ns (24.641%)  route 0.624ns (75.359%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.297     4.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.204     4.857 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/Q
                         net (fo=2, routed)           0.624     5.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync5
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg6/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.084    11.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg6/C
                         clock pessimism              1.150    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X201Y35        FDRE (Setup_fdre_C_D)       -0.090    12.527    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg6
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -5.480    
  -------------------------------------------------------------------
                         slack                                  7.047    

Slack (MET) :             7.050ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.223ns (24.610%)  route 0.683ns (75.390%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.297     4.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.223     4.876 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/Q
                         net (fo=1, routed)           0.683     5.559    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync4
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.084    11.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/C
                         clock pessimism              1.150    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X201Y35        FDRE (Setup_fdre_C_D)       -0.008    12.609    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5
  -------------------------------------------------------------------
                         required time                         12.609    
                         arrival time                          -5.559    
  -------------------------------------------------------------------
                         slack                                  7.050    

Slack (MET) :             7.128ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.747ns  (logic 0.204ns (27.313%)  route 0.543ns (72.687%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.297     4.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.204     4.857 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.543     5.399    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync3
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.084    11.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/C
                         clock pessimism              1.150    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X201Y35        FDRE (Setup_fdre_C_D)       -0.090    12.527    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         12.527    
                         arrival time                          -5.399    
  -------------------------------------------------------------------
                         slack                                  7.128    

Slack (MET) :             7.161ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.712ns  (logic 0.204ns (28.636%)  route 0.508ns (71.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.503ns = ( 11.503 - 8.000 ) 
    Source Clock Delay      (SCD):    4.653ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.297     4.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.204     4.857 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.508     5.365    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.084    11.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
                         clock pessimism              1.150    12.653    
                         clock uncertainty           -0.035    12.617    
    SLICE_X201Y35        FDRE (Setup_fdre_C_D)       -0.091    12.526    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         12.526    
                         arrival time                          -5.365    
  -------------------------------------------------------------------
                         slack                                  7.161    

Slack (MET) :             7.192ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.737ns  (logic 0.737ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 11.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.296     4.652    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.737     5.389 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     5.389    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.083    11.502    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism              1.150    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X202Y34        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.036    12.580    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         12.580    
                         arrival time                          -5.389    
  -------------------------------------------------------------------
                         slack                                  7.192    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.502ns = ( 11.502 - 8.000 ) 
    Source Clock Delay      (SCD):    4.652ns
    Clock Pessimism Removal (CPR):    1.150ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.296     4.652    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.395 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     5.395    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.083    11.502    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism              1.150    12.652    
                         clock uncertainty           -0.035    12.616    
    SLICE_X202Y34        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.594    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         12.594    
                         arrival time                          -5.395    
  -------------------------------------------------------------------
                         slack                                  7.200    

Slack (MET) :             7.200ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (GT_REFCLK1 rise@8.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.743ns  (logic 0.743ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.545ns = ( 11.545 - 8.000 ) 
    Source Clock Delay      (SCD):    4.697ns
    Clock Pessimism Removal (CPR):    1.152ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      2.355     2.355 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.341     4.697    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.743     5.440 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     5.440    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      8.000     8.000 r  
    AH8                                               0.000     8.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     8.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     8.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     8.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      1.418     9.418 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          2.126    11.545    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism              1.152    12.697    
                         clock uncertainty           -0.035    12.661    
    SLICE_X220Y33        SRLC32E (Setup_srlc32e_CLK_D)
                                                     -0.022    12.639    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         12.639    
                         arrival time                          -5.440    
  -------------------------------------------------------------------
                         slack                                  7.200    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.988     1.430    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.701 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.701    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32_n_1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.238     1.971    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.541     1.430    
    SLICE_X220Y33        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.529    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.529    
                         arrival time                           1.701    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.271ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.271     1.675 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.675    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32_n_1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.212     1.945    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
                         clock pessimism             -0.541     1.404    
    SLICE_X202Y34        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.099     1.503    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32
  -------------------------------------------------------------------
                         required time                         -1.503    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.988     1.430    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y33        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.706 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/Q31
                         net (fo=1, routed)           0.000     1.706    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32_n_1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.238     1.971    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
                         clock pessimism             -0.541     1.430    
    SLICE_X220Y33        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.532    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31
  -------------------------------------------------------------------
                         required time                         -1.532    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.680 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/Q31
                         net (fo=1, routed)           0.000     1.680    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32_n_1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.212     1.945    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
                         clock pessimism             -0.541     1.404    
    SLICE_X202Y34        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.102     1.506    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31
  -------------------------------------------------------------------
                         required time                         -1.506    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.276ns  (logic 0.276ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q31)
                                                      0.276     1.680 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/Q31
                         net (fo=1, routed)           0.000     1.680    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32_n_1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.212     1.945    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
                         clock pessimism             -0.541     1.404    
    SLICE_X202Y34        SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.094     1.498    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32
  -------------------------------------------------------------------
                         required time                         -1.498    
                         arrival time                           1.680    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.971ns
    Source Clock Delay      (SCD):    1.430ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.988     1.430    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X220Y33        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.828 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/Q
                         net (fo=1, routed)           0.000     1.828    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31_n_0
    SLICE_X220Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.238     1.971    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X220Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/C
                         clock pessimism             -0.541     1.430    
    SLICE_X220Y33        FDRE (Hold_fdre_C_D)         0.087     1.517    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.311ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
                            (rising edge-triggered cell SRLC32E clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.398ns  (logic 0.398ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.541ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        SRLC32E                                      r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
  -------------------------------------------------------------------    -------------------
    SLICE_X202Y34        SRLC32E (Prop_srlc32e_CLK_Q)
                                                      0.398     1.802 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/Q
                         net (fo=1, routed)           0.000     1.802    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31_n_0
    SLICE_X202Y34        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.212     1.945    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X202Y34        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/C
                         clock pessimism             -0.541     1.404    
    SLICE_X202Y34        FDRE (Hold_fdre_C_D)         0.087     1.491    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]
  -------------------------------------------------------------------
                         required time                         -1.491    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.311    

Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.091ns (25.824%)  route 0.261ns (74.176%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.091     1.495 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/Q
                         net (fo=1, routed)           0.261     1.756    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.213     1.946    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
                         clock pessimism             -0.542     1.404    
    SLICE_X201Y35        FDRE (Hold_fdre_C_D)         0.002     1.406    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2
  -------------------------------------------------------------------
                         required time                         -1.406    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.413ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.091ns (22.255%)  route 0.318ns (77.745%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.091     1.495 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/Q
                         net (fo=1, routed)           0.318     1.812    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync3
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.213     1.946    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/C
                         clock pessimism             -0.542     1.404    
    SLICE_X201Y35        FDRE (Hold_fdre_C_D)        -0.004     1.400    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4
  -------------------------------------------------------------------
                         required time                         -1.400    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.413    

Slack (MET) :             0.418ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/D
                            (rising edge-triggered cell FDRE clocked by GT_REFCLK1  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             GT_REFCLK1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (GT_REFCLK1 rise@0.000ns - GT_REFCLK1 rise@0.000ns)
  Data Path Delay:        0.462ns  (logic 0.100ns (21.622%)  route 0.362ns (78.378%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.404ns
    Clock Pessimism Removal (CPR):    0.542ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.441     0.441 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          0.962     1.404    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y35        FDRE (Prop_fdre_C_Q)         0.100     1.504 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/Q
                         net (fo=1, routed)           0.362     1.866    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync2
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/D
  -------------------------------------------------------------------    -------------------

                         (clock GT_REFCLK1 rise edge)
                                                      0.000     0.000 r  
    AH8                                               0.000     0.000 r  i_gtx_clk_p (IN)
                         net (fo=0)                   0.000     0.000    i_gtx_clk_p
    AH8                  IBUF (Prop_ibuf_I_O)         0.000     0.000 r  i_gtx_clk_p_IBUF_inst/O
                         net (fo=1, routed)           0.000     0.000    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/i_gtx_clk_p
    IBUFDS_GTE2_X1Y0     IBUFDS_GTE2 (Prop_ibufds_gte2_I_O)
                                                      0.732     0.732 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/O
                         net (fo=17, routed)          1.213     1.946    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gt_refclk1
    SLICE_X201Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
                         clock pessimism             -0.542     1.404    
    SLICE_X201Y35        FDRE (Hold_fdre_C_D)         0.044     1.448    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3
  -------------------------------------------------------------------
                         required time                         -1.448    
                         arrival time                           1.866    
  -------------------------------------------------------------------
                         slack                                  0.418    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         GT_REFCLK1
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_gtx_clk_p }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/GTREFCLK0  n/a            1.538         8.000       6.462      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/GTREFCLK0
Min Period        n/a     GTXE2_COMMON/GTREFCLK0   n/a            1.493         8.000       6.507      GTXE2_COMMON_X1Y0   hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/gt_common_support/gtxe2_common_i/GTREFCLK0
Min Period        n/a     IBUFDS_GTE2/I            n/a            1.408         8.000       6.592      IBUFDS_GTE2_X1Y0    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/IBUFDS_GTE2_CLK1/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X201Y35       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg1/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X201Y35       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg3/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X201Y35       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg5/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[95]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[127]/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X201Y35       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg2/C
Min Period        n/a     FDRE/C                   n/a            0.700         8.000       7.300      SLICE_X201Y35       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/data_sync_reg4/C
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
Low Pulse Width   Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[126]_srl31/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[31]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[63]_srl32/CLK
High Pulse Width  Fast    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X202Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllreset_wait_reg[95]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[31]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[63]_srl32/CLK
High Pulse Width  Slow    SRLC32E/CLK              n/a            0.642         4.000       3.358      SLICE_X220Y33       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/cpllpd_wait_reg[94]_srl31/CLK



---------------------------------------------------------------------------------------------------
From Clock:  hssl_clk
  To Clock:  hssl_clk

Setup :            0  Failing Endpoints,  Worst Slack        4.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.084ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.358ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg[11]/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg[11]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_3/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_3/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_3/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_3
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_4/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_4/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_4/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_4
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_5/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_5/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_5/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_5
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_6/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_6/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_6/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_6
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_7/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_7/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_7/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_7
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_8/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_8/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_8/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_8
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             4.906ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_9/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.736ns  (logic 0.223ns (8.150%)  route 2.513ns (91.850%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.513     7.486    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_9/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X219Y24        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_9/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X219Y24        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_13d_srl_r_reg_r_9
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.486    
  -------------------------------------------------------------------
                         slack                                  4.906    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.223ns (8.470%)  route 2.410ns (91.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.410     7.383    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X221Y25        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X221Y25        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[0]/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X221Y25        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[0]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.009    

Slack (MET) :             5.009ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        2.633ns  (logic 0.223ns (8.470%)  route 2.410ns (91.530%))
  Logic Levels:           0  
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.480ns = ( 12.480 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X199Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/SYSTEM_RESET_reg/Q
                         net (fo=63, routed)          2.410     7.383    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/cc_count_r_reg[5]_0
    SLICE_X221Y25        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.850    12.480    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/user_clk
    SLICE_X221Y25        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[1]/C
                         clock pessimism              0.251    12.731    
                         clock uncertainty           -0.035    12.696    
    SLICE_X221Y25        FDRE (Setup_fdre_C_R)       -0.304    12.392    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/standard_cc_module_i/count_24d_srl_r_reg[1]
  -------------------------------------------------------------------
                         required time                         12.392    
                         arrival time                          -7.383    
  -------------------------------------------------------------------
                         slack                                  5.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_1_count_value_r_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.182ns  (logic 0.128ns (70.512%)  route 0.054ns (29.488%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.517ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.345ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.859     2.161    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/user_clk
    SLICE_X209Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_1_count_value_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y40        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_1_count_value_r_reg[3]/Q
                         net (fo=1, routed)           0.054     2.315    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_1_count_value_r[3]
    SLICE_X208Y40        LUT6 (Prop_lut6_I0_O)        0.028     2.343 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.343    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r[3]_i_1_n_0
    SLICE_X208Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.123     2.517    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/user_clk
    SLICE_X208Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r_reg[3]/C
                         clock pessimism             -0.345     2.172    
    SLICE_X208Y40        FDRE (Hold_fdre_C_D)         0.087     2.259    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/stage_2_count_value_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.343    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.085ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r_reg[3]/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r2_reg/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.183ns  (logic 0.128ns (70.125%)  route 0.055ns (29.875%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.489ns
    Source Clock Delay      (SCD):    2.134ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.832     2.134    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/o_user_clk
    SLICE_X197Y39        FDPE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X197Y39        FDPE (Prop_fdpe_C_Q)         0.100     2.234 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r_reg[3]/Q
                         net (fo=1, routed)           0.055     2.289    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r_reg_n_0_[3]
    SLICE_X196Y39        LUT4 (Prop_lut4_I0_O)        0.028     2.317 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r20/O
                         net (fo=1, routed)           0.000     2.317    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r20__0
    SLICE_X196Y39        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.095     2.489    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/o_user_clk
    SLICE_X196Y39        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r2_reg/C
                         clock pessimism             -0.344     2.145    
    SLICE_X196Y39        FDRE (Hold_fdre_C_D)         0.087     2.232    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/reset_debounce_r2_reg
  -------------------------------------------------------------------
                         required time                         -2.232    
                         arrival time                           2.317    
  -------------------------------------------------------------------
                         slack                                  0.085    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[24]_srl2/D
                            (rising edge-triggered cell SRL16E clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.200ns  (logic 0.100ns (50.059%)  route 0.100ns (49.941%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.514ns
    Source Clock Delay      (SCD):    2.158ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.856     2.158    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X209Y36        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X209Y36        FDRE (Prop_fdre_C_Q)         0.100     2.258 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/RX_PE_DATA_reg[24]/Q
                         net (fo=3, routed)           0.100     2.358    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/rx_pe_data_striped_i[2]
    SLICE_X208Y37        SRL16E                                       r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[24]_srl2/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.120     2.514    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/user_clk
    SLICE_X208Y37        SRL16E                                       r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[24]_srl2/CLK
                         clock pessimism             -0.342     2.172    
    SLICE_X208Y37        SRL16E (Hold_srl16e_CLK_D)
                                                      0.092     2.264    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[24]_srl2
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.358    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.211ns  (logic 0.130ns (61.749%)  route 0.081ns (38.251%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.510ns
    Source Clock Delay      (SCD):    2.157ns
    Clock Pessimism Removal (CPR):    0.342ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.855     2.157    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/user_clk
    SLICE_X205Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y33        FDRE (Prop_fdre_C_Q)         0.100     2.257 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/stage_4_storage_mux_i/STORAGE_DATA_reg[17]/Q
                         net (fo=1, routed)           0.081     2.338    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/Q[14]
    SLICE_X204Y33        LUT3 (Prop_lut3_I2_O)        0.030     2.368 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA[17]_i_1/O
                         net (fo=1, routed)           0.000     2.368    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/output_data_c[17]
    SLICE_X204Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.116     2.510    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/user_clk
    SLICE_X204Y33        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[17]/C
                         clock pessimism             -0.342     2.168    
    SLICE_X204Y33        FDRE (Hold_fdre_C_D)         0.096     2.264    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_pdu_datapath_i/output_mux_i/OUTPUT_DATA_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.264    
                         arrival time                           2.368    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.202ns  (logic 0.128ns (63.495%)  route 0.074ns (36.505%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.859     2.161    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X221Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y35        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/Q
                         net (fo=3, routed)           0.074     2.335    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[7]_0[4]
    SLICE_X220Y35        LUT6 (Prop_lut6_I0_O)        0.028     2.363 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r[3]_i_1/O
                         net (fo=1, routed)           0.000     2.363    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r[3]_i_1_n_0
    SLICE_X220Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.121     2.515    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X220Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[3]/C
                         clock pessimism             -0.343     2.172    
    SLICE_X220Y35        FDRE (Hold_fdre_C_D)         0.087     2.259    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.363    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/ready_r_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/D
                            (rising edge-triggered cell SRL16E clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.217ns  (logic 0.100ns (46.105%)  route 0.117ns (53.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.519ns
    Source Clock Delay      (SCD):    2.164ns
    Clock Pessimism Removal (CPR):    0.344ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.862     2.164    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/user_clk
    SLICE_X217Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/ready_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y40        FDRE (Prop_fdre_C_Q)         0.100     2.264 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/ready_r_reg/Q
                         net (fo=9, routed)           0.117     2.381    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/ready_r
    SLICE_X216Y40        SRL16E                                       r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.125     2.519    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/user_clk
    SLICE_X216Y40        SRL16E                                       r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15/CLK
                         clock pessimism             -0.344     2.175    
    SLICE_X216Y40        SRL16E (Hold_srl16e_CLK_D)
                                                      0.102     2.277    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_lane_init_sm_4byte_i/counter4_r_reg[14]_srl15
  -------------------------------------------------------------------
                         required time                         -2.277    
                         arrival time                           2.381    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.105ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.203ns  (logic 0.128ns (63.182%)  route 0.075ns (36.818%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.515ns
    Source Clock Delay      (SCD):    2.161ns
    Clock Pessimism Removal (CPR):    0.343ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.859     2.161    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X221Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y35        FDRE (Prop_fdre_C_Q)         0.100     2.261 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[4]/Q
                         net (fo=3, routed)           0.075     2.336    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/previous_cycle_data_r_reg[7]_0[4]
    SLICE_X220Y35        LUT6 (Prop_lut6_I3_O)        0.028     2.364 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r[11]_i_1/O
                         net (fo=1, routed)           0.000     2.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r[11]_i_1_n_0
    SLICE_X220Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.121     2.515    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X220Y35        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[11]/C
                         clock pessimism             -0.343     2.172    
    SLICE_X220Y35        FDRE (Hold_fdre_C_D)         0.087     2.259    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_data_r_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.259    
                         arrival time                           2.364    
  -------------------------------------------------------------------
                         slack                                  0.105    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pe_control_r_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.518ns
    Source Clock Delay      (SCD):    2.163ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.861     2.163    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X217Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X217Y38        FDRE (Prop_fdre_C_Q)         0.100     2.263 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_control_bits_r_reg[2]/Q
                         net (fo=1, routed)           0.055     2.318    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/word_aligned_control_bits_r[2]
    SLICE_X217Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pe_control_r_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.124     2.518    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/user_clk
    SLICE_X217Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pe_control_r_reg[2]/C
                         clock pessimism             -0.355     2.163    
    SLICE_X217Y38        FDRE (Hold_fdre_C_D)         0.049     2.212    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_sym_dec_4byte_i/rx_pe_control_r_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.212    
                         arrival time                           2.318    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.509ns
    Source Clock Delay      (SCD):    2.156ns
    Clock Pessimism Removal (CPR):    0.353ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.854     2.156    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y20        FDRE (Prop_fdre_C_Q)         0.100     2.256 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][8]/Q
                         net (fo=1, routed)           0.055     2.311    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][8]
    SLICE_X215Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.115     2.509    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X215Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]/C
                         clock pessimism             -0.353     2.156    
    SLICE_X215Y20        FDRE (Hold_fdre_C_D)         0.049     2.205    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][8]
  -------------------------------------------------------------------
                         required time                         -2.205    
                         arrival time                           2.311    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/p_level_in_d1_cdc_from_reg/D
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             hssl_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.491ns
    Source Clock Delay      (SCD):    2.136ns
    Clock Pessimism Removal (CPR):    0.355ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.834     2.136    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_global_logic_i/channel_init_sm_i/user_clk
    SLICE_X203Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y38        FDRE (Prop_fdre_C_Q)         0.100     2.236 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_global_logic_i/channel_init_sm_i/GTRXRESET_OUT_reg/Q
                         net (fo=1, routed)           0.055     2.291    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/gtrxreset_i
    SLICE_X203Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/p_level_in_d1_cdc_from_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.097     2.491    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/user_clk
    SLICE_X203Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/p_level_in_d1_cdc_from_reg/C
                         clock pessimism             -0.355     2.136    
    SLICE_X203Y38        FDRE (Hold_fdre_C_D)         0.047     2.183    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/p_level_in_d1_cdc_from_reg
  -------------------------------------------------------------------
                         required time                         -2.183    
                         arrival time                           2.291    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hssl_clk
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK }

Check Type        Corner  Lib Pin                  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/RXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/RXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/RXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK   n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXUSRCLK
Min Period        n/a     GTXE2_CHANNEL/TXUSRCLK2  n/a            3.875         8.000       4.125      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXUSRCLK2
Min Period        n/a     GTXE2_CHANNEL/TXOUTCLK   n/a            2.424         8.000       5.576      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
Min Period        n/a     RAMB36E1/CLKARDCLK       n/a            1.839         8.000       6.161      RAMB36_X13Y5        hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK       n/a            1.839         8.000       6.161      RAMB36_X14Y4        hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     BUFG/I                   n/a            1.409         8.000       6.591      BUFGCTRL_X0Y0       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/I
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X211Y31       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/rx_ll_ufc_datapath_i/ufc_storage_mux_i/MUXED_DATA_reg[11]/C
Min Period        n/a     FDRE/C                   n/a            0.750         8.000       7.250      SLICE_X196Y39       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/gt_rst_r_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.s_level_out_d2_reg/C
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[0]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[1]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y37       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[24]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y37       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[25]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y37       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[26]_srl2/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[2]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[3]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[4]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[5]_srl4/CLK
Low Pulse Width   Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y36       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[6]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[10]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[10]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y32       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[27]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y32       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[28]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y32       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[29]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y32       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[30]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X212Y32       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[31]_srl4/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[8]_srl2/CLK
High Pulse Width  Fast    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[8]_srl2/CLK
High Pulse Width  Slow    SRL16E/CLK               n/a            0.642         4.000       3.358      SLICE_X208Y34       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_rx_ll_i/ufc_filter_i/PDU_DATA_reg[9]_srl2/CLK



---------------------------------------------------------------------------------------------------
From Clock:  i_clk_p
  To Clock:  i_clk_p

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_clk_p
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_clk_p }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        4.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.286ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.123ns  (required time - arrival time)
  Source:                 cnt_tx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.247ns  (logic 0.352ns (6.709%)  route 4.895ns (93.291%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.995    -1.489    clk
    SLICE_X205Y20        FDCE                                         r  cnt_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y20        FDCE (Prop_fdce_C_Q)         0.223    -1.266 r  cnt_tx_reg[5]/Q
                         net (fo=68, routed)          3.018     1.752    cnt_tx_reg[5]
    SLICE_X176Y36        LUT6 (Prop_lut6_I2_O)        0.043     1.795 r  tx_data_inferred_i_66/O
                         net (fo=1, routed)           1.064     2.858    tx_data_inferred_i_66_n_0
    SLICE_X194Y25        LUT5 (Prop_lut5_I2_O)        0.043     2.901 r  tx_data_inferred_i_17/O
                         net (fo=1, routed)           0.300     3.201    hssl_ctrl_u0/i_tx_data[15]
    SLICE_X200Y25        LUT4 (Prop_lut4_I3_O)        0.043     3.244 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_17/O
                         net (fo=1, routed)           0.513     3.758    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[15]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[15])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.758    
  -------------------------------------------------------------------
                         slack                                  4.123    

Slack (MET) :             4.226ns  (required time - arrival time)
  Source:                 cnt_tx_reg[0]_rep__1/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        5.144ns  (logic 0.687ns (13.356%)  route 4.457ns (86.644%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.995    -1.489    clk
    SLICE_X207Y20        FDCE                                         r  cnt_tx_reg[0]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y20        FDCE (Prop_fdce_C_Q)         0.204    -1.285 r  cnt_tx_reg[0]_rep__1/Q
                         net (fo=128, routed)         1.972     0.686    cnt_tx_reg[0]_rep__1_n_0
    SLICE_X176Y2         LUT6 (Prop_lut6_I4_O)        0.126     0.812 r  tx_data_inferred_i_1837/O
                         net (fo=1, routed)           0.000     0.812    tx_data_inferred_i_1837_n_0
    SLICE_X176Y2         MUXF7 (Prop_muxf7_I1_O)      0.103     0.915 r  tx_data_inferred_i_839/O
                         net (fo=1, routed)           0.000     0.915    tx_data_inferred_i_839_n_0
    SLICE_X176Y2         MUXF8 (Prop_muxf8_I1_O)      0.043     0.958 r  tx_data_inferred_i_340/O
                         net (fo=1, routed)           0.484     1.442    tx_data_inferred_i_340_n_0
    SLICE_X178Y6         LUT6 (Prop_lut6_I3_O)        0.125     1.567 r  tx_data_inferred_i_94/O
                         net (fo=1, routed)           1.234     2.801    tx_data_inferred_i_94_n_0
    SLICE_X212Y11        LUT5 (Prop_lut5_I2_O)        0.043     2.844 r  tx_data_inferred_i_31/O
                         net (fo=1, routed)           0.329     3.173    hssl_ctrl_u0/i_tx_data[1]
    SLICE_X212Y18        LUT4 (Prop_lut4_I3_O)        0.043     3.216 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_31/O
                         net (fo=1, routed)           0.438     3.654    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[1]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[1])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.655    
  -------------------------------------------------------------------
                         slack                                  4.226    

Slack (MET) :             4.392ns  (required time - arrival time)
  Source:                 cnt_tx_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.979ns  (logic 0.665ns (13.357%)  route 4.314ns (86.643%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.995    -1.489    clk
    SLICE_X204Y20        FDCE                                         r  cnt_tx_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y20        FDCE (Prop_fdce_C_Q)         0.259    -1.230 r  cnt_tx_reg[0]_rep__0/Q
                         net (fo=128, routed)         1.945     0.715    cnt_tx_reg[0]_rep__0_n_0
    SLICE_X175Y1         LUT6 (Prop_lut6_I4_O)        0.043     0.758 r  tx_data_inferred_i_1677/O
                         net (fo=1, routed)           0.000     0.758    tx_data_inferred_i_1677_n_0
    SLICE_X175Y1         MUXF7 (Prop_muxf7_I1_O)      0.108     0.866 r  tx_data_inferred_i_759/O
                         net (fo=1, routed)           0.000     0.866    tx_data_inferred_i_759_n_0
    SLICE_X175Y1         MUXF8 (Prop_muxf8_I1_O)      0.043     0.909 r  tx_data_inferred_i_300/O
                         net (fo=1, routed)           0.515     1.424    tx_data_inferred_i_300_n_0
    SLICE_X178Y5         LUT6 (Prop_lut6_I3_O)        0.126     1.550 r  tx_data_inferred_i_84/O
                         net (fo=1, routed)           0.839     2.389    tx_data_inferred_i_84_n_0
    SLICE_X200Y11        LUT5 (Prop_lut5_I2_O)        0.043     2.432 r  tx_data_inferred_i_26/O
                         net (fo=1, routed)           0.408     2.840    hssl_ctrl_u0/i_tx_data[6]
    SLICE_X201Y18        LUT4 (Prop_lut4_I3_O)        0.043     2.883 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_26/O
                         net (fo=1, routed)           0.606     3.489    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[6]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[6]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[6])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.489    
  -------------------------------------------------------------------
                         slack                                  4.392    

Slack (MET) :             4.406ns  (required time - arrival time)
  Source:                 cnt_tx_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.963ns  (logic 0.687ns (13.841%)  route 4.276ns (86.159%))
  Logic Levels:           5  (LUT4=1 LUT5=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.996    -1.488    clk
    SLICE_X208Y19        FDCE                                         r  cnt_tx_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X208Y19        FDCE (Prop_fdce_C_Q)         0.259    -1.229 r  cnt_tx_reg[2]_rep__0/Q
                         net (fo=92, routed)          1.987     0.758    cnt_tx_reg[2]_rep__0_n_0
    SLICE_X176Y33        MUXF7 (Prop_muxf7_S_O)       0.171     0.929 r  tx_data_inferred_i_386/O
                         net (fo=1, routed)           0.000     0.929    tx_data_inferred_i_386_n_0
    SLICE_X176Y33        MUXF8 (Prop_muxf8_I0_O)      0.046     0.975 r  tx_data_inferred_i_114/O
                         net (fo=1, routed)           0.625     1.601    tx_data_inferred_i_114_n_0
    SLICE_X179Y28        LUT6 (Prop_lut6_I0_O)        0.125     1.726 r  tx_data_inferred_i_38/O
                         net (fo=1, routed)           0.778     2.504    tx_data_inferred_i_38_n_0
    SLICE_X198Y23        LUT5 (Prop_lut5_I2_O)        0.043     2.547 r  tx_data_inferred_i_3/O
                         net (fo=1, routed)           0.277     2.824    hssl_ctrl_u0/i_tx_data[29]
    SLICE_X199Y23        LUT4 (Prop_lut4_I3_O)        0.043     2.867 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_3/O
                         net (fo=1, routed)           0.608     3.475    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[29]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[29]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[29])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.475    
  -------------------------------------------------------------------
                         slack                                  4.406    

Slack (MET) :             4.460ns  (required time - arrival time)
  Source:                 cnt_tx_reg[0]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.909ns  (logic 0.707ns (14.403%)  route 4.202ns (85.597%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.997    -1.487    clk
    SLICE_X206Y18        FDCE                                         r  cnt_tx_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y18        FDCE (Prop_fdce_C_Q)         0.204    -1.283 r  cnt_tx_reg[0]_rep__6/Q
                         net (fo=106, routed)         1.773     0.489    cnt_tx_reg[0]_rep__6_n_0
    SLICE_X173Y21        LUT6 (Prop_lut6_I4_O)        0.126     0.615 r  tx_data_inferred_i_906/O
                         net (fo=1, routed)           0.000     0.615    tx_data_inferred_i_906_n_0
    SLICE_X173Y21        MUXF7 (Prop_muxf7_I0_O)      0.120     0.735 r  tx_data_inferred_i_374/O
                         net (fo=1, routed)           0.000     0.735    tx_data_inferred_i_374_n_0
    SLICE_X173Y21        MUXF8 (Prop_muxf8_I0_O)      0.045     0.780 r  tx_data_inferred_i_108/O
                         net (fo=1, routed)           0.772     1.553    tx_data_inferred_i_108_n_0
    SLICE_X175Y21        LUT6 (Prop_lut6_I3_O)        0.126     1.679 r  tx_data_inferred_i_36/O
                         net (fo=1, routed)           0.976     2.655    tx_data_inferred_i_36_n_0
    SLICE_X206Y21        LUT5 (Prop_lut5_I2_O)        0.043     2.698 r  tx_data_inferred_i_2/O
                         net (fo=1, routed)           0.103     2.801    hssl_ctrl_u0/i_tx_data[30]
    SLICE_X206Y21        LUT4 (Prop_lut4_I3_O)        0.043     2.844 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_2/O
                         net (fo=1, routed)           0.577     3.421    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[30]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[30]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[30])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.421    
  -------------------------------------------------------------------
                         slack                                  4.460    

Slack (MET) :             4.504ns  (required time - arrival time)
  Source:                 cnt_tx_reg[3]_rep/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.865ns  (logic 0.672ns (13.812%)  route 4.193ns (86.188%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=1 MUXF8=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.488ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.996    -1.488    clk
    SLICE_X204Y19        FDCE                                         r  cnt_tx_reg[3]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y19        FDCE (Prop_fdce_C_Q)         0.236    -1.252 r  cnt_tx_reg[3]_rep/Q
                         net (fo=128, routed)         1.915     0.663    cnt_tx_reg[3]_rep_n_0
    SLICE_X177Y32        MUXF8 (Prop_muxf8_S_O)       0.224     0.887 r  tx_data_inferred_i_309/O
                         net (fo=1, routed)           0.629     1.516    tx_data_inferred_i_309_n_0
    SLICE_X179Y26        LUT6 (Prop_lut6_I5_O)        0.126     1.642 r  tx_data_inferred_i_86/O
                         net (fo=1, routed)           0.630     2.272    tx_data_inferred_i_86_n_0
    SLICE_X196Y26        LUT5 (Prop_lut5_I2_O)        0.043     2.315 r  tx_data_inferred_i_27/O
                         net (fo=1, routed)           0.311     2.627    hssl_ctrl_u0/i_tx_data[5]
    SLICE_X198Y23        LUT4 (Prop_lut4_I3_O)        0.043     2.670 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_27/O
                         net (fo=1, routed)           0.707     3.377    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[5]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[5])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.377    
  -------------------------------------------------------------------
                         slack                                  4.504    

Slack (MET) :             4.510ns  (required time - arrival time)
  Source:                 cnt_tx_reg[0]_rep__6/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.858ns  (logic 0.693ns (14.264%)  route 4.165ns (85.736%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.997    -1.487    clk
    SLICE_X206Y18        FDCE                                         r  cnt_tx_reg[0]_rep__6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X206Y18        FDCE (Prop_fdce_C_Q)         0.204    -1.283 r  cnt_tx_reg[0]_rep__6/Q
                         net (fo=106, routed)         1.759     0.476    cnt_tx_reg[0]_rep__6_n_0
    SLICE_X183Y38        LUT6 (Prop_lut6_I4_O)        0.126     0.602 r  tx_data_inferred_i_873/O
                         net (fo=1, routed)           0.000     0.602    tx_data_inferred_i_873_n_0
    SLICE_X183Y38        MUXF7 (Prop_muxf7_I1_O)      0.108     0.710 r  tx_data_inferred_i_357/O
                         net (fo=1, routed)           0.000     0.710    tx_data_inferred_i_357_n_0
    SLICE_X183Y38        MUXF8 (Prop_muxf8_I1_O)      0.043     0.753 r  tx_data_inferred_i_99/O
                         net (fo=1, routed)           0.682     1.435    tx_data_inferred_i_99_n_0
    SLICE_X180Y31        LUT6 (Prop_lut6_I1_O)        0.126     1.561 r  tx_data_inferred_i_34/O
                         net (fo=1, routed)           0.783     2.344    tx_data_inferred_i_34_n_0
    SLICE_X194Y25        LUT5 (Prop_lut5_I2_O)        0.043     2.387 r  tx_data_inferred_i_1/O
                         net (fo=1, routed)           0.239     2.627    hssl_ctrl_u0/i_tx_data[31]
    SLICE_X199Y25        LUT4 (Prop_lut4_I3_O)        0.043     2.670 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_1/O
                         net (fo=1, routed)           0.701     3.371    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[31]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[31]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[31])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.371    
  -------------------------------------------------------------------
                         slack                                  4.510    

Slack (MET) :             4.525ns  (required time - arrival time)
  Source:                 cnt_tx_reg[1]_rep__5/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.843ns  (logic 0.643ns (13.277%)  route 4.200ns (86.723%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.487ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.997    -1.487    clk
    SLICE_X210Y19        FDCE                                         r  cnt_tx_reg[1]_rep__5/C
  -------------------------------------------------------------------    -------------------
    SLICE_X210Y19        FDCE (Prop_fdce_C_Q)         0.223    -1.264 r  cnt_tx_reg[1]_rep__5/Q
                         net (fo=104, routed)         2.027     0.763    cnt_tx_reg[1]_rep__5_n_0
    SLICE_X179Y36        LUT6 (Prop_lut6_I2_O)        0.043     0.806 r  tx_data_inferred_i_1006/O
                         net (fo=1, routed)           0.000     0.806    tx_data_inferred_i_1006_n_0
    SLICE_X179Y36        MUXF7 (Prop_muxf7_I0_O)      0.120     0.926 r  tx_data_inferred_i_424/O
                         net (fo=1, routed)           0.000     0.926    tx_data_inferred_i_424_n_0
    SLICE_X179Y36        MUXF8 (Prop_muxf8_I0_O)      0.045     0.971 r  tx_data_inferred_i_133/O
                         net (fo=1, routed)           0.562     1.534    tx_data_inferred_i_133_n_0
    SLICE_X184Y36        LUT6 (Prop_lut6_I5_O)        0.126     1.660 r  tx_data_inferred_i_42/O
                         net (fo=1, routed)           0.575     2.234    tx_data_inferred_i_42_n_0
    SLICE_X192Y31        LUT5 (Prop_lut5_I2_O)        0.043     2.277 r  tx_data_inferred_i_5/O
                         net (fo=1, routed)           0.407     2.684    hssl_ctrl_u0/i_tx_data[27]
    SLICE_X199Y25        LUT4 (Prop_lut4_I3_O)        0.043     2.727 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_5/O
                         net (fo=1, routed)           0.628     3.356    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[27]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[27]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[27])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.356    
  -------------------------------------------------------------------
                         slack                                  4.525    

Slack (MET) :             4.594ns  (required time - arrival time)
  Source:                 cnt_tx_reg[0]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.776ns  (logic 0.665ns (13.922%)  route 4.111ns (86.078%))
  Logic Levels:           6  (LUT4=1 LUT5=1 LUT6=2 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.995    -1.489    clk
    SLICE_X204Y20        FDCE                                         r  cnt_tx_reg[0]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X204Y20        FDCE (Prop_fdce_C_Q)         0.259    -1.230 r  cnt_tx_reg[0]_rep__0/Q
                         net (fo=128, routed)         1.645     0.415    cnt_tx_reg[0]_rep__0_n_0
    SLICE_X181Y7         LUT6 (Prop_lut6_I4_O)        0.043     0.458 r  tx_data_inferred_i_1745/O
                         net (fo=1, routed)           0.000     0.458    tx_data_inferred_i_1745_n_0
    SLICE_X181Y7         MUXF7 (Prop_muxf7_I1_O)      0.108     0.566 r  tx_data_inferred_i_793/O
                         net (fo=1, routed)           0.000     0.566    tx_data_inferred_i_793_n_0
    SLICE_X181Y7         MUXF8 (Prop_muxf8_I1_O)      0.043     0.609 r  tx_data_inferred_i_317/O
                         net (fo=1, routed)           0.584     1.193    tx_data_inferred_i_317_n_0
    SLICE_X180Y12        LUT6 (Prop_lut6_I5_O)        0.126     1.319 r  tx_data_inferred_i_88/O
                         net (fo=1, routed)           0.848     2.167    tx_data_inferred_i_88_n_0
    SLICE_X200Y11        LUT5 (Prop_lut5_I2_O)        0.043     2.210 r  tx_data_inferred_i_28/O
                         net (fo=1, routed)           0.377     2.588    hssl_ctrl_u0/i_tx_data[4]
    SLICE_X202Y15        LUT4 (Prop_lut4_I3_O)        0.043     2.631 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_28/O
                         net (fo=1, routed)           0.657     3.287    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[4]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[4])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.287    
  -------------------------------------------------------------------
                         slack                                  4.594    

Slack (MET) :             4.607ns  (required time - arrival time)
  Source:                 cnt_tx_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        4.763ns  (logic 0.352ns (7.390%)  route 4.411ns (92.610%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.865ns = ( 9.135 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.489ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.995    -1.489    clk
    SLICE_X205Y20        FDCE                                         r  cnt_tx_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y20        FDCE (Prop_fdce_C_Q)         0.223    -1.266 r  cnt_tx_reg[5]/Q
                         net (fo=68, routed)          2.511     1.245    cnt_tx_reg[5]
    SLICE_X181Y5         LUT6 (Prop_lut6_I2_O)        0.043     1.288 r  tx_data_inferred_i_50/O
                         net (fo=1, routed)           0.865     2.153    tx_data_inferred_i_50_n_0
    SLICE_X197Y13        LUT5 (Prop_lut5_I2_O)        0.043     2.196 r  tx_data_inferred_i_9/O
                         net (fo=1, routed)           0.406     2.602    hssl_ctrl_u0/i_tx_data[23]
    SLICE_X201Y18        LUT4 (Prop_lut4_I3_O)        0.043     2.645 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx_i_9/O
                         net (fo=1, routed)           0.628     3.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/din[23]
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[23]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.883     9.135    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/wr_clk
    RAMB36_X14Y4         RAMB36E1                                     r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.644     8.490    
                         clock uncertainty           -0.066     8.424    
    RAMB36_X14Y4         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_DIADI[23])
                                                     -0.543     7.881    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          7.881    
                         arrival time                          -3.274    
  -------------------------------------------------------------------
                         slack                                  4.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_sync_reg6/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.184ns  (logic 0.128ns (69.743%)  route 0.056ns (30.257%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.270ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.010ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.834    -0.291    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/init_clk_in
    SLICE_X201Y36        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_sync_reg6/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y36        FDRE (Prop_fdre_C_Q)         0.100    -0.191 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_sync_reg6/Q
                         net (fo=1, routed)           0.056    -0.135    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_sync6
    SLICE_X200Y36        LUT4 (Prop_lut4_I0_O)        0.028    -0.107 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_i_1/O
                         net (fo=1, routed)           0.000    -0.107    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_i_1_n_0
    SLICE_X200Y36        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.096    -0.270    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/init_clk_in
    SLICE_X200Y36        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_reg/C
                         clock pessimism             -0.010    -0.280    
    SLICE_X200Y36        FDRE (Hold_fdre_C_D)         0.087    -0.193    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/ack_flag_reg
  -------------------------------------------------------------------
                         required time                          0.193    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.269ns
    Source Clock Delay      (SCD):    -0.291ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.834    -0.291    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/init_clk_in
    SLICE_X195Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X195Y38        FDRE (Prop_fdre_C_Q)         0.100    -0.191 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[0]/Q
                         net (fo=2, routed)           0.055    -0.136    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r[0]
    SLICE_X195Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.097    -0.269    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/init_clk_in
    SLICE_X195Y38        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
                         clock pessimism             -0.022    -0.291    
    SLICE_X195Y38        FDRE (Hold_fdre_C_D)         0.047    -0.244    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]
  -------------------------------------------------------------------
                         required time                          0.244    
                         arrival time                          -0.136    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.278ns
    Source Clock Delay      (SCD):    -0.298ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.827    -0.298    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X201Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y27        FDRE (Prop_fdre_C_Q)         0.100    -0.198 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][4]/Q
                         net (fo=1, routed)           0.055    -0.143    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][4]
    SLICE_X201Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.088    -0.278    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X201Y27        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]/C
                         clock pessimism             -0.020    -0.298    
    SLICE_X201Y27        FDRE (Hold_fdre_C_D)         0.047    -0.251    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][4]
  -------------------------------------------------------------------
                         required time                          0.251    
                         arrival time                          -0.143    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    0.021ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.851    -0.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y22        FDPE (Prop_fdpe_C_Q)         0.100    -0.174 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d1_reg/Q
                         net (fo=1, routed)           0.055    -0.119    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_d1
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.113    -0.253    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                         clock pessimism             -0.021    -0.274    
    SLICE_X207Y22        FDPE (Hold_fdpe_C_D)         0.047    -0.227    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg
  -------------------------------------------------------------------
                         required time                          0.227    
                         arrival time                          -0.119    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.249ns
    Source Clock Delay      (SCD):    -0.269ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.856    -0.269    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X221Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y20        FDRE (Prop_fdre_C_Q)         0.100    -0.169 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][6]/Q
                         net (fo=1, routed)           0.055    -0.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][6]
    SLICE_X221Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.117    -0.249    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X221Y20        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]/C
                         clock pessimism             -0.020    -0.269    
    SLICE_X221Y20        FDRE (Hold_fdre_C_D)         0.047    -0.222    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][6]
  -------------------------------------------------------------------
                         required time                          0.222    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.267ns
    Source Clock Delay      (SCD):    -0.289ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.836    -0.289    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X201Y39        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y39        FDRE (Prop_fdre_C_Q)         0.100    -0.189 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.134    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d1_aurora_cdc_to
    SLICE_X201Y39        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.099    -0.267    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/init_clk_in
    SLICE_X201Y39        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.022    -0.289    
    SLICE_X201Y39        FDRE (Hold_fdre_C_D)         0.047    -0.242    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gtrxreset_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.242    
                         arrival time                          -0.134    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.828    -0.297    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y28        FDRE (Prop_fdre_C_Q)         0.100    -0.197 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[0][9]/Q
                         net (fo=1, routed)           0.055    -0.142    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff[0][9]
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.089    -0.277    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_clk
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]/C
                         clock pessimism             -0.020    -0.297    
    SLICE_X201Y28        FDRE (Hold_fdre_C_D)         0.047    -0.250    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst/dest_graysync_ff_reg[1][9]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.297ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.828    -0.297    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y28        FDRE (Prop_fdre_C_Q)         0.100    -0.197 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[0]/Q
                         net (fo=1, routed)           0.055    -0.142    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff[0]
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.089    -0.277    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/dest_clk
    SLICE_X201Y28        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]/C
                         clock pessimism             -0.020    -0.297    
    SLICE_X201Y28        FDRE (Hold_fdre_C_D)         0.047    -0.250    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.xpm_cdc_single_inst_wrst_rd/syncstages_ff_reg[1]
  -------------------------------------------------------------------
                         required time                          0.250    
                         arrival time                          -0.142    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.241ns
    Source Clock Delay      (SCD):    -0.263ns
    Clock Pessimism Removal (CPR):    0.022ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.862    -0.263    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X205Y44        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y44        FDRE (Prop_fdre_C_Q)         0.100    -0.163 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_cdc_to_reg/Q
                         net (fo=1, routed)           0.055    -0.108    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d1_aurora_cdc_to
    SLICE_X205Y44        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.125    -0.241    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/init_clk_in
    SLICE_X205Y44        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg/C
                         clock pessimism             -0.022    -0.263    
    SLICE_X205Y44        FDRE (Hold_fdre_C_D)         0.047    -0.216    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/aurora_aurora_lane_4byte_0_i/aurora_hotplug_i/rx_cc_cdc_sync/s_level_out_d2_reg
  -------------------------------------------------------------------
                         required time                          0.216    
                         arrival time                          -0.108    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_out1_clk_wiz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.155ns  (logic 0.100ns (64.566%)  route 0.055ns (35.434%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.250ns
    Source Clock Delay      (SCD):    -0.270ns
    Clock Pessimism Removal (CPR):    0.020ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.855    -0.270    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X215Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X215Y21        FDRE (Prop_fdre_C_Q)         0.100    -0.170 r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[0][2]/Q
                         net (fo=1, routed)           0.055    -0.115    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff[0][2]
    SLICE_X215Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.116    -0.250    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_clk
    SLICE_X215Y21        FDRE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]/C
                         clock pessimism             -0.020    -0.270    
    SLICE_X215Y21        FDRE (Hold_fdre_C_D)         0.047    -0.223    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst/dest_graysync_ff_reg[1][2]
  -------------------------------------------------------------------
                         required time                          0.223    
                         arrival time                          -0.115    
  -------------------------------------------------------------------
                         slack                                  0.108    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin                       Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location            Pin
Min Period        n/a     GTXE2_CHANNEL/DRPCLK          n/a            5.714         10.000      4.286      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/DRPCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK            n/a            1.839         10.000      8.161      RAMB36_X13Y5        hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK            n/a            1.839         10.000      8.161      RAMB36_X14Y4        hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     GTXE2_CHANNEL/CPLLLOCKDETCLK  n/a            1.538         10.000      8.462      GTXE2_CHANNEL_X1Y2  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/CPLLLOCKDETCLK
Min Period        n/a     GTXE2_COMMON/QPLLLOCKDETCLK   n/a            1.493         10.000      8.507      GTXE2_COMMON_X1Y0   hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/gt_common_support/gtxe2_common_i/QPLLLOCKDETCLK
Min Period        n/a     BUFG/I                        n/a            1.409         10.000      8.592      BUFGCTRL_X0Y16      clk_wiz_u0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0            n/a            1.071         10.000      8.929      MMCME2_ADV_X1Y5     clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
Min Period        n/a     FDRE/C                        n/a            0.750         10.000      9.250      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[2]/C
Min Period        n/a     FDCE/C                        n/a            0.750         10.000      9.250      SLICE_X190Y9        rx_mem_reg[109][26]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0            n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y5     clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X192Y38       hssl_ctrl_u0/u_aurora_wrapper/gtx_rst_n_ddddd_reg_srl6/CLK
Low Pulse Width   Slow    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X192Y38       hssl_ctrl_u0/u_aurora_wrapper/gtx_rst_n_ddddd_reg_srl6/CLK
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[1]/C
Low Pulse Width   Slow    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[2]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X195Y38       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/debounce_gt_rst_r_reg[2]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X178Y24       rx_mem_reg[124][9]/C
Low Pulse Width   Fast    FDRE/C                        n/a            0.400         5.000       4.600      SLICE_X192Y38       hssl_ctrl_u0/u_aurora_wrapper/gtx_rst_n_dddddd_reg/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X212Y3        rx_mem_reg[26][22]/C
Low Pulse Width   Fast    FDCE/C                        n/a            0.400         5.000       4.600      SLICE_X214Y13       rx_mem_reg[26][24]/C
High Pulse Width  Slow    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X192Y38       hssl_ctrl_u0/u_aurora_wrapper/gtx_rst_n_ddddd_reg_srl6/CLK
High Pulse Width  Fast    SRL16E/CLK                    n/a            0.642         5.000       4.358      SLICE_X192Y38       hssl_ctrl_u0/u_aurora_wrapper/gtx_rst_n_ddddd_reg_srl6/CLK
High Pulse Width  Slow    FDRE/C                        n/a            0.350         5.000       4.650      SLICE_X195Y39       hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/support_reset_logic_i/gt_rst_r_cdc_sync/GENERATE_LEVEL_P_S_CDC.SINGLE_BIT.INPUT_FLOP.p_level_in_d1_cdc_from_reg/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X190Y9        rx_mem_reg[109][21]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X190Y9        rx_mem_reg[109][21]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X190Y9        rx_mem_reg[109][26]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X190Y9        rx_mem_reg[109][26]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X174Y31       rx_mem_reg[109][29]/C
High Pulse Width  Fast    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X175Y11       rx_mem_reg[125][14]/C
High Pulse Width  Slow    FDCE/C                        n/a            0.350         5.000       4.650      SLICE_X191Y4        rx_mem_reg[125][16]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz
  To Clock:  clkfbout_clk_wiz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.592ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { clk_wiz_u0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.409         5.000       3.592      BUFGCTRL_X0Y17   clk_wiz_u0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.071         5.000       3.929      MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       5.000       208.360    MMCME2_ADV_X1Y5  clk_wiz_u0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz
  To Clock:  clk_out1_clk_wiz

Setup :            0  Failing Endpoints,  Worst Slack        8.623ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.288ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X203Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X203Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X203Y24        FDCE (Recov_fdce_C_CLR)     -0.212     8.137    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X203Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X203Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X203Y24        FDCE (Recov_fdce_C_CLR)     -0.212     8.137    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.623ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X203Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X203Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X203Y24        FDCE (Recov_fdce_C_CLR)     -0.212     8.137    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                          8.137    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.623    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y24        FDPE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y24        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X202Y24        FDPE (Recov_fdpe_C_PRE)     -0.187     8.162    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X202Y24        FDCE (Recov_fdce_C_CLR)     -0.187     8.162    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.648ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X202Y24        FDCE (Recov_fdce_C_CLR)     -0.187     8.162    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          8.162    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.648    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X202Y24        FDCE (Recov_fdce_C_CLR)     -0.154     8.195    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.681ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        1.049ns  (logic 0.259ns (24.694%)  route 0.790ns (75.306%))
  Logic Levels:           0  
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.940ns = ( 9.060 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.790    -0.485    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X202Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.808     9.060    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X202Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.644     8.416    
                         clock uncertainty           -0.066     8.349    
    SLICE_X202Y24        FDCE (Recov_fdce_C_CLR)     -0.154     8.195    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          8.195    
                         arrival time                           0.485    
  -------------------------------------------------------------------
                         slack                                  8.681    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.259ns (27.122%)  route 0.696ns (72.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.696    -0.579    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X203Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.809     9.061    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X203Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.644     8.417    
                         clock uncertainty           -0.066     8.350    
    SLICE_X203Y23        FDCE (Recov_fdce_C_CLR)     -0.212     8.138    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  8.718    

Slack (MET) :             8.718ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_out1_clk_wiz rise@10.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.955ns  (logic 0.259ns (27.122%)  route 0.696ns (72.878%))
  Logic Levels:           0  
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -0.939ns = ( 9.061 - 10.000 ) 
    Source Clock Delay      (SCD):    -1.534ns
    Clock Pessimism Removal (CPR):    -0.644ns
  Clock Uncertainty:      0.066ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.112ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.954     0.954 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           1.081     2.035    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.309    -5.274 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.697    -3.577    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.093    -3.484 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.950    -1.534    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y28        FDPE (Prop_fdpe_C_Q)         0.259    -1.275 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=77, routed)          0.696    -0.579    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X203Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                     10.000    10.000 r  
    E19                                               0.000    10.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000    10.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.851    10.851 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.986    11.837    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.234     5.603 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.566     7.169    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.083     7.252 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.809     9.061    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X203Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.644     8.417    
                         clock uncertainty           -0.066     8.350    
    SLICE_X203Y23        FDCE (Recov_fdce_C_CLR)     -0.212     8.138    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                          8.138    
                         arrival time                           0.579    
  -------------------------------------------------------------------
                         slack                                  8.718    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.726%)  route 0.152ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.837    -0.288    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/init_clk_in
    SLICE_X201Y41        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y41        FDRE (Prop_fdre_C_Q)         0.100    -0.188 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.152    -0.036    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X200Y42        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.100    -0.266    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X200Y42        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]/C
                         clock pessimism             -0.008    -0.274    
    SLICE_X200Y42        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.288ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.726%)  route 0.152ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.837    -0.288    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/init_clk_in
    SLICE_X201Y41        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y41        FDRE (Prop_fdre_C_Q)         0.100    -0.188 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.152    -0.036    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X200Y42        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.100    -0.266    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X200Y42        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]/C
                         clock pessimism             -0.008    -0.274    
    SLICE_X200Y42        FDCE (Remov_fdce_C_CLR)     -0.050    -0.324    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.324    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.288    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.853%)  route 0.171ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.851    -0.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y22        FDPE (Prop_fdpe_C_Q)         0.100    -0.174 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.171    -0.003    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X211Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.113    -0.253    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X211Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]/C
                         clock pessimism              0.013    -0.240    
    SLICE_X211Y22        FDCE (Remov_fdce_C_CLR)     -0.069    -0.309    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.853%)  route 0.171ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.851    -0.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y22        FDPE (Prop_fdpe_C_Q)         0.100    -0.174 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.171    -0.003    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X211Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.113    -0.253    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X211Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]/C
                         clock pessimism              0.013    -0.240    
    SLICE_X211Y22        FDCE (Remov_fdce_C_CLR)     -0.069    -0.309    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.853%)  route 0.171ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.851    -0.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y22        FDPE (Prop_fdpe_C_Q)         0.100    -0.174 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.171    -0.003    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X211Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.113    -0.253    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X211Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]/C
                         clock pessimism              0.013    -0.240    
    SLICE_X211Y22        FDCE (Remov_fdce_C_CLR)     -0.069    -0.309    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.100ns (36.853%)  route 0.171ns (63.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.253ns
    Source Clock Delay      (SCD):    -0.274ns
    Clock Pessimism Removal (CPR):    -0.013ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.851    -0.274    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X207Y22        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X207Y22        FDPE (Prop_fdpe_C_Q)         0.100    -0.174 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.171    -0.003    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X211Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.113    -0.253    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X211Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]/C
                         clock pessimism              0.013    -0.240    
    SLICE_X211Y22        FDCE (Remov_fdce_C_CLR)     -0.069    -0.309    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.003    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.307ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.100ns (39.726%)  route 0.152ns (60.274%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.266ns
    Source Clock Delay      (SCD):    -0.288ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.837    -0.288    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/init_clk_in
    SLICE_X201Y41        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X201Y41        FDRE (Prop_fdre_C_Q)         0.100    -0.188 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_soft_reset_r_reg/Q
                         net (fo=21, routed)          0.152    -0.036    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/AR[0]
    SLICE_X201Y42        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.100    -0.266    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_clk_in
    SLICE_X201Y42        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg/C
                         clock pessimism             -0.008    -0.274    
    SLICE_X201Y42        FDCE (Remov_fdce_C_CLR)     -0.069    -0.343    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetfsm_i/init_wait_done_reg
  -------------------------------------------------------------------
                         required time                          0.343    
                         arrival time                          -0.036    
  -------------------------------------------------------------------
                         slack                                  0.307    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.275%)  route 0.135ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.826    -0.299    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X200Y26        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y26        FDPE (Prop_fdpe_C_Q)         0.107    -0.192 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.057    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X200Y28        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.089    -0.277    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]/C
                         clock pessimism             -0.008    -0.285    
    SLICE_X200Y28        FDCE (Remov_fdce_C_CLR)     -0.086    -0.371    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[0]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.314ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.275%)  route 0.135ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.826    -0.299    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X200Y26        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y26        FDPE (Prop_fdpe_C_Q)         0.107    -0.192 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.057    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X200Y28        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.089    -0.277    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]/C
                         clock pessimism             -0.008    -0.285    
    SLICE_X200Y28        FDCE (Remov_fdce_C_CLR)     -0.086    -0.371    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.wr_rst_rd_ext_reg[1]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.314    

Slack (MET) :             0.316ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz rise@0.000ns - clk_out1_clk_wiz rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.107ns (44.275%)  route 0.135ns (55.725%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.277ns
    Source Clock Delay      (SCD):    -0.299ns
    Clock Pessimism Removal (CPR):    0.008ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.436     0.436 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.503     0.939    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.859    -1.920 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.769    -1.151    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.125 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        0.826    -0.299    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/dest_clk
    SLICE_X200Y26        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X200Y26        FDPE (Prop_fdpe_C_Q)         0.107    -0.192 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.rst_rd_reg2_inst/arststages_ff_reg[1]/Q
                         net (fo=3, routed)           0.135    -0.057    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X200Y28        FDPE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz rise edge)
                                                      0.000     0.000 r  
    E19                                               0.000     0.000 r  i_clk_p (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_u0/inst/clk_in1_p
    E19                  IBUFDS (Prop_ibufds_I_O)     0.518     0.518 r  clk_wiz_u0/inst/clkin1_ibufgds/O
                         net (fo=1, routed)           0.553     1.071    clk_wiz_u0/inst/clk_in1_clk_wiz
    MMCME2_ADV_X1Y5      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.301    -2.230 r  clk_wiz_u0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.834    -1.396    clk_wiz_u0/inst/clk_out1_clk_wiz
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.030    -1.366 r  clk_wiz_u0/inst/clkout1_buf/O
                         net (fo=4741, routed)        1.089    -0.277    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X200Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                         clock pessimism             -0.008    -0.285    
    SLICE_X200Y28        FDPE (Remov_fdpe_C_PRE)     -0.088    -0.373    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.057    
  -------------------------------------------------------------------
                         slack                                  0.316    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  hssl_clk
  To Clock:  hssl_clk

Setup :            0  Failing Endpoints,  Worst Slack        6.496ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.260ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.223ns (18.431%)  route 0.987ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.987     5.990    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.852    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X219Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/C
                         clock pessimism              0.251    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X219Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.223ns (18.431%)  route 0.987ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.987     5.990    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.852    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X219Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]/C
                         clock pessimism              0.251    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X219Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.223ns (18.431%)  route 0.987ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.987     5.990    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.852    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X219Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]/C
                         clock pessimism              0.251    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X219Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[6]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.496ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.210ns  (logic 0.223ns (18.431%)  route 0.987ns (81.569%))
  Logic Levels:           0  
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.482ns = ( 12.482 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.987     5.990    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X219Y22        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.852    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X219Y22        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]/C
                         clock pessimism              0.251    12.733    
                         clock uncertainty           -0.035    12.698    
    SLICE_X219Y22        FDCE (Recov_fdce_C_CLR)     -0.212    12.486    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[7]
  -------------------------------------------------------------------
                         required time                         12.486    
                         arrival time                          -5.990    
  -------------------------------------------------------------------
                         slack                                  6.496    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.327ns (29.766%)  route 0.772ns (70.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X191Y45        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y45        FDRE (Prop_fdre_C_Q)         0.204     4.954 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.353     5.307    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X191Y44        LUT1 (Prop_lut1_I0_O)        0.123     5.430 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.418     5.849    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X194Y43        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.819    12.449    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X194Y43        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg/C
                         clock pessimism              0.251    12.700    
                         clock uncertainty           -0.035    12.665    
    SLICE_X194Y43        FDCE (Recov_fdce_C_CLR)     -0.212    12.453    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.604ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        1.099ns  (logic 0.327ns (29.766%)  route 0.772ns (70.234%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.449ns = ( 12.449 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/user_clk
    SLICE_X191Y45        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y45        FDRE (Prop_fdre_C_Q)         0.204     4.954 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3_reg/Q
                         net (fo=2, routed)           0.353     5.307    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/s_level_out_d3
    SLICE_X191Y44        LUT1 (Prop_lut1_I0_O)        0.123     5.430 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_txresetfsm_i/sync_tx_fsm_reset_done_int_cdc_sync/gt_txresetdone_r_i_1/O
                         net (fo=2, routed)           0.418     5.849    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r2_reg_0
    SLICE_X194Y43        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.819    12.449    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X194Y43        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r_reg/C
                         clock pessimism              0.251    12.700    
                         clock uncertainty           -0.035    12.665    
    SLICE_X194Y43        FDCE (Recov_fdce_C_CLR)     -0.212    12.453    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_txresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         12.453    
                         arrival time                          -5.849    
  -------------------------------------------------------------------
                         slack                                  6.604    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.266ns (29.466%)  route 0.637ns (70.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/user_clk
    SLICE_X203Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.332     5.305    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y39        LUT1 (Prop_lut1_I0_O)        0.043     5.348 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.304     5.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X199Y39        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.818    12.448    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y39        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg/C
                         clock pessimism              0.251    12.699    
                         clock uncertainty           -0.035    12.664    
    SLICE_X199Y39        FDCE (Recov_fdce_C_CLR)     -0.212    12.452    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.799ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
                            (rising edge-triggered cell FDRE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.903ns  (logic 0.266ns (29.466%)  route 0.637ns (70.534%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.448ns = ( 12.448 - 8.000 ) 
    Source Clock Delay      (SCD):    4.750ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.961     4.750    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/user_clk
    SLICE_X203Y40        FDRE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X203Y40        FDRE (Prop_fdre_C_Q)         0.223     4.973 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rxfsm_rxresetdone_r3_reg/Q
                         net (fo=1, routed)           0.332     5.305    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/rx_resetdone_out
    SLICE_X200Y39        LUT1 (Prop_lut1_I0_O)        0.043     5.348 f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/gt_rxresetdone_r_i_1/O
                         net (fo=2, routed)           0.304     5.653    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r2_reg_0
    SLICE_X199Y39        FDCE                                         f  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.818    12.448    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/user_clk
    SLICE_X199Y39        FDCE                                         r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg/C
                         clock pessimism              0.251    12.699    
                         clock uncertainty           -0.035    12.664    
    SLICE_X199Y39        FDCE (Recov_fdce_C_CLR)     -0.212    12.452    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/core_reset_logic_i/gt_rxresetdone_r_reg
  -------------------------------------------------------------------
                         required time                         12.452    
                         arrival time                          -5.653    
  -------------------------------------------------------------------
                         slack                                  6.799    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.223ns (26.221%)  route 0.627ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X205Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y28        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.627     5.630    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X206Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.848    12.478    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X206Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism              0.251    12.729    
                         clock uncertainty           -0.035    12.694    
    SLICE_X206Y24        FDCE (Recov_fdce_C_CLR)     -0.212    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  6.851    

Slack (MET) :             6.851ns  (required time - arrival time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (recovery check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (hssl_clk rise@8.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.850ns  (logic 0.223ns (26.221%)  route 0.627ns (73.779%))
  Logic Levels:           0  
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.478ns = ( 12.478 - 8.000 ) 
    Source Clock Delay      (SCD):    4.780ns
    Clock Pessimism Removal (CPR):    0.251ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.696     2.696    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.093     2.789 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.991     4.780    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X205Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y28        FDPE (Prop_fdpe_C_Q)         0.223     5.003 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.627     5.630    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X206Y24        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      8.000     8.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     8.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           2.547    10.547    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.083    10.630 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.848    12.478    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X206Y24        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism              0.251    12.729    
                         clock uncertainty           -0.035    12.694    
    SLICE_X206Y24        FDCE (Recov_fdce_C_CLR)     -0.212    12.482    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         12.482    
                         arrival time                          -5.630    
  -------------------------------------------------------------------
                         slack                                  6.851    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.325%)  route 0.121ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.850     2.152    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X205Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y28        FDPE (Prop_fdpe_C_Q)         0.100     2.252 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.121     2.373    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X204Y27        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.110     2.504    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X204Y27        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]/C
                         clock pessimism             -0.341     2.163    
    SLICE_X204Y27        FDCE (Remov_fdce_C_CLR)     -0.050     2.113    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[5]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.221ns  (logic 0.100ns (45.325%)  route 0.121ns (54.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.504ns
    Source Clock Delay      (SCD):    2.152ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.850     2.152    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X205Y28        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X205Y28        FDPE (Prop_fdpe_C_Q)         0.100     2.252 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_wr_rst_ic_reg/Q
                         net (fo=33, routed)          0.121     2.373    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/AR[0]
    SLICE_X204Y27        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.110     2.504    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X204Y27        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]/C
                         clock pessimism             -0.341     2.163    
    SLICE_X204Y27        FDCE (Remov_fdce_C_CLR)     -0.050     2.113    hssl_ctrl_u0/u_hssl_ctrl_fifo_rx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.113    
                         arrival time                           2.373    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[6]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
                            (rising edge-triggered cell FDPE clocked by hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
                            (removal check against rising-edge clock hssl_clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (hssl_clk rise@0.000ns - hssl_clk rise@0.000ns)
  Data Path Delay:        0.262ns  (logic 0.100ns (38.133%)  route 0.162ns (61.867%))
  Logic Levels:           0  
  Clock Path Skew:        0.011ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.505ns
    Source Clock Delay      (SCD):    2.153ns
    Clock Pessimism Removal (CPR):    0.341ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.276     1.276    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     1.302 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        0.851     2.153    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X221Y23        FDPE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X221Y23        FDPE (Prop_fdpe_C_Q)         0.100     2.253 f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gnsckt_wrst.gic_rst.sckt_rd_rst_ic_reg/Q
                         net (fo=66, routed)          0.162     2.415    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/AR[0]
    SLICE_X220Y23        FDCE                                         f  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock hssl_clk rise edge)
                                                      0.000     0.000 r  
    GTXE2_CHANNEL_X1Y2   GTXE2_CHANNEL                0.000     0.000 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/aurora_i/inst/gt_wrapper_i/aurora_multi_gt_i/gt0_aurora_i/gtxe2_i/TXOUTCLK
                         net (fo=1, routed)           1.364     1.364    hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/tx_out_clk
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.030     1.394 r  hssl_ctrl_u0/u_aurora_wrapper/aurora_1l_support_i/clock_module_i/user_clk_buf_i/O
                         net (fo=1246, routed)        1.111     2.505    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_clk
    SLICE_X220Y23        FDCE                                         r  hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]/C
                         clock pessimism             -0.341     2.164    
    SLICE_X220Y23        FDCE (Remov_fdce_C_CLR)     -0.050     2.114    hssl_ctrl_u0/u_hssl_ctrl_fifo_tx/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.114    
                         arrival time                           2.415    
  -------------------------------------------------------------------
                         slack                                  0.301    





