# Reading C:/intelFPGA_lite/modelsim_ase/tcl/vsim/pref.tcl
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:03 on Oct 11,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 21:09:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:03 on Oct 11,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:09:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:03 on Oct 11,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 21:09:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:03 on Oct 11,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(31): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:09:04 on Oct 11,2018
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:09:04 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:09:05 on Oct 11,2018
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'decoder2_4' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/decoder/in_top_bits File: ./decoder2_4.sv
# Loading work.and_3
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'and_3' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/decoder/in_top_bits/and0 File: ./and_3.sv
# Loading work.register_64
# Loading work.mux64x32_64
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(31): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 21:17:44 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:44 on Oct 11,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 21:17:45 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:45 on Oct 11,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:17:45 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:17:45 on Oct 11,2018
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:17:45 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:09:05 on Oct 11,2018
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.register_64
# Loading work.mux64x32_64
# Loading work.decoder3_8
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'decoder3_8' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/decoder/decoder3_8s[0]/dec File: ./decoder3_8.sv
# Loading work.register_1
# Loading work.mux2_1
# ** Error (suppressible): (vsim-3009) [TSCALE] - Module 'mux2_1' does not have a timeunit/timeprecision specification in effect, but other modules do.
#    Time: 0 ps  Iteration: 0  Instance: /regstim/dut/reg31/bits[0]/reg_1/mux0 File: ./mux2_1.sv
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./runlab.do PAUSED at line 24
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Oct 11,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 21:24:00 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Oct 11,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:24:00 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Oct 11,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 21:24:00 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Oct 11,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 21:24:00 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:00 on Oct 11,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 21:24:00 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(31): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:24:01 on Oct 11,2018
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:24:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:09:05 on Oct 11,2018
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.register_64
# Loading work.mux64x32_64
# Loading work.decoder3_8
# Loading work.register_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 11606 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# ** Error: Cannot open macro file: regstim_wave.do
# Error in macro ./runlab.do line 29
# Cannot open macro file: regstim_wave.do
#     while executing
# "do regstim_wave.do"
add wave -position end  sim:/regstim/clk
add wave -position end  sim:/regstim/RegWrite
add wave -position end  sim:/regstim/ReadData1
add wave -position end  sim:/regstim/ReadData2
add wave -position end  sim:/regstim/WriteData
add wave -position end  sim:/regstim/ReadRegister1
add wave -position end  sim:/regstim/ReadRegister2
add wave -position end  sim:/regstim/WriteRegister
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/john/Desktop/ECE469/lab1/regstim_wave.do
do runlab.do
# ** Warning: (vlib-34) Library already exists at "work".
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:01 on Oct 11,2018
# vlog -reportprogress 300 ./and_3.sv 
# -- Compiling module and_3
# -- Compiling module and_3_testbench
# 
# Top level modules:
# 	and_3_testbench
# End time: 21:30:01 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./D_FF.sv 
# -- Compiling module D_FF
# 
# Top level modules:
# 	D_FF
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./decoder2_4.sv 
# -- Compiling module decoder2_4
# -- Compiling module decoder2_4_testbench
# 
# Top level modules:
# 	decoder2_4_testbench
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./decoder3_8.sv 
# -- Compiling module decoder3_8
# -- Compiling module decoder3_8_testbench
# 
# Top level modules:
# 	decoder3_8_testbench
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./decoder5_32.sv 
# -- Compiling module decoder5_32
# -- Compiling module decoder5_32_testbench
# 
# Top level modules:
# 	decoder5_32_testbench
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./mux2_1.sv 
# -- Compiling module mux2_1
# -- Compiling module mux2_1_testbench
# 
# Top level modules:
# 	mux2_1_testbench
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./mux4_1.sv 
# -- Compiling module mux4_1
# 
# Top level modules:
# 	mux4_1
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./mux32_1.sv 
# -- Compiling module mux32_1
# -- Compiling module mux32_1_testbench
# 
# Top level modules:
# 	mux32_1_testbench
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./mux64x32_64.sv 
# -- Compiling module mux64x32_64
# 
# Top level modules:
# 	mux64x32_64
# End time: 21:30:02 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:02 on Oct 11,2018
# vlog -reportprogress 300 ./regfile.sv 
# -- Compiling module regfile
# ** Warning: ./regfile.sv(31): (vlog-2583) [SVCHK] - Some checking for conflicts with always_comb and always_latch variables not yet supported. Run vopt to provide additional design-level checks.
# 
# Top level modules:
# 	regfile
# End time: 21:30:03 on Oct 11,2018, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:03 on Oct 11,2018
# vlog -reportprogress 300 ./register_1.sv 
# -- Compiling module register_1
# -- Compiling module register_1_testbench
# 
# Top level modules:
# 	register_1_testbench
# End time: 21:30:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:03 on Oct 11,2018
# vlog -reportprogress 300 ./register_64.sv 
# -- Compiling module register_64
# 
# Top level modules:
# 	register_64
# End time: 21:30:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 21:30:03 on Oct 11,2018
# vlog -reportprogress 300 ./regstim.sv 
# -- Compiling module regstim
# 
# Top level modules:
# 	regstim
# End time: 21:30:03 on Oct 11,2018, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# End time: 21:30:05 on Oct 11,2018, Elapsed time: 0:21:00
# Errors: 7, Warnings: 2
# vsim -voptargs=""+acc"" -t 1ps -lib work regstim 
# Start time: 21:30:05 on Oct 11,2018
# Loading sv_std.std
# Loading work.regstim
# Loading work.regfile
# Loading work.decoder5_32
# Loading work.decoder2_4
# Loading work.and_3
# Loading work.register_64
# Loading work.mux64x32_64
# Loading work.decoder3_8
# Loading work.register_1
# Loading work.mux2_1
# Loading work.D_FF
# Loading work.mux32_1
# Loading work.mux4_1
# ** Warning: Design size of 11606 instances exceeds ModelSim - Intel FPGA Starter Edition recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim - Intel FPGA Edition. Expect performance to be adversely affected.
# .main_pane.wave.interior.cs.body.pw.wf
# .main_pane.structure.interior.cs.body.struct
# .main_pane.objects.interior.cs.body.tree
# 2500.00 ns Attempting overwrite of register 31, which should always be 0
# 7500.00 ns Writing pattern to all registers.
# 317500.00 ns Checking pattern.
# ** Note: $stop    : ./regstim.sv(69)
#    Time: 477500 ns  Iteration: 1  Instance: /regstim
# Break in Module regstim at ./regstim.sv line 69
write format wave -window .main_pane.wave.interior.cs.body.pw.wf C:/Users/john/Desktop/ECE469/lab1/regstim_wave.do
# End time: 21:36:10 on Oct 11,2018, Elapsed time: 0:06:05
# Errors: 0, Warnings: 1
