/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [2:0] _00_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [6:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire [3:0] celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire [9:0] celloutsig_0_15z;
  wire [16:0] celloutsig_0_16z;
  wire celloutsig_0_18z;
  wire [3:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_23z;
  wire [10:0] celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire [16:0] celloutsig_0_28z;
  wire [6:0] celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_4z;
  wire [3:0] celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire [10:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [13:0] celloutsig_1_10z;
  wire [3:0] celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire [18:0] celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_6z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_1z[0] | celloutsig_0_0z;
  assign celloutsig_0_12z = celloutsig_0_3z | celloutsig_0_11z[1];
  assign celloutsig_0_3z = ~(celloutsig_0_1z[0] ^ celloutsig_0_1z[3]);
  assign celloutsig_1_4z = ~(in_data[127] ^ celloutsig_1_2z[12]);
  assign celloutsig_0_8z = ~(celloutsig_0_3z ^ celloutsig_0_7z);
  assign celloutsig_0_18z = ~(celloutsig_0_3z ^ celloutsig_0_6z);
  assign celloutsig_0_23z = ~(celloutsig_0_8z ^ celloutsig_0_12z);
  always_ff @(negedge celloutsig_1_19z, negedge clkin_data[0])
    if (!clkin_data[0]) _00_ <= 3'h0;
    else _00_ <= celloutsig_0_14z[7:5];
  reg [7:0] _09_;
  always_ff @(negedge celloutsig_1_19z, posedge clkin_data[0])
    if (clkin_data[0]) _09_ <= 8'h00;
    else _09_ <= { celloutsig_0_15z[6:1], celloutsig_0_7z, celloutsig_0_0z };
  assign out_data[7:0] = _09_;
  assign celloutsig_0_5z = { celloutsig_0_1z[2:0], celloutsig_0_0z } % { 1'h1, in_data[26:24] };
  assign celloutsig_1_1z = in_data[155:153] % { 1'h1, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_18z = - in_data[182:179];
  assign celloutsig_0_9z = - { celloutsig_0_1z, celloutsig_0_2z };
  assign celloutsig_0_11z = - { celloutsig_0_5z, celloutsig_0_7z, celloutsig_0_10z, celloutsig_0_8z };
  assign celloutsig_0_14z = { celloutsig_0_13z[3], celloutsig_0_2z } | { in_data[46:43], celloutsig_0_4z };
  assign celloutsig_0_2z = { celloutsig_0_1z[1:0], celloutsig_0_0z, celloutsig_0_1z } | in_data[72:66];
  assign celloutsig_0_0z = in_data[38] & in_data[82];
  assign celloutsig_0_6z = in_data[15] & in_data[8];
  assign celloutsig_0_20z = celloutsig_0_7z & celloutsig_0_16z[11];
  assign celloutsig_0_27z = celloutsig_0_16z[9] & celloutsig_0_0z;
  assign celloutsig_1_0z = in_data[130] & in_data[135];
  assign celloutsig_1_6z = | { celloutsig_1_2z[15:5], in_data[190:185] };
  assign celloutsig_1_19z = | celloutsig_1_10z[11:4];
  assign celloutsig_0_7z = | in_data[26:1];
  assign celloutsig_0_21z = | { celloutsig_0_20z, celloutsig_0_13z, celloutsig_0_12z, celloutsig_0_8z, in_data[38:35] };
  assign celloutsig_0_13z = celloutsig_0_2z[6:3] >> { celloutsig_0_2z[5:3], celloutsig_0_12z };
  assign celloutsig_0_16z = { celloutsig_0_9z[2:0], celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_10z } >> { celloutsig_0_2z[0], celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_1_10z = { celloutsig_1_2z[16:5], celloutsig_1_4z, celloutsig_1_4z } ^ { celloutsig_1_2z[12:0], celloutsig_1_6z };
  assign celloutsig_0_4z = celloutsig_0_2z[5:2] ^ celloutsig_0_2z[4:1];
  assign celloutsig_0_1z = in_data[89:86] ^ { in_data[95:93], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_11z[4:0], celloutsig_0_5z, celloutsig_0_6z } ^ { in_data[93:85], celloutsig_0_7z };
  assign celloutsig_0_26z = { in_data[37:29], celloutsig_0_21z, celloutsig_0_23z } ^ { celloutsig_0_16z[11:2], celloutsig_0_18z };
  assign celloutsig_0_28z = { _00_, celloutsig_0_20z, celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_10z } ^ { celloutsig_0_26z[2:0], celloutsig_0_27z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_14z };
  assign celloutsig_1_2z = in_data[117:99] ^ { in_data[130:116], celloutsig_1_1z, celloutsig_1_0z };
  assign { out_data[131:128], out_data[96], out_data[48:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_28z };
endmodule
