<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="Frecuencimentro.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_LSO" xil_pn:name=".lso"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RelojEscalado.prj"/>
    <file xil_pn:fileType="FILE_XST_STX" xil_pn:name="RelojEscalado.stx"/>
    <file xil_pn:fileType="FILE_XST" xil_pn:name="RelojEscalado.xst"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RelojEscaladoTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RelojEscaladoTB_stx_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="RelojEscalado_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="RelojEscalado_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkTB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="clkTB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="clkTB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clkTB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="clk_mod.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="clk_mod.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="clk_mod.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="clk_mod.ngr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_mod.prj"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="clk_mod.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="clk_mod.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="clk_mod.xst"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="clk_mod_summary.html"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="clk_mod_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="clk_mod_xst.xrpt"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_LOG" xil_pn:name="isim.log"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="test_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="test_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1419604127" xil_pn:name="TRANEXT_compLibraries_FPGA" xil_pn:prop_ck="1051014138616327807" xil_pn:start_ts="1419604127">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1419604039" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1419604039">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487186" xil_pn:in_ck="3874601104428385160" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1420487185">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RelojEscalado.vhd"/>
      <outfile xil_pn:name="clkTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420046353" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="3322208074941161296" xil_pn:start_ts="1420046353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420046353" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-4245842883388326136" xil_pn:start_ts="1420046353">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487190" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="1951847917757260919" xil_pn:start_ts="1420487190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487190" xil_pn:in_ck="3874601104428385160" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1420487190">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="RelojEscalado.vhd"/>
      <outfile xil_pn:name="clkTB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1420487193" xil_pn:in_ck="3874601104428385160" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="7705559110456768755" xil_pn:start_ts="1420487190">
      <status xil_pn:value="FailedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420046608" xil_pn:in_ck="-6893158278699157806" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="7612704487434748758" xil_pn:start_ts="1420046608">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="NotReadyToRun"/>
      <status xil_pn:value="OutOfDateForInputs"/>
      <status xil_pn:value="OutOfDateForPredecessor"/>
      <status xil_pn:value="OutOfDateForced"/>
      <status xil_pn:value="InputRemoved"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-1327660592693317506" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="1951847917757260919" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-4668875336826446394" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1110319057727724918" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487066" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-7998262870435624191" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487076" xil_pn:in_ck="138961295509596232" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="6681234595224633047" xil_pn:start_ts="1420487066">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="clk_mod.lso"/>
      <outfile xil_pn:name="clk_mod.ngc"/>
      <outfile xil_pn:name="clk_mod.ngr"/>
      <outfile xil_pn:name="clk_mod.prj"/>
      <outfile xil_pn:name="clk_mod.stx"/>
      <outfile xil_pn:name="clk_mod.syr"/>
      <outfile xil_pn:name="clk_mod.xst"/>
      <outfile xil_pn:name="clk_mod_vhdl.prj"/>
      <outfile xil_pn:name="clk_mod_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1420487076" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="-7113299975193536143" xil_pn:start_ts="1420487076">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1420487184" xil_pn:in_ck="156793439565231711" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="6738611937790684885" xil_pn:start_ts="1420487076">
      <status xil_pn:value="AbortedRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
  </transforms>

</generated_project>
