{"vcs1":{"timestamp_begin":1747724124.433421024, "rt":8.35, "ut":8.45, "st":0.62}}
{"vcselab":{"timestamp_begin":1747724132.857553096, "rt":0.35, "ut":0.24, "st":0.11}}
{"link":{"timestamp_begin":1747724133.267090477, "rt":0.40, "ut":0.19, "st":0.22}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1747724123.806678604}
{"VCS_COMP_START_TIME": 1747724123.806678604}
{"VCS_COMP_END_TIME": 1747724133.805346125}
{"VCS_USER_OPTIONS": "-full64 -ntb_opts uvm -sverilog +define+ -debug_all -kdb -timescale=1ns/1ns -f filelist.f -f rtl_filelist.f -o simv"}
{"vcs1": {"peak_mem": 486252}}
{"vcselab": {"peak_mem": 183892}}
