device {
	name = "ATtiny102"
	prog_size = 0x0400
}

interrupts {
	RESET = 0x00            ; External Reset, Power-on Reset and Watchdog Reset
	INT0 = 0x01             ; External Interrupt Request 0
	PCINT0 = 0x02           ; Pin Change Interrupt Request 0
	PCINT1 = 0x03           ; Pin Change Interrupt Request 1
	TIM0_CAPT = 0x04        ; Timer/Counter0 Input Capture
	TIM0_OVF = 0x05         ; Timer/Counter0 Overflow
	TIM0_COMPA = 0x06       ; Timer/Counter Compare Match A
	TIM0_COMPB = 0x07       ; Timer/Counter Compare Match B
	ANA_COMP = 0x08         ; Analog Comparator
	WDT = 0x09              ; Watchdog Time-out
	VLM = 0x0a              ; Vcc Voltage Level Monitor
	ADC = 0x0b              ; ADC Conversion complete
	USART_RXS = 0x0c        ; USART RX Start
	USART_RXC = 0x0d        ; USART RX Complete
	USART_DRE = 0x0e        ; USART Data register empty
	USART_TXC = 0x0f        ; USART Tx Complete
}

registers {
	PINA(0xx20)             ; Input Pins, Port A
	DDRA(0xx1f)             ; Data Direction Register, Port A
	PORTA(0xx1e)            ; Port A Data register
	PUEA(0xx1d)             ; Pull-up Enable Control Register for PORTA
	PINB(0xx1c)             ; Input Pins, Port B
	DDRB(0xx1b)             ; Data Direction Register, Port B
	PORTB(0xx1a)            ; Port B Data register
	PUEB(0xx19)             ; Pull-up Enable Control Register for PORTB
	UDR(0xx18)              ; USART I/O Data Register
	UBRR(0xx17, 0xx16)      ; USART Baud Rate Register  Bytes
	UCSRD(0xx15) {          ; USART Control and Status Register D
		SFDE = 5                ; Start frame detection enable
		RXS = 6                 ; USART RX Start Flag
		RXSIE = 7               ; USART RX Start Interrupt Enable
	}
	UCSRC(0xx14) {          ; USART Control and Status Register C
		UCPOL = 0               ; Clock Polarity
		UCSZ0 = 1               ; Character Size bit 0
		UCSZ1 = 2               ; Character Size bit 1
		USBS = 3                ; Stop Bit Select
		UPM0 = 4                ; Parity Mode Bits bit 0
		UPM1 = 5                ; Parity Mode Bits bit 1
		UMSEL0 = 6              ; USART Mode Select bit 0
		UMSEL1 = 7              ; USART Mode Select bit 1
	}
	UCSRB(0xx13) {          ; USART Control and Status Register B
		TXB8 = 0                ; Transmit Data Bit 8
		RXB8 = 1                ; Receive Data Bit 8
		UCSZ2 = 2               ; Character Size
		TXEN = 3                ; Transmitter Enable
		RXEN = 4                ; Receiver Enable
		UDRIE = 5               ; USART Data register Empty Interrupt Enable
		TXCIE = 6               ; TX Complete Interrupt Enable
		RXCIE = 7               ; RX Complete Interrupt Enable
	}
	UCSRA(0xx12) {          ; USART Control and Status Register A
		MPCM = 0                ; Multi-processor Communication Mode
		U2X = 1                 ; Double the USART transmission speed
		UPE = 2                 ; Parity Error
		DOR = 3                 ; Data overRun
		FE = 4                  ; Framing Error
		UDRE = 5                ; USART Data Register Empty
		TXC = 6                 ; USART Transmitt Complete
		RXC = 7                 ; USART Receive Complete
	}
	PCMSK0(0xx11) {         ; Pin Change Mask Register 0
		PCINT0 = 0              ; Pin Change Enable Mask 0 Bit 0
		PCINT1 = 1              ; Pin Change Enable Mask 0 Bit 1
		PCINT2 = 2              ; Pin Change Enable Mask 0 Bit 2
		PCINT3 = 3              ; Pin Change Enable Mask 0 Bit 3
		PCINT4 = 4              ; Pin Change Enable Mask 0 Bit 4
		PCINT5 = 5              ; Pin Change Enable Mask 0 Bit 5
		PCINT6 = 6              ; Pin Change Enable Mask 0 Bit 6
		PCINT7 = 7              ; Pin Change Enable Mask 0 Bit 7
	}
	PCMSK1(0xx10) {         ; Pin Change Mask Register 1
		PCINT8 = 0              ; Pin Change Enable Mask 1 Bit 0
		PCINT9 = 1              ; Pin Change Enable Mask 1 Bit 1
		PCINT10 = 2             ; Pin Change Enable Mask 1 Bit 2
		PCINT11 = 3             ; Pin Change Enable Mask 1 Bit 3
	}
	PCIFR(0xxf) {           ; Pin Change Interrupt Flag Register
		PCIF0 = 0               ; Pin Change Interrupt Flag 0
		PCIF1 = 1               ; Pin Change Interrupt Flag 1
	}
	PCICR(0xxe) {           ; Pin Change Interrupt Control Register
		PCIE0 = 0               ; Pin Change Interrupt Enable 0
		PCIE1 = 1               ; Pin Change Interrupt Enable 1
	}
	EIMSK(0xxd) {           ; External Interrupt Mask register
		INT0 = 0                ; External Interrupt Request 0 Enable
	}
	EIFR(0xxc) {            ; External Interrupt Flag register
		INTF0 = 0               ; External Interrupt Flag 0
	}
	EICRA(0xxb) {           ; External Interrupt Control Register A
		ISC00 = 0               ; Interrupt Sense Control 0 Bit 0
		ISC01 = 1               ; Interrupt Sense Control 0 Bit 1
	}
	PORTCR(0xxa) {          ; Port Control Register
		BBMA = 0                ; Break-Before-Make Mode Enable for PORTA
		BBMB = 1                ; Break-Before-Make Mode Enable for PORTB
	}
	DIDR0(0xx9) {           ; Digital Input Disable Register
		ADC0D = 0               ; ADC0 Digital Input Disable
		AIN0D = 0               ; AIN0 Digital Input Disable
		ADC1D = 1               ; ADC1 Digital Input Disable
		AIN1D = 1               ; AIN1 Digital Input Disable
		ADC2D = 2               ; ADC2 Digital Input Disable
		ADC3D = 3               ; ADC3 Digital Input Disable
		ADC4D = 4               ; ADC4 Digital Input Disable
		ADC5D = 5               ; ADC5 Digital Input Disable
		ADC6D = 6               ; ADC6 Digital Input Disable
		ADC7D = 7               ; ADC7 Digital Input Disable
	}
	ADCL(0xx7)              ; ADC Data Register Low
	ADCH(0xx6)              ; ADC Data Register High
	ADMUX(0xx5) {           ; The ADC multiplexer Selection Register
		MUX0 = 0                ; Analog Channel Selection Bits bit 0
		MUX1 = 1                ; Analog Channel Selection Bits bit 1
		MUX2 = 2                ; Analog Channel Selection Bits bit 2
		REFS0 = 6               ; Analog Reference voltage Selection Bits bit 0
		REFS1 = 7               ; Analog Reference voltage Selection Bits bit 1
	}
	ADCSRB(0xx4) {          ; The ADC Control and Status register B
		ADTS0 = 0               ; ADC Auto Trigger Source bits bit 0
		ADTS1 = 1               ; ADC Auto Trigger Source bits bit 1
		ADTS2 = 2               ; ADC Auto Trigger Source bits bit 2
		ADLAR = 7               ; Left Adjustment for ADC Result Readout
	}
	ADCSRA(0xx3) {          ; The ADC Control and Status register A
		ADPS0 = 0               ; ADC  Prescaler Select Bits bit 0
		ADPS1 = 1               ; ADC  Prescaler Select Bits bit 1
		ADPS2 = 2               ; ADC  Prescaler Select Bits bit 2
		ADIE = 3                ; ADC Interrupt Enable
		ADIF = 4                ; ADC Interrupt Flag
		ADATE = 5               ; ADC  Auto Trigger Enable
		ADSC = 6                ; ADC Start Conversion
		ADEN = 7                ; ADC Enable
	}
	ACSRB(0xx2) {           ; Analog Comparator Control And Status Register B
		ACPMUX = 0              ; Analog Comparator positive input selection bit
		ACOE = 1                ; Analog Comparator Output Enable
	}
	ACSRA(0xx1) {           ; Analog Comparator Control And Status Register A
		ACIS0 = 0               ; Analog Comparator Interrupt Mode Select bits bit 0
		ACIS1 = 1               ; Analog Comparator Interrupt Mode Select bits bit 1
		ACIC = 2                ; Analog Comparator Input Capture  Enable
		ACIE = 3                ; Analog Comparator Interrupt Enable
		ACI = 4                 ; Analog Comparator Interrupt Flag
		ACO = 5                 ; Analog Compare Output
		ACBG = 6                ; Analog Comparator Bandgap enable
		ACD = 7                 ; Analog Comparator Disable
	}
	ICR0(0x02, 0x03)        ; Input Capture Register  Bytes
	OCR0B(0x04, 0x05)       ; Timer/Counter0 Output Compare Register B 
	OCR0A(0x06, 0x07)       ; Timer/Counter 0 Output Compare Register A 
	TCNT0(0x08, 0x09)       ; Timer/Counter0 
	TIFR0(0x0a) {           ; Overflow Interrupt Enable
		TOV0 = 0                ; Timer Overflow Flag
		OCF0A = 1               ; Timer Output Compare Flag 0A
		OCF0B = 2               ; Timer Output Compare Flag 0B
		ICF0 = 5                ; Input Capture Flag
	}
	TIMSK0(0x0b) {          ; Timer Interrupt Mask Register 0
		TOIE0 = 0               ; Overflow Interrupt Enable
		OCIE0A = 1              ; Output Compare A Match Interrupt Enable
		OCIE0B = 2              ; Output Compare B Match Interrupt Enable
		ICIE0 = 5               ; Input Capture Interrupt Enable
	}
	TCCR0C(0x0c) {          ; Timer/Counter 0 Control Register C
		FOC0B = 6               ; Force Output Compare for Channel B
		FOC0A = 7               ; Force Output Compare for Channel A
	}
	TCCR0B(0x0d) {          ; Timer/Counter 0 Control Register B
		CS00 = 0                ; Clock Select bit 0
		CS01 = 1                ; Clock Select bit 1
		CS02 = 2                ; Clock Select bit 2
		WGM00 = 3               ; Waveform Generation Mode bit 0
		WGM01 = 4               ; Waveform Generation Mode bit 1
		ICES0 = 6               ; Input Capture Edge Select
		ICNC0 = 7               ; Input Capture Noise Canceler
	}
	TCCR0A(0x0e) {          ; Timer/Counter 0 Control Register A
		WGM00 = 0               ; Waveform Generation Mode bit 0
		WGM01 = 1               ; Waveform Generation Mode bit 1
		COM0B0 = 4              ; Compare Output Mode for Channel B bits bit 0
		COM0B1 = 5              ; Compare Output Mode for Channel B bits bit 1
		COM0A0 = 6              ; Compare Output Mode for Channel A bits bit 0
		COM0A1 = 7              ; Compare Output Mode for Channel A bits bit 1
	}
	GTCCR(0x0f) {           ; General Timer/Counter Control Register
		PSR = 0                 ; Prescaler Reset
		REMAP = 1               ; Remap Bit for 14 pin part only
		TSM = 7                 ; Timer Synchronization Mode
	}
	WDTCSR(0x11) {          ; Watchdog Timer Control and Status Register
		WDP0 = 0                ; Watchdog Timer Prescaler Bits bit 0
		WDP1 = 1                ; Watchdog Timer Prescaler Bits bit 1
		WDP2 = 2                ; Watchdog Timer Prescaler Bits bit 2
		WDE = 3                 ; Watch Dog Enable
		WDP3 = 5                ; Watchdog Timer Prescaler Bits bit 3
		WDIE = 6                ; Watchdog Timer Interrupt Enable
		WDIF = 7                ; Watchdog Timer Interrupt Flag
	}
	NVMCSR(0x12) {          ; Non-Volatile Memory Control and Status Register
		NVMBSY = 7              ; Non-Volatile Memory Busy
	}
	NVMCMD(0x13)            ; Non-Volatile Memory Command
	VLMCSR(0x14) {          ; Vcc Level Monitoring Control and Status Register
		VLM0 = 0                ; Trigger Level of Voltage Level Monitor bits bit 0
		VLM1 = 1                ; Trigger Level of Voltage Level Monitor bits bit 1
		VLM2 = 2                ; Trigger Level of Voltage Level Monitor bits bit 2
		VLMIE = 6               ; VLM Interrupt Enable
		VLMF = 7                ; VLM Flag
	}
	PRR(0x15) {             ; Power Reduction Register
		PRTIM0 = 0              ; Power Reduction Timer/Counter0
		PRADC = 1               ; Power Reduction ADC
		PRUSART = 2             ; Power Reduction USART
	}
	CLKPSR(0x16) {          ; Clock Prescale Register
		CLKPS0 = 0              ; Clock Prescaler Select Bits bit 0
		CLKPS1 = 1              ; Clock Prescaler Select Bits bit 1
		CLKPS2 = 2              ; Clock Prescaler Select Bits bit 2
		CLKPS3 = 3              ; Clock Prescaler Select Bits bit 3
	}
	CLKMSR(0x17) {          ; Clock Main Settings Register
		CLKMS0 = 0              ; Clock Main Select Bits bit 0
		CLKMS1 = 1              ; Clock Main Select Bits bit 1
	}
	OSCCAL(0x19)            ; Oscillator Calibration Value
	SMCR(0x1a) {            ; Sleep Mode Control Register
		SE = 0                  ; Sleep Enable
		SM0 = 1                 ; Sleep Mode Select Bits bit 0
		SM1 = 2                 ; Sleep Mode Select Bits bit 1
		SM2 = 3                 ; Sleep Mode Select Bits bit 2
	}
	RSTFLR(0x1b) {          ; Reset Flag Register
		PORF = 0                ; Power-on Reset Flag
		EXTRF = 1               ; External Reset Flag
		WDRF = 3                ; Watchdog Reset Flag
	}
	CCP(0x1c) {             ; Configuration Change Protection
		CCP0 = 0                ; CCP signature bit 0
		CCP1 = 1                ; CCP signature bit 1
		CCP2 = 2                ; CCP signature bit 2
		CCP3 = 3                ; CCP signature bit 3
		CCP4 = 4                ; CCP signature bit 4
		CCP5 = 5                ; CCP signature bit 5
		CCP6 = 6                ; CCP signature bit 6
		CCP7 = 7                ; CCP signature bit 7
	}
	SP(0x1d, 0x1e)          ; Stack Pointer 
	SREG(0x1f) {            ; Status Register
		C = 0                   ; Carry Flag
		Z = 1                   ; Zero Flag
		N = 2                   ; Negative Flag
		V = 3                   ; Two's Complement Overflow Flag
		S = 4                   ; Sign Bit
		H = 5                   ; Half Carry Flag
		T = 6                   ; Bit Copy Storage
		I = 7                   ; Global Interrupt Enable
	}
}

