

================================================================
== Vitis HLS Report for 'grayscale_kernel_Pipeline_VITIS_LOOP_38_1_VITIS_LOOP_39_2'
================================================================
* Date:           Thu Mar  6 03:14:28 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        grayscale
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.256 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
    |   min   |   max   |    min   |    max   | min | max |                      Type                      |
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_38_1_VITIS_LOOP_39_2  |        ?|        ?|        24|          1|          1|     ?|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 25


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 25
* Pipeline : 1
  Pipeline-0 : II = 1, D = 25, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 25 
25 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%col = alloca i32 1" [grayscale_kernel.cpp:39]   --->   Operation 27 'alloca' 'col' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%row = alloca i32 1" [grayscale_kernel.cpp:38]   --->   Operation 28 'alloca' 'row' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 29 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 0, i1 %output_stream_V_last_V, i1 0, i1 0, void @empty_7"   --->   Operation 30 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 0, i1 %input_stream_V_last_V, i1 0, i1 0, void @empty_8"   --->   Operation 31 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %output_stream_V_last_V, i4 %output_stream_V_strb_V, i4 %output_stream_V_keep_V, i32 %output_stream_V_data_V, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i1 %input_stream_V_last_V, i4 %input_stream_V_strb_V, i4 %input_stream_V_keep_V, i32 %input_stream_V_data_V, void @empty_6, i32 0, i32 0, void @empty_0, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sub22_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub22"   --->   Operation 34 'read' 'sub22_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 35 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%width_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %width"   --->   Operation 36 'read' 'width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%mul_ln12_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %mul_ln12"   --->   Operation 37 'read' 'mul_ln12_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln0 = store i62 0, i62 %indvar_flatten"   --->   Operation 38 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln38 = store i31 0, i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 39 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 0, i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 40 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln38 = br void %for.body4" [grayscale_kernel.cpp:38]   --->   Operation 41 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.05>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i62 %indvar_flatten" [grayscale_kernel.cpp:38]   --->   Operation 42 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 43 [1/1] (3.46ns)   --->   "%icmp_ln38 = icmp_eq  i62 %indvar_flatten_load, i62 %mul_ln12_read" [grayscale_kernel.cpp:38]   --->   Operation 43 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 3.46> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln38 = br i1 %icmp_ln38, void %for.inc24.loopexit, void %for.end26.loopexit.exitStub" [grayscale_kernel.cpp:38]   --->   Operation 44 'br' 'br_ln38' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (3.46ns)   --->   "%add_ln38 = add i62 %indvar_flatten_load, i62 1" [grayscale_kernel.cpp:38]   --->   Operation 45 'add' 'add_ln38' <Predicate = (!icmp_ln38)> <Delay = 3.46> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.46> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (1.58ns)   --->   "%store_ln38 = store i62 %add_ln38, i62 %indvar_flatten" [grayscale_kernel.cpp:38]   --->   Operation 46 'store' 'store_ln38' <Predicate = (!icmp_ln38)> <Delay = 1.58>

State 3 <SV = 2> <Delay = 6.93>
ST_3 : Operation 47 [1/1] (0.51ns)   --->   "%empty = read i41 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %input_stream_V_data_V, i4 %input_stream_V_keep_V, i4 %input_stream_V_strb_V, i1 %input_stream_V_last_V" [grayscale_kernel.cpp:43]   --->   Operation 47 'read' 'empty' <Predicate = true> <Delay = 0.51> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%pixel_data = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 48 'extractvalue' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%pixel_keep = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 49 'extractvalue' 'pixel_keep' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%pixel_strb = extractvalue i41 %empty" [grayscale_kernel.cpp:43]   --->   Operation 50 'extractvalue' 'pixel_strb' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [1/1] (0.00ns)   --->   "%trunc_ln45 = trunc i32 %pixel_data" [grayscale_kernel.cpp:45]   --->   Operation 51 'trunc' 'trunc_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "%zext_ln45 = zext i8 %trunc_ln45" [grayscale_kernel.cpp:45]   --->   Operation 52 'zext' 'zext_ln45' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 53 [6/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 53 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %pixel_data, i32 8" [grayscale_kernel.cpp:46]   --->   Operation 54 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%zext_ln46 = zext i8 %tmp_1" [grayscale_kernel.cpp:46]   --->   Operation 55 'zext' 'zext_ln46' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [6/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 56 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_3 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %pixel_data, i32 16" [grayscale_kernel.cpp:47]   --->   Operation 57 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 6.41>
ST_4 : Operation 58 [5/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 58 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_4 : Operation 59 [5/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 59 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.41>
ST_5 : Operation 60 [4/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 60 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_5 : Operation 61 [4/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 61 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.41>
ST_6 : Operation 62 [3/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 62 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_6 : Operation 63 [3/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 63 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 7 <SV = 6> <Delay = 6.41>
ST_7 : Operation 64 [2/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 64 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_7 : Operation 65 [2/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 65 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 8 <SV = 7> <Delay = 6.41>
ST_8 : Operation 66 [1/6] (6.41ns)   --->   "%r = uitofp i32 %zext_ln45" [grayscale_kernel.cpp:45]   --->   Operation 66 'uitofp' 'r' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 67 [1/6] (6.41ns)   --->   "%g = uitofp i32 %zext_ln46" [grayscale_kernel.cpp:46]   --->   Operation 67 'uitofp' 'g' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_8 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln47 = zext i8 %tmp_2" [grayscale_kernel.cpp:47]   --->   Operation 68 'zext' 'zext_ln47' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 69 [6/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 69 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>

State 9 <SV = 8> <Delay = 6.41>
ST_9 : Operation 70 [5/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 70 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_9 : Operation 71 [4/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 71 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 72 [4/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 72 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.41>
ST_10 : Operation 73 [4/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 73 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_10 : Operation 74 [3/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 74 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 75 [3/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 75 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 6.41>
ST_11 : Operation 76 [3/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 76 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_11 : Operation 77 [2/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 77 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 78 [2/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 78 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.41>
ST_12 : Operation 79 [2/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 79 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_12 : Operation 80 [1/4] (5.70ns)   --->   "%mul = fmul i32 %r, i32 0.2126" [grayscale_kernel.cpp:48]   --->   Operation 80 'fmul' 'mul' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 81 [1/4] (5.70ns)   --->   "%mul1 = fmul i32 %g, i32 0.7152" [grayscale_kernel.cpp:48]   --->   Operation 81 'fmul' 'mul1' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 7.25>
ST_13 : Operation 82 [1/6] (6.41ns)   --->   "%b = uitofp i32 %zext_ln47" [grayscale_kernel.cpp:47]   --->   Operation 82 'uitofp' 'b' <Predicate = true> <Delay = 6.41> <CoreInst = "Int2Float">   --->   Core 62 'Int2Float' <Latency = 5> <II = 1> <Delay = 6.41> <FuncUnit> <Opcode : 'uitofp' 'sitofp'> <InPorts = 1> <OutPorts = 1>
ST_13 : Operation 83 [5/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 83 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 7.25>
ST_14 : Operation 84 [4/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 84 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 85 [4/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 85 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.25>
ST_15 : Operation 86 [3/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 86 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 87 [3/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 87 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.25>
ST_16 : Operation 88 [2/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 88 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 89 [2/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 89 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 7.25>
ST_17 : Operation 90 [1/5] (7.25ns)   --->   "%add = fadd i32 %mul, i32 %mul1" [grayscale_kernel.cpp:48]   --->   Operation 90 'fadd' 'add' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 91 [1/4] (5.70ns)   --->   "%mul2 = fmul i32 %b, i32 0.0722" [grayscale_kernel.cpp:48]   --->   Operation 91 'fmul' 'mul2' <Predicate = true> <Delay = 5.70> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 3> <II = 1> <Delay = 5.70> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 7.25>
ST_18 : Operation 92 [5/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 92 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 19 <SV = 18> <Delay = 7.25>
ST_19 : Operation 93 [4/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 93 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.25>
ST_20 : Operation 94 [3/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 94 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 21 <SV = 20> <Delay = 7.25>
ST_21 : Operation 95 [2/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 95 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 7.25>
ST_22 : Operation 96 [1/5] (7.25ns)   --->   "%gray_value = fadd i32 %add, i32 %mul2" [grayscale_kernel.cpp:48]   --->   Operation 96 'fadd' 'gray_value' <Predicate = true> <Delay = 7.25> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 7.25> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 2.88>
ST_23 : Operation 97 [1/1] (0.00ns)   --->   "%data = bitcast i32 %gray_value" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:288->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 97 'bitcast' 'data' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 98 [1/1] (0.00ns)   --->   "%xs_sign = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %data, i32 31" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:294->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 98 'bitselect' 'xs_sign' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 99 [1/1] (0.00ns)   --->   "%xs_exp = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32, i32 %data, i32 23" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:295->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:13->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 99 'partselect' 'xs_exp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 100 [1/1] (0.00ns)   --->   "%trunc_ln342 = trunc i32 %data" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:342->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 100 'trunc' 'trunc_ln342' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 101 [1/1] (0.00ns)   --->   "%zext_ln317 = zext i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 101 'zext' 'zext_ln317' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 102 [1/1] (1.91ns)   --->   "%add_ln317 = add i9 %zext_ln317, i9 385" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 102 'add' 'add_ln317' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 103 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i9.i32, i9 %add_ln317, i32 8" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 103 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 104 [1/1] (1.91ns)   --->   "%sub_ln18 = sub i8 127, i8 %xs_exp" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 104 'sub' 'sub_ln18' <Predicate = true> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_23 : Operation 105 [1/1] (0.00ns)   --->   "%sext_ln18 = sext i8 %sub_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 105 'sext' 'sext_ln18' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 106 [1/1] (0.96ns)   --->   "%select_ln18 = select i1 %tmp, i9 %sext_ln18, i9 %add_ln317" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 106 'select' 'select_ln18' <Predicate = true> <Delay = 0.96> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 24 <SV = 23> <Delay = 6.81>
ST_24 : Operation 107 [1/1] (0.00ns)   --->   "%col_load = load i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 107 'load' 'col_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 108 [1/1] (0.00ns)   --->   "%row_load = load i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 108 'load' 'row_load' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 109 [1/1] (0.00ns)   --->   "%zext_ln39 = zext i31 %col_load" [grayscale_kernel.cpp:39]   --->   Operation 109 'zext' 'zext_ln39' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 110 [1/1] (2.55ns)   --->   "%icmp_ln39 = icmp_slt  i32 %zext_ln39, i32 %width_read" [grayscale_kernel.cpp:39]   --->   Operation 110 'icmp' 'icmp_ln39' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 111 [1/1] (2.52ns)   --->   "%add_ln38_1 = add i31 %row_load, i31 1" [grayscale_kernel.cpp:38]   --->   Operation 111 'add' 'add_ln38_1' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 112 [1/1] (0.73ns)   --->   "%select_ln38 = select i1 %icmp_ln39, i31 %row_load, i31 %add_ln38_1" [grayscale_kernel.cpp:38]   --->   Operation 112 'select' 'select_ln38' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 113 [1/1] (0.00ns)   --->   "%zext_ln38 = zext i31 %select_ln38" [grayscale_kernel.cpp:38]   --->   Operation 113 'zext' 'zext_ln38' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52)   --->   "%select_ln38_1 = select i1 %icmp_ln39, i31 %col_load, i31 0" [grayscale_kernel.cpp:38]   --->   Operation 114 'select' 'select_ln38_1' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln52)   --->   "%select_ln38_1_cast = zext i31 %select_ln38_1" [grayscale_kernel.cpp:38]   --->   Operation 115 'zext' 'select_ln38_1_cast' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 116 [1/1] (2.55ns)   --->   "%cmp21 = icmp_eq  i32 %zext_ln38, i32 %sub_read" [grayscale_kernel.cpp:38]   --->   Operation 116 'icmp' 'cmp21' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 117 [1/1] (0.00ns)   --->   "%mantissa = bitconcatenate i25 @_ssdm_op_BitConcatenate.i25.i1.i23.i1, i1 1, i23 %trunc_ln342, i1 0" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 117 'bitconcatenate' 'mantissa' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 118 [1/1] (0.00ns)   --->   "%zext_ln15 = zext i25 %mantissa" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:15->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 118 'zext' 'zext_ln15' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 119 [1/1] (0.00ns)   --->   "%sext_ln18_1 = sext i9 %select_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 119 'sext' 'sext_ln18_1' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 120 [1/1] (0.00ns)   --->   "%zext_ln18 = zext i32 %sext_ln18_1" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 120 'zext' 'zext_ln18' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 121 [1/1] (4.42ns)   --->   "%lshr_ln18 = lshr i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 121 'lshr' 'lshr_ln18' <Predicate = (tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 122 [1/1] (4.42ns)   --->   "%shl_ln18 = shl i79 %zext_ln15, i79 %zext_ln18" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 122 'shl' 'shl_ln18' <Predicate = (!tmp)> <Delay = 4.42> <CoreInst = "Shifter">   --->   Core 75 'Shifter' <Latency = 0> <II = 1> <Delay = 4.42> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %lshr_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 123 'partselect' 'tmp_3' <Predicate = (tmp)> <Delay = 0.00>
ST_24 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i32 @_ssdm_op_PartSelect.i32.i79.i32.i32, i79 %shl_ln18, i32 24, i32 55" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:21->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 124 'partselect' 'tmp_4' <Predicate = (!tmp)> <Delay = 0.00>
ST_24 : Operation 125 [1/1] (0.69ns)   --->   "%val = select i1 %tmp, i32 %tmp_3, i32 %tmp_4" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 125 'select' 'val' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 126 [1/1] (2.55ns) (out node of the LUT)   --->   "%icmp_ln52 = icmp_eq  i32 %select_ln38_1_cast, i32 %sub22_read" [grayscale_kernel.cpp:52]   --->   Operation 126 'icmp' 'icmp_ln52' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 127 [1/1] (0.97ns)   --->   "%pixel_last = and i1 %cmp21, i1 %icmp_ln52" [grayscale_kernel.cpp:52]   --->   Operation 127 'and' 'pixel_last' <Predicate = true> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 128 [1/1] (2.52ns)   --->   "%add_ln39 = add i31 %col_load, i31 1" [grayscale_kernel.cpp:39]   --->   Operation 128 'add' 'add_ln39' <Predicate = true> <Delay = 2.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_24 : Operation 129 [1/1] (0.73ns)   --->   "%col_1 = select i1 %icmp_ln39, i31 %add_ln39, i31 1" [grayscale_kernel.cpp:39]   --->   Operation 129 'select' 'col_1' <Predicate = true> <Delay = 0.73> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.73> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_24 : Operation 130 [1/1] (1.58ns)   --->   "%store_ln38 = store i31 %select_ln38, i31 %row" [grayscale_kernel.cpp:38]   --->   Operation 130 'store' 'store_ln38' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 131 [1/1] (1.58ns)   --->   "%store_ln39 = store i31 %col_1, i31 %col" [grayscale_kernel.cpp:39]   --->   Operation 131 'store' 'store_ln39' <Predicate = true> <Delay = 1.58>
ST_24 : Operation 142 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 142 'ret' 'ret_ln0' <Predicate = (icmp_ln38)> <Delay = 1.58>

State 25 <SV = 24> <Delay = 5.53>
ST_25 : Operation 132 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_38_1_VITIS_LOOP_39_2_str"   --->   Operation 132 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 133 [1/1] (0.00ns)   --->   "%specpipeline_ln40 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_3" [grayscale_kernel.cpp:40]   --->   Operation 133 'specpipeline' 'specpipeline_ln40' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 134 [1/1] (2.55ns)   --->   "%result_2 = sub i32 0, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 134 'sub' 'result_2' <Predicate = (xs_sign)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 135 [1/1] (0.69ns)   --->   "%result = select i1 %xs_sign, i32 %result_2, i32 %val" [C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49]   --->   Operation 135 'select' 'result' <Predicate = true> <Delay = 0.69> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.69> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_25 : Operation 136 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%shl_ln50 = shl i32 %result, i32 16" [grayscale_kernel.cpp:50]   --->   Operation 136 'shl' 'shl_ln50' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%shl_ln50_1 = shl i32 %result, i32 8" [grayscale_kernel.cpp:50]   --->   Operation 137 'shl' 'shl_ln50_1' <Predicate = true> <Delay = 0.00>
ST_25 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node pixel_data_1)   --->   "%or_ln50 = or i32 %result, i32 %shl_ln50" [grayscale_kernel.cpp:50]   --->   Operation 138 'or' 'or_ln50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 139 [1/1] (0.99ns) (out node of the LUT)   --->   "%pixel_data_1 = or i32 %or_ln50, i32 %shl_ln50_1" [grayscale_kernel.cpp:50]   --->   Operation 139 'or' 'pixel_data_1' <Predicate = true> <Delay = 0.99> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_25 : Operation 140 [1/1] (1.29ns)   --->   "%write_ln53 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i1P0A, i32 %output_stream_V_data_V, i4 %output_stream_V_keep_V, i4 %output_stream_V_strb_V, i1 %output_stream_V_last_V, i32 %pixel_data_1, i4 %pixel_keep, i4 %pixel_strb, i1 %pixel_last" [grayscale_kernel.cpp:53]   --->   Operation 140 'write' 'write_ln53' <Predicate = true> <Delay = 1.29> <CoreInst = "regslice">   --->   Core 135 'regslice' <Latency = 0> <II = 1> <Delay = 1.86> <Adapter> <Opcode : 'read' 'write'>
ST_25 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln39 = br void %for.body4" [grayscale_kernel.cpp:39]   --->   Operation 141 'br' 'br_ln39' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 1.588ns
The critical path consists of the following:
	'alloca' operation 62 bit ('indvar_flatten') [15]  (0.000 ns)
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'indvar_flatten' [24]  (1.588 ns)

 <State 2>: 5.056ns
The critical path consists of the following:
	'load' operation 62 bit ('indvar_flatten_load', grayscale_kernel.cpp:38) on local variable 'indvar_flatten' [29]  (0.000 ns)
	'add' operation 62 bit ('add_ln38', grayscale_kernel.cpp:38) [37]  (3.469 ns)
	'store' operation 0 bit ('store_ln38', grayscale_kernel.cpp:38) of variable 'add_ln38', grayscale_kernel.cpp:38 on local variable 'indvar_flatten' [94]  (1.588 ns)

 <State 3>: 6.931ns
The critical path consists of the following:
	axis read operation ('empty', grayscale_kernel.cpp:43) on port 'input_stream_V_data_V' (grayscale_kernel.cpp:43) [46]  (0.518 ns)
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 4>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 5>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 6>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 7>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 8>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('r', grayscale_kernel.cpp:45) [52]  (6.413 ns)

 <State 9>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('b', grayscale_kernel.cpp:47) [58]  (6.413 ns)

 <State 10>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('b', grayscale_kernel.cpp:47) [58]  (6.413 ns)

 <State 11>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('b', grayscale_kernel.cpp:47) [58]  (6.413 ns)

 <State 12>: 6.413ns
The critical path consists of the following:
	'uitofp' operation 32 bit ('b', grayscale_kernel.cpp:47) [58]  (6.413 ns)

 <State 13>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', grayscale_kernel.cpp:48) [61]  (7.256 ns)

 <State 14>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', grayscale_kernel.cpp:48) [61]  (7.256 ns)

 <State 15>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', grayscale_kernel.cpp:48) [61]  (7.256 ns)

 <State 16>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', grayscale_kernel.cpp:48) [61]  (7.256 ns)

 <State 17>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('add', grayscale_kernel.cpp:48) [61]  (7.256 ns)

 <State 18>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('gray_value', grayscale_kernel.cpp:48) [63]  (7.256 ns)

 <State 19>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('gray_value', grayscale_kernel.cpp:48) [63]  (7.256 ns)

 <State 20>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('gray_value', grayscale_kernel.cpp:48) [63]  (7.256 ns)

 <State 21>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('gray_value', grayscale_kernel.cpp:48) [63]  (7.256 ns)

 <State 22>: 7.256ns
The critical path consists of the following:
	'fadd' operation 32 bit ('gray_value', grayscale_kernel.cpp:48) [63]  (7.256 ns)

 <State 23>: 2.883ns
The critical path consists of the following:
	'sub' operation 8 bit ('sub_ln18', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49) [73]  (1.915 ns)
	'select' operation 9 bit ('select_ln18', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:18->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49) [75]  (0.968 ns)

 <State 24>: 6.815ns
The critical path consists of the following:
	'load' operation 31 bit ('col_load', grayscale_kernel.cpp:39) on local variable 'col', grayscale_kernel.cpp:39 [33]  (0.000 ns)
	'icmp' operation 1 bit ('icmp_ln39', grayscale_kernel.cpp:39) [36]  (2.552 ns)
	'select' operation 31 bit ('select_ln38', grayscale_kernel.cpp:38) [40]  (0.733 ns)
	'icmp' operation 1 bit ('cmp21', grayscale_kernel.cpp:38) [44]  (2.552 ns)
	'and' operation 1 bit ('pixel.last', grayscale_kernel.cpp:52) [90]  (0.978 ns)

 <State 25>: 5.533ns
The critical path consists of the following:
	'sub' operation 32 bit ('result', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49) [83]  (2.552 ns)
	'select' operation 32 bit ('result', C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:59->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:117->C:\scratch\2024.2\hls_product\495\2024.2\src\shared\hls\clib\hlsmath\src\lib_floatconversion.cpp:51->grayscale_kernel.cpp:49) [84]  (0.698 ns)
	'or' operation 32 bit ('or_ln50', grayscale_kernel.cpp:50) [87]  (0.000 ns)
	'or' operation 32 bit ('pixel.data', grayscale_kernel.cpp:50) [88]  (0.993 ns)
	axis write operation ('write_ln53', grayscale_kernel.cpp:53) on port 'output_stream_V_data_V' (grayscale_kernel.cpp:53) [91]  (1.290 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24
	State 25


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
