

================================================================
== Vitis HLS Report for 'StreamingMaxPool_hls_1'
================================================================
* Date:           Fri Feb 20 14:41:48 2026

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        project_StreamingMaxPool_hls_1
* Solution:       sol1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.236 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      882|      882|  8.820 us|  8.820 us|  883|  883|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                                                   |                                                         |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                              Instance                             |                          Module                         |   min   |   max   |    min   |    max   | min | max |   Type  |
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28  |StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s  |      879|      879|  8.790 us|  8.790 us|  879|  879|       no|
        +-------------------------------------------------------------------+---------------------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|      2|    -|
|FIFO             |        -|   -|      -|      -|    -|
|Instance         |        0|   -|    436|   4247|    0|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      -|     34|    -|
|Register         |        -|   -|      5|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |        0|   0|    441|   4283|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |        0|   0|      1|     24|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |                              Instance                             |                          Module                         | BRAM_18K| DSP|  FF |  LUT | URAM|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28  |StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s  |        0|   0|  436|  4247|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+
    |Total                                                              |                                                         |        0|   0|  436|  4247|    0|
    +-------------------------------------------------------------------+---------------------------------------------------------+---------+----+-----+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |                                  Variable Name                                 | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28_out_V_TREADY  |       and|   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                                           |          |   0|  0|   2|           1|           1|
    +--------------------------------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------+----+-----------+-----+-----------+
    |            Name           | LUT| Input Size| Bits| Total Bits|
    +---------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                  |  25|          5|    1|          5|
    |in0_V_TREADY_int_regslice  |   9|          2|    1|          2|
    +---------------------------+----+-----------+-----+-----------+
    |Total                      |  34|          7|    2|          7|
    +---------------------------+----+-----------+-----+-----------+

    * Register: 
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |                                      Name                                      | FF| LUT| Bits| Const Bits|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                                                                       |  4|   0|    4|          0|
    |grp_StreamingMaxPool_Precision_14u_2u_32u_ap_uint_4_0_128_s_fu_28_ap_start_reg  |  1|   0|    1|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                                           |  5|   0|    5|          0|
    +--------------------------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+--------------+------------------------+--------------+
|   RTL Ports  | Dir | Bits|   Protocol   |      Source Object     |    C Type    |
+--------------+-----+-----+--------------+------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_none|  StreamingMaxPool_hls_1|  return value|
|ap_rst_n      |   in|    1|  ap_ctrl_none|  StreamingMaxPool_hls_1|  return value|
|in0_V_TDATA   |   in|  128|          axis|                   in0_V|       pointer|
|in0_V_TVALID  |   in|    1|          axis|                   in0_V|       pointer|
|in0_V_TREADY  |  out|    1|          axis|                   in0_V|       pointer|
|out_V_TDATA   |  out|  128|          axis|                   out_V|       pointer|
|out_V_TVALID  |  out|    1|          axis|                   out_V|       pointer|
|out_V_TREADY  |   in|    1|          axis|                   out_V|       pointer|
+--------------+-----+-----+--------------+------------------------+--------------+

