// Seed: 2644449882
module module_0;
  logic id_1;
  ;
  genvar id_2;
  logic id_3 = {id_1{1}};
  assign id_1 = id_3;
  assign module_1.id_1 = 0;
  assign id_3 = id_1;
endmodule
module module_1 (
    output tri0 id_0,
    input wand id_1,
    output tri0 id_2,
    output uwire id_3,
    output tri id_4,
    input wor id_5,
    output supply1 id_6,
    output tri id_7,
    output wand id_8,
    output wire id_9,
    input wor id_10
);
  assign id_2 = id_10;
  module_0 modCall_1 ();
  assign id_7 = 1;
  and primCall (id_0, id_1, id_10, id_5);
endmodule
