# Computer_Architecture
> A Multimedia processor for [Sony Cell SPU architecture](https://ieeexplore.ieee.org/document/1564346) implemented by System Verilog
>
# Features
- Support 82 instructions
- Dual-issue piplelined model
- 12 stages depth pipline
- 32 bits length instructions
- 6 read ports, 2 write ports register file

# Quick Start

## using parser
Write code.txt<br>
Double click the parser.exe<br>
Delete the suffix ".txt" in encode.txt<br>

## run SPU_Architecture.sv
