{"2408.08927": {"publish_time": "2024-08-15", "title": "VerilogCoder: Autonomous Verilog Coding Agents with Graph-based Planning and Abstract Syntax Tree (AST)-based Waveform Tracing Tool", "paper_summary": "Due to the growing complexity of modern Integrated Circuits (ICs), automating\nhardware design can prevent a significant amount of human error from the\nengineering process and result in less errors. Verilog is a popular hardware\ndescription language for designing and modeling digital systems; thus, Verilog\ngeneration is one of the emerging areas of research to facilitate the design\nprocess. In this work, we propose VerilogCoder, a system of multiple Artificial\nIntelligence (AI) agents for Verilog code generation, to autonomously write\nVerilog code and fix syntax and functional errors using collaborative Verilog\ntools (i.e., syntax checker, simulator, and waveform tracer). Firstly, we\npropose a task planner that utilizes a novel Task and Circuit Relation Graph\nretrieval method to construct a holistic plan based on module descriptions. To\ndebug and fix functional errors, we develop a novel and efficient abstract\nsyntax tree (AST)-based waveform tracing tool, which is integrated within the\nautonomous Verilog completion flow. The proposed methodology successfully\ngenerates 94.2% syntactically and functionally correct Verilog code, surpassing\nthe state-of-the-art methods by 33.9% on the VerilogEval-Human v2 benchmark.", "paper_summary_zh": "\u7531\u65bc\u73fe\u4ee3\u6574\u5408\u96fb\u8def (IC) \u7684\u8907\u96dc\u6027\u65e5\u76ca\u589e\u52a0\uff0c\u81ea\u52d5\u5316\u786c\u9ad4\u8a2d\u8a08\u53ef\u4ee5\u9632\u6b62\u5de5\u7a0b\u904e\u7a0b\u4e2d\u51fa\u73fe\u5927\u91cf\u7684\u4eba\u70ba\u932f\u8aa4\uff0c\u4e26\u6e1b\u5c11\u932f\u8aa4\u3002Verilog \u662f\u4e00\u7a2e\u6d41\u884c\u7684\u786c\u9ad4\u63cf\u8ff0\u8a9e\u8a00\uff0c\u7528\u65bc\u8a2d\u8a08\u548c\u5efa\u6a21\u6578\u4f4d\u7cfb\u7d71\uff1b\u56e0\u6b64\uff0cVerilog \u7522\u751f\u662f\u65b0\u8208\u7684\u7814\u7a76\u9818\u57df\u4e4b\u4e00\uff0c\u65e8\u5728\u4fc3\u9032\u8a2d\u8a08\u904e\u7a0b\u3002\u5728\u9019\u9805\u5de5\u4f5c\u4e2d\uff0c\u6211\u5011\u63d0\u51fa VerilogCoder\uff0c\u4e00\u500b\u7531\u591a\u500b\u4eba\u5de5\u667a\u6167 (AI) \u4ee3\u7406\u7d44\u6210\u7684\u7cfb\u7d71\uff0c\u7528\u65bc Verilog \u7a0b\u5f0f\u78bc\u7522\u751f\uff0c\u4ee5\u81ea\u4e3b\u64b0\u5beb Verilog \u7a0b\u5f0f\u78bc\u4e26\u4f7f\u7528\u5354\u4f5c\u5f0f Verilog \u5de5\u5177\uff08\u4f8b\u5982\uff0c\u8a9e\u6cd5\u6aa2\u67e5\u5668\u3001\u6a21\u64ec\u5668\u548c\u6ce2\u5f62\u8ffd\u8e64\u5668\uff09\u4fee\u5fa9\u8a9e\u6cd5\u548c\u529f\u80fd\u932f\u8aa4\u3002\u9996\u5148\uff0c\u6211\u5011\u63d0\u51fa\u4e00\u500b\u4efb\u52d9\u898f\u5283\u5668\uff0c\u5b83\u5229\u7528\u65b0\u7a4e\u7684\u4efb\u52d9\u548c\u96fb\u8def\u95dc\u4fc2\u5716\u64f7\u53d6\u65b9\u6cd5\uff0c\u6839\u64da\u6a21\u7d44\u63cf\u8ff0\u5efa\u69cb\u4e00\u500b\u6574\u9ad4\u8a08\u756b\u3002\u70ba\u4e86\u9664\u932f\u548c\u4fee\u5fa9\u529f\u80fd\u932f\u8aa4\uff0c\u6211\u5011\u958b\u767c\u4e86\u4e00\u500b\u65b0\u7a4e\u4e14\u9ad8\u6548\u7684\u57fa\u65bc\u62bd\u8c61\u8a9e\u6cd5\u6a39 (AST) \u7684\u6ce2\u5f62\u8ffd\u8e64\u5de5\u5177\uff0c\u5b83\u6574\u5408\u5728\u81ea\u4e3b Verilog \u5b8c\u6210\u6d41\u7a0b\u4e2d\u3002\u6240\u63d0\u51fa\u7684\u65b9\u6cd5\u6210\u529f\u7522\u751f\u4e86 94.2% \u8a9e\u6cd5\u548c\u529f\u80fd\u6b63\u78ba\u7684 Verilog \u7a0b\u5f0f\u78bc\uff0c\u5728 VerilogEval-Human v2 \u57fa\u6e96\u4e0a\u6bd4\u6700\u5148\u9032\u7684\u65b9\u6cd5\u9ad8\u51fa 33.9%\u3002", "author": "Chia-Tung Ho et.al.", "authors": "Chia-Tung Ho, Haoxing Ren, Brucek Khailany", "id": "2408.08927v1", "paper_url": "http://arxiv.org/abs/2408.08927v1", "repo": "null"}}