\hypertarget{DIO__private_8h}{}\doxysection{/home/z/\+Documents/\+AVR/repo\+\_\+\+Avr/\+ATMega32\+\_\+\+Drivers/01-\/\+MCAL/01-\/\+DIO/\+DIO\+\_\+private.h File Reference}
\label{DIO__private_8h}\index{/home/z/Documents/AVR/repo\_Avr/ATMega32\_Drivers/01-\/MCAL/01-\/DIO/DIO\_private.h@{/home/z/Documents/AVR/repo\_Avr/ATMega32\_Drivers/01-\/MCAL/01-\/DIO/DIO\_private.h}}


Private definitions and register addresses for the DIO (GPIO) driver.  


This graph shows which files directly or indirectly include this file\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=324pt]{DIO__private_8h__dep__incl}
\end{center}
\end{figure}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{DIO__private_8h_a7c8a7f98a98d8cb125dd57a66720ab30}{PORTA}}~$\ast$((volatile u8$\ast$) 0x3B)
\begin{DoxyCompactList}\small\item\em PORTA Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_ada011c5bf95ab91774eee5c29b45fd06}{DDRA}}~$\ast$((volatile u8$\ast$) 0x3A)
\begin{DoxyCompactList}\small\item\em DDR (Data Direction Register) for PORTA. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_aa5b59706bf235bbd1936ae801f125507}{PINA}}~$\ast$((volatile u8$\ast$)0x39)
\begin{DoxyCompactList}\small\item\em PIN (Pin Input Register) for PORTA. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}{PORTB}}~$\ast$((volatile u8$\ast$) 0x38)
\begin{DoxyCompactList}\small\item\em PORTB Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a924a54df722121bc98383bdec5ae1898}{DDRB}}~$\ast$((volatile u8$\ast$)0x37)
\begin{DoxyCompactList}\small\item\em DDR (Data Direction Register) for PORTB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a49f0e8289e962c02128f24b94d7aea7c}{PINB}}~$\ast$((volatile u8$\ast$)0x36)
\begin{DoxyCompactList}\small\item\em PIN (Pin Input Register) for PORTB. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a68fea88642279a70246e026e7221b0a5}{PORTC}}~$\ast$((volatile u8$\ast$)0x35)
\begin{DoxyCompactList}\small\item\em PORTC Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}{DDRC}}~$\ast$((volatile u8$\ast$)0x34)
\begin{DoxyCompactList}\small\item\em DDR (Data Direction Register) for PORTC. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a0545e73dc7ae14b1f62293c1feba3983}{PINC}}~$\ast$((volatile u8$\ast$)0x33)
\begin{DoxyCompactList}\small\item\em PIN (Pin Input Register) for PORTC. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}{PORTD}}~$\ast$((volatile u8$\ast$) 0x32)
\begin{DoxyCompactList}\small\item\em PORTD Register. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_ae24189eeb3ce4bccd97d46e88f494e0a}{DDRD}}~$\ast$((volatile u8$\ast$) 0x31)
\begin{DoxyCompactList}\small\item\em DDR (Data Direction Register) for PORTD. \end{DoxyCompactList}\item 
\#define \mbox{\hyperlink{DIO__private_8h_a50997bc44119b844ceaab463c564bfb7}{PIND}}~$\ast$((volatile u8$\ast$)0x30)
\begin{DoxyCompactList}\small\item\em PIN (Pin Input Register) for PORTD. \end{DoxyCompactList}\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Private definitions and register addresses for the DIO (GPIO) driver. 

This file contains the definitions for the DIO registers, which are used to control and manage the General-\/\+Purpose Input/\+Output (GPIO) pins of the microcontroller.

\begin{DoxyAuthor}{Author}
ZIAD AHMED @layer MCAL @swc DIO/\+GPIO 
\end{DoxyAuthor}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{DIO__private_8h_ada011c5bf95ab91774eee5c29b45fd06}\label{DIO__private_8h_ada011c5bf95ab91774eee5c29b45fd06}} 
\index{DIO\_private.h@{DIO\_private.h}!DDRA@{DDRA}}
\index{DDRA@{DDRA}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{DDRA}{DDRA}}
{\footnotesize\ttfamily \#define DDRA~$\ast$((volatile u8$\ast$) 0x3A)}



DDR (Data Direction Register) for PORTA. 

The DDRA register sets the direction (INPUT/\+OUTPUT) for the pins on PORTA. \mbox{\Hypertarget{DIO__private_8h_a924a54df722121bc98383bdec5ae1898}\label{DIO__private_8h_a924a54df722121bc98383bdec5ae1898}} 
\index{DIO\_private.h@{DIO\_private.h}!DDRB@{DDRB}}
\index{DDRB@{DDRB}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{DDRB}{DDRB}}
{\footnotesize\ttfamily \#define DDRB~$\ast$((volatile u8$\ast$)0x37)}



DDR (Data Direction Register) for PORTB. 

The DDRB register sets the direction (INPUT/\+OUTPUT) for the pins on PORTB. \mbox{\Hypertarget{DIO__private_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}\label{DIO__private_8h_a13004c90aa4b54f1bc3fbd25ad3fd645}} 
\index{DIO\_private.h@{DIO\_private.h}!DDRC@{DDRC}}
\index{DDRC@{DDRC}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{DDRC}{DDRC}}
{\footnotesize\ttfamily \#define DDRC~$\ast$((volatile u8$\ast$)0x34)}



DDR (Data Direction Register) for PORTC. 

The DDRC register sets the direction (INPUT/\+OUTPUT) for the pins on PORTC. \mbox{\Hypertarget{DIO__private_8h_ae24189eeb3ce4bccd97d46e88f494e0a}\label{DIO__private_8h_ae24189eeb3ce4bccd97d46e88f494e0a}} 
\index{DIO\_private.h@{DIO\_private.h}!DDRD@{DDRD}}
\index{DDRD@{DDRD}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{DDRD}{DDRD}}
{\footnotesize\ttfamily \#define DDRD~$\ast$((volatile u8$\ast$) 0x31)}



DDR (Data Direction Register) for PORTD. 

The DDRD register sets the direction (INPUT/\+OUTPUT) for the pins on PORTD. \mbox{\Hypertarget{DIO__private_8h_aa5b59706bf235bbd1936ae801f125507}\label{DIO__private_8h_aa5b59706bf235bbd1936ae801f125507}} 
\index{DIO\_private.h@{DIO\_private.h}!PINA@{PINA}}
\index{PINA@{PINA}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PINA}{PINA}}
{\footnotesize\ttfamily \#define PINA~$\ast$((volatile u8$\ast$)0x39)}



PIN (Pin Input Register) for PORTA. 

The PINA register reads the input values of the pins on PORTA. \mbox{\Hypertarget{DIO__private_8h_a49f0e8289e962c02128f24b94d7aea7c}\label{DIO__private_8h_a49f0e8289e962c02128f24b94d7aea7c}} 
\index{DIO\_private.h@{DIO\_private.h}!PINB@{PINB}}
\index{PINB@{PINB}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PINB}{PINB}}
{\footnotesize\ttfamily \#define PINB~$\ast$((volatile u8$\ast$)0x36)}



PIN (Pin Input Register) for PORTB. 

The PINB register reads the input values of the pins on PORTB. \mbox{\Hypertarget{DIO__private_8h_a0545e73dc7ae14b1f62293c1feba3983}\label{DIO__private_8h_a0545e73dc7ae14b1f62293c1feba3983}} 
\index{DIO\_private.h@{DIO\_private.h}!PINC@{PINC}}
\index{PINC@{PINC}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PINC}{PINC}}
{\footnotesize\ttfamily \#define PINC~$\ast$((volatile u8$\ast$)0x33)}



PIN (Pin Input Register) for PORTC. 

The PINC register reads the input values of the pins on PORTC. \mbox{\Hypertarget{DIO__private_8h_a50997bc44119b844ceaab463c564bfb7}\label{DIO__private_8h_a50997bc44119b844ceaab463c564bfb7}} 
\index{DIO\_private.h@{DIO\_private.h}!PIND@{PIND}}
\index{PIND@{PIND}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PIND}{PIND}}
{\footnotesize\ttfamily \#define PIND~$\ast$((volatile u8$\ast$)0x30)}



PIN (Pin Input Register) for PORTD. 

The PIND register reads the input values of the pins on PORTD. \mbox{\Hypertarget{DIO__private_8h_a7c8a7f98a98d8cb125dd57a66720ab30}\label{DIO__private_8h_a7c8a7f98a98d8cb125dd57a66720ab30}} 
\index{DIO\_private.h@{DIO\_private.h}!PORTA@{PORTA}}
\index{PORTA@{PORTA}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PORTA}{PORTA}}
{\footnotesize\ttfamily \#define PORTA~$\ast$((volatile u8$\ast$) 0x3B)}



PORTA Register. 

The PORTA register controls the output levels of the pins on PORTA when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-\/up resistors. \mbox{\Hypertarget{DIO__private_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}\label{DIO__private_8h_a09a0c85cd3da09d9cdf63a5ac4c39f77}} 
\index{DIO\_private.h@{DIO\_private.h}!PORTB@{PORTB}}
\index{PORTB@{PORTB}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PORTB}{PORTB}}
{\footnotesize\ttfamily \#define PORTB~$\ast$((volatile u8$\ast$) 0x38)}



PORTB Register. 

The PORTB register controls the output levels of the pins on PORTB when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-\/up resistors. \mbox{\Hypertarget{DIO__private_8h_a68fea88642279a70246e026e7221b0a5}\label{DIO__private_8h_a68fea88642279a70246e026e7221b0a5}} 
\index{DIO\_private.h@{DIO\_private.h}!PORTC@{PORTC}}
\index{PORTC@{PORTC}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PORTC}{PORTC}}
{\footnotesize\ttfamily \#define PORTC~$\ast$((volatile u8$\ast$)0x35)}



PORTC Register. 

The PORTC register controls the output levels of the pins on PORTC when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-\/up resistors. \mbox{\Hypertarget{DIO__private_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}\label{DIO__private_8h_a3e6a2517db4f9cb7c9037adf0aefe79b}} 
\index{DIO\_private.h@{DIO\_private.h}!PORTD@{PORTD}}
\index{PORTD@{PORTD}!DIO\_private.h@{DIO\_private.h}}
\doxysubsubsection{\texorpdfstring{PORTD}{PORTD}}
{\footnotesize\ttfamily \#define PORTD~$\ast$((volatile u8$\ast$) 0x32)}



PORTD Register. 

The PORTD register controls the output levels of the pins on PORTD when the pins are configured as OUTPUT. When the pins are configured as INPUT, writing to this register can enable the internal pull-\/up resistors. 