
---------- Begin Simulation Statistics ----------
final_tick                                 8094024500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  52686                       # Simulator instruction rate (inst/s)
host_mem_usage                                 812480                       # Number of bytes of host memory used
host_op_rate                                    99961                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   189.81                       # Real time elapsed on the host
host_tick_rate                               42643754                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    10000000                       # Number of instructions simulated
sim_ops                                      18973114                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.008094                       # Number of seconds simulated
sim_ticks                                  8094024500                       # Number of ticks simulated
system.cpu.cc_regfile_reads                  11610000                       # number of cc regfile reads
system.cpu.cc_regfile_writes                  7026241                       # number of cc regfile writes
system.cpu.committedInsts                    10000000                       # Number of Instructions Simulated
system.cpu.committedOps                      18973114                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.618805                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.618805                       # CPI: Total CPI of All Threads
system.cpu.fp_regfile_reads                    479322                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   261797                       # number of floating regfile writes
system.cpu.idleCycles                         1523818                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts               234416                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                  2426691                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.436854                       # Inst execution rate
system.cpu.iew.exec_refs                      4738059                       # number of memory reference insts executed
system.cpu.iew.exec_stores                    1749659                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                  958461                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts               3250630                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts               1315                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts             20694                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts              1936480                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts            25242580                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts               2988400                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            341529                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts              23259857                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                   6337                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents                424961                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                 200837                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles                434052                       # Number of cycles IEW is unblocking
system.cpu.iew.memOrderViolationEvents           3922                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect       173406                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect          61010                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                  25918663                       # num instructions consuming a value
system.cpu.iew.wb_count                      23028627                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.635562                       # average fanout of values written-back
system.cpu.iew.wb_producers                  16472915                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.422570                       # insts written-back per cycle
system.cpu.iew.wb_sent                       23145015                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                 33228822                       # number of integer regfile reads
system.cpu.int_regfile_writes                18355351                       # number of integer regfile writes
system.cpu.ipc                               0.617740                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.617740                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass            405625      1.72%      1.72% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu              18183240     77.04%     78.76% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                14153      0.06%     78.82% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                  6543      0.03%     78.85% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               16945      0.07%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                  96      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.92% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                 3640      0.02%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.94% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                36324      0.15%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                   62      0.00%     79.09% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                22720      0.10%     79.19% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc               60779      0.26%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.45% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift               3283      0.01%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd              14      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt              94      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               6      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult             21      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.46% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead              2939202     12.45%     91.91% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             1592272      6.75%     98.66% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          122370      0.52%     99.18% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         193997      0.82%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total               23601386                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                  510859                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads              991810                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses       462554                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes             741396                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                      315352                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.013362                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  247713     78.55%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      3      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     78.55% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                    738      0.23%     78.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     78.79% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    312      0.10%     78.89% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   152      0.05%     78.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     78.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     78.93% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                   52      0.02%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     78.95% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                  16736      5.31%     84.26% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 19484      6.18%     90.44% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead             22900      7.26%     97.70% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite             7262      2.30%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses               23000254                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads           61219590                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses     22566073                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes          30774394                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                   25237691                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                  23601386                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded                4889                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined         6269466                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued             29044                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved           2895                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined      6948117                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples      14664232                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.609453                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.219703                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0             8042659     54.85%     54.85% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1             1230057      8.39%     63.23% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2             1162046      7.92%     71.16% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             1132407      7.72%     78.88% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4              969671      6.61%     85.49% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5              796849      5.43%     90.93% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6              717710      4.89%     95.82% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7              421837      2.88%     98.70% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8              190996      1.30%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total        14664232                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.457951                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.memDep0.conflictingLoads            159808                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           217913                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads              3250630                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             1936480                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads                10249683                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     54                       # number of misc regfile writes
system.cpu.numCycles                         16188050                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.timesIdled                          127453                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   155                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests        22972                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         54136                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests         1134                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       389126                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          155                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       779642                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            155                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                           250                       # Clock period in ticks
system.cpu.branchPred.lookups                 3118467                       # Number of BP lookups
system.cpu.branchPred.condPredicted           2337860                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect            232434                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              1327171                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 1142280                       # Number of BTB hits
system.cpu.branchPred.BTBHitPct             86.068788                       # BTB Hit Percentage
system.cpu.branchPred.RASUsed                  178812                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASIncorrect                345                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups          191740                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits              55568                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses           136172                       # Number of indirect misses.
system.cpu.branchPred.indirectMispredicted        31268                       # Number of mispredicted indirect branches.
system.cpu.commit.commitSquashedInsts         6179542                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            1994                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts            193414                       # The number of times a branch was mispredicted
system.cpu.commit.numCommittedDist::samples     13745404                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::mean     1.380324                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::stdev     2.349479                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::0         8455311     61.51%     61.51% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::1         1471980     10.71%     72.22% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::2          758859      5.52%     77.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::3         1099630      8.00%     85.74% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::4          442934      3.22%     88.97% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::5          245997      1.79%     90.76% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::6          170078      1.24%     91.99% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::7          142583      1.04%     93.03% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::8          958032      6.97%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.numCommittedDist::total     13745404                       # Number of insts commited each cycle
system.cpu.commit.instsCommitted             10000000                       # Number of instructions committed
system.cpu.commit.opsCommitted               18973114                       # Number of ops (including micro ops) committed
system.cpu.commit.memRefs                     3761635                       # Number of memory references committed
system.cpu.commit.loads                       2352569                       # Number of loads committed
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.membars                        1248                       # Number of memory barriers committed
system.cpu.commit.branches                    2110701                       # Number of branches committed
system.cpu.commit.vector                            0                       # Number of committed Vector instructions.
system.cpu.commit.floating                     286904                       # Number of committed floating point instructions.
system.cpu.commit.integer                    18664119                       # Number of committed integer instructions.
system.cpu.commit.functionCalls                126115                       # Number of function calls committed.
system.cpu.commit.committedInstType_0::No_OpClass       187266      0.99%      0.99% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntAlu     14879156     78.42%     79.41% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntMult        13634      0.07%     79.48% # Class of committed instruction
system.cpu.commit.committedInstType_0::IntDiv         5943      0.03%     79.51% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatAdd        13813      0.07%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatCvt           96      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     79.59% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAdd         2738      0.01%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     79.60% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAlu        29670      0.16%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCmp           24      0.00%     79.76% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdCvt        19868      0.10%     79.86% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMisc        57798      0.30%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShift         1415      0.01%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAdd            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatCvt           44      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatDiv            2      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMult            6      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     80.17% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemRead      2315698     12.21%     92.38% # Class of committed instruction
system.cpu.commit.committedInstType_0::MemWrite      1302185      6.86%     99.24% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemRead        36871      0.19%     99.44% # Class of committed instruction
system.cpu.commit.committedInstType_0::FloatMemWrite       106881      0.56%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.committedInstType_0::total     18973114                       # Class of committed instruction
system.cpu.commit.commitEligibleSamples        958032                       # number cycles where commit BW limit reached
system.cpu.dcache.demand_hits::.cpu.data      4004793                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total          4004793                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data      4023318                       # number of overall hits
system.cpu.dcache.overall_hits::total         4023318                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       143674                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         143674                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       144738                       # number of overall misses
system.cpu.dcache.overall_misses::total        144738                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   3759258496                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   3759258496                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   3759258496                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   3759258496                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data      4148467                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total      4148467                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data      4168056                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total      4168056                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.034633                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.034633                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.034726                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.034726                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 26165.196876                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 26165.196876                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 25972.850917                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 25972.850917                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        47687                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets           36                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              1203                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               4                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    39.640067                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets            9                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        64792                       # number of writebacks
system.cpu.dcache.writebacks::total             64792                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data        54069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total        54069                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data        54069                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total        54069                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        89605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        89605                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        90214                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        90214                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   2190406496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   2190406496                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   2215800996                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   2215800996                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.021600                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.021600                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.021644                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.021644                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 24445.136945                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 24445.136945                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 24561.609019                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 24561.609019                       # average overall mshr miss latency
system.cpu.dcache.replacements                  89503                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data      2618215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         2618215                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       121081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        121081                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   2798201500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   2798201500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data      2739296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      2739296                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.044202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.044202                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 23110.161793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 23110.161793                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data        53217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total        53217                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        67864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        67864                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   1264841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   1264841000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.024774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.024774                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 18637.878699                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 18637.878699                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      1386578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        1386578                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        22593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        22593                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data    961056996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total    961056996                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      1409171                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.016033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.016033                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 42537.821272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 42537.821272                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data          852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          852                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        21741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        21741                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    925565496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    925565496                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.015428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.015428                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 42572.351594                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 42572.351594                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data        18525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total         18525                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data         1064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total         1064                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data        19589                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total        19589                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.054316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.054316                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          609                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data     25394500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total     25394500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.031089                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.031089                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 41698.686371                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 41698.686371                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           509.946851                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs             4113732                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             90015                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             45.700517                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            163000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   509.946851                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.995990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.995990                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           56                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          331                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          125                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses           8426127                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses          8426127                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.decode.idleCycles                  7529979                       # Number of cycles decode is idle
system.cpu.decode.blockedCycles               2713351                       # Number of cycles decode is blocked
system.cpu.decode.runCycles                   4005906                       # Number of cycles decode is running
system.cpu.decode.unblockCycles                214159                       # Number of cycles decode is unblocking
system.cpu.decode.squashCycles                 200837                       # Number of cycles decode is squashing
system.cpu.decode.branchResolved              1138401                       # Number of times decode resolved a  branch
system.cpu.decode.branchMispred                 41366                       # Number of times decode detected a branch misprediction
system.cpu.decode.decodedInsts               26848564                       # Number of instructions handled by decode
system.cpu.decode.squashedInsts                180157                       # Number of squashed instructions handled by decode
system.cpu.dtb.rdAccesses                     2987210                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                     1750057                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         13822                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          1893                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.fetch.icacheStallCycles            7934197                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.insts                       14731527                       # Number of instructions fetch has processed
system.cpu.fetch.branches                     3118467                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            1376660                       # Number of branches that fetch has predicted taken
system.cpu.fetch.cycles                       6470154                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.squashCycles                  483070                       # Number of cycles fetch has spent squashing
system.cpu.fetch.miscStallCycles                 2096                       # Number of cycles fetch has spent waiting on interrupts,or bad addresses, or out of MSHRs
system.cpu.fetch.pendingTrapStallCycles         16005                       # Number of stall cycles due to pending traps
system.cpu.fetch.pendingQuiesceStallCycles            9                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.icacheWaitRetryStallCycles          236                       # Number of stall cycles due to full MSHR
system.cpu.fetch.cacheLines                   2337392                       # Number of cache lines fetched
system.cpu.fetch.icacheSquashes                129743                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.nisnDist::samples           14664232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::mean              1.912933                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::stdev             3.139219                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::0                 10132754     69.10%     69.10% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::1                   228458      1.56%     70.66% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::2                   277157      1.89%     72.55% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::3                   288682      1.97%     74.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::4                   401407      2.74%     77.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::5                   351461      2.40%     79.65% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::6                   275359      1.88%     81.53% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::7                   283846      1.94%     83.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::8                  2425108     16.54%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.nisnDist::total             14664232                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.192640                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.910025                       # Number of inst fetches per cycle
system.cpu.icache.demand_hits::.cpu.inst      2014935                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total          2014935                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst      2014935                       # number of overall hits
system.cpu.icache.overall_hits::total         2014935                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       322453                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         322453                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       322453                       # number of overall misses
system.cpu.icache.overall_misses::total        322453                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   5035361493                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   5035361493                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   5035361493                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   5035361493                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst      2337388                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total      2337388                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst      2337388                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total      2337388                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.137954                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.137954                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.137954                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.137954                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 15615.799800                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15615.799800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 15615.799800                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15615.799800                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         5729                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               174                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    32.925287                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       299610                       # number of writebacks
system.cpu.icache.writebacks::total            299610                       # number of writebacks
system.cpu.icache.demand_mshr_hits::.cpu.inst        22138                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        22138                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::.cpu.inst        22138                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        22138                       # number of overall MSHR hits
system.cpu.icache.demand_mshr_misses::.cpu.inst       300315                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       300315                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       300315                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       300315                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   4435817495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   4435817495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   4435817495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   4435817495                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.128483                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.128483                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.128483                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.128483                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 14770.549240                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 14770.549240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 14770.549240                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 14770.549240                       # average overall mshr miss latency
system.cpu.icache.replacements                 299610                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst      2014935                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total         2014935                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       322453                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        322453                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   5035361493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   5035361493                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst      2337388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total      2337388                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.137954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.137954                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 15615.799800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15615.799800                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst        22138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        22138                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       300315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       300315                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   4435817495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   4435817495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.128483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.128483                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 14770.549240                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 14770.549240                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           509.365031                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs             2315249                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            300314                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              7.709427                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             79500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   509.365031                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.994854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.994854                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          511                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0          283                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1          225                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2            3                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.998047                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses           4975090                       # Number of tag accesses
system.cpu.icache.tags.data_accesses          4975090                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                     2340476                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                         34021                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.lsq0.forwLoads                      214652                       # Number of loads that had data forwarded from stores
system.cpu.lsq0.squashedLoads                  898061                       # Number of loads squashed
system.cpu.lsq0.ignoredResponses                 1632                       # Number of memory responses ignored because the instruction is squashed
system.cpu.lsq0.memOrderViolation                3922                       # Number of memory ordering violations
system.cpu.lsq0.squashedStores                 527414                       # Number of stores squashed
system.cpu.lsq0.rescheduledLoads                 6051                       # Number of loads that were rescheduled
system.cpu.lsq0.blockedByCache                    877                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.power_state.pwrStateResidencyTicks::ON   8094024500                       # Cumulative time (in ticks) in various power states
system.cpu.rename.squashCycles                 200837                       # Number of cycles rename is squashing
system.cpu.rename.idleCycles                  7681204                       # Number of cycles rename is idle
system.cpu.rename.blockCycles                 1610500                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           6374                       # count of cycles rename stalledfor serializing inst
system.cpu.rename.runCycles                   4048860                       # Number of cycles rename is running
system.cpu.rename.unblockCycles               1116457                       # Number of cycles rename is unblocking
system.cpu.rename.renamedInsts               26283176                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                 14359                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                 157259                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LQFullEvents                  17409                       # Number of times rename has blocked due to LQ full
system.cpu.rename.SQFullEvents                 911033                       # Number of times rename has blocked due to SQ full
system.cpu.rename.renamedOperands            29187564                       # Number of destination operands rename has renamed
system.cpu.rename.lookups                    64664089                       # Number of register rename lookups that rename has made
system.cpu.rename.intLookups                 38551641                       # Number of integer rename lookups
system.cpu.rename.fpLookups                    548862                       # Number of floating rename lookups
system.cpu.rename.committedMaps              21459478                       # Number of HB maps that are committed
system.cpu.rename.undoneMaps                  7728082                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializing                     106                       # count of serializing insts renamed
system.cpu.rename.tempSerializing                  92                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                    700059                       # count of insts added to the skid buffer
system.cpu.rob.reads                         37886364                       # The number of ROB reads
system.cpu.rob.writes                        51229239                       # The number of ROB writes
system.cpu.thread_0.numInsts                 10000000                       # Number of Instructions committed
system.cpu.thread_0.numOps                   18973114                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               287380                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                71563                       # number of demand (read+write) hits
system.l2.demand_hits::total                   358943                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              287380                       # number of overall hits
system.l2.overall_hits::.cpu.data               71563                       # number of overall hits
system.l2.overall_hits::total                  358943                       # number of overall hits
system.l2.demand_misses::.cpu.inst              12712                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              18452                       # number of demand (read+write) misses
system.l2.demand_misses::total                  31164                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst             12712                       # number of overall misses
system.l2.overall_misses::.cpu.data             18452                       # number of overall misses
system.l2.overall_misses::total                 31164                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    940041500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   1314445000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2254486500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    940041500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   1314445000                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2254486500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           300092                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            90015                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               390107                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          300092                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           90015                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              390107                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.042360                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.204988                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079886                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.042360                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.204988                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079886                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 73949.142542                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 71235.909387                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 72342.654987                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 73949.142542                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 71235.909387                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 72342.654987                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks               10072                       # number of writebacks
system.l2.writebacks::total                     10072                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst         12712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         18452                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             31164                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst        12712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        18452                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            31164                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    810385000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   1126070500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   1936455500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    810385000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   1126070500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   1936455500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.042360                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.204988                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.079886                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.042360                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.204988                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.079886                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 63749.606671                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 61027.016042                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 62137.578616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 63749.606671                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 61027.016042                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 62137.578616                       # average overall mshr miss latency
system.l2.replacements                          23067                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        64792                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            64792                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        64792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        64792                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       299467                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           299467                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       299467                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       299467                       # number of WritebackClean accesses(hits+misses)
system.l2.CleanEvict_mshr_misses::.writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.UpgradeReq_hits::.cpu.data              199                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  199                       # number of UpgradeReq hits
system.l2.UpgradeReq_accesses::.cpu.data          199                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              199                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             10302                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 10302                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           11272                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               11272                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    781302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     781302000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         21574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             21574                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.522481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.522481                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 69313.520227                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 69313.520227                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        11272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          11272                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    666067750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    666067750                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.522481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.522481                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 59090.467530                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 59090.467530                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         287380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             287380                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst        12712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            12712                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    940041500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    940041500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       300092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         300092                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.042360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.042360                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 73949.142542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 73949.142542                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst        12712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        12712                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    810385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    810385000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.042360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.042360                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 63749.606671                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 63749.606671                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         61261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             61261                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         7180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            7180                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    533143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    533143000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        68441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         68441                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.104908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.104908                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 74253.899721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 74253.899721                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         7180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         7180                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    460002750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    460002750                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.104908                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.104908                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 64067.235376                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 64067.235376                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  7926.078060                       # Cycle average of tags in use
system.l2.tags.total_refs                      779216                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     31259                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.927733                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     68750                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.199956                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      3666.186998                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      4239.691106                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.002466                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.447533                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.517540                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.967539                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          8192                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          246                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         2458                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         5476                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   6265219                       # Number of tag accesses
system.l2.tags.data_accesses                  6265219                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples     10072.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples     12712.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     18403.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000728722500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          608                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          608                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               73450                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               9453                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       31164                       # Number of read requests accepted
system.mem_ctrls.writeReqs                      10072                       # Number of write requests accepted
system.mem_ctrls.readBursts                     31164                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                    10072                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     49                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.10                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      23.83                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 31164                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                10072                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   25362                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                    4549                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                     982                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                     213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       9                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    158                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    575                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    603                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    611                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    610                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    612                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    615                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    617                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    608                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          608                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      51.174342                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.305644                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    250.016242                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           605     99.51%     99.51% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            2      0.33%     99.84% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-6399            1      0.16%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           608                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          608                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.536184                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.511745                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.919498                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              449     73.85%     73.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                5      0.82%     74.67% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              142     23.36%     98.03% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               11      1.81%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.16%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           608                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                    3136                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 1994496                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               644608                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                    246.42                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     79.64                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                    8093308500                       # Total gap between requests
system.mem_ctrls.avgGap                     196268.03                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       813568                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      1177792                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       643456                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 100514645.094044387341                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 145513767.594847291708                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 79497659.044644609094                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst        12712                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        18452                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks        10072                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst    390887750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    517629250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 183433800500                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     30749.51                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     28052.74                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks  18212251.84                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       813568                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      1180928                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       1994496                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       813568                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       644608                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       644608                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst        12712                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        18452                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          31164                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks        10072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total         10072                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst    100514645                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data    145901214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total        246415859                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst    100514645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total    100514645                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks     79639986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total        79639986                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks     79639986                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst    100514645                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data    145901214                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total       326055845                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                31115                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts               10054                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2180                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2242                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2532                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2024                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2143                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         1814                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         1395                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         1828                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         1708                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         1933                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2174                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         1971                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         1954                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         1628                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         1690                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         1899                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          825                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1          759                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          804                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          575                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          592                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          439                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          324                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          490                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          508                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          657                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          650                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          631                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          733                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          613                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          712                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          742                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               325110750                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             155575000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          908517000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                10448.68                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           29198.68                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               23042                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               6165                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            74.05                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           61.32                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples        11958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   220.317779                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   140.079285                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   253.566364                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         5334     44.61%     44.61% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         3364     28.13%     72.74% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383         1199     10.03%     82.76% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          571      4.78%     87.54% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          380      3.18%     90.72% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          210      1.76%     92.47% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          192      1.61%     94.08% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023           93      0.78%     94.86% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151          615      5.14%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total        11958                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               1991360                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             643456                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW              246.028413                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW               79.497659                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    2.54                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                1.92                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.62                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               70.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        43025640                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        22868670                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      115368120                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy      25097760                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 638610960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   2259607680                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy   1205278080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy    4309856910                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   532.473915                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE   3110904250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF    270140000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   4712980250                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        42383040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        22511940                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      106792980                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy      27384120                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 638610960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   2301821310                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy   1169729760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy    4309234110                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   532.396969                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE   3018379500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF    270140000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   4805505000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp              19892                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        10072                       # Transaction distribution
system.membus.trans_dist::CleanEvict            12900                       # Transaction distribution
system.membus.trans_dist::ReadExReq             11272                       # Transaction distribution
system.membus.trans_dist::ReadExResp            11272                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq         19892                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        85300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        85300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  85300                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2639104                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             31164                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   31164    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               31164                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            23606000                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.3                       # Layer utilization (%)
system.membus.respLayer1.occupancy           38955000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.5                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            368755                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        74864                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       299610                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           37706                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             199                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            199                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            21574                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           21574                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        300315                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        68441                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       900016                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       269931                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1169947                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     38380864                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      9907648                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               48288512                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                           23290                       # Total snoops (count)
system.tol2bus.snoopTraffic                    658880                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           413596                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.003129                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.055847                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 412302     99.69%     99.69% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1294      0.31%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             413596                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED   8094024500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy          754223000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              9.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         450566309                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             5.6                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         135187868                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             1.7                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
