Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Wed May 14 10:01:57 2025
| Host         : Yehoh running 64-bit major release  (build 9200)
| Command      : report_methodology -file bd_0_wrapper_methodology_drc_routed.rpt -pb bd_0_wrapper_methodology_drc_routed.pb -rpx bd_0_wrapper_methodology_drc_routed.rpx
| Design       : bd_0_wrapper
| Device       : xc7a100tcsg324-1
| Speed File   : -1
| Design State : Fully Routed
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: checkpoint_bd_0_wrapper
      Design limits: <entire design considered>
             Max checks: <unlimited>
             Checks found: 135
+-----------+----------+-------------------------------+--------+
| Rule      | Severity | Description                   | Checks |
+-----------+----------+-------------------------------+--------+
| TIMING-18 | Warning  | Missing input or output delay | 135    |
+-----------+----------+-------------------------------+--------+

2. REPORT DETAILS
-----------------
TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on ap_rst_n relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_araddr[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_arvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awaddr[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_awvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_bready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_rready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wdata[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wstrb[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wstrb[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wstrb[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#57 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wstrb[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#58 Warning
Missing input or output delay  
An input delay is missing on s_axi_CTRL_wvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#59 Warning
Missing input or output delay  
An output delay is missing on W1_out_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#60 Warning
Missing input or output delay  
An output delay is missing on W1_out_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#61 Warning
Missing input or output delay  
An output delay is missing on W1_out_address0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#62 Warning
Missing input or output delay  
An output delay is missing on W1_out_address0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#63 Warning
Missing input or output delay  
An output delay is missing on W1_out_address0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#64 Warning
Missing input or output delay  
An output delay is missing on W1_out_address1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#65 Warning
Missing input or output delay  
An output delay is missing on W1_out_address1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#66 Warning
Missing input or output delay  
An output delay is missing on W1_out_address1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#67 Warning
Missing input or output delay  
An output delay is missing on W1_out_address1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#68 Warning
Missing input or output delay  
An output delay is missing on W1_out_address1[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#69 Warning
Missing input or output delay  
An output delay is missing on W1_out_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#70 Warning
Missing input or output delay  
An output delay is missing on W1_out_ce1 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#71 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#72 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#73 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#74 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#75 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#76 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#77 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#78 Warning
Missing input or output delay  
An output delay is missing on W1_out_d0[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#79 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#80 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#81 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#82 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#83 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#84 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#85 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#86 Warning
Missing input or output delay  
An output delay is missing on W1_out_d1[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#87 Warning
Missing input or output delay  
An output delay is missing on W1_out_we0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#88 Warning
Missing input or output delay  
An output delay is missing on W1_out_we1 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#89 Warning
Missing input or output delay  
An output delay is missing on W2_out_address0[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#90 Warning
Missing input or output delay  
An output delay is missing on W2_out_address0[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#91 Warning
Missing input or output delay  
An output delay is missing on W2_out_ce0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#92 Warning
Missing input or output delay  
An output delay is missing on W2_out_we0 relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#93 Warning
Missing input or output delay  
An output delay is missing on interrupt relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#94 Warning
Missing input or output delay  
An output delay is missing on leds_port[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#95 Warning
Missing input or output delay  
An output delay is missing on leds_port[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#96 Warning
Missing input or output delay  
An output delay is missing on leds_port[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#97 Warning
Missing input or output delay  
An output delay is missing on leds_port[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#98 Warning
Missing input or output delay  
An output delay is missing on leds_port_ap_vld relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#99 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_arready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#100 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_awready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#101 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_bvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#102 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[0] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#103 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[10] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#104 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[11] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#105 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[12] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#106 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[13] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#107 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[14] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#108 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[15] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#109 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[16] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#110 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[17] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#111 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[18] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#112 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[19] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#113 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[1] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#114 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[20] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#115 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[21] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#116 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[22] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#117 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[23] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#118 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[24] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#119 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[25] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#120 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[26] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#121 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[27] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#122 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[28] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#123 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[29] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#124 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[2] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#125 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[30] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#126 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[31] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#127 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[3] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#128 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[4] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#129 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[5] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#130 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[6] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#131 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[7] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#132 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[8] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#133 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rdata[9] relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#134 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_rvalid relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>

TIMING-18#135 Warning
Missing input or output delay  
An output delay is missing on s_axi_CTRL_wready relative to the rising and/or falling clock edge(s) of ap_clk.
Related violations: <none>


