Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate T:\FPGA_Projects\Qsys_Projects\ClosedLoop_System\Original_Sine.qsys --block-symbol-file --output-directory=T:\FPGA_Projects\Qsys_Projects\ClosedLoop_System\Original_Sine --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ClosedLoop_System/Original_Sine.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate T:\FPGA_Projects\Qsys_Projects\ClosedLoop_System\Original_Sine.qsys --synthesis=VERILOG --output-directory=T:\FPGA_Projects\Qsys_Projects\ClosedLoop_System\Original_Sine\synthesis --family="Cyclone IV E" --part=EP4CE115F29C7
Progress: Loading ClosedLoop_System/Original_Sine.qsys
Progress: Reading input file
Progress: Adding CORDIC_0 [altera_CORDIC 17.0]
Progress: Parameterizing module CORDIC_0
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: Original_Sine: Generating Original_Sine "Original_Sine" for QUARTUS_SYNTH
Info: CORDIC_0: C:/intelfpga_lite/17.0/quartus/dspba/backend/windows64/cmdPolyEval -target CycloneIVE -frequency 50 -name Original_Sine_CORDIC_0 -noChanValid -faithfulRounding -printMachineReadable -lang VHDL -speedgrade 7 FXPSinCosCordic 15 12 1 12
Info: CORDIC_0: Latency on Cyclone IV E is 4 cycles
Info: CORDIC_0: DSP Blocks Used: 0
Info: CORDIC_0: LUTs Used: 1532
Info: CORDIC_0: Memory Bits Used: 0
Info: CORDIC_0: Memory Blocks Used: 0
Info: CORDIC_0: "Original_Sine" instantiated altera_CORDIC "CORDIC_0"
Info: Original_Sine: Done "Original_Sine" with 2 modules, 4 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
