/*
 * Copyright 2018 FLIR Systems.
 *
 * The code contained herein is licensed under the GNU General Public
 * License. You may obtain a copy of the GNU General Public License
 * Version 2 or later at the following locations:
 *
 * http://www.opensource.org/licenses/gpl-license.html
 * http://www.gnu.org/copyleft/gpl.html
 */

#include <dt-bindings/input/input.h>
/* This file represents halt-a */

&i2c3 {
	/* ID-EEPROM */
	halt_24c02: halt_24c02@55 {
		compatible = "atmel,24c02";
		reg = <0x55>;
		pagesize = <16>;
	};
};

&i2c4 {
	/* TempSensor */
	halt_tmp116: halt_tmp116@4a {
		compatible = "ti,tmp116";
		reg = <0x4a>;
	};
};

/*SD-card*/
&usdhc2 {
	pinctrl-names = "default", "state_100mhz", "state_200mhz";
	pinctrl-0 = <&pinctrl_usdhc2>;
	pinctrl-1 = <&pinctrl_usdhc2_100mhz>;
	pinctrl-2 = <&pinctrl_usdhc2_200mhz>;
	cd-gpios = <&gpio2 5 GPIO_ACTIVE_HIGH>;
	max-frequency = <50000000>;
	no-1-8-v;
	status = "okay";
};

/* RS232/RS485 */
&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_uart3>;
	status = "okay";
};

&iomuxc {
	imx6dl-ec {
		pinctrl_usdhc2: usdhc2grp {
			fsl,pins = <
				/* Speed=150MHz 47Kohm pull up DSE=5 */
				MX6QDL_PAD_SD2_CMD__SD2_CMD	0x17069
				MX6QDL_PAD_SD2_CLK__SD2_CLK	0x10069
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0	0x17069
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1	0x17069
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2	0x17069
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3	0x17069
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05	0x1b010
			>;
		};

		pinctrl_usdhc2_100mhz: usdhc2grp100mhz {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    	0x170f9
				MX6QDL_PAD_SD2_CLK__SD2_CLK    	0x100f9
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 	0x170f9
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 	0x170f9
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 	0x170f9
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 	0x170f9
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05	0x1b010
			>;
		};

		pinctrl_usdhc2_200mhz: usdhc2grp200mhz {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    	0x170f9
				MX6QDL_PAD_SD2_CLK__SD2_CLK    	0x100f9
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 	0x170f9
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 	0x170f9
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 	0x170f9
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 	0x170f9
				MX6QDL_PAD_NANDF_D5__GPIO2_IO05	0x1b010
			>;
		};

		pinctrl_uart3: uart3grp {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};
	};
};

/ {
        aliases {
        /* Add sdcard0 entry in hawk dtb only - indicates sdcard support to systemd */
                  sdcard0 = &usdhc2;
        };
};
