Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Dec  8 16:23:40 2025
| Host         : LAPTOP-V90DSJUK running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file system_top_timing_summary_routed.rpt -pb system_top_timing_summary_routed.pb -rpx system_top_timing_summary_routed.rpx -warn_on_violation
| Design       : system_top
| Device       : 7z020-clg484
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 14 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 39 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.123        0.000                      0                59076        0.032        0.000                      0                58992        0.264        0.000                       0                 27755  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                                       Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                                       ------------         ----------      --------------
clk_fpga_0                                                                                  {0.000 5.000}        10.000          100.000         
clk_fpga_1                                                                                  {0.000 2.500}        5.000           200.000         
  clk_out1_system_sys_audio_clkgen_0                                                        {0.000 40.690}       81.380          12.288          
  clkfbout_system_sys_audio_clkgen_0                                                        {0.000 22.500}       45.000          22.222          
  mmcm_clk_0_s                                                                              {0.000 3.367}        6.735           148.485         
  mmcm_fb_clk_s                                                                             {0.000 27.500}       55.000          18.182          
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {0.000 16.500}       33.000          30.303          
rx_clk                                                                                      {0.000 2.000}        4.000           250.000         
  clk_div_sel_0_s                                                                           {0.000 8.000}        16.000          62.500          
  clk_div_sel_1_s                                                                           {0.000 4.000}        8.000           125.000         
spi0_clk                                                                                    {0.000 20.000}       40.000          25.000          
spi1_clk                                                                                    {0.000 20.000}       40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_fpga_0                                                                                        1.063        0.000                      0                33560        0.036        0.000                      0                33560        2.500        0.000                       0                 13242  
clk_fpga_1                                                                                        3.966        0.000                      0                    4        0.159        0.000                      0                    4        0.264        0.000                       0                     9  
  clk_out1_system_sys_audio_clkgen_0                                                             78.732        0.000                      0                   61        0.106        0.000                      0                   61       39.560        0.000                       0                    37  
  clkfbout_system_sys_audio_clkgen_0                                                                                                                                                                                                         43.751        0.000                       0                     2  
  mmcm_clk_0_s                                                                                    1.338        0.000                      0                 1229        0.121        0.000                      0                 1229        2.513        0.000                       0                   614  
  mmcm_fb_clk_s                                                                                                                                                                                                                              45.000        0.000                       0                     3  
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       27.178        0.000                      0                  928        0.048        0.000                      0                  928       15.370        0.000                       0                   483  
rx_clk                                                                                            0.123        0.000                      0                17111        0.032        0.000                      0                17111        0.870        0.000                       0                 12749  
  clk_div_sel_0_s                                                                                10.678        0.000                      0                 1336        0.046        0.000                      0                 1336        6.870        0.000                       0                   615  
  clk_div_sel_1_s                                                                                 2.678        0.000                      0                 1336        0.046        0.000                      0                 1336        2.870        0.000                       0                   615  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_system_sys_audio_clkgen_0                                                          clk_fpga_0                                                                                        8.257        0.000                      0                    4                                                                        
clk_div_sel_0_s                                                                             clk_fpga_0                                                                                        6.743        0.000                      0                   61                                                                        
clk_div_sel_1_s                                                                             clk_fpga_0                                                                                        6.743        0.000                      0                   61                                                                        
clk_fpga_0                                                                                  clk_out1_system_sys_audio_clkgen_0                                                               79.276        0.000                      0                    5                                                                        
rx_clk                                                                                      dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK        2.994        0.000                      0                    8                                                                        
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  rx_clk                                                                                           31.996        0.000                      0                    8                                                                        
clk_fpga_0                                                                                  clk_div_sel_0_s                                                                                   3.881        0.000                      0                  129                                                                        
clk_fpga_0                                                                                  clk_div_sel_1_s                                                                                   3.881        0.000                      0                  129                                                                        


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                                                  From Clock                                                                                  To Clock                                                                                        WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                                                  ----------                                                                                  --------                                                                                        -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                                           clk_div_sel_0_s                                                                             clk_div_sel_0_s                                                                                  12.456        0.000                      0                   52        0.713        0.000                      0                   52  
**async_default**                                                                           clk_div_sel_1_s                                                                             clk_div_sel_1_s                                                                                   4.456        0.000                      0                   52        0.713        0.000                      0                   52  
**async_default**                                                                           clk_fpga_0                                                                                  clk_fpga_0                                                                                        1.782        0.000                      0                 2517        0.428        0.000                      0                 2517  
**async_default**                                                                           dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK       29.206        0.000                      0                  100        0.377        0.000                      0                  100  
**async_default**                                                                           mmcm_clk_0_s                                                                                mmcm_clk_0_s                                                                                      1.876        0.000                      0                  228        0.500        0.000                      0                  228  
**async_default**                                                                           rx_clk                                                                                      rx_clk                                                                                            0.707        0.000                      0                 1866        0.262        0.000                      0                 1866  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.036ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.696ns  (logic 0.379ns (4.358%)  route 8.317ns (95.642%))
  Logic Levels:           0  
  Clock Path Skew:        -0.074ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.348ns = ( 12.348 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/Q
                         net (fo=76, routed)          8.317    11.215    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[5]
    SLICE_X94Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.366    12.348    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X94Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[5]/C
                         clock pessimism              0.097    12.445    
                         clock uncertainty           -0.154    12.291    
    SLICE_X94Y49         FDCE (Setup_fdce_C_D)       -0.012    12.279    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_1_reg[5]
  -------------------------------------------------------------------
                         required time                         12.279    
                         arrival time                         -11.215    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.070ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.694ns  (logic 0.379ns (4.359%)  route 8.315ns (95.641%))
  Logic Levels:           0  
  Clock Path Skew:        -0.078ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.344ns = ( 12.344 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          8.315    11.213    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X90Y40         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.362    12.344    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X90Y40         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/C
                         clock pessimism              0.097    12.441    
                         clock uncertainty           -0.154    12.287    
    SLICE_X90Y40         FDCE (Setup_fdce_C_D)       -0.004    12.283    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.283    
                         arrival time                         -11.213    
  -------------------------------------------------------------------
                         slack                                  1.070    

Slack (MET) :             1.099ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.577ns  (logic 0.379ns (4.419%)  route 8.198ns (95.581%))
  Logic Levels:           0  
  Clock Path Skew:        -0.127ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.295ns = ( 12.295 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          8.198    11.096    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X87Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.313    12.295    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X87Y45         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/C
                         clock pessimism              0.097    12.392    
                         clock uncertainty           -0.154    12.238    
    SLICE_X87Y45         FDCE (Setup_fdce_C_D)       -0.042    12.196    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_scale_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.196    
                         arrival time                         -11.096    
  -------------------------------------------------------------------
                         slack                                  1.099    

Slack (MET) :             1.167ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.590ns  (logic 0.379ns (4.412%)  route 8.211ns (95.588%))
  Logic Levels:           0  
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.345ns = ( 12.345 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[5]/Q
                         net (fo=76, routed)          8.211    11.109    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[5]
    SLICE_X90Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.363    12.345    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/s_axi_aclk
    SLICE_X90Y49         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[5]/C
                         clock pessimism              0.097    12.442    
                         clock uncertainty           -0.154    12.288    
    SLICE_X90Y49         FDCE (Setup_fdce_C_D)       -0.012    12.276    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_up_dac_channel/up_dac_dds_incr_2_reg[5]
  -------------------------------------------------------------------
                         required time                         12.276    
                         arrival time                         -11.109    
  -------------------------------------------------------------------
                         slack                                  1.167    

Slack (MET) :             1.204ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.536ns  (logic 0.379ns (4.440%)  route 8.157ns (95.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.075ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.347ns = ( 12.347 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          8.157    11.055    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X94Y40         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.365    12.347    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X94Y40         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/C
                         clock pessimism              0.097    12.444    
                         clock uncertainty           -0.154    12.290    
    SLICE_X94Y40         FDCE (Setup_fdce_C_D)       -0.031    12.259    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_incr_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.259    
                         arrival time                         -11.055    
  -------------------------------------------------------------------
                         slack                                  1.204    

Slack (MET) :             1.313ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.477ns  (logic 0.379ns (4.471%)  route 8.098ns (95.529%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          8.098    10.996    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X107Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.431    12.413    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X107Y42        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/C
                         clock pessimism              0.097    12.510    
                         clock uncertainty           -0.154    12.356    
    SLICE_X107Y42        FDCE (Setup_fdce_C_D)       -0.047    12.309    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.309    
                         arrival time                         -10.996    
  -------------------------------------------------------------------
                         slack                                  1.313    

Slack (MET) :             1.350ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.284ns  (logic 0.379ns (4.575%)  route 7.905ns (95.425%))
  Logic Levels:           0  
  Clock Path Skew:        -0.132ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.290ns = ( 12.290 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          7.905    10.803    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X71Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.308    12.290    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X71Y44         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[4]/C
                         clock pessimism              0.097    12.387    
                         clock uncertainty           -0.154    12.233    
    SLICE_X71Y44         FDCE (Setup_fdce_C_D)       -0.080    12.153    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_incr_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.153    
                         arrival time                         -10.803    
  -------------------------------------------------------------------
                         slack                                  1.350    

Slack (MET) :             1.389ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.287ns  (logic 0.379ns (4.574%)  route 7.908ns (95.426%))
  Logic Levels:           0  
  Clock Path Skew:        -0.131ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.291ns = ( 12.291 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          7.908    10.806    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X78Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.309    12.291    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X78Y39         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[4]/C
                         clock pessimism              0.097    12.388    
                         clock uncertainty           -0.154    12.234    
    SLICE_X78Y39         FDCE (Setup_fdce_C_D)       -0.039    12.195    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_1_reg[4]
  -------------------------------------------------------------------
                         required time                         12.195    
                         arrival time                         -10.806    
  -------------------------------------------------------------------
                         slack                                  1.389    

Slack (MET) :             1.397ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.425ns  (logic 0.379ns (4.499%)  route 8.046ns (95.501%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          8.046    10.944    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X108Y43        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.431    12.413    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X108Y43        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[4]/C
                         clock pessimism              0.097    12.510    
                         clock uncertainty           -0.154    12.356    
    SLICE_X108Y43        FDCE (Setup_fdce_C_D)       -0.015    12.341    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_scale_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.341    
                         arrival time                         -10.944    
  -------------------------------------------------------------------
                         slack                                  1.397    

Slack (MET) :             1.444ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        8.334ns  (logic 0.379ns (4.548%)  route 7.955ns (95.452%))
  Logic Levels:           0  
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.413ns = ( 12.413 - 10.000 ) 
    Source Clock Delay      (SCD):    2.519ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.440     2.519    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/s_axi_aclk
    SLICE_X60Y88         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y88         FDRE (Prop_fdre_C_Q)         0.379     2.898 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_wdata_int_reg[4]/Q
                         net (fo=78, routed)          7.955    10.853    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_init_1_reg[15]_0[4]
    SLICE_X109Y43        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.431    12.413    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aclk
    SLICE_X109Y43        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[4]/C
                         clock pessimism              0.097    12.510    
                         clock uncertainty           -0.154    12.356    
    SLICE_X109Y43        FDCE (Setup_fdce_C_D)       -0.059    12.297    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_dac_dds_incr_2_reg[4]
  -------------------------------------------------------------------
                         required time                         12.297    
                         arrival time                         -10.853    
  -------------------------------------------------------------------
                         slack                                  1.444    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1069]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.175ns
    Source Clock Delay      (SCD):    0.880ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.544     0.880    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X37Y73         FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1069]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y73         FDRE (Prop_fdre_C_Q)         0.141     1.021 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1069]/Q
                         net (fo=1, routed)           0.055     1.076    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/DIA0
    SLICE_X36Y73         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.809     1.175    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/WCLK
    SLICE_X36Y73         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA/CLK
                         clock pessimism             -0.282     0.893    
    SLICE_X36Y73         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.040    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_ar_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_102_107/RAMA
  -------------------------------------------------------------------
                         required time                         -1.040    
                         arrival time                           1.076    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.036ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.209ns
    Source Clock Delay      (SCD):    0.910ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.574     0.910    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/s_axi_aclk
    SLICE_X59Y87         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y87         FDRE (Prop_fdre_C_Q)         0.141     1.051 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx/gen[0].data_latched_reg[0][18]/Q
                         net (fo=1, routed)           0.055     1.106    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/DIA0
    SLICE_X58Y87         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.843     1.209    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/WCLK
    SLICE_X58Y87         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA/CLK
                         clock pessimism             -0.286     0.923    
    SLICE_X58Y87         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.070    i_system_wrapper/system_i/axi_i2s_adi/U0/pl330_dma_rx_gen.rx_fifo/fifo/data_fifo_reg_0_7_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         -1.070    
                         arrival time                           1.106    
  -------------------------------------------------------------------
                         slack                                  0.036    

Slack (MET) :             0.042ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
                            (rising edge-triggered cell SRLC32E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.141ns (58.888%)  route 0.098ns (41.112%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.552     0.888    i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aclk
    SLICE_X39Y85         FDRE                                         r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y85         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_cpu_interconnect/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/m_payload_i_reg[12]/Q
                         net (fo=1, routed)           0.098     1.127    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/in[9]
    SLICE_X36Y84         SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.818     1.184    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/aclk
    SLICE_X36Y84         SRLC32E                                      r  i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X36Y84         SRLC32E (Hold_srlc32e_CLK_D)
                                                      0.183     1.085    i_system_wrapper/system_i/axi_cpu_interconnect/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32
  -------------------------------------------------------------------
                         required time                         -1.085    
                         arrival time                           1.127    
  -------------------------------------------------------------------
                         slack                                  0.042    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
                            (rising edge-triggered cell SRL16E clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.309%)  route 0.114ns (44.691%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.277ns
    Source Clock Delay      (SCD):    0.975ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.639     0.975    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/s_axi_aclk
    SLICE_X47Y101        FDRE                                         r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y101        FDRE (Prop_fdre_C_Q)         0.141     1.116 r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/IIC_CONTROL_I/data_i2c_i_reg[0]/Q
                         net (fo=1, routed)           0.114     1.230    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/s_axi_rdata_i[7]_i_11[0]
    SLICE_X46Y100        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.911     1.277    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/s_axi_aclk
    SLICE_X46Y100        SRL16E                                       r  i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I/CLK
                         clock pessimism             -0.286     0.991    
    SLICE_X46Y100        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.174    i_system_wrapper/system_i/axi_iic_fmc/U0/X_IIC/READ_FIFO_I/FIFO_RAM[7].SRL16E_I
  -------------------------------------------------------------------
                         required time                         -1.174    
                         arrival time                           1.230    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.061ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.503ns  (logic 0.186ns (36.974%)  route 0.317ns (63.026%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.301ns
    Source Clock Delay      (SCD):    0.916ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.580     0.916    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X65Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y99         FDRE (Prop_fdre_C_Q)         0.141     1.057 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_adc_dcfilt_offset_reg[14]/Q
                         net (fo=2, routed)           0.317     1.374    i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int_reg[31]_10[23]
    SLICE_X64Y100        LUT6 (Prop_lut6_I0_O)        0.045     1.419 r  i_system_wrapper/system_i/axi_ad9361/inst/i_up_axi/up_rdata_int[30]_i_1__8/O
                         net (fo=1, routed)           0.000     1.419    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[31]_1[27]
    SLICE_X64Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.935     1.301    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/s_axi_aclk
    SLICE_X64Y100        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[30]/C
                         clock pessimism             -0.035     1.266    
    SLICE_X64Y100        FDRE (Hold_fdre_C_D)         0.092     1.358    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_0/i_up_adc_channel/up_rdata_int_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.358    
                         arrival time                           1.419    
  -------------------------------------------------------------------
                         slack                                  0.061    

Slack (MET) :             0.066ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.249ns (56.773%)  route 0.190ns (43.227%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.190ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.552     0.888    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X52Y54         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[31]/Q
                         net (fo=1, routed)           0.190     1.218    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[25]_0[26]
    SLICE_X49Y53         LUT3 (Prop_lut3_I0_O)        0.045     1.263 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[22]_i_2/O
                         net (fo=1, routed)           0.000     1.263    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[22]_i_2_n_0
    SLICE_X49Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.063     1.326 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.326    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]_i_1_n_4
    SLICE_X49Y53         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.824     1.190    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/m_src_axi_aclk
    SLICE_X49Y53         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]/C
                         clock pessimism             -0.035     1.155    
    SLICE_X49Y53         FDRE (Hold_fdre_C_D)         0.105     1.260    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.260    
                         arrival time                           1.326    
  -------------------------------------------------------------------
                         slack                                  0.066    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.186ns (42.964%)  route 0.247ns (57.036%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.197ns
    Source Clock Delay      (SCD):    0.895ns
    Clock Pessimism Removal (CPR):    0.030ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.559     0.895    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y50         FDRE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y50         FDRE (Prop_fdre_C_Q)         0.141     1.036 r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg[1085]/Q
                         net (fo=1, routed)           0.247     1.283    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/skid_buffer_reg_n_0_[1085]
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.045     1.328 r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1/O
                         net (fo=1, routed)           0.000     1.328    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i[1085]_i_1_n_0
    SLICE_X33Y49         FDRE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.831     1.197    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/aclk
    SLICE_X33Y49         FDRE                                         r  i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]/C
                         clock pessimism             -0.030     1.167    
    SLICE_X33Y49         FDRE (Hold_fdre_C_D)         0.092     1.259    i_system_wrapper/system_i/axi_hp0_interconnect/inst/s00_entry_pipeline/s00_mmu/inst/ar_sreg/m_vector_i_reg[1085]
  -------------------------------------------------------------------
                         required time                         -1.259    
                         arrival time                           1.328    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.069ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[25]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.251ns (56.757%)  route 0.191ns (43.243%))
  Logic Levels:           2  (CARRY4=1 LUT3=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.191ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.035ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.552     0.888    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/s_axi_aclk
    SLICE_X52Y54         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y54         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/cdc_sync_fifo_ram_reg[25]/Q
                         net (fo=1, routed)           0.191     1.220    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[25]_0[20]
    SLICE_X49Y52         LUT3 (Prop_lut3_I0_O)        0.045     1.265 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_4/O
                         net (fo=1, routed)           0.000     1.265    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address[18]_i_4_n_0
    SLICE_X49Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.065     1.330 r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1/O[1]
                         net (fo=1, routed)           0.000     1.330    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[18]_i_1_n_6
    SLICE_X49Y52         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.825     1.191    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/m_src_axi_aclk
    SLICE_X49Y52         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[16]/C
                         clock pessimism             -0.035     1.156    
    SLICE_X49Y52         FDRE (Hold_fdre_C_D)         0.105     1.261    i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_src_dma_mm/i_addr_gen/address_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.261    
                         arrival time                           1.330    
  -------------------------------------------------------------------
                         slack                                  0.069    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.551     0.887    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y66         FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=94, routed)          0.256     1.283    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X42Y65         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.818     1.184    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y65         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.211    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.073    

Slack (MET) :             0.073ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.397ns  (logic 0.141ns (35.552%)  route 0.256ns (64.448%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.184ns
    Source Clock Delay      (SCD):    0.887ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.551     0.887    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/s_sc_aclk
    SLICE_X41Y66         FDRE                                         r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y66         FDRE (Prop_fdre_C_Q)         0.141     1.028 r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_wr_addra/count_r_reg[1]/Q
                         net (fo=94, routed)          0.256     1.283    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/ADDRD1
    SLICE_X42Y65         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.818     1.184    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/WCLK
    SLICE_X42Y65         RAMD32                                       r  i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1/CLK
                         clock pessimism             -0.282     0.902    
    SLICE_X42Y65         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309     1.211    i_system_wrapper/system_i/axi_hp2_interconnect/inst/s00_nodes/s00_r_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -1.211    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.073    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0] }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/DCLK     n/a            4.999         10.000      5.001      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y60     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[0].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y68     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[1].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y70     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[2].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y86     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[3].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y80     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[4].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y58     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/g_rx_data[5].i_rx_data/i_rx_data_idelay/C
Min Period        n/a     IDELAYE2/C          n/a            2.360         10.000      7.640      IDELAY_X1Y72     i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_rx_data_idelay/C
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         10.000      7.830      RAMB36_X1Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         10.000      7.830      RAMB36_X0Y7      i_system_wrapper/system_i/axi_hdmi_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Low Pulse Width   Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.500      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X36Y62     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_12_17/RAMD_D1/CLK
High Pulse Width  Fast    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    MMCME2_ADV/DCLK     n/a            2.500         5.000       2.501      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/DCLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         5.000       3.870      SLICE_X32Y60     i_system_wrapper/system_i/axi_hp1_interconnect/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_xpm_memory/xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg_0_31_18_23/RAMD_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_1
  To Clock:  clk_fpga_1

Setup :            0  Failing Endpoints,  Worst Slack        3.966ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.159ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.264ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.766ns  (logic 0.398ns (51.982%)  route 0.368ns (48.018%))
  Logic Levels:           0  
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.395 - 5.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.229ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.573     2.652    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.398     3.050 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.368     3.418    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.412     7.395    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism              0.229     7.624    
                         clock uncertainty           -0.083     7.541    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)       -0.157     7.384    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                          7.384    
                         arrival time                          -3.418    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.039ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.863ns  (logic 0.433ns (50.198%)  route 0.430ns (49.802%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.395ns = ( 7.395 - 5.000 ) 
    Source Clock Delay      (SCD):    2.651ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.572     2.651    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.433     3.084 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.430     3.514    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.412     7.395    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism              0.256     7.651    
                         clock uncertainty           -0.083     7.568    
    SLICE_X112Y88        FDRE (Setup_fdre_C_D)       -0.015     7.553    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                          7.553    
                         arrival time                          -3.514    
  -------------------------------------------------------------------
                         slack                                  4.039    

Slack (MET) :             4.087ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.687ns  (logic 0.398ns (57.970%)  route 0.289ns (42.030%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 7.396 - 5.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.573     2.652    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.398     3.050 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.289     3.339    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.413     7.396    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism              0.256     7.652    
                         clock uncertainty           -0.083     7.569    
    SLICE_X112Y89        FDPE (Setup_fdpe_C_D)       -0.144     7.425    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                          7.425    
                         arrival time                          -3.339    
  -------------------------------------------------------------------
                         slack                                  4.087    

Slack (MET) :             4.336ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_fpga_1 rise@5.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.577ns  (logic 0.433ns (75.008%)  route 0.144ns (24.992%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.396ns = ( 7.396 - 5.000 ) 
    Source Clock Delay      (SCD):    2.652ns
    Clock Pessimism Removal (CPR):    0.256ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.150ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.573     2.652    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.433     3.085 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.144     3.229    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      5.000     5.000 r  
    PS7_X0Y0             PS7                          0.000     5.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     5.905    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     5.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.413     7.396    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism              0.256     7.652    
                         clock uncertainty           -0.083     7.569    
    SLICE_X112Y89        FDPE (Setup_fdpe_C_D)       -0.004     7.565    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                          7.565    
                         arrival time                          -3.229    
  -------------------------------------------------------------------
                         slack                                  4.336    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.219ns  (logic 0.164ns (74.792%)  route 0.055ns (25.208%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.634     0.970    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.164     1.134 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.189    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.906     1.272    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y89        FDPE (Hold_fdpe_C_D)         0.060     1.030    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -1.030    
                         arrival time                           1.189    
  -------------------------------------------------------------------
                         slack                                  0.159    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.264ns  (logic 0.148ns (56.153%)  route 0.116ns (43.847%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.634     0.970    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.148     1.118 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/Q
                         net (fo=1, routed)           0.116     1.233    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.906     1.272    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y89        FDPE (Hold_fdpe_C_D)         0.000     0.970    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg
  -------------------------------------------------------------------
                         required time                         -0.970    
                         arrival time                           1.233    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.164ns (48.724%)  route 0.173ns (51.276%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.302ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.634     0.970    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y88        FDRE (Prop_fdre_C_Q)         0.164     1.134 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/Q
                         net (fo=1, routed)           0.173     1.306    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.906     1.272    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
                         clock pessimism             -0.302     0.970    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)         0.059     1.029    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg
  -------------------------------------------------------------------
                         required time                         -1.029    
                         arrival time                           1.306    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_1  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_fpga_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_1 rise@0.000ns - clk_fpga_1 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.148ns (47.186%)  route 0.166ns (52.814%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.272ns
    Source Clock Delay      (SCD):    0.970ns
    Clock Pessimism Removal (CPR):    0.286ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.634     0.970    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y89        FDPE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X112Y89        FDPE (Prop_fdpe_C_Q)         0.148     1.118 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/Q
                         net (fo=1, routed)           0.166     1.283    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_1 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.906     1.272    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/clk
    SLICE_X112Y88        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
                         clock pessimism             -0.286     0.986    
    SLICE_X112Y88        FDRE (Hold_fdre_C_D)        -0.002     0.984    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg
  -------------------------------------------------------------------
                         required time                         -0.984    
                         arrival time                           1.283    
  -------------------------------------------------------------------
                         slack                                  0.300    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_fpga_1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1] }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     IDELAYCTRL/REFCLK  n/a            2.438         5.000       2.562      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Min Period        n/a     BUFG/I             n/a            1.592         5.000       3.408      BUFGCTRL_X0Y18   i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/I
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Min Period        n/a     FDRE/C             n/a            1.000         5.000       4.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Min Period        n/a     FDPE/C             n/a            1.000         5.000       4.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
Max Period        n/a     IDELAYCTRL/REFCLK  n/a            5.264         5.000       0.264      IDELAYCTRL_X1Y1  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_rx_frame/i_delay_ctrl/REFCLK
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       5.000       95.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Slow    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
Low Pulse Width   Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C
Low Pulse Width   Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_d_reg/C
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            1.400         2.500       1.100      MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Slow    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_sync_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d1_reg/C
High Pulse Width  Fast    FDPE/C             n/a            0.500         2.500       2.000      SLICE_X112Y89    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_async_d2_reg/C
High Pulse Width  Fast    FDRE/C             n/a            0.500         2.500       2.000      SLICE_X112Y88    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_delay_cntrl/i_delay_rst_reg/rst_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       78.732ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       39.560ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             78.732ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        2.177ns  (logic 0.600ns (27.563%)  route 1.577ns (72.437%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.811     6.927    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X50Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.252     7.179 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.766     7.945    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.542    87.121    
                         clock uncertainty           -0.215    86.906    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.229    86.677    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         86.677    
                         arrival time                          -7.945    
  -------------------------------------------------------------------
                         slack                                 78.732    

Slack (MET) :             79.177ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.767ns  (logic 0.604ns (34.186%)  route 1.163ns (65.814%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.680     6.796    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRC1
    SLICE_X50Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.256     7.052 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.483     7.535    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.542    87.121    
                         clock uncertainty           -0.215    86.906    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.195    86.711    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         86.711    
                         arrival time                          -7.535    
  -------------------------------------------------------------------
                         slack                                 79.177    

Slack (MET) :             79.191ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.889ns  (logic 0.590ns (31.238%)  route 1.299ns (68.761%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.811     6.927    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRA1
    SLICE_X50Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242     7.169 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.488     7.657    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.542    87.121    
                         clock uncertainty           -0.215    86.906    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.059    86.847    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         86.847    
                         arrival time                          -7.657    
  -------------------------------------------------------------------
                         slack                                 79.191    

Slack (MET) :             79.229ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.590ns (31.543%)  route 1.280ns (68.457%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.805     6.921    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X50Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.242     7.163 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.476     7.638    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.542    87.121    
                         clock uncertainty           -0.215    86.906    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.039    86.867    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         86.867    
                         arrival time                          -7.638    
  -------------------------------------------------------------------
                         slack                                 79.229    

Slack (MET) :             79.244ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.675ns  (logic 0.601ns (35.887%)  route 1.074ns (64.113%))
  Logic Levels:           1  (RAMD32=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.542ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X51Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/rd_addr_reg[1]/Q
                         net (fo=7, routed)           0.805     6.921    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/ADDRB1
    SLICE_X50Y90         RAMD32 (Prop_ramd32_RADR1_O)
                                                      0.253     7.174 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.269     7.443    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.542    87.121    
                         clock uncertainty           -0.215    86.906    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.220    86.686    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         86.686    
                         arrival time                          -7.443    
  -------------------------------------------------------------------
                         slack                                 79.244    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.590ns (35.809%)  route 1.058ns (64.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X53Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.571     6.687    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.242     6.929 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.487     7.416    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/C
                         clock pessimism              0.545    87.124    
                         clock uncertainty           -0.215    86.909    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.168    86.741    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         86.741    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 79.326    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.590ns (35.809%)  route 1.058ns (64.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X53Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.571     6.687    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.242     6.929 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.487     7.416    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/C
                         clock pessimism              0.545    87.124    
                         clock uncertainty           -0.215    86.909    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.168    86.741    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         86.741    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 79.326    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.590ns (35.809%)  route 1.058ns (64.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X53Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.571     6.687    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.242     6.929 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.487     7.416    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/C
                         clock pessimism              0.545    87.124    
                         clock uncertainty           -0.215    86.909    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.168    86.741    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         86.741    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 79.326    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.590ns (35.809%)  route 1.058ns (64.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X53Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.571     6.687    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.242     6.929 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.487     7.416    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/C
                         clock pessimism              0.545    87.124    
                         clock uncertainty           -0.215    86.909    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.168    86.741    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         86.741    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 79.326    

Slack (MET) :             79.326ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (clk_out1_system_sys_audio_clkgen_0 rise@81.380ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        1.648ns  (logic 0.590ns (35.809%)  route 1.058ns (64.191%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.199ns = ( 86.579 - 81.380 ) 
    Source Clock Delay      (SCD):    5.768ns
    Clock Pessimism Removal (CPR):    0.545ns
  Clock Uncertainty:      0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.424ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.552     2.631    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.077     2.708 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.597     4.305    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.085     4.390 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.378     5.768    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X53Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y91         FDRE (Prop_fdre_C_Q)         0.348     6.116 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_reg/Q
                         net (fo=4, routed)           0.571     6.687    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/cdc_sync_stage2_tick_0
    SLICE_X52Y91         LUT2 (Prop_lut2_I1_O)        0.242     6.929 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1/O
                         net (fo=5, routed)           0.487     7.416    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data[4]_i_1_n_0
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                     81.380    81.380 r  
    PS7_X0Y0             PS7                          0.000    81.380 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905    82.286    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077    82.363 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.386    83.749    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.073    83.822 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.454    85.276    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.077    85.353 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          1.226    86.579    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/data_clk_i
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/C
                         clock pessimism              0.545    87.124    
                         clock uncertainty           -0.215    86.909    
    SLICE_X52Y91         FDRE (Setup_fdre_C_CE)      -0.168    86.741    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         86.741    
                         arrival time                          -7.416    
  -------------------------------------------------------------------
                         slack                                 79.326    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.128ns (32.391%)  route 0.267ns (67.609%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.128     2.243 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[1]/Q
                         net (fo=9, routed)           0.267     2.510    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD1
    SLICE_X54Y90         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMS32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.255     2.404    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1
  -------------------------------------------------------------------
                         required time                         -2.404    
                         arrival time                           2.510    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.636%)  route 0.319ns (69.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     2.256 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.319     2.575    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.459    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.116    

Slack (MET) :             0.116ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_system_sys_audio_clkgen_0 rise@0.000ns - clk_out1_system_sys_audio_clkgen_0 rise@0.000ns)
  Data Path Delay:        0.460ns  (logic 0.141ns (30.636%)  route 0.319ns (69.364%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.734ns
    Source Clock Delay      (SCD):    2.115ns
    Clock Pessimism Removal (CPR):    0.585ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.597     0.933    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.050     0.983 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.529     1.511    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     1.537 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.578     2.115    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/data_clk_i
    SLICE_X57Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y90         FDRE (Prop_fdre_C_Q)         0.141     2.256 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/Q
                         net (fo=10, routed)          0.319     2.575    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/ADDRD0
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/WADR0
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_system_sys_audio_clkgen_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.864     1.230    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                      0.053     1.283 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.576     1.859    i_system_wrapper/system_i/sys_audio_clkgen/inst/clk_out1_system_sys_audio_clkgen_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.888 r  i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/O
                         net (fo=36, routed)          0.846     2.734    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/WCLK
    SLICE_X54Y90         RAMD32                                       r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                         clock pessimism             -0.585     2.149    
    SLICE_X54Y90         RAMD32 (Hold_ramd32_CLK_WADR0)
                                                      0.310     2.459    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -2.459    
                         arrival time                           2.575    
  -------------------------------------------------------------------
                         slack                                  0.116    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 40.690 }
Period(ns):         81.380
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            1.592         81.380      79.788     BUFGCTRL_X0Y1    i_system_wrapper/system_i/sys_audio_clkgen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         81.380      80.131     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X51Y91     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/bclk_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X51Y92     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/cdc_sync_stage0_tick_reg/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X49Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_reset_vec_reg[0]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X49Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_reset_vec_reg[1]/C
Min Period        n/a     FDPE/C              n/a            1.000         81.380      80.380     SLICE_X49Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/data_reset_vec_reg[2]/C
Min Period        n/a     FDSE/C              n/a            1.000         81.380      80.380     SLICE_X51Y91     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/lrclk_o_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X55Y91     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/cdc_sync_stage0_tick_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         81.380      80.380     SLICE_X57Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/wr_addr_reg[0]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       81.380      131.980    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         40.690      39.560     SLICE_X54Y90     i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_system_sys_audio_clkgen_0
  To Clock:  clkfbout_system_sys_audio_clkgen_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       43.751ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_system_sys_audio_clkgen_0
Waveform(ns):       { 0.000 22.500 }
Period(ns):         45.000
Sources:            { i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         45.000      43.751     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       45.000      55.000     MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       45.000      168.360    MMCME2_ADV_X1Y0  i_system_wrapper/system_i/sys_audio_clkgen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        1.338ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.121ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.513ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.977ns (41.455%)  route 2.792ns (58.545%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.658     7.242    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[12]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.977ns (41.455%)  route 2.792ns (58.545%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.658     7.242    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[13]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.977ns (41.455%)  route 2.792ns (58.545%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.658     7.242    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[14]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.338ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.769ns  (logic 1.977ns (41.455%)  route 2.792ns (58.545%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.658     7.242    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y44         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y44         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[15]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.242    
  -------------------------------------------------------------------
                         slack                                  1.338    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.977ns (41.692%)  route 2.765ns (58.308%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.631     7.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[4]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.977ns (41.692%)  route 2.765ns (58.308%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.631     7.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[5]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.977ns (41.692%)  route 2.765ns (58.308%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.631     7.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[6]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.365ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.742ns  (logic 1.977ns (41.692%)  route 2.765ns (58.308%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.128ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.236ns = ( 8.971 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.631     7.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.252     8.971    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y42         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]/C
                         clock pessimism              0.108     9.079    
                         clock uncertainty           -0.147     8.932    
    SLICE_X39Y42         FDRE (Setup_fdre_C_R)       -0.352     8.580    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[7]
  -------------------------------------------------------------------
                         required time                          8.580    
                         arrival time                          -7.215    
  -------------------------------------------------------------------
                         slack                                  1.365    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.977ns (42.668%)  route 2.656ns (57.332%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.970 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.523     7.106    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.251     8.970    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]/C
                         clock pessimism              0.108     9.078    
                         clock uncertainty           -0.147     8.931    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.352     8.579    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[0]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  1.473    

Slack (MET) :             1.473ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.633ns  (logic 1.977ns (42.668%)  route 2.656ns (57.332%))
  Logic Levels:           6  (CARRY4=3 LUT1=1 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.129ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.235ns = ( 8.970 - 6.735 ) 
    Source Clock Delay      (SCD):    2.473ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.392     2.473    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y41         FDCE (Prop_fdce_C_Q)         0.398     2.871 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/Q
                         net (fo=2, routed)           0.606     3.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/d_data_cntrl[169]
    SLICE_X47Y43         LUT1 (Prop_lut1_I0_O)        0.232     3.709 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/hdmi_hl_width_s_carry__1_i_3/O
                         net (fo=1, routed)           0.000     3.709    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_8_0[1]
    SLICE_X47Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.457     4.166 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1/CO[3]
                         net (fo=1, routed)           0.000     4.166    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__1_n_0
    SLICE_X47Y44         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.200     4.366 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s_carry__2/O[2]
                         net (fo=2, routed)           0.526     4.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hl_width_s[15]
    SLICE_X48Y43         LUT4 (Prop_lut4_I0_O)        0.253     5.145 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5/O
                         net (fo=1, routed)           0.000     5.145    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_i_5_n_0
    SLICE_X48Y43         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     5.477 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0/CO[3]
                         net (fo=33, routed)          1.002     6.479    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_count0_carry__0_n_0
    SLICE_X41Y42         LUT2 (Prop_lut2_I1_O)        0.105     6.584 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count[0]_i_1/O
                         net (fo=16, routed)          0.523     7.106    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count
    SLICE_X39Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.251     8.970    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X39Y41         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]/C
                         clock pessimism              0.108     9.078    
                         clock uncertainty           -0.147     8.931    
    SLICE_X39Y41         FDRE (Setup_fdre_C_R)       -0.352     8.579    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_count_reg[1]
  -------------------------------------------------------------------
                         required time                          8.579    
                         arrival time                          -7.106    
  -------------------------------------------------------------------
                         slack                                  1.473    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.185ns
    Source Clock Delay      (SCD):    0.890ns
    Clock Pessimism Removal (CPR):    0.295ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.552     0.890    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_clk
    SLICE_X51Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y34         FDCE (Prop_fdce_C_Q)         0.141     1.031 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1_reg/Q
                         net (fo=1, routed)           0.055     1.086    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m1
    SLICE_X51Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.817     1.185    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_clk
    SLICE_X51Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg/C
                         clock pessimism             -0.295     0.890    
    SLICE_X51Y34         FDCE (Hold_fdce_C_D)         0.075     0.965    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_status/d_xfer_state_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.086    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1_reg/C
                            (rising edge-triggered cell FDPE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg/D
                            (rising edge-triggered cell FDPE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.294ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X33Y31         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X33Y31         FDPE (Prop_fdpe_C_Q)         0.141     1.034 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1_reg/Q
                         net (fo=1, routed)           0.055     1.089    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d1
    SLICE_X33Y31         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.819     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X33Y31         FDPE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg/C
                         clock pessimism             -0.294     0.893    
    SLICE_X33Y31         FDPE (Hold_fdpe_C_D)         0.075     0.968    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_async_d2_reg
  -------------------------------------------------------------------
                         required time                         -0.967    
                         arrival time                           1.089    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.891ns
    Clock Pessimism Removal (CPR):    0.296ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.553     0.891    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X49Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y32         FDCE (Prop_fdce_C_Q)         0.141     1.032 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1_reg/Q
                         net (fo=1, routed)           0.055     1.087    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m1
    SLICE_X49Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.819     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X49Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism             -0.296     0.891    
    SLICE_X49Y32         FDCE (Hold_fdce_C_D)         0.075     0.966    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.965    
                         arrival time                           1.087    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.141ns (68.843%)  route 0.064ns (31.157%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.219ns
    Source Clock Delay      (SCD):    0.922ns
    Clock Pessimism Removal (CPR):    0.297ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.584     0.922    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X28Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y36         FDRE (Prop_fdre_C_Q)         0.141     1.063 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d_reg/Q
                         net (fo=1, routed)           0.064     1.126    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_d
    SLICE_X28Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.851     1.219    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X28Y36         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg/C
                         clock pessimism             -0.297     0.922    
    SLICE_X28Y36         FDRE (Hold_fdre_C_D)         0.075     0.997    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_de_2d_reg
  -------------------------------------------------------------------
                         required time                         -0.997    
                         arrival time                           1.126    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.194ns  (logic 0.141ns (72.609%)  route 0.053ns (27.391%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.550     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X44Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.141     1.029 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[12]/Q
                         net (fo=1, routed)           0.053     1.082    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg_n_0_[12]
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.815     1.183    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.046     0.947    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.947    
                         arrival time                           1.082    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[11]
                            (rising edge-triggered cell RAMB36E1 clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.164ns (42.243%)  route 0.224ns (57.757%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.261ns
    Source Clock Delay      (SCD):    0.923ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.585     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X22Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y30         FDRE (Prop_fdre_C_Q)         0.164     1.087 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[6]/Q
                         net (fo=5, routed)           0.224     1.311    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/ADDRARDADDR[5]
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/ADDRARDADDR[11]
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.893     1.261    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/hdmi_clk
    RAMB36_X1Y6          RAMB36E1                                     r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism             -0.282     0.978    
    RAMB36_X1Y6          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[11])
                                                      0.183     1.161    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -1.161    
                         arrival time                           1.311    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.283ns  (logic 0.186ns (65.749%)  route 0.097ns (34.251%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.554     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X39Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y32         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[16]/Q
                         net (fo=3, routed)           0.097     1.129    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl[16]
    SLICE_X38Y32         LUT5 (Prop_lut5_I2_O)        0.045     1.174 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data[16]_i_1/O
                         net (fo=1, routed)           0.000     1.174    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/p_14_out[16]
    SLICE_X38Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.819     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X38Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[16]/C
                         clock pessimism             -0.282     0.905    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.120     1.025    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.025    
                         arrival time                           1.174    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.185ns  (logic 0.128ns (69.182%)  route 0.057ns (30.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.183ns
    Source Clock Delay      (SCD):    0.888ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.550     0.888    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X44Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y28         FDRE (Prop_fdre_C_Q)         0.128     1.016 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg[8]/Q
                         net (fo=1, routed)           0.057     1.073    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_2d_reg_n_0_[8]
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.815     1.183    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/hdmi_clk
    SLICE_X45Y28         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]/C
                         clock pessimism             -0.282     0.901    
    SLICE_X45Y28         FDRE (Hold_fdre_C_D)         0.022     0.923    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_data_3d_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.923    
                         arrival time                           1.073    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.906%)  route 0.101ns (35.094%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.215ns
    Source Clock Delay      (SCD):    0.919ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.581     0.919    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X25Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X25Y30         FDRE (Prop_fdre_C_Q)         0.141     1.060 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr_reg[3]/Q
                         net (fo=1, routed)           0.101     1.160    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_waddr[3]
    SLICE_X26Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.205 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr[4]_i_1/O
                         net (fo=1, routed)           0.000     1.205    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/p_2_in__0[4]
    SLICE_X26Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.847     1.215    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X26Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]/C
                         clock pessimism             -0.282     0.933    
    SLICE_X26Y30         FDRE (Hold_fdre_C_D)         0.120     1.053    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_raddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.053    
                         arrival time                           1.205    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.154ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[28]/C
                            (rising edge-triggered cell FDCE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             mmcm_clk_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.186ns (64.577%)  route 0.102ns (35.423%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.187ns
    Source Clock Delay      (SCD):    0.892ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.554     0.892    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X47Y32         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[28]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y32         FDCE (Prop_fdce_C_Q)         0.141     1.033 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[28]/Q
                         net (fo=3, routed)           0.102     1.135    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/d_data_cntrl[28]
    SLICE_X46Y32         LUT5 (Prop_lut5_I0_O)        0.045     1.180 r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data[4]_i_1/O
                         net (fo=1, routed)           0.000     1.180    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/p_14_out[4]
    SLICE_X46Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.819     1.187    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X46Y32         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[4]/C
                         clock pessimism             -0.282     0.905    
    SLICE_X46Y32         FDRE (Hold_fdre_C_D)         0.121     1.026    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clip_data_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.026    
                         arrival time                           1.180    
  -------------------------------------------------------------------
                         slack                                  0.154    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_clk_0_s
Waveform(ns):       { 0.000 3.367 }
Period(ns):         6.735
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         6.735       4.565      RAMB36_X1Y6      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y12      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y15      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y9       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Y/s_data_2_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y13      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y16      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y10      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Y/s_data_3_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y14      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/s_data_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y8       i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Y/s_data_1_reg/CLK
Min Period        n/a     DSP48E1/CLK         n/a            1.816         6.735       4.919      DSP48_X2Y11      i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cb/s_data_1_reg/CLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       6.735       206.625    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X38Y31     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[0]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
Low Pulse Width   Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
Low Pulse Width   Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X38Y31     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[0]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_vs_2d_reg_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[3]_srl3/CLK
High Pulse Width  Fast    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y34     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_csc_RGB2CrYCb/j_csc_1_Cr/sync_3_m_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[3]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/i_ss_444to422/s444_sync_3d_reg[4]_srl3/CLK
High Pulse Width  Slow    SRL16E/CLK          n/a            0.854         3.367       2.513      SLICE_X50Y36     i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_hs_2d_reg_srl3/CLK



---------------------------------------------------------------------------------------------------
From Clock:  mmcm_fb_clk_s
  To Clock:  mmcm_fb_clk_s

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       45.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         mmcm_fb_clk_s
Waveform(ns):       { 0.000 27.500 }
Period(ns):         55.000
Sources:            { i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            1.592         55.000      53.408     BUFGCTRL_X0Y3    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_fb_clk_bufg/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         55.000      53.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         55.000      53.751     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       55.000      45.000     MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       55.000      158.360    MMCME2_ADV_X0Y0  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       27.178ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.048ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       15.370ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             27.178ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.836ns  (logic 1.345ns (23.046%)  route 4.491ns (76.954%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           1.069     9.537    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y141       LUT3 (Prop_lut3_I1_O)        0.105     9.642 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.642    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[2]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y141       FDRE (Setup_fdre_C_D)        0.076    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.820    
                         arrival time                          -9.642    
  -------------------------------------------------------------------
                         slack                                 27.178    

Slack (MET) :             27.282ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.730ns  (logic 1.345ns (23.471%)  route 4.385ns (76.529%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 36.344 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.222     8.780    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I0_O)        0.105     8.885 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2/O
                         net (fo=1, routed)           0.546     9.431    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_2_n_0
    SLICE_X102Y139       LUT6 (Prop_lut6_I0_O)        0.105     9.536 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.536    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_1_n_0
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]/C
                         clock pessimism              0.437    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X102Y139       FDRE (Setup_fdre_C_D)        0.072    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                 27.282    

Slack (MET) :             27.291ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.704ns  (logic 1.345ns (23.581%)  route 4.359ns (76.420%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT6=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 36.344 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.461ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           1.373     8.931    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I5_O)        0.105     9.036 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2/O
                         net (fo=1, routed)           0.368     9.404    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_2_n_0
    SLICE_X103Y139       LUT6 (Prop_lut6_I5_O)        0.105     9.509 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.509    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[1]_i_1_n_0
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]/C
                         clock pessimism              0.461    36.806    
                         clock uncertainty           -0.035    36.770    
    SLICE_X103Y139       FDRE (Setup_fdre_C_D)        0.030    36.800    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.800    
                         arrival time                          -9.509    
  -------------------------------------------------------------------
                         slack                                 27.291    

Slack (MET) :             27.421ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.592ns  (logic 1.345ns (24.054%)  route 4.247ns (75.946%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.825     9.292    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y141       LUT3 (Prop_lut3_I1_O)        0.105     9.397 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1/O
                         net (fo=1, routed)           0.000     9.397    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[0]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y141       FDRE (Setup_fdre_C_D)        0.074    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[0]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.397    
  -------------------------------------------------------------------
                         slack                                 27.421    

Slack (MET) :             27.456ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.556ns  (logic 1.345ns (24.206%)  route 4.211ns (75.794%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.790     9.257    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y141       LUT3 (Prop_lut3_I1_O)        0.105     9.362 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1/O
                         net (fo=1, routed)           0.000     9.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[3]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y141       FDRE (Setup_fdre_C_D)        0.074    36.818    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[3]
  -------------------------------------------------------------------
                         required time                         36.818    
                         arrival time                          -9.362    
  -------------------------------------------------------------------
                         slack                                 27.456    

Slack (MET) :             27.529ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.488ns  (logic 1.345ns (24.509%)  route 4.143ns (75.491%))
  Logic Levels:           5  (CARRY4=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.344ns = ( 36.344 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.437ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.721     9.188    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y139       LUT6 (Prop_lut6_I2_O)        0.105     9.293 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1/O
                         net (fo=1, routed)           0.000     9.293    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[2]_i_1_n_0
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.503    36.344    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]/C
                         clock pessimism              0.437    36.782    
                         clock uncertainty           -0.035    36.746    
    SLICE_X102Y139       FDRE (Setup_fdre_C_D)        0.076    36.822    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[2]
  -------------------------------------------------------------------
                         required time                         36.822    
                         arrival time                          -9.293    
  -------------------------------------------------------------------
                         slack                                 27.529    

Slack (MET) :             27.563ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.448ns  (logic 1.345ns (24.689%)  route 4.103ns (75.311%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.681     9.148    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y140       LUT3 (Prop_lut3_I1_O)        0.105     9.253 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1/O
                         net (fo=1, routed)           0.000     9.253    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[4]_i_1_n_0
    SLICE_X102Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y140       FDRE (Setup_fdre_C_D)        0.072    36.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[4]
  -------------------------------------------------------------------
                         required time                         36.816    
                         arrival time                          -9.253    
  -------------------------------------------------------------------
                         slack                                 27.563    

Slack (MET) :             27.697ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.318ns  (logic 1.345ns (25.293%)  route 3.973ns (74.707%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.551     9.018    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y140       LUT3 (Prop_lut3_I1_O)        0.105     9.123 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1/O
                         net (fo=1, routed)           0.000     9.123    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_1_n_0
    SLICE_X102Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y140       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y140       FDRE (Setup_fdre_C_D)        0.076    36.820    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[5]
  -------------------------------------------------------------------
                         required time                         36.820    
                         arrival time                          -9.123    
  -------------------------------------------------------------------
                         slack                                 27.697    

Slack (MET) :             27.770ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        5.241ns  (logic 1.345ns (25.665%)  route 3.896ns (74.335%))
  Logic Levels:           5  (CARRY4=1 LUT3=1 LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.345ns = ( 36.345 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.434ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X103Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X103Y139       FDRE (Prop_fdre_C_Q)         0.348     4.154 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[1]/Q
                         net (fo=50, routed)          1.851     6.005    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[1]
    SLICE_X108Y143       LUT4 (Prop_lut4_I3_O)        0.242     6.247 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid_inferred_i_12/O
                         net (fo=2, routed)           0.766     7.013    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/curid[20]
    SLICE_X107Y142       LUT6 (Prop_lut6_I1_O)        0.105     7.118 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8/O
                         net (fo=1, routed)           0.000     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp[0]_i_8_n_0
    SLICE_X107Y142       CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.440     7.558 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3/CO[3]
                         net (fo=4, routed)           0.804     8.362    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_temp_reg[0]_i_3_n_0
    SLICE_X102Y139       LUT5 (Prop_lut5_I1_O)        0.105     8.467 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2/O
                         net (fo=7, routed)           0.474     8.941    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[5]_i_2_n_0
    SLICE_X102Y141       LUT3 (Prop_lut3_I1_O)        0.105     9.046 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1/O
                         net (fo=1, routed)           0.000     9.046    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp[1]_i_1_n_0
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.504    36.345    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y141       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]/C
                         clock pessimism              0.434    36.780    
                         clock uncertainty           -0.035    36.744    
    SLICE_X102Y141       FDRE (Setup_fdre_C_D)        0.072    36.816    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/portno_temp_reg[1]
  -------------------------------------------------------------------
                         required time                         36.816    
                         arrival time                          -9.046    
  -------------------------------------------------------------------
                         slack                                 27.770    

Slack (MET) :             28.004ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        4.893ns  (logic 1.077ns (22.010%)  route 3.816ns (77.990%))
  Logic Levels:           4  (LUT3=1 LUT4=1 LUT6=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.289ns = ( 36.289 - 33.000 ) 
    Source Clock Delay      (SCD):    3.751ns
    Clock Pessimism Removal (CPR):    0.433ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.621     3.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/m_bscan_tck[0]
    SLICE_X81Y140        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y140        FDRE (Prop_fdre_C_Q)         0.348     4.099 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/shift_bit_count_reg[1]/Q
                         net (fo=4, routed)           0.713     4.811    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/shift_reg_in_reg[0][1]
    SLICE_X81Y140        LUT6 (Prop_lut6_I0_O)        0.242     5.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3/O
                         net (fo=17, routed)          0.881     5.935    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_3_n_0
    SLICE_X82Y134        LUT3 (Prop_lut3_I0_O)        0.118     6.053 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst_i_2/O
                         net (fo=9, routed)           1.169     7.221    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_en
    SLICE_X81Y139        LUT6 (Prop_lut6_I1_O)        0.264     7.485 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_i_i_5/O
                         net (fo=1, routed)           0.656     8.141    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_reg_0
    SLICE_X81Y138        LUT4 (Prop_lut4_I3_O)        0.105     8.246 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/ram_empty_i_i_1/O
                         net (fo=2, routed)           0.397     8.644    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg_0
    SLICE_X81Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.448    36.289    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/rd_clk
    SLICE_X81Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg/C
                         clock pessimism              0.433    36.723    
                         clock uncertainty           -0.035    36.687    
    SLICE_X81Y139        FDPE (Setup_fdpe_C_D)       -0.039    36.648    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_i_reg
  -------------------------------------------------------------------
                         required time                         36.648    
                         arrival time                          -8.644    
  -------------------------------------------------------------------
                         slack                                 28.004    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.208ns  (logic 0.141ns (67.835%)  route 0.067ns (32.165%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.655     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y130        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.067     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.400     1.735    
    SLICE_X62Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.929%)  route 0.111ns (44.071%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.655     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X65Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y130        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.111     1.974    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X66Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X66Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.399     1.736    
    SLICE_X66Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.147     1.883    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.883    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.014%)  route 0.130ns (47.986%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.655     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.130     1.993    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.380     1.755    
    SLICE_X62Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.144     1.899    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.899    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.100ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.352%)  route 0.118ns (45.648%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.136ns
    Source Clock Delay      (SCD):    1.723ns
    Clock Pessimism Removal (CPR):    0.400ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.656     1.723    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X63Y131        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y131        FDCE (Prop_fdce_C_Q)         0.141     1.864 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/Q
                         net (fo=2, routed)           0.118     1.982    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/DIB0
    SLICE_X62Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.927     2.136    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X62Y131        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism             -0.400     1.736    
    SLICE_X62Y131        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.146     1.882    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         -1.882    
                         arrival time                           1.982    
  -------------------------------------------------------------------
                         slack                                  0.100    

Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.003%)  route 0.120ns (45.997%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.135ns
    Source Clock Delay      (SCD):    1.722ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.655     1.722    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/m_bscan_tck[0]
    SLICE_X64Y130        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y130        FDCE (Prop_fdce_C_Q)         0.141     1.863 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/Q
                         net (fo=2, routed)           0.120     1.983    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/DIB1
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.926     2.135    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X62Y130        RAMD32                                       r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
                         clock pessimism             -0.380     1.755    
    SLICE_X62Y130        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.124     1.879    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_fdce_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/Q
                         net (fo=1, routed)           0.055     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[3]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X83Y137        FDCE (Hold_fdce_C_D)         0.078     1.809    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.809    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.485%)  route 0.067ns (26.515%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.172ns
    Source Clock Delay      (SCD):    1.756ns
    Clock Pessimism Removal (CPR):    0.403ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.689     1.756    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X91Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X91Y141        FDRE (Prop_fdre_C_Q)         0.141     1.897 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/Q
                         net (fo=2, routed)           0.067     1.964    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD[2]
    SLICE_X90Y141        LUT6 (Prop_lut6_I1_O)        0.045     2.009 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1/O
                         net (fo=1, routed)           0.000     2.009    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_i_1_n_0
    SLICE_X90Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.963     2.172    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/m_bscan_tck[0]
    SLICE_X90Y141        FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism             -0.403     1.769    
    SLICE_X90Y141        FDRE (Hold_fdre_C_D)         0.120     1.889    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.889    
                         arrival time                           2.009    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_fdce_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/Q
                         net (fo=1, routed)           0.055     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[2]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X83Y137        FDCE (Hold_fdce_C_D)         0.076     1.807    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.807    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.145ns
    Source Clock Delay      (SCD):    1.731ns
    Clock Pessimism Removal (CPR):    0.414ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.664     1.731    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y137        FDCE (Prop_fdce_C_Q)         0.141     1.872 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/Q
                         net (fo=1, routed)           0.055     1.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[3]_0[0]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.936     2.145    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/rd_clk
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.414     1.731    
    SLICE_X83Y137        FDCE (Hold_fdce_C_D)         0.075     1.806    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[2].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.806    
                         arrival time                           1.927    
  -------------------------------------------------------------------
                         slack                                  0.121    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.838%)  route 0.055ns (28.162%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.415ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDPE (Prop_fdpe_C_Q)         0.141     1.874 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg1_reg/Q
                         net (fo=1, routed)           0.055     1.929    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg1
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                         clock pessimism             -0.415     1.733    
    SLICE_X81Y141        FDPE (Hold_fdpe_C_D)         0.075     1.808    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg
  -------------------------------------------------------------------
                         required time                         -1.808    
                         arrival time                           1.929    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
Waveform(ns):       { 0.000 16.500 }
Period(ns):         33.000
Sources:            { dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.592         33.000      31.408     BUFGCTRL_X0Y2  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/I
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X84Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X86Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X85Y137  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X87Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_din_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X89Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/icn_cmd_en_temp_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X89Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_en_reg/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[0]/C
Min Period        n/a     FDRE/C      n/a            1.000         33.000      32.000     SLICE_X88Y138  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[1]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            1.130         16.500      15.370     SLICE_X62Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.123ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        0.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.958ns (27.036%)  route 2.585ns (72.964%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.274     7.883    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X47Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[0]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.958ns (27.036%)  route 2.585ns (72.964%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.274     7.883    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X47Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[1]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.958ns (27.036%)  route 2.585ns (72.964%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.274     7.883    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X47Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[2]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.958ns (27.036%)  route 2.585ns (72.964%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.274     7.883    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X47Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[5]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.123ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.543ns  (logic 0.958ns (27.036%)  route 2.585ns (72.964%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.274     7.883    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X47Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X47Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[9]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.883    
  -------------------------------------------------------------------
                         slack                                  0.123    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.958ns (27.091%)  route 2.578ns (72.909%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.266     7.876    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X45Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[3]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.958ns (27.091%)  route 2.578ns (72.909%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.266     7.876    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X45Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[4]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.958ns (27.091%)  route 2.578ns (72.909%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.266     7.876    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X45Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[6]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.958ns (27.091%)  route 2.578ns (72.909%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.266     7.876    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X45Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[7]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.131ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        3.536ns  (logic 0.958ns (27.091%)  route 2.578ns (72.909%))
  Logic Levels:           5  (LUT2=1 LUT4=2 LUT6=2)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.963ns = ( 7.963 - 4.000 ) 
    Source Clock Delay      (SCD):    4.339ns
    Clock Pessimism Removal (CPR):    0.247ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.543     4.339    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/sl_iport_i[1]
    SLICE_X50Y113        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y113        FDRE (Prop_fdre_C_Q)         0.433     4.772 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/U_XSDB_SLAVE/G_1PIPE_IFACE.s_daddr_r_reg[6]/Q
                         net (fo=9, routed)           0.570     5.342    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/s_daddr_o[6]
    SLICE_X51Y113        LUT4 (Prop_lut4_I3_O)        0.105     5.447 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd/I_EN_CTL_EQ1.U_CTL/xsdb_reg[15]_i_4__1/O
                         net (fo=7, routed)           0.467     5.914    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/reg_stream_ffd_n_1
    SLICE_X49Y112        LUT6 (Prop_lut6_I5_O)        0.105     6.019 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/current_state[4]_i_2/O
                         net (fo=5, routed)           0.503     6.522    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_data_en
    SLICE_X49Y110        LUT4 (Prop_lut4_I0_O)        0.105     6.627 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/current_state[1]_i_1__9/O
                         net (fo=4, routed)           0.246     6.874    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/next_state[1]
    SLICE_X45Y110        LUT2 (Prop_lut2_I1_O)        0.105     6.979 f  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3/O
                         net (fo=2, routed)           0.526     7.504    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/curr_read_block[3]_i_3_n_0
    SLICE_X45Y110        LUT6 (Prop_lut6_I2_O)        0.105     7.609 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_1/O
                         net (fo=10, routed)          0.266     7.876    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.386     7.963    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/s_dclk_o
    SLICE_X45Y111        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]/C
                         clock pessimism              0.247     8.209    
                         clock uncertainty           -0.035     8.174    
    SLICE_X45Y111        FDRE (Setup_fdre_C_CE)      -0.168     8.006    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/xsdb_memory_read_inst/read_addr_reg[8]
  -------------------------------------------------------------------
                         required time                          8.006    
                         arrival time                          -7.876    
  -------------------------------------------------------------------
                         slack                                  0.131    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[48]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/dcfilt_coeff_d_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.279ns  (logic 0.164ns (58.732%)  route 0.115ns (41.268%))
  Logic Levels:           0  
  Clock Path Skew:        0.183ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.695ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.660     1.695    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X58Y100        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[48]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y100        FDCE (Prop_fdce_C_Q)         0.164     1.859 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[48]/Q
                         net (fo=1, routed)           0.115     1.974    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/d_data_cntrl[8]
    SLICE_X58Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/dcfilt_coeff_d_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.848     1.977    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/clk
    SLICE_X58Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/dcfilt_coeff_d_reg[8]/C
                         clock pessimism             -0.099     1.878    
    SLICE_X58Y99         FDRE (Hold_fdre_C_D)         0.064     1.942    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_ad_dcfilter/dcfilt_coeff_d_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.942    
                         arrival time                           1.974    
  -------------------------------------------------------------------
                         slack                                  0.032    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[399]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/out_d2_reg[15]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.249ns  (logic 0.141ns (56.528%)  route 0.108ns (43.472%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    1.688ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.653     1.688    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_clk
    SLICE_X87Y123        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[399]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y123        FDCE (Prop_fdce_C_Q)         0.141     1.829 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[399]/Q
                         net (fo=1, routed)           0.108     1.937    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/d_data_cntrl[15]
    SLICE_X86Y122        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/out_d2_reg[15]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.926     2.055    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/clk
    SLICE_X86Y122        SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/out_d2_reg[15]_srl3/CLK
                         clock pessimism             -0.352     1.703    
    SLICE_X86Y122        SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.886    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_off_1_comp/out_d2_reg[15]_srl3
  -------------------------------------------------------------------
                         required time                         -1.886    
                         arrival time                           1.937    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.308ns (73.004%)  route 0.114ns (26.996%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.624ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.590     1.624    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/clk
    SLICE_X85Y49         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y49         FDRE (Prop_fdre_C_Q)         0.141     1.765 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[10].pipe/result_y_reg[11]/Q
                         net (fo=2, routed)           0.113     1.879    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_x_reg[13]_1[11]
    SLICE_X83Y49         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.113     1.992 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__1/CO[3]
                         net (fo=1, routed)           0.001     1.992    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__1_n_0
    SLICE_X83Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054     2.046 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__2/O[0]
                         net (fo=1, routed)           0.000     2.046    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg0_carry__2_n_7
    SLICE_X83Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.853     1.982    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/clk
    SLICE_X83Y50         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[12]/C
                         clock pessimism             -0.094     1.888    
    SLICE_X83Y50         FDRE (Hold_fdre_C_D)         0.105     1.993    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_1/i_dds_sine/rotation[11].pipe/result_y_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.993    
                         arrival time                           2.046    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[7].pipe/result_x_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.436ns  (logic 0.310ns (71.075%)  route 0.126ns (28.925%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.276ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.014ns
    Source Clock Delay      (SCD):    1.643ns
    Clock Pessimism Removal (CPR):    0.094ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.609     1.643    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[7].pipe/clk
    SLICE_X104Y50        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[7].pipe/result_x_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X104Y50        FDRE (Prop_fdre_C_Q)         0.164     1.807 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[7].pipe/result_x_reg[1]/Q
                         net (fo=2, routed)           0.126     1.934    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/out[1]
    SLICE_X103Y49        CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.146     2.080 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg0_carry/O[2]
                         net (fo=1, routed)           0.000     2.080    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg0_carry_n_5
    SLICE_X103Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.885     2.014    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/clk
    SLICE_X103Y49        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg[2]/C
                         clock pessimism             -0.094     1.920    
    SLICE_X103Y49        FDRE (Hold_fdre_C_D)         0.105     2.025    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_3/i_dds/dds_phase[1].i_dds_2/i_dds_1_0/i_dds_sine/rotation[8].pipe/result_x_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.025    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[319]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_d2_reg[7]_srl3/D
                            (rising edge-triggered cell SRL16E clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.141ns (55.856%)  route 0.111ns (44.144%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.081ns
    Source Clock Delay      (SCD):    1.715ns
    Clock Pessimism Removal (CPR):    0.352ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.680     1.715    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_clk
    SLICE_X101Y122       FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[319]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X101Y122       FDCE (Prop_fdce_C_Q)         0.141     1.856 r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_up_tdd_cntrl/i_xfer_tdd_counter_values/d_data_cntrl_int_reg[319]/Q
                         net (fo=1, routed)           0.111     1.967    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/d_data_cntrl[7]
    SLICE_X100Y121       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_d2_reg[7]_srl3/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.952     2.081    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/clk
    SLICE_X100Y121       SRL16E                                       r  i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_d2_reg[7]_srl3/CLK
                         clock pessimism             -0.352     1.729    
    SLICE_X100Y121       SRL16E (Hold_srl16e_CLK_D)
                                                      0.183     1.912    i_system_wrapper/system_i/axi_ad9361/inst/i_tdd/i_tdd_control/i_tx_dp_on_1_comp/out_d2_reg[7]_srl3
  -------------------------------------------------------------------
                         required time                         -1.912    
                         arrival time                           1.967    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.186ns (46.513%)  route 0.214ns (53.487%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.253ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.025ns
    Source Clock Delay      (SCD):    1.669ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.634     1.669    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X47Y135        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X47Y135        FDRE (Prop_fdre_C_Q)         0.141     1.810 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4_reg[3]/Q
                         net (fo=1, routed)           0.214     2.024    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_4[3]
    SLICE_X51Y130        LUT6 (Prop_lut6_I1_O)        0.045     2.069 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]_i_1/O
                         net (fo=1, routed)           0.000     2.069    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux[3]
    SLICE_X51Y130        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.896     2.025    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/s_dclk_o
    SLICE_X51Y130        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]/C
                         clock pessimism             -0.103     1.922    
    SLICE_X51Y130        FDRE (Hold_fdre_C_D)         0.091     2.013    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/u_ila_regs/slaveRegDo_mux_reg[3]
  -------------------------------------------------------------------
                         required time                         -2.013    
                         arrival time                           2.069    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.056ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[20]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/iqcor_coeff_2_r_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.446%)  route 0.222ns (57.554%))
  Logic Levels:           0  
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.667ns
    Clock Pessimism Removal (CPR):    0.103ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.632     1.667    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X50Y111        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y111        FDCE (Prop_fdce_C_Q)         0.164     1.831 r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[20]/Q
                         net (fo=1, routed)           0.222     2.053    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/d_data_cntrl[12]
    SLICE_X40Y113        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/iqcor_coeff_2_r_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.905     2.034    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/clk
    SLICE_X40Y113        FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/iqcor_coeff_2_r_reg[12]/C
                         clock pessimism             -0.103     1.931    
    SLICE_X40Y113        FDRE (Hold_fdre_C_D)         0.066     1.997    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_ad_iqcor/iqcor_coeff_2_r_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.997    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.056    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.079ns
    Source Clock Delay      (SCD):    1.675ns
    Clock Pessimism Removal (CPR):    0.349ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.640     1.675    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y103        FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y103        FDRE (Prop_fdre_C_Q)         0.164     1.839 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][91]/Q
                         net (fo=1, routed)           0.103     1.942    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[17]
    RAMB36_X2Y20         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[17]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.950     2.079    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y20         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.349     1.730    
    RAMB36_X2Y20         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[17])
                                                      0.155     1.885    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.885    
                         arrival time                           1.942    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.559     1.593    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y99         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][113]/Q
                         net (fo=1, routed)           0.103     1.860    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[5]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.865     1.994    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.346     1.648    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[5])
                                                      0.155     1.803    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.057    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
                            (rising edge-triggered cell RAMB36E1 clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.267ns  (logic 0.164ns (61.506%)  route 0.103ns (38.494%))
  Logic Levels:           0  
  Clock Path Skew:        0.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    1.593ns
    Clock Pessimism Removal (CPR):    0.346ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.559     1.593    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/I_IS_TERMINATION_SLICE_W_OUTPUT_REG.DOUT_O_reg
    SLICE_X32Y99         FDRE                                         r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y99         FDRE (Prop_fdre_C_Q)         0.164     1.757 r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/shifted_data_in_reg[8][115]/Q
                         net (fo=1, routed)           0.103     1.860    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_3[7]
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.865     1.994    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram_0
    RAMB36_X2Y19         RAMB36E1                                     r  i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism             -0.346     1.648    
    RAMB36_X2Y19         RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[9])
                                                      0.155     1.803    i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           1.860    
  -------------------------------------------------------------------
                         slack                                  0.057    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         rx_clk
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { rx_clk_in_p }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y23   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y23   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y22   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y22   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y20   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y20   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y19   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.472         4.000       1.528      RAMB36_X2Y19   i_system_wrapper/system_i/ila_0/inst/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM_BLK_MEM_1.trace_block_memory/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[3].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         4.000       1.830      RAMB36_X4Y16   i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         4.000       1.830      RAMB36_X2Y21   i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y131  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_6_11/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            1.130         2.000       0.870      SLICE_X82Y133  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/RAM_reg_0_15_0_5/RAMC/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       10.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        6.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 23.277 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    23.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/C
                         clock pessimism              0.693    23.969    
                         clock uncertainty           -0.035    23.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    23.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 23.277 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    23.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
                         clock pessimism              0.693    23.969    
                         clock uncertainty           -0.035    23.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    23.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 23.277 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    23.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/C
                         clock pessimism              0.693    23.969    
                         clock uncertainty           -0.035    23.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    23.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 23.277 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    23.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/C
                         clock pessimism              0.693    23.969    
                         clock uncertainty           -0.035    23.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    23.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]
  -------------------------------------------------------------------
                         required time                         23.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                 10.678    

Slack (MET) :             10.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 23.279 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    23.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/C
                         clock pessimism              0.693    23.971    
                         clock uncertainty           -0.035    23.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    23.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 10.705    

Slack (MET) :             10.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 23.279 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    23.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/C
                         clock pessimism              0.693    23.971    
                         clock uncertainty           -0.035    23.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    23.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 10.705    

Slack (MET) :             10.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 23.279 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    23.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/C
                         clock pessimism              0.693    23.971    
                         clock uncertainty           -0.035    23.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    23.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 10.705    

Slack (MET) :             10.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 23.279 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    23.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/C
                         clock pessimism              0.693    23.971    
                         clock uncertainty           -0.035    23.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    23.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         23.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                 10.705    

Slack (MET) :             10.727ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.019ns (21.208%)  route 3.786ns (78.792%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.368ns = ( 23.368 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          0.876    11.914    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.267    12.181 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.647    12.827    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]
    RAMB36_X3Y13         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.314    23.368    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism              0.609    23.976    
                         clock uncertainty           -0.035    23.941    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    23.554    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         23.554    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                 10.727    

Slack (MET) :             10.821ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.019ns (20.688%)  route 3.907ns (79.312%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns = ( 23.280 - 16.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.141    12.178    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_ready
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.445 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/dest_id_next[3]_i_1/O
                         net (fo=9, routed)           0.503    12.948    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0
    SLICE_X48Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.226    23.280    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/C
                         clock pessimism              0.693    23.972    
                         clock uncertainty           -0.035    23.937    
    SLICE_X48Y68         FDRE (Setup_fdre_C_CE)      -0.168    23.769    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]
  -------------------------------------------------------------------
                         required time                         23.769    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                 10.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.221%)  route 0.146ns (40.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.639     3.196    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X38Y100        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     3.360 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/Q
                         net (fo=1, routed)           0.146     3.506    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/packed_fifo_wr_data_reg[31][31]
    SLICE_X38Y99         LUT3 (Prop_lut3_I0_O)        0.048     3.554 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/packed_fifo_wr_data[31]_i_2/O
                         net (fo=1, routed)           0.000     3.554    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/p_0_out[31]
    SLICE_X38Y99         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.825     3.969    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X38Y99         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/C
                         clock pessimism             -0.593     3.377    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.131     3.508    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.853%)  route 0.450ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.639     3.196    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X37Y100        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     3.337 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/Q
                         net (fo=1, routed)           0.450     3.787    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[21]
    RAMB36_X2Y14         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.852     3.996    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.593     3.403    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     3.699    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.567     3.123    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X55Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     3.264 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/Q
                         net (fo=1, routed)           0.055     3.320    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[26]_0[3]
    SLICE_X54Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.834     3.978    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/fifo_wr_clk
    SLICE_X54Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                         clock pessimism             -0.842     3.136    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.075     3.211    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_0_s
Waveform(ns):       { 0.000 8.000 }
Period(ns):         16.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.000      13.830     RAMB36_X2Y14    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.000      13.830     RAMB36_X3Y13    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         16.000      13.830     RAMB36_X4Y16    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         16.000      13.830     RAMB36_X2Y21    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I0         n/a            1.592         16.000      14.408     BUFGCTRL_X0Y19  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I0
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X53Y70    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X54Y75    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X53Y76    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X53Y76    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         16.000      15.000     SLICE_X54Y75    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         8.000       6.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         8.000       6.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        2.678ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.046ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.870ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 15.277 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    15.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]/C
                         clock pessimism              0.693    15.969    
                         clock uncertainty           -0.035    15.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    15.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[0]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 15.277 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    15.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]/C
                         clock pessimism              0.693    15.969    
                         clock uncertainty           -0.035    15.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    15.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[1]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 15.277 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    15.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]/C
                         clock pessimism              0.693    15.969    
                         clock uncertainty           -0.035    15.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    15.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[2]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.678ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.935ns  (logic 1.022ns (20.708%)  route 3.913ns (79.292%))
  Logic Levels:           3  (LUT2=1 LUT3=2)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.277ns = ( 15.277 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.110    12.148    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X47Y73         LUT3 (Prop_lut3_I2_O)        0.270    12.418 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id[0]_i_1/O
                         net (fo=4, routed)           0.540    12.958    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]_1
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.223    15.277    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/m_axis_aclk
    SLICE_X42Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]/C
                         clock pessimism              0.693    15.969    
                         clock uncertainty           -0.035    15.934    
    SLICE_X42Y77         FDRE (Setup_fdre_C_CE)      -0.298    15.636    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_dest_dma_stream/id_reg[3]
  -------------------------------------------------------------------
                         required time                         15.636    
                         arrival time                         -12.958    
  -------------------------------------------------------------------
                         slack                                  2.678    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 15.279 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    15.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]/C
                         clock pessimism              0.693    15.971    
                         clock uncertainty           -0.035    15.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    15.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 15.279 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    15.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]/C
                         clock pessimism              0.693    15.971    
                         clock uncertainty           -0.035    15.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    15.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 15.279 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    15.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]/C
                         clock pessimism              0.693    15.971    
                         clock uncertainty           -0.035    15.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    15.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.705ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.857ns  (logic 1.019ns (20.980%)  route 3.838ns (79.020%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.051ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.279ns = ( 15.279 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.129    12.167    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_ready
    SLICE_X48Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.434 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter[3]_i_1/O
                         net (fo=4, routed)           0.446    12.879    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter0
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.225    15.279    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]/C
                         clock pessimism              0.693    15.971    
                         clock uncertainty           -0.035    15.936    
    SLICE_X48Y69         FDRE (Setup_fdre_C_R)       -0.352    15.584    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_beat_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         15.584    
                         arrival time                         -12.879    
  -------------------------------------------------------------------
                         slack                                  2.705    

Slack (MET) :             2.727ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.805ns  (logic 1.019ns (21.208%)  route 3.786ns (78.792%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.046ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.368ns = ( 15.368 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          0.876    11.914    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_ready
    SLICE_X49Y71         LUT4 (Prop_lut4_I0_O)        0.267    12.181 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg_i_1/O
                         net (fo=6, routed)           0.647    12.827    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/E[0]
    RAMB36_X3Y13         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/ENARDEN
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.314    15.368    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_axis_aclk
    RAMB36_X3Y13         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
                         clock pessimism              0.609    15.976    
                         clock uncertainty           -0.035    15.941    
    RAMB36_X3Y13         RAMB36E1 (Setup_ramb36e1_CLKARDCLK_ENARDEN)
                                                     -0.387    15.554    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         15.554    
                         arrival time                         -12.827    
  -------------------------------------------------------------------
                         slack                                  2.727    

Slack (MET) :             2.821ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        4.926ns  (logic 1.019ns (20.688%)  route 3.907ns (79.312%))
  Logic Levels:           3  (LUT2=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.050ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.280ns = ( 15.280 - 8.000 ) 
    Source Clock Delay      (SCD):    8.022ns
    Clock Pessimism Removal (CPR):    0.693ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.372     8.022    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X46Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y73         FDRE (Prop_fdre_C_Q)         0.398     8.420 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_mem_data_valid_reg/Q
                         net (fo=8, routed)           0.865     9.285    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_fifo_valid
    SLICE_X49Y70         LUT2 (Prop_lut2_I0_O)        0.235     9.520 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_valid_INST_0/O
                         net (fo=6, routed)           1.398    10.919    i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_valid
    SLICE_X63Y68         LUT3 (Prop_lut3_I2_O)        0.119    11.038 r  i_system_wrapper/system_i/util_ad9361_dac_upack/inst/i_upack/i_pack_shell/s_axis_ready_INST_0/O
                         net (fo=11, routed)          1.141    12.178    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/m_axis_ready
    SLICE_X47Y70         LUT6 (Prop_lut6_I4_O)        0.267    12.445 r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/dest_id_next[3]_i_1/O
                         net (fo=9, routed)           0.503    12.948    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/id0
    SLICE_X48Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.226    15.280    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/m_axis_aclk
    SLICE_X48Y68         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]/C
                         clock pessimism              0.693    15.972    
                         clock uncertainty           -0.035    15.937    
    SLICE_X48Y68         FDRE (Setup_fdre_C_CE)      -0.168    15.769    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/dest_burst_len_data_reg[3]
  -------------------------------------------------------------------
                         required time                         15.769    
                         arrival time                         -12.948    
  -------------------------------------------------------------------
                         slack                                  2.821    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.046ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.358ns  (logic 0.212ns (59.221%)  route 0.146ns (40.779%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.181ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.969ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.639     3.196    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/clk
    SLICE_X38Y100        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y100        FDRE (Prop_fdre_C_Q)         0.164     3.360 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_pack.gen_output_buffer.data_d1_reg[31]/Q
                         net (fo=1, routed)           0.146     3.506    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/packed_fifo_wr_data_reg[31][31]
    SLICE_X38Y99         LUT3 (Prop_lut3_I0_O)        0.048     3.554 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/i_pack_shell/gen_network[0].i_ctrl_interconnect/packed_fifo_wr_data[31]_i_2/O
                         net (fo=1, routed)           0.000     3.554    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/p_0_out[31]
    SLICE_X38Y99         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.825     3.969    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X38Y99         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]/C
                         clock pessimism             -0.593     3.377    
    SLICE_X38Y99         FDRE (Hold_fdre_C_D)         0.131     3.508    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[31]
  -------------------------------------------------------------------
                         required time                         -3.508    
                         arrival time                           3.554    
  -------------------------------------------------------------------
                         slack                                  0.046    

Slack (MET) :             0.088ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[21]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.591ns  (logic 0.141ns (23.853%)  route 0.450ns (76.147%))
  Logic Levels:           0  
  Clock Path Skew:        0.208ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.996ns
    Source Clock Delay      (SCD):    3.196ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.639     3.196    i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/clk
    SLICE_X37Y100        FDRE                                         r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y100        FDRE (Prop_fdre_C_Q)         0.141     3.337 r  i_system_wrapper/system_i/util_ad9361_adc_pack/inst/i_cpack/packed_fifo_wr_data_reg[21]/Q
                         net (fo=1, routed)           0.450     3.787    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_din[21]
    RAMB36_X2Y14         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/DIADI[21]
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.852     3.996    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/fifo_wr_clk
    RAMB36_X2Y14         RAMB36E1                                     r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
                         clock pessimism             -0.593     3.403    
    RAMB36_X2Y14         RAMB36E1 (Hold_ramb36e1_CLKBWRCLK_DIADI[21])
                                                      0.296     3.699    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg
  -------------------------------------------------------------------
                         required time                         -3.699    
                         arrival time                           3.787    
  -------------------------------------------------------------------
                         slack                                  0.088    

Slack (MET) :             0.108ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.196ns  (logic 0.141ns (71.775%)  route 0.055ns (28.225%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.978ns
    Source Clock Delay      (SCD):    3.123ns
    Clock Pessimism Removal (CPR):    0.842ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.567     3.123    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/fifo_wr_clk
    SLICE_X55Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y70         FDRE (Prop_fdre_C_Q)         0.141     3.264 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[3]/Q
                         net (fo=1, routed)           0.055     3.320    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[26]_0[3]
    SLICE_X54Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.834     3.978    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/fifo_wr_clk
    SLICE_X54Y70         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]/C
                         clock pessimism             -0.842     3.136    
    SLICE_X54Y70         FDRE (Hold_fdre_C_D)         0.075     3.211    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.211    
                         arrival time                           3.320    
  -------------------------------------------------------------------
                         slack                                  0.108    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/WADR2
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/WADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMD32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMD32 (Hold_ramd32_CLK_WADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR2
                            (rising edge-triggered cell RAMS32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.396ns  (logic 0.141ns (35.621%)  route 0.255ns (64.379%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.956ns
    Source Clock Delay      (SCD):    3.101ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.545     3.101    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/fifo_wr_clk
    SLICE_X49Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.141     3.242 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reduced_msb_reg/Q
                         net (fo=9, routed)           0.255     3.497    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/ADDRD2
    SLICE_X46Y71         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/ADR2
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.812     3.956    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/WCLK
    SLICE_X46Y71         RAMS32                                       r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
                         clock pessimism             -0.822     3.134    
    SLICE_X46Y71         RAMS32 (Hold_rams32_CLK_ADR2)
                                                      0.254     3.388    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD
  -------------------------------------------------------------------
                         required time                         -3.388    
                         arrival time                           3.497    
  -------------------------------------------------------------------
                         slack                                  0.109    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_div_sel_1_s
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y14    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X3Y13    i_system_wrapper/system_i/axi_ad9361_dac_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.170         8.000       5.830      RAMB36_X4Y16    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/i_mem/m_ram_reg/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.170         8.000       5.830      RAMB36_X2Y21    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/i_mem/m_ram_reg/CLKARDCLK
Min Period        n/a     BUFGCTRL/I1         n/a            1.592         8.000       6.408      BUFGCTRL_X0Y19  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/I1
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X53Y70    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X54Y75    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X53Y76    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X53Y76    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[13]/C
Min Period        n/a     FDRE/C              n/a            1.000         8.000       7.000      SLICE_X54Y75    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/cdc_sync_fifo_ram_reg[14]/C
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/SP/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.130         4.000       2.870      SLICE_X46Y71    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/burst_len_mem_reg_0_7_0_4/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/DP/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.130         4.000       2.870      SLICE_X50Y74    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r1_0_15_0_0/SP/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_system_sys_audio_clkgen_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        8.257ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             8.257ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.523ns  (logic 1.107ns (72.690%)  route 0.416ns (27.310%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.416     1.523    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[2]
    SLICE_X56Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)       -0.220     9.780    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                          9.780    
                         arrival time                          -1.523    
  -------------------------------------------------------------------
                         slack                                  8.257    

Slack (MET) :             8.312ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.486ns  (logic 1.100ns (74.015%)  route 0.386ns (25.985%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.386     1.486    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[4]
    SLICE_X56Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)       -0.202     9.798    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                          9.798    
                         arrival time                          -1.486    
  -------------------------------------------------------------------
                         slack                                  8.312    

Slack (MET) :             8.406ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.388ns  (logic 1.109ns (79.909%)  route 0.279ns (20.091%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.279     1.388    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[0]
    SLICE_X56Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)       -0.206     9.794    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                          9.794    
                         arrival time                          -1.388    
  -------------------------------------------------------------------
                         slack                                  8.406    

Slack (MET) :             8.585ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        1.356ns  (logic 1.081ns (79.737%)  route 0.275ns (20.263%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X54Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.275     1.356    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data0__0[1]
    SLICE_X56Y90         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X56Y90         FDRE (Setup_fdre_C_D)       -0.059     9.941    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/rx_gen.rx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                          9.941    
                         arrival time                          -1.356    
  -------------------------------------------------------------------
                         slack                                  8.585    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_0_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.992ns  (logic 0.398ns (40.125%)  route 0.594ns (59.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/C
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/Q
                         net (fo=4, routed)           0.594     0.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X51Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)       -0.166     7.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.931ns  (logic 0.348ns (37.376%)  route 0.583ns (62.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.583     0.931    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)       -0.216     7.784    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.053ns  (logic 0.433ns (41.126%)  route 0.620ns (58.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.620     1.053    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.047     7.953    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.996ns  (logic 0.433ns (43.456%)  route 0.563ns (56.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/Q
                         net (fo=5, routed)           0.563     0.996    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X51Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.097ns  (logic 1.291ns (41.688%)  route 1.806ns (58.312%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.024     2.105    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X52Y69         LUT3 (Prop_lut3_I1_O)        0.105     2.210 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2/O
                         net (fo=1, routed)           0.782     2.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I2_O)        0.105     3.097 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1/O
                         net (fo=1, routed)           0.000     3.097    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y65         FDRE (Setup_fdre_C_D)        0.030    10.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.839ns  (logic 0.348ns (41.484%)  route 0.491ns (58.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.491     0.839    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X49Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)       -0.208     7.792    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  6.953    





---------------------------------------------------------------------------------------------------
From Clock:  clk_div_sel_1_s
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        6.743ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[0]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[1]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[2]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.743ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
                            (rising edge-triggered cell FDSE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        2.834ns  (logic 1.186ns (41.851%)  route 1.648ns (58.149%))
  Logic Levels:           1  (LUT2=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.246     2.327    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X50Y66         LUT2 (Prop_lut2_I1_O)        0.105     2.432 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length[3]_i_1/O
                         net (fo=4, routed)           0.402     2.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length
    SLICE_X50Y66         FDSE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]/S
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X50Y66         FDSE (Setup_fdse_C_S)       -0.423     9.577    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/length_reg[3]
  -------------------------------------------------------------------
                         required time                          9.577    
                         arrival time                          -2.834    
  -------------------------------------------------------------------
                         slack                                  6.743    

Slack (MET) :             6.842ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.992ns  (logic 0.398ns (40.125%)  route 0.594ns (59.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/C
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.398     0.398 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/s_axis_waddr_reg/Q
                         net (fo=4, routed)           0.594     0.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X51Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)       -0.166     7.834    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dest_bl_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.834    
                         arrival time                          -0.992    
  -------------------------------------------------------------------
                         slack                                  6.842    

Slack (MET) :             6.853ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.931ns  (logic 0.348ns (37.376%)  route 0.583ns (62.624%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[1]/Q
                         net (fo=15, routed)          0.583     0.931    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[1]
    SLICE_X48Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X48Y71         FDRE (Setup_fdre_C_D)       -0.216     7.784    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[1]
  -------------------------------------------------------------------
                         required time                          7.784    
                         arrival time                          -0.931    
  -------------------------------------------------------------------
                         slack                                  6.853    

Slack (MET) :             6.900ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        1.053ns  (logic 0.433ns (41.126%)  route 0.620ns (58.874%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y68                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/C
    SLICE_X54Y68         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/m_axis_raddr_reg/Q
                         net (fo=3, routed)           0.620     1.053    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X57Y71         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X57Y71         FDRE (Setup_fdre_C_D)       -0.047     7.953    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_req_fifo/i_raddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.953    
                         arrival time                          -1.053    
  -------------------------------------------------------------------
                         slack                                  6.900    

Slack (MET) :             6.931ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.996ns  (logic 0.433ns (43.456%)  route 0.563ns (56.544%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y69                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/C
    SLICE_X54Y69         FDRE (Prop_fdre_C_Q)         0.433     0.433 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/s_axis_waddr_reg/Q
                         net (fo=5, routed)           0.563     0.996    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]_0
    SLICE_X51Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y69         FDRE (Setup_fdre_C_D)       -0.073     7.927    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_waddr_sync/cdc_sync_stage1_reg[0]
  -------------------------------------------------------------------
                         required time                          7.927    
                         arrival time                          -0.996    
  -------------------------------------------------------------------
                         slack                                  6.931    

Slack (MET) :             6.933ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (MaxDelay Path 10.000ns)
  Data Path Delay:        3.097ns  (logic 1.291ns (41.688%)  route 1.806ns (58.312%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Timing Exception:       MaxDelay Path 10.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y74                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/CLK
    SLICE_X50Y74         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_dest_reg_r2_0_15_0_0/DP/O
                         net (fo=4, routed)           1.024     2.105    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/dest_address_eot
    SLICE_X52Y69         LUT3 (Prop_lut3_I1_O)        0.105     2.210 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2/O
                         net (fo=1, routed)           0.782     2.992    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_2_n_0
    SLICE_X52Y65         LUT6 (Prop_lut6_I2_O)        0.105     3.097 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1/O
                         net (fo=1, routed)           0.000     3.097    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_i_1_n_0
    SLICE_X52Y65         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                   10.000    10.000    
    SLICE_X52Y65         FDRE (Setup_fdre_C_D)        0.030    10.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_dma_mm/i_addr_gen/addr_valid_reg
  -------------------------------------------------------------------
                         required time                         10.030    
                         arrival time                          -3.097    
  -------------------------------------------------------------------
                         slack                                  6.933    

Slack (MET) :             6.953ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_fpga_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        0.839ns  (logic 0.348ns (41.484%)  route 0.491ns (58.516%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y71                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/C
    SLICE_X49Y71         FDRE (Prop_fdre_C_Q)         0.348     0.348 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/src_id_reg[3]/Q
                         net (fo=6, routed)           0.491     0.839    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/Q[3]
    SLICE_X49Y73         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X49Y73         FDRE (Setup_fdre_C_D)       -0.208     7.792    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_store_and_forward/i_dest_sync_id/cdc_sync_stage1_reg[3]
  -------------------------------------------------------------------
                         required time                          7.792    
                         arrival time                          -0.839    
  -------------------------------------------------------------------
                         slack                                  6.953    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_out1_system_sys_audio_clkgen_0

Setup :            0  Failing Endpoints,  Worst Slack       79.276ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             79.276ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.875ns  (logic 1.109ns (59.138%)  route 0.766ns (40.862%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/CLK
    SLICE_X50Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.109     1.109 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA/O
                         net (fo=1, routed)           0.766     1.875    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[0]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.229    81.151    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[0]
  -------------------------------------------------------------------
                         required time                         81.151    
                         arrival time                          -1.875    
  -------------------------------------------------------------------
                         slack                                 79.276    

Slack (MET) :             79.602ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.583ns  (logic 1.100ns (69.486%)  route 0.483ns (30.514%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/CLK
    SLICE_X50Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.100     1.100 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMC/O
                         net (fo=1, routed)           0.483     1.583    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[4]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.195    81.185    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[4]
  -------------------------------------------------------------------
                         required time                         81.185    
                         arrival time                          -1.583    
  -------------------------------------------------------------------
                         slack                                 79.602    

Slack (MET) :             79.752ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.569ns  (logic 1.081ns (68.892%)  route 0.488ns (31.108%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/CLK
    SLICE_X50Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.081     1.081 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMA_D1/O
                         net (fo=1, routed)           0.488     1.569    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[1]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.059    81.321    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[1]
  -------------------------------------------------------------------
                         required time                         81.321    
                         arrival time                          -1.569    
  -------------------------------------------------------------------
                         slack                                 79.752    

Slack (MET) :             79.778ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.563ns  (logic 1.087ns (69.550%)  route 0.476ns (30.450%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/CLK
    SLICE_X50Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.087     1.087 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB_D1/O
                         net (fo=1, routed)           0.476     1.563    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[3]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.039    81.341    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[3]
  -------------------------------------------------------------------
                         required time                         81.341    
                         arrival time                          -1.563    
  -------------------------------------------------------------------
                         slack                                 79.778    

Slack (MET) :             79.784ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_system_sys_audio_clkgen_0  {rise@0.000ns fall@40.690ns period=81.380ns})
  Path Group:             clk_out1_system_sys_audio_clkgen_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            81.380ns  (MaxDelay Path 81.380ns)
  Data Path Delay:        1.376ns  (logic 1.107ns (80.444%)  route 0.269ns (19.556%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 81.380ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y90                                      0.000     0.000 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/CLK
    SLICE_X50Y90         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.107     1.107 r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/fifo_reg_0_3_0_4/RAMB/O
                         net (fo=1, routed)           0.269     1.376    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data0[2]
    SLICE_X52Y91         FDRE                                         r  i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   81.380    81.380    
    SLICE_X52Y91         FDRE (Setup_fdre_C_D)       -0.220    81.160    i_system_wrapper/system_i/axi_i2s_adi/U0/ctrl/tx_sync/out_data_reg[2]
  -------------------------------------------------------------------
                         required time                         81.160    
                         arrival time                          -1.376    
  -------------------------------------------------------------------
                         slack                                 79.784    





---------------------------------------------------------------------------------------------------
From Clock:  rx_clk
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack        2.994ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.994ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.969ns  (logic 0.433ns (44.691%)  route 0.536ns (55.309%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X62Y134        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.536     0.969    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X62Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y136        FDCE (Setup_fdce_C_D)       -0.037     3.963    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.963    
                         arrival time                          -0.969    
  -------------------------------------------------------------------
                         slack                                  2.994    

Slack (MET) :             3.048ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.923ns  (logic 0.433ns (46.932%)  route 0.490ns (53.068%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X62Y134        FDCE (Prop_fdce_C_Q)         0.433     0.433 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.490     0.923    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X62Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X62Y136        FDCE (Setup_fdce_C_D)       -0.029     3.971    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.971    
                         arrival time                          -0.923    
  -------------------------------------------------------------------
                         slack                                  3.048    

Slack (MET) :             3.092ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.835ns  (logic 0.379ns (45.411%)  route 0.456ns (54.589%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.456     0.835    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y137        FDCE (Setup_fdce_C_D)       -0.073     3.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.927    
                         arrival time                          -0.835    
  -------------------------------------------------------------------
                         slack                                  3.092    

Slack (MET) :             3.104ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.687ns  (logic 0.348ns (50.684%)  route 0.339ns (49.316%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.339     0.687    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y137        FDCE (Setup_fdce_C_D)       -0.209     3.791    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                          3.791    
                         arrival time                          -0.687    
  -------------------------------------------------------------------
                         slack                                  3.104    

Slack (MET) :             3.112ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.681ns  (logic 0.348ns (51.125%)  route 0.333ns (48.875%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.333     0.681    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y137        FDCE (Setup_fdce_C_D)       -0.207     3.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.793    
                         arrival time                          -0.681    
  -------------------------------------------------------------------
                         slack                                  3.112    

Slack (MET) :             3.175ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.750ns  (logic 0.379ns (50.516%)  route 0.371ns (49.484%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y134                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X63Y134        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.371     0.750    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X63Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y135        FDCE (Setup_fdce_C_D)       -0.075     3.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.750    
  -------------------------------------------------------------------
                         slack                                  3.175    

Slack (MET) :             3.181ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.744ns  (logic 0.379ns (50.965%)  route 0.365ns (49.035%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X65Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.365     0.744    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X63Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X63Y136        FDCE (Setup_fdce_C_D)       -0.075     3.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.744    
  -------------------------------------------------------------------
                         slack                                  3.181    

Slack (MET) :             3.199ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (MaxDelay Path 4.000ns)
  Data Path Delay:        0.726ns  (logic 0.379ns (52.222%)  route 0.347ns (47.778%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 4.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X83Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.347     0.726    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X83Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                    4.000     4.000    
    SLICE_X83Y137        FDCE (Setup_fdce_C_D)       -0.075     3.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                          3.925    
                         arrival time                          -0.726    
  -------------------------------------------------------------------
                         slack                                  3.199    





---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack       31.996ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             31.996ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.794ns  (logic 0.348ns (43.803%)  route 0.446ns (56.197%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/C
    SLICE_X83Y136        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.446     0.794    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[3]
    SLICE_X85Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y136        FDCE (Setup_fdce_C_D)       -0.210    32.790    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.790    
                         arrival time                          -0.794    
  -------------------------------------------------------------------
                         slack                                 31.996    

Slack (MET) :             31.997ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.833ns  (logic 0.348ns (41.773%)  route 0.485ns (58.227%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y138                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/C
    SLICE_X81Y138        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.485     0.833    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[2]
    SLICE_X82Y137        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y137        FDCE (Setup_fdce_C_D)       -0.170    32.830    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.830    
                         arrival time                          -0.833    
  -------------------------------------------------------------------
                         slack                                 31.997    

Slack (MET) :             32.082ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.711ns  (logic 0.348ns (48.934%)  route 0.363ns (51.066%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/C
    SLICE_X63Y135        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[3]/Q
                         net (fo=1, routed)           0.363     0.711    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[3]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y135        FDCE (Setup_fdce_C_D)       -0.207    32.793    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         32.793    
                         arrival time                          -0.711    
  -------------------------------------------------------------------
                         slack                                 32.082    

Slack (MET) :             32.087ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.705ns  (logic 0.348ns (49.352%)  route 0.357ns (50.648%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/C
    SLICE_X63Y135        FDCE (Prop_fdce_C_Q)         0.348     0.348 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[2]/Q
                         net (fo=1, routed)           0.357     0.705    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[2]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y135        FDCE (Setup_fdce_C_D)       -0.208    32.792    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         32.792    
                         arrival time                          -0.705    
  -------------------------------------------------------------------
                         slack                                 32.087    

Slack (MET) :             32.174ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.751ns  (logic 0.379ns (50.459%)  route 0.372ns (49.541%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/C
    SLICE_X63Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.372     0.751    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[1]
    SLICE_X64Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y135        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.751    
  -------------------------------------------------------------------
                         slack                                 32.174    

Slack (MET) :             32.187ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.738ns  (logic 0.379ns (51.341%)  route 0.359ns (48.659%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y135                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/C
    SLICE_X63Y135        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.wr_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.359     0.738    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q[0]
    SLICE_X64Y134        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X64Y134        FDCE (Setup_fdce_C_D)       -0.075    32.925    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].rd_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.925    
                         arrival time                          -0.738    
  -------------------------------------------------------------------
                         slack                                 32.187    

Slack (MET) :             32.214ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.713ns  (logic 0.379ns (53.124%)  route 0.334ns (46.876%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X83Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/C
    SLICE_X83Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[1]/Q
                         net (fo=1, routed)           0.334     0.713    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[1]
    SLICE_X85Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X85Y136        FDCE (Setup_fdce_C_D)       -0.073    32.927    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         32.927    
                         arrival time                          -0.713    
  -------------------------------------------------------------------
                         slack                                 32.214    

Slack (MET) :             32.227ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             rx_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            33.000ns  (MaxDelay Path 33.000ns)
  Data Path Delay:        0.740ns  (logic 0.379ns (51.220%)  route 0.361ns (48.780%))
  Logic Levels:           0  
  Timing Exception:       MaxDelay Path 33.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y136                                     0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/C
    SLICE_X81Y136        FDCE (Prop_fdce_C_Q)         0.379     0.379 r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.rd_pntr_gc_reg[0]/Q
                         net (fo=1, routed)           0.361     0.740    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q[0]
    SLICE_X82Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         max delay                   33.000    33.000    
    SLICE_X82Y136        FDCE (Setup_fdce_C_D)       -0.033    32.967    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         32.967    
                         arrival time                          -0.740    
  -------------------------------------------------------------------
                         slack                                 32.227    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.149ns  (logic 1.571ns (37.863%)  route 2.578ns (62.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.327     2.411    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X50Y70         LUT4 (Prop_lut4_I2_O)        0.118     2.529 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=11, routed)          0.791     3.320    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I0_O)        0.264     3.584 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.460     4.044    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I4_O)        0.105     4.149 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     4.149    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.030     8.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.542ns  (logic 1.399ns (39.498%)  route 2.143ns (60.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.406     3.148    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr0
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     3.253 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.289     3.542    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_3
    SLICE_X54Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)       -0.171     7.829    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             clk_div_sel_0_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    





---------------------------------------------------------------------------------------------------
From Clock:  clk_fpga_0
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        3.881ns,  Total Violation        0.000ns
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.881ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        4.149ns  (logic 1.571ns (37.863%)  route 2.578ns (62.137%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.327     2.411    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X50Y70         LUT4 (Prop_lut4_I2_O)        0.118     2.529 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_id[3]_i_2/O
                         net (fo=11, routed)          0.791     3.320    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/last_non_eot_reg_0
    SLICE_X50Y76         LUT5 (Prop_lut5_I0_O)        0.264     3.584 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3/O
                         net (fo=1, routed)           0.460     4.044    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_3_n_0
    SLICE_X51Y76         LUT6 (Prop_lut6_I4_O)        0.105     4.149 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1/O
                         net (fo=1, routed)           0.000     4.149    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_i_1_n_0
    SLICE_X51Y76         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X51Y76         FDRE (Setup_fdre_C_D)        0.030     8.030    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/pending_burst_reg
  -------------------------------------------------------------------
                         required time                          8.030    
                         arrival time                          -4.149    
  -------------------------------------------------------------------
                         slack                                  3.881    

Slack (MET) :             4.287ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.542ns  (logic 1.399ns (39.498%)  route 2.143ns (60.502%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.406     3.148    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/m_axis_raddr0
    SLICE_X54Y69         LUT4 (Prop_lut4_I0_O)        0.105     3.253 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_dest_valid_hs_i_1/O
                         net (fo=1, routed)           0.289     3.542    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo_n_3
    SLICE_X54Y69         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg/D
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X54Y69         FDRE (Setup_fdre_C_D)       -0.171     7.829    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_dest_valid_hs_reg
  -------------------------------------------------------------------
                         required time                          7.829    
                         arrival time                          -3.542    
  -------------------------------------------------------------------
                         slack                                  4.287    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[11]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[12]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[20]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[21]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[22]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[23]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[24]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    

Slack (MET) :             4.370ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
                            (rising edge-triggered cell RAMD32 clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk_div_sel_1_s
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (MaxDelay Path 8.000ns)
  Data Path Delay:        3.462ns  (logic 1.294ns (37.375%)  route 2.168ns (62.625%))
  Logic Levels:           2  (LUT5=2)
  Timing Exception:       MaxDelay Path 8.000ns -datapath_only

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y75                                      0.000     0.000 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/CLK
    SLICE_X50Y75         RAMD32 (Prop_ramd32_CLK_O)
                                                      1.084     1.084 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/eot_mem_src_reg_0_15_0_0/DP/O
                         net (fo=13, routed)          1.029     2.113    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_eot
    SLICE_X53Y69         LUT5 (Prop_lut5_I2_O)        0.105     2.218 f  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_src_dma_fifo/i_data_mover/src_req_dest_address_cur[25]_i_2/O
                         net (fo=2, routed)           0.420     2.638    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur_reg[0]_1
    SLICE_X54Y69         LUT5 (Prop_lut5_I4_O)        0.105     2.743 r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/i_dest_req_fifo/i_raddr_sync/src_req_dest_address_cur[25]_i_1/O
                         net (fo=29, routed)          0.720     3.462    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/m_axis_raddr0
    SLICE_X53Y77         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]/CE
  -------------------------------------------------------------------    -------------------

                         max delay                    8.000     8.000    
    SLICE_X53Y77         FDRE (Setup_fdre_C_CE)      -0.168     7.832    i_system_wrapper/system_i/axi_ad9361_adc_dma/inst/i_transfer/i_request_arb/src_req_dest_address_cur_reg[25]
  -------------------------------------------------------------------
                         required time                          7.832    
                         arrival time                          -3.462    
  -------------------------------------------------------------------
                         slack                                  4.370    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_0_s
  To Clock:  clk_div_sel_0_s

Setup :            0  Failing Endpoints,  Worst Slack       12.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                 12.456    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    

Slack (MET) :             12.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            16.000ns  (clk_div_sel_0_s rise@16.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 23.444 - 16.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                     16.000    16.000 r  
    M19                                               0.000    16.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000    16.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798    16.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    18.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    18.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    20.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.725    20.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           1.001    21.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.077    22.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    23.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.609    24.052    
                         clock uncertainty           -0.035    24.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    23.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         23.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                 12.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.154%)  route 0.452ns (70.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.221     3.770    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X60Y89         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.846     3.990    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X60Y89         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                         clock pessimism             -0.841     3.149    
    SLICE_X60Y89         FDCE (Remov_fdce_C_CLR)     -0.092     3.057    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     3.088    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     3.088    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X63Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X63Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/C
                         clock pessimism             -0.822     3.159    
    SLICE_X63Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.067    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X63Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X63Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism             -0.822     3.159    
    SLICE_X63Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.067    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.535%)  route 1.011ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.780     4.330    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X50Y106        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.906     4.050    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y106        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.593     3.458    
    SLICE_X50Y106        FDCE (Remov_fdce_C_CLR)     -0.067     3.391    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_0_s  {rise@0.000ns fall@8.000ns period=16.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_0_s rise@0.000ns - clk_div_sel_0_s rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.535%)  route 1.011ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.780     4.330    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X50Y106        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_0_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y9            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_0/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_0_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.906     4.050    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y106        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C
                         clock pessimism             -0.593     3.458    
    SLICE_X50Y106        FDCE (Remov_fdce_C_CLR)     -0.067     3.391    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.939    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_div_sel_1_s
  To Clock:  clk_div_sel_1_s

Setup :            0  Failing Endpoints,  Worst Slack        4.456ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.713ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[0]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[1]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.456ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.140ns  (logic 0.484ns (15.414%)  route 2.656ns (84.586%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.100    11.230    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X40Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X40Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X40Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_raddr_reg[2]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.230    
  -------------------------------------------------------------------
                         slack                                  4.456    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rd_d_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m1_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m2_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_m3_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_req_t_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rinit_reg[0]
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    

Slack (MET) :             4.459ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
                            (recovery check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk_div_sel_1_s rise@8.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        3.136ns  (logic 0.484ns (15.433%)  route 2.652ns (84.567%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    7.444ns = ( 15.444 - 8.000 ) 
    Source Clock Delay      (SCD):    8.090ns
    Clock Pessimism Removal (CPR):    0.609ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.870     4.666    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.794     5.460 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.105     6.565    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.085     6.650 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.440     8.090    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.379     8.469 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.556     9.026    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.105     9.131 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          2.096    11.227    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X41Y105        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      8.000     8.000 r  
    M19                                               0.000     8.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     8.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     8.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701    10.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078    10.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.674    12.251    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.725    12.976 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           1.001    13.977    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.077    14.054 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         1.390    15.444    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X41Y105        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg/C
                         clock pessimism              0.609    16.052    
                         clock uncertainty           -0.035    16.017    
    SLICE_X41Y105        FDCE (Recov_fdce_C_CLR)     -0.331    15.686    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_valid_reg
  -------------------------------------------------------------------
                         required time                         15.686    
                         arrival time                         -11.227    
  -------------------------------------------------------------------
                         slack                                  4.459    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.638ns  (logic 0.186ns (29.154%)  route 0.452ns (70.846%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.990ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.841ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.221     3.770    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X60Y89         FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.846     3.990    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X60Y89         FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg/C
                         clock pessimism             -0.841     3.149    
    SLICE_X60Y89         FDCE (Remov_fdce_C_CLR)     -0.092     3.057    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_ovf_d_reg
  -------------------------------------------------------------------
                         required time                         -3.057    
                         arrival time                           3.770    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.882ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDCE (Remov_fdce_C_CLR)     -0.067     3.092    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[4]
  -------------------------------------------------------------------
                         required time                         -3.092    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.882    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     3.088    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[2]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.886ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X62Y70         FDPE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X62Y70         FDPE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]/C
                         clock pessimism             -0.822     3.159    
    SLICE_X62Y70         FDPE (Remov_fdpe_C_PRE)     -0.071     3.088    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_waddr_reg[3]
  -------------------------------------------------------------------
                         required time                         -3.088    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.886    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X63Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X63Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg/C
                         clock pessimism             -0.822     3.159    
    SLICE_X63Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.067    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_req_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.907ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        0.842ns  (logic 0.186ns (22.101%)  route 0.656ns (77.899%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.027ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    3.981ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.822ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.153     3.426    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_rstn
    SLICE_X62Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.471 f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1/O
                         net (fo=28, routed)          0.503     3.974    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_enable[0]_i_1_n_0
    SLICE_X63Y70         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.837     3.981    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_clk
    SLICE_X63Y70         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg/C
                         clock pessimism             -0.822     3.159    
    SLICE_X63Y70         FDCE (Remov_fdce_C_CLR)     -0.092     3.067    i_system_wrapper/system_i/axi_ad9361_dac_fifo/inst/din_wr_reg
  -------------------------------------------------------------------
                         required time                         -3.067    
                         arrival time                           3.974    
  -------------------------------------------------------------------
                         slack                                  0.907    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.535%)  route 1.011ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.780     4.330    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X50Y106        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.906     4.050    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y106        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]/C
                         clock pessimism             -0.593     3.458    
    SLICE_X50Y106        FDCE (Remov_fdce_C_CLR)     -0.067     3.391    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.939    

Slack (MET) :             0.939ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_div_sel_1_s  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_div_sel_1_s rise@0.000ns - clk_div_sel_1_s rise@0.000ns)
  Data Path Delay:        1.197ns  (logic 0.186ns (15.535%)  route 1.011ns (84.465%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    4.050ns
    Source Clock Delay      (SCD):    3.132ns
    Clock Pessimism Removal (CPR):    0.593ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.764     1.799    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.270     2.069 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.462     2.531    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.026     2.557 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.576     3.132    i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/slowest_sync_clk
    SLICE_X63Y87         FDRE                                         r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y87         FDRE (Prop_fdre_C_Q)         0.141     3.273 r  i_system_wrapper/system_i/util_ad9361_divclk_reset/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=2, routed)           0.231     3.504    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_rstn
    SLICE_X63Y87         LUT1 (Prop_lut1_I0_O)        0.045     3.549 f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1/O
                         net (fo=24, routed)          0.780     4.330    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable[0]_i_1_n_0
    SLICE_X50Y106        FDCE                                         f  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_div_sel_1_s rise edge)
                                                      0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.047     2.176    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk
    BUFR_X1Y8            BUFR (Prop_bufr_I_O)         0.431     2.607 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_divide_sel_1/O
                         net (fo=1, routed)           0.508     3.115    i_system_wrapper/system_i/util_ad9361_divclk/inst/clk_div_sel_1_s
    BUFGCTRL_X0Y19       BUFGCTRL (Prop_bufgctrl_I1_O)
                                                      0.029     3.144 r  i_system_wrapper/system_i/util_ad9361_divclk/inst/i_div_clk_gbuf/O
                         net (fo=614, routed)         0.906     4.050    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_clk
    SLICE_X50Y106        FDCE                                         r  i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]/C
                         clock pessimism             -0.593     3.458    
    SLICE_X50Y106        FDCE (Remov_fdce_C_CLR)     -0.067     3.391    i_system_wrapper/system_i/util_ad9361_adc_fifo/inst/dout_enable_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -3.391    
                         arrival time                           4.330    
  -------------------------------------------------------------------
                         slack                                  0.939    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_fpga_0
  To Clock:  clk_fpga_0

Setup :            0  Failing Endpoints,  Worst Slack        1.782ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.428ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[10]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[12]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[13]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[6]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[7]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.782ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.455ns  (logic 0.484ns (6.492%)  route 6.971ns (93.508%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.277ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.287ns = ( 12.287 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.229    10.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X89Y31         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.305    12.287    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/s_axi_aclk
    SLICE_X89Y31         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]/C
                         clock pessimism              0.097    12.384    
                         clock uncertainty           -0.154    12.230    
    SLICE_X89Y31         FDCE (Recov_fdce_C_CLR)     -0.331    11.899    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/up_dac_dds_scale_tc_2_reg[8]
  -------------------------------------------------------------------
                         required time                         11.899    
                         arrival time                         -10.116    
  -------------------------------------------------------------------
                         slack                                  1.782    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[0]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.484ns (6.570%)  route 6.883ns (93.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.141    10.028    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X78Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.304    12.286    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X78Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[0]/C
                         clock pessimism              0.097    12.383    
                         clock uncertainty           -0.154    12.229    
    SLICE_X78Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.898    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[0]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[12]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.484ns (6.570%)  route 6.883ns (93.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.141    10.028    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X78Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.304    12.286    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X78Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[12]/C
                         clock pessimism              0.097    12.383    
                         clock uncertainty           -0.154    12.229    
    SLICE_X78Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.898    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[12]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.484ns (6.570%)  route 6.883ns (93.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.141    10.028    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X78Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.304    12.286    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X78Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]/C
                         clock pessimism              0.097    12.383    
                         clock uncertainty           -0.154    12.229    
    SLICE_X78Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.898    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[2]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  1.870    

Slack (MET) :             1.870ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/CLR
                            (recovery check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_fpga_0 rise@10.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        7.367ns  (logic 0.484ns (6.570%)  route 6.883ns (93.430%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.278ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.286ns = ( 12.286 - 10.000 ) 
    Source Clock Delay      (SCD):    2.661ns
    Clock Pessimism Removal (CPR):    0.097ns
  Clock Uncertainty:      0.154ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.300ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.582     2.661    i_system_wrapper/system_i/sys_rstgen/U0/slowest_sync_clk
    SLICE_X29Y125        FDRE                                         r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y125        FDRE (Prop_fdre_C_Q)         0.379     3.040 r  i_system_wrapper/system_i/sys_rstgen/U0/ACTIVE_LOW_PR_OUT_DFF[0].FDRE_PER_N/Q
                         net (fo=208, routed)         2.742     5.782    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/s_axi_aresetn
    SLICE_X109Y112       LUT1 (Prop_lut1_I0_O)        0.105     5.887 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/up_axi_awready_int_i_1/O
                         net (fo=2830, routed)        4.141    10.028    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_wack_int_reg_1
    SLICE_X78Y32         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                     10.000    10.000 r  
    PS7_X0Y0             PS7                          0.000    10.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.905    10.906    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.077    10.983 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       1.304    12.286    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/s_axi_aclk
    SLICE_X78Y32         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]/C
                         clock pessimism              0.097    12.383    
                         clock uncertainty           -0.154    12.229    
    SLICE_X78Y32         FDCE (Recov_fdce_C_CLR)     -0.331    11.898    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_1/i_up_dac_channel/up_dac_dds_scale_tc_1_reg[3]
  -------------------------------------------------------------------
                         required time                         11.898    
                         arrival time                         -10.028    
  -------------------------------------------------------------------
                         slack                                  1.870    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.449%)  route 0.208ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.208     1.266    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y30         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.848     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[3]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X28Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.428ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[3]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.349ns  (logic 0.141ns (40.449%)  route 0.208ns (59.551%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.214ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.283ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.208     1.266    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y30         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.848     1.214    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y30         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[3]/C
                         clock pessimism             -0.283     0.931    
    SLICE_X28Y30         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.266    
  -------------------------------------------------------------------
                         slack                                  0.428    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[0]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[1]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[2]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[0]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[0]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[1]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[1]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.503ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[2]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.141ns (33.266%)  route 0.283ns (66.734%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.282ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.283     1.341    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X28Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.847     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X28Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[2]/C
                         clock pessimism             -0.282     0.931    
    SLICE_X28Y29         FDCE (Remov_fdce_C_CLR)     -0.092     0.839    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.839    
                         arrival time                           1.341    
  -------------------------------------------------------------------
                         slack                                  0.503    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.581%)  route 0.352ns (71.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.352     1.411    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.548    

Slack (MET) :             0.548ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[8]/CLR
                            (removal check against rising-edge clock clk_fpga_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_fpga_0 rise@0.000ns - clk_fpga_0 rise@0.000ns)
  Data Path Delay:        0.493ns  (logic 0.141ns (28.581%)  route 0.352ns (71.419%))
  Logic Levels:           0  
  Clock Path Skew:        0.037ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.918ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.582     0.918    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/clk
    SLICE_X29Y30         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y30         FDRE (Prop_fdre_C_Q)         0.141     1.059 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_vdma_rst_reg/rst_reg/Q
                         net (fo=61, routed)          0.352     1.411    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m1_reg[8]_0
    SLICE_X24Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_fpga_0 rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[0]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[0]
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_0.FCLK_CLK_0_BUFG/O
                         net (fo=13248, routed)       0.852     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_clk
    SLICE_X24Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[8]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X24Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_vdma/vdma_raddr_g_m2_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.411    
  -------------------------------------------------------------------
                         slack                                  0.548    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
  To Clock:  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK

Setup :            0  Failing Endpoints,  Worst Slack       29.206ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.377ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.206ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        3.312ns  (logic 0.735ns (22.191%)  route 2.577ns (77.809%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.291ns = ( 36.291 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.622     7.118    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X89Y141        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.450    36.291    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X89Y141        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.399    36.691    
                         clock uncertainty           -0.035    36.655    
    SLICE_X89Y141        FDCE (Recov_fdce_C_CLR)     -0.331    36.324    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         36.324    
                         arrival time                          -7.118    
  -------------------------------------------------------------------
                         slack                                 29.206    

Slack (MET) :             29.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.735ns (24.572%)  route 2.256ns (75.428%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.342 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.301     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.399    36.742    
                         clock uncertainty           -0.035    36.706    
    SLICE_X90Y140        FDCE (Recov_fdce_C_CLR)     -0.258    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 29.651    

Slack (MET) :             29.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.735ns (24.572%)  route 2.256ns (75.428%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.342 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.301     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.399    36.742    
                         clock uncertainty           -0.035    36.706    
    SLICE_X90Y140        FDCE (Recov_fdce_C_CLR)     -0.258    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 29.651    

Slack (MET) :             29.651ns  (required time - arrival time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            33.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@33.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        2.991ns  (logic 0.735ns (24.572%)  route 2.256ns (75.428%))
  Logic Levels:           2  (LUT1=1 LUT4=1)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.342ns = ( 36.342 - 33.000 ) 
    Source Clock Delay      (SCD):    3.806ns
    Clock Pessimism Removal (CPR):    0.399ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           2.045     2.045    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.085     2.130 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.676     3.806    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/s_bscan_tck
    SLICE_X102Y139       FDRE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X102Y139       FDRE (Prop_fdre_C_Q)         0.398     4.204 f  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state_reg[0]/Q
                         net (fo=50, routed)          1.599     5.803    dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/state[0]
    SLICE_X91Y140        LUT4 (Prop_lut4_I1_O)        0.232     6.035 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_sel[0]_INST_0/O
                         net (fo=2, routed)           0.356     6.390    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]_0
    SLICE_X91Y140        LUT1 (Prop_lut1_I0_O)        0.105     6.495 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET[15]_i_2/O
                         net (fo=10, routed)          0.301     6.797    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iSEL_n
    SLICE_X90Y140        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                     33.000    33.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    33.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.765    34.765    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.077    34.842 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         1.501    36.342    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/m_bscan_tck[0]
    SLICE_X90Y140        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.399    36.742    
                         clock uncertainty           -0.035    36.706    
    SLICE_X90Y140        FDCE (Recov_fdce_C_CLR)     -0.258    36.448    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         36.448    
                         arrival time                          -6.797    
  -------------------------------------------------------------------
                         slack                                 29.651    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.128ns (52.419%)  route 0.116ns (47.581%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.733ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.666     1.733    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y141        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y141        FDPE (Prop_fdpe_C_Q)         0.128     1.861 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.116     1.977    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X81Y142        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X81Y142        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism             -0.399     1.749    
    SLICE_X81Y142        FDPE (Remov_fdpe_C_PRE)     -0.149     1.600    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.404ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X61Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.404    

Slack (MET) :             0.407ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.227%)  route 0.185ns (56.773%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.185     2.053    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X61Y135        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X61Y135        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X61Y135        FDPE (Remov_fdpe_C_PRE)     -0.095     1.646    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           2.053    
  -------------------------------------------------------------------
                         slack                                  0.407    

Slack (MET) :             0.408ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.330ns  (logic 0.141ns (42.738%)  route 0.189ns (57.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X61Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y137        FDPE (Prop_fdpe_C_Q)         0.141     1.868 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.189     2.057    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[0]_0[0]
    SLICE_X60Y135        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/wr_clk
    SLICE_X60Y135        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X60Y135        FDCE (Remov_fdce_C_CLR)     -0.092     1.649    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.649    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.408    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.544%)  route 0.188ns (53.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.665     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDPE (Prop_fdpe_C_Q)         0.164     1.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.188     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg/C
                         clock pessimism             -0.380     1.768    
    SLICE_X80Y140        FDPE (Remov_fdpe_C_PRE)     -0.095     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_i_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.544%)  route 0.188ns (53.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.665     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDPE (Prop_fdpe_C_Q)         0.164     1.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.188     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg/C
                         clock pessimism             -0.380     1.768    
    SLICE_X80Y140        FDPE (Remov_fdpe_C_PRE)     -0.095     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_fb_o_i_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.411ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.352ns  (logic 0.164ns (46.544%)  route 0.188ns (53.456%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.148ns
    Source Clock Delay      (SCD):    1.732ns
    Clock Pessimism Removal (CPR):    0.380ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.665     1.732    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rd_clk
    SLICE_X82Y139        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y139        FDPE (Prop_fdpe_C_Q)         0.164     1.896 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[2]/Q
                         net (fo=18, routed)          0.188     2.084    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/out[1]
    SLICE_X80Y140        FDPE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.939     2.148    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/rd_clk
    SLICE_X80Y140        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg/C
                         clock pessimism             -0.380     1.768    
    SLICE_X80Y140        FDPE (Remov_fdpe_C_PRE)     -0.095     1.673    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i_reg
  -------------------------------------------------------------------
                         required time                         -1.673    
                         arrival time                           2.084    
  -------------------------------------------------------------------
                         slack                                  0.411    

Slack (MET) :             0.412ns  (arrival time - required time)
  Source:                 dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Destination:            dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK  {rise@0.000ns fall@16.500ns period=33.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns - dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.164ns (45.645%)  route 0.195ns (54.355%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.140ns
    Source Clock Delay      (SCD):    1.727ns
    Clock Pessimism Removal (CPR):    0.399ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.041     1.041    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     1.067 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.660     1.727    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_clk
    SLICE_X62Y137        FDPE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y137        FDPE (Prop_fdpe_C_Q)         0.164     1.891 f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[0]/Q
                         net (fo=18, routed)          0.195     2.086    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/AR[0]
    SLICE_X62Y136        FDCE                                         f  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/TCK
                         net (fo=1, routed)           1.180     1.180    dbg_hub/inst/BSCANID.u_xsdbm_id/tck_bs
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.209 r  dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.u_bufg_icon_tck/O
                         net (fo=482, routed)         0.931     2.140    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/wr_clk
    SLICE_X62Y136        FDCE                                         r  dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]/C
                         clock pessimism             -0.399     1.741    
    SLICE_X62Y136        FDCE (Remov_fdce_C_CLR)     -0.067     1.674    dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gnxpm_cdc.gsync_stage[1].wr_stg_inst/Q_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.674    
                         arrival time                           2.086    
  -------------------------------------------------------------------
                         slack                                  0.412    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  mmcm_clk_0_s
  To Clock:  mmcm_clk_0_s

Setup :            0  Failing Endpoints,  Worst Slack        1.876ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.292     8.628    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[186]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[56]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[56]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.292     8.628    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[56]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.876ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[90]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[90]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[90]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.292     8.628    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[90]
  -------------------------------------------------------------------
                         required time                          8.628    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.876    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[103]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[103]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[103]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.258     8.662    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[103]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[104]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[104]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[104]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.258     8.662    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[104]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[170]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[170]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[170]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.258     8.662    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[170]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             1.910ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[183]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.276ns  (logic 0.433ns (10.127%)  route 3.843ns (89.873%))
  Logic Levels:           0  
  Clock Path Skew:        -0.144ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.224ns = ( 8.959 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.843     6.753    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y41         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[183]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.240     8.959    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y41         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[183]/C
                         clock pessimism              0.108     9.067    
                         clock uncertainty           -0.147     8.920    
    SLICE_X50Y41         FDCE (Recov_fdce_C_CLR)     -0.258     8.662    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[183]
  -------------------------------------------------------------------
                         required time                          8.662    
                         arrival time                          -6.753    
  -------------------------------------------------------------------
                         slack                                  1.910    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[189]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.433ns (10.374%)  route 3.741ns (89.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 8.960 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.741     6.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[189]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.241     8.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[189]/C
                         clock pessimism              0.108     9.068    
                         clock uncertainty           -0.147     8.921    
    SLICE_X50Y44         FDCE (Recov_fdce_C_CLR)     -0.258     8.663    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[189]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[190]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.433ns (10.374%)  route 3.741ns (89.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 8.960 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.741     6.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[190]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.241     8.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[190]/C
                         clock pessimism              0.108     9.068    
                         clock uncertainty           -0.147     8.921    
    SLICE_X50Y44         FDCE (Recov_fdce_C_CLR)     -0.258     8.663    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[190]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.012    

Slack (MET) :             2.012ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
                            (recovery check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.735ns  (mmcm_clk_0_s rise@6.735ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        4.174ns  (logic 0.433ns (10.374%)  route 3.741ns (89.626%))
  Logic Levels:           0  
  Clock Path Skew:        -0.143ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.225ns = ( 8.960 - 6.735 ) 
    Source Clock Delay      (SCD):    2.477ns
    Clock Pessimism Removal (CPR):    0.108ns
  Clock Uncertainty:      0.147ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.286ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.994     0.994    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.085     1.079 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.515     2.594    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.165    -0.571 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.567     0.996    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.085     1.081 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.396     2.477    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.433     2.910 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         3.741     6.651    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X50Y44         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      6.735     6.735 r  
    PS7_X0Y0             PS7                          0.000     6.735 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.905     7.640    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.077     7.717 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           1.350     9.067    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.851     6.216 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           1.426     7.642    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077     7.719 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         1.241     8.960    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X50Y44         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
                         clock pessimism              0.108     9.068    
                         clock uncertainty           -0.147     8.921    
    SLICE_X50Y44         FDCE (Recov_fdce_C_CLR)     -0.258     8.663    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[73]
  -------------------------------------------------------------------
                         required time                          8.663    
                         arrival time                          -6.651    
  -------------------------------------------------------------------
                         slack                                  2.012    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.479%)  route 0.326ns (66.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.326     1.382    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/rst
    SLICE_X30Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.845     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X30Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg/C
                         clock pessimism             -0.263     0.950    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.883    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.479%)  route 0.326ns (66.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.326     1.382    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/rst
    SLICE_X30Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.845     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X30Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg/C
                         clock pessimism             -0.263     0.950    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.883    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.500ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.164ns (33.479%)  route 0.326ns (66.521%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.213ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.326     1.382    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/rst
    SLICE_X30Y29         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.845     1.213    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_clk
    SLICE_X30Y29         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg/C
                         clock pessimism             -0.263     0.950    
    SLICE_X30Y29         FDCE (Remov_fdce_C_CLR)     -0.067     0.883    i_system_wrapper/system_i/axi_hdmi_core/inst/i_tx_core/hdmi_fs_ret_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                         -0.882    
                         arrival time                           1.382    
  -------------------------------------------------------------------
                         slack                                  0.500    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[230]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.955%)  route 0.619ns (79.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.619     1.675    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X31Y38         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[230]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.854     1.222    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X31Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[230]/C
                         clock pessimism             -0.263     0.959    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[230]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.809ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[233]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.783ns  (logic 0.164ns (20.955%)  route 0.619ns (79.045%))
  Logic Levels:           0  
  Clock Path Skew:        0.066ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.222ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.619     1.675    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X31Y38         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[233]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.854     1.222    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X31Y38         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[233]/C
                         clock pessimism             -0.263     0.959    
    SLICE_X31Y38         FDCE (Remov_fdce_C_CLR)     -0.092     0.867    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[233]
  -------------------------------------------------------------------
                         required time                         -0.867    
                         arrival time                           1.675    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[217]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.064%)  route 0.653ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.653     1.710    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[217]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.850     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[217]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[217]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[218]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.064%)  route 0.653ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.653     1.710    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[218]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.850     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[218]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[218]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[219]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.064%)  route 0.653ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.653     1.710    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[219]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.850     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[219]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[219]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.847ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[226]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.817ns  (logic 0.164ns (20.064%)  route 0.653ns (79.936%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.218ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.653     1.710    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X29Y34         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[226]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.850     1.218    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X29Y34         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[226]/C
                         clock pessimism             -0.263     0.955    
    SLICE_X29Y34         FDCE (Remov_fdce_C_CLR)     -0.092     0.863    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[226]
  -------------------------------------------------------------------
                         required time                         -0.863    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.896ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Destination:            i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[209]/CLR
                            (removal check against rising-edge clock mmcm_clk_0_s  {rise@0.000ns fall@3.367ns period=6.735ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (mmcm_clk_0_s rise@0.000ns - mmcm_clk_0_s rise@0.000ns)
  Data Path Delay:        0.865ns  (logic 0.164ns (18.968%)  route 0.701ns (81.032%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.217ns
    Source Clock Delay      (SCD):    0.893ns
    Clock Pessimism Removal (CPR):    0.263ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.310     0.310    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.026     0.336 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.580     0.916    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.122    -0.206 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.518     0.312    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.338 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.555     0.893    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/clk
    SLICE_X32Y31         FDRE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y31         FDRE (Prop_fdre_C_Q)         0.164     1.057 f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_core_rst_reg/rst_reg/Q
                         net (fo=243, routed)         0.701     1.757    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_rst
    SLICE_X31Y33         FDCE                                         f  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[209]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock mmcm_clk_0_s rise edge)
                                                      0.000     0.000 r  
    PS7_X0Y0             PS7                          0.000     0.000 r  i_system_wrapper/system_i/sys_ps7/inst/PS7_i/FCLKCLK[1]
                         net (fo=1, routed)           0.337     0.337    i_system_wrapper/system_i/sys_ps7/inst/FCLK_CLK_unbuffered[1]
    BUFGCTRL_X0Y18       BUFG (Prop_bufg_I_O)         0.029     0.366 r  i_system_wrapper/system_i/sys_ps7/inst/buffer_fclk_clk_1.FCLK_CLK_1_BUFG/O
                         net (fo=8, routed)           0.846     1.212    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/clk
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.437    -0.225 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_mmcm/CLKOUT0
                         net (fo=1, routed)           0.564     0.339    i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/mmcm_clk_0_s
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.368 r  i_system_wrapper/system_i/axi_hdmi_clkgen/inst/i_mmcm_drp/i_clk_0_bufg/O
                         net (fo=612, routed)         0.849     1.217    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_clk
    SLICE_X31Y33         FDCE                                         r  i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[209]/C
                         clock pessimism             -0.263     0.954    
    SLICE_X31Y33         FDCE (Remov_fdce_C_CLR)     -0.092     0.862    i_system_wrapper/system_i/axi_hdmi_core/inst/i_up/i_xfer_cntrl/d_data_cntrl_int_reg[209]
  -------------------------------------------------------------------
                         required time                         -0.862    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.896    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  rx_clk
  To Clock:  rx_clk

Setup :            0  Failing Endpoints,  Worst Slack        0.707ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.262ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.379ns (13.142%)  route 2.505ns (86.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.931 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.505     7.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X98Y28         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.354     7.931    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X98Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg/C
                         clock pessimism              0.219     8.150    
                         clock uncertainty           -0.035     8.115    
    SLICE_X98Y28         FDCE (Recov_fdce_C_CLR)     -0.292     7.823    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m2_reg
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.707ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.379ns (13.142%)  route 2.505ns (86.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.931 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.505     7.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X98Y28         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.354     7.931    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X98Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg/C
                         clock pessimism              0.219     8.150    
                         clock uncertainty           -0.035     8.115    
    SLICE_X98Y28         FDCE (Recov_fdce_C_CLR)     -0.292     7.823    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m3_reg
  -------------------------------------------------------------------
                         required time                          7.823    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.707    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.379ns (13.142%)  route 2.505ns (86.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.931 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.505     7.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X98Y28         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.354     7.931    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X98Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg/C
                         clock pessimism              0.219     8.150    
                         clock uncertainty           -0.035     8.115    
    SLICE_X98Y28         FDCE (Recov_fdce_C_CLR)     -0.258     7.857    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_m1_reg
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.741ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.884ns  (logic 0.379ns (13.142%)  route 2.505ns (86.858%))
  Logic Levels:           0  
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.931ns = ( 7.931 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.505     7.116    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X98Y28         FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.354     7.931    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X98Y28         FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg/C
                         clock pessimism              0.219     8.150    
                         clock uncertainty           -0.035     8.115    
    SLICE_X98Y28         FDCE (Recov_fdce_C_CLR)     -0.258     7.857    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_2/i_up_dac_channel/i_xfer_cntrl/d_xfer_toggle_reg
  -------------------------------------------------------------------
                         required time                          7.857    
                         arrival time                          -7.116    
  -------------------------------------------------------------------
                         slack                                  0.741    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[73]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[75]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[79]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[79]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[79]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[79]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[80]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[81]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[81]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[81]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[81]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    

Slack (MET) :             0.758ns  (required time - arrival time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[82]/CLR
                            (recovery check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            4.000ns  (rx_clk rise@4.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        2.861ns  (logic 0.379ns (13.247%)  route 2.482ns (86.753%))
  Logic Levels:           0  
  Clock Path Skew:        -0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.999ns = ( 7.999 - 4.000 ) 
    Source Clock Delay      (SCD):    4.232ns
    Clock Pessimism Removal (CPR):    0.219ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.837     0.837 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.873     2.710    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.086     2.796 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.436     4.232    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/clk
    SLICE_X80Y78         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X80Y78         FDRE (Prop_fdre_C_Q)         0.379     4.611 f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_up_dac_common/i_core_rst_reg/rst_reg/Q
                         net (fo=701, routed)         2.482     7.093    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_rst
    SLICE_X111Y28        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[82]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     4.000     4.000 r  
    M19                                               0.000     4.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     4.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.798     4.798 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           1.701     6.499    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.078     6.577 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       1.422     7.999    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_clk
    SLICE_X111Y28        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[82]/C
                         clock pessimism              0.219     8.218    
                         clock uncertainty           -0.035     8.183    
    SLICE_X111Y28        FDCE (Recov_fdce_C_CLR)     -0.331     7.852    i_system_wrapper/system_i/axi_ad9361/inst/i_tx/i_tx_channel_0/i_up_dac_channel/i_xfer_cntrl/d_data_cntrl_int_reg[82]
  -------------------------------------------------------------------
                         required time                          7.852    
                         arrival time                          -7.093    
  -------------------------------------------------------------------
                         slack                                  0.758    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[52]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[52]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[52]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[52]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[53]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[53]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[53]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[53]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[54]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[60]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[63]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[63]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[63]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[63]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[64]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[64]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[64]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[64]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[68]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.517ns  (logic 0.141ns (27.295%)  route 0.376ns (72.705%))
  Logic Levels:           0  
  Clock Path Skew:        0.346ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.064ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.376     2.135    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X67Y102        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[68]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.935     2.064    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X67Y102        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[68]/C
                         clock pessimism             -0.099     1.965    
    SLICE_X67Y102        FDCE (Remov_fdce_C_CLR)     -0.092     1.873    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_1/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[68]
  -------------------------------------------------------------------
                         required time                         -1.873    
                         arrival time                           2.135    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[56]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.971%)  route 0.424ns (75.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.424     2.183    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X62Y105        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[56]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.934     2.063    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X62Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[56]/C
                         clock pessimism             -0.099     1.964    
    SLICE_X62Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.897    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[56]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.971%)  route 0.424ns (75.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.424     2.183    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X62Y105        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.934     2.063    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X62Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]/C
                         clock pessimism             -0.099     1.964    
    SLICE_X62Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.897    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[58]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
                            (rising edge-triggered cell FDRE clocked by rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[59]/CLR
                            (removal check against rising-edge clock rx_clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (rx_clk rise@0.000ns - rx_clk rise@0.000ns)
  Data Path Delay:        0.565ns  (logic 0.141ns (24.971%)  route 0.424ns (75.029%))
  Logic Levels:           0  
  Clock Path Skew:        0.345ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.618ns
    Clock Pessimism Removal (CPR):    0.099ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.334     0.334 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.674     1.008    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.027     1.035 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.584     1.618    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/clk
    SLICE_X84Y99         FDRE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y99         FDRE (Prop_fdre_C_Q)         0.141     1.759 f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_up_adc_common/i_core_rst_reg/rst_reg_replica_2/Q
                         net (fo=184, routed)         0.424     2.183    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/rst_repN_2_alias
    SLICE_X62Y105        FDCE                                         f  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[59]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock rx_clk rise edge)     0.000     0.000 r  
    M19                                               0.000     0.000 r  rx_clk_in_p (IN)
                         net (fo=0)                   0.000     0.000    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/rx_clk_in_p
    M19                  IBUFDS (Prop_ibufds_I_O)     0.368     0.368 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_rx_clk_ibuf/O
                         net (fo=1, routed)           0.731     1.099    i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/clk_ibuf_s
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.030     1.129 r  i_system_wrapper/system_i/axi_ad9361/inst/i_dev_if/i_clk/i_clk_gbuf/O
                         net (fo=12748, routed)       0.934     2.063    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_clk
    SLICE_X62Y105        FDCE                                         r  i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[59]/C
                         clock pessimism             -0.099     1.964    
    SLICE_X62Y105        FDCE (Remov_fdce_C_CLR)     -0.067     1.897    i_system_wrapper/system_i/axi_ad9361/inst/i_rx/i_rx_channel_3/i_up_adc_channel/i_xfer_cntrl/d_data_cntrl_int_reg[59]
  -------------------------------------------------------------------
                         required time                         -1.897    
                         arrival time                           2.183    
  -------------------------------------------------------------------
                         slack                                  0.286    





