
---------- Begin Simulation Statistics ----------
sim_seconds                                  2.337618                       # Number of seconds simulated
sim_ticks                                2337617672000                       # Number of ticks simulated
final_tick                               2337617672000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                1600998                       # Simulator instruction rate (inst/s)
host_op_rate                                  2564978                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4015848153                       # Simulator tick rate (ticks/s)
host_mem_usage                                 670920                       # Number of bytes of host memory used
host_seconds                                   582.10                       # Real time elapsed on the host
sim_insts                                   931937792                       # Number of instructions simulated
sim_ops                                    1493068820                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           47040                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data        88810560                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           88857600                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        47040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         47040                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks       994688                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total          994688                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              735                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          1387665                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             1388400                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks         15542                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total              15542                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst              20123                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data           37991910                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total              38012033                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst         20123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total            20123                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks          425514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               425514                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks          425514                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst             20123                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data          37991910                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total             38437547                       # Total bandwidth to/from this memory (bytes/s)
system.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   382884771                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    56350726                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                       7936374                       # TLB misses on read requests
system.cpu.dtb.wrMisses                           277                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                  1341649859                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                            78                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    25                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                       4675235344                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                   931937792                       # Number of instructions committed
system.cpu.committedOps                    1493068820                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses            1492560053                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                   4306                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                     1081154                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts     29585124                       # number of instructions that are conditional controls
system.cpu.num_int_insts                   1492560053                       # number of integer instructions
system.cpu.num_fp_insts                          4306                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads          2936287709                       # number of times the integer registers were read
system.cpu.num_int_register_writes         1546170680                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                 6398                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                3197                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            159292051                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           523371002                       # number of times the CC registers were written
system.cpu.num_mem_refs                     439235489                       # number of memory refs
system.cpu.num_load_insts                   382884763                       # Number of load instructions
system.cpu.num_store_insts                   56350726                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                 4675235344                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          30937649                       # Number of branches fetched
system.cpu.op_class::No_OpClass                506519      0.03%      0.03% # Class of executed instruction
system.cpu.op_class::IntAlu                 915492225     61.32%     61.35% # Class of executed instruction
system.cpu.op_class::IntMult                135270015      9.06%     70.41% # Class of executed instruction
system.cpu.op_class::IntDiv                   2561987      0.17%     70.58% # Class of executed instruction
system.cpu.op_class::FloatAdd                     132      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAdd                      348      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdAlu                      682      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdCvt                      770      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMisc                     524      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShift                    129      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     70.58% # Class of executed instruction
system.cpu.op_class::MemRead                382883791     25.64%     96.23% # Class of executed instruction
system.cpu.op_class::MemWrite                56350036      3.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                 972      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                690      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                 1493068820                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.977438                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           439235497                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3130049                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            140.328633                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            765000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   511.977438                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999956                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           76                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          402                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3           12                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         881601043                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        881601043                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    379775669                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       379775669                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     56329770                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       56329770                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     436105439                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        436105439                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    436105439                       # number of overall hits
system.cpu.dcache.overall_hits::total       436105439                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3109102                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3109102                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data        20956                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        20956                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3130058                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3130058                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3130058                       # number of overall misses
system.cpu.dcache.overall_misses::total       3130058                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 555573018500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 555573018500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   4172226500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4172226500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 559745245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 559745245000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 559745245000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 559745245000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    382884771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    382884771                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     56350726                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    439235497                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    439235497                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    439235497                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    439235497                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.008120                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000372                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.007126                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.007126                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.007126                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.007126                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 178692.438685                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 178692.438685                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 199094.602978                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 199094.602978                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 178829.032881                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 178829.032881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 178829.032881                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 178829.032881                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       192728                       # number of writebacks
system.cpu.dcache.writebacks::total            192728                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      3109102                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      3109102                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data        20956                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        20956                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3130058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3130058                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3130058                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3130058                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 552463916500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 552463916500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   4151270500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4151270500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 556615187000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 556615187000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 556615187000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 556615187000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008120                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000372                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.007126                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.007126                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.007126                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.007126                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 177692.438685                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 177692.438685                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 198094.602978                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 198094.602978                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 177829.032881                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 177829.032881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 177829.032881                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 177829.032881                       # average overall mshr miss latency
system.cpu.dcache.replacements                3129537                       # number of replacements
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           438.979889                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs          1341649859                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               754                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          1779376.470822                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            445000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   438.979889                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.857383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.857383                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          449                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           27                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          389                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.876953                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses        2683300472                       # Number of tag accesses
system.cpu.icache.tags.data_accesses       2683300472                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst   1341649105                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total      1341649105                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst    1341649105                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total       1341649105                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst   1341649105                       # number of overall hits
system.cpu.icache.overall_hits::total      1341649105                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          754                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           754                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          754                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            754                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          754                       # number of overall misses
system.cpu.icache.overall_misses::total           754                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118214000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118214000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118214000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118214000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118214000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118214000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total   1341649859                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total   1341649859                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total   1341649859                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000001                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000001                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 156782.493369                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 156782.493369                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 156782.493369                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 156782.493369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 156782.493369                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 156782.493369                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks          305                       # number of writebacks
system.cpu.icache.writebacks::total               305                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          754                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          754                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          754                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          754                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          754                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    117460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    117460000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    117460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    117460000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    117460000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    117460000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 155782.493369                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 155782.493369                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 155782.493369                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 155782.493369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 155782.493369                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 155782.493369                       # average overall mshr miss latency
system.cpu.icache.replacements                    305                       # number of replacements
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  2047.812692                       # Cycle average of tags in use
system.l2.tags.total_refs                     6260624                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                   1712800                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      3.655199                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                    434500                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::writebacks        0.149937                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.inst          0.363709                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::cpu.data       2047.299046                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::writebacks       0.000073                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.inst         0.000178                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::cpu.data         0.999658                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999909                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          2048                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           84                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1          114                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2          647                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3         1202                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                  51798024                       # Number of tag accesses
system.l2.tags.data_accesses                 51798024                       # Number of data accesses
system.l2.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.l2.WritebackDirty_hits::writebacks       192728                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           192728                       # number of WritebackDirty hits
system.l2.WritebackClean_hits::writebacks          305                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total              305                       # number of WritebackClean hits
system.l2.UpgradeReq_hits::cpu.data                 9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                    9                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data               3586                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                  3586                       # number of ReadExReq hits
system.l2.ReadCleanReq_hits::cpu.inst              16                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total                 16                       # number of ReadCleanReq hits
system.l2.ReadSharedReq_hits::cpu.data        1414580                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total           1414580                       # number of ReadSharedReq hits
system.l2.demand_hits::cpu.inst                    16                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data               1418166                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1418182                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                   16                       # number of overall hits
system.l2.overall_hits::cpu.data              1418166                       # number of overall hits
system.l2.overall_hits::total                 1418182                       # number of overall hits
system.l2.ReadExReq_misses::cpu.data            17361                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               17361                       # number of ReadExReq misses
system.l2.ReadCleanReq_misses::cpu.inst           738                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total              738                       # number of ReadCleanReq misses
system.l2.ReadSharedReq_misses::cpu.data      1694522                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1694522                       # number of ReadSharedReq misses
system.l2.demand_misses::cpu.inst                 738                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1711883                       # number of demand (read+write) misses
system.l2.demand_misses::total                1712621                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                738                       # number of overall misses
system.l2.overall_misses::cpu.data            1711883                       # number of overall misses
system.l2.overall_misses::total               1712621                       # number of overall misses
system.l2.ReadExReq_miss_latency::cpu.data   4082088000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    4082088000                       # number of ReadExReq miss cycles
system.l2.ReadCleanReq_miss_latency::cpu.inst    116157500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    116157500                       # number of ReadCleanReq miss cycles
system.l2.ReadSharedReq_miss_latency::cpu.data 532947165000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 532947165000                       # number of ReadSharedReq miss cycles
system.l2.demand_miss_latency::cpu.inst     116157500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data  537029253000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     537145410500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst    116157500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data 537029253000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    537145410500                       # number of overall miss cycles
system.l2.WritebackDirty_accesses::writebacks       192728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       192728                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_accesses::writebacks          305                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total          305                       # number of WritebackClean accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data             9                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total                9                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data          20947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             20947                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::cpu.inst          754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total            754                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::cpu.data      3109102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total       3109102                       # number of ReadSharedReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst               754                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           3130049                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3130803                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst              754                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          3130049                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3130803                       # number of overall (read+write) accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.828806                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.828806                       # miss rate for ReadExReq accesses
system.l2.ReadCleanReq_miss_rate::cpu.inst     0.978780                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.978780                       # miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_miss_rate::cpu.data     0.545020                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.545020                       # miss rate for ReadSharedReq accesses
system.l2.demand_miss_rate::cpu.inst         0.978780                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.546919                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.547023                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.978780                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.546919                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.547023                       # miss rate for overall accesses
system.l2.ReadExReq_avg_miss_latency::cpu.data 235129.773631                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 235129.773631                       # average ReadExReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::cpu.inst 157394.986450                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 157394.986450                       # average ReadCleanReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::cpu.data 314511.800378                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 314511.800378                       # average ReadSharedReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 157394.986450                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 313706.750403                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 313639.392779                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 157394.986450                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 313706.750403                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 313639.392779                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::writebacks               268749                       # number of writebacks
system.l2.writebacks::total                    268749                       # number of writebacks
system.l2.CleanEvict_mshr_misses::writebacks           29                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total            29                       # number of CleanEvict MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        17361                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          17361                       # number of ReadExReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::cpu.inst          738                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total          738                       # number of ReadCleanReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::cpu.data      1694522                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1694522                       # number of ReadSharedReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            738                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1711883                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1712621                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           738                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1711883                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1712621                       # number of overall MSHR misses
system.l2.ReadExReq_mshr_miss_latency::cpu.data   3908478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   3908478000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::cpu.inst    108777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    108777500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::cpu.data 516001945000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 516001945000                       # number of ReadSharedReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst    108777500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data 519910423000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 520019200500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst    108777500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data 519910423000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 520019200500                       # number of overall MSHR miss cycles
system.l2.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.828806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.828806                       # mshr miss rate for ReadExReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::cpu.inst     0.978780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.978780                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::cpu.data     0.545020                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.545020                       # mshr miss rate for ReadSharedReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.978780                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.546919                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.547023                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.978780                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.546919                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.547023                       # mshr miss rate for overall accesses
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 225129.773631                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 225129.773631                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::cpu.inst 147394.986450                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 147394.986450                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::cpu.data 304511.800378                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 304511.800378                       # average ReadSharedReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 147394.986450                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 303706.750403                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 303639.392779                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 147394.986450                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 303706.750403                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 303639.392779                       # average overall mshr miss latency
system.l2.replacements                        1710752                       # number of replacements
system.l3.tags.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.l3.tags.tagsinuse                  4093.333046                       # Cycle average of tags in use
system.l3.tags.total_refs                     2177302                       # Total number of references to valid blocks.
system.l3.tags.sampled_refs                   1403692                       # Sample count of references to valid blocks.
system.l3.tags.avg_refs                      1.551125                       # Average number of references to valid blocks.
system.l3.tags.warmup_cycle                    418000                       # Cycle when the warmup percentage was hit.
system.l3.tags.occ_blocks::writebacks      172.776275                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.inst        243.232922                       # Average occupied blocks per requestor
system.l3.tags.occ_blocks::cpu.data       3677.323849                       # Average occupied blocks per requestor
system.l3.tags.occ_percent::writebacks       0.042182                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.inst         0.059383                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::cpu.data         0.897784                       # Average percentage of cache occupancy
system.l3.tags.occ_percent::total            0.999349                       # Average percentage of cache occupancy
system.l3.tags.occ_task_id_blocks::1024          4096                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::0           45                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::1           64                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::2          469                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::3          446                       # Occupied blocks per task id
system.l3.tags.age_task_id_blocks_1024::4         3072                       # Occupied blocks per task id
system.l3.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.l3.tags.tag_accesses                  15094908                       # Number of tag accesses
system.l3.tags.data_accesses                 15094908                       # Number of data accesses
system.l3.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.l3.WritebackDirty_hits::writebacks       268749                       # number of WritebackDirty hits
system.l3.WritebackDirty_hits::total           268749                       # number of WritebackDirty hits
system.l3.ReadExReq_hits::cpu.data                 37                       # number of ReadExReq hits
system.l3.ReadExReq_hits::total                    37                       # number of ReadExReq hits
system.l3.ReadSharedReq_hits::cpu.inst              3                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::cpu.data         324181                       # number of ReadSharedReq hits
system.l3.ReadSharedReq_hits::total            324184                       # number of ReadSharedReq hits
system.l3.demand_hits::cpu.inst                     3                       # number of demand (read+write) hits
system.l3.demand_hits::cpu.data                324218                       # number of demand (read+write) hits
system.l3.demand_hits::total                   324221                       # number of demand (read+write) hits
system.l3.overall_hits::cpu.inst                    3                       # number of overall hits
system.l3.overall_hits::cpu.data               324218                       # number of overall hits
system.l3.overall_hits::total                  324221                       # number of overall hits
system.l3.ReadExReq_misses::cpu.data            17324                       # number of ReadExReq misses
system.l3.ReadExReq_misses::total               17324                       # number of ReadExReq misses
system.l3.ReadSharedReq_misses::cpu.inst          735                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::cpu.data      1370341                       # number of ReadSharedReq misses
system.l3.ReadSharedReq_misses::total         1371076                       # number of ReadSharedReq misses
system.l3.demand_misses::cpu.inst                 735                       # number of demand (read+write) misses
system.l3.demand_misses::cpu.data             1387665                       # number of demand (read+write) misses
system.l3.demand_misses::total                1388400                       # number of demand (read+write) misses
system.l3.overall_misses::cpu.inst                735                       # number of overall misses
system.l3.overall_misses::cpu.data            1387665                       # number of overall misses
system.l3.overall_misses::total               1388400                       # number of overall misses
system.l3.ReadExReq_miss_latency::cpu.data   3716896500                       # number of ReadExReq miss cycles
system.l3.ReadExReq_miss_latency::total    3716896500                       # number of ReadExReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.inst    100610000                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::cpu.data 492013216500                       # number of ReadSharedReq miss cycles
system.l3.ReadSharedReq_miss_latency::total 492113826500                       # number of ReadSharedReq miss cycles
system.l3.demand_miss_latency::cpu.inst     100610000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::cpu.data  495730113000                       # number of demand (read+write) miss cycles
system.l3.demand_miss_latency::total     495830723000                       # number of demand (read+write) miss cycles
system.l3.overall_miss_latency::cpu.inst    100610000                       # number of overall miss cycles
system.l3.overall_miss_latency::cpu.data 495730113000                       # number of overall miss cycles
system.l3.overall_miss_latency::total    495830723000                       # number of overall miss cycles
system.l3.WritebackDirty_accesses::writebacks       268749                       # number of WritebackDirty accesses(hits+misses)
system.l3.WritebackDirty_accesses::total       268749                       # number of WritebackDirty accesses(hits+misses)
system.l3.ReadExReq_accesses::cpu.data          17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadExReq_accesses::total             17361                       # number of ReadExReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.inst          738                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::cpu.data      1694522                       # number of ReadSharedReq accesses(hits+misses)
system.l3.ReadSharedReq_accesses::total       1695260                       # number of ReadSharedReq accesses(hits+misses)
system.l3.demand_accesses::cpu.inst               738                       # number of demand (read+write) accesses
system.l3.demand_accesses::cpu.data           1711883                       # number of demand (read+write) accesses
system.l3.demand_accesses::total              1712621                       # number of demand (read+write) accesses
system.l3.overall_accesses::cpu.inst              738                       # number of overall (read+write) accesses
system.l3.overall_accesses::cpu.data          1711883                       # number of overall (read+write) accesses
system.l3.overall_accesses::total             1712621                       # number of overall (read+write) accesses
system.l3.ReadExReq_miss_rate::cpu.data      0.997869                       # miss rate for ReadExReq accesses
system.l3.ReadExReq_miss_rate::total         0.997869                       # miss rate for ReadExReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.inst     0.995935                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::cpu.data     0.808689                       # miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_miss_rate::total     0.808770                       # miss rate for ReadSharedReq accesses
system.l3.demand_miss_rate::cpu.inst         0.995935                       # miss rate for demand accesses
system.l3.demand_miss_rate::cpu.data         0.810607                       # miss rate for demand accesses
system.l3.demand_miss_rate::total            0.810687                       # miss rate for demand accesses
system.l3.overall_miss_rate::cpu.inst        0.995935                       # miss rate for overall accesses
system.l3.overall_miss_rate::cpu.data        0.810607                       # miss rate for overall accesses
system.l3.overall_miss_rate::total           0.810687                       # miss rate for overall accesses
system.l3.ReadExReq_avg_miss_latency::cpu.data 214551.864465                       # average ReadExReq miss latency
system.l3.ReadExReq_avg_miss_latency::total 214551.864465                       # average ReadExReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.inst 136884.353741                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::cpu.data 359044.366694                       # average ReadSharedReq miss latency
system.l3.ReadSharedReq_avg_miss_latency::total 358925.272195                       # average ReadSharedReq miss latency
system.l3.demand_avg_miss_latency::cpu.inst 136884.353741                       # average overall miss latency
system.l3.demand_avg_miss_latency::cpu.data 357240.481672                       # average overall miss latency
system.l3.demand_avg_miss_latency::total 357123.828148                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.inst 136884.353741                       # average overall miss latency
system.l3.overall_avg_miss_latency::cpu.data 357240.481672                       # average overall miss latency
system.l3.overall_avg_miss_latency::total 357123.828148                       # average overall miss latency
system.l3.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l3.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l3.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l3.blocked::no_targets                       0                       # number of cycles access was blocked
system.l3.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l3.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l3.writebacks::writebacks                15542                       # number of writebacks
system.l3.writebacks::total                     15542                       # number of writebacks
system.l3.CleanEvict_mshr_misses::writebacks      1245502                       # number of CleanEvict MSHR misses
system.l3.CleanEvict_mshr_misses::total       1245502                       # number of CleanEvict MSHR misses
system.l3.ReadExReq_mshr_misses::cpu.data        17324                       # number of ReadExReq MSHR misses
system.l3.ReadExReq_mshr_misses::total          17324                       # number of ReadExReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.inst          735                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::cpu.data      1370341                       # number of ReadSharedReq MSHR misses
system.l3.ReadSharedReq_mshr_misses::total      1371076                       # number of ReadSharedReq MSHR misses
system.l3.demand_mshr_misses::cpu.inst            735                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::cpu.data        1387665                       # number of demand (read+write) MSHR misses
system.l3.demand_mshr_misses::total           1388400                       # number of demand (read+write) MSHR misses
system.l3.overall_mshr_misses::cpu.inst           735                       # number of overall MSHR misses
system.l3.overall_mshr_misses::cpu.data       1387665                       # number of overall MSHR misses
system.l3.overall_mshr_misses::total          1388400                       # number of overall MSHR misses
system.l3.ReadExReq_mshr_miss_latency::cpu.data   3439712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadExReq_mshr_miss_latency::total   3439712500                       # number of ReadExReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.inst     88850000                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::cpu.data 470087760500                       # number of ReadSharedReq MSHR miss cycles
system.l3.ReadSharedReq_mshr_miss_latency::total 470176610500                       # number of ReadSharedReq MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.inst     88850000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::cpu.data 473527473000                       # number of demand (read+write) MSHR miss cycles
system.l3.demand_mshr_miss_latency::total 473616323000                       # number of demand (read+write) MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.inst     88850000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::cpu.data 473527473000                       # number of overall MSHR miss cycles
system.l3.overall_mshr_miss_latency::total 473616323000                       # number of overall MSHR miss cycles
system.l3.CleanEvict_mshr_miss_rate::writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l3.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l3.ReadExReq_mshr_miss_rate::cpu.data     0.997869                       # mshr miss rate for ReadExReq accesses
system.l3.ReadExReq_mshr_miss_rate::total     0.997869                       # mshr miss rate for ReadExReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.inst     0.995935                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::cpu.data     0.808689                       # mshr miss rate for ReadSharedReq accesses
system.l3.ReadSharedReq_mshr_miss_rate::total     0.808770                       # mshr miss rate for ReadSharedReq accesses
system.l3.demand_mshr_miss_rate::cpu.inst     0.995935                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::cpu.data     0.810607                       # mshr miss rate for demand accesses
system.l3.demand_mshr_miss_rate::total       0.810687                       # mshr miss rate for demand accesses
system.l3.overall_mshr_miss_rate::cpu.inst     0.995935                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::cpu.data     0.810607                       # mshr miss rate for overall accesses
system.l3.overall_mshr_miss_rate::total      0.810687                       # mshr miss rate for overall accesses
system.l3.ReadExReq_avg_mshr_miss_latency::cpu.data 198551.864465                       # average ReadExReq mshr miss latency
system.l3.ReadExReq_avg_mshr_miss_latency::total 198551.864465                       # average ReadExReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 120884.353741                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::cpu.data 343044.366694                       # average ReadSharedReq mshr miss latency
system.l3.ReadSharedReq_avg_mshr_miss_latency::total 342925.272195                       # average ReadSharedReq mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.inst 120884.353741                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::cpu.data 341240.481672                       # average overall mshr miss latency
system.l3.demand_avg_mshr_miss_latency::total 341123.828148                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.inst 120884.353741                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::cpu.data 341240.481672                       # average overall mshr miss latency
system.l3.overall_avg_mshr_miss_latency::total 341123.828148                       # average overall mshr miss latency
system.l3.replacements                        1399596                       # number of replacements
system.membus.snoop_filter.tot_requests       2772427                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      1384027                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            1371076                       # Transaction distribution
system.membus.trans_dist::WritebackDirty        15542                       # Transaction distribution
system.membus.trans_dist::CleanEvict          1367756                       # Transaction distribution
system.membus.trans_dist::ReadExReq             17324                       # Transaction distribution
system.membus.trans_dist::ReadExResp            17324                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       1371076                       # Transaction distribution
system.membus.pkt_count_system.l3.mem_side::system.mem_ctrls.port      4160098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l3.mem_side::total      4160098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                4160098                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::system.mem_ctrls.port     89852288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l3.mem_side::total     89852288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                89852288                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           1388400                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 1388400    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             1388400                       # Request fanout histogram
system.membus.reqLayer2.occupancy          2834609500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (%)
system.membus.respLayer1.occupancy         6942013500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.3                       # Layer utilization (%)
system.tol2bus.snoop_filter.tot_requests      6260654                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_requests      3129851                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.tot_snoops          76544                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_single_snoops        76544                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp           3109856                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       477019                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean          305                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict         5762866                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq               9                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp              9                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            20947                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           20947                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq           754                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq      3109102                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side         1813                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      9389653                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total               9391466                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side        67776                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side    212657728                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              212725504                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                         3110348                       # Total snoops (count)
system.tol2bus.snoopTraffic                  18194624                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          6241160                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.012265                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.110064                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                6164615     98.77%     98.77% # Request fanout histogram
system.tol2bus.snoop_fanout::1                  76545      1.23%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            6241160                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy         3323360000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           1131000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        4695078000                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol3bus.pwrStateResidencyTicks::UNDEFINED 2337617672000                       # Cumulative time (in ticks) in various power states
system.tol3bus.trans_dist::ReadResp           1695260                       # Transaction distribution
system.tol3bus.trans_dist::WritebackDirty       284291                       # Transaction distribution
system.tol3bus.trans_dist::CleanEvict         2825488                       # Transaction distribution
system.tol3bus.trans_dist::ReadExReq            17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadExResp           17361                       # Transaction distribution
system.tol3bus.trans_dist::ReadSharedReq      1695260                       # Transaction distribution
system.tol3bus.pkt_count_system.l2.mem_side::system.l3.cpu_side      5135425                       # Packet count per connected master and slave (bytes)
system.tol3bus.pkt_size_system.l2.mem_side::system.l3.cpu_side    126807680                       # Cumulative packet size per connected master and slave (bytes)
system.tol3bus.snoops                         1399596                       # Total snoops (count)
system.tol3bus.snoopTraffic                    994688                       # Total snoop traffic (bytes)
system.tol3bus.snoop_fanout::samples          4822400                       # Request fanout histogram
system.tol3bus.snoop_fanout::mean            0.290228                       # Request fanout histogram
system.tol3bus.snoop_fanout::stdev           0.453868                       # Request fanout histogram
system.tol3bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol3bus.snoop_fanout::0                3422804     70.98%     70.98% # Request fanout histogram
system.tol3bus.snoop_fanout::1                1399596     29.02%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol3bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol3bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol3bus.snoop_fanout::total            4822400                       # Request fanout histogram
system.tol3bus.reqLayer0.occupancy         1980151000                       # Layer occupancy (ticks)
system.tol3bus.reqLayer0.utilization              0.1                       # Layer utilization (%)
system.tol3bus.respLayer0.occupancy        2568931500                       # Layer occupancy (ticks)
system.tol3bus.respLayer0.utilization             0.1                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
