#! /usr/local/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 11;
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x7f821cf0b960 .scope module, "top_module_tb" "top_module_tb" 2 3;
 .timescale -9 -11;
P_0x7f821cf066e0 .param/l "period" 1 2 6, +C4<00000000000000000000000000010100>;
v0x7f821cf1eb10_0 .var "a", 31 0;
v0x7f821cf1ebc0_0 .var "b", 31 0;
v0x7f821cf1ec70_0 .var/i "mismatch_count", 31 0;
v0x7f821cf1ed20_0 .net "sum", 31 0, L_0x7f821cf20a00;  1 drivers
S_0x7f821cf0bad0 .scope module, "UUT" "top_module" 2 16, 3 20 0, S_0x7f821cf0b960;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "sum";
L_0x7f821cf20aa0 .functor BUFZ 16, L_0x7f821cf1eea0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
v0x7f821cf1e380_0 .net *"_ivl_24", 15 0, L_0x7f821cf20aa0;  1 drivers
v0x7f821cf1e440_0 .net "a", 31 0, v0x7f821cf1eb10_0;  1 drivers
v0x7f821cf1e4e0_0 .net "b", 31 0, v0x7f821cf1ebc0_0;  1 drivers
v0x7f821cf1e590_0 .net "cout0", 0 0, L_0x7f821cf1ede0;  1 drivers
v0x7f821cf1e660_0 .net "cout1", 0 0, L_0x7f821cf1f6f0;  1 drivers
v0x7f821cf1e730_0 .net "cout2", 0 0, L_0x7f821cf1fec0;  1 drivers
v0x7f821cf1e7c0_0 .net "sum", 31 0, L_0x7f821cf20a00;  alias, 1 drivers
v0x7f821cf1e850_0 .net "sum0", 15 0, L_0x7f821cf1eea0;  1 drivers
v0x7f821cf1e910_0 .net "sum1", 15 0, L_0x7f821cf1f790;  1 drivers
v0x7f821cf1ea20_0 .net "sum2", 15 0, L_0x7f821cf1ffa0;  1 drivers
L_0x7f821cf1f4f0 .part v0x7f821cf1eb10_0, 0, 16;
L_0x7f821cf1f5d0 .part v0x7f821cf1ebc0_0, 0, 16;
L_0x7f821cf1fd40 .part v0x7f821cf1eb10_0, 16, 16;
L_0x7f821cf1fde0 .part v0x7f821cf1ebc0_0, 16, 16;
L_0x7f821cf204f0 .part v0x7f821cf1eb10_0, 16, 16;
L_0x7f821cf20640 .part v0x7f821cf1ebc0_0, 16, 16;
L_0x7f821cf20a00 .concat8 [ 16 16 0 0], L_0x7f821cf20aa0, L_0x7f821cf207e0;
S_0x7f821cf0bc90 .scope module, "adder0" "add16" 3 30, 3 1 0, S_0x7f821cf0bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f821da63050 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf0bed0_0 .net *"_ivl_10", 0 0, L_0x7f821da63050;  1 drivers
v0x7f821cf1bf10_0 .net *"_ivl_11", 16 0, L_0x7f821cf1f240;  1 drivers
L_0x7f821da63290 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1bfc0_0 .net *"_ivl_13", 16 0, L_0x7f821da63290;  1 drivers
v0x7f821cf1c080_0 .net *"_ivl_17", 16 0, L_0x7f821cf1f3b0;  1 drivers
v0x7f821cf1c130_0 .net *"_ivl_3", 16 0, L_0x7f821cf1efc0;  1 drivers
L_0x7f821da63008 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1c220_0 .net *"_ivl_6", 0 0, L_0x7f821da63008;  1 drivers
v0x7f821cf1c2d0_0 .net *"_ivl_7", 16 0, L_0x7f821cf1f100;  1 drivers
v0x7f821cf1c380_0 .net "a", 15 0, L_0x7f821cf1f4f0;  1 drivers
v0x7f821cf1c430_0 .net "b", 15 0, L_0x7f821cf1f5d0;  1 drivers
L_0x7f821da63098 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1c540_0 .net "cin", 0 0, L_0x7f821da63098;  1 drivers
v0x7f821cf1c5e0_0 .net "cout", 0 0, L_0x7f821cf1ede0;  alias, 1 drivers
v0x7f821cf1c680_0 .net "sum", 15 0, L_0x7f821cf1eea0;  alias, 1 drivers
L_0x7f821cf1ede0 .part L_0x7f821cf1f3b0, 16, 1;
L_0x7f821cf1eea0 .part L_0x7f821cf1f3b0, 0, 16;
L_0x7f821cf1efc0 .concat [ 16 1 0 0], L_0x7f821cf1f4f0, L_0x7f821da63008;
L_0x7f821cf1f100 .concat [ 16 1 0 0], L_0x7f821cf1f5d0, L_0x7f821da63050;
L_0x7f821cf1f240 .arith/sum 17, L_0x7f821cf1efc0, L_0x7f821cf1f100;
L_0x7f821cf1f3b0 .arith/sum 17, L_0x7f821cf1f240, L_0x7f821da63290;
S_0x7f821cf1c7b0 .scope module, "adder1" "add16" 3 39, 3 1 0, S_0x7f821cf0bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f821da63128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1c9f0_0 .net *"_ivl_10", 0 0, L_0x7f821da63128;  1 drivers
v0x7f821cf1ca80_0 .net *"_ivl_11", 16 0, L_0x7f821cf1fa90;  1 drivers
L_0x7f821da632d8 .functor BUFT 1, C4<00000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1cb20_0 .net *"_ivl_13", 16 0, L_0x7f821da632d8;  1 drivers
v0x7f821cf1cbe0_0 .net *"_ivl_17", 16 0, L_0x7f821cf1fc00;  1 drivers
v0x7f821cf1cc90_0 .net *"_ivl_3", 16 0, L_0x7f821cf1f870;  1 drivers
L_0x7f821da630e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1cd80_0 .net *"_ivl_6", 0 0, L_0x7f821da630e0;  1 drivers
v0x7f821cf1ce30_0 .net *"_ivl_7", 16 0, L_0x7f821cf1f950;  1 drivers
v0x7f821cf1cee0_0 .net "a", 15 0, L_0x7f821cf1fd40;  1 drivers
v0x7f821cf1cf90_0 .net "b", 15 0, L_0x7f821cf1fde0;  1 drivers
L_0x7f821da63170 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1d0a0_0 .net "cin", 0 0, L_0x7f821da63170;  1 drivers
v0x7f821cf1d140_0 .net "cout", 0 0, L_0x7f821cf1f6f0;  alias, 1 drivers
v0x7f821cf1d1e0_0 .net "sum", 15 0, L_0x7f821cf1f790;  alias, 1 drivers
L_0x7f821cf1f6f0 .part L_0x7f821cf1fc00, 16, 1;
L_0x7f821cf1f790 .part L_0x7f821cf1fc00, 0, 16;
L_0x7f821cf1f870 .concat [ 16 1 0 0], L_0x7f821cf1fd40, L_0x7f821da630e0;
L_0x7f821cf1f950 .concat [ 16 1 0 0], L_0x7f821cf1fde0, L_0x7f821da63128;
L_0x7f821cf1fa90 .arith/sum 17, L_0x7f821cf1f870, L_0x7f821cf1f950;
L_0x7f821cf1fc00 .arith/sum 17, L_0x7f821cf1fa90, L_0x7f821da632d8;
S_0x7f821cf1d310 .scope module, "adder2" "add16" 3 48, 3 1 0, S_0x7f821cf0bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 16 "sum";
    .port_info 4 /OUTPUT 1 "cout";
L_0x7f821da63200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1d550_0 .net *"_ivl_10", 0 0, L_0x7f821da63200;  1 drivers
v0x7f821cf1d5e0_0 .net *"_ivl_11", 16 0, L_0x7f821cf20240;  1 drivers
L_0x7f821da63320 .functor BUFT 1, C4<00000000000000001>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1d690_0 .net *"_ivl_13", 16 0, L_0x7f821da63320;  1 drivers
v0x7f821cf1d750_0 .net *"_ivl_17", 16 0, L_0x7f821cf203b0;  1 drivers
v0x7f821cf1d800_0 .net *"_ivl_3", 16 0, L_0x7f821cf20080;  1 drivers
L_0x7f821da631b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1d8f0_0 .net *"_ivl_6", 0 0, L_0x7f821da631b8;  1 drivers
v0x7f821cf1d9a0_0 .net *"_ivl_7", 16 0, L_0x7f821cf20160;  1 drivers
v0x7f821cf1da50_0 .net "a", 15 0, L_0x7f821cf204f0;  1 drivers
v0x7f821cf1db00_0 .net "b", 15 0, L_0x7f821cf20640;  1 drivers
L_0x7f821da63248 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x7f821cf1dc10_0 .net "cin", 0 0, L_0x7f821da63248;  1 drivers
v0x7f821cf1dcb0_0 .net "cout", 0 0, L_0x7f821cf1fec0;  alias, 1 drivers
v0x7f821cf1dd50_0 .net "sum", 15 0, L_0x7f821cf1ffa0;  alias, 1 drivers
L_0x7f821cf1fec0 .part L_0x7f821cf203b0, 16, 1;
L_0x7f821cf1ffa0 .part L_0x7f821cf203b0, 0, 16;
L_0x7f821cf20080 .concat [ 16 1 0 0], L_0x7f821cf204f0, L_0x7f821da631b8;
L_0x7f821cf20160 .concat [ 16 1 0 0], L_0x7f821cf20640, L_0x7f821da63200;
L_0x7f821cf20240 .arith/sum 17, L_0x7f821cf20080, L_0x7f821cf20160;
L_0x7f821cf203b0 .arith/sum 17, L_0x7f821cf20240, L_0x7f821da63320;
S_0x7f821cf1de80 .scope module, "mux_sum" "mux2to1_16bit" 3 57, 3 11 0, S_0x7f821cf0bad0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "in0";
    .port_info 1 /INPUT 16 "in1";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 16 "out";
v0x7f821cf1e0a0_0 .net "in0", 15 0, L_0x7f821cf1f790;  alias, 1 drivers
v0x7f821cf1e150_0 .net "in1", 15 0, L_0x7f821cf1ffa0;  alias, 1 drivers
v0x7f821cf1e1e0_0 .net "out", 15 0, L_0x7f821cf207e0;  1 drivers
v0x7f821cf1e290_0 .net "sel", 0 0, L_0x7f821cf1ede0;  alias, 1 drivers
L_0x7f821cf207e0 .functor MUXZ 16, L_0x7f821cf1f790, L_0x7f821cf1ffa0, L_0x7f821cf1ede0, C4<>;
    .scope S_0x7f821cf0b960;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %vpi_call 2 25 "$display", "Mismatch at index 0: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000000, v0x7f821cf1ed20_0, 32'b00000000000000000000000000000000 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.1;
T_0.0 ;
    %vpi_call 2 30 "$display", "Test 0 passed!" {0 0 0};
T_0.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call 2 37 "$display", "Mismatch at index 1: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000001, v0x7f821cf1ed20_0, 32'b00000000000000000000000000000001 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %vpi_call 2 42 "$display", "Test 1 passed!" {0 0 0};
T_0.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 2, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %vpi_call 2 49 "$display", "Mismatch at index 2: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000000, 32'b00000000000000000000000000000010, v0x7f821cf1ed20_0, 32'b00000000000000000000000000000010 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.5;
T_0.4 ;
    %vpi_call 2 54 "$display", "Test 2 passed!" {0 0 0};
T_0.5 ;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 2, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 3, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.6, 8;
    %vpi_call 2 61 "$display", "Mismatch at index 3: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000000000000000000001, 32'b00000000000000000000000000000010, v0x7f821cf1ed20_0, 32'b00000000000000000000000000000011 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.7;
T_0.6 ;
    %vpi_call 2 66 "$display", "Test 3 passed!" {0 0 0};
T_0.7 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 65535, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.8, 8;
    %vpi_call 2 73 "$display", "Mismatch at index 4: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000000, v0x7f821cf1ed20_0, 32'b00000000000000001111111111111111 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.9;
T_0.8 ;
    %vpi_call 2 78 "$display", "Test 4 passed!" {0 0 0};
T_0.9 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 1, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 65536, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.10, 8;
    %vpi_call 2 85 "$display", "Mismatch at index 5: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000000000000000000001, v0x7f821cf1ed20_0, 32'b00000000000000010000000000000000 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.11;
T_0.10 ;
    %vpi_call 2 90 "$display", "Test 5 passed!" {0 0 0};
T_0.11 ;
    %pushi/vec4 65535, 0, 32;
    %store/vec4 v0x7f821cf1eb10_0, 0, 32;
    %pushi/vec4 183489, 0, 32;
    %store/vec4 v0x7f821cf1ebc0_0, 0, 32;
    %delay 2000, 0;
    %load/vec4 v0x7f821cf1ed20_0;
    %pushi/vec4 249024, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.12, 8;
    %vpi_call 2 97 "$display", "Mismatch at index 6: Inputs = [%b, %b], Generated = [%b], Reference = [%b]", 32'b00000000000000001111111111111111, 32'b00000000000000101100110011000001, v0x7f821cf1ed20_0, 32'b00000000000000111100110011000000 {0 0 0};
    %load/vec4 v0x7f821cf1ec70_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7f821cf1ec70_0, 0, 32;
    %jmp T_0.13;
T_0.12 ;
    %vpi_call 2 102 "$display", "Test 6 passed!" {0 0 0};
T_0.13 ;
    %load/vec4 v0x7f821cf1ec70_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call 2 106 "$display", "All tests passed!" {0 0 0};
    %jmp T_0.15;
T_0.14 ;
    %vpi_call 2 108 "$display", "%0d mismatches out of %0d total tests.", v0x7f821cf1ec70_0, 32'sb00000000000000000000000000000111 {0 0 0};
T_0.15 ;
    %vpi_call 2 109 "$finish" {0 0 0};
    %end;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "hdlbits_testbenches/Module_cseladd_0_tb.v";
    "RaR/modules/Module_cseladd.v";
