<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera SoCAL: Register : ddr_T_main_Probe_Filters_1_Opcode</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera SoCAL
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera SoC Abstraction Layer (SoCAL) API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a>  </div>
  <div class="headertitle">
<div class="title">Register : ddr_T_main_Probe_Filters_1_Opcode</div>  </div>
<div class="ingroups"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b.html">Component : ALT_NOC_MPU_DDR_T_PRB</a></div></div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>Packet Probe register Opcode is a 4-bit register that selects candidate packets based on packet opcodes (0 disables the filter):</p>
<p><b>Register Layout</b></p>
<table class="doxtable">
<tr>
<th align="left">Bits </th><th align="left">Access </th><th align="left">Reset </th><th align="left">Description</th></tr>
<tr>
<td align="left">[0] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> </td></tr>
<tr>
<td align="left">[1] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> </td></tr>
<tr>
<td align="left">[2] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> </td></tr>
<tr>
<td align="left">[3] </td><td align="left">RW </td><td align="left">0x0 </td><td align="left"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> </td></tr>
<tr>
<td align="left">[31:4] </td><td align="left">??? </td><td align="left">Unknown </td><td align="left"><em>UNDEFINED</em> </td></tr>
</table>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : RDEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp489fcebd1ad29a0a4ad1d3b2500acf2b"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN"></a></p>
<p>Selects RD packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga5d5d0b5ad87e4edf4469f3a79f41574d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5d5d0b5ad87e4edf4469f3a79f41574d">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_LSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga5d5d0b5ad87e4edf4469f3a79f41574d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga06835d044273e09e8a36bfb36daf961d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga06835d044273e09e8a36bfb36daf961d">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_MSB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ga06835d044273e09e8a36bfb36daf961d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga2a2a7233901a1f9eefa4a70a9429e987"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga2a2a7233901a1f9eefa4a70a9429e987">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga2a2a7233901a1f9eefa4a70a9429e987"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4e5241fa55380c995222461c4a61a1a5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga4e5241fa55380c995222461c4a61a1a5">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET_MSK</a>&#160;&#160;&#160;0x00000001</td></tr>
<tr class="separator:ga4e5241fa55380c995222461c4a61a1a5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6e4fd8017ab27342b107018ab3c17520"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6e4fd8017ab27342b107018ab3c17520">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffe</td></tr>
<tr class="separator:ga6e4fd8017ab27342b107018ab3c17520"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab30bc5f82dfe950577f29f04b5c2e3a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaab30bc5f82dfe950577f29f04b5c2e3a">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:gaab30bc5f82dfe950577f29f04b5c2e3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f0e3ec648c0e1dccf11e0ab095dfa15"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6f0e3ec648c0e1dccf11e0ab095dfa15">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td></tr>
<tr class="separator:ga6f0e3ec648c0e1dccf11e0ab095dfa15"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b92a42b2495fdbe230f091a15ad4c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5b92a42b2495fdbe230f091a15ad4c0c">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td></tr>
<tr class="separator:ga5b92a42b2495fdbe230f091a15ad4c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : WREN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp5cbc2c3cafb478a956885f7374a6f8b2"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN"></a></p>
<p>Selects WR packets.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gae71162ace7cd91d1156fc76543308814"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gae71162ace7cd91d1156fc76543308814">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_LSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gae71162ace7cd91d1156fc76543308814"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5a0473f38be919e4e44f481157b79e0a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5a0473f38be919e4e44f481157b79e0a">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_MSB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga5a0473f38be919e4e44f481157b79e0a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac89ea381782af5af188649daafe5a588"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gac89ea381782af5af188649daafe5a588">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:gac89ea381782af5af188649daafe5a588"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga3d4375149ad0744a5734adfe026eba70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga3d4375149ad0744a5734adfe026eba70">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET_MSK</a>&#160;&#160;&#160;0x00000002</td></tr>
<tr class="separator:ga3d4375149ad0744a5734adfe026eba70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1ac8a2178ac0cad940ef2eedc5c65fb5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga1ac8a2178ac0cad940ef2eedc5c65fb5">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffd</td></tr>
<tr class="separator:ga1ac8a2178ac0cad940ef2eedc5c65fb5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6f19cb0e972f0d50a22746acaa6e86e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6f19cb0e972f0d50a22746acaa6e86e0">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga6f19cb0e972f0d50a22746acaa6e86e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0d3f5d199eb2daa9107431ad39d66f67"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga0d3f5d199eb2daa9107431ad39d66f67">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td></tr>
<tr class="separator:ga0d3f5d199eb2daa9107431ad39d66f67"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad19ccf9d82f63a7344fb8f1622582d49"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gad19ccf9d82f63a7344fb8f1622582d49">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td></tr>
<tr class="separator:gad19ccf9d82f63a7344fb8f1622582d49"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : LOCKEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrpaf42c1c783777725aea6f3d0e24f021a"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN"></a></p>
<p>Selects RDX-WR, RDL, WRC and Linked sequence.</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:gab84dfbd24862421989c8c905f0a2ff7d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gab84dfbd24862421989c8c905f0a2ff7d">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_LSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gab84dfbd24862421989c8c905f0a2ff7d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa03a5b51dc2108d0c46a1364ebd21470"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaa03a5b51dc2108d0c46a1364ebd21470">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_MSB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:gaa03a5b51dc2108d0c46a1364ebd21470"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga8d9264717225399d1ac722bf9723c472"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga8d9264717225399d1ac722bf9723c472">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga8d9264717225399d1ac722bf9723c472"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab0fd9ab2f47dfeb604dcb8ba01bc7d81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gab0fd9ab2f47dfeb604dcb8ba01bc7d81">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET_MSK</a>&#160;&#160;&#160;0x00000004</td></tr>
<tr class="separator:gab0fd9ab2f47dfeb604dcb8ba01bc7d81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga42cf6b0557a17348b1122b0a65c5f37b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga42cf6b0557a17348b1122b0a65c5f37b">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffffb</td></tr>
<tr class="separator:ga42cf6b0557a17348b1122b0a65c5f37b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5376887df19247ed6cad2d6d87b18d9c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5376887df19247ed6cad2d6d87b18d9c">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5376887df19247ed6cad2d6d87b18d9c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gad243dbe440b08100d842da97b0e922c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gad243dbe440b08100d842da97b0e922c4">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td></tr>
<tr class="separator:gad243dbe440b08100d842da97b0e922c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gafa379cee817671a716dcce3a81fc1123"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gafa379cee817671a716dcce3a81fc1123">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td></tr>
<tr class="separator:gafa379cee817671a716dcce3a81fc1123"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="member-group"></a>
Field : URGEN </h2></td></tr>
<tr><td class="ititle" colspan="2"><p><a class="anchor" id="amgrp95bc8be1eff959dc2dd7035d98181ad5"></a><a class="anchor" id="ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN"></a></p>
<p>Selects URG packets (urgency).</p>
<p><b>Field Access Macros:</b> </p>
</td></tr>
<tr class="memitem:ga8ceed9696a8a409da11984595b34fc2b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga8ceed9696a8a409da11984595b34fc2b">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_LSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:ga8ceed9696a8a409da11984595b34fc2b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8151987b9d8392ac28cf86be8211410"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaf8151987b9d8392ac28cf86be8211410">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_MSB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:gaf8151987b9d8392ac28cf86be8211410"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga097a51678f4a5fffc9252a0f1c508e93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga097a51678f4a5fffc9252a0f1c508e93">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_WIDTH</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ga097a51678f4a5fffc9252a0f1c508e93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga602a05f28d0731877d5797ddbda8605d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga602a05f28d0731877d5797ddbda8605d">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET_MSK</a>&#160;&#160;&#160;0x00000008</td></tr>
<tr class="separator:ga602a05f28d0731877d5797ddbda8605d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6a34f004cd86f1a21e0c66907a02536b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga6a34f004cd86f1a21e0c66907a02536b">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_CLR_MSK</a>&#160;&#160;&#160;0xfffffff7</td></tr>
<tr class="separator:ga6a34f004cd86f1a21e0c66907a02536b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5d74ca4cfe91f18f86b2d21fa8181bd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga5d74ca4cfe91f18f86b2d21fa8181bd7">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_RESET</a>&#160;&#160;&#160;0x0</td></tr>
<tr class="separator:ga5d74ca4cfe91f18f86b2d21fa8181bd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaeb5976656fca2e656bef9238cf8cc2ba"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaeb5976656fca2e656bef9238cf8cc2ba">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_GET</a>(value)&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td></tr>
<tr class="separator:gaeb5976656fca2e656bef9238cf8cc2ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gabbadc53b7313046e24c97b5b39e7433f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gabbadc53b7313046e24c97b5b39e7433f">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET</a>(value)&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td></tr>
<tr class="separator:gabbadc53b7313046e24c97b5b39e7433f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</a></td></tr>
<tr class="separator:struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:gaed7ef237674e5edfc93c847befa222f6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gaed7ef237674e5edfc93c847befa222f6">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RESET</a>&#160;&#160;&#160;0x00000000</td></tr>
<tr class="separator:gaed7ef237674e5edfc93c847befa222f6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga21b526d527216daa201dcb8af20dfa4f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ga21b526d527216daa201dcb8af20dfa4f">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_OFST</a>&#160;&#160;&#160;0x9c</td></tr>
<tr class="separator:ga21b526d527216daa201dcb8af20dfa4f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gae09c923b038aa44f70c1e199878c6b2f"><td class="memItemLeft" align="right" valign="top">typedef struct <br class="typebreak"/>
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gae09c923b038aa44f70c1e199878c6b2f">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_t</a></td></tr>
<tr class="separator:gae09c923b038aa44f70c1e199878c6b2f"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<hr/><h2 class="groupheader">Data Structure Documentation</h2>
<a name="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s" id="struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">struct ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</td>
        </tr>
      </table>
</div><div class="memdoc">
<div class="textblock"><p><b> WARNING: The C register and register group struct declarations are provided for convenience and illustrative purposes. They should, however, be used with caution as the C language standard provides no guarantees about the alignment or atomicity of device memory accesses. The recommended practice for writing hardware drivers is to use the SoCAL access macros and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#ga77db76edef8b90adb75eb837325b5d11">alt_read_word()</a> and <a class="el" href="group___a_l_t___s_o_c_a_l___u_t_i_l___r_w___f_u_n_c.html#gac135ea12921af3aeb033c92ddb82c66c">alt_write_word()</a> functions. </b></p>
<p>The struct declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE</a>. </p>
</div><table class="fieldtable">
<tr><th colspan="3">Data Fields</th></tr>
<tr><td class="fieldtype">
<a class="anchor" id="aabfeb6d3657dd23959cf740d6733db0d"></a>uint32_t</td>
<td class="fieldname">
RDEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a721dc0c94bbae2b95cb0fc1cee115119"></a>uint32_t</td>
<td class="fieldname">
WREN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a66da1e12d95e09997317517ccf8c19d1"></a>uint32_t</td>
<td class="fieldname">
LOCKEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="a2e82c9c93f99ff81c8b225388802c75e"></a>uint32_t</td>
<td class="fieldname">
URGEN: 1</td>
<td class="fielddoc">
<a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> </td></tr>
<tr><td class="fieldtype">
<a class="anchor" id="ae2d6592c342f8f621a13b668ea7b4f51"></a>uint32_t</td>
<td class="fieldname">
__pad0__: 28</td>
<td class="fielddoc">
<em>UNDEFINED</em> </td></tr>
</table>

</div>
</div>
<h2 class="groupheader">Macro Definitions</h2>
<a class="anchor" id="ga5d5d0b5ad87e4edf4469f3a79f41574d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_LSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga06835d044273e09e8a36bfb36daf961d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_MSB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga2a2a7233901a1f9eefa4a70a9429e987"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga4e5241fa55380c995222461c4a61a1a5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET_MSK&#160;&#160;&#160;0x00000001</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6e4fd8017ab27342b107018ab3c17520"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_CLR_MSK&#160;&#160;&#160;0xfffffffe</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="gaab30bc5f82dfe950577f29f04b5c2e3a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga6f0e3ec648c0e1dccf11e0ab095dfa15"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000001) &gt;&gt; 0)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="ga5b92a42b2495fdbe230f091a15ad4c0c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 0) &amp; 0x00000001)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RDEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gae71162ace7cd91d1156fc76543308814"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_LSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga5a0473f38be919e4e44f481157b79e0a"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_MSB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gac89ea381782af5af188649daafe5a588"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga3d4375149ad0744a5734adfe026eba70"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET_MSK&#160;&#160;&#160;0x00000002</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga1ac8a2178ac0cad940ef2eedc5c65fb5"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_CLR_MSK&#160;&#160;&#160;0xfffffffd</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6f19cb0e972f0d50a22746acaa6e86e0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga0d3f5d199eb2daa9107431ad39d66f67"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000002) &gt;&gt; 1)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gad19ccf9d82f63a7344fb8f1622582d49"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 1) &amp; 0x00000002)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_WREN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gab84dfbd24862421989c8c905f0a2ff7d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_LSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaa03a5b51dc2108d0c46a1364ebd21470"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_MSB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga8d9264717225399d1ac722bf9723c472"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gab0fd9ab2f47dfeb604dcb8ba01bc7d81"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET_MSK&#160;&#160;&#160;0x00000004</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga42cf6b0557a17348b1122b0a65c5f37b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_CLR_MSK&#160;&#160;&#160;0xfffffffb</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5376887df19247ed6cad2d6d87b18d9c"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gad243dbe440b08100d842da97b0e922c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000004) &gt;&gt; 2)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gafa379cee817671a716dcce3a81fc1123"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 2) &amp; 0x00000004)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_LOCKEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="ga8ceed9696a8a409da11984595b34fc2b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_LSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Least Significant Bit (LSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaf8151987b9d8392ac28cf86be8211410"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_MSB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The Most Significant Bit (MSB) position of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga097a51678f4a5fffc9252a0f1c508e93"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_WIDTH&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The width in bits of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="ga602a05f28d0731877d5797ddbda8605d"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET_MSK&#160;&#160;&#160;0x00000008</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to set the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga6a34f004cd86f1a21e0c66907a02536b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_CLR_MSK&#160;&#160;&#160;0xfffffff7</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The mask used to clear the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field value. </p>

</div>
</div>
<a class="anchor" id="ga5d74ca4cfe91f18f86b2d21fa8181bd7"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_RESET&#160;&#160;&#160;0x0</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field. </p>

</div>
</div>
<a class="anchor" id="gaeb5976656fca2e656bef9238cf8cc2ba"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_GET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &amp; 0x00000008) &gt;&gt; 3)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Extracts the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> field value from a register. </p>

</div>
</div>
<a class="anchor" id="gabbadc53b7313046e24c97b5b39e7433f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN_SET</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">value</td><td>)</td>
          <td>&#160;&#160;&#160;(((value) &lt;&lt; 3) &amp; 0x00000008)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Produces a <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_URGEN</a> register field value suitable for setting the register. </p>

</div>
</div>
<a class="anchor" id="gaed7ef237674e5edfc93c847befa222f6"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_RESET&#160;&#160;&#160;0x00000000</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The reset value of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE</a> register. </p>

</div>
</div>
<a class="anchor" id="ga21b526d527216daa201dcb8af20dfa4f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_OFST&#160;&#160;&#160;0x9c</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The byte offset of the <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE</a> register from the beginning of the component. </p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gae09c923b038aa44f70c1e199878c6b2f"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#struct_a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e__s">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_s</a> <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html#gae09c923b038aa44f70c1e199878c6b2f">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>The typedef declaration for register <a class="el" href="group___a_l_t___n_o_c___m_p_u___d_d_r___t___p_r_b___f_l_t_s__1___o_p_c_o_d_e.html">ALT_NOC_MPU_DDR_T_PRB_FLTS_1_OPCODE</a>. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:56:45 for Altera SoCAL by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
