{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1728275313434 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition " "Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1728275313434 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Oct 06 21:28:33 2024 " "Processing started: Sun Oct 06 21:28:33 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1728275313434 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728275313434 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off flip_flops -c flip_flops " "Command: quartus_map --read_settings_files=on --write_settings_files=off flip_flops -c flip_flops" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728275313434 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1728275313998 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1728275313998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops.v 5 5 " "Found 5 design units, including 5 entities, in source file flip_flops.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flops " "Found entity 1: flip_flops" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329046 ""} { "Info" "ISGN_ENTITY_NAME" "2 jk_ff " "Found entity 2: jk_ff" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329046 ""} { "Info" "ISGN_ENTITY_NAME" "3 sr_ff " "Found entity 3: sr_ff" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329046 ""} { "Info" "ISGN_ENTITY_NAME" "4 d_ff " "Found entity 4: d_ff" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 50 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329046 ""} { "Info" "ISGN_ENTITY_NAME" "5 t_ff " "Found entity 5: t_ff" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 65 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329046 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728275329046 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "flip_flops_tb.v 1 1 " "Found 1 design units, including 1 entities, in source file flip_flops_tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 flip_flops_tb " "Found entity 1: flip_flops_tb" {  } { { "flip_flops_tb.v" "" { Text "D:/quartus projects/flipflops/flip_flops_tb.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1728275329050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1728275329050 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "flip_flops " "Elaborating entity \"flip_flops\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1728275329192 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "jk_ff jk_ff:f1 " "Elaborating entity \"jk_ff\" for hierarchy \"jk_ff:f1\"" {  } { { "flip_flops.v" "f1" { Text "D:/quartus projects/flipflops/flip_flops.v" 4 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728275329305 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sr_ff sr_ff:f2 " "Elaborating entity \"sr_ff\" for hierarchy \"sr_ff:f2\"" {  } { { "flip_flops.v" "f2" { Text "D:/quartus projects/flipflops/flip_flops.v" 5 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728275329329 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "d_ff d_ff:f3 " "Elaborating entity \"d_ff\" for hierarchy \"d_ff:f3\"" {  } { { "flip_flops.v" "f3" { Text "D:/quartus projects/flipflops/flip_flops.v" 6 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728275329342 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_ff t_ff:f4 " "Elaborating entity \"t_ff\" for hierarchy \"t_ff:f4\"" {  } { { "flip_flops.v" "f4" { Text "D:/quartus projects/flipflops/flip_flops.v" 7 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728275329346 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "sr_ff:f2\|q_sr sr_ff:f2\|Mux0 " "Converted the fan-out from the tri-state buffer \"sr_ff:f2\|q_sr\" to the node \"sr_ff:f2\|Mux0\" into an OR gate" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 32 -1 0 } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1728275330573 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1728275330573 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 12 -1 0 } } { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 52 -1 0 } } { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 67 -1 0 } } { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 32 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1728275330575 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1728275330575 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1728275330791 ""}
{ "Critical Warning" "WFTM_FTM_POWER_UP_HIGH_IGNORED_GROUP" "" "Ignored Power-Up Level option on the following registers" { { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sr_ff:f2\|q_sr~en High " "Register sr_ff:f2\|q_sr~en will power up to High" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728275330887 ""} { "Critical Warning" "WFTM_FTM_CORE_REG_POWER_UP_HIGH_IGNORED" "sr_ff:f2\|qb_sr~en High " "Register sr_ff:f2\|qb_sr~en will power up to High" {  } { { "flip_flops.v" "" { Text "D:/quartus projects/flipflops/flip_flops.v" 32 -1 0 } }  } 1 18010 "Register %1!s! will power up to %2!s!" 0 0 "Design Software" 0 -1 1728275330887 ""}  } {  } 1 18061 "Ignored Power-Up Level option on the following registers" 0 0 "Analysis & Synthesis" 0 -1 1728275330887 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1728275332141 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1728275332141 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "28 " "Implemented 28 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "8 " "Implemented 8 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1728275332409 ""} { "Info" "ICUT_CUT_TM_OPINS" "8 " "Implemented 8 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1728275332409 ""} { "Info" "ICUT_CUT_TM_LCELLS" "12 " "Implemented 12 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1728275332409 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1728275332409 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4735 " "Peak virtual memory: 4735 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1728275332452 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Oct 06 21:28:52 2024 " "Processing ended: Sun Oct 06 21:28:52 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1728275332452 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1728275332452 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:33 " "Total CPU time (on all processors): 00:00:33" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1728275332452 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1728275332452 ""}
