// Seed: 2116607498
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  output wire id_3;
  inout wire id_2;
  assign module_1.id_3 = 0;
  input wire id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  output reg id_3;
  output wire id_2;
  input wire id_1;
  always @(*) begin : LABEL_0
    id_3 <= id_1 == id_1;
  end
  wire id_6;
  module_0 modCall_1 (
      id_6,
      id_6,
      id_4,
      id_2,
      id_6
  );
endmodule
