// Copyright lowRISC contributors.
// Licensed under the Apache License, Version 2.0, see LICENSE for details.
// SPDX-License-Identifier: Apache-2.0
//
// Register Top module auto-generated by `reggen`

`include "prim_assert.sv"

module ast_reg_top (
  input clk_i,
  input rst_ni,
  input  tlul_pkg::tl_h2d_t tl_i,
  output tlul_pkg::tl_d2h_t tl_o,
  // To HW
  output ast_reg_pkg::ast_reg2hw_t reg2hw, // Write
  input  ast_reg_pkg::ast_hw2reg_t hw2reg, // Read

  // Integrity check errors
  output logic intg_err_o,

  // Config
  input devmode_i // If 1, explicit error return for unmapped register access
);

  import ast_reg_pkg::* ;

  localparam int AW = 10;
  localparam int DW = 32;
  localparam int DBW = DW/8;                    // Byte Width

  // register signals
  logic           reg_we;
  logic           reg_re;
  logic [AW-1:0]  reg_addr;
  logic [DW-1:0]  reg_wdata;
  logic [DBW-1:0] reg_be;
  logic [DW-1:0]  reg_rdata;
  logic           reg_error;

  logic          addrmiss, wr_err;

  logic [DW-1:0] reg_rdata_next;
  logic reg_busy;

  tlul_pkg::tl_h2d_t tl_reg_h2d;
  tlul_pkg::tl_d2h_t tl_reg_d2h;


  // incoming payload check
  logic intg_err;
  tlul_cmd_intg_chk u_chk (
    .tl_i(tl_i),
    .err_o(intg_err)
  );

  logic intg_err_q;
  always_ff @(posedge clk_i or negedge rst_ni) begin
    if (!rst_ni) begin
      intg_err_q <= '0;
    end else if (intg_err) begin
      intg_err_q <= 1'b1;
    end
  end

  // integrity error output is permanent and should be used for alert generation
  // register errors are transactional
  assign intg_err_o = intg_err_q | intg_err;

  // outgoing integrity generation
  tlul_pkg::tl_d2h_t tl_o_pre;
  tlul_rsp_intg_gen #(
    .EnableRspIntgGen(1),
    .EnableDataIntgGen(1)
  ) u_rsp_intg_gen (
    .tl_i(tl_o_pre),
    .tl_o(tl_o)
  );

  assign tl_reg_h2d = tl_i;
  assign tl_o_pre   = tl_reg_d2h;

  tlul_adapter_reg #(
    .RegAw(AW),
    .RegDw(DW),
    .EnableDataIntgGen(0)
  ) u_reg_if (
    .clk_i  (clk_i),
    .rst_ni (rst_ni),

    .tl_i (tl_reg_h2d),
    .tl_o (tl_reg_d2h),

    .we_o    (reg_we),
    .re_o    (reg_re),
    .addr_o  (reg_addr),
    .wdata_o (reg_wdata),
    .be_o    (reg_be),
    .busy_i  (reg_busy),
    .rdata_i (reg_rdata),
    .error_i (reg_error)
  );

  // cdc oversampling signals

  assign reg_rdata = reg_rdata_next ;
  assign reg_error = (devmode_i & addrmiss) | wr_err | intg_err;

  // Define SW related signals
  // Format: <reg>_<field>_{wd|we|qs}
  //        or <reg>_{wd|we|qs} if field == 1 or 0
  logic rega_0_we;
  logic [31:0] rega_0_qs;
  logic [31:0] rega_0_wd;
  logic rega_1_we;
  logic [31:0] rega_1_qs;
  logic [31:0] rega_1_wd;
  logic rega_2_we;
  logic [31:0] rega_2_qs;
  logic [31:0] rega_2_wd;
  logic rega_3_we;
  logic [31:0] rega_3_qs;
  logic [31:0] rega_3_wd;
  logic rega_4_we;
  logic [31:0] rega_4_qs;
  logic [31:0] rega_4_wd;
  logic rega_5_we;
  logic [31:0] rega_5_qs;
  logic [31:0] rega_5_wd;
  logic rega_6_we;
  logic [31:0] rega_6_qs;
  logic [31:0] rega_6_wd;
  logic rega_7_we;
  logic [31:0] rega_7_qs;
  logic [31:0] rega_7_wd;
  logic rega_8_we;
  logic [31:0] rega_8_qs;
  logic [31:0] rega_8_wd;
  logic rega_9_we;
  logic [31:0] rega_9_qs;
  logic [31:0] rega_9_wd;
  logic rega_10_we;
  logic [31:0] rega_10_qs;
  logic [31:0] rega_10_wd;
  logic rega_11_we;
  logic [31:0] rega_11_qs;
  logic [31:0] rega_11_wd;
  logic rega_12_we;
  logic [31:0] rega_12_qs;
  logic [31:0] rega_12_wd;
  logic rega_13_we;
  logic [31:0] rega_13_qs;
  logic [31:0] rega_13_wd;
  logic rega_14_we;
  logic [31:0] rega_14_qs;
  logic [31:0] rega_14_wd;
  logic rega_15_we;
  logic [31:0] rega_15_qs;
  logic [31:0] rega_15_wd;
  logic rega_16_we;
  logic [31:0] rega_16_qs;
  logic [31:0] rega_16_wd;
  logic rega_17_we;
  logic [31:0] rega_17_qs;
  logic [31:0] rega_17_wd;
  logic rega_18_we;
  logic [31:0] rega_18_qs;
  logic [31:0] rega_18_wd;
  logic rega_19_we;
  logic [31:0] rega_19_qs;
  logic [31:0] rega_19_wd;
  logic rega_20_we;
  logic [31:0] rega_20_qs;
  logic [31:0] rega_20_wd;
  logic rega_21_we;
  logic [31:0] rega_21_qs;
  logic [31:0] rega_21_wd;
  logic rega_22_we;
  logic [31:0] rega_22_qs;
  logic [31:0] rega_22_wd;
  logic rega_23_we;
  logic [31:0] rega_23_qs;
  logic [31:0] rega_23_wd;
  logic rega_24_we;
  logic [31:0] rega_24_qs;
  logic [31:0] rega_24_wd;
  logic rega_25_we;
  logic [31:0] rega_25_qs;
  logic [31:0] rega_25_wd;
  logic rega_26_we;
  logic [31:0] rega_26_qs;
  logic [31:0] rega_26_wd;
  logic rega_27_we;
  logic [31:0] rega_27_qs;
  logic [31:0] rega_27_wd;
  logic rega_28_we;
  logic [31:0] rega_28_qs;
  logic [31:0] rega_28_wd;
  logic rega_29_we;
  logic [31:0] rega_29_qs;
  logic [31:0] rega_29_wd;
  logic rega_30_we;
  logic [31:0] rega_30_qs;
  logic [31:0] rega_30_wd;
  logic regal_re;
  logic regal_we;
  logic [31:0] regal_qs;
  logic [31:0] regal_wd;
  logic regb_0_we;
  logic [31:0] regb_0_qs;
  logic [31:0] regb_0_wd;
  logic regb_1_we;
  logic [31:0] regb_1_qs;
  logic [31:0] regb_1_wd;
  logic regb_2_we;
  logic [31:0] regb_2_qs;
  logic [31:0] regb_2_wd;
  logic regb_3_we;
  logic [31:0] regb_3_qs;
  logic [31:0] regb_3_wd;
  logic regb_4_we;
  logic [31:0] regb_4_qs;
  logic [31:0] regb_4_wd;

  // Register instances
  // Subregister 0 of Multireg rega
  // R[rega_0]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_0_we),
    .wd     (rega_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[0].q),

    // to register interface (read)
    .qs     (rega_0_qs)
  );


  // Subregister 1 of Multireg rega
  // R[rega_1]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_1_we),
    .wd     (rega_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[1].q),

    // to register interface (read)
    .qs     (rega_1_qs)
  );


  // Subregister 2 of Multireg rega
  // R[rega_2]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_2_we),
    .wd     (rega_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[2].q),

    // to register interface (read)
    .qs     (rega_2_qs)
  );


  // Subregister 3 of Multireg rega
  // R[rega_3]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_3_we),
    .wd     (rega_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[3].q),

    // to register interface (read)
    .qs     (rega_3_qs)
  );


  // Subregister 4 of Multireg rega
  // R[rega_4]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_4_we),
    .wd     (rega_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[4].q),

    // to register interface (read)
    .qs     (rega_4_qs)
  );


  // Subregister 5 of Multireg rega
  // R[rega_5]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_5 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_5_we),
    .wd     (rega_5_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[5].q),

    // to register interface (read)
    .qs     (rega_5_qs)
  );


  // Subregister 6 of Multireg rega
  // R[rega_6]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_6 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_6_we),
    .wd     (rega_6_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[6].q),

    // to register interface (read)
    .qs     (rega_6_qs)
  );


  // Subregister 7 of Multireg rega
  // R[rega_7]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_7 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_7_we),
    .wd     (rega_7_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[7].q),

    // to register interface (read)
    .qs     (rega_7_qs)
  );


  // Subregister 8 of Multireg rega
  // R[rega_8]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_8 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_8_we),
    .wd     (rega_8_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[8].q),

    // to register interface (read)
    .qs     (rega_8_qs)
  );


  // Subregister 9 of Multireg rega
  // R[rega_9]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_9 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_9_we),
    .wd     (rega_9_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[9].q),

    // to register interface (read)
    .qs     (rega_9_qs)
  );


  // Subregister 10 of Multireg rega
  // R[rega_10]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_10 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_10_we),
    .wd     (rega_10_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[10].q),

    // to register interface (read)
    .qs     (rega_10_qs)
  );


  // Subregister 11 of Multireg rega
  // R[rega_11]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_11 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_11_we),
    .wd     (rega_11_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[11].q),

    // to register interface (read)
    .qs     (rega_11_qs)
  );


  // Subregister 12 of Multireg rega
  // R[rega_12]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_12 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_12_we),
    .wd     (rega_12_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[12].q),

    // to register interface (read)
    .qs     (rega_12_qs)
  );


  // Subregister 13 of Multireg rega
  // R[rega_13]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_13 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_13_we),
    .wd     (rega_13_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[13].q),

    // to register interface (read)
    .qs     (rega_13_qs)
  );


  // Subregister 14 of Multireg rega
  // R[rega_14]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_14 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_14_we),
    .wd     (rega_14_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[14].q),

    // to register interface (read)
    .qs     (rega_14_qs)
  );


  // Subregister 15 of Multireg rega
  // R[rega_15]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_15 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_15_we),
    .wd     (rega_15_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[15].q),

    // to register interface (read)
    .qs     (rega_15_qs)
  );


  // Subregister 16 of Multireg rega
  // R[rega_16]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_16 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_16_we),
    .wd     (rega_16_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[16].q),

    // to register interface (read)
    .qs     (rega_16_qs)
  );


  // Subregister 17 of Multireg rega
  // R[rega_17]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_17 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_17_we),
    .wd     (rega_17_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[17].q),

    // to register interface (read)
    .qs     (rega_17_qs)
  );


  // Subregister 18 of Multireg rega
  // R[rega_18]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_18 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_18_we),
    .wd     (rega_18_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[18].q),

    // to register interface (read)
    .qs     (rega_18_qs)
  );


  // Subregister 19 of Multireg rega
  // R[rega_19]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_19 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_19_we),
    .wd     (rega_19_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[19].q),

    // to register interface (read)
    .qs     (rega_19_qs)
  );


  // Subregister 20 of Multireg rega
  // R[rega_20]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_20 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_20_we),
    .wd     (rega_20_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[20].q),

    // to register interface (read)
    .qs     (rega_20_qs)
  );


  // Subregister 21 of Multireg rega
  // R[rega_21]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_21 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_21_we),
    .wd     (rega_21_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[21].q),

    // to register interface (read)
    .qs     (rega_21_qs)
  );


  // Subregister 22 of Multireg rega
  // R[rega_22]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_22 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_22_we),
    .wd     (rega_22_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[22].q),

    // to register interface (read)
    .qs     (rega_22_qs)
  );


  // Subregister 23 of Multireg rega
  // R[rega_23]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_23 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_23_we),
    .wd     (rega_23_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[23].q),

    // to register interface (read)
    .qs     (rega_23_qs)
  );


  // Subregister 24 of Multireg rega
  // R[rega_24]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_24 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_24_we),
    .wd     (rega_24_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[24].q),

    // to register interface (read)
    .qs     (rega_24_qs)
  );


  // Subregister 25 of Multireg rega
  // R[rega_25]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_25 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_25_we),
    .wd     (rega_25_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[25].q),

    // to register interface (read)
    .qs     (rega_25_qs)
  );


  // Subregister 26 of Multireg rega
  // R[rega_26]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_26 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_26_we),
    .wd     (rega_26_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[26].q),

    // to register interface (read)
    .qs     (rega_26_qs)
  );


  // Subregister 27 of Multireg rega
  // R[rega_27]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_27 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_27_we),
    .wd     (rega_27_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[27].q),

    // to register interface (read)
    .qs     (rega_27_qs)
  );


  // Subregister 28 of Multireg rega
  // R[rega_28]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_28 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_28_we),
    .wd     (rega_28_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[28].q),

    // to register interface (read)
    .qs     (rega_28_qs)
  );


  // Subregister 29 of Multireg rega
  // R[rega_29]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_29 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_29_we),
    .wd     (rega_29_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[29].q),

    // to register interface (read)
    .qs     (rega_29_qs)
  );


  // Subregister 30 of Multireg rega
  // R[rega_30]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_rega_30 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (rega_30_we),
    .wd     (rega_30_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.rega[30].q),

    // to register interface (read)
    .qs     (rega_30_qs)
  );


  // R[regal]: V(True)
  logic regal_qe;
  logic [0:0] regal_flds_we;
  assign regal_qe = &regal_flds_we;
  prim_subreg_ext #(
    .DW    (32)
  ) u_regal (
    .re     (regal_re),
    .we     (regal_we),
    .wd     (regal_wd),
    .d      (hw2reg.regal.d),
    .qre    (),
    .qe     (regal_flds_we[0]),
    .q      (reg2hw.regal.q),
    .qs     (regal_qs)
  );
  assign reg2hw.regal.qe = regal_qe;


  // Subregister 0 of Multireg regb
  // R[regb_0]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_regb_0 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (regb_0_we),
    .wd     (regb_0_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.regb[0].q),

    // to register interface (read)
    .qs     (regb_0_qs)
  );


  // Subregister 1 of Multireg regb
  // R[regb_1]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_regb_1 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (regb_1_we),
    .wd     (regb_1_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.regb[1].q),

    // to register interface (read)
    .qs     (regb_1_qs)
  );


  // Subregister 2 of Multireg regb
  // R[regb_2]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_regb_2 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (regb_2_we),
    .wd     (regb_2_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.regb[2].q),

    // to register interface (read)
    .qs     (regb_2_qs)
  );


  // Subregister 3 of Multireg regb
  // R[regb_3]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_regb_3 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (regb_3_we),
    .wd     (regb_3_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.regb[3].q),

    // to register interface (read)
    .qs     (regb_3_qs)
  );


  // Subregister 4 of Multireg regb
  // R[regb_4]: V(False)
  prim_subreg #(
    .DW      (32),
    .SwAccess(prim_subreg_pkg::SwAccessRW),
    .RESVAL  (32'h0)
  ) u_regb_4 (
    .clk_i   (clk_i),
    .rst_ni  (rst_ni),

    // from register interface
    .we     (regb_4_we),
    .wd     (regb_4_wd),

    // from internal hardware
    .de     (1'b0),
    .d      ('0),

    // to internal hardware
    .qe     (),
    .q      (reg2hw.regb[4].q),

    // to register interface (read)
    .qs     (regb_4_qs)
  );



  logic [36:0] addr_hit;
  always_comb begin
    addr_hit = '0;
    addr_hit[ 0] = (reg_addr == AST_REGA_0_OFFSET);
    addr_hit[ 1] = (reg_addr == AST_REGA_1_OFFSET);
    addr_hit[ 2] = (reg_addr == AST_REGA_2_OFFSET);
    addr_hit[ 3] = (reg_addr == AST_REGA_3_OFFSET);
    addr_hit[ 4] = (reg_addr == AST_REGA_4_OFFSET);
    addr_hit[ 5] = (reg_addr == AST_REGA_5_OFFSET);
    addr_hit[ 6] = (reg_addr == AST_REGA_6_OFFSET);
    addr_hit[ 7] = (reg_addr == AST_REGA_7_OFFSET);
    addr_hit[ 8] = (reg_addr == AST_REGA_8_OFFSET);
    addr_hit[ 9] = (reg_addr == AST_REGA_9_OFFSET);
    addr_hit[10] = (reg_addr == AST_REGA_10_OFFSET);
    addr_hit[11] = (reg_addr == AST_REGA_11_OFFSET);
    addr_hit[12] = (reg_addr == AST_REGA_12_OFFSET);
    addr_hit[13] = (reg_addr == AST_REGA_13_OFFSET);
    addr_hit[14] = (reg_addr == AST_REGA_14_OFFSET);
    addr_hit[15] = (reg_addr == AST_REGA_15_OFFSET);
    addr_hit[16] = (reg_addr == AST_REGA_16_OFFSET);
    addr_hit[17] = (reg_addr == AST_REGA_17_OFFSET);
    addr_hit[18] = (reg_addr == AST_REGA_18_OFFSET);
    addr_hit[19] = (reg_addr == AST_REGA_19_OFFSET);
    addr_hit[20] = (reg_addr == AST_REGA_20_OFFSET);
    addr_hit[21] = (reg_addr == AST_REGA_21_OFFSET);
    addr_hit[22] = (reg_addr == AST_REGA_22_OFFSET);
    addr_hit[23] = (reg_addr == AST_REGA_23_OFFSET);
    addr_hit[24] = (reg_addr == AST_REGA_24_OFFSET);
    addr_hit[25] = (reg_addr == AST_REGA_25_OFFSET);
    addr_hit[26] = (reg_addr == AST_REGA_26_OFFSET);
    addr_hit[27] = (reg_addr == AST_REGA_27_OFFSET);
    addr_hit[28] = (reg_addr == AST_REGA_28_OFFSET);
    addr_hit[29] = (reg_addr == AST_REGA_29_OFFSET);
    addr_hit[30] = (reg_addr == AST_REGA_30_OFFSET);
    addr_hit[31] = (reg_addr == AST_REGAL_OFFSET);
    addr_hit[32] = (reg_addr == AST_REGB_0_OFFSET);
    addr_hit[33] = (reg_addr == AST_REGB_1_OFFSET);
    addr_hit[34] = (reg_addr == AST_REGB_2_OFFSET);
    addr_hit[35] = (reg_addr == AST_REGB_3_OFFSET);
    addr_hit[36] = (reg_addr == AST_REGB_4_OFFSET);
  end

  assign addrmiss = (reg_re || reg_we) ? ~|addr_hit : 1'b0 ;

  // Check sub-word write is permitted
  always_comb begin
    wr_err = (reg_we &
              ((addr_hit[ 0] & (|(AST_PERMIT[ 0] & ~reg_be))) |
               (addr_hit[ 1] & (|(AST_PERMIT[ 1] & ~reg_be))) |
               (addr_hit[ 2] & (|(AST_PERMIT[ 2] & ~reg_be))) |
               (addr_hit[ 3] & (|(AST_PERMIT[ 3] & ~reg_be))) |
               (addr_hit[ 4] & (|(AST_PERMIT[ 4] & ~reg_be))) |
               (addr_hit[ 5] & (|(AST_PERMIT[ 5] & ~reg_be))) |
               (addr_hit[ 6] & (|(AST_PERMIT[ 6] & ~reg_be))) |
               (addr_hit[ 7] & (|(AST_PERMIT[ 7] & ~reg_be))) |
               (addr_hit[ 8] & (|(AST_PERMIT[ 8] & ~reg_be))) |
               (addr_hit[ 9] & (|(AST_PERMIT[ 9] & ~reg_be))) |
               (addr_hit[10] & (|(AST_PERMIT[10] & ~reg_be))) |
               (addr_hit[11] & (|(AST_PERMIT[11] & ~reg_be))) |
               (addr_hit[12] & (|(AST_PERMIT[12] & ~reg_be))) |
               (addr_hit[13] & (|(AST_PERMIT[13] & ~reg_be))) |
               (addr_hit[14] & (|(AST_PERMIT[14] & ~reg_be))) |
               (addr_hit[15] & (|(AST_PERMIT[15] & ~reg_be))) |
               (addr_hit[16] & (|(AST_PERMIT[16] & ~reg_be))) |
               (addr_hit[17] & (|(AST_PERMIT[17] & ~reg_be))) |
               (addr_hit[18] & (|(AST_PERMIT[18] & ~reg_be))) |
               (addr_hit[19] & (|(AST_PERMIT[19] & ~reg_be))) |
               (addr_hit[20] & (|(AST_PERMIT[20] & ~reg_be))) |
               (addr_hit[21] & (|(AST_PERMIT[21] & ~reg_be))) |
               (addr_hit[22] & (|(AST_PERMIT[22] & ~reg_be))) |
               (addr_hit[23] & (|(AST_PERMIT[23] & ~reg_be))) |
               (addr_hit[24] & (|(AST_PERMIT[24] & ~reg_be))) |
               (addr_hit[25] & (|(AST_PERMIT[25] & ~reg_be))) |
               (addr_hit[26] & (|(AST_PERMIT[26] & ~reg_be))) |
               (addr_hit[27] & (|(AST_PERMIT[27] & ~reg_be))) |
               (addr_hit[28] & (|(AST_PERMIT[28] & ~reg_be))) |
               (addr_hit[29] & (|(AST_PERMIT[29] & ~reg_be))) |
               (addr_hit[30] & (|(AST_PERMIT[30] & ~reg_be))) |
               (addr_hit[31] & (|(AST_PERMIT[31] & ~reg_be))) |
               (addr_hit[32] & (|(AST_PERMIT[32] & ~reg_be))) |
               (addr_hit[33] & (|(AST_PERMIT[33] & ~reg_be))) |
               (addr_hit[34] & (|(AST_PERMIT[34] & ~reg_be))) |
               (addr_hit[35] & (|(AST_PERMIT[35] & ~reg_be))) |
               (addr_hit[36] & (|(AST_PERMIT[36] & ~reg_be)))));
  end
  assign rega_0_we = addr_hit[0] & reg_we & !reg_error;

  assign rega_0_wd = reg_wdata[31:0];
  assign rega_1_we = addr_hit[1] & reg_we & !reg_error;

  assign rega_1_wd = reg_wdata[31:0];
  assign rega_2_we = addr_hit[2] & reg_we & !reg_error;

  assign rega_2_wd = reg_wdata[31:0];
  assign rega_3_we = addr_hit[3] & reg_we & !reg_error;

  assign rega_3_wd = reg_wdata[31:0];
  assign rega_4_we = addr_hit[4] & reg_we & !reg_error;

  assign rega_4_wd = reg_wdata[31:0];
  assign rega_5_we = addr_hit[5] & reg_we & !reg_error;

  assign rega_5_wd = reg_wdata[31:0];
  assign rega_6_we = addr_hit[6] & reg_we & !reg_error;

  assign rega_6_wd = reg_wdata[31:0];
  assign rega_7_we = addr_hit[7] & reg_we & !reg_error;

  assign rega_7_wd = reg_wdata[31:0];
  assign rega_8_we = addr_hit[8] & reg_we & !reg_error;

  assign rega_8_wd = reg_wdata[31:0];
  assign rega_9_we = addr_hit[9] & reg_we & !reg_error;

  assign rega_9_wd = reg_wdata[31:0];
  assign rega_10_we = addr_hit[10] & reg_we & !reg_error;

  assign rega_10_wd = reg_wdata[31:0];
  assign rega_11_we = addr_hit[11] & reg_we & !reg_error;

  assign rega_11_wd = reg_wdata[31:0];
  assign rega_12_we = addr_hit[12] & reg_we & !reg_error;

  assign rega_12_wd = reg_wdata[31:0];
  assign rega_13_we = addr_hit[13] & reg_we & !reg_error;

  assign rega_13_wd = reg_wdata[31:0];
  assign rega_14_we = addr_hit[14] & reg_we & !reg_error;

  assign rega_14_wd = reg_wdata[31:0];
  assign rega_15_we = addr_hit[15] & reg_we & !reg_error;

  assign rega_15_wd = reg_wdata[31:0];
  assign rega_16_we = addr_hit[16] & reg_we & !reg_error;

  assign rega_16_wd = reg_wdata[31:0];
  assign rega_17_we = addr_hit[17] & reg_we & !reg_error;

  assign rega_17_wd = reg_wdata[31:0];
  assign rega_18_we = addr_hit[18] & reg_we & !reg_error;

  assign rega_18_wd = reg_wdata[31:0];
  assign rega_19_we = addr_hit[19] & reg_we & !reg_error;

  assign rega_19_wd = reg_wdata[31:0];
  assign rega_20_we = addr_hit[20] & reg_we & !reg_error;

  assign rega_20_wd = reg_wdata[31:0];
  assign rega_21_we = addr_hit[21] & reg_we & !reg_error;

  assign rega_21_wd = reg_wdata[31:0];
  assign rega_22_we = addr_hit[22] & reg_we & !reg_error;

  assign rega_22_wd = reg_wdata[31:0];
  assign rega_23_we = addr_hit[23] & reg_we & !reg_error;

  assign rega_23_wd = reg_wdata[31:0];
  assign rega_24_we = addr_hit[24] & reg_we & !reg_error;

  assign rega_24_wd = reg_wdata[31:0];
  assign rega_25_we = addr_hit[25] & reg_we & !reg_error;

  assign rega_25_wd = reg_wdata[31:0];
  assign rega_26_we = addr_hit[26] & reg_we & !reg_error;

  assign rega_26_wd = reg_wdata[31:0];
  assign rega_27_we = addr_hit[27] & reg_we & !reg_error;

  assign rega_27_wd = reg_wdata[31:0];
  assign rega_28_we = addr_hit[28] & reg_we & !reg_error;

  assign rega_28_wd = reg_wdata[31:0];
  assign rega_29_we = addr_hit[29] & reg_we & !reg_error;

  assign rega_29_wd = reg_wdata[31:0];
  assign rega_30_we = addr_hit[30] & reg_we & !reg_error;

  assign rega_30_wd = reg_wdata[31:0];
  assign regal_re = addr_hit[31] & reg_re & !reg_error;
  assign regal_we = addr_hit[31] & reg_we & !reg_error;

  assign regal_wd = reg_wdata[31:0];
  assign regb_0_we = addr_hit[32] & reg_we & !reg_error;

  assign regb_0_wd = reg_wdata[31:0];
  assign regb_1_we = addr_hit[33] & reg_we & !reg_error;

  assign regb_1_wd = reg_wdata[31:0];
  assign regb_2_we = addr_hit[34] & reg_we & !reg_error;

  assign regb_2_wd = reg_wdata[31:0];
  assign regb_3_we = addr_hit[35] & reg_we & !reg_error;

  assign regb_3_wd = reg_wdata[31:0];
  assign regb_4_we = addr_hit[36] & reg_we & !reg_error;

  assign regb_4_wd = reg_wdata[31:0];

  // Read data return
  always_comb begin
    reg_rdata_next = '0;
    unique case (1'b1)
      addr_hit[0]: begin
        reg_rdata_next[31:0] = rega_0_qs;
      end

      addr_hit[1]: begin
        reg_rdata_next[31:0] = rega_1_qs;
      end

      addr_hit[2]: begin
        reg_rdata_next[31:0] = rega_2_qs;
      end

      addr_hit[3]: begin
        reg_rdata_next[31:0] = rega_3_qs;
      end

      addr_hit[4]: begin
        reg_rdata_next[31:0] = rega_4_qs;
      end

      addr_hit[5]: begin
        reg_rdata_next[31:0] = rega_5_qs;
      end

      addr_hit[6]: begin
        reg_rdata_next[31:0] = rega_6_qs;
      end

      addr_hit[7]: begin
        reg_rdata_next[31:0] = rega_7_qs;
      end

      addr_hit[8]: begin
        reg_rdata_next[31:0] = rega_8_qs;
      end

      addr_hit[9]: begin
        reg_rdata_next[31:0] = rega_9_qs;
      end

      addr_hit[10]: begin
        reg_rdata_next[31:0] = rega_10_qs;
      end

      addr_hit[11]: begin
        reg_rdata_next[31:0] = rega_11_qs;
      end

      addr_hit[12]: begin
        reg_rdata_next[31:0] = rega_12_qs;
      end

      addr_hit[13]: begin
        reg_rdata_next[31:0] = rega_13_qs;
      end

      addr_hit[14]: begin
        reg_rdata_next[31:0] = rega_14_qs;
      end

      addr_hit[15]: begin
        reg_rdata_next[31:0] = rega_15_qs;
      end

      addr_hit[16]: begin
        reg_rdata_next[31:0] = rega_16_qs;
      end

      addr_hit[17]: begin
        reg_rdata_next[31:0] = rega_17_qs;
      end

      addr_hit[18]: begin
        reg_rdata_next[31:0] = rega_18_qs;
      end

      addr_hit[19]: begin
        reg_rdata_next[31:0] = rega_19_qs;
      end

      addr_hit[20]: begin
        reg_rdata_next[31:0] = rega_20_qs;
      end

      addr_hit[21]: begin
        reg_rdata_next[31:0] = rega_21_qs;
      end

      addr_hit[22]: begin
        reg_rdata_next[31:0] = rega_22_qs;
      end

      addr_hit[23]: begin
        reg_rdata_next[31:0] = rega_23_qs;
      end

      addr_hit[24]: begin
        reg_rdata_next[31:0] = rega_24_qs;
      end

      addr_hit[25]: begin
        reg_rdata_next[31:0] = rega_25_qs;
      end

      addr_hit[26]: begin
        reg_rdata_next[31:0] = rega_26_qs;
      end

      addr_hit[27]: begin
        reg_rdata_next[31:0] = rega_27_qs;
      end

      addr_hit[28]: begin
        reg_rdata_next[31:0] = rega_28_qs;
      end

      addr_hit[29]: begin
        reg_rdata_next[31:0] = rega_29_qs;
      end

      addr_hit[30]: begin
        reg_rdata_next[31:0] = rega_30_qs;
      end

      addr_hit[31]: begin
        reg_rdata_next[31:0] = regal_qs;
      end

      addr_hit[32]: begin
        reg_rdata_next[31:0] = regb_0_qs;
      end

      addr_hit[33]: begin
        reg_rdata_next[31:0] = regb_1_qs;
      end

      addr_hit[34]: begin
        reg_rdata_next[31:0] = regb_2_qs;
      end

      addr_hit[35]: begin
        reg_rdata_next[31:0] = regb_3_qs;
      end

      addr_hit[36]: begin
        reg_rdata_next[31:0] = regb_4_qs;
      end

      default: begin
        reg_rdata_next = '1;
      end
    endcase
  end

  // shadow busy
  logic shadow_busy;
  assign shadow_busy = 1'b0;

  // register busy
  logic reg_busy_sel;
  assign reg_busy = reg_busy_sel | shadow_busy;
  always_comb begin
    reg_busy_sel = '0;
    unique case (1'b1)
      default: begin
        reg_busy_sel  = '0;
      end
    endcase
  end


  // Unused signal tieoff

  // wdata / byte enable are not always fully used
  // add a blanket unused statement to handle lint waivers
  logic unused_wdata;
  logic unused_be;
  assign unused_wdata = ^reg_wdata;
  assign unused_be = ^reg_be;

  // Assertions for Register Interface
  `ASSERT_PULSE(wePulse, reg_we, clk_i, !rst_ni)
  `ASSERT_PULSE(rePulse, reg_re, clk_i, !rst_ni)

  `ASSERT(reAfterRv, $rose(reg_re || reg_we) |=> tl_o_pre.d_valid, clk_i, !rst_ni)

  `ASSERT(en2addrHit, (reg_we || reg_re) |-> $onehot0(addr_hit), clk_i, !rst_ni)

  // this is formulated as an assumption such that the FPV testbenches do disprove this
  // property by mistake
  //`ASSUME(reqParity, tl_reg_h2d.a_valid |-> tl_reg_h2d.a_user.chk_en == tlul_pkg::CheckDis)

endmodule
