Vivado Simulator v2022.2.2
Copyright 1986-1999, 2001-2022 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2022.2/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L secureip --snapshot cod5_top_func_impl xil_defaultlib.cod5_top xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module unisims_ver.IBUF
Compiling module unisims_ver.OBUFT
Compiling module unisims_ver.OBUF
Compiling module unisims_ver.LUT4
Compiling module unisims_ver.LUT6
Compiling module unisims_ver.LUT5
Compiling module unisims_ver.x_lut3_mux8
Compiling module unisims_ver.LUT3
Compiling module unisims_ver.x_lut1_mux2
Compiling module unisims_ver.LUT1
Compiling module unisims_ver.x_lut2_mux4
Compiling module unisims_ver.LUT2
Compiling module unisims_ver.FDCE_default
Compiling module unisims_ver.FDPE_default
Compiling module xil_defaultlib.c5_pc_next
Compiling module unisims_ver.MUXF7
Compiling module unisims_ver.CARRY4
Compiling module xil_defaultlib.c5_mem_ctrl
Compiling module unisims_ver.MUXF8
Compiling module unisims_ver.FDRE_default
Compiling module xil_defaultlib.c5_reg_bank
Compiling module xil_defaultlib.c5_shifter
Compiling module xil_defaultlib.c5_mult
Compiling module xil_defaultlib.c5_cpu
Compiling module xil_defaultlib.c5_ram
Compiling module xil_defaultlib.uart
Compiling module xil_defaultlib.soc
Compiling module unisims_ver.BUFG
Compiling module unisims_ver.MMCME2_ADV(CLKFBOUT_MULT_F=30.25...
Compiling module xil_defaultlib.clk_wiz_0_clk_wiz
Compiling module xil_defaultlib.cod5_top
Compiling module xil_defaultlib.glbl
Built simulation snapshot cod5_top_func_impl
