ispLEVER Auto-Make Log File
---------------------------

Updating: Chip Report
Start to record tcl script...
Finished recording TCL script.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\Synpwrap.exe -e es_vhdl_module -target ispGAL -pro '

Copyright (c) 1991-2010 Lattice Semiconductor Corporation,  All rights reserved.
Version : 2.0.00.17.20.15

Done sucessfully with exit code 0.
#Build: Synplify Pro I-2014.03LC , Build 063R, May 27 2014
#install: C:\ispLEVER_Classic2_0\synpbase
#OS: Windows 7 6.1
#Hostname: ITK-D670

#Implementation: vhdl

$ Start of Compile
#Wed Sep 06 16:02:46 2017

Synopsys VHDL Compiler, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode
Copyright (C) 1994-2014 Synopsys, Inc. This software and the associated documentation are proprietary to Synopsys, Inc. This software may only be used in accordance with the terms and conditions of a written license agreement with Synopsys, Inc.  All other use, reproduction, or distribution of this software is strictly prohibited.

@N: CD720 :"C:\ispLEVER_Classic2_0\synpbase\lib\vhd\std.vhd":123:18:123:21|Setting time resolution to ns
@N:"C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.vhd":6:7:6:20|Top entity is set to es_vhdl_module.
VHDL syntax check successful!
@N: CD630 :"C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.vhd":6:7:6:20|Synthesizing work.es_vhdl_module.behavioral 
Post processing for work.es_vhdl_module.behavioral
@W: CL159 :"C:\users\asgerber\documents\atmel studio\6.2\embedded-system-project\es_project_atmel\vhdl\es_vhdl_module.vhd":11:8:11:9|Input a8 is unused
@END

At c_vhdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 68MB peak: 69MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 06 16:02:46 2017

###########################################################]
Synopsys Netlist Linker, version comp201403rcp1, Build 060R, built May 27 2014
@N|Running in 64-bit mode

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 06 16:02:48 2017

###########################################################]

Synplicity VHDL/Verilog HDL Synthesizer finished successfully

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\edif2blf.exe -edf "es_vhdl_module.edi" -out "es_vhdl_module.bl0" -err automake.err -log "es_vhdl_module.log" -prj es_project_vhdl -lib "C:\ispLEVER_Classic2_0\ispcpld/dat/mach.edn" -cvt YES -net_Vcc VCC -net_GND ...'

Starting EDIF2BLIF....
readEDIF ended normally.

EDIF2BLIF: Warning: Remove floating instance: :
	a8

Inspect circuit es_vhdl_module
    Number of input ports   : 4
    Number of output ports  : 4
    Number of bidir ports   : 0
    Number of instances     : 14
    Number of nets          : 17

No design errors found in circuit es_vhdl_module

WriteBLIF ended normally.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\iblifopt.exe "es_vhdl_module.bl0" -red bypin choose -collapse -pterms 8 -family -err automake.err -gui'

BLIFOPT  Open-ABEL Optimizer 
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor Corp.
Reading Open-ABEL 2 file es_vhdl_module.bl0...
Node a10_i has been collapsed.
Node a9_i has been collapsed.
Node a9_c has been collapsed.
Node a10_c has been collapsed.
Node a11_i has been collapsed.
Node un1_oled_cs has been collapsed.
Node a11_c has been collapsed.
Node adc_cs_c has been collapsed.
Node oled_cs_c has been collapsed.
Node oled_dc_c has been collapsed.
Performing 'bypin choose' optimization...
Writing Open-ABEL 2 (BLIF) file es_vhdl_module.bl1...

BLIFOPT complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\iblflink.exe "es_vhdl_module.bl1" -o "es_project_vhdl.bl2" -omod es_vhdl_module -family -err automake.err -gui'

BLIFLINK  Top-Down Design Linker
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998

Top-level file: 'es_vhdl_module.bl1'

Hierarchical BLIF: 'es_project_vhdl.bl2'

BLIFLINK complete.  Time: 1 second 

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\iblifopt.exe es_project_vhdl.bl2 -red bypin choose -sweep -collapse all -pterms 8 -err automake.err -gui'

BLIFOPT  Open-ABEL Optimizer 
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
U.C. Berkeley, SIS Ver. 1.0, supported by Lattice Semiconductor Corp.
Reading Open-ABEL 2 file es_project_vhdl.bl2...
Performing 'bypin choose' optimization...
Writing Open-ABEL 2 (BLIF) file es_project_vhdl.bl3...

BLIFOPT complete - 0 errors, 0 warnings. Time: 1 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\idiofft.exe es_project_vhdl.bl3 -pla -o es_project_vhdl.tt2 -dev p16v8 -define N -err automake.err -gui'

DIOFFT  Flip-Flop Transformation program
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Input file: es_project_vhdl.bl3.
Output file: es_project_vhdl.tt2.
Cross reference file: es_project_vhdl.xrf.

Shortening signal names...
Writing signal name cross reference file es_project_vhdl.xrf... 

DIOFFT complete. - Time 0 seconds

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\fit.exe es_project_vhdl.tt2 -dev p16v8 -str -err automake.err -gui'

FIT  Generic Device Fitter
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Input file: 'es_project_vhdl.tt2'
Device 'p16v8'
Note 4161: Using device architecture type P16V8AS.
Warning 4154:Signal 'a8' (pin 4) is not used in the design -
neither the signal nor its pin will be reassigned.
Design FITS
Pin-assigned pla: 'es_project_vhdl.tt3'

FIT complete.  Time: 1 second.

Done: completed successfully.

Starting: 'C:\ispLEVER_Classic2_0\ispcpld\bin\fuseasm.exe es_project_vhdl.tt3 -dev p16v8 -o es_project_vhdl.jed -ivec NoInput.tmv -rep es_project_vhdl.rpt -doc brief -con ptblown -for brief -err automake.err -gui'

FUSEASM  Fusemap Assembler
ispLEVER Classic 2.0 Copyright(C), 1992-2005, Lattice Semiconductor Corporation. All rights reserved
Portions Copyright(c), 1992-1999, Vantis Corporation
Portions Copyright(C), 1993-1998, Data I/O Corporation
Portions Copyright(C), 1997-1998, MINC Washington Corporation
Portions Copyright(C), Alan Phillips, Lancaster University Computer Centre 1992-1998
Note 5144: Could not open vector file NoInput.tmv

Input file: 'es_project_vhdl.tt3'
Device: 'P16V8AS'
Building model...
Choosing best polarities...
Mapping equations...
.
3 of 64 terms used; 0 vectors loaded
Programmer load file: 'es_project_vhdl.jed'
Generating report...
Report file: 'es_project_vhdl.rpt'

FUSEASM complete.  Time: 1 second 

Done: completed successfully.
