

================================================================
== Vitis HLS Report for 'qaoa_kernel'
================================================================
* Date:           Thu Nov 20 16:57:56 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        qaoa_kernel
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  15.929 ns|     2.00 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   159885|   206110|  2.547 ms|  3.283 ms|  159885|  206110|  dataflow|
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |                                      |                                   |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
        |               Instance               |               Module              |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+--------+--------+---------+
        |Block_entry_state_re_wr_d_rd_proc_U0  |Block_entry_state_re_wr_d_rd_proc  |   159884|   206109|  2.547 ms|  3.283 ms|  159884|  206109|       no|
        |Block_entry_proc_proc_U0              |Block_entry_proc_proc              |        0|        0|      0 ns|      0 ns|       0|       0|       no|
        +--------------------------------------+-----------------------------------+---------+---------+----------+----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+----+-------+-------+-----+
|       Name      | BRAM_18K| DSP|   FF  |  LUT  | URAM|
+-----------------+---------+----+-------+-------+-----+
|DSP              |        -|   -|      -|      -|    -|
|Expression       |        -|   -|      0|     10|    -|
|FIFO             |        -|   -|     99|     68|    -|
|Instance         |       18|  68|  14294|  29259|    -|
|Memory           |        -|   -|      -|      -|    -|
|Multiplexer      |        -|   -|      0|      9|    -|
|Register         |        -|   -|      1|      -|    -|
+-----------------+---------+----+-------+-------+-----+
|Total            |       18|  68|  14394|  29346|    0|
+-----------------+---------+----+-------+-------+-----+
|Available        |      120|  80|  35200|  17600|    0|
+-----------------+---------+----+-------+-------+-----+
|Utilization (%)  |       15|  85|     40|    166|    0|
+-----------------+---------+----+-------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |               Instance               |               Module              | BRAM_18K| DSP|   FF  |  LUT  | URAM|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |Block_entry_proc_proc_U0              |Block_entry_proc_proc              |        0|   0|     34|     20|    0|
    |Block_entry_state_re_wr_d_rd_proc_U0  |Block_entry_state_re_wr_d_rd_proc  |       18|  68|  13927|  28866|    0|
    |control_s_axi_U                       |control_s_axi                      |        0|   0|    333|    373|    0|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+
    |Total                                 |                                   |       18|  68|  14294|  29259|    0|
    +--------------------------------------+-----------------------------------+---------+----+-------+-------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |           Name          | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |retval_0_loc_channel1_U  |        0|  99|   0|    -|     2|   32|       64|
    +-------------------------+---------+----+----+-----+------+-----+---------+
    |Total                    |        0|  99|   0|    0|     2|   32|       64|
    +-------------------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |                   Variable Name                  | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Block_entry_state_re_wr_d_rd_proc_U0_ap_continue  |       and|   0|  0|   2|           1|           1|
    |ap_channel_done_retval_0_loc_channel1             |       and|   0|  0|   2|           1|           1|
    |ap_idle                                           |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                      |       and|   0|  0|   2|           1|           1|
    |ap_sync_channel_write_retval_0_loc_channel1       |        or|   0|  0|   2|           1|           1|
    +--------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                             |          |   0|  0|  10|           5|           5|
    +--------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_retval_0_loc_channel1  |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------+---+----+-----+-----------+
    |                       Name                      | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_retval_0_loc_channel1  |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+
    |Total                                            |  1|   0|    1|          0|
    +-------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_AWADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|         array|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|         array|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|         array|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|         array|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|         array|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|         array|
|s_axi_control_ARADDR   |   in|    7|       s_axi|       control|         array|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|         array|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|         array|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|         array|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|         array|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|         array|
|ap_clk                 |   in|    1|  ap_ctrl_hs|   qaoa_kernel|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|   qaoa_kernel|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|   qaoa_kernel|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

