#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Tue Nov  4 18:22:13 2025
# Process ID: 2590781
# Current directory: /mnt/vault1/mfaroo19/reduction_tree/integrator
# Command line: vivado -mode batch -source runs/M350_W10/run.tcl
# Log file: /mnt/vault1/mfaroo19/reduction_tree/integrator/vivado.log
# Journal file: /mnt/vault1/mfaroo19/reduction_tree/integrator/vivado.jou
# Running On: en4228283l, OS: Linux, CPU Frequency: 2999.993 MHz, CPU Physical cores: 32, Host memory: 269992 MB
#-----------------------------------------------------------
source runs/M350_W10/run.tcl
# read_verilog -sv runs/M350_W10/sum_signed.sv
# read_xdc runs/M350_W10/sum_signed.xdc
# synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Command: synth_design -top sum_signed -part xczu7ev-ffvc1156-2-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu7ev'
INFO: [Device 21-403] Loading part xczu7ev-ffvc1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 2590859
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3039.172 ; gain = 241.801 ; free physical = 137933 ; free virtual = 209432
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.639; parent = 2373.507; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4012.254; parent = 3039.176; children = 973.078
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'sum_signed' [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.sv:7]
INFO: [Synth 8-6155] done synthesizing module 'sum_signed' (0#1) [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.sv:7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3118.141 ; gain = 320.770 ; free physical = 137827 ; free virtual = 209327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.639; parent = 2373.507; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4091.223; parent = 3118.145; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 3135.953 ; gain = 338.582 ; free physical = 137827 ; free virtual = 209327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.639; parent = 2373.507; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4109.035; parent = 3135.957; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 3135.953 ; gain = 338.582 ; free physical = 137827 ; free virtual = 209327
Synthesis current peak Physical Memory [PSS] (MB): peak = 2627.639; parent = 2373.507; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4109.035; parent = 3135.957; children = 973.078
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3135.953 ; gain = 0.000 ; free physical = 137818 ; free virtual = 209318
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3303.672 ; gain = 0.000 ; free physical = 137848 ; free virtual = 209348
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3303.672 ; gain = 0.000 ; free physical = 137848 ; free virtual = 209348
INFO: [Synth 8-11241] undeclared symbol 'REGCCE', assumed default net type 'wire' [/mnt/vault1/kmhatre/Software/AMD/Vivado/2022.2/data/verilog/src/unimacro/BRAM_SINGLE_MACRO.v:2170]
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.672 ; gain = 506.301 ; free physical = 137878 ; free virtual = 209378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.975; parent = 2384.843; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.738; parent = 3271.660; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu7ev-ffvc1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.672 ; gain = 506.301 ; free physical = 137878 ; free virtual = 209378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.975; parent = 2384.843; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.738; parent = 3271.660; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:12 . Memory (MB): peak = 3303.672 ; gain = 506.301 ; free physical = 137878 ; free virtual = 209378
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.975; parent = 2384.843; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.738; parent = 3271.660; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:13 . Memory (MB): peak = 3303.672 ; gain = 506.301 ; free physical = 137885 ; free virtual = 209386
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.975; parent = 2384.843; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.738; parent = 3271.660; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   19 Bit       Adders := 1     
	   2 Input   18 Bit       Adders := 1     
	   2 Input   17 Bit       Adders := 3     
	   2 Input   16 Bit       Adders := 5     
	   2 Input   15 Bit       Adders := 11    
	   2 Input   14 Bit       Adders := 22    
	   2 Input   13 Bit       Adders := 44    
	   2 Input   12 Bit       Adders := 87    
	   2 Input   11 Bit       Adders := 175   
+---Registers : 
	               19 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               17 Bit    Registers := 4     
	               16 Bit    Registers := 5     
	               15 Bit    Registers := 12    
	               14 Bit    Registers := 22    
	               13 Bit    Registers := 44    
	               12 Bit    Registers := 87    
	               11 Bit    Registers := 176   
	                1 Bit    Registers := 9     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 1728 (col length:144)
BRAMs: 624 (col length: RAMB18 144 RAMB36 72)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 3303.672 ; gain = 506.301 ; free physical = 137912 ; free virtual = 209420
Synthesis current peak Physical Memory [PSS] (MB): peak = 2638.975; parent = 2384.843; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4244.738; parent = 3271.660; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:27 . Memory (MB): peak = 3677.984 ; gain = 880.613 ; free physical = 137465 ; free virtual = 208974
Synthesis current peak Physical Memory [PSS] (MB): peak = 3213.896; parent = 2959.796; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4651.066; parent = 3677.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3696.984 ; gain = 899.613 ; free physical = 137443 ; free virtual = 208951
Synthesis current peak Physical Memory [PSS] (MB): peak = 3229.709; parent = 2975.608; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4670.066; parent = 3696.988; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:21 ; elapsed = 00:00:29 . Memory (MB): peak = 3723.023 ; gain = 925.652 ; free physical = 137453 ; free virtual = 208962
Synthesis current peak Physical Memory [PSS] (MB): peak = 3234.924; parent = 2980.823; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4696.105; parent = 3723.027; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137464 ; free virtual = 208973
Synthesis current peak Physical Memory [PSS] (MB): peak = 3235.862; parent = 2981.765; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137464 ; free virtual = 208973
Synthesis current peak Physical Memory [PSS] (MB): peak = 3235.878; parent = 2981.780; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137465 ; free virtual = 208973
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.561; parent = 2983.460; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137465 ; free virtual = 208973
Synthesis current peak Physical Memory [PSS] (MB): peak = 3237.623; parent = 2983.522; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137464 ; free virtual = 208973
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.045; parent = 2983.944; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137452 ; free virtual = 208960
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.068; parent = 2983.968; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |   703|
|3     |LUT1   |   349|
|4     |LUT2   |  3833|
|5     |FDRE   |  4234|
|6     |IBUF   |  3503|
|7     |OBUF   |    20|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:24 ; elapsed = 00:00:32 . Memory (MB): peak = 3728.961 ; gain = 931.590 ; free physical = 137459 ; free virtual = 208967
Synthesis current peak Physical Memory [PSS] (MB): peak = 3238.084; parent = 2983.983; children = 254.132
Synthesis current peak Virtual Memory [VSS] (MB): peak = 4702.043; parent = 3728.965; children = 973.078
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:20 ; elapsed = 00:00:28 . Memory (MB): peak = 3728.961 ; gain = 763.871 ; free physical = 137479 ; free virtual = 208988
Synthesis Optimization Complete : Time (s): cpu = 00:00:24 ; elapsed = 00:00:33 . Memory (MB): peak = 3728.969 ; gain = 931.590 ; free physical = 137479 ; free virtual = 208988
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.05 . Memory (MB): peak = 3734.898 ; gain = 0.000 ; free physical = 137611 ; free virtual = 209120
INFO: [Netlist 29-17] Analyzing 4207 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'sum_signed' is not ideal for floorplanning, since the cellview 'sum_signed' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.xdc]
Finished Parsing XDC File [/mnt/vault1/mfaroo19/reduction_tree/integrator/runs/M350_W10/sum_signed.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3800.617 ; gain = 0.000 ; free physical = 137941 ; free virtual = 209251
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 3504 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 3503 instances

Synth Design complete, checksum: 177dcb74
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:44 . Memory (MB): peak = 3800.617 ; gain = 2096.066 ; free physical = 138024 ; free virtual = 209334
# report_utilization -file runs/M350_W10/util.rpt
# report_timing_summary -file runs/M350_W10/timing.rpt
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
report_timing_summary: Time (s): cpu = 00:00:14 ; elapsed = 00:00:15 . Memory (MB): peak = 4542.605 ; gain = 741.988 ; free physical = 137650 ; free virtual = 209075
# exit
INFO: [Common 17-206] Exiting Vivado at Tue Nov  4 18:23:19 2025...
