Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (lin64) Build 3367213 Tue Oct 19 02:47:39 MDT 2021
| Date         : Sat Nov 20 18:48:19 2021
| Host         : fedora running 64-bit unknown
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_level_timing_summary_routed.rpt -pb top_level_timing_summary_routed.pb -rpx top_level_timing_summary_routed.rpx -warn_on_violation
| Design       : top_level
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  3           
TIMING-20  Warning   Non-clocked latch              4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (116)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (4)
5. checking no_input_delay (2)
6. checking no_output_delay (1)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (116)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[2]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[3]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[5]/Q (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: control_path/FSM_onehot_state_reg_reg[9]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: counter_i/r_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[3]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[4]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[5]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[6]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[7]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: mod_m_counter/r_reg_reg[8]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/FSM_sequential_state_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/FSM_sequential_state_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/s_reg_reg[0]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/s_reg_reg[1]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/s_reg_reg[2]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: uart_rx/s_reg_reg[3]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (4)
------------------------------------------------
 There are 4 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (2)
------------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (1)
-------------------------------
 There is 1 port with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.628        0.000                      0                 4234        0.168        0.000                      0                 4234        4.500        0.000                       0                  2129  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.628        0.000                      0                 4234        0.168        0.000                      0                 4234        4.500        0.000                       0                  2129  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.628ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.168ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.628ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[76][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.199ns  (logic 0.456ns (4.957%)  route 8.743ns (95.043%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.743    14.277    ram/ram_reg[0][7]_0[0]
    SLICE_X31Y98         FDCE                                         r  ram/ram_reg[76][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.436    14.777    ram/CLK
    SLICE_X31Y98         FDCE                                         r  ram/ram_reg[76][0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X31Y98         FDCE (Setup_fdce_C_D)       -0.095    14.905    ram/ram_reg[76][0]
  -------------------------------------------------------------------
                         required time                         14.905    
                         arrival time                         -14.277    
  -------------------------------------------------------------------
                         slack                                  0.628    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[4][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.030ns  (logic 0.456ns (5.050%)  route 8.574ns (94.950%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.574    14.108    ram/ram_reg[0][7]_0[0]
    SLICE_X38Y95         FDCE                                         r  ram/ram_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435    14.776    ram/CLK
    SLICE_X38Y95         FDCE                                         r  ram/ram_reg[4][0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y95         FDCE (Setup_fdce_C_D)       -0.028    14.899    ram/ram_reg[4][0]
  -------------------------------------------------------------------
                         required time                         14.899    
                         arrival time                         -14.108    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.803ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[9][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.981ns  (logic 0.456ns (5.077%)  route 8.525ns (94.923%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.525    14.059    ram/ram_reg[0][7]_0[0]
    SLICE_X40Y95         FDPE                                         r  ram/ram_reg[9][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.437    14.778    ram/CLK
    SLICE_X40Y95         FDPE                                         r  ram/ram_reg[9][0]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X40Y95         FDPE (Setup_fdpe_C_D)       -0.067    14.862    ram/ram_reg[9][0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.059    
  -------------------------------------------------------------------
                         slack                                  0.803    

Slack (MET) :             0.809ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[14][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.975ns  (logic 0.456ns (5.081%)  route 8.519ns (94.919%))
  Logic Levels:           0  
  Clock Path Skew:        -0.113ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.778ns = ( 14.778 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.519    14.053    ram/ram_reg[0][7]_0[0]
    SLICE_X41Y95         FDCE                                         r  ram/ram_reg[14][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.437    14.778    ram/CLK
    SLICE_X41Y95         FDCE                                         r  ram/ram_reg[14][0]/C
                         clock pessimism              0.187    14.965    
                         clock uncertainty           -0.035    14.929    
    SLICE_X41Y95         FDCE (Setup_fdce_C_D)       -0.067    14.862    ram/ram_reg[14][0]
  -------------------------------------------------------------------
                         required time                         14.862    
                         arrival time                         -14.053    
  -------------------------------------------------------------------
                         slack                                  0.809    

Slack (MET) :             0.824ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[7][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.503    14.036    ram/ram_reg[0][7]_0[0]
    SLICE_X39Y93         FDPE                                         r  ram/ram_reg[7][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435    14.776    ram/CLK
    SLICE_X39Y93         FDPE                                         r  ram/ram_reg[7][0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X39Y93         FDPE (Setup_fdpe_C_D)       -0.067    14.860    ram/ram_reg[7][0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                  0.824    

Slack (MET) :             0.839ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[236][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.118ns  (logic 0.456ns (5.001%)  route 8.662ns (94.999%))
  Logic Levels:           0  
  Clock Path Skew:        0.059ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.950ns = ( 14.950 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.662    14.196    ram/ram_reg[0][7]_0[0]
    SLICE_X39Y101        FDCE                                         r  ram/ram_reg[236][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.609    14.950    ram/CLK
    SLICE_X39Y101        FDCE                                         r  ram/ram_reg[236][0]/C
                         clock pessimism              0.187    15.137    
                         clock uncertainty           -0.035    15.102    
    SLICE_X39Y101        FDCE (Setup_fdce_C_D)       -0.067    15.035    ram/ram_reg[236][0]
  -------------------------------------------------------------------
                         required time                         15.035    
                         arrival time                         -14.196    
  -------------------------------------------------------------------
                         slack                                  0.839    

Slack (MET) :             0.845ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[72][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.045ns  (logic 0.456ns (5.041%)  route 8.589ns (94.959%))
  Logic Levels:           0  
  Clock Path Skew:        -0.043ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.777ns = ( 14.777 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.589    14.123    ram/ram_reg[0][7]_0[0]
    SLICE_X30Y98         FDCE                                         r  ram/ram_reg[72][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.436    14.777    ram/CLK
    SLICE_X30Y98         FDCE                                         r  ram/ram_reg[72][0]/C
                         clock pessimism              0.258    15.035    
                         clock uncertainty           -0.035    15.000    
    SLICE_X30Y98         FDCE (Setup_fdce_C_D)       -0.031    14.969    ram/ram_reg[72][0]
  -------------------------------------------------------------------
                         required time                         14.969    
                         arrival time                         -14.123    
  -------------------------------------------------------------------
                         slack                                  0.845    

Slack (MET) :             0.847ns  (required time - arrival time)
  Source:                 reg_j/r_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reg_j/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.193ns  (logic 2.760ns (30.024%)  route 6.433ns (69.976%))
  Logic Levels:           10  (CARRY4=2 LUT2=1 LUT5=1 LUT6=4 MUXF7=1 MUXF8=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.296ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_j/CLK
    SLICE_X11Y94         FDCE                                         r  reg_j/r_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y94         FDCE (Prop_fdce_C_Q)         0.419     5.497 f  reg_j/r_reg_reg[1]/Q
                         net (fo=4, routed)           0.612     6.108    control_path/ram_reg[192][7]_0[1]
    SLICE_X11Y93         LUT5 (Prop_lut5_I0_O)        0.299     6.407 r  control_path/ram[0][7]_i_5/O
                         net (fo=661, routed)         1.691     8.098    ram/b_reg_reg[7]_i_57_0
    SLICE_X23Y113        LUT6 (Prop_lut6_I2_O)        0.124     8.222 r  ram/b_reg[3]_i_75/O
                         net (fo=1, routed)           0.000     8.222    ram/b_reg[3]_i_75_n_0
    SLICE_X23Y113        MUXF7 (Prop_muxf7_I1_O)      0.217     8.439 r  ram/b_reg_reg[3]_i_33/O
                         net (fo=1, routed)           0.000     8.439    ram/b_reg_reg[3]_i_33_n_0
    SLICE_X23Y113        MUXF8 (Prop_muxf8_I1_O)      0.094     8.533 r  ram/b_reg_reg[3]_i_12/O
                         net (fo=1, routed)           1.203     9.736    ram/b_reg_reg[3]_i_12_n_0
    SLICE_X14Y104        LUT6 (Prop_lut6_I0_O)        0.316    10.052 r  ram/b_reg[3]_i_5/O
                         net (fo=2, routed)           1.213    11.265    ram/b_reg[3]_i_5_n_0
    SLICE_X12Y93         LUT6 (Prop_lut6_I3_O)        0.124    11.389 r  ram/r_reg[7]_i_11/O
                         net (fo=3, routed)           0.596    11.985    counter_i/r_reg_reg[7]_i_3_1
    SLICE_X9Y93          LUT6 (Prop_lut6_I4_O)        0.124    12.109 r  counter_i/r_reg[3]_i_3__0/O
                         net (fo=1, routed)           0.493    12.602    counter_i/r_reg[3]_i_3__0_n_0
    SLICE_X10Y93         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    12.998 r  counter_i/r_reg_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000    12.998    counter_i/r_reg_reg[3]_i_2_n_0
    SLICE_X10Y94         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    13.313 r  counter_i/r_reg_reg[7]_i_3/O[3]
                         net (fo=1, routed)           0.626    13.939    counter_i/r_reg_reg[7]_i_3_n_4
    SLICE_X11Y94         LUT2 (Prop_lut2_I0_O)        0.332    14.271 r  counter_i/r_reg[7]_i_2__0/O
                         net (fo=1, routed)           0.000    14.271    reg_j/D[7]
    SLICE_X11Y94         FDCE                                         r  reg_j/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.441    14.782    reg_j/CLK
    SLICE_X11Y94         FDCE                                         r  reg_j/r_reg_reg[7]/C
                         clock pessimism              0.296    15.078    
                         clock uncertainty           -0.035    15.043    
    SLICE_X11Y94         FDCE (Setup_fdce_C_D)        0.075    15.118    reg_j/r_reg_reg[7]
  -------------------------------------------------------------------
                         required time                         15.118    
                         arrival time                         -14.271    
  -------------------------------------------------------------------
                         slack                                  0.847    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[1][0]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.959ns  (logic 0.456ns (5.090%)  route 8.503ns (94.910%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.503    14.036    ram/ram_reg[0][7]_0[0]
    SLICE_X38Y93         FDPE                                         r  ram/ram_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435    14.776    ram/CLK
    SLICE_X38Y93         FDPE                                         r  ram/ram_reg[1][0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X38Y93         FDPE (Setup_fdpe_C_D)       -0.031    14.896    ram/ram_reg[1][0]
  -------------------------------------------------------------------
                         required time                         14.896    
                         arrival time                         -14.036    
  -------------------------------------------------------------------
                         slack                                  0.860    

Slack (MET) :             0.860ns  (required time - arrival time)
  Source:                 reg_tmp/r_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[6][0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        8.922ns  (logic 0.456ns (5.111%)  route 8.466ns (94.889%))
  Logic Levels:           0  
  Clock Path Skew:        -0.115ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.187ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  reg_tmp/r_reg_reg[0]/Q
                         net (fo=258, routed)         8.466    14.000    ram/ram_reg[0][7]_0[0]
    SLICE_X37Y93         FDCE                                         r  ram/ram_reg[6][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435    14.776    ram/CLK
    SLICE_X37Y93         FDCE                                         r  ram/ram_reg[6][0]/C
                         clock pessimism              0.187    14.963    
                         clock uncertainty           -0.035    14.927    
    SLICE_X37Y93         FDCE (Setup_fdce_C_D)       -0.067    14.860    ram/ram_reg[6][0]
  -------------------------------------------------------------------
                         required time                         14.860    
                         arrival time                         -14.000    
  -------------------------------------------------------------------
                         slack                                  0.860    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 uart_rx/b_reg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/b_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.272ns  (logic 0.209ns (76.771%)  route 0.063ns (23.229%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    uart_rx/CLK
    SLICE_X10Y91         FDCE                                         r  uart_rx/b_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  uart_rx/b_reg_reg[2]/Q
                         net (fo=2, routed)           0.063     1.673    uart_tx/b_reg_reg[7]_0[2]
    SLICE_X11Y91         LUT4 (Prop_lut4_I2_O)        0.045     1.718 r  uart_tx/b_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.718    uart_tx/b_next[2]
    SLICE_X11Y91         FDCE                                         r  uart_tx/b_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    uart_tx/CLK
    SLICE_X11Y91         FDCE                                         r  uart_tx/b_reg_reg[2]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X11Y91         FDCE (Hold_fdce_C_D)         0.091     1.550    uart_tx/b_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 uart_rx/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/s_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.189ns (58.590%)  route 0.134ns (41.410%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.554     1.437    uart_rx/CLK
    SLICE_X9Y78          FDCE                                         r  uart_rx/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  uart_rx/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.134     1.712    uart_rx/state_reg[0]
    SLICE_X8Y78          LUT5 (Prop_lut5_I2_O)        0.048     1.760 r  uart_rx/s_reg[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.760    uart_rx/s_reg[1]_i_1__0_n_0
    SLICE_X8Y78          FDCE                                         r  uart_rx/s_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.822     1.949    uart_rx/CLK
    SLICE_X8Y78          FDCE                                         r  uart_rx/s_reg_reg[1]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.131     1.581    uart_rx/s_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.760    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 uart_rx/FSM_sequential_state_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_rx/s_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.320ns  (logic 0.186ns (58.201%)  route 0.134ns (41.799%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.949ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.554     1.437    uart_rx/CLK
    SLICE_X9Y78          FDCE                                         r  uart_rx/FSM_sequential_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y78          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  uart_rx/FSM_sequential_state_reg_reg[0]/Q
                         net (fo=11, routed)          0.134     1.712    uart_rx/state_reg[0]
    SLICE_X8Y78          LUT4 (Prop_lut4_I2_O)        0.045     1.757 r  uart_rx/s_reg[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.757    uart_rx/s_reg[0]_i_1__0_n_0
    SLICE_X8Y78          FDCE                                         r  uart_rx/s_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.822     1.949    uart_rx/CLK
    SLICE_X8Y78          FDCE                                         r  uart_rx/s_reg_reg[0]/C
                         clock pessimism             -0.499     1.450    
    SLICE_X8Y78          FDCE (Hold_fdce_C_D)         0.120     1.570    uart_rx/s_reg_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.757    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 uart_rx/b_reg_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/b_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.378%)  route 0.117ns (38.622%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.564     1.447    uart_rx/CLK
    SLICE_X11Y93         FDCE                                         r  uart_rx/b_reg_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y93         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  uart_rx/b_reg_reg[6]/Q
                         net (fo=2, routed)           0.117     1.705    uart_tx/b_reg_reg[7]_0[6]
    SLICE_X11Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.750 r  uart_tx/b_reg[6]_i_1/O
                         net (fo=1, routed)           0.000     1.750    uart_tx/b_next[6]
    SLICE_X11Y92         FDCE                                         r  uart_tx/b_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    uart_tx/CLK
    SLICE_X11Y92         FDCE                                         r  uart_tx/b_reg_reg[6]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X11Y92         FDCE (Hold_fdce_C_D)         0.091     1.553    uart_tx/b_reg_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.553    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.200ns  (arrival time - required time)
  Source:                 uart_tx/b_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/b_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.334ns  (logic 0.186ns (55.660%)  route 0.148ns (44.340%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    uart_tx/CLK
    SLICE_X11Y92         FDCE                                         r  uart_tx/b_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y92         FDCE (Prop_fdce_C_Q)         0.141     1.587 r  uart_tx/b_reg_reg[5]/Q
                         net (fo=1, routed)           0.148     1.735    uart_tx/b_reg_reg_n_0_[5]
    SLICE_X10Y92         LUT4 (Prop_lut4_I0_O)        0.045     1.780 r  uart_tx/b_reg[4]_i_1/O
                         net (fo=1, routed)           0.000     1.780    uart_tx/b_next[4]
    SLICE_X10Y92         FDCE                                         r  uart_tx/b_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    uart_tx/CLK
    SLICE_X10Y92         FDCE                                         r  uart_tx/b_reg_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.121     1.580    uart_tx/b_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.780    
  -------------------------------------------------------------------
                         slack                                  0.200    

Slack (MET) :             0.216ns  (arrival time - required time)
  Source:                 reg_tmp/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[186][3]/D
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.633ns  (logic 0.141ns (22.284%)  route 0.492ns (77.716%))
  Logic Levels:           0  
  Clock Path Skew:        0.350ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.564     1.447    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  reg_tmp/r_reg_reg[3]/Q
                         net (fo=258, routed)         0.492     2.080    ram/ram_reg[0][7]_0[3]
    SLICE_X17Y104        FDPE                                         r  ram/ram_reg[186][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.919     2.047    ram/CLK
    SLICE_X17Y104        FDPE                                         r  ram/ram_reg[186][3]/C
                         clock pessimism             -0.249     1.798    
    SLICE_X17Y104        FDPE (Hold_fdpe_C_D)         0.066     1.864    ram/ram_reg[186][3]
  -------------------------------------------------------------------
                         required time                         -1.864    
                         arrival time                           2.080    
  -------------------------------------------------------------------
                         slack                                  0.216    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 reg_tmp/r_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ram/ram_reg[176][3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.635ns  (logic 0.141ns (22.200%)  route 0.494ns (77.800%))
  Logic Levels:           0  
  Clock Path Skew:        0.351ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.048ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.564     1.447    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y93         FDCE (Prop_fdce_C_Q)         0.141     1.588 r  reg_tmp/r_reg_reg[3]/Q
                         net (fo=258, routed)         0.494     2.082    ram/ram_reg[0][7]_0[3]
    SLICE_X15Y104        FDCE                                         r  ram/ram_reg[176][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.920     2.048    ram/CLK
    SLICE_X15Y104        FDCE                                         r  ram/ram_reg[176][3]/C
                         clock pessimism             -0.249     1.799    
    SLICE_X15Y104        FDCE (Hold_fdce_C_D)         0.066     1.865    ram/ram_reg[176][3]
  -------------------------------------------------------------------
                         required time                         -1.865    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 control_path/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_i/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.209ns (63.809%)  route 0.119ns (36.191%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    control_path/CLK
    SLICE_X8Y92          FDPE                                         r  control_path/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDPE (Prop_fdpe_C_Q)         0.164     1.610 f  control_path/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.119     1.729    counter_i/FSM_onehot_state_reg_reg[7][0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.045     1.774 r  counter_i/r_reg[4]_i_1__1/O
                         net (fo=1, routed)           0.000     1.774    counter_i/r_reg[4]_i_1__1_n_0
    SLICE_X9Y92          FDCE                                         r  counter_i/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    counter_i/CLK
    SLICE_X9Y92          FDCE                                         r  counter_i/r_reg_reg[4]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.092     1.551    counter_i/r_reg_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 control_path/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter_i/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.209ns (64.004%)  route 0.118ns (35.996%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    control_path/CLK
    SLICE_X8Y92          FDPE                                         r  control_path/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDPE (Prop_fdpe_C_Q)         0.164     1.610 f  control_path/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.118     1.728    counter_i/FSM_onehot_state_reg_reg[7][0]
    SLICE_X9Y92          LUT4 (Prop_lut4_I0_O)        0.045     1.773 r  counter_i/r_reg[5]_i_1__1/O
                         net (fo=1, routed)           0.000     1.773    counter_i/r_reg[5]_i_1__1_n_0
    SLICE_X9Y92          FDCE                                         r  counter_i/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    counter_i/CLK
    SLICE_X9Y92          FDCE                                         r  counter_i/r_reg_reg[5]/C
                         clock pessimism             -0.501     1.459    
    SLICE_X9Y92          FDCE (Hold_fdce_C_D)         0.091     1.550    counter_i/r_reg_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.773    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 uart_rx/b_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            uart_tx/b_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.209ns (57.883%)  route 0.152ns (42.117%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    uart_rx/CLK
    SLICE_X10Y91         FDCE                                         r  uart_rx/b_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y91         FDCE (Prop_fdce_C_Q)         0.164     1.610 r  uart_rx/b_reg_reg[1]/Q
                         net (fo=2, routed)           0.152     1.762    uart_tx/b_reg_reg[7]_0[1]
    SLICE_X10Y92         LUT4 (Prop_lut4_I2_O)        0.045     1.807 r  uart_tx/b_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.807    uart_tx/b_next[1]
    SLICE_X10Y92         FDCE                                         r  uart_tx/b_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.832     1.960    uart_tx/CLK
    SLICE_X10Y92         FDCE                                         r  uart_tx/b_reg_reg[1]/C
                         clock pessimism             -0.498     1.462    
    SLICE_X10Y92         FDCE (Hold_fdce_C_D)         0.120     1.582    uart_tx/b_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.807    
  -------------------------------------------------------------------
                         slack                                  0.225    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDPE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[8]/C
Low Pulse Width   Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Slow    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Fast    FDPE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y89    control_path/FSM_onehot_state_reg_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X8Y92    control_path/FSM_onehot_state_reg_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             5 Endpoints
Min Delay             5 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.523ns  (logic 3.974ns (60.923%)  route 2.549ns (39.077%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.557     5.078    uart_tx/CLK
    SLICE_X9Y93          FDPE                                         r  uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.456     5.534 r  uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           2.549     8.083    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         3.518    11.600 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000    11.600    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/ram_address_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.024ns  (logic 0.642ns (31.713%)  route 1.382ns (68.287%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.556     5.077    control_path/CLK
    SLICE_X8Y92          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  control_path/FSM_onehot_state_reg_reg[8]/Q
                         net (fo=35, routed)          1.051     6.645    control_path/Q[5]
    SLICE_X8Y90          LUT3 (Prop_lut3_I1_O)        0.124     6.769 r  control_path/ram_address_select_reg[0]_i_1/O
                         net (fo=1, routed)           0.332     7.101    control_path/ram_address_select_reg[0]_i_1_n_0
    SLICE_X8Y90          LDCE                                         r  control_path/ram_address_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/reg_tmp_select_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.530ns  (logic 0.518ns (33.857%)  route 1.012ns (66.143%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.556     5.077    control_path/CLK
    SLICE_X8Y92          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.518     5.595 r  control_path/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=34, routed)          1.012     6.607    control_path/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X12Y94         LDCE                                         r  control_path/reg_tmp_select_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/reg_j_select_reg/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        1.243ns  (logic 0.518ns (41.660%)  route 0.725ns (58.340%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.556     5.077    control_path/CLK
    SLICE_X8Y92          FDPE                                         r  control_path/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDPE (Prop_fdpe_C_Q)         0.518     5.595 r  control_path/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.725     6.320    control_path/Q[0]
    SLICE_X9Y91          LDCE                                         r  control_path/reg_j_select_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/ram_address_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        0.878ns  (logic 0.518ns (58.990%)  route 0.360ns (41.010%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.555     5.076    control_path/CLK
    SLICE_X8Y89          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.518     5.594 r  control_path/FSM_onehot_state_reg_reg[5]/Q
                         net (fo=7, routed)           0.360     5.954    control_path/Q[3]
    SLICE_X8Y90          LDCE                                         r  control_path/ram_address_select_reg[1]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/ram_address_select_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.304ns  (logic 0.164ns (53.928%)  route 0.140ns (46.072%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.562     1.445    control_path/CLK
    SLICE_X8Y89          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  control_path/FSM_onehot_state_reg_reg[5]/Q
                         net (fo=7, routed)           0.140     1.749    control_path/Q[3]
    SLICE_X8Y90          LDCE                                         r  control_path/ram_address_select_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[0]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/reg_j_select_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.434ns  (logic 0.164ns (37.754%)  route 0.270ns (62.246%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    control_path/CLK
    SLICE_X8Y92          FDPE                                         r  control_path/FSM_onehot_state_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDPE (Prop_fdpe_C_Q)         0.164     1.610 r  control_path/FSM_onehot_state_reg_reg[0]/Q
                         net (fo=14, routed)          0.270     1.881    control_path/Q[0]
    SLICE_X9Y91          LDCE                                         r  control_path/reg_j_select_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/ram_address_select_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.459ns  (logic 0.209ns (45.546%)  route 0.250ns (54.454%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.562     1.445    control_path/CLK
    SLICE_X8Y89          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y89          FDCE (Prop_fdce_C_Q)         0.164     1.609 r  control_path/FSM_onehot_state_reg_reg[3]/Q
                         net (fo=34, routed)          0.138     1.747    control_path/FSM_onehot_state_reg_reg_n_0_[3]
    SLICE_X8Y90          LUT3 (Prop_lut3_I0_O)        0.045     1.792 r  control_path/ram_address_select_reg[0]_i_1/O
                         net (fo=1, routed)           0.112     1.904    control_path/ram_address_select_reg[0]_i_1_n_0
    SLICE_X8Y90          LDCE                                         r  control_path/ram_address_select_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 control_path/FSM_onehot_state_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            control_path/reg_tmp_select_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.597ns  (logic 0.164ns (27.472%)  route 0.433ns (72.528%))
  Logic Levels:           0  
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.563     1.446    control_path/CLK
    SLICE_X8Y92          FDCE                                         r  control_path/FSM_onehot_state_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y92          FDCE (Prop_fdce_C_Q)         0.164     1.610 r  control_path/FSM_onehot_state_reg_reg[4]/Q
                         net (fo=34, routed)          0.433     2.043    control_path/FSM_onehot_state_reg_reg_n_0_[4]
    SLICE_X12Y94         LDCE                                         r  control_path/reg_tmp_select_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 uart_tx/tx_reg_reg/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.121ns  (logic 1.360ns (64.122%)  route 0.761ns (35.878%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.564     1.447    uart_tx/CLK
    SLICE_X9Y93          FDPE                                         r  uart_tx/tx_reg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y93          FDPE (Prop_fdpe_C_Q)         0.141     1.588 r  uart_tx/tx_reg_reg/Q
                         net (fo=1, routed)           0.761     2.349    tx_OBUF
    A18                  OBUF (Prop_obuf_I_O)         1.219     3.568 r  tx_OBUF_inst/O
                         net (fo=0)                   0.000     3.568    tx
    A18                                                               r  tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay          4213 Endpoints
Min Delay          4213 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[68][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X31Y96         FDCE                                         f  ram/ram_reg[68][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X31Y96         FDCE                                         r  ram/ram_reg[68][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[68][3]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X31Y96         FDCE                                         f  ram/ram_reg[68][3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X31Y96         FDCE                                         r  ram/ram_reg[68][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[68][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X31Y96         FDCE                                         f  ram/ram_reg[68][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X31Y96         FDCE                                         r  ram/ram_reg[68][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[74][0]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X30Y96         FDCE                                         f  ram/ram_reg[74][0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X30Y96         FDCE                                         r  ram/ram_reg[74][0]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[74][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X30Y96         FDPE                                         f  ram/ram_reg[74][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X30Y96         FDPE                                         r  ram/ram_reg[74][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[74][3]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X30Y96         FDPE                                         f  ram/ram_reg[74][3]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X30Y96         FDPE                                         r  ram/ram_reg[74][3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[74][5]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.134ns  (logic 1.453ns (9.600%)  route 13.681ns (90.400%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.776ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.681    15.134    ram/AR[0]
    SLICE_X30Y96         FDCE                                         f  ram/ram_reg[74][5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.435     4.776    ram/CLK
    SLICE_X30Y96         FDCE                                         r  ram/ram_reg[74][5]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[20][6]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.000ns  (logic 1.453ns (9.686%)  route 13.547ns (90.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.547    15.000    ram/AR[0]
    SLICE_X30Y80         FDCE                                         f  ram/ram_reg[20][6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.424     4.765    ram/CLK
    SLICE_X30Y80         FDCE                                         r  ram/ram_reg[20][6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[21][1]/CLR
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        15.000ns  (logic 1.453ns (9.686%)  route 13.547ns (90.314%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.765ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.765ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.547    15.000    ram/AR[0]
    SLICE_X31Y80         FDCE                                         f  ram/ram_reg[21][1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.424     4.765    ram/CLK
    SLICE_X31Y80         FDCE                                         r  ram/ram_reg[21][1]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            ram/ram_reg[22][1]/PRE
                            (recovery check against rising-edge clock sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Recovery (Max at Slow Process Corner)
  Data Path Delay:        14.991ns  (logic 1.453ns (9.691%)  route 13.538ns (90.309%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.769ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.769ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  rst_IBUF_inst/O
                         net (fo=2128, routed)       13.538    14.991    ram/AR[0]
    SLICE_X32Y83         FDPE                                         f  ram/ram_reg[22][1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        1.428     4.769    ram/CLK
    SLICE_X32Y83         FDPE                                         r  ram/ram_reg[22][1]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.293ns (71.380%)  route 0.117ns (28.620%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.410 r  ram/r_reg_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.410    reg_tmp/D[4]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[4]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.446ns  (logic 0.329ns (73.688%)  route 0.117ns (26.312%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.446 r  ram/r_reg_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.446    reg_tmp/D[5]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[5]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.486ns  (logic 0.369ns (75.851%)  route 0.117ns (24.149%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.486 r  ram/r_reg_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.486    reg_tmp/D[6]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[6]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.491ns  (logic 0.293ns (59.719%)  route 0.198ns (40.281%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.198     0.376    ram/reg_tmp_select
    SLICE_X13Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  ram/r_reg[3]_i_8__0/O
                         net (fo=1, routed)           0.000     0.421    ram/r_reg[3]_i_8__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     0.491 r  ram/r_reg_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.491    reg_tmp/D[0]
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[0]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.506ns  (logic 0.389ns (76.805%)  route 0.117ns (23.195%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.506 r  ram/r_reg_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.000     0.506    reg_tmp/D[7]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.527ns  (logic 0.329ns (62.473%)  route 0.198ns (37.527%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.198     0.376    ram/reg_tmp_select
    SLICE_X13Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  ram/r_reg[3]_i_8__0/O
                         net (fo=1, routed)           0.000     0.421    ram/r_reg[3]_i_8__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.106     0.527 r  ram/r_reg_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000     0.527    reg_tmp/D[1]
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[1]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.567ns  (logic 0.369ns (65.122%)  route 0.198ns (34.878%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.198     0.376    ram/reg_tmp_select
    SLICE_X13Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  ram/r_reg[3]_i_8__0/O
                         net (fo=1, routed)           0.000     0.421    ram/r_reg[3]_i_8__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_O[2])
                                                      0.146     0.567 r  ram/r_reg_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.567    reg_tmp/D[2]
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[2]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.587ns  (logic 0.389ns (66.311%)  route 0.198ns (33.689%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.198     0.376    ram/reg_tmp_select
    SLICE_X13Y93         LUT3 (Prop_lut3_I1_O)        0.045     0.421 r  ram/r_reg[3]_i_8__0/O
                         net (fo=1, routed)           0.000     0.421    ram/r_reg[3]_i_8__0_n_0
    SLICE_X13Y93         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.587 r  ram/r_reg_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.587    reg_tmp/D[3]
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y93         FDCE                                         r  reg_tmp/r_reg_reg[3]/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[7]_rep/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.640ns  (logic 0.389ns (60.816%)  route 0.251ns (39.184%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.506 r  ram/r_reg_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.133     0.640    reg_tmp/D[7]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]_rep/C

Slack:                    inf
  Source:                 control_path/reg_tmp_select_reg/G
                            (positive level-sensitive latch)
  Destination:            reg_tmp/r_reg_reg[7]_rep__0/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.700ns  (logic 0.389ns (55.579%)  route 0.311ns (44.421%))
  Logic Levels:           3  (CARRY4=1 LDCE=1 LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X12Y94         LDCE                         0.000     0.000 r  control_path/reg_tmp_select_reg/G
    SLICE_X12Y94         LDCE (EnToQ_ldce_G_Q)        0.178     0.178 r  control_path/reg_tmp_select_reg/Q
                         net (fo=8, routed)           0.117     0.295    ram/reg_tmp_select
    SLICE_X13Y94         LUT3 (Prop_lut3_I2_O)        0.045     0.340 r  ram/r_reg[7]_i_6__0/O
                         net (fo=1, routed)           0.000     0.340    ram/r_reg[7]_i_6__0_n_0
    SLICE_X13Y94         CARRY4 (Prop_carry4_S[0]_O[3])
                                                      0.166     0.506 r  ram/r_reg_reg[7]_i_1/O[3]
                         net (fo=3, routed)           0.193     0.700    reg_tmp/D[7]
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]_rep__0/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=2128, routed)        0.833     1.961    reg_tmp/CLK
    SLICE_X13Y94         FDCE                                         r  reg_tmp/r_reg_reg[7]_rep__0/C





