{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1561076757801 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1561076757808 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jun 20 21:25:57 2019 " "Processing started: Thu Jun 20 21:25:57 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1561076757808 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076757808 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off TP2 -c TP2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076757808 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1561076759314 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1561076759314 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_mainblock.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_mainblock.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_mainBlock " "Found entity 1: regbank_mainBlock" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076776811 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076776811 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bregister.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bregister.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bRegister " "Found entity 1: regbank_16bRegister" {  } { { "REGISTER_BANK/regbank_16bRegister.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bRegister.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076776817 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076776817 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bmux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bmux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bMUX " "Found entity 1: regbank_16bMUX" {  } { { "REGISTER_BANK/regbank_16bMUX.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bMUX.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076776824 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076776824 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/regbank_16bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/regbank_16bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 regbank_16bFF " "Found entity 1: regbank_16bFF" {  } { { "REGISTER_BANK/regbank_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076776832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076776832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/lpm_decode0.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_bank/lpm_decode0.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_decode0-SYN " "Found design unit 1: lpm_decode0-SYN" {  } { { "REGISTER_BANK/lpm_decode0.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd" 85 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777457 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_decode0 " "Found entity 1: lpm_decode0" {  } { { "REGISTER_BANK/lpm_decode0.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/lpm_decode0.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777457 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777457 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lpm_mux1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lpm_mux1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lpm_mux1-SYN " "Found design unit 1: lpm_mux1-SYN" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 55 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777467 ""} { "Info" "ISGN_ENTITY_NAME" "1 lpm_mux1 " "Found entity 1: lpm_mux1" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777467 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777467 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "registerbank.bdf 1 1 " "Found 1 design units, including 1 entities, in source file registerbank.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterBank " "Found entity 1: RegisterBank" {  } { { "RegisterBank.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/RegisterBank.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_ffff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_ffff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_ffff " "Found entity 1: z_ffff" {  } { { "ALU/z_ffff.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_ffff.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777483 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777483 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_1 " "Found entity 1: z_1" {  } { { "ALU/z_1.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777494 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777494 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/z_0.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/z_0.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 z_0 " "Found entity 1: z_0" {  } { { "ALU/z_0.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/z_0.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777501 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777501 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/maintest.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/maintest.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 maintest " "Found entity 1: maintest" {  } { { "ALU/maintest.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/maintest.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/atonota.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/atonota.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atonota " "Found entity 1: atonota" {  } { { "ALU/atonota.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/atonota.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/atoa.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/atoa.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 atoa " "Found entity 1: atoa" {  } { { "ALU/atoa.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/atoa.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/aorb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/aorb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aorb " "Found entity 1: aorb" {  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777529 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777529 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/amasb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/amasb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 amasb " "Found entity 1: amasb" {  } { { "ALU/amasb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/amasb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777535 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777535 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/alu.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/alu.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "ALU/ALU.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777544 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777544 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/aandb.bdf 1 1 " "Found 1 design units, including 1 entities, in source file alu/aandb.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 aandb " "Found entity 1: aandb" {  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777556 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777556 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter16bits.bdf 1 1 " "Found 1 design units, including 1 entities, in source file shifter16bits.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 shifter16Bits " "Found entity 1: shifter16Bits" {  } { { "shifter16Bits.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/shifter16Bits.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777577 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777577 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_16bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_16bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_16bFF " "Found entity 1: latch_16bFF" {  } { { "latch_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_16bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777597 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777597 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2in_16b.v 1 1 " "Found 1 design units, including 1 entities, in source file mux_2in_16b.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2in_16b " "Found entity 1: mux_2in_16b" {  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_counter.v 1 1 " "Found 1 design units, including 1 entities, in source file pc_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC_counter " "Found entity 1: PC_counter" {  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom_program.v 1 1 " "Found 1 design units, including 1 entities, in source file rom_program.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_program " "Found entity 1: ROM_program" {  } { { "ROM_program.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM_program.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/ifu_block.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/ifu_block.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 IFU_block " "Found entity 1: IFU_block" {  } { { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777643 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777643 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/bloque_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/bloque_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE_1 " "Found entity 1: BLOQUE_1" {  } { { "IFU/BLOQUE_1.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/BLOQUE_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.bdf 1 1 " "Found 1 design units, including 1 entities, in source file rom.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 ROM " "Found entity 1: ROM" {  } { { "ROM.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ROM.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "x_mux_y.v 1 1 " "Found 1 design units, including 1 entities, in source file x_mux_y.v" { { "Info" "ISGN_ENTITY_NAME" "1 X_mux_Y " "Found entity 1: X_mux_Y" {  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 INSTRUCTION_decoder " "Found entity 1: INSTRUCTION_decoder" {  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777677 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777677 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_mux.bdf 1 1 " "Found 1 design units, including 1 entities, in source file xy_mux.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 XY_mux " "Found entity 1: XY_mux" {  } { { "XY_mux.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xy_inmux.v 1 1 " "Found 1 design units, including 1 entities, in source file xy_inmux.v" { { "Info" "ISGN_ENTITY_NAME" "1 XY_inMUX " "Found entity 1: XY_inMUX" {  } { { "XY_inMUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_inMUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777695 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777695 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram/data_ram.v 1 1 " "Found 1 design units, including 1 entities, in source file data_ram/data_ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 DATA_RAM " "Found entity 1: DATA_RAM" {  } { { "DATA_RAM/DATA_RAM.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777708 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777708 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/bloque1_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/bloque1_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BLOQUE1_MUX " "Found entity 1: BLOQUE1_MUX" {  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/pipeline.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/pipeline.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 Pipeline " "Found entity 1: Pipeline" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777731 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777731 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/uc2.bdf 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/uc2.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 UC2 " "Found entity 1: UC2" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/uc2_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/uc2_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 UC2_decoder " "Found entity 1: UC2_decoder" {  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777749 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777749 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_bus.bdf 1 1 " "Found 1 design units, including 1 entities, in source file test_bus.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 TEST_BUS " "Found entity 1: TEST_BUS" {  } { { "TEST_BUS.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/TEST_BUS.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777755 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777755 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank/bus_mux.v 1 1 " "Found 1 design units, including 1 entities, in source file register_bank/bus_mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 BUS_MUX " "Found entity 1: BUS_MUX" {  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777767 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777767 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_carry.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_carry.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_carry " "Found entity 1: mux_carry" {  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777779 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777779 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/addercarry.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/addercarry.v" { { "Info" "ISGN_ENTITY_NAME" "1 adderCarry " "Found entity 1: adderCarry" {  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777793 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777793 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu/mux_1.v 1 1 " "Found 1 design units, including 1 entities, in source file alu/mux_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux_1 " "Found entity 1: mux_1" {  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777805 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline/compare_uc2.v 1 1 " "Found 1 design units, including 1 entities, in source file pipeline/compare_uc2.v" { { "Info" "ISGN_ENTITY_NAME" "1 COMPARE_UC2 " "Found entity 1: COMPARE_UC2" {  } { { "PIPELINE/COMPARE_UC2.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/rom_programa.v 1 1 " "Found 1 design units, including 1 entities, in source file ifu/rom_programa.v" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_programa " "Found entity 1: ROM_programa" {  } { { "IFU/ROM_programa.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/ROM_programa.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777833 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777833 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "latch_8bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file latch_8bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_8bFF " "Found entity 1: latch_8bFF" {  } { { "latch_8bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_8bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777842 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777842 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ifu/latch_14bff.bdf 1 1 " "Found 1 design units, including 1 entities, in source file ifu/latch_14bff.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 latch_14bFF " "Found entity 1: latch_14bFF" {  } { { "IFU/latch_14bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/latch_14bFF.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076777849 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777849 ""}
{ "Info" "ISGN_SKIPPING_DUP_FILE" "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM.v C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v " "File \"C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM.v\" is a duplicate of already analyzed file \"C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v\" (same filename, same library name and same md5 digest). Skipping analysis of this file." {  } {  } 0 15248 "File \"%1!s!\" is a duplicate of already analyzed file \"%2!s!\" (same filename, same library name and same md5 digest). Skipping analysis of this file." 0 0 "Analysis & Synthesis" 0 -1 1561076777857 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_ram.v 0 0 " "Found 0 design units, including 0 entities, in source file data_ram.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076777858 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1561076778521 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -376 208 256 -376 "" "" } { -648 191 208 -376 "ROM\[44..10\]" "" } { -696 512 880 -696 "" "" } { -664 176 240 -647 "ROM\[62..0\]" "" } { -608 1096 1272 -584 "MIR\[72..0\]" "" } { -696 880 880 -560 "" "" } { -576 880 1096 -559 "MIR\[9..3\]" "" } { -584 1096 1096 -560 "" "" } { -648 608 608 -488 "" "" } { -648 560 560 -456 "" "" } { -648 536 536 -440 "" "" } { -648 632 632 -504 "" "" } { -648 584 584 -472 "" "" } { -648 488 488 -408 "" "" } { -648 464 464 -392 "" "" } { -520 632 791 -503 "ROM\[62..59\]" "" } { -504 608 793 -487 "ROM\[58..57\]" "" } { -488 584 796 -471 "ROM\[56..51\]" "" } { -472 560 792 -455 "ROM\[50..45\]" "" } { -440 512 778 -423 "ROM\[9..3\]" "" } { -424 488 776 -407 "ROM\[2\]" "" } { -408 464 776 -391 "ROM\[1\]" "" } { -456 536 776 -439 "ROM\[0\]" "" } { -560 1096 1096 -520 "" "" } { -520 1096 1096 -504 "" "" } { -504 1096 1096 -488 "" "" } { -488 1096 1096 -472 "" "" } { -440 1096 1096 -424 "" "" } { -424 1096 1096 -408 "" "" } { -408 1096 1096 -392 "" "" } { -648 608 632 -648 "" "" } { -648 512 536 -648 "" "" } { -648 536 560 -648 "" "" } { -648 560 584 -648 "" "" } { -648 584 608 -648 "" "" } { -648 488 512 -648 "" "" } { -648 464 488 -648 "" "" } { -696 512 512 -648 "" "" } { -648 512 512 -424 "" "" } { -536 981 1096 -519 "MIR\[44..10\]" "" } { -520 981 1096 -503 "MIR\[58..57\]" "" } { -504 992 1096 -487 "MIR\[0\]" "" } { -488 992 1096 -471 "MIR\[62..59\]" "" } { -456 992 1096 -439 "MIR\[2\]" "" } { -440 979 1096 -423 "MIR\[56..51\]" "" } { -424 976 1096 -407 "MIR\[50..45\]" "" } { -408 977 1096 -391 "MIR\[72..63\]" "" } { -472 992 1096 -455 "MIR\[1\]" "" } { -472 1096 1096 -456 "" "" } { -456 1096 1096 -440 "" "" } { -712 312 336 -712 "" "" } { -648 208 312 -648 "" "" } { -715 296 313 -648 "ROM\[62..59\]" "" } { -576 400 432 -576 "" "" } { -664 312 436 -647 "ROM\[62..0\]" "" } { -648 432 464 -648 "" "" } { -648 416 433 -576 "ROM\[0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1561076778524 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Pipeline Pipeline:inst5 " "Elaborating entity \"Pipeline\" for hierarchy \"Pipeline:inst5\"" {  } { { "main.bdf" "inst5" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -552 776 992 -296 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076778531 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 128 112 112 160 "" "" } { 160 112 112 192 "" "" } { 224 112 112 256 "" "" } { 256 112 112 288 "" "" } { 288 112 112 320 "" "" } { 192 112 112 224 "" "" } { 96 112 112 128 "" "" } { 240 72 152 240 "" "" } { 224 72 72 240 "" "" } { 176 72 168 176 "" "" } { 160 72 72 176 "" "" } { 144 72 184 144 "" "" } { 128 72 72 144 "" "" } { 224 56 72 224 "" "" } { 208 58 112 225 "data\[9..3\]" "" } { 160 56 72 160 "" "" } { 144 58 114 161 "data\[50..45\]" "" } { 128 56 72 128 "" "" } { 112 58 114 129 "data\[56..51\]" "" } { 16 56 122 33 "data\[72..63\]" "" } { 32 112 112 64 "" "" } { 64 112 112 96 "" "" } { 48 56 122 65 "data\[62..59\]" "" } { 80 56 122 97 "data\[58..57\]" "" } { 176 56 114 193 "data\[44..10\]" "" } { 240 56 112 257 "data\[2\]" "" } { 272 56 112 289 "data\[1\]" "" } { 304 56 120 321 "data\[0\]" "" } { 208 112 216 225 "data\[72..0\]" "" } { 240 152 152 680 "" "" } { 176 168 168 664 "" "" } { 144 184 184 648 "" "" } { 664 168 1424 664 "" "" } { 680 152 1424 680 "" "" } { 648 184 1424 648 "" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1561076778534 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2 Pipeline:inst5\|UC2:inst4 " "Elaborating entity \"UC2\" for hierarchy \"Pipeline:inst5\|UC2:inst4\"" {  } { { "PIPELINE/Pipeline.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 616 1424 1648 808 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076778540 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { -496 -376 -320 -479 "A_DEC\[0\]" "" } { -480 -344 -344 -464 "" "" } { -464 -344 -344 -448 "" "" } { -448 -344 -344 -432 "" "" } { -432 -344 -344 -416 "" "" } { -416 -344 -344 -400 "" "" } { -400 -344 -344 -384 "" "" } { -384 -344 -344 -368 "" "" } { -368 -344 -344 -352 "" "" } { -352 -344 -344 -336 "" "" } { -336 -344 -344 -320 "" "" } { -320 -344 -344 -304 "" "" } { -304 -344 -344 -288 "" "" } { -288 -344 -344 -272 "" "" } { -272 -344 -344 -256 "" "" } { -256 -344 -344 -240 "" "" } { -240 -344 -344 -224 "" "" } { -224 -344 -344 -208 "" "" } { -208 -344 -344 -192 "" "" } { -192 -344 -344 -176 "" "" } { -176 -344 -344 -160 "" "" } { -160 -344 -344 -144 "" "" } { -144 -344 -344 -128 "" "" } { -128 -344 -344 -112 "" "" } { -112 -344 -344 -96 "" "" } { -96 -344 -344 -80 "" "" } { -80 -344 -344 -64 "" "" } { -64 -344 -344 -48 "" "" } { -48 -344 -344 -32 "" "" } { -32 -344 -344 -16 "" "" } { -16 -344 -344 0 "" "" } { 0 -344 -344 16 "" "" } { 16 -344 -344 32 "" "" } { 32 -344 -344 48 "" "" } { 48 -344 -344 64 "" "" } { 64 -344 -344 80 "" "" } { -480 -376 -312 -463 "A_DEC\[1\]" "" } { -464 -376 -314 -447 "A_DEC\[2\]" "" } { -448 -376 -317 -431 "A_DEC\[3\]" "" } { -432 -376 -312 -415 "A_DEC\[4\]" "" } { -416 -376 -312 -399 "A_DEC\[5\]" "" } { -400 -376 -316 -383 "A_DEC\[6\]" "" } { -384 -376 -318 -367 "A_DEC\[7\]" "" } { -368 -376 -312 -351 "A_DEC\[8\]" "" } { -352 -376 -309 -335 "A_DEC\[9\]" "" } { -336 -376 -303 -319 "A_DEC\[10\]" "" } { -320 -376 -306 -303 "A_DEC\[11\]" "" } { -304 -376 -307 -287 "A_DEC\[12\]" "" } { -288 -376 -304 -271 "A_DEC\[13\]" "" } { -272 -376 -303 -255 "A_DEC\[14\]" "" } { -256 -376 -307 -239 "A_DEC\[15\]" "" } { -240 -376 -307 -223 "A_DEC\[16\]" "" } { -224 -376 -311 -207 "A_DEC\[17\]" "" } { -208 -376 -303 -191 "A_DEC\[18\]" "" } { -192 -376 -307 -175 "A_DEC\[19\]" "" } { -176 -376 -306 -159 "A_DEC\[20\]" "" } { -160 -376 -307 -143 "A_DEC\[21\]" "" } { -144 -376 -304 -127 "A_DEC\[22\]" "" } { -128 -376 -304 -111 "A_DEC\[23\]" "" } { -112 -376 -307 -95 "A_DEC\[24\]" "" } { -96 -376 -309 -79 "A_DEC\[25\]" "" } { -80 -376 -314 -63 "A_DEC\[26\]" "" } { -64 -376 -310 -47 "A_DEC\[27\]" "" } { -48 -376 -309 -31 "A_DEC\[28\]" "" } { -32 -376 -307 -15 "A_DEC\[29\]" "" } { -16 -376 -303 1 "A_DEC\[30\]" "" } { 0 -376 -304 17 "A_DEC\[31\]" "" } { 16 -376 -311 33 "A_DEC\[32\]" "" } { 32 -376 -307 49 "A_DEC\[33\]" "" } { 48 -376 -307 65 "A_DEC\[34\]" "" } { 64 -376 -303 81 "A_DEC\[35\]" "" } { -496 -344 -194 -479 "A_DEC\[34..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1561076778543 ""}
{ "Warning" "WGDFX_NO_SUPERSET_FOUND" "" "No superset bus at connection" {  } { { "PIPELINE/UC2.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 160 -336 -336 176 "" "" } { 176 -336 -336 192 "" "" } { 192 -336 -336 208 "" "" } { 208 -336 -336 224 "" "" } { 224 -336 -336 240 "" "" } { 240 -336 -336 256 "" "" } { 256 -336 -336 272 "" "" } { 272 -336 -336 288 "" "" } { 288 -336 -336 304 "" "" } { 304 -336 -336 320 "" "" } { 320 -336 -336 336 "" "" } { 336 -336 -336 352 "" "" } { 352 -336 -336 368 "" "" } { 368 -336 -336 384 "" "" } { 384 -336 -336 400 "" "" } { 400 -336 -336 416 "" "" } { 416 -336 -336 432 "" "" } { 432 -336 -336 448 "" "" } { 448 -336 -336 464 "" "" } { 464 -336 -336 480 "" "" } { 480 -336 -336 496 "" "" } { 496 -336 -336 512 "" "" } { 512 -336 -336 528 "" "" } { 528 -336 -336 544 "" "" } { 544 -336 -336 560 "" "" } { 560 -336 -336 576 "" "" } { 576 -336 -336 592 "" "" } { 592 -336 -336 608 "" "" } { 608 -336 -336 624 "" "" } { 624 -336 -336 640 "" "" } { 640 -336 -336 656 "" "" } { 656 -336 -336 672 "" "" } { 672 -336 -336 688 "" "" } { 688 -336 -336 704 "" "" } { 704 -336 -336 720 "" "" } { 144 -376 -305 161 "B_DEC\[0\]" "" } { 160 -376 -301 177 "B_DEC\[1\]" "" } { 176 -376 -305 193 "B_DEC\[2\]" "" } { 192 -376 -321 209 "B_DEC\[3\]" "" } { 208 -376 -316 225 "B_DEC\[4\]" "" } { 224 -376 -303 241 "B_DEC\[5\]" "" } { 240 -376 -301 257 "B_DEC\[6\]" "" } { 256 -376 -305 273 "B_DEC\[7\]" "" } { 272 -376 -303 289 "B_DEC\[8\]" "" } { 288 -376 -298 305 "B_DEC\[9\]" "" } { 304 -376 -296 321 "B_DEC\[10\]" "" } { 320 -376 -309 337 "B_DEC\[11\]" "" } { 336 -376 -299 353 "B_DEC\[12\]" "" } { 352 -376 -296 369 "B_DEC\[13\]" "" } { 368 -376 -307 385 "B_DEC\[14\]" "" } { 384 -376 -308 401 "B_DEC\[15\]" "" } { 400 -376 -298 417 "B_DEC\[16\]" "" } { 416 -376 -323 433 "B_DEC\[17\]" "" } { 432 -376 -298 449 "B_DEC\[18\]" "" } { 448 -376 -296 465 "B_DEC\[19\]" "" } { 464 -376 -301 481 "B_DEC\[20\]" "" } { 480 -376 -295 497 "B_DEC\[21\]" "" } { 496 -376 -300 513 "B_DEC\[22\]" "" } { 512 -376 -301 529 "B_DEC\[23\]" "" } { 528 -376 -295 545 "B_DEC\[24\]" "" } { 544 -376 -303 561 "B_DEC\[25\]" "" } { 560 -376 -302 577 "B_DEC\[26\]" "" } { 576 -376 -306 593 "B_DEC\[27\]" "" } { 592 -376 -309 609 "B_DEC\[28\]" "" } { 608 -376 -302 625 "B_DEC\[29\]" "" } { 624 -376 -299 641 "B_DEC\[30\]" "" } { 640 -376 -303 657 "B_DEC\[31\]" "" } { 656 -376 -298 673 "B_DEC\[32\]" "" } { 672 -376 -302 689 "B_DEC\[33\]" "" } { 688 -376 -293 705 "B_DEC\[34\]" "" } { 704 -376 -300 721 "B_DEC\[35\]" "" } { 416 -336 -32 433 "B_DEC\[34..0\]" "" } } } }  } 0 275002 "No superset bus at connection" 0 0 "Analysis & Synthesis" 0 -1 1561076778543 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COMPARE_UC2 Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6 " "Elaborating entity \"COMPARE_UC2\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\"" {  } { { "PIPELINE/UC2.bdf" "inst6" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 96 528 656 192 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076778568 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_compare Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborating entity \"lpm_compare\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "PIPELINE/COMPARE_UC2.v" "LPM_COMPARE_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076778852 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component " "Elaborated megafunction instantiation \"Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component\"" {  } { { "PIPELINE/COMPARE_UC2.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v" 62 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076778865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component " "Instantiated megafunction \"Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation UNSIGNED " "Parameter \"lpm_representation\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076778866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COMPARE " "Parameter \"lpm_type\" = \"LPM_COMPARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076778866 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076778866 ""}  } { { "PIPELINE/COMPARE_UC2.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/COMPARE_UC2.v" 62 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076778866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_fng.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_fng.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_fng " "Found entity 1: cmpr_fng" {  } { { "db/cmpr_fng.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/cmpr_fng.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076779039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076779039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cmpr_fng Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_fng:auto_generated " "Elaborating entity \"cmpr_fng\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|COMPARE_UC2:inst6\|lpm_compare:LPM_COMPARE_component\|cmpr_fng:auto_generated\"" {  } { { "lpm_compare.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_compare.tdf" 280 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779051 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UC2_decoder Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3 " "Elaborating entity \"UC2_decoder\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\"" {  } { { "PIPELINE/UC2.bdf" "inst3" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2.bdf" { { 128 -504 -376 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779095 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "PIPELINE/UC2_decoder.v" "LPM_DECODE_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779223 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component\"" {  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779225 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 64 " "Parameter \"lpm_decodes\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779225 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 6 " "Parameter \"lpm_width\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779225 ""}  } { { "PIPELINE/UC2_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/UC2_decoder.v" 200 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076779225 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_3df.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_3df.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_3df " "Found entity 1: decode_3df" {  } { { "db/decode_3df.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_3df.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076779336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076779336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_3df Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component\|decode_3df:auto_generated " "Elaborating entity \"decode_3df\" for hierarchy \"Pipeline:inst5\|UC2:inst4\|UC2_decoder:inst3\|lpm_decode:LPM_DECODE_component\|decode_3df:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779345 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF Pipeline:inst5\|LPM_FF:inst2 " "Elaborating entity \"LPM_FF\" for hierarchy \"Pipeline:inst5\|LPM_FF:inst2\"" {  } { { "PIPELINE/Pipeline.bdf" "inst2" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779757 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|LPM_FF:inst2 " "Elaborated megafunction instantiation \"Pipeline:inst5\|LPM_FF:inst2\"" {  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779760 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|LPM_FF:inst2 " "Instantiated megafunction \"Pipeline:inst5\|LPM_FF:inst2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779760 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 73 " "Parameter \"LPM_WIDTH\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779760 ""}  } { { "PIPELINE/Pipeline.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 104 1080 1256 248 "inst2" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076779760 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOQUE1_MUX Pipeline:inst5\|BLOQUE1_MUX:inst7 " "Elaborating entity \"BLOQUE1_MUX\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\"" {  } { { "PIPELINE/Pipeline.bdf" "inst7" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/Pipeline.bdf" { { 128 832 976 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "PIPELINE/BLOQUE1_MUX.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779902 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\"" {  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076779905 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 73 " "Parameter \"lpm_width\" = \"73\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779905 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076779905 ""}  } { { "PIPELINE/BLOQUE1_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PIPELINE/BLOQUE1_MUX.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076779905 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_0tc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_0tc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_0tc " "Found entity 1: mux_0tc" {  } { { "db/mux_0tc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_0tc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076779998 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076779998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_0tc Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\|mux_0tc:auto_generated " "Elaborating entity \"mux_0tc\" for hierarchy \"Pipeline:inst5\|BLOQUE1_MUX:inst7\|lpm_mux:LPM_MUX_component\|mux_0tc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780005 ""}
{ "Warning" "WSGN_SEARCH_FILE" "rom_cs.v 1 1 " "Using design file rom_cs.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 ROM_CS " "Found entity 1: ROM_CS" {  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076780164 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561076780164 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_CS ROM_CS:inst1 " "Elaborating entity \"ROM_CS\" for hierarchy \"ROM_CS:inst1\"" {  } { { "main.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780168 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram ROM_CS:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"ROM_CS:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_cs.v" "altsyncram_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780336 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ROM_CS:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"ROM_CS:inst1\|altsyncram:altsyncram_component\"" {  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780339 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ROM_CS:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"ROM_CS:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file C:/Users/Rodrigo/Documents/GitHub/TP2/Control Store/control_store.mif " "Parameter \"init_file\" = \"C:/Users/Rodrigo/Documents/GitHub/TP2/Control Store/control_store.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 63 " "Parameter \"width_a\" = \"63\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780339 ""}  } { { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076780339 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nmf1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nmf1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nmf1 " "Found entity 1: altsyncram_nmf1" {  } { { "db/altsyncram_nmf1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_nmf1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076780454 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076780454 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nmf1 ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_nmf1:auto_generated " "Elaborating entity \"altsyncram_nmf1\" for hierarchy \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_nmf1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780466 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFU_block IFU_block:BLOQUE_CON_PC " "Elaborating entity \"IFU_block\" for hierarchy \"IFU_block:BLOQUE_CON_PC\"" {  } { { "main.bdf" "BLOQUE_CON_PC" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -400 -216 -552 "BLOQUE_CON_PC" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780784 ""}
{ "Warning" "WGDFX_SYMBOLS_OVERLAP_WARNING" "NOT inst5 " "Block or symbol \"NOT\" of instance \"inst5\" overlaps another block or symbol" {  } { { "IFU/IFU_block.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 272 -112 -64 304 "inst5" "" } } } }  } 0 275011 "Block or symbol \"%1!s!\" of instance \"%2!s!\" overlaps another block or symbol" 0 0 "Analysis & Synthesis" 0 -1 1561076780787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_14bFF IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2 " "Elaborating entity \"latch_14bFF\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\"" {  } { { "IFU/IFU_block.bdf" "inst2" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 232 1008 1184 328 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780798 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst\"" {  } { { "IFU/latch_14bFF.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/latch_14bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780810 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst " "Elaborated megafunction instantiation \"IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst\"" {  } { { "IFU/latch_14bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/latch_14bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780812 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst " "Instantiated megafunction \"IFU_block:BLOQUE_CON_PC\|latch_14bFF:inst2\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780812 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 14 " "Parameter \"LPM_WIDTH\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780812 ""}  } { { "IFU/latch_14bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/latch_14bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076780812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ROM_programa IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1 " "Elaborating entity \"ROM_programa\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\"" {  } { { "IFU/IFU_block.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 168 520 736 296 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780839 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component\"" {  } { { "IFU/ROM_programa.v" "altsyncram_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/ROM_programa.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780887 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component\"" {  } { { "IFU/ROM_programa.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/ROM_programa.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076780907 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component " "Instantiated megafunction \"IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_aclr_a NONE " "Parameter \"address_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./IFU/programTest.mif " "Parameter \"init_file\" = \"./IFU/programTest.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 2048 " "Parameter \"numwords_a\" = \"2048\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 11 " "Parameter \"widthad_a\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 14 " "Parameter \"width_a\" = \"14\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076780908 ""}  } { { "IFU/ROM_programa.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/ROM_programa.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076780908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_53b1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_53b1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_53b1 " "Found entity 1: altsyncram_53b1" {  } { { "db/altsyncram_53b1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_53b1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076781039 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076781039 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_53b1 IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component\|altsyncram_53b1:auto_generated " "Elaborating entity \"altsyncram_53b1\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|ROM_programa:inst1\|altsyncram:altsyncram_component\|altsyncram_53b1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_counter IFU_block:BLOQUE_CON_PC\|PC_counter:inst " "Elaborating entity \"PC_counter\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\"" {  } { { "IFU/IFU_block.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 120 312 456 264 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781216 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PC_counter.v" "LPM_COUNTER_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781399 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\"" {  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781400 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781400 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 11 " "Parameter \"lpm_width\" = \"11\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781400 ""}  } { { "PC_counter.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/PC_counter.v" 70 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076781400 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_sej.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_sej.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_sej " "Found entity 1: cntr_sej" {  } { { "db/cntr_sej.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/cntr_sej.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076781550 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076781550 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_sej IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_sej:auto_generated " "Elaborating entity \"cntr_sej\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|PC_counter:inst\|lpm_counter:LPM_COUNTER_component\|cntr_sej:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_counter.tdf" 258 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781556 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BLOQUE_1 IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4 " "Elaborating entity \"BLOQUE_1\" for hierarchy \"IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4\"" {  } { { "IFU/IFU_block.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/IFU/IFU_block.bdf" { { 344 96 256 472 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU ALU:inst4 " "Elaborating entity \"ALU\" for hierarchy \"ALU:inst4\"" {  } { { "main.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 56 680 848 184 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781598 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_carry ALU:inst4\|mux_carry:inst10 " "Elaborating entity \"mux_carry\" for hierarchy \"ALU:inst4\|mux_carry:inst10\"" {  } { { "ALU/ALU.bdf" "inst10" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 816 1904 1984 1072 "inst10" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781621 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_carry.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781644 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 1 " "Parameter \"lpm_width\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781645 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781645 ""}  } { { "ALU/mux_carry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_carry.v" 100 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076781645 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_ssc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076781738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076781738 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ssc ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\|mux_ssc:auto_generated " "Elaborating entity \"mux_ssc\" for hierarchy \"ALU:inst4\|mux_carry:inst10\|lpm_mux:LPM_MUX_component\|mux_ssc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "amasb ALU:inst4\|amasb:AplusBplusCARRY " "Elaborating entity \"amasb\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\"" {  } { { "ALU/ALU.bdf" "AplusBplusCARRY" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 960 1152 1304 1056 "AplusBplusCARRY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adderCarry ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst " "Elaborating entity \"adderCarry\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\"" {  } { { "ALU/amasb.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/amasb.bdf" { { 256 608 768 384 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781782 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_add_sub ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborating entity \"lpm_add_sub\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/adderCarry.v" "LPM_ADD_SUB_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781921 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Elaborated megafunction instantiation \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\"" {  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076781922 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component " "Instantiated megafunction \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction ADD " "Parameter \"lpm_direction\" = \"ADD\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES " "Parameter \"lpm_hint\" = \"ONE_INPUT_IS_CONSTANT=NO,CIN_USED=YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_representation SIGNED " "Parameter \"lpm_representation\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_ADD_SUB " "Parameter \"lpm_type\" = \"LPM_ADD_SUB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781923 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076781923 ""}  } { { "ALU/adderCarry.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/adderCarry.v" 71 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076781923 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_vci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_vci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_vci " "Found entity 1: add_sub_vci" {  } { { "db/add_sub_vci.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/add_sub_vci.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076782032 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076782032 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_sub_vci ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vci:auto_generated " "Elaborating entity \"add_sub_vci\" for hierarchy \"ALU:inst4\|amasb:AplusBplusCARRY\|adderCarry:inst\|lpm_add_sub:LPM_ADD_SUB_component\|add_sub_vci:auto_generated\"" {  } { { "lpm_add_sub.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_add_sub.tdf" 118 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782040 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_1 ALU:inst4\|mux_1:inst11 " "Elaborating entity \"mux_1\" for hierarchy \"ALU:inst4\|mux_1:inst11\"" {  } { { "ALU/ALU.bdf" "inst11" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 648 1424 1568 904 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782146 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_1.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782163 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\"" {  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 13 " "Parameter \"lpm_size\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782165 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 4 " "Parameter \"lpm_widths\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782165 ""}  } { { "ALU/mux_1.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/mux_1.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782165 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_iuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_iuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_iuc " "Found entity 1: mux_iuc" {  } { { "db/mux_iuc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_iuc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076782301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076782301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_iuc ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated " "Elaborating entity \"mux_iuc\" for hierarchy \"ALU:inst4\|mux_1:inst11\|lpm_mux:LPM_MUX_component\|mux_iuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782312 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atoa ALU:inst4\|atoa:WIRE_A " "Elaborating entity \"atoa\" for hierarchy \"ALU:inst4\|atoa:WIRE_A\"" {  } { { "ALU/ALU.bdf" "WIRE_A" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 440 1152 1296 536 "WIRE_A" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_ffff ALU:inst4\|z_ffff:inst4 " "Elaborating entity \"z_ffff\" for hierarchy \"ALU:inst4\|z_ffff:inst4\"" {  } { { "ALU/ALU.bdf" "inst4" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1504 1152 1296 1600 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782339 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "atonota ALU:inst4\|atonota:inst " "Elaborating entity \"atonota\" for hierarchy \"ALU:inst4\|atonota:inst\"" {  } { { "ALU/ALU.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 656 1152 1304 752 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782344 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aorb ALU:inst4\|aorb:AORB " "Elaborating entity \"aorb\" for hierarchy \"ALU:inst4\|aorb:AORB\"" {  } { { "ALU/ALU.bdf" "AORB" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1072 1152 1296 1168 "AORB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782350 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_OR ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Elaborating entity \"LPM_OR\" for hierarchy \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\"" {  } { { "ALU/aorb.bdf" "OR_DOS" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782435 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Elaborated megafunction instantiation \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\"" {  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782439 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS " "Instantiated megafunction \"ALU:inst4\|aorb:AORB\|LPM_OR:OR_DOS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782440 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782440 ""}  } { { "ALU/aorb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aorb.bdf" { { 240 808 928 296 "OR_DOS" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "aandb ALU:inst4\|aandb:AANDB " "Elaborating entity \"aandb\" for hierarchy \"ALU:inst4\|aandb:AANDB\"" {  } { { "ALU/ALU.bdf" "AANDB" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1192 1152 1296 1288 "AANDB" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782455 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_AND ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Elaborating entity \"LPM_AND\" for hierarchy \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\"" {  } { { "ALU/aandb.bdf" "AND_DOS" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782552 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Elaborated megafunction instantiation \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\"" {  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782554 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS " "Instantiated megafunction \"ALU:inst4\|aandb:AANDB\|LPM_AND:AND_DOS\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782554 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782554 ""}  } { { "ALU/aandb.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/aandb.bdf" { { 264 816 936 320 "AND_DOS" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782554 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_0 ALU:inst4\|z_0:inst2 " "Elaborating entity \"z_0\" for hierarchy \"ALU:inst4\|z_0:inst2\"" {  } { { "ALU/ALU.bdf" "inst2" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1296 1152 1296 1392 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z_1 ALU:inst4\|z_1:inst3 " "Elaborating entity \"z_1\" for hierarchy \"ALU:inst4\|z_1:inst3\"" {  } { { "ALU/ALU.bdf" "inst3" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/ALU/ALU.bdf" { { 1400 1152 1296 1496 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782571 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_16bFF latch_16bFF:inst8 " "Elaborating entity \"latch_16bFF\" for hierarchy \"latch_16bFF:inst8\"" {  } { { "main.bdf" "inst8" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -8 368 544 88 "inst8" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF latch_16bFF:inst8\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"latch_16bFF:inst8\|LPM_FF:inst\"" {  } { { "latch_16bFF.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782588 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "latch_16bFF:inst8\|LPM_FF:inst " "Elaborated megafunction instantiation \"latch_16bFF:inst8\|LPM_FF:inst\"" {  } { { "latch_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782592 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "latch_16bFF:inst8\|LPM_FF:inst " "Instantiated megafunction \"latch_16bFF:inst8\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782592 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782592 ""}  } { { "latch_16bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_16bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782592 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2in_16b mux_2in_16b:XKMmuxY " "Elaborating entity \"mux_2in_16b\" for hierarchy \"mux_2in_16b:XKMmuxY\"" {  } { { "main.bdf" "XKMmuxY" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -24 -288 -144 56 "XKMmuxY" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2in_16b.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782630 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\"" {  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782633 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782633 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782633 ""}  } { { "mux_2in_16b.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/mux_2in_16b.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_tsc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_tsc " "Found entity 1: mux_tsc" {  } { { "db/mux_tsc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_tsc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076782736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076782736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_tsc mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated " "Elaborating entity \"mux_tsc\" for hierarchy \"mux_2in_16b:XKMmuxY\|lpm_mux:LPM_MUX_component\|mux_tsc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782743 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_mainBlock regbank_mainBlock:inst11 " "Elaborating entity \"regbank_mainBlock\" for hierarchy \"regbank_mainBlock:inst11\"" {  } { { "main.bdf" "inst11" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 16 -584 -400 176 "inst11" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782766 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782771 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782772 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782773 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R10\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R10\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R12\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R12\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R13\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R13\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R14\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R14\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782774 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R15\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R15\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R16\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R16\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R17\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R17\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R18\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R18\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R19\[15..0\] TOMUX_R1 " "Bus \"TOMUX_R19\[15..0\]\" found using same base name as \"TOMUX_R1\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R20\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R20\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R22\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R22\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R23\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R23\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R24\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R24\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R25\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R25\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R26\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R26\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R27\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R27\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R28\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R28\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R29\[15..0\] TOMUX_R2 " "Bus \"TOMUX_R29\[15..0\]\" found using same base name as \"TOMUX_R2\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_INCONSISTENT_BASE_NAME" "TOMUX_R30\[15..0\] TOMUX_R3 " "Bus \"TOMUX_R30\[15..0\]\" found using same base name as \"TOMUX_R3\", which might lead to a name conflict." {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275083 "Bus \"%1!s!\" found using same base name as \"%2!s!\", which might lead to a name conflict." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R1 " "Converted elements in bus name \"TOMUX_R1\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 640 760 921 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2304 1376 1462 2321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R1\[15..0\] TOMUX_R115..0 " "Converted element name(s) from \"TOMUX_R1\[15..0\]\" to \"TOMUX_R115..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1304 1496 1582 1321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 640 760 921 "TOMUX_R1\[15..0\]" "" } { 2304 1376 1462 2321 "TOMUX_R1\[15..0\]" "" } { 1304 1496 1582 1321 "TOMUX_R1\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R10 " "Converted elements in bus name \"TOMUX_R10\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R10\[15..0\] TOMUX_R1015..0 " "Converted element name(s) from \"TOMUX_R10\[15..0\]\" to \"TOMUX_R1015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782775 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2184 640 760 2201 "TOMUX_R10\[15..0\]" "" } { 2160 1376 1468 2177 "TOMUX_R10\[15..0\]" "" } { 1160 1496 1588 1177 "TOMUX_R10\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782775 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R12 " "Converted elements in bus name \"TOMUX_R12\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R12\[15..0\] TOMUX_R1215..0 " "Converted element name(s) from \"TOMUX_R12\[15..0\]\" to \"TOMUX_R1215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2456 640 760 2473 "TOMUX_R12\[15..0\]" "" } { 2128 1376 1468 2145 "TOMUX_R12\[15..0\]" "" } { 1128 1496 1588 1145 "TOMUX_R12\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R13 " "Converted elements in bus name \"TOMUX_R13\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R13\[15..0\] TOMUX_R1315..0 " "Converted element name(s) from \"TOMUX_R13\[15..0\]\" to \"TOMUX_R1315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2600 640 760 2617 "TOMUX_R13\[15..0\]" "" } { 2112 1376 1468 2129 "TOMUX_R13\[15..0\]" "" } { 1112 1496 1588 1129 "TOMUX_R13\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R14 " "Converted elements in bus name \"TOMUX_R14\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R14\[15..0\] TOMUX_R1415..0 " "Converted element name(s) from \"TOMUX_R14\[15..0\]\" to \"TOMUX_R1415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2744 640 760 2761 "TOMUX_R14\[15..0\]" "" } { 2096 1376 1468 2113 "TOMUX_R14\[15..0\]" "" } { 1096 1496 1588 1113 "TOMUX_R14\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R15 " "Converted elements in bus name \"TOMUX_R15\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R15\[15..0\] TOMUX_R1515..0 " "Converted element name(s) from \"TOMUX_R15\[15..0\]\" to \"TOMUX_R1515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2880 640 760 2897 "TOMUX_R15\[15..0\]" "" } { 2080 1376 1468 2097 "TOMUX_R15\[15..0\]" "" } { 1080 1496 1588 1097 "TOMUX_R15\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R16 " "Converted elements in bus name \"TOMUX_R16\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R16\[15..0\] TOMUX_R1615..0 " "Converted element name(s) from \"TOMUX_R16\[15..0\]\" to \"TOMUX_R1615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3024 640 760 3041 "TOMUX_R16\[15..0\]" "" } { 2064 1376 1468 2081 "TOMUX_R16\[15..0\]" "" } { 1064 1496 1588 1081 "TOMUX_R16\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R17 " "Converted elements in bus name \"TOMUX_R17\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R17\[15..0\] TOMUX_R1715..0 " "Converted element name(s) from \"TOMUX_R17\[15..0\]\" to \"TOMUX_R1715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782776 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3168 640 760 3185 "TOMUX_R17\[15..0\]" "" } { 2048 1376 1468 2065 "TOMUX_R17\[15..0\]" "" } { 1048 1496 1588 1065 "TOMUX_R17\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782776 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R18 " "Converted elements in bus name \"TOMUX_R18\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R18\[15..0\] TOMUX_R1815..0 " "Converted element name(s) from \"TOMUX_R18\[15..0\]\" to \"TOMUX_R1815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3312 640 760 3329 "TOMUX_R18\[15..0\]" "" } { 2032 1376 1468 2049 "TOMUX_R18\[15..0\]" "" } { 1032 1496 1588 1049 "TOMUX_R18\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782777 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R19 " "Converted elements in bus name \"TOMUX_R19\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R19\[15..0\] TOMUX_R1915..0 " "Converted element name(s) from \"TOMUX_R19\[15..0\]\" to \"TOMUX_R1915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3456 640 760 3473 "TOMUX_R19\[15..0\]" "" } { 2016 1376 1468 2033 "TOMUX_R19\[15..0\]" "" } { 1016 1496 1588 1033 "TOMUX_R19\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782777 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R2 " "Converted elements in bus name \"TOMUX_R2\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1040 640 760 1057 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2288 1376 1462 2305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R2\[15..0\] TOMUX_R215..0 " "Converted element name(s) from \"TOMUX_R2\[15..0\]\" to \"TOMUX_R215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1288 1496 1582 1305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1040 640 760 1057 "TOMUX_R2\[15..0\]" "" } { 2288 1376 1462 2305 "TOMUX_R2\[15..0\]" "" } { 1288 1496 1582 1305 "TOMUX_R2\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782777 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R20 " "Converted elements in bus name \"TOMUX_R20\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R20\[15..0\] TOMUX_R2015..0 " "Converted element name(s) from \"TOMUX_R20\[15..0\]\" to \"TOMUX_R2015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3600 640 760 3617 "TOMUX_R20\[15..0\]" "" } { 2000 1376 1468 2017 "TOMUX_R20\[15..0\]" "" } { 1000 1488 1580 1017 "TOMUX_R20\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782777 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R22 " "Converted elements in bus name \"TOMUX_R22\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R22\[15..0\] TOMUX_R2215..0 " "Converted element name(s) from \"TOMUX_R22\[15..0\]\" to \"TOMUX_R2215..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782777 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 3872 640 760 3889 "TOMUX_R22\[15..0\]" "" } { 1968 1376 1468 1985 "TOMUX_R22\[15..0\]" "" } { 968 1496 1588 985 "TOMUX_R22\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782777 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R23 " "Converted elements in bus name \"TOMUX_R23\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R23\[15..0\] TOMUX_R2315..0 " "Converted element name(s) from \"TOMUX_R23\[15..0\]\" to \"TOMUX_R2315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4016 640 760 4033 "TOMUX_R23\[15..0\]" "" } { 1952 1376 1468 1969 "TOMUX_R23\[15..0\]" "" } { 952 1496 1588 969 "TOMUX_R23\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R24 " "Converted elements in bus name \"TOMUX_R24\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R24\[15..0\] TOMUX_R2415..0 " "Converted element name(s) from \"TOMUX_R24\[15..0\]\" to \"TOMUX_R2415..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4160 640 760 4177 "TOMUX_R24\[15..0\]" "" } { 1936 1376 1468 1953 "TOMUX_R24\[15..0\]" "" } { 936 1496 1588 953 "TOMUX_R24\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R25 " "Converted elements in bus name \"TOMUX_R25\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R25\[15..0\] TOMUX_R2515..0 " "Converted element name(s) from \"TOMUX_R25\[15..0\]\" to \"TOMUX_R2515..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4296 640 760 4313 "TOMUX_R25\[15..0\]" "" } { 1920 1376 1468 1937 "TOMUX_R25\[15..0\]" "" } { 920 1496 1588 937 "TOMUX_R25\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R26 " "Converted elements in bus name \"TOMUX_R26\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R26\[15..0\] TOMUX_R2615..0 " "Converted element name(s) from \"TOMUX_R26\[15..0\]\" to \"TOMUX_R2615..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4440 640 760 4457 "TOMUX_R26\[15..0\]" "" } { 1904 1376 1468 1921 "TOMUX_R26\[15..0\]" "" } { 904 1496 1588 921 "TOMUX_R26\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R27 " "Converted elements in bus name \"TOMUX_R27\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R27\[15..0\] TOMUX_R2715..0 " "Converted element name(s) from \"TOMUX_R27\[15..0\]\" to \"TOMUX_R2715..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782778 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4584 640 760 4601 "TOMUX_R27\[15..0\]" "" } { 1888 1376 1468 1905 "TOMUX_R27\[15..0\]" "" } { 888 1496 1588 905 "TOMUX_R27\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782778 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R28 " "Converted elements in bus name \"TOMUX_R28\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R28\[15..0\] TOMUX_R2815..0 " "Converted element name(s) from \"TOMUX_R28\[15..0\]\" to \"TOMUX_R2815..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4728 640 760 4745 "TOMUX_R28\[15..0\]" "" } { 1872 1376 1468 1889 "TOMUX_R28\[15..0\]" "" } { 872 1496 1588 889 "TOMUX_R28\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782779 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R29 " "Converted elements in bus name \"TOMUX_R29\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R29\[15..0\] TOMUX_R2915..0 " "Converted element name(s) from \"TOMUX_R29\[15..0\]\" to \"TOMUX_R2915..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 4872 640 760 4889 "TOMUX_R29\[15..0\]" "" } { 1856 1376 1468 1873 "TOMUX_R29\[15..0\]" "" } { 856 1496 1588 873 "TOMUX_R29\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782779 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R3 " "Converted elements in bus name \"TOMUX_R3\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1184 640 760 1201 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 2272 1376 1462 2289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R3\[15..0\] TOMUX_R315..0 " "Converted element name(s) from \"TOMUX_R3\[15..0\]\" to \"TOMUX_R315..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1272 1496 1582 1289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1184 640 760 1201 "TOMUX_R3\[15..0\]" "" } { 2272 1376 1462 2289 "TOMUX_R3\[15..0\]" "" } { 1272 1496 1582 1289 "TOMUX_R3\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782779 ""}
{ "Warning" "WGDFX_PROCESSING_BUS_NAME_WITH_MAXPLUS_II_NAMING" "TOMUX_R30 " "Converted elements in bus name \"TOMUX_R30\" using legacy naming rules. Make any assignments on the new names, not on the original names." { { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""} { "Warning" "WGDFX_CONVERTING_BUS_NAME" "TOMUX_R30\[15..0\] TOMUX_R3015..0 " "Converted element name(s) from \"TOMUX_R30\[15..0\]\" to \"TOMUX_R3015..0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275081 "Converted element name(s) from \"%1!s!\" to \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782779 ""}  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5016 640 760 5033 "TOMUX_R30\[15..0\]" "" } { 1840 1376 1468 1857 "TOMUX_R30\[15..0\]" "" } { 840 1488 1588 857 "TOMUX_R30\[15..0\]" "" } } } }  } 0 275080 "Converted elements in bus name \"%1!s!\" using legacy naming rules. Make any assignments on the new names, not on the original names." 0 0 "Analysis & Synthesis" 0 -1 1561076782779 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUS_MUX regbank_mainBlock:inst11\|BUS_MUX:muxA " "Elaborating entity \"BUS_MUX\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "muxA" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 672 1568 1712 1360 "muxA" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\"" {  } { { "REGISTER_BANK/BUS_MUX.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782805 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\"" {  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782808 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 40 " "Parameter \"lpm_size\" = \"40\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 16 " "Parameter \"lpm_width\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782808 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 6 " "Parameter \"lpm_widths\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076782808 ""}  } { { "REGISTER_BANK/BUS_MUX.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/BUS_MUX.v" 180 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076782808 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_kuc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_kuc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_kuc " "Found entity 1: mux_kuc" {  } { { "db/mux_kuc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_kuc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076782984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076782984 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_kuc regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\|mux_kuc:auto_generated " "Elaborating entity \"mux_kuc\" for hierarchy \"regbank_mainBlock:inst11\|BUS_MUX:muxA\|lpm_mux:LPM_MUX_component\|mux_kuc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076782993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_16bRegister regbank_mainBlock:inst11\|regbank_16bRegister:R0 " "Elaborating entity \"regbank_16bRegister\" for hierarchy \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "R0" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 752 440 640 848 "R0" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783046 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regbank_16bFF regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst " "Elaborating entity \"regbank_16bFF\" for hierarchy \"regbank_mainBlock:inst11\|regbank_16bRegister:R0\|regbank_16bFF:inst\"" {  } { { "REGISTER_BANK/regbank_16bRegister.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_16bRegister.bdf" { { 88 248 424 184 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783049 ""}
{ "Warning" "WSGN_SEARCH_FILE" "reg_w.bdf 1 1 " "Using design file reg_w.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 reg_w " "Found entity 1: reg_w" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076783467 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1561076783467 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_w regbank_mainBlock:inst11\|reg_w:inst1 " "Elaborating entity \"reg_w\" for hierarchy \"regbank_mainBlock:inst11\|reg_w:inst1\"" {  } { { "REGISTER_BANK/regbank_mainBlock.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/REGISTER_BANK/regbank_mainBlock.bdf" { { 5600 432 656 5728 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7495 regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5 " "Elaborating entity \"7495\" for hierarchy \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\"" {  } { { "reg_w.bdf" "inst5" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { 64 576 680 224 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783562 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5 " "Elaborated megafunction instantiation \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\"" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { 64 576 680 224 "inst5" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783564 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter16Bits shifter16Bits:inst " "Elaborating entity \"shifter16Bits\" for hierarchy \"shifter16Bits:inst\"" {  } { { "main.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 368 376 544 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux1 shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT " "Elaborating entity \"lpm_mux1\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\"" {  } { { "shifter16Bits.bdf" "MUX_4IN_1OUT" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/shifter16Bits.bdf" { { 240 2056 2200 352 "MUX_4IN_1OUT" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783864 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\"" {  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783865 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 16 " "Parameter \"LPM_WIDTH\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 4 " "Parameter \"LPM_SIZE\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 2 " "Parameter \"LPM_WIDTHS\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076783865 ""}  } { { "lpm_mux1.vhd" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/lpm_mux1.vhd" 137 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076783865 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_b9e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_b9e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_b9e " "Found entity 1: mux_b9e" {  } { { "db/mux_b9e.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_b9e.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076783987 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076783987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_b9e shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\|mux_b9e:auto_generated " "Elaborating entity \"mux_b9e\" for hierarchy \"shifter16Bits:inst\|lpm_mux1:MUX_4IN_1OUT\|lpm_mux:LPM_MUX_component\|mux_b9e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076783994 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DATA_RAM DATA_RAM:inst14 " "Elaborating entity \"DATA_RAM\" for hierarchy \"DATA_RAM:inst14\"" {  } { { "main.bdf" "inst14" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 248 -600 -384 376 "inst14" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram DATA_RAM:inst14\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"DATA_RAM:inst14\|altsyncram:altsyncram_component\"" {  } { { "DATA_RAM/DATA_RAM.v" "altsyncram_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784056 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "DATA_RAM:inst14\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"DATA_RAM:inst14\|altsyncram:altsyncram_component\"" {  } { { "DATA_RAM/DATA_RAM.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784061 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "DATA_RAM:inst14\|altsyncram:altsyncram_component " "Instantiated megafunction \"DATA_RAM:inst14\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 1024 " "Parameter \"numwords_a\" = \"1024\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 10 " "Parameter \"widthad_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784061 ""}  } { { "DATA_RAM/DATA_RAM.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/DATA_RAM/DATA_RAM.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076784061 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_kif1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_kif1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_kif1 " "Found entity 1: altsyncram_kif1" {  } { { "db/altsyncram_kif1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_kif1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076784201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076784201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_kif1 DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated " "Elaborating entity \"altsyncram_kif1\" for hierarchy \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "latch_8bFF latch_8bFF:instSS " "Elaborating entity \"latch_8bFF\" for hierarchy \"latch_8bFF:instSS\"" {  } { { "main.bdf" "instSS" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -288 -648 -488 -192 "instSS" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784242 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_FF latch_8bFF:instSS\|LPM_FF:inst " "Elaborating entity \"LPM_FF\" for hierarchy \"latch_8bFF:instSS\|LPM_FF:inst\"" {  } { { "latch_8bFF.bdf" "inst" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_8bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784255 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "latch_8bFF:instSS\|LPM_FF:inst " "Elaborated megafunction instantiation \"latch_8bFF:instSS\|LPM_FF:inst\"" {  } { { "latch_8bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_8bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784256 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "latch_8bFF:instSS\|LPM_FF:inst " "Instantiated megafunction \"latch_8bFF:instSS\|LPM_FF:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FFTYPE DFF " "Parameter \"LPM_FFTYPE\" = \"DFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784256 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784256 ""}  } { { "latch_8bFF.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/latch_8bFF.bdf" { { 144 304 480 288 "inst" "" } } } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076784256 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XY_mux XY_mux:inst3 " "Elaborating entity \"XY_mux\" for hierarchy \"XY_mux:inst3\"" {  } { { "main.bdf" "inst3" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -408 256 424 -280 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784293 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "X_mux_Y XY_mux:inst3\|X_mux_Y:inst1 " "Elaborating entity \"X_mux_Y\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\"" {  } { { "XY_mux.bdf" "inst1" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { { 88 608 752 168 "inst1" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_mux XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Elaborating entity \"lpm_mux\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "X_mux_Y.v" "LPM_MUX_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784328 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Elaborated megafunction instantiation \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\"" {  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784330 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component " "Instantiated megafunction \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_size 2 " "Parameter \"lpm_size\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_MUX " "Parameter \"lpm_type\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 35 " "Parameter \"lpm_width\" = \"35\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784330 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widths 1 " "Parameter \"lpm_widths\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784330 ""}  } { { "X_mux_Y.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/X_mux_Y.v" 68 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076784330 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_usc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_usc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_usc " "Found entity 1: mux_usc" {  } { { "db/mux_usc.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/mux_usc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076784430 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076784430 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_usc XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\|mux_usc:auto_generated " "Elaborating entity \"mux_usc\" for hierarchy \"XY_mux:inst3\|X_mux_Y:inst1\|lpm_mux:LPM_MUX_component\|mux_usc:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.tdf" 86 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784436 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "INSTRUCTION_decoder XY_mux:inst3\|INSTRUCTION_decoder:inst5 " "Elaborating entity \"INSTRUCTION_decoder\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\"" {  } { { "XY_mux.bdf" "inst5" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/XY_mux.bdf" { { 136 32 160 696 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784463 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_decode XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Elaborating entity \"lpm_decode\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "INSTRUCTION_decoder.v" "LPM_DECODE_component" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784482 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Elaborated megafunction instantiation \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\"" {  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784483 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component " "Instantiated megafunction \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_decodes 32 " "Parameter \"lpm_decodes\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_DECODE " "Parameter \"lpm_type\" = \"LPM_DECODE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784484 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 5 " "Parameter \"lpm_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1561076784484 ""}  } { { "INSTRUCTION_decoder.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/INSTRUCTION_decoder.v" 184 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1561076784484 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tcf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tcf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tcf " "Found entity 1: decode_tcf" {  } { { "db/decode_tcf.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/decode_tcf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1561076784594 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076784594 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tcf XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated " "Elaborating entity \"decode_tcf\" for hierarchy \"XY_mux:inst3\|INSTRUCTION_decoder:inst5\|lpm_decode:LPM_DECODE_component\|decode_tcf:auto_generated\"" {  } { { "lpm_decode.tdf" "auto_generated" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.tdf" 76 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076784602 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_nmf1:auto_generated\|q_a\[9\] " "Synthesized away node \"ROM_CS:inst1\|altsyncram:altsyncram_component\|altsyncram_nmf1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_nmf1.tdf" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/db/altsyncram_nmf1.tdf" 223 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "rom_cs.v" "" { Text "C:/Users/Rodrigo/Documents/GitHub/TP2/rom_cs.v" 81 0 0 } } { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -680 -40 176 -552 "inst1" "" } } } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1561076785446 "|main|ROM_CS:inst1|altsyncram:altsyncram_component|altsyncram_nmf1:auto_generated|ram_block1a9"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1561076785446 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1561076785446 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[15\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[15\] " "Converted the fan-out from the tri-state buffer \"inst16\[15\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[15\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[14\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[14\] " "Converted the fan-out from the tri-state buffer \"inst16\[14\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[14\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[13\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[13\] " "Converted the fan-out from the tri-state buffer \"inst16\[13\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[13\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[12\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[12\] " "Converted the fan-out from the tri-state buffer \"inst16\[12\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[12\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[11\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[11\] " "Converted the fan-out from the tri-state buffer \"inst16\[11\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[11\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[10\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[10\] " "Converted the fan-out from the tri-state buffer \"inst16\[10\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[10\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[9\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[9\] " "Converted the fan-out from the tri-state buffer \"inst16\[9\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[9\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[8\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[8\] " "Converted the fan-out from the tri-state buffer \"inst16\[8\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[8\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[7\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[7\] " "Converted the fan-out from the tri-state buffer \"inst16\[7\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[6\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[6\] " "Converted the fan-out from the tri-state buffer \"inst16\[6\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[5\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[5\] " "Converted the fan-out from the tri-state buffer \"inst16\[5\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[4\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[4\] " "Converted the fan-out from the tri-state buffer \"inst16\[4\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[3\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[3\] " "Converted the fan-out from the tri-state buffer \"inst16\[3\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[2\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[2\] " "Converted the fan-out from the tri-state buffer \"inst16\[2\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[1\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[1\] " "Converted the fan-out from the tri-state buffer \"inst16\[1\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst16\[0\] DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[0\] " "Converted the fan-out from the tri-state buffer \"inst16\[0\]\" to the node \"DATA_RAM:inst14\|altsyncram:altsyncram_component\|altsyncram_kif1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 208 -872 -824 240 "inst16" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790717 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1561076790717 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[15\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|19 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[15\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|19\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[14\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|16 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[14\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|16\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[13\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|9 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[13\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|9\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[12\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|4 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[12\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst4\|4\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[11\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|19 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[11\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|19\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[10\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|16 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[10\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|16\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[9\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|9 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[9\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|9\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[8\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|4 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[8\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst3\|4\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[7\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|19 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[7\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|19\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[6\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|16 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[6\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|16\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[5\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|9 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[5\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|9\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[4\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|4 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[4\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst\|4\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[3\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|19 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[3\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|19\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[2\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|16 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[2\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|16\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[1\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|9 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[1\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|9\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[0\] regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|4 " "Converted the fan-out from the tri-state buffer \"regbank_mainBlock:inst11\|reg_w:inst1\|inst1\[0\]\" to the node \"regbank_mainBlock:inst11\|reg_w:inst1\|7495:inst5\|4\" into an OR gate" {  } { { "reg_w.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/reg_w.bdf" { { -96 216 264 -64 "inst1" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[15\] IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4\|inst " "Converted the fan-out from the tri-state buffer \"inst15\[15\]\" to the node \"IFU_block:BLOQUE_CON_PC\|BLOQUE_1:inst4\|inst\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[14\] inst16\[14\] " "Converted the fan-out from the tri-state buffer \"inst15\[14\]\" to the node \"inst16\[14\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[13\] inst16\[13\] " "Converted the fan-out from the tri-state buffer \"inst15\[13\]\" to the node \"inst16\[13\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[12\] inst16\[12\] " "Converted the fan-out from the tri-state buffer \"inst15\[12\]\" to the node \"inst16\[12\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[11\] inst16\[11\] " "Converted the fan-out from the tri-state buffer \"inst15\[11\]\" to the node \"inst16\[11\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[10\] inst16\[10\] " "Converted the fan-out from the tri-state buffer \"inst15\[10\]\" to the node \"inst16\[10\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[9\] inst16\[9\] " "Converted the fan-out from the tri-state buffer \"inst15\[9\]\" to the node \"inst16\[9\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[8\] inst16\[8\] " "Converted the fan-out from the tri-state buffer \"inst15\[8\]\" to the node \"inst16\[8\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[7\] inst16\[7\] " "Converted the fan-out from the tri-state buffer \"inst15\[7\]\" to the node \"inst16\[7\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[6\] inst16\[6\] " "Converted the fan-out from the tri-state buffer \"inst15\[6\]\" to the node \"inst16\[6\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[5\] inst16\[5\] " "Converted the fan-out from the tri-state buffer \"inst15\[5\]\" to the node \"inst16\[5\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[4\] inst16\[4\] " "Converted the fan-out from the tri-state buffer \"inst15\[4\]\" to the node \"inst16\[4\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[3\] inst16\[3\] " "Converted the fan-out from the tri-state buffer \"inst15\[3\]\" to the node \"inst16\[3\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[2\] inst16\[2\] " "Converted the fan-out from the tri-state buffer \"inst15\[2\]\" to the node \"inst16\[2\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[1\] inst16\[1\] " "Converted the fan-out from the tri-state buffer \"inst15\[1\]\" to the node \"inst16\[1\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""} { "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR" "inst15\[0\] inst16\[0\] " "Converted the fan-out from the tri-state buffer \"inst15\[0\]\" to the node \"inst16\[0\]\" into an OR gate" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { 312 -304 -256 344 "inst15" "" } } } }  } 0 13047 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "Design Software" 0 -1 1561076790726 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1561076790726 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[15\] GND " "Pin \"KMUX\[15\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[14\] GND " "Pin \"KMUX\[14\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[13\] GND " "Pin \"KMUX\[13\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[12\] GND " "Pin \"KMUX\[12\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[11\] GND " "Pin \"KMUX\[11\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[10\] GND " "Pin \"KMUX\[10\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[9\] GND " "Pin \"KMUX\[9\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "KMUX\[8\] GND " "Pin \"KMUX\[8\]\" is stuck at GND" {  } { { "main.bdf" "" { Schematic "C:/Users/Rodrigo/Documents/GitHub/TP2/main.bdf" { { -80 -320 -144 -64 "KMUX\[15..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1561076791840 "|main|KMUX[8]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1561076791840 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1561076792090 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1561076796481 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1561076796481 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "2182 " "Implemented 2182 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1561076796835 ""} { "Info" "ICUT_CUT_TM_OPINS" "125 " "Implemented 125 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1561076796835 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1963 " "Implemented 1963 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1561076796835 ""} { "Info" "ICUT_CUT_TM_RAMS" "92 " "Implemented 92 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1561076796835 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1561076796835 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 215 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 215 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1561076796894 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jun 20 21:26:36 2019 " "Processing ended: Thu Jun 20 21:26:36 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1561076796894 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:39 " "Elapsed time: 00:00:39" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1561076796894 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:58 " "Total CPU time (on all processors): 00:00:58" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1561076796894 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1561076796894 ""}
