// Seed: 2044717105
module module_0 (
    output tri1 id_0,
    output wor id_1,
    input tri0 id_2,
    input supply1 id_3,
    input uwire id_4,
    input wor id_5,
    input wor id_6,
    output wand id_7
);
  generate
    assign id_7 = 1;
  endgenerate
  assign module_1.id_19 = 0;
endmodule
module module_1 #(
    parameter id_38 = 32'd59,
    parameter id_7  = 32'd51
) (
    input tri0 id_0,
    input wand id_1,
    output supply1 id_2,
    output uwire id_3,
    input wor id_4,
    output tri1 id_5,
    output supply1 id_6,
    input tri _id_7,
    input tri0 id_8,
    input tri1 id_9,
    input supply0 id_10,
    input tri0 id_11,
    input tri1 id_12,
    output wire id_13,
    output wand id_14,
    output tri1 id_15,
    input tri0 id_16,
    output wand id_17,
    output tri1 id_18,
    input uwire id_19,
    input tri0 id_20,
    output tri1 id_21,
    output wor id_22,
    output tri id_23,
    output tri1 id_24,
    output tri0 id_25,
    output wor id_26,
    input wor id_27,
    output supply1 id_28,
    output tri0 id_29,
    inout uwire id_30,
    output wire id_31,
    input tri1 id_32,
    output wire id_33,
    output wire id_34,
    input supply1 id_35,
    output tri1 id_36,
    output tri id_37,
    input tri1 _id_38
    , id_43,
    input wand id_39,
    input supply1 id_40,
    output supply1 id_41
);
  parameter [id_7 : id_38] id_44 = 1'd0;
  wire id_45;
  module_0 modCall_1 (
      id_41,
      id_41,
      id_12,
      id_27,
      id_19,
      id_4,
      id_27,
      id_18
  );
endmodule
