
---------- Begin Simulation Statistics ----------
simSeconds                                   0.143247                       # Number of seconds simulated (Second)
simTicks                                 143247280500                       # Number of ticks simulated (Tick)
finalTick                                1292881845000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    448.30                       # Real time elapsed on the host (Second)
hostTickRate                                319533576                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                    8858236                       # Number of bytes of host memory used (Byte)
simInsts                                   1100000001                       # Number of instructions simulated (Count)
simOps                                     2144421865                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                  2453707                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                    4783439                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.cpu.numCycles                                0                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.dcache.demandHits::switch_cpus.data     40464864                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          40464864                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::switch_cpus.data     40464864                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         40464864                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::switch_cpus.data       325978                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          325978                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::switch_cpus.data       325978                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         325978                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::switch_cpus.data   3214498500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total   3214498500                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::switch_cpus.data   3214498500                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total   3214498500                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::switch_cpus.data     40790842                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      40790842                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::switch_cpus.data     40790842                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     40790842                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::switch_cpus.data     0.007991                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.007991                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::switch_cpus.data     0.007991                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.007991                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::switch_cpus.data  9861.090319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.demandAvgMissLatency::total  9861.090319                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::switch_cpus.data  9861.090319                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMissLatency::total  9861.090319                       # average overall miss latency ((Tick/Count))
system.cpu.dcache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks       323473                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total            323473                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::switch_cpus.data         2505                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total          2505                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::switch_cpus.data         2505                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total         2505                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::switch_cpus.data       323473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total       323473                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::switch_cpus.data       323473                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total       323473                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::switch_cpus.data   2881483500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   2881483500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::switch_cpus.data   2881483500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   2881483500                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::switch_cpus.data     0.007930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.007930                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::switch_cpus.data     0.007930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.007930                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::switch_cpus.data  8907.956769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total  8907.956769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::switch_cpus.data  8907.956769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total  8907.956769                       # average overall mshr miss latency ((Tick/Count))
system.cpu.dcache.replacements                 323473                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::switch_cpus.data     28316923                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        28316923                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::switch_cpus.data       285463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        285463                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::switch_cpus.data   1107094500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total   1107094500                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::switch_cpus.data     28602386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     28602386                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::switch_cpus.data     0.009980                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.009980                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::switch_cpus.data  3878.241664                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total  3878.241664                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::switch_cpus.data         2469                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total         2469                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::switch_cpus.data       282994                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total       282994                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::switch_cpus.data    815038500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total    815038500                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::switch_cpus.data     0.009894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.009894                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::switch_cpus.data  2880.055761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total  2880.055761                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::switch_cpus.data     12147941                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       12147941                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::switch_cpus.data        40515                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        40515                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::switch_cpus.data   2107404000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2107404000                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::switch_cpus.data     12188456                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     12188456                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::switch_cpus.data     0.003324                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.003324                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::switch_cpus.data 52015.401703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 52015.401703                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::switch_cpus.data           36                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total           36                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::switch_cpus.data        40479                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        40479                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::switch_cpus.data   2066445000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2066445000                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::switch_cpus.data     0.003321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.003321                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::switch_cpus.data 51049.803602                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 51049.803602                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             40907375                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs             323729                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             126.363023                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data     3.480192                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.occupancies::switch_cpus.data   252.519808                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.013594                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::switch_cpus.data     0.986406                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0            2                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1            5                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::2           94                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3          155                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           41114315                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          41114315                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.dtb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.dtb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dtb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dtb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.dtb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dtb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dtb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.dtb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.exec_context.thread_0.numInsts            0                       # Number of instructions committed (Count)
system.cpu.exec_context.thread_0.numOps             0                       # Number of ops (including micro ops) committed (Count)
system.cpu.exec_context.thread_0.numIntAluAccesses            0                       # Number of integer alu accesses (Count)
system.cpu.exec_context.thread_0.numFpAluAccesses            0                       # Number of float alu accesses (Count)
system.cpu.exec_context.thread_0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.exec_context.thread_0.numCallsReturns            0                       # Number of times a function call or return occured (Count)
system.cpu.exec_context.thread_0.numCondCtrlInsts            0                       # Number of instructions that are conditional controls (Count)
system.cpu.exec_context.thread_0.numIntInsts            0                       # Number of integer instructions (Count)
system.cpu.exec_context.thread_0.numFpInsts            0                       # Number of float instructions (Count)
system.cpu.exec_context.thread_0.numVecInsts            0                       # Number of vector instructions (Count)
system.cpu.exec_context.thread_0.numIntRegReads            0                       # Number of times the integer registers were read (Count)
system.cpu.exec_context.thread_0.numIntRegWrites            0                       # Number of times the integer registers were written (Count)
system.cpu.exec_context.thread_0.numFpRegReads            0                       # Number of times the floating registers were read (Count)
system.cpu.exec_context.thread_0.numFpRegWrites            0                       # Number of times the floating registers were written (Count)
system.cpu.exec_context.thread_0.numVecRegReads            0                       # Number of times the vector registers were read (Count)
system.cpu.exec_context.thread_0.numVecRegWrites            0                       # Number of times the vector registers were written (Count)
system.cpu.exec_context.thread_0.numVecPredRegReads            0                       # Number of times the predicate registers were read (Count)
system.cpu.exec_context.thread_0.numVecPredRegWrites            0                       # Number of times the predicate registers were written (Count)
system.cpu.exec_context.thread_0.numMiscRegReads            0                       # Number of times the Misc registers were read (Count)
system.cpu.exec_context.thread_0.numMiscRegWrites            0                       # Number of times the Misc registers were written (Count)
system.cpu.exec_context.thread_0.numMemRefs            0                       # Number of memory refs (Count)
system.cpu.exec_context.thread_0.numLoadInsts            0                       # Number of load instructions (Count)
system.cpu.exec_context.thread_0.numStoreInsts            0                       # Number of store instructions (Count)
system.cpu.exec_context.thread_0.numIdleCycles            0                       # Number of idle cycles (Cycle)
system.cpu.exec_context.thread_0.numBusyCycles            0                       # Number of busy cycles (Cycle)
system.cpu.exec_context.thread_0.notIdleFraction            1                       # Percentage of non-idle cycles (Ratio)
system.cpu.exec_context.thread_0.idleFraction            0                       # Percentage of idle cycles (Ratio)
system.cpu.exec_context.thread_0.statExecutedInstType::No_OpClass            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IntDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAddAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShift            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShiftAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatCvt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatDiv            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMisc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMult            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatMultAcc            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatSqrt            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceAdd            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdFloatReduceCmp            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAes            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdAesMix            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha1Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdSha256Hash2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma2            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdShaSigma3            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::SimdPredAlu            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::MemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemRead            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::FloatMemWrite            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::IprAccess            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::InstPrefetch            0                       # Class of executed instruction. (Count)
system.cpu.exec_context.thread_0.statExecutedInstType::total            0                       # Class of executed instruction. (Count)
system.cpu.icache.demandHits::switch_cpus.inst     32645674                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total          32645674                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::switch_cpus.inst     32645674                       # number of overall hits (Count)
system.cpu.icache.overallHits::total         32645674                       # number of overall hits (Count)
system.cpu.icache.demandMisses::switch_cpus.inst      1816286                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total         1816286                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::switch_cpus.inst      1816286                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total        1816286                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::switch_cpus.inst  27269601000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total  27269601000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::switch_cpus.inst  27269601000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total  27269601000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::switch_cpus.inst     34461960                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total      34461960                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::switch_cpus.inst     34461960                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total     34461960                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::switch_cpus.inst     0.052704                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.052704                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::switch_cpus.inst     0.052704                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.052704                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::switch_cpus.inst 15013.935581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.demandAvgMissLatency::total 15013.935581                       # average overall miss latency in ticks ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::switch_cpus.inst 15013.935581                       # average overall miss latency ((Tick/Count))
system.cpu.icache.overallAvgMissLatency::total 15013.935581                       # average overall miss latency ((Tick/Count))
system.cpu.icache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs            nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrMisses::switch_cpus.inst      1816286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total      1816286                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::switch_cpus.inst      1816286                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total      1816286                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::switch_cpus.inst  25453315000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total  25453315000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::switch_cpus.inst  25453315000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total  25453315000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::switch_cpus.inst     0.052704                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.052704                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::switch_cpus.inst     0.052704                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.052704                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::switch_cpus.inst 14013.935581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 14013.935581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::switch_cpus.inst 14013.935581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 14013.935581                       # average overall mshr miss latency ((Tick/Count))
system.cpu.icache.replacements                1816286                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::switch_cpus.inst     32645674                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total        32645674                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::switch_cpus.inst      1816286                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total       1816286                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::switch_cpus.inst  27269601000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total  27269601000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::switch_cpus.inst     34461960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total     34461960                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::switch_cpus.inst     0.052704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.052704                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::switch_cpus.inst 15013.935581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 15013.935581                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrMisses::switch_cpus.inst      1816286                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total      1816286                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::switch_cpus.inst  25453315000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total  25453315000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::switch_cpus.inst     0.052704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.052704                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::switch_cpus.inst 14013.935581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 14013.935581                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse                  256                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs            320694915                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs            1816542                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs             176.541426                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick                   0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   173.955943                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.occupancies::switch_cpus.inst    82.044057                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.679515                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::switch_cpus.inst     0.320485                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total               1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           10                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::2            8                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4          238                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           36278246                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          36278246                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks (Tick)
system.cpu.itb_walker_cache.blockedCycles::no_mshrs            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.itb_walker_cache.blockedCauses::no_mshrs            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.itb_walker_cache.avgBlocked::no_mshrs          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.itb_walker_cache.replacements            0                       # number of replacements (Count)
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.itb_walker_cache.tags.tagsInUse            0                       # Average ticks per tags in use ((Tick/Count))
system.cpu.itb_walker_cache.tags.totalRefs            0                       # Total number of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.sampledRefs            0                       # Sample count of references to valid blocks. (Count)
system.cpu.itb_walker_cache.tags.avgRefs          nan                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.itb_walker_cache.tags.warmupTick            0                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.itb_walker_cache.tags.tagAccesses            0                       # Number of tag accesses (Count)
system.cpu.itb_walker_cache.tags.dataAccesses            0                       # Number of data accesses (Count)
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.dtb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                       0                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                         0                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::OFF 143247280500                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                          0                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                   143                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       500                       # Clock period in ticks (Tick)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts (Volt)
system.l2.demandHits::switch_cpus.data         308038                       # number of demand (read+write) hits (Count)
system.l2.demandHits::total                    308038                       # number of demand (read+write) hits (Count)
system.l2.overallHits::switch_cpus.data        308038                       # number of overall hits (Count)
system.l2.overallHits::total                   308038                       # number of overall hits (Count)
system.l2.demandMisses::switch_cpus.inst      1816286                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::switch_cpus.data        15435                       # number of demand (read+write) misses (Count)
system.l2.demandMisses::total                 1831721                       # number of demand (read+write) misses (Count)
system.l2.overallMisses::switch_cpus.inst      1816286                       # number of overall misses (Count)
system.l2.overallMisses::switch_cpus.data        15435                       # number of overall misses (Count)
system.l2.overallMisses::total                1831721                       # number of overall misses (Count)
system.l2.demandMissLatency::switch_cpus.inst  22728511000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::switch_cpus.data   2085185000                       # number of demand (read+write) miss ticks (Tick)
system.l2.demandMissLatency::total        24813696000                       # number of demand (read+write) miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.inst  22728511000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::switch_cpus.data   2085185000                       # number of overall miss ticks (Tick)
system.l2.overallMissLatency::total       24813696000                       # number of overall miss ticks (Tick)
system.l2.demandAccesses::switch_cpus.inst      1816286                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::switch_cpus.data       323473                       # number of demand (read+write) accesses (Count)
system.l2.demandAccesses::total               2139759                       # number of demand (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.inst      1816286                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::switch_cpus.data       323473                       # number of overall (read+write) accesses (Count)
system.l2.overallAccesses::total              2139759                       # number of overall (read+write) accesses (Count)
system.l2.demandMissRate::switch_cpus.inst            1                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::switch_cpus.data     0.047717                       # miss rate for demand accesses (Ratio)
system.l2.demandMissRate::total              0.856041                       # miss rate for demand accesses (Ratio)
system.l2.overallMissRate::switch_cpus.inst            1                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::switch_cpus.data     0.047717                       # miss rate for overall accesses (Ratio)
system.l2.overallMissRate::total             0.856041                       # miss rate for overall accesses (Ratio)
system.l2.demandAvgMissLatency::switch_cpus.inst 12513.729115                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::switch_cpus.data 135094.590217                       # average overall miss latency in ticks ((Tick/Count))
system.l2.demandAvgMissLatency::total    13546.656942                       # average overall miss latency in ticks ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.inst 12513.729115                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::switch_cpus.data 135094.590217                       # average overall miss latency ((Tick/Count))
system.l2.overallAvgMissLatency::total   13546.656942                       # average overall miss latency ((Tick/Count))
system.l2.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l2.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l2.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l2.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2.writebacks::writebacks                 9055                       # number of writebacks (Count)
system.l2.writebacks::total                      9055                       # number of writebacks (Count)
system.l2.demandMshrMisses::switch_cpus.inst      1816286                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::switch_cpus.data        15435                       # number of demand (read+write) MSHR misses (Count)
system.l2.demandMshrMisses::total             1831721                       # number of demand (read+write) MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.inst      1816286                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::switch_cpus.data        15435                       # number of overall MSHR misses (Count)
system.l2.overallMshrMisses::total            1831721                       # number of overall MSHR misses (Count)
system.l2.demandMshrMissLatency::switch_cpus.inst  21820368000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::switch_cpus.data   2077467500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.demandMshrMissLatency::total    23897835500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.inst  21820368000                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::switch_cpus.data   2077467500                       # number of overall MSHR miss ticks (Tick)
system.l2.overallMshrMissLatency::total   23897835500                       # number of overall MSHR miss ticks (Tick)
system.l2.demandMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::switch_cpus.data     0.047717                       # mshr miss ratio for demand accesses (Ratio)
system.l2.demandMshrMissRate::total          0.856041                       # mshr miss ratio for demand accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::switch_cpus.data     0.047717                       # mshr miss ratio for overall accesses (Ratio)
system.l2.overallMshrMissRate::total         0.856041                       # mshr miss ratio for overall accesses (Ratio)
system.l2.demandAvgMshrMissLatency::switch_cpus.inst 12013.729115                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::switch_cpus.data 134594.590217                       # average overall mshr miss latency ((Tick/Count))
system.l2.demandAvgMshrMissLatency::total 13046.656942                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.inst 12013.729115                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::switch_cpus.data 134594.590217                       # average overall mshr miss latency ((Tick/Count))
system.l2.overallAvgMshrMissLatency::total 13046.656942                       # average overall mshr miss latency ((Tick/Count))
system.l2.replacements                          15435                       # number of replacements (Count)
system.l2.CleanEvict.mshrMisses::writebacks      1816286                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMisses::total        1816286                       # number of CleanEvict MSHR misses (Count)
system.l2.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2.ReadCleanReq.misses::switch_cpus.inst      1816286                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.misses::total          1816286                       # number of ReadCleanReq misses (Count)
system.l2.ReadCleanReq.missLatency::switch_cpus.inst  22728511000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.missLatency::total  22728511000                       # number of ReadCleanReq miss ticks (Tick)
system.l2.ReadCleanReq.accesses::switch_cpus.inst      1816286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.accesses::total        1816286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2.ReadCleanReq.missRate::switch_cpus.inst            1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.missRate::total              1                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMissLatency::switch_cpus.inst 12513.729115                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMissLatency::total 12513.729115                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2.ReadCleanReq.mshrMisses::switch_cpus.inst      1816286                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMisses::total      1816286                       # number of ReadCleanReq MSHR misses (Count)
system.l2.ReadCleanReq.mshrMissLatency::switch_cpus.inst  21820368000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissLatency::total  21820368000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2.ReadCleanReq.mshrMissRate::switch_cpus.inst            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.mshrMissRate::total            1                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 12013.729115                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadCleanReq.avgMshrMissLatency::total 12013.729115                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.hits::switch_cpus.data        31426                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.hits::total                 31426                       # number of ReadExReq hits (Count)
system.l2.ReadExReq.misses::switch_cpus.data         9053                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.misses::total                9053                       # number of ReadExReq misses (Count)
system.l2.ReadExReq.missLatency::switch_cpus.data   1974273500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.missLatency::total     1974273500                       # number of ReadExReq miss ticks (Tick)
system.l2.ReadExReq.accesses::switch_cpus.data        40479                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.accesses::total             40479                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2.ReadExReq.missRate::switch_cpus.data     0.223647                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.missRate::total          0.223647                       # miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMissLatency::switch_cpus.data 218079.476417                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.avgMissLatency::total 218079.476417                       # average ReadExReq miss latency ((Tick/Count))
system.l2.ReadExReq.mshrMisses::switch_cpus.data         9053                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMisses::total            9053                       # number of ReadExReq MSHR misses (Count)
system.l2.ReadExReq.mshrMissLatency::switch_cpus.data   1969747000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissLatency::total   1969747000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2.ReadExReq.mshrMissRate::switch_cpus.data     0.223647                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.mshrMissRate::total      0.223647                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2.ReadExReq.avgMshrMissLatency::switch_cpus.data 217579.476417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadExReq.avgMshrMissLatency::total 217579.476417                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.hits::switch_cpus.data       276612                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.hits::total            276612                       # number of ReadSharedReq hits (Count)
system.l2.ReadSharedReq.misses::switch_cpus.data         6382                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.misses::total            6382                       # number of ReadSharedReq misses (Count)
system.l2.ReadSharedReq.missLatency::switch_cpus.data    110911500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.missLatency::total    110911500                       # number of ReadSharedReq miss ticks (Tick)
system.l2.ReadSharedReq.accesses::switch_cpus.data       282994                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.accesses::total        282994                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2.ReadSharedReq.missRate::switch_cpus.data     0.022552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.missRate::total      0.022552                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMissLatency::switch_cpus.data 17378.799749                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMissLatency::total 17378.799749                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2.ReadSharedReq.mshrMisses::switch_cpus.data         6382                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMisses::total         6382                       # number of ReadSharedReq MSHR misses (Count)
system.l2.ReadSharedReq.mshrMissLatency::switch_cpus.data    107720500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissLatency::total    107720500                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2.ReadSharedReq.mshrMissRate::switch_cpus.data     0.022552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.mshrMissRate::total     0.022552                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2.ReadSharedReq.avgMshrMissLatency::switch_cpus.data 16878.799749                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.ReadSharedReq.avgMshrMissLatency::total 16878.799749                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2.WritebackClean.hits::writebacks       206321                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.hits::total           206321                       # number of WritebackClean hits (Count)
system.l2.WritebackClean.accesses::writebacks       206321                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackClean.accesses::total       206321                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2.WritebackDirty.hits::writebacks       117152                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.hits::total           117152                       # number of WritebackDirty hits (Count)
system.l2.WritebackDirty.accesses::writebacks       117152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.WritebackDirty.accesses::total       117152                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2.tags.tagsInUse                    63.994624                       # Average ticks per tags in use ((Tick/Count))
system.l2.tags.totalRefs                       323537                       # Total number of references to valid blocks. (Count)
system.l2.tags.sampledRefs                     323537                       # Sample count of references to valid blocks. (Count)
system.l2.tags.avgRefs                              1                       # Average number of references to valid blocks. ((Count/Count))
system.l2.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l2.tags.occupancies::writebacks      63.994624                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2.tags.avgOccs::writebacks           0.999916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.avgOccs::total                0.999916                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2.tags.occupanciesTaskId::1024             64                       # Occupied blocks per task id (Count)
system.l2.tags.ageTaskId_1024::0                    2                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::1                    5                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ageTaskId_1024::2                   57                       # Occupied blocks per task id, per block age (Count)
system.l2.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2.tags.tagAccesses                     323473                       # Number of tag accesses (Count)
system.l2.tags.dataAccesses                    323473                       # Number of data accesses (Count)
system.l2.tags.hits                            308038                       # The number of hits in each cache size. (Count)
system.l2.tags.misses                         3971480                       # The number of misses in each cache size. (Count)
system.l2.tags.accesses                       4279518                       # The number of accesses to the FA LRU cache. (Count)
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.demandHits::switch_cpus.inst        1816168                       # number of demand (read+write) hits (Count)
system.l3.demandHits::switch_cpus.data           6233                       # number of demand (read+write) hits (Count)
system.l3.demandHits::total                   1822401                       # number of demand (read+write) hits (Count)
system.l3.overallHits::switch_cpus.inst       1816168                       # number of overall hits (Count)
system.l3.overallHits::switch_cpus.data          6233                       # number of overall hits (Count)
system.l3.overallHits::total                  1822401                       # number of overall hits (Count)
system.l3.demandMisses::switch_cpus.inst          118                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::switch_cpus.data         9202                       # number of demand (read+write) misses (Count)
system.l3.demandMisses::total                    9320                       # number of demand (read+write) misses (Count)
system.l3.overallMisses::switch_cpus.inst          118                       # number of overall misses (Count)
system.l3.overallMisses::switch_cpus.data         9202                       # number of overall misses (Count)
system.l3.overallMisses::total                   9320                       # number of overall misses (Count)
system.l3.demandMissLatency::switch_cpus.inst     24941500                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::switch_cpus.data   1988306000                       # number of demand (read+write) miss ticks (Tick)
system.l3.demandMissLatency::total         2013247500                       # number of demand (read+write) miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus.inst     24941500                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::switch_cpus.data   1988306000                       # number of overall miss ticks (Tick)
system.l3.overallMissLatency::total        2013247500                       # number of overall miss ticks (Tick)
system.l3.demandAccesses::switch_cpus.inst      1816286                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::switch_cpus.data        15435                       # number of demand (read+write) accesses (Count)
system.l3.demandAccesses::total               1831721                       # number of demand (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus.inst      1816286                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::switch_cpus.data        15435                       # number of overall (read+write) accesses (Count)
system.l3.overallAccesses::total              1831721                       # number of overall (read+write) accesses (Count)
system.l3.demandMissRate::switch_cpus.inst     0.000065                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::switch_cpus.data     0.596178                       # miss rate for demand accesses (Ratio)
system.l3.demandMissRate::total              0.005088                       # miss rate for demand accesses (Ratio)
system.l3.overallMissRate::switch_cpus.inst     0.000065                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::switch_cpus.data     0.596178                       # miss rate for overall accesses (Ratio)
system.l3.overallMissRate::total             0.005088                       # miss rate for overall accesses (Ratio)
system.l3.demandAvgMissLatency::switch_cpus.inst 211368.644068                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::switch_cpus.data 216073.244947                       # average overall miss latency in ticks ((Tick/Count))
system.l3.demandAvgMissLatency::total    216013.680258                       # average overall miss latency in ticks ((Tick/Count))
system.l3.overallAvgMissLatency::switch_cpus.inst 211368.644068                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::switch_cpus.data 216073.244947                       # average overall miss latency ((Tick/Count))
system.l3.overallAvgMissLatency::total   216013.680258                       # average overall miss latency ((Tick/Count))
system.l3.blockedCycles::no_mshrs                   0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCycles::no_targets                 0                       # number of cycles access was blocked (Cycle)
system.l3.blockedCauses::no_mshrs                   0                       # number of times access was blocked (Count)
system.l3.blockedCauses::no_targets                 0                       # number of times access was blocked (Count)
system.l3.avgBlocked::no_mshrs                    nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.avgBlocked::no_targets                  nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l3.writebacks::writebacks                 9056                       # number of writebacks (Count)
system.l3.writebacks::total                      9056                       # number of writebacks (Count)
system.l3.demandMshrMisses::switch_cpus.inst          118                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::switch_cpus.data         9202                       # number of demand (read+write) MSHR misses (Count)
system.l3.demandMshrMisses::total                9320                       # number of demand (read+write) MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus.inst          118                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::switch_cpus.data         9202                       # number of overall MSHR misses (Count)
system.l3.overallMshrMisses::total               9320                       # number of overall MSHR misses (Count)
system.l3.demandMshrMissLatency::switch_cpus.inst     23761500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::switch_cpus.data   1896286000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.demandMshrMissLatency::total     1920047500                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus.inst     23761500                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::switch_cpus.data   1896286000                       # number of overall MSHR miss ticks (Tick)
system.l3.overallMshrMissLatency::total    1920047500                       # number of overall MSHR miss ticks (Tick)
system.l3.demandMshrMissRate::switch_cpus.inst     0.000065                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::switch_cpus.data     0.596178                       # mshr miss ratio for demand accesses (Ratio)
system.l3.demandMshrMissRate::total          0.005088                       # mshr miss ratio for demand accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus.inst     0.000065                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::switch_cpus.data     0.596178                       # mshr miss ratio for overall accesses (Ratio)
system.l3.overallMshrMissRate::total         0.005088                       # mshr miss ratio for overall accesses (Ratio)
system.l3.demandAvgMshrMissLatency::switch_cpus.inst 201368.644068                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::switch_cpus.data 206073.244947                       # average overall mshr miss latency ((Tick/Count))
system.l3.demandAvgMshrMissLatency::total 206013.680258                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus.inst 201368.644068                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::switch_cpus.data 206073.244947                       # average overall mshr miss latency ((Tick/Count))
system.l3.overallAvgMshrMissLatency::total 206013.680258                       # average overall mshr miss latency ((Tick/Count))
system.l3.replacements                           9320                       # number of replacements (Count)
system.l3.CleanEvict.mshrMisses::writebacks          222                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMisses::total            222                       # number of CleanEvict MSHR misses (Count)
system.l3.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l3.ReadCleanReq.hits::switch_cpus.inst      1816168                       # number of ReadCleanReq hits (Count)
system.l3.ReadCleanReq.hits::switch_cpus.data         6233                       # number of ReadCleanReq hits (Count)
system.l3.ReadCleanReq.hits::total            1822401                       # number of ReadCleanReq hits (Count)
system.l3.ReadCleanReq.misses::switch_cpus.inst          118                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.misses::switch_cpus.data          149                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.misses::total              267                       # number of ReadCleanReq misses (Count)
system.l3.ReadCleanReq.missLatency::switch_cpus.inst     24941500                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.missLatency::switch_cpus.data     32701000                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.missLatency::total     57642500                       # number of ReadCleanReq miss ticks (Tick)
system.l3.ReadCleanReq.accesses::switch_cpus.inst      1816286                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.accesses::switch_cpus.data         6382                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.accesses::total        1822668                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l3.ReadCleanReq.missRate::switch_cpus.inst     0.000065                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.missRate::switch_cpus.data     0.023347                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.missRate::total       0.000146                       # miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.avgMissLatency::switch_cpus.inst 211368.644068                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMissLatency::switch_cpus.data 219469.798658                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMissLatency::total 215889.513109                       # average ReadCleanReq miss latency ((Tick/Count))
system.l3.ReadCleanReq.mshrMisses::switch_cpus.inst          118                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMisses::switch_cpus.data          149                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMisses::total          267                       # number of ReadCleanReq MSHR misses (Count)
system.l3.ReadCleanReq.mshrMissLatency::switch_cpus.inst     23761500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissLatency::switch_cpus.data     31211000                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissLatency::total     54972500                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l3.ReadCleanReq.mshrMissRate::switch_cpus.inst     0.000065                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.mshrMissRate::switch_cpus.data     0.023347                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.mshrMissRate::total     0.000146                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l3.ReadCleanReq.avgMshrMissLatency::switch_cpus.inst 201368.644068                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMshrMissLatency::switch_cpus.data 209469.798658                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.ReadCleanReq.avgMshrMissLatency::total 205889.513109                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.misses::switch_cpus.data         9053                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.misses::total                9053                       # number of ReadExReq misses (Count)
system.l3.ReadExReq.missLatency::switch_cpus.data   1955605000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.missLatency::total     1955605000                       # number of ReadExReq miss ticks (Tick)
system.l3.ReadExReq.accesses::switch_cpus.data         9053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.accesses::total              9053                       # number of ReadExReq accesses(hits+misses) (Count)
system.l3.ReadExReq.missRate::switch_cpus.data            1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.missRate::total                 1                       # miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMissLatency::switch_cpus.data 216017.342317                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.avgMissLatency::total 216017.342317                       # average ReadExReq miss latency ((Tick/Count))
system.l3.ReadExReq.mshrMisses::switch_cpus.data         9053                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMisses::total            9053                       # number of ReadExReq MSHR misses (Count)
system.l3.ReadExReq.mshrMissLatency::switch_cpus.data   1865075000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissLatency::total   1865075000                       # number of ReadExReq MSHR miss ticks (Tick)
system.l3.ReadExReq.mshrMissRate::switch_cpus.data            1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.mshrMissRate::total             1                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l3.ReadExReq.avgMshrMissLatency::switch_cpus.data 206017.342317                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.ReadExReq.avgMshrMissLatency::total 206017.342317                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l3.WritebackDirty.hits::writebacks         9055                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.hits::total             9055                       # number of WritebackDirty hits (Count)
system.l3.WritebackDirty.accesses::writebacks         9055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.WritebackDirty.accesses::total         9055                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l3.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.l3.tags.tagsInUse                         2048                       # Average ticks per tags in use ((Tick/Count))
system.l3.tags.totalRefs                      7189624                       # Total number of references to valid blocks. (Count)
system.l3.tags.sampledRefs                      11368                       # Sample count of references to valid blocks. (Count)
system.l3.tags.avgRefs                     632.444053                       # Average number of references to valid blocks. ((Count/Count))
system.l3.tags.warmupTick                           0                       # The tick when the warmup percentage was hit. (Tick)
system.l3.tags.occupancies::cpu.inst        16.561847                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::cpu.data       270.565670                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus.inst    36.307964                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.occupancies::switch_cpus.data  1724.564519                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l3.tags.avgOccs::cpu.inst             0.008087                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::cpu.data             0.132112                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus.inst     0.017728                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::switch_cpus.data     0.842073                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.avgOccs::total                       1                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l3.tags.occupanciesTaskId::1024           2048                       # Occupied blocks per task id (Count)
system.l3.tags.ageTaskId_1024::1                    4                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::2                   58                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::3                  583                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ageTaskId_1024::4                 1403                       # Occupied blocks per task id, per block age (Count)
system.l3.tags.ratioOccsTaskId::1024                1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l3.tags.tagAccesses                   14663088                       # Number of tag accesses (Count)
system.l3.tags.dataAccesses                  14663088                       # Number of data accesses (Count)
system.l3.tags.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.avgPriority_writebacks::samples      9056.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.inst::samples       118.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.avgPriority_switch_cpus.data::samples      9202.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrls.priorityMaxLatency      0.002402041750                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrls.numReadWriteTurnArounds          502                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrls.numWriteReadTurnArounds          502                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrls.numStayReadState               64467                       # Number of times bus staying in READ state (Count)
system.mem_ctrls.numStayWriteState               8533                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrls.readReqs                        9320                       # Number of read requests accepted (Count)
system.mem_ctrls.writeReqs                       9056                       # Number of write requests accepted (Count)
system.mem_ctrls.readBursts                      9320                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrls.writeBursts                     9056                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrls.servicedByWrQ                      0                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrls.avgWrQLen                      24.50                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2) (Count)
system.mem_ctrls.readPktSize::6                  9320                       # Read request sizes (log2) (Count)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2) (Count)
system.mem_ctrls.writePktSize::6                 9056                       # Write request sizes (log2) (Count)
system.mem_ctrls.rdQLenPdf::0                    9314                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::1                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::15                    498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::16                    498                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::17                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::18                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::19                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::20                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::21                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::22                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::23                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::24                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::25                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::26                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::27                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::28                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::29                    503                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::30                    502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::31                    502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::32                    502                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see (Count)
system.mem_ctrls.rdPerTurnAround::samples          502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::mean      18.535857                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::gmean     18.495923                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::stdev      1.327473                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::16-17             4      0.80%      0.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::18-19           419     83.47%     84.26% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::20-21            66     13.15%     97.41% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::22-23             7      1.39%     98.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::24-25             3      0.60%     99.40% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::26-27             1      0.20%     99.60% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::28-29             1      0.20%     99.80% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::32-33             1      0.20%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrls.rdPerTurnAround::total           502                       # Reads before turning the bus around for writes (Count)
system.mem_ctrls.wrPerTurnAround::samples          502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::mean      17.980080                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::gmean     17.978896                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::stdev      0.198803                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::16                5      1.00%      1.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::18              497     99.00%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrls.wrPerTurnAround::total           502                       # Writes before turning the bus around for reads (Count)
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue (Byte)
system.mem_ctrls.bytesReadSys                  596480                       # Total read bytes from the system interface side (Byte)
system.mem_ctrls.bytesWrittenSys               579584                       # Total written bytes from the system interface side (Byte)
system.mem_ctrls.avgRdBWSys              4163988.29993844                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.avgWrBWSys              4046038.41676422                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrls.totGap                  143194368000                       # Total gap between requests (Tick)
system.mem_ctrls.avgGap                    7792466.70                       # Average gap between requests ((Tick/Count))
system.mem_ctrls.requestorReadBytes::switch_cpus.inst         7552                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorReadBytes::switch_cpus.data       588928                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrls.requestorWriteBytes::writebacks       577664                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrls.requestorReadRate::switch_cpus.inst 52720.023539993141                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorReadRate::switch_cpus.data 4111268.276398448274                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrls.requestorWriteRate::writebacks 4032635.020948966965                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrls.requestorReadAccesses::switch_cpus.inst          118                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorReadAccesses::switch_cpus.data         9202                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrls.requestorWriteAccesses::writebacks         9056                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.inst      3584250                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorReadTotalLat::switch_cpus.data    320566750                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrls.requestorWriteTotalLat::writebacks 3346743907500                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrls.requestorReadAvgLat::switch_cpus.inst     30375.00                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorReadAvgLat::switch_cpus.data     34836.64                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrls.requestorWriteAvgLat::writebacks 369560943.85                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrls.dram.bytesRead::switch_cpus.inst         7552                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::switch_cpus.data       588928                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesRead::total         596480                       # Number of bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::switch_cpus.inst         7552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesInstRead::total         7552                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrls.dram.bytesWritten::writebacks       579584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.bytesWritten::total       579584                       # Number of bytes written to this memory (Byte)
system.mem_ctrls.dram.numReads::switch_cpus.inst          118                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::switch_cpus.data         9202                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numReads::total            9320                       # Number of read requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::writebacks         9056                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.numWrites::total           9056                       # Number of write requests responded to by this memory (Count)
system.mem_ctrls.dram.bwRead::switch_cpus.inst        52720                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::switch_cpus.data      4111268                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwRead::total           4163988                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::switch_cpus.inst        52720                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwInstRead::total         52720                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::writebacks      4046038                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwWrite::total          4046038                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::writebacks      4046038                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.inst        52720                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::switch_cpus.data      4111268                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.bwTotal::total          8210027                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrls.dram.readBursts                 9320                       # Number of DRAM read bursts (Count)
system.mem_ctrls.dram.writeBursts                9026                       # Number of DRAM write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::0          518                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::1          580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::2          555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::3          624                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::4          719                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::5          639                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::6          595                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::7          555                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::8          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::9          528                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::10          540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::11          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::12          608                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::13          610                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::14          643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankRdBursts::15          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::0          513                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::1          514                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::2          545                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::3          619                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::4          561                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::5          580                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::6          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::7          540                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::8          578                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::9          525                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::10          516                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::11          512                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::12          611                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::13          617                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::14          643                       # Per bank write bursts (Count)
system.mem_ctrls.dram.perBankWrBursts::15          576                       # Per bank write bursts (Count)
system.mem_ctrls.dram.totQLat               149401000                       # Total ticks spent queuing (Tick)
system.mem_ctrls.dram.totBusLat              46600000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrls.dram.totMemAccLat          324151000                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrls.dram.avgQLat                16030.15                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.avgMemAccLat           34780.15                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrls.dram.readRowHits                1786                       # Number of row buffer hits during reads (Count)
system.mem_ctrls.dram.writeRowHits               7614                       # Number of row buffer hits during writes (Count)
system.mem_ctrls.dram.readRowHitRate            19.16                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrls.dram.writeRowHitRate           84.36                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrls.dram.bytesPerActivate::samples         8946                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::mean   131.247932                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::gmean    93.554742                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::stdev   166.999870                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::0-127         5989     66.95%     66.95% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::128-255         2031     22.70%     89.65% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::256-383          204      2.28%     91.93% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::384-511          172      1.92%     93.85% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::512-639          208      2.33%     96.18% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::640-767          130      1.45%     97.63% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::768-895           85      0.95%     98.58% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::896-1023           60      0.67%     99.25% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::1024-1151           67      0.75%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesPerActivate::total         8946                       # Bytes accessed per row activation (Byte)
system.mem_ctrls.dram.bytesRead                596480                       # Total bytes read (Byte)
system.mem_ctrls.dram.bytesWritten             577664                       # Total bytes written (Byte)
system.mem_ctrls.dram.avgRdBW                4.163988                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.avgWrBW                4.032635                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage (Ratio)
system.mem_ctrls.dram.busUtilRead                0.03                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrls.dram.busUtilWrite               0.03                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrls.dram.pageHitRate               51.24                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrls.dram.rank0.actEnergy        32494140                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preEnergy        17271045                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.readEnergy       34164900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.writeEnergy      23218560                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.refreshEnergy 11307532080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actBackEnergy   6533565150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.preBackEnergy  49504620000                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.totalEnergy   67452865875                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank0.averagePower   470.884094                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 128635573500                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::REF   4783220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   9828487000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.actEnergy        31380300                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preEnergy        16679025                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.readEnergy       32379900                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.writeEnergy      23897160                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.refreshEnergy 11307532080.000002                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actBackEnergy   6282309150                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.preBackEnergy  49716553920                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.totalEnergy   67410731535                       # Total energy per rank (pJ) (Joule)
system.mem_ctrls.dram.rank1.averagePower   470.589957                       # Core power per rank (mW) (Watt)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 129188744250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::REF   4783220000                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   9275316250                       # Time in different power states (Tick)
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp                 267                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty          9056                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict               258                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq               9053                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp              9053                       # Transaction distribution (Count)
system.membus.transDist::ReadSharedReq            267                       # Transaction distribution (Count)
system.membus.pktCount_system.l3.mem_side_port::system.mem_ctrls.port        27954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l3.mem_side_port::total        27954                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                   27954                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l3.mem_side_port::system.mem_ctrls.port      1176064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l3.mem_side_port::total      1176064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  1176064                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples               9320                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                     9320    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                 9320                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy            57527500                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy           50824250                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests          18634                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests         9314                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.switch_cpus.numCycles                286494561                       # Number of cpu cycles simulated (Cycle)
system.switch_cpus.numWorkItemsStarted              0                       # Number of work items this cpu started (Count)
system.switch_cpus.numWorkItemsCompleted            0                       # Number of work items this cpu completed (Count)
system.switch_cpus.numInsts                 100000000                       # Number of instructions committed (Count)
system.switch_cpus.numOps                   187995644                       # Number of ops (including micro ops) committed (Count)
system.switch_cpus.numDiscardedOps           35157590                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.switch_cpus.numFetchSuspends                 0                       # Number of times Execute suspended instruction fetching (Count)
system.switch_cpus.cpi                       2.864946                       # CPI: cycles per instruction ((Cycle/Count))
system.switch_cpus.ipc                       0.349047                       # IPC: instructions per cycle ((Count/Cycle))
system.switch_cpus.committedInstType_0::No_OpClass       983494      0.52%      0.52% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntAlu    150643927     80.13%     80.65% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntMult       589049      0.31%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IntDiv            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatAdd            1      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatCmp            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatCvt            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMult            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMultAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatDiv            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMisc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatSqrt            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAdd            4      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAddAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAlu           16      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdCmp            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdCvt           16      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMisc           12      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMult            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdMultAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShift            7      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShiftAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdDiv            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSqrt            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatAdd            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatAlu            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatCmp            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatCvt            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatDiv            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMisc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMult            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatMultAcc            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatSqrt            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceAdd            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceAlu            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdReduceCmp            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatReduceAdd            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdFloatReduceCmp            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAes            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdAesMix            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha1Hash            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha1Hash2            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha256Hash            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdSha256Hash2            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShaSigma2            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdShaSigma3            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::SimdPredAlu            0      0.00%     80.97% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::MemRead     23514831     12.51%     93.48% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::MemWrite     12037235      6.40%     99.88% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMemRead        75696      0.04%     99.92% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::FloatMemWrite       151356      0.08%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.switch_cpus.committedInstType_0::total    187995644                       # Class of committed instruction (Count)
system.switch_cpus.branchPred.lookups               0                       # Number of BP lookups (Count)
system.switch_cpus.branchPred.condPredicted            0                       # Number of conditional branches predicted (Count)
system.switch_cpus.branchPred.condIncorrect            0                       # Number of conditional branches incorrect (Count)
system.switch_cpus.branchPred.BTBLookups            0                       # Number of BTB lookups (Count)
system.switch_cpus.branchPred.BTBHits               0                       # Number of BTB hits (Count)
system.switch_cpus.branchPred.BTBHitRatio          nan                       # BTB Hit Ratio (Ratio)
system.switch_cpus.branchPred.RASUsed               0                       # Number of times the RAS was used to get a target. (Count)
system.switch_cpus.branchPred.RASIncorrect            0                       # Number of incorrect RAS predictions. (Count)
system.switch_cpus.branchPred.indirectLookups            0                       # Number of indirect predictor lookups. (Count)
system.switch_cpus.branchPred.indirectHits            0                       # Number of indirect target hits. (Count)
system.switch_cpus.branchPred.indirectMisses            0                       # Number of indirect misses. (Count)
system.switch_cpus.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.switch_cpus.fetch2.intInstructions            0                       # Number of integer instructions successfully decoded (Count)
system.switch_cpus.fetch2.fpInstructions            0                       # Number of floating point instructions successfully decoded (Count)
system.switch_cpus.fetch2.vecInstructions            0                       # Number of SIMD instructions successfully decoded (Count)
system.switch_cpus.fetch2.loadInstructions            0                       # Number of memory load instructions successfully decoded (Count)
system.switch_cpus.fetch2.storeInstructions            0                       # Number of memory store instructions successfully decoded (Count)
system.switch_cpus.fetch2.amoInstructions            0                       # Number of memory atomic instructions successfully decoded (Count)
system.switch_cpus.mmu.dtb.rdAccesses        28654726                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.dtb.wrAccesses        13181235                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.dtb.rdMisses             37856                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.dtb.wrMisses               281                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.mmu.itb.rdAccesses               0                       # TLB accesses on read requests (Count)
system.switch_cpus.mmu.itb.wrAccesses        34461960                       # TLB accesses on write requests (Count)
system.switch_cpus.mmu.itb.rdMisses                 0                       # TLB misses on read requests (Count)
system.switch_cpus.mmu.itb.wrMisses                22                       # TLB misses on write requests (Count)
system.switch_cpus.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.power_state.pwrStateResidencyTicks::OFF 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.switch_cpus.thread_0.numInsts        100000000                       # Number of Instructions committed (Count)
system.switch_cpus.thread_0.numOps          187995644                       # Number of Ops committed (Count)
system.switch_cpus.thread_0.numMemRefs              0                       # Number of Memory References (Count)
system.tol2bus.transDist::ReadResp            2099280                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackDirty       126208                       # Transaction distribution (Count)
system.tol2bus.transDist::WritebackClean       206321                       # Transaction distribution (Count)
system.tol2bus.transDist::CleanEvict          1822894                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExReq             40479                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadExResp            40479                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadCleanReq        1816286                       # Transaction distribution (Count)
system.tol2bus.transDist::ReadSharedReq        282994                       # Transaction distribution (Count)
system.tol2bus.pktCount_system.cpu.icache.mem_side_port::system.l2.cpu_side_port      5448858                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port       970419                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktCount::total                6419277                       # Packet count per connected requestor and responder (Count)
system.tol2bus.pktSize_system.cpu.icache.mem_side_port::system.l2.cpu_side_port    116242304                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     41404544                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.pktSize::total               157646848                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol2bus.snoops                           15664                       # Total snoops (Count)
system.tol2bus.snoopTraffic                    579584                       # Total snoop traffic (Byte)
system.tol2bus.snoopFanout::samples           2155423                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::mean             0.000106                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::stdev            0.010307                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::0                 2155194     99.99%     99.99% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::1                     229      0.01%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::2                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::3                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::4                       0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol2bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol2bus.snoopFanout::total             2155423                       # Request fanout histogram (Count)
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol2bus.reqLayer0.occupancy         2463232000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer0.occupancy        2724429000                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.respLayer1.occupancy         485209500                       # Layer occupancy (ticks) (Tick)
system.tol2bus.respLayer1.utilization             0.0                       # Layer utilization (Ratio)
system.tol2bus.snoop_filter.totRequests       4279518                       # Total number of requests made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleRequests      2139759                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol2bus.snoop_filter.totSnoops             229                       # Total number of snoops made to the snoop filter. (Count)
system.tol2bus.snoop_filter.hitSingleSnoops          229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol2bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.transDist::ReadResp            1822668                       # Transaction distribution (Count)
system.tol3bus.transDist::WritebackDirty        18111                       # Transaction distribution (Count)
system.tol3bus.transDist::CleanEvict          1822930                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExReq              9053                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadExResp             9053                       # Transaction distribution (Count)
system.tol3bus.transDist::ReadCleanReq        1822668                       # Transaction distribution (Count)
system.tol3bus.pktCount_system.l2.mem_side_port::system.l3.cpu_side_port      5495163                       # Packet count per connected requestor and responder (Count)
system.tol3bus.pktSize_system.l2.mem_side_port::system.l3.cpu_side_port    117809664                       # Cumulative packet size per connected requestor and responder (Byte)
system.tol3bus.snoops                            9320                       # Total snoops (Count)
system.tol3bus.snoopTraffic                    579584                       # Total snoop traffic (Byte)
system.tol3bus.snoopFanout::samples           1841041                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::mean             0.000124                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::stdev            0.011152                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::underflows              0      0.00%      0.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::0                 1840812     99.99%     99.99% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::1                     229      0.01%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::overflows               0      0.00%    100.00% # Request fanout histogram (Count)
system.tol3bus.snoopFanout::min_value               0                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::max_value               1                       # Request fanout histogram (Count)
system.tol3bus.snoopFanout::total             1841041                       # Request fanout histogram (Count)
system.tol3bus.power_state.pwrStateResidencyTicks::UNDEFINED 1292881845000                       # Cumulative time (in ticks) in various power states (Tick)
system.tol3bus.reqLayer0.occupancy         1840776000                       # Layer occupancy (ticks) (Tick)
system.tol3bus.reqLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.tol3bus.respLayer0.occupancy        2747581500                       # Layer occupancy (ticks) (Tick)
system.tol3bus.respLayer0.utilization             0.0                       # Layer utilization (Ratio)
system.tol3bus.snoop_filter.totRequests       3663442                       # Total number of requests made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleRequests      1831721                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.tol3bus.snoop_filter.totSnoops             229                       # Total number of snoops made to the snoop filter. (Count)
system.tol3bus.snoop_filter.hitSingleSnoops          229                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.tol3bus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.voltage_domain.voltage                       1                       # Voltage in Volts (Volt)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)
system.switch_cpus.idleCycles                38861024                       # Total number of cycles that the object has spent stopped (Unspecified)
system.switch_cpus.tickCycles               247633537                       # Number of cycles that the object actually ticked (Unspecified)

---------- End Simulation Statistics   ----------
