Release 14.7 Drc P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Wed Oct 24 17:54:14 2018

drc -z Lab7Phase2I2C2018fallJJS_JJS.ncd Lab7Phase2I2C2018fallJJS_JJS.pcf

INFO:PhysDesignRules:1861 - To achieve optimal frequency synthesis performance
   with the CLKFX and CLKFX180 outputs of the DCM comp
   SystemClockUnit/dcm_sp_inst, consult the device Data Sheet.
DRC detected 0 errors and 0 warnings.
