// Seed: 4019714499
module module_0 (
    input uwire   id_0,
    input supply0 id_1
);
  tri id_3;
  assign id_4 = id_3;
  assign id_3 = id_0;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    output tri1 id_0,
    output tri0 id_1,
    input tri1 id_2,
    id_18,
    input wand id_3,
    input tri0 id_4,
    output wand id_5,
    output wire id_6,
    inout wand id_7,
    input uwire id_8,
    input supply1 id_9,
    output wand id_10,
    input wor id_11,
    output supply0 id_12,
    output logic id_13,
    input uwire id_14,
    output tri0 id_15,
    input wand id_16
);
  assign id_0 = id_14 + -1;
  wire id_19;
  module_0 modCall_1 (
      id_4,
      id_2
  );
  always_ff id_13 <= -1;
endmodule
