// Seed: 1166814404
module module_0 ();
  logic [7:0][1 : -1 'b0] id_1;
  logic id_2;
  always $clog2(15);
  ;
endmodule
module module_1 #(
    parameter id_1 = 32'd15,
    parameter id_2 = 32'd26,
    parameter id_4 = 32'd99
) (
    _id_1,
    _id_2,
    id_3
);
  input wire id_3;
  input wire _id_2;
  module_0 modCall_1 ();
  input wire _id_1;
  wire [1 : id_1] _id_4, id_5[{  (  -1  -  id_4  )  {  1 'b0 }  } : id_2];
  logic id_6;
  ;
  logic id_7;
endmodule
