[VMEM] WARNING: physical memory size is smaller than virtual memory size.
WARNING: option --warmup_instructions is deprecated. Use --warmup-instructions instead.
WARNING: option --simulation_instructions is deprecated. Use --simulation-instructions instead.

*** ChampSim Multicore Out-of-Order Simulator ***
Warmup Instructions: 40000000
Simulation Instructions: 100000000
Number of CPUs: 1
Page size: 4096

Off-chip DRAM Size: 16 GiB Channels: 1 Width: 64-bit Data Rate: 2403 MT/s
Heartbeat CPU 0 instructions: 10000002 cycles: 2656567 heartbeat IPC: 3.764 cumulative IPC: 3.764 (Simulation time: 00 hr 00 min 25 sec)
Heartbeat CPU 0 instructions: 20000002 cycles: 5392213 heartbeat IPC: 3.655 cumulative IPC: 3.709 (Simulation time: 00 hr 00 min 50 sec)
Heartbeat CPU 0 instructions: 30000004 cycles: 8038613 heartbeat IPC: 3.779 cumulative IPC: 3.732 (Simulation time: 00 hr 01 min 14 sec)
Warmup finished CPU 0 instructions: 40000002 cycles: 10773932 cumulative IPC: 3.713 (Simulation time: 00 hr 01 min 39 sec)
Warmup complete CPU 0 instructions: 40000002 cycles: 10773932 cumulative IPC: 3.713 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 40000006 cycles: 10773933 heartbeat IPC: 3.656 cumulative IPC: 4 (Simulation time: 00 hr 01 min 39 sec)
Heartbeat CPU 0 instructions: 50000006 cycles: 18841367 heartbeat IPC: 1.24 cumulative IPC: 1.24 (Simulation time: 00 hr 02 min 44 sec)
Heartbeat CPU 0 instructions: 60000008 cycles: 30206753 heartbeat IPC: 0.8799 cumulative IPC: 1.029 (Simulation time: 00 hr 04 min 09 sec)
Heartbeat CPU 0 instructions: 70000010 cycles: 38600587 heartbeat IPC: 1.191 cumulative IPC: 1.078 (Simulation time: 00 hr 05 min 15 sec)
Heartbeat CPU 0 instructions: 80000012 cycles: 49500872 heartbeat IPC: 0.9174 cumulative IPC: 1.033 (Simulation time: 00 hr 06 min 38 sec)
Heartbeat CPU 0 instructions: 90000014 cycles: 58096513 heartbeat IPC: 1.163 cumulative IPC: 1.057 (Simulation time: 00 hr 07 min 43 sec)
Heartbeat CPU 0 instructions: 100000016 cycles: 68028389 heartbeat IPC: 1.007 cumulative IPC: 1.048 (Simulation time: 00 hr 08 min 56 sec)
Heartbeat CPU 0 instructions: 110000018 cycles: 77768045 heartbeat IPC: 1.027 cumulative IPC: 1.045 (Simulation time: 00 hr 10 min 06 sec)
Heartbeat CPU 0 instructions: 120000020 cycles: 86346421 heartbeat IPC: 1.166 cumulative IPC: 1.059 (Simulation time: 00 hr 11 min 09 sec)
Heartbeat CPU 0 instructions: 130000020 cycles: 100868984 heartbeat IPC: 0.6886 cumulative IPC: 0.9989 (Simulation time: 00 hr 12 min 46 sec)
Simulation finished CPU 0 instructions: 100000002 cycles: 109328431 cumulative IPC: 0.9147 (Simulation time: 00 hr 14 min 26 sec)
Simulation complete CPU 0 instructions: 100000002 cycles: 109328431 cumulative IPC: 0.9147 (Simulation time: 00 hr 14 min 26 sec)

ChampSim completed all CPUs

=== Simulation ===
CPU 0 runs /home/wzz/ChampSim/traces/654.roms_s-293B.champsimtrace.xz

Region of Interest Statistics

CPU 0 cumulative IPC: 0.9147 instructions: 100000002 cycles: 109328431
CPU 0 Branch Prediction Accuracy: 99.83% MPKI: 0.02772 Average ROB Occupancy at Mispredict: 315.7
Branch type MPKI
BRANCH_DIRECT_JUMP: 0.00012
BRANCH_INDIRECT: 0
BRANCH_CONDITIONAL: 0.027
BRANCH_DIRECT_CALL: 0.0003
BRANCH_INDIRECT_CALL: 0
BRANCH_RETURN: 0.0003

cpu0->cpu0_STLB TOTAL        ACCESS:      30269 HIT:      17785 MISS:      12484 MSHR_MERGE:          0
cpu0->cpu0_STLB LOAD         ACCESS:      30269 HIT:      17785 MISS:      12484 MSHR_MERGE:          0
cpu0->cpu0_STLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_STLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_STLB AVERAGE MISS LATENCY: 719.5 cycles
cpu0->cpu0_L2C TOTAL        ACCESS:    1784312 HIT:     740516 MISS:    1043796 MSHR_MERGE:          0
cpu0->cpu0_L2C LOAD         ACCESS:     830446 HIT:     246972 MISS:     583474 MSHR_MERGE:          0
cpu0->cpu0_L2C RFO          ACCESS:     444251 HIT:       2748 MISS:     441503 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L2C WRITE        ACCESS:     490941 HIT:     490466 MISS:        475 MSHR_MERGE:          0
cpu0->cpu0_L2C TRANSLATION  ACCESS:      18674 HIT:        330 MISS:      18344 MSHR_MERGE:          0
cpu0->cpu0_L2C PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L2C AVERAGE MISS LATENCY: 224 cycles
cpu0->cpu0_L1I TOTAL        ACCESS:   20152077 HIT:   20151841 MISS:        236 MSHR_MERGE:         63
cpu0->cpu0_L1I LOAD         ACCESS:   20152077 HIT:   20151841 MISS:        236 MSHR_MERGE:         63
cpu0->cpu0_L1I RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1I PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1I AVERAGE MISS LATENCY: 310.9 cycles
cpu0->cpu0_L1D TOTAL        ACCESS:   31488754 HIT:   28499947 MISS:    2988807 MSHR_MERGE:    1695562
cpu0->cpu0_L1D LOAD         ACCESS:   22844294 HIT:   21431573 MISS:    1412721 MSHR_MERGE:     582448
cpu0->cpu0_L1D RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_L1D WRITE        ACCESS:    8625569 HIT:    7068227 MISS:    1557342 MSHR_MERGE:    1113044
cpu0->cpu0_L1D TRANSLATION  ACCESS:      18891 HIT:        147 MISS:      18744 MSHR_MERGE:         70
cpu0->cpu0_L1D PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_L1D AVERAGE MISS LATENCY: 190.6 cycles
cpu0->cpu0_ITLB TOTAL        ACCESS:   15218164 HIT:   15218114 MISS:         50 MSHR_MERGE:         34
cpu0->cpu0_ITLB LOAD         ACCESS:   15218164 HIT:   15218114 MISS:         50 MSHR_MERGE:         34
cpu0->cpu0_ITLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_ITLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_ITLB AVERAGE MISS LATENCY: 469.3 cycles
cpu0->cpu0_DTLB TOTAL        ACCESS:   29952362 HIT:   29886131 MISS:      66231 MSHR_MERGE:      35978
cpu0->cpu0_DTLB LOAD         ACCESS:   29952362 HIT:   29886131 MISS:      66231 MSHR_MERGE:      35978
cpu0->cpu0_DTLB RFO          ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB WRITE        ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB TRANSLATION  ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->cpu0_DTLB PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->cpu0_DTLB AVERAGE MISS LATENCY: 302.1 cycles
cpu0->LLC TOTAL        ACCESS:    1491082 HIT:     749513 MISS:     741569 MSHR_MERGE:          0
cpu0->LLC LOAD         ACCESS:     583474 HIT:     198366 MISS:     385108 MSHR_MERGE:          0
cpu0->LLC RFO          ACCESS:     441503 HIT:     102161 MISS:     339342 MSHR_MERGE:          0
cpu0->LLC PREFETCH     ACCESS:          0 HIT:          0 MISS:          0 MSHR_MERGE:          0
cpu0->LLC WRITE        ACCESS:     447761 HIT:     447525 MISS:        236 MSHR_MERGE:          0
cpu0->LLC TRANSLATION  ACCESS:      18344 HIT:       1461 MISS:      16883 MSHR_MERGE:          0
cpu0->LLC PREFETCH REQUESTED:          0 ISSUED:          0 USEFUL:          0 USELESS:          0
cpu0->LLC AVERAGE MISS LATENCY: 280.5 cycles

DRAM Statistics

Channel 0 RQ ROW_BUFFER_HIT:       1073
  ROW_BUFFER_MISS:     739493
  AVG DBUS CONGESTED CYCLE: 18.62
Channel 0 WQ ROW_BUFFER_HIT:      35546
  ROW_BUFFER_MISS:     362751
  FULL:          0
Channel 0 REFRESHES ISSUED:       9109
