Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,28
design__inferred_latch__count,0
design__instance__count,26683
design__instance__area,150298
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,28
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,1165
design__max_cap_violation__count__corner:nom_tt_025C_1v80,5
power__internal__total,0.0009080386953428388
power__switching__total,0.0003963625349570066
power__leakage__total,1.5212101800443634E-7
power__total,0.0013045533560216427
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.5232869841112647
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.5126500480338005
timing__hold__ws__corner:nom_tt_025C_1v80,0.3157553197170397
timing__setup__ws__corner:nom_tt_025C_1v80,56.84154463557428
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.315755
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,83.431427
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,585
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,1165
design__max_cap_violation__count__corner:nom_ss_100C_1v60,5
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.7180856112982515
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.7055474182373455
timing__hold__ws__corner:nom_ss_100C_1v60,0.8677927511094181
timing__setup__ws__corner:nom_ss_100C_1v60,53.26220681923426
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.867793
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,65.453377
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,1165
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,5
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.4411569290297683
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.4322645974625408
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11200696243082894
timing__setup__ws__corner:nom_ff_n40C_1v95,58.0064226403791
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.112007
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,89.659386
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,728
design__max_fanout_violation__count,1165
design__max_cap_violation__count,11
clock__skew__worst_hold,-0.43531449121974547
clock__skew__worst_setup,0.4262930962222551
timing__hold__ws,0.10922763003237744
timing__setup__ws,53.2017467361385
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.109228
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,64.808182
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 700.0 400.0
design__core__bbox,5.52 10.88 694.14 388.96
flow__warnings__count,1
flow__errors__count,0
design__io,425
design__die__area,280000
design__core__area,260353
design__instance__count__stdcell,26683
design__instance__area__stdcell,150298
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.577284
design__instance__utilization__stdcell,0.577284
design__power_grid_violation__count__net:vccd1,0
design__power_grid_violation__count__net:vssd1,0
design__power_grid_violation__count,0
floorplan__design__io,423
design__io__hpwl,50883631
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,487845
design__violations,0
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,1269
antenna__violating__nets,2
antenna__violating__pins,2
route__antenna_violation__count,2
route__net,11421
route__net__special,2
route__drc_errors__iter:1,12451
route__wirelength__iter:1,613684
route__drc_errors__iter:2,5433
route__wirelength__iter:2,608739
route__drc_errors__iter:3,5192
route__wirelength__iter:3,606452
route__drc_errors__iter:4,959
route__wirelength__iter:4,605945
route__drc_errors__iter:5,169
route__wirelength__iter:5,605828
route__drc_errors__iter:6,12
route__wirelength__iter:6,605865
route__drc_errors__iter:7,0
route__wirelength__iter:7,605867
route__drc_errors,0
route__wirelength,605867
route__vias,108687
route__vias__singlecut,108687
route__vias__multicut,0
design__disconnected_pin__count,105
design__critical_disconnected_pin__count,0
route__wirelength__max,1007.84
timing__unannotated_net__count__corner:nom_tt_025C_1v80,281
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,281
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,281
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,1165
design__max_cap_violation__count__corner:min_tt_025C_1v80,3
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.5162325157909801
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.5048831495784649
timing__hold__ws__corner:min_tt_025C_1v80,0.3071335495085653
timing__setup__ws__corner:min_tt_025C_1v80,56.87106058165252
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.307134
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,83.866310
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,281
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,422
design__max_fanout_violation__count__corner:min_ss_100C_1v60,1165
design__max_cap_violation__count__corner:min_ss_100C_1v60,3
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.7060769946350691
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.6931575509767243
timing__hold__ws__corner:min_ss_100C_1v60,0.8522165436780069
timing__setup__ws__corner:min_ss_100C_1v60,53.31600911670765
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.852217
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,66.256134
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,281
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,1165
design__max_cap_violation__count__corner:min_ff_n40C_1v95,2
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.43531449121974547
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.4262930962222551
timing__hold__ws__corner:min_ff_n40C_1v95,0.10922763003237744
timing__setup__ws__corner:min_ff_n40C_1v95,58.02554334593918
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.109228
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,89.953018
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,281
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,54
design__max_fanout_violation__count__corner:max_tt_025C_1v80,1165
design__max_cap_violation__count__corner:max_tt_025C_1v80,10
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.5370311014556246
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.5188331022774116
timing__hold__ws__corner:max_tt_025C_1v80,0.3232885162190821
timing__setup__ws__corner:max_tt_025C_1v80,56.808838352522244
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.323289
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,83.082413
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,281
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,728
design__max_fanout_violation__count__corner:max_ss_100C_1v60,1165
design__max_cap_violation__count__corner:max_ss_100C_1v60,11
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.7378264874574215
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.7148795091570642
timing__hold__ws__corner:max_ss_100C_1v60,0.8802185895970546
timing__setup__ws__corner:max_ss_100C_1v60,53.2017467361385
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.880219
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,64.808182
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,281
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,1165
design__max_cap_violation__count__corner:max_ff_n40C_1v95,10
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.45284896558852533
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.43745161509143965
timing__hold__ws__corner:max_ff_n40C_1v95,0.114402157651896
timing__setup__ws__corner:max_ff_n40C_1v95,57.98432120795821
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.114402
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,89.397972
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,281
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,281
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:vccd1__corner:nom_tt_025C_1v80,1.79994
design_powergrid__drop__average__net:vccd1__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:vccd1__corner:nom_tt_025C_1v80,0.0000599769
design_powergrid__voltage__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000792989
design_powergrid__drop__average__net:vssd1__corner:nom_tt_025C_1v80,0.00000969753
design_powergrid__drop__worst__net:vssd1__corner:nom_tt_025C_1v80,0.0000792989
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.000009609999999999999469838148080658157823563669808208942413330078125
ir__drop__worst,0.0000600000000000000015200514458246772164784488268196582794189453125
design__xor_difference__count,0
magic__drc_error__count,0
klayout__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
