Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Feb 28 22:13:37 2024
| Host         : DennisesLegion running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file blinky_timing_summary_routed.rpt -pb blinky_timing_summary_routed.pb -rpx blinky_timing_summary_routed.rpx -warn_on_violation
| Design       : blinky
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.200        0.000                      0                  165        0.261        0.000                      0                  165        4.500        0.000                       0                    85  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.200        0.000                      0                  165        0.261        0.000                      0                  165        4.500        0.000                       0                    85  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.200ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.261ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.095%)  route 3.508ns (80.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.737     9.494    count[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.694    count_reg[4]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.095%)  route 3.508ns (80.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.737     9.494    count[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.694    count_reg[5]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.095%)  route 3.508ns (80.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.737     9.494    count[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.694    count_reg[6]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.200ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.336ns  (logic 0.828ns (19.095%)  route 3.508ns (80.905%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.737     9.494    count[0]_i_1_n_0
    SLICE_X1Y8           FDRE                                         r  count_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.518    14.859    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[7]/C
                         clock pessimism              0.299    15.158    
                         clock uncertainty           -0.035    15.123    
    SLICE_X1Y8           FDRE (Setup_fdre_C_R)       -0.429    14.694    count_reg[7]
  -------------------------------------------------------------------
                         required time                         14.694    
                         arrival time                          -9.494    
  -------------------------------------------------------------------
                         slack                                  5.200    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.688     9.445    count[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[10]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    count_reg[10]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.688     9.445    count[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[11]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    count_reg[11]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.688     9.445    count[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[8]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    count_reg[8]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.223ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.287ns  (logic 0.828ns (19.314%)  route 3.459ns (80.686%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.688     9.445    count[0]_i_1_n_0
    SLICE_X1Y9           FDRE                                         r  count_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.517    14.858    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[9]/C
                         clock pessimism              0.274    15.132    
                         clock uncertainty           -0.035    15.097    
    SLICE_X1Y9           FDRE (Setup_fdre_C_R)       -0.429    14.668    count_reg[9]
  -------------------------------------------------------------------
                         required time                         14.668    
                         arrival time                          -9.445    
  -------------------------------------------------------------------
                         slack                                  5.223    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.616     9.373    count[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  count_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.515    14.856    clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  count_reg[20]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[20]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.293    

Slack (MET) :             5.293ns  (required time - arrival time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[21]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 0.828ns (19.644%)  route 3.387ns (80.356%))
  Logic Levels:           3  (LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.158ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.637     5.158    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.456     5.614 r  count_reg[5]/Q
                         net (fo=2, routed)           0.875     6.489    count_reg[5]
    SLICE_X0Y7           LUT3 (Prop_lut3_I1_O)        0.124     6.613 r  led_status[0]_i_6/O
                         net (fo=1, routed)           1.076     7.689    led_status[0]_i_6_n_0
    SLICE_X0Y10          LUT6 (Prop_lut6_I3_O)        0.124     7.813 r  led_status[0]_i_2/O
                         net (fo=2, routed)           0.820     8.633    led_status[0]_i_2_n_0
    SLICE_X0Y12          LUT5 (Prop_lut5_I3_O)        0.124     8.757 r  count[0]_i_1/O
                         net (fo=27, routed)          0.616     9.373    count[0]_i_1_n_0
    SLICE_X1Y12          FDRE                                         r  count_reg[21]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clock (IN)
                         net (fo=0)                   0.000    10.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clock_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          1.515    14.856    clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  count_reg[21]/C
                         clock pessimism              0.274    15.130    
                         clock uncertainty           -0.035    15.095    
    SLICE_X1Y12          FDRE (Setup_fdre_C_R)       -0.429    14.666    count_reg[21]
  -------------------------------------------------------------------
                         required time                         14.666    
                         arrival time                          -9.373    
  -------------------------------------------------------------------
                         slack                                  5.293    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[23]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[23]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.475    clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  count_reg[23]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_reg[23]/Q
                         net (fo=2, routed)           0.117     1.733    count_reg[23]
    SLICE_X1Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_reg[20]_i_1_n_4
    SLICE_X1Y12          FDRE                                         r  count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.862     1.989    clock_IBUF_BUFG
    SLICE_X1Y12          FDRE                                         r  count_reg[23]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X1Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 count_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.366ns  (logic 0.249ns (67.994%)  route 0.117ns (32.006%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  count_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y7           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[3]/Q
                         net (fo=2, routed)           0.117     1.735    count_reg[3]
    SLICE_X1Y7           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  count_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.843    count_reg[0]_i_2_n_4
    SLICE_X1Y7           FDRE                                         r  count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X1Y7           FDRE                                         r  count_reg[3]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y7           FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.592     1.475    clock_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  count_2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y12          FDRE (Prop_fdre_C_Q)         0.141     1.616 r  count_2_reg[7]/Q
                         net (fo=3, routed)           0.118     1.734    count_2_reg[7]
    SLICE_X3Y12          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.842 r  count_2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.842    count_2_reg[4]_i_1_n_4
    SLICE_X3Y12          FDRE                                         r  count_2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.862     1.989    clock_IBUF_BUFG
    SLICE_X3Y12          FDRE                                         r  count_2_reg[7]/C
                         clock pessimism             -0.514     1.475    
    SLICE_X3Y12          FDRE (Hold_fdre_C_D)         0.105     1.580    count_2_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 count_2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.249ns (67.838%)  route 0.118ns (32.162%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  count_2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y13          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_2_reg[11]/Q
                         net (fo=2, routed)           0.118     1.733    count_2_reg[11]
    SLICE_X3Y13          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.841 r  count_2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.841    count_2_reg[8]_i_1_n_4
    SLICE_X3Y13          FDRE                                         r  count_2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X3Y13          FDRE                                         r  count_2_reg[11]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y13          FDRE (Hold_fdre_C_D)         0.105     1.579    count_2_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.841    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y9           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[11]/Q
                         net (fo=2, routed)           0.119     1.737    count_reg[11]
    SLICE_X1Y9           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  count_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    count_reg[8]_i_1_n_4
    SLICE_X1Y9           FDRE                                         r  count_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X1Y9           FDRE                                         r  count_reg[11]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y9           FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y10          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[15]/Q
                         net (fo=2, routed)           0.119     1.736    count_reg[15]
    SLICE_X1Y10          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.844 r  count_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.844    count_reg[12]_i_1_n_4
    SLICE_X1Y10          FDRE                                         r  count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X1Y10          FDRE                                         r  count_reg[15]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y10          FDRE (Hold_fdre_C_D)         0.105     1.581    count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.844    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.591     1.474    clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  count_2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y14          FDRE (Prop_fdre_C_Q)         0.141     1.615 r  count_2_reg[15]/Q
                         net (fo=2, routed)           0.120     1.735    count_2_reg[15]
    SLICE_X3Y14          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.843 r  count_2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.843    count_2_reg[12]_i_1_n_4
    SLICE_X3Y14          FDRE                                         r  count_2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.861     1.988    clock_IBUF_BUFG
    SLICE_X3Y14          FDRE                                         r  count_2_reg[15]/C
                         clock pessimism             -0.514     1.474    
    SLICE_X3Y14          FDRE (Hold_fdre_C_D)         0.105     1.579    count_2_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  count_2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_2_reg[3]/Q
                         net (fo=2, routed)           0.120     1.737    count_2_reg[3]
    SLICE_X3Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  count_2_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.845    count_2_reg[0]_i_2_n_4
    SLICE_X3Y11          FDRE                                         r  count_2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X3Y11          FDRE                                         r  count_2_reg[3]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X3Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    count_2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.593     1.476    clock_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  count_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y11          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  count_reg[19]/Q
                         net (fo=2, routed)           0.120     1.737    count_reg[19]
    SLICE_X1Y11          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.845 r  count_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.845    count_reg[16]_i_1_n_4
    SLICE_X1Y11          FDRE                                         r  count_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.864     1.991    clock_IBUF_BUFG
    SLICE_X1Y11          FDRE                                         r  count_reg[19]/C
                         clock pessimism             -0.515     1.476    
    SLICE_X1Y11          FDRE (Hold_fdre_C_D)         0.105     1.581    count_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.845    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 count_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            count_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.594     1.477    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y8           FDRE (Prop_fdre_C_Q)         0.141     1.618 r  count_reg[7]/Q
                         net (fo=2, routed)           0.120     1.738    count_reg[7]
    SLICE_X1Y8           CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.846 r  count_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.846    count_reg[4]_i_1_n_4
    SLICE_X1Y8           FDRE                                         r  count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clock_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clock_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clock_IBUF_BUFG_inst/O
                         net (fo=84, routed)          0.865     1.992    clock_IBUF_BUFG
    SLICE_X1Y8           FDRE                                         r  count_reg[7]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X1Y8           FDRE (Hold_fdre_C_D)         0.105     1.582    count_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.582    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clock }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clock_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y11    count_1_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    count_1_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y13    count_1_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    count_1_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    count_1_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    count_1_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y14    count_1_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    count_1_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y15    count_1_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y11    count_1_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    count_1_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y13    count_1_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    count_1_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    count_1_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    count_1_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y14    count_1_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[17]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[17]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[18]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y15    count_1_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[20]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[21]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[22]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y16    count_1_reg[22]/C



