<!DOCTYPE html>
<html>
  <head>
    <meta charset="UTF-8" />
    <link rel="stylesheet" type="text/css" href="../../../../code.css">
  </head>
  <body>
    third_party/cores/basejump_stl/bsg_misc/bsg_clkgate_optional.v
    <table class="highlighttable"><tr><td class="linenos"><div class="linenodiv"><pre><a href="#l-1"> 1</a>
<a href="#l-2"> 2</a>
<a href="#l-3"> 3</a>
<a href="#l-4"> 4</a>
<a href="#l-5"> 5</a>
<a href="#l-6"> 6</a>
<a href="#l-7"> 7</a>
<a href="#l-8"> 8</a>
<a href="#l-9"> 9</a>
<a href="#l-10">10</a>
<a href="#l-11">11</a>
<a href="#l-12">12</a>
<a href="#l-13">13</a>
<a href="#l-14">14</a>
<a href="#l-15">15</a>
<a href="#l-16">16</a>
<a href="#l-17">17</a>
<a href="#l-18">18</a>
<a href="#l-19">19</a>
<a href="#l-20">20</a>
<a href="#l-21">21</a>
<a href="#l-22">22</a>
<a href="#l-23">23</a>
<a href="#l-24">24</a>
<a href="#l-25">25</a>
<a href="#l-26">26</a>
<a href="#l-27">27</a>
<a href="#l-28">28</a>
<a href="#l-29">29</a>
<a href="#l-30">30</a>
<a href="#l-31">31</a>
<a href="#l-32">32</a>
<a href="#l-33">33</a>
<a href="#l-34">34</a></pre></div></td><td class="code"><div class="highlight"><pre><span></span><a name="l-1"></a><span class="c1">// MBT: This module has a broken interface because it uses bypass_i as a live input, which could use glitching</span>
<a name="l-2"></a><span class="c1">// MBT: This module should never be used in actual synthesized RTL; it must be hardened.</span>
<a name="l-3"></a><span class="c1">// For this reason, I am guarding it with an ifndef SYNTHESIS and we can fix it later.</span>
<a name="l-4"></a>
<a name="l-5"></a><span class="no">`include</span> <span class="s">&quot;bsg_defines.v&quot;</span>
<a name="l-6"></a>
<a name="l-7"></a><span class="no">`ifndef</span> <span class="n">SYNTHESIS</span>
<a name="l-8"></a>
<a name="l-9"></a><span class="c1">// This is an integrated clock cell using a negative latch and an AND gate</span>
<a name="l-10"></a><span class="c1">// This logic may be susceptible bug if en_i changes multiple times within a clk cyle</span>
<a name="l-11"></a>
<a name="l-12"></a><span class="k">module</span> <span class="n">bsg_clkgate_optional</span>  <span class="p">(</span><span class="k">input</span>  <span class="n">clk_i</span>
<a name="l-13"></a>                             <span class="p">,</span><span class="k">input</span>  <span class="n">en_i</span>
<a name="l-14"></a>                             <span class="p">,</span><span class="k">input</span>  <span class="n">bypass_i</span>
<a name="l-15"></a>                             <span class="p">,</span><span class="k">output</span> <span class="n">gated_clock_o</span>
<a name="l-16"></a>                             <span class="p">);</span>
<a name="l-17"></a>  <span class="c1">//wire en_latch;                  </span>
<a name="l-18"></a>  <span class="c1">//assign en_latch = (reset_i) ?  1&#39;b0 :</span>
<a name="l-19"></a>  <span class="c1">//                    (~clk_i)  ?  en_i : en_latch;</span>
<a name="l-20"></a>
<a name="l-21"></a>  <span class="kt">wire</span> <span class="n">latched_en_lo</span><span class="p">;</span>
<a name="l-22"></a>
<a name="l-23"></a>  <span class="n">bsg_dlatch</span> <span class="p">#(.</span><span class="n">width_p</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span> <span class="p">.</span><span class="n">i_know_this_is_a_bad_idea_p</span><span class="p">(</span><span class="mi">1</span><span class="p">))</span>
<a name="l-24"></a>    <span class="n">en_latch</span>
<a name="l-25"></a>      <span class="p">(</span> <span class="p">.</span><span class="n">clk_i</span>  <span class="p">(</span> <span class="o">~</span><span class="n">clk_i</span> <span class="p">)</span>
<a name="l-26"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">data_i</span> <span class="p">(</span> <span class="n">en_i</span> <span class="p">)</span>
<a name="l-27"></a>      <span class="p">,</span> <span class="p">.</span><span class="n">data_o</span> <span class="p">(</span> <span class="n">latched_en_lo</span>  <span class="p">)</span>
<a name="l-28"></a>      <span class="p">);</span>
<a name="l-29"></a>  
<a name="l-30"></a>  <span class="k">assign</span> <span class="n">gated_clock_o</span> <span class="o">=</span> <span class="p">(</span><span class="n">latched_en_lo</span><span class="o">|</span><span class="n">bypass_i</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">clk_i</span><span class="p">;</span>
<a name="l-31"></a>
<a name="l-32"></a><span class="k">endmodule</span>
<a name="l-33"></a>
<a name="l-34"></a><span class="no">`endif</span>
</pre></div>
</td></tr></table>
  </body>
</html>