#-----------------------------------------------------------
# Vivado v2016.2 (64-bit)
# SW Build 1577090 on Thu Jun  2 16:32:40 MDT 2016
# IP Build 1577682 on Fri Jun  3 12:00:54 MDT 2016
# Start of session at: Wed Nov 20 22:02:01 2019
# Process ID: 7568
# Current directory: F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.runs/synth_1
# Command line: vivado.exe -log top.vds -mode batch -messageDb vivado.pb -notrace -source top.tcl
# Log file: F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.runs/synth_1/top.vds
# Journal file: F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source top.tcl -notrace
Command: synth_design -top top -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1504 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 304.844 ; gain = 97.277
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'top' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/top.v:26]
INFO: [Synth 8-638] synthesizing module 'PS2Receiver' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:22]
INFO: [Synth 8-638] synthesizing module 'debouncer' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-256] done synthesizing module 'debouncer' (1#1) [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/debouncer.v:23]
INFO: [Synth 8-155] case statement is not full and has no default [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:78]
INFO: [Synth 8-256] done synthesizing module 'PS2Receiver' (2#1) [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:22]
INFO: [Synth 8-638] synthesizing module 'seg7decimal' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/Seg_7_Display.v:21]
INFO: [Synth 8-226] default block is never used [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/Seg_7_Display.v:43]
INFO: [Synth 8-226] default block is never used [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/Seg_7_Display.v:58]
INFO: [Synth 8-256] done synthesizing module 'seg7decimal' (3#1) [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/Seg_7_Display.v:21]
WARNING: [Synth 8-3848] Net UART_TXD in module/entity top does not have driver. [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/top.v:34]
INFO: [Synth 8-256] done synthesizing module 'top' (4#1) [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/top.v:26]
WARNING: [Synth 8-3331] design top has unconnected port UART_TXD
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 342.188 ; gain = 134.621
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 342.188 ; gain = 134.621
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/constrs_1/new/myKeyBoardX.xdc]
Finished Parsing XDC File [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/constrs_1/new/myKeyBoardX.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/constrs_1/new/myKeyBoardX.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 649.203 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:14 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "O0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt0" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "O1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "cnt1" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "cnt" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 90    
	  11 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   2 Input      1 Bit        Muxes := 7     
	   5 Input      1 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module top 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 4     
Module PS2Receiver 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 1     
	                8 Bit    Registers := 23    
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 90    
	  11 Input      8 Bit        Muxes := 2     
	  12 Input      8 Bit        Muxes := 1     
	  11 Input      4 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 12    
	   5 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   3 Input      1 Bit        Muxes := 1     
	  12 Input      1 Bit        Muxes := 2     
Module seg7decimal 
Detailed RTL Component Info : 
+---Registers : 
	                4 Bit    Registers := 1     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  16 Input      7 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/secondedata_reg[7:0]' into 'keyboard/secondedata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:124]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
INFO: [Synth 8-4471] merging register 'keyboard/firstdata_reg[7:0]' into 'keyboard/firstdata_reg[7:0]' [F:/yingjian/verilog/book/theMainDesign/myKeyBoard/myKeyBoard.srcs/sources_1/new/PS2Receiver.v:118]
WARNING: [Synth 8-3917] design top has port DP driven by constant 1
WARNING: [Synth 8-3331] design top has unconnected port UART_TXD
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 649.203 ; gain = 441.637
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:12 ; elapsed = 00:00:15 . Memory (MB): peak = 649.203 ; gain = 441.637

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
