# 1.14 SFR Registers

The SFRs are listed in [Table 1-8](#table-1-8). The base address for the SFRs is listed in [Table 1-7](#table-1-7).
Many of the bits in the SFRs are described in other chapters throughout this user's guide. These bits are marked with a
note and a reference. See the module-specific chapter for details.

> [!NOTE]
> All registers have word or byte register access. For a generic register _`ANYREG`_, the suffix `_L` (_`ANYREG_L`_)
> refers to the lower byte of the register (bits 0 through 7). The suffix `_H` (_`ANYREG_H`_) refers to the upper byte
> of the register (bits 8 through 15).

<a id="table-1-7"></a>

| Module | Base Address |
| ------ | ------------ |
| SFR    | 00100h       |

**Table 1-7. SFR Base Address**

<a id="table-1-8"></a>

| Offset | Acronym              | Register Name     | Type       | Access | Reset | Section                                                           |
| ------ | -------------------- | ----------------- | ---------- | ------ | ----- | ----------------------------------------------------------------- |
| 00h    | `SFRIE1`             | Interrupt Enable  | Read/write | Word   | 0000h | [Section 1.14.1](#1141-sfrie1-register-offset--00h-reset--0000h)  |
| 00h    | `SFRIE1_L` (`IE1`)   |                   | Read/write | Byte   | 00h   | [Section 1.14.1](#1141-sfrie1-register-offset--00h-reset--0000h)  |
| 01h    | `SFRIE1_H` (`IE2`)   |                   | Read/write | Byte   | 00h   | [Section 1.14.1](#1141-sfrie1-register-offset--00h-reset--0000h)  |
| 02h    | `SFRIFG1`            | Interrupt Flag    | Read/write | Word   | 0082h | [Section 1.14.2](#1142-sfrifg1-register-offset--02h-reset--0082h) |
| 02h    | `SFRIFG1_L` (`IFG1`) |                   | Read/write | Byte   | 82h   | [Section 1.14.2](#1142-sfrifg1-register-offset--02h-reset--0082h) |
| 03h    | `SFRIFG1_H` (`IFG2`) |                   | Read/write | Byte   | 00h   | [Section 1.14.2](#1142-sfrifg1-register-offset--02h-reset--0082h) |
| 04h    | `SFRRPCR`            | Reset Pin Control | Read/write | Word   | 001Ch | [Section 1.14.3](#1143-sfrrpcr-register-offset--04h-reset--001ch) |
| 04h    | `SFRRPCR_L`          |                   | Read/write | Byte   | 1Ch   | [Section 1.14.3](#1143-sfrrpcr-register-offset--04h-reset--001ch) |
| 05h    | `SFRRPCR_H`          |                   | Read/write | Byte   | 00h   | [Section 1.14.3](#1143-sfrrpcr-register-offset--04h-reset--001ch) |

**Table 1-8. SFR Registers**

## 1.14.1 `SFRIE1` Register (offset = 00h) [reset = 0000h]

Interrupt Enable Register

<a id="figure-1-18"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7          | 6         | 5        | 4       | 3       | 2        | 1          | 0       |
| ---------- | --------- | -------- | ------- | ------- | -------- | ---------- | ------- |
| `JMBOUTIE` | `JMBINIE` | Reserved | `NMIIE` | `VMAIE` | Reserved | `OFIE` (1) | `WDTIE` |
| rw-0       | rw-0      | r0       | rw-0    | rw-0    | rw-0     | rw-0       | rw-0    |

(1) See the [Clock System chapter]() for details.

**Figure 1-18. `SFRIE1` Register**

<a id="table-1-9"></a>

| Bit  | Field      | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                 |
| ---- | ---------- | ---- | ----- | ----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-8 | Reserved   | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                |
| 7    | `JMBOUTIE` | RW   | 0h    | JTAG mailbox output interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                            |
| 6    | `JMBINIE`  | RW   | 0h    | JTAG mailbox input interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                             |
| 5    | Reserved   | RW   | 0h    | Reserved.                                                                                                                                                                                                                                                                                                                                                                                                   |
| 4    | `NMIIE`    | RW   | 0h    | NMI pin interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                                        |
| 3    | `VMAIE`    | RW   | 0h    | Vacant memory access interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                           |
| 2    | Reserved   | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                |
| 1    | `OFIE`     | RW   | 0h    | Oscillator fault interrupt enable flag<br>0b = Interrupts disabled<br>1b = Interrupts enabled                                                                                                                                                                                                                                                                                                               |
| 0    | `WDTIE`    | RW   | 0h    | Watchdog timer interrupt enable. This bit enables the `WDTIFG` interrupt for interval timer mode. It is not necessary to set this bit for watchdog mode. Because other bits in `SFRIE1` may be used for other modules, it is recommended to set or clear this bit using `BIS.B` or `BIC.B` instructions, rather than `MOV.B` or `CLR.B` instruction.<br>0b = Interrupts disabled<br>1b = Interrupts enabled |

**Table 1-9. `SFRIE1` Register Description**

## 1.14.2 `SFRIFG1` Register (offset = 02h) [reset = 0082h]

Interrupt Flag Register

<a id="figure-1-19"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7           | 6          | 5        | 4        | 3        | 2        | 1          | 0        |
| ----------- | ---------- | -------- | -------- | -------- | -------- | ---------- | -------- |
| `JMBOUTIFG` | `JMBINIFG` | Reserved | `NMIIFG` | `VMAIFG` | Reserved | `OFIFG(1)` | `WDTIFG` |
| rw-(1)      | rw-(0)     | r0       | rw-0     | rw-0     | r0       | rw-(1)     | rw-0     |

(1) See the [Clock System chapter]() for details.

**Figure 1-19. `SFRIFG1` Register**

<a id="table-1-10"></a>

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |
| ---- | ----------- | ---- | ----- | ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------ |
| 15-8 | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 7    | `JMBOUTIFG` | RW   | 1h    | JTAG mailbox output interrupt flag<br>0b = No interrupt pending. When in 16-bit mode (`JMBMODE` = 0), this bit is cleared automatically when `SYSJMBO0` has been written with a new message to the JTAG module by the `CPU`. When in 32-bit mode (`JMBMODE` = 1), this bit is cleared automatically when both `SYSJMBO0` and `SYSJMBO1` have been written with new messages to the JTAG module by the `CPU`. This bit is also cleared when the associated vector in `SYSUNIV` has been read.<br>1b = Interrupt pending, `SYSJMBOx` registers are ready for new messages. In 16-bit mode (`JMBMODE` = 0), `SYSJMBO0` has been received by the JTAG module and is ready for a new message from the `CPU`. In 32-bit mode (`JMBMODE` = 1), `SYSJMBO0` and `SYSJMBO1` have been received by the JTAG module and are ready for new messages from the `CPU`. |
| 6    | `JMBINIFG`  | RW   | 0h    | JTAG mailbox input interrupt flag<br>0b = No interrupt pending. When in 16-bit mode (`JMBMODE` = 0), this bit is cleared automatically when `JMBI0` is read by the `CPU`. When in 32-bit mode (`JMBMODE` = 1), this bit is cleared automatically when both `JMBI0` and `JMBI1` have been read by the `CPU`. This bit is also cleared when the associated vector in `SYSUNIV` has been read<br>1b = Interrupt pending, a message is waiting in the `SYSJMBIx` registers. In 16-bit mode (`JMBMODE` = 0) when `JMBI0` has been written by the JTAG module. In 32-bit mode (`JMBMODE` = 1) when `JMBI0` and `JMBI1` have been written by the JTAG module.                                                                                                                                                                                                 |
| 5    | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 4    | `NMIIFG`    | RW   | 0h    | NMI pin interrupt flag<br>0b = No interrupt pending<br>1b = Interrupt pending                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |
| 3    | `VMAIFG`    | RW   | 0h    | Vacant memory access interrupt flag<br>0b = No interrupt pending<br>1b = Interrupt pending                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             |
| 2    | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           |
| 1    | `OFIFG`     | RW   | 1h    | Oscillator fault interrupt flag<br>0b = No interrupt pending<br>1b = Interrupt pending                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |
| 0    | `WDTIFG`    | RW   | 0h    | Watchdog timer interrupt flag. In watchdog mode, `WDTIFG` self clears upon a watchdog timeout event. The `SYSRSTIV` can be read to determine if the reset was caused by a watchdog timeout event. In interval mode, `WDTIFG` is reset automatically by servicing the interrupt, or can be reset by software. Because other bits in `SFRIFG1` may be used for other modules, it is recommended to set or clear `WDTIFG` by using `BIS.B` or `BIC.B` instructions, rather than `MOV.B` or `CLR.B` instructions.<br>0b = No interrupt pending<br>1b = Interrupt pending                                                                                                                                                                                                                                                                                   |

**Table 1-10. `SFRIFG1` Register Description**

## 1.14.3 `SFRRPCR` Register (offset = 04h) [reset = 001Ch]

Reset Pin Control Register

<a id="figure-1-20"></a>

| 15       | 14       | 13       | 12       | 11       | 10       | 9        | 8        |
| -------- | -------- | -------- | -------- | -------- | -------- | -------- | -------- |
| Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved | Reserved |
| r0       | r0       | r0       | r0       | r0       | r0       | r0       | r0       |

| 7        | 6        | 5        | 4         | 3          | 2          | 1           | 0        |
| -------- | -------- | -------- | --------- | ---------- | ---------- | ----------- | -------- |
| Reserved | Reserved | Reserved | `SYSFLTE` | `SYSRSTRE` | `SYSRSTUP` | `SYSNMIIES` | `SYSNMI` |
| r0       | r0       | r0       | rw-1      | rw-1       | rw-1       | rw-0        | rw-0     |

**Figure 1-20. `SFRRPCR` Register**

<a id="table-1-11"></a>

| Bit  | Field       | Type | Reset | Description                                                                                                                                                                                                                                                |
| ---- | ----------- | ---- | ----- | ---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------- |
| 15-5 | Reserved    | R    | 0h    | Reserved. Always reads as 0.                                                                                                                                                                                                                               |
| 4    | `SYSFLTE`   | RW   | 1h    | Reset pin filter enable<br>0b = Digital filter on reset pin is disabled<br>1b = Digital filter on reset pin is enabled                                                                                                                                     |
| 3    | `SYSRSTRE`  | RW   | 1h    | Reset pin resistor enable<br>0b = Pullup or pulldown resistor at the R̅S̅T̅/NMI pin is disabled<br>1b = Pullup or pulldown resistor at the R̅S̅T̅/NMI pin is enabled                                                                                             |
| 2    | `SYSRSTUP`  | RW   | 1h    | Reset resistor pin pullup/pulldown<br>0b = Pulldown is selected<br>1b = Pullup is selected                                                                                                                                                                 |
| 1    | `SYSNMIIES` | RW   | 0h    | NMI edge select. This bit selects the interrupt edge for the NMI when `SYSNMI` = 1. Modifying this bit can trigger an NMI. Modify this bit when `SYSNMI` = 0 to avoid triggering an accidental NMI.<br>0b = NMI on rising edge<br>1b = NMI on falling edge |
| 0    | `SYSNMI`    | RW   | 0h    | NMI select. This bit selects the function for the R̅S̅T̅/NMI pin.<br>0b = Reset function<br>1b = NMI function                                                                                                                                                 |

**Table 1-11. `SFRRPCR` Register Description**
