---
layout: post
title:  Exercise 3.29
date:   2016-10-08
description: Post on 8th October,2016 by Gummary
categories:
- blog
---

x∧y = ¬(¬x ∨ ¬y)

~~~scheme
(define (or-gate a1 a2 output)
  (let ((c1 (make-wire))
	(c2 (make-wire))
	(c3 (make-wire)))
    (inverter a1 c1)
    (inverter a2 c2)
    (and-gate c1 c2 c3)
    (inverter c3 output)))
~~~

 前两个与门可以算做同步的，所以全部的时间为2×invert-delay+and-gate-dely