#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun Jan  2 16:44:02 2022
# Process ID: 4816
# Current directory: C:/Xilinx/Projects/xSDR
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2832 C:\Xilinx\Projects\xSDR\xSDR.xpr
# Log file: C:/Xilinx/Projects/xSDR/vivado.log
# Journal file: C:/Xilinx/Projects/xSDR\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Xilinx/Projects/xSDR/xSDR.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2018.3/data/ip'.
open_project: Time (s): cpu = 00:00:25 ; elapsed = 00:00:10 . Memory (MB): peak = 765.023 ; gain = 190.910
update_compile_order -fileset sources_1
open_bd_design {C:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/xsdr_design_1.bd}
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding cell -- xilinx.com:ip:dds_compiler:6.0 - dds_compiler_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_0
Adding cell -- xilinx.com:ip:mult_gen:12.0 - mult_gen_1
Adding cell -- xilinx.com:ip:cic_compiler:4.0 - cic_compiler_0
Adding cell -- xilinx.com:ip:cic_compiler:4.0 - cic_compiler_1
Adding cell -- xilinx.com:module_ref:ad9226_ibuf:1.0 - ad9226_ibuf_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_0
Adding cell -- xilinx.com:ip:fir_compiler:7.2 - fir_compiler_1
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_0
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_0Executing the post_config_ip from bd
Adding cell -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_1
Adding cell -- xilinx.com:module_ref:delay_32b:1.0 - delay_32b_0
Adding cell -- xilinx.com:module_ref:dds_axis_data_to_sin_cos:1.0 - dds_axis_data_to_sin_0
Adding cell -- xilinx.com:module_ref:iq32_to_fifo32:1.0 - iq32_to_fifo32_0
Adding cell -- xilinx.com:ip:fifo_generator:13.2 - fifo_generator_1
INFO: [xilinx.com:ip:fifo_generator:13.2-5968] /fifo_generator_1Executing the post_config_ip from bd
Adding cell -- xilinx.com:module_ref:xsdr_ctrl:1.0 - xsdr_ctrl_0
Adding cell -- xilinx.com:module_ref:CyFX3:1.0 - CyFX3_0
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /dds_compiler_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mult_gen_1/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /mult_gen_0/CE(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /cic_compiler_1/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /cic_compiler_0/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /fir_compiler_1/aclken(ce)
WARNING: [BD 41-1731] Type mismatch between connected pins: /clk_wiz_0/locked(undef) and /fir_compiler_0/aclken(ce)
Successfully read diagram <xsdr_design_1> from BD file <C:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/xsdr_design_1.bd>
open_bd_design: Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 948.961 ; gain = 0.000
reset_run synth_1
launch_runs synth_1 -jobs 4
[Sun Jan  2 16:47:28 2022] Launched synth_1...
Run output will be captured here: C:/Xilinx/Projects/xSDR/xSDR.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Sun Jan  2 16:53:05 2022] Launched impl_1...
Run output will be captured here: C:/Xilinx/Projects/xSDR/xSDR.runs/impl_1/runme.log
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35tftg256-1
INFO: [Netlist 29-17] Analyzing 386 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a35tftg256-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0_board.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0_board.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'xsdr_design_1_i/fir_compiler_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fir_compiler_0_0/constraints/fir_compiler_v7_2.xdc] for cell 'xsdr_design_1_i/fir_compiler_0/U0'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'xsdr_design_1_i/fir_compiler_1/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fir_compiler_1_0/constraints/fir_compiler_v7_2.xdc] for cell 'xsdr_design_1_i/fir_compiler_1/U0'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_0_0/xsdr_design_1_fifo_generator_0_0.xdc] for cell 'xsdr_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_0_0/xsdr_design_1_fifo_generator_0_0.xdc] for cell 'xsdr_design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0_board.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0_board.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_1_0/xsdr_design_1_fifo_generator_1_0.xdc] for cell 'xsdr_design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_1_0/xsdr_design_1_fifo_generator_1_0.xdc] for cell 'xsdr_design_1_i/fifo_generator_1/U0'
Parsing XDC File [C:/Xilinx/Projects/xSDR/xSDR.srcs/constrs_1/new/xsdr_constr_1.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [C:/Xilinx/Projects/xSDR/xSDR.srcs/constrs_1/new/xsdr_constr_1.xdc:3]
INFO: [Timing 38-2] Deriving generated clocks [C:/Xilinx/Projects/xSDR/xSDR.srcs/constrs_1/new/xsdr_constr_1.xdc:3]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1621.563 ; gain = 548.887
Finished Parsing XDC File [C:/Xilinx/Projects/xSDR/xSDR.srcs/constrs_1/new/xsdr_constr_1.xdc]
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0_late.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_0_0/xsdr_design_1_clk_wiz_0_0_late.xdc] for cell 'xsdr_design_1_i/clk_wiz_0/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_0_0/xsdr_design_1_fifo_generator_0_0_clocks.xdc] for cell 'xsdr_design_1_i/fifo_generator_0/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_0_0/xsdr_design_1_fifo_generator_0_0_clocks.xdc] for cell 'xsdr_design_1_i/fifo_generator_0/U0'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0_late.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_clk_wiz_1_0/xsdr_design_1_clk_wiz_1_0_late.xdc] for cell 'xsdr_design_1_i/clk_wiz_1/inst'
Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_1_0/xsdr_design_1_fifo_generator_1_0_clocks.xdc] for cell 'xsdr_design_1_i/fifo_generator_1/U0'
Finished Parsing XDC File [c:/Xilinx/Projects/xSDR/xSDR.srcs/sources_1/bd/xsdr_design_1/ip/xsdr_design_1_fifo_generator_1_0/xsdr_design_1_fifo_generator_1_0_clocks.xdc] for cell 'xsdr_design_1_i/fifo_generator_1/U0'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_0/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_cdc_inst'
Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
Finished Sourcing Tcl File [C:/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/tcl/xpm_cdc_gray.tcl] for cell 'xsdr_design_1_i/fifo_generator_1/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_cdc_inst'
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1623.973 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 56 instances

open_run: Time (s): cpu = 00:00:30 ; elapsed = 00:00:22 . Memory (MB): peak = 1649.828 ; gain = 700.867
close_design
open_run impl_1
INFO: [Netlist 29-17] Analyzing 384 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1873.836 ; gain = 0.000
Restored from archive | CPU: 1.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1873.836 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1873.836 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 88 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 32 instances
  RAM16X1D => RAM32X1D (RAMD32, RAMD32): 56 instances

open_run: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 1873.836 ; gain = 37.113
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Sun Jan  2 16:57:30 2022] Launched impl_1...
Run output will be captured here: C:/Xilinx/Projects/xSDR/xSDR.runs/impl_1/runme.log
open_hw
exit
INFO: [Common 17-206] Exiting Vivado at Sun Jan  2 16:59:36 2022...
