<HTML>
<HEAD><TITLE>Synthesis Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Syn"></A><B><U><big>Synthesis Report</big></U></B>
#Build: Synplify Pro (R) U-2023.03L-SP1, Build 153R, Aug 10 2023
#install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
#OS: Linux 
#Hostname: user-HP-ProBook-450-G5

# Sun May 26 10:26:45 2024

#Implementation: First_Implementation


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys HDL Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Verilog Compiler, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/ecp5u.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/lucent/pmi_def.v" (library work)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/hypermods.v" (library __hyper__lib__)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_objects.v" (library snps_haps)
@I::"/home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase/lib/vlog/scemi_pipes.svh" (library snps_haps)
@I::"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v" (library work)
@I::"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v" (library work)
@I::"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v" (library work)
@N|stack limit increased to max
Verilog syntax check successful!
Selecting top level module ADC_top
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v":72:7:72:13|Synthesizing module box_ave in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
	LPF_DEPTH_BITS=32'b00000000000000000000000000000011
   Generated name = box_ave_8s_3s
Running optimization stage 1 on box_ave_8s_3s .......
Finished optimization stage 1 on box_ave_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v":68:7:68:20|Synthesizing module sigmadelta_adc in library work.

	ADC_WIDTH=32'b00000000000000000000000000001000
	ACCUM_BITS=32'b00000000000000000000000000001010
	LPF_DEPTH_BITS=32'b00000000000000000000000000000011
   Generated name = sigmadelta_adc_8s_10s_3s
Running optimization stage 1 on sigmadelta_adc_8s_10s_3s .......
Finished optimization stage 1 on sigmadelta_adc_8s_10s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
@N: CG364 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/adc_top.v":67:7:67:13|Synthesizing module ADC_top in library work.
Running optimization stage 1 on ADC_top .......
Finished optimization stage 1 on ADC_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on ADC_top .......
Finished optimization stage 2 on ADC_top (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on sigmadelta_adc_8s_10s_3s .......
Finished optimization stage 2 on sigmadelta_adc_8s_10s_3s (CPU Time 0h:00m:00s, Memory Used current: 126MB peak: 126MB)
Running optimization stage 2 on box_ave_8s_3s .......
Finished optimization stage 2 on box_ave_8s_3s (CPU Time 0h:00m:00s, Memory Used current: 137MB peak: 137MB)

For a summary of runtime per design unit, please see file:
==========================================================
@L: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/layer0.duruntime



At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 137MB peak: 137MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 10:26:46 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
File /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/layer0.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 10:26:46 2024

###########################################################]

For a summary of runtime and memory usage for all design units, please see file:
==========================================================
@L: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_comp.rt.csv

@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 33MB peak: 33MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 10:26:46 2024

###########################################################]
###########################################################[

Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Synopsys Netlist Linker, Version comp202303synp1, Build 155R, Built Aug 10 2023 09:58:08, @4875095

@N|Running in 64-bit mode
File /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_comp.srs changed - recompiling

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Sun May 26 10:26:47 2024

###########################################################]
# Sun May 26 10:26:47 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Pre-mapping, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)


Done reading skeleton netlist (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 225MB peak: 225MB)

@A: MF827 |No constraint file specified.
@L: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/OneBitADCTestLattice_First_Implementation_scck.rpt 
See clock summary report "/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/OneBitADCTestLattice_First_Implementation_scck.rpt"
@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 233MB peak: 233MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 238MB peak: 238MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 240MB peak: 240MB)

NConnInternalConnection caching is on

Starting HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Finished HSTDM IP insertion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Started DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Finished DisTri Cleanup (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Starting clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


mixed edge conversion for GCC is OFF

Finished clock optimization phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Starting clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Finished clock optimization report phase (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)

@N: FX1184 |Applying syn_allowed_resources blockrams=208 on top level netlist ADC_top 

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)



Clock Summary
******************

          Start              Requested     Requested     Clock        Clock          Clock
Level     Clock              Frequency     Period        Type         Group          Load 
------------------------------------------------------------------------------------------
0 -       ADC_top|clk_in     200.0 MHz     5.000         inferred     (multiple)     64   
==========================================================================================



Clock Load Summary
***********************

                   Clock     Source           Clock Pin           Non-clock Pin     Non-clock Pin
Clock              Load      Pin              Seq Example         Seq Example       Comb Example 
-------------------------------------------------------------------------------------------------
ADC_top|clk_in     64        clk_in(port)     SSD_ADC.delta.C     -                 -            
=================================================================================================

@W: MT529 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/box_ave.v":175:0:175:5|Found inferred clock ADC_top|clk_in which controls 64 sequential elements including SSD_ADC.box_ave.ave_data_out[7:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

ICG Latch Removal Summary:
Number of ICG latches removed: 0
Number of ICG latches not removed:	0


@S |Clock Optimization Summary



#### START OF PREMAP CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 64 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

============================= Non-Gated/Non-Generated Clocks =============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance   
------------------------------------------------------------------------------------------
@KP:ckid0_0       clk_in              port                   64         SSD_ADC.accum[7:0]
==========================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######


Summary of user generated gated clocks:
0 user generated gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)

@N: FX1143 |Skipping assigning INTERNAL_VREF to iobanks, because the table of mapping from pin to iobank is not initialized.
Finished Pre Mapping Phase.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Finished constraint checker preprocessing (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)


Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 290MB peak: 290MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Sun May 26 10:26:48 2024

###########################################################]
# Sun May 26 10:26:49 2024


Copyright (C) 1994-2023 Synopsys, Inc.
This Synopsys software and all associated documentation are proprietary to Synopsys, Inc.
and may only be used pursuant to the terms and conditions of a written license agreement
with Synopsys, Inc. All other use, reproduction, modification, or distribution of the
Synopsys software or the associated documentation is strictly prohibited.
Tool: Synplify Pro (R)
Build: U-2023.03L-SP1
Install: /home/user/FPGA/tools/diamond/usr/local/diamond/3.13/synpbase
OS: Ubuntu 22.04.4 LTS
Hostname: user-HP-ProBook-450-G5
max virtual memory: unlimited (bytes)
max user processes: 47069
max stack size: 8388608 (bytes)


Implementation : First_Implementation
Synopsys Lattice Technology Mapper, Version map202303lat, Build 132R, Built Aug 31 2023 03:56:57, @4910518


Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 212MB peak: 212MB)

@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 225MB peak: 225MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 225MB peak: 225MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 229MB peak: 229MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 239MB peak: 239MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 287MB peak: 287MB)


Available hyper_sources - for debug and ip models
	None Found


Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 288MB peak: 288MB)

@N: MO231 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v":134:0:134:5|Found counter in view:work.sigmadelta_adc_8s_10s_3s(verilog) instance sigma[9:0] 
@N: MO231 :"/home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/source/sigmadelta_adc.v":182:0:182:5|Found counter in view:work.sigmadelta_adc_8s_10s_3s(verilog) instance counter[9:0] 

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

NConnInternalConnection caching is on

Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished preparing to map (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished technology mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:00s		     2.21ns		  26 /        64

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

@N: FX164 |The option to pack registers in the IOB has not been specified. Please set syn_useioff attribute.  

Finished restoring hierarchy (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Starting CDBProcessSetClockGroups... (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Finished with CDBProcessSetClockGroups (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)


Start Writing Netlists (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 289MB peak: 289MB)

Writing Analyst data base /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/synwork/OneBitADCTestLattice_First_Implementation_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 290MB peak: 290MB)

Writing EDIF Netlist and constraint files
@N: FX1056 |Writing EDF file: /home/user/SDR-HLS/Testing/1bitADCLattice/First_Implementation/OneBitADCTestLattice_First_Implementation.edi
@N: BW106 |Synplicity Constraint File capacitance units using default value of 1pF 

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Finished Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 297MB peak: 297MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)

@W: MT420 |Found inferred clock ADC_top|clk_in with period 5.00ns. Please declare a user-defined clock on port clk_in.


##### START OF TIMING REPORT #####[
# Timing report written on Sun May 26 10:26:51 2024
#


Top view:               ADC_top
Requested Frequency:    200.0 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: 1.808

                   Requested     Estimated     Requested     Estimated               Clock        Clock     
Starting Clock     Frequency     Frequency     Period        Period        Slack     Type         Group     
------------------------------------------------------------------------------------------------------------
ADC_top|clk_in     200.0 MHz     313.2 MHz     5.000         3.192         1.808     inferred     (multiple)
============================================================================================================





Clock Relationships
*******************

Clocks                          |    rise  to  rise   |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------------------
Starting        Ending          |  constraint  slack  |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------------------
ADC_top|clk_in  ADC_top|clk_in  |  5.000       1.808  |  No paths    -      |  No paths    -      |  No paths    -    
======================================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: ADC_top|clk_in
====================================



Starting Points with Worst Slack
********************************

                                   Starting                                                  Arrival          
Instance                           Reference          Type        Pin     Net                Time        Slack
                                   Clock                                                                      
--------------------------------------------------------------------------------------------------------------
SSD_ADC.box_ave.accum[0]           ADC_top|clk_in     FD1P3DX     Q       accum_0[0]         0.907       1.808
SSD_ADC.box_ave.raw_data_d1[0]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[0]     0.907       1.808
SSD_ADC.sigma[6]                   ADC_top|clk_in     FD1P3DX     Q       sigma[6]           0.955       1.839
SSD_ADC.box_ave.raw_data_d1[1]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[1]     0.907       1.869
SSD_ADC.box_ave.raw_data_d1[2]     ADC_top|clk_in     FD1S3DX     Q       raw_data_d1[2]     0.907       1.869
SSD_ADC.sigma[0]                   ADC_top|clk_in     FD1P3DX     Q       sigma[0]           0.907       1.887
SSD_ADC.sigma[1]                   ADC_top|clk_in     FD1P3DX     Q       sigma[1]           0.907       1.887
SSD_ADC.box_ave.accum[1]           ADC_top|clk_in     FD1P3DX     Q       accum_0[1]         0.853       1.923
SSD_ADC.box_ave.accum[2]           ADC_top|clk_in     FD1P3DX     Q       accum_0[2]         0.853       1.923
SSD_ADC.box_ave.accum[3]           ADC_top|clk_in     FD1P3DX     Q       accum_0[3]         0.907       1.929
==============================================================================================================


Ending Points with Worst Slack
******************************

                              Starting                                               Required          
Instance                      Reference          Type        Pin     Net             Time         Slack
                              Clock                                                                    
-------------------------------------------------------------------------------------------------------
SSD_ADC.box_ave.accum[9]      ADC_top|clk_in     FD1P3DX     D       accum_4[9]      4.946        1.808
SSD_ADC.box_ave.accum[10]     ADC_top|clk_in     FD1P3DX     D       accum_4[10]     4.946        1.808
SSD_ADC.sigma[0]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[1]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[2]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[3]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[4]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[5]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[6]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
SSD_ADC.sigma[7]              ADC_top|clk_in     FD1P3DX     SP      sigmae          4.806        1.839
=======================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      5.000
    - Setup time:                            0.054
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         4.946

    - Propagation time:                      3.139
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     1.807

    Number of logic level(s):                7
    Starting point:                          SSD_ADC.box_ave.accum[0] / Q
    Ending point:                            SSD_ADC.box_ave.accum[10] / D
    The start point is clocked by            ADC_top|clk_in [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK
    The end   point is clocked by            ADC_top|clk_in [rising] (rise=0.000 fall=2.500 period=5.000) on pin CK

Instance / Net                                     Pin      Pin               Arrival     No. of    
Name                                  Type         Name     Dir     Delay     Time        Fan Out(s)
----------------------------------------------------------------------------------------------------
SSD_ADC.box_ave.accum[0]              FD1P3DX      Q        Out     0.907     0.907 r     -         
accum_0[0]                            Net          -        -       -         -           2         
SSD_ADC.box_ave.un4_accum_cry_0_0     CCU2C        A1       In      0.000     0.907 r     -         
SSD_ADC.box_ave.un4_accum_cry_0_0     CCU2C        COUT     Out     0.900     1.807 r     -         
un4_accum_cry_0                       Net          -        -       -         -           1         
SSD_ADC.box_ave.un4_accum_cry_1_0     CCU2C        CIN      In      0.000     1.807 r     -         
SSD_ADC.box_ave.un4_accum_cry_1_0     CCU2C        COUT     Out     0.061     1.868 r     -         
un4_accum_cry_2                       Net          -        -       -         -           1         
SSD_ADC.box_ave.un4_accum_cry_3_0     CCU2C        CIN      In      0.000     1.868 r     -         
SSD_ADC.box_ave.un4_accum_cry_3_0     CCU2C        COUT     Out     0.061     1.929 r     -         
un4_accum_cry_4                       Net          -        -       -         -           1         
SSD_ADC.box_ave.un4_accum_cry_5_0     CCU2C        CIN      In      0.000     1.929 r     -         
SSD_ADC.box_ave.un4_accum_cry_5_0     CCU2C        COUT     Out     0.061     1.990 r     -         
un4_accum_cry_6                       Net          -        -       -         -           1         
SSD_ADC.box_ave.un4_accum_cry_7_0     CCU2C        CIN      In      0.000     1.990 r     -         
SSD_ADC.box_ave.un4_accum_cry_7_0     CCU2C        COUT     Out     0.061     2.051 r     -         
un4_accum_cry_8                       Net          -        -       -         -           1         
SSD_ADC.box_ave.un4_accum_cry_9_0     CCU2C        CIN      In      0.000     2.051 r     -         
SSD_ADC.box_ave.un4_accum_cry_9_0     CCU2C        S1       Out     0.698     2.748 r     -         
un4_accum_cry_9_0_S1                  Net          -        -       -         -           1         
SSD_ADC.box_ave.accum_4[10]           ORCALUT4     A        In      0.000     2.748 r     -         
SSD_ADC.box_ave.accum_4[10]           ORCALUT4     Z        Out     0.390     3.139 r     -         
accum_4[10]                           Net          -        -       -         -           1         
SSD_ADC.box_ave.accum[10]             FD1P3DX      D        In      0.000     3.139 r     -         
====================================================================================================



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)

---------------------------------------
Resource Usage Report
Part: lfe5u_85f-6

Register bits: 64 of 83640 (0%)
PIC Latch:       0
I/O cells:       13


Details:
CCU2C:          18
FD1P3DX:        29
FD1S3DX:        25
GSR:            1
IB:             3
IFS1P3DX:       1
INV:            1
OB:             10
OFS1P3DX:       9
ORCALUT4:       24
PUR:            1
VHI:            3
VLO:            3
Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 297MB peak: 297MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Sun May 26 10:26:51 2024

###########################################################]



<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
