<profile>

<section name = "Vitis HLS Report for 'nnlayer'" level="0">
<item name = "Date">Wed Mar 16 13:52:25 2022
</item>
<item name = "Version">2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)</item>
<item name = "Project">HLS_Project</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">zynq</item>
<item name = "Target device">xc7z020-clg484-1</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">10.00 ns, 8.565 ns, 1.25 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">?, ?, ?, ?, ?, ?, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88">nnlayer_Pipeline_VITIS_LOOP_33_1, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98">nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3, ?, ?, ?, ?, ?, ?, no</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110">nnlayer_Pipeline_VITIS_LOOP_10_1, 514, 514, 5.140 us, 5.140 us, 514, 514, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, 1, -, -, -</column>
<column name="Expression">-, -, 0, 13, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">67, 1, 680, 951, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 128, -</column>
<column name="Register">-, -, 60, -, -</column>
<specialColumn name="Available">280, 220, 106400, 53200, 0</specialColumn>
<specialColumn name="Utilization (%)">23, ~0, ~0, 2, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="control_s_axi_U">control_s_axi, 67, 0, 421, 402, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110">nnlayer_Pipeline_VITIS_LOOP_10_1, 0, 0, 23, 109, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88">nnlayer_Pipeline_VITIS_LOOP_33_1, 0, 0, 35, 74, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98">nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3, 0, 1, 201, 366, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
<column name="mul_mul_16ns_16ns_32_4_1_U12">mul_mul_16ns_16ns_32_4_1, i0 * i1</column>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="ap_block_state8_on_subcall_done">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln47_fu_124_p2">icmp, 0, 0, 11, 8, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">48, 9, 1, 9</column>
<column name="output_r_address0">20, 4, 8, 32</column>
<column name="output_r_ce0">20, 4, 1, 4</column>
<column name="output_r_d0">20, 4, 16, 64</column>
<column name="output_r_we0">20, 4, 1, 4</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_CS_fsm">8, 0, 8, 0</column>
<column name="bound_reg_156">32, 0, 32, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_10_1_fu_110_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_33_1_fu_88_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_nnlayer_Pipeline_VITIS_LOOP_37_2_VITIS_LOOP_39_3_fu_98_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln47_reg_152">1, 0, 1, 0</column>
<column name="numOfOutNeurons_read_reg_136">16, 0, 16, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="s_axi_control_AWVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_AWADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_WVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_WDATA">in, 32, s_axi, control, scalar</column>
<column name="s_axi_control_WSTRB">in, 4, s_axi, control, scalar</column>
<column name="s_axi_control_ARVALID">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARREADY">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_ARADDR">in, 18, s_axi, control, scalar</column>
<column name="s_axi_control_RVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_RDATA">out, 32, s_axi, control, scalar</column>
<column name="s_axi_control_RRESP">out, 2, s_axi, control, scalar</column>
<column name="s_axi_control_BVALID">out, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BREADY">in, 1, s_axi, control, scalar</column>
<column name="s_axi_control_BRESP">out, 2, s_axi, control, scalar</column>
<column name="ap_local_block">out, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_hs, nnlayer, return value</column>
<column name="interrupt">out, 1, ap_ctrl_hs, nnlayer, return value</column>
</table>
</item>
</section>
</profile>
