<dec f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='144' type='DenseMap&lt;llvm::SUnit *, std::pair&lt;unsigned int, int64_t&gt; &gt;'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='266' u='m' c='_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE'/>
<use f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='267' u='m' c='_ZN4llvm17SwingSchedulerDAG15getInstrBaseRegEPNS_5SUnitE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='625' u='m' c='_ZN4llvm17SwingSchedulerDAG8scheduleEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='978' u='m' c='_ZN4llvm17SwingSchedulerDAG17changeDependencesEv'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2249' u='m' c='_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2250' u='m' c='_ZN4llvm17SwingSchedulerDAG16applyInstrChangeEPNS_12MachineInstrERNS_10SMScheduleE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2875' u='m' c='_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE'/>
<use f='llvm/llvm/lib/CodeGen/MachinePipeliner.cpp' l='2876' u='m' c='_ZN4llvm17SwingSchedulerDAG21fixupRegisterOverlapsERSt5dequeIPNS_5SUnitESaIS3_EE'/>
<offset>24640</offset>
<doc f='llvm/llvm/include/llvm/CodeGen/MachinePipeliner.h' l='143'>/// Instructions to change when emitting the final schedule.</doc>
