{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1607865221186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition " "Version 20.1.0 Build 711 06/05/2020 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1607865221186 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Dec 13 14:13:41 2020 " "Processing started: Sun Dec 13 14:13:41 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1607865221186 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1607865221186 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off BI -c BI --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off BI -c BI --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1607865221186 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1607865221792 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1607865221792 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath_bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath_bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath_bi-rtl " "Found design unit 1: datapath_bi-rtl" {  } { { "datapath_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath_bi " "Found entity 1: datapath_bi" {  } { { "datapath_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fsm_bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fsm_bi-BEHAVIOUR " "Found design unit 1: fsm_bi-BEHAVIOUR" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""} { "Info" "ISGN_ENTITY_NAME" "1 fsm_bi " "Found entity 1: fsm_bi" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bi.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BI-rtl " "Found design unit 1: BI-rtl" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""} { "Info" "ISGN_ENTITY_NAME" "1 BI " "Found entity 1: BI" {  } { { "BI.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_2_to_1_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_2_to_1_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_2_to_1_8_bits-behaviour " "Found design unit 1: mux_2_to_1_8_bits-behaviour" {  } { { "mux_2_to_1_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/mux_2_to_1_8_bits.vhd" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_2_to_1_8_bits " "Found entity 1: mux_2_to_1_8_bits" {  } { { "mux_2_to_1_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/mux_2_to_1_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pipeline_reg_8_bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file pipeline_reg_8_bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pipeline_reg_8_bits-behaviour " "Found design unit 1: pipeline_reg_8_bits-behaviour" {  } { { "pipeline_reg_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/pipeline_reg_8_bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""} { "Info" "ISGN_ENTITY_NAME" "1 pipeline_reg_8_bits " "Found entity 1: pipeline_reg_8_bits" {  } { { "pipeline_reg_8_bits.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/pipeline_reg_8_bits.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1607865230498 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BI " "Elaborating entity \"BI\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1607865230545 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath_bi datapath_bi:label_datapath_bi " "Elaborating entity \"datapath_bi\" for hierarchy \"datapath_bi:label_datapath_bi\"" {  } { { "BI.vhd" "label_datapath_bi" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607865230561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pipeline_reg_8_bits datapath_bi:label_datapath_bi\|pipeline_reg_8_bits:pipe_reg " "Elaborating entity \"pipeline_reg_8_bits\" for hierarchy \"datapath_bi:label_datapath_bi\|pipeline_reg_8_bits:pipe_reg\"" {  } { { "datapath_bi.vhd" "pipe_reg" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607865230577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2_to_1_8_bits datapath_bi:label_datapath_bi\|mux_2_to_1_8_bits:out_mux " "Elaborating entity \"mux_2_to_1_8_bits\" for hierarchy \"datapath_bi:label_datapath_bi\|mux_2_to_1_8_bits:out_mux\"" {  } { { "datapath_bi.vhd" "out_mux" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/datapath_bi.vhd" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607865230577 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_bi fsm_bi:label_fsm_bi " "Elaborating entity \"fsm_bi\" for hierarchy \"fsm_bi:label_fsm_bi\"" {  } { { "BI.vhd" "label_fsm_bi" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/BI.vhd" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Design Software" 0 -1 1607865230592 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "tx_empty fsm_bi.vhd(66) " "VHDL Process Statement warning at fsm_bi.vhd(66): signal \"tx_empty\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1607865230592 "|BI|fsm_bi:label_fsm_bi"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "rx_full fsm_bi.vhd(66) " "VHDL Process Statement warning at fsm_bi.vhd(66): signal \"rx_full\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "fsm_bi.vhd" "" { Text "C:/Users/Luca Fumarola/Desktop/RS232/BI/synthesis/fsm_bi.vhd" 66 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Design Software" 0 -1 1607865230592 "|BI|fsm_bi:label_fsm_bi"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4839 " "Peak virtual memory: 4839 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1607865230795 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Dec 13 14:13:50 2020 " "Processing ended: Sun Dec 13 14:13:50 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1607865230795 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1607865230795 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:21 " "Total CPU time (on all processors): 00:00:21" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1607865230795 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1607865230795 ""}
