

================================================================
== Vivado HLS Report for 'xfMat2axis'
================================================================
* Date:           Thu Apr 23 12:11:03 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        fast
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg484-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 4.947 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+----------+-----------+-----------+-----+----------+---------+
    |  Latency (cycles)  |   Latency (absolute)  |    Interval    | Pipeline|
    |   min   |    max   |    min    |    max    | min |    max   |   Type  |
    +---------+----------+-----------+-----------+-----+----------+---------+
    |        1|  16785406| 10.000 ns | 0.168 sec |    1|  16785406|   none  |
    +---------+----------+-----------+-----------+-----+----------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |             |  Latency (cycles)  | Iteration|  Initiation Interval  |   Trip   |          |
        |  Loop Name  |   min   |    max   |  Latency |  achieved |   target  |   Count  | Pipelined|
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+
        |- Loop 1     |        0|  16785405| 3 ~ 4099 |          -|          -| 0 ~ 4095 |    no    |
        | + Loop 1.1  |        0|      4096|         3|          1|          1| 0 ~ 4095 |    yes   |
        +-------------+---------+----------+----------+-----------+-----------+----------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       0|     91|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     31|    -|
|Register         |        -|      -|      98|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      0|      98|    122|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln29_1_fu_126_p2              |     +    |      0|  0|  13|          13|           2|
    |add_ln29_fu_116_p2                |     +    |      0|  0|  13|          13|           2|
    |i_fu_141_p2                       |     +    |      0|  0|  12|          12|           1|
    |j_fu_161_p2                       |     +    |      0|  0|  12|          12|           1|
    |and_ln29_fu_172_p2                |    and   |      0|  0|   1|           1|           1|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   1|           1|           1|
    |ap_block_state4_pp0_stage0_iter1  |    and   |      0|  0|   1|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   1|           1|           1|
    |icmp_ln24_fu_136_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln25_fu_156_p2               |   icmp   |      0|  0|   5|          12|          12|
    |icmp_ln29_1_fu_167_p2             |   icmp   |      0|  0|   6|          13|          13|
    |icmp_ln29_fu_147_p2               |   icmp   |      0|  0|   6|          13|          13|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   1|           1|           1|
    |ap_block_state1                   |    or    |      0|  0|   1|           1|           1|
    |dst_TDATA_int                     |  select  |      0|  0|   8|           1|           8|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0|  91|         111|          74|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |   4|          5|    1|          5|
    |ap_done                   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   3|          2|    1|          2|
    |ap_enable_reg_pp0_iter2   |   3|          2|    1|          2|
    |dst_TDATA_blk_n           |   3|          2|    1|          2|
    |i_0_i_i_reg_90            |   3|          2|   12|         24|
    |j_0_i_i_reg_101           |   3|          2|   12|         24|
    |p_dst_data_V_blk_n        |   3|          2|    1|          2|
    |src_cols_cast2_loc_blk_n  |   3|          2|    1|          2|
    |src_rows_cast1_loc_blk_n  |   3|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  31|         23|   32|         67|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------+----+----+-----+-----------+
    |               Name              | FF | LUT| Bits| Const Bits|
    +---------------------------------+----+----+-----+-----------+
    |add_ln29_1_reg_201               |  13|   0|   13|          0|
    |add_ln29_reg_196                 |  13|   0|   13|          0|
    |and_ln29_reg_229                 |   1|   0|    1|          0|
    |ap_CS_fsm                        |   4|   0|    4|          0|
    |ap_done_reg                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1          |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2          |   1|   0|    1|          0|
    |i_0_i_i_reg_90                   |  12|   0|   12|          0|
    |i_reg_210                        |  12|   0|   12|          0|
    |icmp_ln25_reg_220                |   1|   0|    1|          0|
    |icmp_ln25_reg_220_pp0_iter1_reg  |   1|   0|    1|          0|
    |icmp_ln29_reg_215                |   1|   0|    1|          0|
    |j_0_i_i_reg_101                  |  12|   0|   12|          0|
    |src_cols_cast2_loc_r_reg_191     |  12|   0|   12|          0|
    |src_rows_cast1_loc_r_reg_186     |  12|   0|   12|          0|
    +---------------------------------+----+----+-----+-----------+
    |Total                            |  98|   0|   98|          0|
    +---------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------+-----+-----+------------+--------------------+--------------+
|          RTL Ports         | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+----------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                      |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_rst                      |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_start                    |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_done                     | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_continue                 |  in |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_idle                     | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|ap_ready                    | out |    1| ap_ctrl_hs |     xfMat2axis     | return value |
|p_dst_data_V_dout           |  in |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|p_dst_data_V_empty_n        |  in |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|p_dst_data_V_read           | out |    1|   ap_fifo  |    p_dst_data_V    |    pointer   |
|dst_TDATA                   | out |   24|    axis    |     dst_data_V     |    pointer   |
|dst_TVALID                  | out |    1|    axis    |     dst_last_V     |    pointer   |
|dst_TREADY                  |  in |    1|    axis    |     dst_last_V     |    pointer   |
|dst_TLAST                   | out |    1|    axis    |     dst_last_V     |    pointer   |
|src_rows_cast1_loc_dout     |  in |   12|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_rows_cast1_loc_empty_n  |  in |    1|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_rows_cast1_loc_read     | out |    1|   ap_fifo  | src_rows_cast1_loc |    pointer   |
|src_cols_cast2_loc_dout     |  in |   12|   ap_fifo  | src_cols_cast2_loc |    pointer   |
|src_cols_cast2_loc_empty_n  |  in |    1|   ap_fifo  | src_cols_cast2_loc |    pointer   |
|src_cols_cast2_loc_read     | out |    1|   ap_fifo  | src_cols_cast2_loc |    pointer   |
+----------------------------+-----+-----+------------+--------------------+--------------+

