$date
	Mon Mar 22 21:00:12 2021
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module s1 $end
$var wire 1 " clock $end
$var wire 1 # x $end
$var reg 3 $ state [0:2] $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx $
0#
0"
x!
$end
#5
0!
b1 $
1"
#10
0"
#15
b0 $
1"
#20
0"
#25
1"
#30
0"
#32
1#
#35
b1 $
1"
#40
0"
#45
1"
#50
0"
#52
0#
#55
b0 $
1"
#60
0"
#65
1"
#70
0"
#72
1#
#75
b1 $
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
