--------------------------------------------------------------------------------
Release 14.5 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.5\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MainUwU.twx MainUwU.ncd -o MainUwU.twr MainUwU.pcf -ucf
FPGA.ucf

Design file:              MainUwU.ncd
Physical constraint file: MainUwU.pcf
Device,package,speed:     xc6slx16,csg324,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
rst         |    3.804(R)|      SLOW  |   -1.002(R)|      FAST  |clk_BUFGP         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+-----------------+------------+-----------------+------------+------------------+--------+
            |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
------------+-----------------+------------+-----------------+------------+------------------+--------+
out<0>      |        11.670(R)|      SLOW  |         5.732(R)|      FAST  |clk_BUFGP         |   0.000|
out<1>      |        11.376(R)|      SLOW  |         6.024(R)|      FAST  |clk_BUFGP         |   0.000|
out<2>      |        10.998(R)|      SLOW  |         5.631(R)|      FAST  |clk_BUFGP         |   0.000|
out<3>      |        11.281(R)|      SLOW  |         5.774(R)|      FAST  |clk_BUFGP         |   0.000|
out<4>      |        11.190(R)|      SLOW  |         6.333(R)|      FAST  |clk_BUFGP         |   0.000|
out<5>      |        10.805(R)|      SLOW  |         6.022(R)|      FAST  |clk_BUFGP         |   0.000|
out<6>      |        11.372(R)|      SLOW  |         6.214(R)|      FAST  |clk_BUFGP         |   0.000|
out<7>      |        10.923(R)|      SLOW  |         5.872(R)|      FAST  |clk_BUFGP         |   0.000|
------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    3.843|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
sw             |out<0>         |   10.400|
sw             |out<1>         |   10.912|
sw             |out<2>         |   11.172|
sw             |out<3>         |   11.134|
sw             |out<4>         |   11.432|
sw             |out<5>         |   11.111|
sw             |out<6>         |   10.030|
sw             |out<7>         |    9.690|
---------------+---------------+---------+


Analysis completed Thu Jun 22 03:02:18 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 235 MB



