#ifndef _SI2144_FIRMWARE_2_1_BUILD_2_H_
#define _SI2144_FIRMWARE_2_1_BUILD_2_H_

#define Si2144_FIRMWARE_MAJOR        2
#define Si2144_FIRMWARE_MINOR        1
#define Si2144_BUILD_VERSION         2

#ifndef __FIRMWARE_STRUCT__
#define __FIRMWARE_STRUCT__
typedef struct firmware_struct {
	unsigned char firmware_len;
	unsigned char firmware_table[16];
} firmware_struct;
#endif /* __FIRMWARE_STRUCT__ */

firmware_struct Si2144_FW_2_1b2[] = {
{ 8 , { 0x05,0x11,0x35,0xC1,0x51,0xBB,0x0C,0xBF } },
{ 16 , { 0x0C,0xB3,0xA4,0xB0,0x49,0x7E,0xAC,0xF9,0x0C,0x74,0x62,0xD8,0xE9,0xA2,0x33,0xD8 } },
{ 14 , { 0x42,0xAC,0x1C,0x0C,0x2E,0x30,0x67,0xCD,0xBD,0xD3,0x08,0x42,0x59,0x80 } },
{ 14 , { 0x0C,0xD4,0x03,0xC1,0x59,0x1D,0x16,0x8D,0x4D,0x14,0x3C,0x35,0xED,0xE5 } },
{ 8 , { 0x0C,0x5B,0x25,0x9B,0xFF,0x97,0x14,0xC9 } },
{ 16 , { 0x37,0x1E,0xC5,0x12,0x17,0x69,0x27,0x7E,0xA9,0x47,0x2E,0xCA,0x1B,0x6D,0x36,0xB7 } },
{ 16 , { 0x37,0x40,0x29,0x48,0xA1,0x5E,0xF2,0x5F,0xA1,0xDB,0xBC,0xD8,0x14,0x34,0x8C,0x39 } },
{ 16 , { 0x37,0x21,0x22,0x95,0x85,0xB5,0x1A,0x4F,0x74,0xF9,0x93,0xF1,0x05,0xDA,0x33,0x9D } },
{ 16 , { 0x37,0x92,0x41,0x79,0xB3,0xDD,0x6D,0xA8,0x99,0xD5,0x90,0x00,0xC9,0x7B,0x2A,0xB9 } },
{ 16 , { 0x3F,0x3C,0xBF,0x7E,0xDE,0x42,0x10,0x3F,0x6B,0xE4,0x1C,0x9E,0x6C,0xCD,0x53,0x40 } },
{ 16 , { 0x3F,0x64,0xB4,0x06,0xBB,0x95,0xE5,0x9E,0x7E,0x19,0x34,0x9A,0x9A,0x27,0xFD,0x2A } },
{ 16 , { 0x37,0xC0,0xED,0x3E,0x10,0x29,0x79,0x7F,0x8A,0x32,0xCA,0x8E,0x50,0xCB,0x78,0x9E } },
{ 16 , { 0x37,0x4C,0x85,0x03,0xA9,0xC7,0x87,0x97,0x11,0xDD,0x9C,0x67,0xA2,0x01,0x73,0x87 } },
{ 14 , { 0x4D,0x79,0xB6,0x70,0x4C,0x24,0x09,0x16,0x8F,0x5A,0x00,0x19,0xF4,0xC2 } },
{ 12 , { 0x43,0xB5,0x2D,0x03,0x09,0x67,0xBF,0xF7,0x44,0xD4,0x2E,0xA8 } },
{ 16 , { 0x37,0xEF,0xF4,0x63,0x39,0x75,0x4C,0x8D,0x59,0x63,0x77,0x00,0x7E,0x39,0xA6,0x7B } },
{ 16 , { 0x37,0x40,0x39,0x86,0x81,0x7D,0xEB,0x99,0x89,0xF7,0xFD,0xB6,0xA3,0x22,0x05,0xE3 } },
{ 16 , { 0x3F,0x23,0x52,0x51,0x7B,0xC5,0x3E,0x7C,0xE1,0xEF,0x3B,0x11,0x14,0xF6,0x7C,0xEE } },
{ 16 , { 0x47,0x24,0xEF,0x17,0x59,0x16,0xEC,0x8B,0x08,0x57,0x0E,0x2D,0x0C,0xDD,0x7D,0xC8 } },
{ 16 , { 0x37,0x6C,0x89,0x78,0x1E,0xFC,0xD8,0x87,0x8A,0xDC,0xFB,0xC3,0xA4,0x65,0xFB,0x2D } },
{ 16 , { 0x3F,0x53,0x43,0x6B,0x70,0x3D,0x2A,0x60,0x58,0xF8,0x85,0xD6,0xC5,0xF1,0x35,0xDC } },
{ 16 , { 0x3F,0x02,0xEB,0x2C,0xD3,0x52,0x6C,0xEC,0x9E,0xE6,0x5E,0x9C,0xDE,0x97,0xB0,0x26 } },
{ 16 , { 0x3F,0x63,0x72,0xD6,0x86,0xF6,0xB7,0xC0,0x02,0xBD,0x90,0x6E,0x85,0xDE,0x3D,0x29 } },
{ 16 , { 0x3F,0x95,0x64,0xF7,0x7B,0x12,0x52,0xF2,0xD9,0x4E,0x74,0x28,0x23,0xD0,0x2B,0x58 } },
{ 10 , { 0x49,0x82,0x08,0x52,0x8D,0xCE,0xC5,0xC5,0x89,0xED } },
{ 16 , { 0x09,0x0D,0x3E,0x69,0xBF,0xE7,0xEC,0x2D,0x08,0x97,0x35,0xB3,0xA0,0xFC,0x8C,0x91 } },
{ 12 , { 0x0C,0x88,0x9A,0x5D,0x74,0xF8,0x27,0xA4,0x4B,0x7D,0x25,0x03 } },
{ 16 , { 0x08,0x64,0xE5,0x77,0x60,0x1E,0x9B,0x3C,0x07,0x47,0xCA,0x54,0xD2,0x15,0x13,0x0B } },
{ 16 , { 0x07,0x97,0x73,0x94,0x89,0x79,0xDE,0xBE,0x07,0xF7,0x03,0xB8,0xFD,0xE2,0xEB,0x9E } },
{ 8 , { 0x0C,0x1B,0x62,0x3B,0x14,0xDB,0x12,0x5E } }
};

#define FIRMWARE_LINES_2_1b2 (sizeof(Si2144_FW_2_1b2)/(sizeof(firmware_struct)))
#define RAM_SIG_2_1b2 0xFEE280F1
#define RAM_CRC_2_1b2 0x0036

#endif /* _SI2144_FIRMWARE_2_1_BUILD_2_H_ */
