\hypertarget{classBaseKvmCPU_1_1KVMCpuPort}{
\section{クラス KVMCpuPort}
\label{classBaseKvmCPU_1_1KVMCpuPort}\index{BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}}
}


{\ttfamily \#include $<$base.hh$>$}KVMCpuPortに対する継承グラフ:\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[height=4cm]{classBaseKvmCPU_1_1KVMCpuPort}
\end{center}
\end{figure}
\subsection*{Public メソッド}
\begin{DoxyCompactItemize}
\item 
\hyperlink{classBaseKvmCPU_1_1KVMCpuPort_ab931237cb0e359b959dda61ba1bcc011}{KVMCpuPort} (const std::string \&\_\-name, \hyperlink{classBaseKvmCPU_1_1BaseKvmCPU}{BaseKvmCPU} $\ast$\_\-cpu)
\end{DoxyCompactItemize}
\subsection*{Protected メソッド}
\begin{DoxyCompactItemize}
\item 
bool \hyperlink{classBaseKvmCPU_1_1KVMCpuPort_a482dba5588f4bee43e498875a61e5e0b}{recvTimingResp} (\hyperlink{classPacket}{PacketPtr} pkt)
\item 
void \hyperlink{classBaseKvmCPU_1_1KVMCpuPort_a29cb5a4f98063ce6e9210eacbdb35298}{recvRetry} ()
\end{DoxyCompactItemize}


\subsection{説明}
KVM memory port. Uses the default \hyperlink{classMasterPort}{MasterPort} behavior, but panics on timing accesses. 

\subsection{コンストラクタとデストラクタ}
\hypertarget{classBaseKvmCPU_1_1KVMCpuPort_ab931237cb0e359b959dda61ba1bcc011}{
\index{BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}!KVMCpuPort@{KVMCpuPort}}
\index{KVMCpuPort@{KVMCpuPort}!BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}}
\subsubsection[{KVMCpuPort}]{\setlength{\rightskip}{0pt plus 5cm}{\bf KVMCpuPort} (const std::string \& {\em \_\-name}, \/  {\bf BaseKvmCPU} $\ast$ {\em \_\-cpu})\hspace{0.3cm}{\ttfamily  \mbox{[}inline\mbox{]}}}}
\label{classBaseKvmCPU_1_1KVMCpuPort_ab931237cb0e359b959dda61ba1bcc011}



\begin{DoxyCode}
554             : MasterPort(_name, _cpu)
555         { }
\end{DoxyCode}


\subsection{関数}
\hypertarget{classBaseKvmCPU_1_1KVMCpuPort_a29cb5a4f98063ce6e9210eacbdb35298}{
\index{BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}!recvRetry@{recvRetry}}
\index{recvRetry@{recvRetry}!BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}}
\subsubsection[{recvRetry}]{\setlength{\rightskip}{0pt plus 5cm}void recvRetry ()\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classBaseKvmCPU_1_1KVMCpuPort_a29cb5a4f98063ce6e9210eacbdb35298}
Called by the slave port if sendTimingReq or sendTimingSnoopResp was called on this master port (causing recvTimingReq and recvTimingSnoopResp to be called on the slave port) and was unsuccesful. 

\hyperlink{classMasterPort_ac1ccc3bcf7ebabb20b57fab99b2be5b0}{MasterPort}を実装しています。


\begin{DoxyCode}
565         {
566             panic("The KVM CPU doesn't expect recvRetry!\n");
567         }
\end{DoxyCode}
\hypertarget{classBaseKvmCPU_1_1KVMCpuPort_a482dba5588f4bee43e498875a61e5e0b}{
\index{BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}!recvTimingResp@{recvTimingResp}}
\index{recvTimingResp@{recvTimingResp}!BaseKvmCPU::KVMCpuPort@{BaseKvmCPU::KVMCpuPort}}
\subsubsection[{recvTimingResp}]{\setlength{\rightskip}{0pt plus 5cm}bool recvTimingResp ({\bf PacketPtr} {\em pkt})\hspace{0.3cm}{\ttfamily  \mbox{[}inline, protected, virtual\mbox{]}}}}
\label{classBaseKvmCPU_1_1KVMCpuPort_a482dba5588f4bee43e498875a61e5e0b}
Receive a timing response from the slave port. 

\hyperlink{classMasterPort_abd323548d6c93f8b0543f1fe3a86ca35}{MasterPort}を実装しています。


\begin{DoxyCode}
559         {
560             panic("The KVM CPU doesn't expect recvTimingResp!\n");
561             return true;
562         }
\end{DoxyCode}


このクラスの説明は次のファイルから生成されました:\begin{DoxyCompactItemize}
\item 
cpu/kvm/\hyperlink{cpu_2kvm_2base_8hh}{base.hh}\end{DoxyCompactItemize}
