

================================================================
== Vivado HLS Report for 'crc32_partial'
================================================================
* Date:           Sun May 24 04:25:23 2020

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        proj_extr_.kphp-kdbvkextcrc32.c_crc32_partial_with_main.c
* Solution:       solution1
* Product family: kintex7
* Target device:  xc7k160t-fbg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     2.509|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |    ?|    ?|         1|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     167|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |        -|      -|       -|       -|    -|
|Memory           |        -|      -|       -|       -|    -|
|Multiplexer      |        -|      -|       -|      33|    -|
|Register         |        -|      -|      66|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |        0|      0|      66|     200|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      650|    600|  202800|  101400|    0|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name      | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+-------+---+----+------------+------------+
    |x_1_fu_93_p2             |     +    |      0|  0|  39|          32|           2|
    |icmp_ln25_fu_87_p2       |   icmp   |      0|  0|  18|          32|           1|
    |or_ln39_1_fu_134_p2      |    or    |      0|  0|   6|           1|           1|
    |or_ln39_fu_120_p2        |    or    |      0|  0|   6|           1|           1|
    |ap_return                |  select  |      0|  0|  32|           1|          32|
    |select_ln39_1_fu_126_p3  |  select  |      0|  0|   2|           1|           1|
    |select_ln39_fu_140_p3    |  select  |      0|  0|  32|           1|           1|
    |select_ln49_fu_169_p3    |  select  |      0|  0|  32|           1|          32|
    +-------------------------+----------+-------+---+----+------------+------------+
    |Total                    |          |      0|  0| 167|          70|          71|
    +-------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------+----+-----------+-----+-----------+
    |    Name    | LUT| Input Size| Bits| Total Bits|
    +------------+----+-----------+-----+-----------+
    |ap_NS_fsm   |  15|          3|    1|          3|
    |p_0_reg_54  |   9|          2|   32|         64|
    |x_0_reg_64  |   9|          2|   32|         64|
    +------------+----+-----------+-----+-----------+
    |Total       |  33|          7|   65|        131|
    +------------+----+-----------+-----+-----------+

    * Register: 
    +------------+----+----+-----+-----------+
    |    Name    | FF | LUT| Bits| Const Bits|
    +------------+----+----+-----+-----------+
    |ap_CS_fsm   |   2|   0|    2|          0|
    |p_0_reg_54  |  32|   0|   32|          0|
    |x_0_reg_64  |  32|   0|   32|          0|
    +------------+----+----+-----+-----------+
    |Total       |  66|   0|   66|          0|
    +------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+---------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object |    C Type    |
+---------------+-----+-----+------------+---------------+--------------+
|ap_clk         |  in |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_rst         |  in |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_start       |  in |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_done        | out |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_idle        | out |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_ready       | out |    1| ap_ctrl_hs | crc32_partial | return value |
|ap_return      | out |   32| ap_ctrl_hs | crc32_partial | return value |
|data_address0  | out |    7|  ap_memory |      data     |     array    |
|data_ce0       | out |    1|  ap_memory |      data     |     array    |
|data_we0       | out |    1|  ap_memory |      data     |     array    |
|data_d0        | out |   32|  ap_memory |      data     |     array    |
|data_q0        |  in |   32|  ap_memory |      data     |     array    |
|data_address1  | out |    7|  ap_memory |      data     |     array    |
|data_ce1       | out |    1|  ap_memory |      data     |     array    |
|data_we1       | out |    1|  ap_memory |      data     |     array    |
|data_d1        | out |   32|  ap_memory |      data     |     array    |
|data_q1        |  in |   32|  ap_memory |      data     |     array    |
|len            |  in |   32|   ap_none  |      len      |    scalar    |
|crc            |  in |   32|   ap_none  |      crc      |    scalar    |
+---------------+-----+-----+------------+---------------+--------------+

