{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1675223954554 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1675223954554 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 19:59:14 2023 " "Processing started: Tue Jan 31 19:59:14 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1675223954554 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223954554 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level " "Command: quartus_map --read_settings_files=on --write_settings_files=off top_level -c top_level" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223954554 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1675223954804 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1675223954805 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_level.sv 1 1 " "Found 1 design units, including 1 entities, in source file top_level.sv" { { "Info" "ISGN_ENTITY_NAME" "1 top_level " "Found entity 1: top_level" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/reg_file.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prog3.sv 0 0 " "Found 0 design units, including 0 entities, in source file prog3.sv" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc_lut.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc_lut.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC_LUT " "Found entity 1: PC_LUT" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/PC_LUT.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pc.sv 1 1 " "Found 1 design units, including 1 entities, in source file pc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "PC.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/PC.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instr_rom.sv 1 1 " "Found 1 design units, including 1 entities, in source file instr_rom.sv" { { "Info" "ISGN_ENTITY_NAME" "1 instr_ROM " "Found entity 1: instr_ROM" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/instr_ROM.sv" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dat_mem.sv 1 1 " "Found 1 design units, including 1 entities, in source file dat_mem.sv" { { "Info" "ISGN_ENTITY_NAME" "1 dat_mem " "Found entity 1: dat_mem" {  } { { "dat_mem.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/dat_mem.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960640 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960640 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control.sv 1 1 " "Found 1 design units, including 1 entities, in source file control.sv" { { "Info" "ISGN_ENTITY_NAME" "1 Control " "Found entity 1: Control" {  } { { "Control.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/Control.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/alu.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1675223960642 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223960642 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "absj top_level.sv(32) " "Verilog HDL Implicit Net warning at top_level.sv(32): created implicit net for \"absj\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 32 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960643 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "how_high top_level.sv(38) " "Verilog HDL Implicit Net warning at top_level.sv(38): created implicit net for \"how_high\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 38 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "rd_addrB top_level.sv(56) " "Verilog HDL Implicit Net warning at top_level.sv(56): created implicit net for \"rd_addrB\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "regfile_dat top_level.sv(59) " "Verilog HDL Implicit Net warning at top_level.sv(59): created implicit net for \"regfile_dat\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 59 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sc top_level.sv(73) " "Verilog HDL Implicit Net warning at top_level.sv(73): created implicit net for \"sc\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960644 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "sc_o top_level.sv(75) " "Verilog HDL Implicit Net warning at top_level.sv(75): created implicit net for \"sc_o\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 75 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960644 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_level " "Elaborating entity \"top_level\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1675223960694 ""}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "immed top_level.sv(13) " "Verilog HDL warning at top_level.sv(13): object immed used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 13 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "sc_in top_level.sv(14) " "Verilog HDL or VHDL warning at top_level.sv(14): object \"sc_in\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 14 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "pariQ top_level.sv(15) " "Verilog HDL or VHDL warning at top_level.sv(15): object \"pariQ\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 15 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "zeroQ top_level.sv(16) " "Verilog HDL or VHDL warning at top_level.sv(16): object \"zeroQ\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "zero top_level.sv(19) " "Verilog HDL warning at top_level.sv(19): object zero used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 19 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_clr top_level.sv(20) " "Verilog HDL warning at top_level.sv(20): object sc_clr used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 20 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_VERI_2106_UNCONVERTED" "sc_en top_level.sv(21) " "Verilog HDL warning at top_level.sv(21): object sc_en used but never assigned" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 21 0 0 } }  } 0 10858 "Verilog HDL warning at %2!s!: object %1!s! used but never assigned" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "alu_cmd top_level.sv(24) " "Verilog HDL or VHDL warning at top_level.sv(24): object \"alu_cmd\" assigned a value but never read" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 24 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1675223960699 "|top_level"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 top_level.sv(56) " "Verilog HDL assignment warning at top_level.sv(56): truncated value with size 3 to match size of target (1)" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 56 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675223960700 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "immed 0 top_level.sv(13) " "Net \"immed\" at top_level.sv(13) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 13 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960701 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "absj 0 top_level.sv(32) " "Net \"absj\" at top_level.sv(32) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 32 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960701 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "how_high 0 top_level.sv(38) " "Net \"how_high\" at top_level.sv(38) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 38 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960701 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "regfile_dat 0 top_level.sv(59) " "Net \"regfile_dat\" at top_level.sv(59) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 59 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960701 "|top_level"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "sc 0 top_level.sv(73) " "Net \"sc\" at top_level.sv(73) has no driver or initial value, using a default initial value '0'" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 73 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960701 "|top_level"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC PC:pc1 " "Elaborating entity \"PC\" for hierarchy \"PC:pc1\"" {  } { { "top_level.sv" "pc1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960724 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC.sv(21) " "Verilog HDL assignment warning at PC.sv(21): truncated value with size 32 to match size of target (12)" {  } { { "PC.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/PC.sv" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675223960724 "|top_level|PC:pc1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC_LUT PC_LUT:pl1 " "Elaborating entity \"PC_LUT\" for hierarchy \"PC_LUT:pl1\"" {  } { { "top_level.sv" "pl1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960730 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 PC_LUT.sv(6) " "Verilog HDL assignment warning at PC_LUT.sv(6): truncated value with size 32 to match size of target (12)" {  } { { "PC_LUT.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/PC_LUT.sv" 6 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1675223960730 "|top_level|PC_LUT:pl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instr_ROM instr_ROM:ir1 " "Elaborating entity \"instr_ROM\" for hierarchy \"instr_ROM:ir1\"" {  } { { "top_level.sv" "ir1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960734 ""}
{ "Warning" "WVRFX_VERI_2111_UNCONVERTED" "20 0 4095 instr_ROM.sv(10) " "Verilog HDL warning at instr_ROM.sv(10): number of words (20) in memory file does not match the number of elements in the address range \[0:4095\]" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/instr_ROM.sv" 10 0 0 } }  } 0 10850 "Verilog HDL warning at %4!s!: number of words (%1!d!) in memory file does not match the number of elements in the address range \[%2!d!:%3!d!\]" 0 0 "Analysis & Synthesis" 0 -1 1675223960741 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.data_a 0 instr_ROM.sv(8) " "Net \"core.data_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960790 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.waddr_a 0 instr_ROM.sv(8) " "Net \"core.waddr_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960790 "|top_level|instr_ROM:ir1"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "core.we_a 0 instr_ROM.sv(8) " "Net \"core.we_a\" at instr_ROM.sv(8) has no driver or initial value, using a default initial value '0'" {  } { { "instr_ROM.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/instr_ROM.sv" 8 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1675223960790 "|top_level|instr_ROM:ir1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Control Control:ctl1 " "Elaborating entity \"Control\" for hierarchy \"Control:ctl1\"" {  } { { "top_level.sv" "ctl1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960795 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Control.sv(18) " "Verilog HDL Case Statement warning at Control.sv(18): incomplete case statement has no default case item" {  } { { "Control.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/Control.sv" 18 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1675223960796 "|top_level|Control:ctl1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_file reg_file:rf1 " "Elaborating entity \"reg_file\" for hierarchy \"reg_file:rf1\"" {  } { { "top_level.sv" "rf1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960799 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:alu1 " "Elaborating entity \"alu\" for hierarchy \"alu:alu1\"" {  } { { "top_level.sv" "alu1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960805 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dat_mem dat_mem:dm1 " "Elaborating entity \"dat_mem\" for hierarchy \"dat_mem:dm1\"" {  } { { "top_level.sv" "dm1" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223960810 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1675223961247 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1675223961325 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1675223961576 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1675223961576 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "req " "No output dependent on input pin \"req\"" {  } { { "top_level.sv" "" { Text "C:/Users/Rick Truong/Desktop/Quartus Projects/class_demo_proc/top_level.sv" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1675223961716 "|top_level|req"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1675223961716 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1675223961718 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1675223961718 ""} { "Info" "ICUT_CUT_TM_LCELLS" "15 " "Implemented 15 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1675223961718 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1675223961718 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 31 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 31 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4870 " "Peak virtual memory: 4870 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1675223961727 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 19:59:21 2023 " "Processing ended: Tue Jan 31 19:59:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1675223961727 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1675223961727 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1675223961727 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1675223961727 ""}
