--------------------------------------------------------------------------------
Release 7.1i Trace H.38
Copyright (c) 1995-2005 Xilinx, Inc.  All rights reserved.

C:/Xilinx/bin/nt/trce.exe -ise c:\midisynth\MidiSynth.ise -intstyle ise -e 3 -l
3 -s 4 -xml top_level top_level.ncd -o top_level.twr top_level.pcf


Design file:              top_level.ncd
Physical constraint file: top_level.pcf
Device,speed:             xc3s200,-4 (PRODUCTION 1.35 2005-01-22)
Report level:             error report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths
   option. All paths that are not constrained will be reported in the
   unconstrained paths section(s) of the report.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock clk
------------+------------+------------+------------------+--------+
            |  Setup to  |  Hold to   |                  |  Clock |
Source      | clk (edge) | clk (edge) |Internal Clock(s) |  Phase |
------------+------------+------------+------------------+--------+
btn<0>      |    8.371(R)|    0.599(R)|clk_BUFGP         |   0.000|
midi_rx     |    9.240(R)|   -3.654(R)|clk_BUFGP         |   0.000|
------------+------------+------------+------------------+--------+

Clock clk to Pad
------------+------------+------------------+--------+
            | clk (edge) |                  |  Clock |
Destination | to PAD     |Internal Clock(s) |  Phase |
------------+------------+------------------+--------+
dac_lrck    |   13.239(R)|clk_BUFGP         |   0.000|
dac_mclk    |    7.359(R)|clk_BUFGP         |   0.000|
dac_sclk    |    7.360(R)|clk_BUFGP         |   0.000|
dac_sdout   |    7.360(R)|clk_BUFGP         |   0.000|
led<2>      |   10.705(R)|clk_BUFGP         |   0.000|
led<3>      |    7.359(R)|clk_BUFGP         |   0.000|
------------+------------+------------------+--------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   10.829|         |         |         |
---------------+---------+---------+---------+---------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
midi_rx        |led<0>         |    7.108|
midi_rx        |midi_thru      |   10.877|
---------------+---------------+---------+

Analysis completed Wed Oct 28 16:49:39 2015
--------------------------------------------------------------------------------



Peak Memory Usage: 84 MB
