{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 454, "design__inferred_latch__count": 0, "design__instance__count": 755, "design__instance__area": 5675.44, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0008585351170040667, "power__switching__total": 0.0009240584913641214, "power__leakage__total": 5.719761109190813e-09, "power__total": 0.0017825992545112967, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.25821268076790577, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.2582850673111586, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.3384193021604163, "timing__setup__ws__corner:nom_tt_025C_1v80": 3.6224944069737997, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.338419, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.2643604021627589, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.2644326776837061, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.9413303736266957, "timing__setup__ws__corner:nom_ss_100C_1v60": 0.10739942572602204, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.94133, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.25667144136595627, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.2567458818218627, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.11486406595435496, "timing__setup__ws__corner:nom_ff_n40C_1v95": 5.005334510761892, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.114864, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 3, "design__max_fanout_violation__count": 3, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.2560033091308408, "clock__skew__worst_setup": 0.2560667028673398, "timing__hold__ws": 0.11170870100682798, "timing__setup__ws": 0.03981615150281458, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.111709, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 101.13 111.85", "design__core__bbox": "5.52 10.88 95.22 100.64", "design__io": 127, "design__die__area": 11311.4, "design__core__area": 8051.47, "design__instance__count__stdcell": 755, "design__instance__area__stdcell": 5675.44, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.704895, "design__instance__utilization__stdcell": 0.704895, "design__instance__count__class:buffer": 2, "design__instance__count__class:inverter": 18, "design__instance__count__class:sequential_cell": 43, "design__instance__count__class:multi_input_combinational_cell": 403, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 465, "design__instance__count__class:tap_cell": 105, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 125, "design__io__hpwl": 4302537, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 14588.7, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 176, "design__instance__count__class:clock_buffer": 7, "design__instance__count__class:clock_inverter": 1, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 34, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "antenna_diodes_count": 0, "route__net": 729, "route__net__special": 2, "route__drc_errors__iter:1": 360, "route__wirelength__iter:1": 16576, "route__drc_errors__iter:2": 293, "route__wirelength__iter:2": 16464, "route__drc_errors__iter:3": 245, "route__wirelength__iter:3": 16434, "route__drc_errors__iter:4": 16, "route__wirelength__iter:4": 16326, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 16327, "route__drc_errors": 0, "route__wirelength": 16327, "route__vias": 4981, "route__vias__singlecut": 4981, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 146.92, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.2573455688055743, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.25740724169633644, "timing__hold__ws__corner:min_tt_025C_1v80": 0.33351594652233174, "timing__setup__ws__corner:min_tt_025C_1v80": 3.662394935428872, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.333516, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.2629461445228422, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.2630070402574652, "timing__hold__ws__corner:min_ss_100C_1v60": 0.9331553571759655, "timing__setup__ws__corner:min_ss_100C_1v60": 0.18137492021659563, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.933155, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.2560033091308408, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.2560667028673398, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.11170870100682798, "timing__setup__ws__corner:min_ff_n40C_1v95": 5.031827985592414, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.111709, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 3, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.2594923516178559, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.25956157402539903, "timing__hold__ws__corner:max_tt_025C_1v80": 0.34358633577430675, "timing__setup__ws__corner:max_tt_025C_1v80": 3.58173012498114, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.343586, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 3, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 3, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 3, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.26614419754687335, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.2662160844897509, "timing__hold__ws__corner:max_ss_100C_1v60": 0.9497704003208989, "timing__setup__ws__corner:max_ss_100C_1v60": 0.03981615150281458, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.94977, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 3, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 3, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.2578055342176852, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.25787689380461115, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11827678060626838, "timing__setup__ws__corner:max_ff_n40C_1v95": 4.978071873398156, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.118277, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 3, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 3, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_ff_n40C_1v95": 1.79918, "design_powergrid__drop__average__net:VPWR__corner:nom_ff_n40C_1v95": 1.79965, "design_powergrid__drop__worst__net:VPWR__corner:nom_ff_n40C_1v95": 0.000822453, "design_powergrid__voltage__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000931551, "design_powergrid__drop__average__net:VGND__corner:nom_ff_n40C_1v95": 0.000319727, "design_powergrid__drop__worst__net:VGND__corner:nom_ff_n40C_1v95": 0.000931551, "design_powergrid__voltage__worst": 0.000931551, "design_powergrid__voltage__worst__net:VPWR": 1.79918, "design_powergrid__drop__worst": 0.000931551, "design_powergrid__drop__worst__net:VPWR": 0.000822453, "design_powergrid__voltage__worst__net:VGND": 0.000931551, "design_powergrid__drop__worst__net:VGND": 0.000931551, "ir__voltage__worst": 1.8, "ir__drop__avg": 0.000345, "ir__drop__worst": 0.000822, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}