#! /classes/ece2300/install/pkgs/iverilog-12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/system.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/va_math.vpi";
:vpi_module "/classes/ece2300/install/pkgs/iverilog-12.0/lib/ivl/v2009.vpi";
S_0x23b5ac0 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x23b9c20 .scope module, "Top" "Top" 3 8;
 .timescale 0 0;
v0x23e4cd0_0 .net "clk", 0 0, v0x23e3d80_0;  1 drivers
v0x23e4d90_0 .var "cout", 0 0;
v0x23e4e30_0 .var "dut_cin", 0 0;
v0x23e4f20_0 .net "dut_cout", 0 0, L_0x23e7400;  1 drivers
v0x23e5010_0 .var "dut_in0", 3 0;
v0x23e5100_0 .var "dut_in1", 3 0;
v0x23e51a0_0 .net "dut_sum", 3 0, L_0x23e78e0;  1 drivers
v0x23e5240_0 .var "random_cin", 0 0;
v0x23e52e0_0 .var "random_in0", 3 0;
v0x23e53c0_0 .var "random_in1", 3 0;
v0x23e54a0_0 .net "reset", 0 0, v0x23e40f0_0;  1 drivers
v0x23e5570_0 .var "result", 4 0;
v0x23e5630_0 .var "sum", 3 0;
S_0x23c1950 .scope task, "check" "check" 3 47, 3 47 0, S_0x23b9c20;
 .timescale 0 0;
v0x23c1cd0_0 .var "cin", 0 0;
v0x23bf4a0_0 .var "cout", 0 0;
v0x23bcc70_0 .var "in0", 3 0;
v0x23ba410_0 .var "in1", 3 0;
v0x23df9d0_0 .var "sum", 3 0;
TD_Top.check ;
    %load/vec4 v0x23e3f40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x23bcc70_0;
    %store/vec4 v0x23e5010_0, 0, 4;
    %load/vec4 v0x23ba410_0;
    %store/vec4 v0x23e5100_0, 0, 4;
    %load/vec4 v0x23c1cd0_0;
    %store/vec4 v0x23e4e30_0, 0, 1;
    %delay 8, 0;
    %load/vec4 v0x23e4010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %vpi_call/w 3 64 "$display", "%3d: %b + %b + %b (%2d + %2d + %b) > %b %b (%2d)", v0x23e3e60_0, v0x23e5010_0, v0x23e5100_0, v0x23e4e30_0, v0x23e5010_0, v0x23e5100_0, v0x23e4e30_0, v0x23e4f20_0, v0x23e51a0_0, v0x23e51a0_0 {0 0 0};
T_0.2 ;
    %load/vec4 v0x23bf4a0_0;
    %load/vec4 v0x23bf4a0_0;
    %load/vec4 v0x23e4f20_0;
    %xor;
    %load/vec4 v0x23bf4a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.4, 6;
    %load/vec4 v0x23e4010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.6, 4;
    %vpi_call/w 3 73 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x23e3e60_0, "dut_cout", "cout", v0x23e4f20_0, v0x23bf4a0_0 {0 0 0};
    %jmp T_0.7;
T_0.6 ;
    %vpi_call/w 3 76 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.7 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e3f40_0, 0, 1;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0x23e4010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.8, 4;
    %vpi_call/w 3 81 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.8 ;
T_0.5 ;
    %load/vec4 v0x23df9d0_0;
    %load/vec4 v0x23df9d0_0;
    %load/vec4 v0x23e51a0_0;
    %xor;
    %load/vec4 v0x23df9d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_0.10, 6;
    %load/vec4 v0x23e4010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_0.12, 4;
    %vpi_call/w 3 74 "$display", "\012\033[31mERROR\033[0m (cycle=%0d): %s != %s (%b != %b)", v0x23e3e60_0, "dut_sum", "sum", v0x23e51a0_0, v0x23df9d0_0 {0 0 0};
    %jmp T_0.13;
T_0.12 ;
    %vpi_call/w 3 77 "$write", "\033[31mFAILED\033[0m" {0 0 0};
T_0.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e3f40_0, 0, 1;
    %jmp T_0.11;
T_0.10 ;
    %load/vec4 v0x23e4010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.14, 4;
    %vpi_call/w 3 82 "$write", "\033[32m", ".", "\033[0m" {0 0 0};
T_0.14 ;
T_0.11 ;
    %delay 2, 0;
T_0.0 ;
    %end;
S_0x23dfb00 .scope module, "dut" "AdderRippleCarry_4b_GL" 3 31, 4 10 0, S_0x23b9c20;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in0";
    .port_info 1 /INPUT 4 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 4 "sum";
v0x23e2cb0_0 .net "carry0", 0 0, L_0x23e5b60;  1 drivers
v0x23e2d70_0 .net "carry1", 0 0, L_0x23e6360;  1 drivers
v0x23e2e80_0 .net "carry2", 0 0, L_0x23e6b40;  1 drivers
v0x23e2f70_0 .net "cin", 0 0, v0x23e4e30_0;  1 drivers
v0x23e3010_0 .net "cout", 0 0, L_0x23e7400;  alias, 1 drivers
v0x23e3100_0 .net "in0", 3 0, v0x23e5010_0;  1 drivers
v0x23e31a0_0 .net "in1", 3 0, v0x23e5100_0;  1 drivers
v0x23e3260_0 .net "sum", 3 0, L_0x23e78e0;  alias, 1 drivers
L_0x23e5d90 .part v0x23e5010_0, 0, 1;
L_0x23e5ec0 .part v0x23e5100_0, 0, 1;
L_0x23e65e0 .part v0x23e5010_0, 1, 1;
L_0x23e6710 .part v0x23e5100_0, 1, 1;
L_0x23e6dc0 .part v0x23e5010_0, 2, 1;
L_0x23e6f80 .part v0x23e5100_0, 2, 1;
L_0x23e7630 .part v0x23e5010_0, 3, 1;
L_0x23e7760 .part v0x23e5100_0, 3, 1;
L_0x23e78e0 .concat8 [ 1 1 1 1], L_0x23e5cd0, L_0x23e6520, L_0x23e6d00, L_0x23e7570;
S_0x23dfd80 .scope module, "fa0" "FullAdder_GL" 4 22, 5 8 0, S_0x23dfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23e5710 .functor AND 1, L_0x23e5d90, L_0x23e5ec0, C4<1>, C4<1>;
L_0x23e5830 .functor AND 1, L_0x23e5ec0, v0x23e4e30_0, C4<1>, C4<1>;
L_0x23e58d0 .functor OR 1, L_0x23e5710, L_0x23e5830, C4<0>, C4<0>;
L_0x23e59e0 .functor AND 1, L_0x23e5d90, v0x23e4e30_0, C4<1>, C4<1>;
L_0x23e5b60 .functor OR 1, L_0x23e58d0, L_0x23e59e0, C4<0>, C4<0>;
L_0x23e5c20 .functor XOR 1, L_0x23e5d90, L_0x23e5ec0, C4<0>, C4<0>;
L_0x23e5cd0 .functor XOR 1, L_0x23e5c20, v0x23e4e30_0, C4<0>, C4<0>;
v0x23dffe0_0 .net *"_ivl_0", 0 0, L_0x23e5710;  1 drivers
v0x23e00e0_0 .net *"_ivl_10", 0 0, L_0x23e5c20;  1 drivers
v0x23e01c0_0 .net *"_ivl_2", 0 0, L_0x23e5830;  1 drivers
v0x23e0280_0 .net *"_ivl_4", 0 0, L_0x23e58d0;  1 drivers
v0x23e0360_0 .net *"_ivl_6", 0 0, L_0x23e59e0;  1 drivers
v0x23e0490_0 .net "cin", 0 0, v0x23e4e30_0;  alias, 1 drivers
v0x23e0550_0 .net "cout", 0 0, L_0x23e5b60;  alias, 1 drivers
v0x23e0630_0 .net "in0", 0 0, L_0x23e5d90;  1 drivers
v0x23e06f0_0 .net "in1", 0 0, L_0x23e5ec0;  1 drivers
v0x23e07b0_0 .net "sum", 0 0, L_0x23e5cd0;  1 drivers
S_0x23e0930 .scope module, "fa1" "FullAdder_GL" 4 30, 5 8 0, S_0x23dfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23e5ff0 .functor AND 1, L_0x23e65e0, L_0x23e6710, C4<1>, C4<1>;
L_0x23e6060 .functor AND 1, L_0x23e6710, L_0x23e5b60, C4<1>, C4<1>;
L_0x23e61b0 .functor OR 1, L_0x23e5ff0, L_0x23e6060, C4<0>, C4<0>;
L_0x23e6270 .functor AND 1, L_0x23e65e0, L_0x23e5b60, C4<1>, C4<1>;
L_0x23e6360 .functor OR 1, L_0x23e61b0, L_0x23e6270, C4<0>, C4<0>;
L_0x23e6470 .functor XOR 1, L_0x23e65e0, L_0x23e6710, C4<0>, C4<0>;
L_0x23e6520 .functor XOR 1, L_0x23e6470, L_0x23e5b60, C4<0>, C4<0>;
v0x23e0b60_0 .net *"_ivl_0", 0 0, L_0x23e5ff0;  1 drivers
v0x23e0c40_0 .net *"_ivl_10", 0 0, L_0x23e6470;  1 drivers
v0x23e0d20_0 .net *"_ivl_2", 0 0, L_0x23e6060;  1 drivers
v0x23e0de0_0 .net *"_ivl_4", 0 0, L_0x23e61b0;  1 drivers
v0x23e0ec0_0 .net *"_ivl_6", 0 0, L_0x23e6270;  1 drivers
v0x23e0ff0_0 .net "cin", 0 0, L_0x23e5b60;  alias, 1 drivers
v0x23e1090_0 .net "cout", 0 0, L_0x23e6360;  alias, 1 drivers
v0x23e1150_0 .net "in0", 0 0, L_0x23e65e0;  1 drivers
v0x23e1210_0 .net "in1", 0 0, L_0x23e6710;  1 drivers
v0x23e12d0_0 .net "sum", 0 0, L_0x23e6520;  1 drivers
S_0x23e14e0 .scope module, "fa2" "FullAdder_GL" 4 38, 5 8 0, S_0x23dfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23e6870 .functor AND 1, L_0x23e6dc0, L_0x23e6f80, C4<1>, C4<1>;
L_0x23e68e0 .functor AND 1, L_0x23e6f80, L_0x23e6360, C4<1>, C4<1>;
L_0x23e69e0 .functor OR 1, L_0x23e6870, L_0x23e68e0, C4<0>, C4<0>;
L_0x23e6a50 .functor AND 1, L_0x23e6dc0, L_0x23e6360, C4<1>, C4<1>;
L_0x23e6b40 .functor OR 1, L_0x23e69e0, L_0x23e6a50, C4<0>, C4<0>;
L_0x23e6c50 .functor XOR 1, L_0x23e6dc0, L_0x23e6f80, C4<0>, C4<0>;
L_0x23e6d00 .functor XOR 1, L_0x23e6c50, L_0x23e6360, C4<0>, C4<0>;
v0x23e16f0_0 .net *"_ivl_0", 0 0, L_0x23e6870;  1 drivers
v0x23e17d0_0 .net *"_ivl_10", 0 0, L_0x23e6c50;  1 drivers
v0x23e18b0_0 .net *"_ivl_2", 0 0, L_0x23e68e0;  1 drivers
v0x23e1970_0 .net *"_ivl_4", 0 0, L_0x23e69e0;  1 drivers
v0x23e1a50_0 .net *"_ivl_6", 0 0, L_0x23e6a50;  1 drivers
v0x23e1b80_0 .net "cin", 0 0, L_0x23e6360;  alias, 1 drivers
v0x23e1c20_0 .net "cout", 0 0, L_0x23e6b40;  alias, 1 drivers
v0x23e1ce0_0 .net "in0", 0 0, L_0x23e6dc0;  1 drivers
v0x23e1da0_0 .net "in1", 0 0, L_0x23e6f80;  1 drivers
v0x23e1e60_0 .net "sum", 0 0, L_0x23e6d00;  1 drivers
S_0x23e20a0 .scope module, "fa3" "FullAdder_GL" 4 46, 5 8 0, S_0x23dfb00;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in0";
    .port_info 1 /INPUT 1 "in1";
    .port_info 2 /INPUT 1 "cin";
    .port_info 3 /OUTPUT 1 "cout";
    .port_info 4 /OUTPUT 1 "sum";
L_0x23e7180 .functor AND 1, L_0x23e7630, L_0x23e7760, C4<1>, C4<1>;
L_0x23e71f0 .functor AND 1, L_0x23e7760, L_0x23e6b40, C4<1>, C4<1>;
L_0x23e72f0 .functor OR 1, L_0x23e7180, L_0x23e71f0, C4<0>, C4<0>;
L_0x23e7360 .functor AND 1, L_0x23e7630, L_0x23e6b40, C4<1>, C4<1>;
L_0x23e7400 .functor OR 1, L_0x23e72f0, L_0x23e7360, C4<0>, C4<0>;
L_0x23e74c0 .functor XOR 1, L_0x23e7630, L_0x23e7760, C4<0>, C4<0>;
L_0x23e7570 .functor XOR 1, L_0x23e74c0, L_0x23e6b40, C4<0>, C4<0>;
v0x23e22b0_0 .net *"_ivl_0", 0 0, L_0x23e7180;  1 drivers
v0x23e23b0_0 .net *"_ivl_10", 0 0, L_0x23e74c0;  1 drivers
v0x23e2490_0 .net *"_ivl_2", 0 0, L_0x23e71f0;  1 drivers
v0x23e2580_0 .net *"_ivl_4", 0 0, L_0x23e72f0;  1 drivers
v0x23e2660_0 .net *"_ivl_6", 0 0, L_0x23e7360;  1 drivers
v0x23e2790_0 .net "cin", 0 0, L_0x23e6b40;  alias, 1 drivers
v0x23e2830_0 .net "cout", 0 0, L_0x23e7400;  alias, 1 drivers
v0x23e28f0_0 .net "in0", 0 0, L_0x23e7630;  1 drivers
v0x23e29b0_0 .net "in1", 0 0, L_0x23e7760;  1 drivers
v0x23e2a70_0 .net "sum", 0 0, L_0x23e7570;  1 drivers
S_0x23e3400 .scope module, "t" "ece2300_TestUtils" 3 19, 6 26 0, S_0x23b9c20;
 .timescale 0 0;
    .port_info 0 /OUTPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "reset";
v0x23e3d80_0 .var "clk", 0 0;
v0x23e3e60_0 .var/2s "cycles", 31 0;
v0x23e3f40_0 .var "failed", 0 0;
v0x23e4010_0 .var/2s "n", 31 0;
v0x23e40f0_0 .var "reset", 0 0;
v0x23e4200_0 .var/2s "seed", 31 0;
v0x23e42e0_0 .var/str "vcd_filename";
E_0x239f960 .event posedge, v0x23e3d80_0;
S_0x23e3620 .scope task, "test_bench_begin" "test_bench_begin" 6 90, 6 90 0, S_0x23e3400;
 .timescale 0 0;
v0x23e3820_0 .var/str "filename";
TD_Top.t.test_bench_begin ;
    %pushi/str "\012";
    %load/str v0x23e3820_0;
    %concat/str;
    %vpi_call/w 6 91 "$write", S<0,str> {0 0 1};
    %delay 1, 0;
    %end;
S_0x23e3900 .scope task, "test_bench_end" "test_bench_end" 6 99, 6 99 0, S_0x23e3400;
 .timescale 0 0;
TD_Top.t.test_bench_end ;
    %vpi_call/w 6 100 "$write", "\012" {0 0 0};
    %load/vec4 v0x23e4010_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.16, 4;
    %vpi_call/w 6 102 "$write", "\012" {0 0 0};
T_2.16 ;
    %vpi_call/w 6 103 "$finish" {0 0 0};
    %end;
S_0x23e3b00 .scope task, "test_case_begin" "test_case_begin" 6 110, 6 110 0, S_0x23e3400;
 .timescale 0 0;
v0x23e3ce0_0 .var/str "taskname";
TD_Top.t.test_case_begin ;
    %pushi/str "\012";
    %load/str v0x23e3ce0_0;
    %concat/str;
    %concati/str " ";
    %vpi_call/w 6 111 "$write", S<0,str> {0 0 1};
    %load/vec4 v0x23e4010_0;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_3.18, 4;
    %vpi_call/w 6 113 "$write", "\012" {0 0 0};
T_3.18 ;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x23e4200_0, 0, 32;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e3f40_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e40f0_0, 0, 1;
    %delay 30, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e40f0_0, 0, 1;
    %end;
S_0x23e4400 .scope task, "test_case_1_basic" "test_case_1_basic" 3 82, 3 82 0, S_0x23b9c20;
 .timescale 0 0;
TD_Top.test_case_1_basic ;
    %pushi/str "test_case_1_basic";
    %store/str v0x23e3ce0_0;
    %fork TD_Top.t.test_case_begin, S_0x23e3b00;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %end;
S_0x23e45e0 .scope task, "test_case_2_directed" "test_case_2_directed" 3 93, 3 93 0, S_0x23b9c20;
 .timescale 0 0;
TD_Top.test_case_2_directed ;
    %pushi/str "test_case_2_directed";
    %store/str v0x23e3ce0_0;
    %fork TD_Top.t.test_case_begin, S_0x23e3b00;
    %join;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 2, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 1, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x23ba410_0, 0, 4;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %pushi/vec4 6, 0, 4;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %end;
S_0x23e4810 .scope task, "test_case_3_random" "test_case_3_random" 3 111, 3 111 0, S_0x23b9c20;
 .timescale 0 0;
TD_Top.test_case_3_random ;
    %pushi/str "test_case_3_random";
    %store/str v0x23e3ce0_0;
    %fork TD_Top.t.test_case_begin, S_0x23e3b00;
    %join;
    %fork t_1, S_0x23e49f0;
    %jmp t_0;
    .scope S_0x23e49f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23e4bd0_0, 0, 32;
T_6.20 ;
    %load/vec4 v0x23e4bd0_0;
    %cmpi/s 20, 0, 32;
    %jmp/0xz T_6.21, 5;
    %vpi_func 3 120 "$urandom" 32, v0x23e4200_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x23e52e0_0, 0, 4;
    %vpi_func 3 121 "$urandom" 32, v0x23e4200_0 {0 0 0};
    %pad/u 4;
    %store/vec4 v0x23e53c0_0, 0, 4;
    %vpi_func 3 122 "$urandom" 32, v0x23e4200_0 {0 0 0};
    %pad/u 1;
    %store/vec4 v0x23e5240_0, 0, 1;
    %load/vec4 v0x23e52e0_0;
    %pad/u 5;
    %load/vec4 v0x23e53c0_0;
    %pad/u 5;
    %add;
    %pushi/vec4 0, 0, 3;
    %load/vec4 v0x23e5240_0;
    %concat/vec4; draw_concat_vec4
    %pad/u 5;
    %add;
    %store/vec4 v0x23e5570_0, 0, 5;
    %load/vec4 v0x23e5570_0;
    %parti/s 1, 4, 4;
    %store/vec4 v0x23e4d90_0, 0, 1;
    %load/vec4 v0x23e5570_0;
    %parti/s 4, 0, 2;
    %store/vec4 v0x23e5630_0, 0, 4;
    %load/vec4 v0x23e52e0_0;
    %store/vec4 v0x23bcc70_0, 0, 4;
    %load/vec4 v0x23e53c0_0;
    %store/vec4 v0x23ba410_0, 0, 4;
    %load/vec4 v0x23e5240_0;
    %store/vec4 v0x23c1cd0_0, 0, 1;
    %load/vec4 v0x23e4d90_0;
    %store/vec4 v0x23bf4a0_0, 0, 1;
    %load/vec4 v0x23e5630_0;
    %store/vec4 v0x23df9d0_0, 0, 4;
    %fork TD_Top.check, S_0x23c1950;
    %join;
    %load/vec4 v0x23e4bd0_0;
    %addi 1, 0, 32;
    %cast2;
    %store/vec4 v0x23e4bd0_0, 0, 32;
    %jmp T_6.20;
T_6.21 ;
    %end;
    .scope S_0x23e4810;
t_0 %join;
    %end;
S_0x23e49f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 116, 3 116 0, S_0x23e4810;
 .timescale 0 0;
v0x23e4bd0_0 .var/2s "i", 31 0;
    .scope S_0x23e3400;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x23e3f40_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23e4010_0, 0, 32;
    %pushi/vec4 3735928559, 0, 32;
    %store/vec4 v0x23e4200_0, 0, 32;
    %end;
    .thread T_7, $init;
    .scope S_0x23e3400;
T_8 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x23e3d80_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0x23e3400;
T_9 ;
    %delay 5, 0;
    %load/vec4 v0x23e3d80_0;
    %inv;
    %store/vec4 v0x23e3d80_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x23e3400;
T_10 ;
    %vpi_func 6 48 "$value$plusargs" 32, "test-case=%d", v0x23e4010_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x23e4010_0, 0, 32;
T_10.0 ;
    %vpi_func 6 51 "$value$plusargs" 32, "dump-vcd=%s", v0x23e42e0_0 {0 0 0};
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_call/w 6 52 "$dumpfile", v0x23e42e0_0 {0 0 0};
    %vpi_call/w 6 53 "$dumpvars" {0 0 0};
T_10.2 ;
    %end;
    .thread T_10;
    .scope S_0x23e3400;
T_11 ;
    %wait E_0x239f960;
    %load/vec4 v0x23e40f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x23e3e60_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x23e3e60_0;
    %addi 1, 0, 32;
    %cast2;
    %assign/vec4 v0x23e3e60_0, 0;
T_11.1 ;
    %load/vec4 v0x23e3e60_0;
    %cmpi/s 10000, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz  T_11.2, 5;
    %vpi_call/w 6 77 "$display", "\012ERROR (cycles=%0d): timeout!", v0x23e3e60_0 {0 0 0};
    %vpi_call/w 6 78 "$finish" {0 0 0};
T_11.2 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x23b9c20;
T_12 ;
    %pushi/str "../test/AdderRippleCarry_4b_GL-test.v";
    %store/str v0x23e3820_0;
    %fork TD_Top.t.test_bench_begin, S_0x23e3620;
    %join;
    %load/vec4 v0x23e4010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.2, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x23e4010_0;
    %cmpi/e 1, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.2;
    %jmp/0xz  T_12.0, 5;
    %fork TD_Top.test_case_1_basic, S_0x23e4400;
    %join;
T_12.0 ;
    %load/vec4 v0x23e4010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.5, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x23e4010_0;
    %cmpi/e 2, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.5;
    %jmp/0xz  T_12.3, 5;
    %fork TD_Top.test_case_2_directed, S_0x23e45e0;
    %join;
T_12.3 ;
    %load/vec4 v0x23e4010_0;
    %cmpi/s 0, 0, 32;
    %flag_or 5, 4;
    %jmp/1 T_12.8, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x23e4010_0;
    %cmpi/e 3, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_12.8;
    %jmp/0xz  T_12.6, 5;
    %fork TD_Top.test_case_3_random, S_0x23e4810;
    %join;
T_12.6 ;
    %fork TD_Top.t.test_bench_end, S_0x23e3900;
    %join;
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 7;
    "N/A";
    "<interactive>";
    "-";
    "../test/AdderRippleCarry_4b_GL-test.v";
    "../hw/AdderRippleCarry_4b_GL.v";
    "../hw/FullAdder_GL.v";
    "../test/ece2300-test.v";
