<profile>

<ReportVersion>
<Version>2018.2</Version>
</ReportVersion>

<UserAssignments>
<unit>ns</unit>
<ProductFamily>artix7</ProductFamily>
<Part>xc7a100tcsg324-1</Part>
<TopModelName>lenetSynthMatlab</TopModelName>
<TargetClockPeriod>100.00</TargetClockPeriod>
<ClockUncertainty>12.50</ClockUncertainty>
</UserAssignments>

<PerformanceEstimates>
<PipelineType>none</PipelineType>
<SummaryOfTimingAnalysis>
<unit>ns</unit>
<EstimatedClockPeriod>44.129</EstimatedClockPeriod>
</SummaryOfTimingAnalysis>
<SummaryOfOverallLatency>
<unit>clock cycles</unit>
<Best-caseLatency>2206718</Best-caseLatency>
<Average-caseLatency>2206718</Average-caseLatency>
<Worst-caseLatency>2206718</Worst-caseLatency>
<Interval-min>2206719</Interval-min>
<Interval-max>2206719</Interval-max>
</SummaryOfOverallLatency>
<SummaryOfLoopLatency>
<Loop1>
<TripCount>6</TripCount>
<Latency>630690</Latency>
<IterationLatency>105115</IterationLatency>
<Loop1.1>
<TripCount>28</TripCount>
<Latency>105112</Latency>
<IterationLatency>3754</IterationLatency>
<Loop1.1.1>
<TripCount>28</TripCount>
<Latency>3752</Latency>
<IterationLatency>134</IterationLatency>
<Loop1.1.1.1>
<TripCount>5</TripCount>
<Latency>60</Latency>
<IterationLatency>12</IterationLatency>
<Loop1.1.1.1.1>
<TripCount>5</TripCount>
<Latency>10</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.1.1.1.1>
</Loop1.1.1.1>
<Loop1.1.1.2>
<TripCount>4</TripCount>
<Latency>8</Latency>
<IterationLatency>2</IterationLatency>
</Loop1.1.1.2>
</Loop1.1.1>
</Loop1.1>
</Loop1>
<Loop2>
<TripCount>28</TripCount>
<Latency>11032</Latency>
<IterationLatency>394</IterationLatency>
<Loop2.1>
<TripCount>28</TripCount>
<Latency>392</Latency>
<IterationLatency>14</IterationLatency>
<Loop2.1.1>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop2.1.1>
</Loop2.1>
</Loop2>
<memset_pool1ActivationMap>
<TripCount>1176</TripCount>
<Latency>1175</Latency>
<IterationLatency>1</IterationLatency>
</memset_pool1ActivationMap>
<Loop4>
<TripCount>6</TripCount>
<Latency>9588</Latency>
<IterationLatency>1598</IterationLatency>
<Loop4.1>
<TripCount>14</TripCount>
<Latency>1596</Latency>
<IterationLatency>114</IterationLatency>
<Loop4.1.1>
<TripCount>14</TripCount>
<Latency>112</Latency>
<IterationLatency>8</IterationLatency>
<Loop4.1.1.1>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
</Loop4.1.1.1>
</Loop4.1.1>
</Loop4.1>
</Loop4>
<Loop5>
<TripCount>16</TripCount>
<Latency>1293168</Latency>
<IterationLatency>80823</IterationLatency>
<Loop5.1>
<TripCount>10</TripCount>
<Latency>80820</Latency>
<IterationLatency>8082</IterationLatency>
<Loop5.1.1>
<TripCount>10</TripCount>
<Latency>8080</Latency>
<IterationLatency>808</IterationLatency>
<Loop5.1.1.1>
<TripCount>5</TripCount>
<Latency>360</Latency>
<IterationLatency>72</IterationLatency>
<Loop5.1.1.1.1>
<TripCount>5</TripCount>
<Latency>70</Latency>
<IterationLatency>14</IterationLatency>
<Loop5.1.1.1.1.1>
<TripCount>6</TripCount>
<Latency>12</Latency>
<IterationLatency>2</IterationLatency>
</Loop5.1.1.1.1.1>
</Loop5.1.1.1.1>
</Loop5.1.1.1>
<Loop5.1.1.2>
<TripCount>5</TripCount>
<Latency>10</Latency>
<IterationLatency>2</IterationLatency>
</Loop5.1.1.2>
</Loop5.1.1>
</Loop5.1>
</Loop5>
<Loop6>
<TripCount>10</TripCount>
<Latency>3420</Latency>
<IterationLatency>342</IterationLatency>
<Loop6.1>
<TripCount>10</TripCount>
<Latency>340</Latency>
<IterationLatency>34</IterationLatency>
<Loop6.1.1>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop6.1.1>
</Loop6.1>
</Loop6>
<memset_pool2ActivationMap>
<TripCount>400</TripCount>
<Latency>399</Latency>
<IterationLatency>1</IterationLatency>
</memset_pool2ActivationMap>
<Loop8>
<TripCount>16</TripCount>
<Latency>3392</Latency>
<IterationLatency>212</IterationLatency>
<Loop8.1>
<TripCount>5</TripCount>
<Latency>210</Latency>
<IterationLatency>42</IterationLatency>
<Loop8.1.1>
<TripCount>5</TripCount>
<Latency>40</Latency>
<IterationLatency>8</IterationLatency>
<Loop8.1.1.1>
<TripCount>2</TripCount>
<Latency>6</Latency>
<IterationLatency>3</IterationLatency>
</Loop8.1.1.1>
</Loop8.1.1>
</Loop8.1>
</Loop8>
<Loop9>
<TripCount>120</TripCount>
<Latency>231480</Latency>
<IterationLatency>1929</IterationLatency>
<Loop9.1>
<TripCount>5</TripCount>
<Latency>860</Latency>
<IterationLatency>172</IterationLatency>
<Loop9.1.1>
<TripCount>5</TripCount>
<Latency>170</Latency>
<IterationLatency>34</IterationLatency>
<Loop9.1.1.1>
<TripCount>16</TripCount>
<Latency>32</Latency>
<IterationLatency>2</IterationLatency>
</Loop9.1.1.1>
</Loop9.1.1>
</Loop9.1>
<Loop9.2>
<TripCount>15</TripCount>
<Latency>30</Latency>
<IterationLatency>2</IterationLatency>
</Loop9.2>
</Loop9>
<Loop10>
<TripCount>120</TripCount>
<Latency>240</Latency>
<IterationLatency>2</IterationLatency>
</Loop10>
<Loop11>
<TripCount>84</TripCount>
<Latency>20412</Latency>
<IterationLatency>243</IterationLatency>
<Loop11.1>
<TripCount>120</TripCount>
<Latency>240</Latency>
<IterationLatency>2</IterationLatency>
</Loop11.1>
</Loop11>
<Loop12>
<TripCount>10</TripCount>
<Latency>1710</Latency>
<IterationLatency>171</IterationLatency>
<Loop12.1>
<TripCount>84</TripCount>
<Latency>168</Latency>
<IterationLatency>2</IterationLatency>
</Loop12.1>
</Loop12>
</SummaryOfLoopLatency>
</PerformanceEstimates>

<AreaEstimates>
<Resources>
<BRAM_18K>224</BRAM_18K>
<DSP48E>18</DSP48E>
<FF>3551</FF>
<LUT>8597</LUT>
</Resources>
<AvailableResources>
<BRAM_18K>270</BRAM_18K>
<DSP48E>240</DSP48E>
<FF>126800</FF>
<LUT>63400</LUT>
</AvailableResources>
</AreaEstimates>

<InterfaceSummary>
<RtlPorts>
<name>ap_clk</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_rst</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_start</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_done</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_idle</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>ap_ready</name>
<Object>lenetSynthMatlab</Object>
<Type>return value</Type>
<Scope></Scope>
<IOProtocol>ap_ctrl_hs</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
</RtlPorts>
<RtlPorts>
<name>inputImg_address0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>10</Bits>
<Attribute>address</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_ce0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>inputImg_q0</name>
<Object>inputImg</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>in</Dir>
<Bits>8</Bits>
<Attribute>data</Attribute>
<CType>int</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_address0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>4</Bits>
<Attribute>address</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_ce0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_we0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>1</Bits>
<Attribute>control</Attribute>
<CType>float</CType>
</RtlPorts>
<RtlPorts>
<name>netScores_d0</name>
<Object>netScores</Object>
<Type>array</Type>
<Scope></Scope>
<IOProtocol>ap_memory</IOProtocol>
<IOConfig></IOConfig>
<Dir>out</Dir>
<Bits>32</Bits>
<Attribute>data</Attribute>
<CType>float</CType>
</RtlPorts>
</InterfaceSummary>

</profile>
