// Seed: 1385640008
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  output wire id_7;
  input wire id_6;
  output wire id_5;
  inout wire id_4;
  output wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_9;
  assign id_3 = -1 !== id_8;
endmodule
module module_1 (
    input supply0 id_0,
    input supply1 id_1
);
  always begin : LABEL_0
    disable id_3;
  end
  module_0 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3
  );
  tri0 id_4, id_5, id_6 = id_5;
  assign id_5 = 1;
  wire id_7;
endmodule
