// Seed: 4254043662
macromodule module_0 (
    input supply0 id_0,
    output supply1 id_1,
    output supply1 id_2,
    input wor id_3,
    input tri id_4,
    output uwire id_5,
    output tri0 id_6,
    input wor id_7,
    input wire id_8,
    input supply0 id_9,
    input wor id_10,
    output tri0 id_11
    , id_20,
    input tri1 id_12,
    input tri0 id_13,
    input wire id_14,
    input supply0 id_15,
    input tri id_16,
    input wand id_17,
    input tri0 id_18
);
  id_21(
      id_3, 1'b0
  );
  assign module_1.id_3 = 0;
endmodule
module module_1 (
    output supply1 id_0,
    output uwire id_1,
    output supply0 id_2,
    input uwire id_3,
    input tri0 id_4,
    input supply1 id_5,
    input tri0 id_6,
    input supply1 id_7
);
  wire id_9;
  id_10(
      .id_0(1), .id_1(1)
  );
  module_0 modCall_1 (
      id_6,
      id_0,
      id_1,
      id_6,
      id_4,
      id_0,
      id_1,
      id_4,
      id_7,
      id_6,
      id_7,
      id_2,
      id_5,
      id_4,
      id_4,
      id_3,
      id_7,
      id_5,
      id_3
  );
  wire id_11;
endmodule
