$date
	Mon May 13 09:47:23 2024
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module top_tb $end
$var wire 4 ! out [3:0] $end
$var reg 4 " a [3:0] $end
$var reg 4 # b [3:0] $end
$var reg 1 $ clk $end
$var reg 1 % rst $end
$scope module uut $end
$var wire 4 & a [3:0] $end
$var wire 4 ' b [3:0] $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var wire 4 ( out [3:0] $end
$var reg 1 ) buff_a $end
$var reg 1 * buff_b $end
$var reg 4 + count [3:0] $end
$scope module fa_inst $end
$var wire 1 ) a $end
$var wire 1 * b $end
$var wire 1 $ clk $end
$var wire 1 % rst $end
$var reg 4 , out [3:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 ,
b0 +
0*
0)
b0 (
b0 '
b0 &
1%
0$
b0 #
b0 "
b0 !
$end
#5000
1$
#10000
0$
0%
#15000
1$
#20000
0$
#25000
1$
#30000
0$
#35000
1$
#40000
0$
b10 #
b10 '
b1 "
b1 &
#45000
1$
#50000
0$
#55000
1$
#60000
0$
#65000
1$
#70000
0$
#75000
1$
#80000
0$
b1 #
b1 '
b0 "
b0 &
#85000
1$
#90000
0$
#95000
1$
#100000
0$
#105000
1$
#110000
0$
#115000
1$
#120000
0$
b10 #
b10 '
b11 "
b11 &
#125000
1$
#130000
0$
#135000
1$
#140000
0$
#145000
1$
#150000
0$
#155000
1$
#160000
0$
b0 #
b0 '
b0 "
b0 &
#165000
1$
#170000
0$
#175000
1$
#180000
0$
#185000
1$
#190000
0$
#195000
1$
#200000
0$
#205000
1$
#210000
0$
#215000
1$
#220000
0$
#225000
1$
#230000
0$
#235000
1$
#240000
0$
#245000
1$
#250000
0$
#255000
1$
#260000
0$
