0.6
2019.2
Nov  6 2019
21:42:20
/home/azafeer/Desktop/test/FIFO/FIFO.srcs/sim_1/new/tb_fifo_reg.sv,1703070568,systemVerilog,,,,tb_fifo_reg,,,,,,,,
/home/azafeer/Desktop/test/reg_sim/reg_sim.sim/sim_1/synth/timing/xsim/tb_fifo_reg_time_synth.v,1703073253,verilog,,,,IBUF_HD209;IBUF_HD210;IBUF_HD211;IBUF_HD212;IBUF_HD213;IBUF_HD214;IBUF_HD215;IBUF_HD216;IBUF_HD217;IBUF_HD218;IBUF_HD219;IBUF_HD220;IBUF_HD221;IBUF_HD222;IBUF_HD223;IBUF_HD224;IBUF_HD225;IBUF_HD226;IBUF_HD227;IBUF_HD228;IBUF_HD229;IBUF_HD230;IBUF_HD231;IBUF_HD232;IBUF_HD233;IBUF_HD234;IBUF_HD235;IBUF_HD236;IBUF_HD237;IBUF_HD238;IBUF_HD239;IBUF_HD240;IBUF_HD241;IBUF_HD242;IBUF_HD243;IBUF_HD244;IBUF_UNIQ_BASE_;ff_d;ff_d_0;ff_d_1;ff_d_2;fifo_reg;glbl,,,,,,,,
