INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/dinur/Project/Seven_Segment_Display/Seven_Segment_Display.srcs/sim_1/new/7SegSim.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity LUT_16_7_tb
