m255
K4
z2
13
cModel Technology
Z0 dC:\ZCJ\MyProjects\StudyVerilog\ex_cnt\sim
!i10d 8192
!i10e 25
!i10f 100
T_opt
Vk_QP;ncOkB@VKjZQN2:om1
04 6 4 work ex_cnt fast 0
=1-c48e8f901dab-5cf7e7e9-202-18e4
o-quiet -auto_acc_if_foreign -work work
n@_opt
OL;O;10.2;57
Z1 dC:\ZCJ\MyProjects\StudyVerilog\ex_cnt\sim
!s110 1559750635
vex_cnt
Z2 V`JN@9S9cnhjKRR_L]QIcM3
r1
!s85 0
31
IbDeW:6=HZo_V1JhEo=nTB1
R1
Z3 w1559744513
8C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/design/ex_cnt.v
FC:/ZCJ/MyProjects/StudyVerilog/ex_cnt/design/ex_cnt.v
L0 1
Z4 OL;L;10.2;57
Z5 o-work work -L mtiAvm -L mtiOvm -L mtiUvm -L mtiUPF
!s100 ]lgM8Z`Uc1Alm7Qa@ED2N2
!s108 1559750623.139000
!s107 C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/design/ex_cnt.v|
!s90 -reportprogress|300|-work|work|-vopt|C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/design/ex_cnt.v|
!i10b 1
vtb_ext_cnt
R2
r1
31
IbSZ18P5[HOoHS;Roa<2;j2
R1
R3
8C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/sim/tb_ex_cnt.v
FC:/ZCJ/MyProjects/StudyVerilog/ex_cnt/sim/tb_ex_cnt.v
L0 3
R4
R5
!s85 0
!i10b 1
!s100 Rb:A6kQ0nUoVD@6nmSFYV2
!s108 1559750623.435000
!s107 C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/sim/tb_ex_cnt.v|
!s90 -reportprogress|300|-work|work|-vopt|C:/ZCJ/MyProjects/StudyVerilog/ex_cnt/sim/tb_ex_cnt.v|
