#! /usr/local/Cellar/icarus-verilog/10.1.1/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fe552f12f80 .scope module, "TestBench" "TestBench" 2 3;
 .timescale 0 0;
v0x7fe552f2d760_0 .var "Clk", 0 0;
v0x7fe552f2d870_0 .var "Reset", 0 0;
v0x7fe552f2d900_0 .var "Start", 0 0;
v0x7fe552f2d9d0_0 .var/i "counter", 31 0;
v0x7fe552f2da60_0 .var/i "flush", 31 0;
v0x7fe552f2db30_0 .var/i "i", 31 0;
v0x7fe552f2dbc0_0 .var/i "outfile", 31 0;
v0x7fe552f2dc50_0 .var/i "stall", 31 0;
S_0x7fe552f130e0 .scope module, "CPU" "CPU" 2 13, 3 1 0, S_0x7fe552f12f80;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
v0x7fe552f2cda0_0 .var "ALUSrc", 0 0;
v0x7fe552f2ce30_0 .var "Branch", 0 0;
v0x7fe552f2cee0_0 .var "Jump", 0 0;
v0x7fe552f2cfb0_0 .var "MemRead", 0 0;
v0x7fe552f2d060_0 .var "MemWrite", 0 0;
v0x7fe552f2d130_0 .var "MemtoReg", 0 0;
v0x7fe552f2d1e0_0 .var "RegDst", 0 0;
v0x7fe552f2d270_0 .var "RegWrite", 0 0;
v0x7fe552f2d320_0 .net "clk_i", 0 0, v0x7fe552f2d760_0;  1 drivers
v0x7fe552f2d430_0 .net "ctrl_sig", 9 0, v0x7fe552f27830_0;  1 drivers
v0x7fe552f2d4e0_0 .net "inst", 31 0, L_0x7fe552f2e720;  1 drivers
v0x7fe552f2d570_0 .net "inst_addr", 31 0, v0x7fe552f2af80_0;  1 drivers
v0x7fe552f2d600_0 .net "rst_i", 0 0, v0x7fe552f2d870_0;  1 drivers
v0x7fe552f2d690_0 .net "start_i", 0 0, v0x7fe552f2d900_0;  1 drivers
E_0x7fe552f057f0 .event edge, v0x7fe552f27830_0;
L_0x7fe552f2e0a0 .part L_0x7fe552f2e720, 0, 26;
L_0x7fe552f2ea20 .part L_0x7fe552f2e720, 16, 5;
L_0x7fe552f2eb80 .part L_0x7fe552f2e720, 11, 5;
L_0x7fe552f2f180 .part L_0x7fe552f2e720, 21, 5;
L_0x7fe552f2f260 .part L_0x7fe552f2e720, 16, 5;
L_0x7fe552f2f490 .part L_0x7fe552f2e720, 26, 6;
L_0x7fe552f2fb80 .part L_0x7fe552f2e720, 0, 16;
L_0x7fe552f32ec0 .part L_0x7fe552f2e720, 0, 6;
S_0x7fe552f13240 .scope module, "ALU" "ALU" 3 121, 4 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 3 "ALUCtrl_i"
    .port_info 3 /OUTPUT 32 "data_o"
    .port_info 4 /OUTPUT 1 "Zero_o"
L_0x7fe552f2ffe0 .functor AND 32, L_0x7fe552f2ede0, L_0x7fe552f2fca0, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_0x7fe552f300f0 .functor OR 32, L_0x7fe552f2ede0, L_0x7fe552f2fca0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe552f13420_0 .net "ALUCtrl_i", 2 0, L_0x7fe552f32d30;  1 drivers
L_0x1050483f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x7fe552f23430_0 .net "Zero_o", 0 0, L_0x1050483f8;  1 drivers
L_0x105048248 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f234d0_0 .net/2u *"_s0", 2 0, L_0x105048248;  1 drivers
v0x7fe552f23590_0 .net *"_s10", 31 0, L_0x7fe552f300f0;  1 drivers
L_0x1050482d8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe552f23640_0 .net/2u *"_s12", 2 0, L_0x1050482d8;  1 drivers
v0x7fe552f23730_0 .net *"_s14", 0 0, L_0x7fe552f30260;  1 drivers
v0x7fe552f237d0_0 .net *"_s16", 31 0, L_0x7fe552f30380;  1 drivers
L_0x105048320 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fe552f23880_0 .net/2u *"_s18", 2 0, L_0x105048320;  1 drivers
v0x7fe552f23930_0 .net *"_s2", 0 0, L_0x7fe552f2ff40;  1 drivers
v0x7fe552f23a40_0 .net *"_s20", 0 0, L_0x7fe552f30480;  1 drivers
v0x7fe552f23ad0_0 .net *"_s22", 31 0, L_0x7fe552f30520;  1 drivers
L_0x105048368 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fe552f23b80_0 .net/2u *"_s24", 2 0, L_0x105048368;  1 drivers
v0x7fe552f23c30_0 .net *"_s26", 0 0, L_0x7fe552f30620;  1 drivers
v0x7fe552f23cd0_0 .net *"_s29", 31 0, L_0x7fe552f30700;  1 drivers
L_0x1050483b0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f23d80_0 .net/2u *"_s30", 31 0, L_0x1050483b0;  1 drivers
v0x7fe552f23e30_0 .net *"_s32", 31 0, L_0x7fe552f307a0;  1 drivers
v0x7fe552f23ee0_0 .net *"_s34", 31 0, L_0x7fe552f30910;  1 drivers
v0x7fe552f24070_0 .net *"_s36", 31 0, L_0x7fe552f30a70;  1 drivers
v0x7fe552f24100_0 .net *"_s38", 31 0, L_0x7fe552f30bb0;  1 drivers
v0x7fe552f241b0_0 .net *"_s4", 31 0, L_0x7fe552f2ffe0;  1 drivers
L_0x105048290 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24260_0 .net/2u *"_s6", 2 0, L_0x105048290;  1 drivers
v0x7fe552f24310_0 .net *"_s8", 0 0, L_0x7fe552f30050;  1 drivers
v0x7fe552f243b0_0 .net "data1_i", 31 0, L_0x7fe552f2ede0;  1 drivers
v0x7fe552f24460_0 .net "data2_i", 31 0, L_0x7fe552f2fca0;  1 drivers
v0x7fe552f24510_0 .net "data_o", 31 0, L_0x7fe552f30d10;  1 drivers
L_0x7fe552f2ff40 .cmp/eq 3, L_0x7fe552f32d30, L_0x105048248;
L_0x7fe552f30050 .cmp/eq 3, L_0x7fe552f32d30, L_0x105048290;
L_0x7fe552f30260 .cmp/eq 3, L_0x7fe552f32d30, L_0x1050482d8;
L_0x7fe552f30380 .arith/sum 32, L_0x7fe552f2ede0, L_0x7fe552f2fca0;
L_0x7fe552f30480 .cmp/eq 3, L_0x7fe552f32d30, L_0x105048320;
L_0x7fe552f30520 .arith/sub 32, L_0x7fe552f2ede0, L_0x7fe552f2fca0;
L_0x7fe552f30620 .cmp/eq 3, L_0x7fe552f32d30, L_0x105048368;
L_0x7fe552f30700 .arith/mult 32, L_0x7fe552f2ede0, L_0x7fe552f2fca0;
L_0x7fe552f307a0 .functor MUXZ 32, L_0x1050483b0, L_0x7fe552f30700, L_0x7fe552f30620, C4<>;
L_0x7fe552f30910 .functor MUXZ 32, L_0x7fe552f307a0, L_0x7fe552f30520, L_0x7fe552f30480, C4<>;
L_0x7fe552f30a70 .functor MUXZ 32, L_0x7fe552f30910, L_0x7fe552f30380, L_0x7fe552f30260, C4<>;
L_0x7fe552f30bb0 .functor MUXZ 32, L_0x7fe552f30a70, L_0x7fe552f300f0, L_0x7fe552f30050, C4<>;
L_0x7fe552f30d10 .functor MUXZ 32, L_0x7fe552f30bb0, L_0x7fe552f2ffe0, L_0x7fe552f2ff40, C4<>;
S_0x7fe552f24640 .scope module, "ALU_Control" "ALU_Control" 3 130, 5 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "funct_i"
    .port_info 1 /INPUT 2 "ALUOp_i"
    .port_info 2 /OUTPUT 3 "ALUCtrl_o"
L_0x7fe552f31160 .functor AND 1, L_0x7fe552f30ee0, L_0x7fe552f310c0, C4<1>, C4<1>;
L_0x7fe552f31450 .functor AND 1, L_0x7fe552f31210, L_0x7fe552f31330, C4<1>, C4<1>;
L_0x7fe552f31700 .functor AND 1, L_0x7fe552f31540, L_0x7fe552f31620, C4<1>, C4<1>;
L_0x7fe552f31a50 .functor AND 1, L_0x7fe552f317f0, L_0x7fe552f31930, C4<1>, C4<1>;
L_0x7fe552f31d90 .functor AND 1, L_0x7fe552f31b60, L_0x7fe552f31cb0, C4<1>, C4<1>;
v0x7fe552f247f0_0 .net "ALUCtrl_o", 2 0, L_0x7fe552f32d30;  alias, 1 drivers
v0x7fe552f24880_0 .net "ALUOp_i", 1 0, L_0x7fe552f2f370;  1 drivers
L_0x105048440 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24920_0 .net/2u *"_s0", 1 0, L_0x105048440;  1 drivers
L_0x1050484d0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe552f249e0_0 .net/2u *"_s10", 2 0, L_0x1050484d0;  1 drivers
L_0x105048518 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24a90_0 .net/2u *"_s12", 1 0, L_0x105048518;  1 drivers
v0x7fe552f24b80_0 .net *"_s14", 0 0, L_0x7fe552f31210;  1 drivers
L_0x105048560 .functor BUFT 1, C4<100010>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24c20_0 .net/2u *"_s16", 5 0, L_0x105048560;  1 drivers
v0x7fe552f24cd0_0 .net *"_s18", 0 0, L_0x7fe552f31330;  1 drivers
v0x7fe552f24d70_0 .net *"_s2", 0 0, L_0x7fe552f30ee0;  1 drivers
v0x7fe552f24e80_0 .net *"_s20", 0 0, L_0x7fe552f31450;  1 drivers
L_0x1050485a8 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24f10_0 .net/2u *"_s22", 2 0, L_0x1050485a8;  1 drivers
L_0x1050485f0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fe552f24fc0_0 .net/2u *"_s24", 1 0, L_0x1050485f0;  1 drivers
v0x7fe552f25070_0 .net *"_s26", 0 0, L_0x7fe552f31540;  1 drivers
L_0x105048638 .functor BUFT 1, C4<100100>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25110_0 .net/2u *"_s28", 5 0, L_0x105048638;  1 drivers
v0x7fe552f251c0_0 .net *"_s30", 0 0, L_0x7fe552f31620;  1 drivers
v0x7fe552f25260_0 .net *"_s32", 0 0, L_0x7fe552f31700;  1 drivers
L_0x105048680 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25300_0 .net/2u *"_s34", 2 0, L_0x105048680;  1 drivers
L_0x1050486c8 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25490_0 .net/2u *"_s36", 1 0, L_0x1050486c8;  1 drivers
v0x7fe552f25520_0 .net *"_s38", 0 0, L_0x7fe552f317f0;  1 drivers
L_0x105048488 .functor BUFT 1, C4<100000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f255c0_0 .net/2u *"_s4", 5 0, L_0x105048488;  1 drivers
L_0x105048710 .functor BUFT 1, C4<100101>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25670_0 .net/2u *"_s40", 5 0, L_0x105048710;  1 drivers
v0x7fe552f25720_0 .net *"_s42", 0 0, L_0x7fe552f31930;  1 drivers
v0x7fe552f257c0_0 .net *"_s44", 0 0, L_0x7fe552f31a50;  1 drivers
L_0x105048758 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25860_0 .net/2u *"_s46", 2 0, L_0x105048758;  1 drivers
L_0x1050487a0 .functor BUFT 1, C4<11>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25910_0 .net/2u *"_s48", 1 0, L_0x1050487a0;  1 drivers
v0x7fe552f259c0_0 .net *"_s50", 0 0, L_0x7fe552f31b60;  1 drivers
L_0x1050487e8 .functor BUFT 1, C4<011000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25a60_0 .net/2u *"_s52", 5 0, L_0x1050487e8;  1 drivers
v0x7fe552f25b10_0 .net *"_s54", 0 0, L_0x7fe552f31cb0;  1 drivers
v0x7fe552f25bb0_0 .net *"_s56", 0 0, L_0x7fe552f31d90;  1 drivers
L_0x105048830 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25c50_0 .net/2u *"_s58", 2 0, L_0x105048830;  1 drivers
v0x7fe552f25d00_0 .net *"_s6", 0 0, L_0x7fe552f310c0;  1 drivers
L_0x105048878 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe552f25da0_0 .net/2u *"_s60", 1 0, L_0x105048878;  1 drivers
v0x7fe552f25e50_0 .net *"_s62", 0 0, L_0x7fe552f31eb0;  1 drivers
L_0x1050488c0 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v0x7fe552f253a0_0 .net/2u *"_s64", 2 0, L_0x1050488c0;  1 drivers
L_0x105048908 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x7fe552f260e0_0 .net/2u *"_s66", 1 0, L_0x105048908;  1 drivers
v0x7fe552f26170_0 .net *"_s68", 0 0, L_0x7fe552f30fc0;  1 drivers
L_0x105048950 .functor BUFT 1, C4<110>, C4<0>, C4<0>, C4<0>;
v0x7fe552f26200_0 .net/2u *"_s70", 2 0, L_0x105048950;  1 drivers
L_0x105048998 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v0x7fe552f262a0_0 .net/2u *"_s72", 1 0, L_0x105048998;  1 drivers
v0x7fe552f26350_0 .net *"_s74", 0 0, L_0x7fe552f32290;  1 drivers
L_0x1050489e0 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v0x7fe552f263f0_0 .net/2u *"_s76", 2 0, L_0x1050489e0;  1 drivers
L_0x105048a28 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x7fe552f264a0_0 .net/2u *"_s78", 2 0, L_0x105048a28;  1 drivers
v0x7fe552f26550_0 .net *"_s8", 0 0, L_0x7fe552f31160;  1 drivers
v0x7fe552f265f0_0 .net *"_s80", 2 0, L_0x7fe552f323e0;  1 drivers
v0x7fe552f266a0_0 .net *"_s82", 2 0, L_0x7fe552f32500;  1 drivers
v0x7fe552f26750_0 .net *"_s84", 2 0, L_0x7fe552f32660;  1 drivers
v0x7fe552f26800_0 .net *"_s86", 2 0, L_0x7fe552f327c0;  1 drivers
v0x7fe552f268b0_0 .net *"_s88", 2 0, L_0x7fe552f32930;  1 drivers
v0x7fe552f26960_0 .net *"_s90", 2 0, L_0x7fe552f32a90;  1 drivers
v0x7fe552f26a10_0 .net *"_s92", 2 0, L_0x7fe552f32bd0;  1 drivers
v0x7fe552f26ac0_0 .net "funct_i", 5 0, L_0x7fe552f32ec0;  1 drivers
L_0x7fe552f30ee0 .cmp/eq 2, L_0x7fe552f2f370, L_0x105048440;
L_0x7fe552f310c0 .cmp/eq 6, L_0x7fe552f32ec0, L_0x105048488;
L_0x7fe552f31210 .cmp/eq 2, L_0x7fe552f2f370, L_0x105048518;
L_0x7fe552f31330 .cmp/eq 6, L_0x7fe552f32ec0, L_0x105048560;
L_0x7fe552f31540 .cmp/eq 2, L_0x7fe552f2f370, L_0x1050485f0;
L_0x7fe552f31620 .cmp/eq 6, L_0x7fe552f32ec0, L_0x105048638;
L_0x7fe552f317f0 .cmp/eq 2, L_0x7fe552f2f370, L_0x1050486c8;
L_0x7fe552f31930 .cmp/eq 6, L_0x7fe552f32ec0, L_0x105048710;
L_0x7fe552f31b60 .cmp/eq 2, L_0x7fe552f2f370, L_0x1050487a0;
L_0x7fe552f31cb0 .cmp/eq 6, L_0x7fe552f32ec0, L_0x1050487e8;
L_0x7fe552f31eb0 .cmp/eq 2, L_0x7fe552f2f370, L_0x105048878;
L_0x7fe552f30fc0 .cmp/eq 2, L_0x7fe552f2f370, L_0x105048908;
L_0x7fe552f32290 .cmp/eq 2, L_0x7fe552f2f370, L_0x105048998;
L_0x7fe552f323e0 .functor MUXZ 3, L_0x105048a28, L_0x1050489e0, L_0x7fe552f32290, C4<>;
L_0x7fe552f32500 .functor MUXZ 3, L_0x7fe552f323e0, L_0x105048950, L_0x7fe552f30fc0, C4<>;
L_0x7fe552f32660 .functor MUXZ 3, L_0x7fe552f32500, L_0x1050488c0, L_0x7fe552f31eb0, C4<>;
L_0x7fe552f327c0 .functor MUXZ 3, L_0x7fe552f32660, L_0x105048830, L_0x7fe552f31d90, C4<>;
L_0x7fe552f32930 .functor MUXZ 3, L_0x7fe552f327c0, L_0x105048758, L_0x7fe552f31a50, C4<>;
L_0x7fe552f32a90 .functor MUXZ 3, L_0x7fe552f32930, L_0x105048680, L_0x7fe552f31700, C4<>;
L_0x7fe552f32bd0 .functor MUXZ 3, L_0x7fe552f32a90, L_0x1050485a8, L_0x7fe552f31450, C4<>;
L_0x7fe552f32d30 .functor MUXZ 3, L_0x7fe552f32bd0, L_0x1050484d0, L_0x7fe552f31160, C4<>;
S_0x7fe552f26bc0 .scope module, "Add_PC" "Adder" 3 65, 6 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fe552f26d70_0 .net "data1_in", 31 0, v0x7fe552f2af80_0;  alias, 1 drivers
L_0x105048098 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x7fe552f26e10_0 .net "data2_in", 31 0, L_0x105048098;  1 drivers
v0x7fe552f26ec0_0 .net "data_o", 31 0, L_0x7fe552f2e340;  1 drivers
L_0x7fe552f2e340 .arith/sum 32, v0x7fe552f2af80_0, L_0x105048098;
S_0x7fe552f26fd0 .scope module, "Add_address" "Adder" 3 59, 6 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_in"
    .port_info 1 /INPUT 32 "data2_in"
    .port_info 2 /OUTPUT 32 "data_o"
v0x7fe552f271d0_0 .net "data1_in", 31 0, L_0x7fe552f2e340;  alias, 1 drivers
v0x7fe552f272a0_0 .net "data2_in", 31 0, v0x7fe552f2c730_0;  1 drivers
v0x7fe552f27340_0 .net "data_o", 31 0, L_0x7fe552f2e1c0;  1 drivers
L_0x7fe552f2e1c0 .arith/sum 32, L_0x7fe552f2e340, v0x7fe552f2c730_0;
S_0x7fe552f27450 .scope module, "Control" "Control" 3 103, 7 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 6 "Op_i"
    .port_info 1 /OUTPUT 2 "ALUOp_o"
    .port_info 2 /OUTPUT 10 "ctrl_signal"
v0x7fe552f276c0_0 .net "ALUOp_o", 1 0, L_0x7fe552f2f370;  alias, 1 drivers
v0x7fe552f27790_0 .net "Op_i", 5 0, L_0x7fe552f2f490;  1 drivers
v0x7fe552f27830_0 .var "ctrl_signal", 9 0;
E_0x7fe552f27690 .event edge, v0x7fe552f27790_0;
L_0x7fe552f2f370 .part v0x7fe552f27830_0, 8, 2;
S_0x7fe552f27940 .scope module, "DataMemory" "DataMemory" 3 40, 8 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 32 "addr_i"
    .port_info 2 /INPUT 32 "Writedata_i"
    .port_info 3 /INPUT 1 "MemRead_i"
    .port_info 4 /INPUT 1 "MemWrite_i"
    .port_info 5 /OUTPUT 32 "Readdata_o"
v0x7fe552f27c40_0 .net "MemRead_i", 0 0, v0x7fe552f2cfb0_0;  1 drivers
v0x7fe552f27cf0_0 .net "MemWrite_i", 0 0, v0x7fe552f2d060_0;  1 drivers
v0x7fe552f27d90_0 .var "Readdata_o", 31 0;
v0x7fe552f27e30_0 .net "Writedata_i", 31 0, L_0x7fe552f2f0d0;  1 drivers
v0x7fe552f27ee0_0 .net "addr_i", 31 0, L_0x7fe552f30d10;  alias, 1 drivers
v0x7fe552f27fc0_0 .net "clk_i", 0 0, v0x7fe552f2d760_0;  alias, 1 drivers
v0x7fe552f28050 .array "memory", 31 0, 7 0;
E_0x7fe552f27bb0 .event edge, v0x7fe552f27c40_0;
E_0x7fe552f27c00 .event posedge, v0x7fe552f27fc0_0;
S_0x7fe552f28180 .scope module, "Instruction_Memory" "Instruction_Memory" 3 79, 9 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "addr_i"
    .port_info 1 /OUTPUT 32 "instr_o"
L_0x7fe552f2e720 .functor BUFZ 32, L_0x7fe552f2e460, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe552f28340_0 .net *"_s0", 31 0, L_0x7fe552f2e460;  1 drivers
v0x7fe552f28400_0 .net *"_s2", 31 0, L_0x7fe552f2e5a0;  1 drivers
v0x7fe552f284b0_0 .net *"_s4", 29 0, L_0x7fe552f2e500;  1 drivers
L_0x1050480e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe552f28570_0 .net *"_s6", 1 0, L_0x1050480e0;  1 drivers
v0x7fe552f28620_0 .net "addr_i", 31 0, v0x7fe552f2af80_0;  alias, 1 drivers
v0x7fe552f28700_0 .net "instr_o", 31 0, L_0x7fe552f2e720;  alias, 1 drivers
v0x7fe552f287a0 .array "memory", 255 0, 31 0;
L_0x7fe552f2e460 .array/port v0x7fe552f287a0, L_0x7fe552f2e5a0;
L_0x7fe552f2e500 .part v0x7fe552f2af80_0, 2, 30;
L_0x7fe552f2e5a0 .concat [ 30 2 0 0], L_0x7fe552f2e500, L_0x1050480e0;
S_0x7fe552f28870 .scope module, "MUX32" "MUX32" 3 114, 10 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x105048200 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe552f2eb00 .functor XNOR 1, v0x7fe552f2cda0_0, L_0x105048200, C4<0>, C4<0>;
v0x7fe552f28aa0_0 .net/2u *"_s0", 0 0, L_0x105048200;  1 drivers
v0x7fe552f28b50_0 .net *"_s2", 0 0, L_0x7fe552f2eb00;  1 drivers
v0x7fe552f28bf0_0 .net "data1_i", 31 0, L_0x7fe552f2f0d0;  alias, 1 drivers
v0x7fe552f28cc0_0 .net "data2_i", 31 0, L_0x7fe552f2f880;  1 drivers
v0x7fe552f28d60_0 .net "data_o", 31 0, L_0x7fe552f2fca0;  alias, 1 drivers
v0x7fe552f28e40_0 .net "select_i", 0 0, v0x7fe552f2cda0_0;  1 drivers
L_0x7fe552f2fca0 .functor MUXZ 32, L_0x7fe552f2f880, L_0x7fe552f2f0d0, L_0x7fe552f2eb00, C4<>;
S_0x7fe552f28f30 .scope module, "MUX5" "MUX5" 3 85, 11 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 5 "data1_i"
    .port_info 1 /INPUT 5 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 5 "data_o"
L_0x105048128 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x7fe552f2e810 .functor XNOR 1, v0x7fe552f2d1e0_0, L_0x105048128, C4<0>, C4<0>;
v0x7fe552f291c0_0 .net/2u *"_s0", 0 0, L_0x105048128;  1 drivers
v0x7fe552f29280_0 .net *"_s2", 0 0, L_0x7fe552f2e810;  1 drivers
v0x7fe552f29320_0 .net "data1_i", 4 0, L_0x7fe552f2ea20;  1 drivers
v0x7fe552f293b0_0 .net "data2_i", 4 0, L_0x7fe552f2eb80;  1 drivers
v0x7fe552f29450_0 .net "data_o", 4 0, L_0x7fe552f2e900;  1 drivers
v0x7fe552f29540_0 .net "select_i", 0 0, v0x7fe552f2d1e0_0;  1 drivers
L_0x7fe552f2e900 .functor MUXZ 5, L_0x7fe552f2eb80, L_0x7fe552f2ea20, L_0x7fe552f2e810, C4<>;
S_0x7fe552f29620 .scope module, "MUX_Add" "MUX_Add" 3 17, 12 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /INPUT 1 "Zero_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fe552f298c0_0 .net "Zero_i", 0 0, L_0x1050483f8;  alias, 1 drivers
v0x7fe552f29980_0 .net "data1_i", 31 0, L_0x7fe552f2e340;  alias, 1 drivers
v0x7fe552f29a50_0 .net "data2_i", 31 0, L_0x7fe552f2e1c0;  alias, 1 drivers
v0x7fe552f29b00_0 .var "data_o", 31 0;
v0x7fe552f29ba0_0 .var "select", 0 0;
v0x7fe552f29c80_0 .net "select_i", 0 0, v0x7fe552f2ce30_0;  1 drivers
E_0x7fe552f29880 .event edge, v0x7fe552f23430_0, v0x7fe552f29c80_0, v0x7fe552f27340_0, v0x7fe552f26ec0_0;
S_0x7fe552f29da0 .scope module, "MUX_Jump" "MUX_Jump" 3 25, 13 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 28 "data1_28_i"
    .port_info 1 /INPUT 32 "data1_32_i"
    .port_info 2 /INPUT 32 "data2_i"
    .port_info 3 /INPUT 1 "select_i"
    .port_info 4 /OUTPUT 32 "data_o"
v0x7fe552f2a020_0 .var "data1", 31 0;
v0x7fe552f2a0d0_0 .net "data1_28_i", 27 0, L_0x7fe552f2df80;  1 drivers
v0x7fe552f2a180_0 .net "data1_32_i", 31 0, L_0x7fe552f2e340;  alias, 1 drivers
v0x7fe552f2a230_0 .net "data2_i", 31 0, v0x7fe552f29b00_0;  1 drivers
v0x7fe552f2a2f0_0 .var "data_o", 31 0;
v0x7fe552f2a3d0_0 .net "select_i", 0 0, v0x7fe552f2cee0_0;  1 drivers
E_0x7fe552f29fd0 .event edge, v0x7fe552f2a3d0_0, v0x7fe552f29b00_0, v0x7fe552f26ec0_0, v0x7fe552f2a0d0_0;
S_0x7fe552f2a4f0 .scope module, "MUX_Write" "MUX_Write" 3 33, 14 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data1_i"
    .port_info 1 /INPUT 32 "data2_i"
    .port_info 2 /INPUT 1 "select_i"
    .port_info 3 /OUTPUT 32 "data_o"
L_0x105048008 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x7fe552f2dcf0 .functor XNOR 1, v0x7fe552f2d130_0, L_0x105048008, C4<0>, C4<0>;
v0x7fe552f2a700_0 .net/2u *"_s0", 0 0, L_0x105048008;  1 drivers
v0x7fe552f2a7c0_0 .net *"_s2", 0 0, L_0x7fe552f2dcf0;  1 drivers
v0x7fe552f2a860_0 .net "data1_i", 31 0, v0x7fe552f27d90_0;  1 drivers
v0x7fe552f2a910_0 .net "data2_i", 31 0, L_0x7fe552f30d10;  alias, 1 drivers
v0x7fe552f2a9e0_0 .net "data_o", 31 0, L_0x7fe552f2de20;  1 drivers
v0x7fe552f2aab0_0 .net "select_i", 0 0, v0x7fe552f2d130_0;  1 drivers
L_0x7fe552f2de20 .functor MUXZ 32, L_0x7fe552f30d10, v0x7fe552f27d90_0, L_0x7fe552f2dcf0, C4<>;
S_0x7fe552f2ab80 .scope module, "PC" "PC" 3 71, 15 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 1 "rst_i"
    .port_info 2 /INPUT 1 "start_i"
    .port_info 3 /INPUT 32 "pc_i"
    .port_info 4 /OUTPUT 32 "pc_o"
v0x7fe552f2ae30_0 .net "clk_i", 0 0, v0x7fe552f2d760_0;  alias, 1 drivers
v0x7fe552f2aed0_0 .net "pc_i", 31 0, v0x7fe552f2a2f0_0;  1 drivers
v0x7fe552f2af80_0 .var "pc_o", 31 0;
v0x7fe552f2b070_0 .net "rst_i", 0 0, v0x7fe552f2d870_0;  alias, 1 drivers
v0x7fe552f2b100_0 .net "start_i", 0 0, v0x7fe552f2d900_0;  alias, 1 drivers
E_0x7fe552f2ade0/0 .event negedge, v0x7fe552f2b070_0;
E_0x7fe552f2ade0/1 .event posedge, v0x7fe552f27fc0_0;
E_0x7fe552f2ade0 .event/or E_0x7fe552f2ade0/0, E_0x7fe552f2ade0/1;
S_0x7fe552f2b240 .scope module, "Registers" "Registers" 3 92, 16 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk_i"
    .port_info 1 /INPUT 5 "RSaddr_i"
    .port_info 2 /INPUT 5 "RTaddr_i"
    .port_info 3 /INPUT 5 "RDaddr_i"
    .port_info 4 /INPUT 32 "RDdata_i"
    .port_info 5 /INPUT 1 "RegWrite_i"
    .port_info 6 /OUTPUT 32 "RSdata_o"
    .port_info 7 /OUTPUT 32 "RTdata_o"
L_0x7fe552f2ede0 .functor BUFZ 32, L_0x7fe552f2ec20, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x7fe552f2f0d0 .functor BUFZ 32, L_0x7fe552f2eed0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v0x7fe552f2b4f0_0 .net "RDaddr_i", 4 0, L_0x7fe552f2e900;  alias, 1 drivers
v0x7fe552f2b5a0_0 .net "RDdata_i", 31 0, L_0x7fe552f2de20;  alias, 1 drivers
v0x7fe552f2b630_0 .net "RSaddr_i", 4 0, L_0x7fe552f2f180;  1 drivers
v0x7fe552f2b6e0_0 .net "RSdata_o", 31 0, L_0x7fe552f2ede0;  alias, 1 drivers
v0x7fe552f2b790_0 .net "RTaddr_i", 4 0, L_0x7fe552f2f260;  1 drivers
v0x7fe552f2b870_0 .net "RTdata_o", 31 0, L_0x7fe552f2f0d0;  alias, 1 drivers
v0x7fe552f2b950_0 .net "RegWrite_i", 0 0, v0x7fe552f2d270_0;  1 drivers
v0x7fe552f2b9e0_0 .net *"_s0", 31 0, L_0x7fe552f2ec20;  1 drivers
v0x7fe552f2ba80_0 .net *"_s10", 6 0, L_0x7fe552f2ef70;  1 drivers
L_0x1050481b8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe552f2bb90_0 .net *"_s13", 1 0, L_0x1050481b8;  1 drivers
v0x7fe552f2bc40_0 .net *"_s2", 6 0, L_0x7fe552f2ecc0;  1 drivers
L_0x105048170 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe552f2bcf0_0 .net *"_s5", 1 0, L_0x105048170;  1 drivers
v0x7fe552f2bda0_0 .net *"_s8", 31 0, L_0x7fe552f2eed0;  1 drivers
v0x7fe552f2be50_0 .net "clk_i", 0 0, v0x7fe552f2d760_0;  alias, 1 drivers
v0x7fe552f2bee0 .array "register", 31 0, 31 0;
L_0x7fe552f2ec20 .array/port v0x7fe552f2bee0, L_0x7fe552f2ecc0;
L_0x7fe552f2ecc0 .concat [ 5 2 0 0], L_0x7fe552f2f180, L_0x105048170;
L_0x7fe552f2eed0 .array/port v0x7fe552f2bee0, L_0x7fe552f2ef70;
L_0x7fe552f2ef70 .concat [ 5 2 0 0], L_0x7fe552f2f260, L_0x1050481b8;
S_0x7fe552f2c040 .scope module, "ShiftLeft26" "ShiftLeft26" 3 49, 17 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 26 "data_i"
    .port_info 1 /OUTPUT 28 "data_o"
L_0x105048050 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x7fe552f2c220_0 .net/2u *"_s0", 1 0, L_0x105048050;  1 drivers
v0x7fe552f2c2d0_0 .net "data_i", 25 0, L_0x7fe552f2e0a0;  1 drivers
v0x7fe552f2c370_0 .net "data_o", 27 0, L_0x7fe552f2df80;  alias, 1 drivers
L_0x7fe552f2df80 .concat [ 2 26 0 0], L_0x105048050, L_0x7fe552f2e0a0;
S_0x7fe552f2c430 .scope module, "ShiftLeft32" "ShiftLeft32" 3 54, 18 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fe552f2c660_0 .net "data_i", 31 0, L_0x7fe552f2f880;  alias, 1 drivers
v0x7fe552f2c730_0 .var "data_o", 31 0;
E_0x7fe552f2c610 .event edge, v0x7fe552f28cc0_0;
S_0x7fe552f2c800 .scope module, "Sign_Extend" "Sign_Extend" 3 109, 19 1 0, S_0x7fe552f130e0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data_i"
    .port_info 1 /OUTPUT 32 "data_o"
v0x7fe552f2cae0_0 .net *"_s1", 0 0, L_0x7fe552f2f630;  1 drivers
v0x7fe552f2cba0_0 .net *"_s2", 15 0, L_0x7fe552f2f6d0;  1 drivers
v0x7fe552f2cc40_0 .net "data_i", 15 0, L_0x7fe552f2fb80;  1 drivers
v0x7fe552f2ccd0_0 .net "data_o", 31 0, L_0x7fe552f2f880;  alias, 1 drivers
L_0x7fe552f2f630 .part L_0x7fe552f2fb80, 15, 1;
LS_0x7fe552f2f6d0_0_0 .concat [ 1 1 1 1], L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630;
LS_0x7fe552f2f6d0_0_4 .concat [ 1 1 1 1], L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630;
LS_0x7fe552f2f6d0_0_8 .concat [ 1 1 1 1], L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630;
LS_0x7fe552f2f6d0_0_12 .concat [ 1 1 1 1], L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630, L_0x7fe552f2f630;
L_0x7fe552f2f6d0 .concat [ 4 4 4 4], LS_0x7fe552f2f6d0_0_0, LS_0x7fe552f2f6d0_0_4, LS_0x7fe552f2f6d0_0_8, LS_0x7fe552f2f6d0_0_12;
L_0x7fe552f2f880 .concat [ 16 16 0 0], L_0x7fe552f2fb80, L_0x7fe552f2f6d0;
    .scope S_0x7fe552f29620;
T_0 ;
    %wait E_0x7fe552f29880;
    %load/vec4 v0x7fe552f29c80_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v0x7fe552f298c0_0;
    %pad/u 32;
    %pushi/vec4 1, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0 T_0.0, 8;
    %pushi/vec4 1, 0, 2;
    %jmp/1 T_0.1, 8;
T_0.0 ; End of true expr.
    %pushi/vec4 0, 0, 2;
    %jmp/0 T_0.1, 8;
 ; End of false expr.
    %blend;
T_0.1;
    %pad/s 1;
    %store/vec4 v0x7fe552f29ba0_0, 0, 1;
    %load/vec4 v0x7fe552f29ba0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %jmp T_0.4;
T_0.2 ;
    %load/vec4 v0x7fe552f29a50_0;
    %store/vec4 v0x7fe552f29b00_0, 0, 32;
    %jmp T_0.4;
T_0.3 ;
    %load/vec4 v0x7fe552f29980_0;
    %store/vec4 v0x7fe552f29b00_0, 0, 32;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x7fe552f29da0;
T_1 ;
    %wait E_0x7fe552f29fd0;
    %load/vec4 v0x7fe552f2a180_0;
    %pushi/vec4 4026531840, 0, 32;
    %and;
    %load/vec4 v0x7fe552f2a0d0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x7fe552f2a020_0, 0, 32;
    %load/vec4 v0x7fe552f2a3d0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %jmp T_1.2;
T_1.0 ;
    %load/vec4 v0x7fe552f2a020_0;
    %store/vec4 v0x7fe552f2a2f0_0, 0, 32;
    %jmp T_1.2;
T_1.1 ;
    %load/vec4 v0x7fe552f2a230_0;
    %store/vec4 v0x7fe552f2a2f0_0, 0, 32;
    %jmp T_1.2;
T_1.2 ;
    %pop/vec4 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x7fe552f27940;
T_2 ;
    %wait E_0x7fe552f27c00;
    %load/vec4 v0x7fe552f27cf0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %load/vec4 v0x7fe552f27e30_0;
    %parti/s 8, 0, 2;
    %ix/getv 4, v0x7fe552f27ee0_0;
    %store/vec4a v0x7fe552f28050, 4, 0;
    %load/vec4 v0x7fe552f27e30_0;
    %parti/s 8, 8, 5;
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe552f28050, 4, 0;
    %load/vec4 v0x7fe552f27e30_0;
    %parti/s 8, 16, 6;
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe552f28050, 4, 0;
    %load/vec4 v0x7fe552f27e30_0;
    %parti/s 8, 24, 6;
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %store/vec4a v0x7fe552f28050, 4, 0;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fe552f27940;
T_3 ;
    %wait E_0x7fe552f27bb0;
    %load/vec4 v0x7fe552f27c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 3, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe552f28050, 4;
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 2, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x7fe552f27ee0_0;
    %pad/u 33;
    %addi 1, 0, 33;
    %ix/vec4 4;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/getv 4, v0x7fe552f27ee0_0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x7fe552f27d90_0, 0, 32;
T_3.0 ;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_0x7fe552f2c430;
T_4 ;
    %wait E_0x7fe552f2c610;
    %load/vec4 v0x7fe552f2c730_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x7fe552f2c730_0, 0, 32;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x7fe552f2ab80;
T_5 ;
    %wait E_0x7fe552f2ade0;
    %load/vec4 v0x7fe552f2b070_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x7fe552f2af80_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v0x7fe552f2b100_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v0x7fe552f2aed0_0;
    %assign/vec4 v0x7fe552f2af80_0, 0;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x7fe552f2af80_0;
    %assign/vec4 v0x7fe552f2af80_0, 0;
T_5.3 ;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fe552f2b240;
T_6 ;
    %wait E_0x7fe552f27c00;
    %load/vec4 v0x7fe552f2b950_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v0x7fe552f2b5a0_0;
    %load/vec4 v0x7fe552f2b4f0_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x7fe552f2bee0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x7fe552f27450;
T_7 ;
    %wait E_0x7fe552f27690;
    %load/vec4 v0x7fe552f27790_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 6;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 6;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 35, 0, 6;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 43, 0, 6;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 6;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 6;
    %cmp/u;
    %jmp/1 T_7.5, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 6;
    %cmp/u;
    %jmp/1 T_7.6, 6;
    %pushi/vec4 0, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.0 ;
    %pushi/vec4 912, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.1 ;
    %pushi/vec4 80, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.2 ;
    %pushi/vec4 116, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.3 ;
    %pushi/vec4 72, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.4 ;
    %pushi/vec4 258, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.5 ;
    %pushi/vec4 592, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.6 ;
    %pushi/vec4 1, 0, 10;
    %assign/vec4 v0x7fe552f27830_0, 0;
    %jmp T_7.8;
T_7.8 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0x7fe552f130e0;
T_8 ;
    %wait E_0x7fe552f057f0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 7, 4;
    %assign/vec4 v0x7fe552f2d1e0_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 6, 4;
    %assign/vec4 v0x7fe552f2cda0_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 5, 4;
    %assign/vec4 v0x7fe552f2d130_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 4, 4;
    %assign/vec4 v0x7fe552f2d270_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 3, 3;
    %assign/vec4 v0x7fe552f2d060_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 2, 3;
    %assign/vec4 v0x7fe552f2cfb0_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 1, 2;
    %assign/vec4 v0x7fe552f2ce30_0, 0;
    %load/vec4 v0x7fe552f2d430_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v0x7fe552f2cee0_0, 0;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x7fe552f12f80;
T_9 ;
    %delay 25, 0;
    %load/vec4 v0x7fe552f2d760_0;
    %inv;
    %store/vec4 v0x7fe552f2d760_0, 0, 1;
    %jmp T_9;
    .thread T_9;
    .scope S_0x7fe552f12f80;
T_10 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2d9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2dc50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2da60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
T_10.0 ;
    %load/vec4 v0x7fe552f2db30_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_10.1, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe552f2db30_0;
    %store/vec4a v0x7fe552f287a0, 4, 0;
    %load/vec4 v0x7fe552f2db30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
    %jmp T_10.0;
T_10.1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
T_10.2 ;
    %load/vec4 v0x7fe552f2db30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.3, 5;
    %pushi/vec4 0, 0, 8;
    %ix/getv/s 4, v0x7fe552f2db30_0;
    %store/vec4a v0x7fe552f28050, 4, 0;
    %load/vec4 v0x7fe552f2db30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
    %jmp T_10.2;
T_10.3 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
T_10.4 ;
    %load/vec4 v0x7fe552f2db30_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_10.5, 5;
    %pushi/vec4 0, 0, 32;
    %ix/getv/s 4, v0x7fe552f2db30_0;
    %store/vec4a v0x7fe552f2bee0, 4, 0;
    %load/vec4 v0x7fe552f2db30_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe552f2db30_0, 0, 32;
    %jmp T_10.4;
T_10.5 ;
    %vpi_call 2 40 "$readmemb", "instruction.txt", v0x7fe552f287a0 {0 0 0};
    %vpi_func 2 43 "$fopen" 32, "output.txt" {0 0 0};
    %pushi/vec4 1, 0, 32;
    %or;
    %store/vec4 v0x7fe552f2dbc0_0, 0, 32;
    %pushi/vec4 5, 0, 8;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0x7fe552f28050, 4, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe552f2d760_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe552f2d870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x7fe552f2d900_0, 0, 1;
    %delay 12, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe552f2d870_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x7fe552f2d900_0, 0, 1;
    %end;
    .thread T_10;
    .scope S_0x7fe552f12f80;
T_11 ;
    %wait E_0x7fe552f27c00;
    %load/vec4 v0x7fe552f2d9d0_0;
    %cmpi/e 18, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %vpi_call 2 62 "$stop" {0 0 0};
T_11.0 ;
    %vpi_call 2 65 "$fdisplay", v0x7fe552f2dbc0_0, "cycle = %d, Start = %d, Stall = %d, Flush = %d\012PC = %d", v0x7fe552f2d9d0_0, v0x7fe552f2d900_0, v0x7fe552f2dc50_0, v0x7fe552f2da60_0, v0x7fe552f2af80_0 {0 0 0};
    %vpi_call 2 68 "$fdisplay", v0x7fe552f2dbc0_0, "Registers" {0 0 0};
    %vpi_call 2 69 "$fdisplay", v0x7fe552f2dbc0_0, "R0(r0) = %d, R8 (t0) = %d, R16(s0) = %d, R24(t8) = %d", &A<v0x7fe552f2bee0, 0>, &A<v0x7fe552f2bee0, 8>, &A<v0x7fe552f2bee0, 16>, &A<v0x7fe552f2bee0, 24> {0 0 0};
    %vpi_call 2 70 "$fdisplay", v0x7fe552f2dbc0_0, "R1(at) = %d, R9 (t1) = %d, R17(s1) = %d, R25(t9) = %d", &A<v0x7fe552f2bee0, 1>, &A<v0x7fe552f2bee0, 9>, &A<v0x7fe552f2bee0, 17>, &A<v0x7fe552f2bee0, 25> {0 0 0};
    %vpi_call 2 71 "$fdisplay", v0x7fe552f2dbc0_0, "R2(v0) = %d, R10(t2) = %d, R18(s2) = %d, R26(k0) = %d", &A<v0x7fe552f2bee0, 2>, &A<v0x7fe552f2bee0, 10>, &A<v0x7fe552f2bee0, 18>, &A<v0x7fe552f2bee0, 26> {0 0 0};
    %vpi_call 2 72 "$fdisplay", v0x7fe552f2dbc0_0, "R3(v1) = %d, R11(t3) = %d, R19(s3) = %d, R27(k1) = %d", &A<v0x7fe552f2bee0, 3>, &A<v0x7fe552f2bee0, 11>, &A<v0x7fe552f2bee0, 19>, &A<v0x7fe552f2bee0, 27> {0 0 0};
    %vpi_call 2 73 "$fdisplay", v0x7fe552f2dbc0_0, "R4(a0) = %d, R12(t4) = %d, R20(s4) = %d, R28(gp) = %d", &A<v0x7fe552f2bee0, 4>, &A<v0x7fe552f2bee0, 12>, &A<v0x7fe552f2bee0, 20>, &A<v0x7fe552f2bee0, 28> {0 0 0};
    %vpi_call 2 74 "$fdisplay", v0x7fe552f2dbc0_0, "R5(a1) = %d, R13(t5) = %d, R21(s5) = %d, R29(sp) = %d", &A<v0x7fe552f2bee0, 5>, &A<v0x7fe552f2bee0, 13>, &A<v0x7fe552f2bee0, 21>, &A<v0x7fe552f2bee0, 29> {0 0 0};
    %vpi_call 2 75 "$fdisplay", v0x7fe552f2dbc0_0, "R6(a2) = %d, R14(t6) = %d, R22(s6) = %d, R30(s8) = %d", &A<v0x7fe552f2bee0, 6>, &A<v0x7fe552f2bee0, 14>, &A<v0x7fe552f2bee0, 22>, &A<v0x7fe552f2bee0, 30> {0 0 0};
    %vpi_call 2 76 "$fdisplay", v0x7fe552f2dbc0_0, "R7(a3) = %d, R15(t7) = %d, R23(s7) = %d, R31(ra) = %d", &A<v0x7fe552f2bee0, 7>, &A<v0x7fe552f2bee0, 15>, &A<v0x7fe552f2bee0, 23>, &A<v0x7fe552f2bee0, 31> {0 0 0};
    %ix/load 4, 3, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 79 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x00 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 7, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 6, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 5, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 80 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x04 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 11, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 10, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 9, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 81 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x08 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 15, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 14, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 13, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 12, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 82 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x0c = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 19, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 18, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 17, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 83 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x10 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 23, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 22, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 84 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x14 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 27, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 26, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 25, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 24, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 85 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x18 = %d", S<0,vec4,u32> {1 0 0};
    %ix/load 4, 31, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %ix/load 4, 30, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 29, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %ix/load 4, 28, 0;
    %flag_set/imm 4, 0;
    %load/vec4a v0x7fe552f28050, 4;
    %concat/vec4; draw_concat_vec4
    %vpi_call 2 86 "$fdisplay", v0x7fe552f2dbc0_0, "Data Memory: 0x1c = %d", S<0,vec4,u32> {1 0 0};
    %vpi_call 2 88 "$fdisplay", v0x7fe552f2dbc0_0, "\012" {0 0 0};
    %load/vec4 v0x7fe552f2d9d0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x7fe552f2d9d0_0, 0, 32;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "CPU.v";
    "ALU.v";
    "ALU_Control.v";
    "Adder.v";
    "Control.v";
    "DataMemory.v";
    "Instruction_Memory.v";
    "MUX32.v";
    "MUX5.v";
    "MUX_Add.v";
    "MUX_Jump.v";
    "MUX_Write.v";
    "PC.v";
    "Registers.v";
    "ShiftLeft26.v";
    "ShiftLeft32.v";
    "Sign_Extend.v";
