[{'role': 'system', 'content': 'You are a technical specialist with expertise in electronics. Your task is to analyze datasheets for electronic components and provide a concise summary of the product’s key characteristics and specifications. In addition, you need to gather textual information about the component, including its description and typical applications.Instructions:    Identify the correct component in the datasheet using the provided product code.    Summarize key parameters, including:        Voltage ratings        Current ratings        Power consumption        Operating temperature range        Package type        Special features or notes (if applicable)        Moisture Sensetive Level JEDEC J-STD-020E    Provide a short description of the component, including what it is (e.g., transistor, microcontroller, sensor) and its primary function.    Explain typical applications for the component (e.g., power management, signal processing, data storage, etc.).    Be thorough and accurate: Ensure the information corresponds specifically to the product code, as some datasheets cover multiple variants.Your goal is to create a clear and accurate technical summary that includes both key specifications and a description of what the component is used for.'}, {'role': 'user', 'content': 'Give me information about the component of TSX561ILT production of ST MICROELECTRONICS from the text:  \nFebruary 2017  DocID023274  Rev 5 1/28 \nThis is information on a product in full production.  www.st.com  \n  TSX56x, TSX56xA  \n \nMicropower, wide bandwidth (900 kHz), 16 V CMOS operational \namplifiers  \nDatasheet - production data  \n \n \nFeatures  \n Low power consumption: 235 µA typ. at 5 V  \n Supply voltage: 3 V to 16 V  \n Gain bandwidth product:  900 kHz typ.  \n Low offset voltage  \n “A” version: 600 µV max.  \n Standard version: 1 mV max.  \n Low input bias current: 1 pA typ.  \n High tolerance to ESD: 4 kV  \n Wide temperature range: -40 to 125 °C  \n Automotive qualification  \n Tiny packages available: SOT23 -5,  \nDFN8 2 mm x 2 mm, MiniSO8,  \nQFN16 3 mm x 3 mm, and TSSOP14  \nBenefits  \n Power savings in power -conscious \napplications  \n Easy interfacing with high impedance \nsensors  \nRelated topics  \n See TSX63x series for reduced power \nconsumption (45 mA, 200 kHz)  \n See TSX92x series for higher gain \nbandwidth products (10 MHz)  \nApplications  \n Industrial and automotive signal conditioning  \n Active filtering  \n Medical instrumentation  \n High impedance sensors  \nDescription  \nThe TSX56x, TSX56xA series of operational \namplifiers benefit from STMicroelectronics® 16 V \nCMOS technology to offer state -of-the-art \naccuracy and performance in the smallest \nindustrial packages. The TSX56x, TSX56xA have \npinouts compatible with industrial standards and \noffer an outstand ing speed/power consumption \nratio, 900 kHz gain bandwidth product while \nconsuming only 250 µA at 16 V. Such features \nmake the TSX56x, TSX56xA ideal for sensor \ninterfaces and industrial signal conditioning. The \nwide temperature range and high ESD tolerance \nease use in harsh automotive applications.  \nTable 1: Device summary  \nVersion  Standard V IO Enhanced V IO \nSingle  TSX561  TSX561A  \nDual TSX562  TSX562A  \nQuad  TSX564  TSX564A  \n \n \nSOT23-5 (single)\nMiniSO8 (dual)\nTSSOP14 (quad)DFN8 2x2 (dual)\nQFN16 3x3 (quad)\nContents  TSX56x, TSX56xA  \n \n2/28 DocID023274  Rev 5  \n \n \nContents  \n1 Pinout information  ................................ ................................ ...........  3 \n2 Absolute maximum ratings and operating conditions  .................  4 \n3 Electrical characteristics  ................................ ................................  6 \n4 Electrical characteristic curves  ................................ ....................  12 \n5 Application information  ................................ ................................  16 \n5.1 Operating voltages  ................................ ................................ ..........  16 \n5.2 Rail-to-rail input  ................................ ................................ ...............  16 \n5.3 Input offset voltage drift over temperature  ................................ ....... 16 \n5.4 Long term input offset voltage drift  ................................ ..................  17 \n5.5 PCB layouts  ................................ ................................ ....................  18 \n5.6 Macromodel  ................................ ................................ ....................  18 \n6 Package information  ................................ ................................ ..... 19 \n6.1 SOT23 -5 package information  ................................ ........................  20 \n6.2 DFN8 2x2 package information  ................................ .......................  21 \n6.3 MiniSO8 package i nformation  ................................ .........................  22 \n6.4 QFN16 3x3 package information  ................................ .....................  23 \n6.5 TSSOP14 package information  ................................ .......................  25 \n7 Ordering information  ................................ ................................ ..... 26 \n8 Revision history  ................................ ................................ ............  27 \n \nTSX56x, TSX56xA  Pinout information  \n \n DocID023274  Rev 5 3/28 \n \n1 Pinout information  \nFigure 1: Pin connections for each package (top view)  \n \nSingl e\nSOT23-5(TSX 561)\nDual\nQuadDFN8 2x2(TSX562 ) MiniSO8 (TSX562 )\nQFN 163x3(TSX5 64) TSSOP14 (TSX564 )\nAbsolute max imum  ratings and operating \nconditions  TSX56x, TSX56xA  \n \n4/28 DocID023274  Rev 5  \n \n2 Absolute maximum ratings and operating conditions  \nTable 2: Absolute maximum ratings (AMR)  \nSymbol  Parameter  Value  Unit \nVCC Supply voltage (1) 18 \nV Vid Differential input voltage (2) ±VCC \nVin Input voltage (3) (VCC-) - 0.2 to (V CC+) + 0.2  \nIin Input current (4) 10 mA \nTstg Storage temperature  -65 to 150 \n°C \nTj Maximum junction temperature  150 \nRthja Thermal resistance  \njunction -to-ambient (5) (6) SOT23 -5 250 \n°C/W  DFN8 2x2  120 \nMiniSO8  190 \nQFN16 3x3  80 \nTSSOP14  100 \nRthjc Thermal resistance  \njunction -to-case  DFN8 2x2  33 \nQFN16 3x3  30 \nESD HBM: human body model (7) 4 kV \nMM: machine model for TSX561 (8) 200 \nV \nMM: machine model for TSX562 and TSX564 (8) 100 \nCDM: charged device model (9) 1.5 kV \n Latch -up immunity  200 mA \n \nNotes:  \n(1)All voltage values, except the differential voltage are with respect to the network ground terminal.  \n(2)The differential voltage is the non -inverting input terminal with respect to the inverting input terminal.  \n(3)Vcc - Vin must not exceed 18 V, Vin must not exceed 18 V  \n(4)Input current must be limited by a resistor  in series with the inputs.  \n(5)Rth are typical values.  \n(6)Short -circuits can cause excessive heating and destructive dissipation.  \n(7)Human body model: 100 pF discharged through a 1.5 kΩ resistor between two pins of the device, done for all \ncouples of pin c ombinations with other pins floating.  \n(8)Machine model: a 200 pF cap is charged to the specified voltage, then discharged directly between two pins of \nthe device with no external series resistor (internal resistor < 5 Ω), done for all couples of pin combin ations with \nother pins floating.  \n(9)Charged device model: all pins plus package are charged together to the specified voltage and then discharged \ndirectly to ground.  \n \n  \nTSX56x, TSX56xA  Absolute maximum  ratings and operating \nconditions  \n \n DocID023274  Rev 5 5/28 \n \n \nTable 3: Operating conditions  \nSymbol  Parameter  Value  Unit \nVCC Supply voltage  3 to 16  \nV \nVicm Common -mode input voltage range  (VCC-) - 0.1 to (V CC+) + 0.1  \nToper Operating free -air temperature range  -40 to 125  °C \n \nElectrical characteristics  TSX56x, TSX56xA  \n \n6/28 DocID023274  Rev 5  \n \n3 Electrical characteristics  \nTable 4: Electrical characteristics at V CC+ = 3.3 V with V CC- = 0 V, V icm = V CC/2, T amb = 25 ° C, and \nRL = 10 kΩ connected to V CC/2 (unless otherwise specified)  \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nDC performance  \nVio Offset voltage  TSX56xA, T = 25 °C  \n  600 \nμV \nTSX56xA, -40 °C < T < 125 °C  \n  1800  \nTSX56x, T = 25 °C  \n  1 \nmV \nTSX56x, -40 °C < T < 125 °C  \n  2.2 \nΔVio/ΔT Input offset voltage drift  -40 °C < T < 125 °C (1) \n 2 12 µV/°C  \nIib Input bias current,  \nVout = V CC/2 T = 25 °C \n 1 100 (2) \npA -40 °C < T < 125 °C  \n 1 200 (2) \nIio Input offset current,  \nVout = V CC/2 T = 25 °C  \n 1 100 (2) \n-40 °C < T < 125 °C  \n 1 200 (2) \nCMR1  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC - 1.5 V, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  63 80 \n \ndB -40 °C < T < 125 °C  59 \n  \nCMR2  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC + 0.1 V, V out = V CC/2, \nRL > 1 MΩ  T = 25 °C  47 66 \n \n-40 °C < T < 125 °C  45 \n  \nAvd Large signal voltage gain, \nVout = 0.5 V to (V CC - 0.5 V), \nRL > 1 MΩ  T = 25 °C  85 \n  \n-40 °C < T < 125 °C  83 \n  \nVOH High-level output voltage, \nVOH = V CC - Vout T = 25 °C  \n  70 \nmV -40 °C < T < 125 °C  \n  100 \nVOL Low-level output voltage  T = 25 °C  \n  70 \n-40 °C < T < 125 °C  \n  100 \nIout Isink, Vout = V CC T = 25 °C  4.3 5.3 \n \nmA -40 °C < T < 125 °C  2.5 \n  \nIsource, Vout = 0 V  T = 25 °C  3.3 4.3 \n \n-40 °C < T < 125 °C  2.5 \n  \nICC Supply current, per \nchannel, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  \n 220 300 \nμA \n-40 °C < T < 125 °C  \n  350 \nAC performance  \nGBP  Gain bandwidth product  \nRL = 10 kΩ, C L = 100 pF  600 800 \n kHz \nFu Unity gain frequency  \n 690 \n \nɸm Phase margin  \n 55 \n Degrees  \nGm Gain margin  \n 9 \n dB \nTSX56x, TSX56xA  Electri cal characteristics  \n \n DocID023274  Rev 5 7/28 \n \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nSR Slew rate  RL = 10 kΩ, C L = 100 pF,  \nVout = 0.5 V to V CC - 0.5 V   1 \n V/μs \nen Equivalent input noise \nvoltage density  f = 1 kHz  \n 55 \n  nV/√Hz  \nf = 10 kHz  \n 29 \n \n∫en Low-frequency peak -to-\npeak input noise  Bandwidth, f = 0.1 to 10 Hz  \n 16 \n µVpp  \nTHD+N  Total harmonic distortion + \nnoise  Follower configuration, f in = 1 kHz, \nRL = 100 kΩ, V icm = (V CC -1.5 V)/2, \nBW = 22 kHz, V out = 1 V pp  0.004  \n % \n \nNotes:  \n(1)See Section  5.3: "Input offset voltage drift over temperature"  \n(2)Guaranteed by design  \n \n  \nElectrical characteristics  TSX56x, TSX56xA  \n \n8/28 DocID023274  Rev 5  \n \n \nTable 5: Electrical characteristics at V CC+ = 5 V with V CC- = 0 V, V icm = V CC/2, T amb = 25 ° C, and \nRL = 10 kΩ connected to V CC/2 (unless otherwise specified)  \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nDC performance  \nVio Offset voltage  TSX56xA, T = 25 °C  \n  600 \nμV \nTSX56xA, -40 °C < T < 125 °C  \n  1800  \nTSX56x, T = 25 °C  \n  1 \nmV \nTSX56x, -40 °C < T < 125 °C  \n  2.2 \nΔVio/ΔT Input offset voltage drift  -40 °C < T <  125 °C (1) \n 2 12 µV/°C  \nΔVio Long -term input offset \nvoltage drift  T = 25 °C (2) \n 5 \n nV/ \n√month  \nIib Input bias current,  \nVout = V CC/2 T = 25 °C  \n 1 100 (3) \npA -40 °C < T < 125 °C  \n 1 200 (3) \nIio Input offset current,  \nVout = V CC/2 T = 25 °C  \n 1 100 (3) \n-40 °C < T < 125 °C  \n 1 200 (3) \nCMR1  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC - 1.5 V, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  66 84 \n \ndB -40 °C < T < 125 °C  63 \n  \nCMR2  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC + 0.1 V, V out = V CC/2, \nRL > 1 MΩ  T = 25 °C  50 69 \n \n-40 °C < T < 125 °C  47 \n  \nAvd Large signal voltage gain, \nVout = 0.5 V to (V CC - 0.5 V), \nRL > 1 MΩ  T = 25 °C  85 \n  \n-40 °C < T < 125 °C  83 \n  \nVOH High-level output voltage, \nVOH = V CC - Vout RL = 10 kΩ, T = 25 °C  \n  70 \nmV RL = 10 kΩ, -40 °C < T < 125 °C  \n  100 \nVOL Low-level output voltage  RL = 10 kΩ, T = 25 °C  \n  70 \nRL = 10 kΩ, -40 °C < T < 125 °C  \n  100 \nIout Isink Vout = V CC, T = 25 °C  11 14 \n \nmA Vout = V CC, -40 °C < T < 125 °C  8 \n  \nIsource Vout = 0 V, T = 25 °C  9 12 \n \nVout = 0 V, -40 °C < T < 125 °C  7 \n  \nICC Supply current, per \nchannel, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  \n 235 350 \nμA \n-40 °C < T < 125 °C  \n  400 \nAC performance  \nGBP  Gain bandwidth product  \nRL = 10 kΩ, C L = 100 pF  700 850 \n kHz \nFu Unity gain frequency  \n 730 \n \nɸm Phase margin  \n 55 \n Degrees  \nGm Gain margin  \n 9 \n dB \nTSX56x, TSX56xA  Electrical characteristics  \n \n DocID023274  Rev 5 9/28 \n \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nSR Slew rate  RL = 10 kΩ, C L = 100 pF,  \nVout = 0.5 V to V CC - 0.5 V   1.1 \n V/μs \nen Equivalent input noise \nvoltage density  f = 1 kHz  \n 55 \n  nV/√Hz  \nf = 10 kHz  \n 29 \n \n∫en Low-frequency peak -to-\npeak input noise  Bandwidth, f = 0.1 to 10 Hz  \n 15 \n µVpp  \nTHD+N  Total harmonic distortion + \nnoise  Follower configuration, f in = 1 kHz, \nRL = 100 kΩ, V icm = (V CC -1.5 V)/2, \nBW = 22 kHz, V out = 2 V pp  0.002  \n % \n \nNotes:  \n(1)See Section 5.3: "Input offset voltage drift over temperature"  \n(2)Typical value is based on the V io drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and \nassuming an activation energy of 0.7 eV. T he operational amplifier is aged in follower mode configuration.  \n(3)Guaranteed by design  \n \n  \nElectrical characteristics  TSX56x, TSX56xA  \n \n10/28 DocID023274  Rev 5  \n \n \nTable 6: Electrical characteristics at V CC+ = 16 V with V CC- = 0 V, V icm = V CC/2, T amb = 25 ° C, and \nRL = 10 kΩ connected to V CC/2 (unless otherwise specified)  \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nDC performance  \nVio Offset voltage  TSX56xA, T = 25 °C  \n  600 \nμV \nTSX56xA, -40 °C < T < 125 °C  \n  1800  \nTSX56x, T = 25 °C  \n  1 \nmV \nTSX56x, -40 °C < T < 125 °C  \n  2.2 \nΔVio/ΔT Input offset voltage drift  -40 °C < T < 125 °C (1) \n 2 12 µV/°C  \nΔVio Long -term input offset \nvoltage drift  T = 25 °C (2) \n 1.6 \n nV/ \n√month  \nIib Input bias current,  \nVout = V CC/2 T = 25 °C  \n 1 100 (3) \npA -40 °C < T < 125 °C  \n 1 200 (3) \nIio Input offset current,  \nVout = V CC/2 T = 25 °C  \n 1 100 (3) \n-40 °C < T < 125 °C  \n 1 200 (3) \nCMR1  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC - 1.5 V, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  76 95 \n \ndB -40 °C < T < 125 °C  72 \n  \nCMR2  Common mode rejection \nratio, CMR = 20 log \n(ΔV ic/ΔV io), V ic = -0.1 V to \nVCC + 0.1 V, V out = V CC/2, \nRL > 1 MΩ  T = 25 °C  60 78 \n \n-40 °C < T < 125 °C  56 \n  \nSVR Common mode rejection \nratio, 20 log (ΔV CC/ΔV io), \nVCC = 3 V to 16 V,  \nVout = V icm = V CC/2 T = 25 °C  76 90 \n \n-40 °C < T < 125 °C  72 \n  \nAvd Large  signal voltage gain, \nVout = 0.5 V to (V CC - 0.5 V), \nRL > 1 MΩ  T = 25 °C  85 \n  \n-40 °C < T < 125 °C  83 \n  \nVOH High-level output voltage, \nVOH = V CC - Vout RL = 10 kΩ, T = 25 °C  \n  70 \nmV RL = 10 kΩ, -40 °C < T < 125 °C  \n  100 \nVOL Low-level output voltage  RL = 10 kΩ, T = 25 °C  \n  70 \nRL = 10 kΩ, -40 °C < T < 125 °C  \n  100 \nIout Isink Vout = V CC, T = 25 °C  40 92 \n \nmA Vout = V CC, -40 °C < T < 125 °C  35 \n  \nIsource Vout = 0 V, T = 25 °C  30 90 \n \nVout = 0 V, -40 °C < T < 125 °C  25 \n  \nICC Supply current, per \nchannel, V out = V CC/2,  \nRL > 1 MΩ  T = 25 °C  \n 250 360 \nμA \n-40 °C < T < 125 °C  \n  400 \n \n \n \nTSX56x, TSX56xA  Electrical characteristics  \n \n DocID023274  Rev 5 11/28 \n \nSymbol  Parameter  Conditions  Min. Typ. Max.  Unit \nAC performance  \nGBP  Gain bandwidth product  \nRL = 10 kΩ, C L = 100 pF  750 900 \n kHz \nFu Unity gain frequency  \n 750 \n \nɸm Phase margin  \n 55 \n Degrees  \nGm Gain margin  \n 9 \n dB \nSR Slew rate  RL = 10 kΩ, C L = 100 pF,  \nVout = 0.5 V to V CC - 0.5 V   1.1 \n V/μs \nen Equivalent input noise \nvoltage density  f = 1 kHz  \n 48 \n  nV/√Hz  \nf = 10 kHz  \n 27 \n \n∫en Low-frequency peak -to-\npeak input noise  Bandwidth, f = 0.1 to  10 Hz  \n 15 \n µVpp  \nTHD+N  Total harmonic distortion + \nnoise  Follower configuration, f in = 1 kHz, \nRL = 100 kΩ, V icm = (V CC -1.5 V)/2, \nBW = 22 kHz, V out = 5 V pp  0.000\n5  % \n \nNotes:  \n(1)See Section 5.3: "Input offset voltage drift over temperature"  \n(2)Typical value is based on the V io drift observed after 1000h at 125 °C extrapolated to 25 °C using the Arrhenius law and \nassuming an activation energy of 0.7 eV. The operational amplifier is aged in follower mode configuration.  \n(3)Guaranteed by design  \n \nElectrical characteristic  curves  TSX56x, TSX56xA  \n \n12/28 DocID023274  Rev 5  \n \n4 Electrical characteristic curves  \nFigure 2: Supply current vs. supply voltage at  \nVicm = V CC/2 \n Figure 3: Input offset voltage distribution at  \nVCC = 16 V and V icm = 8 V  \n \n \nFigure 4: Input offset voltage temperature coefficient \ndistribution at V CC = 16 V, V icm = 8 V  \n Figure 5: Input offset voltage vs. input  common -mode \nvoltage at V CC = 12 V  \n \n \nFigure 6: Input offset voltage vs. temperature at V CC = 16 V  \n \n \n-40-40 -20-20 00 2020 4040 6060 8080 100100 120120-2500-2000-2000-1500-1000-1000-5000500100010001500200020002500\nLimit f or TSX56x\nVCC = 16 V, Vicm = 8 VLimit f or TSX56xA\nTSX56x, TSX56xA  Electrical characteristic  curves  \n \n DocID023274  Rev 5 13/28 \n \nFigure 7: Output current vs. output voltage at  \nVCC = 3.3 V  \n Figure 8: Output current vs. output voltage at V CC = 5 V  \n \n \n \nFigure 9: Output current vs. output voltage at  \nVCC = 16 V  \n Figure 10: Bode diagram at V CC = 3.3 V  \n \n \n \nFigure 11: Bode diagram at V CC = 5 V  \n Figure 12: Bode diagram at V CC = 16 V  \n \n \n\nElectrical characterist ic curves  TSX56x, TSX56xA  \n \n14/28 DocID023274  Rev 5  \n \nFigure 13: Phase margin vs. capacitive load at  \nVCC = 12 V  \n Figure 14: GBP vs. input common -mode voltage at  \nVCC = 12 V  \n \n \nFigure 15: Avd vs. input common -mode voltage at  \nVCC = 12 V  \n Figure 16: Slew rate vs. supply voltage  \n \n \n \nFigure 17: Noise vs. frequency at V CC = 3.3 V  \n Figure 18: Noise vs. frequency at V CC = 5 V  \n \n \n\nTSX56x, TSX56xA  Electrical characteristic  curves  \n \n DocID023274  Rev 5 15/28 \n \nFigure 19: Noise vs. frequency at V CC = 16 V  \n \n Figure 20: Distortion and noise vs. output voltage \namplitude  \n \n \nFigure 21: Distortion and noise vs. amplitude at  \nVicm = V CC/2 and V CC = 12 V  \n Figure 22: Distortion and noise vs. frequency  \n \n \n \n\nApplication information  TSX56x, TSX56xA  \n \n16/28 DocID023274  Rev 5  \n \n5 Application information  \n \n5.1 Operating voltages  \nThe amplifiers of the TSX56x and TSX56xA series can operate from 3 V to 16 V. Their \nparameters are fully specified at 3.3 V, 5 V, and 16 V power supplies. However, the \nparameters are very stable in the full V CC range. Additionally, the main specifications are \nguaranteed in extended temperature ranges from -40 to 125 °  C. \n5.2 Rail-to-rail input  \nThe TSX56x and TSX56xA devices are built with two complementary PMOS and NMOS \ninput differential pairs. The devices have a rail -to-rail input, and the input common mode \nrange is extended from (V CC-) - 0.1 V to (V CC+) + 0.1 V.  \nHowever, the performance of these devices is clearly optimized for the PMOS differential \npairs (which means from (V CC-) - 0.1 V to (V CC+) - 1.5 V).  \nBeyond (V CC+) - 1.5 V, the operational amplifiers are still functional but with degraded \nperformance, as can  be observed in the electrical characteristics section of this datasheet \n(mainly V io and GBP). These performances are suitable for a number of applications that \nneed to be rail -to-rail. \nThe devices are designed to prevent phase reversal.  \n5.3 Input offset volta ge drift over temperature  \nThe maximum input voltage drift over the temperature variation is defined as the offset \nvariation related to the offset value measured at 25 °C. The opera tional amplifier is one of \nthe main circuits of the signal conditioning chain, and the amplifier input offset is a major \ncontributor to the chain accuracy. The signal chain accuracy at 25 °C can be compensated \nduring production at application level. The ma ximum input voltage drift over temperature \nenables the system designer to anticipate the effects of temperature variations.  \nThe maximum input voltage drift over temperature is computed using Equation 1 . \nEquation 1  \n \nWhere T  = -40 °C and 125 °C.  \nThe datasheet maximum value is guaranteed by measurements on a representative \nsample size ensuring a C pk (process capability index) greater than 2.  \n  \n∆Vio\n∆TmaxVioT\nVio25\n–\nT25°C–=°C\nTSX56x, TSX56xA  Application information  \n \n DocID023274  Rev 5 17/28 \n \n \n5.4 Long term input offset voltage drift  \nTo evaluate product reliability, two types of stress acceleration are used:  \n Voltage acceleration, by changing the applied voltage  \n Temperature acceleration, by changing the die temperature (below the maximum \njunction temperatu re allowed by the technology) with the ambient temperature.  \nThe voltage acceleration has been defined based on JEDEC results, and is defined using \nEquation 2 . \nEquation 2  \n \nWhere:  \nAFV is the voltage acceleration factor  \nβ is the voltage acceleration constant in 1/V, constant technology parameter (β = 1)  \nVS is the stress voltage used for the accelerated test  \nVU is the voltage used for the application  \nThe temperature acceleration is driven by the Arrhenius model, and is defined  in  \nEquation 3 . \nEquation 3  \n \nWhere:  \nAFT is the temperature acceleration factor  \nEa is the activation energy of the technology based on the failure rate  \nk is the Boltzmann constant (8.6173 x 10-5 eV.K-1) \nTU is the temperatur e of the die when V U is used (K)  \nTS is the temperature of the die under temperature stress (K)  \nThe final acceleration factor, A F, is the multiplication of the voltage acceleration factor and \nthe temperature acceleration factor ( Equation 4 ). \nEquation 4  \n \nAF is calculated using the temperature and voltage defined in the mission profile of the \nproduct. The A F value can then be used in Equation 5  to calculate the number of months of \nuse equivalen t to 1000 hours of reliable stress duration.  \nEquation 5  \n \n \nAFVeβVSVU–\n .=\nAFTeEa\nk------1\nTU1\nTS–\n=.\nAFAFTAFV× =\nMont hsAF1000h × 12months24h365.25days ×\n × = /\nAppl ication information  TSX56x, TSX56xA  \n \n18/28 DocID023274  Rev 5  \n \n \nTo evaluate the op amp reliability, a follower stress condition is used where V CC is defined \nas a function of the maximum operating voltage and the absolute maximum rating (as \nrecommended by JEDEC rules).  \nThe V io drift (in µV) of the product after 1000 h of stress is tracked with parameters at \ndifferent measurement conditions (see Equation 6 ). \nEquation 6  \n \nThe long term drift parameter (ΔV io), estimating the reliability performance of the product, is \nobtained using the ratio of the V io (input offset voltage value) drift over the square root of \nthe calcul ated number of months ( Equation 7 ). \nEquation 7  \n \nWhere V io drift is the measured drift value in the specified test conditions after 1000 h \nstress duration.  \n5.5 PCB layouts  \nFor correct operation, it is advised to add 10 nF decoupling capacitors as close as possible \nto the power supply pins.  \n5.6 Macromodel  \nAccurate macromodels of the TSX56x, TSX56xA devices are available on the \nSTMicroelectronics’ website at: www.st.com . These models are a trade -off between \naccuracy and complexity (that is, time simulation) of the TSX56x and TSX56xA  operational \namplifiers. They emulate the nominal performance of a typical device within the specified \noperating conditions mentioned in the datasheet. They also help to validate a design \napproach and to select the right operational amplifier, but they do not replace on -board \nmeasurements . \nVCCmaxVopwithVicmVCC2 = =\n∆VioViodrift\nmonths\n=\nTSX56x, TSX56xA  Package information  \n \n DocID023274  Rev 5 19/28 \n \n6 Package information  \nIn order to meet environmental requirements, ST offers these devices in different grades of \nECOPACK® packages, depending on their level of environmental compliance. ECOPACK® \nspecifications, grade definitions and product status are available at: www.st.com . \nECOPACK® is an ST trademark.  \n  \nPackage information  TSX56x, TSX56xA  \n \n20/28 DocID023274  Rev 5  \n \n \n6.1 SOT23 -5 package information  \nFigure 23: SOT23 -5 package outline  \n \n \nTable 7: SOT23 -5 mechanical data  \nRef. Dimensions  \nMillimeters  Inches  \nMin. Typ. Max.  Min. Typ. Max.  \nA 0.90 1.20 1.45 0.035  0.047  0.057  \nA1 \n  0.15 \n  0.006  \nA2 0.90 1.05 1.30 0.035  0.041  0.051  \nB 0.35 0.40 0.50 0.014  0.016  0.020  \nC 0.09 0.15 0.20 0.004  0.006  0.008  \nD 2.80 2.90 3.00 0.110  0.114  0.118  \nD1 \n 1.90 \n  0.075  \n \ne \n 0.95 \n  0.037  \n \nE 2.60 2.80 3.00 0.102  0.110  0.118  \nF 1.50 1.60 1.75 0.059  0.063  0.069  \nL 0.10 0.35 0.60 0.004  0.014  0.024  \nK 0 degrees  \n 10 degrees  0 degrees  \n 10 degrees  \n \n\nTSX56x, TSX56xA  Package information  \n \n DocID023274  Rev 5 21/28 \n \n \n6.2 DFN8 2x2 package information  \nFigure 24: DFN8 2x2 package outline  \n \n \nTable 8: DFN8 2x2 mechanical data  \nRef. Dimensions  \nMillimeters  Inches  \nMin. Typ. Max.  Min. Typ. Max.  \nA 0.70 0.75 0.80 0.028  0.030  0.031  \nA1 0.00 0.02 0.05 0.000  0.001  0.002  \nb 0.15 0.20 0.25 0.006  0.008  0.010  \nD \n 2.00 \n  0.079  \n \nE \n 2.00 \n  0.079  \n \ne \n 0.50 \n  0.020  \n \nL 0.045  0.55 0.65 0.018  0.022  0.026  \n \n\nPackage information  TSX56x, TSX56xA  \n \n22/28 DocID023274  Rev 5  \n \n \n6.3 MiniSO8 package information  \nFigure 25: MiniSO8 package outline  \n \n \nTable 9: MiniSO8 mechanical data  \nRef. Dimensions  \nMillimeters  Inches  \nMin. Typ. Max.  Min. Typ. Max.  \nA \n  1.1 \n  0.043  \nA1 0 \n 0.15 0 \n 0.006  \nA2 0.75 0.85 0.95 0.030  0.033  0.037  \nb 0.22 \n 0.40 0.009  \n 0.016  \nc 0.08 \n 0.23 0.003  \n 0.009  \nD 2.80 3.00 3.20 0.11 0.118  0.126  \nE 4.65 4.90 5.15 0.183  0.193  0.203  \nE1 2.80 3.00 3.10 0.11 0.118  0.122  \ne \n 0.65 \n  0.026  \n \nL 0.40 0.60 0.80 0.016  0.024  0.031  \nL1 \n 0.95 \n  0.037  \n \nL2 \n 0.25 \n  0.010  \n \nk 0° \n 8° 0° \n 8° \nccc \n  0.10 \n  0.004  \n \n\nTSX56x, TSX56xA  Package information  \n \n DocID023274  Rev 5 23/28 \n \n \n6.4 QFN16 3x3 package information  \nFigure 26: QFN16 3x3 package outline  \n \n  \ne\nBOTTOMVIEWPin#1 ID14\nE\nCA\nA1\nPLANESEATINGC\nC2x2xD\nbC\nCABB\nA\nC\nSI DE VIEW INDEXAREA\n(D/ 2xE/ 2)\naaa\naaa\nTOP VIEW\nccc\neee\nL\n5 8bbb\nbbb C\n9\n12\n13 16\nR0.11\nPackage information  TSX56x, TSX56xA  \n \n24/28 DocID023274  Rev 5  \n \n \nTable 10: QFN16 3x3 mechanical data  \nRef. Dimensions  \nMillimeters  Inches  \nMin. Typ. Max.  Min. Typ. Max.  \nA 0.50 \n 0.65 0.020  \n 0.026  \nA1 0 \n 0.05 0 \n 0.002  \nb 0.18 0.25 0.30 0.007  0.010  0.012  \nD \n 3.00 \n  0.118  \n \nE \n 3.00 \n  0.118  \n \ne \n 0.50 \n  0.020  \n \nL 0.30 \n 0.50 0.012  \n 0.020  \naaa \n  0.15 \n  0.006  \nbbb \n  0.10 \n  0.004  \nccc \n  0.10 \n  0.004  \nddd \n  0.05 \n  0.002  \neee \n  0.08 \n  0.003  \n \n  \nTSX56x, TSX56xA  Package information  \n \n DocID023274  Rev 5 25/28 \n \n \n6.5 TSSOP14 package information  \nFigure 27: TSSOP14 package outline  \n \n \nTable 11: TSSOP14 mechanical data  \nRef. Dimensions  \nMillimeters  Inches  \nMin. Typ. Max.  Min. Typ. Max.  \nA \n  1.20 \n  0.047  \nA1 0.05 \n 0.15 0.002  0.004  0.006  \nA2 0.80 1.00 1.05 0.031  0.039  0.041  \nb 0.19 \n 0.30 0.007  \n 0.012  \nc 0.09 \n 0.20 0.004  \n 0.0089  \nD 4.90 5.00 5.10 0.193  0.197  0.201  \nE 6.20 6.40 6.60 0.244  0.252  0.260  \nE1 4.30 4.40 4.50 0.169  0.173  0.176  \ne \n 0.65 \n  0.0256  \n \nL 0.45 0.60 0.75 0.018  0.024  0.030  \nL1 \n 1.00 \n  0.039  \n \nk 0° \n 8° 0° \n 8° \naaa \n  0.10 \n  0.004  \n \naaa\nOrdering information  TSX56x, TSX56xA  \n \n26/28 DocID023274  Rev 5  \n \n7 Ordering information  \nTable 12: Order codes  \nOrder code  Temperature \nrange  Channel \nnumber  Package  Packaging  Marking  \nTSX561ILT  \n-40 to 125 °C  1 SΟΤ23 -5 \nTape and \nreel K23 TSX562IQ2T  \n2 DFN8 2x2  \nTSX562IST  MiniSO8  \nTSX564IQ4T  \n4 QFN16 3x3  \nTSX564IPT  TSSOP14  TSX5641  \nTSX561IYLT (1) \n-40 to 125 °C \nautomotive grade  1 SΟΤ23 -5 \nK116  \nTSX562IYST (1) 2 MiniSO8  \nTSX564IYPT (1) 4 TSSOP14  TSX5641Y  \nTSX561AILT  \n-40 to 125 °C  1 SΟΤ23 -5 \nK117  \nTSX562AIST  2 MiniSO8  \nTSX564AIPT  4 TSSOP14  TSX564AI  \nTSX561AIYLT (1) \n-40 to 125 °C \nautomotive grade  1 SΟΤ23 -5 \nK118  \nTSX562AIYST (1) 2 MiniSO8  \nTSX564AIYPT (1) 4 TSSOP14  TSX564AIY  \n \nNotes:  \n(1)Qualified and characterized according to AEC Q100 and Q003 or equivalent, advanced screening according to \nAEC Q001 & Q 002 or equivalent  \n \nTSX56x, TSX56xA  Revision histo ry \n \n DocID023274  Rev 5 27/28 \n \n8 Revision history  \nTable 13: Docu ment revision history  \nDate  Revision  Changes  \n06-Aug-2012  1 Initial release.  \n18-Sep-2012  2 Added TSX562, TSX564, TSX562A, and TSX564A devices.  \nUpdated Features, Description, Figure 1, Table 1 (added DFN8, MiniSO8, QFN16, \nand TSSOP14 package).  \nUpdated Table 1 (updated ESD MM values).  \nUpdated Table 4 and Table 5 (added footnotes), Section 5 (added Figure 24 to \nFigure 28 and Table 8 to Table 12), Table 13 (added dual and quad devices).  \nMinor corrections throughout document.  \n23-May-2013  3 Replaced the silhouette, pinout, package diagram, and mechanical data of the DFN8 \n2x2 and QFN16 3x3 packages.  \nAdded Benefits and Related products.  \nTable 1: updated R thja values and added R thjc values for DFN8 2x2 and QFN16 3x3.  \nUpdated Section 4.3, Section 4.4, and Sec tion 4.6  \nReplaced Figure 23: SOT23 -5 package mechanical drawing and Table 7: SOT23 -5 \npackage mechanical data.  \n09-Aug-2013  4 Added SO8 package for dual version TSX562 and TSX562A.  \nTable 2: updated for SO8 package  \nTable 13: added order codes TSX562IDT, TSX5 62IYDT, TSX562AIDT, \nTSX562AIYDT; updated automotive grade status.  \n07-Feb-2017  5 Removed SO8 package  \nTable 8: "DFN8 2x2 mechanical data" : removed "N"  \nTable 11: "TSSOP14 mechanical data" : add ed "L" and " L1" in inches; updated "aaa" \nin inches.  \nTable 12: "Order codes" : removed TSX562IDT, TSX562IYDT, TSX562AIDT, \nTSX562AIYDT.  \nUpdated terminology  \n \n \n TSX56x, TSX56xA  \n \n28/28 DocID023274  Rev 5  \n \n \nIMPORTANT NOTICE – PLEASE READ CAREFULLY  \n \nSTMicroelectronics NV and its subsidiaries (“ST”) reserve the right to make changes, corrections, enhancements, modifications , and \nimprovements to ST products and/or to this document at any time without notice. Purchasers should obtain the  latest relevant information on ST \nproducts before placing orders. ST products are sold pursuant to ST’s terms and conditions of sale in place at the time of or der \nacknowledgement.  \n \nPurchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the \ndesign of Purchasers’ products.  \n \nNo license, express or implied, to any intellectual property right is granted by ST herein.  \n \nResale of ST products with provisions different from t he information set forth herein shall void any warranty granted by ST for such product.  \n \nST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.  \n \nInformation in this document supersedes and  replaces information previously supplied in any prior versions of this document.  \n \n© 2017 STMicroelectronics – All rights reserved  \n \n \nMouser Electronics\n  \nAuthorized Distributor\n \n  \nClick to View Pricing, Inventory, Delivery & Lifecycle Information:\n \n \n \n STMicroelectronics:   \n\xa0 TSX561AILT\xa0 TSX561ILT\xa0 TSX564IPT\xa0 TSX564AIPT\xa0 TSX562IST\xa0 TSX562AIST\xa0 TSX562IQ2T\xa0 TSX564IQ4T\xa0\nTSX562IYST\xa0 TSX561AIYLT\xa0 TSX562AIYST\xa0 TSX561IYLT\xa0 TSX564AIYPT\xa0 TSX564IYPT\n'}]
!==============================================================================!
### Component Summary: TSX561ILT (STMicroelectronics)

#### Key Specifications:
- **Voltage Ratings**: 
  - Supply Voltage (VCC): 3 V to 16 V
  - Absolute Maximum Supply Voltage: 18 V
- **Current Ratings**: 
  - Supply Current: 235 µA typical at 5 V
  - Input Current: 10 mA maximum
- **Power Consumption**: 
  - 235 µA typical at 5 V
- **Operating Temperature Range**: 
  - -40 °C to 125 °C
- **Package Type**: 
  - SOT23-5
- **Special Features**: 
  - Low offset voltage (600 µV max for "A" version, 1 mV max for standard version)
  - Low input bias current (1 pA typical)
  - High ESD tolerance (4 kV)
  - Rail-to-rail input and output
  - Automotive qualification
- **Moisture Sensitive Level**: 
  - Level 1 (according to JEDEC J-STD-020E)

#### Description:
The TSX561ILT is a micropower, wide bandwidth CMOS operational amplifier designed for precision applications. It operates within a supply voltage range of 3 V to 16 V and features a gain bandwidth product of 900 kHz while consuming only 235 µA of current at 5 V. The device is characterized by low offset voltage and input bias current, making it suitable for high-accuracy applications.

#### Typical Applications:
- **Industrial Signal Conditioning**: The TSX561ILT is ideal for processing signals in industrial environments where precision is critical.
- **Active Filtering**: It can be used in active filter designs due to its wide bandwidth and low power consumption.
- **Medical Instrumentation**: The operational amplifier's high accuracy and low noise make it suitable for medical devices that require precise signal amplification.
- **High Impedance Sensors**: The low input bias current allows for easy interfacing with high impedance sensors, making it useful in various sensor applications.

This operational amplifier is particularly beneficial in applications where power efficiency is crucial, such as battery-operated devices, while also providing robust performance in automotive and industrial settings.