INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/desig/Documents/FPGA/FPGA_Projects/Vivado_Projects/RAM/src/RAM_tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'RAM_tb'
