<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html; charset=utf-8" /><link rel="stylesheet" type="text/css" href="insn.css" /><meta name="generator" content="iform.xsl" /><title>STRD (register) -- AArch32</title></head><body><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><hr /><h2 class="instruction-section">STRD (register)</h2><p id="desc">
      <p class="aml">Store Register Dual (register) calculates an address from a base register value and a register offset, and stores two words from two registers to memory. It can use offset, post-indexed, or pre-indexed addressing. For information about memory accesses see <a class="armarm-xref" title="Reference to Armv8 ARM section">Memory accesses</a>.</p>
    </p>
    <h3 class="classheading"><a name="a1" id="a1"></a>A1</h3><p class="desc"></p><div class="regdiagram-32"><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td colspan="4" class="lr">!= 1111</td><td class="l">0</td><td>0</td><td class="r">0</td><td class="lr">P</td><td class="lr">U</td><td class="lr">0</td><td class="lr">W</td><td class="lr">0</td><td colspan="4" class="lr">Rn</td><td colspan="4" class="lr">Rt</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">(0)</td><td class="lr">1</td><td class="l">1</td><td class="r">1</td><td class="lr">1</td><td colspan="4" class="lr">Rm</td></tr><tr class="secondrow"><td colspan="4" class="droppedname">cond</td><td colspan="3"></td><td></td><td></td><td></td><td></td><td></td><td colspan="4"></td><td colspan="4"></td><td></td><td></td><td></td><td></td><td></td><td colspan="2"></td><td></td><td colspan="4"></td></tr></tbody></table></div><div class="encoding"><h4 class="encoding">Offset<span class="bitdiff"> (P == 1 &amp;&amp; W == 0)</span></h4><p class="asm-code"><a name="STRD_r_A1_off" id="STRD_r_A1_off"></a>STRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register to be transferred">&lt;Rt2&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>, <a href="#_plusminus_" title="Specifies the index register is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#rm" title="General-purpose index register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>]</p></div><div class="encoding"><h4 class="encoding">Post-indexed<span class="bitdiff"> (P == 0 &amp;&amp; W == 0)</span></h4><p class="asm-code"><a name="STRD_r_A1_post" id="STRD_r_A1_post"></a>STRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register to be transferred">&lt;Rt2&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>], <a href="#_plusminus_" title="Specifies the index register is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#rm" title="General-purpose index register (field &quot;Rm&quot;)">&lt;Rm&gt;</a></p></div><div class="encoding"><h4 class="encoding">Pre-indexed<span class="bitdiff"> (P == 1 &amp;&amp; W == 1)</span></h4><p class="asm-code"><a name="STRD_r_A1_pre" id="STRD_r_A1_pre"></a>STRD{<a href="#c" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;c&gt;</a>}{<a href="#q" title="See {xref{ARMARM_Babbefhf}{Standard assembler syntax fields}}">&lt;q&gt;</a>} <a href="#rt" title="First general-purpose register to be transferred (field &quot;Rt&quot;)">&lt;Rt&gt;</a>, <a href="#rt2" title="Second general-purpose register to be transferred">&lt;Rt2&gt;</a>, [<a href="#rn" title="General-purpose base register (field &quot;Rn&quot;)">&lt;Rn&gt;</a>, <a href="#_plusminus_" title="Specifies the index register is added to or subtracted from the base register (field &quot;U&quot;) [+,-]">{+/-}</a><a href="#rm" title="General-purpose index register (field &quot;Rm&quot;)">&lt;Rm&gt;</a>]!</p></div><p class="pseudocode">if Rt&lt;0&gt; == '1' then UNPREDICTABLE;
t = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rt);  t2 = t+1;  n = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rn);  m = <a href="shared_pseudocode.html#impl-shared.UInt.1" title="function: integer UInt(bits(N) x)">UInt</a>(Rm);
index = (P == '1');  add = (U == '1');  wback = (P == '0') || (W == '1');
if P == '0' &amp;&amp; W == '1' then UNPREDICTABLE;
if t2 == 15 || m == 15 then UNPREDICTABLE;
if wback &amp;&amp; (n == 15 || n == t || n == t2) then UNPREDICTABLE;</p><h3>CONSTRAINED UNPREDICTABLE behavior</h3><p>If <span class="pseudocode">t == 15 || t2 == 15</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The store instruction performs the store using the specified addressing mode but the value corresponding to R15 is <span class="arm-defined-word">unknown</span>.</li></ul><p>If <span class="pseudocode">wback &amp;&amp; (n == t || n == t2)</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The store instruction executes but the value stored is <span class="arm-defined-word">unknown</span>.</li></ul><p>If <span class="pseudocode">wback &amp;&amp; n == 15</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes without writeback of the base address.</li><li>The instruction uses the addressing mode described in the equivalent immediate offset instruction.</li></ul><p>If <span class="pseudocode">Rt&lt;0&gt; == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes with the additional decode: t&lt;0&gt; = '0'.</li><li>The instruction executes with the additional decode: t2 = t.</li><li>The instruction executes as described, with no change to its behavior and no additional side-effects. This does not apply when Rt == '1111'.</li></ul><p>If <span class="pseudocode">P == '0' &amp;&amp; W == '1'</span>, then one of the following behaviors must occur:</p><ul><li>The instruction is <span class="arm-defined-word">undefined</span>.</li><li>The instruction executes as <span class="asm-code">NOP</span>.</li><li>The instruction executes with the additional decode: P = '1'; W = '0'.</li><li>The instruction executes with the additional decode: P = '1'; W = '1'.</li><li>The instruction executes with the additional decode: P = '0'; W = '0'.</li></ul>
  <p class="encoding-notes">
      <p class="aml">For more information about the <span class="arm-defined-word">constrained unpredictable</span> behavior of this instruction, see <a class="armarm-xref" title="Reference to Armv8 ARM section">Architectural Constraints on UNPREDICTABLE behaviors</a>.</p>
    </p><h3 class="explanations">Assembler Symbols</h3><div class="explanations"><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;c&gt;</td><td><a name="c" id="c"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;q&gt;</td><td><a name="q" id="q"></a>
        
          <p class="aml">See <a class="armarm-xref" title="Reference to Armv8 ARM section">Standard assembler syntax fields</a>.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt&gt;</td><td><a name="rt" id="rt"></a>
        
          <p class="aml">Is the first general-purpose register to be transferred, encoded in the "Rt" field. This register must be even-numbered and not R14.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rt2&gt;</td><td><a name="rt2" id="rt2"></a>
        
          <p class="aml">Is the second general-purpose register to be transferred. This register must be &lt;R(t+1)&gt;.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rn&gt;</td><td><a name="rn" id="rn"></a>
        
          <p class="aml">Is the general-purpose base register, encoded in the "Rn" field. The PC can be used in the offset variant, but this is deprecated.</p>
        
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>+/-</td><td><a name="_plusminus_" id="_plusminus_"></a>
        Specifies the index register is added to or subtracted from the base register, defaulting to + if omitted and 
    encoded in 
    <q>U</q>:
      
        <table class="valuetable">
          
            <thead>
              <tr>
                <th class="bitfield">U</th>
                <th class="symbol">+/-</th>
              </tr>
            </thead>
            <tbody>
              <tr>
                <td class="bitfield">0</td>
                <td class="symbol">-</td>
              </tr>
              <tr>
                <td class="bitfield">1</td>
                <td class="symbol">+</td>
              </tr>
            </tbody>
          
        </table>
      </td></tr></table><table><col class="asyn-l" /><col class="asyn-r" /><tr><td>&lt;Rm&gt;</td><td><a name="rm" id="rm"></a>
        
          <p class="aml">Is the general-purpose index register, encoded in the "Rm" field.</p>
        
      </td></tr></table></div><p class="syntax-notes"></p>
    <div class="ps" psname="commonps"><a name="commonps" id="commonps"></a><h3 class="pseudocode">Operation</h3>
      <p class="pseudocode">if <a href="shared_pseudocode.html#impl-aarch32.ConditionPassed.0" title="function: boolean ConditionPassed()">ConditionPassed</a>() then
    EncodingSpecificOperations();
    offset_addr = if add then (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] + <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m]) else (<a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n] - <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[m]);
    address = if index then offset_addr else <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[n];
    if address == <a href="shared_pseudocode.html#impl-shared.Align.2" title="function: integer Align(integer x, integer y)">Align</a>(address, 8) then
        bits(64) data;
        if <a href="shared_pseudocode.html#impl-shared.BigEndian.0" title="function: boolean BigEndian()">BigEndian</a>() then
            data&lt;63:32&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t];
            data&lt;31:0&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t2];
        else
            data&lt;31:0&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t];
            data&lt;63:32&gt; = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t2];
        <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address,8] = data;
    else
        <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address,4] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t];
        <a href="shared_pseudocode.html#impl-aarch32.MemA.write.2" title="accessor: MemA[bits(32) address, integer size] = bits(8*size) value">MemA</a>[address+4,4] = <a href="shared_pseudocode.html#impl-aarch32.R.read.1" title="accessor: bits(32) R[integer n]">R</a>[t2];
    if wback then <a href="shared_pseudocode.html#impl-aarch32.R.write.1" title="accessor: R[integer n] = bits(32) value">R</a>[n] = offset_addr;</p>
    </div>
  <h3>Operational information</h3>
    <p class="aml">If CPSR.DIT is 1, the timing of this instruction is insensitive to the value of the data being loaded or stored.</p>
  <hr /><table align="center"><tr><td><div class="topbar"><a href="index.html">Base Instructions</a></div></td><td><div class="topbar"><a href="fpsimdindex.html">SIMD&amp;FP Instructions</a></div></td><td><div class="topbar"><a href="a32_encindex.html">A32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="t32_encindex.html">T32 Instructions by Encoding</a></div></td><td><div class="topbar"><a href="shared_pseudocode.html">Shared Pseudocode</a></div></td><td><div class="topbar"><a href="notice.html">Proprietary Notice</a></div></td></tr></table><p class="versions">
      Internal version only: isa v00_88, pseudocode v85-xml-00bet9_rc1_1
      ; Build timestamp: 2018-12-12T12:33
    </p><p class="copyconf">
      Copyright Â© 2010-2018 Arm Limited or its affiliates. All rights reserved.
      This document is Non-Confidential.
    </p></body></html>
