<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-passed">
description: Test imported from ivtest
rc: 0 (means success: 1)
tags: ivtest
incdirs: /tmpfs/src/github/sv-tests/third_party/tests/ivtest /tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v</a>
defines: 
time_elapsed: 0.596s
ram usage: 34736 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp9iu2qroy/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest -I/tmpfs/src/github/sv-tests/third_party/tests/ivtest/ivltests <a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[INF:CP0300] Compilation...

[INF:CP0303] <a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:3</a>: Compile module &#34;work@test&#34;.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-3" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:3</a>: Top level module &#34;work@test&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 0
[   NOTE] : 5
+ cat /tmpfs/tmp/tmp9iu2qroy/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_test
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp9iu2qroy/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp9iu2qroy/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@test)
 |vpiName:work@test
 |uhdmallPackages:
 \_package: builtin, parent:work@test
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin::builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin::builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin::builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin::builtin::system
 |uhdmallModules:
 \_module: work@test, file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v</a>, line:3, parent:work@test
   |vpiDefName:work@test
   |vpiFullName:work@test
   |vpiProcess:
   \_initial: 
     |vpiStmt:
     \_begin: , line:8
       |vpiFullName:work@test
       |vpiStmt:
       \_sys_func_call: ($display), line:9
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:9
           |vpiConstType:6
           |vpiDecompile:&#34;About to assign to array in initial block ...&#34;
           |vpiSize:47
           |STRING:&#34;About to assign to array in initial block ...&#34;
       |vpiStmt:
       \_assignment: , line:10
         |vpiOpType:82
         |vpiBlocking:1
         |vpiLhs:
         \_bit_select: (fred), line:10
           |vpiName:fred
           |vpiFullName:work@test.fred
           |vpiIndex:
           \_constant: , line:10
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
         |vpiRhs:
         \_constant: , line:10
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
       |vpiStmt:
       \_sys_func_call: ($display), line:11
         |vpiName:$display
         |vpiArgument:
         \_constant: , line:11
           |vpiConstType:6
           |vpiDecompile:&#34;PASSED&#34;
           |vpiSize:8
           |STRING:&#34;PASSED&#34;
   |vpiTaskFunc:
   \_task: , line:14
     |vpiFullName:work@test
     |vpiStmt:
     \_begin: 
       |vpiFullName:work@test
   |vpiNet:
   \_logic_net: (fred), line:5
     |vpiName:fred
     |vpiFullName:work@test.fred
     |vpiNetType:48
 |uhdmtopModules:
 \_module: work@test (work@test), file:<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v</a>, line:3
   |vpiDefName:work@test
   |vpiName:work@test
   |vpiArrayNet:
   \_array_net: (fred), line:5, parent:work@test
     |vpiName:fred
     |vpiFullName:work@test.fred
     |vpiSize:4
     |vpiNet:
     \_logic_net: , parent:fred
       |vpiFullName:work@test.fred
       |vpiNetType:48
       |vpiRange:
       \_range: , line:5
         |vpiLeftRange:
         \_constant: , line:5
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:5
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiRange:
     \_range: , line:5
       |vpiLeftRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:3
         |vpiSize:32
         |INT:3
       |vpiRightRange:
       \_constant: , line:5
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
Object: \work_test of type 3000
Object: \work_test of type 32
Object: \fred of type 114
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object:  of type 115
Object:  of type 7
Object:  of type 7
Object: \work_test of type 32
Object:  of type 24
Object:  of type 4
Object: \$display of type 56
Object:  of type 7
Object:  of type 3
Object: \fred of type 106
Object:  of type 7
Object:  of type 7
Object: \$display of type 56
Object:  of type 7
Object: \fred of type 36
Object:  of type 59
Object:  of type 4
Object: \builtin of type 600
Generating RTLIL representation for module `\work_test&#39;.
Dumping AST before simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b640] str=&#39;\work_test&#39;
      AST_MEMORY &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x2798eb0] str=&#39;\fred&#39;
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27a3550]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27a3a90] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27a3da0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27a3c80]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27a40e0] bits=&#39;00000000000000000000000000000011&#39;(32) range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x279ed60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x279ef20]
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:8</a>.0-8.0&gt; [0x279f040]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:9</a>.0-9.0&gt; [0x279f1c0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:9</a>.0-9.0&gt; [0x279f810] str=&#39;&#34;About to assign to array in initial block ...&#34;&#39; bits=&#39;0010001001000001011000100110111101110101011101000010000001110100011011110010000001100001011100110111001101101001011001110110111000100000011101000110111100100000011000010111001001110010011000010111100100100000011010010110111000100000011010010110111001101001011101000110100101100001011011000010000001100010011011000110111101100011011010110010000000101110001011100010111000100010&#39;(376) range=[375:0] int=774778402
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x279f480]
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x279f690] str=&#39;\fred&#39;
              AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x27a0050]
                AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x279fe60] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x27a02f0] bits=&#39;00000000000000000000000000000000&#39;(32) range=[31:0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:11</a>.0-11.0&gt; [0x27a01d0] str=&#39;$display&#39;
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:11</a>.0-11.0&gt; [0x27a0630] str=&#39;&#34;PASSED&#34;&#39; bits=&#39;0010001001010000010000010101001101010011010001010100010000100010&#39;(64) range=[63:0] int=1397048354
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:14</a>.0-14.0&gt; [0x27a04b0]
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a0800]
--- END OF AST DUMP ---
&#34;About to assign to array in initial block ...&#34;
Warning: wire &#39;\fred&#39; is assigned in a block at <a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0.
&#34;PASSED&#34;
Dumping AST after simplification:
    AST_MODULE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x278b640] str=&#39;\work_test&#39; basic_prep
      AST_INITIAL &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x279ef20] basic_prep
        AST_BLOCK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-8" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:8</a>.0-8.0&gt; [0x279f040] basic_prep
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-9" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:9</a>.0-9.0&gt; [0x279f1c0] basic_prep
          AST_ASSIGN_EQ &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x279f480] basic_prep
            AST_IDENTIFIER &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x279f690 -&gt; 0x27b8c40] str=&#39;\fred[0]&#39; basic_prep
            AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-10" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:10</a>.0-10.0&gt; [0x27a02f0] bits=&#39;00000000000000000000000000000000&#39;(32) basic_prep range=[31:0]
          AST_TCALL &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-11" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:11</a>.0-11.0&gt; [0x27a01d0] basic_prep
      AST_TASK &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-14" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:14</a>.0-14.0&gt; [0x27a04b0]
        AST_BLOCK &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a0800]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27b8c40] str=&#39;\fred[0]&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27b7540] basic_prep range=[3:0]
          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27a0630] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;slpp_all/surelog.uhdm:0.0-0.0&gt; [0x27b79e0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27b8a20] str=&#39;\fred[1]&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x279f810] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x279f930] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b7200] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27b7320] str=&#39;\fred[2]&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6800] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6920] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6a40] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
      AST_WIRE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&gt; [0x27b6c40] str=&#39;\fred[3]&#39; reg basic_prep range=[3:0]
        AST_RANGE &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6d60] basic_prep range=[3:0]
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6e80] bits=&#39;00000000000000000000000000000011&#39;(32) signed basic_prep range=[31:0] int=3
          AST_CONSTANT &lt;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-0" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:0</a>.0-0.0&gt; [0x27b6fa0] bits=&#39;00000000000000000000000000000000&#39;(32) signed basic_prep range=[31:0]
--- END OF AST DUMP ---

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Analyzing design hierarchy..
Top module:  \work_test

2.2. Analyzing design hierarchy..
Top module:  \work_test
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 1 assignment to connection.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\work_test.\fred[0]&#39; from process `\work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.

3.8. Executing PROC_DFF pass (convert process syncs to FFs).

3.9. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `work_test.$proc$slpp_all/surelog.uhdm:0$1&#39;.
Cleaned up 0 empty switches.

4. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

5. Executing MEMORY_DFF pass (merging $dff cells to $memrd and $memwr).

6. Executing MEMORY_COLLECT pass (generating $mem cells).

7. Printing statistics.

=== work_test ===

   Number of wires:                  5
   Number of wire bits:             20
   Number of public wires:           4
   Number of public wire bits:      16
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  0

8. Executing CHECK pass (checking for obvious problems).
checking module work_test..
found and reported 0 problems.

9. Executing JSON backend.
{
  &#34;creator&#34;: &#34;Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)&#34;,
  &#34;modules&#34;: {
    &#34;work_test&#34;: {
      &#34;attributes&#34;: {
        &#34;top&#34;: &#34;00000000000000000000000000000001&#34;,
        &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
      },
      &#34;ports&#34;: {
      },
      &#34;cells&#34;: {
      },
      &#34;netnames&#34;: {
        &#34;$0\\fred[0][3:0]&#34;: {
          &#34;hide_name&#34;: 1,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;slpp_all/surelog.uhdm:0.0-0.0&#34;
          }
        },
        &#34;fred[0]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ &#34;0&#34;, &#34;0&#34;, &#34;0&#34;, &#34;0&#34; ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34;
          }
        },
        &#34;fred[1]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 2, 3, 4, 5 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34;
          }
        },
        &#34;fred[2]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 6, 7, 8, 9 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34;
          }
        },
        &#34;fred[3]&#34;: {
          &#34;hide_name&#34;: 0,
          &#34;bits&#34;: [ 10, 11, 12, 13 ],
          &#34;attributes&#34;: {
            &#34;src&#34;: &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34;
          }
        }
      }
    }
  }
}

10. Executing Verilog backend.
/* Generated by Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os) */
Dumping module `\work_test&#39;.

(* top =  1  *)
(* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
module work_test();
  (* src = &#34;slpp_all/surelog.uhdm:0.0-0.0&#34; *)
  wire [3:0] _0_;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34; *)
  wire [3:0] \fred[0] ;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34; *)
  wire [3:0] \fred[1] ;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34; *)
  wire [3:0] \fred[2] ;
  (* src = &#34;<a href="../../../../third_party/tests/ivtest/ivltests/pr2929913.v.html#l-5" target="file-frame">third_party/tests/ivtest/ivltests/pr2929913.v:5</a>.0-5.0&#34; *)
  wire [3:0] \fred[3] ;
  assign _0_ = 4&#39;h0;
  assign \fred[0]  = 4&#39;h0;
endmodule

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: 032659ca5a, CPU: user 0.00s system 0.01s, MEM: 14.64 MB peak
Yosys 0.9+2406 (git sha1 897adb4e, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1595257298458/work=/usr/local/src/conda/uhdm-integration-0.0_0099_g33391fc -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)
Time spent: 99% 1x proc_dlatch (0 sec), 0% 2x write_verilog (0 sec), ...

</pre>
</body>