Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.1 (win64) Build 2188600 Wed Apr  4 18:40:38 MDT 2018
| Date         : Tue Dec 17 19:19:52 2024
| Host         : maytinhcuahoang running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file design_5_wrapper_control_sets_placed.rpt
| Design       : design_5_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    96 |
| Unused register locations in slices containing registers |   264 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      1 |            5 |
|      2 |            1 |
|      4 |            6 |
|      5 |            5 |
|      6 |            3 |
|      7 |            3 |
|      8 |            7 |
|      9 |            1 |
|     10 |            5 |
|     11 |            3 |
|     12 |            1 |
|     13 |            3 |
|     14 |            3 |
|    16+ |           50 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             277 |           90 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             280 |          111 |
| Yes          | No                    | No                     |             982 |          224 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             677 |          200 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|                   Clock Signal                  |                                                                                                                         Enable Signal                                                                                                                         |                                                                                                      Set/Reset Signal                                                                                                      | Slice Load Count | Bel Load Count |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/R_0                                                                                                                                                                    |                1 |              1 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/READ_DONE1_I_i_1_n_0                                                                                                                                                   |                1 |              1 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR1_GENERATE[23].TCSR1_FF_I                                                                                                                           |                1 |              1 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/TCSR0_GENERATE[23].TCSR0_FF_I                                                                                                                           |                1 |              1 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                           |                                                                                                                                                                                                                            |                1 |              1 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                                               |                                                                                                                                                                                                                            |                1 |              2 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[4]_i_1_n_0                                                                                                                                                                             | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                1 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/pair0_Select                                                                                                                                                                               | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                2 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                               |                2 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/m_valid_i_reg_0                                                                                               |                2 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axlen_cnt_reg[7]_1                                                                                 |                2 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axlen_cnt_reg[7]                                                                                   |                2 |              4 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/indvar_flatten7_reg_301[4]_i_1_n_0                                                                                                                                                                                             | design_5_i/do_convolution_0/U0/ap_CS_fsm_state10                                                                                                                                                                           |                2 |              5 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/p_28_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                            |                2 |              5 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/indvar_flatten_reg_2200                                                                                                                                                                                                        | design_5_i/do_convolution_0/U0/indvar_flatten_reg_220                                                                                                                                                                      |                3 |              5 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                               |                2 |              5 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/bus2ip_addr_i[5]_i_1_n_0                                                                                                                                                                           | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                2 |              5 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/do_convolution_0/U0/ap_CS_fsm_state10                                                                                                                                                                           |                3 |              6 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/INCLUDE_DPHASE_TIMER.dpto_cnt[5]_i_1_n_0                                                                                                                          |                2 |              6 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                                   | design_5_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                         |                1 |              6 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/p_31_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                            |                3 |              7 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                4 |              7 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                               |                2 |              7 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                     |                2 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                                        | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                 |                3 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[11]_i_1_n_0                                                                                                |                                                                                                                                                                                                                            |                2 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                            |                3 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[0]                                                                                                                                                                             | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                1 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/axaddr_incr_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                            |                2 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/wrap_boundary_axaddr_r_reg[11][0]                                                                                                     |                                                                                                                                                                                                                            |                2 |              8 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_wrce[1]                                                                                                                                                                             | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                3 |              9 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                             |                4 |             10 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.mem/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.axis_pkt_cnt_reg[9][0]                          | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                           |                3 |             10 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/count_reg[0][0]                                                         | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                            |                3 |             10 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/rst_ps7_0_100M/U0/peripheral_reset[0]                                                                                                                                                                           |                5 |             10 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gaxis_fifo.gaxisf.gaxis_pkt_fifo_cc.gdc_pkt.axis_dc_pkt_fifo_reg[9][0] | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                           |                4 |             10 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/Axi_Str_TxC_AReset |                4 |             11 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |                5 |             11 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |                8 |             11 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                3 |             12 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                                             | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/cs_ce_clr                                                                                                                                                                    |                5 |             13 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                                                     | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                             |                5 |             13 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                                            |                                                                                                                                                                                                                            |                4 |             13 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                            |                2 |             14 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                          | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                     |                3 |             14 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                            |                2 |             14 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                                                |                                                                                                                                                                                                                            |                3 |             16 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/axaddr_wrap_reg[11][0]                                                                                                                |                                                                                                                                                                                                                            |                6 |             16 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                                                  |                                                                                                                                                                                                                            |                6 |             16 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gcc0.gc0.count_reg[0][0]                                                | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                            |                3 |             18 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                            | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                            |                4 |             18 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gc0.count_reg[0][0]                                            | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                           |                4 |             18 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                                                   | design_5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                     |                7 |             20 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                    | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/grxd.fg_rxd_wr_length_reg[21][0]     |                6 |             20 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_dm.dout_i_reg[0][0]                             | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                     |                6 |             22 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                             |               12 |             23 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                            |                9 |             25 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                           |               10 |             27 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                   | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/SR[0]                                                           |                8 |             27 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[0]                                            |                                                                                                                                                                                                                            |                8 |             30 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/gpr1.dout_i_reg[21]                                           |                                                                                                                                                                                                                            |                8 |             30 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                       | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.sig_txd_packet_size[0]_i_1_n_0                                                                                                                                          |                8 |             31 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_1_1_1_reg_278                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                7 |             31 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_1_2_1_reg_266[30]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                            |                6 |             31 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/txd_wr_en                                                                                                                                                                                                       | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/gtxd.COMP_TXD_FIFO/sig_txd_reset                                                                                                                                             |                7 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/read_count_1_fu_1200                                                                                                                                                                                                           | design_5_i/do_convolution_0/U0/read_count_1_fu_120                                                                                                                                                                         |                8 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/p_26_in                                                                                                                                                                                                                        |                                                                                                                                                                                                                            |                8 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]_0                                                                                                                                                       | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                5 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/INPUT_DOUBLE_REGS3/INFERRED_GEN.icount_out_reg[0]                                                                                                                                                         | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |                5 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE                                                                                                                                                                                                        | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |               11 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/TC_CORE_I/TIMER_CONTROL_I/CE_0                                                                                                                                                                                                      | design_5_i/axi_timer_0/U0/TC_CORE_I/GEN_SECOND_TIMER.COUNTER_1_I/COUNTER_I/INFERRED_GEN.icount_out_reg[31]_0                                                                                                               |               10 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/sig_txd_wr_data_reg[31][0]                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/sig_Bus2IP_Reset                                                                                                                                                             |                9 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                        | design_5_i/axi_timer_0/U0/AXI4_LITE_I/I_SLAVE_ATTACHMENT/rst                                                                                                                                                               |               32 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_2_1_1_reg_254                                                                                                                                                                                                           |                                                                                                                                                                                                                            |                6 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_2_2_1_reg_242[31]_i_1_n_0                                                                                                                                                                                               |                                                                                                                                                                                                                            |                5 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/line_buf_0_U/do_convolution_libkb_ram_U/WEBWE[0]                                                                                                                                                                               | design_5_i/do_convolution_0/U0/ap_phi_reg_pp3_iter2_window_2_2_reg_378[31]_i_1_n_0                                                                                                                                         |                5 |             32 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                                                      | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/rst                                                                                                                                                             |                6 |             33 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_RX_FIFO/gfifo_gen.COMP_AXIS_FG_FIFO/COMP_FIFO/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/goreg_bm.dout_i_reg[40][0]                                      |                                                                                                                                                                                                                            |                7 |             33 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/tmp_15_i1_i_reg_1041[0]_i_1_n_0                                                                                                                                                                                                |                                                                                                                                                                                                                            |                9 |             33 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                                               |                                                                                                                                                                                                                            |                9 |             34 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                                         |                                                                                                                                                                                                                            |               11 |             35 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIF/I_SLAVE_ATTACHMENT/I_DECODER/SR[0]                                                                                                                                                 |               14 |             36 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                  | design_5_i/axi_fifo_mm_s_0/U0/COMP_IPIC2AXI_S/grxd.COMP_rx_len_fifo/legacy_fifo_instance.FAMILY_SUPPORTED.I_SYNC_FIFO_BRAM/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm_gen.dm/SR[0]                     |                9 |             43 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_payload_i_reg[0]_1[0]                                                                                                               |                                                                                                                                                                                                                            |               11 |             44 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_payload_i_reg[0][0]                                                                                                                 |                                                                                                                                                                                                                            |                8 |             44 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_axi_awready                                                                                                                                    |                                                                                                                                                                                                                            |                8 |             44 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_axi_arready                                                                                                                                    |                                                                                                                                                                                                                            |               11 |             44 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                                             |                                                                                                                                                                                                                            |                8 |             47 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/skid_buffer_reg[0]_0                                                                                                                               |                                                                                                                                                                                                                            |                9 |             47 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               | design_5_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                       |               16 |             60 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_1_1_reg_334                                                                                                                                                                                                             |                                                                                                                                                                                                                            |               14 |             62 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/line_buf_0_U/do_convolution_libkb_ram_U/E[0]                                                                                                                                                                                   |                                                                                                                                                                                                                            |               13 |             63 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/line_buf_1_U/do_convolution_libkb_ram_U/WEBWE[0]                                                                                                                                                                               |                                                                                                                                                                                                                            |               14 |             64 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/window_2_1_reg_356                                                                                                                                                                                                             |                                                                                                                                                                                                                            |               11 |             64 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 | design_5_i/do_convolution_0/U0/line_buf_0_U/do_convolution_libkb_ram_U/WEBWE[0]                                                                                                                                                                               |                                                                                                                                                                                                                            |               27 |             95 |
|  design_5_i/processing_system7_0/inst/FCLK_CLK0 |                                                                                                                                                                                                                                                               |                                                                                                                                                                                                                            |               92 |            279 |
+-------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+


