#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000211532a2b30 .scope module, "ClkDiv" "ClkDiv" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "i_ref_clk";
    .port_info 1 /INPUT 1 "i_rst_n";
    .port_info 2 /INPUT 1 "i_clk_en";
    .port_info 3 /INPUT 8 "i_div_ratio";
    .port_info 4 /OUTPUT 1 "o_div_clk";
v00000211532a2cc0_0 .net *"_ivl_10", 31 0, L_0000021153321fb0;  1 drivers
v00000211532a2d60_0 .net *"_ivl_12", 30 0, L_00000211533229b0;  1 drivers
L_0000021153322ce8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000211532a2e00_0 .net *"_ivl_14", 0 0, L_0000021153322ce8;  1 drivers
L_0000021153322d30 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v00000211532a2ea0_0 .net/2u *"_ivl_16", 31 0, L_0000021153322d30;  1 drivers
v00000211532d3790_0 .net *"_ivl_18", 31 0, L_0000021153322a50;  1 drivers
v00000211532d3c40_0 .net *"_ivl_2", 6 0, L_0000021153322730;  1 drivers
L_0000021153322c58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000211532d3ce0_0 .net *"_ivl_4", 0 0, L_0000021153322c58;  1 drivers
v0000021153322410_0 .net *"_ivl_6", 31 0, L_0000021153322870;  1 drivers
L_0000021153322ca0 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0000021153321f10_0 .net *"_ivl_9", 23 0, L_0000021153322ca0;  1 drivers
v00000211533220f0_0 .var "counter", 7 0;
v0000021153322230_0 .var "flag", 0 0;
v00000211533224b0_0 .net "half_period", 7 0, L_0000021153322190;  1 drivers
v0000021153322af0_0 .net "half_period_plus_1", 7 0, L_0000021153321c90;  1 drivers
o00000211532d9228 .functor BUFZ 1, C4<z>; HiZ drive
v00000211533227d0_0 .net "i_clk_en", 0 0, o00000211532d9228;  0 drivers
o00000211532d9258 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000021153322b90_0 .net "i_div_ratio", 7 0, o00000211532d9258;  0 drivers
o00000211532d9288 .functor BUFZ 1, C4<z>; HiZ drive
v0000021153322910_0 .net "i_ref_clk", 0 0, o00000211532d9288;  0 drivers
o00000211532d92b8 .functor BUFZ 1, C4<z>; HiZ drive
v0000021153322550_0 .net "i_rst_n", 0 0, o00000211532d92b8;  0 drivers
v00000211533225f0_0 .var "o_div_clk", 0 0;
v0000021153322690_0 .net "odd", 0 0, L_0000021153321d30;  1 drivers
E_00000211533e9190/0 .event negedge, v0000021153322550_0;
E_00000211533e9190/1 .event posedge, v0000021153322910_0;
E_00000211533e9190 .event/or E_00000211533e9190/0, E_00000211533e9190/1;
L_0000021153322730 .part o00000211532d9258, 1, 7;
L_0000021153322190 .concat [ 7 1 0 0], L_0000021153322730, L_0000021153322c58;
L_0000021153322870 .concat [ 8 24 0 0], o00000211532d9258, L_0000021153322ca0;
L_00000211533229b0 .part L_0000021153322870, 1, 31;
L_0000021153321fb0 .concat [ 31 1 0 0], L_00000211533229b0, L_0000021153322ce8;
L_0000021153322a50 .arith/sum 32, L_0000021153321fb0, L_0000021153322d30;
L_0000021153321c90 .part L_0000021153322a50, 0, 8;
L_0000021153321d30 .part o00000211532d9258, 0, 1;
    .scope S_00000211532a2b30;
T_0 ;
    %wait E_00000211533e9190;
    %load/vec4 v0000021153322550_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000211533220f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000211533225f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021153322230_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v0000021153322b90_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.2, 4;
    %load/vec4 v0000021153322910_0;
    %assign/vec4 v00000211533225f0_0, 0;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000211533220f0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0000021153322230_0, 0;
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0000021153322690_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v00000211533220f0_0;
    %load/vec4 v00000211533224b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000211533220f0_0, 0;
    %load/vec4 v00000211533225f0_0;
    %nor/r;
    %assign/vec4 v00000211533225f0_0, 0;
    %jmp T_0.5;
T_0.4 ;
    %load/vec4 v0000021153322690_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.9, 9;
    %load/vec4 v00000211533220f0_0;
    %load/vec4 v00000211533224b0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.11, 4;
    %load/vec4 v0000021153322230_0;
    %and;
T_0.11;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.10, 9;
    %load/vec4 v00000211533220f0_0;
    %load/vec4 v0000021153322af0_0;
    %cmp/e;
    %flag_get/vec4 4;
    %jmp/0 T_0.12, 4;
    %load/vec4 v0000021153322230_0;
    %nor/r;
    %and;
T_0.12;
    %or;
T_0.10;
    %and;
T_0.9;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000211533220f0_0, 0;
    %load/vec4 v00000211533225f0_0;
    %nor/r;
    %assign/vec4 v00000211533225f0_0, 0;
    %load/vec4 v0000021153322230_0;
    %nor/r;
    %assign/vec4 v0000021153322230_0, 0;
    %jmp T_0.8;
T_0.7 ;
    %load/vec4 v00000211533220f0_0;
    %addi 1, 0, 8;
    %assign/vec4 v00000211533220f0_0, 0;
T_0.8 ;
T_0.5 ;
T_0.3 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "CLK_DIV.v";
