// Seed: 522843005
module module_0 (
    input  wire id_0,
    input  wor  id_1,
    output wire id_2
);
  logic id_4;
endmodule
module module_1 (
    input wor id_0,
    input supply1 id_1,
    input tri id_2,
    input uwire id_3,
    output tri0 id_4,
    input wand id_5,
    output tri id_6,
    input supply1 id_7
    , id_15,
    input supply0 id_8,
    input wor id_9,
    input wire id_10,
    input supply0 id_11,
    input wor id_12,
    output logic id_13
);
  logic [1 : 1] id_16 = id_1 == (-1);
  assign id_15 = id_3;
  module_0 modCall_1 (
      id_9,
      id_10,
      id_6
  );
  assign id_13 = -1;
  assign id_13 = -1;
  always @(posedge id_8) begin : LABEL_0
    id_13 <= ~id_0;
  end
endmodule
