{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1677652622149 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1677652622158 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Mar 01 11:37:02 2023 " "Processing started: Wed Mar 01 11:37:02 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1677652622158 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652622158 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_demo -c vga_demo" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652622158 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1677652622728 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1677652622728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_pll.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v" 36 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652633495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_adapter " "Found entity 1: vga_adapter" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652633495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_address_translator.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_address_translator " "Found entity 1: vga_address_translator" {  } { { "vga_adapter/vga_address_translator.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_address_translator.v" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652633495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_adapter/vga_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_adapter/vga_controller.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_controller.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652633510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_demo.v 14 14 " "Found 14 design units, including 14 entities, in source file vga_demo.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_demo " "Found entity 1: vga_demo" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "2 hexto7segment " "Found entity 2: hexto7segment" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 82 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "3 memory_with_timer " "Found entity 3: memory_with_timer" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "4 Bresenham_circle " "Found entity 4: Bresenham_circle" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 168 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "5 BUF_g " "Found entity 5: BUF_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2612 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "6 NOT_g " "Found entity 6: NOT_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2619 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "7 AND_g " "Found entity 7: AND_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2625 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "8 OR_g " "Found entity 8: OR_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2631 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "9 NAND_g " "Found entity 9: NAND_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2637 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "10 NOR_g " "Found entity 10: NOR_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2644 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "11 XOR_g " "Found entity 11: XOR_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2651 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "12 XNOR_g " "Found entity 12: XNOR_g" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2657 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "13 DFFcell " "Found entity 13: DFFcell" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2663 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""} { "Info" "ISGN_ENTITY_NAME" "14 DFFRcell " "Found entity 14: DFFRcell" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2671 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652633510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652633510 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_demo " "Elaborating entity \"vga_demo\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1677652633588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Bresenham_circle Bresenham_circle:Bresenham_circle_init " "Elaborating entity \"Bresenham_circle\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\"" {  } { { "vga_demo.v" "Bresenham_circle_init" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 37 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652633604 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOT_g Bresenham_circle:Bresenham_circle_init\|NOT_g:NOT_1038_ " "Elaborating entity \"NOT_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|NOT_g:NOT_1038_\"" {  } { { "vga_demo.v" "NOT_1038_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 1356 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652633682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NAND_g Bresenham_circle:Bresenham_circle_init\|NAND_g:NAND_1039_ " "Elaborating entity \"NAND_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|NAND_g:NAND_1039_\"" {  } { { "vga_demo.v" "NAND_1039_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 1422 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652633713 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AND_g Bresenham_circle:Bresenham_circle_init\|AND_g:AND_1101_ " "Elaborating entity \"AND_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|AND_g:AND_1101_\"" {  } { { "vga_demo.v" "AND_1101_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 1981 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652633916 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "NOR_g Bresenham_circle:Bresenham_circle_init\|NOR_g:NOR_1105_ " "Elaborating entity \"NOR_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|NOR_g:NOR_1105_\"" {  } { { "vga_demo.v" "NOR_1105_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652633979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XOR_g Bresenham_circle:Bresenham_circle_init\|XOR_g:XOR_1133_ " "Elaborating entity \"XOR_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|XOR_g:XOR_1133_\"" {  } { { "vga_demo.v" "XOR_1133_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2255 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634010 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BUF_g Bresenham_circle:Bresenham_circle_init\|BUF_g:BUF_1206_ " "Elaborating entity \"BUF_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|BUF_g:BUF_1206_\"" {  } { { "vga_demo.v" "BUF_1206_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2388 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "XNOR_g Bresenham_circle:Bresenham_circle_init\|XNOR_g:XNOR_1355_ " "Elaborating entity \"XNOR_g\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|XNOR_g:XNOR_1355_\"" {  } { { "vga_demo.v" "XNOR_1355_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2389 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFRcell Bresenham_circle:Bresenham_circle_init\|DFFRcell:DFF__1207_ " "Elaborating entity \"DFFRcell\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|DFFRcell:DFF__1207_\"" {  } { { "vga_demo.v" "DFF__1207_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2543 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "DFFcell Bresenham_circle:Bresenham_circle_init\|DFFcell:DFF__1223_ " "Elaborating entity \"DFFcell\" for hierarchy \"Bresenham_circle:Bresenham_circle_init\|DFFcell:DFF__1223_\"" {  } { { "vga_demo.v" "DFF__1223_" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 2563 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634151 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hexto7segment hexto7segment:H0 " "Elaborating entity \"hexto7segment\" for hierarchy \"hexto7segment:H0\"" {  } { { "vga_demo.v" "H0" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 42 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "memory_with_timer memory_with_timer:my_memory " "Elaborating entity \"memory_with_timer\" for hierarchy \"memory_with_timer:my_memory\"" {  } { { "vga_demo.v" "my_memory" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634182 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_demo.v(154) " "Verilog HDL assignment warning at vga_demo.v(154): truncated value with size 32 to match size of target (4)" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 154 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 vga_demo.v(157) " "Verilog HDL assignment warning at vga_demo.v(157): truncated value with size 32 to match size of target (4)" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 157 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 26 vga_demo.v(160) " "Verilog HDL assignment warning at vga_demo.v(160): truncated value with size 32 to match size of target (26)" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 160 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.data_a 0 vga_demo.v(128) " "Net \"memory.data_a\" at vga_demo.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.waddr_a 0 vga_demo.v(128) " "Net \"memory.waddr_a\" at vga_demo.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "memory.we_a 0 vga_demo.v(128) " "Net \"memory.we_a\" at vga_demo.v(128) has no driver or initial value, using a default initial value '0'" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 128 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1677652634198 "|vga_demo|memory_with_timer:my_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_adapter vga_adapter:VGA " "Elaborating entity \"vga_adapter\" for hierarchy \"vga_adapter:VGA\"" {  } { { "vga_demo.v" "VGA" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_address_translator vga_adapter:VGA\|vga_address_translator:user_input_translator " "Elaborating entity \"vga_address_translator\" for hierarchy \"vga_adapter:VGA\|vga_address_translator:user_input_translator\"" {  } { { "vga_adapter/vga_adapter.v" "user_input_translator" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 196 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634213 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborating entity \"altsyncram\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "VideoMemory" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634276 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|altsyncram:VideoMemory " "Elaborated megafunction instantiation \"vga_adapter:VGA\|altsyncram:VideoMemory\"" {  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634276 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|altsyncram:VideoMemory " "Instantiated megafunction \"vga_adapter:VGA\|altsyncram:VideoMemory\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 3 " "Parameter \"WIDTH_A\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 3 " "Parameter \"WIDTH_B\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INTENDED_DEVICE_FAMILY Cyclone II " "Parameter \"INTENDED_DEVICE_FAMILY\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 15 " "Parameter \"WIDTHAD_A\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 19200 " "Parameter \"NUMWORDS_A\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 15 " "Parameter \"WIDTHAD_B\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 19200 " "Parameter \"NUMWORDS_B\" = \"19200\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B CLOCK1 " "Parameter \"OUTDATA_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK1 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_A BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_A\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_INPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_INPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "CLOCK_ENABLE_OUTPUT_B BYPASS " "Parameter \"CLOCK_ENABLE_OUTPUT_B\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "POWER_UP_UNINITIALIZED FALSE " "Parameter \"POWER_UP_UNINITIALIZED\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE image.colour.mif " "Parameter \"INIT_FILE\" = \"image.colour.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634276 ""}  } { { "vga_adapter/vga_adapter.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 217 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677652634276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_usm1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_usm1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_usm1 " "Found entity 1: altsyncram_usm1" {  } { { "db/altsyncram_usm1.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf" 33 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652634323 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652634323 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_usm1 vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated " "Elaborating entity \"altsyncram_usm1\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634323 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_7la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_7la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_7la " "Found entity 1: decode_7la" {  } { { "db/decode_7la.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_7la.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652634385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652634385 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_7la vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|decode_7la:decode2 " "Elaborating entity \"decode_7la\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|decode_7la:decode2\"" {  } { { "db/altsyncram_usm1.tdf" "decode2" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_01a.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_01a.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_01a " "Found entity 1: decode_01a" {  } { { "db/decode_01a.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/decode_01a.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652634432 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652634432 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_01a vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|decode_01a:rden_decode_b " "Elaborating entity \"decode_01a\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|decode_01a:rden_decode_b\"" {  } { { "db/altsyncram_usm1.tdf" "rden_decode_b" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634432 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ifb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ifb " "Found entity 1: mux_ifb" {  } { { "db/mux_ifb.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/mux_ifb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652634479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652634479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_ifb vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|mux_ifb:mux3 " "Elaborating entity \"mux_ifb\" for hierarchy \"vga_adapter:VGA\|altsyncram:VideoMemory\|altsyncram_usm1:auto_generated\|mux_ifb:mux3\"" {  } { { "db/altsyncram_usm1.tdf" "mux3" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altsyncram_usm1.tdf" 49 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634479 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_adapter:VGA\|vga_pll:mypll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\"" {  } { { "vga_adapter/vga_adapter.v" "mypll" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 235 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "altpll_component" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634526 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\"" {  } { { "vga_adapter/vga_pll.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634526 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component " "Instantiated megafunction \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type FAST " "Parameter \"pll_type\" = \"FAST\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "primary_clock INCLK0 " "Parameter \"primary_clock\" = \"INCLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 2 " "Parameter \"clk0_divide_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1 " "Parameter \"clk0_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1677652634526 ""}  } { { "vga_adapter/vga_pll.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_pll.v" 53 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1677652634526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altpll_80u.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_80u " "Found entity 1: altpll_80u" {  } { { "db/altpll_80u.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altpll_80u.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1677652634588 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652634588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll_80u vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated " "Elaborating entity \"altpll_80u\" for hierarchy \"vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "d:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 897 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634588 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_adapter:VGA\|vga_controller:controller " "Elaborating entity \"vga_controller\" for hierarchy \"vga_adapter:VGA\|vga_controller:controller\"" {  } { { "vga_adapter/vga_adapter.v" "controller" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_adapter/vga_adapter.v" 256 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652634604 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_UNINFERRED_DUE_TO_SIZE" "memory_with_timer:my_memory\|memory " "RAM logic \"memory_with_timer:my_memory\|memory\" is uninferred due to inappropriate RAM size" {  } { { "vga_demo.v" "memory" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 128 -1 0 } }  } 0 276004 "RAM logic \"%1!s!\" is uninferred due to inappropriate RAM size" 0 0 "Design Software" 0 -1 1677652635245 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1677652635245 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1677652636120 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_SYNC VCC " "Pin \"VGA_SYNC\" is stuck at VCC" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677652636745 "|vga_demo|VGA_SYNC"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[1\] GND " "Pin \"HEX1_N\[1\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677652636745 "|vga_demo|HEX1_N[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[2\] GND " "Pin \"HEX1_N\[2\]\" is stuck at GND" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677652636745 "|vga_demo|HEX1_N[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX1_N\[6\] VCC " "Pin \"HEX1_N\[6\]\" is stuck at VCC" {  } { { "vga_demo.v" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/vga_demo.v" 20 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1677652636745 "|vga_demo|HEX1_N[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1677652636745 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1677652636838 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "5 0 1 0 0 " "Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1677652637698 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1677652637698 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1 " "RST port on the PLL is not properly connected on instance vga_adapter:VGA\|vga_pll:mypll\|altpll:altpll_component\|altpll_80u:auto_generated\|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1677652637760 ""}  } { { "db/altpll_80u.tdf" "" { Text "D:/alis files/LAPTOP/alis files/university files/Semester Projects/Bresenham Circle Algorithm Hardware Accelerator/DSDassignment1_ALIHAMZAMALIK_291480/vga_demo_verilog_de1/db/altpll_80u.tdf" 33 2 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1677652637760 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "455 " "Implemented 455 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "15 " "Implemented 15 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1677652637823 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1677652637823 ""} { "Info" "ICUT_CUT_TM_LCELLS" "387 " "Implemented 387 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1677652637823 ""} { "Info" "ICUT_CUT_TM_RAMS" "9 " "Implemented 9 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1677652637823 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1677652637823 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1677652637823 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4862 " "Peak virtual memory: 4862 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1677652637854 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Mar 01 11:37:17 2023 " "Processing ended: Wed Mar 01 11:37:17 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1677652637854 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:15 " "Elapsed time: 00:00:15" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1677652637854 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:16 " "Total CPU time (on all processors): 00:00:16" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1677652637854 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1677652637854 ""}
