void F_1 ( T_1 * V_1 , T_1 * V_2 , T_1 * V_3 , int V_4 ,\r\nT_1 * V_5 )\r\n{\r\nint V_6 = V_4 / 2 ;\r\nint V_7 , V_8 , V_9 , V_10 ;\r\nT_1 V_11 , V_12 , * V_13 ;\r\n#ifdef F_2\r\nprintf ( L_1 , V_4 , V_4 ) ;\r\n#endif\r\nif ( V_4 <= 8 )\r\n{\r\nif ( V_4 == 8 )\r\nF_3 ( V_1 , V_2 , V_3 ) ;\r\nelse\r\nF_4 ( V_1 , V_2 , V_4 , V_3 , V_4 ) ;\r\nreturn;\r\n}\r\nif ( V_4 < V_14 )\r\n{\r\nF_4 ( V_1 , V_2 , V_4 , V_3 , V_4 ) ;\r\nreturn;\r\n}\r\nV_9 = F_5 ( V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nV_10 = F_5 ( & ( V_3 [ V_6 ] ) , V_3 , V_6 ) ;\r\nV_8 = V_7 = 0 ;\r\nswitch ( V_9 * 3 + V_10 )\r\n{\r\ncase - 4 :\r\nF_6 ( V_5 , & ( V_2 [ V_6 ] ) , V_2 , V_6 ) ;\r\nF_6 ( & ( V_5 [ V_6 ] ) , V_3 , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nbreak;\r\ncase - 3 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase - 2 :\r\nF_6 ( V_5 , & ( V_2 [ V_6 ] ) , V_2 , V_6 ) ;\r\nF_6 ( & ( V_5 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , V_3 , V_6 ) ;\r\nV_7 = 1 ;\r\nbreak;\r\ncase - 1 :\r\ncase 0 :\r\ncase 1 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase 2 :\r\nF_6 ( V_5 , V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nF_6 ( & ( V_5 [ V_6 ] ) , V_3 , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nV_7 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase 4 :\r\nF_6 ( V_5 , V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nF_6 ( & ( V_5 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , V_3 , V_6 ) ;\r\nbreak;\r\n}\r\nif ( V_6 == 8 )\r\n{\r\nif ( ! V_8 )\r\nF_3 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_6 ] ) ) ;\r\nelse\r\nmemset ( & ( V_5 [ V_4 ] ) , 0 , 8 * sizeof( T_1 ) ) ;\r\nF_3 ( V_1 , V_2 , V_3 ) ;\r\nF_3 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) ) ;\r\n}\r\nelse\r\n{\r\nV_13 = & ( V_5 [ V_4 * 2 ] ) ;\r\nif ( ! V_8 )\r\nF_1 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_6 ] ) , V_6 , V_13 ) ;\r\nelse\r\nmemset ( & ( V_5 [ V_4 ] ) , 0 , V_6 * sizeof( T_1 ) ) ;\r\nF_1 ( V_1 , V_2 , V_3 , V_6 , V_13 ) ;\r\nF_1 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , V_6 , V_13 ) ;\r\n}\r\nV_9 = F_7 ( V_5 , V_1 , & ( V_1 [ V_4 ] ) , V_4 ) ;\r\nif ( V_7 )\r\n{\r\nV_9 -= F_6 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\n}\r\nelse\r\n{\r\nV_9 += F_7 ( & ( V_5 [ V_4 ] ) , & ( V_5 [ V_4 ] ) , V_5 , V_4 ) ;\r\n}\r\nV_9 += F_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\nif ( V_9 )\r\n{\r\nV_13 = & ( V_1 [ V_6 + V_4 ] ) ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + V_9 ) & V_15 ;\r\n* V_13 = V_11 ;\r\nif ( V_11 < V_9 )\r\n{\r\ndo {\r\nV_13 ++ ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + 1 ) & V_15 ;\r\n* V_13 = V_11 ;\r\n} while ( V_11 == 0 );\r\n}\r\n}\r\n}\r\nvoid F_8 ( T_1 * V_1 , T_1 * V_2 , T_1 * V_3 , int V_16 ,\r\nint V_6 , T_1 * V_5 )\r\n{\r\nint V_4 = V_6 * 2 , V_17 , V_18 ;\r\nint V_9 ;\r\nT_1 V_11 , V_12 , * V_13 ;\r\n#ifdef F_2\r\nprintf ( L_2 , V_16 + V_6 , V_16 + V_6 ) ;\r\n#endif\r\nif ( V_6 < 8 )\r\n{\r\nV_17 = V_16 + V_6 ;\r\nF_4 ( V_1 , V_2 , V_17 , V_3 , V_17 ) ;\r\nreturn;\r\n}\r\nF_6 ( V_5 , V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nF_6 ( & ( V_5 [ V_6 ] ) , V_3 , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nif ( V_6 == 8 )\r\n{\r\nF_3 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_6 ] ) ) ;\r\nF_3 ( V_1 , V_2 , V_3 ) ;\r\nF_4 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , V_16 , & ( V_3 [ V_6 ] ) , V_16 ) ;\r\nmemset ( & ( V_1 [ V_4 + V_16 * 2 ] ) , 0 , sizeof( T_1 ) * ( V_4 - V_16 * 2 ) ) ;\r\n}\r\nelse\r\n{\r\nV_13 = & ( V_5 [ V_4 * 2 ] ) ;\r\nF_1 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_6 ] ) , V_6 , V_13 ) ;\r\nF_1 ( V_1 , V_2 , V_3 , V_6 , V_13 ) ;\r\nV_17 = V_6 / 2 ;\r\nV_18 = V_16 - V_17 ;\r\nif ( V_18 == 0 )\r\n{\r\nF_1 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , V_17 , V_13 ) ;\r\nmemset ( & ( V_1 [ V_4 + V_17 * 2 ] ) , 0 , sizeof( T_1 ) * ( V_4 - V_17 * 2 ) ) ;\r\n}\r\nelse if ( V_18 > 0 )\r\n{\r\nF_8 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) ,\r\nV_18 , V_17 , V_13 ) ;\r\nmemset ( & ( V_1 [ V_4 + V_16 * 2 ] ) , 0 ,\r\nsizeof( T_1 ) * ( V_4 - V_16 * 2 ) ) ;\r\n}\r\nelse\r\n{\r\nmemset ( & ( V_1 [ V_4 ] ) , 0 , sizeof( T_1 ) * ( V_16 * 2 ) ) ;\r\nfor (; ; )\r\n{\r\nV_17 /= 2 ;\r\nif ( V_17 < V_16 )\r\n{\r\nF_8 ( & ( V_1 [ V_4 ] ) ,\r\n& ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) ,\r\nV_16 - V_17 , V_17 , V_13 ) ;\r\nbreak;\r\n}\r\nelse if ( V_17 == V_16 )\r\n{\r\nF_1 ( & ( V_1 [ V_4 ] ) ,\r\n& ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) ,\r\nV_17 , V_13 ) ;\r\nbreak;\r\n}\r\n}\r\n}\r\n}\r\nV_9 = F_7 ( V_5 , V_1 , & ( V_1 [ V_4 ] ) , V_4 ) ;\r\nV_9 -= F_6 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\nV_9 += F_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\nif ( V_9 )\r\n{\r\nV_13 = & ( V_1 [ V_6 + V_4 ] ) ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + V_9 ) & V_15 ;\r\n* V_13 = V_11 ;\r\nif ( V_11 < V_9 )\r\n{\r\ndo {\r\nV_13 ++ ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + 1 ) & V_15 ;\r\n* V_13 = V_11 ;\r\n} while ( V_11 == 0 );\r\n}\r\n}\r\n}\r\nvoid F_9 ( T_1 * V_1 , T_1 * V_2 , int V_4 , T_1 * V_5 )\r\n{\r\nint V_6 = V_4 / 2 ;\r\nint V_8 , V_9 ;\r\nT_1 V_11 , V_12 , * V_13 ;\r\n#ifdef F_2\r\nprintf ( L_3 , V_4 , V_4 ) ;\r\n#endif\r\nif ( V_4 == 4 )\r\n{\r\nF_10 ( V_1 , V_2 ) ;\r\nreturn;\r\n}\r\nelse if ( V_4 == 8 )\r\n{\r\nF_11 ( V_1 , V_2 ) ;\r\nreturn;\r\n}\r\nif ( V_4 < V_19 )\r\n{\r\nF_12 ( V_1 , V_2 , V_4 , V_5 ) ;\r\nreturn;\r\nabort () ;\r\n}\r\nV_9 = F_5 ( V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nV_8 = 0 ;\r\nif ( V_9 > 0 )\r\nF_6 ( V_5 , V_2 , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nelse if ( V_9 < 0 )\r\nF_6 ( V_5 , & ( V_2 [ V_6 ] ) , V_2 , V_6 ) ;\r\nelse\r\nV_8 = 1 ;\r\nif ( V_6 == 8 )\r\n{\r\nif ( ! V_8 )\r\nF_11 ( & ( V_5 [ V_4 ] ) , V_5 ) ;\r\nelse\r\nmemset ( & ( V_5 [ V_4 ] ) , 0 , 8 * sizeof( T_1 ) ) ;\r\nF_11 ( V_1 , V_2 ) ;\r\nF_11 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) ) ;\r\n}\r\nelse\r\n{\r\nV_13 = & ( V_5 [ V_4 * 2 ] ) ;\r\nif ( ! V_8 )\r\nF_9 ( & ( V_5 [ V_4 ] ) , V_5 , V_6 , V_13 ) ;\r\nelse\r\nmemset ( & ( V_5 [ V_4 ] ) , 0 , V_6 * sizeof( T_1 ) ) ;\r\nF_9 ( V_1 , V_2 , V_6 , V_13 ) ;\r\nF_9 ( & ( V_1 [ V_4 ] ) , & ( V_2 [ V_6 ] ) , V_6 , V_13 ) ;\r\n}\r\nV_9 = F_7 ( V_5 , V_1 , & ( V_1 [ V_4 ] ) , V_4 ) ;\r\nV_9 -= F_6 ( & ( V_5 [ V_4 ] ) , V_5 , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\nV_9 += F_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ V_4 ] ) , V_4 ) ;\r\nif ( V_9 )\r\n{\r\nV_13 = & ( V_1 [ V_6 + V_4 ] ) ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + V_9 ) & V_15 ;\r\n* V_13 = V_11 ;\r\nif ( V_11 < V_9 )\r\n{\r\ndo {\r\nV_13 ++ ;\r\nV_12 = * V_13 ;\r\nV_11 = ( V_12 + 1 ) & V_15 ;\r\n* V_13 = V_11 ;\r\n} while ( V_11 == 0 );\r\n}\r\n}\r\n}\r\nvoid F_13 ( T_1 * V_1 , T_1 * V_2 , T_1 * V_3 , int V_4 ,\r\nT_1 * V_5 )\r\n{\r\nint V_6 = V_4 / 2 ;\r\n#ifdef F_2\r\nprintf ( L_4 , V_4 , V_4 ) ;\r\n#endif\r\nF_1 ( V_1 , V_2 , V_3 , V_6 , & ( V_5 [ 0 ] ) ) ;\r\nif ( V_6 > V_20 )\r\n{\r\nF_13 ( & ( V_5 [ 0 ] ) , & ( V_2 [ 0 ] ) , & ( V_3 [ V_6 ] ) , V_6 , & ( V_5 [ V_4 ] ) ) ;\r\nF_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nF_13 ( & ( V_5 [ 0 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ 0 ] ) , V_6 , & ( V_5 [ V_4 ] ) ) ;\r\nF_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ 0 ] ) , V_6 ) ;\r\n}\r\nelse\r\n{\r\nF_14 ( & ( V_5 [ 0 ] ) , & ( V_2 [ 0 ] ) , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nF_14 ( & ( V_5 [ V_6 ] ) , & ( V_2 [ V_6 ] ) , & ( V_3 [ 0 ] ) , V_6 ) ;\r\nF_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nF_7 ( & ( V_1 [ V_6 ] ) , & ( V_1 [ V_6 ] ) , & ( V_5 [ V_6 ] ) , V_6 ) ;\r\n}\r\n}\r\nvoid F_15 ( T_1 * V_1 , T_1 * V_2 , T_1 * V_3 , T_1 * V_21 , int V_4 ,\r\nT_1 * V_5 )\r\n{\r\nint V_18 , V_17 , V_6 , V_9 , V_10 ;\r\nint V_7 , V_22 , V_8 ;\r\nT_1 V_23 , V_24 , * V_25 , * V_26 ;\r\n#ifdef F_2\r\nprintf ( L_5 , V_4 , V_4 ) ;\r\n#endif\r\nV_6 = ( V_4 + 1 ) / 2 ;\r\nV_7 = V_8 = 0 ;\r\nV_9 = F_5 ( & ( V_2 [ 0 ] ) , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nV_10 = F_5 ( & ( V_3 [ V_6 ] ) , & ( V_3 [ 0 ] ) , V_6 ) ;\r\nswitch ( V_9 * 3 + V_10 )\r\n{\r\ncase - 4 :\r\nF_6 ( & ( V_1 [ 0 ] ) , & ( V_2 [ V_6 ] ) , & ( V_2 [ 0 ] ) , V_6 ) ;\r\nF_6 ( & ( V_1 [ V_6 ] ) , & ( V_3 [ 0 ] ) , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nbreak;\r\ncase - 3 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase - 2 :\r\nF_6 ( & ( V_1 [ 0 ] ) , & ( V_2 [ V_6 ] ) , & ( V_2 [ 0 ] ) , V_6 ) ;\r\nF_6 ( & ( V_1 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , & ( V_3 [ 0 ] ) , V_6 ) ;\r\nV_7 = 1 ;\r\nbreak;\r\ncase - 1 :\r\ncase 0 :\r\ncase 1 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase 2 :\r\nF_6 ( & ( V_1 [ 0 ] ) , & ( V_2 [ 0 ] ) , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nF_6 ( & ( V_1 [ V_6 ] ) , & ( V_3 [ 0 ] ) , & ( V_3 [ V_6 ] ) , V_6 ) ;\r\nV_7 = 1 ;\r\nbreak;\r\ncase 3 :\r\nV_8 = 1 ;\r\nbreak;\r\ncase 4 :\r\nF_6 ( & ( V_1 [ 0 ] ) , & ( V_2 [ 0 ] ) , & ( V_2 [ V_6 ] ) , V_6 ) ;\r\nF_6 ( & ( V_1 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , & ( V_3 [ 0 ] ) , V_6 ) ;\r\nbreak;\r\n}\r\nV_22 = V_7 ;\r\nF_1 ( & ( V_5 [ 0 ] ) , & ( V_1 [ 0 ] ) , & ( V_1 [ V_6 ] ) , V_6 , & ( V_5 [ V_4 ] ) ) ;\r\nF_1 ( V_1 , & ( V_2 [ V_6 ] ) , & ( V_3 [ V_6 ] ) , V_6 , & ( V_5 [ V_4 ] ) ) ;\r\nif ( V_21 != NULL )\r\n{\r\nV_25 = & ( V_5 [ V_4 + V_6 ] ) ;\r\nV_9 = F_7 ( V_25 , & ( V_1 [ 0 ] ) , & ( V_21 [ 0 ] ) , V_6 ) ;\r\n}\r\nelse\r\n{\r\nV_9 = 0 ;\r\nV_25 = & ( V_1 [ 0 ] ) ;\r\n}\r\nif ( V_7 )\r\nV_7 = F_6 ( & ( V_5 [ V_4 ] ) , V_25 , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nelse\r\n{\r\nF_7 ( & ( V_5 [ V_4 ] ) , V_25 , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nV_7 = 0 ;\r\n}\r\nif ( V_21 != NULL )\r\n{\r\nF_6 ( & ( V_5 [ V_4 + V_6 ] ) , & ( V_21 [ V_6 ] ) , & ( V_5 [ V_4 ] ) , V_6 ) ;\r\n}\r\nelse\r\n{\r\nV_25 = & ( V_5 [ V_4 + V_6 ] ) ;\r\nV_26 = & ( V_5 [ V_4 ] ) ;\r\nfor ( V_17 = 0 ; V_17 < V_6 ; V_17 ++ )\r\nV_25 [ V_17 ] = ( ( ~ V_26 [ V_17 ] ) + 1 ) & V_15 ;\r\n}\r\nif ( V_21 != NULL )\r\n{\r\nV_25 = & ( V_5 [ V_4 ] ) ;\r\nV_9 = F_7 ( V_25 , & ( V_5 [ V_4 + V_6 ] ) , & ( V_21 [ 0 ] ) , V_6 ) ;\r\n}\r\nelse\r\n{\r\nV_25 = & ( V_5 [ V_4 + V_6 ] ) ;\r\nV_9 = 0 ;\r\n}\r\nV_9 += F_7 ( & ( V_5 [ V_4 ] ) , V_25 , & ( V_1 [ 0 ] ) , V_6 ) ;\r\nif ( V_22 )\r\nV_9 -= F_6 ( & ( V_5 [ V_4 ] ) , & ( V_5 [ V_4 ] ) , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nelse\r\nV_9 += F_7 ( & ( V_5 [ V_4 ] ) , & ( V_5 [ V_4 ] ) , & ( V_5 [ 0 ] ) , V_6 ) ;\r\nV_10 = F_7 ( & ( V_1 [ 0 ] ) , & ( V_1 [ 0 ] ) , & ( V_5 [ V_4 + V_6 ] ) , V_6 ) ;\r\nV_10 += F_7 ( & ( V_1 [ 0 ] ) , & ( V_1 [ 0 ] ) , & ( V_1 [ V_6 ] ) , V_6 ) ;\r\nif ( V_22 )\r\nV_10 -= F_6 ( & ( V_1 [ 0 ] ) , & ( V_1 [ 0 ] ) , & ( V_5 [ V_6 ] ) , V_6 ) ;\r\nelse\r\nV_10 += F_7 ( & ( V_1 [ 0 ] ) , & ( V_1 [ 0 ] ) , & ( V_5 [ V_6 ] ) , V_6 ) ;\r\nif ( V_9 != 0 )\r\n{\r\nV_17 = 0 ;\r\nif ( V_9 > 0 )\r\n{\r\nV_24 = V_9 ;\r\ndo {\r\nV_23 = ( V_1 [ V_17 ] + V_24 ) & V_15 ;\r\nV_1 [ V_17 ++ ] = V_23 ;\r\nV_24 = ( V_24 > V_23 ) ;\r\n} while ( V_24 );\r\n}\r\nelse\r\n{\r\nV_24 = - V_9 ;\r\ndo {\r\nV_23 = V_1 [ V_17 ] ;\r\nV_1 [ V_17 ++ ] = ( V_23 - V_24 ) & V_15 ;\r\nV_24 = ( V_24 > V_23 ) ;\r\n} while ( V_24 );\r\n}\r\n}\r\nif ( V_10 != 0 )\r\n{\r\nV_17 = V_6 ;\r\nif ( V_10 > 0 )\r\n{\r\nV_24 = V_10 ;\r\ndo {\r\nV_23 = ( V_1 [ V_17 ] + V_24 ) & V_15 ;\r\nV_1 [ V_17 ++ ] = V_23 ;\r\nV_24 = ( V_24 > V_23 ) ;\r\n} while ( V_24 );\r\n}\r\nelse\r\n{\r\nV_24 = - V_10 ;\r\ndo {\r\nV_23 = V_1 [ V_17 ] ;\r\nV_1 [ V_17 ++ ] = ( V_23 - V_24 ) & V_15 ;\r\nV_24 = ( V_24 > V_23 ) ;\r\n} while ( V_24 );\r\n}\r\n}\r\n}
