
F103UART.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000030b8  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000078  080031c4  080031c4  000041c4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800323c  0800323c  0000505c  2**0
                  CONTENTS
  4 .ARM          00000008  0800323c  0800323c  0000423c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08003244  08003244  0000505c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08003244  08003244  00004244  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003248  08003248  00004248  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         0000005c  20000000  0800324c  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000264  2000005c  080032a8  0000505c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200002c0  080032a8  000052c0  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000505c  2**0
                  CONTENTS, READONLY
 12 .debug_info   000090e0  00000000  00000000  00005085  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001b2d  00000000  00000000  0000e165  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000828  00000000  00000000  0000fc98  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000062e  00000000  00000000  000104c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016c46  00000000  00000000  00010aee  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000a239  00000000  00000000  00027734  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00084bb6  00000000  00000000  0003196d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000b6523  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002544  00000000  00000000  000b6568  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000049  00000000  00000000  000b8aac  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	2000005c 	.word	0x2000005c
 8000128:	00000000 	.word	0x00000000
 800012c:	080031ac 	.word	0x080031ac

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	20000060 	.word	0x20000060
 8000148:	080031ac 	.word	0x080031ac

0800014c <strlen>:
 800014c:	4603      	mov	r3, r0
 800014e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000152:	2a00      	cmp	r2, #0
 8000154:	d1fb      	bne.n	800014e <strlen+0x2>
 8000156:	1a18      	subs	r0, r3, r0
 8000158:	3801      	subs	r0, #1
 800015a:	4770      	bx	lr

0800015c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800015c:	b580      	push	{r7, lr}
 800015e:	b0c2      	sub	sp, #264	@ 0x108
 8000160:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000162:	f000 fb0b 	bl	800077c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000166:	f000 f81d 	bl	80001a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800016a:	f000 f8db 	bl	8000324 <MX_GPIO_Init>
  MX_DMA_Init();
 800016e:	f000 f8b3 	bl	80002d8 <MX_DMA_Init>
  MX_CAN_Init();
 8000172:	f000 f853 	bl	800021c <MX_CAN_Init>
  MX_USART1_UART_Init();
 8000176:	f000 f885 	bl	8000284 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */
  uint8_t buffer[256];
  int count = 0;
 800017a:	2300      	movs	r3, #0
 800017c:	f8c7 3104 	str.w	r3, [r7, #260]	@ 0x104

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  UART_SendFormatted("[%d] Hello, world!\r\n", count++);
 8000180:	f8d7 3104 	ldr.w	r3, [r7, #260]	@ 0x104
 8000184:	1c5a      	adds	r2, r3, #1
 8000186:	f8c7 2104 	str.w	r2, [r7, #260]	@ 0x104
 800018a:	4619      	mov	r1, r3
 800018c:	4804      	ldr	r0, [pc, #16]	@ (80001a0 <main+0x44>)
 800018e:	f000 faa9 	bl	80006e4 <UART_SendFormatted>
	  HAL_Delay(1000);
 8000192:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8000196:	f000 fb53 	bl	8000840 <HAL_Delay>
  {
 800019a:	bf00      	nop
 800019c:	e7f0      	b.n	8000180 <main+0x24>
 800019e:	bf00      	nop
 80001a0:	080031c4 	.word	0x080031c4

080001a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80001a4:	b580      	push	{r7, lr}
 80001a6:	b090      	sub	sp, #64	@ 0x40
 80001a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80001aa:	f107 0318 	add.w	r3, r7, #24
 80001ae:	2228      	movs	r2, #40	@ 0x28
 80001b0:	2100      	movs	r1, #0
 80001b2:	4618      	mov	r0, r3
 80001b4:	f002 fb6a 	bl	800288c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80001b8:	1d3b      	adds	r3, r7, #4
 80001ba:	2200      	movs	r2, #0
 80001bc:	601a      	str	r2, [r3, #0]
 80001be:	605a      	str	r2, [r3, #4]
 80001c0:	609a      	str	r2, [r3, #8]
 80001c2:	60da      	str	r2, [r3, #12]
 80001c4:	611a      	str	r2, [r3, #16]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80001c6:	2302      	movs	r3, #2
 80001c8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80001ca:	2301      	movs	r3, #1
 80001cc:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80001ce:	2310      	movs	r3, #16
 80001d0:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80001d2:	2300      	movs	r3, #0
 80001d4:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80001d6:	f107 0318 	add.w	r3, r7, #24
 80001da:	4618      	mov	r0, r3
 80001dc:	f001 f8f6 	bl	80013cc <HAL_RCC_OscConfig>
 80001e0:	4603      	mov	r3, r0
 80001e2:	2b00      	cmp	r3, #0
 80001e4:	d001      	beq.n	80001ea <SystemClock_Config+0x46>
  {
    Error_Handler();
 80001e6:	f000 f8b3 	bl	8000350 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80001ea:	230f      	movs	r3, #15
 80001ec:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 80001ee:	2300      	movs	r3, #0
 80001f0:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80001f2:	2300      	movs	r3, #0
 80001f4:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80001f6:	2300      	movs	r3, #0
 80001f8:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80001fa:	2300      	movs	r3, #0
 80001fc:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80001fe:	1d3b      	adds	r3, r7, #4
 8000200:	2100      	movs	r1, #0
 8000202:	4618      	mov	r0, r3
 8000204:	f001 fb64 	bl	80018d0 <HAL_RCC_ClockConfig>
 8000208:	4603      	mov	r3, r0
 800020a:	2b00      	cmp	r3, #0
 800020c:	d001      	beq.n	8000212 <SystemClock_Config+0x6e>
  {
    Error_Handler();
 800020e:	f000 f89f 	bl	8000350 <Error_Handler>
  }
}
 8000212:	bf00      	nop
 8000214:	3740      	adds	r7, #64	@ 0x40
 8000216:	46bd      	mov	sp, r7
 8000218:	bd80      	pop	{r7, pc}
	...

0800021c <MX_CAN_Init>:
  * @brief CAN Initialization Function
  * @param None
  * @retval None
  */
static void MX_CAN_Init(void)
{
 800021c:	b580      	push	{r7, lr}
 800021e:	af00      	add	r7, sp, #0
  /* USER CODE END CAN_Init 0 */

  /* USER CODE BEGIN CAN_Init 1 */

  /* USER CODE END CAN_Init 1 */
  hcan.Instance = CAN1;
 8000220:	4b16      	ldr	r3, [pc, #88]	@ (800027c <MX_CAN_Init+0x60>)
 8000222:	4a17      	ldr	r2, [pc, #92]	@ (8000280 <MX_CAN_Init+0x64>)
 8000224:	601a      	str	r2, [r3, #0]
  hcan.Init.Prescaler = 16;
 8000226:	4b15      	ldr	r3, [pc, #84]	@ (800027c <MX_CAN_Init+0x60>)
 8000228:	2210      	movs	r2, #16
 800022a:	605a      	str	r2, [r3, #4]
  hcan.Init.Mode = CAN_MODE_NORMAL;
 800022c:	4b13      	ldr	r3, [pc, #76]	@ (800027c <MX_CAN_Init+0x60>)
 800022e:	2200      	movs	r2, #0
 8000230:	609a      	str	r2, [r3, #8]
  hcan.Init.SyncJumpWidth = CAN_SJW_1TQ;
 8000232:	4b12      	ldr	r3, [pc, #72]	@ (800027c <MX_CAN_Init+0x60>)
 8000234:	2200      	movs	r2, #0
 8000236:	60da      	str	r2, [r3, #12]
  hcan.Init.TimeSeg1 = CAN_BS1_1TQ;
 8000238:	4b10      	ldr	r3, [pc, #64]	@ (800027c <MX_CAN_Init+0x60>)
 800023a:	2200      	movs	r2, #0
 800023c:	611a      	str	r2, [r3, #16]
  hcan.Init.TimeSeg2 = CAN_BS2_1TQ;
 800023e:	4b0f      	ldr	r3, [pc, #60]	@ (800027c <MX_CAN_Init+0x60>)
 8000240:	2200      	movs	r2, #0
 8000242:	615a      	str	r2, [r3, #20]
  hcan.Init.TimeTriggeredMode = DISABLE;
 8000244:	4b0d      	ldr	r3, [pc, #52]	@ (800027c <MX_CAN_Init+0x60>)
 8000246:	2200      	movs	r2, #0
 8000248:	761a      	strb	r2, [r3, #24]
  hcan.Init.AutoBusOff = DISABLE;
 800024a:	4b0c      	ldr	r3, [pc, #48]	@ (800027c <MX_CAN_Init+0x60>)
 800024c:	2200      	movs	r2, #0
 800024e:	765a      	strb	r2, [r3, #25]
  hcan.Init.AutoWakeUp = DISABLE;
 8000250:	4b0a      	ldr	r3, [pc, #40]	@ (800027c <MX_CAN_Init+0x60>)
 8000252:	2200      	movs	r2, #0
 8000254:	769a      	strb	r2, [r3, #26]
  hcan.Init.AutoRetransmission = DISABLE;
 8000256:	4b09      	ldr	r3, [pc, #36]	@ (800027c <MX_CAN_Init+0x60>)
 8000258:	2200      	movs	r2, #0
 800025a:	76da      	strb	r2, [r3, #27]
  hcan.Init.ReceiveFifoLocked = DISABLE;
 800025c:	4b07      	ldr	r3, [pc, #28]	@ (800027c <MX_CAN_Init+0x60>)
 800025e:	2200      	movs	r2, #0
 8000260:	771a      	strb	r2, [r3, #28]
  hcan.Init.TransmitFifoPriority = DISABLE;
 8000262:	4b06      	ldr	r3, [pc, #24]	@ (800027c <MX_CAN_Init+0x60>)
 8000264:	2200      	movs	r2, #0
 8000266:	775a      	strb	r2, [r3, #29]
  if (HAL_CAN_Init(&hcan) != HAL_OK)
 8000268:	4804      	ldr	r0, [pc, #16]	@ (800027c <MX_CAN_Init+0x60>)
 800026a:	f000 fb0d 	bl	8000888 <HAL_CAN_Init>
 800026e:	4603      	mov	r3, r0
 8000270:	2b00      	cmp	r3, #0
 8000272:	d001      	beq.n	8000278 <MX_CAN_Init+0x5c>
  {
    Error_Handler();
 8000274:	f000 f86c 	bl	8000350 <Error_Handler>
  }
  /* USER CODE BEGIN CAN_Init 2 */

  /* USER CODE END CAN_Init 2 */

}
 8000278:	bf00      	nop
 800027a:	bd80      	pop	{r7, pc}
 800027c:	20000078 	.word	0x20000078
 8000280:	40006400 	.word	0x40006400

08000284 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000284:	b580      	push	{r7, lr}
 8000286:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000288:	4b11      	ldr	r3, [pc, #68]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 800028a:	4a12      	ldr	r2, [pc, #72]	@ (80002d4 <MX_USART1_UART_Init+0x50>)
 800028c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 800028e:	4b10      	ldr	r3, [pc, #64]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 8000290:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000294:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000296:	4b0e      	ldr	r3, [pc, #56]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 8000298:	2200      	movs	r2, #0
 800029a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 800029c:	4b0c      	ldr	r3, [pc, #48]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 800029e:	2200      	movs	r2, #0
 80002a0:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 80002a2:	4b0b      	ldr	r3, [pc, #44]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 80002a4:	2200      	movs	r2, #0
 80002a6:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 80002a8:	4b09      	ldr	r3, [pc, #36]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 80002aa:	220c      	movs	r2, #12
 80002ac:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80002ae:	4b08      	ldr	r3, [pc, #32]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 80002b0:	2200      	movs	r2, #0
 80002b2:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 80002b4:	4b06      	ldr	r3, [pc, #24]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 80002b6:	2200      	movs	r2, #0
 80002b8:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 80002ba:	4805      	ldr	r0, [pc, #20]	@ (80002d0 <MX_USART1_UART_Init+0x4c>)
 80002bc:	f001 fc96 	bl	8001bec <HAL_UART_Init>
 80002c0:	4603      	mov	r3, r0
 80002c2:	2b00      	cmp	r3, #0
 80002c4:	d001      	beq.n	80002ca <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 80002c6:	f000 f843 	bl	8000350 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80002ca:	bf00      	nop
 80002cc:	bd80      	pop	{r7, pc}
 80002ce:	bf00      	nop
 80002d0:	200000a0 	.word	0x200000a0
 80002d4:	40013800 	.word	0x40013800

080002d8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80002d8:	b580      	push	{r7, lr}
 80002da:	b082      	sub	sp, #8
 80002dc:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMA1_CLK_ENABLE();
 80002de:	4b10      	ldr	r3, [pc, #64]	@ (8000320 <MX_DMA_Init+0x48>)
 80002e0:	695b      	ldr	r3, [r3, #20]
 80002e2:	4a0f      	ldr	r2, [pc, #60]	@ (8000320 <MX_DMA_Init+0x48>)
 80002e4:	f043 0301 	orr.w	r3, r3, #1
 80002e8:	6153      	str	r3, [r2, #20]
 80002ea:	4b0d      	ldr	r3, [pc, #52]	@ (8000320 <MX_DMA_Init+0x48>)
 80002ec:	695b      	ldr	r3, [r3, #20]
 80002ee:	f003 0301 	and.w	r3, r3, #1
 80002f2:	607b      	str	r3, [r7, #4]
 80002f4:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel4_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel4_IRQn, 0, 0);
 80002f6:	2200      	movs	r2, #0
 80002f8:	2100      	movs	r1, #0
 80002fa:	200e      	movs	r0, #14
 80002fc:	f000 fc97 	bl	8000c2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel4_IRQn);
 8000300:	200e      	movs	r0, #14
 8000302:	f000 fcb0 	bl	8000c66 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel5_IRQn, 0, 0);
 8000306:	2200      	movs	r2, #0
 8000308:	2100      	movs	r1, #0
 800030a:	200f      	movs	r0, #15
 800030c:	f000 fc8f 	bl	8000c2e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel5_IRQn);
 8000310:	200f      	movs	r0, #15
 8000312:	f000 fca8 	bl	8000c66 <HAL_NVIC_EnableIRQ>

}
 8000316:	bf00      	nop
 8000318:	3708      	adds	r7, #8
 800031a:	46bd      	mov	sp, r7
 800031c:	bd80      	pop	{r7, pc}
 800031e:	bf00      	nop
 8000320:	40021000 	.word	0x40021000

08000324 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000324:	b480      	push	{r7}
 8000326:	b083      	sub	sp, #12
 8000328:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOA_CLK_ENABLE();
 800032a:	4b08      	ldr	r3, [pc, #32]	@ (800034c <MX_GPIO_Init+0x28>)
 800032c:	699b      	ldr	r3, [r3, #24]
 800032e:	4a07      	ldr	r2, [pc, #28]	@ (800034c <MX_GPIO_Init+0x28>)
 8000330:	f043 0304 	orr.w	r3, r3, #4
 8000334:	6193      	str	r3, [r2, #24]
 8000336:	4b05      	ldr	r3, [pc, #20]	@ (800034c <MX_GPIO_Init+0x28>)
 8000338:	699b      	ldr	r3, [r3, #24]
 800033a:	f003 0304 	and.w	r3, r3, #4
 800033e:	607b      	str	r3, [r7, #4]
 8000340:	687b      	ldr	r3, [r7, #4]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8000342:	bf00      	nop
 8000344:	370c      	adds	r7, #12
 8000346:	46bd      	mov	sp, r7
 8000348:	bc80      	pop	{r7}
 800034a:	4770      	bx	lr
 800034c:	40021000 	.word	0x40021000

08000350 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000354:	b672      	cpsid	i
}
 8000356:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8000358:	bf00      	nop
 800035a:	e7fd      	b.n	8000358 <Error_Handler+0x8>

0800035c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800035c:	b480      	push	{r7}
 800035e:	b085      	sub	sp, #20
 8000360:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8000362:	4b15      	ldr	r3, [pc, #84]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000364:	699b      	ldr	r3, [r3, #24]
 8000366:	4a14      	ldr	r2, [pc, #80]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000368:	f043 0301 	orr.w	r3, r3, #1
 800036c:	6193      	str	r3, [r2, #24]
 800036e:	4b12      	ldr	r3, [pc, #72]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000370:	699b      	ldr	r3, [r3, #24]
 8000372:	f003 0301 	and.w	r3, r3, #1
 8000376:	60bb      	str	r3, [r7, #8]
 8000378:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 800037a:	4b0f      	ldr	r3, [pc, #60]	@ (80003b8 <HAL_MspInit+0x5c>)
 800037c:	69db      	ldr	r3, [r3, #28]
 800037e:	4a0e      	ldr	r2, [pc, #56]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000380:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8000384:	61d3      	str	r3, [r2, #28]
 8000386:	4b0c      	ldr	r3, [pc, #48]	@ (80003b8 <HAL_MspInit+0x5c>)
 8000388:	69db      	ldr	r3, [r3, #28]
 800038a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800038e:	607b      	str	r3, [r7, #4]
 8000390:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 8000392:	4b0a      	ldr	r3, [pc, #40]	@ (80003bc <HAL_MspInit+0x60>)
 8000394:	685b      	ldr	r3, [r3, #4]
 8000396:	60fb      	str	r3, [r7, #12]
 8000398:	68fb      	ldr	r3, [r7, #12]
 800039a:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 800039e:	60fb      	str	r3, [r7, #12]
 80003a0:	68fb      	ldr	r3, [r7, #12]
 80003a2:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80003a6:	60fb      	str	r3, [r7, #12]
 80003a8:	4a04      	ldr	r2, [pc, #16]	@ (80003bc <HAL_MspInit+0x60>)
 80003aa:	68fb      	ldr	r3, [r7, #12]
 80003ac:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80003ae:	bf00      	nop
 80003b0:	3714      	adds	r7, #20
 80003b2:	46bd      	mov	sp, r7
 80003b4:	bc80      	pop	{r7}
 80003b6:	4770      	bx	lr
 80003b8:	40021000 	.word	0x40021000
 80003bc:	40010000 	.word	0x40010000

080003c0 <HAL_CAN_MspInit>:
* This function configures the hardware resources used in this example
* @param hcan: CAN handle pointer
* @retval None
*/
void HAL_CAN_MspInit(CAN_HandleTypeDef* hcan)
{
 80003c0:	b580      	push	{r7, lr}
 80003c2:	b088      	sub	sp, #32
 80003c4:	af00      	add	r7, sp, #0
 80003c6:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80003c8:	f107 0310 	add.w	r3, r7, #16
 80003cc:	2200      	movs	r2, #0
 80003ce:	601a      	str	r2, [r3, #0]
 80003d0:	605a      	str	r2, [r3, #4]
 80003d2:	609a      	str	r2, [r3, #8]
 80003d4:	60da      	str	r2, [r3, #12]
  if(hcan->Instance==CAN1)
 80003d6:	687b      	ldr	r3, [r7, #4]
 80003d8:	681b      	ldr	r3, [r3, #0]
 80003da:	4a1c      	ldr	r2, [pc, #112]	@ (800044c <HAL_CAN_MspInit+0x8c>)
 80003dc:	4293      	cmp	r3, r2
 80003de:	d131      	bne.n	8000444 <HAL_CAN_MspInit+0x84>
  {
  /* USER CODE BEGIN CAN1_MspInit 0 */

  /* USER CODE END CAN1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CAN1_CLK_ENABLE();
 80003e0:	4b1b      	ldr	r3, [pc, #108]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 80003e2:	69db      	ldr	r3, [r3, #28]
 80003e4:	4a1a      	ldr	r2, [pc, #104]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 80003e6:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80003ea:	61d3      	str	r3, [r2, #28]
 80003ec:	4b18      	ldr	r3, [pc, #96]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 80003ee:	69db      	ldr	r3, [r3, #28]
 80003f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80003f4:	60fb      	str	r3, [r7, #12]
 80003f6:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80003f8:	4b15      	ldr	r3, [pc, #84]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 80003fa:	699b      	ldr	r3, [r3, #24]
 80003fc:	4a14      	ldr	r2, [pc, #80]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 80003fe:	f043 0304 	orr.w	r3, r3, #4
 8000402:	6193      	str	r3, [r2, #24]
 8000404:	4b12      	ldr	r3, [pc, #72]	@ (8000450 <HAL_CAN_MspInit+0x90>)
 8000406:	699b      	ldr	r3, [r3, #24]
 8000408:	f003 0304 	and.w	r3, r3, #4
 800040c:	60bb      	str	r3, [r7, #8]
 800040e:	68bb      	ldr	r3, [r7, #8]
    /**CAN GPIO Configuration
    PA11     ------> CAN_RX
    PA12     ------> CAN_TX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 8000410:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8000414:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000416:	2300      	movs	r3, #0
 8000418:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800041a:	2300      	movs	r3, #0
 800041c:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800041e:	f107 0310 	add.w	r3, r7, #16
 8000422:	4619      	mov	r1, r3
 8000424:	480b      	ldr	r0, [pc, #44]	@ (8000454 <HAL_CAN_MspInit+0x94>)
 8000426:	f000 fe4d 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_12;
 800042a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800042e:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000430:	2302      	movs	r3, #2
 8000432:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8000434:	2303      	movs	r3, #3
 8000436:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000438:	f107 0310 	add.w	r3, r7, #16
 800043c:	4619      	mov	r1, r3
 800043e:	4805      	ldr	r0, [pc, #20]	@ (8000454 <HAL_CAN_MspInit+0x94>)
 8000440:	f000 fe40 	bl	80010c4 <HAL_GPIO_Init>

  /* USER CODE END CAN1_MspInit 1 */

  }

}
 8000444:	bf00      	nop
 8000446:	3720      	adds	r7, #32
 8000448:	46bd      	mov	sp, r7
 800044a:	bd80      	pop	{r7, pc}
 800044c:	40006400 	.word	0x40006400
 8000450:	40021000 	.word	0x40021000
 8000454:	40010800 	.word	0x40010800

08000458 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8000458:	b580      	push	{r7, lr}
 800045a:	b088      	sub	sp, #32
 800045c:	af00      	add	r7, sp, #0
 800045e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000460:	f107 0310 	add.w	r3, r7, #16
 8000464:	2200      	movs	r2, #0
 8000466:	601a      	str	r2, [r3, #0]
 8000468:	605a      	str	r2, [r3, #4]
 800046a:	609a      	str	r2, [r3, #8]
 800046c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 800046e:	687b      	ldr	r3, [r7, #4]
 8000470:	681b      	ldr	r3, [r3, #0]
 8000472:	4a47      	ldr	r2, [pc, #284]	@ (8000590 <HAL_UART_MspInit+0x138>)
 8000474:	4293      	cmp	r3, r2
 8000476:	f040 8086 	bne.w	8000586 <HAL_UART_MspInit+0x12e>
  {
  /* USER CODE BEGIN USART1_MspInit 0 */

  /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800047a:	4b46      	ldr	r3, [pc, #280]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 800047c:	699b      	ldr	r3, [r3, #24]
 800047e:	4a45      	ldr	r2, [pc, #276]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 8000480:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8000484:	6193      	str	r3, [r2, #24]
 8000486:	4b43      	ldr	r3, [pc, #268]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 8000488:	699b      	ldr	r3, [r3, #24]
 800048a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800048e:	60fb      	str	r3, [r7, #12]
 8000490:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8000492:	4b40      	ldr	r3, [pc, #256]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 8000494:	699b      	ldr	r3, [r3, #24]
 8000496:	4a3f      	ldr	r2, [pc, #252]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 8000498:	f043 0304 	orr.w	r3, r3, #4
 800049c:	6193      	str	r3, [r2, #24]
 800049e:	4b3d      	ldr	r3, [pc, #244]	@ (8000594 <HAL_UART_MspInit+0x13c>)
 80004a0:	699b      	ldr	r3, [r3, #24]
 80004a2:	f003 0304 	and.w	r3, r3, #4
 80004a6:	60bb      	str	r3, [r7, #8]
 80004a8:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 80004aa:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80004ae:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80004b0:	2302      	movs	r3, #2
 80004b2:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80004b4:	2303      	movs	r3, #3
 80004b6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004b8:	f107 0310 	add.w	r3, r7, #16
 80004bc:	4619      	mov	r1, r3
 80004be:	4836      	ldr	r0, [pc, #216]	@ (8000598 <HAL_UART_MspInit+0x140>)
 80004c0:	f000 fe00 	bl	80010c4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 80004c4:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80004c8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80004ca:	2300      	movs	r3, #0
 80004cc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80004ce:	2300      	movs	r3, #0
 80004d0:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80004d2:	f107 0310 	add.w	r3, r7, #16
 80004d6:	4619      	mov	r1, r3
 80004d8:	482f      	ldr	r0, [pc, #188]	@ (8000598 <HAL_UART_MspInit+0x140>)
 80004da:	f000 fdf3 	bl	80010c4 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA1_Channel5;
 80004de:	4b2f      	ldr	r3, [pc, #188]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004e0:	4a2f      	ldr	r2, [pc, #188]	@ (80005a0 <HAL_UART_MspInit+0x148>)
 80004e2:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80004e4:	4b2d      	ldr	r3, [pc, #180]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004e6:	2200      	movs	r2, #0
 80004e8:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 80004ea:	4b2c      	ldr	r3, [pc, #176]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004ec:	2200      	movs	r2, #0
 80004ee:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 80004f0:	4b2a      	ldr	r3, [pc, #168]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004f2:	2280      	movs	r2, #128	@ 0x80
 80004f4:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 80004f6:	4b29      	ldr	r3, [pc, #164]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004f8:	2200      	movs	r2, #0
 80004fa:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80004fc:	4b27      	ldr	r3, [pc, #156]	@ (800059c <HAL_UART_MspInit+0x144>)
 80004fe:	2200      	movs	r2, #0
 8000500:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8000502:	4b26      	ldr	r3, [pc, #152]	@ (800059c <HAL_UART_MspInit+0x144>)
 8000504:	2200      	movs	r2, #0
 8000506:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 8000508:	4b24      	ldr	r3, [pc, #144]	@ (800059c <HAL_UART_MspInit+0x144>)
 800050a:	2200      	movs	r2, #0
 800050c:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 800050e:	4823      	ldr	r0, [pc, #140]	@ (800059c <HAL_UART_MspInit+0x144>)
 8000510:	f000 fbc4 	bl	8000c9c <HAL_DMA_Init>
 8000514:	4603      	mov	r3, r0
 8000516:	2b00      	cmp	r3, #0
 8000518:	d001      	beq.n	800051e <HAL_UART_MspInit+0xc6>
    {
      Error_Handler();
 800051a:	f7ff ff19 	bl	8000350 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 800051e:	687b      	ldr	r3, [r7, #4]
 8000520:	4a1e      	ldr	r2, [pc, #120]	@ (800059c <HAL_UART_MspInit+0x144>)
 8000522:	63da      	str	r2, [r3, #60]	@ 0x3c
 8000524:	4a1d      	ldr	r2, [pc, #116]	@ (800059c <HAL_UART_MspInit+0x144>)
 8000526:	687b      	ldr	r3, [r7, #4]
 8000528:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA1_Channel4;
 800052a:	4b1e      	ldr	r3, [pc, #120]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 800052c:	4a1e      	ldr	r2, [pc, #120]	@ (80005a8 <HAL_UART_MspInit+0x150>)
 800052e:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8000530:	4b1c      	ldr	r3, [pc, #112]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000532:	2210      	movs	r2, #16
 8000534:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8000536:	4b1b      	ldr	r3, [pc, #108]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000538:	2200      	movs	r2, #0
 800053a:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 800053c:	4b19      	ldr	r3, [pc, #100]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 800053e:	2280      	movs	r2, #128	@ 0x80
 8000540:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8000542:	4b18      	ldr	r3, [pc, #96]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000544:	2200      	movs	r2, #0
 8000546:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8000548:	4b16      	ldr	r3, [pc, #88]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 800054a:	2200      	movs	r2, #0
 800054c:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 800054e:	4b15      	ldr	r3, [pc, #84]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000550:	2200      	movs	r2, #0
 8000552:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8000554:	4b13      	ldr	r3, [pc, #76]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000556:	2200      	movs	r2, #0
 8000558:	61da      	str	r2, [r3, #28]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 800055a:	4812      	ldr	r0, [pc, #72]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 800055c:	f000 fb9e 	bl	8000c9c <HAL_DMA_Init>
 8000560:	4603      	mov	r3, r0
 8000562:	2b00      	cmp	r3, #0
 8000564:	d001      	beq.n	800056a <HAL_UART_MspInit+0x112>
    {
      Error_Handler();
 8000566:	f7ff fef3 	bl	8000350 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 800056a:	687b      	ldr	r3, [r7, #4]
 800056c:	4a0d      	ldr	r2, [pc, #52]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 800056e:	639a      	str	r2, [r3, #56]	@ 0x38
 8000570:	4a0c      	ldr	r2, [pc, #48]	@ (80005a4 <HAL_UART_MspInit+0x14c>)
 8000572:	687b      	ldr	r3, [r7, #4]
 8000574:	6253      	str	r3, [r2, #36]	@ 0x24

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8000576:	2200      	movs	r2, #0
 8000578:	2100      	movs	r1, #0
 800057a:	2025      	movs	r0, #37	@ 0x25
 800057c:	f000 fb57 	bl	8000c2e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8000580:	2025      	movs	r0, #37	@ 0x25
 8000582:	f000 fb70 	bl	8000c66 <HAL_NVIC_EnableIRQ>

  /* USER CODE END USART1_MspInit 1 */

  }

}
 8000586:	bf00      	nop
 8000588:	3720      	adds	r7, #32
 800058a:	46bd      	mov	sp, r7
 800058c:	bd80      	pop	{r7, pc}
 800058e:	bf00      	nop
 8000590:	40013800 	.word	0x40013800
 8000594:	40021000 	.word	0x40021000
 8000598:	40010800 	.word	0x40010800
 800059c:	200000e8 	.word	0x200000e8
 80005a0:	40020058 	.word	0x40020058
 80005a4:	2000012c 	.word	0x2000012c
 80005a8:	40020044 	.word	0x40020044

080005ac <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80005ac:	b480      	push	{r7}
 80005ae:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80005b0:	bf00      	nop
 80005b2:	e7fd      	b.n	80005b0 <NMI_Handler+0x4>

080005b4 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80005b4:	b480      	push	{r7}
 80005b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80005b8:	bf00      	nop
 80005ba:	e7fd      	b.n	80005b8 <HardFault_Handler+0x4>

080005bc <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80005bc:	b480      	push	{r7}
 80005be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80005c0:	bf00      	nop
 80005c2:	e7fd      	b.n	80005c0 <MemManage_Handler+0x4>

080005c4 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80005c4:	b480      	push	{r7}
 80005c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80005c8:	bf00      	nop
 80005ca:	e7fd      	b.n	80005c8 <BusFault_Handler+0x4>

080005cc <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80005cc:	b480      	push	{r7}
 80005ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80005d0:	bf00      	nop
 80005d2:	e7fd      	b.n	80005d0 <UsageFault_Handler+0x4>

080005d4 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80005d4:	b480      	push	{r7}
 80005d6:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80005d8:	bf00      	nop
 80005da:	46bd      	mov	sp, r7
 80005dc:	bc80      	pop	{r7}
 80005de:	4770      	bx	lr

080005e0 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80005e0:	b480      	push	{r7}
 80005e2:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80005e4:	bf00      	nop
 80005e6:	46bd      	mov	sp, r7
 80005e8:	bc80      	pop	{r7}
 80005ea:	4770      	bx	lr

080005ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80005ec:	b480      	push	{r7}
 80005ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80005f0:	bf00      	nop
 80005f2:	46bd      	mov	sp, r7
 80005f4:	bc80      	pop	{r7}
 80005f6:	4770      	bx	lr

080005f8 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80005f8:	b580      	push	{r7, lr}
 80005fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80005fc:	f000 f904 	bl	8000808 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8000600:	bf00      	nop
 8000602:	bd80      	pop	{r7, pc}

08000604 <DMA1_Channel4_IRQHandler>:

/**
  * @brief This function handles DMA1 channel4 global interrupt.
  */
void DMA1_Channel4_IRQHandler(void)
{
 8000604:	b580      	push	{r7, lr}
 8000606:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel4_IRQn 0 */

  /* USER CODE END DMA1_Channel4_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8000608:	4802      	ldr	r0, [pc, #8]	@ (8000614 <DMA1_Channel4_IRQHandler+0x10>)
 800060a:	f000 fc55 	bl	8000eb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel4_IRQn 1 */

  /* USER CODE END DMA1_Channel4_IRQn 1 */
}
 800060e:	bf00      	nop
 8000610:	bd80      	pop	{r7, pc}
 8000612:	bf00      	nop
 8000614:	2000012c 	.word	0x2000012c

08000618 <DMA1_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA1 channel5 global interrupt.
  */
void DMA1_Channel5_IRQHandler(void)
{
 8000618:	b580      	push	{r7, lr}
 800061a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel5_IRQn 0 */

  /* USER CODE END DMA1_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 800061c:	4802      	ldr	r0, [pc, #8]	@ (8000628 <DMA1_Channel5_IRQHandler+0x10>)
 800061e:	f000 fc4b 	bl	8000eb8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel5_IRQn 1 */

  /* USER CODE END DMA1_Channel5_IRQn 1 */
}
 8000622:	bf00      	nop
 8000624:	bd80      	pop	{r7, pc}
 8000626:	bf00      	nop
 8000628:	200000e8 	.word	0x200000e8

0800062c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800062c:	b580      	push	{r7, lr}
 800062e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8000630:	4802      	ldr	r0, [pc, #8]	@ (800063c <USART1_IRQHandler+0x10>)
 8000632:	f001 fbb7 	bl	8001da4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8000636:	bf00      	nop
 8000638:	bd80      	pop	{r7, pc}
 800063a:	bf00      	nop
 800063c:	200000a0 	.word	0x200000a0

08000640 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8000640:	b580      	push	{r7, lr}
 8000642:	b086      	sub	sp, #24
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8000648:	4a14      	ldr	r2, [pc, #80]	@ (800069c <_sbrk+0x5c>)
 800064a:	4b15      	ldr	r3, [pc, #84]	@ (80006a0 <_sbrk+0x60>)
 800064c:	1ad3      	subs	r3, r2, r3
 800064e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8000650:	697b      	ldr	r3, [r7, #20]
 8000652:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8000654:	4b13      	ldr	r3, [pc, #76]	@ (80006a4 <_sbrk+0x64>)
 8000656:	681b      	ldr	r3, [r3, #0]
 8000658:	2b00      	cmp	r3, #0
 800065a:	d102      	bne.n	8000662 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800065c:	4b11      	ldr	r3, [pc, #68]	@ (80006a4 <_sbrk+0x64>)
 800065e:	4a12      	ldr	r2, [pc, #72]	@ (80006a8 <_sbrk+0x68>)
 8000660:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8000662:	4b10      	ldr	r3, [pc, #64]	@ (80006a4 <_sbrk+0x64>)
 8000664:	681a      	ldr	r2, [r3, #0]
 8000666:	687b      	ldr	r3, [r7, #4]
 8000668:	4413      	add	r3, r2
 800066a:	693a      	ldr	r2, [r7, #16]
 800066c:	429a      	cmp	r2, r3
 800066e:	d207      	bcs.n	8000680 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8000670:	f002 f914 	bl	800289c <__errno>
 8000674:	4603      	mov	r3, r0
 8000676:	220c      	movs	r2, #12
 8000678:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800067a:	f04f 33ff 	mov.w	r3, #4294967295
 800067e:	e009      	b.n	8000694 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8000680:	4b08      	ldr	r3, [pc, #32]	@ (80006a4 <_sbrk+0x64>)
 8000682:	681b      	ldr	r3, [r3, #0]
 8000684:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8000686:	4b07      	ldr	r3, [pc, #28]	@ (80006a4 <_sbrk+0x64>)
 8000688:	681a      	ldr	r2, [r3, #0]
 800068a:	687b      	ldr	r3, [r7, #4]
 800068c:	4413      	add	r3, r2
 800068e:	4a05      	ldr	r2, [pc, #20]	@ (80006a4 <_sbrk+0x64>)
 8000690:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8000692:	68fb      	ldr	r3, [r7, #12]
}
 8000694:	4618      	mov	r0, r3
 8000696:	3718      	adds	r7, #24
 8000698:	46bd      	mov	sp, r7
 800069a:	bd80      	pop	{r7, pc}
 800069c:	20005000 	.word	0x20005000
 80006a0:	00000400 	.word	0x00000400
 80006a4:	20000170 	.word	0x20000170
 80006a8:	200002c0 	.word	0x200002c0

080006ac <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 80006ac:	b480      	push	{r7}
 80006ae:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80006b0:	bf00      	nop
 80006b2:	46bd      	mov	sp, r7
 80006b4:	bc80      	pop	{r7}
 80006b6:	4770      	bx	lr

080006b8 <UART_SendString>:

// 외부 선언 (main.c에 생성된 huart1 사용)
extern UART_HandleTypeDef huart1;

void UART_SendString(const char* str)
{
 80006b8:	b580      	push	{r7, lr}
 80006ba:	b082      	sub	sp, #8
 80006bc:	af00      	add	r7, sp, #0
 80006be:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)str, strlen(str), HAL_MAX_DELAY);
 80006c0:	6878      	ldr	r0, [r7, #4]
 80006c2:	f7ff fd43 	bl	800014c <strlen>
 80006c6:	4603      	mov	r3, r0
 80006c8:	b29a      	uxth	r2, r3
 80006ca:	f04f 33ff 	mov.w	r3, #4294967295
 80006ce:	6879      	ldr	r1, [r7, #4]
 80006d0:	4803      	ldr	r0, [pc, #12]	@ (80006e0 <UART_SendString+0x28>)
 80006d2:	f001 fadb 	bl	8001c8c <HAL_UART_Transmit>
}
 80006d6:	bf00      	nop
 80006d8:	3708      	adds	r7, #8
 80006da:	46bd      	mov	sp, r7
 80006dc:	bd80      	pop	{r7, pc}
 80006de:	bf00      	nop
 80006e0:	200000a0 	.word	0x200000a0

080006e4 <UART_SendFormatted>:

void UART_SendFormatted(const char* format, ...)
{
 80006e4:	b40f      	push	{r0, r1, r2, r3}
 80006e6:	b580      	push	{r7, lr}
 80006e8:	b0c2      	sub	sp, #264	@ 0x108
 80006ea:	af00      	add	r7, sp, #0
    char buffer[256];
    va_list args;
    va_start(args, format);
 80006ec:	f507 728a 	add.w	r2, r7, #276	@ 0x114
 80006f0:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006f4:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 80006f8:	601a      	str	r2, [r3, #0]
    vsnprintf(buffer, sizeof(buffer), format, args);
 80006fa:	f507 7384 	add.w	r3, r7, #264	@ 0x108
 80006fe:	f5a3 7382 	sub.w	r3, r3, #260	@ 0x104
 8000702:	f107 0008 	add.w	r0, r7, #8
 8000706:	681b      	ldr	r3, [r3, #0]
 8000708:	f8d7 2110 	ldr.w	r2, [r7, #272]	@ 0x110
 800070c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000710:	f002 f8ae 	bl	8002870 <vsniprintf>
    va_end(args);
    UART_SendString(buffer);
 8000714:	f107 0308 	add.w	r3, r7, #8
 8000718:	4618      	mov	r0, r3
 800071a:	f7ff ffcd 	bl	80006b8 <UART_SendString>
}
 800071e:	bf00      	nop
 8000720:	f507 7784 	add.w	r7, r7, #264	@ 0x108
 8000724:	46bd      	mov	sp, r7
 8000726:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 800072a:	b004      	add	sp, #16
 800072c:	4770      	bx	lr
	...

08000730 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8000730:	f7ff ffbc 	bl	80006ac <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8000734:	480b      	ldr	r0, [pc, #44]	@ (8000764 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8000736:	490c      	ldr	r1, [pc, #48]	@ (8000768 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8000738:	4a0c      	ldr	r2, [pc, #48]	@ (800076c <LoopFillZerobss+0x16>)
  movs r3, #0
 800073a:	2300      	movs	r3, #0
  b LoopCopyDataInit
 800073c:	e002      	b.n	8000744 <LoopCopyDataInit>

0800073e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800073e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8000740:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8000742:	3304      	adds	r3, #4

08000744 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8000744:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8000746:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8000748:	d3f9      	bcc.n	800073e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800074a:	4a09      	ldr	r2, [pc, #36]	@ (8000770 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 800074c:	4c09      	ldr	r4, [pc, #36]	@ (8000774 <LoopFillZerobss+0x1e>)
  movs r3, #0
 800074e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8000750:	e001      	b.n	8000756 <LoopFillZerobss>

08000752 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8000752:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8000754:	3204      	adds	r2, #4

08000756 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8000756:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8000758:	d3fb      	bcc.n	8000752 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800075a:	f002 f8a5 	bl	80028a8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 800075e:	f7ff fcfd 	bl	800015c <main>
  bx lr
 8000762:	4770      	bx	lr
  ldr r0, =_sdata
 8000764:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8000768:	2000005c 	.word	0x2000005c
  ldr r2, =_sidata
 800076c:	0800324c 	.word	0x0800324c
  ldr r2, =_sbss
 8000770:	2000005c 	.word	0x2000005c
  ldr r4, =_ebss
 8000774:	200002c0 	.word	0x200002c0

08000778 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8000778:	e7fe      	b.n	8000778 <ADC1_2_IRQHandler>
	...

0800077c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800077c:	b580      	push	{r7, lr}
 800077e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000780:	4b08      	ldr	r3, [pc, #32]	@ (80007a4 <HAL_Init+0x28>)
 8000782:	681b      	ldr	r3, [r3, #0]
 8000784:	4a07      	ldr	r2, [pc, #28]	@ (80007a4 <HAL_Init+0x28>)
 8000786:	f043 0310 	orr.w	r3, r3, #16
 800078a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 800078c:	2003      	movs	r0, #3
 800078e:	f000 fa43 	bl	8000c18 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000792:	200f      	movs	r0, #15
 8000794:	f000 f808 	bl	80007a8 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000798:	f7ff fde0 	bl	800035c <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800079c:	2300      	movs	r3, #0
}
 800079e:	4618      	mov	r0, r3
 80007a0:	bd80      	pop	{r7, pc}
 80007a2:	bf00      	nop
 80007a4:	40022000 	.word	0x40022000

080007a8 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80007a8:	b580      	push	{r7, lr}
 80007aa:	b082      	sub	sp, #8
 80007ac:	af00      	add	r7, sp, #0
 80007ae:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80007b0:	4b12      	ldr	r3, [pc, #72]	@ (80007fc <HAL_InitTick+0x54>)
 80007b2:	681a      	ldr	r2, [r3, #0]
 80007b4:	4b12      	ldr	r3, [pc, #72]	@ (8000800 <HAL_InitTick+0x58>)
 80007b6:	781b      	ldrb	r3, [r3, #0]
 80007b8:	4619      	mov	r1, r3
 80007ba:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80007be:	fbb3 f3f1 	udiv	r3, r3, r1
 80007c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80007c6:	4618      	mov	r0, r3
 80007c8:	f000 fa5b 	bl	8000c82 <HAL_SYSTICK_Config>
 80007cc:	4603      	mov	r3, r0
 80007ce:	2b00      	cmp	r3, #0
 80007d0:	d001      	beq.n	80007d6 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 80007d2:	2301      	movs	r3, #1
 80007d4:	e00e      	b.n	80007f4 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80007d6:	687b      	ldr	r3, [r7, #4]
 80007d8:	2b0f      	cmp	r3, #15
 80007da:	d80a      	bhi.n	80007f2 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80007dc:	2200      	movs	r2, #0
 80007de:	6879      	ldr	r1, [r7, #4]
 80007e0:	f04f 30ff 	mov.w	r0, #4294967295
 80007e4:	f000 fa23 	bl	8000c2e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 80007e8:	4a06      	ldr	r2, [pc, #24]	@ (8000804 <HAL_InitTick+0x5c>)
 80007ea:	687b      	ldr	r3, [r7, #4]
 80007ec:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 80007ee:	2300      	movs	r3, #0
 80007f0:	e000      	b.n	80007f4 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 80007f2:	2301      	movs	r3, #1
}
 80007f4:	4618      	mov	r0, r3
 80007f6:	3708      	adds	r7, #8
 80007f8:	46bd      	mov	sp, r7
 80007fa:	bd80      	pop	{r7, pc}
 80007fc:	20000000 	.word	0x20000000
 8000800:	20000008 	.word	0x20000008
 8000804:	20000004 	.word	0x20000004

08000808 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000808:	b480      	push	{r7}
 800080a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800080c:	4b05      	ldr	r3, [pc, #20]	@ (8000824 <HAL_IncTick+0x1c>)
 800080e:	781b      	ldrb	r3, [r3, #0]
 8000810:	461a      	mov	r2, r3
 8000812:	4b05      	ldr	r3, [pc, #20]	@ (8000828 <HAL_IncTick+0x20>)
 8000814:	681b      	ldr	r3, [r3, #0]
 8000816:	4413      	add	r3, r2
 8000818:	4a03      	ldr	r2, [pc, #12]	@ (8000828 <HAL_IncTick+0x20>)
 800081a:	6013      	str	r3, [r2, #0]
}
 800081c:	bf00      	nop
 800081e:	46bd      	mov	sp, r7
 8000820:	bc80      	pop	{r7}
 8000822:	4770      	bx	lr
 8000824:	20000008 	.word	0x20000008
 8000828:	20000174 	.word	0x20000174

0800082c <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800082c:	b480      	push	{r7}
 800082e:	af00      	add	r7, sp, #0
  return uwTick;
 8000830:	4b02      	ldr	r3, [pc, #8]	@ (800083c <HAL_GetTick+0x10>)
 8000832:	681b      	ldr	r3, [r3, #0]
}
 8000834:	4618      	mov	r0, r3
 8000836:	46bd      	mov	sp, r7
 8000838:	bc80      	pop	{r7}
 800083a:	4770      	bx	lr
 800083c:	20000174 	.word	0x20000174

08000840 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b084      	sub	sp, #16
 8000844:	af00      	add	r7, sp, #0
 8000846:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8000848:	f7ff fff0 	bl	800082c <HAL_GetTick>
 800084c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800084e:	687b      	ldr	r3, [r7, #4]
 8000850:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8000852:	68fb      	ldr	r3, [r7, #12]
 8000854:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000858:	d005      	beq.n	8000866 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 800085a:	4b0a      	ldr	r3, [pc, #40]	@ (8000884 <HAL_Delay+0x44>)
 800085c:	781b      	ldrb	r3, [r3, #0]
 800085e:	461a      	mov	r2, r3
 8000860:	68fb      	ldr	r3, [r7, #12]
 8000862:	4413      	add	r3, r2
 8000864:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8000866:	bf00      	nop
 8000868:	f7ff ffe0 	bl	800082c <HAL_GetTick>
 800086c:	4602      	mov	r2, r0
 800086e:	68bb      	ldr	r3, [r7, #8]
 8000870:	1ad3      	subs	r3, r2, r3
 8000872:	68fa      	ldr	r2, [r7, #12]
 8000874:	429a      	cmp	r2, r3
 8000876:	d8f7      	bhi.n	8000868 <HAL_Delay+0x28>
  {
  }
}
 8000878:	bf00      	nop
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	20000008 	.word	0x20000008

08000888 <HAL_CAN_Init>:
  * @param  hcan pointer to a CAN_HandleTypeDef structure that contains
  *         the configuration information for the specified CAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CAN_Init(CAN_HandleTypeDef *hcan)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b084      	sub	sp, #16
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check CAN handle */
  if (hcan == NULL)
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	2b00      	cmp	r3, #0
 8000894:	d101      	bne.n	800089a <HAL_CAN_Init+0x12>
  {
    return HAL_ERROR;
 8000896:	2301      	movs	r3, #1
 8000898:	e0ed      	b.n	8000a76 <HAL_CAN_Init+0x1ee>
    /* Init the low level hardware: CLOCK, NVIC */
    hcan->MspInitCallback(hcan);
  }

#else
  if (hcan->State == HAL_CAN_STATE_RESET)
 800089a:	687b      	ldr	r3, [r7, #4]
 800089c:	f893 3020 	ldrb.w	r3, [r3, #32]
 80008a0:	b2db      	uxtb	r3, r3
 80008a2:	2b00      	cmp	r3, #0
 80008a4:	d102      	bne.n	80008ac <HAL_CAN_Init+0x24>
  {
    /* Init the low level hardware: CLOCK, NVIC */
    HAL_CAN_MspInit(hcan);
 80008a6:	6878      	ldr	r0, [r7, #4]
 80008a8:	f7ff fd8a 	bl	80003c0 <HAL_CAN_MspInit>
  }
#endif /* USE_HAL_CAN_REGISTER_CALLBACKS */

  /* Request initialisation */
  SET_BIT(hcan->Instance->MCR, CAN_MCR_INRQ);
 80008ac:	687b      	ldr	r3, [r7, #4]
 80008ae:	681b      	ldr	r3, [r3, #0]
 80008b0:	681a      	ldr	r2, [r3, #0]
 80008b2:	687b      	ldr	r3, [r7, #4]
 80008b4:	681b      	ldr	r3, [r3, #0]
 80008b6:	f042 0201 	orr.w	r2, r2, #1
 80008ba:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 80008bc:	f7ff ffb6 	bl	800082c <HAL_GetTick>
 80008c0:	60f8      	str	r0, [r7, #12]

  /* Wait initialisation acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008c2:	e012      	b.n	80008ea <HAL_CAN_Init+0x62>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 80008c4:	f7ff ffb2 	bl	800082c <HAL_GetTick>
 80008c8:	4602      	mov	r2, r0
 80008ca:	68fb      	ldr	r3, [r7, #12]
 80008cc:	1ad3      	subs	r3, r2, r3
 80008ce:	2b0a      	cmp	r3, #10
 80008d0:	d90b      	bls.n	80008ea <HAL_CAN_Init+0x62>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 80008d2:	687b      	ldr	r3, [r7, #4]
 80008d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80008d6:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 80008da:	687b      	ldr	r3, [r7, #4]
 80008dc:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 80008de:	687b      	ldr	r3, [r7, #4]
 80008e0:	2205      	movs	r2, #5
 80008e2:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 80008e6:	2301      	movs	r3, #1
 80008e8:	e0c5      	b.n	8000a76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_INAK) == 0U)
 80008ea:	687b      	ldr	r3, [r7, #4]
 80008ec:	681b      	ldr	r3, [r3, #0]
 80008ee:	685b      	ldr	r3, [r3, #4]
 80008f0:	f003 0301 	and.w	r3, r3, #1
 80008f4:	2b00      	cmp	r3, #0
 80008f6:	d0e5      	beq.n	80008c4 <HAL_CAN_Init+0x3c>
    }
  }

  /* Exit from sleep mode */
  CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_SLEEP);
 80008f8:	687b      	ldr	r3, [r7, #4]
 80008fa:	681b      	ldr	r3, [r3, #0]
 80008fc:	681a      	ldr	r2, [r3, #0]
 80008fe:	687b      	ldr	r3, [r7, #4]
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	f022 0202 	bic.w	r2, r2, #2
 8000906:	601a      	str	r2, [r3, #0]

  /* Get tick */
  tickstart = HAL_GetTick();
 8000908:	f7ff ff90 	bl	800082c <HAL_GetTick>
 800090c:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode leave acknowledge */
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 800090e:	e012      	b.n	8000936 <HAL_CAN_Init+0xae>
  {
    if ((HAL_GetTick() - tickstart) > CAN_TIMEOUT_VALUE)
 8000910:	f7ff ff8c 	bl	800082c <HAL_GetTick>
 8000914:	4602      	mov	r2, r0
 8000916:	68fb      	ldr	r3, [r7, #12]
 8000918:	1ad3      	subs	r3, r2, r3
 800091a:	2b0a      	cmp	r3, #10
 800091c:	d90b      	bls.n	8000936 <HAL_CAN_Init+0xae>
    {
      /* Update error code */
      hcan->ErrorCode |= HAL_CAN_ERROR_TIMEOUT;
 800091e:	687b      	ldr	r3, [r7, #4]
 8000920:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8000922:	f443 3200 	orr.w	r2, r3, #131072	@ 0x20000
 8000926:	687b      	ldr	r3, [r7, #4]
 8000928:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Change CAN state */
      hcan->State = HAL_CAN_STATE_ERROR;
 800092a:	687b      	ldr	r3, [r7, #4]
 800092c:	2205      	movs	r2, #5
 800092e:	f883 2020 	strb.w	r2, [r3, #32]

      return HAL_ERROR;
 8000932:	2301      	movs	r3, #1
 8000934:	e09f      	b.n	8000a76 <HAL_CAN_Init+0x1ee>
  while ((hcan->Instance->MSR & CAN_MSR_SLAK) != 0U)
 8000936:	687b      	ldr	r3, [r7, #4]
 8000938:	681b      	ldr	r3, [r3, #0]
 800093a:	685b      	ldr	r3, [r3, #4]
 800093c:	f003 0302 	and.w	r3, r3, #2
 8000940:	2b00      	cmp	r3, #0
 8000942:	d1e5      	bne.n	8000910 <HAL_CAN_Init+0x88>
    }
  }

  /* Set the time triggered communication mode */
  if (hcan->Init.TimeTriggeredMode == ENABLE)
 8000944:	687b      	ldr	r3, [r7, #4]
 8000946:	7e1b      	ldrb	r3, [r3, #24]
 8000948:	2b01      	cmp	r3, #1
 800094a:	d108      	bne.n	800095e <HAL_CAN_Init+0xd6>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800094c:	687b      	ldr	r3, [r7, #4]
 800094e:	681b      	ldr	r3, [r3, #0]
 8000950:	681a      	ldr	r2, [r3, #0]
 8000952:	687b      	ldr	r3, [r7, #4]
 8000954:	681b      	ldr	r3, [r3, #0]
 8000956:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800095a:	601a      	str	r2, [r3, #0]
 800095c:	e007      	b.n	800096e <HAL_CAN_Init+0xe6>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TTCM);
 800095e:	687b      	ldr	r3, [r7, #4]
 8000960:	681b      	ldr	r3, [r3, #0]
 8000962:	681a      	ldr	r2, [r3, #0]
 8000964:	687b      	ldr	r3, [r7, #4]
 8000966:	681b      	ldr	r3, [r3, #0]
 8000968:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800096c:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic bus-off management */
  if (hcan->Init.AutoBusOff == ENABLE)
 800096e:	687b      	ldr	r3, [r7, #4]
 8000970:	7e5b      	ldrb	r3, [r3, #25]
 8000972:	2b01      	cmp	r3, #1
 8000974:	d108      	bne.n	8000988 <HAL_CAN_Init+0x100>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000976:	687b      	ldr	r3, [r7, #4]
 8000978:	681b      	ldr	r3, [r3, #0]
 800097a:	681a      	ldr	r2, [r3, #0]
 800097c:	687b      	ldr	r3, [r7, #4]
 800097e:	681b      	ldr	r3, [r3, #0]
 8000980:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8000984:	601a      	str	r2, [r3, #0]
 8000986:	e007      	b.n	8000998 <HAL_CAN_Init+0x110>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_ABOM);
 8000988:	687b      	ldr	r3, [r7, #4]
 800098a:	681b      	ldr	r3, [r3, #0]
 800098c:	681a      	ldr	r2, [r3, #0]
 800098e:	687b      	ldr	r3, [r7, #4]
 8000990:	681b      	ldr	r3, [r3, #0]
 8000992:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8000996:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic wake-up mode */
  if (hcan->Init.AutoWakeUp == ENABLE)
 8000998:	687b      	ldr	r3, [r7, #4]
 800099a:	7e9b      	ldrb	r3, [r3, #26]
 800099c:	2b01      	cmp	r3, #1
 800099e:	d108      	bne.n	80009b2 <HAL_CAN_Init+0x12a>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009a0:	687b      	ldr	r3, [r7, #4]
 80009a2:	681b      	ldr	r3, [r3, #0]
 80009a4:	681a      	ldr	r2, [r3, #0]
 80009a6:	687b      	ldr	r3, [r7, #4]
 80009a8:	681b      	ldr	r3, [r3, #0]
 80009aa:	f042 0220 	orr.w	r2, r2, #32
 80009ae:	601a      	str	r2, [r3, #0]
 80009b0:	e007      	b.n	80009c2 <HAL_CAN_Init+0x13a>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_AWUM);
 80009b2:	687b      	ldr	r3, [r7, #4]
 80009b4:	681b      	ldr	r3, [r3, #0]
 80009b6:	681a      	ldr	r2, [r3, #0]
 80009b8:	687b      	ldr	r3, [r7, #4]
 80009ba:	681b      	ldr	r3, [r3, #0]
 80009bc:	f022 0220 	bic.w	r2, r2, #32
 80009c0:	601a      	str	r2, [r3, #0]
  }

  /* Set the automatic retransmission */
  if (hcan->Init.AutoRetransmission == ENABLE)
 80009c2:	687b      	ldr	r3, [r7, #4]
 80009c4:	7edb      	ldrb	r3, [r3, #27]
 80009c6:	2b01      	cmp	r3, #1
 80009c8:	d108      	bne.n	80009dc <HAL_CAN_Init+0x154>
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80009ca:	687b      	ldr	r3, [r7, #4]
 80009cc:	681b      	ldr	r3, [r3, #0]
 80009ce:	681a      	ldr	r2, [r3, #0]
 80009d0:	687b      	ldr	r3, [r7, #4]
 80009d2:	681b      	ldr	r3, [r3, #0]
 80009d4:	f022 0210 	bic.w	r2, r2, #16
 80009d8:	601a      	str	r2, [r3, #0]
 80009da:	e007      	b.n	80009ec <HAL_CAN_Init+0x164>
  }
  else
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_NART);
 80009dc:	687b      	ldr	r3, [r7, #4]
 80009de:	681b      	ldr	r3, [r3, #0]
 80009e0:	681a      	ldr	r2, [r3, #0]
 80009e2:	687b      	ldr	r3, [r7, #4]
 80009e4:	681b      	ldr	r3, [r3, #0]
 80009e6:	f042 0210 	orr.w	r2, r2, #16
 80009ea:	601a      	str	r2, [r3, #0]
  }

  /* Set the receive FIFO locked mode */
  if (hcan->Init.ReceiveFifoLocked == ENABLE)
 80009ec:	687b      	ldr	r3, [r7, #4]
 80009ee:	7f1b      	ldrb	r3, [r3, #28]
 80009f0:	2b01      	cmp	r3, #1
 80009f2:	d108      	bne.n	8000a06 <HAL_CAN_Init+0x17e>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 80009f4:	687b      	ldr	r3, [r7, #4]
 80009f6:	681b      	ldr	r3, [r3, #0]
 80009f8:	681a      	ldr	r2, [r3, #0]
 80009fa:	687b      	ldr	r3, [r7, #4]
 80009fc:	681b      	ldr	r3, [r3, #0]
 80009fe:	f042 0208 	orr.w	r2, r2, #8
 8000a02:	601a      	str	r2, [r3, #0]
 8000a04:	e007      	b.n	8000a16 <HAL_CAN_Init+0x18e>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_RFLM);
 8000a06:	687b      	ldr	r3, [r7, #4]
 8000a08:	681b      	ldr	r3, [r3, #0]
 8000a0a:	681a      	ldr	r2, [r3, #0]
 8000a0c:	687b      	ldr	r3, [r7, #4]
 8000a0e:	681b      	ldr	r3, [r3, #0]
 8000a10:	f022 0208 	bic.w	r2, r2, #8
 8000a14:	601a      	str	r2, [r3, #0]
  }

  /* Set the transmit FIFO priority */
  if (hcan->Init.TransmitFifoPriority == ENABLE)
 8000a16:	687b      	ldr	r3, [r7, #4]
 8000a18:	7f5b      	ldrb	r3, [r3, #29]
 8000a1a:	2b01      	cmp	r3, #1
 8000a1c:	d108      	bne.n	8000a30 <HAL_CAN_Init+0x1a8>
  {
    SET_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a1e:	687b      	ldr	r3, [r7, #4]
 8000a20:	681b      	ldr	r3, [r3, #0]
 8000a22:	681a      	ldr	r2, [r3, #0]
 8000a24:	687b      	ldr	r3, [r7, #4]
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	f042 0204 	orr.w	r2, r2, #4
 8000a2c:	601a      	str	r2, [r3, #0]
 8000a2e:	e007      	b.n	8000a40 <HAL_CAN_Init+0x1b8>
  }
  else
  {
    CLEAR_BIT(hcan->Instance->MCR, CAN_MCR_TXFP);
 8000a30:	687b      	ldr	r3, [r7, #4]
 8000a32:	681b      	ldr	r3, [r3, #0]
 8000a34:	681a      	ldr	r2, [r3, #0]
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	681b      	ldr	r3, [r3, #0]
 8000a3a:	f022 0204 	bic.w	r2, r2, #4
 8000a3e:	601a      	str	r2, [r3, #0]
  }

  /* Set the bit timing register */
  WRITE_REG(hcan->Instance->BTR, (uint32_t)(hcan->Init.Mode           |
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	689a      	ldr	r2, [r3, #8]
 8000a44:	687b      	ldr	r3, [r7, #4]
 8000a46:	68db      	ldr	r3, [r3, #12]
 8000a48:	431a      	orrs	r2, r3
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	691b      	ldr	r3, [r3, #16]
 8000a4e:	431a      	orrs	r2, r3
 8000a50:	687b      	ldr	r3, [r7, #4]
 8000a52:	695b      	ldr	r3, [r3, #20]
 8000a54:	ea42 0103 	orr.w	r1, r2, r3
 8000a58:	687b      	ldr	r3, [r7, #4]
 8000a5a:	685b      	ldr	r3, [r3, #4]
 8000a5c:	1e5a      	subs	r2, r3, #1
 8000a5e:	687b      	ldr	r3, [r7, #4]
 8000a60:	681b      	ldr	r3, [r3, #0]
 8000a62:	430a      	orrs	r2, r1
 8000a64:	61da      	str	r2, [r3, #28]
                                            hcan->Init.TimeSeg1       |
                                            hcan->Init.TimeSeg2       |
                                            (hcan->Init.Prescaler - 1U)));

  /* Initialize the error code */
  hcan->ErrorCode = HAL_CAN_ERROR_NONE;
 8000a66:	687b      	ldr	r3, [r7, #4]
 8000a68:	2200      	movs	r2, #0
 8000a6a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Initialize the CAN state */
  hcan->State = HAL_CAN_STATE_READY;
 8000a6c:	687b      	ldr	r3, [r7, #4]
 8000a6e:	2201      	movs	r2, #1
 8000a70:	f883 2020 	strb.w	r2, [r3, #32]

  /* Return function status */
  return HAL_OK;
 8000a74:	2300      	movs	r3, #0
}
 8000a76:	4618      	mov	r0, r3
 8000a78:	3710      	adds	r7, #16
 8000a7a:	46bd      	mov	sp, r7
 8000a7c:	bd80      	pop	{r7, pc}
	...

08000a80 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000a80:	b480      	push	{r7}
 8000a82:	b085      	sub	sp, #20
 8000a84:	af00      	add	r7, sp, #0
 8000a86:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	f003 0307 	and.w	r3, r3, #7
 8000a8e:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000a90:	4b0c      	ldr	r3, [pc, #48]	@ (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000a92:	68db      	ldr	r3, [r3, #12]
 8000a94:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000a96:	68ba      	ldr	r2, [r7, #8]
 8000a98:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8000a9c:	4013      	ands	r3, r2
 8000a9e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8000aa0:	68fb      	ldr	r3, [r7, #12]
 8000aa2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000aa4:	68bb      	ldr	r3, [r7, #8]
 8000aa6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000aa8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8000aac:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8000ab0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000ab2:	4a04      	ldr	r2, [pc, #16]	@ (8000ac4 <__NVIC_SetPriorityGrouping+0x44>)
 8000ab4:	68bb      	ldr	r3, [r7, #8]
 8000ab6:	60d3      	str	r3, [r2, #12]
}
 8000ab8:	bf00      	nop
 8000aba:	3714      	adds	r7, #20
 8000abc:	46bd      	mov	sp, r7
 8000abe:	bc80      	pop	{r7}
 8000ac0:	4770      	bx	lr
 8000ac2:	bf00      	nop
 8000ac4:	e000ed00 	.word	0xe000ed00

08000ac8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000ac8:	b480      	push	{r7}
 8000aca:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000acc:	4b04      	ldr	r3, [pc, #16]	@ (8000ae0 <__NVIC_GetPriorityGrouping+0x18>)
 8000ace:	68db      	ldr	r3, [r3, #12]
 8000ad0:	0a1b      	lsrs	r3, r3, #8
 8000ad2:	f003 0307 	and.w	r3, r3, #7
}
 8000ad6:	4618      	mov	r0, r3
 8000ad8:	46bd      	mov	sp, r7
 8000ada:	bc80      	pop	{r7}
 8000adc:	4770      	bx	lr
 8000ade:	bf00      	nop
 8000ae0:	e000ed00 	.word	0xe000ed00

08000ae4 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000ae4:	b480      	push	{r7}
 8000ae6:	b083      	sub	sp, #12
 8000ae8:	af00      	add	r7, sp, #0
 8000aea:	4603      	mov	r3, r0
 8000aec:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000aee:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000af2:	2b00      	cmp	r3, #0
 8000af4:	db0b      	blt.n	8000b0e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000af6:	79fb      	ldrb	r3, [r7, #7]
 8000af8:	f003 021f 	and.w	r2, r3, #31
 8000afc:	4906      	ldr	r1, [pc, #24]	@ (8000b18 <__NVIC_EnableIRQ+0x34>)
 8000afe:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b02:	095b      	lsrs	r3, r3, #5
 8000b04:	2001      	movs	r0, #1
 8000b06:	fa00 f202 	lsl.w	r2, r0, r2
 8000b0a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000b0e:	bf00      	nop
 8000b10:	370c      	adds	r7, #12
 8000b12:	46bd      	mov	sp, r7
 8000b14:	bc80      	pop	{r7}
 8000b16:	4770      	bx	lr
 8000b18:	e000e100 	.word	0xe000e100

08000b1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000b1c:	b480      	push	{r7}
 8000b1e:	b083      	sub	sp, #12
 8000b20:	af00      	add	r7, sp, #0
 8000b22:	4603      	mov	r3, r0
 8000b24:	6039      	str	r1, [r7, #0]
 8000b26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000b28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b2c:	2b00      	cmp	r3, #0
 8000b2e:	db0a      	blt.n	8000b46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b30:	683b      	ldr	r3, [r7, #0]
 8000b32:	b2da      	uxtb	r2, r3
 8000b34:	490c      	ldr	r1, [pc, #48]	@ (8000b68 <__NVIC_SetPriority+0x4c>)
 8000b36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000b3a:	0112      	lsls	r2, r2, #4
 8000b3c:	b2d2      	uxtb	r2, r2
 8000b3e:	440b      	add	r3, r1
 8000b40:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000b44:	e00a      	b.n	8000b5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000b46:	683b      	ldr	r3, [r7, #0]
 8000b48:	b2da      	uxtb	r2, r3
 8000b4a:	4908      	ldr	r1, [pc, #32]	@ (8000b6c <__NVIC_SetPriority+0x50>)
 8000b4c:	79fb      	ldrb	r3, [r7, #7]
 8000b4e:	f003 030f 	and.w	r3, r3, #15
 8000b52:	3b04      	subs	r3, #4
 8000b54:	0112      	lsls	r2, r2, #4
 8000b56:	b2d2      	uxtb	r2, r2
 8000b58:	440b      	add	r3, r1
 8000b5a:	761a      	strb	r2, [r3, #24]
}
 8000b5c:	bf00      	nop
 8000b5e:	370c      	adds	r7, #12
 8000b60:	46bd      	mov	sp, r7
 8000b62:	bc80      	pop	{r7}
 8000b64:	4770      	bx	lr
 8000b66:	bf00      	nop
 8000b68:	e000e100 	.word	0xe000e100
 8000b6c:	e000ed00 	.word	0xe000ed00

08000b70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000b70:	b480      	push	{r7}
 8000b72:	b089      	sub	sp, #36	@ 0x24
 8000b74:	af00      	add	r7, sp, #0
 8000b76:	60f8      	str	r0, [r7, #12]
 8000b78:	60b9      	str	r1, [r7, #8]
 8000b7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000b7c:	68fb      	ldr	r3, [r7, #12]
 8000b7e:	f003 0307 	and.w	r3, r3, #7
 8000b82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000b84:	69fb      	ldr	r3, [r7, #28]
 8000b86:	f1c3 0307 	rsb	r3, r3, #7
 8000b8a:	2b04      	cmp	r3, #4
 8000b8c:	bf28      	it	cs
 8000b8e:	2304      	movcs	r3, #4
 8000b90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000b92:	69fb      	ldr	r3, [r7, #28]
 8000b94:	3304      	adds	r3, #4
 8000b96:	2b06      	cmp	r3, #6
 8000b98:	d902      	bls.n	8000ba0 <NVIC_EncodePriority+0x30>
 8000b9a:	69fb      	ldr	r3, [r7, #28]
 8000b9c:	3b03      	subs	r3, #3
 8000b9e:	e000      	b.n	8000ba2 <NVIC_EncodePriority+0x32>
 8000ba0:	2300      	movs	r3, #0
 8000ba2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000ba4:	f04f 32ff 	mov.w	r2, #4294967295
 8000ba8:	69bb      	ldr	r3, [r7, #24]
 8000baa:	fa02 f303 	lsl.w	r3, r2, r3
 8000bae:	43da      	mvns	r2, r3
 8000bb0:	68bb      	ldr	r3, [r7, #8]
 8000bb2:	401a      	ands	r2, r3
 8000bb4:	697b      	ldr	r3, [r7, #20]
 8000bb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000bb8:	f04f 31ff 	mov.w	r1, #4294967295
 8000bbc:	697b      	ldr	r3, [r7, #20]
 8000bbe:	fa01 f303 	lsl.w	r3, r1, r3
 8000bc2:	43d9      	mvns	r1, r3
 8000bc4:	687b      	ldr	r3, [r7, #4]
 8000bc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000bc8:	4313      	orrs	r3, r2
         );
}
 8000bca:	4618      	mov	r0, r3
 8000bcc:	3724      	adds	r7, #36	@ 0x24
 8000bce:	46bd      	mov	sp, r7
 8000bd0:	bc80      	pop	{r7}
 8000bd2:	4770      	bx	lr

08000bd4 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8000bd4:	b580      	push	{r7, lr}
 8000bd6:	b082      	sub	sp, #8
 8000bd8:	af00      	add	r7, sp, #0
 8000bda:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8000bdc:	687b      	ldr	r3, [r7, #4]
 8000bde:	3b01      	subs	r3, #1
 8000be0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8000be4:	d301      	bcc.n	8000bea <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8000be6:	2301      	movs	r3, #1
 8000be8:	e00f      	b.n	8000c0a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8000bea:	4a0a      	ldr	r2, [pc, #40]	@ (8000c14 <SysTick_Config+0x40>)
 8000bec:	687b      	ldr	r3, [r7, #4]
 8000bee:	3b01      	subs	r3, #1
 8000bf0:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8000bf2:	210f      	movs	r1, #15
 8000bf4:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf8:	f7ff ff90 	bl	8000b1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8000bfc:	4b05      	ldr	r3, [pc, #20]	@ (8000c14 <SysTick_Config+0x40>)
 8000bfe:	2200      	movs	r2, #0
 8000c00:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8000c02:	4b04      	ldr	r3, [pc, #16]	@ (8000c14 <SysTick_Config+0x40>)
 8000c04:	2207      	movs	r2, #7
 8000c06:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8000c08:	2300      	movs	r3, #0
}
 8000c0a:	4618      	mov	r0, r3
 8000c0c:	3708      	adds	r7, #8
 8000c0e:	46bd      	mov	sp, r7
 8000c10:	bd80      	pop	{r7, pc}
 8000c12:	bf00      	nop
 8000c14:	e000e010 	.word	0xe000e010

08000c18 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000c18:	b580      	push	{r7, lr}
 8000c1a:	b082      	sub	sp, #8
 8000c1c:	af00      	add	r7, sp, #0
 8000c1e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000c20:	6878      	ldr	r0, [r7, #4]
 8000c22:	f7ff ff2d 	bl	8000a80 <__NVIC_SetPriorityGrouping>
}
 8000c26:	bf00      	nop
 8000c28:	3708      	adds	r7, #8
 8000c2a:	46bd      	mov	sp, r7
 8000c2c:	bd80      	pop	{r7, pc}

08000c2e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000c2e:	b580      	push	{r7, lr}
 8000c30:	b086      	sub	sp, #24
 8000c32:	af00      	add	r7, sp, #0
 8000c34:	4603      	mov	r3, r0
 8000c36:	60b9      	str	r1, [r7, #8]
 8000c38:	607a      	str	r2, [r7, #4]
 8000c3a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000c3c:	2300      	movs	r3, #0
 8000c3e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000c40:	f7ff ff42 	bl	8000ac8 <__NVIC_GetPriorityGrouping>
 8000c44:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000c46:	687a      	ldr	r2, [r7, #4]
 8000c48:	68b9      	ldr	r1, [r7, #8]
 8000c4a:	6978      	ldr	r0, [r7, #20]
 8000c4c:	f7ff ff90 	bl	8000b70 <NVIC_EncodePriority>
 8000c50:	4602      	mov	r2, r0
 8000c52:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000c56:	4611      	mov	r1, r2
 8000c58:	4618      	mov	r0, r3
 8000c5a:	f7ff ff5f 	bl	8000b1c <__NVIC_SetPriority>
}
 8000c5e:	bf00      	nop
 8000c60:	3718      	adds	r7, #24
 8000c62:	46bd      	mov	sp, r7
 8000c64:	bd80      	pop	{r7, pc}

08000c66 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000c66:	b580      	push	{r7, lr}
 8000c68:	b082      	sub	sp, #8
 8000c6a:	af00      	add	r7, sp, #0
 8000c6c:	4603      	mov	r3, r0
 8000c6e:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000c70:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000c74:	4618      	mov	r0, r3
 8000c76:	f7ff ff35 	bl	8000ae4 <__NVIC_EnableIRQ>
}
 8000c7a:	bf00      	nop
 8000c7c:	3708      	adds	r7, #8
 8000c7e:	46bd      	mov	sp, r7
 8000c80:	bd80      	pop	{r7, pc}

08000c82 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8000c82:	b580      	push	{r7, lr}
 8000c84:	b082      	sub	sp, #8
 8000c86:	af00      	add	r7, sp, #0
 8000c88:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8000c8a:	6878      	ldr	r0, [r7, #4]
 8000c8c:	f7ff ffa2 	bl	8000bd4 <SysTick_Config>
 8000c90:	4603      	mov	r3, r0
}
 8000c92:	4618      	mov	r0, r3
 8000c94:	3708      	adds	r7, #8
 8000c96:	46bd      	mov	sp, r7
 8000c98:	bd80      	pop	{r7, pc}
	...

08000c9c <HAL_DMA_Init>:
  * @param  hdma: Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b085      	sub	sp, #20
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  uint32_t tmp = 0U;
 8000ca4:	2300      	movs	r3, #0
 8000ca6:	60fb      	str	r3, [r7, #12]

  /* Check the DMA handle allocation */
  if(hdma == NULL)
 8000ca8:	687b      	ldr	r3, [r7, #4]
 8000caa:	2b00      	cmp	r3, #0
 8000cac:	d101      	bne.n	8000cb2 <HAL_DMA_Init+0x16>
  {
    return HAL_ERROR;
 8000cae:	2301      	movs	r3, #1
 8000cb0:	e043      	b.n	8000d3a <HAL_DMA_Init+0x9e>
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
    hdma->DmaBaseAddress = DMA2;
  }
#else
  /* DMA1 */
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8000cb2:	687b      	ldr	r3, [r7, #4]
 8000cb4:	681b      	ldr	r3, [r3, #0]
 8000cb6:	461a      	mov	r2, r3
 8000cb8:	4b22      	ldr	r3, [pc, #136]	@ (8000d44 <HAL_DMA_Init+0xa8>)
 8000cba:	4413      	add	r3, r2
 8000cbc:	4a22      	ldr	r2, [pc, #136]	@ (8000d48 <HAL_DMA_Init+0xac>)
 8000cbe:	fba2 2303 	umull	r2, r3, r2, r3
 8000cc2:	091b      	lsrs	r3, r3, #4
 8000cc4:	009a      	lsls	r2, r3, #2
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->DmaBaseAddress = DMA1;
 8000cca:	687b      	ldr	r3, [r7, #4]
 8000ccc:	4a1f      	ldr	r2, [pc, #124]	@ (8000d4c <HAL_DMA_Init+0xb0>)
 8000cce:	63da      	str	r2, [r3, #60]	@ 0x3c
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8000cd0:	687b      	ldr	r3, [r7, #4]
 8000cd2:	2202      	movs	r2, #2
 8000cd4:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8000cd8:	687b      	ldr	r3, [r7, #4]
 8000cda:	681b      	ldr	r3, [r3, #0]
 8000cdc:	681b      	ldr	r3, [r3, #0]
 8000cde:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC and DIR bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  | \
 8000ce0:	68fb      	ldr	r3, [r7, #12]
 8000ce2:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8000ce6:	f023 0330 	bic.w	r3, r3, #48	@ 0x30
 8000cea:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   | \
                      DMA_CCR_DIR));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8000cec:	687b      	ldr	r3, [r7, #4]
 8000cee:	685a      	ldr	r2, [r3, #4]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cf0:	687b      	ldr	r3, [r7, #4]
 8000cf2:	689b      	ldr	r3, [r3, #8]
  tmp |=  hdma->Init.Direction        |
 8000cf4:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000cf6:	687b      	ldr	r3, [r7, #4]
 8000cf8:	68db      	ldr	r3, [r3, #12]
 8000cfa:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000cfc:	687b      	ldr	r3, [r7, #4]
 8000cfe:	691b      	ldr	r3, [r3, #16]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8000d00:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d02:	687b      	ldr	r3, [r7, #4]
 8000d04:	695b      	ldr	r3, [r3, #20]
 8000d06:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d08:	687b      	ldr	r3, [r7, #4]
 8000d0a:	699b      	ldr	r3, [r3, #24]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8000d0c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8000d0e:	687b      	ldr	r3, [r7, #4]
 8000d10:	69db      	ldr	r3, [r3, #28]
 8000d12:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8000d14:	68fa      	ldr	r2, [r7, #12]
 8000d16:	4313      	orrs	r3, r2
 8000d18:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8000d1a:	687b      	ldr	r3, [r7, #4]
 8000d1c:	681b      	ldr	r3, [r3, #0]
 8000d1e:	68fa      	ldr	r2, [r7, #12]
 8000d20:	601a      	str	r2, [r3, #0]

  /* Initialise the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8000d22:	687b      	ldr	r3, [r7, #4]
 8000d24:	2200      	movs	r2, #0
 8000d26:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the DMA state*/
  hdma->State = HAL_DMA_STATE_READY;
 8000d28:	687b      	ldr	r3, [r7, #4]
 8000d2a:	2201      	movs	r2, #1
 8000d2c:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	2200      	movs	r2, #0
 8000d34:	f883 2020 	strb.w	r2, [r3, #32]

  return HAL_OK;
 8000d38:	2300      	movs	r3, #0
}
 8000d3a:	4618      	mov	r0, r3
 8000d3c:	3714      	adds	r7, #20
 8000d3e:	46bd      	mov	sp, r7
 8000d40:	bc80      	pop	{r7}
 8000d42:	4770      	bx	lr
 8000d44:	bffdfff8 	.word	0xbffdfff8
 8000d48:	cccccccd 	.word	0xcccccccd
 8000d4c:	40020000 	.word	0x40020000

08000d50 <HAL_DMA_Abort>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8000d50:	b480      	push	{r7}
 8000d52:	b085      	sub	sp, #20
 8000d54:	af00      	add	r7, sp, #0
 8000d56:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000d58:	2300      	movs	r3, #0
 8000d5a:	73fb      	strb	r3, [r7, #15]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 8000d5c:	687b      	ldr	r3, [r7, #4]
 8000d5e:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000d62:	b2db      	uxtb	r3, r3
 8000d64:	2b02      	cmp	r3, #2
 8000d66:	d008      	beq.n	8000d7a <HAL_DMA_Abort+0x2a>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000d68:	687b      	ldr	r3, [r7, #4]
 8000d6a:	2204      	movs	r2, #4
 8000d6c:	639a      	str	r2, [r3, #56]	@ 0x38
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000d6e:	687b      	ldr	r3, [r7, #4]
 8000d70:	2200      	movs	r2, #0
 8000d72:	f883 2020 	strb.w	r2, [r3, #32]
    
    return HAL_ERROR;
 8000d76:	2301      	movs	r3, #1
 8000d78:	e020      	b.n	8000dbc <HAL_DMA_Abort+0x6c>
  }
  else

  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000d7a:	687b      	ldr	r3, [r7, #4]
 8000d7c:	681b      	ldr	r3, [r3, #0]
 8000d7e:	681a      	ldr	r2, [r3, #0]
 8000d80:	687b      	ldr	r3, [r7, #4]
 8000d82:	681b      	ldr	r3, [r3, #0]
 8000d84:	f022 020e 	bic.w	r2, r2, #14
 8000d88:	601a      	str	r2, [r3, #0]
      
    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000d8a:	687b      	ldr	r3, [r7, #4]
 8000d8c:	681b      	ldr	r3, [r3, #0]
 8000d8e:	681a      	ldr	r2, [r3, #0]
 8000d90:	687b      	ldr	r3, [r7, #4]
 8000d92:	681b      	ldr	r3, [r3, #0]
 8000d94:	f022 0201 	bic.w	r2, r2, #1
 8000d98:	601a      	str	r2, [r3, #0]
      
    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8000d9a:	687b      	ldr	r3, [r7, #4]
 8000d9c:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8000d9e:	687b      	ldr	r3, [r7, #4]
 8000da0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000da2:	2101      	movs	r1, #1
 8000da4:	fa01 f202 	lsl.w	r2, r1, r2
 8000da8:	605a      	str	r2, [r3, #4]
  }
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8000daa:	687b      	ldr	r3, [r7, #4]
 8000dac:	2201      	movs	r2, #1
 8000dae:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);      
 8000db2:	687b      	ldr	r3, [r7, #4]
 8000db4:	2200      	movs	r2, #0
 8000db6:	f883 2020 	strb.w	r2, [r3, #32]
  
  return status; 
 8000dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8000dbc:	4618      	mov	r0, r3
 8000dbe:	3714      	adds	r7, #20
 8000dc0:	46bd      	mov	sp, r7
 8000dc2:	bc80      	pop	{r7}
 8000dc4:	4770      	bx	lr
	...

08000dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma  : pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{  
 8000dc8:	b580      	push	{r7, lr}
 8000dca:	b084      	sub	sp, #16
 8000dcc:	af00      	add	r7, sp, #0
 8000dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8000dd0:	2300      	movs	r3, #0
 8000dd2:	73fb      	strb	r3, [r7, #15]
  
  if(HAL_DMA_STATE_BUSY != hdma->State)
 8000dd4:	687b      	ldr	r3, [r7, #4]
 8000dd6:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 8000dda:	b2db      	uxtb	r3, r3
 8000ddc:	2b02      	cmp	r3, #2
 8000dde:	d005      	beq.n	8000dec <HAL_DMA_Abort_IT+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8000de0:	687b      	ldr	r3, [r7, #4]
 8000de2:	2204      	movs	r2, #4
 8000de4:	639a      	str	r2, [r3, #56]	@ 0x38
        
    status = HAL_ERROR;
 8000de6:	2301      	movs	r3, #1
 8000de8:	73fb      	strb	r3, [r7, #15]
 8000dea:	e051      	b.n	8000e90 <HAL_DMA_Abort_IT+0xc8>
  }
  else
  { 
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8000dec:	687b      	ldr	r3, [r7, #4]
 8000dee:	681b      	ldr	r3, [r3, #0]
 8000df0:	681a      	ldr	r2, [r3, #0]
 8000df2:	687b      	ldr	r3, [r7, #4]
 8000df4:	681b      	ldr	r3, [r3, #0]
 8000df6:	f022 020e 	bic.w	r2, r2, #14
 8000dfa:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8000dfc:	687b      	ldr	r3, [r7, #4]
 8000dfe:	681b      	ldr	r3, [r3, #0]
 8000e00:	681a      	ldr	r2, [r3, #0]
 8000e02:	687b      	ldr	r3, [r7, #4]
 8000e04:	681b      	ldr	r3, [r3, #0]
 8000e06:	f022 0201 	bic.w	r2, r2, #1
 8000e0a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_GI_FLAG_INDEX(hdma));
 8000e0c:	687b      	ldr	r3, [r7, #4]
 8000e0e:	681b      	ldr	r3, [r3, #0]
 8000e10:	4a22      	ldr	r2, [pc, #136]	@ (8000e9c <HAL_DMA_Abort_IT+0xd4>)
 8000e12:	4293      	cmp	r3, r2
 8000e14:	d029      	beq.n	8000e6a <HAL_DMA_Abort_IT+0xa2>
 8000e16:	687b      	ldr	r3, [r7, #4]
 8000e18:	681b      	ldr	r3, [r3, #0]
 8000e1a:	4a21      	ldr	r2, [pc, #132]	@ (8000ea0 <HAL_DMA_Abort_IT+0xd8>)
 8000e1c:	4293      	cmp	r3, r2
 8000e1e:	d022      	beq.n	8000e66 <HAL_DMA_Abort_IT+0x9e>
 8000e20:	687b      	ldr	r3, [r7, #4]
 8000e22:	681b      	ldr	r3, [r3, #0]
 8000e24:	4a1f      	ldr	r2, [pc, #124]	@ (8000ea4 <HAL_DMA_Abort_IT+0xdc>)
 8000e26:	4293      	cmp	r3, r2
 8000e28:	d01a      	beq.n	8000e60 <HAL_DMA_Abort_IT+0x98>
 8000e2a:	687b      	ldr	r3, [r7, #4]
 8000e2c:	681b      	ldr	r3, [r3, #0]
 8000e2e:	4a1e      	ldr	r2, [pc, #120]	@ (8000ea8 <HAL_DMA_Abort_IT+0xe0>)
 8000e30:	4293      	cmp	r3, r2
 8000e32:	d012      	beq.n	8000e5a <HAL_DMA_Abort_IT+0x92>
 8000e34:	687b      	ldr	r3, [r7, #4]
 8000e36:	681b      	ldr	r3, [r3, #0]
 8000e38:	4a1c      	ldr	r2, [pc, #112]	@ (8000eac <HAL_DMA_Abort_IT+0xe4>)
 8000e3a:	4293      	cmp	r3, r2
 8000e3c:	d00a      	beq.n	8000e54 <HAL_DMA_Abort_IT+0x8c>
 8000e3e:	687b      	ldr	r3, [r7, #4]
 8000e40:	681b      	ldr	r3, [r3, #0]
 8000e42:	4a1b      	ldr	r2, [pc, #108]	@ (8000eb0 <HAL_DMA_Abort_IT+0xe8>)
 8000e44:	4293      	cmp	r3, r2
 8000e46:	d102      	bne.n	8000e4e <HAL_DMA_Abort_IT+0x86>
 8000e48:	f44f 1380 	mov.w	r3, #1048576	@ 0x100000
 8000e4c:	e00e      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e4e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8000e52:	e00b      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e54:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8000e58:	e008      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e5a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8000e5e:	e005      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e60:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8000e64:	e002      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e66:	2310      	movs	r3, #16
 8000e68:	e000      	b.n	8000e6c <HAL_DMA_Abort_IT+0xa4>
 8000e6a:	2301      	movs	r3, #1
 8000e6c:	4a11      	ldr	r2, [pc, #68]	@ (8000eb4 <HAL_DMA_Abort_IT+0xec>)
 8000e6e:	6053      	str	r3, [r2, #4]

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8000e70:	687b      	ldr	r3, [r7, #4]
 8000e72:	2201      	movs	r2, #1
 8000e74:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8000e78:	687b      	ldr	r3, [r7, #4]
 8000e7a:	2200      	movs	r2, #0
 8000e7c:	f883 2020 	strb.w	r2, [r3, #32]

    /* Call User Abort callback */
    if(hdma->XferAbortCallback != NULL)
 8000e80:	687b      	ldr	r3, [r7, #4]
 8000e82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e84:	2b00      	cmp	r3, #0
 8000e86:	d003      	beq.n	8000e90 <HAL_DMA_Abort_IT+0xc8>
    {
      hdma->XferAbortCallback(hdma);
 8000e88:	687b      	ldr	r3, [r7, #4]
 8000e8a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8000e8c:	6878      	ldr	r0, [r7, #4]
 8000e8e:	4798      	blx	r3
    } 
  }
  return status;
 8000e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8000e92:	4618      	mov	r0, r3
 8000e94:	3710      	adds	r7, #16
 8000e96:	46bd      	mov	sp, r7
 8000e98:	bd80      	pop	{r7, pc}
 8000e9a:	bf00      	nop
 8000e9c:	40020008 	.word	0x40020008
 8000ea0:	4002001c 	.word	0x4002001c
 8000ea4:	40020030 	.word	0x40020030
 8000ea8:	40020044 	.word	0x40020044
 8000eac:	40020058 	.word	0x40020058
 8000eb0:	4002006c 	.word	0x4002006c
 8000eb4:	40020000 	.word	0x40020000

08000eb8 <HAL_DMA_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.  
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8000eb8:	b580      	push	{r7, lr}
 8000eba:	b084      	sub	sp, #16
 8000ebc:	af00      	add	r7, sp, #0
 8000ebe:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8000ec0:	687b      	ldr	r3, [r7, #4]
 8000ec2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8000ec4:	681b      	ldr	r3, [r3, #0]
 8000ec6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8000ec8:	687b      	ldr	r3, [r7, #4]
 8000eca:	681b      	ldr	r3, [r3, #0]
 8000ecc:	681b      	ldr	r3, [r3, #0]
 8000ece:	60bb      	str	r3, [r7, #8]
  
  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_HT) != RESET))
 8000ed0:	687b      	ldr	r3, [r7, #4]
 8000ed2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000ed4:	2204      	movs	r2, #4
 8000ed6:	409a      	lsls	r2, r3
 8000ed8:	68fb      	ldr	r3, [r7, #12]
 8000eda:	4013      	ands	r3, r2
 8000edc:	2b00      	cmp	r3, #0
 8000ede:	d04f      	beq.n	8000f80 <HAL_DMA_IRQHandler+0xc8>
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	f003 0304 	and.w	r3, r3, #4
 8000ee6:	2b00      	cmp	r3, #0
 8000ee8:	d04a      	beq.n	8000f80 <HAL_DMA_IRQHandler+0xc8>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000eea:	687b      	ldr	r3, [r7, #4]
 8000eec:	681b      	ldr	r3, [r3, #0]
 8000eee:	681b      	ldr	r3, [r3, #0]
 8000ef0:	f003 0320 	and.w	r3, r3, #32
 8000ef4:	2b00      	cmp	r3, #0
 8000ef6:	d107      	bne.n	8000f08 <HAL_DMA_IRQHandler+0x50>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8000ef8:	687b      	ldr	r3, [r7, #4]
 8000efa:	681b      	ldr	r3, [r3, #0]
 8000efc:	681a      	ldr	r2, [r3, #0]
 8000efe:	687b      	ldr	r3, [r7, #4]
 8000f00:	681b      	ldr	r3, [r3, #0]
 8000f02:	f022 0204 	bic.w	r2, r2, #4
 8000f06:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_HT_FLAG_INDEX(hdma));
 8000f08:	687b      	ldr	r3, [r7, #4]
 8000f0a:	681b      	ldr	r3, [r3, #0]
 8000f0c:	4a66      	ldr	r2, [pc, #408]	@ (80010a8 <HAL_DMA_IRQHandler+0x1f0>)
 8000f0e:	4293      	cmp	r3, r2
 8000f10:	d029      	beq.n	8000f66 <HAL_DMA_IRQHandler+0xae>
 8000f12:	687b      	ldr	r3, [r7, #4]
 8000f14:	681b      	ldr	r3, [r3, #0]
 8000f16:	4a65      	ldr	r2, [pc, #404]	@ (80010ac <HAL_DMA_IRQHandler+0x1f4>)
 8000f18:	4293      	cmp	r3, r2
 8000f1a:	d022      	beq.n	8000f62 <HAL_DMA_IRQHandler+0xaa>
 8000f1c:	687b      	ldr	r3, [r7, #4]
 8000f1e:	681b      	ldr	r3, [r3, #0]
 8000f20:	4a63      	ldr	r2, [pc, #396]	@ (80010b0 <HAL_DMA_IRQHandler+0x1f8>)
 8000f22:	4293      	cmp	r3, r2
 8000f24:	d01a      	beq.n	8000f5c <HAL_DMA_IRQHandler+0xa4>
 8000f26:	687b      	ldr	r3, [r7, #4]
 8000f28:	681b      	ldr	r3, [r3, #0]
 8000f2a:	4a62      	ldr	r2, [pc, #392]	@ (80010b4 <HAL_DMA_IRQHandler+0x1fc>)
 8000f2c:	4293      	cmp	r3, r2
 8000f2e:	d012      	beq.n	8000f56 <HAL_DMA_IRQHandler+0x9e>
 8000f30:	687b      	ldr	r3, [r7, #4]
 8000f32:	681b      	ldr	r3, [r3, #0]
 8000f34:	4a60      	ldr	r2, [pc, #384]	@ (80010b8 <HAL_DMA_IRQHandler+0x200>)
 8000f36:	4293      	cmp	r3, r2
 8000f38:	d00a      	beq.n	8000f50 <HAL_DMA_IRQHandler+0x98>
 8000f3a:	687b      	ldr	r3, [r7, #4]
 8000f3c:	681b      	ldr	r3, [r3, #0]
 8000f3e:	4a5f      	ldr	r2, [pc, #380]	@ (80010bc <HAL_DMA_IRQHandler+0x204>)
 8000f40:	4293      	cmp	r3, r2
 8000f42:	d102      	bne.n	8000f4a <HAL_DMA_IRQHandler+0x92>
 8000f44:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8000f48:	e00e      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f4a:	f04f 6380 	mov.w	r3, #67108864	@ 0x4000000
 8000f4e:	e00b      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f50:	f44f 2380 	mov.w	r3, #262144	@ 0x40000
 8000f54:	e008      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f56:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8000f5a:	e005      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f5c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000f60:	e002      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f62:	2340      	movs	r3, #64	@ 0x40
 8000f64:	e000      	b.n	8000f68 <HAL_DMA_IRQHandler+0xb0>
 8000f66:	2304      	movs	r3, #4
 8000f68:	4a55      	ldr	r2, [pc, #340]	@ (80010c0 <HAL_DMA_IRQHandler+0x208>)
 8000f6a:	6053      	str	r3, [r2, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if(hdma->XferHalfCpltCallback != NULL)
 8000f6c:	687b      	ldr	r3, [r7, #4]
 8000f6e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f70:	2b00      	cmp	r3, #0
 8000f72:	f000 8094 	beq.w	800109e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8000f76:	687b      	ldr	r3, [r7, #4]
 8000f78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8000f7a:	6878      	ldr	r0, [r7, #4]
 8000f7c:	4798      	blx	r3
    if(hdma->XferHalfCpltCallback != NULL)
 8000f7e:	e08e      	b.n	800109e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << hdma->ChannelIndex)) != RESET) && ((source_it & DMA_IT_TC) != RESET))
 8000f80:	687b      	ldr	r3, [r7, #4]
 8000f82:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8000f84:	2202      	movs	r2, #2
 8000f86:	409a      	lsls	r2, r3
 8000f88:	68fb      	ldr	r3, [r7, #12]
 8000f8a:	4013      	ands	r3, r2
 8000f8c:	2b00      	cmp	r3, #0
 8000f8e:	d056      	beq.n	800103e <HAL_DMA_IRQHandler+0x186>
 8000f90:	68bb      	ldr	r3, [r7, #8]
 8000f92:	f003 0302 	and.w	r3, r3, #2
 8000f96:	2b00      	cmp	r3, #0
 8000f98:	d051      	beq.n	800103e <HAL_DMA_IRQHandler+0x186>
  {
    if((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	681b      	ldr	r3, [r3, #0]
 8000f9e:	681b      	ldr	r3, [r3, #0]
 8000fa0:	f003 0320 	and.w	r3, r3, #32
 8000fa4:	2b00      	cmp	r3, #0
 8000fa6:	d10b      	bne.n	8000fc0 <HAL_DMA_IRQHandler+0x108>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);  
 8000fa8:	687b      	ldr	r3, [r7, #4]
 8000faa:	681b      	ldr	r3, [r3, #0]
 8000fac:	681a      	ldr	r2, [r3, #0]
 8000fae:	687b      	ldr	r3, [r7, #4]
 8000fb0:	681b      	ldr	r3, [r3, #0]
 8000fb2:	f022 020a 	bic.w	r2, r2, #10
 8000fb6:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8000fb8:	687b      	ldr	r3, [r7, #4]
 8000fba:	2201      	movs	r2, #1
 8000fbc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
    }
    /* Clear the transfer complete flag */
      __HAL_DMA_CLEAR_FLAG(hdma, __HAL_DMA_GET_TC_FLAG_INDEX(hdma));
 8000fc0:	687b      	ldr	r3, [r7, #4]
 8000fc2:	681b      	ldr	r3, [r3, #0]
 8000fc4:	4a38      	ldr	r2, [pc, #224]	@ (80010a8 <HAL_DMA_IRQHandler+0x1f0>)
 8000fc6:	4293      	cmp	r3, r2
 8000fc8:	d029      	beq.n	800101e <HAL_DMA_IRQHandler+0x166>
 8000fca:	687b      	ldr	r3, [r7, #4]
 8000fcc:	681b      	ldr	r3, [r3, #0]
 8000fce:	4a37      	ldr	r2, [pc, #220]	@ (80010ac <HAL_DMA_IRQHandler+0x1f4>)
 8000fd0:	4293      	cmp	r3, r2
 8000fd2:	d022      	beq.n	800101a <HAL_DMA_IRQHandler+0x162>
 8000fd4:	687b      	ldr	r3, [r7, #4]
 8000fd6:	681b      	ldr	r3, [r3, #0]
 8000fd8:	4a35      	ldr	r2, [pc, #212]	@ (80010b0 <HAL_DMA_IRQHandler+0x1f8>)
 8000fda:	4293      	cmp	r3, r2
 8000fdc:	d01a      	beq.n	8001014 <HAL_DMA_IRQHandler+0x15c>
 8000fde:	687b      	ldr	r3, [r7, #4]
 8000fe0:	681b      	ldr	r3, [r3, #0]
 8000fe2:	4a34      	ldr	r2, [pc, #208]	@ (80010b4 <HAL_DMA_IRQHandler+0x1fc>)
 8000fe4:	4293      	cmp	r3, r2
 8000fe6:	d012      	beq.n	800100e <HAL_DMA_IRQHandler+0x156>
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	681b      	ldr	r3, [r3, #0]
 8000fec:	4a32      	ldr	r2, [pc, #200]	@ (80010b8 <HAL_DMA_IRQHandler+0x200>)
 8000fee:	4293      	cmp	r3, r2
 8000ff0:	d00a      	beq.n	8001008 <HAL_DMA_IRQHandler+0x150>
 8000ff2:	687b      	ldr	r3, [r7, #4]
 8000ff4:	681b      	ldr	r3, [r3, #0]
 8000ff6:	4a31      	ldr	r2, [pc, #196]	@ (80010bc <HAL_DMA_IRQHandler+0x204>)
 8000ff8:	4293      	cmp	r3, r2
 8000ffa:	d102      	bne.n	8001002 <HAL_DMA_IRQHandler+0x14a>
 8000ffc:	f44f 1300 	mov.w	r3, #2097152	@ 0x200000
 8001000:	e00e      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 8001002:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001006:	e00b      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 8001008:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800100c:	e008      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 800100e:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8001012:	e005      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 8001014:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001018:	e002      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 800101a:	2320      	movs	r3, #32
 800101c:	e000      	b.n	8001020 <HAL_DMA_IRQHandler+0x168>
 800101e:	2302      	movs	r3, #2
 8001020:	4a27      	ldr	r2, [pc, #156]	@ (80010c0 <HAL_DMA_IRQHandler+0x208>)
 8001022:	6053      	str	r3, [r2, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001024:	687b      	ldr	r3, [r7, #4]
 8001026:	2200      	movs	r2, #0
 8001028:	f883 2020 	strb.w	r2, [r3, #32]

    if(hdma->XferCpltCallback != NULL)
 800102c:	687b      	ldr	r3, [r7, #4]
 800102e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001030:	2b00      	cmp	r3, #0
 8001032:	d034      	beq.n	800109e <HAL_DMA_IRQHandler+0x1e6>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8001034:	687b      	ldr	r3, [r7, #4]
 8001036:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001038:	6878      	ldr	r0, [r7, #4]
 800103a:	4798      	blx	r3
    if(hdma->XferCpltCallback != NULL)
 800103c:	e02f      	b.n	800109e <HAL_DMA_IRQHandler+0x1e6>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (( RESET != (flag_it & (DMA_FLAG_TE1 << hdma->ChannelIndex))) && (RESET != (source_it & DMA_IT_TE)))
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001042:	2208      	movs	r2, #8
 8001044:	409a      	lsls	r2, r3
 8001046:	68fb      	ldr	r3, [r7, #12]
 8001048:	4013      	ands	r3, r2
 800104a:	2b00      	cmp	r3, #0
 800104c:	d028      	beq.n	80010a0 <HAL_DMA_IRQHandler+0x1e8>
 800104e:	68bb      	ldr	r3, [r7, #8]
 8001050:	f003 0308 	and.w	r3, r3, #8
 8001054:	2b00      	cmp	r3, #0
 8001056:	d023      	beq.n	80010a0 <HAL_DMA_IRQHandler+0x1e8>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8001058:	687b      	ldr	r3, [r7, #4]
 800105a:	681b      	ldr	r3, [r3, #0]
 800105c:	681a      	ldr	r2, [r3, #0]
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	681b      	ldr	r3, [r3, #0]
 8001062:	f022 020e 	bic.w	r2, r2, #14
 8001066:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << hdma->ChannelIndex);
 8001068:	687b      	ldr	r3, [r7, #4]
 800106a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800106c:	687b      	ldr	r3, [r7, #4]
 800106e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001070:	2101      	movs	r1, #1
 8001072:	fa01 f202 	lsl.w	r2, r1, r2
 8001076:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2201      	movs	r2, #1
 800107c:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800107e:	687b      	ldr	r3, [r7, #4]
 8001080:	2201      	movs	r2, #1
 8001082:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8001086:	687b      	ldr	r3, [r7, #4]
 8001088:	2200      	movs	r2, #0
 800108a:	f883 2020 	strb.w	r2, [r3, #32]

    if (hdma->XferErrorCallback != NULL)
 800108e:	687b      	ldr	r3, [r7, #4]
 8001090:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001092:	2b00      	cmp	r3, #0
 8001094:	d004      	beq.n	80010a0 <HAL_DMA_IRQHandler+0x1e8>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8001096:	687b      	ldr	r3, [r7, #4]
 8001098:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	4798      	blx	r3
    }
  }
  return;
 800109e:	bf00      	nop
 80010a0:	bf00      	nop
}
 80010a2:	3710      	adds	r7, #16
 80010a4:	46bd      	mov	sp, r7
 80010a6:	bd80      	pop	{r7, pc}
 80010a8:	40020008 	.word	0x40020008
 80010ac:	4002001c 	.word	0x4002001c
 80010b0:	40020030 	.word	0x40020030
 80010b4:	40020044 	.word	0x40020044
 80010b8:	40020058 	.word	0x40020058
 80010bc:	4002006c 	.word	0x4002006c
 80010c0:	40020000 	.word	0x40020000

080010c4 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80010c4:	b480      	push	{r7}
 80010c6:	b08b      	sub	sp, #44	@ 0x2c
 80010c8:	af00      	add	r7, sp, #0
 80010ca:	6078      	str	r0, [r7, #4]
 80010cc:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 80010ce:	2300      	movs	r3, #0
 80010d0:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 80010d2:	2300      	movs	r3, #0
 80010d4:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80010d6:	e169      	b.n	80013ac <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 80010d8:	2201      	movs	r2, #1
 80010da:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80010dc:	fa02 f303 	lsl.w	r3, r2, r3
 80010e0:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 80010e2:	683b      	ldr	r3, [r7, #0]
 80010e4:	681b      	ldr	r3, [r3, #0]
 80010e6:	69fa      	ldr	r2, [r7, #28]
 80010e8:	4013      	ands	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 80010ec:	69ba      	ldr	r2, [r7, #24]
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	429a      	cmp	r2, r3
 80010f2:	f040 8158 	bne.w	80013a6 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 80010f6:	683b      	ldr	r3, [r7, #0]
 80010f8:	685b      	ldr	r3, [r3, #4]
 80010fa:	4a9a      	ldr	r2, [pc, #616]	@ (8001364 <HAL_GPIO_Init+0x2a0>)
 80010fc:	4293      	cmp	r3, r2
 80010fe:	d05e      	beq.n	80011be <HAL_GPIO_Init+0xfa>
 8001100:	4a98      	ldr	r2, [pc, #608]	@ (8001364 <HAL_GPIO_Init+0x2a0>)
 8001102:	4293      	cmp	r3, r2
 8001104:	d875      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 8001106:	4a98      	ldr	r2, [pc, #608]	@ (8001368 <HAL_GPIO_Init+0x2a4>)
 8001108:	4293      	cmp	r3, r2
 800110a:	d058      	beq.n	80011be <HAL_GPIO_Init+0xfa>
 800110c:	4a96      	ldr	r2, [pc, #600]	@ (8001368 <HAL_GPIO_Init+0x2a4>)
 800110e:	4293      	cmp	r3, r2
 8001110:	d86f      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 8001112:	4a96      	ldr	r2, [pc, #600]	@ (800136c <HAL_GPIO_Init+0x2a8>)
 8001114:	4293      	cmp	r3, r2
 8001116:	d052      	beq.n	80011be <HAL_GPIO_Init+0xfa>
 8001118:	4a94      	ldr	r2, [pc, #592]	@ (800136c <HAL_GPIO_Init+0x2a8>)
 800111a:	4293      	cmp	r3, r2
 800111c:	d869      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 800111e:	4a94      	ldr	r2, [pc, #592]	@ (8001370 <HAL_GPIO_Init+0x2ac>)
 8001120:	4293      	cmp	r3, r2
 8001122:	d04c      	beq.n	80011be <HAL_GPIO_Init+0xfa>
 8001124:	4a92      	ldr	r2, [pc, #584]	@ (8001370 <HAL_GPIO_Init+0x2ac>)
 8001126:	4293      	cmp	r3, r2
 8001128:	d863      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 800112a:	4a92      	ldr	r2, [pc, #584]	@ (8001374 <HAL_GPIO_Init+0x2b0>)
 800112c:	4293      	cmp	r3, r2
 800112e:	d046      	beq.n	80011be <HAL_GPIO_Init+0xfa>
 8001130:	4a90      	ldr	r2, [pc, #576]	@ (8001374 <HAL_GPIO_Init+0x2b0>)
 8001132:	4293      	cmp	r3, r2
 8001134:	d85d      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 8001136:	2b12      	cmp	r3, #18
 8001138:	d82a      	bhi.n	8001190 <HAL_GPIO_Init+0xcc>
 800113a:	2b12      	cmp	r3, #18
 800113c:	d859      	bhi.n	80011f2 <HAL_GPIO_Init+0x12e>
 800113e:	a201      	add	r2, pc, #4	@ (adr r2, 8001144 <HAL_GPIO_Init+0x80>)
 8001140:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001144:	080011bf 	.word	0x080011bf
 8001148:	08001199 	.word	0x08001199
 800114c:	080011ab 	.word	0x080011ab
 8001150:	080011ed 	.word	0x080011ed
 8001154:	080011f3 	.word	0x080011f3
 8001158:	080011f3 	.word	0x080011f3
 800115c:	080011f3 	.word	0x080011f3
 8001160:	080011f3 	.word	0x080011f3
 8001164:	080011f3 	.word	0x080011f3
 8001168:	080011f3 	.word	0x080011f3
 800116c:	080011f3 	.word	0x080011f3
 8001170:	080011f3 	.word	0x080011f3
 8001174:	080011f3 	.word	0x080011f3
 8001178:	080011f3 	.word	0x080011f3
 800117c:	080011f3 	.word	0x080011f3
 8001180:	080011f3 	.word	0x080011f3
 8001184:	080011f3 	.word	0x080011f3
 8001188:	080011a1 	.word	0x080011a1
 800118c:	080011b5 	.word	0x080011b5
 8001190:	4a79      	ldr	r2, [pc, #484]	@ (8001378 <HAL_GPIO_Init+0x2b4>)
 8001192:	4293      	cmp	r3, r2
 8001194:	d013      	beq.n	80011be <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8001196:	e02c      	b.n	80011f2 <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8001198:	683b      	ldr	r3, [r7, #0]
 800119a:	68db      	ldr	r3, [r3, #12]
 800119c:	623b      	str	r3, [r7, #32]
          break;
 800119e:	e029      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80011a0:	683b      	ldr	r3, [r7, #0]
 80011a2:	68db      	ldr	r3, [r3, #12]
 80011a4:	3304      	adds	r3, #4
 80011a6:	623b      	str	r3, [r7, #32]
          break;
 80011a8:	e024      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80011aa:	683b      	ldr	r3, [r7, #0]
 80011ac:	68db      	ldr	r3, [r3, #12]
 80011ae:	3308      	adds	r3, #8
 80011b0:	623b      	str	r3, [r7, #32]
          break;
 80011b2:	e01f      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80011b4:	683b      	ldr	r3, [r7, #0]
 80011b6:	68db      	ldr	r3, [r3, #12]
 80011b8:	330c      	adds	r3, #12
 80011ba:	623b      	str	r3, [r7, #32]
          break;
 80011bc:	e01a      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80011be:	683b      	ldr	r3, [r7, #0]
 80011c0:	689b      	ldr	r3, [r3, #8]
 80011c2:	2b00      	cmp	r3, #0
 80011c4:	d102      	bne.n	80011cc <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80011c6:	2304      	movs	r3, #4
 80011c8:	623b      	str	r3, [r7, #32]
          break;
 80011ca:	e013      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 80011cc:	683b      	ldr	r3, [r7, #0]
 80011ce:	689b      	ldr	r3, [r3, #8]
 80011d0:	2b01      	cmp	r3, #1
 80011d2:	d105      	bne.n	80011e0 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011d4:	2308      	movs	r3, #8
 80011d6:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 80011d8:	687b      	ldr	r3, [r7, #4]
 80011da:	69fa      	ldr	r2, [r7, #28]
 80011dc:	611a      	str	r2, [r3, #16]
          break;
 80011de:	e009      	b.n	80011f4 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 80011e0:	2308      	movs	r3, #8
 80011e2:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	69fa      	ldr	r2, [r7, #28]
 80011e8:	615a      	str	r2, [r3, #20]
          break;
 80011ea:	e003      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 80011ec:	2300      	movs	r3, #0
 80011ee:	623b      	str	r3, [r7, #32]
          break;
 80011f0:	e000      	b.n	80011f4 <HAL_GPIO_Init+0x130>
          break;
 80011f2:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 80011f4:	69bb      	ldr	r3, [r7, #24]
 80011f6:	2bff      	cmp	r3, #255	@ 0xff
 80011f8:	d801      	bhi.n	80011fe <HAL_GPIO_Init+0x13a>
 80011fa:	687b      	ldr	r3, [r7, #4]
 80011fc:	e001      	b.n	8001202 <HAL_GPIO_Init+0x13e>
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	3304      	adds	r3, #4
 8001202:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8001204:	69bb      	ldr	r3, [r7, #24]
 8001206:	2bff      	cmp	r3, #255	@ 0xff
 8001208:	d802      	bhi.n	8001210 <HAL_GPIO_Init+0x14c>
 800120a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800120c:	009b      	lsls	r3, r3, #2
 800120e:	e002      	b.n	8001216 <HAL_GPIO_Init+0x152>
 8001210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001212:	3b08      	subs	r3, #8
 8001214:	009b      	lsls	r3, r3, #2
 8001216:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8001218:	697b      	ldr	r3, [r7, #20]
 800121a:	681a      	ldr	r2, [r3, #0]
 800121c:	210f      	movs	r1, #15
 800121e:	693b      	ldr	r3, [r7, #16]
 8001220:	fa01 f303 	lsl.w	r3, r1, r3
 8001224:	43db      	mvns	r3, r3
 8001226:	401a      	ands	r2, r3
 8001228:	6a39      	ldr	r1, [r7, #32]
 800122a:	693b      	ldr	r3, [r7, #16]
 800122c:	fa01 f303 	lsl.w	r3, r1, r3
 8001230:	431a      	orrs	r2, r3
 8001232:	697b      	ldr	r3, [r7, #20]
 8001234:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8001236:	683b      	ldr	r3, [r7, #0]
 8001238:	685b      	ldr	r3, [r3, #4]
 800123a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800123e:	2b00      	cmp	r3, #0
 8001240:	f000 80b1 	beq.w	80013a6 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8001244:	4b4d      	ldr	r3, [pc, #308]	@ (800137c <HAL_GPIO_Init+0x2b8>)
 8001246:	699b      	ldr	r3, [r3, #24]
 8001248:	4a4c      	ldr	r2, [pc, #304]	@ (800137c <HAL_GPIO_Init+0x2b8>)
 800124a:	f043 0301 	orr.w	r3, r3, #1
 800124e:	6193      	str	r3, [r2, #24]
 8001250:	4b4a      	ldr	r3, [pc, #296]	@ (800137c <HAL_GPIO_Init+0x2b8>)
 8001252:	699b      	ldr	r3, [r3, #24]
 8001254:	f003 0301 	and.w	r3, r3, #1
 8001258:	60bb      	str	r3, [r7, #8]
 800125a:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 800125c:	4a48      	ldr	r2, [pc, #288]	@ (8001380 <HAL_GPIO_Init+0x2bc>)
 800125e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001260:	089b      	lsrs	r3, r3, #2
 8001262:	3302      	adds	r3, #2
 8001264:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001268:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 800126a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800126c:	f003 0303 	and.w	r3, r3, #3
 8001270:	009b      	lsls	r3, r3, #2
 8001272:	220f      	movs	r2, #15
 8001274:	fa02 f303 	lsl.w	r3, r2, r3
 8001278:	43db      	mvns	r3, r3
 800127a:	68fa      	ldr	r2, [r7, #12]
 800127c:	4013      	ands	r3, r2
 800127e:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8001280:	687b      	ldr	r3, [r7, #4]
 8001282:	4a40      	ldr	r2, [pc, #256]	@ (8001384 <HAL_GPIO_Init+0x2c0>)
 8001284:	4293      	cmp	r3, r2
 8001286:	d013      	beq.n	80012b0 <HAL_GPIO_Init+0x1ec>
 8001288:	687b      	ldr	r3, [r7, #4]
 800128a:	4a3f      	ldr	r2, [pc, #252]	@ (8001388 <HAL_GPIO_Init+0x2c4>)
 800128c:	4293      	cmp	r3, r2
 800128e:	d00d      	beq.n	80012ac <HAL_GPIO_Init+0x1e8>
 8001290:	687b      	ldr	r3, [r7, #4]
 8001292:	4a3e      	ldr	r2, [pc, #248]	@ (800138c <HAL_GPIO_Init+0x2c8>)
 8001294:	4293      	cmp	r3, r2
 8001296:	d007      	beq.n	80012a8 <HAL_GPIO_Init+0x1e4>
 8001298:	687b      	ldr	r3, [r7, #4]
 800129a:	4a3d      	ldr	r2, [pc, #244]	@ (8001390 <HAL_GPIO_Init+0x2cc>)
 800129c:	4293      	cmp	r3, r2
 800129e:	d101      	bne.n	80012a4 <HAL_GPIO_Init+0x1e0>
 80012a0:	2303      	movs	r3, #3
 80012a2:	e006      	b.n	80012b2 <HAL_GPIO_Init+0x1ee>
 80012a4:	2304      	movs	r3, #4
 80012a6:	e004      	b.n	80012b2 <HAL_GPIO_Init+0x1ee>
 80012a8:	2302      	movs	r3, #2
 80012aa:	e002      	b.n	80012b2 <HAL_GPIO_Init+0x1ee>
 80012ac:	2301      	movs	r3, #1
 80012ae:	e000      	b.n	80012b2 <HAL_GPIO_Init+0x1ee>
 80012b0:	2300      	movs	r3, #0
 80012b2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80012b4:	f002 0203 	and.w	r2, r2, #3
 80012b8:	0092      	lsls	r2, r2, #2
 80012ba:	4093      	lsls	r3, r2
 80012bc:	68fa      	ldr	r2, [r7, #12]
 80012be:	4313      	orrs	r3, r2
 80012c0:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80012c2:	492f      	ldr	r1, [pc, #188]	@ (8001380 <HAL_GPIO_Init+0x2bc>)
 80012c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80012c6:	089b      	lsrs	r3, r3, #2
 80012c8:	3302      	adds	r3, #2
 80012ca:	68fa      	ldr	r2, [r7, #12]
 80012cc:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80012d0:	683b      	ldr	r3, [r7, #0]
 80012d2:	685b      	ldr	r3, [r3, #4]
 80012d4:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d006      	beq.n	80012ea <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 80012dc:	4b2d      	ldr	r3, [pc, #180]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 80012de:	689a      	ldr	r2, [r3, #8]
 80012e0:	492c      	ldr	r1, [pc, #176]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 80012e2:	69bb      	ldr	r3, [r7, #24]
 80012e4:	4313      	orrs	r3, r2
 80012e6:	608b      	str	r3, [r1, #8]
 80012e8:	e006      	b.n	80012f8 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 80012ea:	4b2a      	ldr	r3, [pc, #168]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 80012ec:	689a      	ldr	r2, [r3, #8]
 80012ee:	69bb      	ldr	r3, [r7, #24]
 80012f0:	43db      	mvns	r3, r3
 80012f2:	4928      	ldr	r1, [pc, #160]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 80012f4:	4013      	ands	r3, r2
 80012f6:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80012f8:	683b      	ldr	r3, [r7, #0]
 80012fa:	685b      	ldr	r3, [r3, #4]
 80012fc:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001300:	2b00      	cmp	r3, #0
 8001302:	d006      	beq.n	8001312 <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8001304:	4b23      	ldr	r3, [pc, #140]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 8001306:	68da      	ldr	r2, [r3, #12]
 8001308:	4922      	ldr	r1, [pc, #136]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 800130a:	69bb      	ldr	r3, [r7, #24]
 800130c:	4313      	orrs	r3, r2
 800130e:	60cb      	str	r3, [r1, #12]
 8001310:	e006      	b.n	8001320 <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 8001312:	4b20      	ldr	r3, [pc, #128]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 8001314:	68da      	ldr	r2, [r3, #12]
 8001316:	69bb      	ldr	r3, [r7, #24]
 8001318:	43db      	mvns	r3, r3
 800131a:	491e      	ldr	r1, [pc, #120]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 800131c:	4013      	ands	r3, r2
 800131e:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001320:	683b      	ldr	r3, [r7, #0]
 8001322:	685b      	ldr	r3, [r3, #4]
 8001324:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8001328:	2b00      	cmp	r3, #0
 800132a:	d006      	beq.n	800133a <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 800132c:	4b19      	ldr	r3, [pc, #100]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 800132e:	685a      	ldr	r2, [r3, #4]
 8001330:	4918      	ldr	r1, [pc, #96]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 8001332:	69bb      	ldr	r3, [r7, #24]
 8001334:	4313      	orrs	r3, r2
 8001336:	604b      	str	r3, [r1, #4]
 8001338:	e006      	b.n	8001348 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 800133a:	4b16      	ldr	r3, [pc, #88]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 800133c:	685a      	ldr	r2, [r3, #4]
 800133e:	69bb      	ldr	r3, [r7, #24]
 8001340:	43db      	mvns	r3, r3
 8001342:	4914      	ldr	r1, [pc, #80]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 8001344:	4013      	ands	r3, r2
 8001346:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8001348:	683b      	ldr	r3, [r7, #0]
 800134a:	685b      	ldr	r3, [r3, #4]
 800134c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001350:	2b00      	cmp	r3, #0
 8001352:	d021      	beq.n	8001398 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8001354:	4b0f      	ldr	r3, [pc, #60]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 8001356:	681a      	ldr	r2, [r3, #0]
 8001358:	490e      	ldr	r1, [pc, #56]	@ (8001394 <HAL_GPIO_Init+0x2d0>)
 800135a:	69bb      	ldr	r3, [r7, #24]
 800135c:	4313      	orrs	r3, r2
 800135e:	600b      	str	r3, [r1, #0]
 8001360:	e021      	b.n	80013a6 <HAL_GPIO_Init+0x2e2>
 8001362:	bf00      	nop
 8001364:	10320000 	.word	0x10320000
 8001368:	10310000 	.word	0x10310000
 800136c:	10220000 	.word	0x10220000
 8001370:	10210000 	.word	0x10210000
 8001374:	10120000 	.word	0x10120000
 8001378:	10110000 	.word	0x10110000
 800137c:	40021000 	.word	0x40021000
 8001380:	40010000 	.word	0x40010000
 8001384:	40010800 	.word	0x40010800
 8001388:	40010c00 	.word	0x40010c00
 800138c:	40011000 	.word	0x40011000
 8001390:	40011400 	.word	0x40011400
 8001394:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8001398:	4b0b      	ldr	r3, [pc, #44]	@ (80013c8 <HAL_GPIO_Init+0x304>)
 800139a:	681a      	ldr	r2, [r3, #0]
 800139c:	69bb      	ldr	r3, [r7, #24]
 800139e:	43db      	mvns	r3, r3
 80013a0:	4909      	ldr	r1, [pc, #36]	@ (80013c8 <HAL_GPIO_Init+0x304>)
 80013a2:	4013      	ands	r3, r2
 80013a4:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80013a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013a8:	3301      	adds	r3, #1
 80013aa:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80013ac:	683b      	ldr	r3, [r7, #0]
 80013ae:	681a      	ldr	r2, [r3, #0]
 80013b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80013b2:	fa22 f303 	lsr.w	r3, r2, r3
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	f47f ae8e 	bne.w	80010d8 <HAL_GPIO_Init+0x14>
  }
}
 80013bc:	bf00      	nop
 80013be:	bf00      	nop
 80013c0:	372c      	adds	r7, #44	@ 0x2c
 80013c2:	46bd      	mov	sp, r7
 80013c4:	bc80      	pop	{r7}
 80013c6:	4770      	bx	lr
 80013c8:	40010400 	.word	0x40010400

080013cc <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80013cc:	b580      	push	{r7, lr}
 80013ce:	b086      	sub	sp, #24
 80013d0:	af00      	add	r7, sp, #0
 80013d2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80013d4:	687b      	ldr	r3, [r7, #4]
 80013d6:	2b00      	cmp	r3, #0
 80013d8:	d101      	bne.n	80013de <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e272      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 80013de:	687b      	ldr	r3, [r7, #4]
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f003 0301 	and.w	r3, r3, #1
 80013e6:	2b00      	cmp	r3, #0
 80013e8:	f000 8087 	beq.w	80014fa <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80013ec:	4b92      	ldr	r3, [pc, #584]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 80013ee:	685b      	ldr	r3, [r3, #4]
 80013f0:	f003 030c 	and.w	r3, r3, #12
 80013f4:	2b04      	cmp	r3, #4
 80013f6:	d00c      	beq.n	8001412 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80013f8:	4b8f      	ldr	r3, [pc, #572]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 80013fa:	685b      	ldr	r3, [r3, #4]
 80013fc:	f003 030c 	and.w	r3, r3, #12
 8001400:	2b08      	cmp	r3, #8
 8001402:	d112      	bne.n	800142a <HAL_RCC_OscConfig+0x5e>
 8001404:	4b8c      	ldr	r3, [pc, #560]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001406:	685b      	ldr	r3, [r3, #4]
 8001408:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800140c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001410:	d10b      	bne.n	800142a <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001412:	4b89      	ldr	r3, [pc, #548]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001414:	681b      	ldr	r3, [r3, #0]
 8001416:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800141a:	2b00      	cmp	r3, #0
 800141c:	d06c      	beq.n	80014f8 <HAL_RCC_OscConfig+0x12c>
 800141e:	687b      	ldr	r3, [r7, #4]
 8001420:	685b      	ldr	r3, [r3, #4]
 8001422:	2b00      	cmp	r3, #0
 8001424:	d168      	bne.n	80014f8 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8001426:	2301      	movs	r3, #1
 8001428:	e24c      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800142a:	687b      	ldr	r3, [r7, #4]
 800142c:	685b      	ldr	r3, [r3, #4]
 800142e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8001432:	d106      	bne.n	8001442 <HAL_RCC_OscConfig+0x76>
 8001434:	4b80      	ldr	r3, [pc, #512]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001436:	681b      	ldr	r3, [r3, #0]
 8001438:	4a7f      	ldr	r2, [pc, #508]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800143a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800143e:	6013      	str	r3, [r2, #0]
 8001440:	e02e      	b.n	80014a0 <HAL_RCC_OscConfig+0xd4>
 8001442:	687b      	ldr	r3, [r7, #4]
 8001444:	685b      	ldr	r3, [r3, #4]
 8001446:	2b00      	cmp	r3, #0
 8001448:	d10c      	bne.n	8001464 <HAL_RCC_OscConfig+0x98>
 800144a:	4b7b      	ldr	r3, [pc, #492]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800144c:	681b      	ldr	r3, [r3, #0]
 800144e:	4a7a      	ldr	r2, [pc, #488]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001450:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001454:	6013      	str	r3, [r2, #0]
 8001456:	4b78      	ldr	r3, [pc, #480]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001458:	681b      	ldr	r3, [r3, #0]
 800145a:	4a77      	ldr	r2, [pc, #476]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800145c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8001460:	6013      	str	r3, [r2, #0]
 8001462:	e01d      	b.n	80014a0 <HAL_RCC_OscConfig+0xd4>
 8001464:	687b      	ldr	r3, [r7, #4]
 8001466:	685b      	ldr	r3, [r3, #4]
 8001468:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800146c:	d10c      	bne.n	8001488 <HAL_RCC_OscConfig+0xbc>
 800146e:	4b72      	ldr	r3, [pc, #456]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001470:	681b      	ldr	r3, [r3, #0]
 8001472:	4a71      	ldr	r2, [pc, #452]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001474:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8001478:	6013      	str	r3, [r2, #0]
 800147a:	4b6f      	ldr	r3, [pc, #444]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800147c:	681b      	ldr	r3, [r3, #0]
 800147e:	4a6e      	ldr	r2, [pc, #440]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001480:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8001484:	6013      	str	r3, [r2, #0]
 8001486:	e00b      	b.n	80014a0 <HAL_RCC_OscConfig+0xd4>
 8001488:	4b6b      	ldr	r3, [pc, #428]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800148a:	681b      	ldr	r3, [r3, #0]
 800148c:	4a6a      	ldr	r2, [pc, #424]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800148e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8001492:	6013      	str	r3, [r2, #0]
 8001494:	4b68      	ldr	r3, [pc, #416]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001496:	681b      	ldr	r3, [r3, #0]
 8001498:	4a67      	ldr	r2, [pc, #412]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800149a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800149e:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80014a0:	687b      	ldr	r3, [r7, #4]
 80014a2:	685b      	ldr	r3, [r3, #4]
 80014a4:	2b00      	cmp	r3, #0
 80014a6:	d013      	beq.n	80014d0 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014a8:	f7ff f9c0 	bl	800082c <HAL_GetTick>
 80014ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014ae:	e008      	b.n	80014c2 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014b0:	f7ff f9bc 	bl	800082c <HAL_GetTick>
 80014b4:	4602      	mov	r2, r0
 80014b6:	693b      	ldr	r3, [r7, #16]
 80014b8:	1ad3      	subs	r3, r2, r3
 80014ba:	2b64      	cmp	r3, #100	@ 0x64
 80014bc:	d901      	bls.n	80014c2 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 80014be:	2303      	movs	r3, #3
 80014c0:	e200      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80014c2:	4b5d      	ldr	r3, [pc, #372]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 80014c4:	681b      	ldr	r3, [r3, #0]
 80014c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014ca:	2b00      	cmp	r3, #0
 80014cc:	d0f0      	beq.n	80014b0 <HAL_RCC_OscConfig+0xe4>
 80014ce:	e014      	b.n	80014fa <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80014d0:	f7ff f9ac 	bl	800082c <HAL_GetTick>
 80014d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014d6:	e008      	b.n	80014ea <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80014d8:	f7ff f9a8 	bl	800082c <HAL_GetTick>
 80014dc:	4602      	mov	r2, r0
 80014de:	693b      	ldr	r3, [r7, #16]
 80014e0:	1ad3      	subs	r3, r2, r3
 80014e2:	2b64      	cmp	r3, #100	@ 0x64
 80014e4:	d901      	bls.n	80014ea <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 80014e6:	2303      	movs	r3, #3
 80014e8:	e1ec      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80014ea:	4b53      	ldr	r3, [pc, #332]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 80014ec:	681b      	ldr	r3, [r3, #0]
 80014ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d1f0      	bne.n	80014d8 <HAL_RCC_OscConfig+0x10c>
 80014f6:	e000      	b.n	80014fa <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80014f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80014fa:	687b      	ldr	r3, [r7, #4]
 80014fc:	681b      	ldr	r3, [r3, #0]
 80014fe:	f003 0302 	and.w	r3, r3, #2
 8001502:	2b00      	cmp	r3, #0
 8001504:	d063      	beq.n	80015ce <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8001506:	4b4c      	ldr	r3, [pc, #304]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001508:	685b      	ldr	r3, [r3, #4]
 800150a:	f003 030c 	and.w	r3, r3, #12
 800150e:	2b00      	cmp	r3, #0
 8001510:	d00b      	beq.n	800152a <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8001512:	4b49      	ldr	r3, [pc, #292]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001514:	685b      	ldr	r3, [r3, #4]
 8001516:	f003 030c 	and.w	r3, r3, #12
 800151a:	2b08      	cmp	r3, #8
 800151c:	d11c      	bne.n	8001558 <HAL_RCC_OscConfig+0x18c>
 800151e:	4b46      	ldr	r3, [pc, #280]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001520:	685b      	ldr	r3, [r3, #4]
 8001522:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001526:	2b00      	cmp	r3, #0
 8001528:	d116      	bne.n	8001558 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800152a:	4b43      	ldr	r3, [pc, #268]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800152c:	681b      	ldr	r3, [r3, #0]
 800152e:	f003 0302 	and.w	r3, r3, #2
 8001532:	2b00      	cmp	r3, #0
 8001534:	d005      	beq.n	8001542 <HAL_RCC_OscConfig+0x176>
 8001536:	687b      	ldr	r3, [r7, #4]
 8001538:	691b      	ldr	r3, [r3, #16]
 800153a:	2b01      	cmp	r3, #1
 800153c:	d001      	beq.n	8001542 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 800153e:	2301      	movs	r3, #1
 8001540:	e1c0      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001542:	4b3d      	ldr	r3, [pc, #244]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	695b      	ldr	r3, [r3, #20]
 800154e:	00db      	lsls	r3, r3, #3
 8001550:	4939      	ldr	r1, [pc, #228]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001552:	4313      	orrs	r3, r2
 8001554:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8001556:	e03a      	b.n	80015ce <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8001558:	687b      	ldr	r3, [r7, #4]
 800155a:	691b      	ldr	r3, [r3, #16]
 800155c:	2b00      	cmp	r3, #0
 800155e:	d020      	beq.n	80015a2 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8001560:	4b36      	ldr	r3, [pc, #216]	@ (800163c <HAL_RCC_OscConfig+0x270>)
 8001562:	2201      	movs	r2, #1
 8001564:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001566:	f7ff f961 	bl	800082c <HAL_GetTick>
 800156a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800156c:	e008      	b.n	8001580 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800156e:	f7ff f95d 	bl	800082c <HAL_GetTick>
 8001572:	4602      	mov	r2, r0
 8001574:	693b      	ldr	r3, [r7, #16]
 8001576:	1ad3      	subs	r3, r2, r3
 8001578:	2b02      	cmp	r3, #2
 800157a:	d901      	bls.n	8001580 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 800157c:	2303      	movs	r3, #3
 800157e:	e1a1      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001580:	4b2d      	ldr	r3, [pc, #180]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001582:	681b      	ldr	r3, [r3, #0]
 8001584:	f003 0302 	and.w	r3, r3, #2
 8001588:	2b00      	cmp	r3, #0
 800158a:	d0f0      	beq.n	800156e <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800158c:	4b2a      	ldr	r3, [pc, #168]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800158e:	681b      	ldr	r3, [r3, #0]
 8001590:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8001594:	687b      	ldr	r3, [r7, #4]
 8001596:	695b      	ldr	r3, [r3, #20]
 8001598:	00db      	lsls	r3, r3, #3
 800159a:	4927      	ldr	r1, [pc, #156]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 800159c:	4313      	orrs	r3, r2
 800159e:	600b      	str	r3, [r1, #0]
 80015a0:	e015      	b.n	80015ce <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80015a2:	4b26      	ldr	r3, [pc, #152]	@ (800163c <HAL_RCC_OscConfig+0x270>)
 80015a4:	2200      	movs	r2, #0
 80015a6:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80015a8:	f7ff f940 	bl	800082c <HAL_GetTick>
 80015ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015ae:	e008      	b.n	80015c2 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80015b0:	f7ff f93c 	bl	800082c <HAL_GetTick>
 80015b4:	4602      	mov	r2, r0
 80015b6:	693b      	ldr	r3, [r7, #16]
 80015b8:	1ad3      	subs	r3, r2, r3
 80015ba:	2b02      	cmp	r3, #2
 80015bc:	d901      	bls.n	80015c2 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 80015be:	2303      	movs	r3, #3
 80015c0:	e180      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 80015c2:	4b1d      	ldr	r3, [pc, #116]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 80015c4:	681b      	ldr	r3, [r3, #0]
 80015c6:	f003 0302 	and.w	r3, r3, #2
 80015ca:	2b00      	cmp	r3, #0
 80015cc:	d1f0      	bne.n	80015b0 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80015ce:	687b      	ldr	r3, [r7, #4]
 80015d0:	681b      	ldr	r3, [r3, #0]
 80015d2:	f003 0308 	and.w	r3, r3, #8
 80015d6:	2b00      	cmp	r3, #0
 80015d8:	d03a      	beq.n	8001650 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	699b      	ldr	r3, [r3, #24]
 80015de:	2b00      	cmp	r3, #0
 80015e0:	d019      	beq.n	8001616 <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 80015e2:	4b17      	ldr	r3, [pc, #92]	@ (8001640 <HAL_RCC_OscConfig+0x274>)
 80015e4:	2201      	movs	r2, #1
 80015e6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015e8:	f7ff f920 	bl	800082c <HAL_GetTick>
 80015ec:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80015ee:	e008      	b.n	8001602 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80015f0:	f7ff f91c 	bl	800082c <HAL_GetTick>
 80015f4:	4602      	mov	r2, r0
 80015f6:	693b      	ldr	r3, [r7, #16]
 80015f8:	1ad3      	subs	r3, r2, r3
 80015fa:	2b02      	cmp	r3, #2
 80015fc:	d901      	bls.n	8001602 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80015fe:	2303      	movs	r3, #3
 8001600:	e160      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8001602:	4b0d      	ldr	r3, [pc, #52]	@ (8001638 <HAL_RCC_OscConfig+0x26c>)
 8001604:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001606:	f003 0302 	and.w	r3, r3, #2
 800160a:	2b00      	cmp	r3, #0
 800160c:	d0f0      	beq.n	80015f0 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 800160e:	2001      	movs	r0, #1
 8001610:	f000 face 	bl	8001bb0 <RCC_Delay>
 8001614:	e01c      	b.n	8001650 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8001616:	4b0a      	ldr	r3, [pc, #40]	@ (8001640 <HAL_RCC_OscConfig+0x274>)
 8001618:	2200      	movs	r2, #0
 800161a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800161c:	f7ff f906 	bl	800082c <HAL_GetTick>
 8001620:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001622:	e00f      	b.n	8001644 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8001624:	f7ff f902 	bl	800082c <HAL_GetTick>
 8001628:	4602      	mov	r2, r0
 800162a:	693b      	ldr	r3, [r7, #16]
 800162c:	1ad3      	subs	r3, r2, r3
 800162e:	2b02      	cmp	r3, #2
 8001630:	d908      	bls.n	8001644 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8001632:	2303      	movs	r3, #3
 8001634:	e146      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
 8001636:	bf00      	nop
 8001638:	40021000 	.word	0x40021000
 800163c:	42420000 	.word	0x42420000
 8001640:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8001644:	4b92      	ldr	r3, [pc, #584]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001646:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001648:	f003 0302 	and.w	r3, r3, #2
 800164c:	2b00      	cmp	r3, #0
 800164e:	d1e9      	bne.n	8001624 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8001650:	687b      	ldr	r3, [r7, #4]
 8001652:	681b      	ldr	r3, [r3, #0]
 8001654:	f003 0304 	and.w	r3, r3, #4
 8001658:	2b00      	cmp	r3, #0
 800165a:	f000 80a6 	beq.w	80017aa <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 800165e:	2300      	movs	r3, #0
 8001660:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8001662:	4b8b      	ldr	r3, [pc, #556]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001664:	69db      	ldr	r3, [r3, #28]
 8001666:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800166a:	2b00      	cmp	r3, #0
 800166c:	d10d      	bne.n	800168a <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800166e:	4b88      	ldr	r3, [pc, #544]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001670:	69db      	ldr	r3, [r3, #28]
 8001672:	4a87      	ldr	r2, [pc, #540]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001674:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001678:	61d3      	str	r3, [r2, #28]
 800167a:	4b85      	ldr	r3, [pc, #532]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800167c:	69db      	ldr	r3, [r3, #28]
 800167e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001682:	60bb      	str	r3, [r7, #8]
 8001684:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001686:	2301      	movs	r3, #1
 8001688:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800168a:	4b82      	ldr	r3, [pc, #520]	@ (8001894 <HAL_RCC_OscConfig+0x4c8>)
 800168c:	681b      	ldr	r3, [r3, #0]
 800168e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001692:	2b00      	cmp	r3, #0
 8001694:	d118      	bne.n	80016c8 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001696:	4b7f      	ldr	r3, [pc, #508]	@ (8001894 <HAL_RCC_OscConfig+0x4c8>)
 8001698:	681b      	ldr	r3, [r3, #0]
 800169a:	4a7e      	ldr	r2, [pc, #504]	@ (8001894 <HAL_RCC_OscConfig+0x4c8>)
 800169c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80016a0:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80016a2:	f7ff f8c3 	bl	800082c <HAL_GetTick>
 80016a6:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016a8:	e008      	b.n	80016bc <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80016aa:	f7ff f8bf 	bl	800082c <HAL_GetTick>
 80016ae:	4602      	mov	r2, r0
 80016b0:	693b      	ldr	r3, [r7, #16]
 80016b2:	1ad3      	subs	r3, r2, r3
 80016b4:	2b64      	cmp	r3, #100	@ 0x64
 80016b6:	d901      	bls.n	80016bc <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 80016b8:	2303      	movs	r3, #3
 80016ba:	e103      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 80016bc:	4b75      	ldr	r3, [pc, #468]	@ (8001894 <HAL_RCC_OscConfig+0x4c8>)
 80016be:	681b      	ldr	r3, [r3, #0]
 80016c0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80016c4:	2b00      	cmp	r3, #0
 80016c6:	d0f0      	beq.n	80016aa <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 80016c8:	687b      	ldr	r3, [r7, #4]
 80016ca:	68db      	ldr	r3, [r3, #12]
 80016cc:	2b01      	cmp	r3, #1
 80016ce:	d106      	bne.n	80016de <HAL_RCC_OscConfig+0x312>
 80016d0:	4b6f      	ldr	r3, [pc, #444]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016d2:	6a1b      	ldr	r3, [r3, #32]
 80016d4:	4a6e      	ldr	r2, [pc, #440]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	6213      	str	r3, [r2, #32]
 80016dc:	e02d      	b.n	800173a <HAL_RCC_OscConfig+0x36e>
 80016de:	687b      	ldr	r3, [r7, #4]
 80016e0:	68db      	ldr	r3, [r3, #12]
 80016e2:	2b00      	cmp	r3, #0
 80016e4:	d10c      	bne.n	8001700 <HAL_RCC_OscConfig+0x334>
 80016e6:	4b6a      	ldr	r3, [pc, #424]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016e8:	6a1b      	ldr	r3, [r3, #32]
 80016ea:	4a69      	ldr	r2, [pc, #420]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016ec:	f023 0301 	bic.w	r3, r3, #1
 80016f0:	6213      	str	r3, [r2, #32]
 80016f2:	4b67      	ldr	r3, [pc, #412]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016f4:	6a1b      	ldr	r3, [r3, #32]
 80016f6:	4a66      	ldr	r2, [pc, #408]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80016f8:	f023 0304 	bic.w	r3, r3, #4
 80016fc:	6213      	str	r3, [r2, #32]
 80016fe:	e01c      	b.n	800173a <HAL_RCC_OscConfig+0x36e>
 8001700:	687b      	ldr	r3, [r7, #4]
 8001702:	68db      	ldr	r3, [r3, #12]
 8001704:	2b05      	cmp	r3, #5
 8001706:	d10c      	bne.n	8001722 <HAL_RCC_OscConfig+0x356>
 8001708:	4b61      	ldr	r3, [pc, #388]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800170a:	6a1b      	ldr	r3, [r3, #32]
 800170c:	4a60      	ldr	r2, [pc, #384]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800170e:	f043 0304 	orr.w	r3, r3, #4
 8001712:	6213      	str	r3, [r2, #32]
 8001714:	4b5e      	ldr	r3, [pc, #376]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001716:	6a1b      	ldr	r3, [r3, #32]
 8001718:	4a5d      	ldr	r2, [pc, #372]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800171a:	f043 0301 	orr.w	r3, r3, #1
 800171e:	6213      	str	r3, [r2, #32]
 8001720:	e00b      	b.n	800173a <HAL_RCC_OscConfig+0x36e>
 8001722:	4b5b      	ldr	r3, [pc, #364]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001724:	6a1b      	ldr	r3, [r3, #32]
 8001726:	4a5a      	ldr	r2, [pc, #360]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001728:	f023 0301 	bic.w	r3, r3, #1
 800172c:	6213      	str	r3, [r2, #32]
 800172e:	4b58      	ldr	r3, [pc, #352]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001730:	6a1b      	ldr	r3, [r3, #32]
 8001732:	4a57      	ldr	r2, [pc, #348]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001734:	f023 0304 	bic.w	r3, r3, #4
 8001738:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	68db      	ldr	r3, [r3, #12]
 800173e:	2b00      	cmp	r3, #0
 8001740:	d015      	beq.n	800176e <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8001742:	f7ff f873 	bl	800082c <HAL_GetTick>
 8001746:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001748:	e00a      	b.n	8001760 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800174a:	f7ff f86f 	bl	800082c <HAL_GetTick>
 800174e:	4602      	mov	r2, r0
 8001750:	693b      	ldr	r3, [r7, #16]
 8001752:	1ad3      	subs	r3, r2, r3
 8001754:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001758:	4293      	cmp	r3, r2
 800175a:	d901      	bls.n	8001760 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 800175c:	2303      	movs	r3, #3
 800175e:	e0b1      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8001760:	4b4b      	ldr	r3, [pc, #300]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001762:	6a1b      	ldr	r3, [r3, #32]
 8001764:	f003 0302 	and.w	r3, r3, #2
 8001768:	2b00      	cmp	r3, #0
 800176a:	d0ee      	beq.n	800174a <HAL_RCC_OscConfig+0x37e>
 800176c:	e014      	b.n	8001798 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 800176e:	f7ff f85d 	bl	800082c <HAL_GetTick>
 8001772:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001774:	e00a      	b.n	800178c <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8001776:	f7ff f859 	bl	800082c <HAL_GetTick>
 800177a:	4602      	mov	r2, r0
 800177c:	693b      	ldr	r3, [r7, #16]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	f241 3288 	movw	r2, #5000	@ 0x1388
 8001784:	4293      	cmp	r3, r2
 8001786:	d901      	bls.n	800178c <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8001788:	2303      	movs	r3, #3
 800178a:	e09b      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800178c:	4b40      	ldr	r3, [pc, #256]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800178e:	6a1b      	ldr	r3, [r3, #32]
 8001790:	f003 0302 	and.w	r3, r3, #2
 8001794:	2b00      	cmp	r3, #0
 8001796:	d1ee      	bne.n	8001776 <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8001798:	7dfb      	ldrb	r3, [r7, #23]
 800179a:	2b01      	cmp	r3, #1
 800179c:	d105      	bne.n	80017aa <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800179e:	4b3c      	ldr	r3, [pc, #240]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80017a0:	69db      	ldr	r3, [r3, #28]
 80017a2:	4a3b      	ldr	r2, [pc, #236]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80017a4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80017a8:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 80017aa:	687b      	ldr	r3, [r7, #4]
 80017ac:	69db      	ldr	r3, [r3, #28]
 80017ae:	2b00      	cmp	r3, #0
 80017b0:	f000 8087 	beq.w	80018c2 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 80017b4:	4b36      	ldr	r3, [pc, #216]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80017b6:	685b      	ldr	r3, [r3, #4]
 80017b8:	f003 030c 	and.w	r3, r3, #12
 80017bc:	2b08      	cmp	r3, #8
 80017be:	d061      	beq.n	8001884 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 80017c0:	687b      	ldr	r3, [r7, #4]
 80017c2:	69db      	ldr	r3, [r3, #28]
 80017c4:	2b02      	cmp	r3, #2
 80017c6:	d146      	bne.n	8001856 <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80017c8:	4b33      	ldr	r3, [pc, #204]	@ (8001898 <HAL_RCC_OscConfig+0x4cc>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80017ce:	f7ff f82d 	bl	800082c <HAL_GetTick>
 80017d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017d4:	e008      	b.n	80017e8 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80017d6:	f7ff f829 	bl	800082c <HAL_GetTick>
 80017da:	4602      	mov	r2, r0
 80017dc:	693b      	ldr	r3, [r7, #16]
 80017de:	1ad3      	subs	r3, r2, r3
 80017e0:	2b02      	cmp	r3, #2
 80017e2:	d901      	bls.n	80017e8 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 80017e4:	2303      	movs	r3, #3
 80017e6:	e06d      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80017e8:	4b29      	ldr	r3, [pc, #164]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 80017ea:	681b      	ldr	r3, [r3, #0]
 80017ec:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80017f0:	2b00      	cmp	r3, #0
 80017f2:	d1f0      	bne.n	80017d6 <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80017f4:	687b      	ldr	r3, [r7, #4]
 80017f6:	6a1b      	ldr	r3, [r3, #32]
 80017f8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80017fc:	d108      	bne.n	8001810 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80017fe:	4b24      	ldr	r3, [pc, #144]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001800:	685b      	ldr	r3, [r3, #4]
 8001802:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	689b      	ldr	r3, [r3, #8]
 800180a:	4921      	ldr	r1, [pc, #132]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800180c:	4313      	orrs	r3, r2
 800180e:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8001810:	4b1f      	ldr	r3, [pc, #124]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001812:	685b      	ldr	r3, [r3, #4]
 8001814:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8001818:	687b      	ldr	r3, [r7, #4]
 800181a:	6a19      	ldr	r1, [r3, #32]
 800181c:	687b      	ldr	r3, [r7, #4]
 800181e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001820:	430b      	orrs	r3, r1
 8001822:	491b      	ldr	r1, [pc, #108]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001824:	4313      	orrs	r3, r2
 8001826:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8001828:	4b1b      	ldr	r3, [pc, #108]	@ (8001898 <HAL_RCC_OscConfig+0x4cc>)
 800182a:	2201      	movs	r2, #1
 800182c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800182e:	f7fe fffd 	bl	800082c <HAL_GetTick>
 8001832:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001834:	e008      	b.n	8001848 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001836:	f7fe fff9 	bl	800082c <HAL_GetTick>
 800183a:	4602      	mov	r2, r0
 800183c:	693b      	ldr	r3, [r7, #16]
 800183e:	1ad3      	subs	r3, r2, r3
 8001840:	2b02      	cmp	r3, #2
 8001842:	d901      	bls.n	8001848 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8001844:	2303      	movs	r3, #3
 8001846:	e03d      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8001848:	4b11      	ldr	r3, [pc, #68]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 800184a:	681b      	ldr	r3, [r3, #0]
 800184c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001850:	2b00      	cmp	r3, #0
 8001852:	d0f0      	beq.n	8001836 <HAL_RCC_OscConfig+0x46a>
 8001854:	e035      	b.n	80018c2 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001856:	4b10      	ldr	r3, [pc, #64]	@ (8001898 <HAL_RCC_OscConfig+0x4cc>)
 8001858:	2200      	movs	r2, #0
 800185a:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800185c:	f7fe ffe6 	bl	800082c <HAL_GetTick>
 8001860:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001862:	e008      	b.n	8001876 <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8001864:	f7fe ffe2 	bl	800082c <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	693b      	ldr	r3, [r7, #16]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	2b02      	cmp	r3, #2
 8001870:	d901      	bls.n	8001876 <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8001872:	2303      	movs	r3, #3
 8001874:	e026      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8001876:	4b06      	ldr	r3, [pc, #24]	@ (8001890 <HAL_RCC_OscConfig+0x4c4>)
 8001878:	681b      	ldr	r3, [r3, #0]
 800187a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800187e:	2b00      	cmp	r3, #0
 8001880:	d1f0      	bne.n	8001864 <HAL_RCC_OscConfig+0x498>
 8001882:	e01e      	b.n	80018c2 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8001884:	687b      	ldr	r3, [r7, #4]
 8001886:	69db      	ldr	r3, [r3, #28]
 8001888:	2b01      	cmp	r3, #1
 800188a:	d107      	bne.n	800189c <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 800188c:	2301      	movs	r3, #1
 800188e:	e019      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
 8001890:	40021000 	.word	0x40021000
 8001894:	40007000 	.word	0x40007000
 8001898:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 800189c:	4b0b      	ldr	r3, [pc, #44]	@ (80018cc <HAL_RCC_OscConfig+0x500>)
 800189e:	685b      	ldr	r3, [r3, #4]
 80018a0:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018a2:	68fb      	ldr	r3, [r7, #12]
 80018a4:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 80018a8:	687b      	ldr	r3, [r7, #4]
 80018aa:	6a1b      	ldr	r3, [r3, #32]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d106      	bne.n	80018be <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 80018b0:	68fb      	ldr	r3, [r7, #12]
 80018b2:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 80018b6:	687b      	ldr	r3, [r7, #4]
 80018b8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80018ba:	429a      	cmp	r2, r3
 80018bc:	d001      	beq.n	80018c2 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 80018be:	2301      	movs	r3, #1
 80018c0:	e000      	b.n	80018c4 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 80018c2:	2300      	movs	r3, #0
}
 80018c4:	4618      	mov	r0, r3
 80018c6:	3718      	adds	r7, #24
 80018c8:	46bd      	mov	sp, r7
 80018ca:	bd80      	pop	{r7, pc}
 80018cc:	40021000 	.word	0x40021000

080018d0 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80018d0:	b580      	push	{r7, lr}
 80018d2:	b084      	sub	sp, #16
 80018d4:	af00      	add	r7, sp, #0
 80018d6:	6078      	str	r0, [r7, #4]
 80018d8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 80018da:	687b      	ldr	r3, [r7, #4]
 80018dc:	2b00      	cmp	r3, #0
 80018de:	d101      	bne.n	80018e4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80018e0:	2301      	movs	r3, #1
 80018e2:	e0d0      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 80018e4:	4b6a      	ldr	r3, [pc, #424]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018e6:	681b      	ldr	r3, [r3, #0]
 80018e8:	f003 0307 	and.w	r3, r3, #7
 80018ec:	683a      	ldr	r2, [r7, #0]
 80018ee:	429a      	cmp	r2, r3
 80018f0:	d910      	bls.n	8001914 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80018f2:	4b67      	ldr	r3, [pc, #412]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018f4:	681b      	ldr	r3, [r3, #0]
 80018f6:	f023 0207 	bic.w	r2, r3, #7
 80018fa:	4965      	ldr	r1, [pc, #404]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80018fc:	683b      	ldr	r3, [r7, #0]
 80018fe:	4313      	orrs	r3, r2
 8001900:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001902:	4b63      	ldr	r3, [pc, #396]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	681b      	ldr	r3, [r3, #0]
 8001906:	f003 0307 	and.w	r3, r3, #7
 800190a:	683a      	ldr	r2, [r7, #0]
 800190c:	429a      	cmp	r2, r3
 800190e:	d001      	beq.n	8001914 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8001910:	2301      	movs	r3, #1
 8001912:	e0b8      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8001914:	687b      	ldr	r3, [r7, #4]
 8001916:	681b      	ldr	r3, [r3, #0]
 8001918:	f003 0302 	and.w	r3, r3, #2
 800191c:	2b00      	cmp	r3, #0
 800191e:	d020      	beq.n	8001962 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001920:	687b      	ldr	r3, [r7, #4]
 8001922:	681b      	ldr	r3, [r3, #0]
 8001924:	f003 0304 	and.w	r3, r3, #4
 8001928:	2b00      	cmp	r3, #0
 800192a:	d005      	beq.n	8001938 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 800192c:	4b59      	ldr	r3, [pc, #356]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800192e:	685b      	ldr	r3, [r3, #4]
 8001930:	4a58      	ldr	r2, [pc, #352]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001932:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8001936:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001938:	687b      	ldr	r3, [r7, #4]
 800193a:	681b      	ldr	r3, [r3, #0]
 800193c:	f003 0308 	and.w	r3, r3, #8
 8001940:	2b00      	cmp	r3, #0
 8001942:	d005      	beq.n	8001950 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8001944:	4b53      	ldr	r3, [pc, #332]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001946:	685b      	ldr	r3, [r3, #4]
 8001948:	4a52      	ldr	r2, [pc, #328]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800194a:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 800194e:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8001950:	4b50      	ldr	r3, [pc, #320]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001952:	685b      	ldr	r3, [r3, #4]
 8001954:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8001958:	687b      	ldr	r3, [r7, #4]
 800195a:	689b      	ldr	r3, [r3, #8]
 800195c:	494d      	ldr	r1, [pc, #308]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 800195e:	4313      	orrs	r3, r2
 8001960:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8001962:	687b      	ldr	r3, [r7, #4]
 8001964:	681b      	ldr	r3, [r3, #0]
 8001966:	f003 0301 	and.w	r3, r3, #1
 800196a:	2b00      	cmp	r3, #0
 800196c:	d040      	beq.n	80019f0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800196e:	687b      	ldr	r3, [r7, #4]
 8001970:	685b      	ldr	r3, [r3, #4]
 8001972:	2b01      	cmp	r3, #1
 8001974:	d107      	bne.n	8001986 <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8001976:	4b47      	ldr	r3, [pc, #284]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001978:	681b      	ldr	r3, [r3, #0]
 800197a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800197e:	2b00      	cmp	r3, #0
 8001980:	d115      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001982:	2301      	movs	r3, #1
 8001984:	e07f      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8001986:	687b      	ldr	r3, [r7, #4]
 8001988:	685b      	ldr	r3, [r3, #4]
 800198a:	2b02      	cmp	r3, #2
 800198c:	d107      	bne.n	800199e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800198e:	4b41      	ldr	r3, [pc, #260]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001990:	681b      	ldr	r3, [r3, #0]
 8001992:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8001996:	2b00      	cmp	r3, #0
 8001998:	d109      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800199a:	2301      	movs	r3, #1
 800199c:	e073      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800199e:	4b3d      	ldr	r3, [pc, #244]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019a0:	681b      	ldr	r3, [r3, #0]
 80019a2:	f003 0302 	and.w	r3, r3, #2
 80019a6:	2b00      	cmp	r3, #0
 80019a8:	d101      	bne.n	80019ae <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 80019aa:	2301      	movs	r3, #1
 80019ac:	e06b      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 80019ae:	4b39      	ldr	r3, [pc, #228]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019b0:	685b      	ldr	r3, [r3, #4]
 80019b2:	f023 0203 	bic.w	r2, r3, #3
 80019b6:	687b      	ldr	r3, [r7, #4]
 80019b8:	685b      	ldr	r3, [r3, #4]
 80019ba:	4936      	ldr	r1, [pc, #216]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019bc:	4313      	orrs	r3, r2
 80019be:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80019c0:	f7fe ff34 	bl	800082c <HAL_GetTick>
 80019c4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019c6:	e00a      	b.n	80019de <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80019c8:	f7fe ff30 	bl	800082c <HAL_GetTick>
 80019cc:	4602      	mov	r2, r0
 80019ce:	68fb      	ldr	r3, [r7, #12]
 80019d0:	1ad3      	subs	r3, r2, r3
 80019d2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80019d6:	4293      	cmp	r3, r2
 80019d8:	d901      	bls.n	80019de <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80019da:	2303      	movs	r3, #3
 80019dc:	e053      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80019de:	4b2d      	ldr	r3, [pc, #180]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 80019e0:	685b      	ldr	r3, [r3, #4]
 80019e2:	f003 020c 	and.w	r2, r3, #12
 80019e6:	687b      	ldr	r3, [r7, #4]
 80019e8:	685b      	ldr	r3, [r3, #4]
 80019ea:	009b      	lsls	r3, r3, #2
 80019ec:	429a      	cmp	r2, r3
 80019ee:	d1eb      	bne.n	80019c8 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80019f0:	4b27      	ldr	r3, [pc, #156]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f003 0307 	and.w	r3, r3, #7
 80019f8:	683a      	ldr	r2, [r7, #0]
 80019fa:	429a      	cmp	r2, r3
 80019fc:	d210      	bcs.n	8001a20 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80019fe:	4b24      	ldr	r3, [pc, #144]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a00:	681b      	ldr	r3, [r3, #0]
 8001a02:	f023 0207 	bic.w	r2, r3, #7
 8001a06:	4922      	ldr	r1, [pc, #136]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a08:	683b      	ldr	r3, [r7, #0]
 8001a0a:	4313      	orrs	r3, r2
 8001a0c:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8001a0e:	4b20      	ldr	r3, [pc, #128]	@ (8001a90 <HAL_RCC_ClockConfig+0x1c0>)
 8001a10:	681b      	ldr	r3, [r3, #0]
 8001a12:	f003 0307 	and.w	r3, r3, #7
 8001a16:	683a      	ldr	r2, [r7, #0]
 8001a18:	429a      	cmp	r2, r3
 8001a1a:	d001      	beq.n	8001a20 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8001a1c:	2301      	movs	r3, #1
 8001a1e:	e032      	b.n	8001a86 <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	f003 0304 	and.w	r3, r3, #4
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	d008      	beq.n	8001a3e <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8001a2c:	4b19      	ldr	r3, [pc, #100]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a2e:	685b      	ldr	r3, [r3, #4]
 8001a30:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8001a34:	687b      	ldr	r3, [r7, #4]
 8001a36:	68db      	ldr	r3, [r3, #12]
 8001a38:	4916      	ldr	r1, [pc, #88]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a3a:	4313      	orrs	r3, r2
 8001a3c:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8001a3e:	687b      	ldr	r3, [r7, #4]
 8001a40:	681b      	ldr	r3, [r3, #0]
 8001a42:	f003 0308 	and.w	r3, r3, #8
 8001a46:	2b00      	cmp	r3, #0
 8001a48:	d009      	beq.n	8001a5e <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8001a4a:	4b12      	ldr	r3, [pc, #72]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a4c:	685b      	ldr	r3, [r3, #4]
 8001a4e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8001a52:	687b      	ldr	r3, [r7, #4]
 8001a54:	691b      	ldr	r3, [r3, #16]
 8001a56:	00db      	lsls	r3, r3, #3
 8001a58:	490e      	ldr	r1, [pc, #56]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a5a:	4313      	orrs	r3, r2
 8001a5c:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8001a5e:	f000 f821 	bl	8001aa4 <HAL_RCC_GetSysClockFreq>
 8001a62:	4602      	mov	r2, r0
 8001a64:	4b0b      	ldr	r3, [pc, #44]	@ (8001a94 <HAL_RCC_ClockConfig+0x1c4>)
 8001a66:	685b      	ldr	r3, [r3, #4]
 8001a68:	091b      	lsrs	r3, r3, #4
 8001a6a:	f003 030f 	and.w	r3, r3, #15
 8001a6e:	490a      	ldr	r1, [pc, #40]	@ (8001a98 <HAL_RCC_ClockConfig+0x1c8>)
 8001a70:	5ccb      	ldrb	r3, [r1, r3]
 8001a72:	fa22 f303 	lsr.w	r3, r2, r3
 8001a76:	4a09      	ldr	r2, [pc, #36]	@ (8001a9c <HAL_RCC_ClockConfig+0x1cc>)
 8001a78:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8001a7a:	4b09      	ldr	r3, [pc, #36]	@ (8001aa0 <HAL_RCC_ClockConfig+0x1d0>)
 8001a7c:	681b      	ldr	r3, [r3, #0]
 8001a7e:	4618      	mov	r0, r3
 8001a80:	f7fe fe92 	bl	80007a8 <HAL_InitTick>

  return HAL_OK;
 8001a84:	2300      	movs	r3, #0
}
 8001a86:	4618      	mov	r0, r3
 8001a88:	3710      	adds	r7, #16
 8001a8a:	46bd      	mov	sp, r7
 8001a8c:	bd80      	pop	{r7, pc}
 8001a8e:	bf00      	nop
 8001a90:	40022000 	.word	0x40022000
 8001a94:	40021000 	.word	0x40021000
 8001a98:	080031dc 	.word	0x080031dc
 8001a9c:	20000000 	.word	0x20000000
 8001aa0:	20000004 	.word	0x20000004

08001aa4 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001aa4:	b480      	push	{r7}
 8001aa6:	b087      	sub	sp, #28
 8001aa8:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8001aaa:	2300      	movs	r3, #0
 8001aac:	60fb      	str	r3, [r7, #12]
 8001aae:	2300      	movs	r3, #0
 8001ab0:	60bb      	str	r3, [r7, #8]
 8001ab2:	2300      	movs	r3, #0
 8001ab4:	617b      	str	r3, [r7, #20]
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8001aba:	2300      	movs	r3, #0
 8001abc:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8001abe:	4b1e      	ldr	r3, [pc, #120]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001ac0:	685b      	ldr	r3, [r3, #4]
 8001ac2:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8001ac4:	68fb      	ldr	r3, [r7, #12]
 8001ac6:	f003 030c 	and.w	r3, r3, #12
 8001aca:	2b04      	cmp	r3, #4
 8001acc:	d002      	beq.n	8001ad4 <HAL_RCC_GetSysClockFreq+0x30>
 8001ace:	2b08      	cmp	r3, #8
 8001ad0:	d003      	beq.n	8001ada <HAL_RCC_GetSysClockFreq+0x36>
 8001ad2:	e027      	b.n	8001b24 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8001ad4:	4b19      	ldr	r3, [pc, #100]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001ad6:	613b      	str	r3, [r7, #16]
      break;
 8001ad8:	e027      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8001ada:	68fb      	ldr	r3, [r7, #12]
 8001adc:	0c9b      	lsrs	r3, r3, #18
 8001ade:	f003 030f 	and.w	r3, r3, #15
 8001ae2:	4a17      	ldr	r2, [pc, #92]	@ (8001b40 <HAL_RCC_GetSysClockFreq+0x9c>)
 8001ae4:	5cd3      	ldrb	r3, [r2, r3]
 8001ae6:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8001ae8:	68fb      	ldr	r3, [r7, #12]
 8001aea:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8001aee:	2b00      	cmp	r3, #0
 8001af0:	d010      	beq.n	8001b14 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8001af2:	4b11      	ldr	r3, [pc, #68]	@ (8001b38 <HAL_RCC_GetSysClockFreq+0x94>)
 8001af4:	685b      	ldr	r3, [r3, #4]
 8001af6:	0c5b      	lsrs	r3, r3, #17
 8001af8:	f003 0301 	and.w	r3, r3, #1
 8001afc:	4a11      	ldr	r2, [pc, #68]	@ (8001b44 <HAL_RCC_GetSysClockFreq+0xa0>)
 8001afe:	5cd3      	ldrb	r3, [r2, r3]
 8001b00:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8001b02:	687b      	ldr	r3, [r7, #4]
 8001b04:	4a0d      	ldr	r2, [pc, #52]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001b06:	fb03 f202 	mul.w	r2, r3, r2
 8001b0a:	68bb      	ldr	r3, [r7, #8]
 8001b0c:	fbb2 f3f3 	udiv	r3, r2, r3
 8001b10:	617b      	str	r3, [r7, #20]
 8001b12:	e004      	b.n	8001b1e <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8001b14:	687b      	ldr	r3, [r7, #4]
 8001b16:	4a0c      	ldr	r2, [pc, #48]	@ (8001b48 <HAL_RCC_GetSysClockFreq+0xa4>)
 8001b18:	fb02 f303 	mul.w	r3, r2, r3
 8001b1c:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8001b1e:	697b      	ldr	r3, [r7, #20]
 8001b20:	613b      	str	r3, [r7, #16]
      break;
 8001b22:	e002      	b.n	8001b2a <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8001b24:	4b05      	ldr	r3, [pc, #20]	@ (8001b3c <HAL_RCC_GetSysClockFreq+0x98>)
 8001b26:	613b      	str	r3, [r7, #16]
      break;
 8001b28:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001b2a:	693b      	ldr	r3, [r7, #16]
}
 8001b2c:	4618      	mov	r0, r3
 8001b2e:	371c      	adds	r7, #28
 8001b30:	46bd      	mov	sp, r7
 8001b32:	bc80      	pop	{r7}
 8001b34:	4770      	bx	lr
 8001b36:	bf00      	nop
 8001b38:	40021000 	.word	0x40021000
 8001b3c:	007a1200 	.word	0x007a1200
 8001b40:	080031f4 	.word	0x080031f4
 8001b44:	08003204 	.word	0x08003204
 8001b48:	003d0900 	.word	0x003d0900

08001b4c <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001b4c:	b480      	push	{r7}
 8001b4e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b50:	4b02      	ldr	r3, [pc, #8]	@ (8001b5c <HAL_RCC_GetHCLKFreq+0x10>)
 8001b52:	681b      	ldr	r3, [r3, #0]
}
 8001b54:	4618      	mov	r0, r3
 8001b56:	46bd      	mov	sp, r7
 8001b58:	bc80      	pop	{r7}
 8001b5a:	4770      	bx	lr
 8001b5c:	20000000 	.word	0x20000000

08001b60 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b60:	b580      	push	{r7, lr}
 8001b62:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8001b64:	f7ff fff2 	bl	8001b4c <HAL_RCC_GetHCLKFreq>
 8001b68:	4602      	mov	r2, r0
 8001b6a:	4b05      	ldr	r3, [pc, #20]	@ (8001b80 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b6c:	685b      	ldr	r3, [r3, #4]
 8001b6e:	0a1b      	lsrs	r3, r3, #8
 8001b70:	f003 0307 	and.w	r3, r3, #7
 8001b74:	4903      	ldr	r1, [pc, #12]	@ (8001b84 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b76:	5ccb      	ldrb	r3, [r1, r3]
 8001b78:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b7c:	4618      	mov	r0, r3
 8001b7e:	bd80      	pop	{r7, pc}
 8001b80:	40021000 	.word	0x40021000
 8001b84:	080031ec 	.word	0x080031ec

08001b88 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8001b88:	b580      	push	{r7, lr}
 8001b8a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8001b8c:	f7ff ffde 	bl	8001b4c <HAL_RCC_GetHCLKFreq>
 8001b90:	4602      	mov	r2, r0
 8001b92:	4b05      	ldr	r3, [pc, #20]	@ (8001ba8 <HAL_RCC_GetPCLK2Freq+0x20>)
 8001b94:	685b      	ldr	r3, [r3, #4]
 8001b96:	0adb      	lsrs	r3, r3, #11
 8001b98:	f003 0307 	and.w	r3, r3, #7
 8001b9c:	4903      	ldr	r1, [pc, #12]	@ (8001bac <HAL_RCC_GetPCLK2Freq+0x24>)
 8001b9e:	5ccb      	ldrb	r3, [r1, r3]
 8001ba0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001ba4:	4618      	mov	r0, r3
 8001ba6:	bd80      	pop	{r7, pc}
 8001ba8:	40021000 	.word	0x40021000
 8001bac:	080031ec 	.word	0x080031ec

08001bb0 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8001bb8:	4b0a      	ldr	r3, [pc, #40]	@ (8001be4 <RCC_Delay+0x34>)
 8001bba:	681b      	ldr	r3, [r3, #0]
 8001bbc:	4a0a      	ldr	r2, [pc, #40]	@ (8001be8 <RCC_Delay+0x38>)
 8001bbe:	fba2 2303 	umull	r2, r3, r2, r3
 8001bc2:	0a5b      	lsrs	r3, r3, #9
 8001bc4:	687a      	ldr	r2, [r7, #4]
 8001bc6:	fb02 f303 	mul.w	r3, r2, r3
 8001bca:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8001bcc:	bf00      	nop
  }
  while (Delay --);
 8001bce:	68fb      	ldr	r3, [r7, #12]
 8001bd0:	1e5a      	subs	r2, r3, #1
 8001bd2:	60fa      	str	r2, [r7, #12]
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d1f9      	bne.n	8001bcc <RCC_Delay+0x1c>
}
 8001bd8:	bf00      	nop
 8001bda:	bf00      	nop
 8001bdc:	3714      	adds	r7, #20
 8001bde:	46bd      	mov	sp, r7
 8001be0:	bc80      	pop	{r7}
 8001be2:	4770      	bx	lr
 8001be4:	20000000 	.word	0x20000000
 8001be8:	10624dd3 	.word	0x10624dd3

08001bec <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8001bec:	b580      	push	{r7, lr}
 8001bee:	b082      	sub	sp, #8
 8001bf0:	af00      	add	r7, sp, #0
 8001bf2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8001bf4:	687b      	ldr	r3, [r7, #4]
 8001bf6:	2b00      	cmp	r3, #0
 8001bf8:	d101      	bne.n	8001bfe <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	e042      	b.n	8001c84 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8001bfe:	687b      	ldr	r3, [r7, #4]
 8001c00:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001c04:	b2db      	uxtb	r3, r3
 8001c06:	2b00      	cmp	r3, #0
 8001c08:	d106      	bne.n	8001c18 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8001c0a:	687b      	ldr	r3, [r7, #4]
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8001c12:	6878      	ldr	r0, [r7, #4]
 8001c14:	f7fe fc20 	bl	8000458 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	2224      	movs	r2, #36	@ 0x24
 8001c1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8001c20:	687b      	ldr	r3, [r7, #4]
 8001c22:	681b      	ldr	r3, [r3, #0]
 8001c24:	68da      	ldr	r2, [r3, #12]
 8001c26:	687b      	ldr	r3, [r7, #4]
 8001c28:	681b      	ldr	r3, [r3, #0]
 8001c2a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8001c2e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8001c30:	6878      	ldr	r0, [r7, #4]
 8001c32:	f000 fd63 	bl	80026fc <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001c36:	687b      	ldr	r3, [r7, #4]
 8001c38:	681b      	ldr	r3, [r3, #0]
 8001c3a:	691a      	ldr	r2, [r3, #16]
 8001c3c:	687b      	ldr	r3, [r7, #4]
 8001c3e:	681b      	ldr	r3, [r3, #0]
 8001c40:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8001c44:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8001c46:	687b      	ldr	r3, [r7, #4]
 8001c48:	681b      	ldr	r3, [r3, #0]
 8001c4a:	695a      	ldr	r2, [r3, #20]
 8001c4c:	687b      	ldr	r3, [r7, #4]
 8001c4e:	681b      	ldr	r3, [r3, #0]
 8001c50:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8001c54:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8001c56:	687b      	ldr	r3, [r7, #4]
 8001c58:	681b      	ldr	r3, [r3, #0]
 8001c5a:	68da      	ldr	r2, [r3, #12]
 8001c5c:	687b      	ldr	r3, [r7, #4]
 8001c5e:	681b      	ldr	r3, [r3, #0]
 8001c60:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8001c64:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001c66:	687b      	ldr	r3, [r7, #4]
 8001c68:	2200      	movs	r2, #0
 8001c6a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8001c6c:	687b      	ldr	r3, [r7, #4]
 8001c6e:	2220      	movs	r2, #32
 8001c70:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8001c74:	687b      	ldr	r3, [r7, #4]
 8001c76:	2220      	movs	r2, #32
 8001c78:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8001c7c:	687b      	ldr	r3, [r7, #4]
 8001c7e:	2200      	movs	r2, #0
 8001c80:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8001c82:	2300      	movs	r3, #0
}
 8001c84:	4618      	mov	r0, r3
 8001c86:	3708      	adds	r7, #8
 8001c88:	46bd      	mov	sp, r7
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b08a      	sub	sp, #40	@ 0x28
 8001c90:	af02      	add	r7, sp, #8
 8001c92:	60f8      	str	r0, [r7, #12]
 8001c94:	60b9      	str	r1, [r7, #8]
 8001c96:	603b      	str	r3, [r7, #0]
 8001c98:	4613      	mov	r3, r2
 8001c9a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8001c9c:	2300      	movs	r3, #0
 8001c9e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8001ca0:	68fb      	ldr	r3, [r7, #12]
 8001ca2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8001ca6:	b2db      	uxtb	r3, r3
 8001ca8:	2b20      	cmp	r3, #32
 8001caa:	d175      	bne.n	8001d98 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8001cac:	68bb      	ldr	r3, [r7, #8]
 8001cae:	2b00      	cmp	r3, #0
 8001cb0:	d002      	beq.n	8001cb8 <HAL_UART_Transmit+0x2c>
 8001cb2:	88fb      	ldrh	r3, [r7, #6]
 8001cb4:	2b00      	cmp	r3, #0
 8001cb6:	d101      	bne.n	8001cbc <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8001cb8:	2301      	movs	r3, #1
 8001cba:	e06e      	b.n	8001d9a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001cbc:	68fb      	ldr	r3, [r7, #12]
 8001cbe:	2200      	movs	r2, #0
 8001cc0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	2221      	movs	r2, #33	@ 0x21
 8001cc6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8001cca:	f7fe fdaf 	bl	800082c <HAL_GetTick>
 8001cce:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8001cd0:	68fb      	ldr	r3, [r7, #12]
 8001cd2:	88fa      	ldrh	r2, [r7, #6]
 8001cd4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	88fa      	ldrh	r2, [r7, #6]
 8001cda:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8001cdc:	68fb      	ldr	r3, [r7, #12]
 8001cde:	689b      	ldr	r3, [r3, #8]
 8001ce0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8001ce4:	d108      	bne.n	8001cf8 <HAL_UART_Transmit+0x6c>
 8001ce6:	68fb      	ldr	r3, [r7, #12]
 8001ce8:	691b      	ldr	r3, [r3, #16]
 8001cea:	2b00      	cmp	r3, #0
 8001cec:	d104      	bne.n	8001cf8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8001cee:	2300      	movs	r3, #0
 8001cf0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8001cf2:	68bb      	ldr	r3, [r7, #8]
 8001cf4:	61bb      	str	r3, [r7, #24]
 8001cf6:	e003      	b.n	8001d00 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8001cf8:	68bb      	ldr	r3, [r7, #8]
 8001cfa:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8001cfc:	2300      	movs	r3, #0
 8001cfe:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8001d00:	e02e      	b.n	8001d60 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8001d02:	683b      	ldr	r3, [r7, #0]
 8001d04:	9300      	str	r3, [sp, #0]
 8001d06:	697b      	ldr	r3, [r7, #20]
 8001d08:	2200      	movs	r2, #0
 8001d0a:	2180      	movs	r1, #128	@ 0x80
 8001d0c:	68f8      	ldr	r0, [r7, #12]
 8001d0e:	f000 fb01 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 8001d12:	4603      	mov	r3, r0
 8001d14:	2b00      	cmp	r3, #0
 8001d16:	d005      	beq.n	8001d24 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8001d18:	68fb      	ldr	r3, [r7, #12]
 8001d1a:	2220      	movs	r2, #32
 8001d1c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8001d20:	2303      	movs	r3, #3
 8001d22:	e03a      	b.n	8001d9a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8001d24:	69fb      	ldr	r3, [r7, #28]
 8001d26:	2b00      	cmp	r3, #0
 8001d28:	d10b      	bne.n	8001d42 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8001d2a:	69bb      	ldr	r3, [r7, #24]
 8001d2c:	881b      	ldrh	r3, [r3, #0]
 8001d2e:	461a      	mov	r2, r3
 8001d30:	68fb      	ldr	r3, [r7, #12]
 8001d32:	681b      	ldr	r3, [r3, #0]
 8001d34:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8001d38:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8001d3a:	69bb      	ldr	r3, [r7, #24]
 8001d3c:	3302      	adds	r3, #2
 8001d3e:	61bb      	str	r3, [r7, #24]
 8001d40:	e007      	b.n	8001d52 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8001d42:	69fb      	ldr	r3, [r7, #28]
 8001d44:	781a      	ldrb	r2, [r3, #0]
 8001d46:	68fb      	ldr	r3, [r7, #12]
 8001d48:	681b      	ldr	r3, [r3, #0]
 8001d4a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8001d4c:	69fb      	ldr	r3, [r7, #28]
 8001d4e:	3301      	adds	r3, #1
 8001d50:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8001d52:	68fb      	ldr	r3, [r7, #12]
 8001d54:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d56:	b29b      	uxth	r3, r3
 8001d58:	3b01      	subs	r3, #1
 8001d5a:	b29a      	uxth	r2, r3
 8001d5c:	68fb      	ldr	r3, [r7, #12]
 8001d5e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8001d60:	68fb      	ldr	r3, [r7, #12]
 8001d62:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8001d64:	b29b      	uxth	r3, r3
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d1cb      	bne.n	8001d02 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8001d6a:	683b      	ldr	r3, [r7, #0]
 8001d6c:	9300      	str	r3, [sp, #0]
 8001d6e:	697b      	ldr	r3, [r7, #20]
 8001d70:	2200      	movs	r2, #0
 8001d72:	2140      	movs	r1, #64	@ 0x40
 8001d74:	68f8      	ldr	r0, [r7, #12]
 8001d76:	f000 facd 	bl	8002314 <UART_WaitOnFlagUntilTimeout>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d005      	beq.n	8001d8c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8001d80:	68fb      	ldr	r3, [r7, #12]
 8001d82:	2220      	movs	r2, #32
 8001d84:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8001d88:	2303      	movs	r3, #3
 8001d8a:	e006      	b.n	8001d9a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8001d8c:	68fb      	ldr	r3, [r7, #12]
 8001d8e:	2220      	movs	r2, #32
 8001d90:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8001d94:	2300      	movs	r3, #0
 8001d96:	e000      	b.n	8001d9a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8001d98:	2302      	movs	r3, #2
  }
}
 8001d9a:	4618      	mov	r0, r3
 8001d9c:	3720      	adds	r7, #32
 8001d9e:	46bd      	mov	sp, r7
 8001da0:	bd80      	pop	{r7, pc}
	...

08001da4 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8001da4:	b580      	push	{r7, lr}
 8001da6:	b0ba      	sub	sp, #232	@ 0xe8
 8001da8:	af00      	add	r7, sp, #0
 8001daa:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8001dac:	687b      	ldr	r3, [r7, #4]
 8001dae:	681b      	ldr	r3, [r3, #0]
 8001db0:	681b      	ldr	r3, [r3, #0]
 8001db2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8001db6:	687b      	ldr	r3, [r7, #4]
 8001db8:	681b      	ldr	r3, [r3, #0]
 8001dba:	68db      	ldr	r3, [r3, #12]
 8001dbc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	681b      	ldr	r3, [r3, #0]
 8001dc4:	695b      	ldr	r3, [r3, #20]
 8001dc6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8001dca:	2300      	movs	r3, #0
 8001dcc:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8001dd0:	2300      	movs	r3, #0
 8001dd2:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8001dd6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dda:	f003 030f 	and.w	r3, r3, #15
 8001dde:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8001de2:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001de6:	2b00      	cmp	r3, #0
 8001de8:	d10f      	bne.n	8001e0a <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001dea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001dee:	f003 0320 	and.w	r3, r3, #32
 8001df2:	2b00      	cmp	r3, #0
 8001df4:	d009      	beq.n	8001e0a <HAL_UART_IRQHandler+0x66>
 8001df6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001dfa:	f003 0320 	and.w	r3, r3, #32
 8001dfe:	2b00      	cmp	r3, #0
 8001e00:	d003      	beq.n	8001e0a <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8001e02:	6878      	ldr	r0, [r7, #4]
 8001e04:	f000 fbbc 	bl	8002580 <UART_Receive_IT>
      return;
 8001e08:	e25b      	b.n	80022c2 <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 8001e0a:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8001e0e:	2b00      	cmp	r3, #0
 8001e10:	f000 80de 	beq.w	8001fd0 <HAL_UART_IRQHandler+0x22c>
 8001e14:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e18:	f003 0301 	and.w	r3, r3, #1
 8001e1c:	2b00      	cmp	r3, #0
 8001e1e:	d106      	bne.n	8001e2e <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8001e20:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e24:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 8001e28:	2b00      	cmp	r3, #0
 8001e2a:	f000 80d1 	beq.w	8001fd0 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8001e2e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e32:	f003 0301 	and.w	r3, r3, #1
 8001e36:	2b00      	cmp	r3, #0
 8001e38:	d00b      	beq.n	8001e52 <HAL_UART_IRQHandler+0xae>
 8001e3a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001e3e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8001e42:	2b00      	cmp	r3, #0
 8001e44:	d005      	beq.n	8001e52 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e4a:	f043 0201 	orr.w	r2, r3, #1
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e52:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e56:	f003 0304 	and.w	r3, r3, #4
 8001e5a:	2b00      	cmp	r3, #0
 8001e5c:	d00b      	beq.n	8001e76 <HAL_UART_IRQHandler+0xd2>
 8001e5e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e62:	f003 0301 	and.w	r3, r3, #1
 8001e66:	2b00      	cmp	r3, #0
 8001e68:	d005      	beq.n	8001e76 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8001e6a:	687b      	ldr	r3, [r7, #4]
 8001e6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e6e:	f043 0202 	orr.w	r2, r3, #2
 8001e72:	687b      	ldr	r3, [r7, #4]
 8001e74:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8001e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e7a:	f003 0302 	and.w	r3, r3, #2
 8001e7e:	2b00      	cmp	r3, #0
 8001e80:	d00b      	beq.n	8001e9a <HAL_UART_IRQHandler+0xf6>
 8001e82:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001e86:	f003 0301 	and.w	r3, r3, #1
 8001e8a:	2b00      	cmp	r3, #0
 8001e8c:	d005      	beq.n	8001e9a <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8001e8e:	687b      	ldr	r3, [r7, #4]
 8001e90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001e92:	f043 0204 	orr.w	r2, r3, #4
 8001e96:	687b      	ldr	r3, [r7, #4]
 8001e98:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8001e9a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001e9e:	f003 0308 	and.w	r3, r3, #8
 8001ea2:	2b00      	cmp	r3, #0
 8001ea4:	d011      	beq.n	8001eca <HAL_UART_IRQHandler+0x126>
 8001ea6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001eaa:	f003 0320 	and.w	r3, r3, #32
 8001eae:	2b00      	cmp	r3, #0
 8001eb0:	d105      	bne.n	8001ebe <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 8001eb2:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8001eb6:	f003 0301 	and.w	r3, r3, #1
 8001eba:	2b00      	cmp	r3, #0
 8001ebc:	d005      	beq.n	8001eca <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ec2:	f043 0208 	orr.w	r2, r3, #8
 8001ec6:	687b      	ldr	r3, [r7, #4]
 8001ec8:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8001eca:	687b      	ldr	r3, [r7, #4]
 8001ecc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001ece:	2b00      	cmp	r3, #0
 8001ed0:	f000 81f2 	beq.w	80022b8 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8001ed4:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001ed8:	f003 0320 	and.w	r3, r3, #32
 8001edc:	2b00      	cmp	r3, #0
 8001ede:	d008      	beq.n	8001ef2 <HAL_UART_IRQHandler+0x14e>
 8001ee0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001ee4:	f003 0320 	and.w	r3, r3, #32
 8001ee8:	2b00      	cmp	r3, #0
 8001eea:	d002      	beq.n	8001ef2 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8001eec:	6878      	ldr	r0, [r7, #4]
 8001eee:	f000 fb47 	bl	8002580 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	681b      	ldr	r3, [r3, #0]
 8001ef6:	695b      	ldr	r3, [r3, #20]
 8001ef8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001efc:	2b00      	cmp	r3, #0
 8001efe:	bf14      	ite	ne
 8001f00:	2301      	movne	r3, #1
 8001f02:	2300      	moveq	r3, #0
 8001f04:	b2db      	uxtb	r3, r3
 8001f06:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 8001f0a:	687b      	ldr	r3, [r7, #4]
 8001f0c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8001f0e:	f003 0308 	and.w	r3, r3, #8
 8001f12:	2b00      	cmp	r3, #0
 8001f14:	d103      	bne.n	8001f1e <HAL_UART_IRQHandler+0x17a>
 8001f16:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8001f1a:	2b00      	cmp	r3, #0
 8001f1c:	d04f      	beq.n	8001fbe <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8001f1e:	6878      	ldr	r0, [r7, #4]
 8001f20:	f000 fa51 	bl	80023c6 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	681b      	ldr	r3, [r3, #0]
 8001f28:	695b      	ldr	r3, [r3, #20]
 8001f2a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001f2e:	2b00      	cmp	r3, #0
 8001f30:	d041      	beq.n	8001fb6 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8001f32:	687b      	ldr	r3, [r7, #4]
 8001f34:	681b      	ldr	r3, [r3, #0]
 8001f36:	3314      	adds	r3, #20
 8001f38:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8001f3c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8001f40:	e853 3f00 	ldrex	r3, [r3]
 8001f44:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8001f48:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8001f4c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8001f50:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
 8001f58:	3314      	adds	r3, #20
 8001f5a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8001f5e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8001f62:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8001f66:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8001f6a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8001f6e:	e841 2300 	strex	r3, r2, [r1]
 8001f72:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8001f76:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8001f7a:	2b00      	cmp	r3, #0
 8001f7c:	d1d9      	bne.n	8001f32 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8001f7e:	687b      	ldr	r3, [r7, #4]
 8001f80:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f82:	2b00      	cmp	r3, #0
 8001f84:	d013      	beq.n	8001fae <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f8a:	4a7e      	ldr	r2, [pc, #504]	@ (8002184 <HAL_UART_IRQHandler+0x3e0>)
 8001f8c:	635a      	str	r2, [r3, #52]	@ 0x34
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8001f8e:	687b      	ldr	r3, [r7, #4]
 8001f90:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001f92:	4618      	mov	r0, r3
 8001f94:	f7fe ff18 	bl	8000dc8 <HAL_DMA_Abort_IT>
 8001f98:	4603      	mov	r3, r0
 8001f9a:	2b00      	cmp	r3, #0
 8001f9c:	d016      	beq.n	8001fcc <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001fa2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001fa4:	687a      	ldr	r2, [r7, #4]
 8001fa6:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8001fa8:	4610      	mov	r0, r2
 8001faa:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fac:	e00e      	b.n	8001fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8001fae:	6878      	ldr	r0, [r7, #4]
 8001fb0:	f000 f99c 	bl	80022ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fb4:	e00a      	b.n	8001fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8001fb6:	6878      	ldr	r0, [r7, #4]
 8001fb8:	f000 f998 	bl	80022ec <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fbc:	e006      	b.n	8001fcc <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8001fbe:	6878      	ldr	r0, [r7, #4]
 8001fc0:	f000 f994 	bl	80022ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8001fc4:	687b      	ldr	r3, [r7, #4]
 8001fc6:	2200      	movs	r2, #0
 8001fc8:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 8001fca:	e175      	b.n	80022b8 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8001fcc:	bf00      	nop
    return;
 8001fce:	e173      	b.n	80022b8 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001fd4:	2b01      	cmp	r3, #1
 8001fd6:	f040 814f 	bne.w	8002278 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8001fda:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8001fde:	f003 0310 	and.w	r3, r3, #16
 8001fe2:	2b00      	cmp	r3, #0
 8001fe4:	f000 8148 	beq.w	8002278 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 8001fe8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8001fec:	f003 0310 	and.w	r3, r3, #16
 8001ff0:	2b00      	cmp	r3, #0
 8001ff2:	f000 8141 	beq.w	8002278 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 8001ff6:	2300      	movs	r3, #0
 8001ff8:	60bb      	str	r3, [r7, #8]
 8001ffa:	687b      	ldr	r3, [r7, #4]
 8001ffc:	681b      	ldr	r3, [r3, #0]
 8001ffe:	681b      	ldr	r3, [r3, #0]
 8002000:	60bb      	str	r3, [r7, #8]
 8002002:	687b      	ldr	r3, [r7, #4]
 8002004:	681b      	ldr	r3, [r3, #0]
 8002006:	685b      	ldr	r3, [r3, #4]
 8002008:	60bb      	str	r3, [r7, #8]
 800200a:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	695b      	ldr	r3, [r3, #20]
 8002012:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002016:	2b00      	cmp	r3, #0
 8002018:	f000 80b6 	beq.w	8002188 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800201c:	687b      	ldr	r3, [r7, #4]
 800201e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	685b      	ldr	r3, [r3, #4]
 8002024:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8002028:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800202c:	2b00      	cmp	r3, #0
 800202e:	f000 8145 	beq.w	80022bc <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8002032:	687b      	ldr	r3, [r7, #4]
 8002034:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8002036:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800203a:	429a      	cmp	r2, r3
 800203c:	f080 813e 	bcs.w	80022bc <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8002046:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8002048:	687b      	ldr	r3, [r7, #4]
 800204a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800204c:	699b      	ldr	r3, [r3, #24]
 800204e:	2b20      	cmp	r3, #32
 8002050:	f000 8088 	beq.w	8002164 <HAL_UART_IRQHandler+0x3c0>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8002054:	687b      	ldr	r3, [r7, #4]
 8002056:	681b      	ldr	r3, [r3, #0]
 8002058:	330c      	adds	r3, #12
 800205a:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800205e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8002062:	e853 3f00 	ldrex	r3, [r3]
 8002066:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800206a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800206e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002072:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8002076:	687b      	ldr	r3, [r7, #4]
 8002078:	681b      	ldr	r3, [r3, #0]
 800207a:	330c      	adds	r3, #12
 800207c:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8002080:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8002084:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002088:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800208c:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8002090:	e841 2300 	strex	r3, r2, [r1]
 8002094:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8002098:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800209c:	2b00      	cmp	r3, #0
 800209e:	d1d9      	bne.n	8002054 <HAL_UART_IRQHandler+0x2b0>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80020a0:	687b      	ldr	r3, [r7, #4]
 80020a2:	681b      	ldr	r3, [r3, #0]
 80020a4:	3314      	adds	r3, #20
 80020a6:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020a8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80020aa:	e853 3f00 	ldrex	r3, [r3]
 80020ae:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80020b0:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80020b2:	f023 0301 	bic.w	r3, r3, #1
 80020b6:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80020ba:	687b      	ldr	r3, [r7, #4]
 80020bc:	681b      	ldr	r3, [r3, #0]
 80020be:	3314      	adds	r3, #20
 80020c0:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80020c4:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80020c8:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80020ca:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80020cc:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80020d0:	e841 2300 	strex	r3, r2, [r1]
 80020d4:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80020d6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80020d8:	2b00      	cmp	r3, #0
 80020da:	d1e1      	bne.n	80020a0 <HAL_UART_IRQHandler+0x2fc>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	681b      	ldr	r3, [r3, #0]
 80020e0:	3314      	adds	r3, #20
 80020e2:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80020e4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80020e6:	e853 3f00 	ldrex	r3, [r3]
 80020ea:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 80020ec:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80020ee:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80020f2:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 80020f6:	687b      	ldr	r3, [r7, #4]
 80020f8:	681b      	ldr	r3, [r3, #0]
 80020fa:	3314      	adds	r3, #20
 80020fc:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8002100:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8002102:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002104:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8002106:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8002108:	e841 2300 	strex	r3, r2, [r1]
 800210c:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800210e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8002110:	2b00      	cmp	r3, #0
 8002112:	d1e3      	bne.n	80020dc <HAL_UART_IRQHandler+0x338>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8002114:	687b      	ldr	r3, [r7, #4]
 8002116:	2220      	movs	r2, #32
 8002118:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	2200      	movs	r2, #0
 8002120:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8002122:	687b      	ldr	r3, [r7, #4]
 8002124:	681b      	ldr	r3, [r3, #0]
 8002126:	330c      	adds	r3, #12
 8002128:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800212a:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800212c:	e853 3f00 	ldrex	r3, [r3]
 8002130:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8002132:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8002134:	f023 0310 	bic.w	r3, r3, #16
 8002138:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800213c:	687b      	ldr	r3, [r7, #4]
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	330c      	adds	r3, #12
 8002142:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 8002146:	65ba      	str	r2, [r7, #88]	@ 0x58
 8002148:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800214a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800214c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800214e:	e841 2300 	strex	r3, r2, [r1]
 8002152:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8002154:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8002156:	2b00      	cmp	r3, #0
 8002158:	d1e3      	bne.n	8002122 <HAL_UART_IRQHandler+0x37e>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800215e:	4618      	mov	r0, r3
 8002160:	f7fe fdf6 	bl	8000d50 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2202      	movs	r2, #2
 8002168:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800216a:	687b      	ldr	r3, [r7, #4]
 800216c:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002172:	b29b      	uxth	r3, r3
 8002174:	1ad3      	subs	r3, r2, r3
 8002176:	b29b      	uxth	r3, r3
 8002178:	4619      	mov	r1, r3
 800217a:	6878      	ldr	r0, [r7, #4]
 800217c:	f000 f8bf 	bl	80022fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002180:	e09c      	b.n	80022bc <HAL_UART_IRQHandler+0x518>
 8002182:	bf00      	nop
 8002184:	0800248b 	.word	0x0800248b
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8002188:	687b      	ldr	r3, [r7, #4]
 800218a:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 800218c:	687b      	ldr	r3, [r7, #4]
 800218e:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002190:	b29b      	uxth	r3, r3
 8002192:	1ad3      	subs	r3, r2, r3
 8002194:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8002198:	687b      	ldr	r3, [r7, #4]
 800219a:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 800219c:	b29b      	uxth	r3, r3
 800219e:	2b00      	cmp	r3, #0
 80021a0:	f000 808e 	beq.w	80022c0 <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 80021a4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80021a8:	2b00      	cmp	r3, #0
 80021aa:	f000 8089 	beq.w	80022c0 <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80021ae:	687b      	ldr	r3, [r7, #4]
 80021b0:	681b      	ldr	r3, [r3, #0]
 80021b2:	330c      	adds	r3, #12
 80021b4:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021b6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80021b8:	e853 3f00 	ldrex	r3, [r3]
 80021bc:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 80021be:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80021c0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80021c4:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	681b      	ldr	r3, [r3, #0]
 80021cc:	330c      	adds	r3, #12
 80021ce:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 80021d2:	647a      	str	r2, [r7, #68]	@ 0x44
 80021d4:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80021d6:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 80021d8:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80021da:	e841 2300 	strex	r3, r2, [r1]
 80021de:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 80021e0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80021e2:	2b00      	cmp	r3, #0
 80021e4:	d1e3      	bne.n	80021ae <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80021e6:	687b      	ldr	r3, [r7, #4]
 80021e8:	681b      	ldr	r3, [r3, #0]
 80021ea:	3314      	adds	r3, #20
 80021ec:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80021ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f0:	e853 3f00 	ldrex	r3, [r3]
 80021f4:	623b      	str	r3, [r7, #32]
   return(result);
 80021f6:	6a3b      	ldr	r3, [r7, #32]
 80021f8:	f023 0301 	bic.w	r3, r3, #1
 80021fc:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8002200:	687b      	ldr	r3, [r7, #4]
 8002202:	681b      	ldr	r3, [r3, #0]
 8002204:	3314      	adds	r3, #20
 8002206:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800220a:	633a      	str	r2, [r7, #48]	@ 0x30
 800220c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800220e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8002210:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8002212:	e841 2300 	strex	r3, r2, [r1]
 8002216:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8002218:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800221a:	2b00      	cmp	r3, #0
 800221c:	d1e3      	bne.n	80021e6 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800221e:	687b      	ldr	r3, [r7, #4]
 8002220:	2220      	movs	r2, #32
 8002222:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002226:	687b      	ldr	r3, [r7, #4]
 8002228:	2200      	movs	r2, #0
 800222a:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800222c:	687b      	ldr	r3, [r7, #4]
 800222e:	681b      	ldr	r3, [r3, #0]
 8002230:	330c      	adds	r3, #12
 8002232:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002234:	693b      	ldr	r3, [r7, #16]
 8002236:	e853 3f00 	ldrex	r3, [r3]
 800223a:	60fb      	str	r3, [r7, #12]
   return(result);
 800223c:	68fb      	ldr	r3, [r7, #12]
 800223e:	f023 0310 	bic.w	r3, r3, #16
 8002242:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	681b      	ldr	r3, [r3, #0]
 800224a:	330c      	adds	r3, #12
 800224c:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8002250:	61fa      	str	r2, [r7, #28]
 8002252:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002254:	69b9      	ldr	r1, [r7, #24]
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	e841 2300 	strex	r3, r2, [r1]
 800225c:	617b      	str	r3, [r7, #20]
   return(result);
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d1e3      	bne.n	800222c <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8002264:	687b      	ldr	r3, [r7, #4]
 8002266:	2202      	movs	r2, #2
 8002268:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800226a:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800226e:	4619      	mov	r1, r3
 8002270:	6878      	ldr	r0, [r7, #4]
 8002272:	f000 f844 	bl	80022fe <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8002276:	e023      	b.n	80022c0 <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8002278:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800227c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002280:	2b00      	cmp	r3, #0
 8002282:	d009      	beq.n	8002298 <HAL_UART_IRQHandler+0x4f4>
 8002284:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8002288:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800228c:	2b00      	cmp	r3, #0
 800228e:	d003      	beq.n	8002298 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8002290:	6878      	ldr	r0, [r7, #4]
 8002292:	f000 f90e 	bl	80024b2 <UART_Transmit_IT>
    return;
 8002296:	e014      	b.n	80022c2 <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8002298:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800229c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022a0:	2b00      	cmp	r3, #0
 80022a2:	d00e      	beq.n	80022c2 <HAL_UART_IRQHandler+0x51e>
 80022a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80022a8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	d008      	beq.n	80022c2 <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 80022b0:	6878      	ldr	r0, [r7, #4]
 80022b2:	f000 f94d 	bl	8002550 <UART_EndTransmit_IT>
    return;
 80022b6:	e004      	b.n	80022c2 <HAL_UART_IRQHandler+0x51e>
    return;
 80022b8:	bf00      	nop
 80022ba:	e002      	b.n	80022c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80022bc:	bf00      	nop
 80022be:	e000      	b.n	80022c2 <HAL_UART_IRQHandler+0x51e>
      return;
 80022c0:	bf00      	nop
  }
}
 80022c2:	37e8      	adds	r7, #232	@ 0xe8
 80022c4:	46bd      	mov	sp, r7
 80022c6:	bd80      	pop	{r7, pc}

080022c8 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 80022c8:	b480      	push	{r7}
 80022ca:	b083      	sub	sp, #12
 80022cc:	af00      	add	r7, sp, #0
 80022ce:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 80022d0:	bf00      	nop
 80022d2:	370c      	adds	r7, #12
 80022d4:	46bd      	mov	sp, r7
 80022d6:	bc80      	pop	{r7}
 80022d8:	4770      	bx	lr

080022da <HAL_UART_RxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 80022da:	b480      	push	{r7}
 80022dc:	b083      	sub	sp, #12
 80022de:	af00      	add	r7, sp, #0
 80022e0:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxCpltCallback could be implemented in the user file
   */
}
 80022e2:	bf00      	nop
 80022e4:	370c      	adds	r7, #12
 80022e6:	46bd      	mov	sp, r7
 80022e8:	bc80      	pop	{r7}
 80022ea:	4770      	bx	lr

080022ec <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80022ec:	b480      	push	{r7}
 80022ee:	b083      	sub	sp, #12
 80022f0:	af00      	add	r7, sp, #0
 80022f2:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 80022f4:	bf00      	nop
 80022f6:	370c      	adds	r7, #12
 80022f8:	46bd      	mov	sp, r7
 80022fa:	bc80      	pop	{r7}
 80022fc:	4770      	bx	lr

080022fe <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80022fe:	b480      	push	{r7}
 8002300:	b083      	sub	sp, #12
 8002302:	af00      	add	r7, sp, #0
 8002304:	6078      	str	r0, [r7, #4]
 8002306:	460b      	mov	r3, r1
 8002308:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800230a:	bf00      	nop
 800230c:	370c      	adds	r7, #12
 800230e:	46bd      	mov	sp, r7
 8002310:	bc80      	pop	{r7}
 8002312:	4770      	bx	lr

08002314 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8002314:	b580      	push	{r7, lr}
 8002316:	b086      	sub	sp, #24
 8002318:	af00      	add	r7, sp, #0
 800231a:	60f8      	str	r0, [r7, #12]
 800231c:	60b9      	str	r1, [r7, #8]
 800231e:	603b      	str	r3, [r7, #0]
 8002320:	4613      	mov	r3, r2
 8002322:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8002324:	e03b      	b.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002326:	6a3b      	ldr	r3, [r7, #32]
 8002328:	f1b3 3fff 	cmp.w	r3, #4294967295
 800232c:	d037      	beq.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800232e:	f7fe fa7d 	bl	800082c <HAL_GetTick>
 8002332:	4602      	mov	r2, r0
 8002334:	683b      	ldr	r3, [r7, #0]
 8002336:	1ad3      	subs	r3, r2, r3
 8002338:	6a3a      	ldr	r2, [r7, #32]
 800233a:	429a      	cmp	r2, r3
 800233c:	d302      	bcc.n	8002344 <UART_WaitOnFlagUntilTimeout+0x30>
 800233e:	6a3b      	ldr	r3, [r7, #32]
 8002340:	2b00      	cmp	r3, #0
 8002342:	d101      	bne.n	8002348 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8002344:	2303      	movs	r3, #3
 8002346:	e03a      	b.n	80023be <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8002348:	68fb      	ldr	r3, [r7, #12]
 800234a:	681b      	ldr	r3, [r3, #0]
 800234c:	68db      	ldr	r3, [r3, #12]
 800234e:	f003 0304 	and.w	r3, r3, #4
 8002352:	2b00      	cmp	r3, #0
 8002354:	d023      	beq.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
 8002356:	68bb      	ldr	r3, [r7, #8]
 8002358:	2b80      	cmp	r3, #128	@ 0x80
 800235a:	d020      	beq.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
 800235c:	68bb      	ldr	r3, [r7, #8]
 800235e:	2b40      	cmp	r3, #64	@ 0x40
 8002360:	d01d      	beq.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8002362:	68fb      	ldr	r3, [r7, #12]
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	681b      	ldr	r3, [r3, #0]
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	2b08      	cmp	r3, #8
 800236e:	d116      	bne.n	800239e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8002370:	2300      	movs	r3, #0
 8002372:	617b      	str	r3, [r7, #20]
 8002374:	68fb      	ldr	r3, [r7, #12]
 8002376:	681b      	ldr	r3, [r3, #0]
 8002378:	681b      	ldr	r3, [r3, #0]
 800237a:	617b      	str	r3, [r7, #20]
 800237c:	68fb      	ldr	r3, [r7, #12]
 800237e:	681b      	ldr	r3, [r3, #0]
 8002380:	685b      	ldr	r3, [r3, #4]
 8002382:	617b      	str	r3, [r7, #20]
 8002384:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8002386:	68f8      	ldr	r0, [r7, #12]
 8002388:	f000 f81d 	bl	80023c6 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800238c:	68fb      	ldr	r3, [r7, #12]
 800238e:	2208      	movs	r2, #8
 8002390:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8002392:	68fb      	ldr	r3, [r7, #12]
 8002394:	2200      	movs	r2, #0
 8002396:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 800239a:	2301      	movs	r3, #1
 800239c:	e00f      	b.n	80023be <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800239e:	68fb      	ldr	r3, [r7, #12]
 80023a0:	681b      	ldr	r3, [r3, #0]
 80023a2:	681a      	ldr	r2, [r3, #0]
 80023a4:	68bb      	ldr	r3, [r7, #8]
 80023a6:	4013      	ands	r3, r2
 80023a8:	68ba      	ldr	r2, [r7, #8]
 80023aa:	429a      	cmp	r2, r3
 80023ac:	bf0c      	ite	eq
 80023ae:	2301      	moveq	r3, #1
 80023b0:	2300      	movne	r3, #0
 80023b2:	b2db      	uxtb	r3, r3
 80023b4:	461a      	mov	r2, r3
 80023b6:	79fb      	ldrb	r3, [r7, #7]
 80023b8:	429a      	cmp	r2, r3
 80023ba:	d0b4      	beq.n	8002326 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80023bc:	2300      	movs	r3, #0
}
 80023be:	4618      	mov	r0, r3
 80023c0:	3718      	adds	r7, #24
 80023c2:	46bd      	mov	sp, r7
 80023c4:	bd80      	pop	{r7, pc}

080023c6 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80023c6:	b480      	push	{r7}
 80023c8:	b095      	sub	sp, #84	@ 0x54
 80023ca:	af00      	add	r7, sp, #0
 80023cc:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80023ce:	687b      	ldr	r3, [r7, #4]
 80023d0:	681b      	ldr	r3, [r3, #0]
 80023d2:	330c      	adds	r3, #12
 80023d4:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80023d6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023d8:	e853 3f00 	ldrex	r3, [r3]
 80023dc:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80023de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80023e0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80023e4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80023e6:	687b      	ldr	r3, [r7, #4]
 80023e8:	681b      	ldr	r3, [r3, #0]
 80023ea:	330c      	adds	r3, #12
 80023ec:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80023ee:	643a      	str	r2, [r7, #64]	@ 0x40
 80023f0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80023f2:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80023f4:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80023f6:	e841 2300 	strex	r3, r2, [r1]
 80023fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80023fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d1e5      	bne.n	80023ce <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8002402:	687b      	ldr	r3, [r7, #4]
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	3314      	adds	r3, #20
 8002408:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800240a:	6a3b      	ldr	r3, [r7, #32]
 800240c:	e853 3f00 	ldrex	r3, [r3]
 8002410:	61fb      	str	r3, [r7, #28]
   return(result);
 8002412:	69fb      	ldr	r3, [r7, #28]
 8002414:	f023 0301 	bic.w	r3, r3, #1
 8002418:	64bb      	str	r3, [r7, #72]	@ 0x48
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	681b      	ldr	r3, [r3, #0]
 800241e:	3314      	adds	r3, #20
 8002420:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8002422:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8002424:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002426:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8002428:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800242a:	e841 2300 	strex	r3, r2, [r1]
 800242e:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8002430:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002432:	2b00      	cmp	r3, #0
 8002434:	d1e5      	bne.n	8002402 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800243a:	2b01      	cmp	r3, #1
 800243c:	d119      	bne.n	8002472 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	681b      	ldr	r3, [r3, #0]
 8002442:	330c      	adds	r3, #12
 8002444:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002446:	68fb      	ldr	r3, [r7, #12]
 8002448:	e853 3f00 	ldrex	r3, [r3]
 800244c:	60bb      	str	r3, [r7, #8]
   return(result);
 800244e:	68bb      	ldr	r3, [r7, #8]
 8002450:	f023 0310 	bic.w	r3, r3, #16
 8002454:	647b      	str	r3, [r7, #68]	@ 0x44
 8002456:	687b      	ldr	r3, [r7, #4]
 8002458:	681b      	ldr	r3, [r3, #0]
 800245a:	330c      	adds	r3, #12
 800245c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800245e:	61ba      	str	r2, [r7, #24]
 8002460:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8002462:	6979      	ldr	r1, [r7, #20]
 8002464:	69ba      	ldr	r2, [r7, #24]
 8002466:	e841 2300 	strex	r3, r2, [r1]
 800246a:	613b      	str	r3, [r7, #16]
   return(result);
 800246c:	693b      	ldr	r3, [r7, #16]
 800246e:	2b00      	cmp	r3, #0
 8002470:	d1e5      	bne.n	800243e <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8002472:	687b      	ldr	r3, [r7, #4]
 8002474:	2220      	movs	r2, #32
 8002476:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800247a:	687b      	ldr	r3, [r7, #4]
 800247c:	2200      	movs	r2, #0
 800247e:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8002480:	bf00      	nop
 8002482:	3754      	adds	r7, #84	@ 0x54
 8002484:	46bd      	mov	sp, r7
 8002486:	bc80      	pop	{r7}
 8002488:	4770      	bx	lr

0800248a <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800248a:	b580      	push	{r7, lr}
 800248c:	b084      	sub	sp, #16
 800248e:	af00      	add	r7, sp, #0
 8002490:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8002492:	687b      	ldr	r3, [r7, #4]
 8002494:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002496:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8002498:	68fb      	ldr	r3, [r7, #12]
 800249a:	2200      	movs	r2, #0
 800249c:	85da      	strh	r2, [r3, #46]	@ 0x2e
  huart->TxXferCount = 0x00U;
 800249e:	68fb      	ldr	r3, [r7, #12]
 80024a0:	2200      	movs	r2, #0
 80024a2:	84da      	strh	r2, [r3, #38]	@ 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 80024a4:	68f8      	ldr	r0, [r7, #12]
 80024a6:	f7ff ff21 	bl	80022ec <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 80024aa:	bf00      	nop
 80024ac:	3710      	adds	r7, #16
 80024ae:	46bd      	mov	sp, r7
 80024b0:	bd80      	pop	{r7, pc}

080024b2 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 80024b2:	b480      	push	{r7}
 80024b4:	b085      	sub	sp, #20
 80024b6:	af00      	add	r7, sp, #0
 80024b8:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 80024ba:	687b      	ldr	r3, [r7, #4]
 80024bc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80024c0:	b2db      	uxtb	r3, r3
 80024c2:	2b21      	cmp	r3, #33	@ 0x21
 80024c4:	d13e      	bne.n	8002544 <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80024c6:	687b      	ldr	r3, [r7, #4]
 80024c8:	689b      	ldr	r3, [r3, #8]
 80024ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80024ce:	d114      	bne.n	80024fa <UART_Transmit_IT+0x48>
 80024d0:	687b      	ldr	r3, [r7, #4]
 80024d2:	691b      	ldr	r3, [r3, #16]
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d110      	bne.n	80024fa <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a1b      	ldr	r3, [r3, #32]
 80024dc:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 80024de:	68fb      	ldr	r3, [r7, #12]
 80024e0:	881b      	ldrh	r3, [r3, #0]
 80024e2:	461a      	mov	r2, r3
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80024ec:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	6a1b      	ldr	r3, [r3, #32]
 80024f2:	1c9a      	adds	r2, r3, #2
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	621a      	str	r2, [r3, #32]
 80024f8:	e008      	b.n	800250c <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80024fa:	687b      	ldr	r3, [r7, #4]
 80024fc:	6a1b      	ldr	r3, [r3, #32]
 80024fe:	1c59      	adds	r1, r3, #1
 8002500:	687a      	ldr	r2, [r7, #4]
 8002502:	6211      	str	r1, [r2, #32]
 8002504:	781a      	ldrb	r2, [r3, #0]
 8002506:	687b      	ldr	r3, [r7, #4]
 8002508:	681b      	ldr	r3, [r3, #0]
 800250a:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 800250c:	687b      	ldr	r3, [r7, #4]
 800250e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8002510:	b29b      	uxth	r3, r3
 8002512:	3b01      	subs	r3, #1
 8002514:	b29b      	uxth	r3, r3
 8002516:	687a      	ldr	r2, [r7, #4]
 8002518:	4619      	mov	r1, r3
 800251a:	84d1      	strh	r1, [r2, #38]	@ 0x26
 800251c:	2b00      	cmp	r3, #0
 800251e:	d10f      	bne.n	8002540 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8002520:	687b      	ldr	r3, [r7, #4]
 8002522:	681b      	ldr	r3, [r3, #0]
 8002524:	68da      	ldr	r2, [r3, #12]
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	681b      	ldr	r3, [r3, #0]
 800252a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800252e:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8002530:	687b      	ldr	r3, [r7, #4]
 8002532:	681b      	ldr	r3, [r3, #0]
 8002534:	68da      	ldr	r2, [r3, #12]
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	681b      	ldr	r3, [r3, #0]
 800253a:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800253e:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8002540:	2300      	movs	r3, #0
 8002542:	e000      	b.n	8002546 <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8002544:	2302      	movs	r3, #2
  }
}
 8002546:	4618      	mov	r0, r3
 8002548:	3714      	adds	r7, #20
 800254a:	46bd      	mov	sp, r7
 800254c:	bc80      	pop	{r7}
 800254e:	4770      	bx	lr

08002550 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8002550:	b580      	push	{r7, lr}
 8002552:	b082      	sub	sp, #8
 8002554:	af00      	add	r7, sp, #0
 8002556:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8002558:	687b      	ldr	r3, [r7, #4]
 800255a:	681b      	ldr	r3, [r3, #0]
 800255c:	68da      	ldr	r2, [r3, #12]
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8002566:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	2220      	movs	r2, #32
 800256c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8002570:	6878      	ldr	r0, [r7, #4]
 8002572:	f7ff fea9 	bl	80022c8 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8002576:	2300      	movs	r3, #0
}
 8002578:	4618      	mov	r0, r3
 800257a:	3708      	adds	r7, #8
 800257c:	46bd      	mov	sp, r7
 800257e:	bd80      	pop	{r7, pc}

08002580 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8002580:	b580      	push	{r7, lr}
 8002582:	b08c      	sub	sp, #48	@ 0x30
 8002584:	af00      	add	r7, sp, #0
 8002586:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8002588:	687b      	ldr	r3, [r7, #4]
 800258a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800258e:	b2db      	uxtb	r3, r3
 8002590:	2b22      	cmp	r3, #34	@ 0x22
 8002592:	f040 80ae 	bne.w	80026f2 <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	689b      	ldr	r3, [r3, #8]
 800259a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800259e:	d117      	bne.n	80025d0 <UART_Receive_IT+0x50>
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	691b      	ldr	r3, [r3, #16]
 80025a4:	2b00      	cmp	r3, #0
 80025a6:	d113      	bne.n	80025d0 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 80025a8:	2300      	movs	r3, #0
 80025aa:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025b0:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 80025b2:	687b      	ldr	r3, [r7, #4]
 80025b4:	681b      	ldr	r3, [r3, #0]
 80025b6:	685b      	ldr	r3, [r3, #4]
 80025b8:	b29b      	uxth	r3, r3
 80025ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80025be:	b29a      	uxth	r2, r3
 80025c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80025c2:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025c8:	1c9a      	adds	r2, r3, #2
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	629a      	str	r2, [r3, #40]	@ 0x28
 80025ce:	e026      	b.n	800261e <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 80025d0:	687b      	ldr	r3, [r7, #4]
 80025d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80025d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
      pdata16bits  = NULL;
 80025d6:	2300      	movs	r3, #0
 80025d8:	62bb      	str	r3, [r7, #40]	@ 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	689b      	ldr	r3, [r3, #8]
 80025de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80025e2:	d007      	beq.n	80025f4 <UART_Receive_IT+0x74>
 80025e4:	687b      	ldr	r3, [r7, #4]
 80025e6:	689b      	ldr	r3, [r3, #8]
 80025e8:	2b00      	cmp	r3, #0
 80025ea:	d10a      	bne.n	8002602 <UART_Receive_IT+0x82>
 80025ec:	687b      	ldr	r3, [r7, #4]
 80025ee:	691b      	ldr	r3, [r3, #16]
 80025f0:	2b00      	cmp	r3, #0
 80025f2:	d106      	bne.n	8002602 <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 80025f4:	687b      	ldr	r3, [r7, #4]
 80025f6:	681b      	ldr	r3, [r3, #0]
 80025f8:	685b      	ldr	r3, [r3, #4]
 80025fa:	b2da      	uxtb	r2, r3
 80025fc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80025fe:	701a      	strb	r2, [r3, #0]
 8002600:	e008      	b.n	8002614 <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8002602:	687b      	ldr	r3, [r7, #4]
 8002604:	681b      	ldr	r3, [r3, #0]
 8002606:	685b      	ldr	r3, [r3, #4]
 8002608:	b2db      	uxtb	r3, r3
 800260a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800260e:	b2da      	uxtb	r2, r3
 8002610:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002612:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8002614:	687b      	ldr	r3, [r7, #4]
 8002616:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002618:	1c5a      	adds	r2, r3, #1
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 800261e:	687b      	ldr	r3, [r7, #4]
 8002620:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8002622:	b29b      	uxth	r3, r3
 8002624:	3b01      	subs	r3, #1
 8002626:	b29b      	uxth	r3, r3
 8002628:	687a      	ldr	r2, [r7, #4]
 800262a:	4619      	mov	r1, r3
 800262c:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 800262e:	2b00      	cmp	r3, #0
 8002630:	d15d      	bne.n	80026ee <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	68da      	ldr	r2, [r3, #12]
 8002638:	687b      	ldr	r3, [r7, #4]
 800263a:	681b      	ldr	r3, [r3, #0]
 800263c:	f022 0220 	bic.w	r2, r2, #32
 8002640:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	68da      	ldr	r2, [r3, #12]
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002650:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8002652:	687b      	ldr	r3, [r7, #4]
 8002654:	681b      	ldr	r3, [r3, #0]
 8002656:	695a      	ldr	r2, [r3, #20]
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	681b      	ldr	r3, [r3, #0]
 800265c:	f022 0201 	bic.w	r2, r2, #1
 8002660:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8002662:	687b      	ldr	r3, [r7, #4]
 8002664:	2220      	movs	r2, #32
 8002666:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800266a:	687b      	ldr	r3, [r7, #4]
 800266c:	2200      	movs	r2, #0
 800266e:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002674:	2b01      	cmp	r3, #1
 8002676:	d135      	bne.n	80026e4 <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8002678:	687b      	ldr	r3, [r7, #4]
 800267a:	2200      	movs	r2, #0
 800267c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	681b      	ldr	r3, [r3, #0]
 8002682:	330c      	adds	r3, #12
 8002684:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8002686:	697b      	ldr	r3, [r7, #20]
 8002688:	e853 3f00 	ldrex	r3, [r3]
 800268c:	613b      	str	r3, [r7, #16]
   return(result);
 800268e:	693b      	ldr	r3, [r7, #16]
 8002690:	f023 0310 	bic.w	r3, r3, #16
 8002694:	627b      	str	r3, [r7, #36]	@ 0x24
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	681b      	ldr	r3, [r3, #0]
 800269a:	330c      	adds	r3, #12
 800269c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800269e:	623a      	str	r2, [r7, #32]
 80026a0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80026a2:	69f9      	ldr	r1, [r7, #28]
 80026a4:	6a3a      	ldr	r2, [r7, #32]
 80026a6:	e841 2300 	strex	r3, r2, [r1]
 80026aa:	61bb      	str	r3, [r7, #24]
   return(result);
 80026ac:	69bb      	ldr	r3, [r7, #24]
 80026ae:	2b00      	cmp	r3, #0
 80026b0:	d1e5      	bne.n	800267e <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 80026b2:	687b      	ldr	r3, [r7, #4]
 80026b4:	681b      	ldr	r3, [r3, #0]
 80026b6:	681b      	ldr	r3, [r3, #0]
 80026b8:	f003 0310 	and.w	r3, r3, #16
 80026bc:	2b10      	cmp	r3, #16
 80026be:	d10a      	bne.n	80026d6 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 80026c0:	2300      	movs	r3, #0
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	687b      	ldr	r3, [r7, #4]
 80026c6:	681b      	ldr	r3, [r3, #0]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	60fb      	str	r3, [r7, #12]
 80026cc:	687b      	ldr	r3, [r7, #4]
 80026ce:	681b      	ldr	r3, [r3, #0]
 80026d0:	685b      	ldr	r3, [r3, #4]
 80026d2:	60fb      	str	r3, [r7, #12]
 80026d4:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80026da:	4619      	mov	r1, r3
 80026dc:	6878      	ldr	r0, [r7, #4]
 80026de:	f7ff fe0e 	bl	80022fe <HAL_UARTEx_RxEventCallback>
 80026e2:	e002      	b.n	80026ea <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 80026e4:	6878      	ldr	r0, [r7, #4]
 80026e6:	f7ff fdf8 	bl	80022da <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 80026ea:	2300      	movs	r3, #0
 80026ec:	e002      	b.n	80026f4 <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 80026ee:	2300      	movs	r3, #0
 80026f0:	e000      	b.n	80026f4 <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 80026f2:	2302      	movs	r3, #2
  }
}
 80026f4:	4618      	mov	r0, r3
 80026f6:	3730      	adds	r7, #48	@ 0x30
 80026f8:	46bd      	mov	sp, r7
 80026fa:	bd80      	pop	{r7, pc}

080026fc <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80026fc:	b580      	push	{r7, lr}
 80026fe:	b084      	sub	sp, #16
 8002700:	af00      	add	r7, sp, #0
 8002702:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	681b      	ldr	r3, [r3, #0]
 8002708:	691b      	ldr	r3, [r3, #16]
 800270a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800270e:	687b      	ldr	r3, [r7, #4]
 8002710:	68da      	ldr	r2, [r3, #12]
 8002712:	687b      	ldr	r3, [r7, #4]
 8002714:	681b      	ldr	r3, [r3, #0]
 8002716:	430a      	orrs	r2, r1
 8002718:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	689a      	ldr	r2, [r3, #8]
 800271e:	687b      	ldr	r3, [r7, #4]
 8002720:	691b      	ldr	r3, [r3, #16]
 8002722:	431a      	orrs	r2, r3
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	695b      	ldr	r3, [r3, #20]
 8002728:	4313      	orrs	r3, r2
 800272a:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	68db      	ldr	r3, [r3, #12]
 8002732:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8002736:	f023 030c 	bic.w	r3, r3, #12
 800273a:	687a      	ldr	r2, [r7, #4]
 800273c:	6812      	ldr	r2, [r2, #0]
 800273e:	68b9      	ldr	r1, [r7, #8]
 8002740:	430b      	orrs	r3, r1
 8002742:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8002744:	687b      	ldr	r3, [r7, #4]
 8002746:	681b      	ldr	r3, [r3, #0]
 8002748:	695b      	ldr	r3, [r3, #20]
 800274a:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800274e:	687b      	ldr	r3, [r7, #4]
 8002750:	699a      	ldr	r2, [r3, #24]
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	681b      	ldr	r3, [r3, #0]
 8002756:	430a      	orrs	r2, r1
 8002758:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 800275a:	687b      	ldr	r3, [r7, #4]
 800275c:	681b      	ldr	r3, [r3, #0]
 800275e:	4a2c      	ldr	r2, [pc, #176]	@ (8002810 <UART_SetConfig+0x114>)
 8002760:	4293      	cmp	r3, r2
 8002762:	d103      	bne.n	800276c <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8002764:	f7ff fa10 	bl	8001b88 <HAL_RCC_GetPCLK2Freq>
 8002768:	60f8      	str	r0, [r7, #12]
 800276a:	e002      	b.n	8002772 <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 800276c:	f7ff f9f8 	bl	8001b60 <HAL_RCC_GetPCLK1Freq>
 8002770:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8002772:	68fa      	ldr	r2, [r7, #12]
 8002774:	4613      	mov	r3, r2
 8002776:	009b      	lsls	r3, r3, #2
 8002778:	4413      	add	r3, r2
 800277a:	009a      	lsls	r2, r3, #2
 800277c:	441a      	add	r2, r3
 800277e:	687b      	ldr	r3, [r7, #4]
 8002780:	685b      	ldr	r3, [r3, #4]
 8002782:	009b      	lsls	r3, r3, #2
 8002784:	fbb2 f3f3 	udiv	r3, r2, r3
 8002788:	4a22      	ldr	r2, [pc, #136]	@ (8002814 <UART_SetConfig+0x118>)
 800278a:	fba2 2303 	umull	r2, r3, r2, r3
 800278e:	095b      	lsrs	r3, r3, #5
 8002790:	0119      	lsls	r1, r3, #4
 8002792:	68fa      	ldr	r2, [r7, #12]
 8002794:	4613      	mov	r3, r2
 8002796:	009b      	lsls	r3, r3, #2
 8002798:	4413      	add	r3, r2
 800279a:	009a      	lsls	r2, r3, #2
 800279c:	441a      	add	r2, r3
 800279e:	687b      	ldr	r3, [r7, #4]
 80027a0:	685b      	ldr	r3, [r3, #4]
 80027a2:	009b      	lsls	r3, r3, #2
 80027a4:	fbb2 f2f3 	udiv	r2, r2, r3
 80027a8:	4b1a      	ldr	r3, [pc, #104]	@ (8002814 <UART_SetConfig+0x118>)
 80027aa:	fba3 0302 	umull	r0, r3, r3, r2
 80027ae:	095b      	lsrs	r3, r3, #5
 80027b0:	2064      	movs	r0, #100	@ 0x64
 80027b2:	fb00 f303 	mul.w	r3, r0, r3
 80027b6:	1ad3      	subs	r3, r2, r3
 80027b8:	011b      	lsls	r3, r3, #4
 80027ba:	3332      	adds	r3, #50	@ 0x32
 80027bc:	4a15      	ldr	r2, [pc, #84]	@ (8002814 <UART_SetConfig+0x118>)
 80027be:	fba2 2303 	umull	r2, r3, r2, r3
 80027c2:	095b      	lsrs	r3, r3, #5
 80027c4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80027c8:	4419      	add	r1, r3
 80027ca:	68fa      	ldr	r2, [r7, #12]
 80027cc:	4613      	mov	r3, r2
 80027ce:	009b      	lsls	r3, r3, #2
 80027d0:	4413      	add	r3, r2
 80027d2:	009a      	lsls	r2, r3, #2
 80027d4:	441a      	add	r2, r3
 80027d6:	687b      	ldr	r3, [r7, #4]
 80027d8:	685b      	ldr	r3, [r3, #4]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	fbb2 f2f3 	udiv	r2, r2, r3
 80027e0:	4b0c      	ldr	r3, [pc, #48]	@ (8002814 <UART_SetConfig+0x118>)
 80027e2:	fba3 0302 	umull	r0, r3, r3, r2
 80027e6:	095b      	lsrs	r3, r3, #5
 80027e8:	2064      	movs	r0, #100	@ 0x64
 80027ea:	fb00 f303 	mul.w	r3, r0, r3
 80027ee:	1ad3      	subs	r3, r2, r3
 80027f0:	011b      	lsls	r3, r3, #4
 80027f2:	3332      	adds	r3, #50	@ 0x32
 80027f4:	4a07      	ldr	r2, [pc, #28]	@ (8002814 <UART_SetConfig+0x118>)
 80027f6:	fba2 2303 	umull	r2, r3, r2, r3
 80027fa:	095b      	lsrs	r3, r3, #5
 80027fc:	f003 020f 	and.w	r2, r3, #15
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	440a      	add	r2, r1
 8002806:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8002808:	bf00      	nop
 800280a:	3710      	adds	r7, #16
 800280c:	46bd      	mov	sp, r7
 800280e:	bd80      	pop	{r7, pc}
 8002810:	40013800 	.word	0x40013800
 8002814:	51eb851f 	.word	0x51eb851f

08002818 <_vsniprintf_r>:
 8002818:	b530      	push	{r4, r5, lr}
 800281a:	4614      	mov	r4, r2
 800281c:	2c00      	cmp	r4, #0
 800281e:	4605      	mov	r5, r0
 8002820:	461a      	mov	r2, r3
 8002822:	b09b      	sub	sp, #108	@ 0x6c
 8002824:	da05      	bge.n	8002832 <_vsniprintf_r+0x1a>
 8002826:	238b      	movs	r3, #139	@ 0x8b
 8002828:	6003      	str	r3, [r0, #0]
 800282a:	f04f 30ff 	mov.w	r0, #4294967295
 800282e:	b01b      	add	sp, #108	@ 0x6c
 8002830:	bd30      	pop	{r4, r5, pc}
 8002832:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8002836:	f8ad 300c 	strh.w	r3, [sp, #12]
 800283a:	bf0c      	ite	eq
 800283c:	4623      	moveq	r3, r4
 800283e:	f104 33ff 	addne.w	r3, r4, #4294967295
 8002842:	9302      	str	r3, [sp, #8]
 8002844:	9305      	str	r3, [sp, #20]
 8002846:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800284a:	9100      	str	r1, [sp, #0]
 800284c:	9104      	str	r1, [sp, #16]
 800284e:	f8ad 300e 	strh.w	r3, [sp, #14]
 8002852:	4669      	mov	r1, sp
 8002854:	9b1e      	ldr	r3, [sp, #120]	@ 0x78
 8002856:	f000 f99f 	bl	8002b98 <_svfiprintf_r>
 800285a:	1c43      	adds	r3, r0, #1
 800285c:	bfbc      	itt	lt
 800285e:	238b      	movlt	r3, #139	@ 0x8b
 8002860:	602b      	strlt	r3, [r5, #0]
 8002862:	2c00      	cmp	r4, #0
 8002864:	d0e3      	beq.n	800282e <_vsniprintf_r+0x16>
 8002866:	2200      	movs	r2, #0
 8002868:	9b00      	ldr	r3, [sp, #0]
 800286a:	701a      	strb	r2, [r3, #0]
 800286c:	e7df      	b.n	800282e <_vsniprintf_r+0x16>
	...

08002870 <vsniprintf>:
 8002870:	b507      	push	{r0, r1, r2, lr}
 8002872:	9300      	str	r3, [sp, #0]
 8002874:	4613      	mov	r3, r2
 8002876:	460a      	mov	r2, r1
 8002878:	4601      	mov	r1, r0
 800287a:	4803      	ldr	r0, [pc, #12]	@ (8002888 <vsniprintf+0x18>)
 800287c:	6800      	ldr	r0, [r0, #0]
 800287e:	f7ff ffcb 	bl	8002818 <_vsniprintf_r>
 8002882:	b003      	add	sp, #12
 8002884:	f85d fb04 	ldr.w	pc, [sp], #4
 8002888:	2000000c 	.word	0x2000000c

0800288c <memset>:
 800288c:	4603      	mov	r3, r0
 800288e:	4402      	add	r2, r0
 8002890:	4293      	cmp	r3, r2
 8002892:	d100      	bne.n	8002896 <memset+0xa>
 8002894:	4770      	bx	lr
 8002896:	f803 1b01 	strb.w	r1, [r3], #1
 800289a:	e7f9      	b.n	8002890 <memset+0x4>

0800289c <__errno>:
 800289c:	4b01      	ldr	r3, [pc, #4]	@ (80028a4 <__errno+0x8>)
 800289e:	6818      	ldr	r0, [r3, #0]
 80028a0:	4770      	bx	lr
 80028a2:	bf00      	nop
 80028a4:	2000000c 	.word	0x2000000c

080028a8 <__libc_init_array>:
 80028a8:	b570      	push	{r4, r5, r6, lr}
 80028aa:	2600      	movs	r6, #0
 80028ac:	4d0c      	ldr	r5, [pc, #48]	@ (80028e0 <__libc_init_array+0x38>)
 80028ae:	4c0d      	ldr	r4, [pc, #52]	@ (80028e4 <__libc_init_array+0x3c>)
 80028b0:	1b64      	subs	r4, r4, r5
 80028b2:	10a4      	asrs	r4, r4, #2
 80028b4:	42a6      	cmp	r6, r4
 80028b6:	d109      	bne.n	80028cc <__libc_init_array+0x24>
 80028b8:	f000 fc78 	bl	80031ac <_init>
 80028bc:	2600      	movs	r6, #0
 80028be:	4d0a      	ldr	r5, [pc, #40]	@ (80028e8 <__libc_init_array+0x40>)
 80028c0:	4c0a      	ldr	r4, [pc, #40]	@ (80028ec <__libc_init_array+0x44>)
 80028c2:	1b64      	subs	r4, r4, r5
 80028c4:	10a4      	asrs	r4, r4, #2
 80028c6:	42a6      	cmp	r6, r4
 80028c8:	d105      	bne.n	80028d6 <__libc_init_array+0x2e>
 80028ca:	bd70      	pop	{r4, r5, r6, pc}
 80028cc:	f855 3b04 	ldr.w	r3, [r5], #4
 80028d0:	4798      	blx	r3
 80028d2:	3601      	adds	r6, #1
 80028d4:	e7ee      	b.n	80028b4 <__libc_init_array+0xc>
 80028d6:	f855 3b04 	ldr.w	r3, [r5], #4
 80028da:	4798      	blx	r3
 80028dc:	3601      	adds	r6, #1
 80028de:	e7f2      	b.n	80028c6 <__libc_init_array+0x1e>
 80028e0:	08003244 	.word	0x08003244
 80028e4:	08003244 	.word	0x08003244
 80028e8:	08003244 	.word	0x08003244
 80028ec:	08003248 	.word	0x08003248

080028f0 <__retarget_lock_acquire_recursive>:
 80028f0:	4770      	bx	lr

080028f2 <__retarget_lock_release_recursive>:
 80028f2:	4770      	bx	lr

080028f4 <_free_r>:
 80028f4:	b538      	push	{r3, r4, r5, lr}
 80028f6:	4605      	mov	r5, r0
 80028f8:	2900      	cmp	r1, #0
 80028fa:	d040      	beq.n	800297e <_free_r+0x8a>
 80028fc:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8002900:	1f0c      	subs	r4, r1, #4
 8002902:	2b00      	cmp	r3, #0
 8002904:	bfb8      	it	lt
 8002906:	18e4      	addlt	r4, r4, r3
 8002908:	f000 f8de 	bl	8002ac8 <__malloc_lock>
 800290c:	4a1c      	ldr	r2, [pc, #112]	@ (8002980 <_free_r+0x8c>)
 800290e:	6813      	ldr	r3, [r2, #0]
 8002910:	b933      	cbnz	r3, 8002920 <_free_r+0x2c>
 8002912:	6063      	str	r3, [r4, #4]
 8002914:	6014      	str	r4, [r2, #0]
 8002916:	4628      	mov	r0, r5
 8002918:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800291c:	f000 b8da 	b.w	8002ad4 <__malloc_unlock>
 8002920:	42a3      	cmp	r3, r4
 8002922:	d908      	bls.n	8002936 <_free_r+0x42>
 8002924:	6820      	ldr	r0, [r4, #0]
 8002926:	1821      	adds	r1, r4, r0
 8002928:	428b      	cmp	r3, r1
 800292a:	bf01      	itttt	eq
 800292c:	6819      	ldreq	r1, [r3, #0]
 800292e:	685b      	ldreq	r3, [r3, #4]
 8002930:	1809      	addeq	r1, r1, r0
 8002932:	6021      	streq	r1, [r4, #0]
 8002934:	e7ed      	b.n	8002912 <_free_r+0x1e>
 8002936:	461a      	mov	r2, r3
 8002938:	685b      	ldr	r3, [r3, #4]
 800293a:	b10b      	cbz	r3, 8002940 <_free_r+0x4c>
 800293c:	42a3      	cmp	r3, r4
 800293e:	d9fa      	bls.n	8002936 <_free_r+0x42>
 8002940:	6811      	ldr	r1, [r2, #0]
 8002942:	1850      	adds	r0, r2, r1
 8002944:	42a0      	cmp	r0, r4
 8002946:	d10b      	bne.n	8002960 <_free_r+0x6c>
 8002948:	6820      	ldr	r0, [r4, #0]
 800294a:	4401      	add	r1, r0
 800294c:	1850      	adds	r0, r2, r1
 800294e:	4283      	cmp	r3, r0
 8002950:	6011      	str	r1, [r2, #0]
 8002952:	d1e0      	bne.n	8002916 <_free_r+0x22>
 8002954:	6818      	ldr	r0, [r3, #0]
 8002956:	685b      	ldr	r3, [r3, #4]
 8002958:	4408      	add	r0, r1
 800295a:	6010      	str	r0, [r2, #0]
 800295c:	6053      	str	r3, [r2, #4]
 800295e:	e7da      	b.n	8002916 <_free_r+0x22>
 8002960:	d902      	bls.n	8002968 <_free_r+0x74>
 8002962:	230c      	movs	r3, #12
 8002964:	602b      	str	r3, [r5, #0]
 8002966:	e7d6      	b.n	8002916 <_free_r+0x22>
 8002968:	6820      	ldr	r0, [r4, #0]
 800296a:	1821      	adds	r1, r4, r0
 800296c:	428b      	cmp	r3, r1
 800296e:	bf01      	itttt	eq
 8002970:	6819      	ldreq	r1, [r3, #0]
 8002972:	685b      	ldreq	r3, [r3, #4]
 8002974:	1809      	addeq	r1, r1, r0
 8002976:	6021      	streq	r1, [r4, #0]
 8002978:	6063      	str	r3, [r4, #4]
 800297a:	6054      	str	r4, [r2, #4]
 800297c:	e7cb      	b.n	8002916 <_free_r+0x22>
 800297e:	bd38      	pop	{r3, r4, r5, pc}
 8002980:	200002bc 	.word	0x200002bc

08002984 <sbrk_aligned>:
 8002984:	b570      	push	{r4, r5, r6, lr}
 8002986:	4e0f      	ldr	r6, [pc, #60]	@ (80029c4 <sbrk_aligned+0x40>)
 8002988:	460c      	mov	r4, r1
 800298a:	6831      	ldr	r1, [r6, #0]
 800298c:	4605      	mov	r5, r0
 800298e:	b911      	cbnz	r1, 8002996 <sbrk_aligned+0x12>
 8002990:	f000 fbaa 	bl	80030e8 <_sbrk_r>
 8002994:	6030      	str	r0, [r6, #0]
 8002996:	4621      	mov	r1, r4
 8002998:	4628      	mov	r0, r5
 800299a:	f000 fba5 	bl	80030e8 <_sbrk_r>
 800299e:	1c43      	adds	r3, r0, #1
 80029a0:	d103      	bne.n	80029aa <sbrk_aligned+0x26>
 80029a2:	f04f 34ff 	mov.w	r4, #4294967295
 80029a6:	4620      	mov	r0, r4
 80029a8:	bd70      	pop	{r4, r5, r6, pc}
 80029aa:	1cc4      	adds	r4, r0, #3
 80029ac:	f024 0403 	bic.w	r4, r4, #3
 80029b0:	42a0      	cmp	r0, r4
 80029b2:	d0f8      	beq.n	80029a6 <sbrk_aligned+0x22>
 80029b4:	1a21      	subs	r1, r4, r0
 80029b6:	4628      	mov	r0, r5
 80029b8:	f000 fb96 	bl	80030e8 <_sbrk_r>
 80029bc:	3001      	adds	r0, #1
 80029be:	d1f2      	bne.n	80029a6 <sbrk_aligned+0x22>
 80029c0:	e7ef      	b.n	80029a2 <sbrk_aligned+0x1e>
 80029c2:	bf00      	nop
 80029c4:	200002b8 	.word	0x200002b8

080029c8 <_malloc_r>:
 80029c8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80029cc:	1ccd      	adds	r5, r1, #3
 80029ce:	f025 0503 	bic.w	r5, r5, #3
 80029d2:	3508      	adds	r5, #8
 80029d4:	2d0c      	cmp	r5, #12
 80029d6:	bf38      	it	cc
 80029d8:	250c      	movcc	r5, #12
 80029da:	2d00      	cmp	r5, #0
 80029dc:	4606      	mov	r6, r0
 80029de:	db01      	blt.n	80029e4 <_malloc_r+0x1c>
 80029e0:	42a9      	cmp	r1, r5
 80029e2:	d904      	bls.n	80029ee <_malloc_r+0x26>
 80029e4:	230c      	movs	r3, #12
 80029e6:	6033      	str	r3, [r6, #0]
 80029e8:	2000      	movs	r0, #0
 80029ea:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80029ee:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8002ac4 <_malloc_r+0xfc>
 80029f2:	f000 f869 	bl	8002ac8 <__malloc_lock>
 80029f6:	f8d8 3000 	ldr.w	r3, [r8]
 80029fa:	461c      	mov	r4, r3
 80029fc:	bb44      	cbnz	r4, 8002a50 <_malloc_r+0x88>
 80029fe:	4629      	mov	r1, r5
 8002a00:	4630      	mov	r0, r6
 8002a02:	f7ff ffbf 	bl	8002984 <sbrk_aligned>
 8002a06:	1c43      	adds	r3, r0, #1
 8002a08:	4604      	mov	r4, r0
 8002a0a:	d158      	bne.n	8002abe <_malloc_r+0xf6>
 8002a0c:	f8d8 4000 	ldr.w	r4, [r8]
 8002a10:	4627      	mov	r7, r4
 8002a12:	2f00      	cmp	r7, #0
 8002a14:	d143      	bne.n	8002a9e <_malloc_r+0xd6>
 8002a16:	2c00      	cmp	r4, #0
 8002a18:	d04b      	beq.n	8002ab2 <_malloc_r+0xea>
 8002a1a:	6823      	ldr	r3, [r4, #0]
 8002a1c:	4639      	mov	r1, r7
 8002a1e:	4630      	mov	r0, r6
 8002a20:	eb04 0903 	add.w	r9, r4, r3
 8002a24:	f000 fb60 	bl	80030e8 <_sbrk_r>
 8002a28:	4581      	cmp	r9, r0
 8002a2a:	d142      	bne.n	8002ab2 <_malloc_r+0xea>
 8002a2c:	6821      	ldr	r1, [r4, #0]
 8002a2e:	4630      	mov	r0, r6
 8002a30:	1a6d      	subs	r5, r5, r1
 8002a32:	4629      	mov	r1, r5
 8002a34:	f7ff ffa6 	bl	8002984 <sbrk_aligned>
 8002a38:	3001      	adds	r0, #1
 8002a3a:	d03a      	beq.n	8002ab2 <_malloc_r+0xea>
 8002a3c:	6823      	ldr	r3, [r4, #0]
 8002a3e:	442b      	add	r3, r5
 8002a40:	6023      	str	r3, [r4, #0]
 8002a42:	f8d8 3000 	ldr.w	r3, [r8]
 8002a46:	685a      	ldr	r2, [r3, #4]
 8002a48:	bb62      	cbnz	r2, 8002aa4 <_malloc_r+0xdc>
 8002a4a:	f8c8 7000 	str.w	r7, [r8]
 8002a4e:	e00f      	b.n	8002a70 <_malloc_r+0xa8>
 8002a50:	6822      	ldr	r2, [r4, #0]
 8002a52:	1b52      	subs	r2, r2, r5
 8002a54:	d420      	bmi.n	8002a98 <_malloc_r+0xd0>
 8002a56:	2a0b      	cmp	r2, #11
 8002a58:	d917      	bls.n	8002a8a <_malloc_r+0xc2>
 8002a5a:	1961      	adds	r1, r4, r5
 8002a5c:	42a3      	cmp	r3, r4
 8002a5e:	6025      	str	r5, [r4, #0]
 8002a60:	bf18      	it	ne
 8002a62:	6059      	strne	r1, [r3, #4]
 8002a64:	6863      	ldr	r3, [r4, #4]
 8002a66:	bf08      	it	eq
 8002a68:	f8c8 1000 	streq.w	r1, [r8]
 8002a6c:	5162      	str	r2, [r4, r5]
 8002a6e:	604b      	str	r3, [r1, #4]
 8002a70:	4630      	mov	r0, r6
 8002a72:	f000 f82f 	bl	8002ad4 <__malloc_unlock>
 8002a76:	f104 000b 	add.w	r0, r4, #11
 8002a7a:	1d23      	adds	r3, r4, #4
 8002a7c:	f020 0007 	bic.w	r0, r0, #7
 8002a80:	1ac2      	subs	r2, r0, r3
 8002a82:	bf1c      	itt	ne
 8002a84:	1a1b      	subne	r3, r3, r0
 8002a86:	50a3      	strne	r3, [r4, r2]
 8002a88:	e7af      	b.n	80029ea <_malloc_r+0x22>
 8002a8a:	6862      	ldr	r2, [r4, #4]
 8002a8c:	42a3      	cmp	r3, r4
 8002a8e:	bf0c      	ite	eq
 8002a90:	f8c8 2000 	streq.w	r2, [r8]
 8002a94:	605a      	strne	r2, [r3, #4]
 8002a96:	e7eb      	b.n	8002a70 <_malloc_r+0xa8>
 8002a98:	4623      	mov	r3, r4
 8002a9a:	6864      	ldr	r4, [r4, #4]
 8002a9c:	e7ae      	b.n	80029fc <_malloc_r+0x34>
 8002a9e:	463c      	mov	r4, r7
 8002aa0:	687f      	ldr	r7, [r7, #4]
 8002aa2:	e7b6      	b.n	8002a12 <_malloc_r+0x4a>
 8002aa4:	461a      	mov	r2, r3
 8002aa6:	685b      	ldr	r3, [r3, #4]
 8002aa8:	42a3      	cmp	r3, r4
 8002aaa:	d1fb      	bne.n	8002aa4 <_malloc_r+0xdc>
 8002aac:	2300      	movs	r3, #0
 8002aae:	6053      	str	r3, [r2, #4]
 8002ab0:	e7de      	b.n	8002a70 <_malloc_r+0xa8>
 8002ab2:	230c      	movs	r3, #12
 8002ab4:	4630      	mov	r0, r6
 8002ab6:	6033      	str	r3, [r6, #0]
 8002ab8:	f000 f80c 	bl	8002ad4 <__malloc_unlock>
 8002abc:	e794      	b.n	80029e8 <_malloc_r+0x20>
 8002abe:	6005      	str	r5, [r0, #0]
 8002ac0:	e7d6      	b.n	8002a70 <_malloc_r+0xa8>
 8002ac2:	bf00      	nop
 8002ac4:	200002bc 	.word	0x200002bc

08002ac8 <__malloc_lock>:
 8002ac8:	4801      	ldr	r0, [pc, #4]	@ (8002ad0 <__malloc_lock+0x8>)
 8002aca:	f7ff bf11 	b.w	80028f0 <__retarget_lock_acquire_recursive>
 8002ace:	bf00      	nop
 8002ad0:	200002b4 	.word	0x200002b4

08002ad4 <__malloc_unlock>:
 8002ad4:	4801      	ldr	r0, [pc, #4]	@ (8002adc <__malloc_unlock+0x8>)
 8002ad6:	f7ff bf0c 	b.w	80028f2 <__retarget_lock_release_recursive>
 8002ada:	bf00      	nop
 8002adc:	200002b4 	.word	0x200002b4

08002ae0 <__ssputs_r>:
 8002ae0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002ae4:	461f      	mov	r7, r3
 8002ae6:	688e      	ldr	r6, [r1, #8]
 8002ae8:	4682      	mov	sl, r0
 8002aea:	42be      	cmp	r6, r7
 8002aec:	460c      	mov	r4, r1
 8002aee:	4690      	mov	r8, r2
 8002af0:	680b      	ldr	r3, [r1, #0]
 8002af2:	d82d      	bhi.n	8002b50 <__ssputs_r+0x70>
 8002af4:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8002af8:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8002afc:	d026      	beq.n	8002b4c <__ssputs_r+0x6c>
 8002afe:	6965      	ldr	r5, [r4, #20]
 8002b00:	6909      	ldr	r1, [r1, #16]
 8002b02:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8002b06:	eba3 0901 	sub.w	r9, r3, r1
 8002b0a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8002b0e:	1c7b      	adds	r3, r7, #1
 8002b10:	444b      	add	r3, r9
 8002b12:	106d      	asrs	r5, r5, #1
 8002b14:	429d      	cmp	r5, r3
 8002b16:	bf38      	it	cc
 8002b18:	461d      	movcc	r5, r3
 8002b1a:	0553      	lsls	r3, r2, #21
 8002b1c:	d527      	bpl.n	8002b6e <__ssputs_r+0x8e>
 8002b1e:	4629      	mov	r1, r5
 8002b20:	f7ff ff52 	bl	80029c8 <_malloc_r>
 8002b24:	4606      	mov	r6, r0
 8002b26:	b360      	cbz	r0, 8002b82 <__ssputs_r+0xa2>
 8002b28:	464a      	mov	r2, r9
 8002b2a:	6921      	ldr	r1, [r4, #16]
 8002b2c:	f000 fafa 	bl	8003124 <memcpy>
 8002b30:	89a3      	ldrh	r3, [r4, #12]
 8002b32:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8002b36:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002b3a:	81a3      	strh	r3, [r4, #12]
 8002b3c:	6126      	str	r6, [r4, #16]
 8002b3e:	444e      	add	r6, r9
 8002b40:	6026      	str	r6, [r4, #0]
 8002b42:	463e      	mov	r6, r7
 8002b44:	6165      	str	r5, [r4, #20]
 8002b46:	eba5 0509 	sub.w	r5, r5, r9
 8002b4a:	60a5      	str	r5, [r4, #8]
 8002b4c:	42be      	cmp	r6, r7
 8002b4e:	d900      	bls.n	8002b52 <__ssputs_r+0x72>
 8002b50:	463e      	mov	r6, r7
 8002b52:	4632      	mov	r2, r6
 8002b54:	4641      	mov	r1, r8
 8002b56:	6820      	ldr	r0, [r4, #0]
 8002b58:	f000 faac 	bl	80030b4 <memmove>
 8002b5c:	2000      	movs	r0, #0
 8002b5e:	68a3      	ldr	r3, [r4, #8]
 8002b60:	1b9b      	subs	r3, r3, r6
 8002b62:	60a3      	str	r3, [r4, #8]
 8002b64:	6823      	ldr	r3, [r4, #0]
 8002b66:	4433      	add	r3, r6
 8002b68:	6023      	str	r3, [r4, #0]
 8002b6a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002b6e:	462a      	mov	r2, r5
 8002b70:	f000 fae6 	bl	8003140 <_realloc_r>
 8002b74:	4606      	mov	r6, r0
 8002b76:	2800      	cmp	r0, #0
 8002b78:	d1e0      	bne.n	8002b3c <__ssputs_r+0x5c>
 8002b7a:	4650      	mov	r0, sl
 8002b7c:	6921      	ldr	r1, [r4, #16]
 8002b7e:	f7ff feb9 	bl	80028f4 <_free_r>
 8002b82:	230c      	movs	r3, #12
 8002b84:	f8ca 3000 	str.w	r3, [sl]
 8002b88:	89a3      	ldrh	r3, [r4, #12]
 8002b8a:	f04f 30ff 	mov.w	r0, #4294967295
 8002b8e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8002b92:	81a3      	strh	r3, [r4, #12]
 8002b94:	e7e9      	b.n	8002b6a <__ssputs_r+0x8a>
	...

08002b98 <_svfiprintf_r>:
 8002b98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002b9c:	4698      	mov	r8, r3
 8002b9e:	898b      	ldrh	r3, [r1, #12]
 8002ba0:	4607      	mov	r7, r0
 8002ba2:	061b      	lsls	r3, r3, #24
 8002ba4:	460d      	mov	r5, r1
 8002ba6:	4614      	mov	r4, r2
 8002ba8:	b09d      	sub	sp, #116	@ 0x74
 8002baa:	d510      	bpl.n	8002bce <_svfiprintf_r+0x36>
 8002bac:	690b      	ldr	r3, [r1, #16]
 8002bae:	b973      	cbnz	r3, 8002bce <_svfiprintf_r+0x36>
 8002bb0:	2140      	movs	r1, #64	@ 0x40
 8002bb2:	f7ff ff09 	bl	80029c8 <_malloc_r>
 8002bb6:	6028      	str	r0, [r5, #0]
 8002bb8:	6128      	str	r0, [r5, #16]
 8002bba:	b930      	cbnz	r0, 8002bca <_svfiprintf_r+0x32>
 8002bbc:	230c      	movs	r3, #12
 8002bbe:	603b      	str	r3, [r7, #0]
 8002bc0:	f04f 30ff 	mov.w	r0, #4294967295
 8002bc4:	b01d      	add	sp, #116	@ 0x74
 8002bc6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8002bca:	2340      	movs	r3, #64	@ 0x40
 8002bcc:	616b      	str	r3, [r5, #20]
 8002bce:	2300      	movs	r3, #0
 8002bd0:	9309      	str	r3, [sp, #36]	@ 0x24
 8002bd2:	2320      	movs	r3, #32
 8002bd4:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8002bd8:	2330      	movs	r3, #48	@ 0x30
 8002bda:	f04f 0901 	mov.w	r9, #1
 8002bde:	f8cd 800c 	str.w	r8, [sp, #12]
 8002be2:	f8df 8198 	ldr.w	r8, [pc, #408]	@ 8002d7c <_svfiprintf_r+0x1e4>
 8002be6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8002bea:	4623      	mov	r3, r4
 8002bec:	469a      	mov	sl, r3
 8002bee:	f813 2b01 	ldrb.w	r2, [r3], #1
 8002bf2:	b10a      	cbz	r2, 8002bf8 <_svfiprintf_r+0x60>
 8002bf4:	2a25      	cmp	r2, #37	@ 0x25
 8002bf6:	d1f9      	bne.n	8002bec <_svfiprintf_r+0x54>
 8002bf8:	ebba 0b04 	subs.w	fp, sl, r4
 8002bfc:	d00b      	beq.n	8002c16 <_svfiprintf_r+0x7e>
 8002bfe:	465b      	mov	r3, fp
 8002c00:	4622      	mov	r2, r4
 8002c02:	4629      	mov	r1, r5
 8002c04:	4638      	mov	r0, r7
 8002c06:	f7ff ff6b 	bl	8002ae0 <__ssputs_r>
 8002c0a:	3001      	adds	r0, #1
 8002c0c:	f000 80a7 	beq.w	8002d5e <_svfiprintf_r+0x1c6>
 8002c10:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8002c12:	445a      	add	r2, fp
 8002c14:	9209      	str	r2, [sp, #36]	@ 0x24
 8002c16:	f89a 3000 	ldrb.w	r3, [sl]
 8002c1a:	2b00      	cmp	r3, #0
 8002c1c:	f000 809f 	beq.w	8002d5e <_svfiprintf_r+0x1c6>
 8002c20:	2300      	movs	r3, #0
 8002c22:	f04f 32ff 	mov.w	r2, #4294967295
 8002c26:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8002c2a:	f10a 0a01 	add.w	sl, sl, #1
 8002c2e:	9304      	str	r3, [sp, #16]
 8002c30:	9307      	str	r3, [sp, #28]
 8002c32:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8002c36:	931a      	str	r3, [sp, #104]	@ 0x68
 8002c38:	4654      	mov	r4, sl
 8002c3a:	2205      	movs	r2, #5
 8002c3c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002c40:	484e      	ldr	r0, [pc, #312]	@ (8002d7c <_svfiprintf_r+0x1e4>)
 8002c42:	f000 fa61 	bl	8003108 <memchr>
 8002c46:	9a04      	ldr	r2, [sp, #16]
 8002c48:	b9d8      	cbnz	r0, 8002c82 <_svfiprintf_r+0xea>
 8002c4a:	06d0      	lsls	r0, r2, #27
 8002c4c:	bf44      	itt	mi
 8002c4e:	2320      	movmi	r3, #32
 8002c50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c54:	0711      	lsls	r1, r2, #28
 8002c56:	bf44      	itt	mi
 8002c58:	232b      	movmi	r3, #43	@ 0x2b
 8002c5a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8002c5e:	f89a 3000 	ldrb.w	r3, [sl]
 8002c62:	2b2a      	cmp	r3, #42	@ 0x2a
 8002c64:	d015      	beq.n	8002c92 <_svfiprintf_r+0xfa>
 8002c66:	4654      	mov	r4, sl
 8002c68:	2000      	movs	r0, #0
 8002c6a:	f04f 0c0a 	mov.w	ip, #10
 8002c6e:	9a07      	ldr	r2, [sp, #28]
 8002c70:	4621      	mov	r1, r4
 8002c72:	f811 3b01 	ldrb.w	r3, [r1], #1
 8002c76:	3b30      	subs	r3, #48	@ 0x30
 8002c78:	2b09      	cmp	r3, #9
 8002c7a:	d94b      	bls.n	8002d14 <_svfiprintf_r+0x17c>
 8002c7c:	b1b0      	cbz	r0, 8002cac <_svfiprintf_r+0x114>
 8002c7e:	9207      	str	r2, [sp, #28]
 8002c80:	e014      	b.n	8002cac <_svfiprintf_r+0x114>
 8002c82:	eba0 0308 	sub.w	r3, r0, r8
 8002c86:	fa09 f303 	lsl.w	r3, r9, r3
 8002c8a:	4313      	orrs	r3, r2
 8002c8c:	46a2      	mov	sl, r4
 8002c8e:	9304      	str	r3, [sp, #16]
 8002c90:	e7d2      	b.n	8002c38 <_svfiprintf_r+0xa0>
 8002c92:	9b03      	ldr	r3, [sp, #12]
 8002c94:	1d19      	adds	r1, r3, #4
 8002c96:	681b      	ldr	r3, [r3, #0]
 8002c98:	9103      	str	r1, [sp, #12]
 8002c9a:	2b00      	cmp	r3, #0
 8002c9c:	bfbb      	ittet	lt
 8002c9e:	425b      	neglt	r3, r3
 8002ca0:	f042 0202 	orrlt.w	r2, r2, #2
 8002ca4:	9307      	strge	r3, [sp, #28]
 8002ca6:	9307      	strlt	r3, [sp, #28]
 8002ca8:	bfb8      	it	lt
 8002caa:	9204      	strlt	r2, [sp, #16]
 8002cac:	7823      	ldrb	r3, [r4, #0]
 8002cae:	2b2e      	cmp	r3, #46	@ 0x2e
 8002cb0:	d10a      	bne.n	8002cc8 <_svfiprintf_r+0x130>
 8002cb2:	7863      	ldrb	r3, [r4, #1]
 8002cb4:	2b2a      	cmp	r3, #42	@ 0x2a
 8002cb6:	d132      	bne.n	8002d1e <_svfiprintf_r+0x186>
 8002cb8:	9b03      	ldr	r3, [sp, #12]
 8002cba:	3402      	adds	r4, #2
 8002cbc:	1d1a      	adds	r2, r3, #4
 8002cbe:	681b      	ldr	r3, [r3, #0]
 8002cc0:	9203      	str	r2, [sp, #12]
 8002cc2:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8002cc6:	9305      	str	r3, [sp, #20]
 8002cc8:	f8df a0b4 	ldr.w	sl, [pc, #180]	@ 8002d80 <_svfiprintf_r+0x1e8>
 8002ccc:	2203      	movs	r2, #3
 8002cce:	4650      	mov	r0, sl
 8002cd0:	7821      	ldrb	r1, [r4, #0]
 8002cd2:	f000 fa19 	bl	8003108 <memchr>
 8002cd6:	b138      	cbz	r0, 8002ce8 <_svfiprintf_r+0x150>
 8002cd8:	2240      	movs	r2, #64	@ 0x40
 8002cda:	9b04      	ldr	r3, [sp, #16]
 8002cdc:	eba0 000a 	sub.w	r0, r0, sl
 8002ce0:	4082      	lsls	r2, r0
 8002ce2:	4313      	orrs	r3, r2
 8002ce4:	3401      	adds	r4, #1
 8002ce6:	9304      	str	r3, [sp, #16]
 8002ce8:	f814 1b01 	ldrb.w	r1, [r4], #1
 8002cec:	2206      	movs	r2, #6
 8002cee:	4825      	ldr	r0, [pc, #148]	@ (8002d84 <_svfiprintf_r+0x1ec>)
 8002cf0:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8002cf4:	f000 fa08 	bl	8003108 <memchr>
 8002cf8:	2800      	cmp	r0, #0
 8002cfa:	d036      	beq.n	8002d6a <_svfiprintf_r+0x1d2>
 8002cfc:	4b22      	ldr	r3, [pc, #136]	@ (8002d88 <_svfiprintf_r+0x1f0>)
 8002cfe:	bb1b      	cbnz	r3, 8002d48 <_svfiprintf_r+0x1b0>
 8002d00:	9b03      	ldr	r3, [sp, #12]
 8002d02:	3307      	adds	r3, #7
 8002d04:	f023 0307 	bic.w	r3, r3, #7
 8002d08:	3308      	adds	r3, #8
 8002d0a:	9303      	str	r3, [sp, #12]
 8002d0c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8002d0e:	4433      	add	r3, r6
 8002d10:	9309      	str	r3, [sp, #36]	@ 0x24
 8002d12:	e76a      	b.n	8002bea <_svfiprintf_r+0x52>
 8002d14:	460c      	mov	r4, r1
 8002d16:	2001      	movs	r0, #1
 8002d18:	fb0c 3202 	mla	r2, ip, r2, r3
 8002d1c:	e7a8      	b.n	8002c70 <_svfiprintf_r+0xd8>
 8002d1e:	2300      	movs	r3, #0
 8002d20:	f04f 0c0a 	mov.w	ip, #10
 8002d24:	4619      	mov	r1, r3
 8002d26:	3401      	adds	r4, #1
 8002d28:	9305      	str	r3, [sp, #20]
 8002d2a:	4620      	mov	r0, r4
 8002d2c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8002d30:	3a30      	subs	r2, #48	@ 0x30
 8002d32:	2a09      	cmp	r2, #9
 8002d34:	d903      	bls.n	8002d3e <_svfiprintf_r+0x1a6>
 8002d36:	2b00      	cmp	r3, #0
 8002d38:	d0c6      	beq.n	8002cc8 <_svfiprintf_r+0x130>
 8002d3a:	9105      	str	r1, [sp, #20]
 8002d3c:	e7c4      	b.n	8002cc8 <_svfiprintf_r+0x130>
 8002d3e:	4604      	mov	r4, r0
 8002d40:	2301      	movs	r3, #1
 8002d42:	fb0c 2101 	mla	r1, ip, r1, r2
 8002d46:	e7f0      	b.n	8002d2a <_svfiprintf_r+0x192>
 8002d48:	ab03      	add	r3, sp, #12
 8002d4a:	9300      	str	r3, [sp, #0]
 8002d4c:	462a      	mov	r2, r5
 8002d4e:	4638      	mov	r0, r7
 8002d50:	4b0e      	ldr	r3, [pc, #56]	@ (8002d8c <_svfiprintf_r+0x1f4>)
 8002d52:	a904      	add	r1, sp, #16
 8002d54:	f3af 8000 	nop.w
 8002d58:	1c42      	adds	r2, r0, #1
 8002d5a:	4606      	mov	r6, r0
 8002d5c:	d1d6      	bne.n	8002d0c <_svfiprintf_r+0x174>
 8002d5e:	89ab      	ldrh	r3, [r5, #12]
 8002d60:	065b      	lsls	r3, r3, #25
 8002d62:	f53f af2d 	bmi.w	8002bc0 <_svfiprintf_r+0x28>
 8002d66:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8002d68:	e72c      	b.n	8002bc4 <_svfiprintf_r+0x2c>
 8002d6a:	ab03      	add	r3, sp, #12
 8002d6c:	9300      	str	r3, [sp, #0]
 8002d6e:	462a      	mov	r2, r5
 8002d70:	4638      	mov	r0, r7
 8002d72:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <_svfiprintf_r+0x1f4>)
 8002d74:	a904      	add	r1, sp, #16
 8002d76:	f000 f87d 	bl	8002e74 <_printf_i>
 8002d7a:	e7ed      	b.n	8002d58 <_svfiprintf_r+0x1c0>
 8002d7c:	08003206 	.word	0x08003206
 8002d80:	0800320c 	.word	0x0800320c
 8002d84:	08003210 	.word	0x08003210
 8002d88:	00000000 	.word	0x00000000
 8002d8c:	08002ae1 	.word	0x08002ae1

08002d90 <_printf_common>:
 8002d90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8002d94:	4616      	mov	r6, r2
 8002d96:	4698      	mov	r8, r3
 8002d98:	688a      	ldr	r2, [r1, #8]
 8002d9a:	690b      	ldr	r3, [r1, #16]
 8002d9c:	4607      	mov	r7, r0
 8002d9e:	4293      	cmp	r3, r2
 8002da0:	bfb8      	it	lt
 8002da2:	4613      	movlt	r3, r2
 8002da4:	6033      	str	r3, [r6, #0]
 8002da6:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8002daa:	460c      	mov	r4, r1
 8002dac:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8002db0:	b10a      	cbz	r2, 8002db6 <_printf_common+0x26>
 8002db2:	3301      	adds	r3, #1
 8002db4:	6033      	str	r3, [r6, #0]
 8002db6:	6823      	ldr	r3, [r4, #0]
 8002db8:	0699      	lsls	r1, r3, #26
 8002dba:	bf42      	ittt	mi
 8002dbc:	6833      	ldrmi	r3, [r6, #0]
 8002dbe:	3302      	addmi	r3, #2
 8002dc0:	6033      	strmi	r3, [r6, #0]
 8002dc2:	6825      	ldr	r5, [r4, #0]
 8002dc4:	f015 0506 	ands.w	r5, r5, #6
 8002dc8:	d106      	bne.n	8002dd8 <_printf_common+0x48>
 8002dca:	f104 0a19 	add.w	sl, r4, #25
 8002dce:	68e3      	ldr	r3, [r4, #12]
 8002dd0:	6832      	ldr	r2, [r6, #0]
 8002dd2:	1a9b      	subs	r3, r3, r2
 8002dd4:	42ab      	cmp	r3, r5
 8002dd6:	dc2b      	bgt.n	8002e30 <_printf_common+0xa0>
 8002dd8:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8002ddc:	6822      	ldr	r2, [r4, #0]
 8002dde:	3b00      	subs	r3, #0
 8002de0:	bf18      	it	ne
 8002de2:	2301      	movne	r3, #1
 8002de4:	0692      	lsls	r2, r2, #26
 8002de6:	d430      	bmi.n	8002e4a <_printf_common+0xba>
 8002de8:	4641      	mov	r1, r8
 8002dea:	4638      	mov	r0, r7
 8002dec:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8002df0:	47c8      	blx	r9
 8002df2:	3001      	adds	r0, #1
 8002df4:	d023      	beq.n	8002e3e <_printf_common+0xae>
 8002df6:	6823      	ldr	r3, [r4, #0]
 8002df8:	6922      	ldr	r2, [r4, #16]
 8002dfa:	f003 0306 	and.w	r3, r3, #6
 8002dfe:	2b04      	cmp	r3, #4
 8002e00:	bf14      	ite	ne
 8002e02:	2500      	movne	r5, #0
 8002e04:	6833      	ldreq	r3, [r6, #0]
 8002e06:	f04f 0600 	mov.w	r6, #0
 8002e0a:	bf08      	it	eq
 8002e0c:	68e5      	ldreq	r5, [r4, #12]
 8002e0e:	f104 041a 	add.w	r4, r4, #26
 8002e12:	bf08      	it	eq
 8002e14:	1aed      	subeq	r5, r5, r3
 8002e16:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8002e1a:	bf08      	it	eq
 8002e1c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8002e20:	4293      	cmp	r3, r2
 8002e22:	bfc4      	itt	gt
 8002e24:	1a9b      	subgt	r3, r3, r2
 8002e26:	18ed      	addgt	r5, r5, r3
 8002e28:	42b5      	cmp	r5, r6
 8002e2a:	d11a      	bne.n	8002e62 <_printf_common+0xd2>
 8002e2c:	2000      	movs	r0, #0
 8002e2e:	e008      	b.n	8002e42 <_printf_common+0xb2>
 8002e30:	2301      	movs	r3, #1
 8002e32:	4652      	mov	r2, sl
 8002e34:	4641      	mov	r1, r8
 8002e36:	4638      	mov	r0, r7
 8002e38:	47c8      	blx	r9
 8002e3a:	3001      	adds	r0, #1
 8002e3c:	d103      	bne.n	8002e46 <_printf_common+0xb6>
 8002e3e:	f04f 30ff 	mov.w	r0, #4294967295
 8002e42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002e46:	3501      	adds	r5, #1
 8002e48:	e7c1      	b.n	8002dce <_printf_common+0x3e>
 8002e4a:	2030      	movs	r0, #48	@ 0x30
 8002e4c:	18e1      	adds	r1, r4, r3
 8002e4e:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8002e52:	1c5a      	adds	r2, r3, #1
 8002e54:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8002e58:	4422      	add	r2, r4
 8002e5a:	3302      	adds	r3, #2
 8002e5c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8002e60:	e7c2      	b.n	8002de8 <_printf_common+0x58>
 8002e62:	2301      	movs	r3, #1
 8002e64:	4622      	mov	r2, r4
 8002e66:	4641      	mov	r1, r8
 8002e68:	4638      	mov	r0, r7
 8002e6a:	47c8      	blx	r9
 8002e6c:	3001      	adds	r0, #1
 8002e6e:	d0e6      	beq.n	8002e3e <_printf_common+0xae>
 8002e70:	3601      	adds	r6, #1
 8002e72:	e7d9      	b.n	8002e28 <_printf_common+0x98>

08002e74 <_printf_i>:
 8002e74:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8002e78:	7e0f      	ldrb	r7, [r1, #24]
 8002e7a:	4691      	mov	r9, r2
 8002e7c:	2f78      	cmp	r7, #120	@ 0x78
 8002e7e:	4680      	mov	r8, r0
 8002e80:	460c      	mov	r4, r1
 8002e82:	469a      	mov	sl, r3
 8002e84:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8002e86:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8002e8a:	d807      	bhi.n	8002e9c <_printf_i+0x28>
 8002e8c:	2f62      	cmp	r7, #98	@ 0x62
 8002e8e:	d80a      	bhi.n	8002ea6 <_printf_i+0x32>
 8002e90:	2f00      	cmp	r7, #0
 8002e92:	f000 80d3 	beq.w	800303c <_printf_i+0x1c8>
 8002e96:	2f58      	cmp	r7, #88	@ 0x58
 8002e98:	f000 80ba 	beq.w	8003010 <_printf_i+0x19c>
 8002e9c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002ea0:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8002ea4:	e03a      	b.n	8002f1c <_printf_i+0xa8>
 8002ea6:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8002eaa:	2b15      	cmp	r3, #21
 8002eac:	d8f6      	bhi.n	8002e9c <_printf_i+0x28>
 8002eae:	a101      	add	r1, pc, #4	@ (adr r1, 8002eb4 <_printf_i+0x40>)
 8002eb0:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8002eb4:	08002f0d 	.word	0x08002f0d
 8002eb8:	08002f21 	.word	0x08002f21
 8002ebc:	08002e9d 	.word	0x08002e9d
 8002ec0:	08002e9d 	.word	0x08002e9d
 8002ec4:	08002e9d 	.word	0x08002e9d
 8002ec8:	08002e9d 	.word	0x08002e9d
 8002ecc:	08002f21 	.word	0x08002f21
 8002ed0:	08002e9d 	.word	0x08002e9d
 8002ed4:	08002e9d 	.word	0x08002e9d
 8002ed8:	08002e9d 	.word	0x08002e9d
 8002edc:	08002e9d 	.word	0x08002e9d
 8002ee0:	08003023 	.word	0x08003023
 8002ee4:	08002f4b 	.word	0x08002f4b
 8002ee8:	08002fdd 	.word	0x08002fdd
 8002eec:	08002e9d 	.word	0x08002e9d
 8002ef0:	08002e9d 	.word	0x08002e9d
 8002ef4:	08003045 	.word	0x08003045
 8002ef8:	08002e9d 	.word	0x08002e9d
 8002efc:	08002f4b 	.word	0x08002f4b
 8002f00:	08002e9d 	.word	0x08002e9d
 8002f04:	08002e9d 	.word	0x08002e9d
 8002f08:	08002fe5 	.word	0x08002fe5
 8002f0c:	6833      	ldr	r3, [r6, #0]
 8002f0e:	1d1a      	adds	r2, r3, #4
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	6032      	str	r2, [r6, #0]
 8002f14:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8002f18:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	e09e      	b.n	800305e <_printf_i+0x1ea>
 8002f20:	6833      	ldr	r3, [r6, #0]
 8002f22:	6820      	ldr	r0, [r4, #0]
 8002f24:	1d19      	adds	r1, r3, #4
 8002f26:	6031      	str	r1, [r6, #0]
 8002f28:	0606      	lsls	r6, r0, #24
 8002f2a:	d501      	bpl.n	8002f30 <_printf_i+0xbc>
 8002f2c:	681d      	ldr	r5, [r3, #0]
 8002f2e:	e003      	b.n	8002f38 <_printf_i+0xc4>
 8002f30:	0645      	lsls	r5, r0, #25
 8002f32:	d5fb      	bpl.n	8002f2c <_printf_i+0xb8>
 8002f34:	f9b3 5000 	ldrsh.w	r5, [r3]
 8002f38:	2d00      	cmp	r5, #0
 8002f3a:	da03      	bge.n	8002f44 <_printf_i+0xd0>
 8002f3c:	232d      	movs	r3, #45	@ 0x2d
 8002f3e:	426d      	negs	r5, r5
 8002f40:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8002f44:	230a      	movs	r3, #10
 8002f46:	4859      	ldr	r0, [pc, #356]	@ (80030ac <_printf_i+0x238>)
 8002f48:	e011      	b.n	8002f6e <_printf_i+0xfa>
 8002f4a:	6821      	ldr	r1, [r4, #0]
 8002f4c:	6833      	ldr	r3, [r6, #0]
 8002f4e:	0608      	lsls	r0, r1, #24
 8002f50:	f853 5b04 	ldr.w	r5, [r3], #4
 8002f54:	d402      	bmi.n	8002f5c <_printf_i+0xe8>
 8002f56:	0649      	lsls	r1, r1, #25
 8002f58:	bf48      	it	mi
 8002f5a:	b2ad      	uxthmi	r5, r5
 8002f5c:	2f6f      	cmp	r7, #111	@ 0x6f
 8002f5e:	6033      	str	r3, [r6, #0]
 8002f60:	bf14      	ite	ne
 8002f62:	230a      	movne	r3, #10
 8002f64:	2308      	moveq	r3, #8
 8002f66:	4851      	ldr	r0, [pc, #324]	@ (80030ac <_printf_i+0x238>)
 8002f68:	2100      	movs	r1, #0
 8002f6a:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8002f6e:	6866      	ldr	r6, [r4, #4]
 8002f70:	2e00      	cmp	r6, #0
 8002f72:	bfa8      	it	ge
 8002f74:	6821      	ldrge	r1, [r4, #0]
 8002f76:	60a6      	str	r6, [r4, #8]
 8002f78:	bfa4      	itt	ge
 8002f7a:	f021 0104 	bicge.w	r1, r1, #4
 8002f7e:	6021      	strge	r1, [r4, #0]
 8002f80:	b90d      	cbnz	r5, 8002f86 <_printf_i+0x112>
 8002f82:	2e00      	cmp	r6, #0
 8002f84:	d04b      	beq.n	800301e <_printf_i+0x1aa>
 8002f86:	4616      	mov	r6, r2
 8002f88:	fbb5 f1f3 	udiv	r1, r5, r3
 8002f8c:	fb03 5711 	mls	r7, r3, r1, r5
 8002f90:	5dc7      	ldrb	r7, [r0, r7]
 8002f92:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8002f96:	462f      	mov	r7, r5
 8002f98:	42bb      	cmp	r3, r7
 8002f9a:	460d      	mov	r5, r1
 8002f9c:	d9f4      	bls.n	8002f88 <_printf_i+0x114>
 8002f9e:	2b08      	cmp	r3, #8
 8002fa0:	d10b      	bne.n	8002fba <_printf_i+0x146>
 8002fa2:	6823      	ldr	r3, [r4, #0]
 8002fa4:	07df      	lsls	r7, r3, #31
 8002fa6:	d508      	bpl.n	8002fba <_printf_i+0x146>
 8002fa8:	6923      	ldr	r3, [r4, #16]
 8002faa:	6861      	ldr	r1, [r4, #4]
 8002fac:	4299      	cmp	r1, r3
 8002fae:	bfde      	ittt	le
 8002fb0:	2330      	movle	r3, #48	@ 0x30
 8002fb2:	f806 3c01 	strble.w	r3, [r6, #-1]
 8002fb6:	f106 36ff 	addle.w	r6, r6, #4294967295
 8002fba:	1b92      	subs	r2, r2, r6
 8002fbc:	6122      	str	r2, [r4, #16]
 8002fbe:	464b      	mov	r3, r9
 8002fc0:	4621      	mov	r1, r4
 8002fc2:	4640      	mov	r0, r8
 8002fc4:	f8cd a000 	str.w	sl, [sp]
 8002fc8:	aa03      	add	r2, sp, #12
 8002fca:	f7ff fee1 	bl	8002d90 <_printf_common>
 8002fce:	3001      	adds	r0, #1
 8002fd0:	d14a      	bne.n	8003068 <_printf_i+0x1f4>
 8002fd2:	f04f 30ff 	mov.w	r0, #4294967295
 8002fd6:	b004      	add	sp, #16
 8002fd8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8002fdc:	6823      	ldr	r3, [r4, #0]
 8002fde:	f043 0320 	orr.w	r3, r3, #32
 8002fe2:	6023      	str	r3, [r4, #0]
 8002fe4:	2778      	movs	r7, #120	@ 0x78
 8002fe6:	4832      	ldr	r0, [pc, #200]	@ (80030b0 <_printf_i+0x23c>)
 8002fe8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8002fec:	6823      	ldr	r3, [r4, #0]
 8002fee:	6831      	ldr	r1, [r6, #0]
 8002ff0:	061f      	lsls	r7, r3, #24
 8002ff2:	f851 5b04 	ldr.w	r5, [r1], #4
 8002ff6:	d402      	bmi.n	8002ffe <_printf_i+0x18a>
 8002ff8:	065f      	lsls	r7, r3, #25
 8002ffa:	bf48      	it	mi
 8002ffc:	b2ad      	uxthmi	r5, r5
 8002ffe:	6031      	str	r1, [r6, #0]
 8003000:	07d9      	lsls	r1, r3, #31
 8003002:	bf44      	itt	mi
 8003004:	f043 0320 	orrmi.w	r3, r3, #32
 8003008:	6023      	strmi	r3, [r4, #0]
 800300a:	b11d      	cbz	r5, 8003014 <_printf_i+0x1a0>
 800300c:	2310      	movs	r3, #16
 800300e:	e7ab      	b.n	8002f68 <_printf_i+0xf4>
 8003010:	4826      	ldr	r0, [pc, #152]	@ (80030ac <_printf_i+0x238>)
 8003012:	e7e9      	b.n	8002fe8 <_printf_i+0x174>
 8003014:	6823      	ldr	r3, [r4, #0]
 8003016:	f023 0320 	bic.w	r3, r3, #32
 800301a:	6023      	str	r3, [r4, #0]
 800301c:	e7f6      	b.n	800300c <_printf_i+0x198>
 800301e:	4616      	mov	r6, r2
 8003020:	e7bd      	b.n	8002f9e <_printf_i+0x12a>
 8003022:	6833      	ldr	r3, [r6, #0]
 8003024:	6825      	ldr	r5, [r4, #0]
 8003026:	1d18      	adds	r0, r3, #4
 8003028:	6961      	ldr	r1, [r4, #20]
 800302a:	6030      	str	r0, [r6, #0]
 800302c:	062e      	lsls	r6, r5, #24
 800302e:	681b      	ldr	r3, [r3, #0]
 8003030:	d501      	bpl.n	8003036 <_printf_i+0x1c2>
 8003032:	6019      	str	r1, [r3, #0]
 8003034:	e002      	b.n	800303c <_printf_i+0x1c8>
 8003036:	0668      	lsls	r0, r5, #25
 8003038:	d5fb      	bpl.n	8003032 <_printf_i+0x1be>
 800303a:	8019      	strh	r1, [r3, #0]
 800303c:	2300      	movs	r3, #0
 800303e:	4616      	mov	r6, r2
 8003040:	6123      	str	r3, [r4, #16]
 8003042:	e7bc      	b.n	8002fbe <_printf_i+0x14a>
 8003044:	6833      	ldr	r3, [r6, #0]
 8003046:	2100      	movs	r1, #0
 8003048:	1d1a      	adds	r2, r3, #4
 800304a:	6032      	str	r2, [r6, #0]
 800304c:	681e      	ldr	r6, [r3, #0]
 800304e:	6862      	ldr	r2, [r4, #4]
 8003050:	4630      	mov	r0, r6
 8003052:	f000 f859 	bl	8003108 <memchr>
 8003056:	b108      	cbz	r0, 800305c <_printf_i+0x1e8>
 8003058:	1b80      	subs	r0, r0, r6
 800305a:	6060      	str	r0, [r4, #4]
 800305c:	6863      	ldr	r3, [r4, #4]
 800305e:	6123      	str	r3, [r4, #16]
 8003060:	2300      	movs	r3, #0
 8003062:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8003066:	e7aa      	b.n	8002fbe <_printf_i+0x14a>
 8003068:	4632      	mov	r2, r6
 800306a:	4649      	mov	r1, r9
 800306c:	4640      	mov	r0, r8
 800306e:	6923      	ldr	r3, [r4, #16]
 8003070:	47d0      	blx	sl
 8003072:	3001      	adds	r0, #1
 8003074:	d0ad      	beq.n	8002fd2 <_printf_i+0x15e>
 8003076:	6823      	ldr	r3, [r4, #0]
 8003078:	079b      	lsls	r3, r3, #30
 800307a:	d413      	bmi.n	80030a4 <_printf_i+0x230>
 800307c:	68e0      	ldr	r0, [r4, #12]
 800307e:	9b03      	ldr	r3, [sp, #12]
 8003080:	4298      	cmp	r0, r3
 8003082:	bfb8      	it	lt
 8003084:	4618      	movlt	r0, r3
 8003086:	e7a6      	b.n	8002fd6 <_printf_i+0x162>
 8003088:	2301      	movs	r3, #1
 800308a:	4632      	mov	r2, r6
 800308c:	4649      	mov	r1, r9
 800308e:	4640      	mov	r0, r8
 8003090:	47d0      	blx	sl
 8003092:	3001      	adds	r0, #1
 8003094:	d09d      	beq.n	8002fd2 <_printf_i+0x15e>
 8003096:	3501      	adds	r5, #1
 8003098:	68e3      	ldr	r3, [r4, #12]
 800309a:	9903      	ldr	r1, [sp, #12]
 800309c:	1a5b      	subs	r3, r3, r1
 800309e:	42ab      	cmp	r3, r5
 80030a0:	dcf2      	bgt.n	8003088 <_printf_i+0x214>
 80030a2:	e7eb      	b.n	800307c <_printf_i+0x208>
 80030a4:	2500      	movs	r5, #0
 80030a6:	f104 0619 	add.w	r6, r4, #25
 80030aa:	e7f5      	b.n	8003098 <_printf_i+0x224>
 80030ac:	08003217 	.word	0x08003217
 80030b0:	08003228 	.word	0x08003228

080030b4 <memmove>:
 80030b4:	4288      	cmp	r0, r1
 80030b6:	b510      	push	{r4, lr}
 80030b8:	eb01 0402 	add.w	r4, r1, r2
 80030bc:	d902      	bls.n	80030c4 <memmove+0x10>
 80030be:	4284      	cmp	r4, r0
 80030c0:	4623      	mov	r3, r4
 80030c2:	d807      	bhi.n	80030d4 <memmove+0x20>
 80030c4:	1e43      	subs	r3, r0, #1
 80030c6:	42a1      	cmp	r1, r4
 80030c8:	d008      	beq.n	80030dc <memmove+0x28>
 80030ca:	f811 2b01 	ldrb.w	r2, [r1], #1
 80030ce:	f803 2f01 	strb.w	r2, [r3, #1]!
 80030d2:	e7f8      	b.n	80030c6 <memmove+0x12>
 80030d4:	4601      	mov	r1, r0
 80030d6:	4402      	add	r2, r0
 80030d8:	428a      	cmp	r2, r1
 80030da:	d100      	bne.n	80030de <memmove+0x2a>
 80030dc:	bd10      	pop	{r4, pc}
 80030de:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80030e2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80030e6:	e7f7      	b.n	80030d8 <memmove+0x24>

080030e8 <_sbrk_r>:
 80030e8:	b538      	push	{r3, r4, r5, lr}
 80030ea:	2300      	movs	r3, #0
 80030ec:	4d05      	ldr	r5, [pc, #20]	@ (8003104 <_sbrk_r+0x1c>)
 80030ee:	4604      	mov	r4, r0
 80030f0:	4608      	mov	r0, r1
 80030f2:	602b      	str	r3, [r5, #0]
 80030f4:	f7fd faa4 	bl	8000640 <_sbrk>
 80030f8:	1c43      	adds	r3, r0, #1
 80030fa:	d102      	bne.n	8003102 <_sbrk_r+0x1a>
 80030fc:	682b      	ldr	r3, [r5, #0]
 80030fe:	b103      	cbz	r3, 8003102 <_sbrk_r+0x1a>
 8003100:	6023      	str	r3, [r4, #0]
 8003102:	bd38      	pop	{r3, r4, r5, pc}
 8003104:	200002b0 	.word	0x200002b0

08003108 <memchr>:
 8003108:	4603      	mov	r3, r0
 800310a:	b510      	push	{r4, lr}
 800310c:	b2c9      	uxtb	r1, r1
 800310e:	4402      	add	r2, r0
 8003110:	4293      	cmp	r3, r2
 8003112:	4618      	mov	r0, r3
 8003114:	d101      	bne.n	800311a <memchr+0x12>
 8003116:	2000      	movs	r0, #0
 8003118:	e003      	b.n	8003122 <memchr+0x1a>
 800311a:	7804      	ldrb	r4, [r0, #0]
 800311c:	3301      	adds	r3, #1
 800311e:	428c      	cmp	r4, r1
 8003120:	d1f6      	bne.n	8003110 <memchr+0x8>
 8003122:	bd10      	pop	{r4, pc}

08003124 <memcpy>:
 8003124:	440a      	add	r2, r1
 8003126:	4291      	cmp	r1, r2
 8003128:	f100 33ff 	add.w	r3, r0, #4294967295
 800312c:	d100      	bne.n	8003130 <memcpy+0xc>
 800312e:	4770      	bx	lr
 8003130:	b510      	push	{r4, lr}
 8003132:	f811 4b01 	ldrb.w	r4, [r1], #1
 8003136:	4291      	cmp	r1, r2
 8003138:	f803 4f01 	strb.w	r4, [r3, #1]!
 800313c:	d1f9      	bne.n	8003132 <memcpy+0xe>
 800313e:	bd10      	pop	{r4, pc}

08003140 <_realloc_r>:
 8003140:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8003144:	4680      	mov	r8, r0
 8003146:	4615      	mov	r5, r2
 8003148:	460c      	mov	r4, r1
 800314a:	b921      	cbnz	r1, 8003156 <_realloc_r+0x16>
 800314c:	4611      	mov	r1, r2
 800314e:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8003152:	f7ff bc39 	b.w	80029c8 <_malloc_r>
 8003156:	b92a      	cbnz	r2, 8003164 <_realloc_r+0x24>
 8003158:	f7ff fbcc 	bl	80028f4 <_free_r>
 800315c:	2400      	movs	r4, #0
 800315e:	4620      	mov	r0, r4
 8003160:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8003164:	f000 f81a 	bl	800319c <_malloc_usable_size_r>
 8003168:	4285      	cmp	r5, r0
 800316a:	4606      	mov	r6, r0
 800316c:	d802      	bhi.n	8003174 <_realloc_r+0x34>
 800316e:	ebb5 0f50 	cmp.w	r5, r0, lsr #1
 8003172:	d8f4      	bhi.n	800315e <_realloc_r+0x1e>
 8003174:	4629      	mov	r1, r5
 8003176:	4640      	mov	r0, r8
 8003178:	f7ff fc26 	bl	80029c8 <_malloc_r>
 800317c:	4607      	mov	r7, r0
 800317e:	2800      	cmp	r0, #0
 8003180:	d0ec      	beq.n	800315c <_realloc_r+0x1c>
 8003182:	42b5      	cmp	r5, r6
 8003184:	462a      	mov	r2, r5
 8003186:	4621      	mov	r1, r4
 8003188:	bf28      	it	cs
 800318a:	4632      	movcs	r2, r6
 800318c:	f7ff ffca 	bl	8003124 <memcpy>
 8003190:	4621      	mov	r1, r4
 8003192:	4640      	mov	r0, r8
 8003194:	f7ff fbae 	bl	80028f4 <_free_r>
 8003198:	463c      	mov	r4, r7
 800319a:	e7e0      	b.n	800315e <_realloc_r+0x1e>

0800319c <_malloc_usable_size_r>:
 800319c:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80031a0:	1f18      	subs	r0, r3, #4
 80031a2:	2b00      	cmp	r3, #0
 80031a4:	bfbc      	itt	lt
 80031a6:	580b      	ldrlt	r3, [r1, r0]
 80031a8:	18c0      	addlt	r0, r0, r3
 80031aa:	4770      	bx	lr

080031ac <_init>:
 80031ac:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ae:	bf00      	nop
 80031b0:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031b2:	bc08      	pop	{r3}
 80031b4:	469e      	mov	lr, r3
 80031b6:	4770      	bx	lr

080031b8 <_fini>:
 80031b8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80031ba:	bf00      	nop
 80031bc:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80031be:	bc08      	pop	{r3}
 80031c0:	469e      	mov	lr, r3
 80031c2:	4770      	bx	lr
