$date
	Mon Feb 16 17:28:40 2026
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module clock_divider_tb $end
$var wire 1 ! clk_out $end
$var reg 1 " clk $end
$var reg 1 # rst_n $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 1 # rst_n $end
$var parameter 32 $ COUNTER_WIDTH $end
$var parameter 32 % DIVISOR $end
$var reg 1 ! clk_out $end
$var reg 3 & counter [2:0] $end
$upscope $end
$scope task reset $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
b100 %
b10 $
$end
#0
$dumpvars
b0 &
0#
0"
0!
$end
#5000
1"
#10000
0"
1#
#15000
b1 &
1"
#20000
0"
#25000
1!
b0 &
1"
#30000
0"
#35000
b1 &
1"
#40000
0"
#45000
0!
b0 &
1"
#50000
0"
#55000
b1 &
1"
#60000
0"
#65000
1!
b0 &
1"
#70000
0"
#75000
b1 &
1"
#80000
0"
#85000
0!
b0 &
1"
#90000
0"
#95000
b1 &
1"
#100000
b0 &
0"
0#
#105000
b1 &
1"
1#
#110000
0"
#115000
1!
b0 &
1"
#120000
0"
#125000
b1 &
1"
#130000
0"
#135000
0!
b0 &
1"
#140000
0"
#145000
b1 &
1"
#150000
0"
#155000
1!
b0 &
1"
#160000
0"
#165000
b1 &
1"
#170000
0"
#175000
0!
b0 &
1"
#180000
0"
#185000
b1 &
1"
#190000
0"
#195000
1!
b0 &
1"
#200000
0"
