Release 14.7 par P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

<<<<<<< HEAD
<<<<<<< HEAD
NALOSTTA::  Sun May 12 19:44:00 2019
=======
NALOSTTA::  Tue May 14 19:59:43 2019
>>>>>>> test
=======
NALOSTTA::  Tue May 14 19:59:43 2019
>>>>>>> test

par -w -intstyle ise -ol high -t 1 main_map.ncd main.ncd main.pcf 


Constraints file: main.pcf.
Loading device for application Rf_Device from file '3s50a.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "main" is an NCD, version 3.2, device xc3s50a, package tq144, speed -4

Initializing temperature to 85.000 Celsius. (default - Range: 0.000 to 85.000 Celsius)
Initializing voltage to 1.140 Volts. (default - Range: 1.140 to 1.260 Volts)


Device speed data version:  "PRODUCTION 1.42 2013-10-13".


Design Summary Report:

 Number of External IOBs                          23 out of 108    21%

   Number of External Input IOBs                 11

      Number of External Input IBUFs             11
        Number of LOCed External Input IBUFs     11 out of 11    100%


   Number of External Output IOBs                 8

      Number of External Output IOBs              8
        Number of LOCed External Output IOBs      8 out of 8     100%


   Number of External Bidir IOBs                  4

      Number of External Bidir IOBs               4
        Number of LOCed External Bidir IOBs       4 out of 4     100%


   Number of BUFGMUXs                        1 out of 24      4%
   Number of DCMs                            1 out of 2      50%
<<<<<<< HEAD
<<<<<<< HEAD
   Number of Slices                        103 out of 704    14%
=======
   Number of Slices                         99 out of 704    14%
>>>>>>> test
=======
   Number of Slices                         99 out of 704    14%
>>>>>>> test
      Number of SLICEMs                      0 out of 352     0%



Overall effort level (-ol):   High 
Placer effort level (-pl):    High 
Placer cost table entry (-t): 1
Router effort level (-rl):    High 

Starting initial Timing Analysis.  REAL time: 1 secs 
Finished initial Timing Analysis.  REAL time: 1 secs 


Starting Placer
Total REAL time at the beginning of Placer: 1 secs 
Total CPU  time at the beginning of Placer: 1 secs 

Phase 1.1  Initial Placement Analysis
<<<<<<< HEAD
<<<<<<< HEAD
Phase 1.1  Initial Placement Analysis (Checksum:574a9ab0) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:574a9ab0) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:574a9ab0) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:676eb348) REAL time: 2 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:676eb348) REAL time: 2 secs 

Phase 6.36  Local Placement Optimization
Phase 6.36  Local Placement Optimization (Checksum:676eb348) REAL time: 2 secs 

Phase 7.8  Global Placement
...............
.........
.................
..........
............
...
Phase 7.8  Global Placement (Checksum:4fb6706c) REAL time: 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:4fb6706c) REAL time: 2 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:5a76f629) REAL time: 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:5a76f629) REAL time: 2 secs 
=======
Phase 1.1  Initial Placement Analysis (Checksum:511de667) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:511de667) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:511de667) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5a7968a0) REAL time: 2 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5a7968a0) REAL time: 2 secs 

Phase 6.36  Local Placement Optimization
=======
Phase 1.1  Initial Placement Analysis (Checksum:511de667) REAL time: 1 secs 

Phase 2.7  Design Feasibility Check
Phase 2.7  Design Feasibility Check (Checksum:511de667) REAL time: 1 secs 

Phase 3.31  Local Placement Optimization
Phase 3.31  Local Placement Optimization (Checksum:511de667) REAL time: 1 secs 

Phase 4.2  Initial Clock and IO Placement

Phase 4.2  Initial Clock and IO Placement (Checksum:5a7968a0) REAL time: 2 secs 

Phase 5.30  Global Clock Region Assignment
Phase 5.30  Global Clock Region Assignment (Checksum:5a7968a0) REAL time: 2 secs 

Phase 6.36  Local Placement Optimization
>>>>>>> test
Phase 6.36  Local Placement Optimization (Checksum:5a7968a0) REAL time: 2 secs 

Phase 7.8  Global Placement
.....
...
Phase 7.8  Global Placement (Checksum:7799b870) REAL time: 2 secs 

Phase 8.5  Local Placement Optimization
Phase 8.5  Local Placement Optimization (Checksum:7799b870) REAL time: 2 secs 

Phase 9.18  Placement Optimization
Phase 9.18  Placement Optimization (Checksum:90bd03a5) REAL time: 2 secs 

Phase 10.5  Local Placement Optimization
Phase 10.5  Local Placement Optimization (Checksum:90bd03a5) REAL time: 2 secs 
<<<<<<< HEAD
>>>>>>> test
=======
>>>>>>> test

Total REAL time to Placer completion: 2 secs 
Total CPU  time to Placer completion: 2 secs 
Writing design to file main.ncd



Starting Router


<<<<<<< HEAD
<<<<<<< HEAD
Phase  1  : 652 unrouted;      REAL time: 3 secs 

Phase  2  : 586 unrouted;      REAL time: 3 secs 

Phase  3  : 82 unrouted;      REAL time: 3 secs 

Phase  4  : 84 unrouted; (Setup:496, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  5  : 0 unrouted; (Setup:453, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Updating file: main.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:453, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  7  : 0 unrouted; (Setup:144, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: main.ncd with current fully routed design.

Phase  8  : 0 unrouted; (Setup:124, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Updating file: main.ncd with current fully routed design.

Phase  9  : 0 unrouted; (Setup:124, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase 10  : 0 unrouted; (Setup:124, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase 11  : 0 unrouted; (Setup:124, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 

Phase 12  : 0 unrouted; (Setup:124, Hold:0, Component Switching Limit:0)     REAL time: 4 secs 
WARNING:Route:455 - CLK Net:Locked may have excessive skew because 
      5 CLK pins and 34 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:RX_module/curr_state_FSM_FFd5 may have excessive skew because 
      1 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 4 secs 
Total CPU time to Router completion: 4 secs 
=======
Phase  1  : 616 unrouted;      REAL time: 3 secs 

Phase  2  : 551 unrouted;      REAL time: 3 secs 

Phase  3  : 76 unrouted;      REAL time: 3 secs 

Phase  4  : 76 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Updating file: main.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

=======
Phase  1  : 616 unrouted;      REAL time: 3 secs 

Phase  2  : 551 unrouted;      REAL time: 3 secs 

Phase  3  : 76 unrouted;      REAL time: 3 secs 

Phase  4  : 76 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  5  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Updating file: main.ncd with current fully routed design.

Phase  6  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

Phase  7  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 

>>>>>>> test
Phase  8  : 0 unrouted; (Setup:0, Hold:0, Component Switching Limit:0)     REAL time: 3 secs 
WARNING:Route:455 - CLK Net:RX_module/ps2_clock_en_inv may have excessive skew because 
      1 CLK pins and 1 NON_CLK pins failed to route using a CLK template.
WARNING:Route:455 - CLK Net:RX_module/curr_state_FSM_FFd5 may have excessive skew because 
      1 CLK pins and 4 NON_CLK pins failed to route using a CLK template.

Total REAL time to Router completion: 3 secs 
Total CPU time to Router completion: 3 secs 
<<<<<<< HEAD
>>>>>>> test
=======
>>>>>>> test

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

Generating "PAR" statistics.

**************************
Generating Clock Report
**************************

+---------------------+--------------+------+------+------------+-------------+
|        Clock Net    |   Resource   |Locked|Fanout|Net Skew(ns)|Max Delay(ns)|
+---------------------+--------------+------+------+------------+-------------+
<<<<<<< HEAD
<<<<<<< HEAD
|                CLK0 | BUFGMUX_X2Y11| No   |   42 |  0.135     |  0.596      |
+---------------------+--------------+------+------+------------+-------------+
|               CLK16 | BUFGMUX_X1Y10| No   |   12 |  0.059     |  0.519      |
+---------------------+--------------+------+------+------------+-------------+
|              Locked |         Local|      |   39 |  0.948     |  2.282      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/curr_state |              |      |      |            |             |
|           _FSM_FFd5 |         Local|      |    5 |  0.000     |  0.951      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_0_or0000 |         Local|      |    1 |  0.000     |  1.092      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_1_or0000 |         Local|      |    1 |  0.000     |  0.935      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_2_or0000 |         Local|      |    1 |  0.000     |  1.163      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_3_or0000 |         Local|      |    1 |  0.000     |  0.305      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_4_or0000 |         Local|      |    1 |  0.000     |  1.092      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_5_or0000 |         Local|      |    1 |  0.000     |  1.460      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_6_or0000 |         Local|      |    1 |  0.000     |  0.305      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_7_or0000 |         Local|      |    1 |  0.000     |  1.029      |
=======
|                CLK0 | BUFGMUX_X1Y10| No   |   51 |  0.087     |  0.560      |
+---------------------+--------------+------+------+------------+-------------+
|command_module/data_ |              |      |      |            |             |
|    write_buf_or0000 |         Local|      |    1 |  0.000     |  1.141      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/curr_state |              |      |      |            |             |
|           _FSM_FFd5 |         Local|      |    5 |  0.000     |  1.450      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/ps2_clock_ |              |      |      |            |             |
|              en_inv |         Local|      |    2 |  0.000     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_1_or0000 |         Local|      |    1 |  0.000     |  0.883      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
=======
|                CLK0 | BUFGMUX_X1Y10| No   |   51 |  0.087     |  0.560      |
+---------------------+--------------+------+------+------------+-------------+
|command_module/data_ |              |      |      |            |             |
|    write_buf_or0000 |         Local|      |    1 |  0.000     |  1.141      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/curr_state |              |      |      |            |             |
|           _FSM_FFd5 |         Local|      |    5 |  0.000     |  1.450      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/ps2_clock_ |              |      |      |            |             |
|              en_inv |         Local|      |    2 |  0.000     |  1.763      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_1_or0000 |         Local|      |    1 |  0.000     |  0.883      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
>>>>>>> test
|         md_0_or0000 |         Local|      |    1 |  0.000     |  1.092      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_3_or0000 |         Local|      |    1 |  0.000     |  0.884      |
+---------------------+--------------+------+------+------------+-------------+
|command_module/statu |              |      |      |            |             |
|           s_not0001 |         Local|      |    1 |  0.000     |  0.854      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_2_or0000 |         Local|      |    1 |  0.000     |  1.092      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_5_or0000 |         Local|      |    1 |  0.000     |  0.381      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_4_or0000 |         Local|      |    1 |  0.000     |  1.163      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_7_or0000 |         Local|      |    1 |  0.000     |  0.884      |
+---------------------+--------------+------+------+------------+-------------+
|RX_module/received_c |              |      |      |            |             |
|         md_6_or0000 |         Local|      |    1 |  0.000     |  1.100      |
<<<<<<< HEAD
>>>>>>> test
=======
>>>>>>> test
+---------------------+--------------+------+------+------------+-------------+

* Net Skew is the difference between the minimum and maximum routing
only delays for the net. Note this is different from Clock Skew which
is reported in TRCE timing report. Clock Skew is the difference between
the minimum and maximum path delays which includes logic delays.

* The fanout is the number of component pins not the individual BEL loads,
for example SLICE loads not FF loads.

<<<<<<< HEAD
<<<<<<< HEAD
Timing Score: 124 (Setup: 124, Hold: 0, Component Switching Limit: 0)

WARNING:Par:468 - Your design did not meet timing.  The following are some suggestions to assist you to meet timing in
   your design.

   Review the timing report using Timing Analyzer (In ISE select "Post-Place &
   Route Static Timing Report"). Go to the failing constraint(s) and evaluate the failing paths for each constraint.

   Try the Design Goal and Strategies for Timing Performance(In ISE select Project -> Design Goals & Strategies) to
   ensure the best options are set in the tools for timing closure.

   Use the Xilinx "SmartXplorer" script to try special combinations of
   options known to produce very good results.

   Visit the Xilinx technical support web at http://support.xilinx.com and go to
   either "Troubleshoot->Tech Tips->Timing & Constraints" or "
   TechXclusives->Timing Closure" for tips and suggestions for meeting timing
   in your design.
=======
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
>>>>>>> test
=======
Timing Score: 0 (Setup: 0, Hold: 0, Component Switching Limit: 0)
>>>>>>> test

Number of Timing Constraints that were not applied: 1

Asterisk (*) preceding a constraint indicates it was not met.
   This may be due to a setup or hold violation.

----------------------------------------------------------------------------------------------------------
  Constraint                                |    Check    | Worst Case |  Best Case | Timing |   Timing   
                                            |             |    Slack   | Achievable | Errors |    Score   
----------------------------------------------------------------------------------------------------------
<<<<<<< HEAD
<<<<<<< HEAD
* PERIOD analysis for net "ClkGen_1/CLK0_BU | SETUP       |    -0.124ns|    41.984ns|       1|         124
  F" derived from  NET "ClkGen_1/CLKIN_IBUF | HOLD        |     1.281ns|            |       0|           0
  G" PERIOD = 40 ns HIGH 50%                |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "ClkGen_1/CLKFX_B | SETUP       |    57.902ns|     4.598ns|       0|           0
  UF" derived from  NET "ClkGen_1/CLKIN_IBU | HOLD        |     1.289ns|            |       0|           0
  FG" PERIOD = 40 ns HIGH 50%               |             |            |            |        |            
=======
  NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "ClkGen_1/CLK0_BU | SETUP       |    34.357ns|     5.643ns|       0|           0
  F" derived from  NET "ClkGen_1/CLKIN_IBUF | HOLD        |     1.317ns|            |       0|           0
  G" PERIOD = 40 ns HIGH 50%                |             |            |            |        |            
>>>>>>> test
=======
  NET "ClkGen_1/CLKIN_IBUFG" PERIOD = 40 ns | MINLOWPULSE |    30.000ns|    10.000ns|       0|           0
   HIGH 50%                                 |             |            |            |        |            
----------------------------------------------------------------------------------------------------------
  PERIOD analysis for net "ClkGen_1/CLK0_BU | SETUP       |    34.357ns|     5.643ns|       0|           0
  F" derived from  NET "ClkGen_1/CLKIN_IBUF | HOLD        |     1.317ns|            |       0|           0
  G" PERIOD = 40 ns HIGH 50%                |             |            |            |        |            
>>>>>>> test
----------------------------------------------------------------------------------------------------------


Derived Constraint Report
Review Timing Report for more details on the following derived constraints.
To create a Timing Report, run "trce -v 12 -fastpaths -o design_timing_report design.ncd design.pcf"
or "Run Timing Analysis" from Timing Analyzer (timingan).
Derived Constraints for ClkGen_1/CLKIN_IBUFG
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
<<<<<<< HEAD
<<<<<<< HEAD
|ClkGen_1/CLKIN_IBUFG           |     40.000ns|     10.000ns|     41.984ns|            0|            1|            0|          749|
| ClkGen_1/CLK0_BUF             |     40.000ns|     41.984ns|          N/A|            1|            0|          641|            0|
| ClkGen_1/CLKFX_BUF            |     62.500ns|      4.598ns|          N/A|            0|            0|          108|            0|
=======
|ClkGen_1/CLKIN_IBUFG           |     40.000ns|     10.000ns|      5.643ns|            0|            0|            0|          756|
| ClkGen_1/CLK0_BUF             |     40.000ns|      5.643ns|          N/A|            0|            0|          756|            0|
>>>>>>> test
=======
|ClkGen_1/CLKIN_IBUFG           |     40.000ns|     10.000ns|      5.643ns|            0|            0|            0|          756|
| ClkGen_1/CLK0_BUF             |     40.000ns|      5.643ns|          N/A|            0|            0|          756|            0|
>>>>>>> test
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Generating Pad Report.

All signals are completely routed.

<<<<<<< HEAD
<<<<<<< HEAD
Total REAL time to PAR completion: 4 secs 
Total CPU time to PAR completion: 4 secs 
=======
Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 3 secs 
>>>>>>> test
=======
Total REAL time to PAR completion: 3 secs 
Total CPU time to PAR completion: 3 secs 
>>>>>>> test

Peak Memory Usage:  4450 MB

Placement: Completed - No errors found.
Routing: Completed - No errors found.
<<<<<<< HEAD
<<<<<<< HEAD
Timing: Completed - 1 errors found.

Number of error messages: 0
Number of warning messages: 3
=======
=======
>>>>>>> test
Timing: Completed - No errors found.

Number of error messages: 0
Number of warning messages: 2
<<<<<<< HEAD
>>>>>>> test
=======
>>>>>>> test
Number of info messages: 0

Writing design to file main.ncd



PAR done!
