# Reading C:/altera/12.1/modelsim_ase/tcl/vsim/pref.tcl 
# do mips_run_msim_gate_systemverilog.do 
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Copying C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:\altera\12.1\modelsim_ase\win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(83): near "WD": syntax error, unexpected IDENTIFIER, expecting ')' or ','
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mips_run_msim_gate_systemverilog.do line 10
# C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Test..."
do mips_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(83): near "WD": syntax error, unexpected IDENTIFIER, expecting ')' or ','
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mips_run_msim_gate_systemverilog.do line 10
# C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Test..."
do mips_run_msim_gate_systemverilog.do
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        146 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        144 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        144 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        144 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 126
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(81): (vlog-2730) Undefined variable: 'x'.
# 
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mips_run_msim_gate_systemverilog.do line 10
# C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Test..."
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(81): near "b": syntax error, unexpected IDENTIFIER
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mips_run_msim_gate_systemverilog.do line 10
# C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Test..."
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        144 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 130
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 130
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
# A time value could not be extracted from the current line
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        144 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | MemWRITE != MemWRITE_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO10
# | MemWRITE != MemWRITE_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com          6 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 132
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 132
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_primitives.v(286): $hold( posedge clk &&& sloaddata:192531 ps, asdata:192576 ps, 157 ps );
#    Time: 192576 ps  Iteration: 0  Instance: /mips_tb/duv/\DATAPATH|DATA_REG|REG_GENERATION_LOOP[0].REGWE_INSTANCE|q 
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 134
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/../altera/verilog/src/altera_primitives.v(286): $hold( posedge clk &&& sloaddata:192531 ps, asdata:192576 ps, 157 ps );
#    Time: 192576 ps  Iteration: 0  Instance: /mips_tb/duv/\DATAPATH|DATA_REG|REG_GENERATION_LOOP[0].REGWE_INSTANCE|q 
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 135
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 135
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 135
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 135
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 138
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 138
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = x |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 1 | MemWRITE_esp = 1 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 1 | MemWRITE_esp = 1 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO10
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | ERRO
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | ERRO01
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com        146 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 138
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 138
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = x |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 1 | MemWRITE_esp = 1 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 1 | MemWRITE_esp = 1 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO10
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE = 0 | MemWRITE_esp = 0 |
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | WD != WD_esperado | OK
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK11
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | ADR != ADR_esperado | OK00
# | MemWRITE != MemWRITE_esperado | ERRO01
#         67 testes realizados com          6 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 144
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 144
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK11
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK11
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | MemWRITE == MemWRITE_esp | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | WD == WD_esperado | OK
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK11
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
# | ADR == ADR_esperado | OK00
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 149
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 149
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(93): near "=": syntax error, unexpected '=', expecting ++ or --
# ** Error: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv(109): near "=": syntax error, unexpected '=', expecting ++ or --
# ** Error: C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
# Error in macro ./mips_run_msim_gate_systemverilog.do line 10
# C:/altera/12.1/modelsim_ase/win32aloem/vlog failed.
#     while executing
# "vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Test..."
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = x | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000100000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000100000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000100100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000100100 | ADR_esperado = 00000000000000000000000000100100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000101000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000101000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000001000000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000001000000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000001000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000001000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000001001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000001001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000101100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000101100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 150
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 150
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
do mips_run_msim_gate_systemverilog.do
# transcript on
# if {[file exists gate_work]} {
# 	vdel -lib gate_work -all
# }
# vlib gate_work
# vmap work gate_work
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+. {mips_6_1200mv_85c_slow.svo}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips
# 
# Top level modules:
# 	mips
# 
# vlog -sv -work work +incdir+C:/Users/thiag/OneDrive/햞ea\ de\ Trabalho/Mips_final/Testbench {C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv}
# Model Technology ModelSim ALTERA vlog 10.1b Compiler 2012.04 Apr 27 2012
# -- Compiling module mips_tb
# 
# Top level modules:
# 	mips_tb
# 
# vsim -t 1ps +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs="+acc"  mips_tb
# vsim +transport_int_delays +transport_path_delays -L altera_mf_ver -L altera_ver -L lpm_ver -L sgate_ver -L cycloneiv_hssi_ver -L cycloneiv_pcie_hip_ver -L cycloneiv_ver -L gate_work -L work -voptargs=\"+acc\" -t 1ps mips_tb 
# Loading sv_std.std
# Loading work.mips_tb
# Loading work.mips
# Loading altera_ver.dffeas
# Loading cycloneiv_ver.cycloneiv_lcell_comb
# Loading cycloneiv_ver.cycloneiv_io_obuf
# Loading cycloneiv_ver.cycloneiv_io_ibuf
# Loading cycloneiv_ver.cycloneiv_clkctrl
# Loading cycloneiv_ver.cycloneiv_mux41
# Loading cycloneiv_ver.cycloneiv_ena_reg
# Loading instances from mips_6_1200mv_85c_v_slow.sdo
# Loading altera_ver.PRIM_GDFF_LOW
# ** Warning: Design size of 2 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
# Loading timing data from mips_6_1200mv_85c_v_slow.sdo
# ** Note: (vsim-3587) SDF Backannotation Successfully Completed.
#    Time: 0 ps  Iteration: 0  Instance: /mips_tb File: C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = x | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000000 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000100000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000100000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000000100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000011 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000000100 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000100100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000100100 | ADR_esperado = 00000000000000000000000000100100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000110110 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 1 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001000 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001111 | WD_esperado = 00000000000000000000000000001111 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000001100 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000101000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000101000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010000 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000001000000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 1 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000001010000 | ADR_esperado = 00000000000000000000000001000000 | OK
# | MemWRITE = 1 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000001000000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000010100 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000001 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001101 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000000011000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000001001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000001001100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011000 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000000000 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000011100 | ADR_esperado = 00000000000000000000000001010000 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000001100 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000001100 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000001010100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 0 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000101100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
# | WD = 00000000000000000000000000000000 | WD_esperado = 00000000000000000000000000011011 | OK
# | ADR = 00000000000000000000000000100000 | ADR_esperado = 00000000000000000000000000101100 | OK
# | MemWRITE = 0 | MemWRITE_esp = 1 | OK
#         67 testes realizados com          0 erros
# Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 150
# Simulation Breakpoint: Break in Module mips_tb at C:/Users/thiag/OneDrive/햞ea de Trabalho/Mips_final/Testbench/mips_tb.sv line 150
# MACRO ./mips_run_msim_gate_systemverilog.do PAUSED at line 17
quit
