<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
@import url(../temp/style.css);
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\impl\gwsynthesis\ae350_demo.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\src\ae350_demo.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>E:\Gowin\Project_Contest\GOWIN-138K-AE350\FPGA_design\ae350_demo\src\ae350_demo.sdc</td>
</tr>
<tr>
<td class="label">Tool Version</td>
<td>V1.9.11.01 (64-bit)</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW5AST-LV138PG484AC1/I0</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW5AST-138</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>B</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Mon Apr  7 08:58:37 2025
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2025 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.855V 0C C2</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Slow 0.855V 0C C2</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>19434</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>27747</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>4</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">NO.</th>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>1</td>
<td>ae350_ddr_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>2</td>
<td>ae350_ahb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>3</td>
<td>ddr3_memory_clk</td>
<td>Base</td>
<td>3.333</td>
<td>300.030
<td>0.000</td>
<td>1.667</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2 </td>
</tr>
<tr>
<td>4</td>
<td>ddr3_clkin</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0 </td>
</tr>
<tr>
<td>5</td>
<td>ddr3_sysclk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT </td>
</tr>
<tr>
<td>6</td>
<td>flash_sysclk</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in u_RiscV_AE350_SOC_Top/n250_3 </td>
</tr>
<tr>
<td>7</td>
<td>clk50m</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>CLK </td>
</tr>
<tr>
<td>8</td>
<td>ae350_apb_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT3 </td>
</tr>
<tr>
<td>9</td>
<td>FLASH_SPI_CLK</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_iobuf/IO </td>
</tr>
<tr>
<td>10</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Generated</td>
<td>1.250</td>
<td>800.000
<td>0.000</td>
<td>0.625</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1 </td>
</tr>
<tr>
<td>11</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Generated</td>
<td>100.000</td>
<td>10.000
<td>0.000</td>
<td>50.000</td>
<td>CLK_ibuf/I</td>
<td>clk50m</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>ae350_ddr_clk</td>
<td>100.000(MHz)</td>
<td>143.303(MHz)</td>
<td>2</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>ae350_ahb_clk</td>
<td>100.000(MHz)</td>
<td>100.140(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>ddr3_memory_clk</td>
<td>300.030(MHz)</td>
<td>2338.897(MHz)</td>
<td>1</td>
<td>TOP</td>
</tr>
<tr>
<td>4</td>
<td>ddr3_clkin</td>
<td>50.000(MHz)</td>
<td>340.541(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>5</td>
<td>ddr3_sysclk</td>
<td>100.000(MHz)</td>
<td>144.409(MHz)</td>
<td>8</td>
<td>TOP</td>
</tr>
<tr>
<td>6</td>
<td>clk50m</td>
<td>50.000(MHz)</td>
<td>328.866(MHz)</td>
<td>5</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of flash_sysclk!</h4>
<h4>No timing paths to get frequency of ae350_apb_clk!</h4>
<h4>No timing paths to get frequency of FLASH_SPI_CLK!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk!</h4>
<h4>No timing paths to get frequency of u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ddr_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_ahb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_memory_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_clkin</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ddr3_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>flash_sysclk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk50m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>ae350_apb_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>FLASH_SPI_CLK</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>FLASH_SPI_CLK</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT1.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT4.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.014</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[2]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.955</td>
</tr>
<tr>
<td>2</td>
<td>0.058</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[0]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.916</td>
</tr>
<tr>
<td>3</td>
<td>0.134</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[30]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.802</td>
</tr>
<tr>
<td>4</td>
<td>0.142</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[4]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.849</td>
</tr>
<tr>
<td>5</td>
<td>0.173</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[24]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.811</td>
</tr>
<tr>
<td>6</td>
<td>0.221</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[18]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.796</td>
</tr>
<tr>
<td>7</td>
<td>0.275</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[31]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.707</td>
</tr>
<tr>
<td>8</td>
<td>0.322</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[17]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.695</td>
</tr>
<tr>
<td>9</td>
<td>0.335</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[23]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.625</td>
</tr>
<tr>
<td>10</td>
<td>0.354</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[25]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.634</td>
</tr>
<tr>
<td>11</td>
<td>0.361</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[20]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.639</td>
</tr>
<tr>
<td>12</td>
<td>0.375</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[19]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.551</td>
</tr>
<tr>
<td>13</td>
<td>0.375</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[8]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.593</td>
</tr>
<tr>
<td>14</td>
<td>0.394</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[11]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.624</td>
</tr>
<tr>
<td>15</td>
<td>0.396</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.021</td>
<td>9.376</td>
</tr>
<tr>
<td>16</td>
<td>0.403</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[7]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.038</td>
<td>9.594</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[12]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.493</td>
</tr>
<tr>
<td>18</td>
<td>0.488</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[15]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.533</td>
</tr>
<tr>
<td>19</td>
<td>0.492</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[21]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>0.037</td>
<td>9.456</td>
</tr>
<tr>
<td>20</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
<tr>
<td>21</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
<tr>
<td>22</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
<tr>
<td>23</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
<tr>
<td>24</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
<tr>
<td>25</td>
<td>0.508</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1/CE</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>10.000</td>
<td>-0.018</td>
<td>9.261</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.144</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_109_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[1]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.195</td>
</tr>
<tr>
<td>2</td>
<td>0.147</td>
<td>u_gw_ahb_ram_slave_1/din_6_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[6]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.198</td>
</tr>
<tr>
<td>3</td>
<td>0.147</td>
<td>u_gw_ahb_ram_slave_1/addr_6_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[10]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.198</td>
</tr>
<tr>
<td>4</td>
<td>0.196</td>
<td>u_gw_ahb_ram_slave_1/din_4_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[4]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>5</td>
<td>0.196</td>
<td>u_gw_ahb_ram_slave_1/addr_2_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[6]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.238</td>
</tr>
<tr>
<td>6</td>
<td>0.200</td>
<td>u_gw_ahb_ram_slave_1/addr_1_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[5]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.001</td>
<td>0.238</td>
</tr>
<tr>
<td>7</td>
<td>0.210</td>
<td>u_gw_ahb_ram_slave_1/din_0_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[0]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.261</td>
</tr>
<tr>
<td>8</td>
<td>0.212</td>
<td>u_gw_ahb_ram_slave_1/din_12_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[12]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.240</td>
</tr>
<tr>
<td>9</td>
<td>0.219</td>
<td>u_gw_ahb_ram_slave_1/din_3_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[3]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.261</td>
</tr>
<tr>
<td>10</td>
<td>0.219</td>
<td>u_gw_ahb_ram_slave_1/addr_4_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[8]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.005</td>
<td>0.261</td>
</tr>
<tr>
<td>11</td>
<td>0.226</td>
<td>u_gw_ahb_ram_slave_1/din_14_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[14]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>0.287</td>
</tr>
<tr>
<td>12</td>
<td>0.227</td>
<td>u_gw_ahb_ram_slave_1/din_15_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[15]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>0.288</td>
</tr>
<tr>
<td>13</td>
<td>0.229</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[8]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.266</td>
</tr>
<tr>
<td>14</td>
<td>0.241</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[2]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.284</td>
</tr>
<tr>
<td>15</td>
<td>0.248</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_84_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[12]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.299</td>
</tr>
<tr>
<td>16</td>
<td>0.252</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_9_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.299</td>
</tr>
<tr>
<td>17</td>
<td>0.253</td>
<td>u_gw_ahb_ram_slave_1/din_7_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[7]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.281</td>
</tr>
<tr>
<td>18</td>
<td>0.254</td>
<td>u_gw_ahb_ram_slave_1/din_1_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[1]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>0.009</td>
<td>0.282</td>
</tr>
<tr>
<td>19</td>
<td>0.256</td>
<td>u_gw_ahb_ram_slave_1/addr_0_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[4]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.303</td>
</tr>
<tr>
<td>20</td>
<td>0.262</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_2_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[2]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.010</td>
<td>0.309</td>
</tr>
<tr>
<td>21</td>
<td>0.265</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/ADA[5]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.006</td>
<td>0.308</td>
</tr>
<tr>
<td>22</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[14]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.307</td>
</tr>
<tr>
<td>23</td>
<td>0.270</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[13]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.307</td>
</tr>
<tr>
<td>24</td>
<td>0.273</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_76_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[4]</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.014</td>
<td>0.324</td>
</tr>
<tr>
<td>25</td>
<td>0.275</td>
<td>u_gw_ahb_ram_slave_1/din_9_s0/Q</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[9]</td>
<td>ae350_ahb_clk:[R]</td>
<td>ae350_ahb_clk:[R]</td>
<td>0.000</td>
<td>-0.024</td>
<td>0.336</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>3.367</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.317</td>
<td>1.886</td>
</tr>
<tr>
<td>2</td>
<td>3.604</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>1.449</td>
</tr>
<tr>
<td>3</td>
<td>3.604</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>1.449</td>
</tr>
<tr>
<td>4</td>
<td>3.604</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>1.449</td>
</tr>
<tr>
<td>5</td>
<td>3.604</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>1.449</td>
</tr>
<tr>
<td>6</td>
<td>3.604</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.331</td>
<td>1.449</td>
</tr>
<tr>
<td>7</td>
<td>3.606</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.329</td>
<td>1.445</td>
</tr>
<tr>
<td>8</td>
<td>3.606</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.329</td>
<td>1.445</td>
</tr>
<tr>
<td>9</td>
<td>3.854</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.322</td>
<td>1.190</td>
</tr>
<tr>
<td>10</td>
<td>3.855</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rptr_0_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.324</td>
<td>1.190</td>
</tr>
<tr>
<td>11</td>
<td>3.855</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.324</td>
<td>1.190</td>
</tr>
<tr>
<td>12</td>
<td>3.855</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.324</td>
<td>1.190</td>
</tr>
<tr>
<td>13</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.314</td>
<td>1.157</td>
</tr>
<tr>
<td>14</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.314</td>
<td>1.157</td>
</tr>
<tr>
<td>15</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>1.164</td>
</tr>
<tr>
<td>16</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>1.164</td>
</tr>
<tr>
<td>17</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_1_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>1.164</td>
</tr>
<tr>
<td>18</td>
<td>3.879</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.321</td>
<td>1.164</td>
</tr>
<tr>
<td>19</td>
<td>3.903</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.317</td>
<td>1.350</td>
</tr>
<tr>
<td>20</td>
<td>4.145</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/RESET</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.302</td>
<td>1.093</td>
</tr>
<tr>
<td>21</td>
<td>4.168</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.343</td>
<td>0.897</td>
</tr>
<tr>
<td>22</td>
<td>4.168</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_4_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.343</td>
<td>0.897</td>
</tr>
<tr>
<td>23</td>
<td>4.168</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_5_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.343</td>
<td>0.897</td>
</tr>
<tr>
<td>24</td>
<td>4.168</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_3_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.343</td>
<td>0.897</td>
</tr>
<tr>
<td>25</td>
<td>4.168</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_6_s0/CLEAR</td>
<td>ddr3_sysclk:[F]</td>
<td>ddr3_sysclk:[R]</td>
<td>5.000</td>
<td>-0.343</td>
<td>0.897</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.398</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_data_end_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.004</td>
<td>0.349</td>
</tr>
<tr>
<td>2</td>
<td>0.569</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_ahb_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>0.547</td>
</tr>
<tr>
<td>3</td>
<td>0.569</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_5_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>0.547</td>
</tr>
<tr>
<td>4</td>
<td>0.593</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.572</td>
</tr>
<tr>
<td>5</td>
<td>0.687</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/fifoRd_empty_s0/PRESET</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>0.670</td>
</tr>
<tr>
<td>6</td>
<td>0.687</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_1_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.036</td>
<td>0.670</td>
</tr>
<tr>
<td>7</td>
<td>0.698</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_0_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.672</td>
</tr>
<tr>
<td>8</td>
<td>0.698</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_3_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.672</td>
</tr>
<tr>
<td>9</td>
<td>0.698</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_4_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.672</td>
</tr>
<tr>
<td>10</td>
<td>0.698</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_2_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.672</td>
</tr>
<tr>
<td>11</td>
<td>0.699</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_2_s1/PRESET</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.034</td>
<td>0.680</td>
</tr>
<tr>
<td>12</td>
<td>0.699</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_3_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.034</td>
<td>0.680</td>
</tr>
<tr>
<td>13</td>
<td>0.699</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.034</td>
<td>0.680</td>
</tr>
<tr>
<td>14</td>
<td>0.782</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_end_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.009</td>
<td>0.738</td>
</tr>
<tr>
<td>15</td>
<td>0.803</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.028</td>
<td>0.778</td>
</tr>
<tr>
<td>16</td>
<td>0.804</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_5_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.027</td>
<td>0.778</td>
</tr>
<tr>
<td>17</td>
<td>0.805</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/LPDDR_BRUST_COUNT_1_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>0.784</td>
</tr>
<tr>
<td>18</td>
<td>0.805</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_7_s1/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.033</td>
<td>0.784</td>
</tr>
<tr>
<td>19</td>
<td>0.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_1_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>0.784</td>
</tr>
<tr>
<td>20</td>
<td>0.806</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_6_s3/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.031</td>
<td>0.784</td>
</tr>
<tr>
<td>21</td>
<td>0.809</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.788</td>
</tr>
<tr>
<td>22</td>
<td>0.809</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_cnt_0_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>-0.032</td>
<td>0.788</td>
</tr>
<tr>
<td>23</td>
<td>0.845</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.789</td>
</tr>
<tr>
<td>24</td>
<td>0.845</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.789</td>
</tr>
<tr>
<td>25</td>
<td>0.845</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
<td>ddr3_sysclk:[R]</td>
<td>ddr3_sysclk:[R]</td>
<td>0.000</td>
<td>0.003</td>
<td>0.789</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
<tr>
<td>2</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>3</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td>4</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>5</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td>6</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
<tr>
<td>7</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td>8</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td>9</td>
<td>2.843</td>
<td>3.705</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td>10</td>
<td>2.846</td>
<td>3.708</td>
<td>0.862</td>
<td>High Pulse Width</td>
<td>ddr3_sysclk</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.053</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.067</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.729</td>
<td>5.325</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C143[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s465/S0</td>
</tr>
<tr>
<td>8.931</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R68C143[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s465/O</td>
</tr>
<tr>
<td>8.931</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C143[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s450/I1</td>
</tr>
<tr>
<td>9.012</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C143[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s450/O</td>
</tr>
<tr>
<td>9.012</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R68C142[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s379/I0</td>
</tr>
<tr>
<td>9.093</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R68C142[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_317_G[6]_s379/O</td>
</tr>
<tr>
<td>10.107</td>
<td>1.014</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C125[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_254_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.566</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R57C125[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_254_G[0]_s2/F</td>
</tr>
<tr>
<td>10.704</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C124[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_254_G[0]_s0/I1</td>
</tr>
<tr>
<td>11.163</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C124[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_254_G[0]_s0/F</td>
</tr>
<tr>
<td>13.053</td>
<td>1.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.067</td>
<td>0.007</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.282, 12.878%; route: 8.367, 84.048%; tC2Q: 0.306, 3.074%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.058</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>13.014</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.072</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.900</td>
<td>5.496</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C143[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s465/S0</td>
</tr>
<tr>
<td>9.102</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R67C143[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s465/O</td>
</tr>
<tr>
<td>9.102</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C143[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s450/I1</td>
</tr>
<tr>
<td>9.183</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C143[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s450/O</td>
</tr>
<tr>
<td>9.183</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R67C142[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s379/I0</td>
</tr>
<tr>
<td>9.264</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R67C142[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_63_G[6]_s379/O</td>
</tr>
<tr>
<td>10.157</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C122[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_0_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.522</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C122[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_0_G[0]_s2/F</td>
</tr>
<tr>
<td>10.691</td>
<td>0.169</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C122[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_0_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.946</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R57C122[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_0_G[0]_s0/F</td>
</tr>
<tr>
<td>13.014</td>
<td>2.068</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.072</td>
<td>0.012</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.984, 9.923%; route: 8.626, 86.991%; tC2Q: 0.306, 3.086%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.134</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.900</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.034</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.380</td>
<td>4.976</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C141[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s465/S0</td>
</tr>
<tr>
<td>8.582</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C141[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s465/O</td>
</tr>
<tr>
<td>8.582</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C141[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s450/I1</td>
</tr>
<tr>
<td>8.663</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C141[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s450/O</td>
</tr>
<tr>
<td>8.663</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C140[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s379/I0</td>
</tr>
<tr>
<td>8.744</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C140[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3873_G[6]_s379/O</td>
</tr>
<tr>
<td>9.526</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C123[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3810_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.964</td>
<td>0.438</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C123[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3810_G[0]_s2/F</td>
</tr>
<tr>
<td>10.126</td>
<td>0.162</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3810_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.532</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R53C123[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3810_G[0]_s0/F</td>
</tr>
<tr>
<td>12.900</td>
<td>2.368</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[30]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.034</td>
<td>-0.026</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.208, 12.324%; route: 8.288, 84.554%; tC2Q: 0.306, 3.122%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.142</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.947</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.089</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>7.997</td>
<td>4.593</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C143[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s465/S0</td>
</tr>
<tr>
<td>8.199</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C143[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s465/O</td>
</tr>
<tr>
<td>8.199</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C143[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s450/I1</td>
</tr>
<tr>
<td>8.268</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C143[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s450/O</td>
</tr>
<tr>
<td>8.268</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R74C142[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s379/I0</td>
</tr>
<tr>
<td>8.337</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R74C142[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_571_G[6]_s379/O</td>
</tr>
<tr>
<td>9.693</td>
<td>1.356</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_508_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.099</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C121[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_508_G[0]_s2/F</td>
</tr>
<tr>
<td>10.101</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_508_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.555</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C121[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_508_G[0]_s0/F</td>
</tr>
<tr>
<td>12.947</td>
<td>2.392</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.089</td>
<td>0.029</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.200, 12.184%; route: 8.343, 84.709%; tC2Q: 0.306, 3.107%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.173</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.909</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.462</td>
<td>5.058</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C146[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s467/S0</td>
</tr>
<tr>
<td>8.664</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R76C146[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s467/O</td>
</tr>
<tr>
<td>8.664</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C146[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s451/I1</td>
</tr>
<tr>
<td>8.745</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R76C146[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s451/O</td>
</tr>
<tr>
<td>8.745</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R76C146[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s379/I1</td>
</tr>
<tr>
<td>8.826</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R76C146[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3111_G[6]_s379/O</td>
</tr>
<tr>
<td>9.710</td>
<td>0.884</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C129[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3048_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.075</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R62C129[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3048_G[0]_s2/F</td>
</tr>
<tr>
<td>10.213</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3048_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.651</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3048_G[0]_s0/F</td>
</tr>
<tr>
<td>12.909</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[24]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.082</td>
<td>0.022</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.167, 11.895%; route: 8.338, 84.986%; tC2Q: 0.306, 3.119%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.221</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.894</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.110</td>
<td>4.706</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R72C146[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s467/S0</td>
</tr>
<tr>
<td>8.312</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R72C146[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s467/O</td>
</tr>
<tr>
<td>8.312</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s451/I1</td>
</tr>
<tr>
<td>8.393</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C146[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s451/O</td>
</tr>
<tr>
<td>8.393</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R72C146[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s379/I1</td>
</tr>
<tr>
<td>8.474</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R72C146[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2349_G[6]_s379/O</td>
</tr>
<tr>
<td>9.729</td>
<td>1.255</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R61C121[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2286_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.135</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R61C121[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2286_G[0]_s2/F</td>
</tr>
<tr>
<td>10.137</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C121[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2286_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.575</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C121[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2286_G[0]_s0/F</td>
</tr>
<tr>
<td>12.894</td>
<td>2.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[18]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.115</td>
<td>0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.208, 12.332%; route: 8.282, 84.545%; tC2Q: 0.306, 3.124%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.805</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.080</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.670</td>
<td>5.266</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C143[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s465/S0</td>
</tr>
<tr>
<td>8.872</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R60C143[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s465/O</td>
</tr>
<tr>
<td>8.872</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C143[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s450/I1</td>
</tr>
<tr>
<td>8.953</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C143[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s450/O</td>
</tr>
<tr>
<td>8.953</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C142[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s379/I0</td>
</tr>
<tr>
<td>9.034</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C142[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_4000_G[6]_s379/O</td>
</tr>
<tr>
<td>9.816</td>
<td>0.782</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C126[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3937_G[0]_s2/I1</td>
</tr>
<tr>
<td>10.275</td>
<td>0.459</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R60C126[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3937_G[0]_s2/F</td>
</tr>
<tr>
<td>10.498</td>
<td>0.223</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C126[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3937_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.705</td>
<td>0.207</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R52C126[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3937_G[0]_s0/F</td>
</tr>
<tr>
<td>12.805</td>
<td>2.100</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[31]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.080</td>
<td>0.020</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.030, 10.611%; route: 8.371, 86.237%; tC2Q: 0.306, 3.152%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.115</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>7.999</td>
<td>4.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C141[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s467/S0</td>
</tr>
<tr>
<td>8.201</td>
<td>0.202</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C141[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s467/O</td>
</tr>
<tr>
<td>8.201</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C141[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s451/I1</td>
</tr>
<tr>
<td>8.270</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C141[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s451/O</td>
</tr>
<tr>
<td>8.270</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R76C141[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s379/I1</td>
</tr>
<tr>
<td>8.339</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R76C141[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2222_G[6]_s379/O</td>
</tr>
<tr>
<td>9.743</td>
<td>1.404</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C121[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2159_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.998</td>
<td>0.255</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R63C121[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2159_G[0]_s2/F</td>
</tr>
<tr>
<td>10.002</td>
<td>0.004</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2159_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.408</td>
<td>0.406</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R63C121[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2159_G[0]_s0/F</td>
</tr>
<tr>
<td>12.793</td>
<td>2.385</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[17]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.115</td>
<td>0.055</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.001, 10.325%; route: 8.388, 86.519%; tC2Q: 0.306, 3.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.335</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.057</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.968</td>
<td>3.565</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s528/I2</td>
</tr>
<tr>
<td>7.431</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s528/F</td>
</tr>
<tr>
<td>7.431</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s482/I0</td>
</tr>
<tr>
<td>7.550</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s482/O</td>
</tr>
<tr>
<td>7.550</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s459/I0</td>
</tr>
<tr>
<td>7.619</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C84[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s459/O</td>
</tr>
<tr>
<td>7.619</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s447/I1</td>
</tr>
<tr>
<td>7.688</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C84[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s447/O</td>
</tr>
<tr>
<td>7.688</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C84[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s377/I1</td>
</tr>
<tr>
<td>7.757</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C84[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2984_G[6]_s377/O</td>
</tr>
<tr>
<td>8.920</td>
<td>1.163</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C113[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2921_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.358</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C113[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2921_G[0]_s1/F</td>
</tr>
<tr>
<td>10.026</td>
<td>0.668</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C128[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2921_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.432</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C128[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2921_G[0]_s0/F</td>
</tr>
<tr>
<td>12.721</td>
<td>2.289</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[23]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.057</td>
<td>-0.003</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.634, 16.977%; route: 7.685, 79.844%; tC2Q: 0.306, 3.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.354</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.731</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.085</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.792</td>
<td>3.390</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s527/I2</td>
</tr>
<tr>
<td>7.255</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s527/F</td>
</tr>
<tr>
<td>7.255</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s481/I1</td>
</tr>
<tr>
<td>7.375</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s481/O</td>
</tr>
<tr>
<td>7.375</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s458/I1</td>
</tr>
<tr>
<td>7.444</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s458/O</td>
</tr>
<tr>
<td>7.444</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s447/I0</td>
</tr>
<tr>
<td>7.513</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s447/O</td>
</tr>
<tr>
<td>7.513</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C84[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s377/I1</td>
</tr>
<tr>
<td>7.582</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C84[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3238_G[6]_s377/O</td>
</tr>
<tr>
<td>8.721</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3175_G[0]_s1/I1</td>
</tr>
<tr>
<td>8.954</td>
<td>0.233</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3175_G[0]_s1/F</td>
</tr>
<tr>
<td>9.892</td>
<td>0.938</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3175_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.330</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_3175_G[0]_s0/F</td>
</tr>
<tr>
<td>12.731</td>
<td>2.401</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[25]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.085</td>
<td>0.025</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.461, 15.164%; route: 7.868, 81.660%; tC2Q: 0.306, 3.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.361</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.735</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.096</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.954</td>
<td>3.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s520/I2</td>
</tr>
<tr>
<td>7.417</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s520/F</td>
</tr>
<tr>
<td>7.417</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s478/I0</td>
</tr>
<tr>
<td>7.537</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s478/O</td>
</tr>
<tr>
<td>7.537</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s457/I0</td>
</tr>
<tr>
<td>7.606</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C85[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s457/O</td>
</tr>
<tr>
<td>7.606</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s446/I1</td>
</tr>
<tr>
<td>7.675</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C85[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s446/O</td>
</tr>
<tr>
<td>7.675</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C84[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s377/I0</td>
</tr>
<tr>
<td>7.744</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C84[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2603_G[6]_s377/O</td>
</tr>
<tr>
<td>8.898</td>
<td>1.154</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R63C112[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2540_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.357</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R63C112[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2540_G[0]_s1/F</td>
</tr>
<tr>
<td>10.223</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C129[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2540_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.686</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C129[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2540_G[0]_s0/F</td>
</tr>
<tr>
<td>12.735</td>
<td>2.049</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[20]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.096</td>
<td>0.036</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.712, 17.762%; route: 7.621, 79.063%; tC2Q: 0.306, 3.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.648</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.023</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.977</td>
<td>3.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s522/I2</td>
</tr>
<tr>
<td>7.440</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s522/F</td>
</tr>
<tr>
<td>7.440</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s479/I0</td>
</tr>
<tr>
<td>7.560</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s479/O</td>
</tr>
<tr>
<td>7.560</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s457/I1</td>
</tr>
<tr>
<td>7.629</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s457/O</td>
</tr>
<tr>
<td>7.629</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s446/I1</td>
</tr>
<tr>
<td>7.698</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s446/O</td>
</tr>
<tr>
<td>7.698</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C94[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s377/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C94[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2476_G[6]_s377/O</td>
</tr>
<tr>
<td>8.602</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C110[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2413_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.065</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C110[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2413_G[0]_s1/F</td>
</tr>
<tr>
<td>9.931</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2413_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.390</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R62C129[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2413_G[0]_s0/F</td>
</tr>
<tr>
<td>12.648</td>
<td>2.258</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[19]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.023</td>
<td>-0.037</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.712, 17.924%; route: 7.534, 78.872%; tC2Q: 0.306, 3.204%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.375</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.689</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.065</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.935</td>
<td>3.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s521/I2</td>
</tr>
<tr>
<td>7.398</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s521/F</td>
</tr>
<tr>
<td>7.398</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s478/I1</td>
</tr>
<tr>
<td>7.517</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s478/O</td>
</tr>
<tr>
<td>7.517</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s457/I0</td>
</tr>
<tr>
<td>7.586</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s457/O</td>
</tr>
<tr>
<td>7.586</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s446/I1</td>
</tr>
<tr>
<td>7.655</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C99[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s446/O</td>
</tr>
<tr>
<td>7.655</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C98[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s377/I0</td>
</tr>
<tr>
<td>7.724</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C98[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1079_G[6]_s377/O</td>
</tr>
<tr>
<td>8.583</td>
<td>0.859</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C113[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1016_G[0]_s1/I1</td>
</tr>
<tr>
<td>8.989</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R57C113[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1016_G[0]_s1/F</td>
</tr>
<tr>
<td>9.687</td>
<td>0.698</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1016_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.141</td>
<td>0.454</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R54C118[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1016_G[0]_s0/F</td>
</tr>
<tr>
<td>12.689</td>
<td>2.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.065</td>
<td>0.005</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.650, 17.200%; route: 7.637, 79.610%; tC2Q: 0.306, 3.190%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.394</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.722</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.116</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>517</td>
<td>R71C107[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_4_s0/Q</td>
</tr>
<tr>
<td>8.236</td>
<td>4.832</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C135[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s465/S0</td>
</tr>
<tr>
<td>8.438</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C135[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s465/O</td>
</tr>
<tr>
<td>8.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C135[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s450/I1</td>
</tr>
<tr>
<td>8.519</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C135[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s450/O</td>
</tr>
<tr>
<td>8.519</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C134[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s379/I0</td>
</tr>
<tr>
<td>8.600</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R59C134[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1460_G[6]_s379/O</td>
</tr>
<tr>
<td>9.442</td>
<td>0.842</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C118[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1397_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.807</td>
<td>0.365</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R59C118[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1397_G[0]_s2/F</td>
</tr>
<tr>
<td>9.965</td>
<td>0.158</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C119[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1397_G[0]_s0/I1</td>
</tr>
<tr>
<td>10.403</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C119[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1397_G[0]_s0/F</td>
</tr>
<tr>
<td>12.722</td>
<td>2.319</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.116</td>
<td>0.056</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.167, 12.126%; route: 8.151, 84.695%; tC2Q: 0.306, 3.180%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.396</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.436</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.832</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.436</td>
<td>0.613</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C95[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.081</td>
<td>3.081</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C95[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1/CLK</td>
</tr>
<tr>
<td>12.832</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R48C95[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.021</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.387%; route: 5.393, 57.521%; tC2Q: 0.759, 8.092%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.081, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.403</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.692</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.095</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.098</td>
<td>3.098</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C107[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0/CLK</td>
</tr>
<tr>
<td>3.404</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>260</td>
<td>R71C107[3][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_3_s0/Q</td>
</tr>
<tr>
<td>7.986</td>
<td>4.582</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C134[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_952_G[6]_s450/S0</td>
</tr>
<tr>
<td>8.188</td>
<td>0.202</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R51C134[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_952_G[6]_s450/O</td>
</tr>
<tr>
<td>8.188</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R51C133[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_952_G[6]_s379/I0</td>
</tr>
<tr>
<td>8.269</td>
<td>0.081</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R51C133[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_952_G[6]_s379/O</td>
</tr>
<tr>
<td>9.162</td>
<td>0.893</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C115[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_889_G[0]_s2/I1</td>
</tr>
<tr>
<td>9.417</td>
<td>0.255</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C115[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_889_G[0]_s2/F</td>
</tr>
<tr>
<td>9.542</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C114[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_889_G[0]_s0/I1</td>
</tr>
<tr>
<td>9.879</td>
<td>0.337</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R60C114[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_889_G[0]_s0/F</td>
</tr>
<tr>
<td>12.692</td>
<td>2.813</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.095</td>
<td>0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.038</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>4</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.098, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.875, 9.120%; route: 8.413, 87.690%; tC2Q: 0.306, 3.189%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.589</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.015</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.987</td>
<td>3.584</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s521/I2</td>
</tr>
<tr>
<td>7.450</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s521/F</td>
</tr>
<tr>
<td>7.450</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s478/I1</td>
</tr>
<tr>
<td>7.569</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s478/O</td>
</tr>
<tr>
<td>7.569</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s457/I0</td>
</tr>
<tr>
<td>7.638</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s457/O</td>
</tr>
<tr>
<td>7.638</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s446/I1</td>
</tr>
<tr>
<td>7.707</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C90[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s446/O</td>
</tr>
<tr>
<td>7.707</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R61C89[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s377/I0</td>
</tr>
<tr>
<td>7.776</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R61C89[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1587_G[6]_s377/O</td>
</tr>
<tr>
<td>8.659</td>
<td>0.883</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1524_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.118</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C109[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1524_G[0]_s1/F</td>
</tr>
<tr>
<td>9.953</td>
<td>0.835</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C124[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1524_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.391</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R58C124[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1524_G[0]_s0/F</td>
</tr>
<tr>
<td>12.589</td>
<td>2.198</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.015</td>
<td>-0.045</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.687, 17.771%; route: 7.500, 79.006%; tC2Q: 0.306, 3.223%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.488</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.630</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.118</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.932</td>
<td>3.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s528/I2</td>
</tr>
<tr>
<td>7.395</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s528/F</td>
</tr>
<tr>
<td>7.395</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s482/I0</td>
</tr>
<tr>
<td>7.515</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s482/O</td>
</tr>
<tr>
<td>7.515</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C84[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s459/I0</td>
</tr>
<tr>
<td>7.584</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C84[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s459/O</td>
</tr>
<tr>
<td>7.584</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s447/I1</td>
</tr>
<tr>
<td>7.653</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C84[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s447/O</td>
</tr>
<tr>
<td>7.653</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C84[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s377/I1</td>
</tr>
<tr>
<td>7.722</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C84[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1968_G[6]_s377/O</td>
</tr>
<tr>
<td>8.861</td>
<td>1.139</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1905_G[0]_s1/I1</td>
</tr>
<tr>
<td>9.299</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C113[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1905_G[0]_s1/F</td>
</tr>
<tr>
<td>9.919</td>
<td>0.620</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C120[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1905_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.256</td>
<td>0.337</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R59C120[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_1905_G[0]_s0/F</td>
</tr>
<tr>
<td>12.630</td>
<td>2.374</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.118</td>
<td>0.058</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.565, 16.416%; route: 7.662, 80.374%; tC2Q: 0.306, 3.210%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.492</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.552</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.044</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.097</td>
<td>3.097</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C123[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>3.403</td>
<td>0.306</td>
<td>tC2Q</td>
<td>RR</td>
<td>2055</td>
<td>R70C123[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/gray_rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>6.874</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s531/I2</td>
</tr>
<tr>
<td>7.337</td>
<td>0.463</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s531/F</td>
</tr>
<tr>
<td>7.337</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s483/I1</td>
</tr>
<tr>
<td>7.457</td>
<td>0.120</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s483/O</td>
</tr>
<tr>
<td>7.457</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s459/I1</td>
</tr>
<tr>
<td>7.526</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s459/O</td>
</tr>
<tr>
<td>7.526</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s447/I1</td>
</tr>
<tr>
<td>7.595</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s447/O</td>
</tr>
<tr>
<td>7.595</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C94[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s377/I1</td>
</tr>
<tr>
<td>7.664</td>
<td>0.069</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R67C94[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2730_G[6]_s377/O</td>
</tr>
<tr>
<td>8.530</td>
<td>0.866</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R66C108[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2667_G[0]_s1/I1</td>
</tr>
<tr>
<td>8.936</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R66C108[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2667_G[0]_s1/F</td>
</tr>
<tr>
<td>9.929</td>
<td>0.993</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2667_G[0]_s0/I0</td>
</tr>
<tr>
<td>10.367</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R59C128[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_fifo/u_spi_rxfifo/mem_RAMOUT_2667_G[0]_s0/F</td>
</tr>
<tr>
<td>12.552</td>
<td>2.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HRDATA[21]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>13.044</td>
<td>-0.016</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.037</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.097, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.634, 17.280%; route: 7.516, 79.483%; tC2Q: 0.306, 3.236%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_29_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_27_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_25_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_19_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_18_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.508</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>12.321</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.829</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>3.060</td>
<td>3.060</td>
<td>tNET</td>
<td>RR</td>
<td>249</td>
<td>R0C160</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/AHB_CLK</td>
</tr>
<tr>
<td>3.819</td>
<td>0.759</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R0C160</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_AE350_SOC/ROM_HADDR[4]</td>
</tr>
<tr>
<td>7.291</td>
<td>3.472</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/I0</td>
</tr>
<tr>
<td>7.767</td>
<td>0.476</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R48C92[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n23_s0/COUT</td>
</tr>
<tr>
<td>7.767</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>2</td>
<td>R48C92[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/CIN</td>
</tr>
<tr>
<td>7.807</td>
<td>0.040</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R48C92[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n24_s0/COUT</td>
</tr>
<tr>
<td>7.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/CIN</td>
</tr>
<tr>
<td>7.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n25_s0/COUT</td>
</tr>
<tr>
<td>7.847</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C92[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/CIN</td>
</tr>
<tr>
<td>7.887</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C92[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n26_s0/COUT</td>
</tr>
<tr>
<td>7.887</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/CIN</td>
</tr>
<tr>
<td>7.927</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n27_s0/COUT</td>
</tr>
<tr>
<td>7.927</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/CIN</td>
</tr>
<tr>
<td>7.967</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n28_s0/COUT</td>
</tr>
<tr>
<td>7.967</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/CIN</td>
</tr>
<tr>
<td>8.007</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n29_s0/COUT</td>
</tr>
<tr>
<td>8.007</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/CIN</td>
</tr>
<tr>
<td>8.047</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n30_s0/COUT</td>
</tr>
<tr>
<td>8.047</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/CIN</td>
</tr>
<tr>
<td>8.087</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n31_s0/COUT</td>
</tr>
<tr>
<td>8.087</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C93[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/CIN</td>
</tr>
<tr>
<td>8.127</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C93[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n32_s0/COUT</td>
</tr>
<tr>
<td>8.127</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/CIN</td>
</tr>
<tr>
<td>8.167</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n33_s0/COUT</td>
</tr>
<tr>
<td>8.167</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/CIN</td>
</tr>
<tr>
<td>8.207</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n34_s0/COUT</td>
</tr>
<tr>
<td>8.207</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/CIN</td>
</tr>
<tr>
<td>8.247</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n35_s0/COUT</td>
</tr>
<tr>
<td>8.247</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/CIN</td>
</tr>
<tr>
<td>8.287</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n36_s0/COUT</td>
</tr>
<tr>
<td>8.287</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/CIN</td>
</tr>
<tr>
<td>8.327</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n37_s0/COUT</td>
</tr>
<tr>
<td>8.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C94[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/CIN</td>
</tr>
<tr>
<td>8.367</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C94[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n38_s0/COUT</td>
</tr>
<tr>
<td>8.367</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/CIN</td>
</tr>
<tr>
<td>8.407</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n39_s0/COUT</td>
</tr>
<tr>
<td>8.407</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/CIN</td>
</tr>
<tr>
<td>8.447</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n40_s0/COUT</td>
</tr>
<tr>
<td>8.447</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/CIN</td>
</tr>
<tr>
<td>8.487</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n41_s0/COUT</td>
</tr>
<tr>
<td>8.487</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/CIN</td>
</tr>
<tr>
<td>8.527</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n42_s0/COUT</td>
</tr>
<tr>
<td>8.527</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/CIN</td>
</tr>
<tr>
<td>8.567</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n43_s0/COUT</td>
</tr>
<tr>
<td>8.567</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C95[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/CIN</td>
</tr>
<tr>
<td>8.607</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C95[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n44_s0/COUT</td>
</tr>
<tr>
<td>8.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/CIN</td>
</tr>
<tr>
<td>8.647</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n45_s0/COUT</td>
</tr>
<tr>
<td>8.647</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/CIN</td>
</tr>
<tr>
<td>8.687</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[0][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n46_s0/COUT</td>
</tr>
<tr>
<td>8.687</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/CIN</td>
</tr>
<tr>
<td>8.727</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n47_s0/COUT</td>
</tr>
<tr>
<td>8.727</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/CIN</td>
</tr>
<tr>
<td>8.767</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[1][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n48_s0/COUT</td>
</tr>
<tr>
<td>8.767</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/CIN</td>
</tr>
<tr>
<td>8.807</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R48C96[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n49_s0/COUT</td>
</tr>
<tr>
<td>8.807</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/CIN</td>
</tr>
<tr>
<td>8.847</td>
<td>0.040</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R48C96[2][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n50_s0/COUT</td>
</tr>
<tr>
<td>9.756</td>
<td>0.909</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/I2</td>
</tr>
<tr>
<td>10.121</td>
<td>0.365</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s5/F</td>
</tr>
<tr>
<td>10.242</td>
<td>0.121</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C96[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/I3</td>
</tr>
<tr>
<td>10.701</td>
<td>0.459</td>
<td>tINS</td>
<td>RR</td>
<td>2</td>
<td>R51C96[3][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/n476_s6/F</td>
</tr>
<tr>
<td>10.841</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/I3</td>
</tr>
<tr>
<td>11.279</td>
<td>0.438</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R51C95[3][B]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s4/F</td>
</tr>
<tr>
<td>11.417</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R51C94[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/I0</td>
</tr>
<tr>
<td>11.823</td>
<td>0.406</td>
<td>tINS</td>
<td>RR</td>
<td>30</td>
<td>R51C94[2][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_31_s3/F</td>
</tr>
<tr>
<td>12.321</td>
<td>0.498</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>13.078</td>
<td>3.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1/CLK</td>
</tr>
<tr>
<td>12.829</td>
<td>-0.249</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R49C96[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_flash_top/u_gwspiflash/u_spi_ahbif_ctrl/spi_addr_r_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.018</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>10</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.060, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 3.224, 34.814%; route: 5.278, 56.993%; tC2Q: 0.759, 8.193%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.078, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.144</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.716</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.572</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_109_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_109_s0/CLK</td>
</tr>
<tr>
<td>1.662</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C71[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_109_s0/Q</td>
</tr>
<tr>
<td>1.716</td>
<td>0.054</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.535</td>
<td>1.535</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
<tr>
<td>1.572</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.054, 27.692%; tC2Q: 0.141, 72.308%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.535, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C146[2][A]</td>
<td>u_gw_ahb_ram_slave_1/din_6_s0/CLK</td>
</tr>
<tr>
<td>1.655</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C146[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_6_s0/Q</td>
</tr>
<tr>
<td>1.712</td>
<td>0.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.057, 28.788%; tC2Q: 0.141, 71.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.147</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.712</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/addr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C146[1][A]</td>
<td>u_gw_ahb_ram_slave_1/addr_6_s0/CLK</td>
</tr>
<tr>
<td>1.655</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C146[1][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/addr_6_s0/Q</td>
</tr>
<tr>
<td>1.712</td>
<td>0.057</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.057, 28.788%; tC2Q: 0.141, 71.212%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[2][A]</td>
<td>u_gw_ahb_ram_slave_1/din_4_s0/CLK</td>
</tr>
<tr>
<td>1.664</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C146[2][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_4_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.196</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.761</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/addr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[0][B]</td>
<td>u_gw_ahb_ram_slave_1/addr_2_s0/CLK</td>
</tr>
<tr>
<td>1.664</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C146[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/addr_2_s0/Q</td>
</tr>
<tr>
<td>1.761</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[6]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.200</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.765</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/addr_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C147[2][B]</td>
<td>u_gw_ahb_ram_slave_1/addr_1_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C147[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/addr_1_s0/Q</td>
</tr>
<tr>
<td>1.765</td>
<td>0.097</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.001</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.097, 40.756%; tC2Q: 0.141, 59.244%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.210</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.775</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.514</td>
<td>1.514</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C146[2][B]</td>
<td>u_gw_ahb_ram_slave_1/din_0_s0/CLK</td>
</tr>
<tr>
<td>1.655</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C146[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_0_s0/Q</td>
</tr>
<tr>
<td>1.775</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.514, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.212</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.777</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.537</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C147[0][B]</td>
<td>u_gw_ahb_ram_slave_1/din_12_s0/CLK</td>
</tr>
<tr>
<td>1.681</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C147[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_12_s0/Q</td>
</tr>
<tr>
<td>1.777</td>
<td>0.096</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.096, 40.000%; tC2Q: 0.144, 60.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[3][A]</td>
<td>u_gw_ahb_ram_slave_1/din_3_s0/CLK</td>
</tr>
<tr>
<td>1.664</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C146[3][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_3_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[3]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.219</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.784</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/addr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C146[0][A]</td>
<td>u_gw_ahb_ram_slave_1/addr_4_s0/CLK</td>
</tr>
<tr>
<td>1.664</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R47C146[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/addr_4_s0/Q</td>
</tr>
<tr>
<td>1.784</td>
<td>0.120</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.005</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.120, 45.977%; tC2Q: 0.141, 54.023%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.226</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.791</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.504</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C149[0][A]</td>
<td>u_gw_ahb_ram_slave_1/din_14_s0/CLK</td>
</tr>
<tr>
<td>1.648</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C149[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_14_s0/Q</td>
</tr>
<tr>
<td>1.791</td>
<td>0.143</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.143, 49.826%; tC2Q: 0.144, 50.174%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.227</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.792</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_15_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.504</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C149[0][B]</td>
<td>u_gw_ahb_ram_slave_1/din_15_s0/CLK</td>
</tr>
<tr>
<td>1.648</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C149[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_15_s0/Q</td>
</tr>
<tr>
<td>1.792</td>
<td>0.144</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[15]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.144, 50.000%; tC2Q: 0.144, 50.000%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.229</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.794</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C53[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0/CLK</td>
</tr>
<tr>
<td>1.669</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C53[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_40_s0/Q</td>
</tr>
<tr>
<td>1.794</td>
<td>0.125</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.125, 46.992%; tC2Q: 0.141, 53.008%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.241</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.770</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.529</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.486</td>
<td>1.486</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R68C35[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0/CLK</td>
</tr>
<tr>
<td>1.630</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R68C35[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_50_s0/Q</td>
</tr>
<tr>
<td>1.770</td>
<td>0.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[6][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.492</td>
<td>1.492</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[6][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.529</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[6][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.486, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.140, 49.296%; tC2Q: 0.144, 50.704%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.492, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.248</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_84_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.517</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_84_s0/CLK</td>
</tr>
<tr>
<td>1.658</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C69[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_84_s0/Q</td>
</tr>
<tr>
<td>1.816</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[12]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.517, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.252</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.816</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.517</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C65[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_9_s0/CLK</td>
</tr>
<tr>
<td>1.658</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R49C65[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_9_s0/Q</td>
</tr>
<tr>
<td>1.816</td>
<td>0.158</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.517, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.158, 52.843%; tC2Q: 0.141, 47.157%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.253</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.818</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.537</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C147[1][B]</td>
<td>u_gw_ahb_ram_slave_1/din_7_s0/CLK</td>
</tr>
<tr>
<td>1.681</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C147[1][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_7_s0/Q</td>
</tr>
<tr>
<td>1.818</td>
<td>0.137</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[7]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.137, 48.754%; tC2Q: 0.144, 51.246%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.254</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.819</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.537</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C147[0][A]</td>
<td>u_gw_ahb_ram_slave_1/din_1_s0/CLK</td>
</tr>
<tr>
<td>1.681</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C147[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_1_s0/Q</td>
</tr>
<tr>
<td>1.819</td>
<td>0.138</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.138, 48.936%; tC2Q: 0.144, 51.064%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.821</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/addr_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.518</td>
<td>1.518</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C147[0][B]</td>
<td>u_gw_ahb_ram_slave_1/addr_0_s0/CLK</td>
</tr>
<tr>
<td>1.659</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>2</td>
<td>R48C147[0][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/addr_0_s0/Q</td>
</tr>
<tr>
<td>1.821</td>
<td>0.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/ADA[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.518, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.162, 53.465%; tC2Q: 0.141, 46.535%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.262</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.826</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.517</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C64[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_2_s0/CLK</td>
</tr>
<tr>
<td>1.658</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R48C64[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_2_s0/Q</td>
</tr>
<tr>
<td>1.826</td>
<td>0.168</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/DI[2]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[13]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.010</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.517, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.168, 54.369%; tC2Q: 0.141, 45.631%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.265</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.790</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.525</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.482</td>
<td>1.482</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R67C39[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.623</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>10</td>
<td>R67C39[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[1].fifo_ctrl/if_wbin_0_s0/Q</td>
</tr>
<tr>
<td>1.790</td>
<td>0.167</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[7]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/ADA[5]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.488</td>
<td>1.488</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[7]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.525</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[7]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[1].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.006</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.482, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.167, 54.221%; tC2Q: 0.141, 45.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.488, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C53[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0/CLK</td>
</tr>
<tr>
<td>1.669</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C53[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_46_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[14]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.270</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.835</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.564</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R71C53[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0/CLK</td>
</tr>
<tr>
<td>1.669</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R71C53[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_ddr_phy_data_io/iserdes_dq_45_s0/Q</td>
</tr>
<tr>
<td>1.835</td>
<td>0.166</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/DI[13]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.527</td>
<td>1.527</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s/CLKA</td>
</tr>
<tr>
<td>1.564</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[10][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.166, 54.072%; tC2Q: 0.141, 45.928%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.527, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.273</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.568</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_76_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.517</td>
<td>1.517</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R48C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_76_s0/CLK</td>
</tr>
<tr>
<td>1.661</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R48C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_buf_din_76_s0/Q</td>
</tr>
<tr>
<td>1.841</td>
<td>0.180</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/DI[4]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.531</td>
<td>1.531</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s/CLKA</td>
</tr>
<tr>
<td>1.568</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.014</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.517, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.180, 55.556%; tC2Q: 0.144, 44.444%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.531, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.275</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.840</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.565</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/din_9_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.504</td>
<td>1.504</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C149[2][B]</td>
<td>u_gw_ahb_ram_slave_1/din_9_s0/CLK</td>
</tr>
<tr>
<td>1.648</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R45C149[2][B]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/din_9_s0/Q</td>
</tr>
<tr>
<td>1.840</td>
<td>0.192</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/DIA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>1.528</td>
<td>1.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0/CLKA</td>
</tr>
<tr>
<td>1.565</td>
<td>0.037</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[31][A]</td>
<td>u_gw_ahb_ram_slave_1/u_Gowin_DPB/dpb_inst_0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.024</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.504, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.192, 57.143%; tC2Q: 0.144, 42.857%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.528, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.367</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.729</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.729</td>
<td>1.532</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>BSRAM_R46[12][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[12][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
<tr>
<td>13.097</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[12][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.532, 81.230%; tC2Q: 0.354, 18.770%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.161, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.293</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C68[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 75.569%; tC2Q: 0.354, 24.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.293</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C68[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C68[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 75.569%; tC2Q: 0.354, 24.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.293</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C68[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C68[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 75.569%; tC2Q: 0.354, 24.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.293</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C68[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_2_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 75.569%; tC2Q: 0.354, 24.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.604</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.293</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.897</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.293</td>
<td>1.095</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C68[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.175</td>
<td>3.175</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C68[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.897</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C68[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.331</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.095, 75.569%; tC2Q: 0.354, 24.431%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.175, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.288</td>
<td>1.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C68[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.173</td>
<td>3.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.895</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 75.502%; tC2Q: 0.354, 24.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.173, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.606</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.288</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.895</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.288</td>
<td>1.091</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C68[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.173</td>
<td>3.173</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.895</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.091, 75.502%; tC2Q: 0.354, 24.498%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.173, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.854</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.033</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.034</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R60C69[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.165</td>
<td>3.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_5_s0/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R60C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.322</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 70.252%; tC2Q: 0.354, 29.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.165, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.034</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C69[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rptr_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.167</td>
<td>3.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rptr_0_s0/CLK</td>
</tr>
<tr>
<td>12.889</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rptr_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 70.252%; tC2Q: 0.354, 29.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.167, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.034</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C69[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.167</td>
<td>3.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.889</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 70.252%; tC2Q: 0.354, 29.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.167, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.855</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.889</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.034</td>
<td>0.836</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R59C69[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.167</td>
<td>3.167</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C69[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_6_s0/CLK</td>
</tr>
<tr>
<td>12.889</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R59C69[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.324</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.836, 70.252%; tC2Q: 0.354, 29.748%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.167, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.000</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C69[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.157</td>
<td>3.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_1_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 69.404%; tC2Q: 0.354, 30.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.157, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.000</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.879</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.000</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C69[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.157</td>
<td>3.157</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_2_s0/CLK</td>
</tr>
<tr>
<td>12.879</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/rbin_num_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.314</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.803, 69.404%; tC2Q: 0.354, 30.596%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.157, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.007</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C68[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.165</td>
<td>3.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C68[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 69.588%; tC2Q: 0.354, 30.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.165, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.007</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C68[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.165</td>
<td>3.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C68[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq2_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 69.588%; tC2Q: 0.354, 30.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.165, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.007</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C68[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.165</td>
<td>3.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_1_s0/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C68[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 69.588%; tC2Q: 0.354, 30.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.165, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.879</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.007</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.887</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.007</td>
<td>0.810</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R62C68[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.165</td>
<td>3.165</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R62C68[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.887</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R62C68[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.rq1_wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.321</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.810, 69.588%; tC2Q: 0.354, 30.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.165, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.903</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.194</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.097</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>9.194</td>
<td>0.996</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>BSRAM_R46[15]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
<tr>
<td>13.097</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R46[15]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.317</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.996, 73.778%; tC2Q: 0.354, 26.222%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.161, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.145</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.937</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>13.082</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.844</td>
<td>2.843</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R57C66[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/CLK</td>
</tr>
<tr>
<td>8.198</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>36</td>
<td>R57C66[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/reset_r_1_s0/Q</td>
</tr>
<tr>
<td>8.937</td>
<td>0.739</td>
<td>tNET</td>
<td>FF</td>
<td>18</td>
<td>BSRAM_R64[14][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/RESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.146</td>
<td>3.146</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_3_s/CLKB</td>
</tr>
<tr>
<td>13.082</td>
<td>-0.064</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>BSRAM_R64[14][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.302</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.843, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.739, 67.612%; tC2Q: 0.354, 32.388%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.146, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.797</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.151</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>29</td>
<td>R48C70[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>8.694</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C69[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.140</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C69[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.862</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C69[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.797, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 60.535%; tC2Q: 0.354, 39.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.797</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.151</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>29</td>
<td>R48C70[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>8.694</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C69[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_4_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.140</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C69[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_4_s0/CLK</td>
</tr>
<tr>
<td>12.862</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C69[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_4_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.797, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 60.535%; tC2Q: 0.354, 39.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.797</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.151</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>29</td>
<td>R48C70[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>8.694</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C69[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_5_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.140</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_5_s0/CLK</td>
</tr>
<tr>
<td>12.862</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C69[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wptr_5_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.797, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 60.535%; tC2Q: 0.354, 39.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.797</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.151</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>29</td>
<td>R48C70[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>8.694</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C69[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.140</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_3_s0/CLK</td>
</tr>
<tr>
<td>12.862</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C69[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.797, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 60.535%; tC2Q: 0.354, 39.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>4.168</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.694</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>12.862</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>7.797</td>
<td>2.797</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R48C70[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/CLK</td>
</tr>
<tr>
<td>8.151</td>
<td>0.354</td>
<td>tC2Q</td>
<td>FF</td>
<td>29</td>
<td>R48C70[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/reset_w_1_s0/Q</td>
</tr>
<tr>
<td>8.694</td>
<td>0.543</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C69[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_6_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>13.140</td>
<td>3.140</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C69[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_6_s0/CLK</td>
</tr>
<tr>
<td>12.862</td>
<td>-0.278</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R47C69[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_lane_5/u_rd_fifo/fifo_inst/Small.wq2_rptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.343</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>5.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.797, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.543, 60.535%; tC2Q: 0.354, 39.465%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 3.140, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.398</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.472</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_data_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>1.870</td>
<td>0.205</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C64[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_data_end_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.525</td>
<td>1.525</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R50C64[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_data_end_s0/CLK</td>
</tr>
<tr>
<td>1.472</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R50C64[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_data_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.004</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.205, 58.739%; tC2Q: 0.144, 41.261%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.525, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_ahb_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.068</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_ahb_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_ahb_s1/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C67[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_ahb_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 73.675%; tC2Q: 0.144, 26.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.569</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.068</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.068</td>
<td>0.403</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C67[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_5_s1/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C67[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/rd_valid_p_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.403, 73.675%; tC2Q: 0.144, 26.325%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.093</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.093</td>
<td>0.428</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C70[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C70[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.428, 74.825%; tC2Q: 0.144, 25.175%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/fifoRd_empty_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.191</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C71[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/fifoRd_empty_s0/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.557</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C71[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/fifoRd_empty_s0/CLK</td>
</tr>
<tr>
<td>1.504</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C71[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/fifoRd_empty_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.526, 78.507%; tC2Q: 0.144, 21.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.557, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.687</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.191</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.504</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.191</td>
<td>0.526</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C71[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.557</td>
<td>1.557</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C71[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_1_s0/CLK</td>
</tr>
<tr>
<td>1.504</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C71[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.036</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.526, 78.507%; tC2Q: 0.144, 21.493%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.557, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_0_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_0_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_0_s3/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C70[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_0_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.528, 78.571%; tC2Q: 0.144, 21.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_3_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_3_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_3_s3/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C70[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_3_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.528, 78.571%; tC2Q: 0.144, 21.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_4_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_4_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_4_s3/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C70[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_4_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.528, 78.571%; tC2Q: 0.144, 21.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.698</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.193</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.193</td>
<td>0.528</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C70[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_2_s1/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C70[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.528, 78.571%; tC2Q: 0.144, 21.429%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_2_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.555</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_2_s1/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 78.824%; tC2Q: 0.144, 21.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.555</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_3_s1/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C71[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lane_num_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 78.824%; tC2Q: 0.144, 21.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.699</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.201</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.502</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.201</td>
<td>0.536</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[1][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.555</td>
<td>1.555</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R58C71[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0/CLK</td>
</tr>
<tr>
<td>1.502</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R58C71[1][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/c_status_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.034</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.536, 78.824%; tC2Q: 0.144, 21.176%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.555, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.782</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.259</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.259</td>
<td>0.594</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C72[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_end_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R52C72[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_end_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R52C72[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_data_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.009</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.594, 80.488%; tC2Q: 0.144, 19.512%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.803</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.497</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C72[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.549</td>
<td>1.549</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C72[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_s0/CLK</td>
</tr>
<tr>
<td>1.497</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C72[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.028</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 81.491%; tC2Q: 0.144, 18.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.549, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.804</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.299</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.495</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_5_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.299</td>
<td>0.634</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C72[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_5_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.548</td>
<td>1.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C72[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_5_s3/CLK</td>
</tr>
<tr>
<td>1.495</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C72[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_5_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.027</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.634, 81.491%; tC2Q: 0.144, 18.509%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.548, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/LPDDR_BRUST_COUNT_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C71[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/LPDDR_BRUST_COUNT_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.554</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/LPDDR_BRUST_COUNT_1_s1/CLK</td>
</tr>
<tr>
<td>1.501</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C71[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/LPDDR_BRUST_COUNT_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.640, 81.633%; tC2Q: 0.144, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.554, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.805</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.501</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C71[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.554</td>
<td>1.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R59C71[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_7_s1/CLK</td>
</tr>
<tr>
<td>1.501</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R59C71[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.033</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.640, 81.633%; tC2Q: 0.144, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.554, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_1_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[2][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_1_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_1_s3/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C71[2][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_1_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.640, 81.633%; tC2Q: 0.144, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.806</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.305</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.499</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_6_s3</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.305</td>
<td>0.640</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[2][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_6_s3/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.552</td>
<td>1.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R60C71[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_6_s3/CLK</td>
</tr>
<tr>
<td>1.499</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R60C71[2][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_ready_cnt_6_s3</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.031</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.640, 81.633%; tC2Q: 0.144, 18.367%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.552, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C72[3][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C72[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C72[3][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/ahb_end_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 81.726%; tC2Q: 0.144, 18.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.809</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.500</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_cnt_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.521</td>
<td>1.521</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R49C66[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/CLK</td>
</tr>
<tr>
<td>1.665</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>122</td>
<td>R49C66[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/lpddr_rst_n_s0/Q</td>
</tr>
<tr>
<td>2.309</td>
<td>0.644</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C72[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_cnt_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.553</td>
<td>1.553</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R57C72[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_cnt_0_s0/CLK</td>
</tr>
<tr>
<td>1.500</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R57C72[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_cnt_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.032</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.521, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.644, 81.726%; tC2Q: 0.144, 18.274%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.553, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.533</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.126</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C52[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C50[1][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.533, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.953%; route: 0.385, 48.796%; tC2Q: 0.144, 18.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.533</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.126</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C52[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C50[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.533, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.953%; route: 0.385, 48.796%; tC2Q: 0.144, 18.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.845</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>2.322</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.477</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>ddr3_sysclk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.533</td>
<td>1.533</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/CLK</td>
</tr>
<tr>
<td>1.677</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R69C55[0][A]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_eye_calib_rmove_mod/if_fifo_rst_s0/Q</td>
</tr>
<tr>
<td>1.866</td>
<td>0.189</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R69C52[0][A]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/I1</td>
</tr>
<tr>
<td>2.126</td>
<td>0.260</td>
<td>tINS</td>
<td>RR</td>
<td>40</td>
<td>R69C52[0][A]</td>
<td style=" background: #97FFFF;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/u_ddr_phy_reset_gen/if_wrreset_Z_s/F</td>
</tr>
<tr>
<td>2.322</td>
<td>0.196</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[0][B]</td>
<td style=" font-weight:bold;">u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>3707</td>
<td>LEFTSIDE[4]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>1.530</td>
<td>1.530</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R70C50[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0/CLK</td>
</tr>
<tr>
<td>1.477</td>
<td>-0.053</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R70C50[0][B]</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/fifo_ctrl_gen[0].fifo_ctrl/if_rbin_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.003</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.533, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.260, 32.953%; route: 0.385, 48.796%; tC2Q: 0.144, 18.251%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.530, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/mem0_mem0_0_0_s/CLKA</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/mem_mem_0_3_s/CLKA</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_gwmc_top/gw_wr_data0/wr_fifo/gowin_add_SDPX9B_mem_mem_0_2_s/CLKA</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/u_ddr_phy_wds/data_lane_gen[0].u_ddr_phy_data_lane/u_in_fifo/gowin_add_SDPB_mem0_mem0_0_0_s/CLKB</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_1_s/CLKB</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.843</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.705</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_3_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.161</td>
<td>3.161</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_3_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.866</td>
<td>1.866</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/gowin_add_SDPX9B_Big.mem_Big.mem_0_3_s/CLKB</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>2.846</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>3.708</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>0.862</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>High Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_2_s</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>3.153</td>
<td>3.153</td>
<td>tNET</td>
<td>RR</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKB</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>ddr3_sysclk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT</td>
</tr>
<tr>
<td>6.862</td>
<td>1.862</td>
<td>tNET</td>
<td>FF</td>
<td>u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/wr_lane_4/u_wr_fifo/fifo_inst/Big.mem_Big.mem_0_2_s/CLKB</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>4399</td>
<td>EXTS_HCLK</td>
<td>0.014</td>
<td>3.241</td>
</tr>
<tr>
<td>3707</td>
<td>ddr_clk</td>
<td>3.075</td>
<td>3.188</td>
</tr>
<tr>
<td>2055</td>
<td>gray_rd_ptr[6]</td>
<td>0.651</td>
<td>3.223</td>
</tr>
<tr>
<td>2055</td>
<td>gray_rd_ptr[7]</td>
<td>0.335</td>
<td>3.613</td>
</tr>
<tr>
<td>1029</td>
<td>gray_rd_ptr[5]</td>
<td>1.184</td>
<td>3.042</td>
</tr>
<tr>
<td>517</td>
<td>gray_rd_ptr[4]</td>
<td>0.014</td>
<td>5.496</td>
</tr>
<tr>
<td>260</td>
<td>gray_rd_ptr[3]</td>
<td>0.403</td>
<td>4.769</td>
</tr>
<tr>
<td>212</td>
<td>DDR_CLK</td>
<td>3.022</td>
<td>3.188</td>
</tr>
<tr>
<td>193</td>
<td>eye_calib_start_rr</td>
<td>5.905</td>
<td>3.238</td>
</tr>
<tr>
<td>189</td>
<td>ddr_init_internal_rr</td>
<td>6.521</td>
<td>2.639</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R49C95</td>
<td>69.44%</td>
</tr>
<tr>
<td>R1C177</td>
<td>68.06%</td>
</tr>
<tr>
<td>R52C70</td>
<td>68.06%</td>
</tr>
<tr>
<td>R52C135</td>
<td>68.06%</td>
</tr>
<tr>
<td>R59C115</td>
<td>68.06%</td>
</tr>
<tr>
<td>R51C87</td>
<td>66.67%</td>
</tr>
<tr>
<td>R1C176</td>
<td>66.67%</td>
</tr>
<tr>
<td>R61C131</td>
<td>66.67%</td>
</tr>
<tr>
<td>R60C133</td>
<td>66.67%</td>
</tr>
<tr>
<td>R53C111</td>
<td>65.28%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_0_s0/Q}]  -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>38.977</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.885</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-17.092</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/rv_state_reg_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_0_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.537</td>
<td>1.537</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R45C143[0][A]</td>
<td>u_gw_ahb_ram_slave_1/rv_state_reg_0_s0/CLK</td>
</tr>
<tr>
<td>21.678</td>
<td>0.141</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R45C143[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/rv_state_reg_0_s0/Q</td>
</tr>
<tr>
<td>21.885</td>
<td>0.207</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R47C143[0][B]</td>
<td style=" font-weight:bold;">u_key_wr_ram_test/rv_state_reg[0]_0_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-20.000</td>
<td>-20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50m</td>
</tr>
<tr>
<td>-20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>-19.413</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>IOB104[B]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>-17.152</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][B]</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_0_s0/CLK</td>
</tr>
<tr>
<td>-17.117</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_key_wr_ram_test/rv_state_reg[0]_0_s0</td>
</tr>
<tr>
<td>-17.092</td>
<td>0.025</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C143[0][B]</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_0_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.311</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.537, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.207, 59.483%; tC2Q: 0.141, 40.517%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 20.610%; route: 2.261, 79.390%</td>
</tr>
</table>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_1_s0/Q}]  -hold -end 2</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>39.010</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>21.906</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>-17.104</td>
</tr>
<tr>
<td class="label">From</td>
<td>u_gw_ahb_ram_slave_1/rv_state_reg_1_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_1_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>ae350_ahb_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk50m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>20.000</td>
<td>20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>ae350_ahb_clk</td>
</tr>
<tr>
<td>20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>4399</td>
<td>PLL_R[0]</td>
<td>u_Gowin_PLL_AE350/PLL_inst/CLKOUT2</td>
</tr>
<tr>
<td>21.523</td>
<td>1.523</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C144[0][A]</td>
<td>u_gw_ahb_ram_slave_1/rv_state_reg_1_s0/CLK</td>
</tr>
<tr>
<td>21.667</td>
<td>0.144</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R47C144[0][A]</td>
<td style=" font-weight:bold;">u_gw_ahb_ram_slave_1/rv_state_reg_1_s0/Q</td>
</tr>
<tr>
<td>21.906</td>
<td>0.239</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td style=" font-weight:bold;">u_key_wr_ram_test/rv_state_reg[0]_1_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>-20.000</td>
<td>-20.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>-20.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk50m</td>
</tr>
<tr>
<td>-20.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOB104[B]</td>
<td>CLK_ibuf/I</td>
</tr>
<tr>
<td>-19.413</td>
<td>0.587</td>
<td>tINS</td>
<td>RR</td>
<td>96</td>
<td>IOB104[B]</td>
<td>CLK_ibuf/O</td>
</tr>
<tr>
<td>-17.152</td>
<td>2.261</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_1_s0/CLK</td>
</tr>
<tr>
<td>-17.117</td>
<td>0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>u_key_wr_ram_test/rv_state_reg[0]_1_s0</td>
</tr>
<tr>
<td>-17.104</td>
<td>0.013</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R47C143[0][A]</td>
<td>u_key_wr_ram_test/rv_state_reg[0]_1_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.325</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>-40.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.523, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.239, 62.402%; tC2Q: 0.144, 37.598%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.587, 20.610%; route: 2.261, 79.390%</td>
</tr>
</table>


<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>

<h4>Timing Path Constraint[1]: set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_0_s0/Q}]  -hold -end 2</h4>
<h4>No timing paths to report!</h4>



<h4>Timing Path Constraint[2]: set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_1_s0/Q}]  -hold -end 2</h4>
<h4>No timing paths to report!</h4>


<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ddr_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_ahb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_memory_clk -period 3.333 -waveform {0 1.667} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT2}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_clkin -period 20 -waveform {0 10} [get_pins {u_Gowin_PLL_DDR3/PLL_inst/CLKOUT0}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ddr3_sysclk -period 10 -waveform {0 5} [get_pins {u_RiscV_AE350_SOC_Top/u_RiscV_AE350_SOC/u_riscv_ae350_ddr3_top/u_ddr3_memory_ahb_top/u_ddr3/gw3_top/u_ddr_phy_top/fclkdiv/CLKOUT}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name flash_sysclk -period 20 -waveform {0 10} [get_nets {u_RiscV_AE350_SOC_Top/FLASH_SPI_CLK_in}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clk50m -period 20 -waveform {0 10} [get_ports {CLK}]</td>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name ae350_apb_clk -period 10 -waveform {0 5} [get_pins {u_Gowin_PLL_AE350/PLL_inst/CLKOUT3}]</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_0_s0/Q}]  -hold -end 2</td>
</tr>
<tr>
<td>TC_MULTICYCLE</td>
<td>Actived</td>
<td>set_multicycle_path -from [get_pins {u_gw_ahb_ram_slave_1/rv_state_reg_1_s0/Q}]  -hold -end 2</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {flash_sysclk}] -group [get_clocks {ae350_ahb_clk}] -group [get_clocks {ae350_apb_clk}] -group [get_clocks {ae350_ddr_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_clkin}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -asynchronous -group [get_clocks {ddr3_sysclk}] -group [get_clocks {ddr3_memory_clk}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {ddr3_memory_clk}] -group [get_clocks {ddr3_clkin}]</td>
</tr>
<tr>
<td>TC_CLOCK_GROUP</td>
<td>Actived</td>
<td>set_clock_groups -exclusive -group [get_clocks {clk50m}] -group [get_clocks {ddr3_sysclk}]</td>
</tr>
<tr>
<td>TC_OPERATING_CONDITIONS</td>
<td>Actived</td>
<td>set_operating_conditions -grade c -model slow -speed 2 -setup -hold</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
