Vivado Simulator v2024.1
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
Running: /home/mimos1/tools/xilinx/Vivado/2024.1/bin/unwrapped/lnx64.o/xelab --incr --debug typical --relax --mt 8 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot downsampler_TB_behav xil_defaultlib.downsampler_TB xil_defaultlib.glbl -log elaborate.log 
Using 8 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
WARNING: [VRFC 10-5021] port 's_axis_tlast' is not connected on this instance [/home/mimos1/projects/practice_files/test_sampler/test_sampler.srcs/sim_1/new/test_sampler_tb.v:66]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.downsampler_core1
Compiling module xil_defaultlib.downsampler_TB
Compiling module xil_defaultlib.glbl
Built simulation snapshot downsampler_TB_behav
