0.7
2020.2
May 22 2025
00:13:55
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.sim/sim_1/behav/xsim/glbl.v,1741209010,verilog,,,,glbl,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/IP_Package.vhd,1767880385,vhdl,C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_Block.vhd,,,ip_package,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/PWM_Block.vhd,1768123645,vhdl,,,,pwm,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Reading_Interface.vhd,1768657791,vhdl,,,,read_if,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/TB_IP_Connection.v,1768485712,verilog,,,,TB_IP_Connection,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/TestBench.vhd,1768402595,vhdl,,,,testbench,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_Block.vhd,1768822881,vhdl,,,,timer,,,,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Timer_PWM_IP.v,1768823259,verilog,,C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/TB_IP_Connection.v,,Timer_PWM_IP,,,../../../../../../../../Xilinx/2025.1/Vivado/data/rsb/busdef,,,,,
C:/Portfolio/Conception SoC/Vivado_proj/Timer_IP_Design/Timer_IP_Design.srcs/sources_1/new/Writing_Interface.vhd,1768658087,vhdl,,,,write_if,,,,,,,,
