
---------- Begin Simulation Statistics ----------
simSeconds                                   0.056700                       # Number of seconds simulated (Second)
simTicks                                  56700100000                       # Number of ticks simulated (Tick)
finalTick                                 56700100000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                    291.22                       # Real time elapsed on the host (Second)
hostTickRate                                194701252                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     701056                       # Number of bytes of host memory used (Byte)
simInsts                                     48413712                       # Number of instructions simulated (Count)
simOps                                       86500844                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   166247                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     297033                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         56700101                       # Number of cpu cycles simulated (Cycle)
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        97829039                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                   917794                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       95064403                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   8990                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined             12245983                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined          14506944                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 128                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            56598551                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               1.679626                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              2.033179                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  25003426     44.18%     44.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   9573421     16.91%     61.09% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   5499144      9.72%     70.81% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   4777317      8.44%     79.25% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                   3373385      5.96%     85.21% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                   4807992      8.49%     93.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                   2534401      4.48%     98.18% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                    814883      1.44%     99.62% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                    214582      0.38%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              56598551                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                   81612     25.15%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      3      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     25.15% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     43      0.01%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     25.17% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                   1014      0.31%     25.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                    12      0.00%     25.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     25.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     25.48% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                   12      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     25.49% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                 169124     52.12%     77.61% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                 72243     22.27%     99.88% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead               165      0.05%     99.93% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              233      0.07%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass      1595256      1.68%      1.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu      55155300     58.02%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult         1934      0.00%     59.70% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         37373      0.04%     59.74% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd      2104485      2.21%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     61.95% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt       262446      0.28%     62.23% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult       262144      0.28%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     62.50% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         7021      0.01%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     62.51% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu       275606      0.29%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     62.80% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        14847      0.02%     62.82% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc       406517      0.43%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.24% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1064      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.25% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd       655369      0.69%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.93% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt       393274      0.41%     64.35% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv       131078      0.14%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     64.49% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult       458757      0.48%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     64.97% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead     19414849     20.42%     85.39% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      9726489     10.23%     95.62% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead      2706264      2.85%     98.47% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite      1454330      1.53%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       95064403                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         1.676618                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                              324461                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.003413                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                226426705                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites               100636219                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        84080468                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                  20634103                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                 10359575                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses         10313061                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    83475877                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                     10317731                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.idleCycles                               0                       # Number of cycles IEW is idle (Cycle)
system.cpu.squashCycles                        149875                       # Number of cycles IEW is squashing (Cycle)
system.cpu.blockCycles                        1919957                       # Number of cycles IEW is blocking (Cycle)
system.cpu.unblockCycles                        32077                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.dispatchedInsts                   98746833                       # Number of instructions dispatched to IQ (Count)
system.cpu.dispSquashedInsts                      572                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.dispLoadInsts                     22859939                       # Number of dispatched load instructions (Count)
system.cpu.dispStoreInsts                    11541389                       # Number of dispatched store instructions (Count)
system.cpu.dispNonSpecInsts                    917792                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iqFullEvents                         10591                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.lsqFullEvents                        16852                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.memOrderViolationEvents               3062                       # Number of memory order violations (Count)
system.cpu.predictedTakenIncorrect              72661                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.predictedNotTakenIncorrect           76035                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.branchMispredicts                   148696                       # Number of branch mispredicts detected at execute (Count)
system.cpu.numInsts                          94627049                       # Number of executed instructions (Count)
system.cpu.numLoadInsts                      22024379                       # Number of load instructions executed (Count)
system.cpu.numSquashedInsts                    437354                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.numNop                                   0                       # Number of nop insts executed (Count)
system.cpu.numRefs                           33067917                       # Number of memory reference insts executed (Count)
system.cpu.numBranches                        7112449                       # Number of branches executed (Count)
system.cpu.numStoreInsts                     11043538                       # Number of stores executed (Count)
system.cpu.numRate                           1.668904                       # Inst execution rate ((Count/Cycle))
system.cpu.instsToCommit                     94515661                       # Cumulative count of insts sent to commit (Count)
system.cpu.writebackCount                    94393529                       # Cumulative count of insts written-back (Count)
system.cpu.producerInst                      68000098                       # Number of instructions producing a value (Count)
system.cpu.consumerInst                     110556930                       # Number of instructions consuming a value (Count)
system.cpu.wbRate                            1.664786                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.wbFanout                          0.615069                       # Average fanout of values written-back ((Count/Count))
system.cpu.timesIdled                            1610                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                          101550                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.committedInsts                    48413712                       # Number of Instructions Simulated (Count)
system.cpu.committedOps                      86500844                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.cpi                               1.171158                       # CPI: Cycles Per Instruction ((Cycle/Count))
system.cpu.totalCpi                          1.171158                       # CPI: Total CPI of All Threads ((Cycle/Count))
system.cpu.ipc                               0.853856                       # IPC: Instructions Per Cycle ((Count/Cycle))
system.cpu.totalIpc                          0.853856                       # IPC: Total IPC of All Threads ((Count/Cycle))
system.cpu.intRegfileReads                  147775228                       # Number of integer regfile reads (Count)
system.cpu.intRegfileWrites                  65847617                       # Number of integer regfile writes (Count)
system.cpu.fpRegfileReads                    10154306                       # Number of floating regfile reads (Count)
system.cpu.fpRegfileWrites                    8327681                       # Number of floating regfile writes (Count)
system.cpu.ccRegfileReads                    19829225                       # number of cc regfile reads (Count)
system.cpu.ccRegfileWrites                   20169790                       # number of cc regfile writes (Count)
system.cpu.miscRegfileReads                  48482151                       # number of misc regfile reads (Count)
system.cpu.miscRegfileWrites                  1835170                       # number of misc regfile writes (Count)
system.cpu.MemDepUnit__0.insertedLoads       22859939                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores      11541389                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads      9789793                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores      2193143                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups                 7666051                       # Number of BP lookups (Count)
system.cpu.branchPred.condPredicted           2840546                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condIncorrect            146536                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.BTBLookups              4343495                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBHits                 4340749                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.999368                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.RASUsed                 1592451                       # Number of times the RAS was used to get a target. (Count)
system.cpu.branchPred.RASIncorrect                  9                       # Number of incorrect RAS predictions. (Count)
system.cpu.branchPred.indirectLookups            6226                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               4071                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             2155                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted          629                       # Number of mispredicted indirect branches. (Count)
system.cpu.commit.commitSquashedInsts        12242550                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls          917666                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts            146515                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     55001731                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     1.572693                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     2.391210                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        26808730     48.74%     48.74% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1        11990944     21.80%     70.54% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2         4426230      8.05%     78.59% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3         3722235      6.77%     85.36% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4         1020089      1.85%     87.21% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5         1292301      2.35%     89.56% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          491021      0.89%     90.45% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          998700      1.82%     92.27% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8         4251481      7.73%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     55001731                       # Number of insts commited each cycle (Count)
system.cpu.commit.instsCommitted             48413712                       # Number of instructions committed (Count)
system.cpu.commit.opsCommitted               86500844                       # Number of ops (including micro ops) committed (Count)
system.cpu.commit.memRefs                    30064869                       # Number of memory references committed (Count)
system.cpu.commit.loads                      19316023                       # Number of loads committed (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                           0                       # Number of memory barriers committed (Count)
system.cpu.commit.branches                    6508487                       # Number of branches committed (Count)
system.cpu.commit.vectorInstructions                0                       # Number of committed Vector instructions. (Count)
system.cpu.commit.floating                   10299427                       # Number of committed floating point instructions. (Count)
system.cpu.commit.integer                    79290112                       # Number of committed integer instructions. (Count)
system.cpu.commit.functionCalls               1585659                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass      1587380      1.84%      1.84% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu     49848428     57.63%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult         1915      0.00%     59.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        35091      0.04%     59.51% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd      2102037      2.43%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     61.94% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt       262432      0.30%     62.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult       262144      0.30%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     62.54% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         6484      0.01%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     62.55% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu       273297      0.32%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     62.87% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        13148      0.02%     62.88% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc       404764      0.47%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          453      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     63.35% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd       655360      0.76%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     64.11% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt       393218      0.45%     64.56% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv       131072      0.15%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     64.71% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult       458752      0.53%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     65.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead     16614820     19.21%     84.45% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      9295996     10.75%     95.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead      2701203      3.12%     98.32% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite      1452850      1.68%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     86500844                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples       4251481                       # number cycles where commit BW limit reached (Cycle)
system.cpu.dcache.demandHits::cpu.data       21116965                       # number of demand (read+write) hits (Count)
system.cpu.dcache.demandHits::total          21116965                       # number of demand (read+write) hits (Count)
system.cpu.dcache.overallHits::cpu.data      21116965                       # number of overall hits (Count)
system.cpu.dcache.overallHits::total         21116965                       # number of overall hits (Count)
system.cpu.dcache.demandMisses::cpu.data       232750                       # number of demand (read+write) misses (Count)
system.cpu.dcache.demandMisses::total          232750                       # number of demand (read+write) misses (Count)
system.cpu.dcache.overallMisses::cpu.data       232750                       # number of overall misses (Count)
system.cpu.dcache.overallMisses::total         232750                       # number of overall misses (Count)
system.cpu.dcache.demandMissLatency::cpu.data  20562357990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.demandMissLatency::total  20562357990                       # number of demand (read+write) miss ticks (Tick)
system.cpu.dcache.overallMissLatency::cpu.data  20562357990                       # number of overall miss ticks (Tick)
system.cpu.dcache.overallMissLatency::total  20562357990                       # number of overall miss ticks (Tick)
system.cpu.dcache.demandAccesses::cpu.data     21349715                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.demandAccesses::total      21349715                       # number of demand (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::cpu.data     21349715                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.overallAccesses::total     21349715                       # number of overall (read+write) accesses (Count)
system.cpu.dcache.demandMissRate::cpu.data     0.010902                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.demandMissRate::total      0.010902                       # miss rate for demand accesses (Ratio)
system.cpu.dcache.overallMissRate::cpu.data     0.010902                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.overallMissRate::total     0.010902                       # miss rate for overall accesses (Ratio)
system.cpu.dcache.demandAvgMissLatency::cpu.data 88345.254522                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMissLatency::total 88345.254522                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::cpu.data 88345.254522                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMissLatency::total 88345.254522                       # average overall miss latency ((Cycle/Count))
system.cpu.dcache.blockedCycles::no_mshrs        23545                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCycles::no_targets          298                       # number of cycles access was blocked (Cycle)
system.cpu.dcache.blockedCauses::no_mshrs          879                       # number of times access was blocked (Count)
system.cpu.dcache.blockedCauses::no_targets            3                       # number of times access was blocked (Count)
system.cpu.dcache.avgBlocked::no_mshrs      26.786121                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.avgBlocked::no_targets    99.333333                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.dcache.writebacks::writebacks        78266                       # number of writebacks (Count)
system.cpu.dcache.writebacks::total             78266                       # number of writebacks (Count)
system.cpu.dcache.demandMshrHits::cpu.data       140780                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.demandMshrHits::total        140780                       # number of demand (read+write) MSHR hits (Count)
system.cpu.dcache.overallMshrHits::cpu.data       140780                       # number of overall MSHR hits (Count)
system.cpu.dcache.overallMshrHits::total       140780                       # number of overall MSHR hits (Count)
system.cpu.dcache.demandMshrMisses::cpu.data        91970                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.demandMshrMisses::total        91970                       # number of demand (read+write) MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::cpu.data        91970                       # number of overall MSHR misses (Count)
system.cpu.dcache.overallMshrMisses::total        91970                       # number of overall MSHR misses (Count)
system.cpu.dcache.demandMshrMissLatency::cpu.data   7691452027                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissLatency::total   7691452027                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::cpu.data   7691452027                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.overallMshrMissLatency::total   7691452027                       # number of overall MSHR miss ticks (Tick)
system.cpu.dcache.demandMshrMissRate::cpu.data     0.004308                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.demandMshrMissRate::total     0.004308                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::cpu.data     0.004308                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.overallMshrMissRate::total     0.004308                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.dcache.demandAvgMshrMissLatency::cpu.data 83630.010079                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.demandAvgMshrMissLatency::total 83630.010079                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::cpu.data 83630.010079                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.overallAvgMshrMissLatency::total 83630.010079                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.dcache.replacements                  78138                       # number of replacements (Count)
system.cpu.dcache.ReadReq.hits::cpu.data     10412007                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.hits::total        10412007                       # number of ReadReq hits (Count)
system.cpu.dcache.ReadReq.misses::cpu.data       188859                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.misses::total        188859                       # number of ReadReq misses (Count)
system.cpu.dcache.ReadReq.missLatency::cpu.data  17596286000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.missLatency::total  17596286000                       # number of ReadReq miss ticks (Tick)
system.cpu.dcache.ReadReq.accesses::cpu.data     10600866                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.accesses::total     10600866                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.dcache.ReadReq.missRate::cpu.data     0.017815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.missRate::total     0.017815                       # miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMissLatency::cpu.data 93171.551263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMissLatency::total 93171.551263                       # average ReadReq miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.mshrHits::cpu.data       140642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrHits::total       140642                       # number of ReadReq MSHR hits (Count)
system.cpu.dcache.ReadReq.mshrMisses::cpu.data        48217                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMisses::total        48217                       # number of ReadReq MSHR misses (Count)
system.cpu.dcache.ReadReq.mshrMissLatency::cpu.data   4813614033                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissLatency::total   4813614033                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.dcache.ReadReq.mshrMissRate::cpu.data     0.004548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.mshrMissRate::total     0.004548                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.dcache.ReadReq.avgMshrMissLatency::cpu.data 99832.300496                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.ReadReq.avgMshrMissLatency::total 99832.300496                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.hits::cpu.data     10704958                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.hits::total       10704958                       # number of WriteReq hits (Count)
system.cpu.dcache.WriteReq.misses::cpu.data        43891                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.misses::total        43891                       # number of WriteReq misses (Count)
system.cpu.dcache.WriteReq.missLatency::cpu.data   2966071990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.missLatency::total   2966071990                       # number of WriteReq miss ticks (Tick)
system.cpu.dcache.WriteReq.accesses::cpu.data     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.accesses::total     10748849                       # number of WriteReq accesses(hits+misses) (Count)
system.cpu.dcache.WriteReq.missRate::cpu.data     0.004083                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.missRate::total     0.004083                       # miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMissLatency::cpu.data 67578.136520                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMissLatency::total 67578.136520                       # average WriteReq miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.mshrHits::cpu.data          138                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrHits::total          138                       # number of WriteReq MSHR hits (Count)
system.cpu.dcache.WriteReq.mshrMisses::cpu.data        43753                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMisses::total        43753                       # number of WriteReq MSHR misses (Count)
system.cpu.dcache.WriteReq.mshrMissLatency::cpu.data   2877837994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissLatency::total   2877837994                       # number of WriteReq MSHR miss ticks (Tick)
system.cpu.dcache.WriteReq.mshrMissRate::cpu.data     0.004070                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.mshrMissRate::total     0.004070                       # mshr miss rate for WriteReq accesses (Ratio)
system.cpu.dcache.WriteReq.avgMshrMissLatency::cpu.data 65774.643887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.WriteReq.avgMshrMissLatency::total 65774.643887                       # average WriteReq mshr miss latency ((Tick/Count))
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.dcache.tags.tagsInUse           255.900931                       # Average ticks per tags in use ((Tick/Count))
system.cpu.dcache.tags.totalRefs             21227493                       # Total number of references to valid blocks. (Count)
system.cpu.dcache.tags.sampledRefs              78394                       # Sample count of references to valid blocks. (Count)
system.cpu.dcache.tags.avgRefs             270.779562                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.dcache.tags.warmupTick              230000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.dcache.tags.occupancies::cpu.data   255.900931                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.dcache.tags.avgOccs::cpu.data     0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.avgOccs::total        0.999613                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.dcache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.dcache.tags.ageTaskId_1024::0           54                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::1          201                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ageTaskId_1024::3            1                       # Occupied blocks per task id, per block age (Count)
system.cpu.dcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.dcache.tags.tagAccesses           42777824                       # Number of tag accesses (Count)
system.cpu.dcache.tags.dataAccesses          42777824                       # Number of data accesses (Count)
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.decode.idleCycles                  6260576                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles              35047429                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                  14215973                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                924698                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                 149875                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved              4278173                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                   795                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts              100719393                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  3589                       # Number of squashed instructions handled by decode (Count)
system.cpu.fetch.icacheStallCycles            8467039                       # Number of cycles fetch is stalled on an Icache miss (Cycle)
system.cpu.fetch.insts                       58859339                       # Number of instructions fetch has processed (Count)
system.cpu.fetch.branches                     7666051                       # Number of branches that fetch encountered (Count)
system.cpu.fetch.predictedBranches            5937271                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                      47974244                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                  301298                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                  793                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles          5575                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.pendingQuiesceStallCycles          251                       # Number of stall cycles due to pending quiesce instructions (Cycle)
system.cpu.fetch.cacheLines                   8353951                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 48668                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           56598551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              1.802157                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             3.064782                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 39965980     70.61%     70.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   995601      1.76%     72.37% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   802886      1.42%     73.79% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                  1228848      2.17%     75.96% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                  1493570      2.64%     78.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                   851469      1.50%     80.11% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                  1682009      2.97%     83.08% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                  1237597      2.19%     85.26% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  8340591     14.74%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             56598551                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.branchRate                  0.135203                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetch.rate                        1.038082                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.icache.demandHits::cpu.inst        8350854                       # number of demand (read+write) hits (Count)
system.cpu.icache.demandHits::total           8350854                       # number of demand (read+write) hits (Count)
system.cpu.icache.overallHits::cpu.inst       8350854                       # number of overall hits (Count)
system.cpu.icache.overallHits::total          8350854                       # number of overall hits (Count)
system.cpu.icache.demandMisses::cpu.inst         3097                       # number of demand (read+write) misses (Count)
system.cpu.icache.demandMisses::total            3097                       # number of demand (read+write) misses (Count)
system.cpu.icache.overallMisses::cpu.inst         3097                       # number of overall misses (Count)
system.cpu.icache.overallMisses::total           3097                       # number of overall misses (Count)
system.cpu.icache.demandMissLatency::cpu.inst    302257000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.demandMissLatency::total    302257000                       # number of demand (read+write) miss ticks (Tick)
system.cpu.icache.overallMissLatency::cpu.inst    302257000                       # number of overall miss ticks (Tick)
system.cpu.icache.overallMissLatency::total    302257000                       # number of overall miss ticks (Tick)
system.cpu.icache.demandAccesses::cpu.inst      8353951                       # number of demand (read+write) accesses (Count)
system.cpu.icache.demandAccesses::total       8353951                       # number of demand (read+write) accesses (Count)
system.cpu.icache.overallAccesses::cpu.inst      8353951                       # number of overall (read+write) accesses (Count)
system.cpu.icache.overallAccesses::total      8353951                       # number of overall (read+write) accesses (Count)
system.cpu.icache.demandMissRate::cpu.inst     0.000371                       # miss rate for demand accesses (Ratio)
system.cpu.icache.demandMissRate::total      0.000371                       # miss rate for demand accesses (Ratio)
system.cpu.icache.overallMissRate::cpu.inst     0.000371                       # miss rate for overall accesses (Ratio)
system.cpu.icache.overallMissRate::total     0.000371                       # miss rate for overall accesses (Ratio)
system.cpu.icache.demandAvgMissLatency::cpu.inst 97596.706490                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMissLatency::total 97596.706490                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::cpu.inst 97596.706490                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMissLatency::total 97596.706490                       # average overall miss latency ((Cycle/Count))
system.cpu.icache.blockedCycles::no_mshrs          472                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.cpu.icache.blockedCauses::no_mshrs            8                       # number of times access was blocked (Count)
system.cpu.icache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.cpu.icache.avgBlocked::no_mshrs             59                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.cpu.icache.demandMshrHits::cpu.inst          739                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.demandMshrHits::total           739                       # number of demand (read+write) MSHR hits (Count)
system.cpu.icache.overallMshrHits::cpu.inst          739                       # number of overall MSHR hits (Count)
system.cpu.icache.overallMshrHits::total          739                       # number of overall MSHR hits (Count)
system.cpu.icache.demandMshrMisses::cpu.inst         2358                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.demandMshrMisses::total         2358                       # number of demand (read+write) MSHR misses (Count)
system.cpu.icache.overallMshrMisses::cpu.inst         2358                       # number of overall MSHR misses (Count)
system.cpu.icache.overallMshrMisses::total         2358                       # number of overall MSHR misses (Count)
system.cpu.icache.demandMshrMissLatency::cpu.inst    242642000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissLatency::total    242642000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::cpu.inst    242642000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.overallMshrMissLatency::total    242642000                       # number of overall MSHR miss ticks (Tick)
system.cpu.icache.demandMshrMissRate::cpu.inst     0.000282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.demandMshrMissRate::total     0.000282                       # mshr miss ratio for demand accesses (Ratio)
system.cpu.icache.overallMshrMissRate::cpu.inst     0.000282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.overallMshrMissRate::total     0.000282                       # mshr miss ratio for overall accesses (Ratio)
system.cpu.icache.demandAvgMshrMissLatency::cpu.inst 102901.611535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.demandAvgMshrMissLatency::total 102901.611535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::cpu.inst 102901.611535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.overallAvgMshrMissLatency::total 102901.611535                       # average overall mshr miss latency ((Cycle/Count))
system.cpu.icache.replacements                   2100                       # number of replacements (Count)
system.cpu.icache.ReadReq.hits::cpu.inst      8350854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.hits::total         8350854                       # number of ReadReq hits (Count)
system.cpu.icache.ReadReq.misses::cpu.inst         3097                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.misses::total          3097                       # number of ReadReq misses (Count)
system.cpu.icache.ReadReq.missLatency::cpu.inst    302257000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.missLatency::total    302257000                       # number of ReadReq miss ticks (Tick)
system.cpu.icache.ReadReq.accesses::cpu.inst      8353951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.accesses::total      8353951                       # number of ReadReq accesses(hits+misses) (Count)
system.cpu.icache.ReadReq.missRate::cpu.inst     0.000371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.missRate::total     0.000371                       # miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMissLatency::cpu.inst 97596.706490                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMissLatency::total 97596.706490                       # average ReadReq miss latency ((Tick/Count))
system.cpu.icache.ReadReq.mshrHits::cpu.inst          739                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrHits::total          739                       # number of ReadReq MSHR hits (Count)
system.cpu.icache.ReadReq.mshrMisses::cpu.inst         2358                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMisses::total         2358                       # number of ReadReq MSHR misses (Count)
system.cpu.icache.ReadReq.mshrMissLatency::cpu.inst    242642000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissLatency::total    242642000                       # number of ReadReq MSHR miss ticks (Tick)
system.cpu.icache.ReadReq.mshrMissRate::cpu.inst     0.000282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.mshrMissRate::total     0.000282                       # mshr miss rate for ReadReq accesses (Ratio)
system.cpu.icache.ReadReq.avgMshrMissLatency::cpu.inst 102901.611535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.ReadReq.avgMshrMissLatency::total 102901.611535                       # average ReadReq mshr miss latency ((Tick/Count))
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.icache.tags.tagsInUse           255.912905                       # Average ticks per tags in use ((Tick/Count))
system.cpu.icache.tags.totalRefs              8353211                       # Total number of references to valid blocks. (Count)
system.cpu.icache.tags.sampledRefs               2357                       # Sample count of references to valid blocks. (Count)
system.cpu.icache.tags.avgRefs            3544.001273                       # Average number of references to valid blocks. ((Count/Count))
system.cpu.icache.tags.warmupTick              107000                       # The tick when the warmup percentage was hit. (Tick)
system.cpu.icache.tags.occupancies::cpu.inst   255.912905                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.cpu.icache.tags.avgOccs::cpu.inst     0.999660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.avgOccs::total        0.999660                       # Average percentage of cache occupancy ((Ratio/Tick))
system.cpu.icache.tags.occupanciesTaskId::1024          256                       # Occupied blocks per task id (Count)
system.cpu.icache.tags.ageTaskId_1024::0           73                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::1          156                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ageTaskId_1024::4           27                       # Occupied blocks per task id, per block age (Count)
system.cpu.icache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.cpu.icache.tags.tagAccesses           16710259                       # Number of tag accesses (Count)
system.cpu.icache.tags.dataAccesses          16710259                       # Number of data accesses (Count)
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.interrupts.clk_domain.clock          16000                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                    11415174                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                 3543916                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                24365                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                3062                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                 792543                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                    5                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                    699                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples           19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean              3.431730                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            10.319245                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9               19146615     99.12%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::10-19                 3543      0.02%     99.14% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29                 4402      0.02%     99.16% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                14049      0.07%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                  703      0.00%     99.24% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                 8782      0.05%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69                 1289      0.01%     99.29% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79                 1917      0.01%     99.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89                24338      0.13%     99.43% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                28194      0.15%     99.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              25459      0.13%     99.71% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              19737      0.10%     99.81% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129              17065      0.09%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139                660      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149                456      0.00%     99.90% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159                488      0.00%     99.91% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               7153      0.04%     99.94% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1344      0.01%     99.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189               1948      0.01%     99.96% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199               1416      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209               1292      0.01%     99.97% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219               1454      0.01%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                545      0.00%     99.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                344      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                368      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                280      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                266      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                162      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                146      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                126      0.00%     99.99% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows             1482      0.01%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              572                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total             19316023                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                22022325                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                11043544                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      7892                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       792                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                 8354778                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1075                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                 149875                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                  6932872                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                 2103846                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles       28173759                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                  14404284                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles               4833915                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               99888090                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                  9064                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 515811                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                3057708                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  45480                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents              65                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands           104512823                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                   243096047                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                158856744                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                  10192030                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              87703617                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                 16809200                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                  918140                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing              918246                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                   8040297                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                        149485077                       # The number of ROB reads (Count)
system.cpu.rob.writes                       199083875                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                 48413712                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   86500844                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    70                       # Number of system calls (Count)
system.l2bus.transDist::ReadResp                48290                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackDirty          59105                       # Transaction distribution (Count)
system.l2bus.transDist::WritebackClean         107537                       # Transaction distribution (Count)
system.l2bus.transDist::CleanEvict               2100                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeReq              13462                       # Transaction distribution (Count)
system.l2bus.transDist::UpgradeResp             13462                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExReq               19018                       # Transaction distribution (Count)
system.l2bus.transDist::ReadExResp              19018                       # Transaction distribution (Count)
system.l2bus.transDist::ReadCleanReq            45933                       # Transaction distribution (Count)
system.l2bus.transDist::ReadSharedReq            2358                       # Transaction distribution (Count)
system.l2bus.pktCount_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port         6814                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount_system.victimcache.mem_side_port::system.l2cache.cpu_side_port       221513                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktCount::total                   228327                       # Packet count per connected requestor and responder (Count)
system.l2bus.pktSize_system.cpu.icache.mem_side_port::system.l2cache.cpu_side_port       150784                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize_system.victimcache.mem_side_port::system.l2cache.cpu_side_port      8296832                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.pktSize::total                   8447616                       # Cumulative packet size per connected requestor and responder (Byte)
system.l2bus.snoops                            101956                       # Total snoops (Count)
system.l2bus.snoopTraffic                     6525184                       # Total snoop traffic (Byte)
system.l2bus.snoopFanout::samples              182726                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::mean               0.297489                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::stdev              0.457263                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::underflows                0      0.00%      0.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::0                    128376     70.26%     70.26% # Request fanout histogram (Count)
system.l2bus.snoopFanout::1                     54341     29.74%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::2                         9      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::overflows                 0      0.00%    100.00% # Request fanout histogram (Count)
system.l2bus.snoopFanout::min_value                 0                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::max_value                 2                       # Request fanout histogram (Count)
system.l2bus.snoopFanout::total                182726                       # Request fanout histogram (Count)
system.l2bus.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2bus.reqLayer0.occupancy            417011780                       # Layer occupancy (ticks) (Tick)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer0.occupancy             7079991                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.respLayer1.occupancy           208315000                       # Layer occupancy (ticks) (Tick)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (Ratio)
system.l2bus.snoop_filter.totRequests          147558                       # Total number of requests made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleRequests        80250                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiRequests           10                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2bus.snoop_filter.totSnoops             54338                       # Total number of snoops made to the snoop filter. (Count)
system.l2bus.snoop_filter.hitSingleSnoops        54329                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.l2bus.snoop_filter.hitMultiSnoops            9                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.l2cache.demandHits::cpu.data             12969                       # number of demand (read+write) hits (Count)
system.l2cache.demandHits::total                12969                       # number of demand (read+write) hits (Count)
system.l2cache.overallHits::cpu.data            12969                       # number of overall hits (Count)
system.l2cache.overallHits::total               12969                       # number of overall hits (Count)
system.l2cache.demandMisses::cpu.inst            2357                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::cpu.data           51982                       # number of demand (read+write) misses (Count)
system.l2cache.demandMisses::total              54339                       # number of demand (read+write) misses (Count)
system.l2cache.overallMisses::cpu.inst           2357                       # number of overall misses (Count)
system.l2cache.overallMisses::cpu.data          51982                       # number of overall misses (Count)
system.l2cache.overallMisses::total             54339                       # number of overall misses (Count)
system.l2cache.demandMissLatency::cpu.inst    235482000                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::cpu.data   6468203736                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.demandMissLatency::total    6703685736                       # number of demand (read+write) miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.inst    235482000                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::cpu.data   6468203736                       # number of overall miss ticks (Tick)
system.l2cache.overallMissLatency::total   6703685736                       # number of overall miss ticks (Tick)
system.l2cache.demandAccesses::cpu.inst          2357                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::cpu.data         64951                       # number of demand (read+write) accesses (Count)
system.l2cache.demandAccesses::total            67308                       # number of demand (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.inst         2357                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::cpu.data        64951                       # number of overall (read+write) accesses (Count)
system.l2cache.overallAccesses::total           67308                       # number of overall (read+write) accesses (Count)
system.l2cache.demandMissRate::cpu.inst             1                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::cpu.data      0.800326                       # miss rate for demand accesses (Ratio)
system.l2cache.demandMissRate::total         0.807319                       # miss rate for demand accesses (Ratio)
system.l2cache.overallMissRate::cpu.inst            1                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::cpu.data     0.800326                       # miss rate for overall accesses (Ratio)
system.l2cache.overallMissRate::total        0.807319                       # miss rate for overall accesses (Ratio)
system.l2cache.demandAvgMissLatency::cpu.inst 99907.509546                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::cpu.data 124431.605864                       # average overall miss latency ((Cycle/Count))
system.l2cache.demandAvgMissLatency::total 123367.852482                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.inst 99907.509546                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::cpu.data 124431.605864                       # average overall miss latency ((Cycle/Count))
system.l2cache.overallAvgMissLatency::total 123367.852482                       # average overall miss latency ((Cycle/Count))
system.l2cache.blockedCycles::no_mshrs              0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.l2cache.blockedCauses::no_mshrs              0                       # number of times access was blocked (Count)
system.l2cache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.l2cache.avgBlocked::no_mshrs               nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.avgBlocked::no_targets             nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.l2cache.writebacks::writebacks          101955                       # number of writebacks (Count)
system.l2cache.writebacks::total               101955                       # number of writebacks (Count)
system.l2cache.demandMshrMisses::cpu.inst         2357                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::cpu.data        51982                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.demandMshrMisses::total          54339                       # number of demand (read+write) MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.inst         2357                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::cpu.data        51982                       # number of overall MSHR misses (Count)
system.l2cache.overallMshrMisses::total         54339                       # number of overall MSHR misses (Count)
system.l2cache.demandMshrMissLatency::cpu.inst    188362000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::cpu.data   5428549750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.demandMshrMissLatency::total   5616911750                       # number of demand (read+write) MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.inst    188362000                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::cpu.data   5428549750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.overallMshrMissLatency::total   5616911750                       # number of overall MSHR miss ticks (Tick)
system.l2cache.demandMshrMissRate::cpu.inst            1                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::cpu.data     0.800326                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.demandMshrMissRate::total     0.807319                       # mshr miss ratio for demand accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.inst            1                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::cpu.data     0.800326                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.overallMshrMissRate::total     0.807319                       # mshr miss ratio for overall accesses (Ratio)
system.l2cache.demandAvgMshrMissLatency::cpu.inst 79915.994909                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::cpu.data 104431.336809                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.demandAvgMshrMissLatency::total 103367.963157                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.inst 79915.994909                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::cpu.data 104431.336809                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.overallAvgMshrMissLatency::total 103367.963157                       # average overall mshr miss latency ((Cycle/Count))
system.l2cache.replacements                     47634                       # number of replacements (Count)
system.l2cache.CleanEvict.mshrMisses::writebacks         2097                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMisses::total         2097                       # number of CleanEvict MSHR misses (Count)
system.l2cache.CleanEvict.mshrMissRate::writebacks          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.CleanEvict.mshrMissRate::total          inf                       # mshr miss rate for CleanEvict accesses (Ratio)
system.l2cache.ReadCleanReq.hits::cpu.data        11903                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.hits::total         11903                       # number of ReadCleanReq hits (Count)
system.l2cache.ReadCleanReq.misses::cpu.data        34030                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.misses::total        34030                       # number of ReadCleanReq misses (Count)
system.l2cache.ReadCleanReq.missLatency::cpu.data   4346802492                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.missLatency::total   4346802492                       # number of ReadCleanReq miss ticks (Tick)
system.l2cache.ReadCleanReq.accesses::cpu.data        45933                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.accesses::total        45933                       # number of ReadCleanReq accesses(hits+misses) (Count)
system.l2cache.ReadCleanReq.missRate::cpu.data     0.740862                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.missRate::total     0.740862                       # miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMissLatency::cpu.data 127734.425272                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMissLatency::total 127734.425272                       # average ReadCleanReq miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.mshrMisses::cpu.data        34030                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMisses::total        34030                       # number of ReadCleanReq MSHR misses (Count)
system.l2cache.ReadCleanReq.mshrMissLatency::cpu.data   3666202492                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissLatency::total   3666202492                       # number of ReadCleanReq MSHR miss ticks (Tick)
system.l2cache.ReadCleanReq.mshrMissRate::cpu.data     0.740862                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.mshrMissRate::total     0.740862                       # mshr miss rate for ReadCleanReq accesses (Ratio)
system.l2cache.ReadCleanReq.avgMshrMissLatency::cpu.data 107734.425272                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadCleanReq.avgMshrMissLatency::total 107734.425272                       # average ReadCleanReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.hits::cpu.data          1066                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.hits::total             1066                       # number of ReadExReq hits (Count)
system.l2cache.ReadExReq.misses::cpu.data        17952                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.misses::total          17952                       # number of ReadExReq misses (Count)
system.l2cache.ReadExReq.missLatency::cpu.data   2121401244                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.missLatency::total   2121401244                       # number of ReadExReq miss ticks (Tick)
system.l2cache.ReadExReq.accesses::cpu.data        19018                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.accesses::total        19018                       # number of ReadExReq accesses(hits+misses) (Count)
system.l2cache.ReadExReq.missRate::cpu.data     0.943948                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.missRate::total     0.943948                       # miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMissLatency::cpu.data 118170.746658                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMissLatency::total 118170.746658                       # average ReadExReq miss latency ((Tick/Count))
system.l2cache.ReadExReq.mshrMisses::cpu.data        17952                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMisses::total        17952                       # number of ReadExReq MSHR misses (Count)
system.l2cache.ReadExReq.mshrMissLatency::cpu.data   1762347258                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissLatency::total   1762347258                       # number of ReadExReq MSHR miss ticks (Tick)
system.l2cache.ReadExReq.mshrMissRate::cpu.data     0.943948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.mshrMissRate::total     0.943948                       # mshr miss rate for ReadExReq accesses (Ratio)
system.l2cache.ReadExReq.avgMshrMissLatency::cpu.data 98169.967580                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadExReq.avgMshrMissLatency::total 98169.967580                       # average ReadExReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.misses::cpu.inst         2357                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.misses::total         2357                       # number of ReadSharedReq misses (Count)
system.l2cache.ReadSharedReq.missLatency::cpu.inst    235482000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.missLatency::total    235482000                       # number of ReadSharedReq miss ticks (Tick)
system.l2cache.ReadSharedReq.accesses::cpu.inst         2357                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.accesses::total         2357                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.l2cache.ReadSharedReq.missRate::cpu.inst            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.missRate::total            1                       # miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMissLatency::cpu.inst 99907.509546                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMissLatency::total 99907.509546                       # average ReadSharedReq miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.mshrMisses::cpu.inst         2357                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMisses::total         2357                       # number of ReadSharedReq MSHR misses (Count)
system.l2cache.ReadSharedReq.mshrMissLatency::cpu.inst    188362000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissLatency::total    188362000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.l2cache.ReadSharedReq.mshrMissRate::cpu.inst            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.mshrMissRate::total            1                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.l2cache.ReadSharedReq.avgMshrMissLatency::cpu.inst 79915.994909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.ReadSharedReq.avgMshrMissLatency::total 79915.994909                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.hits::cpu.data         4592                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.hits::total            4592                       # number of UpgradeReq hits (Count)
system.l2cache.UpgradeReq.misses::cpu.data         8870                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.misses::total          8870                       # number of UpgradeReq misses (Count)
system.l2cache.UpgradeReq.missLatency::cpu.data        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.missLatency::total        53999                       # number of UpgradeReq miss ticks (Tick)
system.l2cache.UpgradeReq.accesses::cpu.data        13462                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.accesses::total        13462                       # number of UpgradeReq accesses(hits+misses) (Count)
system.l2cache.UpgradeReq.missRate::cpu.data     0.658892                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.missRate::total     0.658892                       # miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMissLatency::cpu.data     6.087824                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMissLatency::total     6.087824                       # average UpgradeReq miss latency ((Tick/Count))
system.l2cache.UpgradeReq.mshrMisses::cpu.data         8870                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMisses::total         8870                       # number of UpgradeReq MSHR misses (Count)
system.l2cache.UpgradeReq.mshrMissLatency::cpu.data    274931989                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissLatency::total    274931989                       # number of UpgradeReq MSHR miss ticks (Tick)
system.l2cache.UpgradeReq.mshrMissRate::cpu.data     0.658892                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.mshrMissRate::total     0.658892                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.l2cache.UpgradeReq.avgMshrMissLatency::cpu.data 30995.714656                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.UpgradeReq.avgMshrMissLatency::total 30995.714656                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.l2cache.WritebackClean.hits::writebacks        32289                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.hits::total        32289                       # number of WritebackClean hits (Count)
system.l2cache.WritebackClean.accesses::writebacks        32289                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackClean.accesses::total        32289                       # number of WritebackClean accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.hits::writebacks        32394                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.hits::total        32394                       # number of WritebackDirty hits (Count)
system.l2cache.WritebackDirty.accesses::writebacks        32394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.WritebackDirty.accesses::total        32394                       # number of WritebackDirty accesses(hits+misses) (Count)
system.l2cache.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.l2cache.tags.tagsInUse             4012.942053                       # Average ticks per tags in use ((Tick/Count))
system.l2cache.tags.totalRefs                   82262                       # Total number of references to valid blocks. (Count)
system.l2cache.tags.sampledRefs                 64135                       # Sample count of references to valid blocks. (Count)
system.l2cache.tags.avgRefs                  1.282638                       # Average number of references to valid blocks. ((Count/Count))
system.l2cache.tags.warmupTick               16655001                       # The tick when the warmup percentage was hit. (Tick)
system.l2cache.tags.occupancies::writebacks  4012.942053                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.l2cache.tags.avgOccs::writebacks      0.979722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.avgOccs::total           0.979722                       # Average percentage of cache occupancy ((Ratio/Tick))
system.l2cache.tags.occupanciesTaskId::1024         4089                       # Occupied blocks per task id (Count)
system.l2cache.tags.ageTaskId_1024::0              54                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::1             613                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ageTaskId_1024::2            3422                       # Occupied blocks per task id, per block age (Count)
system.l2cache.tags.ratioOccsTaskId::1024     0.998291                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.l2cache.tags.tagAccesses               1244535                       # Number of tag accesses (Count)
system.l2cache.tags.dataAccesses              1244535                       # Number of data accesses (Count)
system.l2cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.avgPriority_writebacks::samples     47634.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.inst::samples      2356.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples     51958.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.000597512500                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds          2754                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds          2754                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState               167676                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState               44923                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                        54321                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                       47634                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                      54321                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                     47634                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                       7                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                      0                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        1.04                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       24.37                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                  54321                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                 47634                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                    43402                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                    10355                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                      481                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                       65                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                       10                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                        1                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                    1648                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                    1727                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                    2743                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                    2777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                    2769                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                    2771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                    2777                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                    2771                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                    2766                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                    2763                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                    2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                    2770                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                    2757                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                    2755                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                    2754                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       5                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples         2754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean       19.703704                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev      87.214072                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-255           2753     99.96%     99.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::4352-4607            1      0.04%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total           2754                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples         2754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       17.285403                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      17.251583                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       1.085129                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16              1052     38.20%     38.20% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                44      1.60%     39.80% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18              1531     55.59%     95.39% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                91      3.30%     98.69% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::20                32      1.16%     99.85% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::22                 2      0.07%     99.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::26                 1      0.04%     99.96% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::27                 1      0.04%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total           2754                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                      448                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                  3476544                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               3048576                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               61314600.85608314                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               53766677.66018049                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    56699996000                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                      556127.66                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst       150784                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      3325312                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::writebacks      3046656                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 2659325.115828719921                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 58647374.519621655345                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::writebacks 53732815.286040060222                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst         2356                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data        51965                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::writebacks        47634                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst     67325410                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data   2617844437                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::writebacks 1327824726691                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     28576.15                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     50377.07                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::writebacks  27875566.33                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst       150784                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      3325760                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total         3476544                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst       150784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total       150784                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::writebacks      1709504                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      1709504                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst          2356                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data         51965                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total            54321                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::writebacks        26711                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total           26711                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst         2659325                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data        58655276                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total           61314601                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst      2659325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total        2659325                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::writebacks     30149929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total          30149929                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::writebacks     30149929                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst        2659325                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data       58655276                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total          91464530                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts                 54314                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                47604                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0          3190                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1          3092                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2          3482                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3          3437                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4          3280                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5          3345                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6          3398                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7          3524                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8          3401                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9          3706                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10         3264                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11         3396                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12         3580                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13         3380                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14         3494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15         3345                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0          2874                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1          2753                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3066                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3          3013                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4          2907                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5          2805                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6          3011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7          3080                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8          3068                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9          3135                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10         2947                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11         2921                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12         3120                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13         2934                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14         3018                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15         2952                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat               1666782347                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat              271570000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat          2685169847                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                 30687.90                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            49437.90                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits                16522                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits               39273                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             30.42                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            82.50                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples        46120                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   141.423070                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean    87.965320                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   225.257798                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        37110     80.46%     80.46% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255         3991      8.65%     89.12% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383         1113      2.41%     91.53% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511          580      1.26%     92.79% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639          373      0.81%     93.60% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767          366      0.79%     94.39% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895          266      0.58%     94.97% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023          233      0.51%     95.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151         2088      4.53%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total        46120                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesRead                3476096                       # Total number of bytes read from DRAM (Byte)
system.mem_ctrl.dram.bytesWritten             3046656                       # Total number of bytes written to DRAM (Byte)
system.mem_ctrl.dram.avgRdBW                61.306700                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                53.732815                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                     0.90                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                 0.48                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.42                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                54.74                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy        164676960                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy         87516495                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy       190980720                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy      122716980                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4475808480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy   9959954280                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy  13385508480                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    28387162395                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    500.654538                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE  34605934854                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1893320000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  20200845146                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        164641260                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy         87508905                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy       196821240                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy      125775900                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4475808480.000001                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy   9900005670                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy  13435991520                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    28386552975                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    500.643790                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE  34737925091                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1893320000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  20068854909                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadResp               36386                       # Transaction distribution (Count)
system.membus.transDist::WritebackDirty         26711                       # Transaction distribution (Count)
system.membus.transDist::WritebackClean         20923                       # Transaction distribution (Count)
system.membus.transDist::CleanEvict              2096                       # Transaction distribution (Count)
system.membus.transDist::UpgradeReq              8887                       # Transaction distribution (Count)
system.membus.transDist::ReadExReq              17935                       # Transaction distribution (Count)
system.membus.transDist::ReadExResp             17935                       # Transaction distribution (Count)
system.membus.transDist::ReadCleanReq           36386                       # Transaction distribution (Count)
system.membus.pktCount_system.l2cache.mem_side_port::system.mem_ctrl.port       167259                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.l2cache.mem_side_port::total       167259                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                  167259                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.l2cache.mem_side_port::system.mem_ctrl.port      6525120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.l2cache.mem_side_port::total      6525120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                  6525120                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples              63208                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                    63208    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total                63208                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy           303525772                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy          296424413                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests         112938                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests        58625                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.transDist::ReadResp            48090                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackDirty        77397                       # Transaction distribution (Count)
system.victimbus.transDist::WritebackClean       130530                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeReq          13458                       # Transaction distribution (Count)
system.victimbus.transDist::UpgradeResp         13458                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExReq           30433                       # Transaction distribution (Count)
system.victimbus.transDist::ReadExResp          30433                       # Transaction distribution (Count)
system.victimbus.transDist::ReadSharedReq        48093                       # Transaction distribution (Count)
system.victimbus.pktCount_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port       262227                       # Packet count per connected requestor and responder (Count)
system.victimbus.pktSize_system.cpu.dcache.mem_side_port::system.victimcache.cpu_side_port     10034496                       # Cumulative packet size per connected requestor and responder (Byte)
system.victimbus.snoops                        129666                       # Total snoops (Count)
system.victimbus.snoopTraffic                 8298368                       # Total snoop traffic (Byte)
system.victimbus.snoopFanout::samples          221645                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::mean           0.293162                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::stdev          0.455213                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::underflows            0      0.00%      0.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::0                156667     70.68%     70.68% # Request fanout histogram (Count)
system.victimbus.snoopFanout::1                 64978     29.32%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::overflows             0      0.00%    100.00% # Request fanout histogram (Count)
system.victimbus.snoopFanout::min_value             0                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::max_value             1                       # Request fanout histogram (Count)
system.victimbus.snoopFanout::total            221645                       # Request fanout histogram (Count)
system.victimbus.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimbus.reqLayer0.occupancy        248531990                       # Layer occupancy (ticks) (Tick)
system.victimbus.reqLayer0.utilization            0.0                       # Layer utilization (Ratio)
system.victimbus.respLayer0.occupancy       262353057                       # Layer occupancy (ticks) (Tick)
system.victimbus.respLayer0.utilization           0.0                       # Layer utilization (Ratio)
system.victimbus.snoopLayer0.occupancy           2000                       # Layer occupancy (ticks) (Tick)
system.victimbus.snoopLayer0.utilization          0.0                       # Layer utilization (Ratio)
system.victimbus.snoop_filter.totRequests       170256                       # Total number of requests made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleRequests        91734                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimbus.snoop_filter.totSnoops         64978                       # Total number of snoops made to the snoop filter. (Count)
system.victimbus.snoop_filter.hitSingleSnoops        64978                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.victimbus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.victimcache.demandHits::cpu.data         13567                       # number of demand (read+write) hits (Count)
system.victimcache.demandHits::total            13567                       # number of demand (read+write) hits (Count)
system.victimcache.overallHits::cpu.data        13567                       # number of overall hits (Count)
system.victimcache.overallHits::total           13567                       # number of overall hits (Count)
system.victimcache.demandMisses::cpu.data        64955                       # number of demand (read+write) misses (Count)
system.victimcache.demandMisses::total          64955                       # number of demand (read+write) misses (Count)
system.victimcache.overallMisses::cpu.data        64955                       # number of overall misses (Count)
system.victimcache.overallMisses::total         64955                       # number of overall misses (Count)
system.victimcache.demandMissLatency::cpu.data   6833914000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.demandMissLatency::total   6833914000                       # number of demand (read+write) miss ticks (Tick)
system.victimcache.overallMissLatency::cpu.data   6833914000                       # number of overall miss ticks (Tick)
system.victimcache.overallMissLatency::total   6833914000                       # number of overall miss ticks (Tick)
system.victimcache.demandAccesses::cpu.data        78522                       # number of demand (read+write) accesses (Count)
system.victimcache.demandAccesses::total        78522                       # number of demand (read+write) accesses (Count)
system.victimcache.overallAccesses::cpu.data        78522                       # number of overall (read+write) accesses (Count)
system.victimcache.overallAccesses::total        78522                       # number of overall (read+write) accesses (Count)
system.victimcache.demandMissRate::cpu.data     0.827220                       # miss rate for demand accesses (Ratio)
system.victimcache.demandMissRate::total     0.827220                       # miss rate for demand accesses (Ratio)
system.victimcache.overallMissRate::cpu.data     0.827220                       # miss rate for overall accesses (Ratio)
system.victimcache.overallMissRate::total     0.827220                       # miss rate for overall accesses (Ratio)
system.victimcache.demandAvgMissLatency::cpu.data 105209.976137                       # average overall miss latency ((Cycle/Count))
system.victimcache.demandAvgMissLatency::total 105209.976137                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::cpu.data 105209.976137                       # average overall miss latency ((Cycle/Count))
system.victimcache.overallAvgMissLatency::total 105209.976137                       # average overall miss latency ((Cycle/Count))
system.victimcache.blockedCycles::no_mshrs        21046                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCycles::no_targets            0                       # number of cycles access was blocked (Cycle)
system.victimcache.blockedCauses::no_mshrs          695                       # number of times access was blocked (Count)
system.victimcache.blockedCauses::no_targets            0                       # number of times access was blocked (Count)
system.victimcache.avgBlocked::no_mshrs     30.282014                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.avgBlocked::no_targets          nan                       # average number of cycles each access was blocked ((Cycle/Count))
system.victimcache.writebacks::writebacks       129642                       # number of writebacks (Count)
system.victimcache.writebacks::total           129642                       # number of writebacks (Count)
system.victimcache.demandMshrMisses::cpu.data        64955                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.demandMshrMisses::total        64955                       # number of demand (read+write) MSHR misses (Count)
system.victimcache.overallMshrMisses::cpu.data        64955                       # number of overall MSHR misses (Count)
system.victimcache.overallMshrMisses::total        64955                       # number of overall MSHR misses (Count)
system.victimcache.demandMshrMissLatency::cpu.data   6833914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.demandMshrMissLatency::total   6833914000                       # number of demand (read+write) MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::cpu.data   6833914000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.overallMshrMissLatency::total   6833914000                       # number of overall MSHR miss ticks (Tick)
system.victimcache.demandMshrMissRate::cpu.data     0.827220                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.demandMshrMissRate::total     0.827220                       # mshr miss ratio for demand accesses (Ratio)
system.victimcache.overallMshrMissRate::cpu.data     0.827220                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.overallMshrMissRate::total     0.827220                       # mshr miss ratio for overall accesses (Ratio)
system.victimcache.demandAvgMshrMissLatency::cpu.data 105209.976137                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.demandAvgMshrMissLatency::total 105209.976137                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::cpu.data 105209.976137                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.overallAvgMshrMissLatency::total 105209.976137                       # average overall mshr miss latency ((Cycle/Count))
system.victimcache.replacements                 64691                       # number of replacements (Count)
system.victimcache.ReadExReq.hits::cpu.data        11411                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.hits::total        11411                       # number of ReadExReq hits (Count)
system.victimcache.ReadExReq.misses::cpu.data        19022                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.misses::total        19022                       # number of ReadExReq misses (Count)
system.victimcache.ReadExReq.missLatency::cpu.data   2165612000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.missLatency::total   2165612000                       # number of ReadExReq miss ticks (Tick)
system.victimcache.ReadExReq.accesses::cpu.data        30433                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.accesses::total        30433                       # number of ReadExReq accesses(hits+misses) (Count)
system.victimcache.ReadExReq.missRate::cpu.data     0.625045                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.missRate::total     0.625045                       # miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMissLatency::cpu.data 113847.755231                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMissLatency::total 113847.755231                       # average ReadExReq miss latency ((Tick/Count))
system.victimcache.ReadExReq.mshrMisses::cpu.data        19022                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMisses::total        19022                       # number of ReadExReq MSHR misses (Count)
system.victimcache.ReadExReq.mshrMissLatency::cpu.data   2165612000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissLatency::total   2165612000                       # number of ReadExReq MSHR miss ticks (Tick)
system.victimcache.ReadExReq.mshrMissRate::cpu.data     0.625045                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.mshrMissRate::total     0.625045                       # mshr miss rate for ReadExReq accesses (Ratio)
system.victimcache.ReadExReq.avgMshrMissLatency::cpu.data 113847.755231                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadExReq.avgMshrMissLatency::total 113847.755231                       # average ReadExReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.hits::cpu.data         2156                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.hits::total         2156                       # number of ReadSharedReq hits (Count)
system.victimcache.ReadSharedReq.misses::cpu.data        45933                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.misses::total        45933                       # number of ReadSharedReq misses (Count)
system.victimcache.ReadSharedReq.missLatency::cpu.data   4668302000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.missLatency::total   4668302000                       # number of ReadSharedReq miss ticks (Tick)
system.victimcache.ReadSharedReq.accesses::cpu.data        48089                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.accesses::total        48089                       # number of ReadSharedReq accesses(hits+misses) (Count)
system.victimcache.ReadSharedReq.missRate::cpu.data     0.955166                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.missRate::total     0.955166                       # miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMissLatency::cpu.data 101632.856552                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMissLatency::total 101632.856552                       # average ReadSharedReq miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.mshrMisses::cpu.data        45933                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMisses::total        45933                       # number of ReadSharedReq MSHR misses (Count)
system.victimcache.ReadSharedReq.mshrMissLatency::cpu.data   4668302000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissLatency::total   4668302000                       # number of ReadSharedReq MSHR miss ticks (Tick)
system.victimcache.ReadSharedReq.mshrMissRate::cpu.data     0.955166                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.mshrMissRate::total     0.955166                       # mshr miss rate for ReadSharedReq accesses (Ratio)
system.victimcache.ReadSharedReq.avgMshrMissLatency::cpu.data 101632.856552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.ReadSharedReq.avgMshrMissLatency::total 101632.856552                       # average ReadSharedReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.misses::cpu.data        13458                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.misses::total        13458                       # number of UpgradeReq misses (Count)
system.victimcache.UpgradeReq.accesses::cpu.data        13458                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.accesses::total        13458                       # number of UpgradeReq accesses(hits+misses) (Count)
system.victimcache.UpgradeReq.missRate::cpu.data            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.missRate::total            1                       # miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMisses::cpu.data        13458                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMisses::total        13458                       # number of UpgradeReq MSHR misses (Count)
system.victimcache.UpgradeReq.mshrMissLatency::cpu.data    580115000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissLatency::total    580115000                       # number of UpgradeReq MSHR miss ticks (Tick)
system.victimcache.UpgradeReq.mshrMissRate::cpu.data            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.mshrMissRate::total            1                       # mshr miss rate for UpgradeReq accesses (Ratio)
system.victimcache.UpgradeReq.avgMshrMissLatency::cpu.data 43105.587754                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.UpgradeReq.avgMshrMissLatency::total 43105.587754                       # average UpgradeReq mshr miss latency ((Tick/Count))
system.victimcache.WritebackClean.hits::writebacks        33279                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.hits::total        33279                       # number of WritebackClean hits (Count)
system.victimcache.WritebackClean.accesses::writebacks        33279                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackClean.accesses::total        33279                       # number of WritebackClean accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.hits::writebacks        44987                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.hits::total        44987                       # number of WritebackDirty hits (Count)
system.victimcache.WritebackDirty.accesses::writebacks        44987                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.WritebackDirty.accesses::total        44987                       # number of WritebackDirty accesses(hits+misses) (Count)
system.victimcache.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.victimcache.tags.tagsInUse            7.997653                       # Average ticks per tags in use ((Tick/Count))
system.victimcache.tags.totalRefs               91837                       # Total number of references to valid blocks. (Count)
system.victimcache.tags.sampledRefs             78266                       # Sample count of references to valid blocks. (Count)
system.victimcache.tags.avgRefs              1.173396                       # Average number of references to valid blocks. ((Count/Count))
system.victimcache.tags.warmupTick            3578000                       # The tick when the warmup percentage was hit. (Tick)
system.victimcache.tags.occupancies::writebacks     7.997653                       # Average occupied blocks per tick, per requestor ((Count/Tick))
system.victimcache.tags.avgOccs::writebacks     0.999707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.avgOccs::total       0.999707                       # Average percentage of cache occupancy ((Ratio/Tick))
system.victimcache.tags.occupanciesTaskId::1024            8                       # Occupied blocks per task id (Count)
system.victimcache.tags.ageTaskId_1024::0            8                       # Occupied blocks per task id, per block age (Count)
system.victimcache.tags.ratioOccsTaskId::1024            1                       # Ratio of occupied blocks and all blocks, per task id (Ratio)
system.victimcache.tags.tagAccesses           1440234                       # Number of tag accesses (Count)
system.victimcache.tags.dataAccesses          1440234                       # Number of data accesses (Count)
system.victimcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED  56700100000                       # Cumulative time (in ticks) in various power states (Tick)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
