// Seed: 1520653777
module module_0;
  logic id_1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13
);
  inout wire id_13;
  input wire id_12;
  output wire id_11;
  inout wire id_10;
  input wire id_9;
  input wire id_8;
  inout wire id_7;
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output logic [7:0] id_3;
  output wire id_2;
  input wire id_1;
  parameter id_14 = 1;
  module_0 modCall_1 ();
  wire id_15;
  assign id_3[-1] = id_12;
endmodule
