============================================================
  Generated by:           Encounter(R) RTL Compiler RC14.25 - v14.20-s046_1
  Generated on:           Aug 28 2017  02:06:55 pm
  Module:                 nnspc
  Technology library:     ac18_CORELIB_WC revision 2.0
  Operating conditions:   worst (balanced_tree)
  Wireload mode:          enclosed
  Area mode:              timing library
============================================================

                             
  Gate   Instances    Area         Library      
------------------------------------------------
AO21X3           1    16.934    ac18_CORELIB_WC 
DFCX1           13   843.898    ac18_CORELIB_WC 
DFCX3           10   705.600    ac18_CORELIB_WC 
DFPX3            2   129.830    ac18_CORELIB_WC 
INVXL            1     5.645    ac18_CORELIB_WC 
NAND3X1          1    14.112    ac18_CORELIB_WC 
NOR2XL           5    42.336    ac18_CORELIB_WC 
OR2X3            1    14.112    ac18_CORELIB_WC 
XOR2X1           3    67.738    ac18_CORELIB_WC 
------------------------------------------------
total           37  1840.205                    


                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        25 1679.328   91.3 
inverter           1    5.645    0.3 
logic             11  155.232    8.4 
-------------------------------------
total             37 1840.205  100.0 

