<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › sh › kernel › cpu › sh4 › setup-sh7750.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../../index.html"></a><h1>setup-sh7750.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * SH7091/SH7750/SH7750S/SH7750R/SH7751/SH7751R Setup</span>
<span class="cm"> *</span>
<span class="cm"> *  Copyright (C) 2006  Paul Mundt</span>
<span class="cm"> *  Copyright (C) 2006  Jamie Lenehan</span>
<span class="cm"> *</span>
<span class="cm"> * This file is subject to the terms and conditions of the GNU General Public</span>
<span class="cm"> * License.  See the file &quot;COPYING&quot; in the main directory of this archive</span>
<span class="cm"> * for more details.</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/init.h&gt;</span>
<span class="cp">#include &lt;linux/serial.h&gt;</span>
<span class="cp">#include &lt;linux/io.h&gt;</span>
<span class="cp">#include &lt;linux/sh_timer.h&gt;</span>
<span class="cp">#include &lt;linux/sh_intc.h&gt;</span>
<span class="cp">#include &lt;linux/serial_sci.h&gt;</span>
<span class="cp">#include &lt;generated/machtypes.h&gt;</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">rtc_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffc80000</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffc80000</span> <span class="o">+</span> <span class="mh">0x58</span> <span class="o">-</span> <span class="mi">1</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IO</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="cm">/* Shared Period/Carry/Alarm IRQ */</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x480</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">rtc_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-rtc&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rtc_resources</span><span class="p">),</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">rtc_resources</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">sci_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffe00000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">port_reg</span>	<span class="o">=</span> <span class="mh">0xffe0001C</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_RE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCI</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x4e0</span><span class="p">)),</span>
	<span class="p">.</span><span class="n">regshift</span>	<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">sci_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">sci_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">plat_sci_port</span> <span class="n">scif_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">mapbase</span>	<span class="o">=</span> <span class="mh">0xffe80000</span><span class="p">,</span>
	<span class="p">.</span><span class="n">flags</span>		<span class="o">=</span> <span class="n">UPF_BOOT_AUTOCONF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scscr</span>		<span class="o">=</span> <span class="n">SCSCR_TE</span> <span class="o">|</span> <span class="n">SCSCR_RE</span> <span class="o">|</span> <span class="n">SCSCR_REIE</span><span class="p">,</span>
	<span class="p">.</span><span class="n">scbrr_algo_id</span>	<span class="o">=</span> <span class="n">SCBRR_ALGO_2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">type</span>		<span class="o">=</span> <span class="n">PORT_SCIF</span><span class="p">,</span>
	<span class="p">.</span><span class="n">irqs</span>		<span class="o">=</span> <span class="n">SCIx_IRQ_MUXED</span><span class="p">(</span><span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x700</span><span class="p">)),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">scif_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh-sci&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span>		<span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">scif_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu0_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clockevent_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu0_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd80013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x400</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu0_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu0_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu0_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu0_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu1_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">clocksource_rating</span> <span class="o">=</span> <span class="mi">200</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu1_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x420</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu1_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu1_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu1_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu1_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu2_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x1c</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu2_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xffd80020</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xffd8002f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0x440</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu2_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">2</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu2_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu2_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu2_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cm">/* SH7750R, SH7751 and SH7751R all have two extra timer channels */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu3_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x04</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu3_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe100008</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe100013</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb00</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu3_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">3</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu3_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu3_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu3_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">sh_timer_config</span> <span class="n">tmu4_platform_data</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">channel_offset</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">,</span>
	<span class="p">.</span><span class="n">timer_bit</span> <span class="o">=</span> <span class="mi">1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">resource</span> <span class="n">tmu4_resources</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="mh">0xfe100014</span><span class="p">,</span>
		<span class="p">.</span><span class="n">end</span>	<span class="o">=</span> <span class="mh">0xfe10001f</span><span class="p">,</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_MEM</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">start</span>	<span class="o">=</span> <span class="n">evt2irq</span><span class="p">(</span><span class="mh">0xb80</span><span class="p">),</span>
		<span class="p">.</span><span class="n">flags</span>	<span class="o">=</span> <span class="n">IORESOURCE_IRQ</span><span class="p">,</span>
	<span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="n">tmu4_device</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">.</span><span class="n">name</span>		<span class="o">=</span> <span class="s">&quot;sh_tmu&quot;</span><span class="p">,</span>
	<span class="p">.</span><span class="n">id</span>		<span class="o">=</span> <span class="mi">4</span><span class="p">,</span>
	<span class="p">.</span><span class="n">dev</span> <span class="o">=</span> <span class="p">{</span>
		<span class="p">.</span><span class="n">platform_data</span>	<span class="o">=</span> <span class="o">&amp;</span><span class="n">tmu4_platform_data</span><span class="p">,</span>
	<span class="p">},</span>
	<span class="p">.</span><span class="n">resource</span>	<span class="o">=</span> <span class="n">tmu4_resources</span><span class="p">,</span>
	<span class="p">.</span><span class="n">num_resources</span>	<span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">tmu4_resources</span><span class="p">),</span>
<span class="p">};</span>

<span class="cp">#endif</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7750_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">rtc_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="k">static</span> <span class="kt">int</span> <span class="n">__init</span> <span class="nf">sh7750_devices_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mach_is_rts7751r2d</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scif_device</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">sci_device</span><span class="p">);</span>
		<span class="n">platform_device_register</span><span class="p">(</span><span class="o">&amp;</span><span class="n">scif_device</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="n">platform_add_devices</span><span class="p">(</span><span class="n">sh7750_devices</span><span class="p">,</span>
				    <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7750_devices</span><span class="p">));</span>
<span class="p">}</span>
<span class="n">arch_initcall</span><span class="p">(</span><span class="n">sh7750_devices_setup</span><span class="p">);</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">sh7750_early_devices</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="o">&amp;</span><span class="n">tmu0_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu1_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu2_device</span><span class="p">,</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
	<span class="o">&amp;</span><span class="n">tmu3_device</span><span class="p">,</span>
	<span class="o">&amp;</span><span class="n">tmu4_device</span><span class="p">,</span>
<span class="cp">#endif</span>
<span class="p">};</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_early_device_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">dev</span><span class="p">[</span><span class="mi">1</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mach_is_rts7751r2d</span><span class="p">())</span> <span class="p">{</span>
		<span class="n">scif_platform_data</span><span class="p">.</span><span class="n">scscr</span> <span class="o">|=</span> <span class="n">SCSCR_CKE1</span><span class="p">;</span>
		<span class="n">dev</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">scif_device</span><span class="p">;</span>
		<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">dev</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">sci_device</span><span class="p">;</span>
		<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">dev</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">scif_device</span><span class="p">;</span>
		<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">dev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">early_platform_add_devices</span><span class="p">(</span><span class="n">sh7750_early_devices</span><span class="p">,</span>
				   <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">sh7750_early_devices</span><span class="p">));</span>
<span class="p">}</span>

<span class="k">enum</span> <span class="p">{</span>
	<span class="n">UNUSED</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span>

	<span class="cm">/* interrupt sources */</span>
	<span class="n">IRL0</span><span class="p">,</span> <span class="n">IRL1</span><span class="p">,</span> <span class="n">IRL2</span><span class="p">,</span> <span class="n">IRL3</span><span class="p">,</span> <span class="cm">/* only IRLM mode supported */</span>
	<span class="n">HUDI</span><span class="p">,</span> <span class="n">GPIOI</span><span class="p">,</span> <span class="n">DMAC</span><span class="p">,</span>
	<span class="n">PCIC0_PCISERR</span><span class="p">,</span> <span class="n">PCIC1_PCIERR</span><span class="p">,</span> <span class="n">PCIC1_PCIPWDWN</span><span class="p">,</span> <span class="n">PCIC1_PCIPWON</span><span class="p">,</span>
	<span class="n">PCIC1_PCIDMA0</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA1</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA2</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA3</span><span class="p">,</span>
	<span class="n">TMU3</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">RTC</span><span class="p">,</span> <span class="n">SCI1</span><span class="p">,</span> <span class="n">SCIF</span><span class="p">,</span> <span class="n">WDT</span><span class="p">,</span> <span class="n">REF</span><span class="p">,</span>

	<span class="cm">/* interrupt groups */</span>
	<span class="n">PCIC1</span><span class="p">,</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">HUDI</span><span class="p">,</span> <span class="mh">0x600</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">GPIOI</span><span class="p">,</span> <span class="mh">0x620</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU0</span><span class="p">,</span> <span class="mh">0x400</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU1</span><span class="p">,</span> <span class="mh">0x420</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x440</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU2</span><span class="p">,</span> <span class="mh">0x460</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x480</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x4a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">RTC</span><span class="p">,</span> <span class="mh">0x4c0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCI1</span><span class="p">,</span> <span class="mh">0x4e0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCI1</span><span class="p">,</span> <span class="mh">0x500</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCI1</span><span class="p">,</span> <span class="mh">0x520</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCI1</span><span class="p">,</span> <span class="mh">0x540</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF</span><span class="p">,</span> <span class="mh">0x700</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF</span><span class="p">,</span> <span class="mh">0x720</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF</span><span class="p">,</span> <span class="mh">0x740</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">SCIF</span><span class="p">,</span> <span class="mh">0x760</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">WDT</span><span class="p">,</span> <span class="mh">0x560</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">REF</span><span class="p">,</span> <span class="mh">0x580</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">REF</span><span class="p">,</span> <span class="mh">0x5a0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_prio_reg</span> <span class="n">prio_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xffd00004</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRA */</span> <span class="p">{</span> <span class="n">TMU0</span><span class="p">,</span> <span class="n">TMU1</span><span class="p">,</span> <span class="n">TMU2</span><span class="p">,</span> <span class="n">RTC</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd00008</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRB */</span> <span class="p">{</span> <span class="n">WDT</span><span class="p">,</span> <span class="n">REF</span><span class="p">,</span> <span class="n">SCI1</span><span class="p">,</span> <span class="mi">0</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd0000c</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRC */</span> <span class="p">{</span> <span class="n">GPIOI</span><span class="p">,</span> <span class="n">DMAC</span><span class="p">,</span> <span class="n">SCIF</span><span class="p">,</span> <span class="n">HUDI</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xffd00010</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">16</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* IPRD */</span> <span class="p">{</span> <span class="n">IRL0</span><span class="p">,</span> <span class="n">IRL1</span><span class="p">,</span> <span class="n">IRL2</span><span class="p">,</span> <span class="n">IRL3</span> <span class="p">}</span> <span class="p">},</span>
	<span class="p">{</span> <span class="mh">0xfe080000</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="mi">4</span><span class="p">,</span> <span class="cm">/* INTPRI00 */</span> <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
						 <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span>
						 <span class="n">PCIC1</span><span class="p">,</span> <span class="n">PCIC0_PCISERR</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc</span><span class="p">,</span> <span class="s">&quot;sh7750&quot;</span><span class="p">,</span> <span class="n">vectors</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* SH7750, SH7750S, SH7751 and SH7091 all have 4-channel DMA controllers */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7750S) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7091)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_dma4</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_dma4</span><span class="p">,</span> <span class="s">&quot;sh7750_dma4&quot;</span><span class="p">,</span>
			 <span class="n">vectors_dma4</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/* SH7750R and SH7751R both have 8-channel DMA controllers */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_dma8</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x640</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x660</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x680</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x6a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x780</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x7a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x7c0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x7e0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">DMAC</span><span class="p">,</span> <span class="mh">0x6c0</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_dma8</span><span class="p">,</span> <span class="s">&quot;sh7750_dma8&quot;</span><span class="p">,</span>
			 <span class="n">vectors_dma8</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/* SH7750R, SH7751 and SH7751R all have two extra timer channels */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_tmu34</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU3</span><span class="p">,</span> <span class="mh">0xb00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">TMU4</span><span class="p">,</span> <span class="mh">0xb80</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_mask_reg</span> <span class="n">mask_registers</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span> <span class="mh">0xfe080040</span><span class="p">,</span> <span class="mh">0xfe080060</span><span class="p">,</span> <span class="mi">32</span><span class="p">,</span> <span class="cm">/* INTMSK00 / INTMSKCLR00 */</span>
	  <span class="p">{</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span>
	    <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="n">TMU4</span><span class="p">,</span> <span class="n">TMU3</span><span class="p">,</span>
	    <span class="n">PCIC1_PCIERR</span><span class="p">,</span> <span class="n">PCIC1_PCIPWDWN</span><span class="p">,</span> <span class="n">PCIC1_PCIPWON</span><span class="p">,</span>
	    <span class="n">PCIC1_PCIDMA0</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA1</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA2</span><span class="p">,</span>
	    <span class="n">PCIC1_PCIDMA3</span><span class="p">,</span> <span class="n">PCIC0_PCISERR</span> <span class="p">}</span> <span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_tmu34</span><span class="p">,</span> <span class="s">&quot;sh7750_tmu34&quot;</span><span class="p">,</span>
			 <span class="n">vectors_tmu34</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cm">/* SH7750S, SH7750R, SH7751 and SH7751R all have IRLM priority registers */</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_irlm</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL0</span><span class="p">,</span> <span class="mh">0x240</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL1</span><span class="p">,</span> <span class="mh">0x2a0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL2</span><span class="p">,</span> <span class="mh">0x300</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">IRL3</span><span class="p">,</span> <span class="mh">0x360</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_irlm</span><span class="p">,</span> <span class="s">&quot;sh7750_irlm&quot;</span><span class="p">,</span> <span class="n">vectors_irlm</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span>
			 <span class="nb">NULL</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>

<span class="cm">/* SH7751 and SH7751R both have PCI */</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7751) || defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_vect</span> <span class="n">vectors_pci</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC0_PCISERR</span><span class="p">,</span> <span class="mh">0xa00</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIERR</span><span class="p">,</span> <span class="mh">0xae0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIPWDWN</span><span class="p">,</span> <span class="mh">0xac0</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIPWON</span><span class="p">,</span> <span class="mh">0xaa0</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIDMA0</span><span class="p">,</span> <span class="mh">0xa80</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIDMA1</span><span class="p">,</span> <span class="mh">0xa60</span><span class="p">),</span>
	<span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIDMA2</span><span class="p">,</span> <span class="mh">0xa40</span><span class="p">),</span> <span class="n">INTC_VECT</span><span class="p">(</span><span class="n">PCIC1_PCIDMA3</span><span class="p">,</span> <span class="mh">0xa20</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">intc_group</span> <span class="n">groups_pci</span><span class="p">[]</span> <span class="n">__initdata</span> <span class="o">=</span> <span class="p">{</span>
	<span class="n">INTC_GROUP</span><span class="p">(</span><span class="n">PCIC1</span><span class="p">,</span> <span class="n">PCIC1_PCIERR</span><span class="p">,</span> <span class="n">PCIC1_PCIPWDWN</span><span class="p">,</span> <span class="n">PCIC1_PCIPWON</span><span class="p">,</span>
		   <span class="n">PCIC1_PCIDMA0</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA1</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA2</span><span class="p">,</span> <span class="n">PCIC1_PCIDMA3</span><span class="p">),</span>
<span class="p">};</span>

<span class="k">static</span> <span class="n">DECLARE_INTC_DESC</span><span class="p">(</span><span class="n">intc_desc_pci</span><span class="p">,</span> <span class="s">&quot;sh7750_pci&quot;</span><span class="p">,</span> <span class="n">vectors_pci</span><span class="p">,</span> <span class="n">groups_pci</span><span class="p">,</span>
			 <span class="n">mask_registers</span><span class="p">,</span> <span class="n">prio_registers</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">);</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7750S) || \</span>
<span class="cp">	defined(CONFIG_CPU_SUBTYPE_SH7091)</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/*</span>
<span class="cm">	 * same vectors for SH7750, SH7750S and SH7091 except for IRLM,</span>
<span class="cm">	 * see below..</span>
<span class="cm">	 */</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_dma4</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750R)</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_dma8</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_tmu34</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7751)</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_dma4</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_tmu34</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_pci</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7751R)</span>
<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup</span><span class="p">(</span><span class="kt">void</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_dma8</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_tmu34</span><span class="p">);</span>
	<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_pci</span><span class="p">);</span>
<span class="p">}</span>
<span class="cp">#endif</span>

<span class="cp">#define INTC_ICR	0xffd00000UL</span>
<span class="cp">#define INTC_ICR_IRLM   (1&lt;&lt;7)</span>

<span class="kt">void</span> <span class="n">__init</span> <span class="nf">plat_irq_setup_pins</span><span class="p">(</span><span class="kt">int</span> <span class="n">mode</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_CPU_SUBTYPE_SH7750) || defined(CONFIG_CPU_SUBTYPE_SH7091)</span>
	<span class="n">BUG</span><span class="p">();</span> <span class="cm">/* impossible to mask interrupts on SH7750 and SH7091 */</span>
	<span class="k">return</span><span class="p">;</span>
<span class="cp">#endif</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">mode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">IRQ_MODE_IRQ</span>: <span class="cm">/* individual interrupt mode for IRL3-0 */</span>
		<span class="n">__raw_writew</span><span class="p">(</span><span class="n">__raw_readw</span><span class="p">(</span><span class="n">INTC_ICR</span><span class="p">)</span> <span class="o">|</span> <span class="n">INTC_ICR_IRLM</span><span class="p">,</span> <span class="n">INTC_ICR</span><span class="p">);</span>
		<span class="n">register_intc_controller</span><span class="p">(</span><span class="o">&amp;</span><span class="n">intc_desc_irlm</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">BUG</span><span class="p">();</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:5}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../../javascript/docco.min.js"></script>
</html>
