{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1656812081872 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1656812081872 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jul 03 09:34:41 2022 " "Processing started: Sun Jul 03 09:34:41 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1656812081872 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1656812081872 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Project -c Project " "Command: quartus_map --read_settings_files=on --write_settings_files=off Project -c Project" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1656812081872 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1656812082095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wlx_modulation.v 1 1 " "Found 1 design units, including 1 entities, in source file wlx_modulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 wlx_modulation " "Found entity 1: wlx_modulation" {  } { { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_div.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_div.v" { { "Info" "ISGN_ENTITY_NAME" "1 LY_DIV " "Found entity 1: LY_DIV" {  } { { "LY_DIV.v" "" { Text "C:/Users/WLX/Desktop/Project/LY_DIV.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082126 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082126 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wlx_m_sequence.v 1 1 " "Found 1 design units, including 1 entities, in source file wlx_m_sequence.v" { { "Info" "ISGN_ENTITY_NAME" "1 wlx_m_sequence " "Found entity 1: wlx_m_sequence" {  } { { "wlx_m_sequence.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_m_sequence.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ly_choose.v 1 1 " "Found 1 design units, including 1 entities, in source file ly_choose.v" { { "Info" "ISGN_ENTITY_NAME" "1 LY_choose " "Found entity 1: LY_choose" {  } { { "LY_choose.v" "" { Text "C:/Users/WLX/Desktop/Project/LY_choose.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Warning" "WVRFX_VERI_IGNORED_ANONYMOUS_PORT" "wlx_sinout wlx_sinout.v(3) " "Verilog Module Declaration warning at wlx_sinout.v(3): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"wlx_sinout\"" {  } { { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 3 0 0 } }  } 0 10238 "Verilog Module Declaration warning at %2!s!: ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "wlx_sinout.v 1 1 " "Found 1 design units, including 1 entities, in source file wlx_sinout.v" { { "Info" "ISGN_ENTITY_NAME" "1 wlx_sinout " "Found entity 1: wlx_sinout" {  } { { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sinewave.v 1 1 " "Found 1 design units, including 1 entities, in source file sinewave.v" { { "Info" "ISGN_ENTITY_NAME" "1 sinewave " "Found entity 1: sinewave" {  } { { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zn_wlx_freq_detect.v 1 1 " "Found 1 design units, including 1 entities, in source file zn_wlx_freq_detect.v" { { "Info" "ISGN_ENTITY_NAME" "1 zn_wlx_freq_detect " "Found entity 1: zn_wlx_freq_detect" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zn_demodulation.v 1 1 " "Found 1 design units, including 1 entities, in source file zn_demodulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 zn_demodulation " "Found entity 1: zn_demodulation" {  } { { "zn_demodulation.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_demodulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "zn_compare.v 1 1 " "Found 1 design units, including 1 entities, in source file zn_compare.v" { { "Info" "ISGN_ENTITY_NAME" "1 zn_compare " "Found entity 1: zn_compare" {  } { { "zn_compare.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_compare.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lzw_fsk.v 1 1 " "Found 1 design units, including 1 entities, in source file lzw_fsk.v" { { "Info" "ISGN_ENTITY_NAME" "1 lzw_FSK " "Found entity 1: lzw_FSK" {  } { { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "m_sequence wlx_modulation.v(16) " "Verilog HDL Implicit Net warning at wlx_modulation.v(16): created implicit net for \"m_sequence\"" {  } { { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "dataout zn_demodulation.v(19) " "Verilog HDL Implicit Net warning at zn_demodulation.v(19): created implicit net for \"dataout\"" {  } { { "zn_demodulation.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_demodulation.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "data_in packed zn_wlx_freq_detect.v(15) " "Verilog HDL Port Declaration warning at zn_wlx_freq_detect.v(15): data type declaration for \"data_in\" declares packed dimensions but the port declaration declaration does not" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 15 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "data_in zn_wlx_freq_detect.v(10) " "HDL info at zn_wlx_freq_detect.v(10): see declaration for object \"data_in\"" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 10 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082141 ""}
{ "Warning" "WVRFX_VERI_PORT_DECL_WITHOUT_DIMS" "freq_detect_out packed zn_wlx_freq_detect.v(18) " "Verilog HDL Port Declaration warning at zn_wlx_freq_detect.v(18): data type declaration for \"freq_detect_out\" declares packed dimensions but the port declaration declaration does not" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 18 0 0 } }  } 0 10227 "Verilog HDL Port Declaration warning at %3!s!: data type declaration for \"%1!s!\" declares %2!s! dimensions but the port declaration declaration does not" 0 0 "Quartus II" 0 -1 1656812082157 ""}
{ "Info" "IVRFX_HDL_SEE_DECLARATION" "freq_detect_out zn_wlx_freq_detect.v(12) " "HDL info at zn_wlx_freq_detect.v(12): see declaration for object \"freq_detect_out\"" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 12 0 0 } }  } 0 10499 "HDL info at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082157 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "lzw_FSK " "Elaborating entity \"lzw_FSK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1656812082173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_DIV LY_DIV:mod_a " "Elaborating entity \"LY_DIV\" for hierarchy \"LY_DIV:mod_a\"" {  } { { "lzw_FSK.v" "mod_a" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_DIV LY_DIV:mod_b " "Elaborating entity \"LY_DIV\" for hierarchy \"LY_DIV:mod_b\"" {  } { { "lzw_FSK.v" "mod_b" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wlx_modulation wlx_modulation:modulation1 " "Elaborating entity \"wlx_modulation\" for hierarchy \"wlx_modulation:modulation1\"" {  } { { "lzw_FSK.v" "modulation1" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_DIV wlx_modulation:modulation1\|LY_DIV:mod_b " "Elaborating entity \"LY_DIV\" for hierarchy \"wlx_modulation:modulation1\|LY_DIV:mod_b\"" {  } { { "wlx_modulation.v" "mod_b" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_DIV wlx_modulation:modulation1\|LY_DIV:mod_c " "Elaborating entity \"LY_DIV\" for hierarchy \"wlx_modulation:modulation1\|LY_DIV:mod_c\"" {  } { { "wlx_modulation.v" "mod_c" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_DIV wlx_modulation:modulation1\|LY_DIV:mod_d " "Elaborating entity \"LY_DIV\" for hierarchy \"wlx_modulation:modulation1\|LY_DIV:mod_d\"" {  } { { "wlx_modulation.v" "mod_d" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wlx_m_sequence wlx_modulation:modulation1\|wlx_m_sequence:m_sequence1 " "Elaborating entity \"wlx_m_sequence\" for hierarchy \"wlx_modulation:modulation1\|wlx_m_sequence:m_sequence1\"" {  } { { "wlx_modulation.v" "m_sequence1" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 16 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LY_choose wlx_modulation:modulation1\|LY_choose:LY_choose1 " "Elaborating entity \"LY_choose\" for hierarchy \"wlx_modulation:modulation1\|LY_choose:LY_choose1\"" {  } { { "wlx_modulation.v" "LY_choose1" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "wlx_sinout wlx_modulation:modulation1\|wlx_sinout:sinout1 " "Elaborating entity \"wlx_sinout\" for hierarchy \"wlx_modulation:modulation1\|wlx_sinout:sinout1\"" {  } { { "wlx_modulation.v" "sinout1" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082204 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 wlx_sinout.v(22) " "Verilog HDL assignment warning at wlx_sinout.v(22): truncated value with size 32 to match size of target (6)" {  } { { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656812082204 "|wlx_modulation|wlx_sinout:sinout1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sinewave wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1 " "Elaborating entity \"sinewave\" for hierarchy \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\"" {  } { { "wlx_sinout.v" "U1" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082204 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\"" {  } { { "sinewave.v" "altsyncram_component" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\"" {  } { { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component " "Instantiated megafunction \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file sinewave.mif " "Parameter \"init_file\" = \"sinewave.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082235 ""}  } { { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1656812082235 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ov71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ov71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ov71 " "Found entity 1: altsyncram_ov71" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1656812082298 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1656812082298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ov71 wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated " "Elaborating entity \"altsyncram_ov71\" for hierarchy \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082298 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zn_demodulation zn_demodulation:demodulation " "Elaborating entity \"zn_demodulation\" for hierarchy \"zn_demodulation:demodulation\"" {  } { { "lzw_FSK.v" "demodulation" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082298 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "data_out zn_demodulation.v(10) " "Output port \"data_out\" at zn_demodulation.v(10) has no driver" {  } { { "zn_demodulation.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_demodulation.v" 10 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1656812082298 "|lzw_FSK|zn_demodulation:demodulation"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zn_wlx_freq_detect zn_demodulation:demodulation\|zn_wlx_freq_detect:freq_detect1 " "Elaborating entity \"zn_wlx_freq_detect\" for hierarchy \"zn_demodulation:demodulation\|zn_wlx_freq_detect:freq_detect1\"" {  } { { "zn_demodulation.v" "freq_detect1" { Text "C:/Users/WLX/Desktop/Project/zn_demodulation.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082298 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 zn_wlx_freq_detect.v(40) " "Verilog HDL assignment warning at zn_wlx_freq_detect.v(40): truncated value with size 32 to match size of target (16)" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 40 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656812082298 "|zn_wlx_freq_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 zn_wlx_freq_detect.v(48) " "Verilog HDL assignment warning at zn_wlx_freq_detect.v(48): truncated value with size 32 to match size of target (16)" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656812082298 "|zn_wlx_freq_detect"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 zn_wlx_freq_detect.v(61) " "Verilog HDL assignment warning at zn_wlx_freq_detect.v(61): truncated value with size 32 to match size of target (16)" {  } { { "zn_wlx_freq_detect.v" "" { Text "C:/Users/WLX/Desktop/Project/zn_wlx_freq_detect.v" 61 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1656812082298 "|zn_wlx_freq_detect"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zn_compare zn_demodulation:demodulation\|zn_compare:compare " "Elaborating entity \"zn_compare\" for hierarchy \"zn_demodulation:demodulation\|zn_compare:compare\"" {  } { { "zn_demodulation.v" "compare" { Text "C:/Users/WLX/Desktop/Project/zn_demodulation.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1656812082298 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[0\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[1\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 54 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[2\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 74 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[3\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 94 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[4\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 114 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[5\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 134 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[6\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 154 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[7\] " "Synthesized away node \"wlx_modulation:modulation1\|wlx_sinout:sinout1\|sinewave:U1\|altsyncram:altsyncram_component\|altsyncram_ov71:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_ov71.tdf" "" { Text "C:/Users/WLX/Desktop/Project/db/altsyncram_ov71.tdf" 174 2 0 } } { "altsyncram.tdf" "" { Text "d:/alter/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } } { "sinewave.v" "" { Text "C:/Users/WLX/Desktop/Project/sinewave.v" 81 0 0 } } { "wlx_sinout.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_sinout.v" 24 0 0 } } { "wlx_modulation.v" "" { Text "C:/Users/WLX/Desktop/Project/wlx_modulation.v" 18 0 0 } } { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 16 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082360 "|lzw_FSK|wlx_modulation:modulation1|wlx_sinout:sinout1|sinewave:U1|altsyncram:altsyncram_component|altsyncram_ov71:auto_generated|ram_block1a7"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Quartus II" 0 -1 1656812082360 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Quartus II" 0 -1 1656812082360 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "data_out GND " "Pin \"data_out\" is stuck at GND" {  } { { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 8 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1656812082516 "|lzw_FSK|data_out"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1656812082516 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "79 " "79 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1656812082532 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1656812082641 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082641 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "clk " "No output dependent on input pin \"clk\"" {  } { { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 6 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082672 "|lzw_FSK|clk"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "rst " "No output dependent on input pin \"rst\"" {  } { { "lzw_FSK.v" "" { Text "C:/Users/WLX/Desktop/Project/lzw_FSK.v" 7 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1656812082672 "|lzw_FSK|rst"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1656812082672 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3 " "Implemented 3 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Implemented 2 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1656812082688 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1656812082688 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1656812082688 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4604 " "Peak virtual memory: 4604 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1656812082719 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jul 03 09:34:42 2022 " "Processing ended: Sun Jul 03 09:34:42 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1656812082719 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1656812082719 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1656812082719 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1656812082719 ""}
