
gps_wb55ce_msc.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000013c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0001e218  08000140  08000140  00001140  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00002ad8  0801e358  0801e358  0001f358  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08020e30  08020e30  00021e30  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08020e38  08020e38  00021e38  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  08020e3c  08020e3c  00021e3c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         000002f8  20000008  08020e40  00022008  2**3
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          0000b3f4  20000300  08021138  00022300  2**3
                  ALLOC
  8 ._user_heap_stack 00000604  2000b6f4  08021138  000226f4  2**0
                  ALLOC
  9 .ARM.attributes 00000030  00000000  00000000  00022300  2**0
                  CONTENTS, READONLY
 10 .debug_info   000441aa  00000000  00000000  00022330  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 00009165  00000000  00000000  000664da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00003598  00000000  00000000  0006f640  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 000028f4  00000000  00000000  00072bd8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  00031954  00000000  00000000  000754cc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   00043589  00000000  00000000  000a6e20  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0010f35b  00000000  00000000  000ea3a9  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001f9704  2**0
                  CONTENTS, READONLY
 18 .debug_frame  0000fa58  00000000  00000000  001f9748  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 0000007e  00000000  00000000  002091a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000140 <__do_global_dtors_aux>:
 8000140:	b510      	push	{r4, lr}
 8000142:	4c05      	ldr	r4, [pc, #20]	@ (8000158 <__do_global_dtors_aux+0x18>)
 8000144:	7823      	ldrb	r3, [r4, #0]
 8000146:	b933      	cbnz	r3, 8000156 <__do_global_dtors_aux+0x16>
 8000148:	4b04      	ldr	r3, [pc, #16]	@ (800015c <__do_global_dtors_aux+0x1c>)
 800014a:	b113      	cbz	r3, 8000152 <__do_global_dtors_aux+0x12>
 800014c:	4804      	ldr	r0, [pc, #16]	@ (8000160 <__do_global_dtors_aux+0x20>)
 800014e:	f3af 8000 	nop.w
 8000152:	2301      	movs	r3, #1
 8000154:	7023      	strb	r3, [r4, #0]
 8000156:	bd10      	pop	{r4, pc}
 8000158:	20000300 	.word	0x20000300
 800015c:	00000000 	.word	0x00000000
 8000160:	0801e340 	.word	0x0801e340

08000164 <frame_dummy>:
 8000164:	b508      	push	{r3, lr}
 8000166:	4b03      	ldr	r3, [pc, #12]	@ (8000174 <frame_dummy+0x10>)
 8000168:	b11b      	cbz	r3, 8000172 <frame_dummy+0xe>
 800016a:	4903      	ldr	r1, [pc, #12]	@ (8000178 <frame_dummy+0x14>)
 800016c:	4803      	ldr	r0, [pc, #12]	@ (800017c <frame_dummy+0x18>)
 800016e:	f3af 8000 	nop.w
 8000172:	bd08      	pop	{r3, pc}
 8000174:	00000000 	.word	0x00000000
 8000178:	20000304 	.word	0x20000304
 800017c:	0801e340 	.word	0x0801e340

08000180 <memchr>:
 8000180:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000184:	2a10      	cmp	r2, #16
 8000186:	db2b      	blt.n	80001e0 <memchr+0x60>
 8000188:	f010 0f07 	tst.w	r0, #7
 800018c:	d008      	beq.n	80001a0 <memchr+0x20>
 800018e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000192:	3a01      	subs	r2, #1
 8000194:	428b      	cmp	r3, r1
 8000196:	d02d      	beq.n	80001f4 <memchr+0x74>
 8000198:	f010 0f07 	tst.w	r0, #7
 800019c:	b342      	cbz	r2, 80001f0 <memchr+0x70>
 800019e:	d1f6      	bne.n	800018e <memchr+0xe>
 80001a0:	b4f0      	push	{r4, r5, r6, r7}
 80001a2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001a6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001aa:	f022 0407 	bic.w	r4, r2, #7
 80001ae:	f07f 0700 	mvns.w	r7, #0
 80001b2:	2300      	movs	r3, #0
 80001b4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 80001b8:	3c08      	subs	r4, #8
 80001ba:	ea85 0501 	eor.w	r5, r5, r1
 80001be:	ea86 0601 	eor.w	r6, r6, r1
 80001c2:	fa85 f547 	uadd8	r5, r5, r7
 80001c6:	faa3 f587 	sel	r5, r3, r7
 80001ca:	fa86 f647 	uadd8	r6, r6, r7
 80001ce:	faa5 f687 	sel	r6, r5, r7
 80001d2:	b98e      	cbnz	r6, 80001f8 <memchr+0x78>
 80001d4:	d1ee      	bne.n	80001b4 <memchr+0x34>
 80001d6:	bcf0      	pop	{r4, r5, r6, r7}
 80001d8:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001dc:	f002 0207 	and.w	r2, r2, #7
 80001e0:	b132      	cbz	r2, 80001f0 <memchr+0x70>
 80001e2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e6:	3a01      	subs	r2, #1
 80001e8:	ea83 0301 	eor.w	r3, r3, r1
 80001ec:	b113      	cbz	r3, 80001f4 <memchr+0x74>
 80001ee:	d1f8      	bne.n	80001e2 <memchr+0x62>
 80001f0:	2000      	movs	r0, #0
 80001f2:	4770      	bx	lr
 80001f4:	3801      	subs	r0, #1
 80001f6:	4770      	bx	lr
 80001f8:	2d00      	cmp	r5, #0
 80001fa:	bf06      	itte	eq
 80001fc:	4635      	moveq	r5, r6
 80001fe:	3803      	subeq	r0, #3
 8000200:	3807      	subne	r0, #7
 8000202:	f015 0f01 	tst.w	r5, #1
 8000206:	d107      	bne.n	8000218 <memchr+0x98>
 8000208:	3001      	adds	r0, #1
 800020a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800020e:	bf02      	ittt	eq
 8000210:	3001      	addeq	r0, #1
 8000212:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000216:	3001      	addeq	r0, #1
 8000218:	bcf0      	pop	{r4, r5, r6, r7}
 800021a:	3801      	subs	r0, #1
 800021c:	4770      	bx	lr
 800021e:	bf00      	nop

08000220 <strlen>:
 8000220:	4603      	mov	r3, r0
 8000222:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000226:	2a00      	cmp	r2, #0
 8000228:	d1fb      	bne.n	8000222 <strlen+0x2>
 800022a:	1a18      	subs	r0, r3, r0
 800022c:	3801      	subs	r0, #1
 800022e:	4770      	bx	lr

08000230 <__aeabi_drsub>:
 8000230:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000234:	e002      	b.n	800023c <__adddf3>
 8000236:	bf00      	nop

08000238 <__aeabi_dsub>:
 8000238:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800023c <__adddf3>:
 800023c:	b530      	push	{r4, r5, lr}
 800023e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000242:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000246:	ea94 0f05 	teq	r4, r5
 800024a:	bf08      	it	eq
 800024c:	ea90 0f02 	teqeq	r0, r2
 8000250:	bf1f      	itttt	ne
 8000252:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000256:	ea55 0c02 	orrsne.w	ip, r5, r2
 800025a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800025e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000262:	f000 80e2 	beq.w	800042a <__adddf3+0x1ee>
 8000266:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800026a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800026e:	bfb8      	it	lt
 8000270:	426d      	neglt	r5, r5
 8000272:	dd0c      	ble.n	800028e <__adddf3+0x52>
 8000274:	442c      	add	r4, r5
 8000276:	ea80 0202 	eor.w	r2, r0, r2
 800027a:	ea81 0303 	eor.w	r3, r1, r3
 800027e:	ea82 0000 	eor.w	r0, r2, r0
 8000282:	ea83 0101 	eor.w	r1, r3, r1
 8000286:	ea80 0202 	eor.w	r2, r0, r2
 800028a:	ea81 0303 	eor.w	r3, r1, r3
 800028e:	2d36      	cmp	r5, #54	@ 0x36
 8000290:	bf88      	it	hi
 8000292:	bd30      	pophi	{r4, r5, pc}
 8000294:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000298:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800029c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80002a0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80002a4:	d002      	beq.n	80002ac <__adddf3+0x70>
 80002a6:	4240      	negs	r0, r0
 80002a8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80002ac:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80002b0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80002b4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80002b8:	d002      	beq.n	80002c0 <__adddf3+0x84>
 80002ba:	4252      	negs	r2, r2
 80002bc:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80002c0:	ea94 0f05 	teq	r4, r5
 80002c4:	f000 80a7 	beq.w	8000416 <__adddf3+0x1da>
 80002c8:	f1a4 0401 	sub.w	r4, r4, #1
 80002cc:	f1d5 0e20 	rsbs	lr, r5, #32
 80002d0:	db0d      	blt.n	80002ee <__adddf3+0xb2>
 80002d2:	fa02 fc0e 	lsl.w	ip, r2, lr
 80002d6:	fa22 f205 	lsr.w	r2, r2, r5
 80002da:	1880      	adds	r0, r0, r2
 80002dc:	f141 0100 	adc.w	r1, r1, #0
 80002e0:	fa03 f20e 	lsl.w	r2, r3, lr
 80002e4:	1880      	adds	r0, r0, r2
 80002e6:	fa43 f305 	asr.w	r3, r3, r5
 80002ea:	4159      	adcs	r1, r3
 80002ec:	e00e      	b.n	800030c <__adddf3+0xd0>
 80002ee:	f1a5 0520 	sub.w	r5, r5, #32
 80002f2:	f10e 0e20 	add.w	lr, lr, #32
 80002f6:	2a01      	cmp	r2, #1
 80002f8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80002fc:	bf28      	it	cs
 80002fe:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000302:	fa43 f305 	asr.w	r3, r3, r5
 8000306:	18c0      	adds	r0, r0, r3
 8000308:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800030c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000310:	d507      	bpl.n	8000322 <__adddf3+0xe6>
 8000312:	f04f 0e00 	mov.w	lr, #0
 8000316:	f1dc 0c00 	rsbs	ip, ip, #0
 800031a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800031e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000322:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000326:	d31b      	bcc.n	8000360 <__adddf3+0x124>
 8000328:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800032c:	d30c      	bcc.n	8000348 <__adddf3+0x10c>
 800032e:	0849      	lsrs	r1, r1, #1
 8000330:	ea5f 0030 	movs.w	r0, r0, rrx
 8000334:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000338:	f104 0401 	add.w	r4, r4, #1
 800033c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000340:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000344:	f080 809a 	bcs.w	800047c <__adddf3+0x240>
 8000348:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800034c:	bf08      	it	eq
 800034e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000352:	f150 0000 	adcs.w	r0, r0, #0
 8000356:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800035a:	ea41 0105 	orr.w	r1, r1, r5
 800035e:	bd30      	pop	{r4, r5, pc}
 8000360:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000364:	4140      	adcs	r0, r0
 8000366:	eb41 0101 	adc.w	r1, r1, r1
 800036a:	3c01      	subs	r4, #1
 800036c:	bf28      	it	cs
 800036e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000372:	d2e9      	bcs.n	8000348 <__adddf3+0x10c>
 8000374:	f091 0f00 	teq	r1, #0
 8000378:	bf04      	itt	eq
 800037a:	4601      	moveq	r1, r0
 800037c:	2000      	moveq	r0, #0
 800037e:	fab1 f381 	clz	r3, r1
 8000382:	bf08      	it	eq
 8000384:	3320      	addeq	r3, #32
 8000386:	f1a3 030b 	sub.w	r3, r3, #11
 800038a:	f1b3 0220 	subs.w	r2, r3, #32
 800038e:	da0c      	bge.n	80003aa <__adddf3+0x16e>
 8000390:	320c      	adds	r2, #12
 8000392:	dd08      	ble.n	80003a6 <__adddf3+0x16a>
 8000394:	f102 0c14 	add.w	ip, r2, #20
 8000398:	f1c2 020c 	rsb	r2, r2, #12
 800039c:	fa01 f00c 	lsl.w	r0, r1, ip
 80003a0:	fa21 f102 	lsr.w	r1, r1, r2
 80003a4:	e00c      	b.n	80003c0 <__adddf3+0x184>
 80003a6:	f102 0214 	add.w	r2, r2, #20
 80003aa:	bfd8      	it	le
 80003ac:	f1c2 0c20 	rsble	ip, r2, #32
 80003b0:	fa01 f102 	lsl.w	r1, r1, r2
 80003b4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80003b8:	bfdc      	itt	le
 80003ba:	ea41 010c 	orrle.w	r1, r1, ip
 80003be:	4090      	lslle	r0, r2
 80003c0:	1ae4      	subs	r4, r4, r3
 80003c2:	bfa2      	ittt	ge
 80003c4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80003c8:	4329      	orrge	r1, r5
 80003ca:	bd30      	popge	{r4, r5, pc}
 80003cc:	ea6f 0404 	mvn.w	r4, r4
 80003d0:	3c1f      	subs	r4, #31
 80003d2:	da1c      	bge.n	800040e <__adddf3+0x1d2>
 80003d4:	340c      	adds	r4, #12
 80003d6:	dc0e      	bgt.n	80003f6 <__adddf3+0x1ba>
 80003d8:	f104 0414 	add.w	r4, r4, #20
 80003dc:	f1c4 0220 	rsb	r2, r4, #32
 80003e0:	fa20 f004 	lsr.w	r0, r0, r4
 80003e4:	fa01 f302 	lsl.w	r3, r1, r2
 80003e8:	ea40 0003 	orr.w	r0, r0, r3
 80003ec:	fa21 f304 	lsr.w	r3, r1, r4
 80003f0:	ea45 0103 	orr.w	r1, r5, r3
 80003f4:	bd30      	pop	{r4, r5, pc}
 80003f6:	f1c4 040c 	rsb	r4, r4, #12
 80003fa:	f1c4 0220 	rsb	r2, r4, #32
 80003fe:	fa20 f002 	lsr.w	r0, r0, r2
 8000402:	fa01 f304 	lsl.w	r3, r1, r4
 8000406:	ea40 0003 	orr.w	r0, r0, r3
 800040a:	4629      	mov	r1, r5
 800040c:	bd30      	pop	{r4, r5, pc}
 800040e:	fa21 f004 	lsr.w	r0, r1, r4
 8000412:	4629      	mov	r1, r5
 8000414:	bd30      	pop	{r4, r5, pc}
 8000416:	f094 0f00 	teq	r4, #0
 800041a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800041e:	bf06      	itte	eq
 8000420:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000424:	3401      	addeq	r4, #1
 8000426:	3d01      	subne	r5, #1
 8000428:	e74e      	b.n	80002c8 <__adddf3+0x8c>
 800042a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800042e:	bf18      	it	ne
 8000430:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000434:	d029      	beq.n	800048a <__adddf3+0x24e>
 8000436:	ea94 0f05 	teq	r4, r5
 800043a:	bf08      	it	eq
 800043c:	ea90 0f02 	teqeq	r0, r2
 8000440:	d005      	beq.n	800044e <__adddf3+0x212>
 8000442:	ea54 0c00 	orrs.w	ip, r4, r0
 8000446:	bf04      	itt	eq
 8000448:	4619      	moveq	r1, r3
 800044a:	4610      	moveq	r0, r2
 800044c:	bd30      	pop	{r4, r5, pc}
 800044e:	ea91 0f03 	teq	r1, r3
 8000452:	bf1e      	ittt	ne
 8000454:	2100      	movne	r1, #0
 8000456:	2000      	movne	r0, #0
 8000458:	bd30      	popne	{r4, r5, pc}
 800045a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800045e:	d105      	bne.n	800046c <__adddf3+0x230>
 8000460:	0040      	lsls	r0, r0, #1
 8000462:	4149      	adcs	r1, r1
 8000464:	bf28      	it	cs
 8000466:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800046a:	bd30      	pop	{r4, r5, pc}
 800046c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000470:	bf3c      	itt	cc
 8000472:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000476:	bd30      	popcc	{r4, r5, pc}
 8000478:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800047c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000480:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000484:	f04f 0000 	mov.w	r0, #0
 8000488:	bd30      	pop	{r4, r5, pc}
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf1a      	itte	ne
 8000490:	4619      	movne	r1, r3
 8000492:	4610      	movne	r0, r2
 8000494:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000498:	bf1c      	itt	ne
 800049a:	460b      	movne	r3, r1
 800049c:	4602      	movne	r2, r0
 800049e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80004a2:	bf06      	itte	eq
 80004a4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80004a8:	ea91 0f03 	teqeq	r1, r3
 80004ac:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80004b0:	bd30      	pop	{r4, r5, pc}
 80004b2:	bf00      	nop

080004b4 <__aeabi_ui2d>:
 80004b4:	f090 0f00 	teq	r0, #0
 80004b8:	bf04      	itt	eq
 80004ba:	2100      	moveq	r1, #0
 80004bc:	4770      	bxeq	lr
 80004be:	b530      	push	{r4, r5, lr}
 80004c0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004c4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004c8:	f04f 0500 	mov.w	r5, #0
 80004cc:	f04f 0100 	mov.w	r1, #0
 80004d0:	e750      	b.n	8000374 <__adddf3+0x138>
 80004d2:	bf00      	nop

080004d4 <__aeabi_i2d>:
 80004d4:	f090 0f00 	teq	r0, #0
 80004d8:	bf04      	itt	eq
 80004da:	2100      	moveq	r1, #0
 80004dc:	4770      	bxeq	lr
 80004de:	b530      	push	{r4, r5, lr}
 80004e0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80004e4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80004e8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80004ec:	bf48      	it	mi
 80004ee:	4240      	negmi	r0, r0
 80004f0:	f04f 0100 	mov.w	r1, #0
 80004f4:	e73e      	b.n	8000374 <__adddf3+0x138>
 80004f6:	bf00      	nop

080004f8 <__aeabi_f2d>:
 80004f8:	0042      	lsls	r2, r0, #1
 80004fa:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80004fe:	ea4f 0131 	mov.w	r1, r1, rrx
 8000502:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000506:	bf1f      	itttt	ne
 8000508:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800050c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000510:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000514:	4770      	bxne	lr
 8000516:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800051a:	bf08      	it	eq
 800051c:	4770      	bxeq	lr
 800051e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000522:	bf04      	itt	eq
 8000524:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000528:	4770      	bxeq	lr
 800052a:	b530      	push	{r4, r5, lr}
 800052c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000530:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000534:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000538:	e71c      	b.n	8000374 <__adddf3+0x138>
 800053a:	bf00      	nop

0800053c <__aeabi_ul2d>:
 800053c:	ea50 0201 	orrs.w	r2, r0, r1
 8000540:	bf08      	it	eq
 8000542:	4770      	bxeq	lr
 8000544:	b530      	push	{r4, r5, lr}
 8000546:	f04f 0500 	mov.w	r5, #0
 800054a:	e00a      	b.n	8000562 <__aeabi_l2d+0x16>

0800054c <__aeabi_l2d>:
 800054c:	ea50 0201 	orrs.w	r2, r0, r1
 8000550:	bf08      	it	eq
 8000552:	4770      	bxeq	lr
 8000554:	b530      	push	{r4, r5, lr}
 8000556:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800055a:	d502      	bpl.n	8000562 <__aeabi_l2d+0x16>
 800055c:	4240      	negs	r0, r0
 800055e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000562:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000566:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800056a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800056e:	f43f aed8 	beq.w	8000322 <__adddf3+0xe6>
 8000572:	f04f 0203 	mov.w	r2, #3
 8000576:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800057a:	bf18      	it	ne
 800057c:	3203      	addne	r2, #3
 800057e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000582:	bf18      	it	ne
 8000584:	3203      	addne	r2, #3
 8000586:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800058a:	f1c2 0320 	rsb	r3, r2, #32
 800058e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000592:	fa20 f002 	lsr.w	r0, r0, r2
 8000596:	fa01 fe03 	lsl.w	lr, r1, r3
 800059a:	ea40 000e 	orr.w	r0, r0, lr
 800059e:	fa21 f102 	lsr.w	r1, r1, r2
 80005a2:	4414      	add	r4, r2
 80005a4:	e6bd      	b.n	8000322 <__adddf3+0xe6>
 80005a6:	bf00      	nop

080005a8 <__aeabi_dmul>:
 80005a8:	b570      	push	{r4, r5, r6, lr}
 80005aa:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80005ae:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80005b2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80005b6:	bf1d      	ittte	ne
 80005b8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80005bc:	ea94 0f0c 	teqne	r4, ip
 80005c0:	ea95 0f0c 	teqne	r5, ip
 80005c4:	f000 f8de 	bleq	8000784 <__aeabi_dmul+0x1dc>
 80005c8:	442c      	add	r4, r5
 80005ca:	ea81 0603 	eor.w	r6, r1, r3
 80005ce:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 80005d2:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 80005d6:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 80005da:	bf18      	it	ne
 80005dc:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80005e0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005e4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80005e8:	d038      	beq.n	800065c <__aeabi_dmul+0xb4>
 80005ea:	fba0 ce02 	umull	ip, lr, r0, r2
 80005ee:	f04f 0500 	mov.w	r5, #0
 80005f2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80005f6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80005fa:	fbe0 e503 	umlal	lr, r5, r0, r3
 80005fe:	f04f 0600 	mov.w	r6, #0
 8000602:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000606:	f09c 0f00 	teq	ip, #0
 800060a:	bf18      	it	ne
 800060c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000610:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000614:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000618:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800061c:	d204      	bcs.n	8000628 <__aeabi_dmul+0x80>
 800061e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000622:	416d      	adcs	r5, r5
 8000624:	eb46 0606 	adc.w	r6, r6, r6
 8000628:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800062c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000630:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000634:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000638:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800063c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000640:	bf88      	it	hi
 8000642:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000646:	d81e      	bhi.n	8000686 <__aeabi_dmul+0xde>
 8000648:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800064c:	bf08      	it	eq
 800064e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000652:	f150 0000 	adcs.w	r0, r0, #0
 8000656:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800065a:	bd70      	pop	{r4, r5, r6, pc}
 800065c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000660:	ea46 0101 	orr.w	r1, r6, r1
 8000664:	ea40 0002 	orr.w	r0, r0, r2
 8000668:	ea81 0103 	eor.w	r1, r1, r3
 800066c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000670:	bfc2      	ittt	gt
 8000672:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000676:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800067a:	bd70      	popgt	{r4, r5, r6, pc}
 800067c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000680:	f04f 0e00 	mov.w	lr, #0
 8000684:	3c01      	subs	r4, #1
 8000686:	f300 80ab 	bgt.w	80007e0 <__aeabi_dmul+0x238>
 800068a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800068e:	bfde      	ittt	le
 8000690:	2000      	movle	r0, #0
 8000692:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000696:	bd70      	pople	{r4, r5, r6, pc}
 8000698:	f1c4 0400 	rsb	r4, r4, #0
 800069c:	3c20      	subs	r4, #32
 800069e:	da35      	bge.n	800070c <__aeabi_dmul+0x164>
 80006a0:	340c      	adds	r4, #12
 80006a2:	dc1b      	bgt.n	80006dc <__aeabi_dmul+0x134>
 80006a4:	f104 0414 	add.w	r4, r4, #20
 80006a8:	f1c4 0520 	rsb	r5, r4, #32
 80006ac:	fa00 f305 	lsl.w	r3, r0, r5
 80006b0:	fa20 f004 	lsr.w	r0, r0, r4
 80006b4:	fa01 f205 	lsl.w	r2, r1, r5
 80006b8:	ea40 0002 	orr.w	r0, r0, r2
 80006bc:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80006c0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80006c4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006c8:	fa21 f604 	lsr.w	r6, r1, r4
 80006cc:	eb42 0106 	adc.w	r1, r2, r6
 80006d0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80006d4:	bf08      	it	eq
 80006d6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80006da:	bd70      	pop	{r4, r5, r6, pc}
 80006dc:	f1c4 040c 	rsb	r4, r4, #12
 80006e0:	f1c4 0520 	rsb	r5, r4, #32
 80006e4:	fa00 f304 	lsl.w	r3, r0, r4
 80006e8:	fa20 f005 	lsr.w	r0, r0, r5
 80006ec:	fa01 f204 	lsl.w	r2, r1, r4
 80006f0:	ea40 0002 	orr.w	r0, r0, r2
 80006f4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006f8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80006fc:	f141 0100 	adc.w	r1, r1, #0
 8000700:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000704:	bf08      	it	eq
 8000706:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800070a:	bd70      	pop	{r4, r5, r6, pc}
 800070c:	f1c4 0520 	rsb	r5, r4, #32
 8000710:	fa00 f205 	lsl.w	r2, r0, r5
 8000714:	ea4e 0e02 	orr.w	lr, lr, r2
 8000718:	fa20 f304 	lsr.w	r3, r0, r4
 800071c:	fa01 f205 	lsl.w	r2, r1, r5
 8000720:	ea43 0302 	orr.w	r3, r3, r2
 8000724:	fa21 f004 	lsr.w	r0, r1, r4
 8000728:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800072c:	fa21 f204 	lsr.w	r2, r1, r4
 8000730:	ea20 0002 	bic.w	r0, r0, r2
 8000734:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000738:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800073c:	bf08      	it	eq
 800073e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000742:	bd70      	pop	{r4, r5, r6, pc}
 8000744:	f094 0f00 	teq	r4, #0
 8000748:	d10f      	bne.n	800076a <__aeabi_dmul+0x1c2>
 800074a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800074e:	0040      	lsls	r0, r0, #1
 8000750:	eb41 0101 	adc.w	r1, r1, r1
 8000754:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000758:	bf08      	it	eq
 800075a:	3c01      	subeq	r4, #1
 800075c:	d0f7      	beq.n	800074e <__aeabi_dmul+0x1a6>
 800075e:	ea41 0106 	orr.w	r1, r1, r6
 8000762:	f095 0f00 	teq	r5, #0
 8000766:	bf18      	it	ne
 8000768:	4770      	bxne	lr
 800076a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800076e:	0052      	lsls	r2, r2, #1
 8000770:	eb43 0303 	adc.w	r3, r3, r3
 8000774:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000778:	bf08      	it	eq
 800077a:	3d01      	subeq	r5, #1
 800077c:	d0f7      	beq.n	800076e <__aeabi_dmul+0x1c6>
 800077e:	ea43 0306 	orr.w	r3, r3, r6
 8000782:	4770      	bx	lr
 8000784:	ea94 0f0c 	teq	r4, ip
 8000788:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800078c:	bf18      	it	ne
 800078e:	ea95 0f0c 	teqne	r5, ip
 8000792:	d00c      	beq.n	80007ae <__aeabi_dmul+0x206>
 8000794:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000798:	bf18      	it	ne
 800079a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800079e:	d1d1      	bne.n	8000744 <__aeabi_dmul+0x19c>
 80007a0:	ea81 0103 	eor.w	r1, r1, r3
 80007a4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007a8:	f04f 0000 	mov.w	r0, #0
 80007ac:	bd70      	pop	{r4, r5, r6, pc}
 80007ae:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007b2:	bf06      	itte	eq
 80007b4:	4610      	moveq	r0, r2
 80007b6:	4619      	moveq	r1, r3
 80007b8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007bc:	d019      	beq.n	80007f2 <__aeabi_dmul+0x24a>
 80007be:	ea94 0f0c 	teq	r4, ip
 80007c2:	d102      	bne.n	80007ca <__aeabi_dmul+0x222>
 80007c4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80007c8:	d113      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007ca:	ea95 0f0c 	teq	r5, ip
 80007ce:	d105      	bne.n	80007dc <__aeabi_dmul+0x234>
 80007d0:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 80007d4:	bf1c      	itt	ne
 80007d6:	4610      	movne	r0, r2
 80007d8:	4619      	movne	r1, r3
 80007da:	d10a      	bne.n	80007f2 <__aeabi_dmul+0x24a>
 80007dc:	ea81 0103 	eor.w	r1, r1, r3
 80007e0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007e4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007e8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80007ec:	f04f 0000 	mov.w	r0, #0
 80007f0:	bd70      	pop	{r4, r5, r6, pc}
 80007f2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80007f6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80007fa:	bd70      	pop	{r4, r5, r6, pc}

080007fc <__aeabi_ddiv>:
 80007fc:	b570      	push	{r4, r5, r6, lr}
 80007fe:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000802:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000806:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800080a:	bf1d      	ittte	ne
 800080c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000810:	ea94 0f0c 	teqne	r4, ip
 8000814:	ea95 0f0c 	teqne	r5, ip
 8000818:	f000 f8a7 	bleq	800096a <__aeabi_ddiv+0x16e>
 800081c:	eba4 0405 	sub.w	r4, r4, r5
 8000820:	ea81 0e03 	eor.w	lr, r1, r3
 8000824:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000828:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800082c:	f000 8088 	beq.w	8000940 <__aeabi_ddiv+0x144>
 8000830:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000834:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000838:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800083c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000840:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000844:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000848:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800084c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000850:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000854:	429d      	cmp	r5, r3
 8000856:	bf08      	it	eq
 8000858:	4296      	cmpeq	r6, r2
 800085a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800085e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000862:	d202      	bcs.n	800086a <__aeabi_ddiv+0x6e>
 8000864:	085b      	lsrs	r3, r3, #1
 8000866:	ea4f 0232 	mov.w	r2, r2, rrx
 800086a:	1ab6      	subs	r6, r6, r2
 800086c:	eb65 0503 	sbc.w	r5, r5, r3
 8000870:	085b      	lsrs	r3, r3, #1
 8000872:	ea4f 0232 	mov.w	r2, r2, rrx
 8000876:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800087a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800087e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000882:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000886:	bf22      	ittt	cs
 8000888:	1ab6      	subcs	r6, r6, r2
 800088a:	4675      	movcs	r5, lr
 800088c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000890:	085b      	lsrs	r3, r3, #1
 8000892:	ea4f 0232 	mov.w	r2, r2, rrx
 8000896:	ebb6 0e02 	subs.w	lr, r6, r2
 800089a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800089e:	bf22      	ittt	cs
 80008a0:	1ab6      	subcs	r6, r6, r2
 80008a2:	4675      	movcs	r5, lr
 80008a4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80008a8:	085b      	lsrs	r3, r3, #1
 80008aa:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80008b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008b6:	bf22      	ittt	cs
 80008b8:	1ab6      	subcs	r6, r6, r2
 80008ba:	4675      	movcs	r5, lr
 80008bc:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80008c0:	085b      	lsrs	r3, r3, #1
 80008c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008ce:	bf22      	ittt	cs
 80008d0:	1ab6      	subcs	r6, r6, r2
 80008d2:	4675      	movcs	r5, lr
 80008d4:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 80008d8:	ea55 0e06 	orrs.w	lr, r5, r6
 80008dc:	d018      	beq.n	8000910 <__aeabi_ddiv+0x114>
 80008de:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80008e2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80008e6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80008ea:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80008ee:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80008f2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80008f6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80008fa:	d1c0      	bne.n	800087e <__aeabi_ddiv+0x82>
 80008fc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000900:	d10b      	bne.n	800091a <__aeabi_ddiv+0x11e>
 8000902:	ea41 0100 	orr.w	r1, r1, r0
 8000906:	f04f 0000 	mov.w	r0, #0
 800090a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800090e:	e7b6      	b.n	800087e <__aeabi_ddiv+0x82>
 8000910:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000914:	bf04      	itt	eq
 8000916:	4301      	orreq	r1, r0
 8000918:	2000      	moveq	r0, #0
 800091a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800091e:	bf88      	it	hi
 8000920:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000924:	f63f aeaf 	bhi.w	8000686 <__aeabi_dmul+0xde>
 8000928:	ebb5 0c03 	subs.w	ip, r5, r3
 800092c:	bf04      	itt	eq
 800092e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000932:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000936:	f150 0000 	adcs.w	r0, r0, #0
 800093a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800093e:	bd70      	pop	{r4, r5, r6, pc}
 8000940:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000944:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000948:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800094c:	bfc2      	ittt	gt
 800094e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000952:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000956:	bd70      	popgt	{r4, r5, r6, pc}
 8000958:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800095c:	f04f 0e00 	mov.w	lr, #0
 8000960:	3c01      	subs	r4, #1
 8000962:	e690      	b.n	8000686 <__aeabi_dmul+0xde>
 8000964:	ea45 0e06 	orr.w	lr, r5, r6
 8000968:	e68d      	b.n	8000686 <__aeabi_dmul+0xde>
 800096a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800096e:	ea94 0f0c 	teq	r4, ip
 8000972:	bf08      	it	eq
 8000974:	ea95 0f0c 	teqeq	r5, ip
 8000978:	f43f af3b 	beq.w	80007f2 <__aeabi_dmul+0x24a>
 800097c:	ea94 0f0c 	teq	r4, ip
 8000980:	d10a      	bne.n	8000998 <__aeabi_ddiv+0x19c>
 8000982:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000986:	f47f af34 	bne.w	80007f2 <__aeabi_dmul+0x24a>
 800098a:	ea95 0f0c 	teq	r5, ip
 800098e:	f47f af25 	bne.w	80007dc <__aeabi_dmul+0x234>
 8000992:	4610      	mov	r0, r2
 8000994:	4619      	mov	r1, r3
 8000996:	e72c      	b.n	80007f2 <__aeabi_dmul+0x24a>
 8000998:	ea95 0f0c 	teq	r5, ip
 800099c:	d106      	bne.n	80009ac <__aeabi_ddiv+0x1b0>
 800099e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80009a2:	f43f aefd 	beq.w	80007a0 <__aeabi_dmul+0x1f8>
 80009a6:	4610      	mov	r0, r2
 80009a8:	4619      	mov	r1, r3
 80009aa:	e722      	b.n	80007f2 <__aeabi_dmul+0x24a>
 80009ac:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80009b0:	bf18      	it	ne
 80009b2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80009b6:	f47f aec5 	bne.w	8000744 <__aeabi_dmul+0x19c>
 80009ba:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80009be:	f47f af0d 	bne.w	80007dc <__aeabi_dmul+0x234>
 80009c2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80009c6:	f47f aeeb 	bne.w	80007a0 <__aeabi_dmul+0x1f8>
 80009ca:	e712      	b.n	80007f2 <__aeabi_dmul+0x24a>

080009cc <__gedf2>:
 80009cc:	f04f 3cff 	mov.w	ip, #4294967295
 80009d0:	e006      	b.n	80009e0 <__cmpdf2+0x4>
 80009d2:	bf00      	nop

080009d4 <__ledf2>:
 80009d4:	f04f 0c01 	mov.w	ip, #1
 80009d8:	e002      	b.n	80009e0 <__cmpdf2+0x4>
 80009da:	bf00      	nop

080009dc <__cmpdf2>:
 80009dc:	f04f 0c01 	mov.w	ip, #1
 80009e0:	f84d cd04 	str.w	ip, [sp, #-4]!
 80009e4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 80009e8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 80009ec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 80009f0:	bf18      	it	ne
 80009f2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 80009f6:	d01b      	beq.n	8000a30 <__cmpdf2+0x54>
 80009f8:	b001      	add	sp, #4
 80009fa:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 80009fe:	bf0c      	ite	eq
 8000a00:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a04:	ea91 0f03 	teqne	r1, r3
 8000a08:	bf02      	ittt	eq
 8000a0a:	ea90 0f02 	teqeq	r0, r2
 8000a0e:	2000      	moveq	r0, #0
 8000a10:	4770      	bxeq	lr
 8000a12:	f110 0f00 	cmn.w	r0, #0
 8000a16:	ea91 0f03 	teq	r1, r3
 8000a1a:	bf58      	it	pl
 8000a1c:	4299      	cmppl	r1, r3
 8000a1e:	bf08      	it	eq
 8000a20:	4290      	cmpeq	r0, r2
 8000a22:	bf2c      	ite	cs
 8000a24:	17d8      	asrcs	r0, r3, #31
 8000a26:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a2a:	f040 0001 	orr.w	r0, r0, #1
 8000a2e:	4770      	bx	lr
 8000a30:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a34:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a38:	d102      	bne.n	8000a40 <__cmpdf2+0x64>
 8000a3a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a3e:	d107      	bne.n	8000a50 <__cmpdf2+0x74>
 8000a40:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a44:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a48:	d1d6      	bne.n	80009f8 <__cmpdf2+0x1c>
 8000a4a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a4e:	d0d3      	beq.n	80009f8 <__cmpdf2+0x1c>
 8000a50:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000a54:	4770      	bx	lr
 8000a56:	bf00      	nop

08000a58 <__aeabi_cdrcmple>:
 8000a58:	4684      	mov	ip, r0
 8000a5a:	4610      	mov	r0, r2
 8000a5c:	4662      	mov	r2, ip
 8000a5e:	468c      	mov	ip, r1
 8000a60:	4619      	mov	r1, r3
 8000a62:	4663      	mov	r3, ip
 8000a64:	e000      	b.n	8000a68 <__aeabi_cdcmpeq>
 8000a66:	bf00      	nop

08000a68 <__aeabi_cdcmpeq>:
 8000a68:	b501      	push	{r0, lr}
 8000a6a:	f7ff ffb7 	bl	80009dc <__cmpdf2>
 8000a6e:	2800      	cmp	r0, #0
 8000a70:	bf48      	it	mi
 8000a72:	f110 0f00 	cmnmi.w	r0, #0
 8000a76:	bd01      	pop	{r0, pc}

08000a78 <__aeabi_dcmpeq>:
 8000a78:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a7c:	f7ff fff4 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a80:	bf0c      	ite	eq
 8000a82:	2001      	moveq	r0, #1
 8000a84:	2000      	movne	r0, #0
 8000a86:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a8a:	bf00      	nop

08000a8c <__aeabi_dcmplt>:
 8000a8c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000a90:	f7ff ffea 	bl	8000a68 <__aeabi_cdcmpeq>
 8000a94:	bf34      	ite	cc
 8000a96:	2001      	movcc	r0, #1
 8000a98:	2000      	movcs	r0, #0
 8000a9a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a9e:	bf00      	nop

08000aa0 <__aeabi_dcmple>:
 8000aa0:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aa4:	f7ff ffe0 	bl	8000a68 <__aeabi_cdcmpeq>
 8000aa8:	bf94      	ite	ls
 8000aaa:	2001      	movls	r0, #1
 8000aac:	2000      	movhi	r0, #0
 8000aae:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ab2:	bf00      	nop

08000ab4 <__aeabi_dcmpge>:
 8000ab4:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000ab8:	f7ff ffce 	bl	8000a58 <__aeabi_cdrcmple>
 8000abc:	bf94      	ite	ls
 8000abe:	2001      	movls	r0, #1
 8000ac0:	2000      	movhi	r0, #0
 8000ac2:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_dcmpgt>:
 8000ac8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000acc:	f7ff ffc4 	bl	8000a58 <__aeabi_cdrcmple>
 8000ad0:	bf34      	ite	cc
 8000ad2:	2001      	movcc	r0, #1
 8000ad4:	2000      	movcs	r0, #0
 8000ad6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000ada:	bf00      	nop

08000adc <__aeabi_dcmpun>:
 8000adc:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ae0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae4:	d102      	bne.n	8000aec <__aeabi_dcmpun+0x10>
 8000ae6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aea:	d10a      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000aec:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000af0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af4:	d102      	bne.n	8000afc <__aeabi_dcmpun+0x20>
 8000af6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000afa:	d102      	bne.n	8000b02 <__aeabi_dcmpun+0x26>
 8000afc:	f04f 0000 	mov.w	r0, #0
 8000b00:	4770      	bx	lr
 8000b02:	f04f 0001 	mov.w	r0, #1
 8000b06:	4770      	bx	lr

08000b08 <__aeabi_d2iz>:
 8000b08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b0c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b10:	d215      	bcs.n	8000b3e <__aeabi_d2iz+0x36>
 8000b12:	d511      	bpl.n	8000b38 <__aeabi_d2iz+0x30>
 8000b14:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b18:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b1c:	d912      	bls.n	8000b44 <__aeabi_d2iz+0x3c>
 8000b1e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b22:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b26:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b2a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b2e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b32:	bf18      	it	ne
 8000b34:	4240      	negne	r0, r0
 8000b36:	4770      	bx	lr
 8000b38:	f04f 0000 	mov.w	r0, #0
 8000b3c:	4770      	bx	lr
 8000b3e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b42:	d105      	bne.n	8000b50 <__aeabi_d2iz+0x48>
 8000b44:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000b48:	bf08      	it	eq
 8000b4a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000b4e:	4770      	bx	lr
 8000b50:	f04f 0000 	mov.w	r0, #0
 8000b54:	4770      	bx	lr
 8000b56:	bf00      	nop

08000b58 <__aeabi_d2uiz>:
 8000b58:	004a      	lsls	r2, r1, #1
 8000b5a:	d211      	bcs.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b5c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b60:	d211      	bcs.n	8000b86 <__aeabi_d2uiz+0x2e>
 8000b62:	d50d      	bpl.n	8000b80 <__aeabi_d2uiz+0x28>
 8000b64:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b68:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b6c:	d40e      	bmi.n	8000b8c <__aeabi_d2uiz+0x34>
 8000b6e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b72:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b76:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b7a:	fa23 f002 	lsr.w	r0, r3, r2
 8000b7e:	4770      	bx	lr
 8000b80:	f04f 0000 	mov.w	r0, #0
 8000b84:	4770      	bx	lr
 8000b86:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000b8a:	d102      	bne.n	8000b92 <__aeabi_d2uiz+0x3a>
 8000b8c:	f04f 30ff 	mov.w	r0, #4294967295
 8000b90:	4770      	bx	lr
 8000b92:	f04f 0000 	mov.w	r0, #0
 8000b96:	4770      	bx	lr

08000b98 <__aeabi_d2f>:
 8000b98:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b9c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000ba0:	bf24      	itt	cs
 8000ba2:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000ba6:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000baa:	d90d      	bls.n	8000bc8 <__aeabi_d2f+0x30>
 8000bac:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000bb0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000bb4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000bb8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000bbc:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000bc0:	bf08      	it	eq
 8000bc2:	f020 0001 	biceq.w	r0, r0, #1
 8000bc6:	4770      	bx	lr
 8000bc8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000bcc:	d121      	bne.n	8000c12 <__aeabi_d2f+0x7a>
 8000bce:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000bd2:	bfbc      	itt	lt
 8000bd4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000bd8:	4770      	bxlt	lr
 8000bda:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000bde:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000be2:	f1c2 0218 	rsb	r2, r2, #24
 8000be6:	f1c2 0c20 	rsb	ip, r2, #32
 8000bea:	fa10 f30c 	lsls.w	r3, r0, ip
 8000bee:	fa20 f002 	lsr.w	r0, r0, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	f040 0001 	orrne.w	r0, r0, #1
 8000bf8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bfc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c00:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c04:	ea40 000c 	orr.w	r0, r0, ip
 8000c08:	fa23 f302 	lsr.w	r3, r3, r2
 8000c0c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c10:	e7cc      	b.n	8000bac <__aeabi_d2f+0x14>
 8000c12:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c16:	d107      	bne.n	8000c28 <__aeabi_d2f+0x90>
 8000c18:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c1c:	bf1e      	ittt	ne
 8000c1e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c22:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c26:	4770      	bxne	lr
 8000c28:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c2c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000c30:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c34:	4770      	bx	lr
 8000c36:	bf00      	nop

08000c38 <__aeabi_uldivmod>:
 8000c38:	b953      	cbnz	r3, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3a:	b94a      	cbnz	r2, 8000c50 <__aeabi_uldivmod+0x18>
 8000c3c:	2900      	cmp	r1, #0
 8000c3e:	bf08      	it	eq
 8000c40:	2800      	cmpeq	r0, #0
 8000c42:	bf1c      	itt	ne
 8000c44:	f04f 31ff 	movne.w	r1, #4294967295
 8000c48:	f04f 30ff 	movne.w	r0, #4294967295
 8000c4c:	f000 b9be 	b.w	8000fcc <__aeabi_idiv0>
 8000c50:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c54:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c58:	f000 f83c 	bl	8000cd4 <__udivmoddi4>
 8000c5c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c60:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c64:	b004      	add	sp, #16
 8000c66:	4770      	bx	lr

08000c68 <__aeabi_d2lz>:
 8000c68:	b538      	push	{r3, r4, r5, lr}
 8000c6a:	2200      	movs	r2, #0
 8000c6c:	2300      	movs	r3, #0
 8000c6e:	4604      	mov	r4, r0
 8000c70:	460d      	mov	r5, r1
 8000c72:	f7ff ff0b 	bl	8000a8c <__aeabi_dcmplt>
 8000c76:	b928      	cbnz	r0, 8000c84 <__aeabi_d2lz+0x1c>
 8000c78:	4620      	mov	r0, r4
 8000c7a:	4629      	mov	r1, r5
 8000c7c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000c80:	f000 b80a 	b.w	8000c98 <__aeabi_d2ulz>
 8000c84:	4620      	mov	r0, r4
 8000c86:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000c8a:	f000 f805 	bl	8000c98 <__aeabi_d2ulz>
 8000c8e:	4240      	negs	r0, r0
 8000c90:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000c94:	bd38      	pop	{r3, r4, r5, pc}
 8000c96:	bf00      	nop

08000c98 <__aeabi_d2ulz>:
 8000c98:	b5d0      	push	{r4, r6, r7, lr}
 8000c9a:	4b0c      	ldr	r3, [pc, #48]	@ (8000ccc <__aeabi_d2ulz+0x34>)
 8000c9c:	2200      	movs	r2, #0
 8000c9e:	4606      	mov	r6, r0
 8000ca0:	460f      	mov	r7, r1
 8000ca2:	f7ff fc81 	bl	80005a8 <__aeabi_dmul>
 8000ca6:	f7ff ff57 	bl	8000b58 <__aeabi_d2uiz>
 8000caa:	4604      	mov	r4, r0
 8000cac:	f7ff fc02 	bl	80004b4 <__aeabi_ui2d>
 8000cb0:	4b07      	ldr	r3, [pc, #28]	@ (8000cd0 <__aeabi_d2ulz+0x38>)
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f7ff fc78 	bl	80005a8 <__aeabi_dmul>
 8000cb8:	4602      	mov	r2, r0
 8000cba:	460b      	mov	r3, r1
 8000cbc:	4630      	mov	r0, r6
 8000cbe:	4639      	mov	r1, r7
 8000cc0:	f7ff faba 	bl	8000238 <__aeabi_dsub>
 8000cc4:	f7ff ff48 	bl	8000b58 <__aeabi_d2uiz>
 8000cc8:	4621      	mov	r1, r4
 8000cca:	bdd0      	pop	{r4, r6, r7, pc}
 8000ccc:	3df00000 	.word	0x3df00000
 8000cd0:	41f00000 	.word	0x41f00000

08000cd4 <__udivmoddi4>:
 8000cd4:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000cd8:	9d08      	ldr	r5, [sp, #32]
 8000cda:	468e      	mov	lr, r1
 8000cdc:	4604      	mov	r4, r0
 8000cde:	4688      	mov	r8, r1
 8000ce0:	2b00      	cmp	r3, #0
 8000ce2:	d14a      	bne.n	8000d7a <__udivmoddi4+0xa6>
 8000ce4:	428a      	cmp	r2, r1
 8000ce6:	4617      	mov	r7, r2
 8000ce8:	d962      	bls.n	8000db0 <__udivmoddi4+0xdc>
 8000cea:	fab2 f682 	clz	r6, r2
 8000cee:	b14e      	cbz	r6, 8000d04 <__udivmoddi4+0x30>
 8000cf0:	f1c6 0320 	rsb	r3, r6, #32
 8000cf4:	fa01 f806 	lsl.w	r8, r1, r6
 8000cf8:	fa20 f303 	lsr.w	r3, r0, r3
 8000cfc:	40b7      	lsls	r7, r6
 8000cfe:	ea43 0808 	orr.w	r8, r3, r8
 8000d02:	40b4      	lsls	r4, r6
 8000d04:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d08:	fa1f fc87 	uxth.w	ip, r7
 8000d0c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d10:	0c23      	lsrs	r3, r4, #16
 8000d12:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d16:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d1a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d1e:	429a      	cmp	r2, r3
 8000d20:	d909      	bls.n	8000d36 <__udivmoddi4+0x62>
 8000d22:	18fb      	adds	r3, r7, r3
 8000d24:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d28:	f080 80ea 	bcs.w	8000f00 <__udivmoddi4+0x22c>
 8000d2c:	429a      	cmp	r2, r3
 8000d2e:	f240 80e7 	bls.w	8000f00 <__udivmoddi4+0x22c>
 8000d32:	3902      	subs	r1, #2
 8000d34:	443b      	add	r3, r7
 8000d36:	1a9a      	subs	r2, r3, r2
 8000d38:	b2a3      	uxth	r3, r4
 8000d3a:	fbb2 f0fe 	udiv	r0, r2, lr
 8000d3e:	fb0e 2210 	mls	r2, lr, r0, r2
 8000d42:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d46:	fb00 fc0c 	mul.w	ip, r0, ip
 8000d4a:	459c      	cmp	ip, r3
 8000d4c:	d909      	bls.n	8000d62 <__udivmoddi4+0x8e>
 8000d4e:	18fb      	adds	r3, r7, r3
 8000d50:	f100 32ff 	add.w	r2, r0, #4294967295
 8000d54:	f080 80d6 	bcs.w	8000f04 <__udivmoddi4+0x230>
 8000d58:	459c      	cmp	ip, r3
 8000d5a:	f240 80d3 	bls.w	8000f04 <__udivmoddi4+0x230>
 8000d5e:	443b      	add	r3, r7
 8000d60:	3802      	subs	r0, #2
 8000d62:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000d66:	eba3 030c 	sub.w	r3, r3, ip
 8000d6a:	2100      	movs	r1, #0
 8000d6c:	b11d      	cbz	r5, 8000d76 <__udivmoddi4+0xa2>
 8000d6e:	40f3      	lsrs	r3, r6
 8000d70:	2200      	movs	r2, #0
 8000d72:	e9c5 3200 	strd	r3, r2, [r5]
 8000d76:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000d7a:	428b      	cmp	r3, r1
 8000d7c:	d905      	bls.n	8000d8a <__udivmoddi4+0xb6>
 8000d7e:	b10d      	cbz	r5, 8000d84 <__udivmoddi4+0xb0>
 8000d80:	e9c5 0100 	strd	r0, r1, [r5]
 8000d84:	2100      	movs	r1, #0
 8000d86:	4608      	mov	r0, r1
 8000d88:	e7f5      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000d8a:	fab3 f183 	clz	r1, r3
 8000d8e:	2900      	cmp	r1, #0
 8000d90:	d146      	bne.n	8000e20 <__udivmoddi4+0x14c>
 8000d92:	4573      	cmp	r3, lr
 8000d94:	d302      	bcc.n	8000d9c <__udivmoddi4+0xc8>
 8000d96:	4282      	cmp	r2, r0
 8000d98:	f200 8105 	bhi.w	8000fa6 <__udivmoddi4+0x2d2>
 8000d9c:	1a84      	subs	r4, r0, r2
 8000d9e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000da2:	2001      	movs	r0, #1
 8000da4:	4690      	mov	r8, r2
 8000da6:	2d00      	cmp	r5, #0
 8000da8:	d0e5      	beq.n	8000d76 <__udivmoddi4+0xa2>
 8000daa:	e9c5 4800 	strd	r4, r8, [r5]
 8000dae:	e7e2      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000db0:	2a00      	cmp	r2, #0
 8000db2:	f000 8090 	beq.w	8000ed6 <__udivmoddi4+0x202>
 8000db6:	fab2 f682 	clz	r6, r2
 8000dba:	2e00      	cmp	r6, #0
 8000dbc:	f040 80a4 	bne.w	8000f08 <__udivmoddi4+0x234>
 8000dc0:	1a8a      	subs	r2, r1, r2
 8000dc2:	0c03      	lsrs	r3, r0, #16
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	b280      	uxth	r0, r0
 8000dca:	b2bc      	uxth	r4, r7
 8000dcc:	2101      	movs	r1, #1
 8000dce:	fbb2 fcfe 	udiv	ip, r2, lr
 8000dd2:	fb0e 221c 	mls	r2, lr, ip, r2
 8000dd6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000dda:	fb04 f20c 	mul.w	r2, r4, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d907      	bls.n	8000df2 <__udivmoddi4+0x11e>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000de8:	d202      	bcs.n	8000df0 <__udivmoddi4+0x11c>
 8000dea:	429a      	cmp	r2, r3
 8000dec:	f200 80e0 	bhi.w	8000fb0 <__udivmoddi4+0x2dc>
 8000df0:	46c4      	mov	ip, r8
 8000df2:	1a9b      	subs	r3, r3, r2
 8000df4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000df8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000dfc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e00:	fb02 f404 	mul.w	r4, r2, r4
 8000e04:	429c      	cmp	r4, r3
 8000e06:	d907      	bls.n	8000e18 <__udivmoddi4+0x144>
 8000e08:	18fb      	adds	r3, r7, r3
 8000e0a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e0e:	d202      	bcs.n	8000e16 <__udivmoddi4+0x142>
 8000e10:	429c      	cmp	r4, r3
 8000e12:	f200 80ca 	bhi.w	8000faa <__udivmoddi4+0x2d6>
 8000e16:	4602      	mov	r2, r0
 8000e18:	1b1b      	subs	r3, r3, r4
 8000e1a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e1e:	e7a5      	b.n	8000d6c <__udivmoddi4+0x98>
 8000e20:	f1c1 0620 	rsb	r6, r1, #32
 8000e24:	408b      	lsls	r3, r1
 8000e26:	fa22 f706 	lsr.w	r7, r2, r6
 8000e2a:	431f      	orrs	r7, r3
 8000e2c:	fa0e f401 	lsl.w	r4, lr, r1
 8000e30:	fa20 f306 	lsr.w	r3, r0, r6
 8000e34:	fa2e fe06 	lsr.w	lr, lr, r6
 8000e38:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000e3c:	4323      	orrs	r3, r4
 8000e3e:	fa00 f801 	lsl.w	r8, r0, r1
 8000e42:	fa1f fc87 	uxth.w	ip, r7
 8000e46:	fbbe f0f9 	udiv	r0, lr, r9
 8000e4a:	0c1c      	lsrs	r4, r3, #16
 8000e4c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000e50:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000e54:	fb00 fe0c 	mul.w	lr, r0, ip
 8000e58:	45a6      	cmp	lr, r4
 8000e5a:	fa02 f201 	lsl.w	r2, r2, r1
 8000e5e:	d909      	bls.n	8000e74 <__udivmoddi4+0x1a0>
 8000e60:	193c      	adds	r4, r7, r4
 8000e62:	f100 3aff 	add.w	sl, r0, #4294967295
 8000e66:	f080 809c 	bcs.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e6a:	45a6      	cmp	lr, r4
 8000e6c:	f240 8099 	bls.w	8000fa2 <__udivmoddi4+0x2ce>
 8000e70:	3802      	subs	r0, #2
 8000e72:	443c      	add	r4, r7
 8000e74:	eba4 040e 	sub.w	r4, r4, lr
 8000e78:	fa1f fe83 	uxth.w	lr, r3
 8000e7c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000e80:	fb09 4413 	mls	r4, r9, r3, r4
 8000e84:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000e88:	fb03 fc0c 	mul.w	ip, r3, ip
 8000e8c:	45a4      	cmp	ip, r4
 8000e8e:	d908      	bls.n	8000ea2 <__udivmoddi4+0x1ce>
 8000e90:	193c      	adds	r4, r7, r4
 8000e92:	f103 3eff 	add.w	lr, r3, #4294967295
 8000e96:	f080 8082 	bcs.w	8000f9e <__udivmoddi4+0x2ca>
 8000e9a:	45a4      	cmp	ip, r4
 8000e9c:	d97f      	bls.n	8000f9e <__udivmoddi4+0x2ca>
 8000e9e:	3b02      	subs	r3, #2
 8000ea0:	443c      	add	r4, r7
 8000ea2:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000ea6:	eba4 040c 	sub.w	r4, r4, ip
 8000eaa:	fba0 ec02 	umull	lr, ip, r0, r2
 8000eae:	4564      	cmp	r4, ip
 8000eb0:	4673      	mov	r3, lr
 8000eb2:	46e1      	mov	r9, ip
 8000eb4:	d362      	bcc.n	8000f7c <__udivmoddi4+0x2a8>
 8000eb6:	d05f      	beq.n	8000f78 <__udivmoddi4+0x2a4>
 8000eb8:	b15d      	cbz	r5, 8000ed2 <__udivmoddi4+0x1fe>
 8000eba:	ebb8 0203 	subs.w	r2, r8, r3
 8000ebe:	eb64 0409 	sbc.w	r4, r4, r9
 8000ec2:	fa04 f606 	lsl.w	r6, r4, r6
 8000ec6:	fa22 f301 	lsr.w	r3, r2, r1
 8000eca:	431e      	orrs	r6, r3
 8000ecc:	40cc      	lsrs	r4, r1
 8000ece:	e9c5 6400 	strd	r6, r4, [r5]
 8000ed2:	2100      	movs	r1, #0
 8000ed4:	e74f      	b.n	8000d76 <__udivmoddi4+0xa2>
 8000ed6:	fbb1 fcf2 	udiv	ip, r1, r2
 8000eda:	0c01      	lsrs	r1, r0, #16
 8000edc:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000ee0:	b280      	uxth	r0, r0
 8000ee2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000ee6:	463b      	mov	r3, r7
 8000ee8:	4638      	mov	r0, r7
 8000eea:	463c      	mov	r4, r7
 8000eec:	46b8      	mov	r8, r7
 8000eee:	46be      	mov	lr, r7
 8000ef0:	2620      	movs	r6, #32
 8000ef2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000ef6:	eba2 0208 	sub.w	r2, r2, r8
 8000efa:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000efe:	e766      	b.n	8000dce <__udivmoddi4+0xfa>
 8000f00:	4601      	mov	r1, r0
 8000f02:	e718      	b.n	8000d36 <__udivmoddi4+0x62>
 8000f04:	4610      	mov	r0, r2
 8000f06:	e72c      	b.n	8000d62 <__udivmoddi4+0x8e>
 8000f08:	f1c6 0220 	rsb	r2, r6, #32
 8000f0c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f10:	40b7      	lsls	r7, r6
 8000f12:	40b1      	lsls	r1, r6
 8000f14:	fa20 f202 	lsr.w	r2, r0, r2
 8000f18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f1c:	430a      	orrs	r2, r1
 8000f1e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f22:	b2bc      	uxth	r4, r7
 8000f24:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f28:	0c11      	lsrs	r1, r2, #16
 8000f2a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f2e:	fb08 f904 	mul.w	r9, r8, r4
 8000f32:	40b0      	lsls	r0, r6
 8000f34:	4589      	cmp	r9, r1
 8000f36:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000f3a:	b280      	uxth	r0, r0
 8000f3c:	d93e      	bls.n	8000fbc <__udivmoddi4+0x2e8>
 8000f3e:	1879      	adds	r1, r7, r1
 8000f40:	f108 3cff 	add.w	ip, r8, #4294967295
 8000f44:	d201      	bcs.n	8000f4a <__udivmoddi4+0x276>
 8000f46:	4589      	cmp	r9, r1
 8000f48:	d81f      	bhi.n	8000f8a <__udivmoddi4+0x2b6>
 8000f4a:	eba1 0109 	sub.w	r1, r1, r9
 8000f4e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f52:	fb09 f804 	mul.w	r8, r9, r4
 8000f56:	fb0e 1119 	mls	r1, lr, r9, r1
 8000f5a:	b292      	uxth	r2, r2
 8000f5c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000f60:	4542      	cmp	r2, r8
 8000f62:	d229      	bcs.n	8000fb8 <__udivmoddi4+0x2e4>
 8000f64:	18ba      	adds	r2, r7, r2
 8000f66:	f109 31ff 	add.w	r1, r9, #4294967295
 8000f6a:	d2c4      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f6c:	4542      	cmp	r2, r8
 8000f6e:	d2c2      	bcs.n	8000ef6 <__udivmoddi4+0x222>
 8000f70:	f1a9 0102 	sub.w	r1, r9, #2
 8000f74:	443a      	add	r2, r7
 8000f76:	e7be      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000f78:	45f0      	cmp	r8, lr
 8000f7a:	d29d      	bcs.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f7c:	ebbe 0302 	subs.w	r3, lr, r2
 8000f80:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000f84:	3801      	subs	r0, #1
 8000f86:	46e1      	mov	r9, ip
 8000f88:	e796      	b.n	8000eb8 <__udivmoddi4+0x1e4>
 8000f8a:	eba7 0909 	sub.w	r9, r7, r9
 8000f8e:	4449      	add	r1, r9
 8000f90:	f1a8 0c02 	sub.w	ip, r8, #2
 8000f94:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f98:	fb09 f804 	mul.w	r8, r9, r4
 8000f9c:	e7db      	b.n	8000f56 <__udivmoddi4+0x282>
 8000f9e:	4673      	mov	r3, lr
 8000fa0:	e77f      	b.n	8000ea2 <__udivmoddi4+0x1ce>
 8000fa2:	4650      	mov	r0, sl
 8000fa4:	e766      	b.n	8000e74 <__udivmoddi4+0x1a0>
 8000fa6:	4608      	mov	r0, r1
 8000fa8:	e6fd      	b.n	8000da6 <__udivmoddi4+0xd2>
 8000faa:	443b      	add	r3, r7
 8000fac:	3a02      	subs	r2, #2
 8000fae:	e733      	b.n	8000e18 <__udivmoddi4+0x144>
 8000fb0:	f1ac 0c02 	sub.w	ip, ip, #2
 8000fb4:	443b      	add	r3, r7
 8000fb6:	e71c      	b.n	8000df2 <__udivmoddi4+0x11e>
 8000fb8:	4649      	mov	r1, r9
 8000fba:	e79c      	b.n	8000ef6 <__udivmoddi4+0x222>
 8000fbc:	eba1 0109 	sub.w	r1, r1, r9
 8000fc0:	46c4      	mov	ip, r8
 8000fc2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc6:	fb09 f804 	mul.w	r8, r9, r4
 8000fca:	e7c4      	b.n	8000f56 <__udivmoddi4+0x282>

08000fcc <__aeabi_idiv0>:
 8000fcc:	4770      	bx	lr
 8000fce:	bf00      	nop

08000fd0 <GNSS_Init>:
/*!
 * Structure initialization.
 * @param GNSS Pointer to main GNSS structure.
 * @param huart Pointer to uart handle.
 */
void GNSS_Init(GNSS_StateHandle *GNSS, UART_HandleTypeDef *huart) {
 8000fd0:	b580      	push	{r7, lr}
 8000fd2:	b082      	sub	sp, #8
 8000fd4:	af00      	add	r7, sp, #0
 8000fd6:	6078      	str	r0, [r7, #4]
 8000fd8:	6039      	str	r1, [r7, #0]
	GNSS->huart = huart;
 8000fda:	683a      	ldr	r2, [r7, #0]
 8000fdc:	687b      	ldr	r3, [r7, #4]
 8000fde:	601a      	str	r2, [r3, #0]
	GNSS->year = 0;
 8000fe0:	687b      	ldr	r3, [r7, #4]
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = 0;
 8000fe8:	687b      	ldr	r3, [r7, #4]
 8000fea:	2200      	movs	r2, #0
 8000fec:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = 0;
 8000ff0:	687b      	ldr	r3, [r7, #4]
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = 0;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	2200      	movs	r2, #0
 8000ffc:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = 0;
 8001000:	687b      	ldr	r3, [r7, #4]
 8001002:	2200      	movs	r2, #0
 8001004:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = 0;
 8001008:	687b      	ldr	r3, [r7, #4]
 800100a:	2200      	movs	r2, #0
 800100c:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = 0;
 8001010:	687b      	ldr	r3, [r7, #4]
 8001012:	2200      	movs	r2, #0
 8001014:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = 0;
 8001018:	687b      	ldr	r3, [r7, #4]
 800101a:	2200      	movs	r2, #0
 800101c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78
	GNSS->satCount = 0;
 8001020:	687b      	ldr	r3, [r7, #4]
 8001022:	2200      	movs	r2, #0
 8001024:	f883 2079 	strb.w	r2, [r3, #121]	@ 0x79
	GNSS->lon = 0;
 8001028:	687b      	ldr	r3, [r7, #4]
 800102a:	2200      	movs	r2, #0
 800102c:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->lat = 0;
 800102e:	687b      	ldr	r3, [r7, #4]
 8001030:	2200      	movs	r2, #0
 8001032:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->height = 0;
 8001036:	687b      	ldr	r3, [r7, #4]
 8001038:	2200      	movs	r2, #0
 800103a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->hMSL = 0;
 800103e:	687b      	ldr	r3, [r7, #4]
 8001040:	2200      	movs	r2, #0
 8001042:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->hAcc = 0;
 8001046:	687b      	ldr	r3, [r7, #4]
 8001048:	2200      	movs	r2, #0
 800104a:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->vAcc = 0;
 800104e:	687b      	ldr	r3, [r7, #4]
 8001050:	2200      	movs	r2, #0
 8001052:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->gSpeed = 0;
 8001056:	687b      	ldr	r3, [r7, #4]
 8001058:	2200      	movs	r2, #0
 800105a:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->headMot = 0;
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	2200      	movs	r2, #0
 8001062:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4

	HAL_UART_Transmit_DMA(&huart,uart1outprotnmeadisable,sizeof(uart1outprotnmeadisable)/(sizeof(uint8_t)));
 8001066:	463b      	mov	r3, r7
 8001068:	2211      	movs	r2, #17
 800106a:	4917      	ldr	r1, [pc, #92]	@ (80010c8 <GNSS_Init+0xf8>)
 800106c:	4618      	mov	r0, r3
 800106e:	f00c f9dd 	bl	800d42c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001072:	201e      	movs	r0, #30
 8001074:	f004 fab2 	bl	80055dc <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,uart1outprotubxenable,sizeof(uart1outprotubxenable)/(sizeof(uint8_t)));
 8001078:	463b      	mov	r3, r7
 800107a:	2211      	movs	r2, #17
 800107c:	4913      	ldr	r1, [pc, #76]	@ (80010cc <GNSS_Init+0xfc>)
 800107e:	4618      	mov	r0, r3
 8001080:	f00c f9d4 	bl	800d42c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001084:	201e      	movs	r0, #30
 8001086:	f004 faa9 	bl	80055dc <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,setGPS_GAL_GLONASS,sizeof(setGPS_GAL_BEIDOU_GLONASS)/(sizeof(uint8_t)));
 800108a:	463b      	mov	r3, r7
 800108c:	2234      	movs	r2, #52	@ 0x34
 800108e:	4910      	ldr	r1, [pc, #64]	@ (80010d0 <GNSS_Init+0x100>)
 8001090:	4618      	mov	r0, r3
 8001092:	f00c f9cb 	bl	800d42c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 8001096:	201e      	movs	r0, #30
 8001098:	f004 faa0 	bl	80055dc <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,meas_rate_5hz,sizeof(meas_rate_10hz)/(sizeof(uint8_t)));
 800109c:	463b      	mov	r3, r7
 800109e:	2212      	movs	r2, #18
 80010a0:	490c      	ldr	r1, [pc, #48]	@ (80010d4 <GNSS_Init+0x104>)
 80010a2:	4618      	mov	r0, r3
 80010a4:	f00c f9c2 	bl	800d42c <HAL_UART_Transmit_DMA>
	  HAL_Delay(30);
 80010a8:	201e      	movs	r0, #30
 80010aa:	f004 fa97 	bl	80055dc <HAL_Delay>
	  HAL_UART_Transmit_DMA(&huart,ubx_pvt_every_1meas,sizeof(ubx_pvt_every_1meas)/(sizeof(uint8_t)));
 80010ae:	463b      	mov	r3, r7
 80010b0:	2211      	movs	r2, #17
 80010b2:	4909      	ldr	r1, [pc, #36]	@ (80010d8 <GNSS_Init+0x108>)
 80010b4:	4618      	mov	r0, r3
 80010b6:	f00c f9b9 	bl	800d42c <HAL_UART_Transmit_DMA>

	HAL_Delay(100);
 80010ba:	2064      	movs	r0, #100	@ 0x64
 80010bc:	f004 fa8e 	bl	80055dc <HAL_Delay>
}
 80010c0:	bf00      	nop
 80010c2:	3708      	adds	r7, #8
 80010c4:	46bd      	mov	sp, r7
 80010c6:	bd80      	pop	{r7, pc}
 80010c8:	0801e630 	.word	0x0801e630
 80010cc:	0801e61c 	.word	0x0801e61c
 80010d0:	0801e66c 	.word	0x0801e66c
 80010d4:	0801e644 	.word	0x0801e644
 80010d8:	0801e658 	.word	0x0801e658
 80010dc:	00000000 	.word	0x00000000

080010e0 <GNSS_ParsePVTData>:
/*!
 * Parse data to navigation position velocity time solution standard.
 * Look at: 32.17.15.1 u-blox 8 Receiver description.
 * @param GNSS Pointer to main GNSS structure.
 */
void GNSS_ParsePVTData(GNSS_StateHandle *GNSS) {
 80010e0:	b580      	push	{r7, lr}
 80010e2:	b08a      	sub	sp, #40	@ 0x28
 80010e4:	af00      	add	r7, sp, #0
 80010e6:	6078      	str	r0, [r7, #4]
	uShort.bytes[0] = GNSS->uartWorkingBuffer[10];
 80010e8:	687b      	ldr	r3, [r7, #4]
 80010ea:	7c9a      	ldrb	r2, [r3, #18]
 80010ec:	4b9f      	ldr	r3, [pc, #636]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 80010ee:	701a      	strb	r2, [r3, #0]
	GNSS->yearBytes[0]=GNSS->uartWorkingBuffer[10];
 80010f0:	687b      	ldr	r3, [r7, #4]
 80010f2:	7c9a      	ldrb	r2, [r3, #18]
 80010f4:	687b      	ldr	r3, [r7, #4]
 80010f6:	f883 2070 	strb.w	r2, [r3, #112]	@ 0x70
	uShort.bytes[1] = GNSS->uartWorkingBuffer[11];
 80010fa:	687b      	ldr	r3, [r7, #4]
 80010fc:	7cda      	ldrb	r2, [r3, #19]
 80010fe:	4b9b      	ldr	r3, [pc, #620]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 8001100:	705a      	strb	r2, [r3, #1]
	GNSS->yearBytes[1]=GNSS->uartWorkingBuffer[11];
 8001102:	687b      	ldr	r3, [r7, #4]
 8001104:	7cda      	ldrb	r2, [r3, #19]
 8001106:	687b      	ldr	r3, [r7, #4]
 8001108:	f883 2071 	strb.w	r2, [r3, #113]	@ 0x71
	GNSS->year = uShort.uShort;
 800110c:	4b97      	ldr	r3, [pc, #604]	@ (800136c <GNSS_ParsePVTData+0x28c>)
 800110e:	881a      	ldrh	r2, [r3, #0]
 8001110:	687b      	ldr	r3, [r7, #4]
 8001112:	f8a3 206e 	strh.w	r2, [r3, #110]	@ 0x6e
	GNSS->month = GNSS->uartWorkingBuffer[12];
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	7d1a      	ldrb	r2, [r3, #20]
 800111a:	687b      	ldr	r3, [r7, #4]
 800111c:	f883 2072 	strb.w	r2, [r3, #114]	@ 0x72
	GNSS->day = GNSS->uartWorkingBuffer[13];
 8001120:	687b      	ldr	r3, [r7, #4]
 8001122:	7d5a      	ldrb	r2, [r3, #21]
 8001124:	687b      	ldr	r3, [r7, #4]
 8001126:	f883 2073 	strb.w	r2, [r3, #115]	@ 0x73
	GNSS->hour = GNSS->uartWorkingBuffer[14];
 800112a:	687b      	ldr	r3, [r7, #4]
 800112c:	7d9a      	ldrb	r2, [r3, #22]
 800112e:	687b      	ldr	r3, [r7, #4]
 8001130:	f883 2074 	strb.w	r2, [r3, #116]	@ 0x74
	GNSS->min = GNSS->uartWorkingBuffer[15];
 8001134:	687b      	ldr	r3, [r7, #4]
 8001136:	7dda      	ldrb	r2, [r3, #23]
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	f883 2075 	strb.w	r2, [r3, #117]	@ 0x75
	GNSS->sec = GNSS->uartWorkingBuffer[16];
 800113e:	687b      	ldr	r3, [r7, #4]
 8001140:	7e1a      	ldrb	r2, [r3, #24]
 8001142:	687b      	ldr	r3, [r7, #4]
 8001144:	f883 2076 	strb.w	r2, [r3, #118]	@ 0x76
	GNSS->fixType = GNSS->uartWorkingBuffer[26];
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	f893 2022 	ldrb.w	r2, [r3, #34]	@ 0x22
 800114e:	687b      	ldr	r3, [r7, #4]
 8001150:	f883 2077 	strb.w	r2, [r3, #119]	@ 0x77
	GNSS->numSV = GNSS->uartWorkingBuffer[29];
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 800115a:	687b      	ldr	r3, [r7, #4]
 800115c:	f883 2078 	strb.w	r2, [r3, #120]	@ 0x78

	for (int var = 0; var < 4; ++var) {
 8001160:	2300      	movs	r3, #0
 8001162:	627b      	str	r3, [r7, #36]	@ 0x24
 8001164:	e017      	b.n	8001196 <GNSS_ParsePVTData+0xb6>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 30];
 8001166:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001168:	331e      	adds	r3, #30
 800116a:	687a      	ldr	r2, [r7, #4]
 800116c:	4413      	add	r3, r2
 800116e:	7a19      	ldrb	r1, [r3, #8]
 8001170:	4a7f      	ldr	r2, [pc, #508]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001172:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001174:	4413      	add	r3, r2
 8001176:	460a      	mov	r2, r1
 8001178:	701a      	strb	r2, [r3, #0]
		GNSS->lonBytes[var]= GNSS->uartWorkingBuffer[var + 30];
 800117a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800117c:	331e      	adds	r3, #30
 800117e:	687a      	ldr	r2, [r7, #4]
 8001180:	4413      	add	r3, r2
 8001182:	7a19      	ldrb	r1, [r3, #8]
 8001184:	687a      	ldr	r2, [r7, #4]
 8001186:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001188:	4413      	add	r3, r2
 800118a:	3380      	adds	r3, #128	@ 0x80
 800118c:	460a      	mov	r2, r1
 800118e:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001192:	3301      	adds	r3, #1
 8001194:	627b      	str	r3, [r7, #36]	@ 0x24
 8001196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001198:	2b03      	cmp	r3, #3
 800119a:	dde4      	ble.n	8001166 <GNSS_ParsePVTData+0x86>
	}
	GNSS->lon = iLong.iLong;
 800119c:	4b74      	ldr	r3, [pc, #464]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800119e:	681a      	ldr	r2, [r3, #0]
 80011a0:	687b      	ldr	r3, [r7, #4]
 80011a2:	67da      	str	r2, [r3, #124]	@ 0x7c
	GNSS->fLon=(float)iLong.iLong/10000000.0;
 80011a4:	4b72      	ldr	r3, [pc, #456]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011a6:	681b      	ldr	r3, [r3, #0]
 80011a8:	ee07 3a90 	vmov	s15, r3
 80011ac:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80011b0:	eddf 6a70 	vldr	s13, [pc, #448]	@ 8001374 <GNSS_ParsePVTData+0x294>
 80011b4:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80011b8:	687b      	ldr	r3, [r7, #4]
 80011ba:	edc3 7a23 	vstr	s15, [r3, #140]	@ 0x8c

	for (int var = 0; var < 4; ++var) {
 80011be:	2300      	movs	r3, #0
 80011c0:	623b      	str	r3, [r7, #32]
 80011c2:	e017      	b.n	80011f4 <GNSS_ParsePVTData+0x114>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 34];
 80011c4:	6a3b      	ldr	r3, [r7, #32]
 80011c6:	3322      	adds	r3, #34	@ 0x22
 80011c8:	687a      	ldr	r2, [r7, #4]
 80011ca:	4413      	add	r3, r2
 80011cc:	7a19      	ldrb	r1, [r3, #8]
 80011ce:	4a68      	ldr	r2, [pc, #416]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011d0:	6a3b      	ldr	r3, [r7, #32]
 80011d2:	4413      	add	r3, r2
 80011d4:	460a      	mov	r2, r1
 80011d6:	701a      	strb	r2, [r3, #0]
		GNSS->latBytes[var]=GNSS->uartWorkingBuffer[var + 34];
 80011d8:	6a3b      	ldr	r3, [r7, #32]
 80011da:	3322      	adds	r3, #34	@ 0x22
 80011dc:	687a      	ldr	r2, [r7, #4]
 80011de:	4413      	add	r3, r2
 80011e0:	7a19      	ldrb	r1, [r3, #8]
 80011e2:	687a      	ldr	r2, [r7, #4]
 80011e4:	6a3b      	ldr	r3, [r7, #32]
 80011e6:	4413      	add	r3, r2
 80011e8:	3388      	adds	r3, #136	@ 0x88
 80011ea:	460a      	mov	r2, r1
 80011ec:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80011ee:	6a3b      	ldr	r3, [r7, #32]
 80011f0:	3301      	adds	r3, #1
 80011f2:	623b      	str	r3, [r7, #32]
 80011f4:	6a3b      	ldr	r3, [r7, #32]
 80011f6:	2b03      	cmp	r3, #3
 80011f8:	dde4      	ble.n	80011c4 <GNSS_ParsePVTData+0xe4>
	}
	GNSS->lat = iLong.iLong;
 80011fa:	4b5d      	ldr	r3, [pc, #372]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80011fc:	681a      	ldr	r2, [r3, #0]
 80011fe:	687b      	ldr	r3, [r7, #4]
 8001200:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84
	GNSS->fLat=(float)iLong.iLong/10000000.0;
 8001204:	4b5a      	ldr	r3, [pc, #360]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001206:	681b      	ldr	r3, [r3, #0]
 8001208:	ee07 3a90 	vmov	s15, r3
 800120c:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001210:	eddf 6a58 	vldr	s13, [pc, #352]	@ 8001374 <GNSS_ParsePVTData+0x294>
 8001214:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001218:	687b      	ldr	r3, [r7, #4]
 800121a:	edc3 7a24 	vstr	s15, [r3, #144]	@ 0x90

	for (int var = 0; var < 4; ++var) {
 800121e:	2300      	movs	r3, #0
 8001220:	61fb      	str	r3, [r7, #28]
 8001222:	e00c      	b.n	800123e <GNSS_ParsePVTData+0x15e>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 38];
 8001224:	69fb      	ldr	r3, [r7, #28]
 8001226:	3326      	adds	r3, #38	@ 0x26
 8001228:	687a      	ldr	r2, [r7, #4]
 800122a:	4413      	add	r3, r2
 800122c:	7a19      	ldrb	r1, [r3, #8]
 800122e:	4a50      	ldr	r2, [pc, #320]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001230:	69fb      	ldr	r3, [r7, #28]
 8001232:	4413      	add	r3, r2
 8001234:	460a      	mov	r2, r1
 8001236:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001238:	69fb      	ldr	r3, [r7, #28]
 800123a:	3301      	adds	r3, #1
 800123c:	61fb      	str	r3, [r7, #28]
 800123e:	69fb      	ldr	r3, [r7, #28]
 8001240:	2b03      	cmp	r3, #3
 8001242:	ddef      	ble.n	8001224 <GNSS_ParsePVTData+0x144>
	}
	GNSS->height = iLong.iLong;
 8001244:	4b4a      	ldr	r3, [pc, #296]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 8001246:	681a      	ldr	r2, [r3, #0]
 8001248:	687b      	ldr	r3, [r7, #4]
 800124a:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
	GNSS->fheight=(float)GNSS->height/1000.0;
 800124e:	687b      	ldr	r3, [r7, #4]
 8001250:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8001254:	ee07 3a90 	vmov	s15, r3
 8001258:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800125c:	eddf 6a46 	vldr	s13, [pc, #280]	@ 8001378 <GNSS_ParsePVTData+0x298>
 8001260:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001264:	687b      	ldr	r3, [r7, #4]
 8001266:	edc3 7a26 	vstr	s15, [r3, #152]	@ 0x98


	for (int var = 0; var < 4; ++var) {
 800126a:	2300      	movs	r3, #0
 800126c:	61bb      	str	r3, [r7, #24]
 800126e:	e017      	b.n	80012a0 <GNSS_ParsePVTData+0x1c0>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001270:	69bb      	ldr	r3, [r7, #24]
 8001272:	332a      	adds	r3, #42	@ 0x2a
 8001274:	687a      	ldr	r2, [r7, #4]
 8001276:	4413      	add	r3, r2
 8001278:	7a19      	ldrb	r1, [r3, #8]
 800127a:	4a3d      	ldr	r2, [pc, #244]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 800127c:	69bb      	ldr	r3, [r7, #24]
 800127e:	4413      	add	r3, r2
 8001280:	460a      	mov	r2, r1
 8001282:	701a      	strb	r2, [r3, #0]
		GNSS->hMSLBytes[var] = GNSS->uartWorkingBuffer[var + 42];
 8001284:	69bb      	ldr	r3, [r7, #24]
 8001286:	332a      	adds	r3, #42	@ 0x2a
 8001288:	687a      	ldr	r2, [r7, #4]
 800128a:	4413      	add	r3, r2
 800128c:	7a19      	ldrb	r1, [r3, #8]
 800128e:	687a      	ldr	r2, [r7, #4]
 8001290:	69bb      	ldr	r3, [r7, #24]
 8001292:	4413      	add	r3, r2
 8001294:	33a0      	adds	r3, #160	@ 0xa0
 8001296:	460a      	mov	r2, r1
 8001298:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 800129a:	69bb      	ldr	r3, [r7, #24]
 800129c:	3301      	adds	r3, #1
 800129e:	61bb      	str	r3, [r7, #24]
 80012a0:	69bb      	ldr	r3, [r7, #24]
 80012a2:	2b03      	cmp	r3, #3
 80012a4:	dde4      	ble.n	8001270 <GNSS_ParsePVTData+0x190>
	}
	GNSS->hMSL = iLong.iLong;
 80012a6:	4b32      	ldr	r3, [pc, #200]	@ (8001370 <GNSS_ParsePVTData+0x290>)
 80012a8:	681a      	ldr	r2, [r3, #0]
 80012aa:	687b      	ldr	r3, [r7, #4]
 80012ac:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c
	GNSS->fhMSL=(float)GNSS->hMSL/1000.0;
 80012b0:	687b      	ldr	r3, [r7, #4]
 80012b2:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80012b6:	ee07 3a90 	vmov	s15, r3
 80012ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80012be:	eddf 6a2e 	vldr	s13, [pc, #184]	@ 8001378 <GNSS_ParsePVTData+0x298>
 80012c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	edc3 7a29 	vstr	s15, [r3, #164]	@ 0xa4

	for (int var = 0; var < 4; ++var) {
 80012cc:	2300      	movs	r3, #0
 80012ce:	617b      	str	r3, [r7, #20]
 80012d0:	e00c      	b.n	80012ec <GNSS_ParsePVTData+0x20c>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 46];
 80012d2:	697b      	ldr	r3, [r7, #20]
 80012d4:	332e      	adds	r3, #46	@ 0x2e
 80012d6:	687a      	ldr	r2, [r7, #4]
 80012d8:	4413      	add	r3, r2
 80012da:	7a19      	ldrb	r1, [r3, #8]
 80012dc:	4a27      	ldr	r2, [pc, #156]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012de:	697b      	ldr	r3, [r7, #20]
 80012e0:	4413      	add	r3, r2
 80012e2:	460a      	mov	r2, r1
 80012e4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80012e6:	697b      	ldr	r3, [r7, #20]
 80012e8:	3301      	adds	r3, #1
 80012ea:	617b      	str	r3, [r7, #20]
 80012ec:	697b      	ldr	r3, [r7, #20]
 80012ee:	2b03      	cmp	r3, #3
 80012f0:	ddef      	ble.n	80012d2 <GNSS_ParsePVTData+0x1f2>
	}
	GNSS->hAcc = uLong.uLong;
 80012f2:	4b22      	ldr	r3, [pc, #136]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 80012f4:	681a      	ldr	r2, [r3, #0]
 80012f6:	687b      	ldr	r3, [r7, #4]
 80012f8:	f8c3 20a8 	str.w	r2, [r3, #168]	@ 0xa8
	GNSS->fhACC=(float)GNSS->hAcc/1000.0;
 80012fc:	687b      	ldr	r3, [r7, #4]
 80012fe:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 8001302:	ee07 3a90 	vmov	s15, r3
 8001306:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 800130a:	eddf 6a1b 	vldr	s13, [pc, #108]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800130e:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8001312:	687b      	ldr	r3, [r7, #4]
 8001314:	edc3 7a2b 	vstr	s15, [r3, #172]	@ 0xac

	for (int var = 0; var < 4; ++var) {
 8001318:	2300      	movs	r3, #0
 800131a:	613b      	str	r3, [r7, #16]
 800131c:	e00c      	b.n	8001338 <GNSS_ParsePVTData+0x258>
		uLong.bytes[var] = GNSS->uartWorkingBuffer[var + 50];
 800131e:	693b      	ldr	r3, [r7, #16]
 8001320:	3332      	adds	r3, #50	@ 0x32
 8001322:	687a      	ldr	r2, [r7, #4]
 8001324:	4413      	add	r3, r2
 8001326:	7a19      	ldrb	r1, [r3, #8]
 8001328:	4a14      	ldr	r2, [pc, #80]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 800132a:	693b      	ldr	r3, [r7, #16]
 800132c:	4413      	add	r3, r2
 800132e:	460a      	mov	r2, r1
 8001330:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 8001332:	693b      	ldr	r3, [r7, #16]
 8001334:	3301      	adds	r3, #1
 8001336:	613b      	str	r3, [r7, #16]
 8001338:	693b      	ldr	r3, [r7, #16]
 800133a:	2b03      	cmp	r3, #3
 800133c:	ddef      	ble.n	800131e <GNSS_ParsePVTData+0x23e>
	}
	GNSS->vAcc = uLong.uLong;
 800133e:	4b0f      	ldr	r3, [pc, #60]	@ (800137c <GNSS_ParsePVTData+0x29c>)
 8001340:	681a      	ldr	r2, [r3, #0]
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
	GNSS->fvACC=(float)GNSS->vAcc/1000.0;
 8001348:	687b      	ldr	r3, [r7, #4]
 800134a:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800134e:	ee07 3a90 	vmov	s15, r3
 8001352:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8001356:	eddf 6a08 	vldr	s13, [pc, #32]	@ 8001378 <GNSS_ParsePVTData+0x298>
 800135a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800135e:	687b      	ldr	r3, [r7, #4]
 8001360:	edc3 7a2d 	vstr	s15, [r3, #180]	@ 0xb4

	for (int var = 0; var < 4; ++var) {
 8001364:	2300      	movs	r3, #0
 8001366:	60fb      	str	r3, [r7, #12]
 8001368:	e022      	b.n	80013b0 <GNSS_ParsePVTData+0x2d0>
 800136a:	bf00      	nop
 800136c:	2000031c 	.word	0x2000031c
 8001370:	20000324 	.word	0x20000324
 8001374:	4b189680 	.word	0x4b189680
 8001378:	447a0000 	.word	0x447a0000
 800137c:	20000320 	.word	0x20000320
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001380:	68fb      	ldr	r3, [r7, #12]
 8001382:	3342      	adds	r3, #66	@ 0x42
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	4413      	add	r3, r2
 8001388:	7a19      	ldrb	r1, [r3, #8]
 800138a:	4a2d      	ldr	r2, [pc, #180]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 800138c:	68fb      	ldr	r3, [r7, #12]
 800138e:	4413      	add	r3, r2
 8001390:	460a      	mov	r2, r1
 8001392:	701a      	strb	r2, [r3, #0]
		GNSS->gSpeedBytes[var] = GNSS->uartWorkingBuffer[var + 66];
 8001394:	68fb      	ldr	r3, [r7, #12]
 8001396:	3342      	adds	r3, #66	@ 0x42
 8001398:	687a      	ldr	r2, [r7, #4]
 800139a:	4413      	add	r3, r2
 800139c:	7a19      	ldrb	r1, [r3, #8]
 800139e:	687a      	ldr	r2, [r7, #4]
 80013a0:	68fb      	ldr	r3, [r7, #12]
 80013a2:	4413      	add	r3, r2
 80013a4:	33bc      	adds	r3, #188	@ 0xbc
 80013a6:	460a      	mov	r2, r1
 80013a8:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013aa:	68fb      	ldr	r3, [r7, #12]
 80013ac:	3301      	adds	r3, #1
 80013ae:	60fb      	str	r3, [r7, #12]
 80013b0:	68fb      	ldr	r3, [r7, #12]
 80013b2:	2b03      	cmp	r3, #3
 80013b4:	dde4      	ble.n	8001380 <GNSS_ParsePVTData+0x2a0>
	}
	GNSS->gSpeed = iLong.iLong;
 80013b6:	4b22      	ldr	r3, [pc, #136]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013b8:	681a      	ldr	r2, [r3, #0]
 80013ba:	687b      	ldr	r3, [r7, #4]
 80013bc:	f8c3 20b8 	str.w	r2, [r3, #184]	@ 0xb8
	GNSS->fgSpeed=(float)GNSS->gSpeed/1000.0;
 80013c0:	687b      	ldr	r3, [r7, #4]
 80013c2:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 80013c6:	ee07 3a90 	vmov	s15, r3
 80013ca:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80013ce:	eddf 6a1d 	vldr	s13, [pc, #116]	@ 8001444 <GNSS_ParsePVTData+0x364>
 80013d2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80013d6:	687b      	ldr	r3, [r7, #4]
 80013d8:	edc3 7a30 	vstr	s15, [r3, #192]	@ 0xc0

	for (int var = 0; var < 4; ++var) {
 80013dc:	2300      	movs	r3, #0
 80013de:	60bb      	str	r3, [r7, #8]
 80013e0:	e00c      	b.n	80013fc <GNSS_ParsePVTData+0x31c>
		iLong.bytes[var] = GNSS->uartWorkingBuffer[var + 70];
 80013e2:	68bb      	ldr	r3, [r7, #8]
 80013e4:	3346      	adds	r3, #70	@ 0x46
 80013e6:	687a      	ldr	r2, [r7, #4]
 80013e8:	4413      	add	r3, r2
 80013ea:	7a19      	ldrb	r1, [r3, #8]
 80013ec:	4a14      	ldr	r2, [pc, #80]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 80013ee:	68bb      	ldr	r3, [r7, #8]
 80013f0:	4413      	add	r3, r2
 80013f2:	460a      	mov	r2, r1
 80013f4:	701a      	strb	r2, [r3, #0]
	for (int var = 0; var < 4; ++var) {
 80013f6:	68bb      	ldr	r3, [r7, #8]
 80013f8:	3301      	adds	r3, #1
 80013fa:	60bb      	str	r3, [r7, #8]
 80013fc:	68bb      	ldr	r3, [r7, #8]
 80013fe:	2b03      	cmp	r3, #3
 8001400:	ddef      	ble.n	80013e2 <GNSS_ParsePVTData+0x302>
	}
	GNSS->headMot = iLong.iLong * 1e-5;
 8001402:	4b0f      	ldr	r3, [pc, #60]	@ (8001440 <GNSS_ParsePVTData+0x360>)
 8001404:	681b      	ldr	r3, [r3, #0]
 8001406:	4618      	mov	r0, r3
 8001408:	f7ff f864 	bl	80004d4 <__aeabi_i2d>
 800140c:	a30a      	add	r3, pc, #40	@ (adr r3, 8001438 <GNSS_ParsePVTData+0x358>)
 800140e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001412:	f7ff f8c9 	bl	80005a8 <__aeabi_dmul>
 8001416:	4602      	mov	r2, r0
 8001418:	460b      	mov	r3, r1
 800141a:	4610      	mov	r0, r2
 800141c:	4619      	mov	r1, r3
 800141e:	f7ff fb73 	bl	8000b08 <__aeabi_d2iz>
 8001422:	4602      	mov	r2, r0
 8001424:	687b      	ldr	r3, [r7, #4]
 8001426:	f8c3 20c4 	str.w	r2, [r3, #196]	@ 0xc4
}
 800142a:	bf00      	nop
 800142c:	3728      	adds	r7, #40	@ 0x28
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	f3af 8000 	nop.w
 8001438:	88e368f1 	.word	0x88e368f1
 800143c:	3ee4f8b5 	.word	0x3ee4f8b5
 8001440:	20000324 	.word	0x20000324
 8001444:	447a0000 	.word	0x447a0000

08001448 <distancecalc>:
}




double distancecalc(double lat1, double lat2, double long1, double long2){
 8001448:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800144c:	b08a      	sub	sp, #40	@ 0x28
 800144e:	af00      	add	r7, sp, #0
 8001450:	ed87 0b06 	vstr	d0, [r7, #24]
 8001454:	ed87 1b04 	vstr	d1, [r7, #16]
 8001458:	ed87 2b02 	vstr	d2, [r7, #8]
 800145c:	ed87 3b00 	vstr	d3, [r7]
	double distance=0;
 8001460:	f04f 0200 	mov.w	r2, #0
 8001464:	f04f 0300 	mov.w	r3, #0
 8001468:	e9c7 2308 	strd	r2, r3, [r7, #32]
	distance=(double) 6371000*acosl(fmin(1,sinl(lat1*(M_PI/180))*sinl(lat2*(M_PI/180))+cosl(lat1*(M_PI/180))*cosl(lat2*(M_PI/180))*cosl((long2-long1)*(M_PI/180))));
 800146c:	a358      	add	r3, pc, #352	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800146e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001472:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8001476:	f7ff f897 	bl	80005a8 <__aeabi_dmul>
 800147a:	4602      	mov	r2, r0
 800147c:	460b      	mov	r3, r1
 800147e:	ec43 2b17 	vmov	d7, r2, r3
 8001482:	eeb0 0a47 	vmov.f32	s0, s14
 8001486:	eef0 0a67 	vmov.f32	s1, s15
 800148a:	f01b fa69 	bl	801c960 <sinl>
 800148e:	ec55 4b10 	vmov	r4, r5, d0
 8001492:	a34f      	add	r3, pc, #316	@ (adr r3, 80015d0 <distancecalc+0x188>)
 8001494:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001498:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 800149c:	f7ff f884 	bl	80005a8 <__aeabi_dmul>
 80014a0:	4602      	mov	r2, r0
 80014a2:	460b      	mov	r3, r1
 80014a4:	ec43 2b17 	vmov	d7, r2, r3
 80014a8:	eeb0 0a47 	vmov.f32	s0, s14
 80014ac:	eef0 0a67 	vmov.f32	s1, s15
 80014b0:	f01b fa56 	bl	801c960 <sinl>
 80014b4:	ec53 2b10 	vmov	r2, r3, d0
 80014b8:	4620      	mov	r0, r4
 80014ba:	4629      	mov	r1, r5
 80014bc:	f7ff f874 	bl	80005a8 <__aeabi_dmul>
 80014c0:	4602      	mov	r2, r0
 80014c2:	460b      	mov	r3, r1
 80014c4:	4614      	mov	r4, r2
 80014c6:	461d      	mov	r5, r3
 80014c8:	a341      	add	r3, pc, #260	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ce:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 80014d2:	f7ff f869 	bl	80005a8 <__aeabi_dmul>
 80014d6:	4602      	mov	r2, r0
 80014d8:	460b      	mov	r3, r1
 80014da:	ec43 2b17 	vmov	d7, r2, r3
 80014de:	eeb0 0a47 	vmov.f32	s0, s14
 80014e2:	eef0 0a67 	vmov.f32	s1, s15
 80014e6:	f01b fa39 	bl	801c95c <cosl>
 80014ea:	ec59 8b10 	vmov	r8, r9, d0
 80014ee:	a338      	add	r3, pc, #224	@ (adr r3, 80015d0 <distancecalc+0x188>)
 80014f0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014f4:	e9d7 0104 	ldrd	r0, r1, [r7, #16]
 80014f8:	f7ff f856 	bl	80005a8 <__aeabi_dmul>
 80014fc:	4602      	mov	r2, r0
 80014fe:	460b      	mov	r3, r1
 8001500:	ec43 2b17 	vmov	d7, r2, r3
 8001504:	eeb0 0a47 	vmov.f32	s0, s14
 8001508:	eef0 0a67 	vmov.f32	s1, s15
 800150c:	f01b fa26 	bl	801c95c <cosl>
 8001510:	ec53 2b10 	vmov	r2, r3, d0
 8001514:	4640      	mov	r0, r8
 8001516:	4649      	mov	r1, r9
 8001518:	f7ff f846 	bl	80005a8 <__aeabi_dmul>
 800151c:	4602      	mov	r2, r0
 800151e:	460b      	mov	r3, r1
 8001520:	4690      	mov	r8, r2
 8001522:	4699      	mov	r9, r3
 8001524:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8001528:	e9d7 0100 	ldrd	r0, r1, [r7]
 800152c:	f7fe fe84 	bl	8000238 <__aeabi_dsub>
 8001530:	4602      	mov	r2, r0
 8001532:	460b      	mov	r3, r1
 8001534:	4610      	mov	r0, r2
 8001536:	4619      	mov	r1, r3
 8001538:	a325      	add	r3, pc, #148	@ (adr r3, 80015d0 <distancecalc+0x188>)
 800153a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800153e:	f7ff f833 	bl	80005a8 <__aeabi_dmul>
 8001542:	4602      	mov	r2, r0
 8001544:	460b      	mov	r3, r1
 8001546:	ec43 2b17 	vmov	d7, r2, r3
 800154a:	eeb0 0a47 	vmov.f32	s0, s14
 800154e:	eef0 0a67 	vmov.f32	s1, s15
 8001552:	f01b fa03 	bl	801c95c <cosl>
 8001556:	ec53 2b10 	vmov	r2, r3, d0
 800155a:	4640      	mov	r0, r8
 800155c:	4649      	mov	r1, r9
 800155e:	f7ff f823 	bl	80005a8 <__aeabi_dmul>
 8001562:	4602      	mov	r2, r0
 8001564:	460b      	mov	r3, r1
 8001566:	4620      	mov	r0, r4
 8001568:	4629      	mov	r1, r5
 800156a:	f7fe fe67 	bl	800023c <__adddf3>
 800156e:	4602      	mov	r2, r0
 8001570:	460b      	mov	r3, r1
 8001572:	ec43 2b17 	vmov	d7, r2, r3
 8001576:	ed9f 1b14 	vldr	d1, [pc, #80]	@ 80015c8 <distancecalc+0x180>
 800157a:	eeb0 0a47 	vmov.f32	s0, s14
 800157e:	eef0 0a67 	vmov.f32	s1, s15
 8001582:	f01b f99d 	bl	801c8c0 <fmin>
 8001586:	eeb0 7a40 	vmov.f32	s14, s0
 800158a:	eef0 7a60 	vmov.f32	s15, s1
 800158e:	eeb0 0a47 	vmov.f32	s0, s14
 8001592:	eef0 0a67 	vmov.f32	s1, s15
 8001596:	f01b f9e5 	bl	801c964 <acosl>
 800159a:	ec51 0b10 	vmov	r0, r1, d0
 800159e:	a30e      	add	r3, pc, #56	@ (adr r3, 80015d8 <distancecalc+0x190>)
 80015a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015a4:	f7ff f800 	bl	80005a8 <__aeabi_dmul>
 80015a8:	4602      	mov	r2, r0
 80015aa:	460b      	mov	r3, r1
 80015ac:	e9c7 2308 	strd	r2, r3, [r7, #32]

	return distance;
 80015b0:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80015b4:	ec43 2b17 	vmov	d7, r2, r3
}
 80015b8:	eeb0 0a47 	vmov.f32	s0, s14
 80015bc:	eef0 0a67 	vmov.f32	s1, s15
 80015c0:	3728      	adds	r7, #40	@ 0x28
 80015c2:	46bd      	mov	sp, r7
 80015c4:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 80015c8:	00000000 	.word	0x00000000
 80015cc:	3ff00000 	.word	0x3ff00000
 80015d0:	a2529d39 	.word	0xa2529d39
 80015d4:	3f91df46 	.word	0x3f91df46
 80015d8:	00000000 	.word	0x00000000
 80015dc:	41584dae 	.word	0x41584dae

080015e0 <LL_AHB2_GRP1_EnableClock>:
  *         @arg @ref LL_AHB2_GRP1_PERIPH_AES1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_AHB2_GRP1_EnableClock(uint32_t Periphs)
{
 80015e0:	b480      	push	{r7}
 80015e2:	b085      	sub	sp, #20
 80015e4:	af00      	add	r7, sp, #0
 80015e6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB2ENR, Periphs);
 80015e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015ec:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015ee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80015f2:	687b      	ldr	r3, [r7, #4]
 80015f4:	4313      	orrs	r3, r2
 80015f6:	64cb      	str	r3, [r1, #76]	@ 0x4c
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80015f8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80015fc:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80015fe:	687b      	ldr	r3, [r7, #4]
 8001600:	4013      	ands	r3, r2
 8001602:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001604:	68fb      	ldr	r3, [r7, #12]
}
 8001606:	bf00      	nop
 8001608:	3714      	adds	r7, #20
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr
	...

08001614 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 8001614:	b580      	push	{r7, lr}
 8001616:	b086      	sub	sp, #24
 8001618:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 800161a:	463b      	mov	r3, r7
 800161c:	2200      	movs	r2, #0
 800161e:	601a      	str	r2, [r3, #0]
 8001620:	605a      	str	r2, [r3, #4]
 8001622:	609a      	str	r2, [r3, #8]
 8001624:	60da      	str	r2, [r3, #12]
 8001626:	611a      	str	r2, [r3, #16]
 8001628:	615a      	str	r2, [r3, #20]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 800162a:	4b38      	ldr	r3, [pc, #224]	@ (800170c <MX_ADC1_Init+0xf8>)
 800162c:	4a38      	ldr	r2, [pc, #224]	@ (8001710 <MX_ADC1_Init+0xfc>)
 800162e:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_ASYNC_DIV1;
 8001630:	4b36      	ldr	r3, [pc, #216]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001632:	2200      	movs	r2, #0
 8001634:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8001636:	4b35      	ldr	r3, [pc, #212]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001638:	2200      	movs	r2, #0
 800163a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800163c:	4b33      	ldr	r3, [pc, #204]	@ (800170c <MX_ADC1_Init+0xf8>)
 800163e:	2200      	movs	r2, #0
 8001640:	60da      	str	r2, [r3, #12]
  hadc1.Init.ScanConvMode = ADC_SCAN_ENABLE;
 8001642:	4b32      	ldr	r3, [pc, #200]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001644:	2201      	movs	r2, #1
 8001646:	611a      	str	r2, [r3, #16]
  hadc1.Init.EOCSelection = ADC_EOC_SEQ_CONV;
 8001648:	4b30      	ldr	r3, [pc, #192]	@ (800170c <MX_ADC1_Init+0xf8>)
 800164a:	2208      	movs	r2, #8
 800164c:	615a      	str	r2, [r3, #20]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 800164e:	4b2f      	ldr	r3, [pc, #188]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001650:	2200      	movs	r2, #0
 8001652:	761a      	strb	r2, [r3, #24]
  hadc1.Init.ContinuousConvMode = ENABLE;
 8001654:	4b2d      	ldr	r3, [pc, #180]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001656:	2201      	movs	r2, #1
 8001658:	765a      	strb	r2, [r3, #25]
  hadc1.Init.NbrOfConversion = 3;
 800165a:	4b2c      	ldr	r3, [pc, #176]	@ (800170c <MX_ADC1_Init+0xf8>)
 800165c:	2203      	movs	r2, #3
 800165e:	61da      	str	r2, [r3, #28]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001660:	4b2a      	ldr	r3, [pc, #168]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001662:	2200      	movs	r2, #0
 8001664:	f883 2020 	strb.w	r2, [r3, #32]
  hadc1.Init.ExternalTrigConv = ADC_EXTERNALTRIG_T2_TRGO;
 8001668:	4b28      	ldr	r3, [pc, #160]	@ (800170c <MX_ADC1_Init+0xf8>)
 800166a:	f44f 62d8 	mov.w	r2, #1728	@ 0x6c0
 800166e:	629a      	str	r2, [r3, #40]	@ 0x28
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_RISING;
 8001670:	4b26      	ldr	r3, [pc, #152]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001672:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8001676:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.DMAContinuousRequests = DISABLE;
 8001678:	4b24      	ldr	r3, [pc, #144]	@ (800170c <MX_ADC1_Init+0xf8>)
 800167a:	2200      	movs	r2, #0
 800167c:	f883 2030 	strb.w	r2, [r3, #48]	@ 0x30
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8001680:	4b22      	ldr	r3, [pc, #136]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001682:	2200      	movs	r2, #0
 8001684:	635a      	str	r2, [r3, #52]	@ 0x34
  hadc1.Init.OversamplingMode = DISABLE;
 8001686:	4b21      	ldr	r3, [pc, #132]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001688:	2200      	movs	r2, #0
 800168a:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 800168e:	481f      	ldr	r0, [pc, #124]	@ (800170c <MX_ADC1_Init+0xf8>)
 8001690:	f004 f990 	bl	80059b4 <HAL_ADC_Init>
 8001694:	4603      	mov	r3, r0
 8001696:	2b00      	cmp	r3, #0
 8001698:	d001      	beq.n	800169e <MX_ADC1_Init+0x8a>
  {
    Error_Handler();
 800169a:	f000 fedd 	bl	8002458 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_VREFINT;
 800169e:	4b1d      	ldr	r3, [pc, #116]	@ (8001714 <MX_ADC1_Init+0x100>)
 80016a0:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80016a2:	2306      	movs	r3, #6
 80016a4:	607b      	str	r3, [r7, #4]
  sConfig.SamplingTime = ADC_SAMPLETIME_47CYCLES_5;
 80016a6:	2304      	movs	r3, #4
 80016a8:	60bb      	str	r3, [r7, #8]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80016aa:	237f      	movs	r3, #127	@ 0x7f
 80016ac:	60fb      	str	r3, [r7, #12]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80016ae:	2304      	movs	r3, #4
 80016b0:	613b      	str	r3, [r7, #16]
  sConfig.Offset = 0;
 80016b2:	2300      	movs	r3, #0
 80016b4:	617b      	str	r3, [r7, #20]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016b6:	463b      	mov	r3, r7
 80016b8:	4619      	mov	r1, r3
 80016ba:	4814      	ldr	r0, [pc, #80]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016bc:	f004 fb5e 	bl	8005d7c <HAL_ADC_ConfigChannel>
 80016c0:	4603      	mov	r3, r0
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d001      	beq.n	80016ca <MX_ADC1_Init+0xb6>
  {
    Error_Handler();
 80016c6:	f000 fec7 	bl	8002458 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_TEMPSENSOR;
 80016ca:	4b13      	ldr	r3, [pc, #76]	@ (8001718 <MX_ADC1_Init+0x104>)
 80016cc:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_2;
 80016ce:	230c      	movs	r3, #12
 80016d0:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016d2:	463b      	mov	r3, r7
 80016d4:	4619      	mov	r1, r3
 80016d6:	480d      	ldr	r0, [pc, #52]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016d8:	f004 fb50 	bl	8005d7c <HAL_ADC_ConfigChannel>
 80016dc:	4603      	mov	r3, r0
 80016de:	2b00      	cmp	r3, #0
 80016e0:	d001      	beq.n	80016e6 <MX_ADC1_Init+0xd2>
  {
    Error_Handler();
 80016e2:	f000 feb9 	bl	8002458 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_9;
 80016e6:	4b0d      	ldr	r3, [pc, #52]	@ (800171c <MX_ADC1_Init+0x108>)
 80016e8:	603b      	str	r3, [r7, #0]
  sConfig.Rank = ADC_REGULAR_RANK_3;
 80016ea:	2312      	movs	r3, #18
 80016ec:	607b      	str	r3, [r7, #4]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80016ee:	463b      	mov	r3, r7
 80016f0:	4619      	mov	r1, r3
 80016f2:	4806      	ldr	r0, [pc, #24]	@ (800170c <MX_ADC1_Init+0xf8>)
 80016f4:	f004 fb42 	bl	8005d7c <HAL_ADC_ConfigChannel>
 80016f8:	4603      	mov	r3, r0
 80016fa:	2b00      	cmp	r3, #0
 80016fc:	d001      	beq.n	8001702 <MX_ADC1_Init+0xee>
  {
    Error_Handler();
 80016fe:	f000 feab 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001702:	bf00      	nop
 8001704:	3718      	adds	r7, #24
 8001706:	46bd      	mov	sp, r7
 8001708:	bd80      	pop	{r7, pc}
 800170a:	bf00      	nop
 800170c:	20000328 	.word	0x20000328
 8001710:	50040000 	.word	0x50040000
 8001714:	80000001 	.word	0x80000001
 8001718:	c7520000 	.word	0xc7520000
 800171c:	25b00200 	.word	0x25b00200

08001720 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b09c      	sub	sp, #112	@ 0x70
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001728:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 800172c:	2200      	movs	r2, #0
 800172e:	601a      	str	r2, [r3, #0]
 8001730:	605a      	str	r2, [r3, #4]
 8001732:	609a      	str	r2, [r3, #8]
 8001734:	60da      	str	r2, [r3, #12]
 8001736:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8001738:	f107 030c 	add.w	r3, r7, #12
 800173c:	2250      	movs	r2, #80	@ 0x50
 800173e:	2100      	movs	r1, #0
 8001740:	4618      	mov	r0, r3
 8001742:	f017 fb9a 	bl	8018e7a <memset>
  if(adcHandle->Instance==ADC1)
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	681b      	ldr	r3, [r3, #0]
 800174a:	4a32      	ldr	r2, [pc, #200]	@ (8001814 <HAL_ADC_MspInit+0xf4>)
 800174c:	4293      	cmp	r3, r2
 800174e:	d15c      	bne.n	800180a <HAL_ADC_MspInit+0xea>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001750:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001754:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.PLLSAI1.PLLN = 32;
 8001756:	2320      	movs	r3, #32
 8001758:	613b      	str	r3, [r7, #16]
    PeriphClkInitStruct.PLLSAI1.PLLP = RCC_PLLP_DIV2;
 800175a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800175e:	617b      	str	r3, [r7, #20]
    PeriphClkInitStruct.PLLSAI1.PLLQ = RCC_PLLQ_DIV2;
 8001760:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8001764:	61bb      	str	r3, [r7, #24]
    PeriphClkInitStruct.PLLSAI1.PLLR = RCC_PLLR_DIV4;
 8001766:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 800176a:	61fb      	str	r3, [r7, #28]
    PeriphClkInitStruct.PLLSAI1.PLLSAI1ClockOut = RCC_PLLSAI1_ADCCLK;
 800176c:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001770:	623b      	str	r3, [r7, #32]
    PeriphClkInitStruct.AdcClockSelection = RCC_ADCCLKSOURCE_PLLSAI1;
 8001772:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8001776:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8001778:	f107 030c 	add.w	r3, r7, #12
 800177c:	4618      	mov	r0, r3
 800177e:	f009 fc84 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 8001782:	4603      	mov	r3, r0
 8001784:	2b00      	cmp	r3, #0
 8001786:	d001      	beq.n	800178c <HAL_ADC_MspInit+0x6c>
    {
      Error_Handler();
 8001788:	f000 fe66 	bl	8002458 <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC_CLK_ENABLE();
 800178c:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 8001790:	f7ff ff26 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001794:	2001      	movs	r0, #1
 8001796:	f7ff ff23 	bl	80015e0 <LL_AHB2_GRP1_EnableClock>
    /**ADC1 GPIO Configuration
    PA4     ------> ADC1_IN9
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800179a:	2310      	movs	r3, #16
 800179c:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800179e:	2303      	movs	r3, #3
 80017a0:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80017a2:	2300      	movs	r3, #0
 80017a4:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80017a6:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80017aa:	4619      	mov	r1, r3
 80017ac:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80017b0:	f005 fb78 	bl	8006ea4 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel2;
 80017b4:	4b18      	ldr	r3, [pc, #96]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017b6:	4a19      	ldr	r2, [pc, #100]	@ (800181c <HAL_ADC_MspInit+0xfc>)
 80017b8:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 80017ba:	4b17      	ldr	r3, [pc, #92]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017bc:	2205      	movs	r2, #5
 80017be:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 80017c0:	4b15      	ldr	r3, [pc, #84]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c2:	2200      	movs	r2, #0
 80017c4:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 80017c6:	4b14      	ldr	r3, [pc, #80]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017c8:	2200      	movs	r2, #0
 80017ca:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 80017cc:	4b12      	ldr	r3, [pc, #72]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ce:	2280      	movs	r2, #128	@ 0x80
 80017d0:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80017d2:	4b11      	ldr	r3, [pc, #68]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017d4:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80017d8:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80017da:	4b0f      	ldr	r3, [pc, #60]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017dc:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80017e0:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80017e2:	4b0d      	ldr	r3, [pc, #52]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017e4:	2220      	movs	r2, #32
 80017e6:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80017e8:	4b0b      	ldr	r3, [pc, #44]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017ea:	2200      	movs	r2, #0
 80017ec:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80017ee:	480a      	ldr	r0, [pc, #40]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 80017f0:	f005 f878 	bl	80068e4 <HAL_DMA_Init>
 80017f4:	4603      	mov	r3, r0
 80017f6:	2b00      	cmp	r3, #0
 80017f8:	d001      	beq.n	80017fe <HAL_ADC_MspInit+0xde>
    {
      Error_Handler();
 80017fa:	f000 fe2d 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80017fe:	687b      	ldr	r3, [r7, #4]
 8001800:	4a05      	ldr	r2, [pc, #20]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001802:	64da      	str	r2, [r3, #76]	@ 0x4c
 8001804:	4a04      	ldr	r2, [pc, #16]	@ (8001818 <HAL_ADC_MspInit+0xf8>)
 8001806:	687b      	ldr	r3, [r7, #4]
 8001808:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 800180a:	bf00      	nop
 800180c:	3770      	adds	r7, #112	@ 0x70
 800180e:	46bd      	mov	sp, r7
 8001810:	bd80      	pop	{r7, pc}
 8001812:	bf00      	nop
 8001814:	50040000 	.word	0x50040000
 8001818:	2000038c 	.word	0x2000038c
 800181c:	4002001c 	.word	0x4002001c

08001820 <HAL_ADC_ConvCpltCallback>:
  /* USER CODE END ADC1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef* hadc){
 8001820:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001824:	b082      	sub	sp, #8
 8001826:	af00      	add	r7, sp, #0
 8001828:	6078      	str	r0, [r7, #4]

	if(hadc->Instance==ADC1){
 800182a:	687b      	ldr	r3, [r7, #4]
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	4a54      	ldr	r2, [pc, #336]	@ (8001980 <HAL_ADC_ConvCpltCallback+0x160>)
 8001830:	4293      	cmp	r3, r2
 8001832:	f040 8091 	bne.w	8001958 <HAL_ADC_ConvCpltCallback+0x138>
		vrefint=(float) ((4095.0*1.212)/rawdata[0]);
 8001836:	4b53      	ldr	r3, [pc, #332]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001838:	881b      	ldrh	r3, [r3, #0]
 800183a:	4618      	mov	r0, r3
 800183c:	f7fe fe4a 	bl	80004d4 <__aeabi_i2d>
 8001840:	4602      	mov	r2, r0
 8001842:	460b      	mov	r3, r1
 8001844:	a14a      	add	r1, pc, #296	@ (adr r1, 8001970 <HAL_ADC_ConvCpltCallback+0x150>)
 8001846:	e9d1 0100 	ldrd	r0, r1, [r1]
 800184a:	f7fe ffd7 	bl	80007fc <__aeabi_ddiv>
 800184e:	4602      	mov	r2, r0
 8001850:	460b      	mov	r3, r1
 8001852:	4610      	mov	r0, r2
 8001854:	4619      	mov	r1, r3
 8001856:	f7ff f99f 	bl	8000b98 <__aeabi_d2f>
 800185a:	4603      	mov	r3, r0
 800185c:	4a4a      	ldr	r2, [pc, #296]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800185e:	6013      	str	r3, [r2, #0]
//		vtemp=(float) ((vrefint*rawdata[1])/4095.0);
		temp=(float) (((100.0)/(tscal2-tscal1))*(rawdata[1]*(vrefint/3.0)-tscal1))+30.0;
 8001860:	4b4a      	ldr	r3, [pc, #296]	@ (800198c <HAL_ADC_ConvCpltCallback+0x16c>)
 8001862:	ed93 7a00 	vldr	s14, [r3]
 8001866:	4b4a      	ldr	r3, [pc, #296]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 8001868:	edd3 7a00 	vldr	s15, [r3]
 800186c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001870:	ee17 0a90 	vmov	r0, s15
 8001874:	f7fe fe40 	bl	80004f8 <__aeabi_f2d>
 8001878:	4602      	mov	r2, r0
 800187a:	460b      	mov	r3, r1
 800187c:	f04f 0000 	mov.w	r0, #0
 8001880:	4944      	ldr	r1, [pc, #272]	@ (8001994 <HAL_ADC_ConvCpltCallback+0x174>)
 8001882:	f7fe ffbb 	bl	80007fc <__aeabi_ddiv>
 8001886:	4602      	mov	r2, r0
 8001888:	460b      	mov	r3, r1
 800188a:	4690      	mov	r8, r2
 800188c:	4699      	mov	r9, r3
 800188e:	4b3d      	ldr	r3, [pc, #244]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001890:	885b      	ldrh	r3, [r3, #2]
 8001892:	4618      	mov	r0, r3
 8001894:	f7fe fe1e 	bl	80004d4 <__aeabi_i2d>
 8001898:	4604      	mov	r4, r0
 800189a:	460d      	mov	r5, r1
 800189c:	4b3a      	ldr	r3, [pc, #232]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 800189e:	681b      	ldr	r3, [r3, #0]
 80018a0:	4618      	mov	r0, r3
 80018a2:	f7fe fe29 	bl	80004f8 <__aeabi_f2d>
 80018a6:	f04f 0200 	mov.w	r2, #0
 80018aa:	4b3b      	ldr	r3, [pc, #236]	@ (8001998 <HAL_ADC_ConvCpltCallback+0x178>)
 80018ac:	f7fe ffa6 	bl	80007fc <__aeabi_ddiv>
 80018b0:	4602      	mov	r2, r0
 80018b2:	460b      	mov	r3, r1
 80018b4:	4620      	mov	r0, r4
 80018b6:	4629      	mov	r1, r5
 80018b8:	f7fe fe76 	bl	80005a8 <__aeabi_dmul>
 80018bc:	4602      	mov	r2, r0
 80018be:	460b      	mov	r3, r1
 80018c0:	4614      	mov	r4, r2
 80018c2:	461d      	mov	r5, r3
 80018c4:	4b32      	ldr	r3, [pc, #200]	@ (8001990 <HAL_ADC_ConvCpltCallback+0x170>)
 80018c6:	681b      	ldr	r3, [r3, #0]
 80018c8:	4618      	mov	r0, r3
 80018ca:	f7fe fe15 	bl	80004f8 <__aeabi_f2d>
 80018ce:	4602      	mov	r2, r0
 80018d0:	460b      	mov	r3, r1
 80018d2:	4620      	mov	r0, r4
 80018d4:	4629      	mov	r1, r5
 80018d6:	f7fe fcaf 	bl	8000238 <__aeabi_dsub>
 80018da:	4602      	mov	r2, r0
 80018dc:	460b      	mov	r3, r1
 80018de:	4640      	mov	r0, r8
 80018e0:	4649      	mov	r1, r9
 80018e2:	f7fe fe61 	bl	80005a8 <__aeabi_dmul>
 80018e6:	4602      	mov	r2, r0
 80018e8:	460b      	mov	r3, r1
 80018ea:	4610      	mov	r0, r2
 80018ec:	4619      	mov	r1, r3
 80018ee:	f7ff f953 	bl	8000b98 <__aeabi_d2f>
 80018f2:	ee07 0a10 	vmov	s14, r0
 80018f6:	eef3 7a0e 	vmov.f32	s15, #62	@ 0x41f00000  30.0
 80018fa:	ee77 7a27 	vadd.f32	s15, s14, s15
 80018fe:	4b27      	ldr	r3, [pc, #156]	@ (800199c <HAL_ADC_ConvCpltCallback+0x17c>)
 8001900:	edc3 7a00 	vstr	s15, [r3]
		vbat=(float) 2*(rawdata[2]/4095.0)*vrefint;
 8001904:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 8001906:	889b      	ldrh	r3, [r3, #4]
 8001908:	4618      	mov	r0, r3
 800190a:	f7fe fde3 	bl	80004d4 <__aeabi_i2d>
 800190e:	a31a      	add	r3, pc, #104	@ (adr r3, 8001978 <HAL_ADC_ConvCpltCallback+0x158>)
 8001910:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001914:	f7fe ff72 	bl	80007fc <__aeabi_ddiv>
 8001918:	4602      	mov	r2, r0
 800191a:	460b      	mov	r3, r1
 800191c:	4610      	mov	r0, r2
 800191e:	4619      	mov	r1, r3
 8001920:	4602      	mov	r2, r0
 8001922:	460b      	mov	r3, r1
 8001924:	f7fe fc8a 	bl	800023c <__adddf3>
 8001928:	4602      	mov	r2, r0
 800192a:	460b      	mov	r3, r1
 800192c:	4614      	mov	r4, r2
 800192e:	461d      	mov	r5, r3
 8001930:	4b15      	ldr	r3, [pc, #84]	@ (8001988 <HAL_ADC_ConvCpltCallback+0x168>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	4618      	mov	r0, r3
 8001936:	f7fe fddf 	bl	80004f8 <__aeabi_f2d>
 800193a:	4602      	mov	r2, r0
 800193c:	460b      	mov	r3, r1
 800193e:	4620      	mov	r0, r4
 8001940:	4629      	mov	r1, r5
 8001942:	f7fe fe31 	bl	80005a8 <__aeabi_dmul>
 8001946:	4602      	mov	r2, r0
 8001948:	460b      	mov	r3, r1
 800194a:	4610      	mov	r0, r2
 800194c:	4619      	mov	r1, r3
 800194e:	f7ff f923 	bl	8000b98 <__aeabi_d2f>
 8001952:	4603      	mov	r3, r0
 8001954:	4a12      	ldr	r2, [pc, #72]	@ (80019a0 <HAL_ADC_ConvCpltCallback+0x180>)
 8001956:	6013      	str	r3, [r2, #0]

	}
	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8001958:	2203      	movs	r2, #3
 800195a:	490a      	ldr	r1, [pc, #40]	@ (8001984 <HAL_ADC_ConvCpltCallback+0x164>)
 800195c:	4811      	ldr	r0, [pc, #68]	@ (80019a4 <HAL_ADC_ConvCpltCallback+0x184>)
 800195e:	f004 f975 	bl	8005c4c <HAL_ADC_Start_DMA>



}
 8001962:	bf00      	nop
 8001964:	3708      	adds	r7, #8
 8001966:	46bd      	mov	sp, r7
 8001968:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 800196c:	f3af 8000 	nop.w
 8001970:	d70a3d70 	.word	0xd70a3d70
 8001974:	40b36323 	.word	0x40b36323
 8001978:	00000000 	.word	0x00000000
 800197c:	40affe00 	.word	0x40affe00
 8001980:	50040000 	.word	0x50040000
 8001984:	2000055c 	.word	0x2000055c
 8001988:	20000568 	.word	0x20000568
 800198c:	20000008 	.word	0x20000008
 8001990:	2000000c 	.word	0x2000000c
 8001994:	40590000 	.word	0x40590000
 8001998:	40080000 	.word	0x40080000
 800199c:	20000564 	.word	0x20000564
 80019a0:	2000056c 	.word	0x2000056c
 80019a4:	20000328 	.word	0x20000328

080019a8 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 80019a8:	b580      	push	{r7, lr}
 80019aa:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* creation of statemachine */
  statemachineHandle = osThreadNew(StartstatemachineTask, NULL, &statemachine_attributes);
 80019ac:	4a0f      	ldr	r2, [pc, #60]	@ (80019ec <MX_FREERTOS_Init+0x44>)
 80019ae:	2100      	movs	r1, #0
 80019b0:	480f      	ldr	r0, [pc, #60]	@ (80019f0 <MX_FREERTOS_Init+0x48>)
 80019b2:	f012 f97b 	bl	8013cac <osThreadNew>
 80019b6:	4603      	mov	r3, r0
 80019b8:	4a0e      	ldr	r2, [pc, #56]	@ (80019f4 <MX_FREERTOS_Init+0x4c>)
 80019ba:	6013      	str	r3, [r2, #0]

  /* creation of Parsetask */
  ParsetaskHandle = osThreadNew(StartTaskparse, NULL, &Parsetask_attributes);
 80019bc:	4a0e      	ldr	r2, [pc, #56]	@ (80019f8 <MX_FREERTOS_Init+0x50>)
 80019be:	2100      	movs	r1, #0
 80019c0:	480e      	ldr	r0, [pc, #56]	@ (80019fc <MX_FREERTOS_Init+0x54>)
 80019c2:	f012 f973 	bl	8013cac <osThreadNew>
 80019c6:	4603      	mov	r3, r0
 80019c8:	4a0d      	ldr	r2, [pc, #52]	@ (8001a00 <MX_FREERTOS_Init+0x58>)
 80019ca:	6013      	str	r3, [r2, #0]

  /* creation of myTaskstore */
  myTaskstoreHandle = osThreadNew(StartTaskstore, NULL, &myTaskstore_attributes);
 80019cc:	4a0d      	ldr	r2, [pc, #52]	@ (8001a04 <MX_FREERTOS_Init+0x5c>)
 80019ce:	2100      	movs	r1, #0
 80019d0:	480d      	ldr	r0, [pc, #52]	@ (8001a08 <MX_FREERTOS_Init+0x60>)
 80019d2:	f012 f96b 	bl	8013cac <osThreadNew>
 80019d6:	4603      	mov	r3, r0
 80019d8:	4a0c      	ldr	r2, [pc, #48]	@ (8001a0c <MX_FREERTOS_Init+0x64>)
 80019da:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  osThreadSuspend(myTaskstoreHandle);
 80019dc:	4b0b      	ldr	r3, [pc, #44]	@ (8001a0c <MX_FREERTOS_Init+0x64>)
 80019de:	681b      	ldr	r3, [r3, #0]
 80019e0:	4618      	mov	r0, r3
 80019e2:	f012 f9f5 	bl	8013dd0 <osThreadSuspend>

  /* USER CODE BEGIN RTOS_EVENTS */
  /* add events, ... */
  /* USER CODE END RTOS_EVENTS */

}
 80019e6:	bf00      	nop
 80019e8:	bd80      	pop	{r7, pc}
 80019ea:	bf00      	nop
 80019ec:	0801e698 	.word	0x0801e698
 80019f0:	08001a11 	.word	0x08001a11
 80019f4:	200003ec 	.word	0x200003ec
 80019f8:	0801e6bc 	.word	0x0801e6bc
 80019fc:	08001a31 	.word	0x08001a31
 8001a00:	200003f0 	.word	0x200003f0
 8001a04:	0801e6e0 	.word	0x0801e6e0
 8001a08:	08001a75 	.word	0x08001a75
 8001a0c:	200003f4 	.word	0x200003f4

08001a10 <StartstatemachineTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartstatemachineTask */
void StartstatemachineTask(void *argument)
{
 8001a10:	b580      	push	{r7, lr}
 8001a12:	b082      	sub	sp, #8
 8001a14:	af00      	add	r7, sp, #0
 8001a16:	6078      	str	r0, [r7, #4]
  /* init code for USB_Device */
  MX_USB_Device_Init();
 8001a18:	f015 fcc6 	bl	80173a8 <MX_USB_Device_Init>
  /* USER CODE BEGIN StartstatemachineTask */
  /* Infinite loop */
  for(;;)
  {
		statemachine();
 8001a1c:	f001 fb9c 	bl	8003158 <statemachine>
		ssd1306_UpdateScreen();
 8001a20:	f000 ffac 	bl	800297c <ssd1306_UpdateScreen>
	    osDelay(50);
 8001a24:	2032      	movs	r0, #50	@ 0x32
 8001a26:	f012 f9f4 	bl	8013e12 <osDelay>
		statemachine();
 8001a2a:	bf00      	nop
 8001a2c:	e7f6      	b.n	8001a1c <StartstatemachineTask+0xc>
	...

08001a30 <StartTaskparse>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskparse */
void StartTaskparse(void *argument)
{
 8001a30:	b580      	push	{r7, lr}
 8001a32:	b082      	sub	sp, #8
 8001a34:	af00      	add	r7, sp, #0
 8001a36:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskparse */
  /* Infinite loop */
  for(;;)
  {
	  if(received_flag==1){
 8001a38:	4b0a      	ldr	r3, [pc, #40]	@ (8001a64 <StartTaskparse+0x34>)
 8001a3a:	681b      	ldr	r3, [r3, #0]
 8001a3c:	2b01      	cmp	r3, #1
 8001a3e:	d108      	bne.n	8001a52 <StartTaskparse+0x22>

	  		GNSS_ParsePVTData(&GNSSData);
 8001a40:	4809      	ldr	r0, [pc, #36]	@ (8001a68 <StartTaskparse+0x38>)
 8001a42:	f7ff fb4d 	bl	80010e0 <GNSS_ParsePVTData>
	  		bmp581_read_precise_normal(&bmp581);
 8001a46:	4809      	ldr	r0, [pc, #36]	@ (8001a6c <StartTaskparse+0x3c>)
 8001a48:	f000 f8f6 	bl	8001c38 <bmp581_read_precise_normal>
	  		  received_flag=0;
 8001a4c:	4b05      	ldr	r3, [pc, #20]	@ (8001a64 <StartTaskparse+0x34>)
 8001a4e:	2200      	movs	r2, #0
 8001a50:	601a      	str	r2, [r3, #0]


	  	  }
	HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_0);
 8001a52:	2101      	movs	r1, #1
 8001a54:	4806      	ldr	r0, [pc, #24]	@ (8001a70 <StartTaskparse+0x40>)
 8001a56:	f005 fbc5 	bl	80071e4 <HAL_GPIO_TogglePin>
    osDelay(100);
 8001a5a:	2064      	movs	r0, #100	@ 0x64
 8001a5c:	f012 f9d9 	bl	8013e12 <osDelay>
	  if(received_flag==1){
 8001a60:	e7ea      	b.n	8001a38 <StartTaskparse+0x8>
 8001a62:	bf00      	nop
 8001a64:	200006b8 	.word	0x200006b8
 8001a68:	200005f0 	.word	0x200005f0
 8001a6c:	200005ec 	.word	0x200005ec
 8001a70:	48000400 	.word	0x48000400

08001a74 <StartTaskstore>:
* @param argument: Not used
* @retval None
*/
/* USER CODE END Header_StartTaskstore */
void StartTaskstore(void *argument)
{
 8001a74:	b5b0      	push	{r4, r5, r7, lr}
 8001a76:	ed2d 8b04 	vpush	{d8-d9}
 8001a7a:	b082      	sub	sp, #8
 8001a7c:	af00      	add	r7, sp, #0
 8001a7e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartTaskstore */
  /* Infinite loop */
  for(;;)
  {
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001a80:	2102      	movs	r1, #2
 8001a82:	482e      	ldr	r0, [pc, #184]	@ (8001b3c <StartTaskstore+0xc8>)
 8001a84:	f005 fbae 	bl	80071e4 <HAL_GPIO_TogglePin>
	  if(GNSSData.fgSpeed>=vitmax){
 8001a88:	4b2d      	ldr	r3, [pc, #180]	@ (8001b40 <StartTaskstore+0xcc>)
 8001a8a:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8001a8e:	4b2d      	ldr	r3, [pc, #180]	@ (8001b44 <StartTaskstore+0xd0>)
 8001a90:	edd3 7a00 	vldr	s15, [r3]
 8001a94:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8001a98:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001a9c:	db04      	blt.n	8001aa8 <StartTaskstore+0x34>
							  									 vitmax=GNSSData.fgSpeed;
 8001a9e:	4b28      	ldr	r3, [pc, #160]	@ (8001b40 <StartTaskstore+0xcc>)
 8001aa0:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8001aa4:	4a27      	ldr	r2, [pc, #156]	@ (8001b44 <StartTaskstore+0xd0>)
 8001aa6:	6013      	str	r3, [r2, #0]
							  								 }



								distanceparcouru=distanceparcouru + distancecalc(oldlat,GNSSData.fLat,oldlong, GNSSData.fLon);
 8001aa8:	4b27      	ldr	r3, [pc, #156]	@ (8001b48 <StartTaskstore+0xd4>)
 8001aaa:	ed93 8b00 	vldr	d8, [r3]
 8001aae:	4b24      	ldr	r3, [pc, #144]	@ (8001b40 <StartTaskstore+0xcc>)
 8001ab0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001ab4:	4618      	mov	r0, r3
 8001ab6:	f7fe fd1f 	bl	80004f8 <__aeabi_f2d>
 8001aba:	4604      	mov	r4, r0
 8001abc:	460d      	mov	r5, r1
 8001abe:	4b23      	ldr	r3, [pc, #140]	@ (8001b4c <StartTaskstore+0xd8>)
 8001ac0:	ed93 9b00 	vldr	d9, [r3]
 8001ac4:	4b1e      	ldr	r3, [pc, #120]	@ (8001b40 <StartTaskstore+0xcc>)
 8001ac6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001aca:	4618      	mov	r0, r3
 8001acc:	f7fe fd14 	bl	80004f8 <__aeabi_f2d>
 8001ad0:	4602      	mov	r2, r0
 8001ad2:	460b      	mov	r3, r1
 8001ad4:	ec43 2b13 	vmov	d3, r2, r3
 8001ad8:	eeb0 2a49 	vmov.f32	s4, s18
 8001adc:	eef0 2a69 	vmov.f32	s5, s19
 8001ae0:	ec45 4b11 	vmov	d1, r4, r5
 8001ae4:	eeb0 0a48 	vmov.f32	s0, s16
 8001ae8:	eef0 0a68 	vmov.f32	s1, s17
 8001aec:	f7ff fcac 	bl	8001448 <distancecalc>
 8001af0:	ec51 0b10 	vmov	r0, r1, d0
 8001af4:	4b16      	ldr	r3, [pc, #88]	@ (8001b50 <StartTaskstore+0xdc>)
 8001af6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001afa:	f7fe fb9f 	bl	800023c <__adddf3>
 8001afe:	4602      	mov	r2, r0
 8001b00:	460b      	mov	r3, r1
 8001b02:	4913      	ldr	r1, [pc, #76]	@ (8001b50 <StartTaskstore+0xdc>)
 8001b04:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlat=GNSSData.fLat;
 8001b08:	4b0d      	ldr	r3, [pc, #52]	@ (8001b40 <StartTaskstore+0xcc>)
 8001b0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7fe fcf2 	bl	80004f8 <__aeabi_f2d>
 8001b14:	4602      	mov	r2, r0
 8001b16:	460b      	mov	r3, r1
 8001b18:	490b      	ldr	r1, [pc, #44]	@ (8001b48 <StartTaskstore+0xd4>)
 8001b1a:	e9c1 2300 	strd	r2, r3, [r1]
								  oldlong=GNSSData.fLon;
 8001b1e:	4b08      	ldr	r3, [pc, #32]	@ (8001b40 <StartTaskstore+0xcc>)
 8001b20:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001b24:	4618      	mov	r0, r3
 8001b26:	f7fe fce7 	bl	80004f8 <__aeabi_f2d>
 8001b2a:	4602      	mov	r2, r0
 8001b2c:	460b      	mov	r3, r1
 8001b2e:	4907      	ldr	r1, [pc, #28]	@ (8001b4c <StartTaskstore+0xd8>)
 8001b30:	e9c1 2300 	strd	r2, r3, [r1]
								  //ecrire ici


    osDelay(200);
 8001b34:	20c8      	movs	r0, #200	@ 0xc8
 8001b36:	f012 f96c 	bl	8013e12 <osDelay>
	  HAL_GPIO_TogglePin(GPIOB,GPIO_PIN_1);
 8001b3a:	e7a1      	b.n	8001a80 <StartTaskstore+0xc>
 8001b3c:	48000400 	.word	0x48000400
 8001b40:	200005f0 	.word	0x200005f0
 8001b44:	200005a4 	.word	0x200005a4
 8001b48:	200005c8 	.word	0x200005c8
 8001b4c:	200005d0 	.word	0x200005d0
 8001b50:	200005c0 	.word	0x200005c0

08001b54 <bmp581_init_precise_normal>:
uint8_t odrcheck=0;
double P0=101325.0;

//Ox18 donc 11000 pour ODR donc 5hz en mode normal avec oversampling a 128 pour la pression et 8 pour la temperature

uint8_t bmp581_init_precise_normal(BMP_t * bmp581){
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b088      	sub	sp, #32
 8001b58:	af04      	add	r7, sp, #16
 8001b5a:	6078      	str	r0, [r7, #4]

//	uint8_t OSR_tmask = 0b01111111;
//	uint8_t ODR_tmask = 0b01100001;

	uint8_t OSR_tmask = 0b01111011;
 8001b5c:	237b      	movs	r3, #123	@ 0x7b
 8001b5e:	72fb      	strb	r3, [r7, #11]
	uint8_t ODR_tmask = 0b01101001;
 8001b60:	2369      	movs	r3, #105	@ 0x69
 8001b62:	72bb      	strb	r3, [r7, #10]
	uint8_t DSP_conf_mask = 0b00101011;
 8001b64:	232b      	movs	r3, #43	@ 0x2b
 8001b66:	727b      	strb	r3, [r7, #9]
	uint8_t DSP_conf_mask2 = 0b00010010;
 8001b68:	2312      	movs	r3, #18
 8001b6a:	723b      	strb	r3, [r7, #8]
	int check=0;
 8001b6c:	2300      	movs	r3, #0
 8001b6e:	60fb      	str	r3, [r7, #12]

	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_OSR_CONFIG, 1, &OSR_tmask, 1, 100)!=HAL_OK){
 8001b70:	2364      	movs	r3, #100	@ 0x64
 8001b72:	9302      	str	r3, [sp, #8]
 8001b74:	2301      	movs	r3, #1
 8001b76:	9301      	str	r3, [sp, #4]
 8001b78:	f107 030b 	add.w	r3, r7, #11
 8001b7c:	9300      	str	r3, [sp, #0]
 8001b7e:	2301      	movs	r3, #1
 8001b80:	2236      	movs	r2, #54	@ 0x36
 8001b82:	218e      	movs	r1, #142	@ 0x8e
 8001b84:	482a      	ldr	r0, [pc, #168]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001b86:	f005 fbe3 	bl	8007350 <HAL_I2C_Mem_Write>
 8001b8a:	4603      	mov	r3, r0
 8001b8c:	2b00      	cmp	r3, #0
 8001b8e:	d001      	beq.n	8001b94 <bmp581_init_precise_normal+0x40>
			check=1;
 8001b90:	2301      	movs	r3, #1
 8001b92:	60fb      	str	r3, [r7, #12]
		}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_ODR_CONFIG, 1, &ODR_tmask, 1, 100)!=HAL_OK){
 8001b94:	2364      	movs	r3, #100	@ 0x64
 8001b96:	9302      	str	r3, [sp, #8]
 8001b98:	2301      	movs	r3, #1
 8001b9a:	9301      	str	r3, [sp, #4]
 8001b9c:	f107 030a 	add.w	r3, r7, #10
 8001ba0:	9300      	str	r3, [sp, #0]
 8001ba2:	2301      	movs	r3, #1
 8001ba4:	2237      	movs	r2, #55	@ 0x37
 8001ba6:	218e      	movs	r1, #142	@ 0x8e
 8001ba8:	4821      	ldr	r0, [pc, #132]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001baa:	f005 fbd1 	bl	8007350 <HAL_I2C_Mem_Write>
 8001bae:	4603      	mov	r3, r0
 8001bb0:	2b00      	cmp	r3, #0
 8001bb2:	d001      	beq.n	8001bb8 <bmp581_init_precise_normal+0x64>
					check=1;
 8001bb4:	2301      	movs	r3, #1
 8001bb6:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask, 1, 100)!=HAL_OK){
 8001bb8:	2364      	movs	r3, #100	@ 0x64
 8001bba:	9302      	str	r3, [sp, #8]
 8001bbc:	2301      	movs	r3, #1
 8001bbe:	9301      	str	r3, [sp, #4]
 8001bc0:	f107 0309 	add.w	r3, r7, #9
 8001bc4:	9300      	str	r3, [sp, #0]
 8001bc6:	2301      	movs	r3, #1
 8001bc8:	2230      	movs	r2, #48	@ 0x30
 8001bca:	218e      	movs	r1, #142	@ 0x8e
 8001bcc:	4818      	ldr	r0, [pc, #96]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001bce:	f005 fbbf 	bl	8007350 <HAL_I2C_Mem_Write>
 8001bd2:	4603      	mov	r3, r0
 8001bd4:	2b00      	cmp	r3, #0
 8001bd6:	d001      	beq.n	8001bdc <bmp581_init_precise_normal+0x88>
				check=1;
 8001bd8:	2301      	movs	r3, #1
 8001bda:	60fb      	str	r3, [r7, #12]
			}
	if(HAL_I2C_Mem_Write(&hi2c1, BMP581_WRITE_ADDR, BMP581_DSP_CONFIG, 1, &DSP_conf_mask2, 1, 100)!=HAL_OK){
 8001bdc:	2364      	movs	r3, #100	@ 0x64
 8001bde:	9302      	str	r3, [sp, #8]
 8001be0:	2301      	movs	r3, #1
 8001be2:	9301      	str	r3, [sp, #4]
 8001be4:	f107 0308 	add.w	r3, r7, #8
 8001be8:	9300      	str	r3, [sp, #0]
 8001bea:	2301      	movs	r3, #1
 8001bec:	2230      	movs	r2, #48	@ 0x30
 8001bee:	218e      	movs	r1, #142	@ 0x8e
 8001bf0:	480f      	ldr	r0, [pc, #60]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001bf2:	f005 fbad 	bl	8007350 <HAL_I2C_Mem_Write>
 8001bf6:	4603      	mov	r3, r0
 8001bf8:	2b00      	cmp	r3, #0
 8001bfa:	d001      	beq.n	8001c00 <bmp581_init_precise_normal+0xac>
					check=1;
 8001bfc:	2301      	movs	r3, #1
 8001bfe:	60fb      	str	r3, [r7, #12]
				}
	if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_OSR_EFF, 1, &odrcheck, 1, 100)!=HAL_OK){
 8001c00:	2364      	movs	r3, #100	@ 0x64
 8001c02:	9302      	str	r3, [sp, #8]
 8001c04:	2301      	movs	r3, #1
 8001c06:	9301      	str	r3, [sp, #4]
 8001c08:	4b0a      	ldr	r3, [pc, #40]	@ (8001c34 <bmp581_init_precise_normal+0xe0>)
 8001c0a:	9300      	str	r3, [sp, #0]
 8001c0c:	2301      	movs	r3, #1
 8001c0e:	2238      	movs	r2, #56	@ 0x38
 8001c10:	218f      	movs	r1, #143	@ 0x8f
 8001c12:	4807      	ldr	r0, [pc, #28]	@ (8001c30 <bmp581_init_precise_normal+0xdc>)
 8001c14:	f005 fcb0 	bl	8007578 <HAL_I2C_Mem_Read>
 8001c18:	4603      	mov	r3, r0
 8001c1a:	2b00      	cmp	r3, #0
 8001c1c:	d001      	beq.n	8001c22 <bmp581_init_precise_normal+0xce>
					check=1;
 8001c1e:	2301      	movs	r3, #1
 8001c20:	60fb      	str	r3, [r7, #12]
				}


	return check;
 8001c22:	68fb      	ldr	r3, [r7, #12]
 8001c24:	b2db      	uxtb	r3, r3

}
 8001c26:	4618      	mov	r0, r3
 8001c28:	3710      	adds	r7, #16
 8001c2a:	46bd      	mov	sp, r7
 8001c2c:	bd80      	pop	{r7, pc}
 8001c2e:	bf00      	nop
 8001c30:	20000414 	.word	0x20000414
 8001c34:	20000410 	.word	0x20000410

08001c38 <bmp581_read_precise_normal>:




uint8_t bmp581_read_precise_normal(BMP_t * bmp581){
 8001c38:	b580      	push	{r7, lr}
 8001c3a:	b08c      	sub	sp, #48	@ 0x30
 8001c3c:	af04      	add	r7, sp, #16
 8001c3e:	6078      	str	r0, [r7, #4]
		int check=0;
 8001c40:	2300      	movs	r3, #0
 8001c42:	61fb      	str	r3, [r7, #28]
		uint8_t recarray[6];
		int32_t intbuffertemp=0;
 8001c44:	2300      	movs	r3, #0
 8001c46:	61bb      	str	r3, [r7, #24]
		int32_t intbufferpres=0;
 8001c48:	2300      	movs	r3, #0
 8001c4a:	617b      	str	r3, [r7, #20]
//			check=1;
//		}
//		if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_PRESS_DATA_MSB, 1, &recarray[5], 1, 100)!=HAL_OK){
//			check=1;
//		}
		if(HAL_I2C_Mem_Read(&hi2c1, BMP581_READ_ADDR, BMP581_TEMP_DATA_XLSB, 1, &recarray, 6, 100)!=HAL_OK){
 8001c4c:	2364      	movs	r3, #100	@ 0x64
 8001c4e:	9302      	str	r3, [sp, #8]
 8001c50:	2306      	movs	r3, #6
 8001c52:	9301      	str	r3, [sp, #4]
 8001c54:	f107 030c 	add.w	r3, r7, #12
 8001c58:	9300      	str	r3, [sp, #0]
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	221d      	movs	r2, #29
 8001c5e:	218f      	movs	r1, #143	@ 0x8f
 8001c60:	482f      	ldr	r0, [pc, #188]	@ (8001d20 <bmp581_read_precise_normal+0xe8>)
 8001c62:	f005 fc89 	bl	8007578 <HAL_I2C_Mem_Read>
 8001c66:	4603      	mov	r3, r0
 8001c68:	2b00      	cmp	r3, #0
 8001c6a:	d001      	beq.n	8001c70 <bmp581_read_precise_normal+0x38>
					check=1;
 8001c6c:	2301      	movs	r3, #1
 8001c6e:	61fb      	str	r3, [r7, #28]
				}


		if(check==0){
 8001c70:	69fb      	ldr	r3, [r7, #28]
 8001c72:	2b00      	cmp	r3, #0
 8001c74:	d147      	bne.n	8001d06 <bmp581_read_precise_normal+0xce>

		intbuffertemp=(recarray[2]<<16)|(recarray[1]<<8)|(recarray[0]);
 8001c76:	7bbb      	ldrb	r3, [r7, #14]
 8001c78:	041a      	lsls	r2, r3, #16
 8001c7a:	7b7b      	ldrb	r3, [r7, #13]
 8001c7c:	021b      	lsls	r3, r3, #8
 8001c7e:	4313      	orrs	r3, r2
 8001c80:	7b3a      	ldrb	r2, [r7, #12]
 8001c82:	4313      	orrs	r3, r2
 8001c84:	61bb      	str	r3, [r7, #24]
		intbufferpres=(recarray[5]<<16)|(recarray[4]<<8)|(recarray[3]);
 8001c86:	7c7b      	ldrb	r3, [r7, #17]
 8001c88:	041a      	lsls	r2, r3, #16
 8001c8a:	7c3b      	ldrb	r3, [r7, #16]
 8001c8c:	021b      	lsls	r3, r3, #8
 8001c8e:	4313      	orrs	r3, r2
 8001c90:	7bfa      	ldrb	r2, [r7, #15]
 8001c92:	4313      	orrs	r3, r2
 8001c94:	617b      	str	r3, [r7, #20]
		bmptemp=(double)intbuffertemp/65536.0;
 8001c96:	69b8      	ldr	r0, [r7, #24]
 8001c98:	f7fe fc1c 	bl	80004d4 <__aeabi_i2d>
 8001c9c:	f04f 0200 	mov.w	r2, #0
 8001ca0:	4b20      	ldr	r3, [pc, #128]	@ (8001d24 <bmp581_read_precise_normal+0xec>)
 8001ca2:	f7fe fdab 	bl	80007fc <__aeabi_ddiv>
 8001ca6:	4602      	mov	r2, r0
 8001ca8:	460b      	mov	r3, r1
 8001caa:	491f      	ldr	r1, [pc, #124]	@ (8001d28 <bmp581_read_precise_normal+0xf0>)
 8001cac:	e9c1 2300 	strd	r2, r3, [r1]
		bmppress=(double) intbufferpres/64.0;
 8001cb0:	6978      	ldr	r0, [r7, #20]
 8001cb2:	f7fe fc0f 	bl	80004d4 <__aeabi_i2d>
 8001cb6:	f04f 0200 	mov.w	r2, #0
 8001cba:	4b1c      	ldr	r3, [pc, #112]	@ (8001d2c <bmp581_read_precise_normal+0xf4>)
 8001cbc:	f7fe fd9e 	bl	80007fc <__aeabi_ddiv>
 8001cc0:	4602      	mov	r2, r0
 8001cc2:	460b      	mov	r3, r1
 8001cc4:	491a      	ldr	r1, [pc, #104]	@ (8001d30 <bmp581_read_precise_normal+0xf8>)
 8001cc6:	e9c1 2300 	strd	r2, r3, [r1]
		bmpalt=(double) ((8.314*298.15)/(9.80665*0.028964))*log(P0/(bmppress));
 8001cca:	4b1a      	ldr	r3, [pc, #104]	@ (8001d34 <bmp581_read_precise_normal+0xfc>)
 8001ccc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8001cd0:	4b17      	ldr	r3, [pc, #92]	@ (8001d30 <bmp581_read_precise_normal+0xf8>)
 8001cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cd6:	f7fe fd91 	bl	80007fc <__aeabi_ddiv>
 8001cda:	4602      	mov	r2, r0
 8001cdc:	460b      	mov	r3, r1
 8001cde:	ec43 2b17 	vmov	d7, r2, r3
 8001ce2:	eeb0 0a47 	vmov.f32	s0, s14
 8001ce6:	eef0 0a67 	vmov.f32	s1, s15
 8001cea:	f01a fd01 	bl	801c6f0 <log>
 8001cee:	ec51 0b10 	vmov	r0, r1, d0
 8001cf2:	a309      	add	r3, pc, #36	@ (adr r3, 8001d18 <bmp581_read_precise_normal+0xe0>)
 8001cf4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001cf8:	f7fe fc56 	bl	80005a8 <__aeabi_dmul>
 8001cfc:	4602      	mov	r2, r0
 8001cfe:	460b      	mov	r3, r1
 8001d00:	490d      	ldr	r1, [pc, #52]	@ (8001d38 <bmp581_read_precise_normal+0x100>)
 8001d02:	e9c1 2300 	strd	r2, r3, [r1]

		}

		return check;
 8001d06:	69fb      	ldr	r3, [r7, #28]
 8001d08:	b2db      	uxtb	r3, r3
}
 8001d0a:	4618      	mov	r0, r3
 8001d0c:	3720      	adds	r7, #32
 8001d0e:	46bd      	mov	sp, r7
 8001d10:	bd80      	pop	{r7, pc}
 8001d12:	bf00      	nop
 8001d14:	f3af 8000 	nop.w
 8001d18:	a7b85a1b 	.word	0xa7b85a1b
 8001d1c:	40c10b81 	.word	0x40c10b81
 8001d20:	20000414 	.word	0x20000414
 8001d24:	40f00000 	.word	0x40f00000
 8001d28:	200003f8 	.word	0x200003f8
 8001d2c:	40500000 	.word	0x40500000
 8001d30:	20000400 	.word	0x20000400
 8001d34:	20000010 	.word	0x20000010
 8001d38:	20000408 	.word	0x20000408

08001d3c <LL_AHB1_GRP1_EnableClock>:
{
 8001d3c:	b480      	push	{r7}
 8001d3e:	b085      	sub	sp, #20
 8001d40:	af00      	add	r7, sp, #0
 8001d42:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001d44:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d48:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d4a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	4313      	orrs	r3, r2
 8001d52:	648b      	str	r3, [r1, #72]	@ 0x48
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001d54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001d58:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	4013      	ands	r3, r2
 8001d5e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001d60:	68fb      	ldr	r3, [r7, #12]
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d6c:	4770      	bx	lr

08001d6e <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 8001d6e:	b580      	push	{r7, lr}
 8001d70:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 8001d72:	2004      	movs	r0, #4
 8001d74:	f7ff ffe2 	bl	8001d3c <LL_AHB1_GRP1_EnableClock>
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001d78:	2001      	movs	r0, #1
 8001d7a:	f7ff ffdf 	bl	8001d3c <LL_AHB1_GRP1_EnableClock>

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 5, 0);
 8001d7e:	2200      	movs	r2, #0
 8001d80:	2105      	movs	r1, #5
 8001d82:	200b      	movs	r0, #11
 8001d84:	f004 fd86 	bl	8006894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001d88:	200b      	movs	r0, #11
 8001d8a:	f004 fd9d 	bl	80068c8 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 5, 0);
 8001d8e:	2200      	movs	r2, #0
 8001d90:	2105      	movs	r1, #5
 8001d92:	200c      	movs	r0, #12
 8001d94:	f004 fd7e 	bl	8006894 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001d98:	200c      	movs	r0, #12
 8001d9a:	f004 fd95 	bl	80068c8 <HAL_NVIC_EnableIRQ>

}
 8001d9e:	bf00      	nop
 8001da0:	bd80      	pop	{r7, pc}

08001da2 <LL_AHB2_GRP1_EnableClock>:
{
 8001da2:	b480      	push	{r7}
 8001da4:	b085      	sub	sp, #20
 8001da6:	af00      	add	r7, sp, #0
 8001da8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001db0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	4313      	orrs	r3, r2
 8001db8:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001dbe:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001dc0:	687b      	ldr	r3, [r7, #4]
 8001dc2:	4013      	ands	r3, r2
 8001dc4:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001dc6:	68fb      	ldr	r3, [r7, #12]
}
 8001dc8:	bf00      	nop
 8001dca:	3714      	adds	r7, #20
 8001dcc:	46bd      	mov	sp, r7
 8001dce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001dd2:	4770      	bx	lr

08001dd4 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8001dd4:	b580      	push	{r7, lr}
 8001dd6:	b086      	sub	sp, #24
 8001dd8:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dda:	1d3b      	adds	r3, r7, #4
 8001ddc:	2200      	movs	r2, #0
 8001dde:	601a      	str	r2, [r3, #0]
 8001de0:	605a      	str	r2, [r3, #4]
 8001de2:	609a      	str	r2, [r3, #8]
 8001de4:	60da      	str	r2, [r3, #12]
 8001de6:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8001de8:	2004      	movs	r0, #4
 8001dea:	f7ff ffda 	bl	8001da2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001dee:	2002      	movs	r0, #2
 8001df0:	f7ff ffd7 	bl	8001da2 <LL_AHB2_GRP1_EnableClock>
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001df4:	2001      	movs	r0, #1
 8001df6:	f7ff ffd4 	bl	8001da2 <LL_AHB2_GRP1_EnableClock>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_0, GPIO_PIN_RESET);
 8001dfa:	2200      	movs	r2, #0
 8001dfc:	2101      	movs	r1, #1
 8001dfe:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e02:	f005 f9d7 	bl	80071b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, LED0_Pin|LED1_Pin|SPI_CS_Pin, GPIO_PIN_RESET);
 8001e06:	2200      	movs	r2, #0
 8001e08:	2183      	movs	r1, #131	@ 0x83
 8001e0a:	481e      	ldr	r0, [pc, #120]	@ (8001e84 <MX_GPIO_Init+0xb0>)
 8001e0c:	f005 f9d2 	bl	80071b4 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC14 PC15 */
  GPIO_InitStruct.Pin = GPIO_PIN_14|GPIO_PIN_15;
 8001e10:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8001e14:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001e16:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001e1a:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e20:	1d3b      	adds	r3, r7, #4
 8001e22:	4619      	mov	r1, r3
 8001e24:	4818      	ldr	r0, [pc, #96]	@ (8001e88 <MX_GPIO_Init+0xb4>)
 8001e26:	f005 f83d 	bl	8006ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA0 */
  GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001e2a:	2301      	movs	r3, #1
 8001e2c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e2e:	2301      	movs	r3, #1
 8001e30:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e32:	2300      	movs	r3, #0
 8001e34:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e36:	2300      	movs	r3, #0
 8001e38:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e3a:	1d3b      	adds	r3, r7, #4
 8001e3c:	4619      	mov	r1, r3
 8001e3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e42:	f005 f82f 	bl	8006ea4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001e46:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001e4a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING_FALLING;
 8001e4c:	f44f 1344 	mov.w	r3, #3211264	@ 0x310000
 8001e50:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e52:	2300      	movs	r3, #0
 8001e54:	60fb      	str	r3, [r7, #12]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e56:	1d3b      	adds	r3, r7, #4
 8001e58:	4619      	mov	r1, r3
 8001e5a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001e5e:	f005 f821 	bl	8006ea4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED0_Pin LED1_Pin SPI_CS_Pin */
  GPIO_InitStruct.Pin = LED0_Pin|LED1_Pin|SPI_CS_Pin;
 8001e62:	2383      	movs	r3, #131	@ 0x83
 8001e64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001e66:	2301      	movs	r3, #1
 8001e68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001e6a:	2300      	movs	r3, #0
 8001e6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001e6e:	2300      	movs	r3, #0
 8001e70:	613b      	str	r3, [r7, #16]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e72:	1d3b      	adds	r3, r7, #4
 8001e74:	4619      	mov	r1, r3
 8001e76:	4803      	ldr	r0, [pc, #12]	@ (8001e84 <MX_GPIO_Init+0xb0>)
 8001e78:	f005 f814 	bl	8006ea4 <HAL_GPIO_Init>

}
 8001e7c:	bf00      	nop
 8001e7e:	3718      	adds	r7, #24
 8001e80:	46bd      	mov	sp, r7
 8001e82:	bd80      	pop	{r7, pc}
 8001e84:	48000400 	.word	0x48000400
 8001e88:	48000800 	.word	0x48000800

08001e8c <LL_AHB2_GRP1_EnableClock>:
{
 8001e8c:	b480      	push	{r7}
 8001e8e:	b085      	sub	sp, #20
 8001e90:	af00      	add	r7, sp, #0
 8001e92:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8001e94:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001e98:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001e9a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	4313      	orrs	r3, r2
 8001ea2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8001ea4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001ea8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8001eaa:	687b      	ldr	r3, [r7, #4]
 8001eac:	4013      	ands	r3, r2
 8001eae:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001eb0:	68fb      	ldr	r3, [r7, #12]
}
 8001eb2:	bf00      	nop
 8001eb4:	3714      	adds	r7, #20
 8001eb6:	46bd      	mov	sp, r7
 8001eb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ebc:	4770      	bx	lr

08001ebe <LL_APB1_GRP1_EnableClock>:
  *         @arg @ref LL_APB1_GRP1_PERIPH_LPTIM1
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8001ebe:	b480      	push	{r7}
 8001ec0:	b085      	sub	sp, #20
 8001ec2:	af00      	add	r7, sp, #0
 8001ec4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR1, Periphs);
 8001ec6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eca:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001ecc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8001ed0:	687b      	ldr	r3, [r7, #4]
 8001ed2:	4313      	orrs	r3, r2
 8001ed4:	658b      	str	r3, [r1, #88]	@ 0x58
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8001ed6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8001eda:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4013      	ands	r3, r2
 8001ee0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001ee2:	68fb      	ldr	r3, [r7, #12]
}
 8001ee4:	bf00      	nop
 8001ee6:	3714      	adds	r7, #20
 8001ee8:	46bd      	mov	sp, r7
 8001eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eee:	4770      	bx	lr

08001ef0 <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 8001ef0:	b580      	push	{r7, lr}
 8001ef2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001ef4:	4b1b      	ldr	r3, [pc, #108]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001ef6:	4a1c      	ldr	r2, [pc, #112]	@ (8001f68 <MX_I2C1_Init+0x78>)
 8001ef8:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x10B17DB5;
 8001efa:	4b1a      	ldr	r3, [pc, #104]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001efc:	4a1b      	ldr	r2, [pc, #108]	@ (8001f6c <MX_I2C1_Init+0x7c>)
 8001efe:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 8001f00:	4b18      	ldr	r3, [pc, #96]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f02:	2200      	movs	r2, #0
 8001f04:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f06:	4b17      	ldr	r3, [pc, #92]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f0c:	4b15      	ldr	r3, [pc, #84]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f0e:	2200      	movs	r2, #0
 8001f10:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 8001f12:	4b14      	ldr	r3, [pc, #80]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f14:	2200      	movs	r2, #0
 8001f16:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f18:	4b12      	ldr	r3, [pc, #72]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f1a:	2200      	movs	r2, #0
 8001f1c:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f1e:	4b11      	ldr	r3, [pc, #68]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f20:	2200      	movs	r2, #0
 8001f22:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001f24:	4b0f      	ldr	r3, [pc, #60]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f26:	2200      	movs	r2, #0
 8001f28:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001f2a:	480e      	ldr	r0, [pc, #56]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f2c:	f005 f974 	bl	8007218 <HAL_I2C_Init>
 8001f30:	4603      	mov	r3, r0
 8001f32:	2b00      	cmp	r3, #0
 8001f34:	d001      	beq.n	8001f3a <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001f36:	f000 fa8f 	bl	8002458 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001f3a:	2100      	movs	r1, #0
 8001f3c:	4809      	ldr	r0, [pc, #36]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f3e:	f005 fef7 	bl	8007d30 <HAL_I2CEx_ConfigAnalogFilter>
 8001f42:	4603      	mov	r3, r0
 8001f44:	2b00      	cmp	r3, #0
 8001f46:	d001      	beq.n	8001f4c <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 8001f48:	f000 fa86 	bl	8002458 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 8001f4c:	2100      	movs	r1, #0
 8001f4e:	4805      	ldr	r0, [pc, #20]	@ (8001f64 <MX_I2C1_Init+0x74>)
 8001f50:	f005 ff39 	bl	8007dc6 <HAL_I2CEx_ConfigDigitalFilter>
 8001f54:	4603      	mov	r3, r0
 8001f56:	2b00      	cmp	r3, #0
 8001f58:	d001      	beq.n	8001f5e <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 8001f5a:	f000 fa7d 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001f5e:	bf00      	nop
 8001f60:	bd80      	pop	{r7, pc}
 8001f62:	bf00      	nop
 8001f64:	20000414 	.word	0x20000414
 8001f68:	40005400 	.word	0x40005400
 8001f6c:	10b17db5 	.word	0x10b17db5

08001f70 <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 8001f70:	b580      	push	{r7, lr}
 8001f72:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 8001f74:	4b1d      	ldr	r3, [pc, #116]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f76:	4a1e      	ldr	r2, [pc, #120]	@ (8001ff0 <MX_I2C3_Init+0x80>)
 8001f78:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00910B1C;
 8001f7a:	4b1c      	ldr	r3, [pc, #112]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f7c:	4a1d      	ldr	r2, [pc, #116]	@ (8001ff4 <MX_I2C3_Init+0x84>)
 8001f7e:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 8001f80:	4b1a      	ldr	r3, [pc, #104]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f82:	2200      	movs	r2, #0
 8001f84:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001f86:	4b19      	ldr	r3, [pc, #100]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f88:	2201      	movs	r2, #1
 8001f8a:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001f8c:	4b17      	ldr	r3, [pc, #92]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f8e:	2200      	movs	r2, #0
 8001f90:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8001f92:	4b16      	ldr	r3, [pc, #88]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f94:	2200      	movs	r2, #0
 8001f96:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001f98:	4b14      	ldr	r3, [pc, #80]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001f9a:	2200      	movs	r2, #0
 8001f9c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001f9e:	4b13      	ldr	r3, [pc, #76]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001fa0:	2200      	movs	r2, #0
 8001fa2:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001fa4:	4b11      	ldr	r3, [pc, #68]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001fa6:	2200      	movs	r2, #0
 8001fa8:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001faa:	4810      	ldr	r0, [pc, #64]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001fac:	f005 f934 	bl	8007218 <HAL_I2C_Init>
 8001fb0:	4603      	mov	r3, r0
 8001fb2:	2b00      	cmp	r3, #0
 8001fb4:	d001      	beq.n	8001fba <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001fb6:	f000 fa4f 	bl	8002458 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001fba:	2100      	movs	r1, #0
 8001fbc:	480b      	ldr	r0, [pc, #44]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001fbe:	f005 feb7 	bl	8007d30 <HAL_I2CEx_ConfigAnalogFilter>
 8001fc2:	4603      	mov	r3, r0
 8001fc4:	2b00      	cmp	r3, #0
 8001fc6:	d001      	beq.n	8001fcc <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001fc8:	f000 fa46 	bl	8002458 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001fcc:	2100      	movs	r1, #0
 8001fce:	4807      	ldr	r0, [pc, #28]	@ (8001fec <MX_I2C3_Init+0x7c>)
 8001fd0:	f005 fef9 	bl	8007dc6 <HAL_I2CEx_ConfigDigitalFilter>
 8001fd4:	4603      	mov	r3, r0
 8001fd6:	2b00      	cmp	r3, #0
 8001fd8:	d001      	beq.n	8001fde <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001fda:	f000 fa3d 	bl	8002458 <Error_Handler>
  }

  /** I2C Enable Fast Mode Plus
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 8001fde:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 8001fe2:	f005 ff3d 	bl	8007e60 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	20000468 	.word	0x20000468
 8001ff0:	40005c00 	.word	0x40005c00
 8001ff4:	00910b1c 	.word	0x00910b1c

08001ff8 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	b09c      	sub	sp, #112	@ 0x70
 8001ffc:	af00      	add	r7, sp, #0
 8001ffe:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002000:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002010:	f107 030c 	add.w	r3, r7, #12
 8002014:	2250      	movs	r2, #80	@ 0x50
 8002016:	2100      	movs	r1, #0
 8002018:	4618      	mov	r0, r3
 800201a:	f016 ff2e 	bl	8018e7a <memset>
  if(i2cHandle->Instance==I2C1)
 800201e:	687b      	ldr	r3, [r7, #4]
 8002020:	681b      	ldr	r3, [r3, #0]
 8002022:	4a37      	ldr	r2, [pc, #220]	@ (8002100 <HAL_I2C_MspInit+0x108>)
 8002024:	4293      	cmp	r3, r2
 8002026:	d127      	bne.n	8002078 <HAL_I2C_MspInit+0x80>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 8002028:	2304      	movs	r3, #4
 800202a:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 800202c:	f44f 3340 	mov.w	r3, #196608	@ 0x30000
 8002030:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002032:	f107 030c 	add.w	r3, r7, #12
 8002036:	4618      	mov	r0, r3
 8002038:	f009 f827 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 800203c:	4603      	mov	r3, r0
 800203e:	2b00      	cmp	r3, #0
 8002040:	d001      	beq.n	8002046 <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 8002042:	f000 fa09 	bl	8002458 <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002046:	2002      	movs	r0, #2
 8002048:	f7ff ff20 	bl	8001e8c <LL_AHB2_GRP1_EnableClock>
    /**I2C1 GPIO Configuration
    PB8     ------> I2C1_SCL
    PB9     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 800204c:	f44f 7340 	mov.w	r3, #768	@ 0x300
 8002050:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002052:	2312      	movs	r3, #18
 8002054:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002056:	2300      	movs	r3, #0
 8002058:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800205a:	2300      	movs	r3, #0
 800205c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 800205e:	2304      	movs	r3, #4
 8002060:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002062:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8002066:	4619      	mov	r1, r3
 8002068:	4826      	ldr	r0, [pc, #152]	@ (8002104 <HAL_I2C_MspInit+0x10c>)
 800206a:	f004 ff1b 	bl	8006ea4 <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800206e:	f44f 1000 	mov.w	r0, #2097152	@ 0x200000
 8002072:	f7ff ff24 	bl	8001ebe <LL_APB1_GRP1_EnableClock>
    __HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002076:	e03e      	b.n	80020f6 <HAL_I2C_MspInit+0xfe>
  else if(i2cHandle->Instance==I2C3)
 8002078:	687b      	ldr	r3, [r7, #4]
 800207a:	681b      	ldr	r3, [r3, #0]
 800207c:	4a22      	ldr	r2, [pc, #136]	@ (8002108 <HAL_I2C_MspInit+0x110>)
 800207e:	4293      	cmp	r3, r2
 8002080:	d139      	bne.n	80020f6 <HAL_I2C_MspInit+0xfe>
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002082:	2308      	movs	r3, #8
 8002084:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002086:	f44f 1340 	mov.w	r3, #3145728	@ 0x300000
 800208a:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 800208c:	f107 030c 	add.w	r3, r7, #12
 8002090:	4618      	mov	r0, r3
 8002092:	f008 fffa 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 8002096:	4603      	mov	r3, r0
 8002098:	2b00      	cmp	r3, #0
 800209a:	d001      	beq.n	80020a0 <HAL_I2C_MspInit+0xa8>
      Error_Handler();
 800209c:	f000 f9dc 	bl	8002458 <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 80020a0:	2001      	movs	r0, #1
 80020a2:	f7ff fef3 	bl	8001e8c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80020a6:	2002      	movs	r0, #2
 80020a8:	f7ff fef0 	bl	8001e8c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80020ac:	2380      	movs	r3, #128	@ 0x80
 80020ae:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020b0:	2312      	movs	r3, #18
 80020b2:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020b4:	2300      	movs	r3, #0
 80020b6:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020b8:	2300      	movs	r3, #0
 80020ba:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020bc:	2304      	movs	r3, #4
 80020be:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80020c0:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020c4:	4619      	mov	r1, r3
 80020c6:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80020ca:	f004 feeb 	bl	8006ea4 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 80020ce:	2310      	movs	r3, #16
 80020d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80020d2:	2312      	movs	r3, #18
 80020d4:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80020d6:	2300      	movs	r3, #0
 80020d8:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80020da:	2300      	movs	r3, #0
 80020dc:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C3;
 80020de:	2304      	movs	r3, #4
 80020e0:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80020e2:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80020e6:	4619      	mov	r1, r3
 80020e8:	4806      	ldr	r0, [pc, #24]	@ (8002104 <HAL_I2C_MspInit+0x10c>)
 80020ea:	f004 fedb 	bl	8006ea4 <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80020ee:	f44f 0000 	mov.w	r0, #8388608	@ 0x800000
 80020f2:	f7ff fee4 	bl	8001ebe <LL_APB1_GRP1_EnableClock>
}
 80020f6:	bf00      	nop
 80020f8:	3770      	adds	r7, #112	@ 0x70
 80020fa:	46bd      	mov	sp, r7
 80020fc:	bd80      	pop	{r7, pc}
 80020fe:	bf00      	nop
 8002100:	40005400 	.word	0x40005400
 8002104:	48000400 	.word	0x48000400
 8002108:	40005c00 	.word	0x40005c00

0800210c <LL_AHB2_GRP1_EnableClock>:
{
 800210c:	b480      	push	{r7}
 800210e:	b085      	sub	sp, #20
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8002114:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002118:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800211a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800211e:	687b      	ldr	r3, [r7, #4]
 8002120:	4313      	orrs	r3, r2
 8002122:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8002124:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002128:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800212a:	687b      	ldr	r3, [r7, #4]
 800212c:	4013      	ands	r3, r2
 800212e:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8002130:	68fb      	ldr	r3, [r7, #12]
}
 8002132:	bf00      	nop
 8002134:	3714      	adds	r7, #20
 8002136:	46bd      	mov	sp, r7
 8002138:	f85d 7b04 	ldr.w	r7, [sp], #4
 800213c:	4770      	bx	lr
	...

08002140 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002140:	b580      	push	{r7, lr}
 8002142:	b08a      	sub	sp, #40	@ 0x28
 8002144:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002146:	f003 f9b7 	bl	80054b8 <HAL_Init>

  /* USER CODE BEGIN Init */
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800214a:	1d3b      	adds	r3, r7, #4
 800214c:	2200      	movs	r2, #0
 800214e:	601a      	str	r2, [r3, #0]
 8002150:	605a      	str	r2, [r3, #4]
 8002152:	609a      	str	r2, [r3, #8]
 8002154:	60da      	str	r2, [r3, #12]
 8002156:	611a      	str	r2, [r3, #16]
   void (*boot_jump)(void);

   __HAL_RCC_GPIOC_CLK_ENABLE();
 8002158:	2004      	movs	r0, #4
 800215a:	f7ff ffd7 	bl	800210c <LL_AHB2_GRP1_EnableClock>
    GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_14;
 800215e:	f44f 4340 	mov.w	r3, #49152	@ 0xc000
 8002162:	607b      	str	r3, [r7, #4]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002164:	2300      	movs	r3, #0
 8002166:	60bb      	str	r3, [r7, #8]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002168:	2300      	movs	r3, #0
 800216a:	60fb      	str	r3, [r7, #12]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800216c:	1d3b      	adds	r3, r7, #4
 800216e:	4619      	mov	r1, r3
 8002170:	4859      	ldr	r0, [pc, #356]	@ (80022d8 <main+0x198>)
 8002172:	f004 fe97 	bl	8006ea4 <HAL_GPIO_Init>
    /* If both Select and Reset button held down at boot time, then immediately
     * jump to DFU bootloader, rather than start the Snickerdoodle application.
     */
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 8002176:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 800217a:	4857      	ldr	r0, [pc, #348]	@ (80022d8 <main+0x198>)
 800217c:	f005 f802 	bl	8007184 <HAL_GPIO_ReadPin>
 8002180:	4603      	mov	r3, r0
 8002182:	2b00      	cmp	r3, #0
 8002184:	d115      	bne.n	80021b2 <main+0x72>
  	  (HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15) == GPIO_PIN_RESET))
 8002186:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800218a:	4853      	ldr	r0, [pc, #332]	@ (80022d8 <main+0x198>)
 800218c:	f004 fffa 	bl	8007184 <HAL_GPIO_ReadPin>
 8002190:	4603      	mov	r3, r0
    if ((HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_14) == GPIO_PIN_RESET) &&
 8002192:	2b00      	cmp	r3, #0
 8002194:	d10d      	bne.n	80021b2 <main+0x72>
    {
  	  HAL_DeInit();
 8002196:	f003 f9af 	bl	80054f8 <HAL_DeInit>
  	  boot_jump = (void (*)(void))(*((uint32_t *)(SYS_MEM_START_ADDR + 4)));
 800219a:	4b50      	ldr	r3, [pc, #320]	@ (80022dc <main+0x19c>)
 800219c:	681b      	ldr	r3, [r3, #0]
 800219e:	61fb      	str	r3, [r7, #28]
  	  __set_MSP(*(__IO uint32_t*)SYS_MEM_START_ADDR);
 80021a0:	4b4f      	ldr	r3, [pc, #316]	@ (80022e0 <main+0x1a0>)
 80021a2:	681b      	ldr	r3, [r3, #0]
 80021a4:	61bb      	str	r3, [r7, #24]
  \details Assigns the given value to the Main Stack Pointer (MSP).
  \param [in]    topOfMainStack  Main Stack Pointer value to set
 */
__STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
{
  __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 80021a6:	69bb      	ldr	r3, [r7, #24]
 80021a8:	f383 8808 	msr	MSP, r3
}
 80021ac:	bf00      	nop

  	  /* NOTE WELL: This call never returns: */
  	  boot_jump();
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	4798      	blx	r3
    }
    if(HAL_GPIO_ReadPin(GPIOC,GPIO_PIN_14)==GPIO_PIN_RESET){
 80021b2:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80021b6:	4848      	ldr	r0, [pc, #288]	@ (80022d8 <main+0x198>)
 80021b8:	f004 ffe4 	bl	8007184 <HAL_GPIO_ReadPin>
 80021bc:	4603      	mov	r3, r0
 80021be:	2b00      	cmp	r3, #0
 80021c0:	d102      	bne.n	80021c8 <main+0x88>
 	   modesansechec=1;
 80021c2:	4b48      	ldr	r3, [pc, #288]	@ (80022e4 <main+0x1a4>)
 80021c4:	2201      	movs	r2, #1
 80021c6:	601a      	str	r2, [r3, #0]
    }
  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80021c8:	f000 f8b0 	bl	800232c <SystemClock_Config>

  /* Configure the peripherals common clocks */
  PeriphCommonClock_Config();
 80021cc:	f000 f914 	bl	80023f8 <PeriphCommonClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80021d0:	f7ff fe00 	bl	8001dd4 <MX_GPIO_Init>
  MX_DMA_Init();
 80021d4:	f7ff fdcb 	bl	8001d6e <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 80021d8:	f002 ff20 	bl	800501c <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 80021dc:	f7ff fa1a 	bl	8001614 <MX_ADC1_Init>
  MX_I2C1_Init();
 80021e0:	f7ff fe86 	bl	8001ef0 <MX_I2C1_Init>
  MX_I2C3_Init();
 80021e4:	f7ff fec4 	bl	8001f70 <MX_I2C3_Init>
  MX_RTC_Init();
 80021e8:	f000 f966 	bl	80024b8 <MX_RTC_Init>
  MX_SPI1_Init();
 80021ec:	f000 fa88 	bl	8002700 <MX_SPI1_Init>
  MX_TIM2_Init();
 80021f0:	f002 fe48 	bl	8004e84 <MX_TIM2_Init>
  MX_TIM16_Init();
 80021f4:	f002 fe94 	bl	8004f20 <MX_TIM16_Init>
  /* USER CODE BEGIN 2 */
	ssd1306_Init();
 80021f8:	f000 fb3e 	bl	8002878 <ssd1306_Init>

	HAL_Delay(10);
 80021fc:	200a      	movs	r0, #10
 80021fe:	f003 f9ed 	bl	80055dc <HAL_Delay>
	ssd1306_Fill(Black);
 8002202:	2000      	movs	r0, #0
 8002204:	f000 fba2 	bl	800294c <ssd1306_Fill>

	ssd1306_DrawBitmap(32, 32, startimg, 64, 32, White);
 8002208:	2301      	movs	r3, #1
 800220a:	9301      	str	r3, [sp, #4]
 800220c:	2320      	movs	r3, #32
 800220e:	9300      	str	r3, [sp, #0]
 8002210:	2340      	movs	r3, #64	@ 0x40
 8002212:	4a35      	ldr	r2, [pc, #212]	@ (80022e8 <main+0x1a8>)
 8002214:	2120      	movs	r1, #32
 8002216:	2020      	movs	r0, #32
 8002218:	f000 fd95 	bl	8002d46 <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 800221c:	f000 fbae 	bl	800297c <ssd1306_UpdateScreen>


	HAL_ADC_Start_DMA(&hadc1,(uint32_t*)rawdata, 3);
 8002220:	2203      	movs	r2, #3
 8002222:	4932      	ldr	r1, [pc, #200]	@ (80022ec <main+0x1ac>)
 8002224:	4832      	ldr	r0, [pc, #200]	@ (80022f0 <main+0x1b0>)
 8002226:	f003 fd11 	bl	8005c4c <HAL_ADC_Start_DMA>
	HAL_TIM_Base_Start(&htim2);
 800222a:	4832      	ldr	r0, [pc, #200]	@ (80022f4 <main+0x1b4>)
 800222c:	f00a fc56 	bl	800cadc <HAL_TIM_Base_Start>

	HAL_GPIO_WritePin(GPIOA,GPIO_PIN_0,GPIO_PIN_SET);
 8002230:	2201      	movs	r2, #1
 8002232:	2101      	movs	r1, #1
 8002234:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002238:	f004 ffbc 	bl	80071b4 <HAL_GPIO_WritePin>
	HAL_Delay(100);
 800223c:	2064      	movs	r0, #100	@ 0x64
 800223e:	f003 f9cd 	bl	80055dc <HAL_Delay>
	GNSS_Init(&GNSSData, &hlpuart1);
 8002242:	492d      	ldr	r1, [pc, #180]	@ (80022f8 <main+0x1b8>)
 8002244:	482d      	ldr	r0, [pc, #180]	@ (80022fc <main+0x1bc>)
 8002246:	f7fe fec3 	bl	8000fd0 <GNSS_Init>


	HAL_UART_Abort(&hlpuart1);
 800224a:	482b      	ldr	r0, [pc, #172]	@ (80022f8 <main+0x1b8>)
 800224c:	f00b f9ba 	bl	800d5c4 <HAL_UART_Abort>
	HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8002250:	2264      	movs	r2, #100	@ 0x64
 8002252:	492b      	ldr	r1, [pc, #172]	@ (8002300 <main+0x1c0>)
 8002254:	4828      	ldr	r0, [pc, #160]	@ (80022f8 <main+0x1b8>)
 8002256:	f00b f969 	bl	800d52c <HAL_UART_Receive_DMA>

	SPIF_Init(&hspif1, &hspi1, GPIOB, GPIO_PIN_7);
 800225a:	2380      	movs	r3, #128	@ 0x80
 800225c:	4a29      	ldr	r2, [pc, #164]	@ (8002304 <main+0x1c4>)
 800225e:	492a      	ldr	r1, [pc, #168]	@ (8002308 <main+0x1c8>)
 8002260:	482a      	ldr	r0, [pc, #168]	@ (800230c <main+0x1cc>)
 8002262:	f014 ff12 	bl	801708a <SPIF_Init>
	HAL_Delay(100);
 8002266:	2064      	movs	r0, #100	@ 0x64
 8002268:	f003 f9b8 	bl	80055dc <HAL_Delay>
	ssd1306_Fill(Black);
 800226c:	2000      	movs	r0, #0
 800226e:	f000 fb6d 	bl	800294c <ssd1306_Fill>

	bmp581->i2c=&hi2c1;
 8002272:	4b27      	ldr	r3, [pc, #156]	@ (8002310 <main+0x1d0>)
 8002274:	681b      	ldr	r3, [r3, #0]
 8002276:	4a27      	ldr	r2, [pc, #156]	@ (8002314 <main+0x1d4>)
 8002278:	601a      	str	r2, [r3, #0]
	bmp581->addr=0x47;
 800227a:	4b25      	ldr	r3, [pc, #148]	@ (8002310 <main+0x1d0>)
 800227c:	681b      	ldr	r3, [r3, #0]
 800227e:	2247      	movs	r2, #71	@ 0x47
 8002280:	711a      	strb	r2, [r3, #4]

	if(bmp581_init_precise_normal(&bmp581)!=0){
 8002282:	4823      	ldr	r0, [pc, #140]	@ (8002310 <main+0x1d0>)
 8002284:	f7ff fc66 	bl	8001b54 <bmp581_init_precise_normal>
 8002288:	4603      	mov	r3, r0
 800228a:	2b00      	cmp	r3, #0
 800228c:	d00f      	beq.n	80022ae <main+0x16e>
		ssd1306_SetCursor(32,42);
 800228e:	212a      	movs	r1, #42	@ 0x2a
 8002290:	2020      	movs	r0, #32
 8002292:	f000 fc9d 	bl	8002bd0 <ssd1306_SetCursor>
		ssd1306_WriteString("bmp prbm", Font_7x10, White);
 8002296:	4a20      	ldr	r2, [pc, #128]	@ (8002318 <main+0x1d8>)
 8002298:	2301      	movs	r3, #1
 800229a:	ca06      	ldmia	r2, {r1, r2}
 800229c:	481f      	ldr	r0, [pc, #124]	@ (800231c <main+0x1dc>)
 800229e:	f000 fc71 	bl	8002b84 <ssd1306_WriteString>
		ssd1306_UpdateScreen();
 80022a2:	f000 fb6b 	bl	800297c <ssd1306_UpdateScreen>
		HAL_Delay(1000);
 80022a6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80022aa:	f003 f997 	bl	80055dc <HAL_Delay>

	}
	state=STATE_SPEED;
 80022ae:	4b1c      	ldr	r3, [pc, #112]	@ (8002320 <main+0x1e0>)
 80022b0:	2200      	movs	r2, #0
 80022b2:	701a      	strb	r2, [r3, #0]
	BTN_A=0;
 80022b4:	4b1b      	ldr	r3, [pc, #108]	@ (8002324 <main+0x1e4>)
 80022b6:	2200      	movs	r2, #0
 80022b8:	601a      	str	r2, [r3, #0]
	BTN_A_LONG=0;
 80022ba:	4b1b      	ldr	r3, [pc, #108]	@ (8002328 <main+0x1e8>)
 80022bc:	2200      	movs	r2, #0
 80022be:	601a      	str	r2, [r3, #0]

	HAL_Delay(200);
 80022c0:	20c8      	movs	r0, #200	@ 0xc8
 80022c2:	f003 f98b 	bl	80055dc <HAL_Delay>

  /* USER CODE END 2 */

  /* Init scheduler */
  osKernelInitialize();  /* Call init function for freertos objects (in cmsis_os2.c) */
 80022c6:	f011 fca7 	bl	8013c18 <osKernelInitialize>
  MX_FREERTOS_Init();
 80022ca:	f7ff fb6d 	bl	80019a8 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 80022ce:	f011 fcc7 	bl	8013c60 <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 80022d2:	bf00      	nop
 80022d4:	e7fd      	b.n	80022d2 <main+0x192>
 80022d6:	bf00      	nop
 80022d8:	48000800 	.word	0x48000800
 80022dc:	1fff0004 	.word	0x1fff0004
 80022e0:	1fff0000 	.word	0x1fff0000
 80022e4:	200006bc 	.word	0x200006bc
 80022e8:	0801e704 	.word	0x0801e704
 80022ec:	2000055c 	.word	0x2000055c
 80022f0:	20000328 	.word	0x20000328
 80022f4:	20000bc0 	.word	0x20000bc0
 80022f8:	20000c64 	.word	0x20000c64
 80022fc:	200005f0 	.word	0x200005f0
 8002300:	200004c4 	.word	0x200004c4
 8002304:	48000400 	.word	0x48000400
 8002308:	200006e8 	.word	0x200006e8
 800230c:	2000053c 	.word	0x2000053c
 8002310:	200005ec 	.word	0x200005ec
 8002314:	20000414 	.word	0x20000414
 8002318:	20000024 	.word	0x20000024
 800231c:	0801e380 	.word	0x0801e380
 8002320:	200004bc 	.word	0x200004bc
 8002324:	20000534 	.word	0x20000534
 8002328:	200005e4 	.word	0x200005e4

0800232c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800232c:	b580      	push	{r7, lr}
 800232e:	b09a      	sub	sp, #104	@ 0x68
 8002330:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002332:	f107 0320 	add.w	r3, r7, #32
 8002336:	2248      	movs	r2, #72	@ 0x48
 8002338:	2100      	movs	r1, #0
 800233a:	4618      	mov	r0, r3
 800233c:	f016 fd9d 	bl	8018e7a <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002340:	1d3b      	adds	r3, r7, #4
 8002342:	2200      	movs	r2, #0
 8002344:	601a      	str	r2, [r3, #0]
 8002346:	605a      	str	r2, [r3, #4]
 8002348:	609a      	str	r2, [r3, #8]
 800234a:	60da      	str	r2, [r3, #12]
 800234c:	611a      	str	r2, [r3, #16]
 800234e:	615a      	str	r2, [r3, #20]
 8002350:	619a      	str	r2, [r3, #24]

  /** Configure the main internal regulator output voltage
  */
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002352:	4b28      	ldr	r3, [pc, #160]	@ (80023f4 <SystemClock_Config+0xc8>)
 8002354:	681b      	ldr	r3, [r3, #0]
 8002356:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800235a:	4a26      	ldr	r2, [pc, #152]	@ (80023f4 <SystemClock_Config+0xc8>)
 800235c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8002360:	6013      	str	r3, [r2, #0]
 8002362:	4b24      	ldr	r3, [pc, #144]	@ (80023f4 <SystemClock_Config+0xc8>)
 8002364:	681b      	ldr	r3, [r3, #0]
 8002366:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800236a:	603b      	str	r3, [r7, #0]
 800236c:	683b      	ldr	r3, [r7, #0]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI48|RCC_OSCILLATORTYPE_HSI
 800236e:	2343      	movs	r3, #67	@ 0x43
 8002370:	623b      	str	r3, [r7, #32]
                              |RCC_OSCILLATORTYPE_HSE;
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002372:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002376:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002378:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800237c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSI48State = RCC_HSI48_ON;
 800237e:	2301      	movs	r3, #1
 8002380:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002382:	2340      	movs	r3, #64	@ 0x40
 8002384:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002386:	2302      	movs	r3, #2
 8002388:	64fb      	str	r3, [r7, #76]	@ 0x4c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 800238a:	2303      	movs	r3, #3
 800238c:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 800238e:	2330      	movs	r3, #48	@ 0x30
 8002390:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLN = 32;
 8002392:	2320      	movs	r3, #32
 8002394:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002396:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 800239a:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV4;
 800239c:	f04f 43c0 	mov.w	r3, #1610612736	@ 0x60000000
 80023a0:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80023a2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80023a6:	663b      	str	r3, [r7, #96]	@ 0x60
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80023a8:	f107 0320 	add.w	r3, r7, #32
 80023ac:	4618      	mov	r0, r3
 80023ae:	f007 fe89 	bl	800a0c4 <HAL_RCC_OscConfig>
 80023b2:	4603      	mov	r3, r0
 80023b4:	2b00      	cmp	r3, #0
 80023b6:	d001      	beq.n	80023bc <SystemClock_Config+0x90>
  {
    Error_Handler();
 80023b8:	f000 f84e 	bl	8002458 <Error_Handler>
  }

  /** Configure the SYSCLKSource, HCLK, PCLK1 and PCLK2 clocks dividers
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK4|RCC_CLOCKTYPE_HCLK2
 80023bc:	236f      	movs	r3, #111	@ 0x6f
 80023be:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80023c0:	2303      	movs	r3, #3
 80023c2:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80023c4:	2300      	movs	r3, #0
 80023c6:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80023c8:	2300      	movs	r3, #0
 80023ca:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80023cc:	2300      	movs	r3, #0
 80023ce:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.AHBCLK2Divider = RCC_SYSCLK_DIV2;
 80023d0:	2380      	movs	r3, #128	@ 0x80
 80023d2:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLK4Divider = RCC_SYSCLK_DIV1;
 80023d4:	2300      	movs	r3, #0
 80023d6:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_3) != HAL_OK)
 80023d8:	1d3b      	adds	r3, r7, #4
 80023da:	2103      	movs	r1, #3
 80023dc:	4618      	mov	r0, r3
 80023de:	f008 f9e5 	bl	800a7ac <HAL_RCC_ClockConfig>
 80023e2:	4603      	mov	r3, r0
 80023e4:	2b00      	cmp	r3, #0
 80023e6:	d001      	beq.n	80023ec <SystemClock_Config+0xc0>
  {
    Error_Handler();
 80023e8:	f000 f836 	bl	8002458 <Error_Handler>
  }
}
 80023ec:	bf00      	nop
 80023ee:	3768      	adds	r7, #104	@ 0x68
 80023f0:	46bd      	mov	sp, r7
 80023f2:	bd80      	pop	{r7, pc}
 80023f4:	58000400 	.word	0x58000400

080023f8 <PeriphCommonClock_Config>:
/**
  * @brief Peripherals Common Clock Configuration
  * @retval None
  */
void PeriphCommonClock_Config(void)
{
 80023f8:	b580      	push	{r7, lr}
 80023fa:	b094      	sub	sp, #80	@ 0x50
 80023fc:	af00      	add	r7, sp, #0
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80023fe:	463b      	mov	r3, r7
 8002400:	2250      	movs	r2, #80	@ 0x50
 8002402:	2100      	movs	r1, #0
 8002404:	4618      	mov	r0, r3
 8002406:	f016 fd38 	bl	8018e7a <memset>

  /** Initializes the peripherals clock
  */
  PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_SMPS;
 800240a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800240e:	603b      	str	r3, [r7, #0]
  PeriphClkInitStruct.SmpsClockSelection = RCC_SMPSCLKSOURCE_HSI;
 8002410:	2300      	movs	r3, #0
 8002412:	64bb      	str	r3, [r7, #72]	@ 0x48
  PeriphClkInitStruct.SmpsDivSelection = RCC_SMPSCLKDIV_RANGE1;
 8002414:	2310      	movs	r3, #16
 8002416:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 8002418:	463b      	mov	r3, r7
 800241a:	4618      	mov	r0, r3
 800241c:	f008 fe35 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 8002420:	4603      	mov	r3, r0
 8002422:	2b00      	cmp	r3, #0
 8002424:	d001      	beq.n	800242a <PeriphCommonClock_Config+0x32>
  {
    Error_Handler();
 8002426:	f000 f817 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN Smps */

  /* USER CODE END Smps */
}
 800242a:	bf00      	nop
 800242c:	3750      	adds	r7, #80	@ 0x50
 800242e:	46bd      	mov	sp, r7
 8002430:	bd80      	pop	{r7, pc}
	...

08002434 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002434:	b580      	push	{r7, lr}
 8002436:	b082      	sub	sp, #8
 8002438:	af00      	add	r7, sp, #0
 800243a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM1)
 800243c:	687b      	ldr	r3, [r7, #4]
 800243e:	681b      	ldr	r3, [r3, #0]
 8002440:	4a04      	ldr	r2, [pc, #16]	@ (8002454 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8002442:	4293      	cmp	r3, r2
 8002444:	d101      	bne.n	800244a <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 8002446:	f003 f89d 	bl	8005584 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800244a:	bf00      	nop
 800244c:	3708      	adds	r7, #8
 800244e:	46bd      	mov	sp, r7
 8002450:	bd80      	pop	{r7, pc}
 8002452:	bf00      	nop
 8002454:	40012c00 	.word	0x40012c00

08002458 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002458:	b480      	push	{r7}
 800245a:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 800245c:	b672      	cpsid	i
}
 800245e:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8002460:	bf00      	nop
 8002462:	e7fd      	b.n	8002460 <Error_Handler+0x8>

08002464 <LL_RCC_EnableRTC>:
  * @brief  Enable RTC
  * @rmtoll BDCR         RTCEN         LL_RCC_EnableRTC
  * @retval None
  */
__STATIC_INLINE void LL_RCC_EnableRTC(void)
{
 8002464:	b480      	push	{r7}
 8002466:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_RTCEN);
 8002468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800246c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002470:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8002474:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002478:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800247c:	bf00      	nop
 800247e:	46bd      	mov	sp, r7
 8002480:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002484:	4770      	bx	lr

08002486 <LL_APB1_GRP1_EnableClock>:
{
 8002486:	b480      	push	{r7}
 8002488:	b085      	sub	sp, #20
 800248a:	af00      	add	r7, sp, #0
 800248c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 800248e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8002492:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8002494:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4313      	orrs	r3, r2
 800249c:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 800249e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80024a2:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 80024a4:	687b      	ldr	r3, [r7, #4]
 80024a6:	4013      	ands	r3, r2
 80024a8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80024aa:	68fb      	ldr	r3, [r7, #12]
}
 80024ac:	bf00      	nop
 80024ae:	3714      	adds	r7, #20
 80024b0:	46bd      	mov	sp, r7
 80024b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024b6:	4770      	bx	lr

080024b8 <MX_RTC_Init>:

RTC_HandleTypeDef hrtc;

/* RTC init function */
void MX_RTC_Init(void)
{
 80024b8:	b580      	push	{r7, lr}
 80024ba:	b086      	sub	sp, #24
 80024bc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN RTC_Init 0 */

  /* USER CODE END RTC_Init 0 */

  RTC_TimeTypeDef sTime = {0};
 80024be:	1d3b      	adds	r3, r7, #4
 80024c0:	2200      	movs	r2, #0
 80024c2:	601a      	str	r2, [r3, #0]
 80024c4:	605a      	str	r2, [r3, #4]
 80024c6:	609a      	str	r2, [r3, #8]
 80024c8:	60da      	str	r2, [r3, #12]
 80024ca:	611a      	str	r2, [r3, #16]
  RTC_DateTypeDef sDate = {0};
 80024cc:	2300      	movs	r3, #0
 80024ce:	603b      	str	r3, [r7, #0]

  /* USER CODE END RTC_Init 1 */

  /** Initialize RTC Only
  */
  hrtc.Instance = RTC;
 80024d0:	4b27      	ldr	r3, [pc, #156]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024d2:	4a28      	ldr	r2, [pc, #160]	@ (8002574 <MX_RTC_Init+0xbc>)
 80024d4:	601a      	str	r2, [r3, #0]
  hrtc.Init.HourFormat = RTC_HOURFORMAT_24;
 80024d6:	4b26      	ldr	r3, [pc, #152]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024d8:	2200      	movs	r2, #0
 80024da:	605a      	str	r2, [r3, #4]
  hrtc.Init.AsynchPrediv = 99;
 80024dc:	4b24      	ldr	r3, [pc, #144]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024de:	2263      	movs	r2, #99	@ 0x63
 80024e0:	609a      	str	r2, [r3, #8]
  hrtc.Init.SynchPrediv = 9999;
 80024e2:	4b23      	ldr	r3, [pc, #140]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024e4:	f242 720f 	movw	r2, #9999	@ 0x270f
 80024e8:	60da      	str	r2, [r3, #12]
  hrtc.Init.OutPut = RTC_OUTPUT_DISABLE;
 80024ea:	4b21      	ldr	r3, [pc, #132]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024ec:	2200      	movs	r2, #0
 80024ee:	611a      	str	r2, [r3, #16]
  hrtc.Init.OutPutPolarity = RTC_OUTPUT_POLARITY_HIGH;
 80024f0:	4b1f      	ldr	r3, [pc, #124]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024f2:	2200      	movs	r2, #0
 80024f4:	619a      	str	r2, [r3, #24]
  hrtc.Init.OutPutType = RTC_OUTPUT_TYPE_OPENDRAIN;
 80024f6:	4b1e      	ldr	r3, [pc, #120]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024f8:	2200      	movs	r2, #0
 80024fa:	61da      	str	r2, [r3, #28]
  hrtc.Init.OutPutRemap = RTC_OUTPUT_REMAP_NONE;
 80024fc:	4b1c      	ldr	r3, [pc, #112]	@ (8002570 <MX_RTC_Init+0xb8>)
 80024fe:	2200      	movs	r2, #0
 8002500:	615a      	str	r2, [r3, #20]
  if (HAL_RTC_Init(&hrtc) != HAL_OK)
 8002502:	481b      	ldr	r0, [pc, #108]	@ (8002570 <MX_RTC_Init+0xb8>)
 8002504:	f009 f848 	bl	800b598 <HAL_RTC_Init>
 8002508:	4603      	mov	r3, r0
 800250a:	2b00      	cmp	r3, #0
 800250c:	d001      	beq.n	8002512 <MX_RTC_Init+0x5a>
  {
    Error_Handler();
 800250e:	f7ff ffa3 	bl	8002458 <Error_Handler>

  /* USER CODE END Check_RTC_BKUP */

  /** Initialize RTC and set the Time and Date
  */
  sTime.Hours = 0x0;
 8002512:	2300      	movs	r3, #0
 8002514:	713b      	strb	r3, [r7, #4]
  sTime.Minutes = 0x0;
 8002516:	2300      	movs	r3, #0
 8002518:	717b      	strb	r3, [r7, #5]
  sTime.Seconds = 0x0;
 800251a:	2300      	movs	r3, #0
 800251c:	71bb      	strb	r3, [r7, #6]
  sTime.SubSeconds = 0x0;
 800251e:	2300      	movs	r3, #0
 8002520:	60bb      	str	r3, [r7, #8]
  sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 8002522:	2300      	movs	r3, #0
 8002524:	613b      	str	r3, [r7, #16]
  sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002526:	2300      	movs	r3, #0
 8002528:	617b      	str	r3, [r7, #20]
  if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BCD) != HAL_OK)
 800252a:	1d3b      	adds	r3, r7, #4
 800252c:	2201      	movs	r2, #1
 800252e:	4619      	mov	r1, r3
 8002530:	480f      	ldr	r0, [pc, #60]	@ (8002570 <MX_RTC_Init+0xb8>)
 8002532:	f009 f8b9 	bl	800b6a8 <HAL_RTC_SetTime>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_RTC_Init+0x88>
  {
    Error_Handler();
 800253c:	f7ff ff8c 	bl	8002458 <Error_Handler>
  }
  sDate.WeekDay = RTC_WEEKDAY_MONDAY;
 8002540:	2301      	movs	r3, #1
 8002542:	703b      	strb	r3, [r7, #0]
  sDate.Month = RTC_MONTH_JANUARY;
 8002544:	2301      	movs	r3, #1
 8002546:	707b      	strb	r3, [r7, #1]
  sDate.Date = 0x1;
 8002548:	2301      	movs	r3, #1
 800254a:	70bb      	strb	r3, [r7, #2]
  sDate.Year = 0x0;
 800254c:	2300      	movs	r3, #0
 800254e:	70fb      	strb	r3, [r7, #3]

  if (HAL_RTC_SetDate(&hrtc, &sDate, RTC_FORMAT_BCD) != HAL_OK)
 8002550:	463b      	mov	r3, r7
 8002552:	2201      	movs	r2, #1
 8002554:	4619      	mov	r1, r3
 8002556:	4806      	ldr	r0, [pc, #24]	@ (8002570 <MX_RTC_Init+0xb8>)
 8002558:	f009 f9a3 	bl	800b8a2 <HAL_RTC_SetDate>
 800255c:	4603      	mov	r3, r0
 800255e:	2b00      	cmp	r3, #0
 8002560:	d001      	beq.n	8002566 <MX_RTC_Init+0xae>
  {
    Error_Handler();
 8002562:	f7ff ff79 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN RTC_Init 2 */

  /* USER CODE END RTC_Init 2 */

}
 8002566:	bf00      	nop
 8002568:	3718      	adds	r7, #24
 800256a:	46bd      	mov	sp, r7
 800256c:	bd80      	pop	{r7, pc}
 800256e:	bf00      	nop
 8002570:	200006c4 	.word	0x200006c4
 8002574:	40002800 	.word	0x40002800

08002578 <HAL_RTC_MspInit>:

void HAL_RTC_MspInit(RTC_HandleTypeDef* rtcHandle)
{
 8002578:	b580      	push	{r7, lr}
 800257a:	b096      	sub	sp, #88	@ 0x58
 800257c:	af00      	add	r7, sp, #0
 800257e:	6078      	str	r0, [r7, #4]

  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 8002580:	f107 0308 	add.w	r3, r7, #8
 8002584:	2250      	movs	r2, #80	@ 0x50
 8002586:	2100      	movs	r1, #0
 8002588:	4618      	mov	r0, r3
 800258a:	f016 fc76 	bl	8018e7a <memset>
  if(rtcHandle->Instance==RTC)
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	681b      	ldr	r3, [r3, #0]
 8002592:	4a0e      	ldr	r2, [pc, #56]	@ (80025cc <HAL_RTC_MspInit+0x54>)
 8002594:	4293      	cmp	r3, r2
 8002596:	d115      	bne.n	80025c4 <HAL_RTC_MspInit+0x4c>

  /* USER CODE END RTC_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_RTC;
 8002598:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 800259c:	60bb      	str	r3, [r7, #8]
    PeriphClkInitStruct.RTCClockSelection = RCC_RTCCLKSOURCE_HSE_DIV32;
 800259e:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80025a2:	64bb      	str	r3, [r7, #72]	@ 0x48
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80025a4:	f107 0308 	add.w	r3, r7, #8
 80025a8:	4618      	mov	r0, r3
 80025aa:	f008 fd6e 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 80025ae:	4603      	mov	r3, r0
 80025b0:	2b00      	cmp	r3, #0
 80025b2:	d001      	beq.n	80025b8 <HAL_RTC_MspInit+0x40>
    {
      Error_Handler();
 80025b4:	f7ff ff50 	bl	8002458 <Error_Handler>
    }

    /* RTC clock enable */
    __HAL_RCC_RTC_ENABLE();
 80025b8:	f7ff ff54 	bl	8002464 <LL_RCC_EnableRTC>
    __HAL_RCC_RTCAPB_CLK_ENABLE();
 80025bc:	f44f 6080 	mov.w	r0, #1024	@ 0x400
 80025c0:	f7ff ff61 	bl	8002486 <LL_APB1_GRP1_EnableClock>
  /* USER CODE BEGIN RTC_MspInit 1 */

  /* USER CODE END RTC_MspInit 1 */
  }
}
 80025c4:	bf00      	nop
 80025c6:	3758      	adds	r7, #88	@ 0x58
 80025c8:	46bd      	mov	sp, r7
 80025ca:	bd80      	pop	{r7, pc}
 80025cc:	40002800 	.word	0x40002800

080025d0 <set_time>:
  }
}

/* USER CODE BEGIN 1 */
void set_time (uint8_t hr, uint8_t min, uint8_t sec)
{
 80025d0:	b580      	push	{r7, lr}
 80025d2:	b088      	sub	sp, #32
 80025d4:	af00      	add	r7, sp, #0
 80025d6:	4603      	mov	r3, r0
 80025d8:	71fb      	strb	r3, [r7, #7]
 80025da:	460b      	mov	r3, r1
 80025dc:	71bb      	strb	r3, [r7, #6]
 80025de:	4613      	mov	r3, r2
 80025e0:	717b      	strb	r3, [r7, #5]
	RTC_TimeTypeDef sTime = {0};
 80025e2:	f107 030c 	add.w	r3, r7, #12
 80025e6:	2200      	movs	r2, #0
 80025e8:	601a      	str	r2, [r3, #0]
 80025ea:	605a      	str	r2, [r3, #4]
 80025ec:	609a      	str	r2, [r3, #8]
 80025ee:	60da      	str	r2, [r3, #12]
 80025f0:	611a      	str	r2, [r3, #16]
	sTime.Hours = hr;
 80025f2:	79fb      	ldrb	r3, [r7, #7]
 80025f4:	733b      	strb	r3, [r7, #12]
	sTime.Minutes = min;
 80025f6:	79bb      	ldrb	r3, [r7, #6]
 80025f8:	737b      	strb	r3, [r7, #13]
	sTime.Seconds = sec;
 80025fa:	797b      	ldrb	r3, [r7, #5]
 80025fc:	73bb      	strb	r3, [r7, #14]
	sTime.DayLightSaving = RTC_DAYLIGHTSAVING_NONE;
 80025fe:	2300      	movs	r3, #0
 8002600:	61bb      	str	r3, [r7, #24]
	sTime.StoreOperation = RTC_STOREOPERATION_RESET;
 8002602:	2300      	movs	r3, #0
 8002604:	61fb      	str	r3, [r7, #28]
	if (HAL_RTC_SetTime(&hrtc, &sTime, RTC_FORMAT_BIN) != HAL_OK)
 8002606:	f107 030c 	add.w	r3, r7, #12
 800260a:	2200      	movs	r2, #0
 800260c:	4619      	mov	r1, r3
 800260e:	4806      	ldr	r0, [pc, #24]	@ (8002628 <set_time+0x58>)
 8002610:	f009 f84a 	bl	800b6a8 <HAL_RTC_SetTime>
 8002614:	4603      	mov	r3, r0
 8002616:	2b00      	cmp	r3, #0
 8002618:	d001      	beq.n	800261e <set_time+0x4e>
	{
		Error_Handler();
 800261a:	f7ff ff1d 	bl	8002458 <Error_Handler>
	}
}
 800261e:	bf00      	nop
 8002620:	3720      	adds	r7, #32
 8002622:	46bd      	mov	sp, r7
 8002624:	bd80      	pop	{r7, pc}
 8002626:	bf00      	nop
 8002628:	200006c4 	.word	0x200006c4

0800262c <get_time_date>:
	HAL_RTCEx_BKUPWrite(&hrtc, RTC_BKP_DR1, 0x2345);  // backup register
}


void get_time_date()
{
 800262c:	b580      	push	{r7, lr}
 800262e:	b086      	sub	sp, #24
 8002630:	af00      	add	r7, sp, #0
  RTC_DateTypeDef gDate;
  RTC_TimeTypeDef gTime;

  /* Get the RTC current Time */
  HAL_RTC_GetTime(&hrtc, &gTime, RTC_FORMAT_BIN);
 8002632:	463b      	mov	r3, r7
 8002634:	2200      	movs	r2, #0
 8002636:	4619      	mov	r1, r3
 8002638:	4811      	ldr	r0, [pc, #68]	@ (8002680 <get_time_date+0x54>)
 800263a:	f009 f8d4 	bl	800b7e6 <HAL_RTC_GetTime>
  /* Get the RTC current Date */
  HAL_RTC_GetDate(&hrtc, &gDate, RTC_FORMAT_BIN);
 800263e:	f107 0314 	add.w	r3, r7, #20
 8002642:	2200      	movs	r2, #0
 8002644:	4619      	mov	r1, r3
 8002646:	480e      	ldr	r0, [pc, #56]	@ (8002680 <get_time_date+0x54>)
 8002648:	f009 f9b4 	bl	800b9b4 <HAL_RTC_GetDate>

  SEC=gTime.Seconds;
 800264c:	78ba      	ldrb	r2, [r7, #2]
 800264e:	4b0d      	ldr	r3, [pc, #52]	@ (8002684 <get_time_date+0x58>)
 8002650:	701a      	strb	r2, [r3, #0]
  HR=gTime.Hours;
 8002652:	783a      	ldrb	r2, [r7, #0]
 8002654:	4b0c      	ldr	r3, [pc, #48]	@ (8002688 <get_time_date+0x5c>)
 8002656:	701a      	strb	r2, [r3, #0]
  MINUTE=gTime.Minutes;
 8002658:	787a      	ldrb	r2, [r7, #1]
 800265a:	4b0c      	ldr	r3, [pc, #48]	@ (800268c <get_time_date+0x60>)
 800265c:	701a      	strb	r2, [r3, #0]
  JOURS=gDate.Date;
 800265e:	7dba      	ldrb	r2, [r7, #22]
 8002660:	4b0b      	ldr	r3, [pc, #44]	@ (8002690 <get_time_date+0x64>)
 8002662:	701a      	strb	r2, [r3, #0]
  MOIS=gDate.Month;
 8002664:	7d7a      	ldrb	r2, [r7, #21]
 8002666:	4b0b      	ldr	r3, [pc, #44]	@ (8002694 <get_time_date+0x68>)
 8002668:	701a      	strb	r2, [r3, #0]
  ANNEE=gDate.Year+2000;
 800266a:	7dfb      	ldrb	r3, [r7, #23]
 800266c:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 8002670:	b29a      	uxth	r2, r3
 8002672:	4b09      	ldr	r3, [pc, #36]	@ (8002698 <get_time_date+0x6c>)
 8002674:	801a      	strh	r2, [r3, #0]
  /* Display time Format: hh:mm:ss */
  //sprintf((char*)time,"%02d:%02d:%02d",gTime.Hours, gTime.Minutes, gTime.Seconds);

  /* Display date Format: dd-mm-yyyy */
  //sprintf((char*)date,"%02d-%02d-%2d",gDate.Date, gDate.Month, 2000 + gDate.Year);
}
 8002676:	bf00      	nop
 8002678:	3718      	adds	r7, #24
 800267a:	46bd      	mov	sp, r7
 800267c:	bd80      	pop	{r7, pc}
 800267e:	bf00      	nop
 8002680:	200006c4 	.word	0x200006c4
 8002684:	200005d8 	.word	0x200005d8
 8002688:	200005d9 	.word	0x200005d9
 800268c:	200005da 	.word	0x200005da
 8002690:	20000018 	.word	0x20000018
 8002694:	20000019 	.word	0x20000019
 8002698:	2000001a 	.word	0x2000001a

0800269c <LL_AHB2_GRP1_EnableClock>:
{
 800269c:	b480      	push	{r7}
 800269e:	b085      	sub	sp, #20
 80026a0:	af00      	add	r7, sp, #0
 80026a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 80026a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026a8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026aa:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026ae:	687b      	ldr	r3, [r7, #4]
 80026b0:	4313      	orrs	r3, r2
 80026b2:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 80026b4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026b8:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	4013      	ands	r3, r2
 80026be:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026c0:	68fb      	ldr	r3, [r7, #12]
}
 80026c2:	bf00      	nop
 80026c4:	3714      	adds	r7, #20
 80026c6:	46bd      	mov	sp, r7
 80026c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026cc:	4770      	bx	lr

080026ce <LL_APB2_GRP1_EnableClock>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 80026ce:	b480      	push	{r7}
 80026d0:	b085      	sub	sp, #20
 80026d2:	af00      	add	r7, sp, #0
 80026d4:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 80026d6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026da:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80026dc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	4313      	orrs	r3, r2
 80026e4:	660b      	str	r3, [r1, #96]	@ 0x60
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80026e6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80026ea:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	4013      	ands	r3, r2
 80026f0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80026f2:	68fb      	ldr	r3, [r7, #12]
}
 80026f4:	bf00      	nop
 80026f6:	3714      	adds	r7, #20
 80026f8:	46bd      	mov	sp, r7
 80026fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026fe:	4770      	bx	lr

08002700 <MX_SPI1_Init>:

SPI_HandleTypeDef hspi1;

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8002700:	b580      	push	{r7, lr}
 8002702:	af00      	add	r7, sp, #0
  /* USER CODE END SPI1_Init 0 */

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  hspi1.Instance = SPI1;
 8002704:	4b1b      	ldr	r3, [pc, #108]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002706:	4a1c      	ldr	r2, [pc, #112]	@ (8002778 <MX_SPI1_Init+0x78>)
 8002708:	601a      	str	r2, [r3, #0]
  hspi1.Init.Mode = SPI_MODE_MASTER;
 800270a:	4b1a      	ldr	r3, [pc, #104]	@ (8002774 <MX_SPI1_Init+0x74>)
 800270c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002710:	605a      	str	r2, [r3, #4]
  hspi1.Init.Direction = SPI_DIRECTION_2LINES;
 8002712:	4b18      	ldr	r3, [pc, #96]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002714:	2200      	movs	r2, #0
 8002716:	609a      	str	r2, [r3, #8]
  hspi1.Init.DataSize = SPI_DATASIZE_8BIT;
 8002718:	4b16      	ldr	r3, [pc, #88]	@ (8002774 <MX_SPI1_Init+0x74>)
 800271a:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 800271e:	60da      	str	r2, [r3, #12]
  hspi1.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002720:	4b14      	ldr	r3, [pc, #80]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002722:	2200      	movs	r2, #0
 8002724:	611a      	str	r2, [r3, #16]
  hspi1.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002726:	4b13      	ldr	r3, [pc, #76]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002728:	2200      	movs	r2, #0
 800272a:	615a      	str	r2, [r3, #20]
  hspi1.Init.NSS = SPI_NSS_SOFT;
 800272c:	4b11      	ldr	r3, [pc, #68]	@ (8002774 <MX_SPI1_Init+0x74>)
 800272e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002732:	619a      	str	r2, [r3, #24]
  hspi1.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_8;
 8002734:	4b0f      	ldr	r3, [pc, #60]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002736:	2210      	movs	r2, #16
 8002738:	61da      	str	r2, [r3, #28]
  hspi1.Init.FirstBit = SPI_FIRSTBIT_MSB;
 800273a:	4b0e      	ldr	r3, [pc, #56]	@ (8002774 <MX_SPI1_Init+0x74>)
 800273c:	2200      	movs	r2, #0
 800273e:	621a      	str	r2, [r3, #32]
  hspi1.Init.TIMode = SPI_TIMODE_DISABLE;
 8002740:	4b0c      	ldr	r3, [pc, #48]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002742:	2200      	movs	r2, #0
 8002744:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi1.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002746:	4b0b      	ldr	r3, [pc, #44]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002748:	2200      	movs	r2, #0
 800274a:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi1.Init.CRCPolynomial = 7;
 800274c:	4b09      	ldr	r3, [pc, #36]	@ (8002774 <MX_SPI1_Init+0x74>)
 800274e:	2207      	movs	r2, #7
 8002750:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi1.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 8002752:	4b08      	ldr	r3, [pc, #32]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002754:	2200      	movs	r2, #0
 8002756:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi1.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 8002758:	4b06      	ldr	r3, [pc, #24]	@ (8002774 <MX_SPI1_Init+0x74>)
 800275a:	2208      	movs	r2, #8
 800275c:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi1) != HAL_OK)
 800275e:	4805      	ldr	r0, [pc, #20]	@ (8002774 <MX_SPI1_Init+0x74>)
 8002760:	f009 fa38 	bl	800bbd4 <HAL_SPI_Init>
 8002764:	4603      	mov	r3, r0
 8002766:	2b00      	cmp	r3, #0
 8002768:	d001      	beq.n	800276e <MX_SPI1_Init+0x6e>
  {
    Error_Handler();
 800276a:	f7ff fe75 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 800276e:	bf00      	nop
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	200006e8 	.word	0x200006e8
 8002778:	40013000 	.word	0x40013000

0800277c <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 800277c:	b580      	push	{r7, lr}
 800277e:	b088      	sub	sp, #32
 8002780:	af00      	add	r7, sp, #0
 8002782:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002784:	f107 030c 	add.w	r3, r7, #12
 8002788:	2200      	movs	r2, #0
 800278a:	601a      	str	r2, [r3, #0]
 800278c:	605a      	str	r2, [r3, #4]
 800278e:	609a      	str	r2, [r3, #8]
 8002790:	60da      	str	r2, [r3, #12]
 8002792:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI1)
 8002794:	687b      	ldr	r3, [r7, #4]
 8002796:	681b      	ldr	r3, [r3, #0]
 8002798:	4a18      	ldr	r2, [pc, #96]	@ (80027fc <HAL_SPI_MspInit+0x80>)
 800279a:	4293      	cmp	r3, r2
 800279c:	d12a      	bne.n	80027f4 <HAL_SPI_MspInit+0x78>
  {
  /* USER CODE BEGIN SPI1_MspInit 0 */

  /* USER CODE END SPI1_MspInit 0 */
    /* SPI1 clock enable */
    __HAL_RCC_SPI1_CLK_ENABLE();
 800279e:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 80027a2:	f7ff ff94 	bl	80026ce <LL_APB2_GRP1_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027a6:	2001      	movs	r0, #1
 80027a8:	f7ff ff78 	bl	800269c <LL_AHB2_GRP1_EnableClock>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80027ac:	2002      	movs	r0, #2
 80027ae:	f7ff ff75 	bl	800269c <LL_AHB2_GRP1_EnableClock>
    /**SPI1 GPIO Configuration
    PA1     ------> SPI1_SCK
    PA6     ------> SPI1_MISO
    PB5     ------> SPI1_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1|GPIO_PIN_6;
 80027b2:	2342      	movs	r3, #66	@ 0x42
 80027b4:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027b6:	2302      	movs	r3, #2
 80027b8:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027ba:	2300      	movs	r3, #0
 80027bc:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027be:	2300      	movs	r3, #0
 80027c0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027c2:	2305      	movs	r3, #5
 80027c4:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80027c6:	f107 030c 	add.w	r3, r7, #12
 80027ca:	4619      	mov	r1, r3
 80027cc:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80027d0:	f004 fb68 	bl	8006ea4 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80027d4:	2320      	movs	r3, #32
 80027d6:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80027d8:	2302      	movs	r3, #2
 80027da:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80027dc:	2300      	movs	r3, #0
 80027de:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80027e0:	2300      	movs	r3, #0
 80027e2:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 80027e4:	2305      	movs	r3, #5
 80027e6:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80027e8:	f107 030c 	add.w	r3, r7, #12
 80027ec:	4619      	mov	r1, r3
 80027ee:	4804      	ldr	r0, [pc, #16]	@ (8002800 <HAL_SPI_MspInit+0x84>)
 80027f0:	f004 fb58 	bl	8006ea4 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI1_MspInit 1 */

  /* USER CODE END SPI1_MspInit 1 */
  }
}
 80027f4:	bf00      	nop
 80027f6:	3720      	adds	r7, #32
 80027f8:	46bd      	mov	sp, r7
 80027fa:	bd80      	pop	{r7, pc}
 80027fc:	40013000 	.word	0x40013000
 8002800:	48000400 	.word	0x48000400

08002804 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

extern uint8_t bufferscreen[50];

void ssd1306_Reset(void) {
 8002804:	b480      	push	{r7}
 8002806:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002808:	bf00      	nop
 800280a:	46bd      	mov	sp, r7
 800280c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002810:	4770      	bx	lr
	...

08002814 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002814:	b580      	push	{r7, lr}
 8002816:	b086      	sub	sp, #24
 8002818:	af04      	add	r7, sp, #16
 800281a:	4603      	mov	r3, r0
 800281c:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 800281e:	f04f 33ff 	mov.w	r3, #4294967295
 8002822:	9302      	str	r3, [sp, #8]
 8002824:	2301      	movs	r3, #1
 8002826:	9301      	str	r3, [sp, #4]
 8002828:	1dfb      	adds	r3, r7, #7
 800282a:	9300      	str	r3, [sp, #0]
 800282c:	2301      	movs	r3, #1
 800282e:	2200      	movs	r2, #0
 8002830:	2178      	movs	r1, #120	@ 0x78
 8002832:	4803      	ldr	r0, [pc, #12]	@ (8002840 <ssd1306_WriteCommand+0x2c>)
 8002834:	f004 fd8c 	bl	8007350 <HAL_I2C_Mem_Write>
}
 8002838:	bf00      	nop
 800283a:	3708      	adds	r7, #8
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000468 	.word	0x20000468

08002844 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002844:	b580      	push	{r7, lr}
 8002846:	b086      	sub	sp, #24
 8002848:	af04      	add	r7, sp, #16
 800284a:	6078      	str	r0, [r7, #4]
 800284c:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 800284e:	683b      	ldr	r3, [r7, #0]
 8002850:	b29b      	uxth	r3, r3
 8002852:	f04f 32ff 	mov.w	r2, #4294967295
 8002856:	9202      	str	r2, [sp, #8]
 8002858:	9301      	str	r3, [sp, #4]
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	9300      	str	r3, [sp, #0]
 800285e:	2301      	movs	r3, #1
 8002860:	2240      	movs	r2, #64	@ 0x40
 8002862:	2178      	movs	r1, #120	@ 0x78
 8002864:	4803      	ldr	r0, [pc, #12]	@ (8002874 <ssd1306_WriteData+0x30>)
 8002866:	f004 fd73 	bl	8007350 <HAL_I2C_Mem_Write>
}
 800286a:	bf00      	nop
 800286c:	3708      	adds	r7, #8
 800286e:	46bd      	mov	sp, r7
 8002870:	bd80      	pop	{r7, pc}
 8002872:	bf00      	nop
 8002874:	20000468 	.word	0x20000468

08002878 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8002878:	b580      	push	{r7, lr}
 800287a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800287c:	f7ff ffc2 	bl	8002804 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8002880:	2064      	movs	r0, #100	@ 0x64
 8002882:	f002 feab 	bl	80055dc <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8002886:	2000      	movs	r0, #0
 8002888:	f000 facc 	bl	8002e24 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800288c:	2020      	movs	r0, #32
 800288e:	f7ff ffc1 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8002892:	2000      	movs	r0, #0
 8002894:	f7ff ffbe 	bl	8002814 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8002898:	20b0      	movs	r0, #176	@ 0xb0
 800289a:	f7ff ffbb 	bl	8002814 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800289e:	20c8      	movs	r0, #200	@ 0xc8
 80028a0:	f7ff ffb8 	bl	8002814 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80028a4:	2000      	movs	r0, #0
 80028a6:	f7ff ffb5 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80028aa:	2010      	movs	r0, #16
 80028ac:	f7ff ffb2 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80028b0:	2040      	movs	r0, #64	@ 0x40
 80028b2:	f7ff ffaf 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80028b6:	20ff      	movs	r0, #255	@ 0xff
 80028b8:	f000 faa0 	bl	8002dfc <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 80028bc:	20a1      	movs	r0, #161	@ 0xa1
 80028be:	f7ff ffa9 	bl	8002814 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 80028c2:	20a6      	movs	r0, #166	@ 0xa6
 80028c4:	f7ff ffa6 	bl	8002814 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 80028c8:	20a8      	movs	r0, #168	@ 0xa8
 80028ca:	f7ff ffa3 	bl	8002814 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 80028ce:	203f      	movs	r0, #63	@ 0x3f
 80028d0:	f7ff ffa0 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 80028d4:	20a4      	movs	r0, #164	@ 0xa4
 80028d6:	f7ff ff9d 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 80028da:	20d3      	movs	r0, #211	@ 0xd3
 80028dc:	f7ff ff9a 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 80028e0:	2000      	movs	r0, #0
 80028e2:	f7ff ff97 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 80028e6:	20d5      	movs	r0, #213	@ 0xd5
 80028e8:	f7ff ff94 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 80028ec:	20f0      	movs	r0, #240	@ 0xf0
 80028ee:	f7ff ff91 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 80028f2:	20d9      	movs	r0, #217	@ 0xd9
 80028f4:	f7ff ff8e 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 80028f8:	2022      	movs	r0, #34	@ 0x22
 80028fa:	f7ff ff8b 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 80028fe:	20da      	movs	r0, #218	@ 0xda
 8002900:	f7ff ff88 	bl	8002814 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 8002904:	2012      	movs	r0, #18
 8002906:	f7ff ff85 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 800290a:	20db      	movs	r0, #219	@ 0xdb
 800290c:	f7ff ff82 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002910:	2020      	movs	r0, #32
 8002912:	f7ff ff7f 	bl	8002814 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 8002916:	208d      	movs	r0, #141	@ 0x8d
 8002918:	f7ff ff7c 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 800291c:	2014      	movs	r0, #20
 800291e:	f7ff ff79 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 8002922:	2001      	movs	r0, #1
 8002924:	f000 fa7e 	bl	8002e24 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002928:	2000      	movs	r0, #0
 800292a:	f000 f80f 	bl	800294c <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 800292e:	f000 f825 	bl	800297c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 8002932:	4b05      	ldr	r3, [pc, #20]	@ (8002948 <ssd1306_Init+0xd0>)
 8002934:	2200      	movs	r2, #0
 8002936:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002938:	4b03      	ldr	r3, [pc, #12]	@ (8002948 <ssd1306_Init+0xd0>)
 800293a:	2200      	movs	r2, #0
 800293c:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 800293e:	4b02      	ldr	r3, [pc, #8]	@ (8002948 <ssd1306_Init+0xd0>)
 8002940:	2201      	movs	r2, #1
 8002942:	711a      	strb	r2, [r3, #4]
}
 8002944:	bf00      	nop
 8002946:	bd80      	pop	{r7, pc}
 8002948:	20000b4c 	.word	0x20000b4c

0800294c <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 800294c:	b580      	push	{r7, lr}
 800294e:	b082      	sub	sp, #8
 8002950:	af00      	add	r7, sp, #0
 8002952:	4603      	mov	r3, r0
 8002954:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 8002956:	79fb      	ldrb	r3, [r7, #7]
 8002958:	2b00      	cmp	r3, #0
 800295a:	d101      	bne.n	8002960 <ssd1306_Fill+0x14>
 800295c:	2300      	movs	r3, #0
 800295e:	e000      	b.n	8002962 <ssd1306_Fill+0x16>
 8002960:	23ff      	movs	r3, #255	@ 0xff
 8002962:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8002966:	4619      	mov	r1, r3
 8002968:	4803      	ldr	r0, [pc, #12]	@ (8002978 <ssd1306_Fill+0x2c>)
 800296a:	f016 fa86 	bl	8018e7a <memset>
}
 800296e:	bf00      	nop
 8002970:	3708      	adds	r7, #8
 8002972:	46bd      	mov	sp, r7
 8002974:	bd80      	pop	{r7, pc}
 8002976:	bf00      	nop
 8002978:	2000074c 	.word	0x2000074c

0800297c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800297c:	b580      	push	{r7, lr}
 800297e:	b082      	sub	sp, #8
 8002980:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002982:	2300      	movs	r3, #0
 8002984:	71fb      	strb	r3, [r7, #7]
 8002986:	e016      	b.n	80029b6 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8002988:	79fb      	ldrb	r3, [r7, #7]
 800298a:	3b50      	subs	r3, #80	@ 0x50
 800298c:	b2db      	uxtb	r3, r3
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff ff40 	bl	8002814 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8002994:	2000      	movs	r0, #0
 8002996:	f7ff ff3d 	bl	8002814 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800299a:	2010      	movs	r0, #16
 800299c:	f7ff ff3a 	bl	8002814 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 80029a0:	79fb      	ldrb	r3, [r7, #7]
 80029a2:	01db      	lsls	r3, r3, #7
 80029a4:	4a08      	ldr	r2, [pc, #32]	@ (80029c8 <ssd1306_UpdateScreen+0x4c>)
 80029a6:	4413      	add	r3, r2
 80029a8:	2180      	movs	r1, #128	@ 0x80
 80029aa:	4618      	mov	r0, r3
 80029ac:	f7ff ff4a 	bl	8002844 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80029b0:	79fb      	ldrb	r3, [r7, #7]
 80029b2:	3301      	adds	r3, #1
 80029b4:	71fb      	strb	r3, [r7, #7]
 80029b6:	79fb      	ldrb	r3, [r7, #7]
 80029b8:	2b07      	cmp	r3, #7
 80029ba:	d9e5      	bls.n	8002988 <ssd1306_UpdateScreen+0xc>
    }
}
 80029bc:	bf00      	nop
 80029be:	bf00      	nop
 80029c0:	3708      	adds	r7, #8
 80029c2:	46bd      	mov	sp, r7
 80029c4:	bd80      	pop	{r7, pc}
 80029c6:	bf00      	nop
 80029c8:	2000074c 	.word	0x2000074c

080029cc <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 80029cc:	b480      	push	{r7}
 80029ce:	b083      	sub	sp, #12
 80029d0:	af00      	add	r7, sp, #0
 80029d2:	4603      	mov	r3, r0
 80029d4:	71fb      	strb	r3, [r7, #7]
 80029d6:	460b      	mov	r3, r1
 80029d8:	71bb      	strb	r3, [r7, #6]
 80029da:	4613      	mov	r3, r2
 80029dc:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80029de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80029e2:	2b00      	cmp	r3, #0
 80029e4:	db3d      	blt.n	8002a62 <ssd1306_DrawPixel+0x96>
 80029e6:	79bb      	ldrb	r3, [r7, #6]
 80029e8:	2b3f      	cmp	r3, #63	@ 0x3f
 80029ea:	d83a      	bhi.n	8002a62 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 80029ec:	797b      	ldrb	r3, [r7, #5]
 80029ee:	2b01      	cmp	r3, #1
 80029f0:	d11a      	bne.n	8002a28 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 80029f2:	79fa      	ldrb	r2, [r7, #7]
 80029f4:	79bb      	ldrb	r3, [r7, #6]
 80029f6:	08db      	lsrs	r3, r3, #3
 80029f8:	b2d8      	uxtb	r0, r3
 80029fa:	4603      	mov	r3, r0
 80029fc:	01db      	lsls	r3, r3, #7
 80029fe:	4413      	add	r3, r2
 8002a00:	4a1b      	ldr	r2, [pc, #108]	@ (8002a70 <ssd1306_DrawPixel+0xa4>)
 8002a02:	5cd3      	ldrb	r3, [r2, r3]
 8002a04:	b25a      	sxtb	r2, r3
 8002a06:	79bb      	ldrb	r3, [r7, #6]
 8002a08:	f003 0307 	and.w	r3, r3, #7
 8002a0c:	2101      	movs	r1, #1
 8002a0e:	fa01 f303 	lsl.w	r3, r1, r3
 8002a12:	b25b      	sxtb	r3, r3
 8002a14:	4313      	orrs	r3, r2
 8002a16:	b259      	sxtb	r1, r3
 8002a18:	79fa      	ldrb	r2, [r7, #7]
 8002a1a:	4603      	mov	r3, r0
 8002a1c:	01db      	lsls	r3, r3, #7
 8002a1e:	4413      	add	r3, r2
 8002a20:	b2c9      	uxtb	r1, r1
 8002a22:	4a13      	ldr	r2, [pc, #76]	@ (8002a70 <ssd1306_DrawPixel+0xa4>)
 8002a24:	54d1      	strb	r1, [r2, r3]
 8002a26:	e01d      	b.n	8002a64 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002a28:	79fa      	ldrb	r2, [r7, #7]
 8002a2a:	79bb      	ldrb	r3, [r7, #6]
 8002a2c:	08db      	lsrs	r3, r3, #3
 8002a2e:	b2d8      	uxtb	r0, r3
 8002a30:	4603      	mov	r3, r0
 8002a32:	01db      	lsls	r3, r3, #7
 8002a34:	4413      	add	r3, r2
 8002a36:	4a0e      	ldr	r2, [pc, #56]	@ (8002a70 <ssd1306_DrawPixel+0xa4>)
 8002a38:	5cd3      	ldrb	r3, [r2, r3]
 8002a3a:	b25a      	sxtb	r2, r3
 8002a3c:	79bb      	ldrb	r3, [r7, #6]
 8002a3e:	f003 0307 	and.w	r3, r3, #7
 8002a42:	2101      	movs	r1, #1
 8002a44:	fa01 f303 	lsl.w	r3, r1, r3
 8002a48:	b25b      	sxtb	r3, r3
 8002a4a:	43db      	mvns	r3, r3
 8002a4c:	b25b      	sxtb	r3, r3
 8002a4e:	4013      	ands	r3, r2
 8002a50:	b259      	sxtb	r1, r3
 8002a52:	79fa      	ldrb	r2, [r7, #7]
 8002a54:	4603      	mov	r3, r0
 8002a56:	01db      	lsls	r3, r3, #7
 8002a58:	4413      	add	r3, r2
 8002a5a:	b2c9      	uxtb	r1, r1
 8002a5c:	4a04      	ldr	r2, [pc, #16]	@ (8002a70 <ssd1306_DrawPixel+0xa4>)
 8002a5e:	54d1      	strb	r1, [r2, r3]
 8002a60:	e000      	b.n	8002a64 <ssd1306_DrawPixel+0x98>
        return;
 8002a62:	bf00      	nop
    }
}
 8002a64:	370c      	adds	r7, #12
 8002a66:	46bd      	mov	sp, r7
 8002a68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a6c:	4770      	bx	lr
 8002a6e:	bf00      	nop
 8002a70:	2000074c 	.word	0x2000074c

08002a74 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 8002a74:	b590      	push	{r4, r7, lr}
 8002a76:	b089      	sub	sp, #36	@ 0x24
 8002a78:	af00      	add	r7, sp, #0
 8002a7a:	4604      	mov	r4, r0
 8002a7c:	1d38      	adds	r0, r7, #4
 8002a7e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002a82:	461a      	mov	r2, r3
 8002a84:	4623      	mov	r3, r4
 8002a86:	73fb      	strb	r3, [r7, #15]
 8002a88:	4613      	mov	r3, r2
 8002a8a:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8002a8c:	7bfb      	ldrb	r3, [r7, #15]
 8002a8e:	2b1f      	cmp	r3, #31
 8002a90:	d902      	bls.n	8002a98 <ssd1306_WriteChar+0x24>
 8002a92:	7bfb      	ldrb	r3, [r7, #15]
 8002a94:	2b7e      	cmp	r3, #126	@ 0x7e
 8002a96:	d901      	bls.n	8002a9c <ssd1306_WriteChar+0x28>
        return 0;
 8002a98:	2300      	movs	r3, #0
 8002a9a:	e06c      	b.n	8002b76 <ssd1306_WriteChar+0x102>
    
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002a9c:	4b38      	ldr	r3, [pc, #224]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002a9e:	881b      	ldrh	r3, [r3, #0]
 8002aa0:	461a      	mov	r2, r3
 8002aa2:	793b      	ldrb	r3, [r7, #4]
 8002aa4:	4413      	add	r3, r2
 8002aa6:	2b80      	cmp	r3, #128	@ 0x80
 8002aa8:	dc06      	bgt.n	8002ab8 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 8002aaa:	4b35      	ldr	r3, [pc, #212]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002aac:	885b      	ldrh	r3, [r3, #2]
 8002aae:	461a      	mov	r2, r3
 8002ab0:	797b      	ldrb	r3, [r7, #5]
 8002ab2:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002ab4:	2b40      	cmp	r3, #64	@ 0x40
 8002ab6:	dd01      	ble.n	8002abc <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002ab8:	2300      	movs	r3, #0
 8002aba:	e05c      	b.n	8002b76 <ssd1306_WriteChar+0x102>
    }
    
    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 8002abc:	2300      	movs	r3, #0
 8002abe:	61fb      	str	r3, [r7, #28]
 8002ac0:	e04c      	b.n	8002b5c <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002ac2:	68ba      	ldr	r2, [r7, #8]
 8002ac4:	7bfb      	ldrb	r3, [r7, #15]
 8002ac6:	3b20      	subs	r3, #32
 8002ac8:	7979      	ldrb	r1, [r7, #5]
 8002aca:	fb01 f303 	mul.w	r3, r1, r3
 8002ace:	4619      	mov	r1, r3
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	440b      	add	r3, r1
 8002ad4:	005b      	lsls	r3, r3, #1
 8002ad6:	4413      	add	r3, r2
 8002ad8:	881b      	ldrh	r3, [r3, #0]
 8002ada:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 8002adc:	2300      	movs	r3, #0
 8002ade:	61bb      	str	r3, [r7, #24]
 8002ae0:	e034      	b.n	8002b4c <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002ae2:	697a      	ldr	r2, [r7, #20]
 8002ae4:	69bb      	ldr	r3, [r7, #24]
 8002ae6:	fa02 f303 	lsl.w	r3, r2, r3
 8002aea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002aee:	2b00      	cmp	r3, #0
 8002af0:	d012      	beq.n	8002b18 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002af2:	4b23      	ldr	r3, [pc, #140]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002af4:	881b      	ldrh	r3, [r3, #0]
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	69bb      	ldr	r3, [r7, #24]
 8002afa:	b2db      	uxtb	r3, r3
 8002afc:	4413      	add	r3, r2
 8002afe:	b2d8      	uxtb	r0, r3
 8002b00:	4b1f      	ldr	r3, [pc, #124]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002b02:	885b      	ldrh	r3, [r3, #2]
 8002b04:	b2da      	uxtb	r2, r3
 8002b06:	69fb      	ldr	r3, [r7, #28]
 8002b08:	b2db      	uxtb	r3, r3
 8002b0a:	4413      	add	r3, r2
 8002b0c:	b2db      	uxtb	r3, r3
 8002b0e:	7bba      	ldrb	r2, [r7, #14]
 8002b10:	4619      	mov	r1, r3
 8002b12:	f7ff ff5b 	bl	80029cc <ssd1306_DrawPixel>
 8002b16:	e016      	b.n	8002b46 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002b18:	4b19      	ldr	r3, [pc, #100]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002b1a:	881b      	ldrh	r3, [r3, #0]
 8002b1c:	b2da      	uxtb	r2, r3
 8002b1e:	69bb      	ldr	r3, [r7, #24]
 8002b20:	b2db      	uxtb	r3, r3
 8002b22:	4413      	add	r3, r2
 8002b24:	b2d8      	uxtb	r0, r3
 8002b26:	4b16      	ldr	r3, [pc, #88]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002b28:	885b      	ldrh	r3, [r3, #2]
 8002b2a:	b2da      	uxtb	r2, r3
 8002b2c:	69fb      	ldr	r3, [r7, #28]
 8002b2e:	b2db      	uxtb	r3, r3
 8002b30:	4413      	add	r3, r2
 8002b32:	b2d9      	uxtb	r1, r3
 8002b34:	7bbb      	ldrb	r3, [r7, #14]
 8002b36:	2b00      	cmp	r3, #0
 8002b38:	bf0c      	ite	eq
 8002b3a:	2301      	moveq	r3, #1
 8002b3c:	2300      	movne	r3, #0
 8002b3e:	b2db      	uxtb	r3, r3
 8002b40:	461a      	mov	r2, r3
 8002b42:	f7ff ff43 	bl	80029cc <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 8002b46:	69bb      	ldr	r3, [r7, #24]
 8002b48:	3301      	adds	r3, #1
 8002b4a:	61bb      	str	r3, [r7, #24]
 8002b4c:	793b      	ldrb	r3, [r7, #4]
 8002b4e:	461a      	mov	r2, r3
 8002b50:	69bb      	ldr	r3, [r7, #24]
 8002b52:	4293      	cmp	r3, r2
 8002b54:	d3c5      	bcc.n	8002ae2 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 8002b56:	69fb      	ldr	r3, [r7, #28]
 8002b58:	3301      	adds	r3, #1
 8002b5a:	61fb      	str	r3, [r7, #28]
 8002b5c:	797b      	ldrb	r3, [r7, #5]
 8002b5e:	461a      	mov	r2, r3
 8002b60:	69fb      	ldr	r3, [r7, #28]
 8002b62:	4293      	cmp	r3, r2
 8002b64:	d3ad      	bcc.n	8002ac2 <ssd1306_WriteChar+0x4e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 8002b66:	4b06      	ldr	r3, [pc, #24]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002b68:	881b      	ldrh	r3, [r3, #0]
 8002b6a:	793a      	ldrb	r2, [r7, #4]
 8002b6c:	4413      	add	r3, r2
 8002b6e:	b29a      	uxth	r2, r3
 8002b70:	4b03      	ldr	r3, [pc, #12]	@ (8002b80 <ssd1306_WriteChar+0x10c>)
 8002b72:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8002b74:	7bfb      	ldrb	r3, [r7, #15]
}
 8002b76:	4618      	mov	r0, r3
 8002b78:	3724      	adds	r7, #36	@ 0x24
 8002b7a:	46bd      	mov	sp, r7
 8002b7c:	bd90      	pop	{r4, r7, pc}
 8002b7e:	bf00      	nop
 8002b80:	20000b4c 	.word	0x20000b4c

08002b84 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 8002b84:	b580      	push	{r7, lr}
 8002b86:	b084      	sub	sp, #16
 8002b88:	af00      	add	r7, sp, #0
 8002b8a:	60f8      	str	r0, [r7, #12]
 8002b8c:	1d38      	adds	r0, r7, #4
 8002b8e:	e880 0006 	stmia.w	r0, {r1, r2}
 8002b92:	70fb      	strb	r3, [r7, #3]
    while (*str) {
 8002b94:	e012      	b.n	8002bbc <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8002b96:	68fb      	ldr	r3, [r7, #12]
 8002b98:	7818      	ldrb	r0, [r3, #0]
 8002b9a:	78fb      	ldrb	r3, [r7, #3]
 8002b9c:	1d3a      	adds	r2, r7, #4
 8002b9e:	ca06      	ldmia	r2, {r1, r2}
 8002ba0:	f7ff ff68 	bl	8002a74 <ssd1306_WriteChar>
 8002ba4:	4603      	mov	r3, r0
 8002ba6:	461a      	mov	r2, r3
 8002ba8:	68fb      	ldr	r3, [r7, #12]
 8002baa:	781b      	ldrb	r3, [r3, #0]
 8002bac:	429a      	cmp	r2, r3
 8002bae:	d002      	beq.n	8002bb6 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002bb0:	68fb      	ldr	r3, [r7, #12]
 8002bb2:	781b      	ldrb	r3, [r3, #0]
 8002bb4:	e008      	b.n	8002bc8 <ssd1306_WriteString+0x44>
        }
        str++;
 8002bb6:	68fb      	ldr	r3, [r7, #12]
 8002bb8:	3301      	adds	r3, #1
 8002bba:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8002bbc:	68fb      	ldr	r3, [r7, #12]
 8002bbe:	781b      	ldrb	r3, [r3, #0]
 8002bc0:	2b00      	cmp	r3, #0
 8002bc2:	d1e8      	bne.n	8002b96 <ssd1306_WriteString+0x12>
    }
    
    // Everything ok
    return *str;
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	781b      	ldrb	r3, [r3, #0]
}
 8002bc8:	4618      	mov	r0, r3
 8002bca:	3710      	adds	r7, #16
 8002bcc:	46bd      	mov	sp, r7
 8002bce:	bd80      	pop	{r7, pc}

08002bd0 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002bd0:	b480      	push	{r7}
 8002bd2:	b083      	sub	sp, #12
 8002bd4:	af00      	add	r7, sp, #0
 8002bd6:	4603      	mov	r3, r0
 8002bd8:	460a      	mov	r2, r1
 8002bda:	71fb      	strb	r3, [r7, #7]
 8002bdc:	4613      	mov	r3, r2
 8002bde:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002be0:	79fb      	ldrb	r3, [r7, #7]
 8002be2:	b29a      	uxth	r2, r3
 8002be4:	4b05      	ldr	r3, [pc, #20]	@ (8002bfc <ssd1306_SetCursor+0x2c>)
 8002be6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002be8:	79bb      	ldrb	r3, [r7, #6]
 8002bea:	b29a      	uxth	r2, r3
 8002bec:	4b03      	ldr	r3, [pc, #12]	@ (8002bfc <ssd1306_SetCursor+0x2c>)
 8002bee:	805a      	strh	r2, [r3, #2]
}
 8002bf0:	bf00      	nop
 8002bf2:	370c      	adds	r7, #12
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	20000b4c 	.word	0x20000b4c

08002c00 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002c00:	b590      	push	{r4, r7, lr}
 8002c02:	b089      	sub	sp, #36	@ 0x24
 8002c04:	af00      	add	r7, sp, #0
 8002c06:	4604      	mov	r4, r0
 8002c08:	4608      	mov	r0, r1
 8002c0a:	4611      	mov	r1, r2
 8002c0c:	461a      	mov	r2, r3
 8002c0e:	4623      	mov	r3, r4
 8002c10:	71fb      	strb	r3, [r7, #7]
 8002c12:	4603      	mov	r3, r0
 8002c14:	71bb      	strb	r3, [r7, #6]
 8002c16:	460b      	mov	r3, r1
 8002c18:	717b      	strb	r3, [r7, #5]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 8002c1e:	797a      	ldrb	r2, [r7, #5]
 8002c20:	79fb      	ldrb	r3, [r7, #7]
 8002c22:	1ad3      	subs	r3, r2, r3
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	bfb8      	it	lt
 8002c28:	425b      	neglt	r3, r3
 8002c2a:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 8002c2c:	793a      	ldrb	r2, [r7, #4]
 8002c2e:	79bb      	ldrb	r3, [r7, #6]
 8002c30:	1ad3      	subs	r3, r2, r3
 8002c32:	2b00      	cmp	r3, #0
 8002c34:	bfb8      	it	lt
 8002c36:	425b      	neglt	r3, r3
 8002c38:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 8002c3a:	79fa      	ldrb	r2, [r7, #7]
 8002c3c:	797b      	ldrb	r3, [r7, #5]
 8002c3e:	429a      	cmp	r2, r3
 8002c40:	d201      	bcs.n	8002c46 <ssd1306_Line+0x46>
 8002c42:	2301      	movs	r3, #1
 8002c44:	e001      	b.n	8002c4a <ssd1306_Line+0x4a>
 8002c46:	f04f 33ff 	mov.w	r3, #4294967295
 8002c4a:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8002c4c:	79ba      	ldrb	r2, [r7, #6]
 8002c4e:	793b      	ldrb	r3, [r7, #4]
 8002c50:	429a      	cmp	r2, r3
 8002c52:	d201      	bcs.n	8002c58 <ssd1306_Line+0x58>
 8002c54:	2301      	movs	r3, #1
 8002c56:	e001      	b.n	8002c5c <ssd1306_Line+0x5c>
 8002c58:	f04f 33ff 	mov.w	r3, #4294967295
 8002c5c:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8002c5e:	69ba      	ldr	r2, [r7, #24]
 8002c60:	697b      	ldr	r3, [r7, #20]
 8002c62:	1ad3      	subs	r3, r2, r3
 8002c64:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 8002c66:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002c6a:	7939      	ldrb	r1, [r7, #4]
 8002c6c:	797b      	ldrb	r3, [r7, #5]
 8002c6e:	4618      	mov	r0, r3
 8002c70:	f7ff feac 	bl	80029cc <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8002c74:	e024      	b.n	8002cc0 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 8002c76:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 8002c7a:	79b9      	ldrb	r1, [r7, #6]
 8002c7c:	79fb      	ldrb	r3, [r7, #7]
 8002c7e:	4618      	mov	r0, r3
 8002c80:	f7ff fea4 	bl	80029cc <ssd1306_DrawPixel>
        error2 = error * 2;
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	005b      	lsls	r3, r3, #1
 8002c88:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 8002c8a:	697b      	ldr	r3, [r7, #20]
 8002c8c:	425b      	negs	r3, r3
 8002c8e:	68ba      	ldr	r2, [r7, #8]
 8002c90:	429a      	cmp	r2, r3
 8002c92:	dd08      	ble.n	8002ca6 <ssd1306_Line+0xa6>
            error -= deltaY;
 8002c94:	69fa      	ldr	r2, [r7, #28]
 8002c96:	697b      	ldr	r3, [r7, #20]
 8002c98:	1ad3      	subs	r3, r2, r3
 8002c9a:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8002c9c:	693b      	ldr	r3, [r7, #16]
 8002c9e:	b2da      	uxtb	r2, r3
 8002ca0:	79fb      	ldrb	r3, [r7, #7]
 8002ca2:	4413      	add	r3, r2
 8002ca4:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 8002ca6:	68ba      	ldr	r2, [r7, #8]
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	429a      	cmp	r2, r3
 8002cac:	da08      	bge.n	8002cc0 <ssd1306_Line+0xc0>
            error += deltaX;
 8002cae:	69fa      	ldr	r2, [r7, #28]
 8002cb0:	69bb      	ldr	r3, [r7, #24]
 8002cb2:	4413      	add	r3, r2
 8002cb4:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 8002cb6:	68fb      	ldr	r3, [r7, #12]
 8002cb8:	b2da      	uxtb	r2, r3
 8002cba:	79bb      	ldrb	r3, [r7, #6]
 8002cbc:	4413      	add	r3, r2
 8002cbe:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8002cc0:	79fa      	ldrb	r2, [r7, #7]
 8002cc2:	797b      	ldrb	r3, [r7, #5]
 8002cc4:	429a      	cmp	r2, r3
 8002cc6:	d1d6      	bne.n	8002c76 <ssd1306_Line+0x76>
 8002cc8:	79ba      	ldrb	r2, [r7, #6]
 8002cca:	793b      	ldrb	r3, [r7, #4]
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d1d2      	bne.n	8002c76 <ssd1306_Line+0x76>
        }
    }
    return;
 8002cd0:	bf00      	nop
}
 8002cd2:	3724      	adds	r7, #36	@ 0x24
 8002cd4:	46bd      	mov	sp, r7
 8002cd6:	bd90      	pop	{r4, r7, pc}

08002cd8 <ssd1306_DrawRectangle>:

    return;
}

/* Draw a rectangle */
void ssd1306_DrawRectangle(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 8002cd8:	b590      	push	{r4, r7, lr}
 8002cda:	b085      	sub	sp, #20
 8002cdc:	af02      	add	r7, sp, #8
 8002cde:	4604      	mov	r4, r0
 8002ce0:	4608      	mov	r0, r1
 8002ce2:	4611      	mov	r1, r2
 8002ce4:	461a      	mov	r2, r3
 8002ce6:	4623      	mov	r3, r4
 8002ce8:	71fb      	strb	r3, [r7, #7]
 8002cea:	4603      	mov	r3, r0
 8002cec:	71bb      	strb	r3, [r7, #6]
 8002cee:	460b      	mov	r3, r1
 8002cf0:	717b      	strb	r3, [r7, #5]
 8002cf2:	4613      	mov	r3, r2
 8002cf4:	713b      	strb	r3, [r7, #4]
    ssd1306_Line(x1,y1,x2,y1,color);
 8002cf6:	79bc      	ldrb	r4, [r7, #6]
 8002cf8:	797a      	ldrb	r2, [r7, #5]
 8002cfa:	79b9      	ldrb	r1, [r7, #6]
 8002cfc:	79f8      	ldrb	r0, [r7, #7]
 8002cfe:	7e3b      	ldrb	r3, [r7, #24]
 8002d00:	9300      	str	r3, [sp, #0]
 8002d02:	4623      	mov	r3, r4
 8002d04:	f7ff ff7c 	bl	8002c00 <ssd1306_Line>
    ssd1306_Line(x2,y1,x2,y2,color);
 8002d08:	793c      	ldrb	r4, [r7, #4]
 8002d0a:	797a      	ldrb	r2, [r7, #5]
 8002d0c:	79b9      	ldrb	r1, [r7, #6]
 8002d0e:	7978      	ldrb	r0, [r7, #5]
 8002d10:	7e3b      	ldrb	r3, [r7, #24]
 8002d12:	9300      	str	r3, [sp, #0]
 8002d14:	4623      	mov	r3, r4
 8002d16:	f7ff ff73 	bl	8002c00 <ssd1306_Line>
    ssd1306_Line(x2,y2,x1,y2,color);
 8002d1a:	793c      	ldrb	r4, [r7, #4]
 8002d1c:	79fa      	ldrb	r2, [r7, #7]
 8002d1e:	7939      	ldrb	r1, [r7, #4]
 8002d20:	7978      	ldrb	r0, [r7, #5]
 8002d22:	7e3b      	ldrb	r3, [r7, #24]
 8002d24:	9300      	str	r3, [sp, #0]
 8002d26:	4623      	mov	r3, r4
 8002d28:	f7ff ff6a 	bl	8002c00 <ssd1306_Line>
    ssd1306_Line(x1,y2,x1,y1,color);
 8002d2c:	79bc      	ldrb	r4, [r7, #6]
 8002d2e:	79fa      	ldrb	r2, [r7, #7]
 8002d30:	7939      	ldrb	r1, [r7, #4]
 8002d32:	79f8      	ldrb	r0, [r7, #7]
 8002d34:	7e3b      	ldrb	r3, [r7, #24]
 8002d36:	9300      	str	r3, [sp, #0]
 8002d38:	4623      	mov	r3, r4
 8002d3a:	f7ff ff61 	bl	8002c00 <ssd1306_Line>

    return;
 8002d3e:	bf00      	nop
}
 8002d40:	370c      	adds	r7, #12
 8002d42:	46bd      	mov	sp, r7
 8002d44:	bd90      	pop	{r4, r7, pc}

08002d46 <ssd1306_DrawBitmap>:
    }
    return;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 8002d46:	b580      	push	{r7, lr}
 8002d48:	b084      	sub	sp, #16
 8002d4a:	af00      	add	r7, sp, #0
 8002d4c:	603a      	str	r2, [r7, #0]
 8002d4e:	461a      	mov	r2, r3
 8002d50:	4603      	mov	r3, r0
 8002d52:	71fb      	strb	r3, [r7, #7]
 8002d54:	460b      	mov	r3, r1
 8002d56:	71bb      	strb	r3, [r7, #6]
 8002d58:	4613      	mov	r3, r2
 8002d5a:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 8002d5c:	797b      	ldrb	r3, [r7, #5]
 8002d5e:	3307      	adds	r3, #7
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	da00      	bge.n	8002d66 <ssd1306_DrawBitmap+0x20>
 8002d64:	3307      	adds	r3, #7
 8002d66:	10db      	asrs	r3, r3, #3
 8002d68:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 8002d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d72:	2b00      	cmp	r3, #0
 8002d74:	db3e      	blt.n	8002df4 <ssd1306_DrawBitmap+0xae>
 8002d76:	79bb      	ldrb	r3, [r7, #6]
 8002d78:	2b3f      	cmp	r3, #63	@ 0x3f
 8002d7a:	d83b      	bhi.n	8002df4 <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 8002d7c:	2300      	movs	r3, #0
 8002d7e:	73bb      	strb	r3, [r7, #14]
 8002d80:	e033      	b.n	8002dea <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 8002d82:	2300      	movs	r3, #0
 8002d84:	737b      	strb	r3, [r7, #13]
 8002d86:	e026      	b.n	8002dd6 <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 8002d88:	7b7b      	ldrb	r3, [r7, #13]
 8002d8a:	f003 0307 	and.w	r3, r3, #7
 8002d8e:	2b00      	cmp	r3, #0
 8002d90:	d003      	beq.n	8002d9a <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 8002d92:	7bfb      	ldrb	r3, [r7, #15]
 8002d94:	005b      	lsls	r3, r3, #1
 8002d96:	73fb      	strb	r3, [r7, #15]
 8002d98:	e00d      	b.n	8002db6 <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 8002d9a:	7bbb      	ldrb	r3, [r7, #14]
 8002d9c:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 8002da0:	fb02 f303 	mul.w	r3, r2, r3
 8002da4:	7b7a      	ldrb	r2, [r7, #13]
 8002da6:	08d2      	lsrs	r2, r2, #3
 8002da8:	b2d2      	uxtb	r2, r2
 8002daa:	4413      	add	r3, r2
 8002dac:	461a      	mov	r2, r3
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	4413      	add	r3, r2
 8002db2:	781b      	ldrb	r3, [r3, #0]
 8002db4:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 8002db6:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002dba:	2b00      	cmp	r3, #0
 8002dbc:	da08      	bge.n	8002dd0 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8002dbe:	79fa      	ldrb	r2, [r7, #7]
 8002dc0:	7b7b      	ldrb	r3, [r7, #13]
 8002dc2:	4413      	add	r3, r2
 8002dc4:	b2db      	uxtb	r3, r3
 8002dc6:	7f3a      	ldrb	r2, [r7, #28]
 8002dc8:	79b9      	ldrb	r1, [r7, #6]
 8002dca:	4618      	mov	r0, r3
 8002dcc:	f7ff fdfe 	bl	80029cc <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8002dd0:	7b7b      	ldrb	r3, [r7, #13]
 8002dd2:	3301      	adds	r3, #1
 8002dd4:	737b      	strb	r3, [r7, #13]
 8002dd6:	7b7a      	ldrb	r2, [r7, #13]
 8002dd8:	797b      	ldrb	r3, [r7, #5]
 8002dda:	429a      	cmp	r2, r3
 8002ddc:	d3d4      	bcc.n	8002d88 <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8002dde:	7bbb      	ldrb	r3, [r7, #14]
 8002de0:	3301      	adds	r3, #1
 8002de2:	73bb      	strb	r3, [r7, #14]
 8002de4:	79bb      	ldrb	r3, [r7, #6]
 8002de6:	3301      	adds	r3, #1
 8002de8:	71bb      	strb	r3, [r7, #6]
 8002dea:	7bba      	ldrb	r2, [r7, #14]
 8002dec:	7e3b      	ldrb	r3, [r7, #24]
 8002dee:	429a      	cmp	r2, r3
 8002df0:	d3c7      	bcc.n	8002d82 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8002df2:	e000      	b.n	8002df6 <ssd1306_DrawBitmap+0xb0>
        return;
 8002df4:	bf00      	nop
}
 8002df6:	3710      	adds	r7, #16
 8002df8:	46bd      	mov	sp, r7
 8002dfa:	bd80      	pop	{r7, pc}

08002dfc <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8002dfc:	b580      	push	{r7, lr}
 8002dfe:	b084      	sub	sp, #16
 8002e00:	af00      	add	r7, sp, #0
 8002e02:	4603      	mov	r3, r0
 8002e04:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 8002e06:	2381      	movs	r3, #129	@ 0x81
 8002e08:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8002e0a:	7bfb      	ldrb	r3, [r7, #15]
 8002e0c:	4618      	mov	r0, r3
 8002e0e:	f7ff fd01 	bl	8002814 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002e12:	79fb      	ldrb	r3, [r7, #7]
 8002e14:	4618      	mov	r0, r3
 8002e16:	f7ff fcfd 	bl	8002814 <ssd1306_WriteCommand>
}
 8002e1a:	bf00      	nop
 8002e1c:	3710      	adds	r7, #16
 8002e1e:	46bd      	mov	sp, r7
 8002e20:	bd80      	pop	{r7, pc}
	...

08002e24 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002e24:	b580      	push	{r7, lr}
 8002e26:	b084      	sub	sp, #16
 8002e28:	af00      	add	r7, sp, #0
 8002e2a:	4603      	mov	r3, r0
 8002e2c:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002e2e:	79fb      	ldrb	r3, [r7, #7]
 8002e30:	2b00      	cmp	r3, #0
 8002e32:	d005      	beq.n	8002e40 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002e34:	23af      	movs	r3, #175	@ 0xaf
 8002e36:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 8002e38:	4b08      	ldr	r3, [pc, #32]	@ (8002e5c <ssd1306_SetDisplayOn+0x38>)
 8002e3a:	2201      	movs	r2, #1
 8002e3c:	715a      	strb	r2, [r3, #5]
 8002e3e:	e004      	b.n	8002e4a <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8002e40:	23ae      	movs	r3, #174	@ 0xae
 8002e42:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8002e44:	4b05      	ldr	r3, [pc, #20]	@ (8002e5c <ssd1306_SetDisplayOn+0x38>)
 8002e46:	2200      	movs	r2, #0
 8002e48:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 8002e4a:	7bfb      	ldrb	r3, [r7, #15]
 8002e4c:	4618      	mov	r0, r3
 8002e4e:	f7ff fce1 	bl	8002814 <ssd1306_WriteCommand>
}
 8002e52:	bf00      	nop
 8002e54:	3710      	adds	r7, #16
 8002e56:	46bd      	mov	sp, r7
 8002e58:	bd80      	pop	{r7, pc}
 8002e5a:	bf00      	nop
 8002e5c:	20000b4c 	.word	0x20000b4c

08002e60 <batterygauge>:
uint8_t ssd1306_GetDisplayOn() {
    return SSD1306.DisplayOn;
}


void batterygauge(float vbat,int x, int y,int currentsquare){
 8002e60:	b590      	push	{r4, r7, lr}
 8002e62:	b087      	sub	sp, #28
 8002e64:	af02      	add	r7, sp, #8
 8002e66:	ed87 0a03 	vstr	s0, [r7, #12]
 8002e6a:	60b8      	str	r0, [r7, #8]
 8002e6c:	6079      	str	r1, [r7, #4]
 8002e6e:	603a      	str	r2, [r7, #0]
	ssd1306_Line(x+15,y+1,x+15,y+5, White);
 8002e70:	68bb      	ldr	r3, [r7, #8]
 8002e72:	b2db      	uxtb	r3, r3
 8002e74:	330f      	adds	r3, #15
 8002e76:	b2d8      	uxtb	r0, r3
 8002e78:	687b      	ldr	r3, [r7, #4]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	3301      	adds	r3, #1
 8002e7e:	b2d9      	uxtb	r1, r3
 8002e80:	68bb      	ldr	r3, [r7, #8]
 8002e82:	b2db      	uxtb	r3, r3
 8002e84:	330f      	adds	r3, #15
 8002e86:	b2da      	uxtb	r2, r3
 8002e88:	687b      	ldr	r3, [r7, #4]
 8002e8a:	b2db      	uxtb	r3, r3
 8002e8c:	3305      	adds	r3, #5
 8002e8e:	b2db      	uxtb	r3, r3
 8002e90:	2401      	movs	r4, #1
 8002e92:	9400      	str	r4, [sp, #0]
 8002e94:	f7ff feb4 	bl	8002c00 <ssd1306_Line>
	ssd1306_Line(x+16,y+1,x+16,y+5, White);
 8002e98:	68bb      	ldr	r3, [r7, #8]
 8002e9a:	b2db      	uxtb	r3, r3
 8002e9c:	3310      	adds	r3, #16
 8002e9e:	b2d8      	uxtb	r0, r3
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	b2db      	uxtb	r3, r3
 8002ea4:	3301      	adds	r3, #1
 8002ea6:	b2d9      	uxtb	r1, r3
 8002ea8:	68bb      	ldr	r3, [r7, #8]
 8002eaa:	b2db      	uxtb	r3, r3
 8002eac:	3310      	adds	r3, #16
 8002eae:	b2da      	uxtb	r2, r3
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	b2db      	uxtb	r3, r3
 8002eb4:	3305      	adds	r3, #5
 8002eb6:	b2db      	uxtb	r3, r3
 8002eb8:	2401      	movs	r4, #1
 8002eba:	9400      	str	r4, [sp, #0]
 8002ebc:	f7ff fea0 	bl	8002c00 <ssd1306_Line>
	ssd1306_DrawRectangle(x, y, x+14, y+6, White);
 8002ec0:	68bb      	ldr	r3, [r7, #8]
 8002ec2:	b2d8      	uxtb	r0, r3
 8002ec4:	687b      	ldr	r3, [r7, #4]
 8002ec6:	b2d9      	uxtb	r1, r3
 8002ec8:	68bb      	ldr	r3, [r7, #8]
 8002eca:	b2db      	uxtb	r3, r3
 8002ecc:	330e      	adds	r3, #14
 8002ece:	b2da      	uxtb	r2, r3
 8002ed0:	687b      	ldr	r3, [r7, #4]
 8002ed2:	b2db      	uxtb	r3, r3
 8002ed4:	3306      	adds	r3, #6
 8002ed6:	b2db      	uxtb	r3, r3
 8002ed8:	2401      	movs	r4, #1
 8002eda:	9400      	str	r4, [sp, #0]
 8002edc:	f7ff fefc 	bl	8002cd8 <ssd1306_DrawRectangle>
	if(vbat<=3.7){
 8002ee0:	68f8      	ldr	r0, [r7, #12]
 8002ee2:	f7fd fb09 	bl	80004f8 <__aeabi_f2d>
 8002ee6:	a396      	add	r3, pc, #600	@ (adr r3, 8003140 <batterygauge+0x2e0>)
 8002ee8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002eec:	f7fd fdd8 	bl	8000aa0 <__aeabi_dcmple>
 8002ef0:	4603      	mov	r3, r0
 8002ef2:	2b00      	cmp	r3, #0
 8002ef4:	d02a      	beq.n	8002f4c <batterygauge+0xec>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002ef6:	68bb      	ldr	r3, [r7, #8]
 8002ef8:	b2db      	uxtb	r3, r3
 8002efa:	3302      	adds	r3, #2
 8002efc:	b2d8      	uxtb	r0, r3
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	b2db      	uxtb	r3, r3
 8002f02:	3302      	adds	r3, #2
 8002f04:	b2d9      	uxtb	r1, r3
 8002f06:	68bb      	ldr	r3, [r7, #8]
 8002f08:	b2db      	uxtb	r3, r3
 8002f0a:	3303      	adds	r3, #3
 8002f0c:	b2da      	uxtb	r2, r3
 8002f0e:	687b      	ldr	r3, [r7, #4]
 8002f10:	b2db      	uxtb	r3, r3
 8002f12:	3304      	adds	r3, #4
 8002f14:	b2db      	uxtb	r3, r3
 8002f16:	2401      	movs	r4, #1
 8002f18:	9400      	str	r4, [sp, #0]
 8002f1a:	f7ff fedd 	bl	8002cd8 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002f1e:	683b      	ldr	r3, [r7, #0]
 8002f20:	2b01      	cmp	r3, #1
 8002f22:	d113      	bne.n	8002f4c <batterygauge+0xec>
			ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f24:	68bb      	ldr	r3, [r7, #8]
 8002f26:	b2db      	uxtb	r3, r3
 8002f28:	3302      	adds	r3, #2
 8002f2a:	b2d8      	uxtb	r0, r3
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	b2db      	uxtb	r3, r3
 8002f30:	3302      	adds	r3, #2
 8002f32:	b2d9      	uxtb	r1, r3
 8002f34:	68bb      	ldr	r3, [r7, #8]
 8002f36:	b2db      	uxtb	r3, r3
 8002f38:	3303      	adds	r3, #3
 8002f3a:	b2da      	uxtb	r2, r3
 8002f3c:	687b      	ldr	r3, [r7, #4]
 8002f3e:	b2db      	uxtb	r3, r3
 8002f40:	3304      	adds	r3, #4
 8002f42:	b2db      	uxtb	r3, r3
 8002f44:	2401      	movs	r4, #1
 8002f46:	9400      	str	r4, [sp, #0]
 8002f48:	f7ff fec6 	bl	8002cd8 <ssd1306_DrawRectangle>
		}
		else{

		}
	}
	if(vbat>3.7 && vbat<= 3.9){
 8002f4c:	68f8      	ldr	r0, [r7, #12]
 8002f4e:	f7fd fad3 	bl	80004f8 <__aeabi_f2d>
 8002f52:	a37b      	add	r3, pc, #492	@ (adr r3, 8003140 <batterygauge+0x2e0>)
 8002f54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f58:	f7fd fdb6 	bl	8000ac8 <__aeabi_dcmpgt>
 8002f5c:	4603      	mov	r3, r0
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d035      	beq.n	8002fce <batterygauge+0x16e>
 8002f62:	68f8      	ldr	r0, [r7, #12]
 8002f64:	f7fd fac8 	bl	80004f8 <__aeabi_f2d>
 8002f68:	a377      	add	r3, pc, #476	@ (adr r3, 8003148 <batterygauge+0x2e8>)
 8002f6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002f6e:	f7fd fd97 	bl	8000aa0 <__aeabi_dcmple>
 8002f72:	4603      	mov	r3, r0
 8002f74:	2b00      	cmp	r3, #0
 8002f76:	d02a      	beq.n	8002fce <batterygauge+0x16e>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002f78:	68bb      	ldr	r3, [r7, #8]
 8002f7a:	b2db      	uxtb	r3, r3
 8002f7c:	3302      	adds	r3, #2
 8002f7e:	b2d8      	uxtb	r0, r3
 8002f80:	687b      	ldr	r3, [r7, #4]
 8002f82:	b2db      	uxtb	r3, r3
 8002f84:	3302      	adds	r3, #2
 8002f86:	b2d9      	uxtb	r1, r3
 8002f88:	68bb      	ldr	r3, [r7, #8]
 8002f8a:	b2db      	uxtb	r3, r3
 8002f8c:	3303      	adds	r3, #3
 8002f8e:	b2da      	uxtb	r2, r3
 8002f90:	687b      	ldr	r3, [r7, #4]
 8002f92:	b2db      	uxtb	r3, r3
 8002f94:	3304      	adds	r3, #4
 8002f96:	b2db      	uxtb	r3, r3
 8002f98:	2401      	movs	r4, #1
 8002f9a:	9400      	str	r4, [sp, #0]
 8002f9c:	f7ff fe9c 	bl	8002cd8 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8002fa0:	683b      	ldr	r3, [r7, #0]
 8002fa2:	2b01      	cmp	r3, #1
 8002fa4:	d113      	bne.n	8002fce <batterygauge+0x16e>
			ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8002fa6:	68bb      	ldr	r3, [r7, #8]
 8002fa8:	b2db      	uxtb	r3, r3
 8002faa:	3305      	adds	r3, #5
 8002fac:	b2d8      	uxtb	r0, r3
 8002fae:	687b      	ldr	r3, [r7, #4]
 8002fb0:	b2db      	uxtb	r3, r3
 8002fb2:	3302      	adds	r3, #2
 8002fb4:	b2d9      	uxtb	r1, r3
 8002fb6:	68bb      	ldr	r3, [r7, #8]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	3306      	adds	r3, #6
 8002fbc:	b2da      	uxtb	r2, r3
 8002fbe:	687b      	ldr	r3, [r7, #4]
 8002fc0:	b2db      	uxtb	r3, r3
 8002fc2:	3304      	adds	r3, #4
 8002fc4:	b2db      	uxtb	r3, r3
 8002fc6:	2401      	movs	r4, #1
 8002fc8:	9400      	str	r4, [sp, #0]
 8002fca:	f7ff fe85 	bl	8002cd8 <ssd1306_DrawRectangle>
				else{

				}

	}
	if(vbat>3.9 && vbat<=4.1){
 8002fce:	68f8      	ldr	r0, [r7, #12]
 8002fd0:	f7fd fa92 	bl	80004f8 <__aeabi_f2d>
 8002fd4:	a35c      	add	r3, pc, #368	@ (adr r3, 8003148 <batterygauge+0x2e8>)
 8002fd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002fda:	f7fd fd75 	bl	8000ac8 <__aeabi_dcmpgt>
 8002fde:	4603      	mov	r3, r0
 8002fe0:	2b00      	cmp	r3, #0
 8002fe2:	d049      	beq.n	8003078 <batterygauge+0x218>
 8002fe4:	68f8      	ldr	r0, [r7, #12]
 8002fe6:	f7fd fa87 	bl	80004f8 <__aeabi_f2d>
 8002fea:	a359      	add	r3, pc, #356	@ (adr r3, 8003150 <batterygauge+0x2f0>)
 8002fec:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002ff0:	f7fd fd56 	bl	8000aa0 <__aeabi_dcmple>
 8002ff4:	4603      	mov	r3, r0
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d03e      	beq.n	8003078 <batterygauge+0x218>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8002ffa:	68bb      	ldr	r3, [r7, #8]
 8002ffc:	b2db      	uxtb	r3, r3
 8002ffe:	3302      	adds	r3, #2
 8003000:	b2d8      	uxtb	r0, r3
 8003002:	687b      	ldr	r3, [r7, #4]
 8003004:	b2db      	uxtb	r3, r3
 8003006:	3302      	adds	r3, #2
 8003008:	b2d9      	uxtb	r1, r3
 800300a:	68bb      	ldr	r3, [r7, #8]
 800300c:	b2db      	uxtb	r3, r3
 800300e:	3303      	adds	r3, #3
 8003010:	b2da      	uxtb	r2, r3
 8003012:	687b      	ldr	r3, [r7, #4]
 8003014:	b2db      	uxtb	r3, r3
 8003016:	3304      	adds	r3, #4
 8003018:	b2db      	uxtb	r3, r3
 800301a:	2401      	movs	r4, #1
 800301c:	9400      	str	r4, [sp, #0]
 800301e:	f7ff fe5b 	bl	8002cd8 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 8003022:	68bb      	ldr	r3, [r7, #8]
 8003024:	b2db      	uxtb	r3, r3
 8003026:	3305      	adds	r3, #5
 8003028:	b2d8      	uxtb	r0, r3
 800302a:	687b      	ldr	r3, [r7, #4]
 800302c:	b2db      	uxtb	r3, r3
 800302e:	3302      	adds	r3, #2
 8003030:	b2d9      	uxtb	r1, r3
 8003032:	68bb      	ldr	r3, [r7, #8]
 8003034:	b2db      	uxtb	r3, r3
 8003036:	3306      	adds	r3, #6
 8003038:	b2da      	uxtb	r2, r3
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	b2db      	uxtb	r3, r3
 800303e:	3304      	adds	r3, #4
 8003040:	b2db      	uxtb	r3, r3
 8003042:	2401      	movs	r4, #1
 8003044:	9400      	str	r4, [sp, #0]
 8003046:	f7ff fe47 	bl	8002cd8 <ssd1306_DrawRectangle>

		if(currentsquare==1){
 800304a:	683b      	ldr	r3, [r7, #0]
 800304c:	2b01      	cmp	r3, #1
 800304e:	d113      	bne.n	8003078 <batterygauge+0x218>
			ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 8003050:	68bb      	ldr	r3, [r7, #8]
 8003052:	b2db      	uxtb	r3, r3
 8003054:	3308      	adds	r3, #8
 8003056:	b2d8      	uxtb	r0, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	b2db      	uxtb	r3, r3
 800305c:	3302      	adds	r3, #2
 800305e:	b2d9      	uxtb	r1, r3
 8003060:	68bb      	ldr	r3, [r7, #8]
 8003062:	b2db      	uxtb	r3, r3
 8003064:	3309      	adds	r3, #9
 8003066:	b2da      	uxtb	r2, r3
 8003068:	687b      	ldr	r3, [r7, #4]
 800306a:	b2db      	uxtb	r3, r3
 800306c:	3304      	adds	r3, #4
 800306e:	b2db      	uxtb	r3, r3
 8003070:	2401      	movs	r4, #1
 8003072:	9400      	str	r4, [sp, #0]
 8003074:	f7ff fe30 	bl	8002cd8 <ssd1306_DrawRectangle>
				else{

				}
	}

	if(vbat>4.1){
 8003078:	68f8      	ldr	r0, [r7, #12]
 800307a:	f7fd fa3d 	bl	80004f8 <__aeabi_f2d>
 800307e:	a334      	add	r3, pc, #208	@ (adr r3, 8003150 <batterygauge+0x2f0>)
 8003080:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003084:	f7fd fd20 	bl	8000ac8 <__aeabi_dcmpgt>
 8003088:	4603      	mov	r3, r0
 800308a:	2b00      	cmp	r3, #0
 800308c:	d100      	bne.n	8003090 <batterygauge+0x230>
	}




}
 800308e:	e052      	b.n	8003136 <batterygauge+0x2d6>
		ssd1306_DrawRectangle(x+2, y+2, x+3, y+4, White);
 8003090:	68bb      	ldr	r3, [r7, #8]
 8003092:	b2db      	uxtb	r3, r3
 8003094:	3302      	adds	r3, #2
 8003096:	b2d8      	uxtb	r0, r3
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	b2db      	uxtb	r3, r3
 800309c:	3302      	adds	r3, #2
 800309e:	b2d9      	uxtb	r1, r3
 80030a0:	68bb      	ldr	r3, [r7, #8]
 80030a2:	b2db      	uxtb	r3, r3
 80030a4:	3303      	adds	r3, #3
 80030a6:	b2da      	uxtb	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	b2db      	uxtb	r3, r3
 80030ac:	3304      	adds	r3, #4
 80030ae:	b2db      	uxtb	r3, r3
 80030b0:	2401      	movs	r4, #1
 80030b2:	9400      	str	r4, [sp, #0]
 80030b4:	f7ff fe10 	bl	8002cd8 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+5, y+2, x+6, y+4, White);
 80030b8:	68bb      	ldr	r3, [r7, #8]
 80030ba:	b2db      	uxtb	r3, r3
 80030bc:	3305      	adds	r3, #5
 80030be:	b2d8      	uxtb	r0, r3
 80030c0:	687b      	ldr	r3, [r7, #4]
 80030c2:	b2db      	uxtb	r3, r3
 80030c4:	3302      	adds	r3, #2
 80030c6:	b2d9      	uxtb	r1, r3
 80030c8:	68bb      	ldr	r3, [r7, #8]
 80030ca:	b2db      	uxtb	r3, r3
 80030cc:	3306      	adds	r3, #6
 80030ce:	b2da      	uxtb	r2, r3
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	b2db      	uxtb	r3, r3
 80030d4:	3304      	adds	r3, #4
 80030d6:	b2db      	uxtb	r3, r3
 80030d8:	2401      	movs	r4, #1
 80030da:	9400      	str	r4, [sp, #0]
 80030dc:	f7ff fdfc 	bl	8002cd8 <ssd1306_DrawRectangle>
		ssd1306_DrawRectangle(x+8, y+2, x+9, y+4, White);
 80030e0:	68bb      	ldr	r3, [r7, #8]
 80030e2:	b2db      	uxtb	r3, r3
 80030e4:	3308      	adds	r3, #8
 80030e6:	b2d8      	uxtb	r0, r3
 80030e8:	687b      	ldr	r3, [r7, #4]
 80030ea:	b2db      	uxtb	r3, r3
 80030ec:	3302      	adds	r3, #2
 80030ee:	b2d9      	uxtb	r1, r3
 80030f0:	68bb      	ldr	r3, [r7, #8]
 80030f2:	b2db      	uxtb	r3, r3
 80030f4:	3309      	adds	r3, #9
 80030f6:	b2da      	uxtb	r2, r3
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	b2db      	uxtb	r3, r3
 80030fc:	3304      	adds	r3, #4
 80030fe:	b2db      	uxtb	r3, r3
 8003100:	2401      	movs	r4, #1
 8003102:	9400      	str	r4, [sp, #0]
 8003104:	f7ff fde8 	bl	8002cd8 <ssd1306_DrawRectangle>
		if(currentsquare==1){
 8003108:	683b      	ldr	r3, [r7, #0]
 800310a:	2b01      	cmp	r3, #1
 800310c:	d113      	bne.n	8003136 <batterygauge+0x2d6>
			ssd1306_DrawRectangle(x+11, y+2, x+12, y+4, White);
 800310e:	68bb      	ldr	r3, [r7, #8]
 8003110:	b2db      	uxtb	r3, r3
 8003112:	330b      	adds	r3, #11
 8003114:	b2d8      	uxtb	r0, r3
 8003116:	687b      	ldr	r3, [r7, #4]
 8003118:	b2db      	uxtb	r3, r3
 800311a:	3302      	adds	r3, #2
 800311c:	b2d9      	uxtb	r1, r3
 800311e:	68bb      	ldr	r3, [r7, #8]
 8003120:	b2db      	uxtb	r3, r3
 8003122:	330c      	adds	r3, #12
 8003124:	b2da      	uxtb	r2, r3
 8003126:	687b      	ldr	r3, [r7, #4]
 8003128:	b2db      	uxtb	r3, r3
 800312a:	3304      	adds	r3, #4
 800312c:	b2db      	uxtb	r3, r3
 800312e:	2401      	movs	r4, #1
 8003130:	9400      	str	r4, [sp, #0]
 8003132:	f7ff fdd1 	bl	8002cd8 <ssd1306_DrawRectangle>
}
 8003136:	bf00      	nop
 8003138:	3714      	adds	r7, #20
 800313a:	46bd      	mov	sp, r7
 800313c:	bd90      	pop	{r4, r7, pc}
 800313e:	bf00      	nop
 8003140:	9999999a 	.word	0x9999999a
 8003144:	400d9999 	.word	0x400d9999
 8003148:	33333333 	.word	0x33333333
 800314c:	400f3333 	.word	0x400f3333
 8003150:	66666666 	.word	0x66666666
 8003154:	40106666 	.word	0x40106666

08003158 <statemachine>:
float time50kmh=0.0;
float time100kmh=0.0;

extern int flag_usb_mounted;

void statemachine(void){
 8003158:	b5b0      	push	{r4, r5, r7, lr}
 800315a:	ed2d 8b02 	vpush	{d8}
 800315e:	b086      	sub	sp, #24
 8003160:	af04      	add	r7, sp, #16
	switch(state){
 8003162:	4bb9      	ldr	r3, [pc, #740]	@ (8003448 <statemachine+0x2f0>)
 8003164:	781b      	ldrb	r3, [r3, #0]
 8003166:	2b04      	cmp	r3, #4
 8003168:	f201 83ed 	bhi.w	8004946 <statemachine+0x17ee>
 800316c:	a201      	add	r2, pc, #4	@ (adr r2, 8003174 <statemachine+0x1c>)
 800316e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003172:	bf00      	nop
 8003174:	08003189 	.word	0x08003189
 8003178:	080034d7 	.word	0x080034d7
 800317c:	08003a8b 	.word	0x08003a8b
 8003180:	080040fb 	.word	0x080040fb
 8003184:	0800436f 	.word	0x0800436f
	 case STATE_SPEED:

		ssd1306_Fill(Black);
 8003188:	2000      	movs	r0, #0
 800318a:	f7ff fbdf 	bl	800294c <ssd1306_Fill>

				 if(GNSSData.fgSpeed>=vitmax){
 800318e:	4baf      	ldr	r3, [pc, #700]	@ (800344c <statemachine+0x2f4>)
 8003190:	ed93 7a30 	vldr	s14, [r3, #192]	@ 0xc0
 8003194:	4bae      	ldr	r3, [pc, #696]	@ (8003450 <statemachine+0x2f8>)
 8003196:	edd3 7a00 	vldr	s15, [r3]
 800319a:	eeb4 7ae7 	vcmpe.f32	s14, s15
 800319e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031a2:	db04      	blt.n	80031ae <statemachine+0x56>
									 vitmax=GNSSData.fgSpeed;
 80031a4:	4ba9      	ldr	r3, [pc, #676]	@ (800344c <statemachine+0x2f4>)
 80031a6:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80031aa:	4aa9      	ldr	r2, [pc, #676]	@ (8003450 <statemachine+0x2f8>)
 80031ac:	6013      	str	r3, [r2, #0]
								 }
								 float pace=0;
 80031ae:	f04f 0300 	mov.w	r3, #0
 80031b2:	607b      	str	r3, [r7, #4]
								 float sec=0;
 80031b4:	f04f 0300 	mov.w	r3, #0
 80031b8:	603b      	str	r3, [r7, #0]
								 if (GNSSData.fgSpeed!=0){
 80031ba:	4ba4      	ldr	r3, [pc, #656]	@ (800344c <statemachine+0x2f4>)
 80031bc:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80031c0:	eef5 7a40 	vcmp.f32	s15, #0.0
 80031c4:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80031c8:	d032      	beq.n	8003230 <statemachine+0xd8>
									 pace=1000/(60*GNSSData.fgSpeed);
 80031ca:	4ba0      	ldr	r3, [pc, #640]	@ (800344c <statemachine+0x2f4>)
 80031cc:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 80031d0:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8003454 <statemachine+0x2fc>
 80031d4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80031d8:	eddf 6a9f 	vldr	s13, [pc, #636]	@ 8003458 <statemachine+0x300>
 80031dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80031e0:	edc7 7a01 	vstr	s15, [r7, #4]
									 sec=(pace-floor(pace))*60;
 80031e4:	6878      	ldr	r0, [r7, #4]
 80031e6:	f7fd f987 	bl	80004f8 <__aeabi_f2d>
 80031ea:	4604      	mov	r4, r0
 80031ec:	460d      	mov	r5, r1
 80031ee:	6878      	ldr	r0, [r7, #4]
 80031f0:	f7fd f982 	bl	80004f8 <__aeabi_f2d>
 80031f4:	4602      	mov	r2, r0
 80031f6:	460b      	mov	r3, r1
 80031f8:	ec43 2b10 	vmov	d0, r2, r3
 80031fc:	f019 fbb4 	bl	801c968 <floor>
 8003200:	ec53 2b10 	vmov	r2, r3, d0
 8003204:	4620      	mov	r0, r4
 8003206:	4629      	mov	r1, r5
 8003208:	f7fd f816 	bl	8000238 <__aeabi_dsub>
 800320c:	4602      	mov	r2, r0
 800320e:	460b      	mov	r3, r1
 8003210:	4610      	mov	r0, r2
 8003212:	4619      	mov	r1, r3
 8003214:	f04f 0200 	mov.w	r2, #0
 8003218:	4b90      	ldr	r3, [pc, #576]	@ (800345c <statemachine+0x304>)
 800321a:	f7fd f9c5 	bl	80005a8 <__aeabi_dmul>
 800321e:	4602      	mov	r2, r0
 8003220:	460b      	mov	r3, r1
 8003222:	4610      	mov	r0, r2
 8003224:	4619      	mov	r1, r3
 8003226:	f7fd fcb7 	bl	8000b98 <__aeabi_d2f>
 800322a:	4603      	mov	r3, r0
 800322c:	603b      	str	r3, [r7, #0]
 800322e:	e001      	b.n	8003234 <statemachine+0xdc>
								 }
								 else {
									 pace=99;
 8003230:	4b8b      	ldr	r3, [pc, #556]	@ (8003460 <statemachine+0x308>)
 8003232:	607b      	str	r3, [r7, #4]
								 }


				  switch(spdstate){
 8003234:	4b8b      	ldr	r3, [pc, #556]	@ (8003464 <statemachine+0x30c>)
 8003236:	781b      	ldrb	r3, [r3, #0]
 8003238:	2b02      	cmp	r3, #2
 800323a:	f000 8088 	beq.w	800334e <statemachine+0x1f6>
 800323e:	2b02      	cmp	r3, #2
 8003240:	f300 812b 	bgt.w	800349a <statemachine+0x342>
 8003244:	2b00      	cmp	r3, #0
 8003246:	d002      	beq.n	800324e <statemachine+0xf6>
 8003248:	2b01      	cmp	r3, #1
 800324a:	d041      	beq.n	80032d0 <statemachine+0x178>
 800324c:	e125      	b.n	800349a <statemachine+0x342>


				 case STATE_GROS:


						ssd1306_SetCursor(32, 32);
 800324e:	2120      	movs	r1, #32
 8003250:	2020      	movs	r0, #32
 8003252:	f7ff fcbd 	bl	8002bd0 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "%0.1f",(GNSSData.fgSpeed)*3.6);
 8003256:	4b7d      	ldr	r3, [pc, #500]	@ (800344c <statemachine+0x2f4>)
 8003258:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800325c:	4618      	mov	r0, r3
 800325e:	f7fd f94b 	bl	80004f8 <__aeabi_f2d>
 8003262:	a377      	add	r3, pc, #476	@ (adr r3, 8003440 <statemachine+0x2e8>)
 8003264:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003268:	f7fd f99e 	bl	80005a8 <__aeabi_dmul>
 800326c:	4602      	mov	r2, r0
 800326e:	460b      	mov	r3, r1
 8003270:	e9cd 2300 	strd	r2, r3, [sp]
 8003274:	4a7c      	ldr	r2, [pc, #496]	@ (8003468 <statemachine+0x310>)
 8003276:	210f      	movs	r1, #15
 8003278:	487c      	ldr	r0, [pc, #496]	@ (800346c <statemachine+0x314>)
 800327a:	f015 fd63 	bl	8018d44 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 800327e:	4a7c      	ldr	r2, [pc, #496]	@ (8003470 <statemachine+0x318>)
 8003280:	2301      	movs	r3, #1
 8003282:	ca06      	ldmia	r2, {r1, r2}
 8003284:	4879      	ldr	r0, [pc, #484]	@ (800346c <statemachine+0x314>)
 8003286:	f7ff fc7d 	bl	8002b84 <ssd1306_WriteString>
						ssd1306_SetCursor(32, 56);
 800328a:	2138      	movs	r1, #56	@ 0x38
 800328c:	2020      	movs	r0, #32
 800328e:	f7ff fc9f 	bl	8002bd0 <ssd1306_SetCursor>
						ssd1306_WriteString("Vit(kmh)", Font_6x8, White);
 8003292:	4a78      	ldr	r2, [pc, #480]	@ (8003474 <statemachine+0x31c>)
 8003294:	2301      	movs	r3, #1
 8003296:	ca06      	ldmia	r2, {r1, r2}
 8003298:	4877      	ldr	r0, [pc, #476]	@ (8003478 <statemachine+0x320>)
 800329a:	f7ff fc73 	bl	8002b84 <ssd1306_WriteString>
						batterygauge(vbat,79, 57,1);
 800329e:	4b77      	ldr	r3, [pc, #476]	@ (800347c <statemachine+0x324>)
 80032a0:	edd3 7a00 	vldr	s15, [r3]
 80032a4:	2201      	movs	r2, #1
 80032a6:	2139      	movs	r1, #57	@ 0x39
 80032a8:	204f      	movs	r0, #79	@ 0x4f
 80032aa:	eeb0 0a67 	vmov.f32	s0, s15
 80032ae:	f7ff fdd7 	bl	8002e60 <batterygauge>

					 if(BTN_B>=1){
 80032b2:	4b73      	ldr	r3, [pc, #460]	@ (8003480 <statemachine+0x328>)
 80032b4:	681b      	ldr	r3, [r3, #0]
 80032b6:	2b00      	cmp	r3, #0
 80032b8:	f340 80bb 	ble.w	8003432 <statemachine+0x2da>
							spdstate++;
 80032bc:	4b69      	ldr	r3, [pc, #420]	@ (8003464 <statemachine+0x30c>)
 80032be:	781b      	ldrb	r3, [r3, #0]
 80032c0:	3301      	adds	r3, #1
 80032c2:	b2da      	uxtb	r2, r3
 80032c4:	4b67      	ldr	r3, [pc, #412]	@ (8003464 <statemachine+0x30c>)
 80032c6:	701a      	strb	r2, [r3, #0]
							BTN_B=0;
 80032c8:	4b6d      	ldr	r3, [pc, #436]	@ (8003480 <statemachine+0x328>)
 80032ca:	2200      	movs	r2, #0
 80032cc:	601a      	str	r2, [r3, #0]
					 					 				  	}




				  break;
 80032ce:	e0b0      	b.n	8003432 <statemachine+0x2da>
				 case STATE_GROS1:

					 ssd1306_SetCursor(32, 32);
 80032d0:	2120      	movs	r1, #32
 80032d2:	2020      	movs	r0, #32
 80032d4:	f7ff fc7c 	bl	8002bd0 <ssd1306_SetCursor>
					 snprintf((char *)bufferscreen,15, "%0.1f",vitmax*3.6);
 80032d8:	4b5d      	ldr	r3, [pc, #372]	@ (8003450 <statemachine+0x2f8>)
 80032da:	681b      	ldr	r3, [r3, #0]
 80032dc:	4618      	mov	r0, r3
 80032de:	f7fd f90b 	bl	80004f8 <__aeabi_f2d>
 80032e2:	a357      	add	r3, pc, #348	@ (adr r3, 8003440 <statemachine+0x2e8>)
 80032e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80032e8:	f7fd f95e 	bl	80005a8 <__aeabi_dmul>
 80032ec:	4602      	mov	r2, r0
 80032ee:	460b      	mov	r3, r1
 80032f0:	e9cd 2300 	strd	r2, r3, [sp]
 80032f4:	4a5c      	ldr	r2, [pc, #368]	@ (8003468 <statemachine+0x310>)
 80032f6:	210f      	movs	r1, #15
 80032f8:	485c      	ldr	r0, [pc, #368]	@ (800346c <statemachine+0x314>)
 80032fa:	f015 fd23 	bl	8018d44 <sniprintf>
					 ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 80032fe:	4a5c      	ldr	r2, [pc, #368]	@ (8003470 <statemachine+0x318>)
 8003300:	2301      	movs	r3, #1
 8003302:	ca06      	ldmia	r2, {r1, r2}
 8003304:	4859      	ldr	r0, [pc, #356]	@ (800346c <statemachine+0x314>)
 8003306:	f7ff fc3d 	bl	8002b84 <ssd1306_WriteString>
					 ssd1306_SetCursor(32, 56);
 800330a:	2138      	movs	r1, #56	@ 0x38
 800330c:	2020      	movs	r0, #32
 800330e:	f7ff fc5f 	bl	8002bd0 <ssd1306_SetCursor>
					 ssd1306_WriteString("maxV", Font_6x8, White);
 8003312:	4a58      	ldr	r2, [pc, #352]	@ (8003474 <statemachine+0x31c>)
 8003314:	2301      	movs	r3, #1
 8003316:	ca06      	ldmia	r2, {r1, r2}
 8003318:	485a      	ldr	r0, [pc, #360]	@ (8003484 <statemachine+0x32c>)
 800331a:	f7ff fc33 	bl	8002b84 <ssd1306_WriteString>
					 batterygauge(vbat,79, 57,1);
 800331e:	4b57      	ldr	r3, [pc, #348]	@ (800347c <statemachine+0x324>)
 8003320:	edd3 7a00 	vldr	s15, [r3]
 8003324:	2201      	movs	r2, #1
 8003326:	2139      	movs	r1, #57	@ 0x39
 8003328:	204f      	movs	r0, #79	@ 0x4f
 800332a:	eeb0 0a67 	vmov.f32	s0, s15
 800332e:	f7ff fd97 	bl	8002e60 <batterygauge>





					 if(BTN_B>=1){
 8003332:	4b53      	ldr	r3, [pc, #332]	@ (8003480 <statemachine+0x328>)
 8003334:	681b      	ldr	r3, [r3, #0]
 8003336:	2b00      	cmp	r3, #0
 8003338:	dd7d      	ble.n	8003436 <statemachine+0x2de>
					 							spdstate++;
 800333a:	4b4a      	ldr	r3, [pc, #296]	@ (8003464 <statemachine+0x30c>)
 800333c:	781b      	ldrb	r3, [r3, #0]
 800333e:	3301      	adds	r3, #1
 8003340:	b2da      	uxtb	r2, r3
 8003342:	4b48      	ldr	r3, [pc, #288]	@ (8003464 <statemachine+0x30c>)
 8003344:	701a      	strb	r2, [r3, #0]
					 							BTN_B=0;
 8003346:	4b4e      	ldr	r3, [pc, #312]	@ (8003480 <statemachine+0x328>)
 8003348:	2200      	movs	r2, #0
 800334a:	601a      	str	r2, [r3, #0]

					 					 					 				  	}



					 break;
 800334c:	e073      	b.n	8003436 <statemachine+0x2de>
				  case STATE_SUMMARY:
				  						ssd1306_SetCursor(32, 32);
 800334e:	2120      	movs	r1, #32
 8003350:	2020      	movs	r0, #32
 8003352:	f7ff fc3d 	bl	8002bd0 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "%0.0fmin%0.0fs",floor(pace),floor(sec));
 8003356:	6878      	ldr	r0, [r7, #4]
 8003358:	f7fd f8ce 	bl	80004f8 <__aeabi_f2d>
 800335c:	4602      	mov	r2, r0
 800335e:	460b      	mov	r3, r1
 8003360:	ec43 2b10 	vmov	d0, r2, r3
 8003364:	f019 fb00 	bl	801c968 <floor>
 8003368:	eeb0 8a40 	vmov.f32	s16, s0
 800336c:	eef0 8a60 	vmov.f32	s17, s1
 8003370:	6838      	ldr	r0, [r7, #0]
 8003372:	f7fd f8c1 	bl	80004f8 <__aeabi_f2d>
 8003376:	4602      	mov	r2, r0
 8003378:	460b      	mov	r3, r1
 800337a:	ec43 2b10 	vmov	d0, r2, r3
 800337e:	f019 faf3 	bl	801c968 <floor>
 8003382:	eeb0 7a40 	vmov.f32	s14, s0
 8003386:	eef0 7a60 	vmov.f32	s15, s1
 800338a:	ed8d 7b02 	vstr	d7, [sp, #8]
 800338e:	ed8d 8b00 	vstr	d8, [sp]
 8003392:	4a3d      	ldr	r2, [pc, #244]	@ (8003488 <statemachine+0x330>)
 8003394:	210f      	movs	r1, #15
 8003396:	4835      	ldr	r0, [pc, #212]	@ (800346c <statemachine+0x314>)
 8003398:	f015 fcd4 	bl	8018d44 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 800339c:	4a3b      	ldr	r2, [pc, #236]	@ (800348c <statemachine+0x334>)
 800339e:	2301      	movs	r3, #1
 80033a0:	ca06      	ldmia	r2, {r1, r2}
 80033a2:	4832      	ldr	r0, [pc, #200]	@ (800346c <statemachine+0x314>)
 80033a4:	f7ff fbee 	bl	8002b84 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 42);
 80033a8:	212a      	movs	r1, #42	@ 0x2a
 80033aa:	2020      	movs	r0, #32
 80033ac:	f7ff fc10 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString("pace", Font_6x8, White);
 80033b0:	4a30      	ldr	r2, [pc, #192]	@ (8003474 <statemachine+0x31c>)
 80033b2:	2301      	movs	r3, #1
 80033b4:	ca06      	ldmia	r2, {r1, r2}
 80033b6:	4836      	ldr	r0, [pc, #216]	@ (8003490 <statemachine+0x338>)
 80033b8:	f7ff fbe4 	bl	8002b84 <ssd1306_WriteString>
				  						ssd1306_SetCursor(32, 56);
 80033bc:	2138      	movs	r1, #56	@ 0x38
 80033be:	2020      	movs	r0, #32
 80033c0:	f7ff fc06 	bl	8002bd0 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "V=%0.1fkmh",vitmax*3.6);
 80033c4:	4b22      	ldr	r3, [pc, #136]	@ (8003450 <statemachine+0x2f8>)
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	4618      	mov	r0, r3
 80033ca:	f7fd f895 	bl	80004f8 <__aeabi_f2d>
 80033ce:	a31c      	add	r3, pc, #112	@ (adr r3, 8003440 <statemachine+0x2e8>)
 80033d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80033d4:	f7fd f8e8 	bl	80005a8 <__aeabi_dmul>
 80033d8:	4602      	mov	r2, r0
 80033da:	460b      	mov	r3, r1
 80033dc:	e9cd 2300 	strd	r2, r3, [sp]
 80033e0:	4a2c      	ldr	r2, [pc, #176]	@ (8003494 <statemachine+0x33c>)
 80033e2:	210f      	movs	r1, #15
 80033e4:	4821      	ldr	r0, [pc, #132]	@ (800346c <statemachine+0x314>)
 80033e6:	f015 fcad 	bl	8018d44 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 80033ea:	4a22      	ldr	r2, [pc, #136]	@ (8003474 <statemachine+0x31c>)
 80033ec:	2301      	movs	r3, #1
 80033ee:	ca06      	ldmia	r2, {r1, r2}
 80033f0:	481e      	ldr	r0, [pc, #120]	@ (800346c <statemachine+0x314>)
 80033f2:	f7ff fbc7 	bl	8002b84 <ssd1306_WriteString>
				  						batterygauge(vbat,79, 43,1);
 80033f6:	4b21      	ldr	r3, [pc, #132]	@ (800347c <statemachine+0x324>)
 80033f8:	edd3 7a00 	vldr	s15, [r3]
 80033fc:	2201      	movs	r2, #1
 80033fe:	212b      	movs	r1, #43	@ 0x2b
 8003400:	204f      	movs	r0, #79	@ 0x4f
 8003402:	eeb0 0a67 	vmov.f32	s0, s15
 8003406:	f7ff fd2b 	bl	8002e60 <batterygauge>



				  					 if(BTN_B>=1){
 800340a:	4b1d      	ldr	r3, [pc, #116]	@ (8003480 <statemachine+0x328>)
 800340c:	681b      	ldr	r3, [r3, #0]
 800340e:	2b00      	cmp	r3, #0
 8003410:	dd42      	ble.n	8003498 <statemachine+0x340>
				  								spdstate--;
 8003412:	4b14      	ldr	r3, [pc, #80]	@ (8003464 <statemachine+0x30c>)
 8003414:	781b      	ldrb	r3, [r3, #0]
 8003416:	3b01      	subs	r3, #1
 8003418:	b2da      	uxtb	r2, r3
 800341a:	4b12      	ldr	r3, [pc, #72]	@ (8003464 <statemachine+0x30c>)
 800341c:	701a      	strb	r2, [r3, #0]
				  								spdstate--;
 800341e:	4b11      	ldr	r3, [pc, #68]	@ (8003464 <statemachine+0x30c>)
 8003420:	781b      	ldrb	r3, [r3, #0]
 8003422:	3b01      	subs	r3, #1
 8003424:	b2da      	uxtb	r2, r3
 8003426:	4b0f      	ldr	r3, [pc, #60]	@ (8003464 <statemachine+0x30c>)
 8003428:	701a      	strb	r2, [r3, #0]
				  								BTN_B=0;
 800342a:	4b15      	ldr	r3, [pc, #84]	@ (8003480 <statemachine+0x328>)
 800342c:	2200      	movs	r2, #0
 800342e:	601a      	str	r2, [r3, #0]
				  					 					 				  	}




				  					 break;
 8003430:	e032      	b.n	8003498 <statemachine+0x340>
				  break;
 8003432:	bf00      	nop
 8003434:	e031      	b.n	800349a <statemachine+0x342>
					 break;
 8003436:	bf00      	nop
 8003438:	e02f      	b.n	800349a <statemachine+0x342>
 800343a:	bf00      	nop
 800343c:	f3af 8000 	nop.w
 8003440:	cccccccd 	.word	0xcccccccd
 8003444:	400ccccc 	.word	0x400ccccc
 8003448:	200004bc 	.word	0x200004bc
 800344c:	200005f0 	.word	0x200005f0
 8003450:	200005a4 	.word	0x200005a4
 8003454:	42700000 	.word	0x42700000
 8003458:	447a0000 	.word	0x447a0000
 800345c:	404e0000 	.word	0x404e0000
 8003460:	42c60000 	.word	0x42c60000
 8003464:	200004bd 	.word	0x200004bd
 8003468:	0801e38c 	.word	0x0801e38c
 800346c:	20000570 	.word	0x20000570
 8003470:	2000002c 	.word	0x2000002c
 8003474:	2000001c 	.word	0x2000001c
 8003478:	0801e394 	.word	0x0801e394
 800347c:	2000056c 	.word	0x2000056c
 8003480:	20000538 	.word	0x20000538
 8003484:	0801e3a0 	.word	0x0801e3a0
 8003488:	0801e3a8 	.word	0x0801e3a8
 800348c:	20000024 	.word	0x20000024
 8003490:	0801e3b8 	.word	0x0801e3b8
 8003494:	0801e3c0 	.word	0x0801e3c0
				  					 break;
 8003498:	bf00      	nop
				  }
				  					if(BTN_A>=1){
 800349a:	4b8f      	ldr	r3, [pc, #572]	@ (80036d8 <statemachine+0x580>)
 800349c:	681b      	ldr	r3, [r3, #0]
 800349e:	2b00      	cmp	r3, #0
 80034a0:	dd0b      	ble.n	80034ba <statemachine+0x362>
				  									 					state++;
 80034a2:	4b8e      	ldr	r3, [pc, #568]	@ (80036dc <statemachine+0x584>)
 80034a4:	781b      	ldrb	r3, [r3, #0]
 80034a6:	3301      	adds	r3, #1
 80034a8:	b2da      	uxtb	r2, r3
 80034aa:	4b8c      	ldr	r3, [pc, #560]	@ (80036dc <statemachine+0x584>)
 80034ac:	701a      	strb	r2, [r3, #0]
				  									 					BTN_A=0;
 80034ae:	4b8a      	ldr	r3, [pc, #552]	@ (80036d8 <statemachine+0x580>)
 80034b0:	2200      	movs	r2, #0
 80034b2:	601a      	str	r2, [r3, #0]
				  									 					BTN_B=0;
 80034b4:	4b8a      	ldr	r3, [pc, #552]	@ (80036e0 <statemachine+0x588>)
 80034b6:	2200      	movs	r2, #0
 80034b8:	601a      	str	r2, [r3, #0]
				  									  	}
				  									 	 if(BTN_B_LONG>=1){
 80034ba:	4b8a      	ldr	r3, [pc, #552]	@ (80036e4 <statemachine+0x58c>)
 80034bc:	681b      	ldr	r3, [r3, #0]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	f341 8237 	ble.w	8004932 <statemachine+0x17da>
				  									 					  							  vitmax=0;
 80034c4:	4b88      	ldr	r3, [pc, #544]	@ (80036e8 <statemachine+0x590>)
 80034c6:	f04f 0200 	mov.w	r2, #0
 80034ca:	601a      	str	r2, [r3, #0]
				  									 					  							BTN_B_LONG=0;
 80034cc:	4b85      	ldr	r3, [pc, #532]	@ (80036e4 <statemachine+0x58c>)
 80034ce:	2200      	movs	r2, #0
 80034d0:	601a      	str	r2, [r3, #0]
				  									 					  						}
				  									 	 break;
 80034d2:	f001 ba2e 	b.w	8004932 <statemachine+0x17da>


				  case STATE_BALISE:
					  ssd1306_Fill(Black);
 80034d6:	2000      	movs	r0, #0
 80034d8:	f7ff fa38 	bl	800294c <ssd1306_Fill>
					  ssd1306_SetCursor(32, 32);
 80034dc:	2120      	movs	r1, #32
 80034de:	2020      	movs	r0, #32
 80034e0:	f7ff fb76 	bl	8002bd0 <ssd1306_SetCursor>
					  snprintf((char *)bufferscreen,15, "usb: %d",flag_usb_mounted);
 80034e4:	4b81      	ldr	r3, [pc, #516]	@ (80036ec <statemachine+0x594>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a81      	ldr	r2, [pc, #516]	@ (80036f0 <statemachine+0x598>)
 80034ea:	210f      	movs	r1, #15
 80034ec:	4881      	ldr	r0, [pc, #516]	@ (80036f4 <statemachine+0x59c>)
 80034ee:	f015 fc29 	bl	8018d44 <sniprintf>
					  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80034f2:	4a81      	ldr	r2, [pc, #516]	@ (80036f8 <statemachine+0x5a0>)
 80034f4:	2301      	movs	r3, #1
 80034f6:	ca06      	ldmia	r2, {r1, r2}
 80034f8:	487e      	ldr	r0, [pc, #504]	@ (80036f4 <statemachine+0x59c>)
 80034fa:	f7ff fb43 	bl	8002b84 <ssd1306_WriteString>

					  if(settimeen==0){
 80034fe:	4b7f      	ldr	r3, [pc, #508]	@ (80036fc <statemachine+0x5a4>)
 8003500:	681b      	ldr	r3, [r3, #0]
 8003502:	2b00      	cmp	r3, #0
 8003504:	d116      	bne.n	8003534 <statemachine+0x3dc>

						  if(GNSSData.fixType>=1){
 8003506:	4b7e      	ldr	r3, [pc, #504]	@ (8003700 <statemachine+0x5a8>)
 8003508:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 800350c:	2b00      	cmp	r3, #0
 800350e:	d011      	beq.n	8003534 <statemachine+0x3dc>
							settimeen=1;
 8003510:	4b7a      	ldr	r3, [pc, #488]	@ (80036fc <statemachine+0x5a4>)
 8003512:	2201      	movs	r2, #1
 8003514:	601a      	str	r2, [r3, #0]
							HR=GNSSData.hour;
 8003516:	4b7a      	ldr	r3, [pc, #488]	@ (8003700 <statemachine+0x5a8>)
 8003518:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 800351c:	4b79      	ldr	r3, [pc, #484]	@ (8003704 <statemachine+0x5ac>)
 800351e:	701a      	strb	r2, [r3, #0]
							MINUTE=GNSSData.min;
 8003520:	4b77      	ldr	r3, [pc, #476]	@ (8003700 <statemachine+0x5a8>)
 8003522:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8003526:	4b78      	ldr	r3, [pc, #480]	@ (8003708 <statemachine+0x5b0>)
 8003528:	701a      	strb	r2, [r3, #0]
							SEC=GNSSData.sec;
 800352a:	4b75      	ldr	r3, [pc, #468]	@ (8003700 <statemachine+0x5a8>)
 800352c:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8003530:	4b76      	ldr	r3, [pc, #472]	@ (800370c <statemachine+0x5b4>)
 8003532:	701a      	strb	r2, [r3, #0]





					  switch(balisestate){
 8003534:	4b76      	ldr	r3, [pc, #472]	@ (8003710 <statemachine+0x5b8>)
 8003536:	781b      	ldrb	r3, [r3, #0]
 8003538:	2b02      	cmp	r3, #2
 800353a:	f000 8263 	beq.w	8003a04 <statemachine+0x8ac>
 800353e:	2b02      	cmp	r3, #2
 8003540:	f301 81f9 	bgt.w	8004936 <statemachine+0x17de>
 8003544:	2b00      	cmp	r3, #0
 8003546:	d003      	beq.n	8003550 <statemachine+0x3f8>
 8003548:	2b01      	cmp	r3, #1
 800354a:	d053      	beq.n	80035f4 <statemachine+0x49c>
						  				 									 									  	}

					  }


					  break;
 800354c:	f001 b9f3 	b.w	8004936 <statemachine+0x17de>
						  ssd1306_SetCursor(32,32);
 8003550:	2120      	movs	r1, #32
 8003552:	2020      	movs	r0, #32
 8003554:	f7ff fb3c 	bl	8002bd0 <ssd1306_SetCursor>
						  if(BTN_B_LONG>=1){
 8003558:	4b62      	ldr	r3, [pc, #392]	@ (80036e4 <statemachine+0x58c>)
 800355a:	681b      	ldr	r3, [r3, #0]
 800355c:	2b00      	cmp	r3, #0
 800355e:	dd21      	ble.n	80035a4 <statemachine+0x44c>
							balisestate++;
 8003560:	4b6b      	ldr	r3, [pc, #428]	@ (8003710 <statemachine+0x5b8>)
 8003562:	781b      	ldrb	r3, [r3, #0]
 8003564:	3301      	adds	r3, #1
 8003566:	b2da      	uxtb	r2, r3
 8003568:	4b69      	ldr	r3, [pc, #420]	@ (8003710 <statemachine+0x5b8>)
 800356a:	701a      	strb	r2, [r3, #0]
							BTN_B_LONG=0;
 800356c:	4b5d      	ldr	r3, [pc, #372]	@ (80036e4 <statemachine+0x58c>)
 800356e:	2200      	movs	r2, #0
 8003570:	601a      	str	r2, [r3, #0]
							BTN_A=0;
 8003572:	4b59      	ldr	r3, [pc, #356]	@ (80036d8 <statemachine+0x580>)
 8003574:	2200      	movs	r2, #0
 8003576:	601a      	str	r2, [r3, #0]
							oldlat=GNSSData.fLat;
 8003578:	4b61      	ldr	r3, [pc, #388]	@ (8003700 <statemachine+0x5a8>)
 800357a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800357e:	4618      	mov	r0, r3
 8003580:	f7fc ffba 	bl	80004f8 <__aeabi_f2d>
 8003584:	4602      	mov	r2, r0
 8003586:	460b      	mov	r3, r1
 8003588:	4962      	ldr	r1, [pc, #392]	@ (8003714 <statemachine+0x5bc>)
 800358a:	e9c1 2300 	strd	r2, r3, [r1]
							oldlong=GNSSData.fLon;
 800358e:	4b5c      	ldr	r3, [pc, #368]	@ (8003700 <statemachine+0x5a8>)
 8003590:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003594:	4618      	mov	r0, r3
 8003596:	f7fc ffaf 	bl	80004f8 <__aeabi_f2d>
 800359a:	4602      	mov	r2, r0
 800359c:	460b      	mov	r3, r1
 800359e:	495e      	ldr	r1, [pc, #376]	@ (8003718 <statemachine+0x5c0>)
 80035a0:	e9c1 2300 	strd	r2, r3, [r1]
						  if(BTN_A>=1){
 80035a4:	4b4c      	ldr	r3, [pc, #304]	@ (80036d8 <statemachine+0x580>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	2b00      	cmp	r3, #0
 80035aa:	dd0e      	ble.n	80035ca <statemachine+0x472>
						  				  			 	state++;
 80035ac:	4b4b      	ldr	r3, [pc, #300]	@ (80036dc <statemachine+0x584>)
 80035ae:	781b      	ldrb	r3, [r3, #0]
 80035b0:	3301      	adds	r3, #1
 80035b2:	b2da      	uxtb	r2, r3
 80035b4:	4b49      	ldr	r3, [pc, #292]	@ (80036dc <statemachine+0x584>)
 80035b6:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 80035b8:	4b47      	ldr	r3, [pc, #284]	@ (80036d8 <statemachine+0x580>)
 80035ba:	2200      	movs	r2, #0
 80035bc:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 80035be:	4b48      	ldr	r3, [pc, #288]	@ (80036e0 <statemachine+0x588>)
 80035c0:	2200      	movs	r2, #0
 80035c2:	601a      	str	r2, [r3, #0]
						  				  			 	settimeen=0;
 80035c4:	4b4d      	ldr	r3, [pc, #308]	@ (80036fc <statemachine+0x5a4>)
 80035c6:	2200      	movs	r2, #0
 80035c8:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 80035ca:	4b54      	ldr	r3, [pc, #336]	@ (800371c <statemachine+0x5c4>)
 80035cc:	681b      	ldr	r3, [r3, #0]
 80035ce:	2b00      	cmp	r3, #0
 80035d0:	f340 8255 	ble.w	8003a7e <statemachine+0x926>
									  state--;
 80035d4:	4b41      	ldr	r3, [pc, #260]	@ (80036dc <statemachine+0x584>)
 80035d6:	781b      	ldrb	r3, [r3, #0]
 80035d8:	3b01      	subs	r3, #1
 80035da:	b2da      	uxtb	r2, r3
 80035dc:	4b3f      	ldr	r3, [pc, #252]	@ (80036dc <statemachine+0x584>)
 80035de:	701a      	strb	r2, [r3, #0]
									BTN_A_LONG=0;
 80035e0:	4b4e      	ldr	r3, [pc, #312]	@ (800371c <statemachine+0x5c4>)
 80035e2:	2200      	movs	r2, #0
 80035e4:	601a      	str	r2, [r3, #0]
									BTN_B=0;
 80035e6:	4b3e      	ldr	r3, [pc, #248]	@ (80036e0 <statemachine+0x588>)
 80035e8:	2200      	movs	r2, #0
 80035ea:	601a      	str	r2, [r3, #0]
									settimeen=0;
 80035ec:	4b43      	ldr	r3, [pc, #268]	@ (80036fc <statemachine+0x5a4>)
 80035ee:	2200      	movs	r2, #0
 80035f0:	601a      	str	r2, [r3, #0]
						  break;
 80035f2:	e244      	b.n	8003a7e <statemachine+0x926>
						  ssd1306_SetCursor(32,32);
 80035f4:	2120      	movs	r1, #32
 80035f6:	2020      	movs	r0, #32
 80035f8:	f7ff faea 	bl	8002bd0 <ssd1306_SetCursor>
						  switch(ecranstate){
 80035fc:	4b48      	ldr	r3, [pc, #288]	@ (8003720 <statemachine+0x5c8>)
 80035fe:	781b      	ldrb	r3, [r3, #0]
 8003600:	2b05      	cmp	r3, #5
 8003602:	f200 8185 	bhi.w	8003910 <statemachine+0x7b8>
 8003606:	a201      	add	r2, pc, #4	@ (adr r2, 800360c <statemachine+0x4b4>)
 8003608:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800360c:	08003625 	.word	0x08003625
 8003610:	08003673 	.word	0x08003673
 8003614:	08003741 	.word	0x08003741
 8003618:	080037ad 	.word	0x080037ad
 800361c:	08003805 	.word	0x08003805
 8003620:	08003863 	.word	0x08003863
							  snprintf((char *)bufferscreen,50,"no data");
 8003624:	4a3f      	ldr	r2, [pc, #252]	@ (8003724 <statemachine+0x5cc>)
 8003626:	2132      	movs	r1, #50	@ 0x32
 8003628:	4832      	ldr	r0, [pc, #200]	@ (80036f4 <statemachine+0x59c>)
 800362a:	f015 fb8b 	bl	8018d44 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 800362e:	4a32      	ldr	r2, [pc, #200]	@ (80036f8 <statemachine+0x5a0>)
 8003630:	2301      	movs	r3, #1
 8003632:	ca06      	ldmia	r2, {r1, r2}
 8003634:	482f      	ldr	r0, [pc, #188]	@ (80036f4 <statemachine+0x59c>)
 8003636:	f7ff faa5 	bl	8002b84 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 800363a:	212a      	movs	r1, #42	@ 0x2a
 800363c:	2020      	movs	r0, #32
 800363e:	f7ff fac7 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("PageNb",Font_6x8,White);
 8003642:	4a39      	ldr	r2, [pc, #228]	@ (8003728 <statemachine+0x5d0>)
 8003644:	2301      	movs	r3, #1
 8003646:	ca06      	ldmia	r2, {r1, r2}
 8003648:	4838      	ldr	r0, [pc, #224]	@ (800372c <statemachine+0x5d4>)
 800364a:	f7ff fa9b 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 800364e:	4b24      	ldr	r3, [pc, #144]	@ (80036e0 <statemachine+0x588>)
 8003650:	681b      	ldr	r3, [r3, #0]
 8003652:	2b00      	cmp	r3, #0
 8003654:	f340 8151 	ble.w	80038fa <statemachine+0x7a2>
														  ecranstate++;
 8003658:	4b31      	ldr	r3, [pc, #196]	@ (8003720 <statemachine+0x5c8>)
 800365a:	781b      	ldrb	r3, [r3, #0]
 800365c:	3301      	adds	r3, #1
 800365e:	b2da      	uxtb	r2, r3
 8003660:	4b2f      	ldr	r3, [pc, #188]	@ (8003720 <statemachine+0x5c8>)
 8003662:	701a      	strb	r2, [r3, #0]
													  	BTN_B=0;
 8003664:	4b1e      	ldr	r3, [pc, #120]	@ (80036e0 <statemachine+0x588>)
 8003666:	2200      	movs	r2, #0
 8003668:	601a      	str	r2, [r3, #0]
													  	BTN_A=0;
 800366a:	4b1b      	ldr	r3, [pc, #108]	@ (80036d8 <statemachine+0x580>)
 800366c:	2200      	movs	r2, #0
 800366e:	601a      	str	r2, [r3, #0]
							  break;
 8003670:	e143      	b.n	80038fa <statemachine+0x7a2>
							  snprintf((char  *)bufferscreen,50,"%0.3lf",distanceparcouru/1000);
 8003672:	4b2f      	ldr	r3, [pc, #188]	@ (8003730 <statemachine+0x5d8>)
 8003674:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003678:	f04f 0200 	mov.w	r2, #0
 800367c:	4b2d      	ldr	r3, [pc, #180]	@ (8003734 <statemachine+0x5dc>)
 800367e:	f7fd f8bd 	bl	80007fc <__aeabi_ddiv>
 8003682:	4602      	mov	r2, r0
 8003684:	460b      	mov	r3, r1
 8003686:	e9cd 2300 	strd	r2, r3, [sp]
 800368a:	4a2b      	ldr	r2, [pc, #172]	@ (8003738 <statemachine+0x5e0>)
 800368c:	2132      	movs	r1, #50	@ 0x32
 800368e:	4819      	ldr	r0, [pc, #100]	@ (80036f4 <statemachine+0x59c>)
 8003690:	f015 fb58 	bl	8018d44 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003694:	4a18      	ldr	r2, [pc, #96]	@ (80036f8 <statemachine+0x5a0>)
 8003696:	2301      	movs	r3, #1
 8003698:	ca06      	ldmia	r2, {r1, r2}
 800369a:	4816      	ldr	r0, [pc, #88]	@ (80036f4 <statemachine+0x59c>)
 800369c:	f7ff fa72 	bl	8002b84 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 80036a0:	212a      	movs	r1, #42	@ 0x2a
 80036a2:	2020      	movs	r0, #32
 80036a4:	f7ff fa94 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("Dist(km)",Font_6x8,White);
 80036a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003728 <statemachine+0x5d0>)
 80036aa:	2301      	movs	r3, #1
 80036ac:	ca06      	ldmia	r2, {r1, r2}
 80036ae:	4823      	ldr	r0, [pc, #140]	@ (800373c <statemachine+0x5e4>)
 80036b0:	f7ff fa68 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80036b4:	4b0a      	ldr	r3, [pc, #40]	@ (80036e0 <statemachine+0x588>)
 80036b6:	681b      	ldr	r3, [r3, #0]
 80036b8:	2b00      	cmp	r3, #0
 80036ba:	f340 8120 	ble.w	80038fe <statemachine+0x7a6>
							  														  ecranstate++;
 80036be:	4b18      	ldr	r3, [pc, #96]	@ (8003720 <statemachine+0x5c8>)
 80036c0:	781b      	ldrb	r3, [r3, #0]
 80036c2:	3301      	adds	r3, #1
 80036c4:	b2da      	uxtb	r2, r3
 80036c6:	4b16      	ldr	r3, [pc, #88]	@ (8003720 <statemachine+0x5c8>)
 80036c8:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80036ca:	4b05      	ldr	r3, [pc, #20]	@ (80036e0 <statemachine+0x588>)
 80036cc:	2200      	movs	r2, #0
 80036ce:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80036d0:	4b01      	ldr	r3, [pc, #4]	@ (80036d8 <statemachine+0x580>)
 80036d2:	2200      	movs	r2, #0
 80036d4:	601a      	str	r2, [r3, #0]
							  break;
 80036d6:	e112      	b.n	80038fe <statemachine+0x7a6>
 80036d8:	20000534 	.word	0x20000534
 80036dc:	200004bc 	.word	0x200004bc
 80036e0:	20000538 	.word	0x20000538
 80036e4:	200005e0 	.word	0x200005e0
 80036e8:	200005a4 	.word	0x200005a4
 80036ec:	200006c0 	.word	0x200006c0
 80036f0:	0801e3cc 	.word	0x0801e3cc
 80036f4:	20000570 	.word	0x20000570
 80036f8:	20000024 	.word	0x20000024
 80036fc:	200005dc 	.word	0x200005dc
 8003700:	200005f0 	.word	0x200005f0
 8003704:	200005d9 	.word	0x200005d9
 8003708:	200005da 	.word	0x200005da
 800370c:	200005d8 	.word	0x200005d8
 8003710:	200004c0 	.word	0x200004c0
 8003714:	200005c8 	.word	0x200005c8
 8003718:	200005d0 	.word	0x200005d0
 800371c:	200005e4 	.word	0x200005e4
 8003720:	200005e8 	.word	0x200005e8
 8003724:	0801e3d4 	.word	0x0801e3d4
 8003728:	2000001c 	.word	0x2000001c
 800372c:	0801e3dc 	.word	0x0801e3dc
 8003730:	200005c0 	.word	0x200005c0
 8003734:	408f4000 	.word	0x408f4000
 8003738:	0801e3e4 	.word	0x0801e3e4
 800373c:	0801e3ec 	.word	0x0801e3ec
							  snprintf((char  *)bufferscreen,50,"%0.1f",GNSSData.fgSpeed*3.6);
 8003740:	4b9b      	ldr	r3, [pc, #620]	@ (80039b0 <statemachine+0x858>)
 8003742:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8003746:	4618      	mov	r0, r3
 8003748:	f7fc fed6 	bl	80004f8 <__aeabi_f2d>
 800374c:	a396      	add	r3, pc, #600	@ (adr r3, 80039a8 <statemachine+0x850>)
 800374e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003752:	f7fc ff29 	bl	80005a8 <__aeabi_dmul>
 8003756:	4602      	mov	r2, r0
 8003758:	460b      	mov	r3, r1
 800375a:	e9cd 2300 	strd	r2, r3, [sp]
 800375e:	4a95      	ldr	r2, [pc, #596]	@ (80039b4 <statemachine+0x85c>)
 8003760:	2132      	movs	r1, #50	@ 0x32
 8003762:	4895      	ldr	r0, [pc, #596]	@ (80039b8 <statemachine+0x860>)
 8003764:	f015 faee 	bl	8018d44 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003768:	4a94      	ldr	r2, [pc, #592]	@ (80039bc <statemachine+0x864>)
 800376a:	2301      	movs	r3, #1
 800376c:	ca06      	ldmia	r2, {r1, r2}
 800376e:	4892      	ldr	r0, [pc, #584]	@ (80039b8 <statemachine+0x860>)
 8003770:	f7ff fa08 	bl	8002b84 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 8003774:	212a      	movs	r1, #42	@ 0x2a
 8003776:	2020      	movs	r0, #32
 8003778:	f7ff fa2a 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vit(kmh)",Font_6x8,White);
 800377c:	4a90      	ldr	r2, [pc, #576]	@ (80039c0 <statemachine+0x868>)
 800377e:	2301      	movs	r3, #1
 8003780:	ca06      	ldmia	r2, {r1, r2}
 8003782:	4890      	ldr	r0, [pc, #576]	@ (80039c4 <statemachine+0x86c>)
 8003784:	f7ff f9fe 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003788:	4b8f      	ldr	r3, [pc, #572]	@ (80039c8 <statemachine+0x870>)
 800378a:	681b      	ldr	r3, [r3, #0]
 800378c:	2b00      	cmp	r3, #0
 800378e:	f340 80b8 	ble.w	8003902 <statemachine+0x7aa>
							  														  ecranstate++;
 8003792:	4b8e      	ldr	r3, [pc, #568]	@ (80039cc <statemachine+0x874>)
 8003794:	781b      	ldrb	r3, [r3, #0]
 8003796:	3301      	adds	r3, #1
 8003798:	b2da      	uxtb	r2, r3
 800379a:	4b8c      	ldr	r3, [pc, #560]	@ (80039cc <statemachine+0x874>)
 800379c:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 800379e:	4b8a      	ldr	r3, [pc, #552]	@ (80039c8 <statemachine+0x870>)
 80037a0:	2200      	movs	r2, #0
 80037a2:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80037a4:	4b8a      	ldr	r3, [pc, #552]	@ (80039d0 <statemachine+0x878>)
 80037a6:	2200      	movs	r2, #0
 80037a8:	601a      	str	r2, [r3, #0]
							  break;
 80037aa:	e0aa      	b.n	8003902 <statemachine+0x7aa>
							  snprintf((char  *)bufferscreen,50,"%0.1lf",bmpalt);
 80037ac:	4b89      	ldr	r3, [pc, #548]	@ (80039d4 <statemachine+0x87c>)
 80037ae:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b2:	e9cd 2300 	strd	r2, r3, [sp]
 80037b6:	4a88      	ldr	r2, [pc, #544]	@ (80039d8 <statemachine+0x880>)
 80037b8:	2132      	movs	r1, #50	@ 0x32
 80037ba:	487f      	ldr	r0, [pc, #508]	@ (80039b8 <statemachine+0x860>)
 80037bc:	f015 fac2 	bl	8018d44 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 80037c0:	4a7e      	ldr	r2, [pc, #504]	@ (80039bc <statemachine+0x864>)
 80037c2:	2301      	movs	r3, #1
 80037c4:	ca06      	ldmia	r2, {r1, r2}
 80037c6:	487c      	ldr	r0, [pc, #496]	@ (80039b8 <statemachine+0x860>)
 80037c8:	f7ff f9dc 	bl	8002b84 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 80037cc:	212a      	movs	r1, #42	@ 0x2a
 80037ce:	2020      	movs	r0, #32
 80037d0:	f7ff f9fe 	bl	8002bd0 <ssd1306_SetCursor>
							  							ssd1306_WriteString("alt(m)",Font_6x8,White);
 80037d4:	4a7a      	ldr	r2, [pc, #488]	@ (80039c0 <statemachine+0x868>)
 80037d6:	2301      	movs	r3, #1
 80037d8:	ca06      	ldmia	r2, {r1, r2}
 80037da:	4880      	ldr	r0, [pc, #512]	@ (80039dc <statemachine+0x884>)
 80037dc:	f7ff f9d2 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80037e0:	4b79      	ldr	r3, [pc, #484]	@ (80039c8 <statemachine+0x870>)
 80037e2:	681b      	ldr	r3, [r3, #0]
 80037e4:	2b00      	cmp	r3, #0
 80037e6:	f340 808e 	ble.w	8003906 <statemachine+0x7ae>
							  														  ecranstate++;
 80037ea:	4b78      	ldr	r3, [pc, #480]	@ (80039cc <statemachine+0x874>)
 80037ec:	781b      	ldrb	r3, [r3, #0]
 80037ee:	3301      	adds	r3, #1
 80037f0:	b2da      	uxtb	r2, r3
 80037f2:	4b76      	ldr	r3, [pc, #472]	@ (80039cc <statemachine+0x874>)
 80037f4:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80037f6:	4b74      	ldr	r3, [pc, #464]	@ (80039c8 <statemachine+0x870>)
 80037f8:	2200      	movs	r2, #0
 80037fa:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80037fc:	4b74      	ldr	r3, [pc, #464]	@ (80039d0 <statemachine+0x878>)
 80037fe:	2200      	movs	r2, #0
 8003800:	601a      	str	r2, [r3, #0]
							  break;
 8003802:	e080      	b.n	8003906 <statemachine+0x7ae>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vbat);
 8003804:	4b76      	ldr	r3, [pc, #472]	@ (80039e0 <statemachine+0x888>)
 8003806:	681b      	ldr	r3, [r3, #0]
 8003808:	4618      	mov	r0, r3
 800380a:	f7fc fe75 	bl	80004f8 <__aeabi_f2d>
 800380e:	4602      	mov	r2, r0
 8003810:	460b      	mov	r3, r1
 8003812:	e9cd 2300 	strd	r2, r3, [sp]
 8003816:	4a67      	ldr	r2, [pc, #412]	@ (80039b4 <statemachine+0x85c>)
 8003818:	2132      	movs	r1, #50	@ 0x32
 800381a:	4867      	ldr	r0, [pc, #412]	@ (80039b8 <statemachine+0x860>)
 800381c:	f015 fa92 	bl	8018d44 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003820:	4a66      	ldr	r2, [pc, #408]	@ (80039bc <statemachine+0x864>)
 8003822:	2301      	movs	r3, #1
 8003824:	ca06      	ldmia	r2, {r1, r2}
 8003826:	4864      	ldr	r0, [pc, #400]	@ (80039b8 <statemachine+0x860>)
 8003828:	f7ff f9ac 	bl	8002b84 <ssd1306_WriteString>
							  ssd1306_SetCursor(32,42);
 800382c:	212a      	movs	r1, #42	@ 0x2a
 800382e:	2020      	movs	r0, #32
 8003830:	f7ff f9ce 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("Vbat(V)",Font_6x8,White);
 8003834:	4a62      	ldr	r2, [pc, #392]	@ (80039c0 <statemachine+0x868>)
 8003836:	2301      	movs	r3, #1
 8003838:	ca06      	ldmia	r2, {r1, r2}
 800383a:	486a      	ldr	r0, [pc, #424]	@ (80039e4 <statemachine+0x88c>)
 800383c:	f7ff f9a2 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 8003840:	4b61      	ldr	r3, [pc, #388]	@ (80039c8 <statemachine+0x870>)
 8003842:	681b      	ldr	r3, [r3, #0]
 8003844:	2b00      	cmp	r3, #0
 8003846:	dd60      	ble.n	800390a <statemachine+0x7b2>
							  														  ecranstate++;
 8003848:	4b60      	ldr	r3, [pc, #384]	@ (80039cc <statemachine+0x874>)
 800384a:	781b      	ldrb	r3, [r3, #0]
 800384c:	3301      	adds	r3, #1
 800384e:	b2da      	uxtb	r2, r3
 8003850:	4b5e      	ldr	r3, [pc, #376]	@ (80039cc <statemachine+0x874>)
 8003852:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 8003854:	4b5c      	ldr	r3, [pc, #368]	@ (80039c8 <statemachine+0x870>)
 8003856:	2200      	movs	r2, #0
 8003858:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 800385a:	4b5d      	ldr	r3, [pc, #372]	@ (80039d0 <statemachine+0x878>)
 800385c:	2200      	movs	r2, #0
 800385e:	601a      	str	r2, [r3, #0]
							  break;
 8003860:	e053      	b.n	800390a <statemachine+0x7b2>
							  snprintf((char  *)bufferscreen,50,"%0.1f",vitmax*3.6);
 8003862:	4b61      	ldr	r3, [pc, #388]	@ (80039e8 <statemachine+0x890>)
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4618      	mov	r0, r3
 8003868:	f7fc fe46 	bl	80004f8 <__aeabi_f2d>
 800386c:	a34e      	add	r3, pc, #312	@ (adr r3, 80039a8 <statemachine+0x850>)
 800386e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003872:	f7fc fe99 	bl	80005a8 <__aeabi_dmul>
 8003876:	4602      	mov	r2, r0
 8003878:	460b      	mov	r3, r1
 800387a:	e9cd 2300 	strd	r2, r3, [sp]
 800387e:	4a4d      	ldr	r2, [pc, #308]	@ (80039b4 <statemachine+0x85c>)
 8003880:	2132      	movs	r1, #50	@ 0x32
 8003882:	484d      	ldr	r0, [pc, #308]	@ (80039b8 <statemachine+0x860>)
 8003884:	f015 fa5e 	bl	8018d44 <sniprintf>
							  							  ssd1306_WriteString((char *)bufferscreen,Font_7x10,White);
 8003888:	4a4c      	ldr	r2, [pc, #304]	@ (80039bc <statemachine+0x864>)
 800388a:	2301      	movs	r3, #1
 800388c:	ca06      	ldmia	r2, {r1, r2}
 800388e:	484a      	ldr	r0, [pc, #296]	@ (80039b8 <statemachine+0x860>)
 8003890:	f7ff f978 	bl	8002b84 <ssd1306_WriteString>
							  							ssd1306_SetCursor(32,42);
 8003894:	212a      	movs	r1, #42	@ 0x2a
 8003896:	2020      	movs	r0, #32
 8003898:	f7ff f99a 	bl	8002bd0 <ssd1306_SetCursor>
							  							ssd1306_WriteString("MaxV",Font_6x8,White);
 800389c:	4a48      	ldr	r2, [pc, #288]	@ (80039c0 <statemachine+0x868>)
 800389e:	2301      	movs	r3, #1
 80038a0:	ca06      	ldmia	r2, {r1, r2}
 80038a2:	4852      	ldr	r0, [pc, #328]	@ (80039ec <statemachine+0x894>)
 80038a4:	f7ff f96e 	bl	8002b84 <ssd1306_WriteString>
							  if(BTN_B>=1){
 80038a8:	4b47      	ldr	r3, [pc, #284]	@ (80039c8 <statemachine+0x870>)
 80038aa:	681b      	ldr	r3, [r3, #0]
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	dd2e      	ble.n	800390e <statemachine+0x7b6>
							  														ecranstate--;
 80038b0:	4b46      	ldr	r3, [pc, #280]	@ (80039cc <statemachine+0x874>)
 80038b2:	781b      	ldrb	r3, [r3, #0]
 80038b4:	3b01      	subs	r3, #1
 80038b6:	b2da      	uxtb	r2, r3
 80038b8:	4b44      	ldr	r3, [pc, #272]	@ (80039cc <statemachine+0x874>)
 80038ba:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 80038bc:	4b43      	ldr	r3, [pc, #268]	@ (80039cc <statemachine+0x874>)
 80038be:	781b      	ldrb	r3, [r3, #0]
 80038c0:	3b01      	subs	r3, #1
 80038c2:	b2da      	uxtb	r2, r3
 80038c4:	4b41      	ldr	r3, [pc, #260]	@ (80039cc <statemachine+0x874>)
 80038c6:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 80038c8:	4b40      	ldr	r3, [pc, #256]	@ (80039cc <statemachine+0x874>)
 80038ca:	781b      	ldrb	r3, [r3, #0]
 80038cc:	3b01      	subs	r3, #1
 80038ce:	b2da      	uxtb	r2, r3
 80038d0:	4b3e      	ldr	r3, [pc, #248]	@ (80039cc <statemachine+0x874>)
 80038d2:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 80038d4:	4b3d      	ldr	r3, [pc, #244]	@ (80039cc <statemachine+0x874>)
 80038d6:	781b      	ldrb	r3, [r3, #0]
 80038d8:	3b01      	subs	r3, #1
 80038da:	b2da      	uxtb	r2, r3
 80038dc:	4b3b      	ldr	r3, [pc, #236]	@ (80039cc <statemachine+0x874>)
 80038de:	701a      	strb	r2, [r3, #0]
							  														ecranstate--;
 80038e0:	4b3a      	ldr	r3, [pc, #232]	@ (80039cc <statemachine+0x874>)
 80038e2:	781b      	ldrb	r3, [r3, #0]
 80038e4:	3b01      	subs	r3, #1
 80038e6:	b2da      	uxtb	r2, r3
 80038e8:	4b38      	ldr	r3, [pc, #224]	@ (80039cc <statemachine+0x874>)
 80038ea:	701a      	strb	r2, [r3, #0]
							  													  	BTN_B=0;
 80038ec:	4b36      	ldr	r3, [pc, #216]	@ (80039c8 <statemachine+0x870>)
 80038ee:	2200      	movs	r2, #0
 80038f0:	601a      	str	r2, [r3, #0]
							  													  	BTN_A=0;
 80038f2:	4b37      	ldr	r3, [pc, #220]	@ (80039d0 <statemachine+0x878>)
 80038f4:	2200      	movs	r2, #0
 80038f6:	601a      	str	r2, [r3, #0]
							  break;
 80038f8:	e009      	b.n	800390e <statemachine+0x7b6>
							  break;
 80038fa:	bf00      	nop
 80038fc:	e008      	b.n	8003910 <statemachine+0x7b8>
							  break;
 80038fe:	bf00      	nop
 8003900:	e006      	b.n	8003910 <statemachine+0x7b8>
							  break;
 8003902:	bf00      	nop
 8003904:	e004      	b.n	8003910 <statemachine+0x7b8>
							  break;
 8003906:	bf00      	nop
 8003908:	e002      	b.n	8003910 <statemachine+0x7b8>
							  break;
 800390a:	bf00      	nop
 800390c:	e000      	b.n	8003910 <statemachine+0x7b8>
							  break;
 800390e:	bf00      	nop
						 	batterygauge(vbat,79, 42,1);
 8003910:	4b33      	ldr	r3, [pc, #204]	@ (80039e0 <statemachine+0x888>)
 8003912:	edd3 7a00 	vldr	s15, [r3]
 8003916:	2201      	movs	r2, #1
 8003918:	212a      	movs	r1, #42	@ 0x2a
 800391a:	204f      	movs	r0, #79	@ 0x4f
 800391c:	eeb0 0a67 	vmov.f32	s0, s15
 8003920:	f7ff fa9e 	bl	8002e60 <batterygauge>
						 	ssd1306_SetCursor(32,52);
 8003924:	2134      	movs	r1, #52	@ 0x34
 8003926:	2020      	movs	r0, #32
 8003928:	f7ff f952 	bl	8002bd0 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "%0.2fV",vbat);
 800392c:	4b2c      	ldr	r3, [pc, #176]	@ (80039e0 <statemachine+0x888>)
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	4618      	mov	r0, r3
 8003932:	f7fc fde1 	bl	80004f8 <__aeabi_f2d>
 8003936:	4602      	mov	r2, r0
 8003938:	460b      	mov	r3, r1
 800393a:	e9cd 2300 	strd	r2, r3, [sp]
 800393e:	4a2c      	ldr	r2, [pc, #176]	@ (80039f0 <statemachine+0x898>)
 8003940:	2132      	movs	r1, #50	@ 0x32
 8003942:	481d      	ldr	r0, [pc, #116]	@ (80039b8 <statemachine+0x860>)
 8003944:	f015 f9fe 	bl	8018d44 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 8003948:	4a1d      	ldr	r2, [pc, #116]	@ (80039c0 <statemachine+0x868>)
 800394a:	2301      	movs	r3, #1
 800394c:	ca06      	ldmia	r2, {r1, r2}
 800394e:	481a      	ldr	r0, [pc, #104]	@ (80039b8 <statemachine+0x860>)
 8003950:	f7ff f918 	bl	8002b84 <ssd1306_WriteString>
						 	ssd1306_SetCursor(65,52);
 8003954:	2134      	movs	r1, #52	@ 0x34
 8003956:	2041      	movs	r0, #65	@ 0x41
 8003958:	f7ff f93a 	bl	8002bd0 <ssd1306_SetCursor>
						 	snprintf((char  *)bufferscreen,50, "sat=%d",GNSSData.numSV);
 800395c:	4b14      	ldr	r3, [pc, #80]	@ (80039b0 <statemachine+0x858>)
 800395e:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003962:	4a24      	ldr	r2, [pc, #144]	@ (80039f4 <statemachine+0x89c>)
 8003964:	2132      	movs	r1, #50	@ 0x32
 8003966:	4814      	ldr	r0, [pc, #80]	@ (80039b8 <statemachine+0x860>)
 8003968:	f015 f9ec 	bl	8018d44 <sniprintf>
						 	ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800396c:	4a14      	ldr	r2, [pc, #80]	@ (80039c0 <statemachine+0x868>)
 800396e:	2301      	movs	r3, #1
 8003970:	ca06      	ldmia	r2, {r1, r2}
 8003972:	4811      	ldr	r0, [pc, #68]	@ (80039b8 <statemachine+0x860>)
 8003974:	f7ff f906 	bl	8002b84 <ssd1306_WriteString>
						  if(BTN_B_LONG>=1){
 8003978:	4b1f      	ldr	r3, [pc, #124]	@ (80039f8 <statemachine+0x8a0>)
 800397a:	681b      	ldr	r3, [r3, #0]
 800397c:	2b00      	cmp	r3, #0
 800397e:	f340 8081 	ble.w	8003a84 <statemachine+0x92c>
						  						  balisestate--;
 8003982:	4b1e      	ldr	r3, [pc, #120]	@ (80039fc <statemachine+0x8a4>)
 8003984:	781b      	ldrb	r3, [r3, #0]
 8003986:	3b01      	subs	r3, #1
 8003988:	b2da      	uxtb	r2, r3
 800398a:	4b1c      	ldr	r3, [pc, #112]	@ (80039fc <statemachine+0x8a4>)
 800398c:	701a      	strb	r2, [r3, #0]
						  						  BTN_B_LONG=0;
 800398e:	4b1a      	ldr	r3, [pc, #104]	@ (80039f8 <statemachine+0x8a0>)
 8003990:	2200      	movs	r2, #0
 8003992:	601a      	str	r2, [r3, #0]
						  						  BTN_A=0;
 8003994:	4b0e      	ldr	r3, [pc, #56]	@ (80039d0 <statemachine+0x878>)
 8003996:	2200      	movs	r2, #0
 8003998:	601a      	str	r2, [r3, #0]
						  						HAL_GPIO_WritePin(GPIOB,GPIO_PIN_1,GPIO_PIN_RESET);
 800399a:	2200      	movs	r2, #0
 800399c:	2102      	movs	r1, #2
 800399e:	4818      	ldr	r0, [pc, #96]	@ (8003a00 <statemachine+0x8a8>)
 80039a0:	f003 fc08 	bl	80071b4 <HAL_GPIO_WritePin>
						  break;
 80039a4:	e06e      	b.n	8003a84 <statemachine+0x92c>
 80039a6:	bf00      	nop
 80039a8:	cccccccd 	.word	0xcccccccd
 80039ac:	400ccccc 	.word	0x400ccccc
 80039b0:	200005f0 	.word	0x200005f0
 80039b4:	0801e38c 	.word	0x0801e38c
 80039b8:	20000570 	.word	0x20000570
 80039bc:	20000024 	.word	0x20000024
 80039c0:	2000001c 	.word	0x2000001c
 80039c4:	0801e394 	.word	0x0801e394
 80039c8:	20000538 	.word	0x20000538
 80039cc:	200005e8 	.word	0x200005e8
 80039d0:	20000534 	.word	0x20000534
 80039d4:	20000408 	.word	0x20000408
 80039d8:	0801e3f8 	.word	0x0801e3f8
 80039dc:	0801e400 	.word	0x0801e400
 80039e0:	2000056c 	.word	0x2000056c
 80039e4:	0801e408 	.word	0x0801e408
 80039e8:	200005a4 	.word	0x200005a4
 80039ec:	0801e410 	.word	0x0801e410
 80039f0:	0801e418 	.word	0x0801e418
 80039f4:	0801e420 	.word	0x0801e420
 80039f8:	200005e0 	.word	0x200005e0
 80039fc:	200004c0 	.word	0x200004c0
 8003a00:	48000400 	.word	0x48000400
						  ssd1306_SetCursor(32,32);
 8003a04:	2120      	movs	r1, #32
 8003a06:	2020      	movs	r0, #32
 8003a08:	f7ff f8e2 	bl	8002bd0 <ssd1306_SetCursor>
						  ssd1306_WriteString("fin de",Font_6x8,White);
 8003a0c:	4a8e      	ldr	r2, [pc, #568]	@ (8003c48 <statemachine+0xaf0>)
 8003a0e:	2301      	movs	r3, #1
 8003a10:	ca06      	ldmia	r2, {r1, r2}
 8003a12:	488e      	ldr	r0, [pc, #568]	@ (8003c4c <statemachine+0xaf4>)
 8003a14:	f7ff f8b6 	bl	8002b84 <ssd1306_WriteString>
						  ssd1306_SetCursor(32,42);
 8003a18:	212a      	movs	r1, #42	@ 0x2a
 8003a1a:	2020      	movs	r0, #32
 8003a1c:	f7ff f8d8 	bl	8002bd0 <ssd1306_SetCursor>
						  ssd1306_WriteString("memoire",Font_6x8,White);
 8003a20:	4a89      	ldr	r2, [pc, #548]	@ (8003c48 <statemachine+0xaf0>)
 8003a22:	2301      	movs	r3, #1
 8003a24:	ca06      	ldmia	r2, {r1, r2}
 8003a26:	488a      	ldr	r0, [pc, #552]	@ (8003c50 <statemachine+0xaf8>)
 8003a28:	f7ff f8ac 	bl	8002b84 <ssd1306_WriteString>
						  if(BTN_A>=1){
 8003a2c:	4b89      	ldr	r3, [pc, #548]	@ (8003c54 <statemachine+0xafc>)
 8003a2e:	681b      	ldr	r3, [r3, #0]
 8003a30:	2b00      	cmp	r3, #0
 8003a32:	dd0e      	ble.n	8003a52 <statemachine+0x8fa>
						  				  			 	state++;
 8003a34:	4b88      	ldr	r3, [pc, #544]	@ (8003c58 <statemachine+0xb00>)
 8003a36:	781b      	ldrb	r3, [r3, #0]
 8003a38:	3301      	adds	r3, #1
 8003a3a:	b2da      	uxtb	r2, r3
 8003a3c:	4b86      	ldr	r3, [pc, #536]	@ (8003c58 <statemachine+0xb00>)
 8003a3e:	701a      	strb	r2, [r3, #0]
						  				  			 	BTN_A=0;
 8003a40:	4b84      	ldr	r3, [pc, #528]	@ (8003c54 <statemachine+0xafc>)
 8003a42:	2200      	movs	r2, #0
 8003a44:	601a      	str	r2, [r3, #0]
						  				  			 	BTN_B=0;
 8003a46:	4b85      	ldr	r3, [pc, #532]	@ (8003c5c <statemachine+0xb04>)
 8003a48:	2200      	movs	r2, #0
 8003a4a:	601a      	str	r2, [r3, #0]
						  				  			settimeen=0;
 8003a4c:	4b84      	ldr	r3, [pc, #528]	@ (8003c60 <statemachine+0xb08>)
 8003a4e:	2200      	movs	r2, #0
 8003a50:	601a      	str	r2, [r3, #0]
						  if(BTN_A_LONG>=1){
 8003a52:	4b84      	ldr	r3, [pc, #528]	@ (8003c64 <statemachine+0xb0c>)
 8003a54:	681b      	ldr	r3, [r3, #0]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	f340 876d 	ble.w	8004936 <statemachine+0x17de>
						  				 									 									  			 	state--;
 8003a5c:	4b7e      	ldr	r3, [pc, #504]	@ (8003c58 <statemachine+0xb00>)
 8003a5e:	781b      	ldrb	r3, [r3, #0]
 8003a60:	3b01      	subs	r3, #1
 8003a62:	b2da      	uxtb	r2, r3
 8003a64:	4b7c      	ldr	r3, [pc, #496]	@ (8003c58 <statemachine+0xb00>)
 8003a66:	701a      	strb	r2, [r3, #0]
						  				 									 									  			 	BTN_A=0;
 8003a68:	4b7a      	ldr	r3, [pc, #488]	@ (8003c54 <statemachine+0xafc>)
 8003a6a:	2200      	movs	r2, #0
 8003a6c:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_B=0;
 8003a6e:	4b7b      	ldr	r3, [pc, #492]	@ (8003c5c <statemachine+0xb04>)
 8003a70:	2200      	movs	r2, #0
 8003a72:	601a      	str	r2, [r3, #0]
						  				 									 									  			 	BTN_A_LONG=0;
 8003a74:	4b7b      	ldr	r3, [pc, #492]	@ (8003c64 <statemachine+0xb0c>)
 8003a76:	2200      	movs	r2, #0
 8003a78:	601a      	str	r2, [r3, #0]
					  break;
 8003a7a:	f000 bf5c 	b.w	8004936 <statemachine+0x17de>
						  break;
 8003a7e:	bf00      	nop
 8003a80:	f000 bf59 	b.w	8004936 <statemachine+0x17de>
						  break;
 8003a84:	bf00      	nop
					  break;
 8003a86:	f000 bf56 	b.w	8004936 <statemachine+0x17de>

	case STATE_POS:
			  ssd1306_Fill(Black);
 8003a8a:	2000      	movs	r0, #0
 8003a8c:	f7fe ff5e 	bl	800294c <ssd1306_Fill>

			  switch(posstate){
 8003a90:	4b75      	ldr	r3, [pc, #468]	@ (8003c68 <statemachine+0xb10>)
 8003a92:	781b      	ldrb	r3, [r3, #0]
 8003a94:	2b05      	cmp	r3, #5
 8003a96:	f200 830a 	bhi.w	80040ae <statemachine+0xf56>
 8003a9a:	a201      	add	r2, pc, #4	@ (adr r2, 8003aa0 <statemachine+0x948>)
 8003a9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003aa0:	08003ab9 	.word	0x08003ab9
 8003aa4:	08003b77 	.word	0x08003b77
 8003aa8:	08003c9d 	.word	0x08003c9d
 8003aac:	08003d75 	.word	0x08003d75
 8003ab0:	08003e4d 	.word	0x08003e4d
 8003ab4:	08003f89 	.word	0x08003f89

			  case STATE_SUMMARY1:

						ssd1306_SetCursor(32, 32);
 8003ab8:	2120      	movs	r1, #32
 8003aba:	2020      	movs	r0, #32
 8003abc:	f7ff f888 	bl	8002bd0 <ssd1306_SetCursor>
						snprintf((char *)bufferscreen,15, "Latitude:");
 8003ac0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c6c <statemachine+0xb14>)
 8003ac2:	210f      	movs	r1, #15
 8003ac4:	486a      	ldr	r0, [pc, #424]	@ (8003c70 <statemachine+0xb18>)
 8003ac6:	f015 f93d 	bl	8018d44 <sniprintf>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003aca:	4a5f      	ldr	r2, [pc, #380]	@ (8003c48 <statemachine+0xaf0>)
 8003acc:	2301      	movs	r3, #1
 8003ace:	ca06      	ldmia	r2, {r1, r2}
 8003ad0:	4867      	ldr	r0, [pc, #412]	@ (8003c70 <statemachine+0xb18>)
 8003ad2:	f7ff f857 	bl	8002b84 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLat);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003ad6:	4b67      	ldr	r3, [pc, #412]	@ (8003c74 <statemachine+0xb1c>)
 8003ad8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8003adc:	4618      	mov	r0, r3
 8003ade:	f7fc fd0b 	bl	80004f8 <__aeabi_f2d>
 8003ae2:	4602      	mov	r2, r0
 8003ae4:	460b      	mov	r3, r1
 8003ae6:	e9cd 2300 	strd	r2, r3, [sp]
 8003aea:	4a63      	ldr	r2, [pc, #396]	@ (8003c78 <statemachine+0xb20>)
 8003aec:	210f      	movs	r1, #15
 8003aee:	4860      	ldr	r0, [pc, #384]	@ (8003c70 <statemachine+0xb18>)
 8003af0:	f015 f928 	bl	8018d44 <sniprintf>
						ssd1306_SetCursor(32, 40);
 8003af4:	2128      	movs	r1, #40	@ 0x28
 8003af6:	2020      	movs	r0, #32
 8003af8:	f7ff f86a 	bl	8002bd0 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003afc:	4a52      	ldr	r2, [pc, #328]	@ (8003c48 <statemachine+0xaf0>)
 8003afe:	2301      	movs	r3, #1
 8003b00:	ca06      	ldmia	r2, {r1, r2}
 8003b02:	485b      	ldr	r0, [pc, #364]	@ (8003c70 <statemachine+0xb18>)
 8003b04:	f7ff f83e 	bl	8002b84 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "Longitude:");
 8003b08:	4a5c      	ldr	r2, [pc, #368]	@ (8003c7c <statemachine+0xb24>)
 8003b0a:	210f      	movs	r1, #15
 8003b0c:	4858      	ldr	r0, [pc, #352]	@ (8003c70 <statemachine+0xb18>)
 8003b0e:	f015 f919 	bl	8018d44 <sniprintf>
						ssd1306_SetCursor(32, 48);
 8003b12:	2130      	movs	r1, #48	@ 0x30
 8003b14:	2020      	movs	r0, #32
 8003b16:	f7ff f85b 	bl	8002bd0 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b1a:	4a4b      	ldr	r2, [pc, #300]	@ (8003c48 <statemachine+0xaf0>)
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	ca06      	ldmia	r2, {r1, r2}
 8003b20:	4853      	ldr	r0, [pc, #332]	@ (8003c70 <statemachine+0xb18>)
 8003b22:	f7ff f82f 	bl	8002b84 <ssd1306_WriteString>
						snprintf((char *)bufferscreen,15, "%0.7f",GNSSData.fLon);
 8003b26:	4b53      	ldr	r3, [pc, #332]	@ (8003c74 <statemachine+0xb1c>)
 8003b28:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	f7fc fce3 	bl	80004f8 <__aeabi_f2d>
 8003b32:	4602      	mov	r2, r0
 8003b34:	460b      	mov	r3, r1
 8003b36:	e9cd 2300 	strd	r2, r3, [sp]
 8003b3a:	4a4f      	ldr	r2, [pc, #316]	@ (8003c78 <statemachine+0xb20>)
 8003b3c:	210f      	movs	r1, #15
 8003b3e:	484c      	ldr	r0, [pc, #304]	@ (8003c70 <statemachine+0xb18>)
 8003b40:	f015 f900 	bl	8018d44 <sniprintf>
						ssd1306_SetCursor(32, 56);
 8003b44:	2138      	movs	r1, #56	@ 0x38
 8003b46:	2020      	movs	r0, #32
 8003b48:	f7ff f842 	bl	8002bd0 <ssd1306_SetCursor>
						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003b4c:	4a3e      	ldr	r2, [pc, #248]	@ (8003c48 <statemachine+0xaf0>)
 8003b4e:	2301      	movs	r3, #1
 8003b50:	ca06      	ldmia	r2, {r1, r2}
 8003b52:	4847      	ldr	r0, [pc, #284]	@ (8003c70 <statemachine+0xb18>)
 8003b54:	f7ff f816 	bl	8002b84 <ssd1306_WriteString>
				  if(BTN_B>=1){
 8003b58:	4b40      	ldr	r3, [pc, #256]	@ (8003c5c <statemachine+0xb04>)
 8003b5a:	681b      	ldr	r3, [r3, #0]
 8003b5c:	2b00      	cmp	r3, #0
 8003b5e:	f340 829b 	ble.w	8004098 <statemachine+0xf40>
					  posstate++;
 8003b62:	4b41      	ldr	r3, [pc, #260]	@ (8003c68 <statemachine+0xb10>)
 8003b64:	781b      	ldrb	r3, [r3, #0]
 8003b66:	3301      	adds	r3, #1
 8003b68:	b2da      	uxtb	r2, r3
 8003b6a:	4b3f      	ldr	r3, [pc, #252]	@ (8003c68 <statemachine+0xb10>)
 8003b6c:	701a      	strb	r2, [r3, #0]
					  BTN_B=0;
 8003b6e:	4b3b      	ldr	r3, [pc, #236]	@ (8003c5c <statemachine+0xb04>)
 8003b70:	2200      	movs	r2, #0
 8003b72:	601a      	str	r2, [r3, #0]
				  }



				  break;
 8003b74:	e290      	b.n	8004098 <statemachine+0xf40>
			  case STATE_INFO:
				ssd1306_Fill(Black);
 8003b76:	2000      	movs	r0, #0
 8003b78:	f7fe fee8 	bl	800294c <ssd1306_Fill>

				snprintf((char *)bufferscreen,15, "hacc=%0.2fm",GNSSData.fhACC);//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003b7c:	4b3d      	ldr	r3, [pc, #244]	@ (8003c74 <statemachine+0xb1c>)
 8003b7e:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8003b82:	4618      	mov	r0, r3
 8003b84:	f7fc fcb8 	bl	80004f8 <__aeabi_f2d>
 8003b88:	4602      	mov	r2, r0
 8003b8a:	460b      	mov	r3, r1
 8003b8c:	e9cd 2300 	strd	r2, r3, [sp]
 8003b90:	4a3b      	ldr	r2, [pc, #236]	@ (8003c80 <statemachine+0xb28>)
 8003b92:	210f      	movs	r1, #15
 8003b94:	4836      	ldr	r0, [pc, #216]	@ (8003c70 <statemachine+0xb18>)
 8003b96:	f015 f8d5 	bl	8018d44 <sniprintf>
				ssd1306_SetCursor(32, 32);
 8003b9a:	2120      	movs	r1, #32
 8003b9c:	2020      	movs	r0, #32
 8003b9e:	f7ff f817 	bl	8002bd0 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003ba2:	4a38      	ldr	r2, [pc, #224]	@ (8003c84 <statemachine+0xb2c>)
 8003ba4:	2301      	movs	r3, #1
 8003ba6:	ca06      	ldmia	r2, {r1, r2}
 8003ba8:	4831      	ldr	r0, [pc, #196]	@ (8003c70 <statemachine+0xb18>)
 8003baa:	f7fe ffeb 	bl	8002b84 <ssd1306_WriteString>
				snprintf((char *)bufferscreen,20, "v=%0.2fV",vbat);
 8003bae:	4b36      	ldr	r3, [pc, #216]	@ (8003c88 <statemachine+0xb30>)
 8003bb0:	681b      	ldr	r3, [r3, #0]
 8003bb2:	4618      	mov	r0, r3
 8003bb4:	f7fc fca0 	bl	80004f8 <__aeabi_f2d>
 8003bb8:	4602      	mov	r2, r0
 8003bba:	460b      	mov	r3, r1
 8003bbc:	e9cd 2300 	strd	r2, r3, [sp]
 8003bc0:	4a32      	ldr	r2, [pc, #200]	@ (8003c8c <statemachine+0xb34>)
 8003bc2:	2114      	movs	r1, #20
 8003bc4:	482a      	ldr	r0, [pc, #168]	@ (8003c70 <statemachine+0xb18>)
 8003bc6:	f015 f8bd 	bl	8018d44 <sniprintf>
				ssd1306_SetCursor(32, 42);
 8003bca:	212a      	movs	r1, #42	@ 0x2a
 8003bcc:	2020      	movs	r0, #32
 8003bce:	f7fe ffff 	bl	8002bd0 <ssd1306_SetCursor>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003bd2:	4a2c      	ldr	r2, [pc, #176]	@ (8003c84 <statemachine+0xb2c>)
 8003bd4:	2301      	movs	r3, #1
 8003bd6:	ca06      	ldmia	r2, {r1, r2}
 8003bd8:	4825      	ldr	r0, [pc, #148]	@ (8003c70 <statemachine+0xb18>)
 8003bda:	f7fe ffd3 	bl	8002b84 <ssd1306_WriteString>
				ssd1306_SetCursor(32, 52);
 8003bde:	2134      	movs	r1, #52	@ 0x34
 8003be0:	2020      	movs	r0, #32
 8003be2:	f7fe fff5 	bl	8002bd0 <ssd1306_SetCursor>
				snprintf((char *)bufferscreen,15,  "T=%0.2fC",temp);
 8003be6:	4b2a      	ldr	r3, [pc, #168]	@ (8003c90 <statemachine+0xb38>)
 8003be8:	681b      	ldr	r3, [r3, #0]
 8003bea:	4618      	mov	r0, r3
 8003bec:	f7fc fc84 	bl	80004f8 <__aeabi_f2d>
 8003bf0:	4602      	mov	r2, r0
 8003bf2:	460b      	mov	r3, r1
 8003bf4:	e9cd 2300 	strd	r2, r3, [sp]
 8003bf8:	4a26      	ldr	r2, [pc, #152]	@ (8003c94 <statemachine+0xb3c>)
 8003bfa:	210f      	movs	r1, #15
 8003bfc:	481c      	ldr	r0, [pc, #112]	@ (8003c70 <statemachine+0xb18>)
 8003bfe:	f015 f8a1 	bl	8018d44 <sniprintf>
				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8003c02:	4a20      	ldr	r2, [pc, #128]	@ (8003c84 <statemachine+0xb2c>)
 8003c04:	2301      	movs	r3, #1
 8003c06:	ca06      	ldmia	r2, {r1, r2}
 8003c08:	4819      	ldr	r0, [pc, #100]	@ (8003c70 <statemachine+0xb18>)
 8003c0a:	f7fe ffbb 	bl	8002b84 <ssd1306_WriteString>
				 if(BTN_B>=1){
 8003c0e:	4b13      	ldr	r3, [pc, #76]	@ (8003c5c <statemachine+0xb04>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	dd08      	ble.n	8003c28 <statemachine+0xad0>
								  					  posstate++;
 8003c16:	4b14      	ldr	r3, [pc, #80]	@ (8003c68 <statemachine+0xb10>)
 8003c18:	781b      	ldrb	r3, [r3, #0]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	b2da      	uxtb	r2, r3
 8003c1e:	4b12      	ldr	r3, [pc, #72]	@ (8003c68 <statemachine+0xb10>)
 8003c20:	701a      	strb	r2, [r3, #0]
								  					  BTN_B=0;
 8003c22:	4b0e      	ldr	r3, [pc, #56]	@ (8003c5c <statemachine+0xb04>)
 8003c24:	2200      	movs	r2, #0
 8003c26:	601a      	str	r2, [r3, #0]
								  				  }
								  if(BTN_B_LONG>=1){
 8003c28:	4b1b      	ldr	r3, [pc, #108]	@ (8003c98 <statemachine+0xb40>)
 8003c2a:	681b      	ldr	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f340 8235 	ble.w	800409c <statemachine+0xf44>
													  posstate--;
 8003c32:	4b0d      	ldr	r3, [pc, #52]	@ (8003c68 <statemachine+0xb10>)
 8003c34:	781b      	ldrb	r3, [r3, #0]
 8003c36:	3b01      	subs	r3, #1
 8003c38:	b2da      	uxtb	r2, r3
 8003c3a:	4b0b      	ldr	r3, [pc, #44]	@ (8003c68 <statemachine+0xb10>)
 8003c3c:	701a      	strb	r2, [r3, #0]
													BTN_B_LONG=0;
 8003c3e:	4b16      	ldr	r3, [pc, #88]	@ (8003c98 <statemachine+0xb40>)
 8003c40:	2200      	movs	r2, #0
 8003c42:	601a      	str	r2, [r3, #0]
												}

				  break;
 8003c44:	e22a      	b.n	800409c <statemachine+0xf44>
 8003c46:	bf00      	nop
 8003c48:	2000001c 	.word	0x2000001c
 8003c4c:	0801e428 	.word	0x0801e428
 8003c50:	0801e430 	.word	0x0801e430
 8003c54:	20000534 	.word	0x20000534
 8003c58:	200004bc 	.word	0x200004bc
 8003c5c:	20000538 	.word	0x20000538
 8003c60:	200005dc 	.word	0x200005dc
 8003c64:	200005e4 	.word	0x200005e4
 8003c68:	200004be 	.word	0x200004be
 8003c6c:	0801e438 	.word	0x0801e438
 8003c70:	20000570 	.word	0x20000570
 8003c74:	200005f0 	.word	0x200005f0
 8003c78:	0801e444 	.word	0x0801e444
 8003c7c:	0801e44c 	.word	0x0801e44c
 8003c80:	0801e458 	.word	0x0801e458
 8003c84:	20000024 	.word	0x20000024
 8003c88:	2000056c 	.word	0x2000056c
 8003c8c:	0801e464 	.word	0x0801e464
 8003c90:	20000564 	.word	0x20000564
 8003c94:	0801e470 	.word	0x0801e470
 8003c98:	200005e0 	.word	0x200005e0
			  case STATE_INFO2:
			  				ssd1306_Fill(Black);
 8003c9c:	2000      	movs	r0, #0
 8003c9e:	f7fe fe55 	bl	800294c <ssd1306_Fill>

			  				snprintf((char *)bufferscreen,15, "Satnum");//sert a	connaitre la qualite du fix si proche de 1 voir infrieur alors le fix est tres bon
 8003ca2:	4aa3      	ldr	r2, [pc, #652]	@ (8003f30 <statemachine+0xdd8>)
 8003ca4:	210f      	movs	r1, #15
 8003ca6:	48a3      	ldr	r0, [pc, #652]	@ (8003f34 <statemachine+0xddc>)
 8003ca8:	f015 f84c 	bl	8018d44 <sniprintf>
			  				ssd1306_SetCursor(32, 32);
 8003cac:	2120      	movs	r1, #32
 8003cae:	2020      	movs	r0, #32
 8003cb0:	f7fe ff8e 	bl	8002bd0 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cb4:	4aa0      	ldr	r2, [pc, #640]	@ (8003f38 <statemachine+0xde0>)
 8003cb6:	2301      	movs	r3, #1
 8003cb8:	ca06      	ldmia	r2, {r1, r2}
 8003cba:	489e      	ldr	r0, [pc, #632]	@ (8003f34 <statemachine+0xddc>)
 8003cbc:	f7fe ff62 	bl	8002b84 <ssd1306_WriteString>
			  				snprintf((char *)bufferscreen,20, "%d sat",GNSSData.numSV);
 8003cc0:	4b9e      	ldr	r3, [pc, #632]	@ (8003f3c <statemachine+0xde4>)
 8003cc2:	f893 3078 	ldrb.w	r3, [r3, #120]	@ 0x78
 8003cc6:	4a9e      	ldr	r2, [pc, #632]	@ (8003f40 <statemachine+0xde8>)
 8003cc8:	2114      	movs	r1, #20
 8003cca:	489a      	ldr	r0, [pc, #616]	@ (8003f34 <statemachine+0xddc>)
 8003ccc:	f015 f83a 	bl	8018d44 <sniprintf>
			  				ssd1306_SetCursor(32, 40);
 8003cd0:	2128      	movs	r1, #40	@ 0x28
 8003cd2:	2020      	movs	r0, #32
 8003cd4:	f7fe ff7c 	bl	8002bd0 <ssd1306_SetCursor>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cd8:	4a97      	ldr	r2, [pc, #604]	@ (8003f38 <statemachine+0xde0>)
 8003cda:	2301      	movs	r3, #1
 8003cdc:	ca06      	ldmia	r2, {r1, r2}
 8003cde:	4895      	ldr	r0, [pc, #596]	@ (8003f34 <statemachine+0xddc>)
 8003ce0:	f7fe ff50 	bl	8002b84 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 48);
 8003ce4:	2130      	movs	r1, #48	@ 0x30
 8003ce6:	2020      	movs	r0, #32
 8003ce8:	f7fe ff72 	bl	8002bd0 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "DateJ/M/Y");
 8003cec:	4a95      	ldr	r2, [pc, #596]	@ (8003f44 <statemachine+0xdec>)
 8003cee:	210f      	movs	r1, #15
 8003cf0:	4890      	ldr	r0, [pc, #576]	@ (8003f34 <statemachine+0xddc>)
 8003cf2:	f015 f827 	bl	8018d44 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003cf6:	4a90      	ldr	r2, [pc, #576]	@ (8003f38 <statemachine+0xde0>)
 8003cf8:	2301      	movs	r3, #1
 8003cfa:	ca06      	ldmia	r2, {r1, r2}
 8003cfc:	488d      	ldr	r0, [pc, #564]	@ (8003f34 <statemachine+0xddc>)
 8003cfe:	f7fe ff41 	bl	8002b84 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 56);
 8003d02:	2138      	movs	r1, #56	@ 0x38
 8003d04:	2020      	movs	r0, #32
 8003d06:	f7fe ff63 	bl	8002bd0 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15,  "%d/%d/%d",GNSSData.day,GNSSData.month,GNSSData.year);
 8003d0a:	4b8c      	ldr	r3, [pc, #560]	@ (8003f3c <statemachine+0xde4>)
 8003d0c:	f893 3073 	ldrb.w	r3, [r3, #115]	@ 0x73
 8003d10:	4619      	mov	r1, r3
 8003d12:	4b8a      	ldr	r3, [pc, #552]	@ (8003f3c <statemachine+0xde4>)
 8003d14:	f893 3072 	ldrb.w	r3, [r3, #114]	@ 0x72
 8003d18:	461a      	mov	r2, r3
 8003d1a:	4b88      	ldr	r3, [pc, #544]	@ (8003f3c <statemachine+0xde4>)
 8003d1c:	f8b3 306e 	ldrh.w	r3, [r3, #110]	@ 0x6e
 8003d20:	9301      	str	r3, [sp, #4]
 8003d22:	9200      	str	r2, [sp, #0]
 8003d24:	460b      	mov	r3, r1
 8003d26:	4a88      	ldr	r2, [pc, #544]	@ (8003f48 <statemachine+0xdf0>)
 8003d28:	210f      	movs	r1, #15
 8003d2a:	4882      	ldr	r0, [pc, #520]	@ (8003f34 <statemachine+0xddc>)
 8003d2c:	f015 f80a 	bl	8018d44 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d30:	4a81      	ldr	r2, [pc, #516]	@ (8003f38 <statemachine+0xde0>)
 8003d32:	2301      	movs	r3, #1
 8003d34:	ca06      	ldmia	r2, {r1, r2}
 8003d36:	487f      	ldr	r0, [pc, #508]	@ (8003f34 <statemachine+0xddc>)
 8003d38:	f7fe ff24 	bl	8002b84 <ssd1306_WriteString>
			  				 if(BTN_B>=1){
 8003d3c:	4b83      	ldr	r3, [pc, #524]	@ (8003f4c <statemachine+0xdf4>)
 8003d3e:	681b      	ldr	r3, [r3, #0]
 8003d40:	2b00      	cmp	r3, #0
 8003d42:	dd08      	ble.n	8003d56 <statemachine+0xbfe>
			  								  					  posstate++;
 8003d44:	4b82      	ldr	r3, [pc, #520]	@ (8003f50 <statemachine+0xdf8>)
 8003d46:	781b      	ldrb	r3, [r3, #0]
 8003d48:	3301      	adds	r3, #1
 8003d4a:	b2da      	uxtb	r2, r3
 8003d4c:	4b80      	ldr	r3, [pc, #512]	@ (8003f50 <statemachine+0xdf8>)
 8003d4e:	701a      	strb	r2, [r3, #0]
			  								  					  BTN_B=0;
 8003d50:	4b7e      	ldr	r3, [pc, #504]	@ (8003f4c <statemachine+0xdf4>)
 8003d52:	2200      	movs	r2, #0
 8003d54:	601a      	str	r2, [r3, #0]
			  								  				  }
			  								  if(BTN_B_LONG>=1){
 8003d56:	4b7f      	ldr	r3, [pc, #508]	@ (8003f54 <statemachine+0xdfc>)
 8003d58:	681b      	ldr	r3, [r3, #0]
 8003d5a:	2b00      	cmp	r3, #0
 8003d5c:	f340 81a0 	ble.w	80040a0 <statemachine+0xf48>
			  													  posstate--;
 8003d60:	4b7b      	ldr	r3, [pc, #492]	@ (8003f50 <statemachine+0xdf8>)
 8003d62:	781b      	ldrb	r3, [r3, #0]
 8003d64:	3b01      	subs	r3, #1
 8003d66:	b2da      	uxtb	r2, r3
 8003d68:	4b79      	ldr	r3, [pc, #484]	@ (8003f50 <statemachine+0xdf8>)
 8003d6a:	701a      	strb	r2, [r3, #0]
			  													BTN_B_LONG=0;
 8003d6c:	4b79      	ldr	r3, [pc, #484]	@ (8003f54 <statemachine+0xdfc>)
 8003d6e:	2200      	movs	r2, #0
 8003d70:	601a      	str	r2, [r3, #0]
			  												}

			  				  break;
 8003d72:	e195      	b.n	80040a0 <statemachine+0xf48>
			  case STATE_ALT:


				  						ssd1306_SetCursor(32, 32);
 8003d74:	2120      	movs	r1, #32
 8003d76:	2020      	movs	r0, #32
 8003d78:	f7fe ff2a 	bl	8002bd0 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "altitude:");
 8003d7c:	4a76      	ldr	r2, [pc, #472]	@ (8003f58 <statemachine+0xe00>)
 8003d7e:	210f      	movs	r1, #15
 8003d80:	486c      	ldr	r0, [pc, #432]	@ (8003f34 <statemachine+0xddc>)
 8003d82:	f014 ffdf 	bl	8018d44 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003d86:	4a6c      	ldr	r2, [pc, #432]	@ (8003f38 <statemachine+0xde0>)
 8003d88:	2301      	movs	r3, #1
 8003d8a:	ca06      	ldmia	r2, {r1, r2}
 8003d8c:	4869      	ldr	r0, [pc, #420]	@ (8003f34 <statemachine+0xddc>)
 8003d8e:	f7fe fef9 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2f m",GNSSData.fhMSL);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003d92:	4b6a      	ldr	r3, [pc, #424]	@ (8003f3c <statemachine+0xde4>)
 8003d94:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8003d98:	4618      	mov	r0, r3
 8003d9a:	f7fc fbad 	bl	80004f8 <__aeabi_f2d>
 8003d9e:	4602      	mov	r2, r0
 8003da0:	460b      	mov	r3, r1
 8003da2:	e9cd 2300 	strd	r2, r3, [sp]
 8003da6:	4a6d      	ldr	r2, [pc, #436]	@ (8003f5c <statemachine+0xe04>)
 8003da8:	210f      	movs	r1, #15
 8003daa:	4862      	ldr	r0, [pc, #392]	@ (8003f34 <statemachine+0xddc>)
 8003dac:	f014 ffca 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003db0:	2128      	movs	r1, #40	@ 0x28
 8003db2:	2020      	movs	r0, #32
 8003db4:	f7fe ff0c 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003db8:	4a5f      	ldr	r2, [pc, #380]	@ (8003f38 <statemachine+0xde0>)
 8003dba:	2301      	movs	r3, #1
 8003dbc:	ca06      	ldmia	r2, {r1, r2}
 8003dbe:	485d      	ldr	r0, [pc, #372]	@ (8003f34 <statemachine+0xddc>)
 8003dc0:	f7fe fee0 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "Accuracy(m)");
 8003dc4:	4a66      	ldr	r2, [pc, #408]	@ (8003f60 <statemachine+0xe08>)
 8003dc6:	210f      	movs	r1, #15
 8003dc8:	485a      	ldr	r0, [pc, #360]	@ (8003f34 <statemachine+0xddc>)
 8003dca:	f014 ffbb 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003dce:	2130      	movs	r1, #48	@ 0x30
 8003dd0:	2020      	movs	r0, #32
 8003dd2:	f7fe fefd 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003dd6:	4a58      	ldr	r2, [pc, #352]	@ (8003f38 <statemachine+0xde0>)
 8003dd8:	2301      	movs	r3, #1
 8003dda:	ca06      	ldmia	r2, {r1, r2}
 8003ddc:	4855      	ldr	r0, [pc, #340]	@ (8003f34 <statemachine+0xddc>)
 8003dde:	f7fe fed1 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fvACC);
 8003de2:	4b56      	ldr	r3, [pc, #344]	@ (8003f3c <statemachine+0xde4>)
 8003de4:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8003de8:	4618      	mov	r0, r3
 8003dea:	f7fc fb85 	bl	80004f8 <__aeabi_f2d>
 8003dee:	4602      	mov	r2, r0
 8003df0:	460b      	mov	r3, r1
 8003df2:	e9cd 2300 	strd	r2, r3, [sp]
 8003df6:	4a5b      	ldr	r2, [pc, #364]	@ (8003f64 <statemachine+0xe0c>)
 8003df8:	210f      	movs	r1, #15
 8003dfa:	484e      	ldr	r0, [pc, #312]	@ (8003f34 <statemachine+0xddc>)
 8003dfc:	f014 ffa2 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003e00:	2138      	movs	r1, #56	@ 0x38
 8003e02:	2020      	movs	r0, #32
 8003e04:	f7fe fee4 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e08:	4a4b      	ldr	r2, [pc, #300]	@ (8003f38 <statemachine+0xde0>)
 8003e0a:	2301      	movs	r3, #1
 8003e0c:	ca06      	ldmia	r2, {r1, r2}
 8003e0e:	4849      	ldr	r0, [pc, #292]	@ (8003f34 <statemachine+0xddc>)
 8003e10:	f7fe feb8 	bl	8002b84 <ssd1306_WriteString>

				  if(BTN_B>=1){
 8003e14:	4b4d      	ldr	r3, [pc, #308]	@ (8003f4c <statemachine+0xdf4>)
 8003e16:	681b      	ldr	r3, [r3, #0]
 8003e18:	2b00      	cmp	r3, #0
 8003e1a:	dd08      	ble.n	8003e2e <statemachine+0xcd6>
				  					posstate++;
 8003e1c:	4b4c      	ldr	r3, [pc, #304]	@ (8003f50 <statemachine+0xdf8>)
 8003e1e:	781b      	ldrb	r3, [r3, #0]
 8003e20:	3301      	adds	r3, #1
 8003e22:	b2da      	uxtb	r2, r3
 8003e24:	4b4a      	ldr	r3, [pc, #296]	@ (8003f50 <statemachine+0xdf8>)
 8003e26:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003e28:	4b48      	ldr	r3, [pc, #288]	@ (8003f4c <statemachine+0xdf4>)
 8003e2a:	2200      	movs	r2, #0
 8003e2c:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003e2e:	4b49      	ldr	r3, [pc, #292]	@ (8003f54 <statemachine+0xdfc>)
 8003e30:	681b      	ldr	r3, [r3, #0]
 8003e32:	2b00      	cmp	r3, #0
 8003e34:	f340 8136 	ble.w	80040a4 <statemachine+0xf4c>
					  posstate--;
 8003e38:	4b45      	ldr	r3, [pc, #276]	@ (8003f50 <statemachine+0xdf8>)
 8003e3a:	781b      	ldrb	r3, [r3, #0]
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	b2da      	uxtb	r2, r3
 8003e40:	4b43      	ldr	r3, [pc, #268]	@ (8003f50 <statemachine+0xdf8>)
 8003e42:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003e44:	4b43      	ldr	r3, [pc, #268]	@ (8003f54 <statemachine+0xdfc>)
 8003e46:	2200      	movs	r2, #0
 8003e48:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003e4a:	e12b      	b.n	80040a4 <statemachine+0xf4c>
			  case STATE_ALTBARO:

				  	  	  	  	  	  	bmp581_read_precise_normal(bmp581);
 8003e4c:	4b46      	ldr	r3, [pc, #280]	@ (8003f68 <statemachine+0xe10>)
 8003e4e:	681b      	ldr	r3, [r3, #0]
 8003e50:	4618      	mov	r0, r3
 8003e52:	f7fd fef1 	bl	8001c38 <bmp581_read_precise_normal>
				  						ssd1306_SetCursor(32, 32);
 8003e56:	2120      	movs	r1, #32
 8003e58:	2020      	movs	r0, #32
 8003e5a:	f7fe feb9 	bl	8002bd0 <ssd1306_SetCursor>
				  						snprintf((char *)bufferscreen,15, "baroalt:");
 8003e5e:	4a43      	ldr	r2, [pc, #268]	@ (8003f6c <statemachine+0xe14>)
 8003e60:	210f      	movs	r1, #15
 8003e62:	4834      	ldr	r0, [pc, #208]	@ (8003f34 <statemachine+0xddc>)
 8003e64:	f014 ff6e 	bl	8018d44 <sniprintf>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e68:	4a33      	ldr	r2, [pc, #204]	@ (8003f38 <statemachine+0xde0>)
 8003e6a:	2301      	movs	r3, #1
 8003e6c:	ca06      	ldmia	r2, {r1, r2}
 8003e6e:	4831      	ldr	r0, [pc, #196]	@ (8003f34 <statemachine+0xddc>)
 8003e70:	f7fe fe88 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.2lf m",bmpalt);//pas forcement utile d'afficher 7 decimales apres la virgule, 6 donne une precision au metre ce qui est le max du gps
 8003e74:	4b3e      	ldr	r3, [pc, #248]	@ (8003f70 <statemachine+0xe18>)
 8003e76:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e7a:	e9cd 2300 	strd	r2, r3, [sp]
 8003e7e:	4a3d      	ldr	r2, [pc, #244]	@ (8003f74 <statemachine+0xe1c>)
 8003e80:	210f      	movs	r1, #15
 8003e82:	482c      	ldr	r0, [pc, #176]	@ (8003f34 <statemachine+0xddc>)
 8003e84:	f014 ff5e 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 40);
 8003e88:	2128      	movs	r1, #40	@ 0x28
 8003e8a:	2020      	movs	r0, #32
 8003e8c:	f7fe fea0 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003e90:	4a29      	ldr	r2, [pc, #164]	@ (8003f38 <statemachine+0xde0>)
 8003e92:	2301      	movs	r3, #1
 8003e94:	ca06      	ldmia	r2, {r1, r2}
 8003e96:	4827      	ldr	r0, [pc, #156]	@ (8003f34 <statemachine+0xddc>)
 8003e98:	f7fe fe74 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "baropress:");
 8003e9c:	4a36      	ldr	r2, [pc, #216]	@ (8003f78 <statemachine+0xe20>)
 8003e9e:	210f      	movs	r1, #15
 8003ea0:	4824      	ldr	r0, [pc, #144]	@ (8003f34 <statemachine+0xddc>)
 8003ea2:	f014 ff4f 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 48);
 8003ea6:	2130      	movs	r1, #48	@ 0x30
 8003ea8:	2020      	movs	r0, #32
 8003eaa:	f7fe fe91 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003eae:	4a22      	ldr	r2, [pc, #136]	@ (8003f38 <statemachine+0xde0>)
 8003eb0:	2301      	movs	r3, #1
 8003eb2:	ca06      	ldmia	r2, {r1, r2}
 8003eb4:	481f      	ldr	r0, [pc, #124]	@ (8003f34 <statemachine+0xddc>)
 8003eb6:	f7fe fe65 	bl	8002b84 <ssd1306_WriteString>
				  						snprintf((char *)bufferscreen,15, "%0.3lfkPa",bmppress/1000.0);
 8003eba:	4b30      	ldr	r3, [pc, #192]	@ (8003f7c <statemachine+0xe24>)
 8003ebc:	e9d3 0100 	ldrd	r0, r1, [r3]
 8003ec0:	f04f 0200 	mov.w	r2, #0
 8003ec4:	4b2e      	ldr	r3, [pc, #184]	@ (8003f80 <statemachine+0xe28>)
 8003ec6:	f7fc fc99 	bl	80007fc <__aeabi_ddiv>
 8003eca:	4602      	mov	r2, r0
 8003ecc:	460b      	mov	r3, r1
 8003ece:	e9cd 2300 	strd	r2, r3, [sp]
 8003ed2:	4a2c      	ldr	r2, [pc, #176]	@ (8003f84 <statemachine+0xe2c>)
 8003ed4:	210f      	movs	r1, #15
 8003ed6:	4817      	ldr	r0, [pc, #92]	@ (8003f34 <statemachine+0xddc>)
 8003ed8:	f014 ff34 	bl	8018d44 <sniprintf>
				  						ssd1306_SetCursor(32, 56);
 8003edc:	2138      	movs	r1, #56	@ 0x38
 8003ede:	2020      	movs	r0, #32
 8003ee0:	f7fe fe76 	bl	8002bd0 <ssd1306_SetCursor>
				  						ssd1306_WriteString((char *)bufferscreen, Font_6x8, White);
 8003ee4:	4a14      	ldr	r2, [pc, #80]	@ (8003f38 <statemachine+0xde0>)
 8003ee6:	2301      	movs	r3, #1
 8003ee8:	ca06      	ldmia	r2, {r1, r2}
 8003eea:	4812      	ldr	r0, [pc, #72]	@ (8003f34 <statemachine+0xddc>)
 8003eec:	f7fe fe4a 	bl	8002b84 <ssd1306_WriteString>
				  						HAL_Delay(200);
 8003ef0:	20c8      	movs	r0, #200	@ 0xc8
 8003ef2:	f001 fb73 	bl	80055dc <HAL_Delay>

				  if(BTN_B>=1){
 8003ef6:	4b15      	ldr	r3, [pc, #84]	@ (8003f4c <statemachine+0xdf4>)
 8003ef8:	681b      	ldr	r3, [r3, #0]
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	dd08      	ble.n	8003f10 <statemachine+0xdb8>
				  					posstate++;
 8003efe:	4b14      	ldr	r3, [pc, #80]	@ (8003f50 <statemachine+0xdf8>)
 8003f00:	781b      	ldrb	r3, [r3, #0]
 8003f02:	3301      	adds	r3, #1
 8003f04:	b2da      	uxtb	r2, r3
 8003f06:	4b12      	ldr	r3, [pc, #72]	@ (8003f50 <statemachine+0xdf8>)
 8003f08:	701a      	strb	r2, [r3, #0]
				  					BTN_B=0;
 8003f0a:	4b10      	ldr	r3, [pc, #64]	@ (8003f4c <statemachine+0xdf4>)
 8003f0c:	2200      	movs	r2, #0
 8003f0e:	601a      	str	r2, [r3, #0]
				  				  }
				  if(BTN_B_LONG>=1){
 8003f10:	4b10      	ldr	r3, [pc, #64]	@ (8003f54 <statemachine+0xdfc>)
 8003f12:	681b      	ldr	r3, [r3, #0]
 8003f14:	2b00      	cmp	r3, #0
 8003f16:	f340 80c7 	ble.w	80040a8 <statemachine+0xf50>
					  posstate--;
 8003f1a:	4b0d      	ldr	r3, [pc, #52]	@ (8003f50 <statemachine+0xdf8>)
 8003f1c:	781b      	ldrb	r3, [r3, #0]
 8003f1e:	3b01      	subs	r3, #1
 8003f20:	b2da      	uxtb	r2, r3
 8003f22:	4b0b      	ldr	r3, [pc, #44]	@ (8003f50 <statemachine+0xdf8>)
 8003f24:	701a      	strb	r2, [r3, #0]
					BTN_B_LONG=0;
 8003f26:	4b0b      	ldr	r3, [pc, #44]	@ (8003f54 <statemachine+0xdfc>)
 8003f28:	2200      	movs	r2, #0
 8003f2a:	601a      	str	r2, [r3, #0]
				}
				  break;
 8003f2c:	e0bc      	b.n	80040a8 <statemachine+0xf50>
 8003f2e:	bf00      	nop
 8003f30:	0801e47c 	.word	0x0801e47c
 8003f34:	20000570 	.word	0x20000570
 8003f38:	2000001c 	.word	0x2000001c
 8003f3c:	200005f0 	.word	0x200005f0
 8003f40:	0801e484 	.word	0x0801e484
 8003f44:	0801e48c 	.word	0x0801e48c
 8003f48:	0801e498 	.word	0x0801e498
 8003f4c:	20000538 	.word	0x20000538
 8003f50:	200004be 	.word	0x200004be
 8003f54:	200005e0 	.word	0x200005e0
 8003f58:	0801e4a4 	.word	0x0801e4a4
 8003f5c:	0801e4b0 	.word	0x0801e4b0
 8003f60:	0801e4b8 	.word	0x0801e4b8
 8003f64:	0801e38c 	.word	0x0801e38c
 8003f68:	200005ec 	.word	0x200005ec
 8003f6c:	0801e4c4 	.word	0x0801e4c4
 8003f70:	20000408 	.word	0x20000408
 8003f74:	0801e4d0 	.word	0x0801e4d0
 8003f78:	0801e4dc 	.word	0x0801e4dc
 8003f7c:	20000400 	.word	0x20000400
 8003f80:	408f4000 	.word	0x408f4000
 8003f84:	0801e4e8 	.word	0x0801e4e8
			  case STATE_HEURE:
			  			  ssd1306_Fill(Black);
 8003f88:	2000      	movs	r0, #0
 8003f8a:	f7fe fcdf 	bl	800294c <ssd1306_Fill>

			  			  if(settimeen==0){
 8003f8e:	4b9b      	ldr	r3, [pc, #620]	@ (80041fc <statemachine+0x10a4>)
 8003f90:	681b      	ldr	r3, [r3, #0]
 8003f92:	2b00      	cmp	r3, #0
 8003f94:	d11a      	bne.n	8003fcc <statemachine+0xe74>

			  							settimeen=1;
 8003f96:	4b99      	ldr	r3, [pc, #612]	@ (80041fc <statemachine+0x10a4>)
 8003f98:	2201      	movs	r2, #1
 8003f9a:	601a      	str	r2, [r3, #0]
			  							HR=GNSSData.hour;
 8003f9c:	4b98      	ldr	r3, [pc, #608]	@ (8004200 <statemachine+0x10a8>)
 8003f9e:	f893 2074 	ldrb.w	r2, [r3, #116]	@ 0x74
 8003fa2:	4b98      	ldr	r3, [pc, #608]	@ (8004204 <statemachine+0x10ac>)
 8003fa4:	701a      	strb	r2, [r3, #0]
			  							MINUTE=GNSSData.min;
 8003fa6:	4b96      	ldr	r3, [pc, #600]	@ (8004200 <statemachine+0x10a8>)
 8003fa8:	f893 2075 	ldrb.w	r2, [r3, #117]	@ 0x75
 8003fac:	4b96      	ldr	r3, [pc, #600]	@ (8004208 <statemachine+0x10b0>)
 8003fae:	701a      	strb	r2, [r3, #0]
			  							SEC=GNSSData.sec;
 8003fb0:	4b93      	ldr	r3, [pc, #588]	@ (8004200 <statemachine+0x10a8>)
 8003fb2:	f893 2076 	ldrb.w	r2, [r3, #118]	@ 0x76
 8003fb6:	4b95      	ldr	r3, [pc, #596]	@ (800420c <statemachine+0x10b4>)
 8003fb8:	701a      	strb	r2, [r3, #0]
			  							set_time (HR, MINUTE, SEC);
 8003fba:	4b92      	ldr	r3, [pc, #584]	@ (8004204 <statemachine+0x10ac>)
 8003fbc:	781b      	ldrb	r3, [r3, #0]
 8003fbe:	4a92      	ldr	r2, [pc, #584]	@ (8004208 <statemachine+0x10b0>)
 8003fc0:	7811      	ldrb	r1, [r2, #0]
 8003fc2:	4a92      	ldr	r2, [pc, #584]	@ (800420c <statemachine+0x10b4>)
 8003fc4:	7812      	ldrb	r2, [r2, #0]
 8003fc6:	4618      	mov	r0, r3
 8003fc8:	f7fe fb02 	bl	80025d0 <set_time>



			  					  }

			  			get_time_date();
 8003fcc:	f7fe fb2e 	bl	800262c <get_time_date>


			  				  ssd1306_SetCursor(32, 32);
 8003fd0:	2120      	movs	r1, #32
 8003fd2:	2020      	movs	r0, #32
 8003fd4:	f7fe fdfc 	bl	8002bd0 <ssd1306_SetCursor>
			  				  ssd1306_WriteString("hr GMT:", Font_6x8, White);
 8003fd8:	4a8d      	ldr	r2, [pc, #564]	@ (8004210 <statemachine+0x10b8>)
 8003fda:	2301      	movs	r3, #1
 8003fdc:	ca06      	ldmia	r2, {r1, r2}
 8003fde:	488d      	ldr	r0, [pc, #564]	@ (8004214 <statemachine+0x10bc>)
 8003fe0:	f7fe fdd0 	bl	8002b84 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 42);
 8003fe4:	212a      	movs	r1, #42	@ 0x2a
 8003fe6:	2020      	movs	r0, #32
 8003fe8:	f7fe fdf2 	bl	8002bd0 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d:%02d",HR,MINUTE);
 8003fec:	4b85      	ldr	r3, [pc, #532]	@ (8004204 <statemachine+0x10ac>)
 8003fee:	781b      	ldrb	r3, [r3, #0]
 8003ff0:	461a      	mov	r2, r3
 8003ff2:	4b85      	ldr	r3, [pc, #532]	@ (8004208 <statemachine+0x10b0>)
 8003ff4:	781b      	ldrb	r3, [r3, #0]
 8003ff6:	9300      	str	r3, [sp, #0]
 8003ff8:	4613      	mov	r3, r2
 8003ffa:	4a87      	ldr	r2, [pc, #540]	@ (8004218 <statemachine+0x10c0>)
 8003ffc:	210f      	movs	r1, #15
 8003ffe:	4887      	ldr	r0, [pc, #540]	@ (800421c <statemachine+0x10c4>)
 8004000:	f014 fea0 	bl	8018d44 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004004:	4a86      	ldr	r2, [pc, #536]	@ (8004220 <statemachine+0x10c8>)
 8004006:	2301      	movs	r3, #1
 8004008:	ca06      	ldmia	r2, {r1, r2}
 800400a:	4884      	ldr	r0, [pc, #528]	@ (800421c <statemachine+0x10c4>)
 800400c:	f7fe fdba 	bl	8002b84 <ssd1306_WriteString>
			  				ssd1306_SetCursor(32, 52);
 8004010:	2134      	movs	r1, #52	@ 0x34
 8004012:	2020      	movs	r0, #32
 8004014:	f7fe fddc 	bl	8002bd0 <ssd1306_SetCursor>
			  				snprintf((char *)bufferscreen,15, "%02d sec",SEC);
 8004018:	4b7c      	ldr	r3, [pc, #496]	@ (800420c <statemachine+0x10b4>)
 800401a:	781b      	ldrb	r3, [r3, #0]
 800401c:	4a81      	ldr	r2, [pc, #516]	@ (8004224 <statemachine+0x10cc>)
 800401e:	210f      	movs	r1, #15
 8004020:	487e      	ldr	r0, [pc, #504]	@ (800421c <statemachine+0x10c4>)
 8004022:	f014 fe8f 	bl	8018d44 <sniprintf>
			  				ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004026:	4a7e      	ldr	r2, [pc, #504]	@ (8004220 <statemachine+0x10c8>)
 8004028:	2301      	movs	r3, #1
 800402a:	ca06      	ldmia	r2, {r1, r2}
 800402c:	487b      	ldr	r0, [pc, #492]	@ (800421c <statemachine+0x10c4>)
 800402e:	f7fe fda9 	bl	8002b84 <ssd1306_WriteString>
			  				if(BTN_B>=1){
 8004032:	4b7d      	ldr	r3, [pc, #500]	@ (8004228 <statemachine+0x10d0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	2b00      	cmp	r3, #0
 8004038:	dd20      	ble.n	800407c <statemachine+0xf24>
			  					posstate--;
 800403a:	4b7c      	ldr	r3, [pc, #496]	@ (800422c <statemachine+0x10d4>)
 800403c:	781b      	ldrb	r3, [r3, #0]
 800403e:	3b01      	subs	r3, #1
 8004040:	b2da      	uxtb	r2, r3
 8004042:	4b7a      	ldr	r3, [pc, #488]	@ (800422c <statemachine+0x10d4>)
 8004044:	701a      	strb	r2, [r3, #0]
			  				//	posstate--;
			  					posstate--;
 8004046:	4b79      	ldr	r3, [pc, #484]	@ (800422c <statemachine+0x10d4>)
 8004048:	781b      	ldrb	r3, [r3, #0]
 800404a:	3b01      	subs	r3, #1
 800404c:	b2da      	uxtb	r2, r3
 800404e:	4b77      	ldr	r3, [pc, #476]	@ (800422c <statemachine+0x10d4>)
 8004050:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 8004052:	4b76      	ldr	r3, [pc, #472]	@ (800422c <statemachine+0x10d4>)
 8004054:	781b      	ldrb	r3, [r3, #0]
 8004056:	3b01      	subs	r3, #1
 8004058:	b2da      	uxtb	r2, r3
 800405a:	4b74      	ldr	r3, [pc, #464]	@ (800422c <statemachine+0x10d4>)
 800405c:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 800405e:	4b73      	ldr	r3, [pc, #460]	@ (800422c <statemachine+0x10d4>)
 8004060:	781b      	ldrb	r3, [r3, #0]
 8004062:	3b01      	subs	r3, #1
 8004064:	b2da      	uxtb	r2, r3
 8004066:	4b71      	ldr	r3, [pc, #452]	@ (800422c <statemachine+0x10d4>)
 8004068:	701a      	strb	r2, [r3, #0]
			  					posstate--;
 800406a:	4b70      	ldr	r3, [pc, #448]	@ (800422c <statemachine+0x10d4>)
 800406c:	781b      	ldrb	r3, [r3, #0]
 800406e:	3b01      	subs	r3, #1
 8004070:	b2da      	uxtb	r2, r3
 8004072:	4b6e      	ldr	r3, [pc, #440]	@ (800422c <statemachine+0x10d4>)
 8004074:	701a      	strb	r2, [r3, #0]
			  					BTN_B=0;
 8004076:	4b6c      	ldr	r3, [pc, #432]	@ (8004228 <statemachine+0x10d0>)
 8004078:	2200      	movs	r2, #0
 800407a:	601a      	str	r2, [r3, #0]
			  				}
			  				if(BTN_B_LONG>=1){
 800407c:	4b6c      	ldr	r3, [pc, #432]	@ (8004230 <statemachine+0x10d8>)
 800407e:	681b      	ldr	r3, [r3, #0]
 8004080:	2b00      	cmp	r3, #0
 8004082:	dd13      	ble.n	80040ac <statemachine+0xf54>
			  							  					posstate--;
 8004084:	4b69      	ldr	r3, [pc, #420]	@ (800422c <statemachine+0x10d4>)
 8004086:	781b      	ldrb	r3, [r3, #0]
 8004088:	3b01      	subs	r3, #1
 800408a:	b2da      	uxtb	r2, r3
 800408c:	4b67      	ldr	r3, [pc, #412]	@ (800422c <statemachine+0x10d4>)
 800408e:	701a      	strb	r2, [r3, #0]
			  							  					BTN_B_LONG=0;
 8004090:	4b67      	ldr	r3, [pc, #412]	@ (8004230 <statemachine+0x10d8>)
 8004092:	2200      	movs	r2, #0
 8004094:	601a      	str	r2, [r3, #0]
			  							  				}
			  			break;
 8004096:	e009      	b.n	80040ac <statemachine+0xf54>
				  break;
 8004098:	bf00      	nop
 800409a:	e008      	b.n	80040ae <statemachine+0xf56>
				  break;
 800409c:	bf00      	nop
 800409e:	e006      	b.n	80040ae <statemachine+0xf56>
			  				  break;
 80040a0:	bf00      	nop
 80040a2:	e004      	b.n	80040ae <statemachine+0xf56>
				  break;
 80040a4:	bf00      	nop
 80040a6:	e002      	b.n	80040ae <statemachine+0xf56>
				  break;
 80040a8:	bf00      	nop
 80040aa:	e000      	b.n	80040ae <statemachine+0xf56>
			  			break;
 80040ac:	bf00      	nop
			  }

					if(BTN_A>=1){
 80040ae:	4b61      	ldr	r3, [pc, #388]	@ (8004234 <statemachine+0x10dc>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	2b00      	cmp	r3, #0
 80040b4:	dd0b      	ble.n	80040ce <statemachine+0xf76>
							state++;
 80040b6:	4b60      	ldr	r3, [pc, #384]	@ (8004238 <statemachine+0x10e0>)
 80040b8:	781b      	ldrb	r3, [r3, #0]
 80040ba:	3301      	adds	r3, #1
 80040bc:	b2da      	uxtb	r2, r3
 80040be:	4b5e      	ldr	r3, [pc, #376]	@ (8004238 <statemachine+0x10e0>)
 80040c0:	701a      	strb	r2, [r3, #0]
							BTN_A=0;
 80040c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004234 <statemachine+0x10dc>)
 80040c4:	2200      	movs	r2, #0
 80040c6:	601a      	str	r2, [r3, #0]
							BTN_B=0;
 80040c8:	4b57      	ldr	r3, [pc, #348]	@ (8004228 <statemachine+0x10d0>)
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]


						}
					if(BTN_A_LONG>=1){
 80040ce:	4b5b      	ldr	r3, [pc, #364]	@ (800423c <statemachine+0x10e4>)
 80040d0:	681b      	ldr	r3, [r3, #0]
 80040d2:	2b00      	cmp	r3, #0
 80040d4:	f340 8431 	ble.w	800493a <statemachine+0x17e2>
									 									 									  			 	state--;
 80040d8:	4b57      	ldr	r3, [pc, #348]	@ (8004238 <statemachine+0x10e0>)
 80040da:	781b      	ldrb	r3, [r3, #0]
 80040dc:	3b01      	subs	r3, #1
 80040de:	b2da      	uxtb	r2, r3
 80040e0:	4b55      	ldr	r3, [pc, #340]	@ (8004238 <statemachine+0x10e0>)
 80040e2:	701a      	strb	r2, [r3, #0]
									 									 									  			 	BTN_A=0;
 80040e4:	4b53      	ldr	r3, [pc, #332]	@ (8004234 <statemachine+0x10dc>)
 80040e6:	2200      	movs	r2, #0
 80040e8:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_B=0;
 80040ea:	4b4f      	ldr	r3, [pc, #316]	@ (8004228 <statemachine+0x10d0>)
 80040ec:	2200      	movs	r2, #0
 80040ee:	601a      	str	r2, [r3, #0]
									 									 									  			 	BTN_A_LONG=0;
 80040f0:	4b52      	ldr	r3, [pc, #328]	@ (800423c <statemachine+0x10e4>)
 80040f2:	2200      	movs	r2, #0
 80040f4:	601a      	str	r2, [r3, #0]
									 									 									  	}
			  break;
 80040f6:	f000 bc20 	b.w	800493a <statemachine+0x17e2>
		  case STATE_CHRONOMETER:

			  ssd1306_Fill(Black);
 80040fa:	2000      	movs	r0, #0
 80040fc:	f7fe fc26 	bl	800294c <ssd1306_Fill>
			  ssd1306_SetCursor(32, 32);
 8004100:	2120      	movs	r1, #32
 8004102:	2020      	movs	r0, #32
 8004104:	f7fe fd64 	bl	8002bd0 <ssd1306_SetCursor>
			  ssd1306_WriteString("chrono", Font_6x8, White);
 8004108:	4a41      	ldr	r2, [pc, #260]	@ (8004210 <statemachine+0x10b8>)
 800410a:	2301      	movs	r3, #1
 800410c:	ca06      	ldmia	r2, {r1, r2}
 800410e:	484c      	ldr	r0, [pc, #304]	@ (8004240 <statemachine+0x10e8>)
 8004110:	f7fe fd38 	bl	8002b84 <ssd1306_WriteString>
			  ssd1306_SetCursor(32,40);
 8004114:	2128      	movs	r1, #40	@ 0x28
 8004116:	2020      	movs	r0, #32
 8004118:	f7fe fd5a 	bl	8002bd0 <ssd1306_SetCursor>

			  switch(chronostate){
 800411c:	4b49      	ldr	r3, [pc, #292]	@ (8004244 <statemachine+0x10ec>)
 800411e:	781b      	ldrb	r3, [r3, #0]
 8004120:	2b02      	cmp	r3, #2
 8004122:	d03c      	beq.n	800419e <statemachine+0x1046>
 8004124:	2b02      	cmp	r3, #2
 8004126:	f300 809e 	bgt.w	8004266 <statemachine+0x110e>
 800412a:	2b00      	cmp	r3, #0
 800412c:	d002      	beq.n	8004134 <statemachine+0xfdc>
 800412e:	2b01      	cmp	r3, #1
 8004130:	d01d      	beq.n	800416e <statemachine+0x1016>
 8004132:	e098      	b.n	8004266 <statemachine+0x110e>
			  case STATE_RESET:
				  min=0;
 8004134:	4b44      	ldr	r3, [pc, #272]	@ (8004248 <statemachine+0x10f0>)
 8004136:	f04f 0200 	mov.w	r2, #0
 800413a:	601a      	str	r2, [r3, #0]
				  seconde=0;
 800413c:	4b43      	ldr	r3, [pc, #268]	@ (800424c <statemachine+0x10f4>)
 800413e:	f04f 0200 	mov.w	r2, #0
 8004142:	601a      	str	r2, [r3, #0]
				  calctime=0;
 8004144:	4b42      	ldr	r3, [pc, #264]	@ (8004250 <statemachine+0x10f8>)
 8004146:	2200      	movs	r2, #0
 8004148:	601a      	str	r2, [r3, #0]

				  	 if(BTN_B>=1){
 800414a:	4b37      	ldr	r3, [pc, #220]	@ (8004228 <statemachine+0x10d0>)
 800414c:	681b      	ldr	r3, [r3, #0]
 800414e:	2b00      	cmp	r3, #0
 8004150:	dd51      	ble.n	80041f6 <statemachine+0x109e>
				  		chronostate++;
 8004152:	4b3c      	ldr	r3, [pc, #240]	@ (8004244 <statemachine+0x10ec>)
 8004154:	781b      	ldrb	r3, [r3, #0]
 8004156:	3301      	adds	r3, #1
 8004158:	b2da      	uxtb	r2, r3
 800415a:	4b3a      	ldr	r3, [pc, #232]	@ (8004244 <statemachine+0x10ec>)
 800415c:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 800415e:	4b32      	ldr	r3, [pc, #200]	@ (8004228 <statemachine+0x10d0>)
 8004160:	2200      	movs	r2, #0
 8004162:	601a      	str	r2, [r3, #0]
				  		starttime=uwTick;
 8004164:	4b3b      	ldr	r3, [pc, #236]	@ (8004254 <statemachine+0x10fc>)
 8004166:	681b      	ldr	r3, [r3, #0]
 8004168:	4a3b      	ldr	r2, [pc, #236]	@ (8004258 <statemachine+0x1100>)
 800416a:	6013      	str	r3, [r2, #0]

				  }


				  break;
 800416c:	e043      	b.n	80041f6 <statemachine+0x109e>
			  case STATE_RUN:
				  calctime=uwTick-starttime+timehandler;
 800416e:	4b39      	ldr	r3, [pc, #228]	@ (8004254 <statemachine+0x10fc>)
 8004170:	681a      	ldr	r2, [r3, #0]
 8004172:	4b39      	ldr	r3, [pc, #228]	@ (8004258 <statemachine+0x1100>)
 8004174:	681b      	ldr	r3, [r3, #0]
 8004176:	1ad2      	subs	r2, r2, r3
 8004178:	4b38      	ldr	r3, [pc, #224]	@ (800425c <statemachine+0x1104>)
 800417a:	681b      	ldr	r3, [r3, #0]
 800417c:	4413      	add	r3, r2
 800417e:	4a34      	ldr	r2, [pc, #208]	@ (8004250 <statemachine+0x10f8>)
 8004180:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 8004182:	4b29      	ldr	r3, [pc, #164]	@ (8004228 <statemachine+0x10d0>)
 8004184:	681b      	ldr	r3, [r3, #0]
 8004186:	2b00      	cmp	r3, #0
 8004188:	dd6a      	ble.n	8004260 <statemachine+0x1108>
				  		chronostate++;
 800418a:	4b2e      	ldr	r3, [pc, #184]	@ (8004244 <statemachine+0x10ec>)
 800418c:	781b      	ldrb	r3, [r3, #0]
 800418e:	3301      	adds	r3, #1
 8004190:	b2da      	uxtb	r2, r3
 8004192:	4b2c      	ldr	r3, [pc, #176]	@ (8004244 <statemachine+0x10ec>)
 8004194:	701a      	strb	r2, [r3, #0]
				  		BTN_B=0;
 8004196:	4b24      	ldr	r3, [pc, #144]	@ (8004228 <statemachine+0x10d0>)
 8004198:	2200      	movs	r2, #0
 800419a:	601a      	str	r2, [r3, #0]
			  }


				  break;
 800419c:	e060      	b.n	8004260 <statemachine+0x1108>
			  case STATE_PAUSE:
				  timehandler=calctime;
 800419e:	4b2c      	ldr	r3, [pc, #176]	@ (8004250 <statemachine+0x10f8>)
 80041a0:	681b      	ldr	r3, [r3, #0]
 80041a2:	4a2e      	ldr	r2, [pc, #184]	@ (800425c <statemachine+0x1104>)
 80041a4:	6013      	str	r3, [r2, #0]

				  if(BTN_B>=1){
 80041a6:	4b20      	ldr	r3, [pc, #128]	@ (8004228 <statemachine+0x10d0>)
 80041a8:	681b      	ldr	r3, [r3, #0]
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	dd0c      	ble.n	80041c8 <statemachine+0x1070>
				  			chronostate--;
 80041ae:	4b25      	ldr	r3, [pc, #148]	@ (8004244 <statemachine+0x10ec>)
 80041b0:	781b      	ldrb	r3, [r3, #0]
 80041b2:	3b01      	subs	r3, #1
 80041b4:	b2da      	uxtb	r2, r3
 80041b6:	4b23      	ldr	r3, [pc, #140]	@ (8004244 <statemachine+0x10ec>)
 80041b8:	701a      	strb	r2, [r3, #0]
				  			BTN_B=0;
 80041ba:	4b1b      	ldr	r3, [pc, #108]	@ (8004228 <statemachine+0x10d0>)
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
				  			starttime=uwTick;
 80041c0:	4b24      	ldr	r3, [pc, #144]	@ (8004254 <statemachine+0x10fc>)
 80041c2:	681b      	ldr	r3, [r3, #0]
 80041c4:	4a24      	ldr	r2, [pc, #144]	@ (8004258 <statemachine+0x1100>)
 80041c6:	6013      	str	r3, [r2, #0]

			 }
				  if(BTN_B_LONG>=1){
 80041c8:	4b19      	ldr	r3, [pc, #100]	@ (8004230 <statemachine+0x10d8>)
 80041ca:	681b      	ldr	r3, [r3, #0]
 80041cc:	2b00      	cmp	r3, #0
 80041ce:	dd49      	ble.n	8004264 <statemachine+0x110c>
				  				  	chronostate--;
 80041d0:	4b1c      	ldr	r3, [pc, #112]	@ (8004244 <statemachine+0x10ec>)
 80041d2:	781b      	ldrb	r3, [r3, #0]
 80041d4:	3b01      	subs	r3, #1
 80041d6:	b2da      	uxtb	r2, r3
 80041d8:	4b1a      	ldr	r3, [pc, #104]	@ (8004244 <statemachine+0x10ec>)
 80041da:	701a      	strb	r2, [r3, #0]
				  				  	chronostate--;
 80041dc:	4b19      	ldr	r3, [pc, #100]	@ (8004244 <statemachine+0x10ec>)
 80041de:	781b      	ldrb	r3, [r3, #0]
 80041e0:	3b01      	subs	r3, #1
 80041e2:	b2da      	uxtb	r2, r3
 80041e4:	4b17      	ldr	r3, [pc, #92]	@ (8004244 <statemachine+0x10ec>)
 80041e6:	701a      	strb	r2, [r3, #0]
				  				  	BTN_B_LONG=0;
 80041e8:	4b11      	ldr	r3, [pc, #68]	@ (8004230 <statemachine+0x10d8>)
 80041ea:	2200      	movs	r2, #0
 80041ec:	601a      	str	r2, [r3, #0]
				  				  	timehandler=0;
 80041ee:	4b1b      	ldr	r3, [pc, #108]	@ (800425c <statemachine+0x1104>)
 80041f0:	2200      	movs	r2, #0
 80041f2:	601a      	str	r2, [r3, #0]
				  			 }


				  break;
 80041f4:	e036      	b.n	8004264 <statemachine+0x110c>
				  break;
 80041f6:	bf00      	nop
 80041f8:	e035      	b.n	8004266 <statemachine+0x110e>
 80041fa:	bf00      	nop
 80041fc:	200005dc 	.word	0x200005dc
 8004200:	200005f0 	.word	0x200005f0
 8004204:	200005d9 	.word	0x200005d9
 8004208:	200005da 	.word	0x200005da
 800420c:	200005d8 	.word	0x200005d8
 8004210:	2000001c 	.word	0x2000001c
 8004214:	0801e4f4 	.word	0x0801e4f4
 8004218:	0801e4fc 	.word	0x0801e4fc
 800421c:	20000570 	.word	0x20000570
 8004220:	20000024 	.word	0x20000024
 8004224:	0801e508 	.word	0x0801e508
 8004228:	20000538 	.word	0x20000538
 800422c:	200004be 	.word	0x200004be
 8004230:	200005e0 	.word	0x200005e0
 8004234:	20000534 	.word	0x20000534
 8004238:	200004bc 	.word	0x200004bc
 800423c:	200005e4 	.word	0x200005e4
 8004240:	0801e514 	.word	0x0801e514
 8004244:	200004bf 	.word	0x200004bf
 8004248:	200005ac 	.word	0x200005ac
 800424c:	200005a8 	.word	0x200005a8
 8004250:	200005b4 	.word	0x200005b4
 8004254:	20000d58 	.word	0x20000d58
 8004258:	200005b0 	.word	0x200005b0
 800425c:	200005b8 	.word	0x200005b8
				  break;
 8004260:	bf00      	nop
 8004262:	e000      	b.n	8004266 <statemachine+0x110e>
				  break;
 8004264:	bf00      	nop
			  }

			  min=floor((float) calctime/60000);
 8004266:	4b8c      	ldr	r3, [pc, #560]	@ (8004498 <statemachine+0x1340>)
 8004268:	681b      	ldr	r3, [r3, #0]
 800426a:	ee07 3a90 	vmov	s15, r3
 800426e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004272:	ed9f 7a8a 	vldr	s14, [pc, #552]	@ 800449c <statemachine+0x1344>
 8004276:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800427a:	ee16 0a90 	vmov	r0, s13
 800427e:	f7fc f93b 	bl	80004f8 <__aeabi_f2d>
 8004282:	4602      	mov	r2, r0
 8004284:	460b      	mov	r3, r1
 8004286:	ec43 2b10 	vmov	d0, r2, r3
 800428a:	f018 fb6d 	bl	801c968 <floor>
 800428e:	ec53 2b10 	vmov	r2, r3, d0
 8004292:	4610      	mov	r0, r2
 8004294:	4619      	mov	r1, r3
 8004296:	f7fc fc7f 	bl	8000b98 <__aeabi_d2f>
 800429a:	4603      	mov	r3, r0
 800429c:	4a80      	ldr	r2, [pc, #512]	@ (80044a0 <statemachine+0x1348>)
 800429e:	6013      	str	r3, [r2, #0]
			  seconde=(float) ((calctime-(min*60000))/1000);
 80042a0:	4b7d      	ldr	r3, [pc, #500]	@ (8004498 <statemachine+0x1340>)
 80042a2:	681b      	ldr	r3, [r3, #0]
 80042a4:	ee07 3a90 	vmov	s15, r3
 80042a8:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 80042ac:	4b7c      	ldr	r3, [pc, #496]	@ (80044a0 <statemachine+0x1348>)
 80042ae:	edd3 7a00 	vldr	s15, [r3]
 80042b2:	eddf 6a7a 	vldr	s13, [pc, #488]	@ 800449c <statemachine+0x1344>
 80042b6:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80042ba:	ee37 7a67 	vsub.f32	s14, s14, s15
 80042be:	eddf 6a79 	vldr	s13, [pc, #484]	@ 80044a4 <statemachine+0x134c>
 80042c2:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80042c6:	4b78      	ldr	r3, [pc, #480]	@ (80044a8 <statemachine+0x1350>)
 80042c8:	edc3 7a00 	vstr	s15, [r3]
			  snprintf((char *)bufferscreen,15, "%0.0fmin",min);
 80042cc:	4b74      	ldr	r3, [pc, #464]	@ (80044a0 <statemachine+0x1348>)
 80042ce:	681b      	ldr	r3, [r3, #0]
 80042d0:	4618      	mov	r0, r3
 80042d2:	f7fc f911 	bl	80004f8 <__aeabi_f2d>
 80042d6:	4602      	mov	r2, r0
 80042d8:	460b      	mov	r3, r1
 80042da:	e9cd 2300 	strd	r2, r3, [sp]
 80042de:	4a73      	ldr	r2, [pc, #460]	@ (80044ac <statemachine+0x1354>)
 80042e0:	210f      	movs	r1, #15
 80042e2:	4873      	ldr	r0, [pc, #460]	@ (80044b0 <statemachine+0x1358>)
 80042e4:	f014 fd2e 	bl	8018d44 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 80042e8:	4a72      	ldr	r2, [pc, #456]	@ (80044b4 <statemachine+0x135c>)
 80042ea:	2301      	movs	r3, #1
 80042ec:	ca06      	ldmia	r2, {r1, r2}
 80042ee:	4870      	ldr	r0, [pc, #448]	@ (80044b0 <statemachine+0x1358>)
 80042f0:	f7fe fc48 	bl	8002b84 <ssd1306_WriteString>
			  ssd1306_SetCursor(32, 50);
 80042f4:	2132      	movs	r1, #50	@ 0x32
 80042f6:	2020      	movs	r0, #32
 80042f8:	f7fe fc6a 	bl	8002bd0 <ssd1306_SetCursor>
			  snprintf((char *)bufferscreen,15, "%0.3fs",seconde);
 80042fc:	4b6a      	ldr	r3, [pc, #424]	@ (80044a8 <statemachine+0x1350>)
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	4618      	mov	r0, r3
 8004302:	f7fc f8f9 	bl	80004f8 <__aeabi_f2d>
 8004306:	4602      	mov	r2, r0
 8004308:	460b      	mov	r3, r1
 800430a:	e9cd 2300 	strd	r2, r3, [sp]
 800430e:	4a6a      	ldr	r2, [pc, #424]	@ (80044b8 <statemachine+0x1360>)
 8004310:	210f      	movs	r1, #15
 8004312:	4867      	ldr	r0, [pc, #412]	@ (80044b0 <statemachine+0x1358>)
 8004314:	f014 fd16 	bl	8018d44 <sniprintf>
			  ssd1306_WriteString((char *)bufferscreen, Font_7x10, White);
 8004318:	4a66      	ldr	r2, [pc, #408]	@ (80044b4 <statemachine+0x135c>)
 800431a:	2301      	movs	r3, #1
 800431c:	ca06      	ldmia	r2, {r1, r2}
 800431e:	4864      	ldr	r0, [pc, #400]	@ (80044b0 <statemachine+0x1358>)
 8004320:	f7fe fc30 	bl	8002b84 <ssd1306_WriteString>


			  if(BTN_A>=1){
 8004324:	4b65      	ldr	r3, [pc, #404]	@ (80044bc <statemachine+0x1364>)
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	2b00      	cmp	r3, #0
 800432a:	dd0b      	ble.n	8004344 <statemachine+0x11ec>
			 	state++;
 800432c:	4b64      	ldr	r3, [pc, #400]	@ (80044c0 <statemachine+0x1368>)
 800432e:	781b      	ldrb	r3, [r3, #0]
 8004330:	3301      	adds	r3, #1
 8004332:	b2da      	uxtb	r2, r3
 8004334:	4b62      	ldr	r3, [pc, #392]	@ (80044c0 <statemachine+0x1368>)
 8004336:	701a      	strb	r2, [r3, #0]
			 	BTN_A=0;
 8004338:	4b60      	ldr	r3, [pc, #384]	@ (80044bc <statemachine+0x1364>)
 800433a:	2200      	movs	r2, #0
 800433c:	601a      	str	r2, [r3, #0]
			 	BTN_B=0;
 800433e:	4b61      	ldr	r3, [pc, #388]	@ (80044c4 <statemachine+0x136c>)
 8004340:	2200      	movs	r2, #0
 8004342:	601a      	str	r2, [r3, #0]


	}
			  if(BTN_A_LONG>=1){
 8004344:	4b60      	ldr	r3, [pc, #384]	@ (80044c8 <statemachine+0x1370>)
 8004346:	681b      	ldr	r3, [r3, #0]
 8004348:	2b00      	cmp	r3, #0
 800434a:	f340 82f8 	ble.w	800493e <statemachine+0x17e6>
			  				 									 									  			 	state--;
 800434e:	4b5c      	ldr	r3, [pc, #368]	@ (80044c0 <statemachine+0x1368>)
 8004350:	781b      	ldrb	r3, [r3, #0]
 8004352:	3b01      	subs	r3, #1
 8004354:	b2da      	uxtb	r2, r3
 8004356:	4b5a      	ldr	r3, [pc, #360]	@ (80044c0 <statemachine+0x1368>)
 8004358:	701a      	strb	r2, [r3, #0]
			  				 									 									  			 	BTN_A=0;
 800435a:	4b58      	ldr	r3, [pc, #352]	@ (80044bc <statemachine+0x1364>)
 800435c:	2200      	movs	r2, #0
 800435e:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_B=0;
 8004360:	4b58      	ldr	r3, [pc, #352]	@ (80044c4 <statemachine+0x136c>)
 8004362:	2200      	movs	r2, #0
 8004364:	601a      	str	r2, [r3, #0]
			  				 									 									  			 	BTN_A_LONG=0;
 8004366:	4b58      	ldr	r3, [pc, #352]	@ (80044c8 <statemachine+0x1370>)
 8004368:	2200      	movs	r2, #0
 800436a:	601a      	str	r2, [r3, #0]
			  				 									 									  	}
			  break;
 800436c:	e2e7      	b.n	800493e <statemachine+0x17e6>
				  case STATE_ACCEL:
					  ssd1306_Fill(Black);
 800436e:	2000      	movs	r0, #0
 8004370:	f7fe faec 	bl	800294c <ssd1306_Fill>
					  ssd1306_SetCursor(32,32);
 8004374:	2120      	movs	r1, #32
 8004376:	2020      	movs	r0, #32
 8004378:	f7fe fc2a 	bl	8002bd0 <ssd1306_SetCursor>
					  ssd1306_WriteString("0-100",Font_6x8,White);
 800437c:	4a53      	ldr	r2, [pc, #332]	@ (80044cc <statemachine+0x1374>)
 800437e:	2301      	movs	r3, #1
 8004380:	ca06      	ldmia	r2, {r1, r2}
 8004382:	4853      	ldr	r0, [pc, #332]	@ (80044d0 <statemachine+0x1378>)
 8004384:	f7fe fbfe 	bl	8002b84 <ssd1306_WriteString>


					  switch(accelstate){
 8004388:	4b52      	ldr	r3, [pc, #328]	@ (80044d4 <statemachine+0x137c>)
 800438a:	781b      	ldrb	r3, [r3, #0]
 800438c:	2b04      	cmp	r3, #4
 800438e:	f200 82d8 	bhi.w	8004942 <statemachine+0x17ea>
 8004392:	a201      	add	r2, pc, #4	@ (adr r2, 8004398 <statemachine+0x1240>)
 8004394:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004398:	080043ad 	.word	0x080043ad
 800439c:	08004445 	.word	0x08004445
 80043a0:	08004565 	.word	0x08004565
 80043a4:	08004625 	.word	0x08004625
 80043a8:	080047dd 	.word	0x080047dd
					  case WAITFORGPS:
						  ssd1306_SetCursor(32,40);
 80043ac:	2128      	movs	r1, #40	@ 0x28
 80043ae:	2020      	movs	r0, #32
 80043b0:	f7fe fc0e 	bl	8002bd0 <ssd1306_SetCursor>
						  ssd1306_WriteString("GPS fix",Font_7x10,White);
 80043b4:	4a3f      	ldr	r2, [pc, #252]	@ (80044b4 <statemachine+0x135c>)
 80043b6:	2301      	movs	r3, #1
 80043b8:	ca06      	ldmia	r2, {r1, r2}
 80043ba:	4847      	ldr	r0, [pc, #284]	@ (80044d8 <statemachine+0x1380>)
 80043bc:	f7fe fbe2 	bl	8002b84 <ssd1306_WriteString>
						  if(GNSSData.fixType>=2){
 80043c0:	4b46      	ldr	r3, [pc, #280]	@ (80044dc <statemachine+0x1384>)
 80043c2:	f893 3077 	ldrb.w	r3, [r3, #119]	@ 0x77
 80043c6:	2b01      	cmp	r3, #1
 80043c8:	d905      	bls.n	80043d6 <statemachine+0x127e>
							  accelstate++;
 80043ca:	4b42      	ldr	r3, [pc, #264]	@ (80044d4 <statemachine+0x137c>)
 80043cc:	781b      	ldrb	r3, [r3, #0]
 80043ce:	3301      	adds	r3, #1
 80043d0:	b2da      	uxtb	r2, r3
 80043d2:	4b40      	ldr	r3, [pc, #256]	@ (80044d4 <statemachine+0x137c>)
 80043d4:	701a      	strb	r2, [r3, #0]
						  }
						  if(BTN_A>=1){
 80043d6:	4b39      	ldr	r3, [pc, #228]	@ (80044bc <statemachine+0x1364>)
 80043d8:	681b      	ldr	r3, [r3, #0]
 80043da:	2b00      	cmp	r3, #0
 80043dc:	dd1d      	ble.n	800441a <statemachine+0x12c2>
						  	state--;
 80043de:	4b38      	ldr	r3, [pc, #224]	@ (80044c0 <statemachine+0x1368>)
 80043e0:	781b      	ldrb	r3, [r3, #0]
 80043e2:	3b01      	subs	r3, #1
 80043e4:	b2da      	uxtb	r2, r3
 80043e6:	4b36      	ldr	r3, [pc, #216]	@ (80044c0 <statemachine+0x1368>)
 80043e8:	701a      	strb	r2, [r3, #0]
						  	state--;
 80043ea:	4b35      	ldr	r3, [pc, #212]	@ (80044c0 <statemachine+0x1368>)
 80043ec:	781b      	ldrb	r3, [r3, #0]
 80043ee:	3b01      	subs	r3, #1
 80043f0:	b2da      	uxtb	r2, r3
 80043f2:	4b33      	ldr	r3, [pc, #204]	@ (80044c0 <statemachine+0x1368>)
 80043f4:	701a      	strb	r2, [r3, #0]
						  	state--;
 80043f6:	4b32      	ldr	r3, [pc, #200]	@ (80044c0 <statemachine+0x1368>)
 80043f8:	781b      	ldrb	r3, [r3, #0]
 80043fa:	3b01      	subs	r3, #1
 80043fc:	b2da      	uxtb	r2, r3
 80043fe:	4b30      	ldr	r3, [pc, #192]	@ (80044c0 <statemachine+0x1368>)
 8004400:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004402:	4b2f      	ldr	r3, [pc, #188]	@ (80044c0 <statemachine+0x1368>)
 8004404:	781b      	ldrb	r3, [r3, #0]
 8004406:	3b01      	subs	r3, #1
 8004408:	b2da      	uxtb	r2, r3
 800440a:	4b2d      	ldr	r3, [pc, #180]	@ (80044c0 <statemachine+0x1368>)
 800440c:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 800440e:	4b2b      	ldr	r3, [pc, #172]	@ (80044bc <statemachine+0x1364>)
 8004410:	2200      	movs	r2, #0
 8004412:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 8004414:	4b2b      	ldr	r3, [pc, #172]	@ (80044c4 <statemachine+0x136c>)
 8004416:	2200      	movs	r2, #0
 8004418:	601a      	str	r2, [r3, #0]
						  }

		 					if(BTN_A_LONG>=1){
 800441a:	4b2b      	ldr	r3, [pc, #172]	@ (80044c8 <statemachine+0x1370>)
 800441c:	681b      	ldr	r3, [r3, #0]
 800441e:	2b00      	cmp	r3, #0
 8004420:	f340 827d 	ble.w	800491e <statemachine+0x17c6>
			 								state--;
 8004424:	4b26      	ldr	r3, [pc, #152]	@ (80044c0 <statemachine+0x1368>)
 8004426:	781b      	ldrb	r3, [r3, #0]
 8004428:	3b01      	subs	r3, #1
 800442a:	b2da      	uxtb	r2, r3
 800442c:	4b24      	ldr	r3, [pc, #144]	@ (80044c0 <statemachine+0x1368>)
 800442e:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 8004430:	4b22      	ldr	r3, [pc, #136]	@ (80044bc <statemachine+0x1364>)
 8004432:	2200      	movs	r2, #0
 8004434:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 8004436:	4b23      	ldr	r3, [pc, #140]	@ (80044c4 <statemachine+0x136c>)
 8004438:	2200      	movs	r2, #0
 800443a:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 800443c:	4b22      	ldr	r3, [pc, #136]	@ (80044c8 <statemachine+0x1370>)
 800443e:	2200      	movs	r2, #0
 8004440:	601a      	str	r2, [r3, #0]
			 					}
						  break;
 8004442:	e26c      	b.n	800491e <statemachine+0x17c6>
					  case WAITFORPUSH:

						  timecounter++;
 8004444:	4b26      	ldr	r3, [pc, #152]	@ (80044e0 <statemachine+0x1388>)
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	3301      	adds	r3, #1
 800444a:	4a25      	ldr	r2, [pc, #148]	@ (80044e0 <statemachine+0x1388>)
 800444c:	6013      	str	r3, [r2, #0]
						  if(timecounter>=10){
 800444e:	4b24      	ldr	r3, [pc, #144]	@ (80044e0 <statemachine+0x1388>)
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	2b09      	cmp	r3, #9
 8004454:	dd02      	ble.n	800445c <statemachine+0x1304>
							  timecounter=0;
 8004456:	4b22      	ldr	r3, [pc, #136]	@ (80044e0 <statemachine+0x1388>)
 8004458:	2200      	movs	r2, #0
 800445a:	601a      	str	r2, [r3, #0]
						  }
						  if(timecounter%2==0){
 800445c:	4b20      	ldr	r3, [pc, #128]	@ (80044e0 <statemachine+0x1388>)
 800445e:	681b      	ldr	r3, [r3, #0]
 8004460:	f003 0301 	and.w	r3, r3, #1
 8004464:	2b00      	cmp	r3, #0
 8004466:	d109      	bne.n	800447c <statemachine+0x1324>
							  ssd1306_SetCursor(32,40);
 8004468:	2128      	movs	r1, #40	@ 0x28
 800446a:	2020      	movs	r0, #32
 800446c:	f7fe fbb0 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("Push B",Font_7x10,White);
 8004470:	4a10      	ldr	r2, [pc, #64]	@ (80044b4 <statemachine+0x135c>)
 8004472:	2301      	movs	r3, #1
 8004474:	ca06      	ldmia	r2, {r1, r2}
 8004476:	481b      	ldr	r0, [pc, #108]	@ (80044e4 <statemachine+0x138c>)
 8004478:	f7fe fb84 	bl	8002b84 <ssd1306_WriteString>
						  }
						  if(BTN_B_LONG>=1){
 800447c:	4b1a      	ldr	r3, [pc, #104]	@ (80044e8 <statemachine+0x1390>)
 800447e:	681b      	ldr	r3, [r3, #0]
 8004480:	2b00      	cmp	r3, #0
 8004482:	dd33      	ble.n	80044ec <statemachine+0x1394>
							  accelstate++;
 8004484:	4b13      	ldr	r3, [pc, #76]	@ (80044d4 <statemachine+0x137c>)
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	3301      	adds	r3, #1
 800448a:	b2da      	uxtb	r2, r3
 800448c:	4b11      	ldr	r3, [pc, #68]	@ (80044d4 <statemachine+0x137c>)
 800448e:	701a      	strb	r2, [r3, #0]
						  				 						BTN_B_LONG=0;
 8004490:	4b15      	ldr	r3, [pc, #84]	@ (80044e8 <statemachine+0x1390>)
 8004492:	2200      	movs	r2, #0
 8004494:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
			 								BTN_A_LONG=0;
			 					}
						  }

						  break;
 8004496:	e244      	b.n	8004922 <statemachine+0x17ca>
 8004498:	200005b4 	.word	0x200005b4
 800449c:	476a6000 	.word	0x476a6000
 80044a0:	200005ac 	.word	0x200005ac
 80044a4:	447a0000 	.word	0x447a0000
 80044a8:	200005a8 	.word	0x200005a8
 80044ac:	0801e51c 	.word	0x0801e51c
 80044b0:	20000570 	.word	0x20000570
 80044b4:	20000024 	.word	0x20000024
 80044b8:	0801e528 	.word	0x0801e528
 80044bc:	20000534 	.word	0x20000534
 80044c0:	200004bc 	.word	0x200004bc
 80044c4:	20000538 	.word	0x20000538
 80044c8:	200005e4 	.word	0x200005e4
 80044cc:	2000001c 	.word	0x2000001c
 80044d0:	0801e530 	.word	0x0801e530
 80044d4:	200004c1 	.word	0x200004c1
 80044d8:	0801e538 	.word	0x0801e538
 80044dc:	200005f0 	.word	0x200005f0
 80044e0:	20000b54 	.word	0x20000b54
 80044e4:	0801e540 	.word	0x0801e540
 80044e8:	200005e0 	.word	0x200005e0
						  timecounter++;
 80044ec:	4ba2      	ldr	r3, [pc, #648]	@ (8004778 <statemachine+0x1620>)
 80044ee:	681b      	ldr	r3, [r3, #0]
 80044f0:	3301      	adds	r3, #1
 80044f2:	4aa1      	ldr	r2, [pc, #644]	@ (8004778 <statemachine+0x1620>)
 80044f4:	6013      	str	r3, [r2, #0]
						  if(BTN_A>=1){
 80044f6:	4ba1      	ldr	r3, [pc, #644]	@ (800477c <statemachine+0x1624>)
 80044f8:	681b      	ldr	r3, [r3, #0]
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	dd1d      	ble.n	800453a <statemachine+0x13e2>
						  	state--;
 80044fe:	4ba0      	ldr	r3, [pc, #640]	@ (8004780 <statemachine+0x1628>)
 8004500:	781b      	ldrb	r3, [r3, #0]
 8004502:	3b01      	subs	r3, #1
 8004504:	b2da      	uxtb	r2, r3
 8004506:	4b9e      	ldr	r3, [pc, #632]	@ (8004780 <statemachine+0x1628>)
 8004508:	701a      	strb	r2, [r3, #0]
						  	state--;
 800450a:	4b9d      	ldr	r3, [pc, #628]	@ (8004780 <statemachine+0x1628>)
 800450c:	781b      	ldrb	r3, [r3, #0]
 800450e:	3b01      	subs	r3, #1
 8004510:	b2da      	uxtb	r2, r3
 8004512:	4b9b      	ldr	r3, [pc, #620]	@ (8004780 <statemachine+0x1628>)
 8004514:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004516:	4b9a      	ldr	r3, [pc, #616]	@ (8004780 <statemachine+0x1628>)
 8004518:	781b      	ldrb	r3, [r3, #0]
 800451a:	3b01      	subs	r3, #1
 800451c:	b2da      	uxtb	r2, r3
 800451e:	4b98      	ldr	r3, [pc, #608]	@ (8004780 <statemachine+0x1628>)
 8004520:	701a      	strb	r2, [r3, #0]
						  	state--;
 8004522:	4b97      	ldr	r3, [pc, #604]	@ (8004780 <statemachine+0x1628>)
 8004524:	781b      	ldrb	r3, [r3, #0]
 8004526:	3b01      	subs	r3, #1
 8004528:	b2da      	uxtb	r2, r3
 800452a:	4b95      	ldr	r3, [pc, #596]	@ (8004780 <statemachine+0x1628>)
 800452c:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 800452e:	4b93      	ldr	r3, [pc, #588]	@ (800477c <statemachine+0x1624>)
 8004530:	2200      	movs	r2, #0
 8004532:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 8004534:	4b93      	ldr	r3, [pc, #588]	@ (8004784 <statemachine+0x162c>)
 8004536:	2200      	movs	r2, #0
 8004538:	601a      	str	r2, [r3, #0]
		 					if(BTN_A_LONG>=1){
 800453a:	4b93      	ldr	r3, [pc, #588]	@ (8004788 <statemachine+0x1630>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	2b00      	cmp	r3, #0
 8004540:	f340 81ef 	ble.w	8004922 <statemachine+0x17ca>
			 								state--;
 8004544:	4b8e      	ldr	r3, [pc, #568]	@ (8004780 <statemachine+0x1628>)
 8004546:	781b      	ldrb	r3, [r3, #0]
 8004548:	3b01      	subs	r3, #1
 800454a:	b2da      	uxtb	r2, r3
 800454c:	4b8c      	ldr	r3, [pc, #560]	@ (8004780 <statemachine+0x1628>)
 800454e:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 8004550:	4b8a      	ldr	r3, [pc, #552]	@ (800477c <statemachine+0x1624>)
 8004552:	2200      	movs	r2, #0
 8004554:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 8004556:	4b8b      	ldr	r3, [pc, #556]	@ (8004784 <statemachine+0x162c>)
 8004558:	2200      	movs	r2, #0
 800455a:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 800455c:	4b8a      	ldr	r3, [pc, #552]	@ (8004788 <statemachine+0x1630>)
 800455e:	2200      	movs	r2, #0
 8004560:	601a      	str	r2, [r3, #0]
						  break;
 8004562:	e1de      	b.n	8004922 <statemachine+0x17ca>
					  case WAITFORSTOP:
						  if(GNSSData.fgSpeed<=1.0){
 8004564:	4b89      	ldr	r3, [pc, #548]	@ (800478c <statemachine+0x1634>)
 8004566:	edd3 7a30 	vldr	s15, [r3, #192]	@ 0xc0
 800456a:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800456e:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004572:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004576:	d844      	bhi.n	8004602 <statemachine+0x14aa>
							  ssd1306_SetCursor(56,40);
 8004578:	2128      	movs	r1, #40	@ 0x28
 800457a:	2038      	movs	r0, #56	@ 0x38
 800457c:	f7fe fb28 	bl	8002bd0 <ssd1306_SetCursor>

							  snprintf((char *)bufferscreen,15, "%d",3-counterforstart);
 8004580:	4b83      	ldr	r3, [pc, #524]	@ (8004790 <statemachine+0x1638>)
 8004582:	681b      	ldr	r3, [r3, #0]
 8004584:	f1c3 0303 	rsb	r3, r3, #3
 8004588:	4a82      	ldr	r2, [pc, #520]	@ (8004794 <statemachine+0x163c>)
 800458a:	210f      	movs	r1, #15
 800458c:	4882      	ldr	r0, [pc, #520]	@ (8004798 <statemachine+0x1640>)
 800458e:	f014 fbd9 	bl	8018d44 <sniprintf>
							  ssd1306_WriteString((char *)bufferscreen, Font_16x24, White);
 8004592:	4a82      	ldr	r2, [pc, #520]	@ (800479c <statemachine+0x1644>)
 8004594:	2301      	movs	r3, #1
 8004596:	ca06      	ldmia	r2, {r1, r2}
 8004598:	487f      	ldr	r0, [pc, #508]	@ (8004798 <statemachine+0x1640>)
 800459a:	f7fe faf3 	bl	8002b84 <ssd1306_WriteString>
							  if(counterforstart==3){
 800459e:	4b7c      	ldr	r3, [pc, #496]	@ (8004790 <statemachine+0x1638>)
 80045a0:	681b      	ldr	r3, [r3, #0]
 80045a2:	2b03      	cmp	r3, #3
 80045a4:	d112      	bne.n	80045cc <statemachine+0x1474>
							  				accelstate++;
 80045a6:	4b7e      	ldr	r3, [pc, #504]	@ (80047a0 <statemachine+0x1648>)
 80045a8:	781b      	ldrb	r3, [r3, #0]
 80045aa:	3301      	adds	r3, #1
 80045ac:	b2da      	uxtb	r2, r3
 80045ae:	4b7c      	ldr	r3, [pc, #496]	@ (80047a0 <statemachine+0x1648>)
 80045b0:	701a      	strb	r2, [r3, #0]
							  				counterforstart=0;
 80045b2:	4b77      	ldr	r3, [pc, #476]	@ (8004790 <statemachine+0x1638>)
 80045b4:	2200      	movs	r2, #0
 80045b6:	601a      	str	r2, [r3, #0]
							  				indexcounterforstart=0;
 80045b8:	4b7a      	ldr	r3, [pc, #488]	@ (80047a4 <statemachine+0x164c>)
 80045ba:	2200      	movs	r2, #0
 80045bc:	601a      	str	r2, [r3, #0]
							  				HAL_TIM_Base_Start(&htim16);
 80045be:	487a      	ldr	r0, [pc, #488]	@ (80047a8 <statemachine+0x1650>)
 80045c0:	f008 fa8c 	bl	800cadc <HAL_TIM_Base_Start>
							  				htim16.Instance->CNT=0;
 80045c4:	4b78      	ldr	r3, [pc, #480]	@ (80047a8 <statemachine+0x1650>)
 80045c6:	681b      	ldr	r3, [r3, #0]
 80045c8:	2200      	movs	r2, #0
 80045ca:	625a      	str	r2, [r3, #36]	@ 0x24
							  }

							  indexcounterforstart++;
 80045cc:	4b75      	ldr	r3, [pc, #468]	@ (80047a4 <statemachine+0x164c>)
 80045ce:	681b      	ldr	r3, [r3, #0]
 80045d0:	3301      	adds	r3, #1
 80045d2:	4a74      	ldr	r2, [pc, #464]	@ (80047a4 <statemachine+0x164c>)
 80045d4:	6013      	str	r3, [r2, #0]
							  if(indexcounterforstart%10==0){
 80045d6:	4b73      	ldr	r3, [pc, #460]	@ (80047a4 <statemachine+0x164c>)
 80045d8:	6819      	ldr	r1, [r3, #0]
 80045da:	4b74      	ldr	r3, [pc, #464]	@ (80047ac <statemachine+0x1654>)
 80045dc:	fb83 2301 	smull	r2, r3, r3, r1
 80045e0:	109a      	asrs	r2, r3, #2
 80045e2:	17cb      	asrs	r3, r1, #31
 80045e4:	1ad2      	subs	r2, r2, r3
 80045e6:	4613      	mov	r3, r2
 80045e8:	009b      	lsls	r3, r3, #2
 80045ea:	4413      	add	r3, r2
 80045ec:	005b      	lsls	r3, r3, #1
 80045ee:	1aca      	subs	r2, r1, r3
 80045f0:	2a00      	cmp	r2, #0
 80045f2:	f040 8198 	bne.w	8004926 <statemachine+0x17ce>
								  counterforstart++;
 80045f6:	4b66      	ldr	r3, [pc, #408]	@ (8004790 <statemachine+0x1638>)
 80045f8:	681b      	ldr	r3, [r3, #0]
 80045fa:	3301      	adds	r3, #1
 80045fc:	4a64      	ldr	r2, [pc, #400]	@ (8004790 <statemachine+0x1638>)
 80045fe:	6013      	str	r3, [r2, #0]
							  ssd1306_WriteString("Please stop",Font_6x8,White);
							  counterforstart=0;
							  indexcounterforstart=0;

						  }
						  break;
 8004600:	e191      	b.n	8004926 <statemachine+0x17ce>
							  ssd1306_SetCursor(32,40);
 8004602:	2128      	movs	r1, #40	@ 0x28
 8004604:	2020      	movs	r0, #32
 8004606:	f7fe fae3 	bl	8002bd0 <ssd1306_SetCursor>
							  ssd1306_WriteString("Please stop",Font_6x8,White);
 800460a:	4a69      	ldr	r2, [pc, #420]	@ (80047b0 <statemachine+0x1658>)
 800460c:	2301      	movs	r3, #1
 800460e:	ca06      	ldmia	r2, {r1, r2}
 8004610:	4868      	ldr	r0, [pc, #416]	@ (80047b4 <statemachine+0x165c>)
 8004612:	f7fe fab7 	bl	8002b84 <ssd1306_WriteString>
							  counterforstart=0;
 8004616:	4b5e      	ldr	r3, [pc, #376]	@ (8004790 <statemachine+0x1638>)
 8004618:	2200      	movs	r2, #0
 800461a:	601a      	str	r2, [r3, #0]
							  indexcounterforstart=0;
 800461c:	4b61      	ldr	r3, [pc, #388]	@ (80047a4 <statemachine+0x164c>)
 800461e:	2200      	movs	r2, #0
 8004620:	601a      	str	r2, [r3, #0]
						  break;
 8004622:	e180      	b.n	8004926 <statemachine+0x17ce>
					  case INRUN:
						  if(((GNSSData.fgSpeed*3.6)>=50.0)&&(flag_50kmh==0)){
 8004624:	4b59      	ldr	r3, [pc, #356]	@ (800478c <statemachine+0x1634>)
 8004626:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800462a:	4618      	mov	r0, r3
 800462c:	f7fb ff64 	bl	80004f8 <__aeabi_f2d>
 8004630:	a34f      	add	r3, pc, #316	@ (adr r3, 8004770 <statemachine+0x1618>)
 8004632:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004636:	f7fb ffb7 	bl	80005a8 <__aeabi_dmul>
 800463a:	4602      	mov	r2, r0
 800463c:	460b      	mov	r3, r1
 800463e:	4610      	mov	r0, r2
 8004640:	4619      	mov	r1, r3
 8004642:	f04f 0200 	mov.w	r2, #0
 8004646:	4b5c      	ldr	r3, [pc, #368]	@ (80047b8 <statemachine+0x1660>)
 8004648:	f7fc fa34 	bl	8000ab4 <__aeabi_dcmpge>
 800464c:	4603      	mov	r3, r0
 800464e:	2b00      	cmp	r3, #0
 8004650:	d01a      	beq.n	8004688 <statemachine+0x1530>
 8004652:	4b5a      	ldr	r3, [pc, #360]	@ (80047bc <statemachine+0x1664>)
 8004654:	681b      	ldr	r3, [r3, #0]
 8004656:	2b00      	cmp	r3, #0
 8004658:	d116      	bne.n	8004688 <statemachine+0x1530>
							  time50kmh=(float)(htim16.Instance->CNT/1000.0);
 800465a:	4b53      	ldr	r3, [pc, #332]	@ (80047a8 <statemachine+0x1650>)
 800465c:	681b      	ldr	r3, [r3, #0]
 800465e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004660:	4618      	mov	r0, r3
 8004662:	f7fb ff27 	bl	80004b4 <__aeabi_ui2d>
 8004666:	f04f 0200 	mov.w	r2, #0
 800466a:	4b55      	ldr	r3, [pc, #340]	@ (80047c0 <statemachine+0x1668>)
 800466c:	f7fc f8c6 	bl	80007fc <__aeabi_ddiv>
 8004670:	4602      	mov	r2, r0
 8004672:	460b      	mov	r3, r1
 8004674:	4610      	mov	r0, r2
 8004676:	4619      	mov	r1, r3
 8004678:	f7fc fa8e 	bl	8000b98 <__aeabi_d2f>
 800467c:	4603      	mov	r3, r0
 800467e:	4a51      	ldr	r2, [pc, #324]	@ (80047c4 <statemachine+0x166c>)
 8004680:	6013      	str	r3, [r2, #0]
							  flag_50kmh=1;
 8004682:	4b4e      	ldr	r3, [pc, #312]	@ (80047bc <statemachine+0x1664>)
 8004684:	2201      	movs	r2, #1
 8004686:	601a      	str	r2, [r3, #0]
						  }

						  if(((GNSSData.fgSpeed*3.6)>=100.0)&&(flag_100kmh==0)){
 8004688:	4b40      	ldr	r3, [pc, #256]	@ (800478c <statemachine+0x1634>)
 800468a:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800468e:	4618      	mov	r0, r3
 8004690:	f7fb ff32 	bl	80004f8 <__aeabi_f2d>
 8004694:	a336      	add	r3, pc, #216	@ (adr r3, 8004770 <statemachine+0x1618>)
 8004696:	e9d3 2300 	ldrd	r2, r3, [r3]
 800469a:	f7fb ff85 	bl	80005a8 <__aeabi_dmul>
 800469e:	4602      	mov	r2, r0
 80046a0:	460b      	mov	r3, r1
 80046a2:	4610      	mov	r0, r2
 80046a4:	4619      	mov	r1, r3
 80046a6:	f04f 0200 	mov.w	r2, #0
 80046aa:	4b47      	ldr	r3, [pc, #284]	@ (80047c8 <statemachine+0x1670>)
 80046ac:	f7fc fa02 	bl	8000ab4 <__aeabi_dcmpge>
 80046b0:	4603      	mov	r3, r0
 80046b2:	2b00      	cmp	r3, #0
 80046b4:	d027      	beq.n	8004706 <statemachine+0x15ae>
 80046b6:	4b45      	ldr	r3, [pc, #276]	@ (80047cc <statemachine+0x1674>)
 80046b8:	681b      	ldr	r3, [r3, #0]
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d123      	bne.n	8004706 <statemachine+0x15ae>
							  time100kmh=(float)(htim16.Instance->CNT/1000.0);
 80046be:	4b3a      	ldr	r3, [pc, #232]	@ (80047a8 <statemachine+0x1650>)
 80046c0:	681b      	ldr	r3, [r3, #0]
 80046c2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80046c4:	4618      	mov	r0, r3
 80046c6:	f7fb fef5 	bl	80004b4 <__aeabi_ui2d>
 80046ca:	f04f 0200 	mov.w	r2, #0
 80046ce:	4b3c      	ldr	r3, [pc, #240]	@ (80047c0 <statemachine+0x1668>)
 80046d0:	f7fc f894 	bl	80007fc <__aeabi_ddiv>
 80046d4:	4602      	mov	r2, r0
 80046d6:	460b      	mov	r3, r1
 80046d8:	4610      	mov	r0, r2
 80046da:	4619      	mov	r1, r3
 80046dc:	f7fc fa5c 	bl	8000b98 <__aeabi_d2f>
 80046e0:	4603      	mov	r3, r0
 80046e2:	4a3b      	ldr	r2, [pc, #236]	@ (80047d0 <statemachine+0x1678>)
 80046e4:	6013      	str	r3, [r2, #0]
							  flag_100kmh=1;
 80046e6:	4b39      	ldr	r3, [pc, #228]	@ (80047cc <statemachine+0x1674>)
 80046e8:	2201      	movs	r2, #1
 80046ea:	601a      	str	r2, [r3, #0]
							  accelstate++;
 80046ec:	4b2c      	ldr	r3, [pc, #176]	@ (80047a0 <statemachine+0x1648>)
 80046ee:	781b      	ldrb	r3, [r3, #0]
 80046f0:	3301      	adds	r3, #1
 80046f2:	b2da      	uxtb	r2, r3
 80046f4:	4b2a      	ldr	r3, [pc, #168]	@ (80047a0 <statemachine+0x1648>)
 80046f6:	701a      	strb	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 80046f8:	482b      	ldr	r0, [pc, #172]	@ (80047a8 <statemachine+0x1650>)
 80046fa:	f008 fa35 	bl	800cb68 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 80046fe:	4b2a      	ldr	r3, [pc, #168]	@ (80047a8 <statemachine+0x1650>)
 8004700:	681b      	ldr	r3, [r3, #0]
 8004702:	2200      	movs	r2, #0
 8004704:	625a      	str	r2, [r3, #36]	@ 0x24

						 						  }
						  ssd1306_SetCursor(32,40);
 8004706:	2128      	movs	r1, #40	@ 0x28
 8004708:	2020      	movs	r0, #32
 800470a:	f7fe fa61 	bl	8002bd0 <ssd1306_SetCursor>
						  snprintf((char *)bufferscreen,15, "%0.1f",GNSSData.fgSpeed*3.6);
 800470e:	4b1f      	ldr	r3, [pc, #124]	@ (800478c <statemachine+0x1634>)
 8004710:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 8004714:	4618      	mov	r0, r3
 8004716:	f7fb feef 	bl	80004f8 <__aeabi_f2d>
 800471a:	a315      	add	r3, pc, #84	@ (adr r3, 8004770 <statemachine+0x1618>)
 800471c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004720:	f7fb ff42 	bl	80005a8 <__aeabi_dmul>
 8004724:	4602      	mov	r2, r0
 8004726:	460b      	mov	r3, r1
 8004728:	e9cd 2300 	strd	r2, r3, [sp]
 800472c:	4a29      	ldr	r2, [pc, #164]	@ (80047d4 <statemachine+0x167c>)
 800472e:	210f      	movs	r1, #15
 8004730:	4819      	ldr	r0, [pc, #100]	@ (8004798 <statemachine+0x1640>)
 8004732:	f014 fb07 	bl	8018d44 <sniprintf>
						  ssd1306_WriteString((char *)bufferscreen,Font_16x24,White);
 8004736:	4a19      	ldr	r2, [pc, #100]	@ (800479c <statemachine+0x1644>)
 8004738:	2301      	movs	r3, #1
 800473a:	ca06      	ldmia	r2, {r1, r2}
 800473c:	4816      	ldr	r0, [pc, #88]	@ (8004798 <statemachine+0x1640>)
 800473e:	f7fe fa21 	bl	8002b84 <ssd1306_WriteString>


						  if(BTN_B_LONG>=1){
 8004742:	4b25      	ldr	r3, [pc, #148]	@ (80047d8 <statemachine+0x1680>)
 8004744:	681b      	ldr	r3, [r3, #0]
 8004746:	2b00      	cmp	r3, #0
 8004748:	f340 80ef 	ble.w	800492a <statemachine+0x17d2>
							  accelstate++;
 800474c:	4b14      	ldr	r3, [pc, #80]	@ (80047a0 <statemachine+0x1648>)
 800474e:	781b      	ldrb	r3, [r3, #0]
 8004750:	3301      	adds	r3, #1
 8004752:	b2da      	uxtb	r2, r3
 8004754:	4b12      	ldr	r3, [pc, #72]	@ (80047a0 <statemachine+0x1648>)
 8004756:	701a      	strb	r2, [r3, #0]
							  BTN_B_LONG=0;
 8004758:	4b1f      	ldr	r3, [pc, #124]	@ (80047d8 <statemachine+0x1680>)
 800475a:	2200      	movs	r2, #0
 800475c:	601a      	str	r2, [r3, #0]
							  HAL_TIM_Base_Stop(&htim16);
 800475e:	4812      	ldr	r0, [pc, #72]	@ (80047a8 <statemachine+0x1650>)
 8004760:	f008 fa02 	bl	800cb68 <HAL_TIM_Base_Stop>
							  htim16.Instance->CNT=0;
 8004764:	4b10      	ldr	r3, [pc, #64]	@ (80047a8 <statemachine+0x1650>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2200      	movs	r2, #0
 800476a:	625a      	str	r2, [r3, #36]	@ 0x24
						  }


						  break;
 800476c:	e0dd      	b.n	800492a <statemachine+0x17d2>
 800476e:	bf00      	nop
 8004770:	cccccccd 	.word	0xcccccccd
 8004774:	400ccccc 	.word	0x400ccccc
 8004778:	20000b54 	.word	0x20000b54
 800477c:	20000534 	.word	0x20000534
 8004780:	200004bc 	.word	0x200004bc
 8004784:	20000538 	.word	0x20000538
 8004788:	200005e4 	.word	0x200005e4
 800478c:	200005f0 	.word	0x200005f0
 8004790:	20000b58 	.word	0x20000b58
 8004794:	0801e548 	.word	0x0801e548
 8004798:	20000570 	.word	0x20000570
 800479c:	2000002c 	.word	0x2000002c
 80047a0:	200004c1 	.word	0x200004c1
 80047a4:	20000b5c 	.word	0x20000b5c
 80047a8:	20000c0c 	.word	0x20000c0c
 80047ac:	66666667 	.word	0x66666667
 80047b0:	2000001c 	.word	0x2000001c
 80047b4:	0801e54c 	.word	0x0801e54c
 80047b8:	40490000 	.word	0x40490000
 80047bc:	20000b60 	.word	0x20000b60
 80047c0:	408f4000 	.word	0x408f4000
 80047c4:	20000b68 	.word	0x20000b68
 80047c8:	40590000 	.word	0x40590000
 80047cc:	20000b64 	.word	0x20000b64
 80047d0:	20000b6c 	.word	0x20000b6c
 80047d4:	0801e38c 	.word	0x0801e38c
 80047d8:	200005e0 	.word	0x200005e0
					  case RESULT:
						  ssd1306_Fill(Black);
 80047dc:	2000      	movs	r0, #0
 80047de:	f7fe f8b5 	bl	800294c <ssd1306_Fill>
						 ssd1306_SetCursor(32,32);
 80047e2:	2120      	movs	r1, #32
 80047e4:	2020      	movs	r0, #32
 80047e6:	f7fe f9f3 	bl	8002bd0 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-50kmh",Font_6x8,White);
 80047ea:	4a5a      	ldr	r2, [pc, #360]	@ (8004954 <statemachine+0x17fc>)
 80047ec:	2301      	movs	r3, #1
 80047ee:	ca06      	ldmia	r2, {r1, r2}
 80047f0:	4859      	ldr	r0, [pc, #356]	@ (8004958 <statemachine+0x1800>)
 80047f2:	f7fe f9c7 	bl	8002b84 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,40);
 80047f6:	2128      	movs	r1, #40	@ 0x28
 80047f8:	2020      	movs	r0, #32
 80047fa:	f7fe f9e9 	bl	8002bd0 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time50kmh);
 80047fe:	4b57      	ldr	r3, [pc, #348]	@ (800495c <statemachine+0x1804>)
 8004800:	681b      	ldr	r3, [r3, #0]
 8004802:	4618      	mov	r0, r3
 8004804:	f7fb fe78 	bl	80004f8 <__aeabi_f2d>
 8004808:	4602      	mov	r2, r0
 800480a:	460b      	mov	r3, r1
 800480c:	e9cd 2300 	strd	r2, r3, [sp]
 8004810:	4a53      	ldr	r2, [pc, #332]	@ (8004960 <statemachine+0x1808>)
 8004812:	210f      	movs	r1, #15
 8004814:	4853      	ldr	r0, [pc, #332]	@ (8004964 <statemachine+0x180c>)
 8004816:	f014 fa95 	bl	8018d44 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800481a:	4a4e      	ldr	r2, [pc, #312]	@ (8004954 <statemachine+0x17fc>)
 800481c:	2301      	movs	r3, #1
 800481e:	ca06      	ldmia	r2, {r1, r2}
 8004820:	4850      	ldr	r0, [pc, #320]	@ (8004964 <statemachine+0x180c>)
 8004822:	f7fe f9af 	bl	8002b84 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,48);
 8004826:	2130      	movs	r1, #48	@ 0x30
 8004828:	2020      	movs	r0, #32
 800482a:	f7fe f9d1 	bl	8002bd0 <ssd1306_SetCursor>
						 ssd1306_WriteString("0-100kmh",Font_6x8,White);
 800482e:	4a49      	ldr	r2, [pc, #292]	@ (8004954 <statemachine+0x17fc>)
 8004830:	2301      	movs	r3, #1
 8004832:	ca06      	ldmia	r2, {r1, r2}
 8004834:	484c      	ldr	r0, [pc, #304]	@ (8004968 <statemachine+0x1810>)
 8004836:	f7fe f9a5 	bl	8002b84 <ssd1306_WriteString>
						 ssd1306_SetCursor(32,56);
 800483a:	2138      	movs	r1, #56	@ 0x38
 800483c:	2020      	movs	r0, #32
 800483e:	f7fe f9c7 	bl	8002bd0 <ssd1306_SetCursor>
						 snprintf((char *)bufferscreen,15, "%0.1fs",time100kmh);
 8004842:	4b4a      	ldr	r3, [pc, #296]	@ (800496c <statemachine+0x1814>)
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	4618      	mov	r0, r3
 8004848:	f7fb fe56 	bl	80004f8 <__aeabi_f2d>
 800484c:	4602      	mov	r2, r0
 800484e:	460b      	mov	r3, r1
 8004850:	e9cd 2300 	strd	r2, r3, [sp]
 8004854:	4a42      	ldr	r2, [pc, #264]	@ (8004960 <statemachine+0x1808>)
 8004856:	210f      	movs	r1, #15
 8004858:	4842      	ldr	r0, [pc, #264]	@ (8004964 <statemachine+0x180c>)
 800485a:	f014 fa73 	bl	8018d44 <sniprintf>
						 ssd1306_WriteString((char *)bufferscreen,Font_6x8,White);
 800485e:	4a3d      	ldr	r2, [pc, #244]	@ (8004954 <statemachine+0x17fc>)
 8004860:	2301      	movs	r3, #1
 8004862:	ca06      	ldmia	r2, {r1, r2}
 8004864:	483f      	ldr	r0, [pc, #252]	@ (8004964 <statemachine+0x180c>)
 8004866:	f7fe f98d 	bl	8002b84 <ssd1306_WriteString>
						 if((BTN_A>=1)||(BTN_B>=1)||(BTN_A_LONG>=1)){
 800486a:	4b41      	ldr	r3, [pc, #260]	@ (8004970 <statemachine+0x1818>)
 800486c:	681b      	ldr	r3, [r3, #0]
 800486e:	2b00      	cmp	r3, #0
 8004870:	dc07      	bgt.n	8004882 <statemachine+0x172a>
 8004872:	4b40      	ldr	r3, [pc, #256]	@ (8004974 <statemachine+0x181c>)
 8004874:	681b      	ldr	r3, [r3, #0]
 8004876:	2b00      	cmp	r3, #0
 8004878:	dc03      	bgt.n	8004882 <statemachine+0x172a>
 800487a:	4b3f      	ldr	r3, [pc, #252]	@ (8004978 <statemachine+0x1820>)
 800487c:	681b      	ldr	r3, [r3, #0]
 800487e:	2b00      	cmp	r3, #0
 8004880:	dd10      	ble.n	80048a4 <statemachine+0x174c>

							 time50kmh=0.0;
 8004882:	4b36      	ldr	r3, [pc, #216]	@ (800495c <statemachine+0x1804>)
 8004884:	f04f 0200 	mov.w	r2, #0
 8004888:	601a      	str	r2, [r3, #0]
							 time100kmh=0.0;
 800488a:	4b38      	ldr	r3, [pc, #224]	@ (800496c <statemachine+0x1814>)
 800488c:	f04f 0200 	mov.w	r2, #0
 8004890:	601a      	str	r2, [r3, #0]
							 flag_50kmh=0;
 8004892:	4b3a      	ldr	r3, [pc, #232]	@ (800497c <statemachine+0x1824>)
 8004894:	2200      	movs	r2, #0
 8004896:	601a      	str	r2, [r3, #0]
							 flag_100kmh=0;
 8004898:	4b39      	ldr	r3, [pc, #228]	@ (8004980 <statemachine+0x1828>)
 800489a:	2200      	movs	r2, #0
 800489c:	601a      	str	r2, [r3, #0]
							 accelstate=WAITFORGPS;
 800489e:	4b39      	ldr	r3, [pc, #228]	@ (8004984 <statemachine+0x182c>)
 80048a0:	2200      	movs	r2, #0
 80048a2:	701a      	strb	r2, [r3, #0]

						 }


						  if(BTN_A>=1){
 80048a4:	4b32      	ldr	r3, [pc, #200]	@ (8004970 <statemachine+0x1818>)
 80048a6:	681b      	ldr	r3, [r3, #0]
 80048a8:	2b00      	cmp	r3, #0
 80048aa:	dd1d      	ble.n	80048e8 <statemachine+0x1790>
						  	state--;
 80048ac:	4b36      	ldr	r3, [pc, #216]	@ (8004988 <statemachine+0x1830>)
 80048ae:	781b      	ldrb	r3, [r3, #0]
 80048b0:	3b01      	subs	r3, #1
 80048b2:	b2da      	uxtb	r2, r3
 80048b4:	4b34      	ldr	r3, [pc, #208]	@ (8004988 <statemachine+0x1830>)
 80048b6:	701a      	strb	r2, [r3, #0]
						  	state--;
 80048b8:	4b33      	ldr	r3, [pc, #204]	@ (8004988 <statemachine+0x1830>)
 80048ba:	781b      	ldrb	r3, [r3, #0]
 80048bc:	3b01      	subs	r3, #1
 80048be:	b2da      	uxtb	r2, r3
 80048c0:	4b31      	ldr	r3, [pc, #196]	@ (8004988 <statemachine+0x1830>)
 80048c2:	701a      	strb	r2, [r3, #0]
						  	state--;
 80048c4:	4b30      	ldr	r3, [pc, #192]	@ (8004988 <statemachine+0x1830>)
 80048c6:	781b      	ldrb	r3, [r3, #0]
 80048c8:	3b01      	subs	r3, #1
 80048ca:	b2da      	uxtb	r2, r3
 80048cc:	4b2e      	ldr	r3, [pc, #184]	@ (8004988 <statemachine+0x1830>)
 80048ce:	701a      	strb	r2, [r3, #0]
						  	state--;
 80048d0:	4b2d      	ldr	r3, [pc, #180]	@ (8004988 <statemachine+0x1830>)
 80048d2:	781b      	ldrb	r3, [r3, #0]
 80048d4:	3b01      	subs	r3, #1
 80048d6:	b2da      	uxtb	r2, r3
 80048d8:	4b2b      	ldr	r3, [pc, #172]	@ (8004988 <statemachine+0x1830>)
 80048da:	701a      	strb	r2, [r3, #0]
						  	BTN_A=0;
 80048dc:	4b24      	ldr	r3, [pc, #144]	@ (8004970 <statemachine+0x1818>)
 80048de:	2200      	movs	r2, #0
 80048e0:	601a      	str	r2, [r3, #0]
						  	BTN_B=0;
 80048e2:	4b24      	ldr	r3, [pc, #144]	@ (8004974 <statemachine+0x181c>)
 80048e4:	2200      	movs	r2, #0
 80048e6:	601a      	str	r2, [r3, #0]

						  }

		 					if(BTN_A_LONG>=1){
 80048e8:	4b23      	ldr	r3, [pc, #140]	@ (8004978 <statemachine+0x1820>)
 80048ea:	681b      	ldr	r3, [r3, #0]
 80048ec:	2b00      	cmp	r3, #0
 80048ee:	dd0e      	ble.n	800490e <statemachine+0x17b6>
			 								state--;
 80048f0:	4b25      	ldr	r3, [pc, #148]	@ (8004988 <statemachine+0x1830>)
 80048f2:	781b      	ldrb	r3, [r3, #0]
 80048f4:	3b01      	subs	r3, #1
 80048f6:	b2da      	uxtb	r2, r3
 80048f8:	4b23      	ldr	r3, [pc, #140]	@ (8004988 <statemachine+0x1830>)
 80048fa:	701a      	strb	r2, [r3, #0]
			 								BTN_A=0;
 80048fc:	4b1c      	ldr	r3, [pc, #112]	@ (8004970 <statemachine+0x1818>)
 80048fe:	2200      	movs	r2, #0
 8004900:	601a      	str	r2, [r3, #0]
			 								BTN_B=0;
 8004902:	4b1c      	ldr	r3, [pc, #112]	@ (8004974 <statemachine+0x181c>)
 8004904:	2200      	movs	r2, #0
 8004906:	601a      	str	r2, [r3, #0]
			 								BTN_A_LONG=0;
 8004908:	4b1b      	ldr	r3, [pc, #108]	@ (8004978 <statemachine+0x1820>)
 800490a:	2200      	movs	r2, #0
 800490c:	601a      	str	r2, [r3, #0]
			 					}
		 					if(BTN_B>=1){
 800490e:	4b19      	ldr	r3, [pc, #100]	@ (8004974 <statemachine+0x181c>)
 8004910:	681b      	ldr	r3, [r3, #0]
 8004912:	2b00      	cmp	r3, #0
 8004914:	dd0b      	ble.n	800492e <statemachine+0x17d6>

		 						BTN_B=0;
 8004916:	4b17      	ldr	r3, [pc, #92]	@ (8004974 <statemachine+0x181c>)
 8004918:	2200      	movs	r2, #0
 800491a:	601a      	str	r2, [r3, #0]
		 					}
						  break;
 800491c:	e007      	b.n	800492e <statemachine+0x17d6>
						  break;
 800491e:	bf00      	nop
 8004920:	e00f      	b.n	8004942 <statemachine+0x17ea>
						  break;
 8004922:	bf00      	nop
 8004924:	e00d      	b.n	8004942 <statemachine+0x17ea>
						  break;
 8004926:	bf00      	nop
 8004928:	e00b      	b.n	8004942 <statemachine+0x17ea>
						  break;
 800492a:	bf00      	nop
 800492c:	e009      	b.n	8004942 <statemachine+0x17ea>
						  break;
 800492e:	bf00      	nop

					  }



					  break;
 8004930:	e007      	b.n	8004942 <statemachine+0x17ea>
				  									 	 break;
 8004932:	bf00      	nop
 8004934:	e006      	b.n	8004944 <statemachine+0x17ec>
					  break;
 8004936:	bf00      	nop
 8004938:	e004      	b.n	8004944 <statemachine+0x17ec>
			  break;
 800493a:	bf00      	nop
 800493c:	e002      	b.n	8004944 <statemachine+0x17ec>
			  break;
 800493e:	bf00      	nop
 8004940:	e000      	b.n	8004944 <statemachine+0x17ec>
					  break;
 8004942:	bf00      	nop

	}
return ;
 8004944:	bf00      	nop
 8004946:	bf00      	nop
}
 8004948:	3708      	adds	r7, #8
 800494a:	46bd      	mov	sp, r7
 800494c:	ecbd 8b02 	vpop	{d8}
 8004950:	bdb0      	pop	{r4, r5, r7, pc}
 8004952:	bf00      	nop
 8004954:	2000001c 	.word	0x2000001c
 8004958:	0801e558 	.word	0x0801e558
 800495c:	20000b68 	.word	0x20000b68
 8004960:	0801e560 	.word	0x0801e560
 8004964:	20000570 	.word	0x20000570
 8004968:	0801e568 	.word	0x0801e568
 800496c:	20000b6c 	.word	0x20000b6c
 8004970:	20000534 	.word	0x20000534
 8004974:	20000538 	.word	0x20000538
 8004978:	200005e4 	.word	0x200005e4
 800497c:	20000b60 	.word	0x20000b60
 8004980:	20000b64 	.word	0x20000b64
 8004984:	200004c1 	.word	0x200004c1
 8004988:	200004bc 	.word	0x200004bc

0800498c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	af00      	add	r7, sp, #0

  /* USER CODE END MspInit 0 */

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8004990:	2200      	movs	r2, #0
 8004992:	210f      	movs	r1, #15
 8004994:	f06f 0001 	mvn.w	r0, #1
 8004998:	f001 ff7c 	bl	8006894 <HAL_NVIC_SetPriority>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800499c:	bf00      	nop
 800499e:	bd80      	pop	{r7, pc}

080049a0 <LL_APB2_GRP1_EnableClock>:
{
 80049a0:	b480      	push	{r7}
 80049a2:	b085      	sub	sp, #20
 80049a4:	af00      	add	r7, sp, #0
 80049a6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 80049a8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049ac:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049ae:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80049b2:	687b      	ldr	r3, [r7, #4]
 80049b4:	4313      	orrs	r3, r2
 80049b6:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 80049b8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80049bc:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	4013      	ands	r3, r2
 80049c2:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80049c4:	68fb      	ldr	r3, [r7, #12]
}
 80049c6:	bf00      	nop
 80049c8:	3714      	adds	r7, #20
 80049ca:	46bd      	mov	sp, r7
 80049cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049d0:	4770      	bx	lr
	...

080049d4 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80049d4:	b580      	push	{r7, lr}
 80049d6:	b08e      	sub	sp, #56	@ 0x38
 80049d8:	af00      	add	r7, sp, #0
 80049da:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 80049dc:	2300      	movs	r3, #0
 80049de:	633b      	str	r3, [r7, #48]	@ 0x30
  uint32_t              uwPrescalerValue = 0;
 80049e0:	2300      	movs	r3, #0
 80049e2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status = HAL_OK;
 80049e4:	2300      	movs	r3, #0
 80049e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

  /*Configure the TIM1 IRQ priority */
  HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority ,0);
 80049ea:	2200      	movs	r2, #0
 80049ec:	6879      	ldr	r1, [r7, #4]
 80049ee:	2019      	movs	r0, #25
 80049f0:	f001 ff50 	bl	8006894 <HAL_NVIC_SetPriority>
  /* Enable the TIM1 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 80049f4:	2019      	movs	r0, #25
 80049f6:	f001 ff67 	bl	80068c8 <HAL_NVIC_EnableIRQ>

  /* Enable TIM1 clock */
  __HAL_RCC_TIM1_CLK_ENABLE();
 80049fa:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 80049fe:	f7ff ffcf 	bl	80049a0 <LL_APB2_GRP1_EnableClock>

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8004a02:	f107 020c 	add.w	r2, r7, #12
 8004a06:	f107 0310 	add.w	r3, r7, #16
 8004a0a:	4611      	mov	r1, r2
 8004a0c:	4618      	mov	r0, r3
 8004a0e:	f006 f8b9 	bl	800ab84 <HAL_RCC_GetClockConfig>

  /* Compute TIM1 clock */
  uwTimclock = HAL_RCC_GetPCLK2Freq();
 8004a12:	f006 f8a1 	bl	800ab58 <HAL_RCC_GetPCLK2Freq>
 8004a16:	6338      	str	r0, [r7, #48]	@ 0x30

  /* Compute the prescaler value to have TIM1 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 8004a18:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004a1a:	4a21      	ldr	r2, [pc, #132]	@ (8004aa0 <HAL_InitTick+0xcc>)
 8004a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8004a20:	0c9b      	lsrs	r3, r3, #18
 8004a22:	3b01      	subs	r3, #1
 8004a24:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /* Initialize TIM1 */
  htim1.Instance = TIM1;
 8004a26:	4b1f      	ldr	r3, [pc, #124]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a28:	4a1f      	ldr	r2, [pc, #124]	@ (8004aa8 <HAL_InitTick+0xd4>)
 8004a2a:	601a      	str	r2, [r3, #0]
   * Period = [(TIM1CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim1.Init.Period = (1000000U / 1000U) - 1U;
 8004a2c:	4b1d      	ldr	r3, [pc, #116]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a2e:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a32:	60da      	str	r2, [r3, #12]
  htim1.Init.Prescaler = uwPrescalerValue;
 8004a34:	4a1b      	ldr	r2, [pc, #108]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8004a38:	6053      	str	r3, [r2, #4]
  htim1.Init.ClockDivision = 0;
 8004a3a:	4b1a      	ldr	r3, [pc, #104]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a3c:	2200      	movs	r2, #0
 8004a3e:	611a      	str	r2, [r3, #16]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a40:	4b18      	ldr	r3, [pc, #96]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a42:	2200      	movs	r2, #0
 8004a44:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim1);
 8004a46:	4817      	ldr	r0, [pc, #92]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a48:	f007 fff0 	bl	800ca2c <HAL_TIM_Base_Init>
 8004a4c:	4603      	mov	r3, r0
 8004a4e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  if (status == HAL_OK)
 8004a52:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d11b      	bne.n	8004a92 <HAL_InitTick+0xbe>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim1);
 8004a5a:	4812      	ldr	r0, [pc, #72]	@ (8004aa4 <HAL_InitTick+0xd0>)
 8004a5c:	f008 f8ac 	bl	800cbb8 <HAL_TIM_Base_Start_IT>
 8004a60:	4603      	mov	r3, r0
 8004a62:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
    if (status == HAL_OK)
 8004a66:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d111      	bne.n	8004a92 <HAL_InitTick+0xbe>
    {
    /* Enable the TIM1 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004a6e:	2019      	movs	r0, #25
 8004a70:	f001 ff2a 	bl	80068c8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8004a74:	687b      	ldr	r3, [r7, #4]
 8004a76:	2b0f      	cmp	r3, #15
 8004a78:	d808      	bhi.n	8004a8c <HAL_InitTick+0xb8>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, TickPriority, 0U);
 8004a7a:	2200      	movs	r2, #0
 8004a7c:	6879      	ldr	r1, [r7, #4]
 8004a7e:	2019      	movs	r0, #25
 8004a80:	f001 ff08 	bl	8006894 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8004a84:	4a09      	ldr	r2, [pc, #36]	@ (8004aac <HAL_InitTick+0xd8>)
 8004a86:	687b      	ldr	r3, [r7, #4]
 8004a88:	6013      	str	r3, [r2, #0]
 8004a8a:	e002      	b.n	8004a92 <HAL_InitTick+0xbe>
      }
      else
      {
        status = HAL_ERROR;
 8004a8c:	2301      	movs	r3, #1
 8004a8e:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
      }
    }
  }

 /* Return function status */
  return status;
 8004a92:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
}
 8004a96:	4618      	mov	r0, r3
 8004a98:	3738      	adds	r7, #56	@ 0x38
 8004a9a:	46bd      	mov	sp, r7
 8004a9c:	bd80      	pop	{r7, pc}
 8004a9e:	bf00      	nop
 8004aa0:	431bde83 	.word	0x431bde83
 8004aa4:	20000b70 	.word	0x20000b70
 8004aa8:	40012c00 	.word	0x40012c00
 8004aac:	20000038 	.word	0x20000038

08004ab0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8004ab0:	b580      	push	{r7, lr}
 8004ab2:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
  {
	   ssd1306_SetCursor(32, 20);
 8004ab4:	2114      	movs	r1, #20
 8004ab6:	2020      	movs	r0, #32
 8004ab8:	f7fe f88a 	bl	8002bd0 <ssd1306_SetCursor>
	   	  ssd1306_WriteString("NMI", Font_7x10, White);
 8004abc:	4a04      	ldr	r2, [pc, #16]	@ (8004ad0 <NMI_Handler+0x20>)
 8004abe:	2301      	movs	r3, #1
 8004ac0:	ca06      	ldmia	r2, {r1, r2}
 8004ac2:	4804      	ldr	r0, [pc, #16]	@ (8004ad4 <NMI_Handler+0x24>)
 8004ac4:	f7fe f85e 	bl	8002b84 <ssd1306_WriteString>
	   	  ssd1306_UpdateScreen();
 8004ac8:	f7fd ff58 	bl	800297c <ssd1306_UpdateScreen>
	   ssd1306_SetCursor(32, 20);
 8004acc:	bf00      	nop
 8004ace:	e7f1      	b.n	8004ab4 <NMI_Handler+0x4>
 8004ad0:	20000024 	.word	0x20000024
 8004ad4:	0801e574 	.word	0x0801e574

08004ad8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8004ad8:	b580      	push	{r7, lr}
 8004ada:	af00      	add	r7, sp, #0

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_HardFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004adc:	2114      	movs	r1, #20
 8004ade:	2020      	movs	r0, #32
 8004ae0:	f7fe f876 	bl	8002bd0 <ssd1306_SetCursor>
	  ssd1306_WriteString("hardfault", Font_7x10, White);
 8004ae4:	4a04      	ldr	r2, [pc, #16]	@ (8004af8 <HardFault_Handler+0x20>)
 8004ae6:	2301      	movs	r3, #1
 8004ae8:	ca06      	ldmia	r2, {r1, r2}
 8004aea:	4804      	ldr	r0, [pc, #16]	@ (8004afc <HardFault_Handler+0x24>)
 8004aec:	f7fe f84a 	bl	8002b84 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 8004af0:	f7fd ff44 	bl	800297c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004af4:	bf00      	nop
 8004af6:	e7f1      	b.n	8004adc <HardFault_Handler+0x4>
 8004af8:	20000024 	.word	0x20000024
 8004afc:	0801e578 	.word	0x0801e578

08004b00 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8004b00:	b580      	push	{r7, lr}
 8004b02:	af00      	add	r7, sp, #0

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_MemoryManagement_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004b04:	2114      	movs	r1, #20
 8004b06:	2020      	movs	r0, #32
 8004b08:	f7fe f862 	bl	8002bd0 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("mem", Font_7x10, White);
 8004b0c:	4a04      	ldr	r2, [pc, #16]	@ (8004b20 <MemManage_Handler+0x20>)
 8004b0e:	2301      	movs	r3, #1
 8004b10:	ca06      	ldmia	r2, {r1, r2}
 8004b12:	4804      	ldr	r0, [pc, #16]	@ (8004b24 <MemManage_Handler+0x24>)
 8004b14:	f7fe f836 	bl	8002b84 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b18:	f7fd ff30 	bl	800297c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b1c:	bf00      	nop
 8004b1e:	e7f1      	b.n	8004b04 <MemManage_Handler+0x4>
 8004b20:	20000024 	.word	0x20000024
 8004b24:	0801e584 	.word	0x0801e584

08004b28 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8004b28:	b580      	push	{r7, lr}
 8004b2a:	af00      	add	r7, sp, #0

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_BusFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004b2c:	2114      	movs	r1, #20
 8004b2e:	2020      	movs	r0, #32
 8004b30:	f7fe f84e 	bl	8002bd0 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("bus", Font_7x10, White);
 8004b34:	4a04      	ldr	r2, [pc, #16]	@ (8004b48 <BusFault_Handler+0x20>)
 8004b36:	2301      	movs	r3, #1
 8004b38:	ca06      	ldmia	r2, {r1, r2}
 8004b3a:	4804      	ldr	r0, [pc, #16]	@ (8004b4c <BusFault_Handler+0x24>)
 8004b3c:	f7fe f822 	bl	8002b84 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b40:	f7fd ff1c 	bl	800297c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b44:	bf00      	nop
 8004b46:	e7f1      	b.n	8004b2c <BusFault_Handler+0x4>
 8004b48:	20000024 	.word	0x20000024
 8004b4c:	0801e588 	.word	0x0801e588

08004b50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8004b50:	b580      	push	{r7, lr}
 8004b52:	af00      	add	r7, sp, #0

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
  {
    /* USER CODE BEGIN W1_UsageFault_IRQn 0 */
	  ssd1306_SetCursor(32, 20);
 8004b54:	2114      	movs	r1, #20
 8004b56:	2020      	movs	r0, #32
 8004b58:	f7fe f83a 	bl	8002bd0 <ssd1306_SetCursor>
	  	  ssd1306_WriteString("usage", Font_7x10, White);
 8004b5c:	4a04      	ldr	r2, [pc, #16]	@ (8004b70 <UsageFault_Handler+0x20>)
 8004b5e:	2301      	movs	r3, #1
 8004b60:	ca06      	ldmia	r2, {r1, r2}
 8004b62:	4804      	ldr	r0, [pc, #16]	@ (8004b74 <UsageFault_Handler+0x24>)
 8004b64:	f7fe f80e 	bl	8002b84 <ssd1306_WriteString>
	  	  ssd1306_UpdateScreen();
 8004b68:	f7fd ff08 	bl	800297c <ssd1306_UpdateScreen>
	  ssd1306_SetCursor(32, 20);
 8004b6c:	bf00      	nop
 8004b6e:	e7f1      	b.n	8004b54 <UsageFault_Handler+0x4>
 8004b70:	20000024 	.word	0x20000024
 8004b74:	0801e58c 	.word	0x0801e58c

08004b78 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8004b78:	b480      	push	{r7}
 8004b7a:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8004b7c:	bf00      	nop
 8004b7e:	46bd      	mov	sp, r7
 8004b80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b84:	4770      	bx	lr
	...

08004b88 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004b88:	b580      	push	{r7, lr}
 8004b8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_lpuart1_rx);
 8004b8c:	4802      	ldr	r0, [pc, #8]	@ (8004b98 <DMA1_Channel1_IRQHandler+0x10>)
 8004b8e:	f002 f82b 	bl	8006be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8004b92:	bf00      	nop
 8004b94:	bd80      	pop	{r7, pc}
 8004b96:	bf00      	nop
 8004b98:	20000cf8 	.word	0x20000cf8

08004b9c <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004b9c:	b580      	push	{r7, lr}
 8004b9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004ba0:	4802      	ldr	r0, [pc, #8]	@ (8004bac <DMA1_Channel2_IRQHandler+0x10>)
 8004ba2:	f002 f821 	bl	8006be8 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004ba6:	bf00      	nop
 8004ba8:	bd80      	pop	{r7, pc}
 8004baa:	bf00      	nop
 8004bac:	2000038c 	.word	0x2000038c

08004bb0 <USB_LP_IRQHandler>:

/**
  * @brief This function handles USB low priority interrupt, USB wake-up interrupt through EXTI line 28.
  */
void USB_LP_IRQHandler(void)
{
 8004bb0:	b580      	push	{r7, lr}
 8004bb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_LP_IRQn 0 */

  /* USER CODE END USB_LP_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_FS);
 8004bb4:	4802      	ldr	r0, [pc, #8]	@ (8004bc0 <USB_LP_IRQHandler+0x10>)
 8004bb6:	f003 fa55 	bl	8008064 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN USB_LP_IRQn 1 */

  /* USER CODE END USB_LP_IRQn 1 */
}
 8004bba:	bf00      	nop
 8004bbc:	bd80      	pop	{r7, pc}
 8004bbe:	bf00      	nop
 8004bc0:	2000b044 	.word	0x2000b044

08004bc4 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  if (htim1.Instance != NULL)
 8004bc8:	4b07      	ldr	r3, [pc, #28]	@ (8004be8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004bca:	681b      	ldr	r3, [r3, #0]
 8004bcc:	2b00      	cmp	r3, #0
 8004bce:	d002      	beq.n	8004bd6 <TIM1_UP_TIM16_IRQHandler+0x12>
  {
    HAL_TIM_IRQHandler(&htim1);
 8004bd0:	4805      	ldr	r0, [pc, #20]	@ (8004be8 <TIM1_UP_TIM16_IRQHandler+0x24>)
 8004bd2:	f008 f83f 	bl	800cc54 <HAL_TIM_IRQHandler>
  }
  if (htim16.Instance != NULL)
 8004bd6:	4b05      	ldr	r3, [pc, #20]	@ (8004bec <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004bd8:	681b      	ldr	r3, [r3, #0]
 8004bda:	2b00      	cmp	r3, #0
 8004bdc:	d002      	beq.n	8004be4 <TIM1_UP_TIM16_IRQHandler+0x20>
  {
    HAL_TIM_IRQHandler(&htim16);
 8004bde:	4803      	ldr	r0, [pc, #12]	@ (8004bec <TIM1_UP_TIM16_IRQHandler+0x28>)
 8004be0:	f008 f838 	bl	800cc54 <HAL_TIM_IRQHandler>
  }
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8004be4:	bf00      	nop
 8004be6:	bd80      	pop	{r7, pc}
 8004be8:	20000b70 	.word	0x20000b70
 8004bec:	20000c0c 	.word	0x20000c0c

08004bf0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004bf0:	b480      	push	{r7}
 8004bf2:	af00      	add	r7, sp, #0
  return 1;
 8004bf4:	2301      	movs	r3, #1
}
 8004bf6:	4618      	mov	r0, r3
 8004bf8:	46bd      	mov	sp, r7
 8004bfa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bfe:	4770      	bx	lr

08004c00 <_kill>:

int _kill(int pid, int sig)
{
 8004c00:	b580      	push	{r7, lr}
 8004c02:	b082      	sub	sp, #8
 8004c04:	af00      	add	r7, sp, #0
 8004c06:	6078      	str	r0, [r7, #4]
 8004c08:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8004c0a:	f014 f9e7 	bl	8018fdc <__errno>
 8004c0e:	4603      	mov	r3, r0
 8004c10:	2216      	movs	r2, #22
 8004c12:	601a      	str	r2, [r3, #0]
  return -1;
 8004c14:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004c18:	4618      	mov	r0, r3
 8004c1a:	3708      	adds	r7, #8
 8004c1c:	46bd      	mov	sp, r7
 8004c1e:	bd80      	pop	{r7, pc}

08004c20 <_exit>:

void _exit (int status)
{
 8004c20:	b580      	push	{r7, lr}
 8004c22:	b082      	sub	sp, #8
 8004c24:	af00      	add	r7, sp, #0
 8004c26:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8004c28:	f04f 31ff 	mov.w	r1, #4294967295
 8004c2c:	6878      	ldr	r0, [r7, #4]
 8004c2e:	f7ff ffe7 	bl	8004c00 <_kill>
  while (1) {}    /* Make sure we hang here */
 8004c32:	bf00      	nop
 8004c34:	e7fd      	b.n	8004c32 <_exit+0x12>

08004c36 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8004c36:	b580      	push	{r7, lr}
 8004c38:	b086      	sub	sp, #24
 8004c3a:	af00      	add	r7, sp, #0
 8004c3c:	60f8      	str	r0, [r7, #12]
 8004c3e:	60b9      	str	r1, [r7, #8]
 8004c40:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c42:	2300      	movs	r3, #0
 8004c44:	617b      	str	r3, [r7, #20]
 8004c46:	e00a      	b.n	8004c5e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8004c48:	f3af 8000 	nop.w
 8004c4c:	4601      	mov	r1, r0
 8004c4e:	68bb      	ldr	r3, [r7, #8]
 8004c50:	1c5a      	adds	r2, r3, #1
 8004c52:	60ba      	str	r2, [r7, #8]
 8004c54:	b2ca      	uxtb	r2, r1
 8004c56:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c58:	697b      	ldr	r3, [r7, #20]
 8004c5a:	3301      	adds	r3, #1
 8004c5c:	617b      	str	r3, [r7, #20]
 8004c5e:	697a      	ldr	r2, [r7, #20]
 8004c60:	687b      	ldr	r3, [r7, #4]
 8004c62:	429a      	cmp	r2, r3
 8004c64:	dbf0      	blt.n	8004c48 <_read+0x12>
  }

  return len;
 8004c66:	687b      	ldr	r3, [r7, #4]
}
 8004c68:	4618      	mov	r0, r3
 8004c6a:	3718      	adds	r7, #24
 8004c6c:	46bd      	mov	sp, r7
 8004c6e:	bd80      	pop	{r7, pc}

08004c70 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8004c70:	b580      	push	{r7, lr}
 8004c72:	b086      	sub	sp, #24
 8004c74:	af00      	add	r7, sp, #0
 8004c76:	60f8      	str	r0, [r7, #12]
 8004c78:	60b9      	str	r1, [r7, #8]
 8004c7a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c7c:	2300      	movs	r3, #0
 8004c7e:	617b      	str	r3, [r7, #20]
 8004c80:	e009      	b.n	8004c96 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8004c82:	68bb      	ldr	r3, [r7, #8]
 8004c84:	1c5a      	adds	r2, r3, #1
 8004c86:	60ba      	str	r2, [r7, #8]
 8004c88:	781b      	ldrb	r3, [r3, #0]
 8004c8a:	4618      	mov	r0, r3
 8004c8c:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004c90:	697b      	ldr	r3, [r7, #20]
 8004c92:	3301      	adds	r3, #1
 8004c94:	617b      	str	r3, [r7, #20]
 8004c96:	697a      	ldr	r2, [r7, #20]
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	429a      	cmp	r2, r3
 8004c9c:	dbf1      	blt.n	8004c82 <_write+0x12>
  }
  return len;
 8004c9e:	687b      	ldr	r3, [r7, #4]
}
 8004ca0:	4618      	mov	r0, r3
 8004ca2:	3718      	adds	r7, #24
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}

08004ca8 <_close>:

int _close(int file)
{
 8004ca8:	b480      	push	{r7}
 8004caa:	b083      	sub	sp, #12
 8004cac:	af00      	add	r7, sp, #0
 8004cae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004cb0:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	370c      	adds	r7, #12
 8004cb8:	46bd      	mov	sp, r7
 8004cba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cbe:	4770      	bx	lr

08004cc0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004cc0:	b480      	push	{r7}
 8004cc2:	b083      	sub	sp, #12
 8004cc4:	af00      	add	r7, sp, #0
 8004cc6:	6078      	str	r0, [r7, #4]
 8004cc8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8004cca:	683b      	ldr	r3, [r7, #0]
 8004ccc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004cd0:	605a      	str	r2, [r3, #4]
  return 0;
 8004cd2:	2300      	movs	r3, #0
}
 8004cd4:	4618      	mov	r0, r3
 8004cd6:	370c      	adds	r7, #12
 8004cd8:	46bd      	mov	sp, r7
 8004cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cde:	4770      	bx	lr

08004ce0 <_isatty>:

int _isatty(int file)
{
 8004ce0:	b480      	push	{r7}
 8004ce2:	b083      	sub	sp, #12
 8004ce4:	af00      	add	r7, sp, #0
 8004ce6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8004ce8:	2301      	movs	r3, #1
}
 8004cea:	4618      	mov	r0, r3
 8004cec:	370c      	adds	r7, #12
 8004cee:	46bd      	mov	sp, r7
 8004cf0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004cf4:	4770      	bx	lr

08004cf6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8004cf6:	b480      	push	{r7}
 8004cf8:	b085      	sub	sp, #20
 8004cfa:	af00      	add	r7, sp, #0
 8004cfc:	60f8      	str	r0, [r7, #12]
 8004cfe:	60b9      	str	r1, [r7, #8]
 8004d00:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004d02:	2300      	movs	r3, #0
}
 8004d04:	4618      	mov	r0, r3
 8004d06:	3714      	adds	r7, #20
 8004d08:	46bd      	mov	sp, r7
 8004d0a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d0e:	4770      	bx	lr

08004d10 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004d10:	b580      	push	{r7, lr}
 8004d12:	b086      	sub	sp, #24
 8004d14:	af00      	add	r7, sp, #0
 8004d16:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8004d18:	4a14      	ldr	r2, [pc, #80]	@ (8004d6c <_sbrk+0x5c>)
 8004d1a:	4b15      	ldr	r3, [pc, #84]	@ (8004d70 <_sbrk+0x60>)
 8004d1c:	1ad3      	subs	r3, r2, r3
 8004d1e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004d20:	697b      	ldr	r3, [r7, #20]
 8004d22:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004d24:	4b13      	ldr	r3, [pc, #76]	@ (8004d74 <_sbrk+0x64>)
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	2b00      	cmp	r3, #0
 8004d2a:	d102      	bne.n	8004d32 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8004d2c:	4b11      	ldr	r3, [pc, #68]	@ (8004d74 <_sbrk+0x64>)
 8004d2e:	4a12      	ldr	r2, [pc, #72]	@ (8004d78 <_sbrk+0x68>)
 8004d30:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8004d32:	4b10      	ldr	r3, [pc, #64]	@ (8004d74 <_sbrk+0x64>)
 8004d34:	681a      	ldr	r2, [r3, #0]
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	4413      	add	r3, r2
 8004d3a:	693a      	ldr	r2, [r7, #16]
 8004d3c:	429a      	cmp	r2, r3
 8004d3e:	d207      	bcs.n	8004d50 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8004d40:	f014 f94c 	bl	8018fdc <__errno>
 8004d44:	4603      	mov	r3, r0
 8004d46:	220c      	movs	r2, #12
 8004d48:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8004d4a:	f04f 33ff 	mov.w	r3, #4294967295
 8004d4e:	e009      	b.n	8004d64 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8004d50:	4b08      	ldr	r3, [pc, #32]	@ (8004d74 <_sbrk+0x64>)
 8004d52:	681b      	ldr	r3, [r3, #0]
 8004d54:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8004d56:	4b07      	ldr	r3, [pc, #28]	@ (8004d74 <_sbrk+0x64>)
 8004d58:	681a      	ldr	r2, [r3, #0]
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	4413      	add	r3, r2
 8004d5e:	4a05      	ldr	r2, [pc, #20]	@ (8004d74 <_sbrk+0x64>)
 8004d60:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8004d62:	68fb      	ldr	r3, [r7, #12]
}
 8004d64:	4618      	mov	r0, r3
 8004d66:	3718      	adds	r7, #24
 8004d68:	46bd      	mov	sp, r7
 8004d6a:	bd80      	pop	{r7, pc}
 8004d6c:	20030000 	.word	0x20030000
 8004d70:	00000400 	.word	0x00000400
 8004d74:	20000bbc 	.word	0x20000bbc
 8004d78:	2000b6f8 	.word	0x2000b6f8

08004d7c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8004d7c:	b480      	push	{r7}
 8004d7e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif /* USER_VECT_TAB_ADDRESS */

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << (10UL * 2UL)) | (3UL << (11UL * 2UL))); /* set CP10 and CP11 Full Access */
 8004d80:	4b24      	ldr	r3, [pc, #144]	@ (8004e14 <SystemInit+0x98>)
 8004d82:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8004d86:	4a23      	ldr	r2, [pc, #140]	@ (8004e14 <SystemInit+0x98>)
 8004d88:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004d8c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
#endif /* FPU */

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR |= RCC_CR_MSION;
 8004d90:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004d9a:	f043 0301 	orr.w	r3, r3, #1
 8004d9e:	6013      	str	r3, [r2, #0]

  /* Reset CFGR register */
  RCC->CFGR = 0x00070000U;
 8004da0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004da4:	f44f 22e0 	mov.w	r2, #458752	@ 0x70000
 8004da8:	609a      	str	r2, [r3, #8]

  /* Reset PLLSAI1ON, PLLON, HSECSSON, HSEON, HSION, and MSIPLLON bits */
  RCC->CR &= (uint32_t)0xFAF6FEFBU;
 8004daa:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dae:	681a      	ldr	r2, [r3, #0]
 8004db0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004db4:	4b18      	ldr	r3, [pc, #96]	@ (8004e18 <SystemInit+0x9c>)
 8004db6:	4013      	ands	r3, r2
 8004db8:	600b      	str	r3, [r1, #0]

  /*!< Reset LSI1 and LSI2 bits */
  RCC->CSR &= (uint32_t)0xFFFFFFFAU;
 8004dba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004dc2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004dc6:	f023 0305 	bic.w	r3, r3, #5
 8004dca:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

  /*!< Reset HSI48ON  bit */
  RCC->CRRCR &= (uint32_t)0xFFFFFFFEU;
 8004dce:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004dd6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004dda:	f023 0301 	bic.w	r3, r3, #1
 8004dde:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

  /* Reset PLLCFGR register */
  RCC->PLLCFGR = 0x22041000U;
 8004de2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004de6:	4a0d      	ldr	r2, [pc, #52]	@ (8004e1c <SystemInit+0xa0>)
 8004de8:	60da      	str	r2, [r3, #12]

#if defined(STM32WB55xx) || defined(STM32WB5Mxx)
  /* Reset PLLSAI1CFGR register */
  RCC->PLLSAI1CFGR = 0x22041000U;
 8004dea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004dee:	4a0b      	ldr	r2, [pc, #44]	@ (8004e1c <SystemInit+0xa0>)
 8004df0:	611a      	str	r2, [r3, #16]
#endif /* STM32WB55xx || STM32WB5Mxx */

  /* Reset HSEBYP bit */
  RCC->CR &= 0xFFFBFFFFU;
 8004df2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004df6:	681b      	ldr	r3, [r3, #0]
 8004df8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8004dfc:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8004e00:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0x00000000;
 8004e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e06:	2200      	movs	r2, #0
 8004e08:	619a      	str	r2, [r3, #24]
}
 8004e0a:	bf00      	nop
 8004e0c:	46bd      	mov	sp, r7
 8004e0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e12:	4770      	bx	lr
 8004e14:	e000ed00 	.word	0xe000ed00
 8004e18:	faf6fefb 	.word	0xfaf6fefb
 8004e1c:	22041000 	.word	0x22041000

08004e20 <LL_APB1_GRP1_EnableClock>:
{
 8004e20:	b480      	push	{r7}
 8004e22:	b085      	sub	sp, #20
 8004e24:	af00      	add	r7, sp, #0
 8004e26:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8004e28:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e2c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e2e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	4313      	orrs	r3, r2
 8004e36:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8004e38:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e3c:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	4013      	ands	r3, r2
 8004e42:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e44:	68fb      	ldr	r3, [r7, #12]
}
 8004e46:	bf00      	nop
 8004e48:	3714      	adds	r7, #20
 8004e4a:	46bd      	mov	sp, r7
 8004e4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e50:	4770      	bx	lr

08004e52 <LL_APB2_GRP1_EnableClock>:
{
 8004e52:	b480      	push	{r7}
 8004e54:	b085      	sub	sp, #20
 8004e56:	af00      	add	r7, sp, #0
 8004e58:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8004e5a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e5e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e60:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004e64:	687b      	ldr	r3, [r7, #4]
 8004e66:	4313      	orrs	r3, r2
 8004e68:	660b      	str	r3, [r1, #96]	@ 0x60
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8004e6a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004e6e:	6e1a      	ldr	r2, [r3, #96]	@ 0x60
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	4013      	ands	r3, r2
 8004e74:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004e76:	68fb      	ldr	r3, [r7, #12]
}
 8004e78:	bf00      	nop
 8004e7a:	3714      	adds	r7, #20
 8004e7c:	46bd      	mov	sp, r7
 8004e7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e82:	4770      	bx	lr

08004e84 <MX_TIM2_Init>:
TIM_HandleTypeDef htim2;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 8004e84:	b580      	push	{r7, lr}
 8004e86:	b088      	sub	sp, #32
 8004e88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004e8a:	f107 0310 	add.w	r3, r7, #16
 8004e8e:	2200      	movs	r2, #0
 8004e90:	601a      	str	r2, [r3, #0]
 8004e92:	605a      	str	r2, [r3, #4]
 8004e94:	609a      	str	r2, [r3, #8]
 8004e96:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004e98:	1d3b      	adds	r3, r7, #4
 8004e9a:	2200      	movs	r2, #0
 8004e9c:	601a      	str	r2, [r3, #0]
 8004e9e:	605a      	str	r2, [r3, #4]
 8004ea0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 8004ea2:	4b1e      	ldr	r3, [pc, #120]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004ea4:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004ea8:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 6400-1;
 8004eaa:	4b1c      	ldr	r3, [pc, #112]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004eac:	f641 02ff 	movw	r2, #6399	@ 0x18ff
 8004eb0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004eb2:	4b1a      	ldr	r3, [pc, #104]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 1000-1;
 8004eb8:	4b18      	ldr	r3, [pc, #96]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004eba:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004ebe:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ec0:	4b16      	ldr	r3, [pc, #88]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004ec2:	2200      	movs	r2, #0
 8004ec4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ec6:	4b15      	ldr	r3, [pc, #84]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004ec8:	2200      	movs	r2, #0
 8004eca:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004ecc:	4813      	ldr	r0, [pc, #76]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004ece:	f007 fdad 	bl	800ca2c <HAL_TIM_Base_Init>
 8004ed2:	4603      	mov	r3, r0
 8004ed4:	2b00      	cmp	r3, #0
 8004ed6:	d001      	beq.n	8004edc <MX_TIM2_Init+0x58>
  {
    Error_Handler();
 8004ed8:	f7fd fabe 	bl	8002458 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004edc:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004ee0:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004ee2:	f107 0310 	add.w	r3, r7, #16
 8004ee6:	4619      	mov	r1, r3
 8004ee8:	480c      	ldr	r0, [pc, #48]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004eea:	f007 ffba 	bl	800ce62 <HAL_TIM_ConfigClockSource>
 8004eee:	4603      	mov	r3, r0
 8004ef0:	2b00      	cmp	r3, #0
 8004ef2:	d001      	beq.n	8004ef8 <MX_TIM2_Init+0x74>
  {
    Error_Handler();
 8004ef4:	f7fd fab0 	bl	8002458 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_UPDATE;
 8004ef8:	2320      	movs	r3, #32
 8004efa:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004efc:	2300      	movs	r3, #0
 8004efe:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004f00:	1d3b      	adds	r3, r7, #4
 8004f02:	4619      	mov	r1, r3
 8004f04:	4805      	ldr	r0, [pc, #20]	@ (8004f1c <MX_TIM2_Init+0x98>)
 8004f06:	f008 f9a3 	bl	800d250 <HAL_TIMEx_MasterConfigSynchronization>
 8004f0a:	4603      	mov	r3, r0
 8004f0c:	2b00      	cmp	r3, #0
 8004f0e:	d001      	beq.n	8004f14 <MX_TIM2_Init+0x90>
  {
    Error_Handler();
 8004f10:	f7fd faa2 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8004f14:	bf00      	nop
 8004f16:	3720      	adds	r7, #32
 8004f18:	46bd      	mov	sp, r7
 8004f1a:	bd80      	pop	{r7, pc}
 8004f1c:	20000bc0 	.word	0x20000bc0

08004f20 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8004f20:	b580      	push	{r7, lr}
 8004f22:	af00      	add	r7, sp, #0
  /* USER CODE END TIM16_Init 0 */

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8004f24:	4b10      	ldr	r3, [pc, #64]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f26:	4a11      	ldr	r2, [pc, #68]	@ (8004f6c <MX_TIM16_Init+0x4c>)
 8004f28:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 64000-1;
 8004f2a:	4b0f      	ldr	r3, [pc, #60]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f2c:	f64f 12ff 	movw	r2, #63999	@ 0xf9ff
 8004f30:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004f32:	4b0d      	ldr	r3, [pc, #52]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f34:	2200      	movs	r2, #0
 8004f36:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8004f38:	4b0b      	ldr	r3, [pc, #44]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f3a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004f3e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004f40:	4b09      	ldr	r3, [pc, #36]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f42:	2200      	movs	r2, #0
 8004f44:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 8004f46:	4b08      	ldr	r3, [pc, #32]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004f4c:	4b06      	ldr	r3, [pc, #24]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 8004f52:	4805      	ldr	r0, [pc, #20]	@ (8004f68 <MX_TIM16_Init+0x48>)
 8004f54:	f007 fd6a 	bl	800ca2c <HAL_TIM_Base_Init>
 8004f58:	4603      	mov	r3, r0
 8004f5a:	2b00      	cmp	r3, #0
 8004f5c:	d001      	beq.n	8004f62 <MX_TIM16_Init+0x42>
  {
    Error_Handler();
 8004f5e:	f7fd fa7b 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */

}
 8004f62:	bf00      	nop
 8004f64:	bd80      	pop	{r7, pc}
 8004f66:	bf00      	nop
 8004f68:	20000c0c 	.word	0x20000c0c
 8004f6c:	40014400 	.word	0x40014400

08004f70 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004f70:	b580      	push	{r7, lr}
 8004f72:	b082      	sub	sp, #8
 8004f74:	af00      	add	r7, sp, #0
 8004f76:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004f78:	687b      	ldr	r3, [r7, #4]
 8004f7a:	681b      	ldr	r3, [r3, #0]
 8004f7c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004f80:	d103      	bne.n	8004f8a <HAL_TIM_Base_MspInit+0x1a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004f82:	2001      	movs	r0, #1
 8004f84:	f7ff ff4c 	bl	8004e20 <LL_APB1_GRP1_EnableClock>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8004f88:	e010      	b.n	8004fac <HAL_TIM_Base_MspInit+0x3c>
  else if(tim_baseHandle->Instance==TIM16)
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	681b      	ldr	r3, [r3, #0]
 8004f8e:	4a09      	ldr	r2, [pc, #36]	@ (8004fb4 <HAL_TIM_Base_MspInit+0x44>)
 8004f90:	4293      	cmp	r3, r2
 8004f92:	d10b      	bne.n	8004fac <HAL_TIM_Base_MspInit+0x3c>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8004f94:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8004f98:	f7ff ff5b 	bl	8004e52 <LL_APB2_GRP1_EnableClock>
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8004f9c:	2200      	movs	r2, #0
 8004f9e:	2105      	movs	r1, #5
 8004fa0:	2019      	movs	r0, #25
 8004fa2:	f001 fc77 	bl	8006894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8004fa6:	2019      	movs	r0, #25
 8004fa8:	f001 fc8e 	bl	80068c8 <HAL_NVIC_EnableIRQ>
}
 8004fac:	bf00      	nop
 8004fae:	3708      	adds	r7, #8
 8004fb0:	46bd      	mov	sp, r7
 8004fb2:	bd80      	pop	{r7, pc}
 8004fb4:	40014400 	.word	0x40014400

08004fb8 <LL_AHB2_GRP1_EnableClock>:
{
 8004fb8:	b480      	push	{r7}
 8004fba:	b085      	sub	sp, #20
 8004fbc:	af00      	add	r7, sp, #0
 8004fbe:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8004fc0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fc4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fc6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	4313      	orrs	r3, r2
 8004fce:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8004fd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004fd4:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	4013      	ands	r3, r2
 8004fda:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8004fdc:	68fb      	ldr	r3, [r7, #12]
}
 8004fde:	bf00      	nop
 8004fe0:	3714      	adds	r7, #20
 8004fe2:	46bd      	mov	sp, r7
 8004fe4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004fe8:	4770      	bx	lr

08004fea <LL_APB1_GRP2_EnableClock>:
{
 8004fea:	b480      	push	{r7}
 8004fec:	b085      	sub	sp, #20
 8004fee:	af00      	add	r7, sp, #0
 8004ff0:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR2, Periphs);
 8004ff2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8004ff6:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8004ff8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	4313      	orrs	r3, r2
 8005000:	65cb      	str	r3, [r1, #92]	@ 0x5c
  tmpreg = READ_BIT(RCC->APB1ENR2, Periphs);
 8005002:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005006:	6dda      	ldr	r2, [r3, #92]	@ 0x5c
 8005008:	687b      	ldr	r3, [r7, #4]
 800500a:	4013      	ands	r3, r2
 800500c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800500e:	68fb      	ldr	r3, [r7, #12]
}
 8005010:	bf00      	nop
 8005012:	3714      	adds	r7, #20
 8005014:	46bd      	mov	sp, r7
 8005016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800501a:	4770      	bx	lr

0800501c <MX_LPUART1_UART_Init>:
DMA_HandleTypeDef hdma_lpuart1_rx;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 800501c:	b580      	push	{r7, lr}
 800501e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8005020:	4b22      	ldr	r3, [pc, #136]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005022:	4a23      	ldr	r2, [pc, #140]	@ (80050b0 <MX_LPUART1_UART_Init+0x94>)
 8005024:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 115200;
 8005026:	4b21      	ldr	r3, [pc, #132]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005028:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 800502c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 800502e:	4b1f      	ldr	r3, [pc, #124]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005030:	2200      	movs	r2, #0
 8005032:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8005034:	4b1d      	ldr	r3, [pc, #116]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005036:	2200      	movs	r2, #0
 8005038:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 800503a:	4b1c      	ldr	r3, [pc, #112]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 800503c:	2200      	movs	r2, #0
 800503e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8005040:	4b1a      	ldr	r3, [pc, #104]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005042:	220c      	movs	r2, #12
 8005044:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8005046:	4b19      	ldr	r3, [pc, #100]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005048:	2200      	movs	r2, #0
 800504a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 800504c:	4b17      	ldr	r3, [pc, #92]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 800504e:	2200      	movs	r2, #0
 8005050:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8005052:	4b16      	ldr	r3, [pc, #88]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005054:	2200      	movs	r2, #0
 8005056:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8005058:	4b14      	ldr	r3, [pc, #80]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 800505a:	2200      	movs	r2, #0
 800505c:	629a      	str	r2, [r3, #40]	@ 0x28
  hlpuart1.FifoMode = UART_FIFOMODE_DISABLE;
 800505e:	4b13      	ldr	r3, [pc, #76]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005060:	2200      	movs	r2, #0
 8005062:	665a      	str	r2, [r3, #100]	@ 0x64
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8005064:	4811      	ldr	r0, [pc, #68]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005066:	f008 f991 	bl	800d38c <HAL_UART_Init>
 800506a:	4603      	mov	r3, r0
 800506c:	2b00      	cmp	r3, #0
 800506e:	d001      	beq.n	8005074 <MX_LPUART1_UART_Init+0x58>
  {
    Error_Handler();
 8005070:	f7fd f9f2 	bl	8002458 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005074:	2100      	movs	r1, #0
 8005076:	480d      	ldr	r0, [pc, #52]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 8005078:	f009 fad3 	bl	800e622 <HAL_UARTEx_SetTxFifoThreshold>
 800507c:	4603      	mov	r3, r0
 800507e:	2b00      	cmp	r3, #0
 8005080:	d001      	beq.n	8005086 <MX_LPUART1_UART_Init+0x6a>
  {
    Error_Handler();
 8005082:	f7fd f9e9 	bl	8002458 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8005086:	2100      	movs	r1, #0
 8005088:	4808      	ldr	r0, [pc, #32]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 800508a:	f009 fb08 	bl	800e69e <HAL_UARTEx_SetRxFifoThreshold>
 800508e:	4603      	mov	r3, r0
 8005090:	2b00      	cmp	r3, #0
 8005092:	d001      	beq.n	8005098 <MX_LPUART1_UART_Init+0x7c>
  {
    Error_Handler();
 8005094:	f7fd f9e0 	bl	8002458 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8005098:	4804      	ldr	r0, [pc, #16]	@ (80050ac <MX_LPUART1_UART_Init+0x90>)
 800509a:	f009 fa89 	bl	800e5b0 <HAL_UARTEx_DisableFifoMode>
 800509e:	4603      	mov	r3, r0
 80050a0:	2b00      	cmp	r3, #0
 80050a2:	d001      	beq.n	80050a8 <MX_LPUART1_UART_Init+0x8c>
  {
    Error_Handler();
 80050a4:	f7fd f9d8 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 80050a8:	bf00      	nop
 80050aa:	bd80      	pop	{r7, pc}
 80050ac:	20000c64 	.word	0x20000c64
 80050b0:	40008000 	.word	0x40008000

080050b4 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 80050b4:	b580      	push	{r7, lr}
 80050b6:	b09c      	sub	sp, #112	@ 0x70
 80050b8:	af00      	add	r7, sp, #0
 80050ba:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80050bc:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80050c0:	2200      	movs	r2, #0
 80050c2:	601a      	str	r2, [r3, #0]
 80050c4:	605a      	str	r2, [r3, #4]
 80050c6:	609a      	str	r2, [r3, #8]
 80050c8:	60da      	str	r2, [r3, #12]
 80050ca:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80050cc:	f107 030c 	add.w	r3, r7, #12
 80050d0:	2250      	movs	r2, #80	@ 0x50
 80050d2:	2100      	movs	r1, #0
 80050d4:	4618      	mov	r0, r3
 80050d6:	f013 fed0 	bl	8018e7a <memset>
  if(uartHandle->Instance==LPUART1)
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	4a2b      	ldr	r2, [pc, #172]	@ (800518c <HAL_UART_MspInit+0xd8>)
 80050e0:	4293      	cmp	r3, r2
 80050e2:	d14e      	bne.n	8005182 <HAL_UART_MspInit+0xce>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 80050e4:	2302      	movs	r3, #2
 80050e6:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_PCLK1;
 80050e8:	2300      	movs	r3, #0
 80050ea:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80050ec:	f107 030c 	add.w	r3, r7, #12
 80050f0:	4618      	mov	r0, r3
 80050f2:	f005 ffca 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 80050f6:	4603      	mov	r3, r0
 80050f8:	2b00      	cmp	r3, #0
 80050fa:	d001      	beq.n	8005100 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 80050fc:	f7fd f9ac 	bl	8002458 <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8005100:	2001      	movs	r0, #1
 8005102:	f7ff ff72 	bl	8004fea <LL_APB1_GRP2_EnableClock>

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005106:	2001      	movs	r0, #1
 8005108:	f7ff ff56 	bl	8004fb8 <LL_AHB2_GRP1_EnableClock>
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 800510c:	230c      	movs	r3, #12
 800510e:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005110:	2302      	movs	r3, #2
 8005112:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005114:	2300      	movs	r3, #0
 8005116:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8005118:	2300      	movs	r3, #0
 800511a:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF8_LPUART1;
 800511c:	2308      	movs	r3, #8
 800511e:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005120:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 8005124:	4619      	mov	r1, r3
 8005126:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800512a:	f001 febb 	bl	8006ea4 <HAL_GPIO_Init>

    /* LPUART1 DMA Init */
    /* LPUART1_RX Init */
    hdma_lpuart1_rx.Instance = DMA1_Channel1;
 800512e:	4b18      	ldr	r3, [pc, #96]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005130:	4a18      	ldr	r2, [pc, #96]	@ (8005194 <HAL_UART_MspInit+0xe0>)
 8005132:	601a      	str	r2, [r3, #0]
    hdma_lpuart1_rx.Init.Request = DMA_REQUEST_LPUART1_RX;
 8005134:	4b16      	ldr	r3, [pc, #88]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005136:	2210      	movs	r2, #16
 8005138:	605a      	str	r2, [r3, #4]
    hdma_lpuart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800513a:	4b15      	ldr	r3, [pc, #84]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 800513c:	2200      	movs	r2, #0
 800513e:	609a      	str	r2, [r3, #8]
    hdma_lpuart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8005140:	4b13      	ldr	r3, [pc, #76]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005142:	2200      	movs	r2, #0
 8005144:	60da      	str	r2, [r3, #12]
    hdma_lpuart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8005146:	4b12      	ldr	r3, [pc, #72]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005148:	2280      	movs	r2, #128	@ 0x80
 800514a:	611a      	str	r2, [r3, #16]
    hdma_lpuart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800514c:	4b10      	ldr	r3, [pc, #64]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 800514e:	2200      	movs	r2, #0
 8005150:	615a      	str	r2, [r3, #20]
    hdma_lpuart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8005152:	4b0f      	ldr	r3, [pc, #60]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005154:	2200      	movs	r2, #0
 8005156:	619a      	str	r2, [r3, #24]
    hdma_lpuart1_rx.Init.Mode = DMA_CIRCULAR;
 8005158:	4b0d      	ldr	r3, [pc, #52]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 800515a:	2220      	movs	r2, #32
 800515c:	61da      	str	r2, [r3, #28]
    hdma_lpuart1_rx.Init.Priority = DMA_PRIORITY_LOW;
 800515e:	4b0c      	ldr	r3, [pc, #48]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005160:	2200      	movs	r2, #0
 8005162:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_lpuart1_rx) != HAL_OK)
 8005164:	480a      	ldr	r0, [pc, #40]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005166:	f001 fbbd 	bl	80068e4 <HAL_DMA_Init>
 800516a:	4603      	mov	r3, r0
 800516c:	2b00      	cmp	r3, #0
 800516e:	d001      	beq.n	8005174 <HAL_UART_MspInit+0xc0>
    {
      Error_Handler();
 8005170:	f7fd f972 	bl	8002458 <Error_Handler>
    }

    __HAL_LINKDMA(uartHandle,hdmarx,hdma_lpuart1_rx);
 8005174:	687b      	ldr	r3, [r7, #4]
 8005176:	4a06      	ldr	r2, [pc, #24]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 8005178:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 800517c:	4a04      	ldr	r2, [pc, #16]	@ (8005190 <HAL_UART_MspInit+0xdc>)
 800517e:	687b      	ldr	r3, [r7, #4]
 8005180:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8005182:	bf00      	nop
 8005184:	3770      	adds	r7, #112	@ 0x70
 8005186:	46bd      	mov	sp, r7
 8005188:	bd80      	pop	{r7, pc}
 800518a:	bf00      	nop
 800518c:	40008000 	.word	0x40008000
 8005190:	20000cf8 	.word	0x20000cf8
 8005194:	40020008 	.word	0x40020008

08005198 <HAL_UART_RxCpltCallback>:
  /* USER CODE END LPUART1_MspDeInit 1 */
  }
}

/* USER CODE BEGIN 1 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart){
 8005198:	b580      	push	{r7, lr}
 800519a:	b082      	sub	sp, #8
 800519c:	af00      	add	r7, sp, #0
 800519e:	6078      	str	r0, [r7, #4]
	if(huart->Instance==LPUART1){
 80051a0:	687b      	ldr	r3, [r7, #4]
 80051a2:	681b      	ldr	r3, [r3, #0]
 80051a4:	4a1d      	ldr	r2, [pc, #116]	@ (800521c <HAL_UART_RxCpltCallback+0x84>)
 80051a6:	4293      	cmp	r3, r2
 80051a8:	d133      	bne.n	8005212 <HAL_UART_RxCpltCallback+0x7a>
		if(itest==0){
 80051aa:	4b1d      	ldr	r3, [pc, #116]	@ (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051ac:	681b      	ldr	r3, [r3, #0]
 80051ae:	2b00      	cmp	r3, #0
 80051b0:	d105      	bne.n	80051be <HAL_UART_RxCpltCallback+0x26>
			timetest1=HAL_GetTick();
 80051b2:	f000 f9fb 	bl	80055ac <HAL_GetTick>
 80051b6:	4603      	mov	r3, r0
 80051b8:	461a      	mov	r2, r3
 80051ba:	4b1a      	ldr	r3, [pc, #104]	@ (8005224 <HAL_UART_RxCpltCallback+0x8c>)
 80051bc:	601a      	str	r2, [r3, #0]
		}
		itest++;
 80051be:	4b18      	ldr	r3, [pc, #96]	@ (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	3301      	adds	r3, #1
 80051c4:	4a16      	ldr	r2, [pc, #88]	@ (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051c6:	6013      	str	r3, [r2, #0]
		if(itest>=10){
 80051c8:	4b15      	ldr	r3, [pc, #84]	@ (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051ca:	681b      	ldr	r3, [r3, #0]
 80051cc:	2b09      	cmp	r3, #9
 80051ce:	dd0b      	ble.n	80051e8 <HAL_UART_RxCpltCallback+0x50>
			itest=0;
 80051d0:	4b13      	ldr	r3, [pc, #76]	@ (8005220 <HAL_UART_RxCpltCallback+0x88>)
 80051d2:	2200      	movs	r2, #0
 80051d4:	601a      	str	r2, [r3, #0]
			timetest2=HAL_GetTick()-timetest1;
 80051d6:	f000 f9e9 	bl	80055ac <HAL_GetTick>
 80051da:	4603      	mov	r3, r0
 80051dc:	4a11      	ldr	r2, [pc, #68]	@ (8005224 <HAL_UART_RxCpltCallback+0x8c>)
 80051de:	6812      	ldr	r2, [r2, #0]
 80051e0:	1a9b      	subs	r3, r3, r2
 80051e2:	461a      	mov	r2, r3
 80051e4:	4b10      	ldr	r3, [pc, #64]	@ (8005228 <HAL_UART_RxCpltCallback+0x90>)
 80051e6:	601a      	str	r2, [r3, #0]




		}
		received_flag=1;
 80051e8:	4b10      	ldr	r3, [pc, #64]	@ (800522c <HAL_UART_RxCpltCallback+0x94>)
 80051ea:	2201      	movs	r2, #1
 80051ec:	601a      	str	r2, [r3, #0]
		memcpy((uint8_t*)GNSSData.uartWorkingBuffer,(uint8_t *) workingbuffer,100);
 80051ee:	2264      	movs	r2, #100	@ 0x64
 80051f0:	490f      	ldr	r1, [pc, #60]	@ (8005230 <HAL_UART_RxCpltCallback+0x98>)
 80051f2:	4810      	ldr	r0, [pc, #64]	@ (8005234 <HAL_UART_RxCpltCallback+0x9c>)
 80051f4:	f013 ff1f 	bl	8019036 <memcpy>
		__HAL_DMA_DISABLE_IT(&hdma_lpuart1_rx, DMA_IT_HT);
 80051f8:	4b0f      	ldr	r3, [pc, #60]	@ (8005238 <HAL_UART_RxCpltCallback+0xa0>)
 80051fa:	681b      	ldr	r3, [r3, #0]
 80051fc:	681a      	ldr	r2, [r3, #0]
 80051fe:	4b0e      	ldr	r3, [pc, #56]	@ (8005238 <HAL_UART_RxCpltCallback+0xa0>)
 8005200:	681b      	ldr	r3, [r3, #0]
 8005202:	f022 0204 	bic.w	r2, r2, #4
 8005206:	601a      	str	r2, [r3, #0]
		HAL_UART_Receive_DMA(&hlpuart1, (uint8_t *)workingbuffer, 100);
 8005208:	2264      	movs	r2, #100	@ 0x64
 800520a:	4909      	ldr	r1, [pc, #36]	@ (8005230 <HAL_UART_RxCpltCallback+0x98>)
 800520c:	480b      	ldr	r0, [pc, #44]	@ (800523c <HAL_UART_RxCpltCallback+0xa4>)
 800520e:	f008 f98d 	bl	800d52c <HAL_UART_Receive_DMA>

	}

}
 8005212:	bf00      	nop
 8005214:	3708      	adds	r7, #8
 8005216:	46bd      	mov	sp, r7
 8005218:	bd80      	pop	{r7, pc}
 800521a:	bf00      	nop
 800521c:	40008000 	.word	0x40008000
 8005220:	20000c60 	.word	0x20000c60
 8005224:	20000c58 	.word	0x20000c58
 8005228:	20000c5c 	.word	0x20000c5c
 800522c:	200006b8 	.word	0x200006b8
 8005230:	200004c4 	.word	0x200004c4
 8005234:	200005f8 	.word	0x200005f8
 8005238:	20000cf8 	.word	0x20000cf8
 800523c:	20000c64 	.word	0x20000c64

08005240 <CopyDataInit>:
  bl LoopCopyDataInit
.endm

.section  .text.data_initializers
CopyDataInit:
  ldr r4, [r2, r3]
 8005240:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005242:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005244:	3304      	adds	r3, #4

08005246 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005246:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8005248:	428c      	cmp	r4, r1
  bcc  CopyDataInit
 800524a:	d3f9      	bcc.n	8005240 <CopyDataInit>
  bx lr
 800524c:	4770      	bx	lr

0800524e <FillZerobss>:

FillZerobss:
  str  r3, [r0]
 800524e:	6003      	str	r3, [r0, #0]
  adds r0, r0, #4
 8005250:	3004      	adds	r0, #4

08005252 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r0, r1
 8005252:	4288      	cmp	r0, r1
  bcc FillZerobss
 8005254:	d3fb      	bcc.n	800524e <FillZerobss>
  bx lr
 8005256:	4770      	bx	lr

08005258 <Reset_Handler>:

  .section .text.Reset_Handler
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8005258:	480c      	ldr	r0, [pc, #48]	@ (800528c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800525a:	4685      	mov	sp, r0
/* Call the clock system initialization function.*/
  bl  SystemInit
 800525c:	f7ff fd8e 	bl	8004d7c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  INIT_DATA _sdata, _edata, _sidata
 8005260:	480b      	ldr	r0, [pc, #44]	@ (8005290 <LoopForever+0x6>)
 8005262:	490c      	ldr	r1, [pc, #48]	@ (8005294 <LoopForever+0xa>)
 8005264:	4a0c      	ldr	r2, [pc, #48]	@ (8005298 <LoopForever+0xe>)
 8005266:	2300      	movs	r3, #0
 8005268:	f7ff ffed 	bl	8005246 <LoopCopyDataInit>
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800526c:	480b      	ldr	r0, [pc, #44]	@ (800529c <LoopForever+0x12>)
 800526e:	490c      	ldr	r1, [pc, #48]	@ (80052a0 <LoopForever+0x16>)
 8005270:	4a0c      	ldr	r2, [pc, #48]	@ (80052a4 <LoopForever+0x1a>)
 8005272:	2300      	movs	r3, #0
 8005274:	f7ff ffe7 	bl	8005246 <LoopCopyDataInit>

/* Zero fill the bss segments. */
  INIT_BSS _sbss, _ebss
 8005278:	480b      	ldr	r0, [pc, #44]	@ (80052a8 <LoopForever+0x1e>)
 800527a:	490c      	ldr	r1, [pc, #48]	@ (80052ac <LoopForever+0x22>)
 800527c:	2300      	movs	r3, #0
 800527e:	f7ff ffe8 	bl	8005252 <LoopFillZerobss>

/* Call static constructors */
  bl __libc_init_array
 8005282:	f013 feb1 	bl	8018fe8 <__libc_init_array>
/* Call the application s entry point.*/
  bl main
 8005286:	f7fc ff5b 	bl	8002140 <main>

0800528a <LoopForever>:

LoopForever:
  b LoopForever
 800528a:	e7fe      	b.n	800528a <LoopForever>
  ldr   r0, =_estack
 800528c:	20030000 	.word	0x20030000
  INIT_DATA _sdata, _edata, _sidata
 8005290:	20000008 	.word	0x20000008
 8005294:	20000300 	.word	0x20000300
 8005298:	08020e40 	.word	0x08020e40
  INIT_DATA _sMB_MEM2, _eMB_MEM2, _siMB_MEM2
 800529c:	20030000 	.word	0x20030000
 80052a0:	20030000 	.word	0x20030000
 80052a4:	08021138 	.word	0x08021138
  INIT_BSS _sbss, _ebss
 80052a8:	20000300 	.word	0x20000300
 80052ac:	2000b6f4 	.word	0x2000b6f4

080052b0 <ADC1_IRQHandler>:
 * @retval None
*/
  .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80052b0:	e7fe      	b.n	80052b0 <ADC1_IRQHandler>

080052b2 <LL_AHB1_GRP1_ForceReset>:
{
 80052b2:	b480      	push	{r7}
 80052b4:	b083      	sub	sp, #12
 80052b6:	af00      	add	r7, sp, #0
 80052b8:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1RSTR, Periphs);
 80052ba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052be:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052c0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052c4:	687b      	ldr	r3, [r7, #4]
 80052c6:	4313      	orrs	r3, r2
 80052c8:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80052ca:	bf00      	nop
 80052cc:	370c      	adds	r7, #12
 80052ce:	46bd      	mov	sp, r7
 80052d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052d4:	4770      	bx	lr

080052d6 <LL_AHB1_GRP1_ReleaseReset>:
{
 80052d6:	b480      	push	{r7}
 80052d8:	b083      	sub	sp, #12
 80052da:	af00      	add	r7, sp, #0
 80052dc:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB1RSTR, Periphs);
 80052de:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80052e2:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 80052e4:	687b      	ldr	r3, [r7, #4]
 80052e6:	43db      	mvns	r3, r3
 80052e8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80052ec:	4013      	ands	r3, r2
 80052ee:	628b      	str	r3, [r1, #40]	@ 0x28
}
 80052f0:	bf00      	nop
 80052f2:	370c      	adds	r7, #12
 80052f4:	46bd      	mov	sp, r7
 80052f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052fa:	4770      	bx	lr

080052fc <LL_AHB2_GRP1_ForceReset>:
{
 80052fc:	b480      	push	{r7}
 80052fe:	b083      	sub	sp, #12
 8005300:	af00      	add	r7, sp, #0
 8005302:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2RSTR, Periphs);
 8005304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005308:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800530a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800530e:	687b      	ldr	r3, [r7, #4]
 8005310:	4313      	orrs	r3, r2
 8005312:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 8005314:	bf00      	nop
 8005316:	370c      	adds	r7, #12
 8005318:	46bd      	mov	sp, r7
 800531a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800531e:	4770      	bx	lr

08005320 <LL_AHB2_GRP1_ReleaseReset>:
{
 8005320:	b480      	push	{r7}
 8005322:	b083      	sub	sp, #12
 8005324:	af00      	add	r7, sp, #0
 8005326:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB2RSTR, Periphs);
 8005328:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800532c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	43db      	mvns	r3, r3
 8005332:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005336:	4013      	ands	r3, r2
 8005338:	62cb      	str	r3, [r1, #44]	@ 0x2c
}
 800533a:	bf00      	nop
 800533c:	370c      	adds	r7, #12
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr

08005346 <LL_AHB3_GRP1_ForceReset>:
{
 8005346:	b480      	push	{r7}
 8005348:	b083      	sub	sp, #12
 800534a:	af00      	add	r7, sp, #0
 800534c:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB3RSTR, Periphs);
 800534e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005352:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005354:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005358:	687b      	ldr	r3, [r7, #4]
 800535a:	4313      	orrs	r3, r2
 800535c:	630b      	str	r3, [r1, #48]	@ 0x30
}
 800535e:	bf00      	nop
 8005360:	370c      	adds	r7, #12
 8005362:	46bd      	mov	sp, r7
 8005364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005368:	4770      	bx	lr

0800536a <LL_AHB3_GRP1_ReleaseReset>:
{
 800536a:	b480      	push	{r7}
 800536c:	b083      	sub	sp, #12
 800536e:	af00      	add	r7, sp, #0
 8005370:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->AHB3RSTR, Periphs);
 8005372:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005376:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005378:	687b      	ldr	r3, [r7, #4]
 800537a:	43db      	mvns	r3, r3
 800537c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005380:	4013      	ands	r3, r2
 8005382:	630b      	str	r3, [r1, #48]	@ 0x30
}
 8005384:	bf00      	nop
 8005386:	370c      	adds	r7, #12
 8005388:	46bd      	mov	sp, r7
 800538a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538e:	4770      	bx	lr

08005390 <LL_APB1_GRP1_ForceReset>:
{
 8005390:	b480      	push	{r7}
 8005392:	b083      	sub	sp, #12
 8005394:	af00      	add	r7, sp, #0
 8005396:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR1, Periphs);
 8005398:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800539c:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800539e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053a2:	687b      	ldr	r3, [r7, #4]
 80053a4:	4313      	orrs	r3, r2
 80053a6:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80053a8:	bf00      	nop
 80053aa:	370c      	adds	r7, #12
 80053ac:	46bd      	mov	sp, r7
 80053ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b2:	4770      	bx	lr

080053b4 <LL_APB1_GRP2_ForceReset>:
{
 80053b4:	b480      	push	{r7}
 80053b6:	b083      	sub	sp, #12
 80053b8:	af00      	add	r7, sp, #0
 80053ba:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1RSTR2, Periphs);
 80053bc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053c0:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80053c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053c6:	687b      	ldr	r3, [r7, #4]
 80053c8:	4313      	orrs	r3, r2
 80053ca:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 80053cc:	bf00      	nop
 80053ce:	370c      	adds	r7, #12
 80053d0:	46bd      	mov	sp, r7
 80053d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053d6:	4770      	bx	lr

080053d8 <LL_APB1_GRP1_ReleaseReset>:
{
 80053d8:	b480      	push	{r7}
 80053da:	b083      	sub	sp, #12
 80053dc:	af00      	add	r7, sp, #0
 80053de:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR1, Periphs);
 80053e0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80053e4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	43db      	mvns	r3, r3
 80053ea:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80053ee:	4013      	ands	r3, r2
 80053f0:	638b      	str	r3, [r1, #56]	@ 0x38
}
 80053f2:	bf00      	nop
 80053f4:	370c      	adds	r7, #12
 80053f6:	46bd      	mov	sp, r7
 80053f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053fc:	4770      	bx	lr

080053fe <LL_APB1_GRP2_ReleaseReset>:
{
 80053fe:	b480      	push	{r7}
 8005400:	b083      	sub	sp, #12
 8005402:	af00      	add	r7, sp, #0
 8005404:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB1RSTR2, Periphs);
 8005406:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800540a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800540c:	687b      	ldr	r3, [r7, #4]
 800540e:	43db      	mvns	r3, r3
 8005410:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005414:	4013      	ands	r3, r2
 8005416:	63cb      	str	r3, [r1, #60]	@ 0x3c
}
 8005418:	bf00      	nop
 800541a:	370c      	adds	r7, #12
 800541c:	46bd      	mov	sp, r7
 800541e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005422:	4770      	bx	lr

08005424 <LL_APB2_GRP1_ForceReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ForceReset(uint32_t Periphs)
{
 8005424:	b480      	push	{r7}
 8005426:	b083      	sub	sp, #12
 8005428:	af00      	add	r7, sp, #0
 800542a:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2RSTR, Periphs);
 800542c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005430:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005432:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005436:	687b      	ldr	r3, [r7, #4]
 8005438:	4313      	orrs	r3, r2
 800543a:	640b      	str	r3, [r1, #64]	@ 0x40
}
 800543c:	bf00      	nop
 800543e:	370c      	adds	r7, #12
 8005440:	46bd      	mov	sp, r7
 8005442:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005446:	4770      	bx	lr

08005448 <LL_APB2_GRP1_ReleaseReset>:
  *         @arg @ref LL_APB2_GRP1_PERIPH_SAI1 (*)
  * @note  (*) Not supported by all the devices
  * @retval None
  */
__STATIC_INLINE void LL_APB2_GRP1_ReleaseReset(uint32_t Periphs)
{
 8005448:	b480      	push	{r7}
 800544a:	b083      	sub	sp, #12
 800544c:	af00      	add	r7, sp, #0
 800544e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB2RSTR, Periphs);
 8005450:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8005454:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8005456:	687b      	ldr	r3, [r7, #4]
 8005458:	43db      	mvns	r3, r3
 800545a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800545e:	4013      	ands	r3, r2
 8005460:	640b      	str	r3, [r1, #64]	@ 0x40
}
 8005462:	bf00      	nop
 8005464:	370c      	adds	r7, #12
 8005466:	46bd      	mov	sp, r7
 8005468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800546c:	4770      	bx	lr

0800546e <LL_APB3_GRP1_ForceReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ForceReset(uint32_t Periphs)
{
 800546e:	b480      	push	{r7}
 8005470:	b083      	sub	sp, #12
 8005472:	af00      	add	r7, sp, #0
 8005474:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB3RSTR, Periphs);
 8005476:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800547a:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800547c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8005480:	687b      	ldr	r3, [r7, #4]
 8005482:	4313      	orrs	r3, r2
 8005484:	644b      	str	r3, [r1, #68]	@ 0x44
}
 8005486:	bf00      	nop
 8005488:	370c      	adds	r7, #12
 800548a:	46bd      	mov	sp, r7
 800548c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005490:	4770      	bx	lr

08005492 <LL_APB3_GRP1_ReleaseReset>:
  * @param  Periphs This parameter can be a combination of the following values:
  *         @arg @ref LL_APB3_GRP1_PERIPH_RF
  * @retval None
  */
__STATIC_INLINE void LL_APB3_GRP1_ReleaseReset(uint32_t Periphs)
{
 8005492:	b480      	push	{r7}
 8005494:	b083      	sub	sp, #12
 8005496:	af00      	add	r7, sp, #0
 8005498:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(RCC->APB3RSTR, Periphs);
 800549a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800549e:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80054a0:	687b      	ldr	r3, [r7, #4]
 80054a2:	43db      	mvns	r3, r3
 80054a4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 80054a8:	4013      	ands	r3, r2
 80054aa:	644b      	str	r3, [r1, #68]	@ 0x44
}
 80054ac:	bf00      	nop
 80054ae:	370c      	adds	r7, #12
 80054b0:	46bd      	mov	sp, r7
 80054b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054b6:	4770      	bx	lr

080054b8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80054b8:	b580      	push	{r7, lr}
 80054ba:	b082      	sub	sp, #8
 80054bc:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80054be:	2300      	movs	r3, #0
 80054c0:	71fb      	strb	r3, [r7, #7]
#if (DATA_CACHE_ENABLE == 0U)
  __HAL_FLASH_DATA_CACHE_DISABLE();
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80054c2:	4b0c      	ldr	r3, [pc, #48]	@ (80054f4 <HAL_Init+0x3c>)
 80054c4:	681b      	ldr	r3, [r3, #0]
 80054c6:	4a0b      	ldr	r2, [pc, #44]	@ (80054f4 <HAL_Init+0x3c>)
 80054c8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80054cc:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80054ce:	2003      	movs	r0, #3
 80054d0:	f001 f9d5 	bl	800687e <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80054d4:	2005      	movs	r0, #5
 80054d6:	f7ff fa7d 	bl	80049d4 <HAL_InitTick>
 80054da:	4603      	mov	r3, r0
 80054dc:	2b00      	cmp	r3, #0
 80054de:	d002      	beq.n	80054e6 <HAL_Init+0x2e>
  {
    status = HAL_ERROR;
 80054e0:	2301      	movs	r3, #1
 80054e2:	71fb      	strb	r3, [r7, #7]
 80054e4:	e001      	b.n	80054ea <HAL_Init+0x32>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80054e6:	f7ff fa51 	bl	800498c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80054ea:	79fb      	ldrb	r3, [r7, #7]
}
 80054ec:	4618      	mov	r0, r3
 80054ee:	3708      	adds	r7, #8
 80054f0:	46bd      	mov	sp, r7
 80054f2:	bd80      	pop	{r7, pc}
 80054f4:	58004000 	.word	0x58004000

080054f8 <HAL_DeInit>:
  * @brief  This function de-Initializes common part of the HAL and stops the source of time base.
  * @note   This function is optional.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DeInit(void)
{
 80054f8:	b580      	push	{r7, lr}
 80054fa:	af00      	add	r7, sp, #0
  /* Reset of all peripherals */
  __HAL_RCC_APB1_FORCE_RESET();
 80054fc:	f04f 30ff 	mov.w	r0, #4294967295
 8005500:	f7ff ff46 	bl	8005390 <LL_APB1_GRP1_ForceReset>
 8005504:	f04f 30ff 	mov.w	r0, #4294967295
 8005508:	f7ff ff54 	bl	80053b4 <LL_APB1_GRP2_ForceReset>
  __HAL_RCC_APB1_RELEASE_RESET();
 800550c:	f04f 30ff 	mov.w	r0, #4294967295
 8005510:	f7ff ff62 	bl	80053d8 <LL_APB1_GRP1_ReleaseReset>
 8005514:	f04f 30ff 	mov.w	r0, #4294967295
 8005518:	f7ff ff71 	bl	80053fe <LL_APB1_GRP2_ReleaseReset>

  __HAL_RCC_APB2_FORCE_RESET();
 800551c:	f04f 30ff 	mov.w	r0, #4294967295
 8005520:	f7ff ff80 	bl	8005424 <LL_APB2_GRP1_ForceReset>
  __HAL_RCC_APB2_RELEASE_RESET();
 8005524:	f04f 30ff 	mov.w	r0, #4294967295
 8005528:	f7ff ff8e 	bl	8005448 <LL_APB2_GRP1_ReleaseReset>

  __HAL_RCC_APB3_FORCE_RESET();
 800552c:	f04f 30ff 	mov.w	r0, #4294967295
 8005530:	f7ff ff9d 	bl	800546e <LL_APB3_GRP1_ForceReset>
  __HAL_RCC_APB3_RELEASE_RESET();
 8005534:	f04f 30ff 	mov.w	r0, #4294967295
 8005538:	f7ff ffab 	bl	8005492 <LL_APB3_GRP1_ReleaseReset>

  __HAL_RCC_AHB1_FORCE_RESET();
 800553c:	f04f 30ff 	mov.w	r0, #4294967295
 8005540:	f7ff feb7 	bl	80052b2 <LL_AHB1_GRP1_ForceReset>
  __HAL_RCC_AHB1_RELEASE_RESET();
 8005544:	f04f 30ff 	mov.w	r0, #4294967295
 8005548:	f7ff fec5 	bl	80052d6 <LL_AHB1_GRP1_ReleaseReset>

  __HAL_RCC_AHB2_FORCE_RESET();
 800554c:	f04f 30ff 	mov.w	r0, #4294967295
 8005550:	f7ff fed4 	bl	80052fc <LL_AHB2_GRP1_ForceReset>
  __HAL_RCC_AHB2_RELEASE_RESET();
 8005554:	f04f 30ff 	mov.w	r0, #4294967295
 8005558:	f7ff fee2 	bl	8005320 <LL_AHB2_GRP1_ReleaseReset>

  __HAL_RCC_AHB3_FORCE_RESET();
 800555c:	f04f 30ff 	mov.w	r0, #4294967295
 8005560:	f7ff fef1 	bl	8005346 <LL_AHB3_GRP1_ForceReset>
  __HAL_RCC_AHB3_RELEASE_RESET();
 8005564:	f04f 30ff 	mov.w	r0, #4294967295
 8005568:	f7ff feff 	bl	800536a <LL_AHB3_GRP1_ReleaseReset>

  /* De-Init the low level hardware */
  HAL_MspDeInit();
 800556c:	f000 f803 	bl	8005576 <HAL_MspDeInit>

  /* Return function status */
  return HAL_OK;
 8005570:	2300      	movs	r3, #0
}
 8005572:	4618      	mov	r0, r3
 8005574:	bd80      	pop	{r7, pc}

08005576 <HAL_MspDeInit>:
/**
  * @brief  DeInitializes the MSP.
  * @retval None
  */
__weak void HAL_MspDeInit(void)
{
 8005576:	b480      	push	{r7}
 8005578:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_MspDeInit could be implemented in the user file
   */
}
 800557a:	bf00      	nop
 800557c:	46bd      	mov	sp, r7
 800557e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005582:	4770      	bx	lr

08005584 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005584:	b480      	push	{r7}
 8005586:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8005588:	4b06      	ldr	r3, [pc, #24]	@ (80055a4 <HAL_IncTick+0x20>)
 800558a:	781b      	ldrb	r3, [r3, #0]
 800558c:	461a      	mov	r2, r3
 800558e:	4b06      	ldr	r3, [pc, #24]	@ (80055a8 <HAL_IncTick+0x24>)
 8005590:	681b      	ldr	r3, [r3, #0]
 8005592:	4413      	add	r3, r2
 8005594:	4a04      	ldr	r2, [pc, #16]	@ (80055a8 <HAL_IncTick+0x24>)
 8005596:	6013      	str	r3, [r2, #0]
}
 8005598:	bf00      	nop
 800559a:	46bd      	mov	sp, r7
 800559c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055a0:	4770      	bx	lr
 80055a2:	bf00      	nop
 80055a4:	2000003c 	.word	0x2000003c
 80055a8:	20000d58 	.word	0x20000d58

080055ac <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80055ac:	b480      	push	{r7}
 80055ae:	af00      	add	r7, sp, #0
  return uwTick;
 80055b0:	4b03      	ldr	r3, [pc, #12]	@ (80055c0 <HAL_GetTick+0x14>)
 80055b2:	681b      	ldr	r3, [r3, #0]
}
 80055b4:	4618      	mov	r0, r3
 80055b6:	46bd      	mov	sp, r7
 80055b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055bc:	4770      	bx	lr
 80055be:	bf00      	nop
 80055c0:	20000d58 	.word	0x20000d58

080055c4 <HAL_GetTickPrio>:
/**
  * @brief This function returns a tick priority.
  * @retval tick priority
  */
uint32_t HAL_GetTickPrio(void)
{
 80055c4:	b480      	push	{r7}
 80055c6:	af00      	add	r7, sp, #0
  return uwTickPrio;
 80055c8:	4b03      	ldr	r3, [pc, #12]	@ (80055d8 <HAL_GetTickPrio+0x14>)
 80055ca:	681b      	ldr	r3, [r3, #0]
}
 80055cc:	4618      	mov	r0, r3
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr
 80055d6:	bf00      	nop
 80055d8:	20000038 	.word	0x20000038

080055dc <HAL_Delay>:
  *       implementations in user file.
  * @param Delay  specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80055dc:	b580      	push	{r7, lr}
 80055de:	b084      	sub	sp, #16
 80055e0:	af00      	add	r7, sp, #0
 80055e2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80055e4:	f7ff ffe2 	bl	80055ac <HAL_GetTick>
 80055e8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80055ea:	687b      	ldr	r3, [r7, #4]
 80055ec:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80055ee:	68fb      	ldr	r3, [r7, #12]
 80055f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80055f4:	d005      	beq.n	8005602 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80055f6:	4b0a      	ldr	r3, [pc, #40]	@ (8005620 <HAL_Delay+0x44>)
 80055f8:	781b      	ldrb	r3, [r3, #0]
 80055fa:	461a      	mov	r2, r3
 80055fc:	68fb      	ldr	r3, [r7, #12]
 80055fe:	4413      	add	r3, r2
 8005600:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8005602:	bf00      	nop
 8005604:	f7ff ffd2 	bl	80055ac <HAL_GetTick>
 8005608:	4602      	mov	r2, r0
 800560a:	68bb      	ldr	r3, [r7, #8]
 800560c:	1ad3      	subs	r3, r2, r3
 800560e:	68fa      	ldr	r2, [r7, #12]
 8005610:	429a      	cmp	r2, r3
 8005612:	d8f7      	bhi.n	8005604 <HAL_Delay+0x28>
  {
  }
}
 8005614:	bf00      	nop
 8005616:	bf00      	nop
 8005618:	3710      	adds	r7, #16
 800561a:	46bd      	mov	sp, r7
 800561c:	bd80      	pop	{r7, pc}
 800561e:	bf00      	nop
 8005620:	2000003c 	.word	0x2000003c

08005624 <LL_ADC_SetCommonClock>:
  *
  *         (*) Value available on all STM32 devices except: STM32W10xxx, STM32W15xxx.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 8005624:	b480      	push	{r7}
 8005626:	b083      	sub	sp, #12
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
 800562c:	6039      	str	r1, [r7, #0]
#if defined(ADC_SUPPORT_2_5_MSPS)
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_PRESC, CommonClock);
#else
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 800562e:	687b      	ldr	r3, [r7, #4]
 8005630:	689b      	ldr	r3, [r3, #8]
 8005632:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 8005636:	683b      	ldr	r3, [r7, #0]
 8005638:	431a      	orrs	r2, r3
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	609a      	str	r2, [r3, #8]
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 800563e:	bf00      	nop
 8005640:	370c      	adds	r7, #12
 8005642:	46bd      	mov	sp, r7
 8005644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005648:	4770      	bx	lr

0800564a <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800564a:	b480      	push	{r7}
 800564c:	b083      	sub	sp, #12
 800564e:	af00      	add	r7, sp, #0
 8005650:	6078      	str	r0, [r7, #4]
 8005652:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN, PathInternal);
 8005654:	687b      	ldr	r3, [r7, #4]
 8005656:	689b      	ldr	r3, [r3, #8]
 8005658:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 800565c:	683b      	ldr	r3, [r7, #0]
 800565e:	431a      	orrs	r2, r3
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	609a      	str	r2, [r3, #8]
}
 8005664:	bf00      	nop
 8005666:	370c      	adds	r7, #12
 8005668:	46bd      	mov	sp, r7
 800566a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800566e:	4770      	bx	lr

08005670 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005670:	b480      	push	{r7}
 8005672:	b083      	sub	sp, #12
 8005674:	af00      	add	r7, sp, #0
 8005676:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_TSEN | ADC_CCR_VBATEN));
 8005678:	687b      	ldr	r3, [r7, #4]
 800567a:	689b      	ldr	r3, [r3, #8]
 800567c:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005680:	4618      	mov	r0, r3
 8005682:	370c      	adds	r7, #12
 8005684:	46bd      	mov	sp, r7
 8005686:	f85d 7b04 	ldr.w	r7, [sp], #4
 800568a:	4770      	bx	lr

0800568c <LL_ADC_SetOffset>:
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 800568c:	b480      	push	{r7}
 800568e:	b087      	sub	sp, #28
 8005690:	af00      	add	r7, sp, #0
 8005692:	60f8      	str	r0, [r7, #12]
 8005694:	60b9      	str	r1, [r7, #8]
 8005696:	607a      	str	r2, [r7, #4]
 8005698:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	3360      	adds	r3, #96	@ 0x60
 800569e:	461a      	mov	r2, r3
 80056a0:	68bb      	ldr	r3, [r7, #8]
 80056a2:	009b      	lsls	r3, r3, #2
 80056a4:	4413      	add	r3, r2
 80056a6:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80056a8:	697b      	ldr	r3, [r7, #20]
 80056aa:	681a      	ldr	r2, [r3, #0]
 80056ac:	4b08      	ldr	r3, [pc, #32]	@ (80056d0 <LL_ADC_SetOffset+0x44>)
 80056ae:	4013      	ands	r3, r2
 80056b0:	687a      	ldr	r2, [r7, #4]
 80056b2:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 80056b6:	683a      	ldr	r2, [r7, #0]
 80056b8:	430a      	orrs	r2, r1
 80056ba:	4313      	orrs	r3, r2
 80056bc:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 80056c0:	697b      	ldr	r3, [r7, #20]
 80056c2:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 80056c4:	bf00      	nop
 80056c6:	371c      	adds	r7, #28
 80056c8:	46bd      	mov	sp, r7
 80056ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056ce:	4770      	bx	lr
 80056d0:	03fff000 	.word	0x03fff000

080056d4 <LL_ADC_GetOffsetChannel>:
  *         (4) For ADC channel read back from ADC register,
  *             comparison with internal channel parameter to be done
  *             using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 80056d4:	b480      	push	{r7}
 80056d6:	b085      	sub	sp, #20
 80056d8:	af00      	add	r7, sp, #0
 80056da:	6078      	str	r0, [r7, #4]
 80056dc:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80056de:	687b      	ldr	r3, [r7, #4]
 80056e0:	3360      	adds	r3, #96	@ 0x60
 80056e2:	461a      	mov	r2, r3
 80056e4:	683b      	ldr	r3, [r7, #0]
 80056e6:	009b      	lsls	r3, r3, #2
 80056e8:	4413      	add	r3, r2
 80056ea:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80056ec:	68fb      	ldr	r3, [r7, #12]
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80056f4:	4618      	mov	r0, r3
 80056f6:	3714      	adds	r7, #20
 80056f8:	46bd      	mov	sp, r7
 80056fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fe:	4770      	bx	lr

08005700 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 8005700:	b480      	push	{r7}
 8005702:	b087      	sub	sp, #28
 8005704:	af00      	add	r7, sp, #0
 8005706:	60f8      	str	r0, [r7, #12]
 8005708:	60b9      	str	r1, [r7, #8]
 800570a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800570c:	68fb      	ldr	r3, [r7, #12]
 800570e:	3360      	adds	r3, #96	@ 0x60
 8005710:	461a      	mov	r2, r3
 8005712:	68bb      	ldr	r3, [r7, #8]
 8005714:	009b      	lsls	r3, r3, #2
 8005716:	4413      	add	r3, r2
 8005718:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800571a:	697b      	ldr	r3, [r7, #20]
 800571c:	681b      	ldr	r3, [r3, #0]
 800571e:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005722:	687b      	ldr	r3, [r7, #4]
 8005724:	431a      	orrs	r2, r3
 8005726:	697b      	ldr	r3, [r7, #20]
 8005728:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 800572a:	bf00      	nop
 800572c:	371c      	adds	r7, #28
 800572e:	46bd      	mov	sp, r7
 8005730:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005734:	4770      	bx	lr

08005736 <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 8005736:	b480      	push	{r7}
 8005738:	b083      	sub	sp, #12
 800573a:	af00      	add	r7, sp, #0
 800573c:	6078      	str	r0, [r7, #4]
#if defined(ADC_SUPPORT_2_5_MSPS)
  return ((READ_BIT(ADCx->CFGR1, ADC_CFGR1_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR1_EXTEN)) ? 1UL : 0UL);
#else
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	68db      	ldr	r3, [r3, #12]
 8005742:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005746:	2b00      	cmp	r3, #0
 8005748:	d101      	bne.n	800574e <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 800574a:	2301      	movs	r3, #1
 800574c:	e000      	b.n	8005750 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 800574e:	2300      	movs	r3, #0
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 8005750:	4618      	mov	r0, r3
 8005752:	370c      	adds	r7, #12
 8005754:	46bd      	mov	sp, r7
 8005756:	f85d 7b04 	ldr.w	r7, [sp], #4
 800575a:	4770      	bx	lr

0800575c <LL_ADC_REG_SetSequencerRanks>:
  *         (7) On STM32WB devices (except devices: STM32WB10xx, STM32WB15xx, STM32WB1Mxx) fast channel (0.188 us for 12-bit resolution (ADC conversion rate up to 5.33 Ms/s)).
  *             Other channels are slow channels (0.238 us for 12-bit resolution (ADC conversion rate up to 4.21 Ms/s)).
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 800575c:	b480      	push	{r7}
 800575e:	b087      	sub	sp, #28
 8005760:	af00      	add	r7, sp, #0
 8005762:	60f8      	str	r0, [r7, #12]
 8005764:	60b9      	str	r1, [r7, #8]
 8005766:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));
 8005768:	68fb      	ldr	r3, [r7, #12]
 800576a:	3330      	adds	r3, #48	@ 0x30
 800576c:	461a      	mov	r2, r3
 800576e:	68bb      	ldr	r3, [r7, #8]
 8005770:	0a1b      	lsrs	r3, r3, #8
 8005772:	009b      	lsls	r3, r3, #2
 8005774:	f003 030c 	and.w	r3, r3, #12
 8005778:	4413      	add	r3, r2
 800577a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800577c:	697b      	ldr	r3, [r7, #20]
 800577e:	681a      	ldr	r2, [r3, #0]
 8005780:	68bb      	ldr	r3, [r7, #8]
 8005782:	f003 031f 	and.w	r3, r3, #31
 8005786:	211f      	movs	r1, #31
 8005788:	fa01 f303 	lsl.w	r3, r1, r3
 800578c:	43db      	mvns	r3, r3
 800578e:	401a      	ands	r2, r3
 8005790:	687b      	ldr	r3, [r7, #4]
 8005792:	0e9b      	lsrs	r3, r3, #26
 8005794:	f003 011f 	and.w	r1, r3, #31
 8005798:	68bb      	ldr	r3, [r7, #8]
 800579a:	f003 031f 	and.w	r3, r3, #31
 800579e:	fa01 f303 	lsl.w	r3, r1, r3
 80057a2:	431a      	orrs	r2, r3
 80057a4:	697b      	ldr	r3, [r7, #20]
 80057a6:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80057a8:	bf00      	nop
 80057aa:	371c      	adds	r7, #28
 80057ac:	46bd      	mov	sp, r7
 80057ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057b2:	4770      	bx	lr

080057b4 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_247CYCLES_5
  *         @arg @ref LL_ADC_SAMPLINGTIME_640CYCLES_5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80057b4:	b480      	push	{r7}
 80057b6:	b087      	sub	sp, #28
 80057b8:	af00      	add	r7, sp, #0
 80057ba:	60f8      	str	r0, [r7, #12]
 80057bc:	60b9      	str	r1, [r7, #8]
 80057be:	607a      	str	r2, [r7, #4]
#else
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));
 80057c0:	68fb      	ldr	r3, [r7, #12]
 80057c2:	3314      	adds	r3, #20
 80057c4:	461a      	mov	r2, r3
 80057c6:	68bb      	ldr	r3, [r7, #8]
 80057c8:	0e5b      	lsrs	r3, r3, #25
 80057ca:	009b      	lsls	r3, r3, #2
 80057cc:	f003 0304 	and.w	r3, r3, #4
 80057d0:	4413      	add	r3, r2
 80057d2:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80057d4:	697b      	ldr	r3, [r7, #20]
 80057d6:	681a      	ldr	r2, [r3, #0]
 80057d8:	68bb      	ldr	r3, [r7, #8]
 80057da:	0d1b      	lsrs	r3, r3, #20
 80057dc:	f003 031f 	and.w	r3, r3, #31
 80057e0:	2107      	movs	r1, #7
 80057e2:	fa01 f303 	lsl.w	r3, r1, r3
 80057e6:	43db      	mvns	r3, r3
 80057e8:	401a      	ands	r2, r3
 80057ea:	68bb      	ldr	r3, [r7, #8]
 80057ec:	0d1b      	lsrs	r3, r3, #20
 80057ee:	f003 031f 	and.w	r3, r3, #31
 80057f2:	6879      	ldr	r1, [r7, #4]
 80057f4:	fa01 f303 	lsl.w	r3, r1, r3
 80057f8:	431a      	orrs	r2, r3
 80057fa:	697b      	ldr	r3, [r7, #20]
 80057fc:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
#endif /* ADC_SUPPORT_2_5_MSPS */
}
 80057fe:	bf00      	nop
 8005800:	371c      	adds	r7, #28
 8005802:	46bd      	mov	sp, r7
 8005804:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005808:	4770      	bx	lr
	...

0800580c <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 800580c:	b480      	push	{r7}
 800580e:	b085      	sub	sp, #20
 8005810:	af00      	add	r7, sp, #0
 8005812:	60f8      	str	r0, [r7, #12]
 8005814:	60b9      	str	r1, [r7, #8]
 8005816:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 8005818:	68fb      	ldr	r3, [r7, #12]
 800581a:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 800581e:	68bb      	ldr	r3, [r7, #8]
 8005820:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005824:	43db      	mvns	r3, r3
 8005826:	401a      	ands	r2, r3
 8005828:	687b      	ldr	r3, [r7, #4]
 800582a:	f003 0318 	and.w	r3, r3, #24
 800582e:	4908      	ldr	r1, [pc, #32]	@ (8005850 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005830:	40d9      	lsrs	r1, r3
 8005832:	68bb      	ldr	r3, [r7, #8]
 8005834:	400b      	ands	r3, r1
 8005836:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800583a:	431a      	orrs	r2, r3
 800583c:	68fb      	ldr	r3, [r7, #12]
 800583e:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK) & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005842:	bf00      	nop
 8005844:	3714      	adds	r7, #20
 8005846:	46bd      	mov	sp, r7
 8005848:	f85d 7b04 	ldr.w	r7, [sp], #4
 800584c:	4770      	bx	lr
 800584e:	bf00      	nop
 8005850:	0007ffff 	.word	0x0007ffff

08005854 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 8005854:	b480      	push	{r7}
 8005856:	b083      	sub	sp, #12
 8005858:	af00      	add	r7, sp, #0
 800585a:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 800585c:	687b      	ldr	r3, [r7, #4]
 800585e:	689b      	ldr	r3, [r3, #8]
 8005860:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 8005864:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005868:	687a      	ldr	r2, [r7, #4]
 800586a:	6093      	str	r3, [r2, #8]
}
 800586c:	bf00      	nop
 800586e:	370c      	adds	r7, #12
 8005870:	46bd      	mov	sp, r7
 8005872:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005876:	4770      	bx	lr

08005878 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 8005878:	b480      	push	{r7}
 800587a:	b083      	sub	sp, #12
 800587c:	af00      	add	r7, sp, #0
 800587e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 8005880:	687b      	ldr	r3, [r7, #4]
 8005882:	689b      	ldr	r3, [r3, #8]
 8005884:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8005888:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800588c:	d101      	bne.n	8005892 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 800588e:	2301      	movs	r3, #1
 8005890:	e000      	b.n	8005894 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005892:	2300      	movs	r3, #0
}
 8005894:	4618      	mov	r0, r3
 8005896:	370c      	adds	r7, #12
 8005898:	46bd      	mov	sp, r7
 800589a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800589e:	4770      	bx	lr

080058a0 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 80058a0:	b480      	push	{r7}
 80058a2:	b083      	sub	sp, #12
 80058a4:	af00      	add	r7, sp, #0
 80058a6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	689b      	ldr	r3, [r3, #8]
 80058ac:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 80058b0:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058b4:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 80058b8:	687b      	ldr	r3, [r7, #4]
 80058ba:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 80058bc:	bf00      	nop
 80058be:	370c      	adds	r7, #12
 80058c0:	46bd      	mov	sp, r7
 80058c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c6:	4770      	bx	lr

080058c8 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 80058c8:	b480      	push	{r7}
 80058ca:	b083      	sub	sp, #12
 80058cc:	af00      	add	r7, sp, #0
 80058ce:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 80058d0:	687b      	ldr	r3, [r7, #4]
 80058d2:	689b      	ldr	r3, [r3, #8]
 80058d4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80058d8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80058dc:	d101      	bne.n	80058e2 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 80058de:	2301      	movs	r3, #1
 80058e0:	e000      	b.n	80058e4 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 80058e2:	2300      	movs	r3, #0
}
 80058e4:	4618      	mov	r0, r3
 80058e6:	370c      	adds	r7, #12
 80058e8:	46bd      	mov	sp, r7
 80058ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058ee:	4770      	bx	lr

080058f0 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 80058f0:	b480      	push	{r7}
 80058f2:	b083      	sub	sp, #12
 80058f4:	af00      	add	r7, sp, #0
 80058f6:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80058f8:	687b      	ldr	r3, [r7, #4]
 80058fa:	689b      	ldr	r3, [r3, #8]
 80058fc:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005900:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005904:	f043 0201 	orr.w	r2, r3, #1
 8005908:	687b      	ldr	r3, [r7, #4]
 800590a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800590c:	bf00      	nop
 800590e:	370c      	adds	r7, #12
 8005910:	46bd      	mov	sp, r7
 8005912:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005916:	4770      	bx	lr

08005918 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005918:	b480      	push	{r7}
 800591a:	b083      	sub	sp, #12
 800591c:	af00      	add	r7, sp, #0
 800591e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005920:	687b      	ldr	r3, [r7, #4]
 8005922:	689b      	ldr	r3, [r3, #8]
 8005924:	f003 0301 	and.w	r3, r3, #1
 8005928:	2b01      	cmp	r3, #1
 800592a:	d101      	bne.n	8005930 <LL_ADC_IsEnabled+0x18>
 800592c:	2301      	movs	r3, #1
 800592e:	e000      	b.n	8005932 <LL_ADC_IsEnabled+0x1a>
 8005930:	2300      	movs	r3, #0
}
 8005932:	4618      	mov	r0, r3
 8005934:	370c      	adds	r7, #12
 8005936:	46bd      	mov	sp, r7
 8005938:	f85d 7b04 	ldr.w	r7, [sp], #4
 800593c:	4770      	bx	lr

0800593e <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 800593e:	b480      	push	{r7}
 8005940:	b083      	sub	sp, #12
 8005942:	af00      	add	r7, sp, #0
 8005944:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	689b      	ldr	r3, [r3, #8]
 800594a:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800594e:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005952:	f043 0204 	orr.w	r2, r3, #4
 8005956:	687b      	ldr	r3, [r7, #4]
 8005958:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 800595a:	bf00      	nop
 800595c:	370c      	adds	r7, #12
 800595e:	46bd      	mov	sp, r7
 8005960:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005964:	4770      	bx	lr

08005966 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 8005966:	b480      	push	{r7}
 8005968:	b083      	sub	sp, #12
 800596a:	af00      	add	r7, sp, #0
 800596c:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	689b      	ldr	r3, [r3, #8]
 8005972:	f003 0304 	and.w	r3, r3, #4
 8005976:	2b04      	cmp	r3, #4
 8005978:	d101      	bne.n	800597e <LL_ADC_REG_IsConversionOngoing+0x18>
 800597a:	2301      	movs	r3, #1
 800597c:	e000      	b.n	8005980 <LL_ADC_REG_IsConversionOngoing+0x1a>
 800597e:	2300      	movs	r3, #0
}
 8005980:	4618      	mov	r0, r3
 8005982:	370c      	adds	r7, #12
 8005984:	46bd      	mov	sp, r7
 8005986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800598a:	4770      	bx	lr

0800598c <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 800598c:	b480      	push	{r7}
 800598e:	b083      	sub	sp, #12
 8005990:	af00      	add	r7, sp, #0
 8005992:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005994:	687b      	ldr	r3, [r7, #4]
 8005996:	689b      	ldr	r3, [r3, #8]
 8005998:	f003 0308 	and.w	r3, r3, #8
 800599c:	2b08      	cmp	r3, #8
 800599e:	d101      	bne.n	80059a4 <LL_ADC_INJ_IsConversionOngoing+0x18>
 80059a0:	2301      	movs	r3, #1
 80059a2:	e000      	b.n	80059a6 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 80059a4:	2300      	movs	r3, #0
}
 80059a6:	4618      	mov	r0, r3
 80059a8:	370c      	adds	r7, #12
 80059aa:	46bd      	mov	sp, r7
 80059ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80059b0:	4770      	bx	lr
	...

080059b4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 80059b4:	b580      	push	{r7, lr}
 80059b6:	b088      	sub	sp, #32
 80059b8:	af00      	add	r7, sp, #0
 80059ba:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80059bc:	2300      	movs	r3, #0
 80059be:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpCFGR = 0UL;
 80059c0:	2300      	movs	r3, #0
 80059c2:	61bb      	str	r3, [r7, #24]
  uint32_t tmp_adc_reg_is_conversion_on_going;
  __IO uint32_t wait_loop_index = 0UL;
 80059c4:	2300      	movs	r3, #0
 80059c6:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Check ADC handle */
  if (hadc == NULL)
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	2b00      	cmp	r3, #0
 80059cc:	d101      	bne.n	80059d2 <HAL_ADC_Init+0x1e>
  {
    return HAL_ERROR;
 80059ce:	2301      	movs	r3, #1
 80059d0:	e12e      	b.n	8005c30 <HAL_ADC_Init+0x27c>
    }
  }
#else
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 80059d2:	687b      	ldr	r3, [r7, #4]
 80059d4:	691b      	ldr	r3, [r3, #16]
 80059d6:	2b00      	cmp	r3, #0
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 80059d8:	687b      	ldr	r3, [r7, #4]
 80059da:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80059dc:	2b00      	cmp	r3, #0
 80059de:	d109      	bne.n	80059f4 <HAL_ADC_Init+0x40>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 80059e0:	6878      	ldr	r0, [r7, #4]
 80059e2:	f7fb fe9d 	bl	8001720 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 80059e6:	687b      	ldr	r3, [r7, #4]
 80059e8:	2200      	movs	r2, #0
 80059ea:	659a      	str	r2, [r3, #88]	@ 0x58

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 80059ec:	687b      	ldr	r3, [r7, #4]
 80059ee:	2200      	movs	r2, #0
 80059f0:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* - Exit from deep power-down mode and ADC voltage regulator enable        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  /* Feature "deep power-down" not available on ADC peripheral of this STM32WB device */
#else
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	681b      	ldr	r3, [r3, #0]
 80059f8:	4618      	mov	r0, r3
 80059fa:	f7ff ff3d 	bl	8005878 <LL_ADC_IsDeepPowerDownEnabled>
 80059fe:	4603      	mov	r3, r0
 8005a00:	2b00      	cmp	r3, #0
 8005a02:	d004      	beq.n	8005a0e <HAL_ADC_Init+0x5a>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005a04:	687b      	ldr	r3, [r7, #4]
 8005a06:	681b      	ldr	r3, [r3, #0]
 8005a08:	4618      	mov	r0, r3
 8005a0a:	f7ff ff23 	bl	8005854 <LL_ADC_DisableDeepPowerDown>
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }
#endif /* ADC_SUPPORT_2_5_MSPS */

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a0e:	687b      	ldr	r3, [r7, #4]
 8005a10:	681b      	ldr	r3, [r3, #0]
 8005a12:	4618      	mov	r0, r3
 8005a14:	f7ff ff58 	bl	80058c8 <LL_ADC_IsInternalRegulatorEnabled>
 8005a18:	4603      	mov	r3, r0
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d115      	bne.n	8005a4a <HAL_ADC_Init+0x96>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 8005a1e:	687b      	ldr	r3, [r7, #4]
 8005a20:	681b      	ldr	r3, [r3, #0]
 8005a22:	4618      	mov	r0, r3
 8005a24:	f7ff ff3c 	bl	80058a0 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005a28:	4b83      	ldr	r3, [pc, #524]	@ (8005c38 <HAL_ADC_Init+0x284>)
 8005a2a:	681b      	ldr	r3, [r3, #0]
 8005a2c:	099b      	lsrs	r3, r3, #6
 8005a2e:	4a83      	ldr	r2, [pc, #524]	@ (8005c3c <HAL_ADC_Init+0x288>)
 8005a30:	fba2 2303 	umull	r2, r3, r2, r3
 8005a34:	099b      	lsrs	r3, r3, #6
 8005a36:	3301      	adds	r3, #1
 8005a38:	005b      	lsls	r3, r3, #1
 8005a3a:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a3c:	e002      	b.n	8005a44 <HAL_ADC_Init+0x90>
    {
      wait_loop_index--;
 8005a3e:	68bb      	ldr	r3, [r7, #8]
 8005a40:	3b01      	subs	r3, #1
 8005a42:	60bb      	str	r3, [r7, #8]
    while (wait_loop_index != 0UL)
 8005a44:	68bb      	ldr	r3, [r7, #8]
 8005a46:	2b00      	cmp	r3, #0
 8005a48:	d1f9      	bne.n	8005a3e <HAL_ADC_Init+0x8a>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 8005a4a:	687b      	ldr	r3, [r7, #4]
 8005a4c:	681b      	ldr	r3, [r3, #0]
 8005a4e:	4618      	mov	r0, r3
 8005a50:	f7ff ff3a 	bl	80058c8 <LL_ADC_IsInternalRegulatorEnabled>
 8005a54:	4603      	mov	r3, r0
 8005a56:	2b00      	cmp	r3, #0
 8005a58:	d10d      	bne.n	8005a76 <HAL_ADC_Init+0xc2>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005a5a:	687b      	ldr	r3, [r7, #4]
 8005a5c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a5e:	f043 0210 	orr.w	r2, r3, #16
 8005a62:	687b      	ldr	r3, [r7, #4]
 8005a64:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8005a66:	687b      	ldr	r3, [r7, #4]
 8005a68:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a6a:	f043 0201 	orr.w	r2, r3, #1
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	659a      	str	r2, [r3, #88]	@ 0x58

    tmp_hal_status = HAL_ERROR;
 8005a72:	2301      	movs	r3, #1
 8005a74:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_reg_is_conversion_on_going = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005a76:	687b      	ldr	r3, [r7, #4]
 8005a78:	681b      	ldr	r3, [r3, #0]
 8005a7a:	4618      	mov	r0, r3
 8005a7c:	f7ff ff73 	bl	8005966 <LL_ADC_REG_IsConversionOngoing>
 8005a80:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 8005a82:	687b      	ldr	r3, [r7, #4]
 8005a84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a86:	f003 0310 	and.w	r3, r3, #16
 8005a8a:	2b00      	cmp	r3, #0
 8005a8c:	f040 80c7 	bne.w	8005c1e <HAL_ADC_Init+0x26a>
      && (tmp_adc_reg_is_conversion_on_going == 0UL)
 8005a90:	697b      	ldr	r3, [r7, #20]
 8005a92:	2b00      	cmp	r3, #0
 8005a94:	f040 80c3 	bne.w	8005c1e <HAL_ADC_Init+0x26a>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005a98:	687b      	ldr	r3, [r7, #4]
 8005a9a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a9c:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 8005aa0:	f043 0202 	orr.w	r2, r3, #2
 8005aa4:	687b      	ldr	r3, [r7, #4]
 8005aa6:	655a      	str	r2, [r3, #84]	@ 0x54
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005aa8:	687b      	ldr	r3, [r7, #4]
 8005aaa:	681b      	ldr	r3, [r3, #0]
 8005aac:	4618      	mov	r0, r3
 8005aae:	f7ff ff33 	bl	8005918 <LL_ADC_IsEnabled>
 8005ab2:	4603      	mov	r3, r0
 8005ab4:	2b00      	cmp	r3, #0
 8005ab6:	d10b      	bne.n	8005ad0 <HAL_ADC_Init+0x11c>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005ab8:	4861      	ldr	r0, [pc, #388]	@ (8005c40 <HAL_ADC_Init+0x28c>)
 8005aba:	f7ff ff2d 	bl	8005918 <LL_ADC_IsEnabled>
 8005abe:	4603      	mov	r3, r0
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	d105      	bne.n	8005ad0 <HAL_ADC_Init+0x11c>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005ac4:	687b      	ldr	r3, [r7, #4]
 8005ac6:	685b      	ldr	r3, [r3, #4]
 8005ac8:	4619      	mov	r1, r3
 8005aca:	485e      	ldr	r0, [pc, #376]	@ (8005c44 <HAL_ADC_Init+0x290>)
 8005acc:	f7ff fdaa 	bl	8005624 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005ad0:	687b      	ldr	r3, [r7, #4]
 8005ad2:	7e5b      	ldrb	r3, [r3, #25]
 8005ad4:	035a      	lsls	r2, r3, #13
                hadc->Init.Overrun                                                     |
 8005ad6:	687b      	ldr	r3, [r7, #4]
 8005ad8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005ada:	431a      	orrs	r2, r3
                hadc->Init.DataAlign                                                   |
 8005adc:	687b      	ldr	r3, [r7, #4]
 8005ade:	68db      	ldr	r3, [r3, #12]
                hadc->Init.Overrun                                                     |
 8005ae0:	431a      	orrs	r2, r3
                hadc->Init.Resolution                                                  |
 8005ae2:	687b      	ldr	r3, [r7, #4]
 8005ae4:	689b      	ldr	r3, [r3, #8]
                hadc->Init.DataAlign                                                   |
 8005ae6:	431a      	orrs	r2, r3
                ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 8005ae8:	687b      	ldr	r3, [r7, #4]
 8005aea:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005aee:	041b      	lsls	r3, r3, #16
                hadc->Init.Resolution                                                  |
 8005af0:	4313      	orrs	r3, r2
    tmpCFGR |= (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 8005af2:	69ba      	ldr	r2, [r7, #24]
 8005af4:	4313      	orrs	r3, r2
 8005af6:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 8005af8:	687b      	ldr	r3, [r7, #4]
 8005afa:	f893 3020 	ldrb.w	r3, [r3, #32]
 8005afe:	2b01      	cmp	r3, #1
 8005b00:	d106      	bne.n	8005b10 <HAL_ADC_Init+0x15c>
    {
      tmpCFGR |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 8005b02:	687b      	ldr	r3, [r7, #4]
 8005b04:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005b06:	3b01      	subs	r3, #1
 8005b08:	045b      	lsls	r3, r3, #17
 8005b0a:	69ba      	ldr	r2, [r7, #24]
 8005b0c:	4313      	orrs	r3, r2
 8005b0e:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b14:	2b00      	cmp	r3, #0
 8005b16:	d009      	beq.n	8005b2c <HAL_ADC_Init+0x178>
    {
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b18:	687b      	ldr	r3, [r7, #4]
 8005b1a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005b1c:	f403 7270 	and.w	r2, r3, #960	@ 0x3c0
                  | hadc->Init.ExternalTrigConvEdge
 8005b20:	687b      	ldr	r3, [r7, #4]
 8005b22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005b24:	4313      	orrs	r3, r2
      tmpCFGR |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 8005b26:	69ba      	ldr	r2, [r7, #24]
 8005b28:	4313      	orrs	r3, r2
 8005b2a:	61bb      	str	r3, [r7, #24]
                 );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmpCFGR);
 8005b2c:	687b      	ldr	r3, [r7, #4]
 8005b2e:	681b      	ldr	r3, [r3, #0]
 8005b30:	68da      	ldr	r2, [r3, #12]
 8005b32:	4b45      	ldr	r3, [pc, #276]	@ (8005c48 <HAL_ADC_Init+0x294>)
 8005b34:	4013      	ands	r3, r2
 8005b36:	687a      	ldr	r2, [r7, #4]
 8005b38:	6812      	ldr	r2, [r2, #0]
 8005b3a:	69b9      	ldr	r1, [r7, #24]
 8005b3c:	430b      	orrs	r3, r1
 8005b3e:	60d3      	str	r3, [r2, #12]
    /* Parameters that can be updated when ADC is disabled or enabled without */
    /* conversion on going on regular and injected groups:                    */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005b40:	687b      	ldr	r3, [r7, #4]
 8005b42:	681b      	ldr	r3, [r3, #0]
 8005b44:	4618      	mov	r0, r3
 8005b46:	f7ff ff0e 	bl	8005966 <LL_ADC_REG_IsConversionOngoing>
 8005b4a:	6138      	str	r0, [r7, #16]
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	4618      	mov	r0, r3
 8005b52:	f7ff ff1b 	bl	800598c <LL_ADC_INJ_IsConversionOngoing>
 8005b56:	60f8      	str	r0, [r7, #12]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005b58:	693b      	ldr	r3, [r7, #16]
 8005b5a:	2b00      	cmp	r3, #0
 8005b5c:	d13d      	bne.n	8005bda <HAL_ADC_Init+0x226>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005b5e:	68fb      	ldr	r3, [r7, #12]
 8005b60:	2b00      	cmp	r3, #0
 8005b62:	d13a      	bne.n	8005bda <HAL_ADC_Init+0x226>
       )
    {
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
                 ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005b64:	687b      	ldr	r3, [r7, #4]
 8005b66:	7e1b      	ldrb	r3, [r3, #24]
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b68:	039a      	lsls	r2, r3, #14
                 ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005b6a:	687b      	ldr	r3, [r7, #4]
 8005b6c:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 8005b70:	005b      	lsls	r3, r3, #1
      tmpCFGR = (ADC_CFGR_DFSDM(hadc)                                            |
 8005b72:	4313      	orrs	r3, r2
 8005b74:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmpCFGR);
 8005b76:	687b      	ldr	r3, [r7, #4]
 8005b78:	681b      	ldr	r3, [r3, #0]
 8005b7a:	68db      	ldr	r3, [r3, #12]
 8005b7c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8005b80:	f023 0302 	bic.w	r3, r3, #2
 8005b84:	687a      	ldr	r2, [r7, #4]
 8005b86:	6812      	ldr	r2, [r2, #0]
 8005b88:	69b9      	ldr	r1, [r7, #24]
 8005b8a:	430b      	orrs	r3, r1
 8005b8c:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.OversamplingMode == ENABLE)
 8005b8e:	687b      	ldr	r3, [r7, #4]
 8005b90:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 8005b94:	2b01      	cmp	r3, #1
 8005b96:	d118      	bne.n	8005bca <HAL_ADC_Init+0x216>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 8005b98:	687b      	ldr	r3, [r7, #4]
 8005b9a:	681b      	ldr	r3, [r3, #0]
 8005b9c:	691b      	ldr	r3, [r3, #16]
 8005b9e:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 8005ba2:	f023 0304 	bic.w	r3, r3, #4
 8005ba6:	687a      	ldr	r2, [r7, #4]
 8005ba8:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 8005baa:	687a      	ldr	r2, [r7, #4]
 8005bac:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 8005bae:	4311      	orrs	r1, r2
 8005bb0:	687a      	ldr	r2, [r7, #4]
 8005bb2:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 8005bb4:	4311      	orrs	r1, r2
 8005bb6:	687a      	ldr	r2, [r7, #4]
 8005bb8:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8005bba:	430a      	orrs	r2, r1
 8005bbc:	431a      	orrs	r2, r3
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	681b      	ldr	r3, [r3, #0]
 8005bc2:	f042 0201 	orr.w	r2, r2, #1
 8005bc6:	611a      	str	r2, [r3, #16]
 8005bc8:	e007      	b.n	8005bda <HAL_ADC_Init+0x226>
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 8005bca:	687b      	ldr	r3, [r7, #4]
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	691a      	ldr	r2, [r3, #16]
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	f022 0201 	bic.w	r2, r2, #1
 8005bd8:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 8005bda:	687b      	ldr	r3, [r7, #4]
 8005bdc:	691b      	ldr	r3, [r3, #16]
 8005bde:	2b01      	cmp	r3, #1
 8005be0:	d10c      	bne.n	8005bfc <HAL_ADC_Init+0x248>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005be2:	687b      	ldr	r3, [r7, #4]
 8005be4:	681b      	ldr	r3, [r3, #0]
 8005be6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005be8:	f023 010f 	bic.w	r1, r3, #15
 8005bec:	687b      	ldr	r3, [r7, #4]
 8005bee:	69db      	ldr	r3, [r3, #28]
 8005bf0:	1e5a      	subs	r2, r3, #1
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	430a      	orrs	r2, r1
 8005bf8:	631a      	str	r2, [r3, #48]	@ 0x30
 8005bfa:	e007      	b.n	8005c0c <HAL_ADC_Init+0x258>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 8005bfc:	687b      	ldr	r3, [r7, #4]
 8005bfe:	681b      	ldr	r3, [r3, #0]
 8005c00:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005c02:	687b      	ldr	r3, [r7, #4]
 8005c04:	681b      	ldr	r3, [r3, #0]
 8005c06:	f022 020f 	bic.w	r2, r2, #15
 8005c0a:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 8005c0c:	687b      	ldr	r3, [r7, #4]
 8005c0e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c10:	f023 0303 	bic.w	r3, r3, #3
 8005c14:	f043 0201 	orr.w	r2, r3, #1
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	655a      	str	r2, [r3, #84]	@ 0x54
 8005c1c:	e007      	b.n	8005c2e <HAL_ADC_Init+0x27a>
#endif /* ADC_SUPPORT_2_5_MSPS */
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005c1e:	687b      	ldr	r3, [r7, #4]
 8005c20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c22:	f043 0210 	orr.w	r2, r3, #16
 8005c26:	687b      	ldr	r3, [r7, #4]
 8005c28:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 8005c2a:	2301      	movs	r3, #1
 8005c2c:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005c2e:	7ffb      	ldrb	r3, [r7, #31]
}
 8005c30:	4618      	mov	r0, r3
 8005c32:	3720      	adds	r7, #32
 8005c34:	46bd      	mov	sp, r7
 8005c36:	bd80      	pop	{r7, pc}
 8005c38:	20000034 	.word	0x20000034
 8005c3c:	053e2d63 	.word	0x053e2d63
 8005c40:	50040000 	.word	0x50040000
 8005c44:	50040300 	.word	0x50040300
 8005c48:	fff0c007 	.word	0xfff0c007

08005c4c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 8005c4c:	b580      	push	{r7, lr}
 8005c4e:	b086      	sub	sp, #24
 8005c50:	af00      	add	r7, sp, #0
 8005c52:	60f8      	str	r0, [r7, #12]
 8005c54:	60b9      	str	r1, [r7, #8]
 8005c56:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005c58:	68fb      	ldr	r3, [r7, #12]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	4618      	mov	r0, r3
 8005c5e:	f7ff fe82 	bl	8005966 <LL_ADC_REG_IsConversionOngoing>
 8005c62:	4603      	mov	r3, r0
 8005c64:	2b00      	cmp	r3, #0
 8005c66:	d167      	bne.n	8005d38 <HAL_ADC_Start_DMA+0xec>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 8005c68:	68fb      	ldr	r3, [r7, #12]
 8005c6a:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005c6e:	2b01      	cmp	r3, #1
 8005c70:	d101      	bne.n	8005c76 <HAL_ADC_Start_DMA+0x2a>
 8005c72:	2302      	movs	r3, #2
 8005c74:	e063      	b.n	8005d3e <HAL_ADC_Start_DMA+0xf2>
 8005c76:	68fb      	ldr	r3, [r7, #12]
 8005c78:	2201      	movs	r2, #1
 8005c7a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005c7e:	68f8      	ldr	r0, [r7, #12]
 8005c80:	f000 fc42 	bl	8006508 <ADC_Enable>
 8005c84:	4603      	mov	r3, r0
 8005c86:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005c88:	7dfb      	ldrb	r3, [r7, #23]
 8005c8a:	2b00      	cmp	r3, #0
 8005c8c:	d14f      	bne.n	8005d2e <HAL_ADC_Start_DMA+0xe2>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005c8e:	68fb      	ldr	r3, [r7, #12]
 8005c90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005c92:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005c96:	f023 0301 	bic.w	r3, r3, #1
 8005c9a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005c9e:	68fb      	ldr	r3, [r7, #12]
 8005ca0:	655a      	str	r2, [r3, #84]	@ 0x54
#if defined(ADC_SUPPORT_2_5_MSPS)
        /* Reset all ADC error code fields */
        ADC_CLEAR_ERRORCODE(hadc);
#else
        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005ca2:	68fb      	ldr	r3, [r7, #12]
 8005ca4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005ca6:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d006      	beq.n	8005cbc <HAL_ADC_Start_DMA+0x70>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005cae:	68fb      	ldr	r3, [r7, #12]
 8005cb0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005cb2:	f023 0206 	bic.w	r2, r3, #6
 8005cb6:	68fb      	ldr	r3, [r7, #12]
 8005cb8:	659a      	str	r2, [r3, #88]	@ 0x58
 8005cba:	e002      	b.n	8005cc2 <HAL_ADC_Start_DMA+0x76>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005cbc:	68fb      	ldr	r3, [r7, #12]
 8005cbe:	2200      	movs	r2, #0
 8005cc0:	659a      	str	r2, [r3, #88]	@ 0x58
        }
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005cc2:	68fb      	ldr	r3, [r7, #12]
 8005cc4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cc6:	4a20      	ldr	r2, [pc, #128]	@ (8005d48 <HAL_ADC_Start_DMA+0xfc>)
 8005cc8:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005cca:	68fb      	ldr	r3, [r7, #12]
 8005ccc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cce:	4a1f      	ldr	r2, [pc, #124]	@ (8005d4c <HAL_ADC_Start_DMA+0x100>)
 8005cd0:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005cd2:	68fb      	ldr	r3, [r7, #12]
 8005cd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005cd6:	4a1e      	ldr	r2, [pc, #120]	@ (8005d50 <HAL_ADC_Start_DMA+0x104>)
 8005cd8:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005cda:	68fb      	ldr	r3, [r7, #12]
 8005cdc:	681b      	ldr	r3, [r3, #0]
 8005cde:	221c      	movs	r2, #28
 8005ce0:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005ce2:	68fb      	ldr	r3, [r7, #12]
 8005ce4:	2200      	movs	r2, #0
 8005ce6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005cea:	68fb      	ldr	r3, [r7, #12]
 8005cec:	681b      	ldr	r3, [r3, #0]
 8005cee:	685a      	ldr	r2, [r3, #4]
 8005cf0:	68fb      	ldr	r3, [r7, #12]
 8005cf2:	681b      	ldr	r3, [r3, #0]
 8005cf4:	f042 0210 	orr.w	r2, r2, #16
 8005cf8:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
#if  defined(ADC_SUPPORT_2_5_MSPS)
        SET_BIT(hadc->Instance->CFGR1, ADC_CFGR1_DMAEN);
#else
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005cfa:	68fb      	ldr	r3, [r7, #12]
 8005cfc:	681b      	ldr	r3, [r3, #0]
 8005cfe:	68da      	ldr	r2, [r3, #12]
 8005d00:	68fb      	ldr	r3, [r7, #12]
 8005d02:	681b      	ldr	r3, [r3, #0]
 8005d04:	f042 0201 	orr.w	r2, r2, #1
 8005d08:	60da      	str	r2, [r3, #12]
#endif /* ADC_SUPPORT_2_5_MSPS */

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005d0a:	68fb      	ldr	r3, [r7, #12]
 8005d0c:	6cd8      	ldr	r0, [r3, #76]	@ 0x4c
 8005d0e:	68fb      	ldr	r3, [r7, #12]
 8005d10:	681b      	ldr	r3, [r3, #0]
 8005d12:	3340      	adds	r3, #64	@ 0x40
 8005d14:	4619      	mov	r1, r3
 8005d16:	68ba      	ldr	r2, [r7, #8]
 8005d18:	687b      	ldr	r3, [r7, #4]
 8005d1a:	f000 fe8b 	bl	8006a34 <HAL_DMA_Start_IT>
 8005d1e:	4603      	mov	r3, r0
 8005d20:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005d22:	68fb      	ldr	r3, [r7, #12]
 8005d24:	681b      	ldr	r3, [r3, #0]
 8005d26:	4618      	mov	r0, r3
 8005d28:	f7ff fe09 	bl	800593e <LL_ADC_REG_StartConversion>
 8005d2c:	e006      	b.n	8005d3c <HAL_ADC_Start_DMA+0xf0>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005d2e:	68fb      	ldr	r3, [r7, #12]
 8005d30:	2200      	movs	r2, #0
 8005d32:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
 8005d36:	e001      	b.n	8005d3c <HAL_ADC_Start_DMA+0xf0>
      }
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005d38:	2302      	movs	r3, #2
 8005d3a:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005d3c:	7dfb      	ldrb	r3, [r7, #23]
}
 8005d3e:	4618      	mov	r0, r3
 8005d40:	3718      	adds	r7, #24
 8005d42:	46bd      	mov	sp, r7
 8005d44:	bd80      	pop	{r7, pc}
 8005d46:	bf00      	nop
 8005d48:	080065fd 	.word	0x080065fd
 8005d4c:	080066d5 	.word	0x080066d5
 8005d50:	080066f1 	.word	0x080066f1

08005d54 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005d54:	b480      	push	{r7}
 8005d56:	b083      	sub	sp, #12
 8005d58:	af00      	add	r7, sp, #0
 8005d5a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005d5c:	bf00      	nop
 8005d5e:	370c      	adds	r7, #12
 8005d60:	46bd      	mov	sp, r7
 8005d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d66:	4770      	bx	lr

08005d68 <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005d68:	b480      	push	{r7}
 8005d6a:	b083      	sub	sp, #12
 8005d6c:	af00      	add	r7, sp, #0
 8005d6e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005d70:	bf00      	nop
 8005d72:	370c      	adds	r7, #12
 8005d74:	46bd      	mov	sp, r7
 8005d76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d7a:	4770      	bx	lr

08005d7c <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param sConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *sConfig)
{
 8005d7c:	b580      	push	{r7, lr}
 8005d7e:	b0b6      	sub	sp, #216	@ 0xd8
 8005d80:	af00      	add	r7, sp, #0
 8005d82:	6078      	str	r0, [r7, #4]
 8005d84:	6039      	str	r1, [r7, #0]
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
  
#else
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005d86:	2300      	movs	r3, #0
 8005d88:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0;
 8005d8c:	2300      	movs	r3, #0
 8005d8e:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, sConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8005d96:	2b01      	cmp	r3, #1
 8005d98:	d101      	bne.n	8005d9e <HAL_ADC_ConfigChannel+0x22>
 8005d9a:	2302      	movs	r3, #2
 8005d9c:	e39f      	b.n	80064de <HAL_ADC_ConfigChannel+0x762>
 8005d9e:	687b      	ldr	r3, [r7, #4]
 8005da0:	2201      	movs	r2, #1
 8005da2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005da6:	687b      	ldr	r3, [r7, #4]
 8005da8:	681b      	ldr	r3, [r3, #0]
 8005daa:	4618      	mov	r0, r3
 8005dac:	f7ff fddb 	bl	8005966 <LL_ADC_REG_IsConversionOngoing>
 8005db0:	4603      	mov	r3, r0
 8005db2:	2b00      	cmp	r3, #0
 8005db4:	f040 8384 	bne.w	80064c0 <HAL_ADC_ConfigChannel+0x744>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, sConfig->Rank, sConfig->Channel);
 8005db8:	687b      	ldr	r3, [r7, #4]
 8005dba:	6818      	ldr	r0, [r3, #0]
 8005dbc:	683b      	ldr	r3, [r7, #0]
 8005dbe:	6859      	ldr	r1, [r3, #4]
 8005dc0:	683b      	ldr	r3, [r7, #0]
 8005dc2:	681b      	ldr	r3, [r3, #0]
 8005dc4:	461a      	mov	r2, r3
 8005dc6:	f7ff fcc9 	bl	800575c <LL_ADC_REG_SetSequencerRanks>
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
#if defined(ADC_SUPPORT_2_5_MSPS)
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
#else
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005dca:	687b      	ldr	r3, [r7, #4]
 8005dcc:	681b      	ldr	r3, [r3, #0]
 8005dce:	4618      	mov	r0, r3
 8005dd0:	f7ff fdc9 	bl	8005966 <LL_ADC_REG_IsConversionOngoing>
 8005dd4:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	681b      	ldr	r3, [r3, #0]
 8005ddc:	4618      	mov	r0, r3
 8005dde:	f7ff fdd5 	bl	800598c <LL_ADC_INJ_IsConversionOngoing>
 8005de2:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005de6:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	f040 81a6 	bne.w	800613c <HAL_ADC_ConfigChannel+0x3c0>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005df0:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005df4:	2b00      	cmp	r3, #0
 8005df6:	f040 81a1 	bne.w	800613c <HAL_ADC_ConfigChannel+0x3c0>
       )
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Set sampling time of the selected ADC channel */
      LL_ADC_SetChannelSamplingTime(hadc->Instance, sConfig->Channel, sConfig->SamplingTime);
 8005dfa:	687b      	ldr	r3, [r7, #4]
 8005dfc:	6818      	ldr	r0, [r3, #0]
 8005dfe:	683b      	ldr	r3, [r7, #0]
 8005e00:	6819      	ldr	r1, [r3, #0]
 8005e02:	683b      	ldr	r3, [r7, #0]
 8005e04:	689b      	ldr	r3, [r3, #8]
 8005e06:	461a      	mov	r2, r3
 8005e08:	f7ff fcd4 	bl	80057b4 <LL_ADC_SetChannelSamplingTime>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)sConfig->Offset);
 8005e0c:	683b      	ldr	r3, [r7, #0]
 8005e0e:	695a      	ldr	r2, [r3, #20]
 8005e10:	687b      	ldr	r3, [r7, #4]
 8005e12:	681b      	ldr	r3, [r3, #0]
 8005e14:	68db      	ldr	r3, [r3, #12]
 8005e16:	08db      	lsrs	r3, r3, #3
 8005e18:	f003 0303 	and.w	r3, r3, #3
 8005e1c:	005b      	lsls	r3, r3, #1
 8005e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8005e22:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (sConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005e26:	683b      	ldr	r3, [r7, #0]
 8005e28:	691b      	ldr	r3, [r3, #16]
 8005e2a:	2b04      	cmp	r3, #4
 8005e2c:	d00a      	beq.n	8005e44 <HAL_ADC_ConfigChannel+0xc8>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, sConfig->OffsetNumber, sConfig->Channel, tmpOffsetShifted);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	6818      	ldr	r0, [r3, #0]
 8005e32:	683b      	ldr	r3, [r7, #0]
 8005e34:	6919      	ldr	r1, [r3, #16]
 8005e36:	683b      	ldr	r3, [r7, #0]
 8005e38:	681a      	ldr	r2, [r3, #0]
 8005e3a:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005e3e:	f7ff fc25 	bl	800568c <LL_ADC_SetOffset>
 8005e42:	e17b      	b.n	800613c <HAL_ADC_ConfigChannel+0x3c0>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	681b      	ldr	r3, [r3, #0]
 8005e48:	2100      	movs	r1, #0
 8005e4a:	4618      	mov	r0, r3
 8005e4c:	f7ff fc42 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005e50:	4603      	mov	r3, r0
 8005e52:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e56:	2b00      	cmp	r3, #0
 8005e58:	d10a      	bne.n	8005e70 <HAL_ADC_ConfigChannel+0xf4>
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	681b      	ldr	r3, [r3, #0]
 8005e5e:	2100      	movs	r1, #0
 8005e60:	4618      	mov	r0, r3
 8005e62:	f7ff fc37 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005e66:	4603      	mov	r3, r0
 8005e68:	0e9b      	lsrs	r3, r3, #26
 8005e6a:	f003 021f 	and.w	r2, r3, #31
 8005e6e:	e01e      	b.n	8005eae <HAL_ADC_ConfigChannel+0x132>
 8005e70:	687b      	ldr	r3, [r7, #4]
 8005e72:	681b      	ldr	r3, [r3, #0]
 8005e74:	2100      	movs	r1, #0
 8005e76:	4618      	mov	r0, r3
 8005e78:	f7ff fc2c 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005e7c:	4603      	mov	r3, r0
 8005e7e:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e82:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005e86:	fa93 f3a3 	rbit	r3, r3
 8005e8a:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005e8e:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005e92:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005e96:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005e9a:	2b00      	cmp	r3, #0
 8005e9c:	d101      	bne.n	8005ea2 <HAL_ADC_ConfigChannel+0x126>
  {
    return 32U;
 8005e9e:	2320      	movs	r3, #32
 8005ea0:	e004      	b.n	8005eac <HAL_ADC_ConfigChannel+0x130>
  }
  return __builtin_clz(value);
 8005ea2:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005ea6:	fab3 f383 	clz	r3, r3
 8005eaa:	b2db      	uxtb	r3, r3
 8005eac:	461a      	mov	r2, r3
 8005eae:	683b      	ldr	r3, [r7, #0]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eb6:	2b00      	cmp	r3, #0
 8005eb8:	d105      	bne.n	8005ec6 <HAL_ADC_ConfigChannel+0x14a>
 8005eba:	683b      	ldr	r3, [r7, #0]
 8005ebc:	681b      	ldr	r3, [r3, #0]
 8005ebe:	0e9b      	lsrs	r3, r3, #26
 8005ec0:	f003 031f 	and.w	r3, r3, #31
 8005ec4:	e018      	b.n	8005ef8 <HAL_ADC_ConfigChannel+0x17c>
 8005ec6:	683b      	ldr	r3, [r7, #0]
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ece:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005ed2:	fa93 f3a3 	rbit	r3, r3
 8005ed6:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005eda:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005ede:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005ee2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ee6:	2b00      	cmp	r3, #0
 8005ee8:	d101      	bne.n	8005eee <HAL_ADC_ConfigChannel+0x172>
    return 32U;
 8005eea:	2320      	movs	r3, #32
 8005eec:	e004      	b.n	8005ef8 <HAL_ADC_ConfigChannel+0x17c>
  return __builtin_clz(value);
 8005eee:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005ef2:	fab3 f383 	clz	r3, r3
 8005ef6:	b2db      	uxtb	r3, r3
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d106      	bne.n	8005f0a <HAL_ADC_ConfigChannel+0x18e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005efc:	687b      	ldr	r3, [r7, #4]
 8005efe:	681b      	ldr	r3, [r3, #0]
 8005f00:	2200      	movs	r2, #0
 8005f02:	2100      	movs	r1, #0
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7ff fbfb 	bl	8005700 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005f0a:	687b      	ldr	r3, [r7, #4]
 8005f0c:	681b      	ldr	r3, [r3, #0]
 8005f0e:	2101      	movs	r1, #1
 8005f10:	4618      	mov	r0, r3
 8005f12:	f7ff fbdf 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005f16:	4603      	mov	r3, r0
 8005f18:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f1c:	2b00      	cmp	r3, #0
 8005f1e:	d10a      	bne.n	8005f36 <HAL_ADC_ConfigChannel+0x1ba>
 8005f20:	687b      	ldr	r3, [r7, #4]
 8005f22:	681b      	ldr	r3, [r3, #0]
 8005f24:	2101      	movs	r1, #1
 8005f26:	4618      	mov	r0, r3
 8005f28:	f7ff fbd4 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005f2c:	4603      	mov	r3, r0
 8005f2e:	0e9b      	lsrs	r3, r3, #26
 8005f30:	f003 021f 	and.w	r2, r3, #31
 8005f34:	e01e      	b.n	8005f74 <HAL_ADC_ConfigChannel+0x1f8>
 8005f36:	687b      	ldr	r3, [r7, #4]
 8005f38:	681b      	ldr	r3, [r3, #0]
 8005f3a:	2101      	movs	r1, #1
 8005f3c:	4618      	mov	r0, r3
 8005f3e:	f7ff fbc9 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005f42:	4603      	mov	r3, r0
 8005f44:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f48:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005f4c:	fa93 f3a3 	rbit	r3, r3
 8005f50:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005f54:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005f58:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005f5c:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d101      	bne.n	8005f68 <HAL_ADC_ConfigChannel+0x1ec>
    return 32U;
 8005f64:	2320      	movs	r3, #32
 8005f66:	e004      	b.n	8005f72 <HAL_ADC_ConfigChannel+0x1f6>
  return __builtin_clz(value);
 8005f68:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005f6c:	fab3 f383 	clz	r3, r3
 8005f70:	b2db      	uxtb	r3, r3
 8005f72:	461a      	mov	r2, r3
 8005f74:	683b      	ldr	r3, [r7, #0]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f7c:	2b00      	cmp	r3, #0
 8005f7e:	d105      	bne.n	8005f8c <HAL_ADC_ConfigChannel+0x210>
 8005f80:	683b      	ldr	r3, [r7, #0]
 8005f82:	681b      	ldr	r3, [r3, #0]
 8005f84:	0e9b      	lsrs	r3, r3, #26
 8005f86:	f003 031f 	and.w	r3, r3, #31
 8005f8a:	e018      	b.n	8005fbe <HAL_ADC_ConfigChannel+0x242>
 8005f8c:	683b      	ldr	r3, [r7, #0]
 8005f8e:	681b      	ldr	r3, [r3, #0]
 8005f90:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f94:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005f98:	fa93 f3a3 	rbit	r3, r3
 8005f9c:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005fa0:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005fa4:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005fa8:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fac:	2b00      	cmp	r3, #0
 8005fae:	d101      	bne.n	8005fb4 <HAL_ADC_ConfigChannel+0x238>
    return 32U;
 8005fb0:	2320      	movs	r3, #32
 8005fb2:	e004      	b.n	8005fbe <HAL_ADC_ConfigChannel+0x242>
  return __builtin_clz(value);
 8005fb4:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005fb8:	fab3 f383 	clz	r3, r3
 8005fbc:	b2db      	uxtb	r3, r3
 8005fbe:	429a      	cmp	r2, r3
 8005fc0:	d106      	bne.n	8005fd0 <HAL_ADC_ConfigChannel+0x254>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	681b      	ldr	r3, [r3, #0]
 8005fc6:	2200      	movs	r2, #0
 8005fc8:	2101      	movs	r1, #1
 8005fca:	4618      	mov	r0, r3
 8005fcc:	f7ff fb98 	bl	8005700 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8005fd0:	687b      	ldr	r3, [r7, #4]
 8005fd2:	681b      	ldr	r3, [r3, #0]
 8005fd4:	2102      	movs	r1, #2
 8005fd6:	4618      	mov	r0, r3
 8005fd8:	f7ff fb7c 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005fdc:	4603      	mov	r3, r0
 8005fde:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d10a      	bne.n	8005ffc <HAL_ADC_ConfigChannel+0x280>
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	681b      	ldr	r3, [r3, #0]
 8005fea:	2102      	movs	r1, #2
 8005fec:	4618      	mov	r0, r3
 8005fee:	f7ff fb71 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8005ff2:	4603      	mov	r3, r0
 8005ff4:	0e9b      	lsrs	r3, r3, #26
 8005ff6:	f003 021f 	and.w	r2, r3, #31
 8005ffa:	e01e      	b.n	800603a <HAL_ADC_ConfigChannel+0x2be>
 8005ffc:	687b      	ldr	r3, [r7, #4]
 8005ffe:	681b      	ldr	r3, [r3, #0]
 8006000:	2102      	movs	r1, #2
 8006002:	4618      	mov	r0, r3
 8006004:	f7ff fb66 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 8006008:	4603      	mov	r3, r0
 800600a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800600e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006012:	fa93 f3a3 	rbit	r3, r3
 8006016:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 800601a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800601e:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8006022:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006026:	2b00      	cmp	r3, #0
 8006028:	d101      	bne.n	800602e <HAL_ADC_ConfigChannel+0x2b2>
    return 32U;
 800602a:	2320      	movs	r3, #32
 800602c:	e004      	b.n	8006038 <HAL_ADC_ConfigChannel+0x2bc>
  return __builtin_clz(value);
 800602e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8006032:	fab3 f383 	clz	r3, r3
 8006036:	b2db      	uxtb	r3, r3
 8006038:	461a      	mov	r2, r3
 800603a:	683b      	ldr	r3, [r7, #0]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006042:	2b00      	cmp	r3, #0
 8006044:	d105      	bne.n	8006052 <HAL_ADC_ConfigChannel+0x2d6>
 8006046:	683b      	ldr	r3, [r7, #0]
 8006048:	681b      	ldr	r3, [r3, #0]
 800604a:	0e9b      	lsrs	r3, r3, #26
 800604c:	f003 031f 	and.w	r3, r3, #31
 8006050:	e016      	b.n	8006080 <HAL_ADC_ConfigChannel+0x304>
 8006052:	683b      	ldr	r3, [r7, #0]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800605a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800605e:	fa93 f3a3 	rbit	r3, r3
 8006062:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8006064:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8006066:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 800606a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800606e:	2b00      	cmp	r3, #0
 8006070:	d101      	bne.n	8006076 <HAL_ADC_ConfigChannel+0x2fa>
    return 32U;
 8006072:	2320      	movs	r3, #32
 8006074:	e004      	b.n	8006080 <HAL_ADC_ConfigChannel+0x304>
  return __builtin_clz(value);
 8006076:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800607a:	fab3 f383 	clz	r3, r3
 800607e:	b2db      	uxtb	r3, r3
 8006080:	429a      	cmp	r2, r3
 8006082:	d106      	bne.n	8006092 <HAL_ADC_ConfigChannel+0x316>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8006084:	687b      	ldr	r3, [r7, #4]
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	2200      	movs	r2, #0
 800608a:	2102      	movs	r1, #2
 800608c:	4618      	mov	r0, r3
 800608e:	f7ff fb37 	bl	8005700 <LL_ADC_SetOffsetState>
        }
        if(__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4)) == __LL_ADC_CHANNEL_TO_DECIMAL_NB(sConfig->Channel))
 8006092:	687b      	ldr	r3, [r7, #4]
 8006094:	681b      	ldr	r3, [r3, #0]
 8006096:	2103      	movs	r1, #3
 8006098:	4618      	mov	r0, r3
 800609a:	f7ff fb1b 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 800609e:	4603      	mov	r3, r0
 80060a0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060a4:	2b00      	cmp	r3, #0
 80060a6:	d10a      	bne.n	80060be <HAL_ADC_ConfigChannel+0x342>
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	2103      	movs	r1, #3
 80060ae:	4618      	mov	r0, r3
 80060b0:	f7ff fb10 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 80060b4:	4603      	mov	r3, r0
 80060b6:	0e9b      	lsrs	r3, r3, #26
 80060b8:	f003 021f 	and.w	r2, r3, #31
 80060bc:	e017      	b.n	80060ee <HAL_ADC_ConfigChannel+0x372>
 80060be:	687b      	ldr	r3, [r7, #4]
 80060c0:	681b      	ldr	r3, [r3, #0]
 80060c2:	2103      	movs	r1, #3
 80060c4:	4618      	mov	r0, r3
 80060c6:	f7ff fb05 	bl	80056d4 <LL_ADC_GetOffsetChannel>
 80060ca:	4603      	mov	r3, r0
 80060cc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80060d0:	fa93 f3a3 	rbit	r3, r3
 80060d4:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 80060d6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80060d8:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 80060da:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d101      	bne.n	80060e4 <HAL_ADC_ConfigChannel+0x368>
    return 32U;
 80060e0:	2320      	movs	r3, #32
 80060e2:	e003      	b.n	80060ec <HAL_ADC_ConfigChannel+0x370>
  return __builtin_clz(value);
 80060e4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80060e6:	fab3 f383 	clz	r3, r3
 80060ea:	b2db      	uxtb	r3, r3
 80060ec:	461a      	mov	r2, r3
 80060ee:	683b      	ldr	r3, [r7, #0]
 80060f0:	681b      	ldr	r3, [r3, #0]
 80060f2:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060f6:	2b00      	cmp	r3, #0
 80060f8:	d105      	bne.n	8006106 <HAL_ADC_ConfigChannel+0x38a>
 80060fa:	683b      	ldr	r3, [r7, #0]
 80060fc:	681b      	ldr	r3, [r3, #0]
 80060fe:	0e9b      	lsrs	r3, r3, #26
 8006100:	f003 031f 	and.w	r3, r3, #31
 8006104:	e011      	b.n	800612a <HAL_ADC_ConfigChannel+0x3ae>
 8006106:	683b      	ldr	r3, [r7, #0]
 8006108:	681b      	ldr	r3, [r3, #0]
 800610a:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800610c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800610e:	fa93 f3a3 	rbit	r3, r3
 8006112:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8006114:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006116:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8006118:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800611a:	2b00      	cmp	r3, #0
 800611c:	d101      	bne.n	8006122 <HAL_ADC_ConfigChannel+0x3a6>
    return 32U;
 800611e:	2320      	movs	r3, #32
 8006120:	e003      	b.n	800612a <HAL_ADC_ConfigChannel+0x3ae>
  return __builtin_clz(value);
 8006122:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8006124:	fab3 f383 	clz	r3, r3
 8006128:	b2db      	uxtb	r3, r3
 800612a:	429a      	cmp	r2, r3
 800612c:	d106      	bne.n	800613c <HAL_ADC_ConfigChannel+0x3c0>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 800612e:	687b      	ldr	r3, [r7, #4]
 8006130:	681b      	ldr	r3, [r3, #0]
 8006132:	2200      	movs	r2, #0
 8006134:	2103      	movs	r1, #3
 8006136:	4618      	mov	r0, r3
 8006138:	f7ff fae2 	bl	8005700 <LL_ADC_SetOffsetState>

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    /*  - Internal measurement channels: Vbat/VrefInt/TempSensor                */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800613c:	687b      	ldr	r3, [r7, #4]
 800613e:	681b      	ldr	r3, [r3, #0]
 8006140:	4618      	mov	r0, r3
 8006142:	f7ff fbe9 	bl	8005918 <LL_ADC_IsEnabled>
 8006146:	4603      	mov	r3, r0
 8006148:	2b00      	cmp	r3, #0
 800614a:	f040 81c2 	bne.w	80064d2 <HAL_ADC_ConfigChannel+0x756>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, sConfig->Channel, sConfig->SingleDiff);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	6818      	ldr	r0, [r3, #0]
 8006152:	683b      	ldr	r3, [r7, #0]
 8006154:	6819      	ldr	r1, [r3, #0]
 8006156:	683b      	ldr	r3, [r7, #0]
 8006158:	68db      	ldr	r3, [r3, #12]
 800615a:	461a      	mov	r2, r3
 800615c:	f7ff fb56 	bl	800580c <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (sConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8006160:	683b      	ldr	r3, [r7, #0]
 8006162:	68db      	ldr	r3, [r3, #12]
 8006164:	4a8e      	ldr	r2, [pc, #568]	@ (80063a0 <HAL_ADC_ConfigChannel+0x624>)
 8006166:	4293      	cmp	r3, r2
 8006168:	f040 8130 	bne.w	80063cc <HAL_ADC_ConfigChannel+0x650>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800616c:	687b      	ldr	r3, [r7, #4]
 800616e:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 8006170:	683b      	ldr	r3, [r7, #0]
 8006172:	681b      	ldr	r3, [r3, #0]
 8006174:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006178:	2b00      	cmp	r3, #0
 800617a:	d10b      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x418>
 800617c:	683b      	ldr	r3, [r7, #0]
 800617e:	681b      	ldr	r3, [r3, #0]
 8006180:	0e9b      	lsrs	r3, r3, #26
 8006182:	3301      	adds	r3, #1
 8006184:	f003 031f 	and.w	r3, r3, #31
 8006188:	2b09      	cmp	r3, #9
 800618a:	bf94      	ite	ls
 800618c:	2301      	movls	r3, #1
 800618e:	2300      	movhi	r3, #0
 8006190:	b2db      	uxtb	r3, r3
 8006192:	e019      	b.n	80061c8 <HAL_ADC_ConfigChannel+0x44c>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800619c:	fa93 f3a3 	rbit	r3, r3
 80061a0:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 80061a2:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80061a4:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 80061a6:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <HAL_ADC_ConfigChannel+0x434>
    return 32U;
 80061ac:	2320      	movs	r3, #32
 80061ae:	e003      	b.n	80061b8 <HAL_ADC_ConfigChannel+0x43c>
  return __builtin_clz(value);
 80061b0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80061b2:	fab3 f383 	clz	r3, r3
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	3301      	adds	r3, #1
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2b09      	cmp	r3, #9
 80061c0:	bf94      	ite	ls
 80061c2:	2301      	movls	r3, #1
 80061c4:	2300      	movhi	r3, #0
 80061c6:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80061c8:	2b00      	cmp	r3, #0
 80061ca:	d079      	beq.n	80062c0 <HAL_ADC_ConfigChannel+0x544>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80061cc:	683b      	ldr	r3, [r7, #0]
 80061ce:	681b      	ldr	r3, [r3, #0]
 80061d0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061d4:	2b00      	cmp	r3, #0
 80061d6:	d107      	bne.n	80061e8 <HAL_ADC_ConfigChannel+0x46c>
 80061d8:	683b      	ldr	r3, [r7, #0]
 80061da:	681b      	ldr	r3, [r3, #0]
 80061dc:	0e9b      	lsrs	r3, r3, #26
 80061de:	3301      	adds	r3, #1
 80061e0:	069b      	lsls	r3, r3, #26
 80061e2:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80061e6:	e015      	b.n	8006214 <HAL_ADC_ConfigChannel+0x498>
 80061e8:	683b      	ldr	r3, [r7, #0]
 80061ea:	681b      	ldr	r3, [r3, #0]
 80061ec:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061ee:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80061f0:	fa93 f3a3 	rbit	r3, r3
 80061f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 80061f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80061f8:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 80061fa:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80061fc:	2b00      	cmp	r3, #0
 80061fe:	d101      	bne.n	8006204 <HAL_ADC_ConfigChannel+0x488>
    return 32U;
 8006200:	2320      	movs	r3, #32
 8006202:	e003      	b.n	800620c <HAL_ADC_ConfigChannel+0x490>
  return __builtin_clz(value);
 8006204:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006206:	fab3 f383 	clz	r3, r3
 800620a:	b2db      	uxtb	r3, r3
 800620c:	3301      	adds	r3, #1
 800620e:	069b      	lsls	r3, r3, #26
 8006210:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006214:	683b      	ldr	r3, [r7, #0]
 8006216:	681b      	ldr	r3, [r3, #0]
 8006218:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800621c:	2b00      	cmp	r3, #0
 800621e:	d109      	bne.n	8006234 <HAL_ADC_ConfigChannel+0x4b8>
 8006220:	683b      	ldr	r3, [r7, #0]
 8006222:	681b      	ldr	r3, [r3, #0]
 8006224:	0e9b      	lsrs	r3, r3, #26
 8006226:	3301      	adds	r3, #1
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	2101      	movs	r1, #1
 800622e:	fa01 f303 	lsl.w	r3, r1, r3
 8006232:	e017      	b.n	8006264 <HAL_ADC_ConfigChannel+0x4e8>
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681b      	ldr	r3, [r3, #0]
 8006238:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800623a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800623c:	fa93 f3a3 	rbit	r3, r3
 8006240:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 8006242:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006244:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 8006246:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006248:	2b00      	cmp	r3, #0
 800624a:	d101      	bne.n	8006250 <HAL_ADC_ConfigChannel+0x4d4>
    return 32U;
 800624c:	2320      	movs	r3, #32
 800624e:	e003      	b.n	8006258 <HAL_ADC_ConfigChannel+0x4dc>
  return __builtin_clz(value);
 8006250:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006252:	fab3 f383 	clz	r3, r3
 8006256:	b2db      	uxtb	r3, r3
 8006258:	3301      	adds	r3, #1
 800625a:	f003 031f 	and.w	r3, r3, #31
 800625e:	2101      	movs	r1, #1
 8006260:	fa01 f303 	lsl.w	r3, r1, r3
 8006264:	ea42 0103 	orr.w	r1, r2, r3
 8006268:	683b      	ldr	r3, [r7, #0]
 800626a:	681b      	ldr	r3, [r3, #0]
 800626c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006270:	2b00      	cmp	r3, #0
 8006272:	d10a      	bne.n	800628a <HAL_ADC_ConfigChannel+0x50e>
 8006274:	683b      	ldr	r3, [r7, #0]
 8006276:	681b      	ldr	r3, [r3, #0]
 8006278:	0e9b      	lsrs	r3, r3, #26
 800627a:	3301      	adds	r3, #1
 800627c:	f003 021f 	and.w	r2, r3, #31
 8006280:	4613      	mov	r3, r2
 8006282:	005b      	lsls	r3, r3, #1
 8006284:	4413      	add	r3, r2
 8006286:	051b      	lsls	r3, r3, #20
 8006288:	e018      	b.n	80062bc <HAL_ADC_ConfigChannel+0x540>
 800628a:	683b      	ldr	r3, [r7, #0]
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006290:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006292:	fa93 f3a3 	rbit	r3, r3
 8006296:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006298:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800629a:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 800629c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800629e:	2b00      	cmp	r3, #0
 80062a0:	d101      	bne.n	80062a6 <HAL_ADC_ConfigChannel+0x52a>
    return 32U;
 80062a2:	2320      	movs	r3, #32
 80062a4:	e003      	b.n	80062ae <HAL_ADC_ConfigChannel+0x532>
  return __builtin_clz(value);
 80062a6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80062a8:	fab3 f383 	clz	r3, r3
 80062ac:	b2db      	uxtb	r3, r3
 80062ae:	3301      	adds	r3, #1
 80062b0:	f003 021f 	and.w	r2, r3, #31
 80062b4:	4613      	mov	r3, r2
 80062b6:	005b      	lsls	r3, r3, #1
 80062b8:	4413      	add	r3, r2
 80062ba:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80062bc:	430b      	orrs	r3, r1
 80062be:	e080      	b.n	80063c2 <HAL_ADC_ConfigChannel+0x646>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL((__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)sConfig->Channel) + 1UL) & 0x1FUL)),
 80062c0:	683b      	ldr	r3, [r7, #0]
 80062c2:	681b      	ldr	r3, [r3, #0]
 80062c4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80062c8:	2b00      	cmp	r3, #0
 80062ca:	d107      	bne.n	80062dc <HAL_ADC_ConfigChannel+0x560>
 80062cc:	683b      	ldr	r3, [r7, #0]
 80062ce:	681b      	ldr	r3, [r3, #0]
 80062d0:	0e9b      	lsrs	r3, r3, #26
 80062d2:	3301      	adds	r3, #1
 80062d4:	069b      	lsls	r3, r3, #26
 80062d6:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 80062da:	e015      	b.n	8006308 <HAL_ADC_ConfigChannel+0x58c>
 80062dc:	683b      	ldr	r3, [r7, #0]
 80062de:	681b      	ldr	r3, [r3, #0]
 80062e0:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80062e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80062e4:	fa93 f3a3 	rbit	r3, r3
 80062e8:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 80062ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80062ec:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 80062ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062f0:	2b00      	cmp	r3, #0
 80062f2:	d101      	bne.n	80062f8 <HAL_ADC_ConfigChannel+0x57c>
    return 32U;
 80062f4:	2320      	movs	r3, #32
 80062f6:	e003      	b.n	8006300 <HAL_ADC_ConfigChannel+0x584>
  return __builtin_clz(value);
 80062f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80062fa:	fab3 f383 	clz	r3, r3
 80062fe:	b2db      	uxtb	r3, r3
 8006300:	3301      	adds	r3, #1
 8006302:	069b      	lsls	r3, r3, #26
 8006304:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006308:	683b      	ldr	r3, [r7, #0]
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006310:	2b00      	cmp	r3, #0
 8006312:	d109      	bne.n	8006328 <HAL_ADC_ConfigChannel+0x5ac>
 8006314:	683b      	ldr	r3, [r7, #0]
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	0e9b      	lsrs	r3, r3, #26
 800631a:	3301      	adds	r3, #1
 800631c:	f003 031f 	and.w	r3, r3, #31
 8006320:	2101      	movs	r1, #1
 8006322:	fa01 f303 	lsl.w	r3, r1, r3
 8006326:	e017      	b.n	8006358 <HAL_ADC_ConfigChannel+0x5dc>
 8006328:	683b      	ldr	r3, [r7, #0]
 800632a:	681b      	ldr	r3, [r3, #0]
 800632c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800632e:	6a3b      	ldr	r3, [r7, #32]
 8006330:	fa93 f3a3 	rbit	r3, r3
 8006334:	61fb      	str	r3, [r7, #28]
  return result;
 8006336:	69fb      	ldr	r3, [r7, #28]
 8006338:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 800633a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800633c:	2b00      	cmp	r3, #0
 800633e:	d101      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x5c8>
    return 32U;
 8006340:	2320      	movs	r3, #32
 8006342:	e003      	b.n	800634c <HAL_ADC_ConfigChannel+0x5d0>
  return __builtin_clz(value);
 8006344:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006346:	fab3 f383 	clz	r3, r3
 800634a:	b2db      	uxtb	r3, r3
 800634c:	3301      	adds	r3, #1
 800634e:	f003 031f 	and.w	r3, r3, #31
 8006352:	2101      	movs	r1, #1
 8006354:	fa01 f303 	lsl.w	r3, r1, r3
 8006358:	ea42 0103 	orr.w	r1, r2, r3
 800635c:	683b      	ldr	r3, [r7, #0]
 800635e:	681b      	ldr	r3, [r3, #0]
 8006360:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006364:	2b00      	cmp	r3, #0
 8006366:	d10d      	bne.n	8006384 <HAL_ADC_ConfigChannel+0x608>
 8006368:	683b      	ldr	r3, [r7, #0]
 800636a:	681b      	ldr	r3, [r3, #0]
 800636c:	0e9b      	lsrs	r3, r3, #26
 800636e:	3301      	adds	r3, #1
 8006370:	f003 021f 	and.w	r2, r3, #31
 8006374:	4613      	mov	r3, r2
 8006376:	005b      	lsls	r3, r3, #1
 8006378:	4413      	add	r3, r2
 800637a:	3b1e      	subs	r3, #30
 800637c:	051b      	lsls	r3, r3, #20
 800637e:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8006382:	e01d      	b.n	80063c0 <HAL_ADC_ConfigChannel+0x644>
 8006384:	683b      	ldr	r3, [r7, #0]
 8006386:	681b      	ldr	r3, [r3, #0]
 8006388:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800638a:	697b      	ldr	r3, [r7, #20]
 800638c:	fa93 f3a3 	rbit	r3, r3
 8006390:	613b      	str	r3, [r7, #16]
  return result;
 8006392:	693b      	ldr	r3, [r7, #16]
 8006394:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006396:	69bb      	ldr	r3, [r7, #24]
 8006398:	2b00      	cmp	r3, #0
 800639a:	d103      	bne.n	80063a4 <HAL_ADC_ConfigChannel+0x628>
    return 32U;
 800639c:	2320      	movs	r3, #32
 800639e:	e005      	b.n	80063ac <HAL_ADC_ConfigChannel+0x630>
 80063a0:	407f0000 	.word	0x407f0000
  return __builtin_clz(value);
 80063a4:	69bb      	ldr	r3, [r7, #24]
 80063a6:	fab3 f383 	clz	r3, r3
 80063aa:	b2db      	uxtb	r3, r3
 80063ac:	3301      	adds	r3, #1
 80063ae:	f003 021f 	and.w	r2, r3, #31
 80063b2:	4613      	mov	r3, r2
 80063b4:	005b      	lsls	r3, r3, #1
 80063b6:	4413      	add	r3, r2
 80063b8:	3b1e      	subs	r3, #30
 80063ba:	051b      	lsls	r3, r3, #20
 80063bc:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063c0:	430b      	orrs	r3, r1
                                      sConfig->SamplingTime);
 80063c2:	683a      	ldr	r2, [r7, #0]
 80063c4:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 80063c6:	4619      	mov	r1, r3
 80063c8:	f7ff f9f4 	bl	80057b4 <LL_ADC_SetChannelSamplingTime>
      /* If internal channel selected, enable dedicated internal buffers and    */
      /* paths.                                                                 */
      /* Note: these internal measurement paths can be disabled using           */
      /* HAL_ADC_DeInit().                                                      */

      if(__LL_ADC_IS_CHANNEL_INTERNAL(sConfig->Channel))
 80063cc:	683b      	ldr	r3, [r7, #0]
 80063ce:	681a      	ldr	r2, [r3, #0]
 80063d0:	4b45      	ldr	r3, [pc, #276]	@ (80064e8 <HAL_ADC_ConfigChannel+0x76c>)
 80063d2:	4013      	ands	r3, r2
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d07c      	beq.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
      {
        /* Configuration of common ADC parameters                                 */

        tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80063d8:	4844      	ldr	r0, [pc, #272]	@ (80064ec <HAL_ADC_ConfigChannel+0x770>)
 80063da:	f7ff f949 	bl	8005670 <LL_ADC_GetCommonPathInternalCh>
 80063de:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

        /* Software is allowed to change common parameters only when all ADCs   */
        /* of the common group are disabled.                                    */
        if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80063e2:	4843      	ldr	r0, [pc, #268]	@ (80064f0 <HAL_ADC_ConfigChannel+0x774>)
 80063e4:	f7ff fa98 	bl	8005918 <LL_ADC_IsEnabled>
 80063e8:	4603      	mov	r3, r0
 80063ea:	2b00      	cmp	r3, #0
 80063ec:	d15e      	bne.n	80064ac <HAL_ADC_ConfigChannel+0x730>
        {
          /* If the requested internal measurement path has already been enabled, */
          /* bypass the configuration processing.                                 */
          if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 80063ee:	683b      	ldr	r3, [r7, #0]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	4a40      	ldr	r2, [pc, #256]	@ (80064f4 <HAL_ADC_ConfigChannel+0x778>)
 80063f4:	4293      	cmp	r3, r2
 80063f6:	d127      	bne.n	8006448 <HAL_ADC_ConfigChannel+0x6cc>
 80063f8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80063fc:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006400:	2b00      	cmp	r3, #0
 8006402:	d121      	bne.n	8006448 <HAL_ADC_ConfigChannel+0x6cc>
          {
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	681b      	ldr	r3, [r3, #0]
 8006408:	4a39      	ldr	r2, [pc, #228]	@ (80064f0 <HAL_ADC_ConfigChannel+0x774>)
 800640a:	4293      	cmp	r3, r2
 800640c:	d161      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_TEMPSENSOR | tmp_config_internal_channel);
 800640e:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006412:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8006416:	4619      	mov	r1, r3
 8006418:	4834      	ldr	r0, [pc, #208]	@ (80064ec <HAL_ADC_ConfigChannel+0x770>)
 800641a:	f7ff f916 	bl	800564a <LL_ADC_SetCommonPathInternalCh>
              /* Delay for temperature sensor stabilization time */
              /* Wait loop initialization and execution */
              /* Note: Variable divided by 2 to compensate partially              */
              /*       CPU processing cycles, scaling in us split to not          */
              /*       exceed 32 bits register capacity and handle low frequency. */
              wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800641e:	4b36      	ldr	r3, [pc, #216]	@ (80064f8 <HAL_ADC_ConfigChannel+0x77c>)
 8006420:	681b      	ldr	r3, [r3, #0]
 8006422:	099b      	lsrs	r3, r3, #6
 8006424:	4a35      	ldr	r2, [pc, #212]	@ (80064fc <HAL_ADC_ConfigChannel+0x780>)
 8006426:	fba2 2303 	umull	r2, r3, r2, r3
 800642a:	099b      	lsrs	r3, r3, #6
 800642c:	1c5a      	adds	r2, r3, #1
 800642e:	4613      	mov	r3, r2
 8006430:	005b      	lsls	r3, r3, #1
 8006432:	4413      	add	r3, r2
 8006434:	009b      	lsls	r3, r3, #2
 8006436:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8006438:	e002      	b.n	8006440 <HAL_ADC_ConfigChannel+0x6c4>
              {
                wait_loop_index--;
 800643a:	68fb      	ldr	r3, [r7, #12]
 800643c:	3b01      	subs	r3, #1
 800643e:	60fb      	str	r3, [r7, #12]
              while(wait_loop_index != 0UL)
 8006440:	68fb      	ldr	r3, [r7, #12]
 8006442:	2b00      	cmp	r3, #0
 8006444:	d1f9      	bne.n	800643a <HAL_ADC_ConfigChannel+0x6be>
            if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006446:	e044      	b.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
              }
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VBAT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 8006448:	683b      	ldr	r3, [r7, #0]
 800644a:	681b      	ldr	r3, [r3, #0]
 800644c:	4a2c      	ldr	r2, [pc, #176]	@ (8006500 <HAL_ADC_ConfigChannel+0x784>)
 800644e:	4293      	cmp	r3, r2
 8006450:	d113      	bne.n	800647a <HAL_ADC_ConfigChannel+0x6fe>
 8006452:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006456:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800645a:	2b00      	cmp	r3, #0
 800645c:	d10d      	bne.n	800647a <HAL_ADC_ConfigChannel+0x6fe>
          {
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 800645e:	687b      	ldr	r3, [r7, #4]
 8006460:	681b      	ldr	r3, [r3, #0]
 8006462:	4a23      	ldr	r2, [pc, #140]	@ (80064f0 <HAL_ADC_ConfigChannel+0x774>)
 8006464:	4293      	cmp	r3, r2
 8006466:	d134      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
 8006468:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800646c:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8006470:	4619      	mov	r1, r3
 8006472:	481e      	ldr	r0, [pc, #120]	@ (80064ec <HAL_ADC_ConfigChannel+0x770>)
 8006474:	f7ff f8e9 	bl	800564a <LL_ADC_SetCommonPathInternalCh>
            if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006478:	e02b      	b.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
            }
          }
          else if ((sConfig->Channel == ADC_CHANNEL_VREFINT) && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 800647a:	683b      	ldr	r3, [r7, #0]
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	4a21      	ldr	r2, [pc, #132]	@ (8006504 <HAL_ADC_ConfigChannel+0x788>)
 8006480:	4293      	cmp	r3, r2
 8006482:	d126      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
 8006484:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006488:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800648c:	2b00      	cmp	r3, #0
 800648e:	d120      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
          {
            if (ADC_VREFINT_INSTANCE(hadc))
 8006490:	687b      	ldr	r3, [r7, #4]
 8006492:	681b      	ldr	r3, [r3, #0]
 8006494:	4a16      	ldr	r2, [pc, #88]	@ (80064f0 <HAL_ADC_ConfigChannel+0x774>)
 8006496:	4293      	cmp	r3, r2
 8006498:	d11b      	bne.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
            {
              LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance), LL_ADC_PATH_INTERNAL_VREFINT | tmp_config_internal_channel);
 800649a:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800649e:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80064a2:	4619      	mov	r1, r3
 80064a4:	4811      	ldr	r0, [pc, #68]	@ (80064ec <HAL_ADC_ConfigChannel+0x770>)
 80064a6:	f7ff f8d0 	bl	800564a <LL_ADC_SetCommonPathInternalCh>
 80064aa:	e012      	b.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
        /* enabled and other ADC of the common group are enabled, internal      */
        /* measurement paths cannot be enabled.                                 */
        else
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064ac:	687b      	ldr	r3, [r7, #4]
 80064ae:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064b0:	f043 0220 	orr.w	r2, r3, #32
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	655a      	str	r2, [r3, #84]	@ 0x54

          tmp_hal_status = HAL_ERROR;
 80064b8:	2301      	movs	r3, #1
 80064ba:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80064be:	e008      	b.n	80064d2 <HAL_ADC_ConfigChannel+0x756>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80064c4:	f043 0220 	orr.w	r2, r3, #32
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	655a      	str	r2, [r3, #84]	@ 0x54

    tmp_hal_status = HAL_ERROR;
 80064cc:	2301      	movs	r3, #1
 80064ce:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	2200      	movs	r2, #0
 80064d6:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
#endif /* ADC_SUPPORT_2_5_MSPS */

  /* Return function status */
  return tmp_hal_status;
 80064da:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80064de:	4618      	mov	r0, r3
 80064e0:	37d8      	adds	r7, #216	@ 0xd8
 80064e2:	46bd      	mov	sp, r7
 80064e4:	bd80      	pop	{r7, pc}
 80064e6:	bf00      	nop
 80064e8:	80080000 	.word	0x80080000
 80064ec:	50040300 	.word	0x50040300
 80064f0:	50040000 	.word	0x50040000
 80064f4:	c7520000 	.word	0xc7520000
 80064f8:	20000034 	.word	0x20000034
 80064fc:	053e2d63 	.word	0x053e2d63
 8006500:	cb840000 	.word	0xcb840000
 8006504:	80000001 	.word	0x80000001

08006508 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006508:	b580      	push	{r7, lr}
 800650a:	b084      	sub	sp, #16
 800650c:	af00      	add	r7, sp, #0
 800650e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006510:	2300      	movs	r3, #0
 8006512:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006514:	687b      	ldr	r3, [r7, #4]
 8006516:	681b      	ldr	r3, [r3, #0]
 8006518:	4618      	mov	r0, r3
 800651a:	f7ff f9fd 	bl	8005918 <LL_ADC_IsEnabled>
 800651e:	4603      	mov	r3, r0
 8006520:	2b00      	cmp	r3, #0
 8006522:	d15e      	bne.n	80065e2 <ADC_Enable+0xda>
  {
    /* Check if conditions to enable the ADC are fulfilled */
#if  defined(ADC_SUPPORT_2_5_MSPS)
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_ADSTP | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
#else
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
 8006524:	687b      	ldr	r3, [r7, #4]
 8006526:	681b      	ldr	r3, [r3, #0]
 8006528:	689a      	ldr	r2, [r3, #8]
 800652a:	4b30      	ldr	r3, [pc, #192]	@ (80065ec <ADC_Enable+0xe4>)
 800652c:	4013      	ands	r3, r2
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00d      	beq.n	800654e <ADC_Enable+0x46>
#endif /* ADC_SUPPORT_2_5_MSPS */
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8006532:	687b      	ldr	r3, [r7, #4]
 8006534:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006536:	f043 0210 	orr.w	r2, r3, #16
 800653a:	687b      	ldr	r3, [r7, #4]
 800653c:	655a      	str	r2, [r3, #84]	@ 0x54

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 800653e:	687b      	ldr	r3, [r7, #4]
 8006540:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006542:	f043 0201 	orr.w	r2, r3, #1
 8006546:	687b      	ldr	r3, [r7, #4]
 8006548:	659a      	str	r2, [r3, #88]	@ 0x58

      return HAL_ERROR;
 800654a:	2301      	movs	r3, #1
 800654c:	e04a      	b.n	80065e4 <ADC_Enable+0xdc>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 800654e:	687b      	ldr	r3, [r7, #4]
 8006550:	681b      	ldr	r3, [r3, #0]
 8006552:	4618      	mov	r0, r3
 8006554:	f7ff f9cc 	bl	80058f0 <LL_ADC_Enable>

    if((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006558:	4825      	ldr	r0, [pc, #148]	@ (80065f0 <ADC_Enable+0xe8>)
 800655a:	f7ff f889 	bl	8005670 <LL_ADC_GetCommonPathInternalCh>
 800655e:	4603      	mov	r3, r0
 8006560:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006564:	2b00      	cmp	r3, #0
 8006566:	d00f      	beq.n	8006588 <ADC_Enable+0x80>
      /* Delay for temperature sensor buffer stabilization time */
      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_BUFFER_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8006568:	4b22      	ldr	r3, [pc, #136]	@ (80065f4 <ADC_Enable+0xec>)
 800656a:	681b      	ldr	r3, [r3, #0]
 800656c:	099b      	lsrs	r3, r3, #6
 800656e:	4a22      	ldr	r2, [pc, #136]	@ (80065f8 <ADC_Enable+0xf0>)
 8006570:	fba2 2303 	umull	r2, r3, r2, r3
 8006574:	099b      	lsrs	r3, r3, #6
 8006576:	3301      	adds	r3, #1
 8006578:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 800657a:	e002      	b.n	8006582 <ADC_Enable+0x7a>
      {
        wait_loop_index--;
 800657c:	68bb      	ldr	r3, [r7, #8]
 800657e:	3b01      	subs	r3, #1
 8006580:	60bb      	str	r3, [r7, #8]
      while(wait_loop_index != 0UL)
 8006582:	68bb      	ldr	r3, [r7, #8]
 8006584:	2b00      	cmp	r3, #0
 8006586:	d1f9      	bne.n	800657c <ADC_Enable+0x74>
    /* performed automatically by hardware and flag ADC ready is not set.     */
    if (hadc->Init.LowPowerAutoPowerOff != ENABLE)
#endif /*ADC_SUPPORT_2_5_MSPS */
    {
      /* Wait for ADC effectively enabled */
      tickstart = HAL_GetTick();
 8006588:	f7ff f810 	bl	80055ac <HAL_GetTick>
 800658c:	60f8      	str	r0, [r7, #12]
      
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 800658e:	e021      	b.n	80065d4 <ADC_Enable+0xcc>
            The workaround is to continue setting ADEN until ADRDY is becomes 1.
            Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
            4 ADC clock cycle duration */
        /* Note: Test of ADC enabled required due to hardware constraint to     */
        /*       not enable ADC if already enabled.                             */
        if(LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8006590:	687b      	ldr	r3, [r7, #4]
 8006592:	681b      	ldr	r3, [r3, #0]
 8006594:	4618      	mov	r0, r3
 8006596:	f7ff f9bf 	bl	8005918 <LL_ADC_IsEnabled>
 800659a:	4603      	mov	r3, r0
 800659c:	2b00      	cmp	r3, #0
 800659e:	d104      	bne.n	80065aa <ADC_Enable+0xa2>
        {
          LL_ADC_Enable(hadc->Instance);
 80065a0:	687b      	ldr	r3, [r7, #4]
 80065a2:	681b      	ldr	r3, [r3, #0]
 80065a4:	4618      	mov	r0, r3
 80065a6:	f7ff f9a3 	bl	80058f0 <LL_ADC_Enable>
        }
        
        if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80065aa:	f7fe ffff 	bl	80055ac <HAL_GetTick>
 80065ae:	4602      	mov	r2, r0
 80065b0:	68fb      	ldr	r3, [r7, #12]
 80065b2:	1ad3      	subs	r3, r2, r3
 80065b4:	2b02      	cmp	r3, #2
 80065b6:	d90d      	bls.n	80065d4 <ADC_Enable+0xcc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065bc:	f043 0210 	orr.w	r2, r3, #16
 80065c0:	687b      	ldr	r3, [r7, #4]
 80065c2:	655a      	str	r2, [r3, #84]	@ 0x54
          
          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80065c4:	687b      	ldr	r3, [r7, #4]
 80065c6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80065c8:	f043 0201 	orr.w	r2, r3, #1
 80065cc:	687b      	ldr	r3, [r7, #4]
 80065ce:	659a      	str	r2, [r3, #88]	@ 0x58
          
          return HAL_ERROR;
 80065d0:	2301      	movs	r3, #1
 80065d2:	e007      	b.n	80065e4 <ADC_Enable+0xdc>
      while(__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80065d4:	687b      	ldr	r3, [r7, #4]
 80065d6:	681b      	ldr	r3, [r3, #0]
 80065d8:	681b      	ldr	r3, [r3, #0]
 80065da:	f003 0301 	and.w	r3, r3, #1
 80065de:	2b01      	cmp	r3, #1
 80065e0:	d1d6      	bne.n	8006590 <ADC_Enable+0x88>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 80065e2:	2300      	movs	r3, #0
}
 80065e4:	4618      	mov	r0, r3
 80065e6:	3710      	adds	r7, #16
 80065e8:	46bd      	mov	sp, r7
 80065ea:	bd80      	pop	{r7, pc}
 80065ec:	8000003f 	.word	0x8000003f
 80065f0:	50040300 	.word	0x50040300
 80065f4:	20000034 	.word	0x20000034
 80065f8:	053e2d63 	.word	0x053e2d63

080065fc <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 80065fc:	b580      	push	{r7, lr}
 80065fe:	b084      	sub	sp, #16
 8006600:	af00      	add	r7, sp, #0
 8006602:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006608:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800660a:	68fb      	ldr	r3, [r7, #12]
 800660c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800660e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006612:	2b00      	cmp	r3, #0
 8006614:	d14b      	bne.n	80066ae <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006616:	68fb      	ldr	r3, [r7, #12]
 8006618:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800661a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800661e:	68fb      	ldr	r3, [r7, #12]
 8006620:	655a      	str	r2, [r3, #84]	@ 0x54
        }
      }
    }
    
#else
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006622:	68fb      	ldr	r3, [r7, #12]
 8006624:	681b      	ldr	r3, [r3, #0]
 8006626:	681b      	ldr	r3, [r3, #0]
 8006628:	f003 0308 	and.w	r3, r3, #8
 800662c:	2b00      	cmp	r3, #0
 800662e:	d021      	beq.n	8006674 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006630:	68fb      	ldr	r3, [r7, #12]
 8006632:	681b      	ldr	r3, [r3, #0]
 8006634:	4618      	mov	r0, r3
 8006636:	f7ff f87e 	bl	8005736 <LL_ADC_REG_IsTriggerSourceSWStart>
 800663a:	4603      	mov	r3, r0
 800663c:	2b00      	cmp	r3, #0
 800663e:	d032      	beq.n	80066a6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006640:	68fb      	ldr	r3, [r7, #12]
 8006642:	681b      	ldr	r3, [r3, #0]
 8006644:	68db      	ldr	r3, [r3, #12]
 8006646:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d12b      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800664e:	68fb      	ldr	r3, [r7, #12]
 8006650:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006652:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006656:	68fb      	ldr	r3, [r7, #12]
 8006658:	655a      	str	r2, [r3, #84]	@ 0x54
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800665a:	68fb      	ldr	r3, [r7, #12]
 800665c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800665e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006662:	2b00      	cmp	r3, #0
 8006664:	d11f      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006666:	68fb      	ldr	r3, [r7, #12]
 8006668:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800666a:	f043 0201 	orr.w	r2, r3, #1
 800666e:	68fb      	ldr	r3, [r7, #12]
 8006670:	655a      	str	r2, [r3, #84]	@ 0x54
 8006672:	e018      	b.n	80066a6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 8006674:	68fb      	ldr	r3, [r7, #12]
 8006676:	681b      	ldr	r3, [r3, #0]
 8006678:	68db      	ldr	r3, [r3, #12]
 800667a:	f003 0302 	and.w	r3, r3, #2
 800667e:	2b00      	cmp	r3, #0
 8006680:	d111      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 8006682:	68fb      	ldr	r3, [r7, #12]
 8006684:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006686:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800668a:	68fb      	ldr	r3, [r7, #12]
 800668c:	655a      	str	r2, [r3, #84]	@ 0x54
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800668e:	68fb      	ldr	r3, [r7, #12]
 8006690:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006692:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006696:	2b00      	cmp	r3, #0
 8006698:	d105      	bne.n	80066a6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 800669a:	68fb      	ldr	r3, [r7, #12]
 800669c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800669e:	f043 0201 	orr.w	r2, r3, #1
 80066a2:	68fb      	ldr	r3, [r7, #12]
 80066a4:	655a      	str	r2, [r3, #84]	@ 0x54

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80066a6:	68f8      	ldr	r0, [r7, #12]
 80066a8:	f7fb f8ba 	bl	8001820 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80066ac:	e00e      	b.n	80066cc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80066ae:	68fb      	ldr	r3, [r7, #12]
 80066b0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80066b2:	f003 0310 	and.w	r3, r3, #16
 80066b6:	2b00      	cmp	r3, #0
 80066b8:	d003      	beq.n	80066c2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80066ba:	68f8      	ldr	r0, [r7, #12]
 80066bc:	f7ff fb54 	bl	8005d68 <HAL_ADC_ErrorCallback>
}
 80066c0:	e004      	b.n	80066cc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80066c2:	68fb      	ldr	r3, [r7, #12]
 80066c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80066c6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80066c8:	6878      	ldr	r0, [r7, #4]
 80066ca:	4798      	blx	r3
}
 80066cc:	bf00      	nop
 80066ce:	3710      	adds	r7, #16
 80066d0:	46bd      	mov	sp, r7
 80066d2:	bd80      	pop	{r7, pc}

080066d4 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 80066d4:	b580      	push	{r7, lr}
 80066d6:	b084      	sub	sp, #16
 80066d8:	af00      	add	r7, sp, #0
 80066da:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066dc:	687b      	ldr	r3, [r7, #4]
 80066de:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066e0:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 80066e2:	68f8      	ldr	r0, [r7, #12]
 80066e4:	f7ff fb36 	bl	8005d54 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 80066e8:	bf00      	nop
 80066ea:	3710      	adds	r7, #16
 80066ec:	46bd      	mov	sp, r7
 80066ee:	bd80      	pop	{r7, pc}

080066f0 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 80066f0:	b580      	push	{r7, lr}
 80066f2:	b084      	sub	sp, #16
 80066f4:	af00      	add	r7, sp, #0
 80066f6:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066fc:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 80066fe:	68fb      	ldr	r3, [r7, #12]
 8006700:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006702:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006706:	68fb      	ldr	r3, [r7, #12]
 8006708:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800670a:	68fb      	ldr	r3, [r7, #12]
 800670c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800670e:	f043 0204 	orr.w	r2, r3, #4
 8006712:	68fb      	ldr	r3, [r7, #12]
 8006714:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006716:	68f8      	ldr	r0, [r7, #12]
 8006718:	f7ff fb26 	bl	8005d68 <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800671c:	bf00      	nop
 800671e:	3710      	adds	r7, #16
 8006720:	46bd      	mov	sp, r7
 8006722:	bd80      	pop	{r7, pc}

08006724 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006724:	b480      	push	{r7}
 8006726:	b085      	sub	sp, #20
 8006728:	af00      	add	r7, sp, #0
 800672a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800672c:	687b      	ldr	r3, [r7, #4]
 800672e:	f003 0307 	and.w	r3, r3, #7
 8006732:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8006734:	4b0c      	ldr	r3, [pc, #48]	@ (8006768 <__NVIC_SetPriorityGrouping+0x44>)
 8006736:	68db      	ldr	r3, [r3, #12]
 8006738:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800673a:	68ba      	ldr	r2, [r7, #8]
 800673c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8006740:	4013      	ands	r3, r2
 8006742:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8006744:	68fb      	ldr	r3, [r7, #12]
 8006746:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8006748:	68bb      	ldr	r3, [r7, #8]
 800674a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800674c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8006750:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8006754:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8006756:	4a04      	ldr	r2, [pc, #16]	@ (8006768 <__NVIC_SetPriorityGrouping+0x44>)
 8006758:	68bb      	ldr	r3, [r7, #8]
 800675a:	60d3      	str	r3, [r2, #12]
}
 800675c:	bf00      	nop
 800675e:	3714      	adds	r7, #20
 8006760:	46bd      	mov	sp, r7
 8006762:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006766:	4770      	bx	lr
 8006768:	e000ed00 	.word	0xe000ed00

0800676c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800676c:	b480      	push	{r7}
 800676e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8006770:	4b04      	ldr	r3, [pc, #16]	@ (8006784 <__NVIC_GetPriorityGrouping+0x18>)
 8006772:	68db      	ldr	r3, [r3, #12]
 8006774:	0a1b      	lsrs	r3, r3, #8
 8006776:	f003 0307 	and.w	r3, r3, #7
}
 800677a:	4618      	mov	r0, r3
 800677c:	46bd      	mov	sp, r7
 800677e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006782:	4770      	bx	lr
 8006784:	e000ed00 	.word	0xe000ed00

08006788 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006788:	b480      	push	{r7}
 800678a:	b083      	sub	sp, #12
 800678c:	af00      	add	r7, sp, #0
 800678e:	4603      	mov	r3, r0
 8006790:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8006792:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006796:	2b00      	cmp	r3, #0
 8006798:	db0b      	blt.n	80067b2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800679a:	79fb      	ldrb	r3, [r7, #7]
 800679c:	f003 021f 	and.w	r2, r3, #31
 80067a0:	4907      	ldr	r1, [pc, #28]	@ (80067c0 <__NVIC_EnableIRQ+0x38>)
 80067a2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067a6:	095b      	lsrs	r3, r3, #5
 80067a8:	2001      	movs	r0, #1
 80067aa:	fa00 f202 	lsl.w	r2, r0, r2
 80067ae:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80067b2:	bf00      	nop
 80067b4:	370c      	adds	r7, #12
 80067b6:	46bd      	mov	sp, r7
 80067b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80067bc:	4770      	bx	lr
 80067be:	bf00      	nop
 80067c0:	e000e100 	.word	0xe000e100

080067c4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80067c4:	b480      	push	{r7}
 80067c6:	b083      	sub	sp, #12
 80067c8:	af00      	add	r7, sp, #0
 80067ca:	4603      	mov	r3, r0
 80067cc:	6039      	str	r1, [r7, #0]
 80067ce:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80067d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067d4:	2b00      	cmp	r3, #0
 80067d6:	db0a      	blt.n	80067ee <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067d8:	683b      	ldr	r3, [r7, #0]
 80067da:	b2da      	uxtb	r2, r3
 80067dc:	490c      	ldr	r1, [pc, #48]	@ (8006810 <__NVIC_SetPriority+0x4c>)
 80067de:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80067e2:	0112      	lsls	r2, r2, #4
 80067e4:	b2d2      	uxtb	r2, r2
 80067e6:	440b      	add	r3, r1
 80067e8:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80067ec:	e00a      	b.n	8006804 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80067ee:	683b      	ldr	r3, [r7, #0]
 80067f0:	b2da      	uxtb	r2, r3
 80067f2:	4908      	ldr	r1, [pc, #32]	@ (8006814 <__NVIC_SetPriority+0x50>)
 80067f4:	79fb      	ldrb	r3, [r7, #7]
 80067f6:	f003 030f 	and.w	r3, r3, #15
 80067fa:	3b04      	subs	r3, #4
 80067fc:	0112      	lsls	r2, r2, #4
 80067fe:	b2d2      	uxtb	r2, r2
 8006800:	440b      	add	r3, r1
 8006802:	761a      	strb	r2, [r3, #24]
}
 8006804:	bf00      	nop
 8006806:	370c      	adds	r7, #12
 8006808:	46bd      	mov	sp, r7
 800680a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800680e:	4770      	bx	lr
 8006810:	e000e100 	.word	0xe000e100
 8006814:	e000ed00 	.word	0xe000ed00

08006818 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006818:	b480      	push	{r7}
 800681a:	b089      	sub	sp, #36	@ 0x24
 800681c:	af00      	add	r7, sp, #0
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8006824:	68fb      	ldr	r3, [r7, #12]
 8006826:	f003 0307 	and.w	r3, r3, #7
 800682a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800682c:	69fb      	ldr	r3, [r7, #28]
 800682e:	f1c3 0307 	rsb	r3, r3, #7
 8006832:	2b04      	cmp	r3, #4
 8006834:	bf28      	it	cs
 8006836:	2304      	movcs	r3, #4
 8006838:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800683a:	69fb      	ldr	r3, [r7, #28]
 800683c:	3304      	adds	r3, #4
 800683e:	2b06      	cmp	r3, #6
 8006840:	d902      	bls.n	8006848 <NVIC_EncodePriority+0x30>
 8006842:	69fb      	ldr	r3, [r7, #28]
 8006844:	3b03      	subs	r3, #3
 8006846:	e000      	b.n	800684a <NVIC_EncodePriority+0x32>
 8006848:	2300      	movs	r3, #0
 800684a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800684c:	f04f 32ff 	mov.w	r2, #4294967295
 8006850:	69bb      	ldr	r3, [r7, #24]
 8006852:	fa02 f303 	lsl.w	r3, r2, r3
 8006856:	43da      	mvns	r2, r3
 8006858:	68bb      	ldr	r3, [r7, #8]
 800685a:	401a      	ands	r2, r3
 800685c:	697b      	ldr	r3, [r7, #20]
 800685e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8006860:	f04f 31ff 	mov.w	r1, #4294967295
 8006864:	697b      	ldr	r3, [r7, #20]
 8006866:	fa01 f303 	lsl.w	r3, r1, r3
 800686a:	43d9      	mvns	r1, r3
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8006870:	4313      	orrs	r3, r2
         );
}
 8006872:	4618      	mov	r0, r3
 8006874:	3724      	adds	r7, #36	@ 0x24
 8006876:	46bd      	mov	sp, r7
 8006878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800687c:	4770      	bx	lr

0800687e <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800687e:	b580      	push	{r7, lr}
 8006880:	b082      	sub	sp, #8
 8006882:	af00      	add	r7, sp, #0
 8006884:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006886:	6878      	ldr	r0, [r7, #4]
 8006888:	f7ff ff4c 	bl	8006724 <__NVIC_SetPriorityGrouping>
}
 800688c:	bf00      	nop
 800688e:	3708      	adds	r7, #8
 8006890:	46bd      	mov	sp, r7
 8006892:	bd80      	pop	{r7, pc}

08006894 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006894:	b580      	push	{r7, lr}
 8006896:	b086      	sub	sp, #24
 8006898:	af00      	add	r7, sp, #0
 800689a:	4603      	mov	r3, r0
 800689c:	60b9      	str	r1, [r7, #8]
 800689e:	607a      	str	r2, [r7, #4]
 80068a0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80068a2:	f7ff ff63 	bl	800676c <__NVIC_GetPriorityGrouping>
 80068a6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80068a8:	687a      	ldr	r2, [r7, #4]
 80068aa:	68b9      	ldr	r1, [r7, #8]
 80068ac:	6978      	ldr	r0, [r7, #20]
 80068ae:	f7ff ffb3 	bl	8006818 <NVIC_EncodePriority>
 80068b2:	4602      	mov	r2, r0
 80068b4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80068b8:	4611      	mov	r1, r2
 80068ba:	4618      	mov	r0, r3
 80068bc:	f7ff ff82 	bl	80067c4 <__NVIC_SetPriority>
}
 80068c0:	bf00      	nop
 80068c2:	3718      	adds	r7, #24
 80068c4:	46bd      	mov	sp, r7
 80068c6:	bd80      	pop	{r7, pc}

080068c8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32wbxxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80068c8:	b580      	push	{r7, lr}
 80068ca:	b082      	sub	sp, #8
 80068cc:	af00      	add	r7, sp, #0
 80068ce:	4603      	mov	r3, r0
 80068d0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80068d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80068d6:	4618      	mov	r0, r3
 80068d8:	f7ff ff56 	bl	8006788 <__NVIC_EnableIRQ>
}
 80068dc:	bf00      	nop
 80068de:	3708      	adds	r7, #8
 80068e0:	46bd      	mov	sp, r7
 80068e2:	bd80      	pop	{r7, pc}

080068e4 <HAL_DMA_Init>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 80068e4:	b580      	push	{r7, lr}
 80068e6:	b084      	sub	sp, #16
 80068e8:	af00      	add	r7, sp, #0
 80068ea:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 80068ec:	687b      	ldr	r3, [r7, #4]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	d101      	bne.n	80068f6 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 80068f2:	2301      	movs	r3, #1
 80068f4:	e08e      	b.n	8006a14 <HAL_DMA_Init+0x130>

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

#if defined(DMA2)
  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80068f6:	687b      	ldr	r3, [r7, #4]
 80068f8:	681b      	ldr	r3, [r3, #0]
 80068fa:	461a      	mov	r2, r3
 80068fc:	4b47      	ldr	r3, [pc, #284]	@ (8006a1c <HAL_DMA_Init+0x138>)
 80068fe:	429a      	cmp	r2, r3
 8006900:	d80f      	bhi.n	8006922 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
 8006902:	687b      	ldr	r3, [r7, #4]
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	461a      	mov	r2, r3
 8006908:	4b45      	ldr	r3, [pc, #276]	@ (8006a20 <HAL_DMA_Init+0x13c>)
 800690a:	4413      	add	r3, r2
 800690c:	4a45      	ldr	r2, [pc, #276]	@ (8006a24 <HAL_DMA_Init+0x140>)
 800690e:	fba2 2303 	umull	r2, r3, r2, r3
 8006912:	091b      	lsrs	r3, r3, #4
 8006914:	009a      	lsls	r2, r3, #2
 8006916:	687b      	ldr	r3, [r7, #4]
 8006918:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800691a:	687b      	ldr	r3, [r7, #4]
 800691c:	4a42      	ldr	r2, [pc, #264]	@ (8006a28 <HAL_DMA_Init+0x144>)
 800691e:	641a      	str	r2, [r3, #64]	@ 0x40
 8006920:	e00e      	b.n	8006940 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2U;
 8006922:	687b      	ldr	r3, [r7, #4]
 8006924:	681b      	ldr	r3, [r3, #0]
 8006926:	461a      	mov	r2, r3
 8006928:	4b40      	ldr	r3, [pc, #256]	@ (8006a2c <HAL_DMA_Init+0x148>)
 800692a:	4413      	add	r3, r2
 800692c:	4a3d      	ldr	r2, [pc, #244]	@ (8006a24 <HAL_DMA_Init+0x140>)
 800692e:	fba2 2303 	umull	r2, r3, r2, r3
 8006932:	091b      	lsrs	r3, r3, #4
 8006934:	009a      	lsls	r2, r3, #2
 8006936:	687b      	ldr	r3, [r7, #4]
 8006938:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	4a3c      	ldr	r2, [pc, #240]	@ (8006a30 <HAL_DMA_Init+0x14c>)
 800693e:	641a      	str	r2, [r3, #64]	@ 0x40
  hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2U;
  hdma->DmaBaseAddress = DMA1;
#endif /* DMA2 */

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006940:	687b      	ldr	r3, [r7, #4]
 8006942:	2202      	movs	r2, #2
 8006944:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006948:	687b      	ldr	r3, [r7, #4]
 800694a:	681b      	ldr	r3, [r3, #0]
 800694c:	681b      	ldr	r3, [r3, #0]
 800694e:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006950:	68fb      	ldr	r3, [r7, #12]
 8006952:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006956:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800695a:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006964:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006966:	687b      	ldr	r3, [r7, #4]
 8006968:	691b      	ldr	r3, [r3, #16]
 800696a:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800696c:	687b      	ldr	r3, [r7, #4]
 800696e:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006970:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006972:	687b      	ldr	r3, [r7, #4]
 8006974:	699b      	ldr	r3, [r3, #24]
 8006976:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006978:	687b      	ldr	r3, [r7, #4]
 800697a:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 800697c:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	6a1b      	ldr	r3, [r3, #32]
 8006982:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006984:	68fa      	ldr	r2, [r7, #12]
 8006986:	4313      	orrs	r3, r2
 8006988:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 800698a:	687b      	ldr	r3, [r7, #4]
 800698c:	681b      	ldr	r3, [r3, #0]
 800698e:	68fa      	ldr	r2, [r7, #12]
 8006990:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006992:	6878      	ldr	r0, [r7, #4]
 8006994:	f000 fa22 	bl	8006ddc <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006998:	687b      	ldr	r3, [r7, #4]
 800699a:	689b      	ldr	r3, [r3, #8]
 800699c:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80069a0:	d102      	bne.n	80069a8 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	2200      	movs	r2, #0
 80069a6:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 80069a8:	687b      	ldr	r3, [r7, #4]
 80069aa:	685a      	ldr	r2, [r3, #4]
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80069b0:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 80069b4:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 80069b6:	687b      	ldr	r3, [r7, #4]
 80069b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80069ba:	687a      	ldr	r2, [r7, #4]
 80069bc:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80069be:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 80069c0:	687b      	ldr	r3, [r7, #4]
 80069c2:	685b      	ldr	r3, [r3, #4]
 80069c4:	2b00      	cmp	r3, #0
 80069c6:	d010      	beq.n	80069ea <HAL_DMA_Init+0x106>
 80069c8:	687b      	ldr	r3, [r7, #4]
 80069ca:	685b      	ldr	r3, [r3, #4]
 80069cc:	2b04      	cmp	r3, #4
 80069ce:	d80c      	bhi.n	80069ea <HAL_DMA_Init+0x106>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 80069d0:	6878      	ldr	r0, [r7, #4]
 80069d2:	f000 fa41 	bl	8006e58 <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 80069d6:	687b      	ldr	r3, [r7, #4]
 80069d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80069da:	2200      	movs	r2, #0
 80069dc:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80069e2:	687a      	ldr	r2, [r7, #4]
 80069e4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80069e6:	605a      	str	r2, [r3, #4]
 80069e8:	e008      	b.n	80069fc <HAL_DMA_Init+0x118>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 80069ea:	687b      	ldr	r3, [r7, #4]
 80069ec:	2200      	movs	r2, #0
 80069ee:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 80069f0:	687b      	ldr	r3, [r7, #4]
 80069f2:	2200      	movs	r2, #0
 80069f4:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 80069f6:	687b      	ldr	r3, [r7, #4]
 80069f8:	2200      	movs	r2, #0
 80069fa:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 80069fc:	687b      	ldr	r3, [r7, #4]
 80069fe:	2200      	movs	r2, #0
 8006a00:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006a02:	687b      	ldr	r3, [r7, #4]
 8006a04:	2201      	movs	r2, #1
 8006a06:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006a0a:	687b      	ldr	r3, [r7, #4]
 8006a0c:	2200      	movs	r2, #0
 8006a0e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006a12:	2300      	movs	r3, #0
}
 8006a14:	4618      	mov	r0, r3
 8006a16:	3710      	adds	r7, #16
 8006a18:	46bd      	mov	sp, r7
 8006a1a:	bd80      	pop	{r7, pc}
 8006a1c:	40020407 	.word	0x40020407
 8006a20:	bffdfff8 	.word	0xbffdfff8
 8006a24:	cccccccd 	.word	0xcccccccd
 8006a28:	40020000 	.word	0x40020000
 8006a2c:	bffdfbf8 	.word	0xbffdfbf8
 8006a30:	40020400 	.word	0x40020400

08006a34 <HAL_DMA_Start_IT>:
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006a34:	b580      	push	{r7, lr}
 8006a36:	b086      	sub	sp, #24
 8006a38:	af00      	add	r7, sp, #0
 8006a3a:	60f8      	str	r0, [r7, #12]
 8006a3c:	60b9      	str	r1, [r7, #8]
 8006a3e:	607a      	str	r2, [r7, #4]
 8006a40:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006a42:	2300      	movs	r3, #0
 8006a44:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006a46:	68fb      	ldr	r3, [r7, #12]
 8006a48:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006a4c:	2b01      	cmp	r3, #1
 8006a4e:	d101      	bne.n	8006a54 <HAL_DMA_Start_IT+0x20>
 8006a50:	2302      	movs	r3, #2
 8006a52:	e066      	b.n	8006b22 <HAL_DMA_Start_IT+0xee>
 8006a54:	68fb      	ldr	r3, [r7, #12]
 8006a56:	2201      	movs	r2, #1
 8006a58:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006a5c:	68fb      	ldr	r3, [r7, #12]
 8006a5e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006a62:	b2db      	uxtb	r3, r3
 8006a64:	2b01      	cmp	r3, #1
 8006a66:	d155      	bne.n	8006b14 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006a68:	68fb      	ldr	r3, [r7, #12]
 8006a6a:	2202      	movs	r2, #2
 8006a6c:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006a70:	68fb      	ldr	r3, [r7, #12]
 8006a72:	2200      	movs	r2, #0
 8006a74:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006a76:	68fb      	ldr	r3, [r7, #12]
 8006a78:	681b      	ldr	r3, [r3, #0]
 8006a7a:	681a      	ldr	r2, [r3, #0]
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	681b      	ldr	r3, [r3, #0]
 8006a80:	f022 0201 	bic.w	r2, r2, #1
 8006a84:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006a86:	683b      	ldr	r3, [r7, #0]
 8006a88:	687a      	ldr	r2, [r7, #4]
 8006a8a:	68b9      	ldr	r1, [r7, #8]
 8006a8c:	68f8      	ldr	r0, [r7, #12]
 8006a8e:	f000 f966 	bl	8006d5e <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006a92:	68fb      	ldr	r3, [r7, #12]
 8006a94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006a96:	2b00      	cmp	r3, #0
 8006a98:	d008      	beq.n	8006aac <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006a9a:	68fb      	ldr	r3, [r7, #12]
 8006a9c:	681b      	ldr	r3, [r3, #0]
 8006a9e:	681a      	ldr	r2, [r3, #0]
 8006aa0:	68fb      	ldr	r3, [r7, #12]
 8006aa2:	681b      	ldr	r3, [r3, #0]
 8006aa4:	f042 020e 	orr.w	r2, r2, #14
 8006aa8:	601a      	str	r2, [r3, #0]
 8006aaa:	e00f      	b.n	8006acc <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006aac:	68fb      	ldr	r3, [r7, #12]
 8006aae:	681b      	ldr	r3, [r3, #0]
 8006ab0:	681a      	ldr	r2, [r3, #0]
 8006ab2:	68fb      	ldr	r3, [r7, #12]
 8006ab4:	681b      	ldr	r3, [r3, #0]
 8006ab6:	f022 0204 	bic.w	r2, r2, #4
 8006aba:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006abc:	68fb      	ldr	r3, [r7, #12]
 8006abe:	681b      	ldr	r3, [r3, #0]
 8006ac0:	681a      	ldr	r2, [r3, #0]
 8006ac2:	68fb      	ldr	r3, [r7, #12]
 8006ac4:	681b      	ldr	r3, [r3, #0]
 8006ac6:	f042 020a 	orr.w	r2, r2, #10
 8006aca:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006acc:	68fb      	ldr	r3, [r7, #12]
 8006ace:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ad0:	681b      	ldr	r3, [r3, #0]
 8006ad2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006ad6:	2b00      	cmp	r3, #0
 8006ad8:	d007      	beq.n	8006aea <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006ada:	68fb      	ldr	r3, [r7, #12]
 8006adc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ade:	681a      	ldr	r2, [r3, #0]
 8006ae0:	68fb      	ldr	r3, [r7, #12]
 8006ae2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006ae4:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006ae8:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006aea:	68fb      	ldr	r3, [r7, #12]
 8006aec:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006aee:	2b00      	cmp	r3, #0
 8006af0:	d007      	beq.n	8006b02 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006af2:	68fb      	ldr	r3, [r7, #12]
 8006af4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006af6:	681a      	ldr	r2, [r3, #0]
 8006af8:	68fb      	ldr	r3, [r7, #12]
 8006afa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006afc:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006b00:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006b02:	68fb      	ldr	r3, [r7, #12]
 8006b04:	681b      	ldr	r3, [r3, #0]
 8006b06:	681a      	ldr	r2, [r3, #0]
 8006b08:	68fb      	ldr	r3, [r7, #12]
 8006b0a:	681b      	ldr	r3, [r3, #0]
 8006b0c:	f042 0201 	orr.w	r2, r2, #1
 8006b10:	601a      	str	r2, [r3, #0]
 8006b12:	e005      	b.n	8006b20 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b14:	68fb      	ldr	r3, [r7, #12]
 8006b16:	2200      	movs	r2, #0
 8006b18:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006b1c:	2302      	movs	r3, #2
 8006b1e:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006b20:	7dfb      	ldrb	r3, [r7, #23]
}
 8006b22:	4618      	mov	r0, r3
 8006b24:	3718      	adds	r7, #24
 8006b26:	46bd      	mov	sp, r7
 8006b28:	bd80      	pop	{r7, pc}

08006b2a <HAL_DMA_Abort>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006b2a:	b480      	push	{r7}
 8006b2c:	b083      	sub	sp, #12
 8006b2e:	af00      	add	r7, sp, #0
 8006b30:	6078      	str	r0, [r7, #4]

  /* Check the DMA peripheral handle */
  if (NULL == hdma)
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	2b00      	cmp	r3, #0
 8006b36:	d101      	bne.n	8006b3c <HAL_DMA_Abort+0x12>
  {
    return HAL_ERROR;
 8006b38:	2301      	movs	r3, #1
 8006b3a:	e04f      	b.n	8006bdc <HAL_DMA_Abort+0xb2>
  }

  /* Check the DMA peripheral state */
  if (hdma->State != HAL_DMA_STATE_BUSY)
 8006b3c:	687b      	ldr	r3, [r7, #4]
 8006b3e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006b42:	b2db      	uxtb	r3, r3
 8006b44:	2b02      	cmp	r3, #2
 8006b46:	d008      	beq.n	8006b5a <HAL_DMA_Abort+0x30>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	2204      	movs	r2, #4
 8006b4c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006b4e:	687b      	ldr	r3, [r7, #4]
 8006b50:	2200      	movs	r2, #0
 8006b52:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_ERROR;
 8006b56:	2301      	movs	r3, #1
 8006b58:	e040      	b.n	8006bdc <HAL_DMA_Abort+0xb2>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006b5a:	687b      	ldr	r3, [r7, #4]
 8006b5c:	681b      	ldr	r3, [r3, #0]
 8006b5e:	681a      	ldr	r2, [r3, #0]
 8006b60:	687b      	ldr	r3, [r7, #4]
 8006b62:	681b      	ldr	r3, [r3, #0]
 8006b64:	f022 020e 	bic.w	r2, r2, #14
 8006b68:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b6e:	681a      	ldr	r2, [r3, #0]
 8006b70:	687b      	ldr	r3, [r7, #4]
 8006b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b74:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006b78:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006b7a:	687b      	ldr	r3, [r7, #4]
 8006b7c:	681b      	ldr	r3, [r3, #0]
 8006b7e:	681a      	ldr	r2, [r3, #0]
 8006b80:	687b      	ldr	r3, [r7, #4]
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	f022 0201 	bic.w	r2, r2, #1
 8006b88:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006b8a:	687b      	ldr	r3, [r7, #4]
 8006b8c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006b8e:	f003 021c 	and.w	r2, r3, #28
 8006b92:	687b      	ldr	r3, [r7, #4]
 8006b94:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006b96:	2101      	movs	r1, #1
 8006b98:	fa01 f202 	lsl.w	r2, r1, r2
 8006b9c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006b9e:	687b      	ldr	r3, [r7, #4]
 8006ba0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba2:	687a      	ldr	r2, [r7, #4]
 8006ba4:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006ba6:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bac:	2b00      	cmp	r3, #0
 8006bae:	d00c      	beq.n	8006bca <HAL_DMA_Abort+0xa0>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bb4:	681a      	ldr	r2, [r3, #0]
 8006bb6:	687b      	ldr	r3, [r7, #4]
 8006bb8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bba:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006bbe:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bc4:	687a      	ldr	r2, [r7, #4]
 8006bc6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006bc8:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006bca:	687b      	ldr	r3, [r7, #4]
 8006bcc:	2201      	movs	r2, #1
 8006bce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }

  return HAL_OK;
 8006bda:	2300      	movs	r3, #0
}
 8006bdc:	4618      	mov	r0, r3
 8006bde:	370c      	adds	r7, #12
 8006be0:	46bd      	mov	sp, r7
 8006be2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006be6:	4770      	bx	lr

08006be8 <HAL_DMA_IRQHandler>:
  * @param hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006be8:	b580      	push	{r7, lr}
 8006bea:	b084      	sub	sp, #16
 8006bec:	af00      	add	r7, sp, #0
 8006bee:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006bf0:	687b      	ldr	r3, [r7, #4]
 8006bf2:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006bf4:	681b      	ldr	r3, [r3, #0]
 8006bf6:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	681b      	ldr	r3, [r3, #0]
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if (((flag_it & (DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_HT) != 0U))
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c04:	f003 031c 	and.w	r3, r3, #28
 8006c08:	2204      	movs	r2, #4
 8006c0a:	409a      	lsls	r2, r3
 8006c0c:	68fb      	ldr	r3, [r7, #12]
 8006c0e:	4013      	ands	r3, r2
 8006c10:	2b00      	cmp	r3, #0
 8006c12:	d026      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x7a>
 8006c14:	68bb      	ldr	r3, [r7, #8]
 8006c16:	f003 0304 	and.w	r3, r3, #4
 8006c1a:	2b00      	cmp	r3, #0
 8006c1c:	d021      	beq.n	8006c62 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c1e:	687b      	ldr	r3, [r7, #4]
 8006c20:	681b      	ldr	r3, [r3, #0]
 8006c22:	681b      	ldr	r3, [r3, #0]
 8006c24:	f003 0320 	and.w	r3, r3, #32
 8006c28:	2b00      	cmp	r3, #0
 8006c2a:	d107      	bne.n	8006c3c <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	681b      	ldr	r3, [r3, #0]
 8006c30:	681a      	ldr	r2, [r3, #0]
 8006c32:	687b      	ldr	r3, [r7, #4]
 8006c34:	681b      	ldr	r3, [r3, #0]
 8006c36:	f022 0204 	bic.w	r2, r2, #4
 8006c3a:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1CU));
 8006c3c:	687b      	ldr	r3, [r7, #4]
 8006c3e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c40:	f003 021c 	and.w	r2, r3, #28
 8006c44:	687b      	ldr	r3, [r7, #4]
 8006c46:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006c48:	2104      	movs	r1, #4
 8006c4a:	fa01 f202 	lsl.w	r2, r1, r2
 8006c4e:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006c50:	687b      	ldr	r3, [r7, #4]
 8006c52:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c54:	2b00      	cmp	r3, #0
 8006c56:	d071      	beq.n	8006d3c <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006c58:	687b      	ldr	r3, [r7, #4]
 8006c5a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c5c:	6878      	ldr	r0, [r7, #4]
 8006c5e:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006c60:	e06c      	b.n	8006d3c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Complete Interrupt management ***********************************/
  else if (((flag_it & (DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TC) != 0U))
 8006c62:	687b      	ldr	r3, [r7, #4]
 8006c64:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006c66:	f003 031c 	and.w	r3, r3, #28
 8006c6a:	2202      	movs	r2, #2
 8006c6c:	409a      	lsls	r2, r3
 8006c6e:	68fb      	ldr	r3, [r7, #12]
 8006c70:	4013      	ands	r3, r2
 8006c72:	2b00      	cmp	r3, #0
 8006c74:	d02e      	beq.n	8006cd4 <HAL_DMA_IRQHandler+0xec>
 8006c76:	68bb      	ldr	r3, [r7, #8]
 8006c78:	f003 0302 	and.w	r3, r3, #2
 8006c7c:	2b00      	cmp	r3, #0
 8006c7e:	d029      	beq.n	8006cd4 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006c80:	687b      	ldr	r3, [r7, #4]
 8006c82:	681b      	ldr	r3, [r3, #0]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	f003 0320 	and.w	r3, r3, #32
 8006c8a:	2b00      	cmp	r3, #0
 8006c8c:	d10b      	bne.n	8006ca6 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006c8e:	687b      	ldr	r3, [r7, #4]
 8006c90:	681b      	ldr	r3, [r3, #0]
 8006c92:	681a      	ldr	r2, [r3, #0]
 8006c94:	687b      	ldr	r3, [r7, #4]
 8006c96:	681b      	ldr	r3, [r3, #0]
 8006c98:	f022 020a 	bic.w	r2, r2, #10
 8006c9c:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2201      	movs	r2, #1
 8006ca2:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1cU));
 8006ca6:	687b      	ldr	r3, [r7, #4]
 8006ca8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006caa:	f003 021c 	and.w	r2, r3, #28
 8006cae:	687b      	ldr	r3, [r7, #4]
 8006cb0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006cb2:	2102      	movs	r1, #2
 8006cb4:	fa01 f202 	lsl.w	r2, r1, r2
 8006cb8:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	2200      	movs	r2, #0
 8006cbe:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cc6:	2b00      	cmp	r3, #0
 8006cc8:	d038      	beq.n	8006d3c <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006cca:	687b      	ldr	r3, [r7, #4]
 8006ccc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006cce:	6878      	ldr	r0, [r7, #4]
 8006cd0:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006cd2:	e033      	b.n	8006d3c <HAL_DMA_IRQHandler+0x154>
    }
  }

  /* Transfer Error Interrupt management **************************************/
  else if (((flag_it & (DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1cU))) != 0U) && ((source_it & DMA_IT_TE) != 0U))
 8006cd4:	687b      	ldr	r3, [r7, #4]
 8006cd6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006cd8:	f003 031c 	and.w	r3, r3, #28
 8006cdc:	2208      	movs	r2, #8
 8006cde:	409a      	lsls	r2, r3
 8006ce0:	68fb      	ldr	r3, [r7, #12]
 8006ce2:	4013      	ands	r3, r2
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d02a      	beq.n	8006d3e <HAL_DMA_IRQHandler+0x156>
 8006ce8:	68bb      	ldr	r3, [r7, #8]
 8006cea:	f003 0308 	and.w	r3, r3, #8
 8006cee:	2b00      	cmp	r3, #0
 8006cf0:	d025      	beq.n	8006d3e <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006cf2:	687b      	ldr	r3, [r7, #4]
 8006cf4:	681b      	ldr	r3, [r3, #0]
 8006cf6:	681a      	ldr	r2, [r3, #0]
 8006cf8:	687b      	ldr	r3, [r7, #4]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	f022 020e 	bic.w	r2, r2, #14
 8006d00:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006d02:	687b      	ldr	r3, [r7, #4]
 8006d04:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d06:	f003 021c 	and.w	r2, r3, #28
 8006d0a:	687b      	ldr	r3, [r7, #4]
 8006d0c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d0e:	2101      	movs	r1, #1
 8006d10:	fa01 f202 	lsl.w	r2, r1, r2
 8006d14:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006d16:	687b      	ldr	r3, [r7, #4]
 8006d18:	2201      	movs	r2, #1
 8006d1a:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	2201      	movs	r2, #1
 8006d20:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d24:	687b      	ldr	r3, [r7, #4]
 8006d26:	2200      	movs	r2, #0
 8006d28:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006d2c:	687b      	ldr	r3, [r7, #4]
 8006d2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d004      	beq.n	8006d3e <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006d38:	6878      	ldr	r0, [r7, #4]
 8006d3a:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006d3c:	bf00      	nop
 8006d3e:	bf00      	nop
}
 8006d40:	3710      	adds	r7, #16
 8006d42:	46bd      	mov	sp, r7
 8006d44:	bd80      	pop	{r7, pc}

08006d46 <HAL_DMA_GetError>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval DMA Error Code
  */
uint32_t HAL_DMA_GetError(DMA_HandleTypeDef *hdma)
{
 8006d46:	b480      	push	{r7}
 8006d48:	b083      	sub	sp, #12
 8006d4a:	af00      	add	r7, sp, #0
 8006d4c:	6078      	str	r0, [r7, #4]
  return hdma->ErrorCode;
 8006d4e:	687b      	ldr	r3, [r7, #4]
 8006d50:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
}
 8006d52:	4618      	mov	r0, r3
 8006d54:	370c      	adds	r7, #12
 8006d56:	46bd      	mov	sp, r7
 8006d58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006d5c:	4770      	bx	lr

08006d5e <DMA_SetConfig>:
  * @param DstAddress The destination memory Buffer address
  * @param DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006d5e:	b480      	push	{r7}
 8006d60:	b085      	sub	sp, #20
 8006d62:	af00      	add	r7, sp, #0
 8006d64:	60f8      	str	r0, [r7, #12]
 8006d66:	60b9      	str	r1, [r7, #8]
 8006d68:	607a      	str	r2, [r7, #4]
 8006d6a:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d6c:	68fb      	ldr	r3, [r7, #12]
 8006d6e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d70:	68fa      	ldr	r2, [r7, #12]
 8006d72:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d74:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8006d76:	68fb      	ldr	r3, [r7, #12]
 8006d78:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d7a:	2b00      	cmp	r3, #0
 8006d7c:	d004      	beq.n	8006d88 <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006d82:	68fa      	ldr	r2, [r7, #12]
 8006d84:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006d86:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1cU));
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d8c:	f003 021c 	and.w	r2, r3, #28
 8006d90:	68fb      	ldr	r3, [r7, #12]
 8006d92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d94:	2101      	movs	r1, #1
 8006d96:	fa01 f202 	lsl.w	r2, r1, r2
 8006d9a:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8006d9c:	68fb      	ldr	r3, [r7, #12]
 8006d9e:	681b      	ldr	r3, [r3, #0]
 8006da0:	683a      	ldr	r2, [r7, #0]
 8006da2:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8006da4:	68fb      	ldr	r3, [r7, #12]
 8006da6:	689b      	ldr	r3, [r3, #8]
 8006da8:	2b10      	cmp	r3, #16
 8006daa:	d108      	bne.n	8006dbe <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	687a      	ldr	r2, [r7, #4]
 8006db2:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8006db4:	68fb      	ldr	r3, [r7, #12]
 8006db6:	681b      	ldr	r3, [r3, #0]
 8006db8:	68ba      	ldr	r2, [r7, #8]
 8006dba:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8006dbc:	e007      	b.n	8006dce <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8006dbe:	68fb      	ldr	r3, [r7, #12]
 8006dc0:	681b      	ldr	r3, [r3, #0]
 8006dc2:	68ba      	ldr	r2, [r7, #8]
 8006dc4:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	687a      	ldr	r2, [r7, #4]
 8006dcc:	60da      	str	r2, [r3, #12]
}
 8006dce:	bf00      	nop
 8006dd0:	3714      	adds	r7, #20
 8006dd2:	46bd      	mov	sp, r7
 8006dd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dd8:	4770      	bx	lr
	...

08006ddc <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006ddc:	b480      	push	{r7}
 8006dde:	b085      	sub	sp, #20
 8006de0:	af00      	add	r7, sp, #0
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t channel_number;

  /* check if instance is not outside the DMA channel range */
#if defined(DMA2)
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	681b      	ldr	r3, [r3, #0]
 8006de8:	461a      	mov	r2, r3
 8006dea:	4b17      	ldr	r3, [pc, #92]	@ (8006e48 <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8006dec:	429a      	cmp	r2, r3
 8006dee:	d80a      	bhi.n	8006e06 <DMA_CalcDMAMUXChannelBaseAndMask+0x2a>
  {
    /* DMA1 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
 8006df0:	687b      	ldr	r3, [r7, #4]
 8006df2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006df4:	089b      	lsrs	r3, r3, #2
 8006df6:	009b      	lsls	r3, r3, #2
 8006df8:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8006dfc:	f503 3302 	add.w	r3, r3, #133120	@ 0x20800
 8006e00:	687a      	ldr	r2, [r7, #4]
 8006e02:	6493      	str	r3, [r2, #72]	@ 0x48
 8006e04:	e007      	b.n	8006e16 <DMA_CalcDMAMUXChannelBaseAndMask+0x3a>
  }
  else
  {
    /* DMA2 */
    hdma->DMAmuxChannel = (DMAMUX1_Channel7 + (hdma->ChannelIndex >> 2U));
 8006e06:	687b      	ldr	r3, [r7, #4]
 8006e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e0a:	089b      	lsrs	r3, r3, #2
 8006e0c:	009a      	lsls	r2, r3, #2
 8006e0e:	4b0f      	ldr	r3, [pc, #60]	@ (8006e4c <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8006e10:	4413      	add	r3, r2
 8006e12:	687a      	ldr	r2, [r7, #4]
 8006e14:	6493      	str	r3, [r2, #72]	@ 0x48
  }
#else
  /* DMA1 */
  hdma->DMAmuxChannel = (DMAMUX1_Channel0 + (hdma->ChannelIndex >> 2U));
#endif /* DMA2 */
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8006e16:	687b      	ldr	r3, [r7, #4]
 8006e18:	681b      	ldr	r3, [r3, #0]
 8006e1a:	b2db      	uxtb	r3, r3
 8006e1c:	3b08      	subs	r3, #8
 8006e1e:	4a0c      	ldr	r2, [pc, #48]	@ (8006e50 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8006e20:	fba2 2303 	umull	r2, r3, r2, r3
 8006e24:	091b      	lsrs	r3, r3, #4
 8006e26:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8006e28:	687b      	ldr	r3, [r7, #4]
 8006e2a:	4a0a      	ldr	r2, [pc, #40]	@ (8006e54 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8006e2c:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Initialize the field DMAmuxChannelStatusMask with the corresponding index of the DMAMUX channel selected for the current ChannelIndex */
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8006e2e:	68fb      	ldr	r3, [r7, #12]
 8006e30:	f003 031f 	and.w	r3, r3, #31
 8006e34:	2201      	movs	r2, #1
 8006e36:	409a      	lsls	r2, r3
 8006e38:	687b      	ldr	r3, [r7, #4]
 8006e3a:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8006e3c:	bf00      	nop
 8006e3e:	3714      	adds	r7, #20
 8006e40:	46bd      	mov	sp, r7
 8006e42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e46:	4770      	bx	lr
 8006e48:	40020407 	.word	0x40020407
 8006e4c:	4002081c 	.word	0x4002081c
 8006e50:	cccccccd 	.word	0xcccccccd
 8006e54:	40020880 	.word	0x40020880

08006e58 <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8006e58:	b480      	push	{r7}
 8006e5a:	b085      	sub	sp, #20
 8006e5c:	af00      	add	r7, sp, #0
 8006e5e:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	685b      	ldr	r3, [r3, #4]
 8006e64:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006e68:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8006e6a:	68fa      	ldr	r2, [r7, #12]
 8006e6c:	4b0b      	ldr	r3, [pc, #44]	@ (8006e9c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8006e6e:	4413      	add	r3, r2
 8006e70:	009b      	lsls	r3, r3, #2
 8006e72:	461a      	mov	r2, r3
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8006e78:	687b      	ldr	r3, [r7, #4]
 8006e7a:	4a09      	ldr	r2, [pc, #36]	@ (8006ea0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x48>)
 8006e7c:	659a      	str	r2, [r3, #88]	@ 0x58

  /* here "Request" is either DMA_REQUEST_GENERATOR0 to DMA_REQUEST_GENERATOR3, i.e. <= 4*/
  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x3U);
 8006e7e:	68fb      	ldr	r3, [r7, #12]
 8006e80:	3b01      	subs	r3, #1
 8006e82:	f003 0303 	and.w	r3, r3, #3
 8006e86:	2201      	movs	r2, #1
 8006e88:	409a      	lsls	r2, r3
 8006e8a:	687b      	ldr	r3, [r7, #4]
 8006e8c:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8006e8e:	bf00      	nop
 8006e90:	3714      	adds	r7, #20
 8006e92:	46bd      	mov	sp, r7
 8006e94:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e98:	4770      	bx	lr
 8006e9a:	bf00      	nop
 8006e9c:	1000823f 	.word	0x1000823f
 8006ea0:	40020940 	.word	0x40020940

08006ea4 <HAL_GPIO_Init>:
  * @param GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8006ea4:	b480      	push	{r7}
 8006ea6:	b087      	sub	sp, #28
 8006ea8:	af00      	add	r7, sp, #0
 8006eaa:	6078      	str	r0, [r7, #4]
 8006eac:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8006eae:	2300      	movs	r3, #0
 8006eb0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8006eb2:	e14c      	b.n	800714e <HAL_GPIO_Init+0x2aa>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	681a      	ldr	r2, [r3, #0]
 8006eb8:	2101      	movs	r1, #1
 8006eba:	697b      	ldr	r3, [r7, #20]
 8006ebc:	fa01 f303 	lsl.w	r3, r1, r3
 8006ec0:	4013      	ands	r3, r2
 8006ec2:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	2b00      	cmp	r3, #0
 8006ec8:	f000 813e 	beq.w	8007148 <HAL_GPIO_Init+0x2a4>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	f003 0303 	and.w	r3, r3, #3
 8006ed4:	2b01      	cmp	r3, #1
 8006ed6:	d005      	beq.n	8006ee4 <HAL_GPIO_Init+0x40>
 8006ed8:	683b      	ldr	r3, [r7, #0]
 8006eda:	685b      	ldr	r3, [r3, #4]
 8006edc:	f003 0303 	and.w	r3, r3, #3
 8006ee0:	2b02      	cmp	r3, #2
 8006ee2:	d130      	bne.n	8006f46 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8006ee4:	687b      	ldr	r3, [r7, #4]
 8006ee6:	689b      	ldr	r3, [r3, #8]
 8006ee8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8006eea:	697b      	ldr	r3, [r7, #20]
 8006eec:	005b      	lsls	r3, r3, #1
 8006eee:	2203      	movs	r2, #3
 8006ef0:	fa02 f303 	lsl.w	r3, r2, r3
 8006ef4:	43db      	mvns	r3, r3
 8006ef6:	693a      	ldr	r2, [r7, #16]
 8006ef8:	4013      	ands	r3, r2
 8006efa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8006efc:	683b      	ldr	r3, [r7, #0]
 8006efe:	68da      	ldr	r2, [r3, #12]
 8006f00:	697b      	ldr	r3, [r7, #20]
 8006f02:	005b      	lsls	r3, r3, #1
 8006f04:	fa02 f303 	lsl.w	r3, r2, r3
 8006f08:	693a      	ldr	r2, [r7, #16]
 8006f0a:	4313      	orrs	r3, r2
 8006f0c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	693a      	ldr	r2, [r7, #16]
 8006f12:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8006f14:	687b      	ldr	r3, [r7, #4]
 8006f16:	685b      	ldr	r3, [r3, #4]
 8006f18:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8006f1a:	2201      	movs	r2, #1
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f22:	43db      	mvns	r3, r3
 8006f24:	693a      	ldr	r2, [r7, #16]
 8006f26:	4013      	ands	r3, r2
 8006f28:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8006f2a:	683b      	ldr	r3, [r7, #0]
 8006f2c:	685b      	ldr	r3, [r3, #4]
 8006f2e:	091b      	lsrs	r3, r3, #4
 8006f30:	f003 0201 	and.w	r2, r3, #1
 8006f34:	697b      	ldr	r3, [r7, #20]
 8006f36:	fa02 f303 	lsl.w	r3, r2, r3
 8006f3a:	693a      	ldr	r2, [r7, #16]
 8006f3c:	4313      	orrs	r3, r2
 8006f3e:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	693a      	ldr	r2, [r7, #16]
 8006f44:	605a      	str	r2, [r3, #4]
      }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8006f46:	683b      	ldr	r3, [r7, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f003 0303 	and.w	r3, r3, #3
 8006f4e:	2b03      	cmp	r3, #3
 8006f50:	d017      	beq.n	8006f82 <HAL_GPIO_Init+0xde>
      {
        temp = GPIOx->PUPDR;
 8006f52:	687b      	ldr	r3, [r7, #4]
 8006f54:	68db      	ldr	r3, [r3, #12]
 8006f56:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8006f58:	697b      	ldr	r3, [r7, #20]
 8006f5a:	005b      	lsls	r3, r3, #1
 8006f5c:	2203      	movs	r2, #3
 8006f5e:	fa02 f303 	lsl.w	r3, r2, r3
 8006f62:	43db      	mvns	r3, r3
 8006f64:	693a      	ldr	r2, [r7, #16]
 8006f66:	4013      	ands	r3, r2
 8006f68:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8006f6a:	683b      	ldr	r3, [r7, #0]
 8006f6c:	689a      	ldr	r2, [r3, #8]
 8006f6e:	697b      	ldr	r3, [r7, #20]
 8006f70:	005b      	lsls	r3, r3, #1
 8006f72:	fa02 f303 	lsl.w	r3, r2, r3
 8006f76:	693a      	ldr	r2, [r7, #16]
 8006f78:	4313      	orrs	r3, r2
 8006f7a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	693a      	ldr	r2, [r7, #16]
 8006f80:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8006f82:	683b      	ldr	r3, [r7, #0]
 8006f84:	685b      	ldr	r3, [r3, #4]
 8006f86:	f003 0303 	and.w	r3, r3, #3
 8006f8a:	2b02      	cmp	r3, #2
 8006f8c:	d123      	bne.n	8006fd6 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 8006f8e:	697b      	ldr	r3, [r7, #20]
 8006f90:	08da      	lsrs	r2, r3, #3
 8006f92:	687b      	ldr	r3, [r7, #4]
 8006f94:	3208      	adds	r2, #8
 8006f96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8006f9a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8006f9c:	697b      	ldr	r3, [r7, #20]
 8006f9e:	f003 0307 	and.w	r3, r3, #7
 8006fa2:	009b      	lsls	r3, r3, #2
 8006fa4:	220f      	movs	r2, #15
 8006fa6:	fa02 f303 	lsl.w	r3, r2, r3
 8006faa:	43db      	mvns	r3, r3
 8006fac:	693a      	ldr	r2, [r7, #16]
 8006fae:	4013      	ands	r3, r2
 8006fb0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 8006fb2:	683b      	ldr	r3, [r7, #0]
 8006fb4:	691a      	ldr	r2, [r3, #16]
 8006fb6:	697b      	ldr	r3, [r7, #20]
 8006fb8:	f003 0307 	and.w	r3, r3, #7
 8006fbc:	009b      	lsls	r3, r3, #2
 8006fbe:	fa02 f303 	lsl.w	r3, r2, r3
 8006fc2:	693a      	ldr	r2, [r7, #16]
 8006fc4:	4313      	orrs	r3, r2
 8006fc6:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8006fc8:	697b      	ldr	r3, [r7, #20]
 8006fca:	08da      	lsrs	r2, r3, #3
 8006fcc:	687b      	ldr	r3, [r7, #4]
 8006fce:	3208      	adds	r2, #8
 8006fd0:	6939      	ldr	r1, [r7, #16]
 8006fd2:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8006fd6:	687b      	ldr	r3, [r7, #4]
 8006fd8:	681b      	ldr	r3, [r3, #0]
 8006fda:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8006fdc:	697b      	ldr	r3, [r7, #20]
 8006fde:	005b      	lsls	r3, r3, #1
 8006fe0:	2203      	movs	r2, #3
 8006fe2:	fa02 f303 	lsl.w	r3, r2, r3
 8006fe6:	43db      	mvns	r3, r3
 8006fe8:	693a      	ldr	r2, [r7, #16]
 8006fea:	4013      	ands	r3, r2
 8006fec:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8006fee:	683b      	ldr	r3, [r7, #0]
 8006ff0:	685b      	ldr	r3, [r3, #4]
 8006ff2:	f003 0203 	and.w	r2, r3, #3
 8006ff6:	697b      	ldr	r3, [r7, #20]
 8006ff8:	005b      	lsls	r3, r3, #1
 8006ffa:	fa02 f303 	lsl.w	r3, r2, r3
 8006ffe:	693a      	ldr	r2, [r7, #16]
 8007000:	4313      	orrs	r3, r2
 8007002:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007004:	687b      	ldr	r3, [r7, #4]
 8007006:	693a      	ldr	r2, [r7, #16]
 8007008:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800700a:	683b      	ldr	r3, [r7, #0]
 800700c:	685b      	ldr	r3, [r3, #4]
 800700e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8007012:	2b00      	cmp	r3, #0
 8007014:	f000 8098 	beq.w	8007148 <HAL_GPIO_Init+0x2a4>
      {
        temp = SYSCFG->EXTICR[position >> 2u];
 8007018:	4a54      	ldr	r2, [pc, #336]	@ (800716c <HAL_GPIO_Init+0x2c8>)
 800701a:	697b      	ldr	r3, [r7, #20]
 800701c:	089b      	lsrs	r3, r3, #2
 800701e:	3302      	adds	r3, #2
 8007020:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007024:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 8007026:	697b      	ldr	r3, [r7, #20]
 8007028:	f003 0303 	and.w	r3, r3, #3
 800702c:	009b      	lsls	r3, r3, #2
 800702e:	220f      	movs	r2, #15
 8007030:	fa02 f303 	lsl.w	r3, r2, r3
 8007034:	43db      	mvns	r3, r3
 8007036:	693a      	ldr	r2, [r7, #16]
 8007038:	4013      	ands	r3, r2
 800703a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8007042:	d019      	beq.n	8007078 <HAL_GPIO_Init+0x1d4>
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	4a4a      	ldr	r2, [pc, #296]	@ (8007170 <HAL_GPIO_Init+0x2cc>)
 8007048:	4293      	cmp	r3, r2
 800704a:	d013      	beq.n	8007074 <HAL_GPIO_Init+0x1d0>
 800704c:	687b      	ldr	r3, [r7, #4]
 800704e:	4a49      	ldr	r2, [pc, #292]	@ (8007174 <HAL_GPIO_Init+0x2d0>)
 8007050:	4293      	cmp	r3, r2
 8007052:	d00d      	beq.n	8007070 <HAL_GPIO_Init+0x1cc>
 8007054:	687b      	ldr	r3, [r7, #4]
 8007056:	4a48      	ldr	r2, [pc, #288]	@ (8007178 <HAL_GPIO_Init+0x2d4>)
 8007058:	4293      	cmp	r3, r2
 800705a:	d007      	beq.n	800706c <HAL_GPIO_Init+0x1c8>
 800705c:	687b      	ldr	r3, [r7, #4]
 800705e:	4a47      	ldr	r2, [pc, #284]	@ (800717c <HAL_GPIO_Init+0x2d8>)
 8007060:	4293      	cmp	r3, r2
 8007062:	d101      	bne.n	8007068 <HAL_GPIO_Init+0x1c4>
 8007064:	2304      	movs	r3, #4
 8007066:	e008      	b.n	800707a <HAL_GPIO_Init+0x1d6>
 8007068:	2307      	movs	r3, #7
 800706a:	e006      	b.n	800707a <HAL_GPIO_Init+0x1d6>
 800706c:	2303      	movs	r3, #3
 800706e:	e004      	b.n	800707a <HAL_GPIO_Init+0x1d6>
 8007070:	2302      	movs	r3, #2
 8007072:	e002      	b.n	800707a <HAL_GPIO_Init+0x1d6>
 8007074:	2301      	movs	r3, #1
 8007076:	e000      	b.n	800707a <HAL_GPIO_Init+0x1d6>
 8007078:	2300      	movs	r3, #0
 800707a:	697a      	ldr	r2, [r7, #20]
 800707c:	f002 0203 	and.w	r2, r2, #3
 8007080:	0092      	lsls	r2, r2, #2
 8007082:	4093      	lsls	r3, r2
 8007084:	693a      	ldr	r2, [r7, #16]
 8007086:	4313      	orrs	r3, r2
 8007088:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800708a:	4938      	ldr	r1, [pc, #224]	@ (800716c <HAL_GPIO_Init+0x2c8>)
 800708c:	697b      	ldr	r3, [r7, #20]
 800708e:	089b      	lsrs	r3, r3, #2
 8007090:	3302      	adds	r3, #2
 8007092:	693a      	ldr	r2, [r7, #16]
 8007094:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8007098:	4b39      	ldr	r3, [pc, #228]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 800709a:	681b      	ldr	r3, [r3, #0]
 800709c:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800709e:	68fb      	ldr	r3, [r7, #12]
 80070a0:	43db      	mvns	r3, r3
 80070a2:	693a      	ldr	r2, [r7, #16]
 80070a4:	4013      	ands	r3, r2
 80070a6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 80070a8:	683b      	ldr	r3, [r7, #0]
 80070aa:	685b      	ldr	r3, [r3, #4]
 80070ac:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d003      	beq.n	80070bc <HAL_GPIO_Init+0x218>
        {
          temp |= iocurrent;
 80070b4:	693a      	ldr	r2, [r7, #16]
 80070b6:	68fb      	ldr	r3, [r7, #12]
 80070b8:	4313      	orrs	r3, r2
 80070ba:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 80070bc:	4a30      	ldr	r2, [pc, #192]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 80070be:	693b      	ldr	r3, [r7, #16]
 80070c0:	6013      	str	r3, [r2, #0]

        temp = EXTI->FTSR1;
 80070c2:	4b2f      	ldr	r3, [pc, #188]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 80070c4:	685b      	ldr	r3, [r3, #4]
 80070c6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	43db      	mvns	r3, r3
 80070cc:	693a      	ldr	r2, [r7, #16]
 80070ce:	4013      	ands	r3, r2
 80070d0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 80070d2:	683b      	ldr	r3, [r7, #0]
 80070d4:	685b      	ldr	r3, [r3, #4]
 80070d6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80070da:	2b00      	cmp	r3, #0
 80070dc:	d003      	beq.n	80070e6 <HAL_GPIO_Init+0x242>
        {
          temp |= iocurrent;
 80070de:	693a      	ldr	r2, [r7, #16]
 80070e0:	68fb      	ldr	r3, [r7, #12]
 80070e2:	4313      	orrs	r3, r2
 80070e4:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 80070e6:	4a26      	ldr	r2, [pc, #152]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 80070e8:	693b      	ldr	r3, [r7, #16]
 80070ea:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80070ec:	4b24      	ldr	r3, [pc, #144]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 80070ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80070f2:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80070f4:	68fb      	ldr	r3, [r7, #12]
 80070f6:	43db      	mvns	r3, r3
 80070f8:	693a      	ldr	r2, [r7, #16]
 80070fa:	4013      	ands	r3, r2
 80070fc:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80070fe:	683b      	ldr	r3, [r7, #0]
 8007100:	685b      	ldr	r3, [r3, #4]
 8007102:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8007106:	2b00      	cmp	r3, #0
 8007108:	d003      	beq.n	8007112 <HAL_GPIO_Init+0x26e>
        {
          temp |= iocurrent;
 800710a:	693a      	ldr	r2, [r7, #16]
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	4313      	orrs	r3, r2
 8007110:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8007112:	4a1b      	ldr	r2, [pc, #108]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 8007114:	693b      	ldr	r3, [r7, #16]
 8007116:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

        temp = EXTI->EMR1;
 800711a:	4b19      	ldr	r3, [pc, #100]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 800711c:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8007120:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007122:	68fb      	ldr	r3, [r7, #12]
 8007124:	43db      	mvns	r3, r3
 8007126:	693a      	ldr	r2, [r7, #16]
 8007128:	4013      	ands	r3, r2
 800712a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 800712c:	683b      	ldr	r3, [r7, #0]
 800712e:	685b      	ldr	r3, [r3, #4]
 8007130:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8007134:	2b00      	cmp	r3, #0
 8007136:	d003      	beq.n	8007140 <HAL_GPIO_Init+0x29c>
        {
          temp |= iocurrent;
 8007138:	693a      	ldr	r2, [r7, #16]
 800713a:	68fb      	ldr	r3, [r7, #12]
 800713c:	4313      	orrs	r3, r2
 800713e:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8007140:	4a0f      	ldr	r2, [pc, #60]	@ (8007180 <HAL_GPIO_Init+0x2dc>)
 8007142:	693b      	ldr	r3, [r7, #16]
 8007144:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
      }
    }

    position++;
 8007148:	697b      	ldr	r3, [r7, #20]
 800714a:	3301      	adds	r3, #1
 800714c:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800714e:	683b      	ldr	r3, [r7, #0]
 8007150:	681a      	ldr	r2, [r3, #0]
 8007152:	697b      	ldr	r3, [r7, #20]
 8007154:	fa22 f303 	lsr.w	r3, r2, r3
 8007158:	2b00      	cmp	r3, #0
 800715a:	f47f aeab 	bne.w	8006eb4 <HAL_GPIO_Init+0x10>
  }
}
 800715e:	bf00      	nop
 8007160:	bf00      	nop
 8007162:	371c      	adds	r7, #28
 8007164:	46bd      	mov	sp, r7
 8007166:	f85d 7b04 	ldr.w	r7, [sp], #4
 800716a:	4770      	bx	lr
 800716c:	40010000 	.word	0x40010000
 8007170:	48000400 	.word	0x48000400
 8007174:	48000800 	.word	0x48000800
 8007178:	48000c00 	.word	0x48000c00
 800717c:	48001000 	.word	0x48001000
 8007180:	58000800 	.word	0x58000800

08007184 <HAL_GPIO_ReadPin>:
  * @param GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007184:	b480      	push	{r7}
 8007186:	b085      	sub	sp, #20
 8007188:	af00      	add	r7, sp, #0
 800718a:	6078      	str	r0, [r7, #4]
 800718c:	460b      	mov	r3, r1
 800718e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00u)
 8007190:	687b      	ldr	r3, [r7, #4]
 8007192:	691a      	ldr	r2, [r3, #16]
 8007194:	887b      	ldrh	r3, [r7, #2]
 8007196:	4013      	ands	r3, r2
 8007198:	2b00      	cmp	r3, #0
 800719a:	d002      	beq.n	80071a2 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800719c:	2301      	movs	r3, #1
 800719e:	73fb      	strb	r3, [r7, #15]
 80071a0:	e001      	b.n	80071a6 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80071a2:	2300      	movs	r3, #0
 80071a4:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80071a6:	7bfb      	ldrb	r3, [r7, #15]
}
 80071a8:	4618      	mov	r0, r3
 80071aa:	3714      	adds	r7, #20
 80071ac:	46bd      	mov	sp, r7
 80071ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071b2:	4770      	bx	lr

080071b4 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80071b4:	b480      	push	{r7}
 80071b6:	b083      	sub	sp, #12
 80071b8:	af00      	add	r7, sp, #0
 80071ba:	6078      	str	r0, [r7, #4]
 80071bc:	460b      	mov	r3, r1
 80071be:	807b      	strh	r3, [r7, #2]
 80071c0:	4613      	mov	r3, r2
 80071c2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80071c4:	787b      	ldrb	r3, [r7, #1]
 80071c6:	2b00      	cmp	r3, #0
 80071c8:	d003      	beq.n	80071d2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80071ca:	887a      	ldrh	r2, [r7, #2]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 80071d0:	e002      	b.n	80071d8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 80071d2:	887a      	ldrh	r2, [r7, #2]
 80071d4:	687b      	ldr	r3, [r7, #4]
 80071d6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80071d8:	bf00      	nop
 80071da:	370c      	adds	r7, #12
 80071dc:	46bd      	mov	sp, r7
 80071de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e2:	4770      	bx	lr

080071e4 <HAL_GPIO_TogglePin>:
  * @param GPIOx where x can be (A..H) to select the GPIO peripheral for STM32WBxx family
  * @param GPIO_Pin specifies the pin to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80071e4:	b480      	push	{r7}
 80071e6:	b085      	sub	sp, #20
 80071e8:	af00      	add	r7, sp, #0
 80071ea:	6078      	str	r0, [r7, #4]
 80071ec:	460b      	mov	r3, r1
 80071ee:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 80071f0:	687b      	ldr	r3, [r7, #4]
 80071f2:	695b      	ldr	r3, [r3, #20]
 80071f4:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 80071f6:	887a      	ldrh	r2, [r7, #2]
 80071f8:	68fb      	ldr	r3, [r7, #12]
 80071fa:	4013      	ands	r3, r2
 80071fc:	041a      	lsls	r2, r3, #16
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	43d9      	mvns	r1, r3
 8007202:	887b      	ldrh	r3, [r7, #2]
 8007204:	400b      	ands	r3, r1
 8007206:	431a      	orrs	r2, r3
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	619a      	str	r2, [r3, #24]
}
 800720c:	bf00      	nop
 800720e:	3714      	adds	r7, #20
 8007210:	46bd      	mov	sp, r7
 8007212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007216:	4770      	bx	lr

08007218 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007218:	b580      	push	{r7, lr}
 800721a:	b082      	sub	sp, #8
 800721c:	af00      	add	r7, sp, #0
 800721e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8007220:	687b      	ldr	r3, [r7, #4]
 8007222:	2b00      	cmp	r3, #0
 8007224:	d101      	bne.n	800722a <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8007226:	2301      	movs	r3, #1
 8007228:	e08d      	b.n	8007346 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 800722a:	687b      	ldr	r3, [r7, #4]
 800722c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007230:	b2db      	uxtb	r3, r3
 8007232:	2b00      	cmp	r3, #0
 8007234:	d106      	bne.n	8007244 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8007236:	687b      	ldr	r3, [r7, #4]
 8007238:	2200      	movs	r2, #0
 800723a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800723e:	6878      	ldr	r0, [r7, #4]
 8007240:	f7fa feda 	bl	8001ff8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8007244:	687b      	ldr	r3, [r7, #4]
 8007246:	2224      	movs	r2, #36	@ 0x24
 8007248:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 800724c:	687b      	ldr	r3, [r7, #4]
 800724e:	681b      	ldr	r3, [r3, #0]
 8007250:	681a      	ldr	r2, [r3, #0]
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	681b      	ldr	r3, [r3, #0]
 8007256:	f022 0201 	bic.w	r2, r2, #1
 800725a:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	685a      	ldr	r2, [r3, #4]
 8007260:	687b      	ldr	r3, [r7, #4]
 8007262:	681b      	ldr	r3, [r3, #0]
 8007264:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8007268:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689a      	ldr	r2, [r3, #8]
 8007270:	687b      	ldr	r3, [r7, #4]
 8007272:	681b      	ldr	r3, [r3, #0]
 8007274:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8007278:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	68db      	ldr	r3, [r3, #12]
 800727e:	2b01      	cmp	r3, #1
 8007280:	d107      	bne.n	8007292 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007282:	687b      	ldr	r3, [r7, #4]
 8007284:	689a      	ldr	r2, [r3, #8]
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	681b      	ldr	r3, [r3, #0]
 800728a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800728e:	609a      	str	r2, [r3, #8]
 8007290:	e006      	b.n	80072a0 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007292:	687b      	ldr	r3, [r7, #4]
 8007294:	689a      	ldr	r2, [r3, #8]
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	681b      	ldr	r3, [r3, #0]
 800729a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800729e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80072a0:	687b      	ldr	r3, [r7, #4]
 80072a2:	68db      	ldr	r3, [r3, #12]
 80072a4:	2b02      	cmp	r3, #2
 80072a6:	d108      	bne.n	80072ba <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072a8:	687b      	ldr	r3, [r7, #4]
 80072aa:	681b      	ldr	r3, [r3, #0]
 80072ac:	685a      	ldr	r2, [r3, #4]
 80072ae:	687b      	ldr	r3, [r7, #4]
 80072b0:	681b      	ldr	r3, [r3, #0]
 80072b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 80072b6:	605a      	str	r2, [r3, #4]
 80072b8:	e007      	b.n	80072ca <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80072ba:	687b      	ldr	r3, [r7, #4]
 80072bc:	681b      	ldr	r3, [r3, #0]
 80072be:	685a      	ldr	r2, [r3, #4]
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	681b      	ldr	r3, [r3, #0]
 80072c4:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80072c8:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80072ca:	687b      	ldr	r3, [r7, #4]
 80072cc:	681b      	ldr	r3, [r3, #0]
 80072ce:	685b      	ldr	r3, [r3, #4]
 80072d0:	687a      	ldr	r2, [r7, #4]
 80072d2:	6812      	ldr	r2, [r2, #0]
 80072d4:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80072d8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80072dc:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	681b      	ldr	r3, [r3, #0]
 80072e2:	68da      	ldr	r2, [r3, #12]
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	681b      	ldr	r3, [r3, #0]
 80072e8:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80072ec:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80072ee:	687b      	ldr	r3, [r7, #4]
 80072f0:	691a      	ldr	r2, [r3, #16]
 80072f2:	687b      	ldr	r3, [r7, #4]
 80072f4:	695b      	ldr	r3, [r3, #20]
 80072f6:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80072fa:	687b      	ldr	r3, [r7, #4]
 80072fc:	699b      	ldr	r3, [r3, #24]
 80072fe:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007300:	687b      	ldr	r3, [r7, #4]
 8007302:	681b      	ldr	r3, [r3, #0]
 8007304:	430a      	orrs	r2, r1
 8007306:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007308:	687b      	ldr	r3, [r7, #4]
 800730a:	69d9      	ldr	r1, [r3, #28]
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	6a1a      	ldr	r2, [r3, #32]
 8007310:	687b      	ldr	r3, [r7, #4]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	430a      	orrs	r2, r1
 8007316:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	681b      	ldr	r3, [r3, #0]
 800731c:	681a      	ldr	r2, [r3, #0]
 800731e:	687b      	ldr	r3, [r7, #4]
 8007320:	681b      	ldr	r3, [r3, #0]
 8007322:	f042 0201 	orr.w	r2, r2, #1
 8007326:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007328:	687b      	ldr	r3, [r7, #4]
 800732a:	2200      	movs	r2, #0
 800732c:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800732e:	687b      	ldr	r3, [r7, #4]
 8007330:	2220      	movs	r2, #32
 8007332:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8007336:	687b      	ldr	r3, [r7, #4]
 8007338:	2200      	movs	r2, #0
 800733a:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800733c:	687b      	ldr	r3, [r7, #4]
 800733e:	2200      	movs	r2, #0
 8007340:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8007344:	2300      	movs	r3, #0
}
 8007346:	4618      	mov	r0, r3
 8007348:	3708      	adds	r7, #8
 800734a:	46bd      	mov	sp, r7
 800734c:	bd80      	pop	{r7, pc}
	...

08007350 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007350:	b580      	push	{r7, lr}
 8007352:	b088      	sub	sp, #32
 8007354:	af02      	add	r7, sp, #8
 8007356:	60f8      	str	r0, [r7, #12]
 8007358:	4608      	mov	r0, r1
 800735a:	4611      	mov	r1, r2
 800735c:	461a      	mov	r2, r3
 800735e:	4603      	mov	r3, r0
 8007360:	817b      	strh	r3, [r7, #10]
 8007362:	460b      	mov	r3, r1
 8007364:	813b      	strh	r3, [r7, #8]
 8007366:	4613      	mov	r3, r2
 8007368:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007370:	b2db      	uxtb	r3, r3
 8007372:	2b20      	cmp	r3, #32
 8007374:	f040 80f9 	bne.w	800756a <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8007378:	6a3b      	ldr	r3, [r7, #32]
 800737a:	2b00      	cmp	r3, #0
 800737c:	d002      	beq.n	8007384 <HAL_I2C_Mem_Write+0x34>
 800737e:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 8007380:	2b00      	cmp	r3, #0
 8007382:	d105      	bne.n	8007390 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8007384:	68fb      	ldr	r3, [r7, #12]
 8007386:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800738a:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 800738c:	2301      	movs	r3, #1
 800738e:	e0ed      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007390:	68fb      	ldr	r3, [r7, #12]
 8007392:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007396:	2b01      	cmp	r3, #1
 8007398:	d101      	bne.n	800739e <HAL_I2C_Mem_Write+0x4e>
 800739a:	2302      	movs	r3, #2
 800739c:	e0e6      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
 800739e:	68fb      	ldr	r3, [r7, #12]
 80073a0:	2201      	movs	r2, #1
 80073a2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80073a6:	f7fe f901 	bl	80055ac <HAL_GetTick>
 80073aa:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80073ac:	697b      	ldr	r3, [r7, #20]
 80073ae:	9300      	str	r3, [sp, #0]
 80073b0:	2319      	movs	r3, #25
 80073b2:	2201      	movs	r2, #1
 80073b4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80073b8:	68f8      	ldr	r0, [r7, #12]
 80073ba:	f000 fac3 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 80073be:	4603      	mov	r3, r0
 80073c0:	2b00      	cmp	r3, #0
 80073c2:	d001      	beq.n	80073c8 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 80073c4:	2301      	movs	r3, #1
 80073c6:	e0d1      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80073c8:	68fb      	ldr	r3, [r7, #12]
 80073ca:	2221      	movs	r2, #33	@ 0x21
 80073cc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	2240      	movs	r2, #64	@ 0x40
 80073d4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80073d8:	68fb      	ldr	r3, [r7, #12]
 80073da:	2200      	movs	r2, #0
 80073dc:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80073de:	68fb      	ldr	r3, [r7, #12]
 80073e0:	6a3a      	ldr	r2, [r7, #32]
 80073e2:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80073e8:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80073ea:	68fb      	ldr	r3, [r7, #12]
 80073ec:	2200      	movs	r2, #0
 80073ee:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80073f0:	88f8      	ldrh	r0, [r7, #6]
 80073f2:	893a      	ldrh	r2, [r7, #8]
 80073f4:	8979      	ldrh	r1, [r7, #10]
 80073f6:	697b      	ldr	r3, [r7, #20]
 80073f8:	9301      	str	r3, [sp, #4]
 80073fa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80073fc:	9300      	str	r3, [sp, #0]
 80073fe:	4603      	mov	r3, r0
 8007400:	68f8      	ldr	r0, [r7, #12]
 8007402:	f000 f9d3 	bl	80077ac <I2C_RequestMemoryWrite>
 8007406:	4603      	mov	r3, r0
 8007408:	2b00      	cmp	r3, #0
 800740a:	d005      	beq.n	8007418 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	2200      	movs	r2, #0
 8007410:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 8007414:	2301      	movs	r3, #1
 8007416:	e0a9      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007418:	68fb      	ldr	r3, [r7, #12]
 800741a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800741c:	b29b      	uxth	r3, r3
 800741e:	2bff      	cmp	r3, #255	@ 0xff
 8007420:	d90e      	bls.n	8007440 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8007422:	68fb      	ldr	r3, [r7, #12]
 8007424:	22ff      	movs	r2, #255	@ 0xff
 8007426:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8007428:	68fb      	ldr	r3, [r7, #12]
 800742a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800742c:	b2da      	uxtb	r2, r3
 800742e:	8979      	ldrh	r1, [r7, #10]
 8007430:	2300      	movs	r3, #0
 8007432:	9300      	str	r3, [sp, #0]
 8007434:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007438:	68f8      	ldr	r0, [r7, #12]
 800743a:	f000 fc47 	bl	8007ccc <I2C_TransferConfig>
 800743e:	e00f      	b.n	8007460 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007440:	68fb      	ldr	r3, [r7, #12]
 8007442:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007444:	b29a      	uxth	r2, r3
 8007446:	68fb      	ldr	r3, [r7, #12]
 8007448:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 800744a:	68fb      	ldr	r3, [r7, #12]
 800744c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800744e:	b2da      	uxtb	r2, r3
 8007450:	8979      	ldrh	r1, [r7, #10]
 8007452:	2300      	movs	r3, #0
 8007454:	9300      	str	r3, [sp, #0]
 8007456:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 800745a:	68f8      	ldr	r0, [r7, #12]
 800745c:	f000 fc36 	bl	8007ccc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007460:	697a      	ldr	r2, [r7, #20]
 8007462:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007464:	68f8      	ldr	r0, [r7, #12]
 8007466:	f000 fac6 	bl	80079f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800746a:	4603      	mov	r3, r0
 800746c:	2b00      	cmp	r3, #0
 800746e:	d001      	beq.n	8007474 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 8007470:	2301      	movs	r3, #1
 8007472:	e07b      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007478:	781a      	ldrb	r2, [r3, #0]
 800747a:	68fb      	ldr	r3, [r7, #12]
 800747c:	681b      	ldr	r3, [r3, #0]
 800747e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007480:	68fb      	ldr	r3, [r7, #12]
 8007482:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007484:	1c5a      	adds	r2, r3, #1
 8007486:	68fb      	ldr	r3, [r7, #12]
 8007488:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800748a:	68fb      	ldr	r3, [r7, #12]
 800748c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800748e:	b29b      	uxth	r3, r3
 8007490:	3b01      	subs	r3, #1
 8007492:	b29a      	uxth	r2, r3
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800749c:	3b01      	subs	r3, #1
 800749e:	b29a      	uxth	r2, r3
 80074a0:	68fb      	ldr	r3, [r7, #12]
 80074a2:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80074a4:	68fb      	ldr	r3, [r7, #12]
 80074a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074a8:	b29b      	uxth	r3, r3
 80074aa:	2b00      	cmp	r3, #0
 80074ac:	d034      	beq.n	8007518 <HAL_I2C_Mem_Write+0x1c8>
 80074ae:	68fb      	ldr	r3, [r7, #12]
 80074b0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d130      	bne.n	8007518 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80074b6:	697b      	ldr	r3, [r7, #20]
 80074b8:	9300      	str	r3, [sp, #0]
 80074ba:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80074bc:	2200      	movs	r2, #0
 80074be:	2180      	movs	r1, #128	@ 0x80
 80074c0:	68f8      	ldr	r0, [r7, #12]
 80074c2:	f000 fa3f 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 80074c6:	4603      	mov	r3, r0
 80074c8:	2b00      	cmp	r3, #0
 80074ca:	d001      	beq.n	80074d0 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 80074cc:	2301      	movs	r3, #1
 80074ce:	e04d      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80074d0:	68fb      	ldr	r3, [r7, #12]
 80074d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074d4:	b29b      	uxth	r3, r3
 80074d6:	2bff      	cmp	r3, #255	@ 0xff
 80074d8:	d90e      	bls.n	80074f8 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80074da:	68fb      	ldr	r3, [r7, #12]
 80074dc:	22ff      	movs	r2, #255	@ 0xff
 80074de:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80074e0:	68fb      	ldr	r3, [r7, #12]
 80074e2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80074e4:	b2da      	uxtb	r2, r3
 80074e6:	8979      	ldrh	r1, [r7, #10]
 80074e8:	2300      	movs	r3, #0
 80074ea:	9300      	str	r3, [sp, #0]
 80074ec:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80074f0:	68f8      	ldr	r0, [r7, #12]
 80074f2:	f000 fbeb 	bl	8007ccc <I2C_TransferConfig>
 80074f6:	e00f      	b.n	8007518 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80074f8:	68fb      	ldr	r3, [r7, #12]
 80074fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80074fc:	b29a      	uxth	r2, r3
 80074fe:	68fb      	ldr	r3, [r7, #12]
 8007500:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007502:	68fb      	ldr	r3, [r7, #12]
 8007504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007506:	b2da      	uxtb	r2, r3
 8007508:	8979      	ldrh	r1, [r7, #10]
 800750a:	2300      	movs	r3, #0
 800750c:	9300      	str	r3, [sp, #0]
 800750e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007512:	68f8      	ldr	r0, [r7, #12]
 8007514:	f000 fbda 	bl	8007ccc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8007518:	68fb      	ldr	r3, [r7, #12]
 800751a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800751c:	b29b      	uxth	r3, r3
 800751e:	2b00      	cmp	r3, #0
 8007520:	d19e      	bne.n	8007460 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007522:	697a      	ldr	r2, [r7, #20]
 8007524:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007526:	68f8      	ldr	r0, [r7, #12]
 8007528:	f000 faac 	bl	8007a84 <I2C_WaitOnSTOPFlagUntilTimeout>
 800752c:	4603      	mov	r3, r0
 800752e:	2b00      	cmp	r3, #0
 8007530:	d001      	beq.n	8007536 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 8007532:	2301      	movs	r3, #1
 8007534:	e01a      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	681b      	ldr	r3, [r3, #0]
 800753a:	2220      	movs	r2, #32
 800753c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800753e:	68fb      	ldr	r3, [r7, #12]
 8007540:	681b      	ldr	r3, [r3, #0]
 8007542:	6859      	ldr	r1, [r3, #4]
 8007544:	68fb      	ldr	r3, [r7, #12]
 8007546:	681a      	ldr	r2, [r3, #0]
 8007548:	4b0a      	ldr	r3, [pc, #40]	@ (8007574 <HAL_I2C_Mem_Write+0x224>)
 800754a:	400b      	ands	r3, r1
 800754c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800754e:	68fb      	ldr	r3, [r7, #12]
 8007550:	2220      	movs	r2, #32
 8007552:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007556:	68fb      	ldr	r3, [r7, #12]
 8007558:	2200      	movs	r2, #0
 800755a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800755e:	68fb      	ldr	r3, [r7, #12]
 8007560:	2200      	movs	r2, #0
 8007562:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007566:	2300      	movs	r3, #0
 8007568:	e000      	b.n	800756c <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 800756a:	2302      	movs	r3, #2
  }
}
 800756c:	4618      	mov	r0, r3
 800756e:	3718      	adds	r7, #24
 8007570:	46bd      	mov	sp, r7
 8007572:	bd80      	pop	{r7, pc}
 8007574:	fe00e800 	.word	0xfe00e800

08007578 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007578:	b580      	push	{r7, lr}
 800757a:	b088      	sub	sp, #32
 800757c:	af02      	add	r7, sp, #8
 800757e:	60f8      	str	r0, [r7, #12]
 8007580:	4608      	mov	r0, r1
 8007582:	4611      	mov	r1, r2
 8007584:	461a      	mov	r2, r3
 8007586:	4603      	mov	r3, r0
 8007588:	817b      	strh	r3, [r7, #10]
 800758a:	460b      	mov	r3, r1
 800758c:	813b      	strh	r3, [r7, #8]
 800758e:	4613      	mov	r3, r2
 8007590:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007598:	b2db      	uxtb	r3, r3
 800759a:	2b20      	cmp	r3, #32
 800759c:	f040 80fd 	bne.w	800779a <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80075a0:	6a3b      	ldr	r3, [r7, #32]
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d002      	beq.n	80075ac <HAL_I2C_Mem_Read+0x34>
 80075a6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 80075a8:	2b00      	cmp	r3, #0
 80075aa:	d105      	bne.n	80075b8 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80075ac:	68fb      	ldr	r3, [r7, #12]
 80075ae:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80075b2:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 80075b4:	2301      	movs	r3, #1
 80075b6:	e0f1      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075b8:	68fb      	ldr	r3, [r7, #12]
 80075ba:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075be:	2b01      	cmp	r3, #1
 80075c0:	d101      	bne.n	80075c6 <HAL_I2C_Mem_Read+0x4e>
 80075c2:	2302      	movs	r3, #2
 80075c4:	e0ea      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
 80075c6:	68fb      	ldr	r3, [r7, #12]
 80075c8:	2201      	movs	r2, #1
 80075ca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80075ce:	f7fd ffed 	bl	80055ac <HAL_GetTick>
 80075d2:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 80075d4:	697b      	ldr	r3, [r7, #20]
 80075d6:	9300      	str	r3, [sp, #0]
 80075d8:	2319      	movs	r3, #25
 80075da:	2201      	movs	r2, #1
 80075dc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80075e0:	68f8      	ldr	r0, [r7, #12]
 80075e2:	f000 f9af 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 80075e6:	4603      	mov	r3, r0
 80075e8:	2b00      	cmp	r3, #0
 80075ea:	d001      	beq.n	80075f0 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 80075ec:	2301      	movs	r3, #1
 80075ee:	e0d5      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2222      	movs	r2, #34	@ 0x22
 80075f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80075f8:	68fb      	ldr	r3, [r7, #12]
 80075fa:	2240      	movs	r2, #64	@ 0x40
 80075fc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2200      	movs	r2, #0
 8007604:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007606:	68fb      	ldr	r3, [r7, #12]
 8007608:	6a3a      	ldr	r2, [r7, #32]
 800760a:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 800760c:	68fb      	ldr	r3, [r7, #12]
 800760e:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 8007610:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 8007612:	68fb      	ldr	r3, [r7, #12]
 8007614:	2200      	movs	r2, #0
 8007616:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8007618:	88f8      	ldrh	r0, [r7, #6]
 800761a:	893a      	ldrh	r2, [r7, #8]
 800761c:	8979      	ldrh	r1, [r7, #10]
 800761e:	697b      	ldr	r3, [r7, #20]
 8007620:	9301      	str	r3, [sp, #4]
 8007622:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007624:	9300      	str	r3, [sp, #0]
 8007626:	4603      	mov	r3, r0
 8007628:	68f8      	ldr	r0, [r7, #12]
 800762a:	f000 f913 	bl	8007854 <I2C_RequestMemoryRead>
 800762e:	4603      	mov	r3, r0
 8007630:	2b00      	cmp	r3, #0
 8007632:	d005      	beq.n	8007640 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8007634:	68fb      	ldr	r3, [r7, #12]
 8007636:	2200      	movs	r2, #0
 8007638:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 800763c:	2301      	movs	r3, #1
 800763e:	e0ad      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007644:	b29b      	uxth	r3, r3
 8007646:	2bff      	cmp	r3, #255	@ 0xff
 8007648:	d90e      	bls.n	8007668 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800764a:	68fb      	ldr	r3, [r7, #12]
 800764c:	22ff      	movs	r2, #255	@ 0xff
 800764e:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007650:	68fb      	ldr	r3, [r7, #12]
 8007652:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007654:	b2da      	uxtb	r2, r3
 8007656:	8979      	ldrh	r1, [r7, #10]
 8007658:	4b52      	ldr	r3, [pc, #328]	@ (80077a4 <HAL_I2C_Mem_Read+0x22c>)
 800765a:	9300      	str	r3, [sp, #0]
 800765c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007660:	68f8      	ldr	r0, [r7, #12]
 8007662:	f000 fb33 	bl	8007ccc <I2C_TransferConfig>
 8007666:	e00f      	b.n	8007688 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8007668:	68fb      	ldr	r3, [r7, #12]
 800766a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766c:	b29a      	uxth	r2, r3
 800766e:	68fb      	ldr	r3, [r7, #12]
 8007670:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007672:	68fb      	ldr	r3, [r7, #12]
 8007674:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007676:	b2da      	uxtb	r2, r3
 8007678:	8979      	ldrh	r1, [r7, #10]
 800767a:	4b4a      	ldr	r3, [pc, #296]	@ (80077a4 <HAL_I2C_Mem_Read+0x22c>)
 800767c:	9300      	str	r3, [sp, #0]
 800767e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007682:	68f8      	ldr	r0, [r7, #12]
 8007684:	f000 fb22 	bl	8007ccc <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8007688:	697b      	ldr	r3, [r7, #20]
 800768a:	9300      	str	r3, [sp, #0]
 800768c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800768e:	2200      	movs	r2, #0
 8007690:	2104      	movs	r1, #4
 8007692:	68f8      	ldr	r0, [r7, #12]
 8007694:	f000 f956 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 8007698:	4603      	mov	r3, r0
 800769a:	2b00      	cmp	r3, #0
 800769c:	d001      	beq.n	80076a2 <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 800769e:	2301      	movs	r3, #1
 80076a0:	e07c      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	681b      	ldr	r3, [r3, #0]
 80076a6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80076a8:	68fb      	ldr	r3, [r7, #12]
 80076aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076ac:	b2d2      	uxtb	r2, r2
 80076ae:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80076b0:	68fb      	ldr	r3, [r7, #12]
 80076b2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076b4:	1c5a      	adds	r2, r3, #1
 80076b6:	68fb      	ldr	r3, [r7, #12]
 80076b8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80076ba:	68fb      	ldr	r3, [r7, #12]
 80076bc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076be:	3b01      	subs	r3, #1
 80076c0:	b29a      	uxth	r2, r3
 80076c2:	68fb      	ldr	r3, [r7, #12]
 80076c4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80076c6:	68fb      	ldr	r3, [r7, #12]
 80076c8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076ca:	b29b      	uxth	r3, r3
 80076cc:	3b01      	subs	r3, #1
 80076ce:	b29a      	uxth	r2, r3
 80076d0:	68fb      	ldr	r3, [r7, #12]
 80076d2:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80076d4:	68fb      	ldr	r3, [r7, #12]
 80076d6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80076d8:	b29b      	uxth	r3, r3
 80076da:	2b00      	cmp	r3, #0
 80076dc:	d034      	beq.n	8007748 <HAL_I2C_Mem_Read+0x1d0>
 80076de:	68fb      	ldr	r3, [r7, #12]
 80076e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076e2:	2b00      	cmp	r3, #0
 80076e4:	d130      	bne.n	8007748 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 80076e6:	697b      	ldr	r3, [r7, #20]
 80076e8:	9300      	str	r3, [sp, #0]
 80076ea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076ec:	2200      	movs	r2, #0
 80076ee:	2180      	movs	r1, #128	@ 0x80
 80076f0:	68f8      	ldr	r0, [r7, #12]
 80076f2:	f000 f927 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 80076f6:	4603      	mov	r3, r0
 80076f8:	2b00      	cmp	r3, #0
 80076fa:	d001      	beq.n	8007700 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 80076fc:	2301      	movs	r3, #1
 80076fe:	e04d      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007700:	68fb      	ldr	r3, [r7, #12]
 8007702:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007704:	b29b      	uxth	r3, r3
 8007706:	2bff      	cmp	r3, #255	@ 0xff
 8007708:	d90e      	bls.n	8007728 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800770a:	68fb      	ldr	r3, [r7, #12]
 800770c:	22ff      	movs	r2, #255	@ 0xff
 800770e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007714:	b2da      	uxtb	r2, r3
 8007716:	8979      	ldrh	r1, [r7, #10]
 8007718:	2300      	movs	r3, #0
 800771a:	9300      	str	r3, [sp, #0]
 800771c:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007720:	68f8      	ldr	r0, [r7, #12]
 8007722:	f000 fad3 	bl	8007ccc <I2C_TransferConfig>
 8007726:	e00f      	b.n	8007748 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007728:	68fb      	ldr	r3, [r7, #12]
 800772a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772c:	b29a      	uxth	r2, r3
 800772e:	68fb      	ldr	r3, [r7, #12]
 8007730:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007732:	68fb      	ldr	r3, [r7, #12]
 8007734:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007736:	b2da      	uxtb	r2, r3
 8007738:	8979      	ldrh	r1, [r7, #10]
 800773a:	2300      	movs	r3, #0
 800773c:	9300      	str	r3, [sp, #0]
 800773e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007742:	68f8      	ldr	r0, [r7, #12]
 8007744:	f000 fac2 	bl	8007ccc <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8007748:	68fb      	ldr	r3, [r7, #12]
 800774a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800774c:	b29b      	uxth	r3, r3
 800774e:	2b00      	cmp	r3, #0
 8007750:	d19a      	bne.n	8007688 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007752:	697a      	ldr	r2, [r7, #20]
 8007754:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007756:	68f8      	ldr	r0, [r7, #12]
 8007758:	f000 f994 	bl	8007a84 <I2C_WaitOnSTOPFlagUntilTimeout>
 800775c:	4603      	mov	r3, r0
 800775e:	2b00      	cmp	r3, #0
 8007760:	d001      	beq.n	8007766 <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8007762:	2301      	movs	r3, #1
 8007764:	e01a      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007766:	68fb      	ldr	r3, [r7, #12]
 8007768:	681b      	ldr	r3, [r3, #0]
 800776a:	2220      	movs	r2, #32
 800776c:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800776e:	68fb      	ldr	r3, [r7, #12]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	6859      	ldr	r1, [r3, #4]
 8007774:	68fb      	ldr	r3, [r7, #12]
 8007776:	681a      	ldr	r2, [r3, #0]
 8007778:	4b0b      	ldr	r3, [pc, #44]	@ (80077a8 <HAL_I2C_Mem_Read+0x230>)
 800777a:	400b      	ands	r3, r1
 800777c:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800777e:	68fb      	ldr	r3, [r7, #12]
 8007780:	2220      	movs	r2, #32
 8007782:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	2200      	movs	r2, #0
 800778a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800778e:	68fb      	ldr	r3, [r7, #12]
 8007790:	2200      	movs	r2, #0
 8007792:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007796:	2300      	movs	r3, #0
 8007798:	e000      	b.n	800779c <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 800779a:	2302      	movs	r3, #2
  }
}
 800779c:	4618      	mov	r0, r3
 800779e:	3718      	adds	r7, #24
 80077a0:	46bd      	mov	sp, r7
 80077a2:	bd80      	pop	{r7, pc}
 80077a4:	80002400 	.word	0x80002400
 80077a8:	fe00e800 	.word	0xfe00e800

080077ac <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80077ac:	b580      	push	{r7, lr}
 80077ae:	b086      	sub	sp, #24
 80077b0:	af02      	add	r7, sp, #8
 80077b2:	60f8      	str	r0, [r7, #12]
 80077b4:	4608      	mov	r0, r1
 80077b6:	4611      	mov	r1, r2
 80077b8:	461a      	mov	r2, r3
 80077ba:	4603      	mov	r3, r0
 80077bc:	817b      	strh	r3, [r7, #10]
 80077be:	460b      	mov	r3, r1
 80077c0:	813b      	strh	r3, [r7, #8]
 80077c2:	4613      	mov	r3, r2
 80077c4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80077c6:	88fb      	ldrh	r3, [r7, #6]
 80077c8:	b2da      	uxtb	r2, r3
 80077ca:	8979      	ldrh	r1, [r7, #10]
 80077cc:	4b20      	ldr	r3, [pc, #128]	@ (8007850 <I2C_RequestMemoryWrite+0xa4>)
 80077ce:	9300      	str	r3, [sp, #0]
 80077d0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80077d4:	68f8      	ldr	r0, [r7, #12]
 80077d6:	f000 fa79 	bl	8007ccc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80077da:	69fa      	ldr	r2, [r7, #28]
 80077dc:	69b9      	ldr	r1, [r7, #24]
 80077de:	68f8      	ldr	r0, [r7, #12]
 80077e0:	f000 f909 	bl	80079f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80077e4:	4603      	mov	r3, r0
 80077e6:	2b00      	cmp	r3, #0
 80077e8:	d001      	beq.n	80077ee <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 80077ea:	2301      	movs	r3, #1
 80077ec:	e02c      	b.n	8007848 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 80077ee:	88fb      	ldrh	r3, [r7, #6]
 80077f0:	2b01      	cmp	r3, #1
 80077f2:	d105      	bne.n	8007800 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80077f4:	893b      	ldrh	r3, [r7, #8]
 80077f6:	b2da      	uxtb	r2, r3
 80077f8:	68fb      	ldr	r3, [r7, #12]
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	629a      	str	r2, [r3, #40]	@ 0x28
 80077fe:	e015      	b.n	800782c <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8007800:	893b      	ldrh	r3, [r7, #8]
 8007802:	0a1b      	lsrs	r3, r3, #8
 8007804:	b29b      	uxth	r3, r3
 8007806:	b2da      	uxtb	r2, r3
 8007808:	68fb      	ldr	r3, [r7, #12]
 800780a:	681b      	ldr	r3, [r3, #0]
 800780c:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 800780e:	69fa      	ldr	r2, [r7, #28]
 8007810:	69b9      	ldr	r1, [r7, #24]
 8007812:	68f8      	ldr	r0, [r7, #12]
 8007814:	f000 f8ef 	bl	80079f6 <I2C_WaitOnTXISFlagUntilTimeout>
 8007818:	4603      	mov	r3, r0
 800781a:	2b00      	cmp	r3, #0
 800781c:	d001      	beq.n	8007822 <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 800781e:	2301      	movs	r3, #1
 8007820:	e012      	b.n	8007848 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8007822:	893b      	ldrh	r3, [r7, #8]
 8007824:	b2da      	uxtb	r2, r3
 8007826:	68fb      	ldr	r3, [r7, #12]
 8007828:	681b      	ldr	r3, [r3, #0]
 800782a:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 800782c:	69fb      	ldr	r3, [r7, #28]
 800782e:	9300      	str	r3, [sp, #0]
 8007830:	69bb      	ldr	r3, [r7, #24]
 8007832:	2200      	movs	r2, #0
 8007834:	2180      	movs	r1, #128	@ 0x80
 8007836:	68f8      	ldr	r0, [r7, #12]
 8007838:	f000 f884 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 800783c:	4603      	mov	r3, r0
 800783e:	2b00      	cmp	r3, #0
 8007840:	d001      	beq.n	8007846 <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8007842:	2301      	movs	r3, #1
 8007844:	e000      	b.n	8007848 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8007846:	2300      	movs	r3, #0
}
 8007848:	4618      	mov	r0, r3
 800784a:	3710      	adds	r7, #16
 800784c:	46bd      	mov	sp, r7
 800784e:	bd80      	pop	{r7, pc}
 8007850:	80002000 	.word	0x80002000

08007854 <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8007854:	b580      	push	{r7, lr}
 8007856:	b086      	sub	sp, #24
 8007858:	af02      	add	r7, sp, #8
 800785a:	60f8      	str	r0, [r7, #12]
 800785c:	4608      	mov	r0, r1
 800785e:	4611      	mov	r1, r2
 8007860:	461a      	mov	r2, r3
 8007862:	4603      	mov	r3, r0
 8007864:	817b      	strh	r3, [r7, #10]
 8007866:	460b      	mov	r3, r1
 8007868:	813b      	strh	r3, [r7, #8]
 800786a:	4613      	mov	r3, r2
 800786c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 800786e:	88fb      	ldrh	r3, [r7, #6]
 8007870:	b2da      	uxtb	r2, r3
 8007872:	8979      	ldrh	r1, [r7, #10]
 8007874:	4b20      	ldr	r3, [pc, #128]	@ (80078f8 <I2C_RequestMemoryRead+0xa4>)
 8007876:	9300      	str	r3, [sp, #0]
 8007878:	2300      	movs	r3, #0
 800787a:	68f8      	ldr	r0, [r7, #12]
 800787c:	f000 fa26 	bl	8007ccc <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8007880:	69fa      	ldr	r2, [r7, #28]
 8007882:	69b9      	ldr	r1, [r7, #24]
 8007884:	68f8      	ldr	r0, [r7, #12]
 8007886:	f000 f8b6 	bl	80079f6 <I2C_WaitOnTXISFlagUntilTimeout>
 800788a:	4603      	mov	r3, r0
 800788c:	2b00      	cmp	r3, #0
 800788e:	d001      	beq.n	8007894 <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8007890:	2301      	movs	r3, #1
 8007892:	e02c      	b.n	80078ee <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8007894:	88fb      	ldrh	r3, [r7, #6]
 8007896:	2b01      	cmp	r3, #1
 8007898:	d105      	bne.n	80078a6 <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800789a:	893b      	ldrh	r3, [r7, #8]
 800789c:	b2da      	uxtb	r2, r3
 800789e:	68fb      	ldr	r3, [r7, #12]
 80078a0:	681b      	ldr	r3, [r3, #0]
 80078a2:	629a      	str	r2, [r3, #40]	@ 0x28
 80078a4:	e015      	b.n	80078d2 <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 80078a6:	893b      	ldrh	r3, [r7, #8]
 80078a8:	0a1b      	lsrs	r3, r3, #8
 80078aa:	b29b      	uxth	r3, r3
 80078ac:	b2da      	uxtb	r2, r3
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80078b4:	69fa      	ldr	r2, [r7, #28]
 80078b6:	69b9      	ldr	r1, [r7, #24]
 80078b8:	68f8      	ldr	r0, [r7, #12]
 80078ba:	f000 f89c 	bl	80079f6 <I2C_WaitOnTXISFlagUntilTimeout>
 80078be:	4603      	mov	r3, r0
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d001      	beq.n	80078c8 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 80078c4:	2301      	movs	r3, #1
 80078c6:	e012      	b.n	80078ee <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 80078c8:	893b      	ldrh	r3, [r7, #8]
 80078ca:	b2da      	uxtb	r2, r3
 80078cc:	68fb      	ldr	r3, [r7, #12]
 80078ce:	681b      	ldr	r3, [r3, #0]
 80078d0:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 80078d2:	69fb      	ldr	r3, [r7, #28]
 80078d4:	9300      	str	r3, [sp, #0]
 80078d6:	69bb      	ldr	r3, [r7, #24]
 80078d8:	2200      	movs	r2, #0
 80078da:	2140      	movs	r1, #64	@ 0x40
 80078dc:	68f8      	ldr	r0, [r7, #12]
 80078de:	f000 f831 	bl	8007944 <I2C_WaitOnFlagUntilTimeout>
 80078e2:	4603      	mov	r3, r0
 80078e4:	2b00      	cmp	r3, #0
 80078e6:	d001      	beq.n	80078ec <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 80078e8:	2301      	movs	r3, #1
 80078ea:	e000      	b.n	80078ee <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 80078ec:	2300      	movs	r3, #0
}
 80078ee:	4618      	mov	r0, r3
 80078f0:	3710      	adds	r7, #16
 80078f2:	46bd      	mov	sp, r7
 80078f4:	bd80      	pop	{r7, pc}
 80078f6:	bf00      	nop
 80078f8:	80002000 	.word	0x80002000

080078fc <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80078fc:	b480      	push	{r7}
 80078fe:	b083      	sub	sp, #12
 8007900:	af00      	add	r7, sp, #0
 8007902:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8007904:	687b      	ldr	r3, [r7, #4]
 8007906:	681b      	ldr	r3, [r3, #0]
 8007908:	699b      	ldr	r3, [r3, #24]
 800790a:	f003 0302 	and.w	r3, r3, #2
 800790e:	2b02      	cmp	r3, #2
 8007910:	d103      	bne.n	800791a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	2200      	movs	r2, #0
 8007918:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800791a:	687b      	ldr	r3, [r7, #4]
 800791c:	681b      	ldr	r3, [r3, #0]
 800791e:	699b      	ldr	r3, [r3, #24]
 8007920:	f003 0301 	and.w	r3, r3, #1
 8007924:	2b01      	cmp	r3, #1
 8007926:	d007      	beq.n	8007938 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007928:	687b      	ldr	r3, [r7, #4]
 800792a:	681b      	ldr	r3, [r3, #0]
 800792c:	699a      	ldr	r2, [r3, #24]
 800792e:	687b      	ldr	r3, [r7, #4]
 8007930:	681b      	ldr	r3, [r3, #0]
 8007932:	f042 0201 	orr.w	r2, r2, #1
 8007936:	619a      	str	r2, [r3, #24]
  }
}
 8007938:	bf00      	nop
 800793a:	370c      	adds	r7, #12
 800793c:	46bd      	mov	sp, r7
 800793e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007942:	4770      	bx	lr

08007944 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007944:	b580      	push	{r7, lr}
 8007946:	b084      	sub	sp, #16
 8007948:	af00      	add	r7, sp, #0
 800794a:	60f8      	str	r0, [r7, #12]
 800794c:	60b9      	str	r1, [r7, #8]
 800794e:	603b      	str	r3, [r7, #0]
 8007950:	4613      	mov	r3, r2
 8007952:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007954:	e03b      	b.n	80079ce <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007956:	69ba      	ldr	r2, [r7, #24]
 8007958:	6839      	ldr	r1, [r7, #0]
 800795a:	68f8      	ldr	r0, [r7, #12]
 800795c:	f000 f8d6 	bl	8007b0c <I2C_IsErrorOccurred>
 8007960:	4603      	mov	r3, r0
 8007962:	2b00      	cmp	r3, #0
 8007964:	d001      	beq.n	800796a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007966:	2301      	movs	r3, #1
 8007968:	e041      	b.n	80079ee <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800796a:	683b      	ldr	r3, [r7, #0]
 800796c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007970:	d02d      	beq.n	80079ce <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007972:	f7fd fe1b 	bl	80055ac <HAL_GetTick>
 8007976:	4602      	mov	r2, r0
 8007978:	69bb      	ldr	r3, [r7, #24]
 800797a:	1ad3      	subs	r3, r2, r3
 800797c:	683a      	ldr	r2, [r7, #0]
 800797e:	429a      	cmp	r2, r3
 8007980:	d302      	bcc.n	8007988 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	2b00      	cmp	r3, #0
 8007986:	d122      	bne.n	80079ce <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007988:	68fb      	ldr	r3, [r7, #12]
 800798a:	681b      	ldr	r3, [r3, #0]
 800798c:	699a      	ldr	r2, [r3, #24]
 800798e:	68bb      	ldr	r3, [r7, #8]
 8007990:	4013      	ands	r3, r2
 8007992:	68ba      	ldr	r2, [r7, #8]
 8007994:	429a      	cmp	r2, r3
 8007996:	bf0c      	ite	eq
 8007998:	2301      	moveq	r3, #1
 800799a:	2300      	movne	r3, #0
 800799c:	b2db      	uxtb	r3, r3
 800799e:	461a      	mov	r2, r3
 80079a0:	79fb      	ldrb	r3, [r7, #7]
 80079a2:	429a      	cmp	r2, r3
 80079a4:	d113      	bne.n	80079ce <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80079a6:	68fb      	ldr	r3, [r7, #12]
 80079a8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80079aa:	f043 0220 	orr.w	r2, r3, #32
 80079ae:	68fb      	ldr	r3, [r7, #12]
 80079b0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	2220      	movs	r2, #32
 80079b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 80079ba:	68fb      	ldr	r3, [r7, #12]
 80079bc:	2200      	movs	r2, #0
 80079be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80079c2:	68fb      	ldr	r3, [r7, #12]
 80079c4:	2200      	movs	r2, #0
 80079c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 80079ca:	2301      	movs	r3, #1
 80079cc:	e00f      	b.n	80079ee <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80079ce:	68fb      	ldr	r3, [r7, #12]
 80079d0:	681b      	ldr	r3, [r3, #0]
 80079d2:	699a      	ldr	r2, [r3, #24]
 80079d4:	68bb      	ldr	r3, [r7, #8]
 80079d6:	4013      	ands	r3, r2
 80079d8:	68ba      	ldr	r2, [r7, #8]
 80079da:	429a      	cmp	r2, r3
 80079dc:	bf0c      	ite	eq
 80079de:	2301      	moveq	r3, #1
 80079e0:	2300      	movne	r3, #0
 80079e2:	b2db      	uxtb	r3, r3
 80079e4:	461a      	mov	r2, r3
 80079e6:	79fb      	ldrb	r3, [r7, #7]
 80079e8:	429a      	cmp	r2, r3
 80079ea:	d0b4      	beq.n	8007956 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80079ec:	2300      	movs	r3, #0
}
 80079ee:	4618      	mov	r0, r3
 80079f0:	3710      	adds	r7, #16
 80079f2:	46bd      	mov	sp, r7
 80079f4:	bd80      	pop	{r7, pc}

080079f6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80079f6:	b580      	push	{r7, lr}
 80079f8:	b084      	sub	sp, #16
 80079fa:	af00      	add	r7, sp, #0
 80079fc:	60f8      	str	r0, [r7, #12]
 80079fe:	60b9      	str	r1, [r7, #8]
 8007a00:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007a02:	e033      	b.n	8007a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a04:	687a      	ldr	r2, [r7, #4]
 8007a06:	68b9      	ldr	r1, [r7, #8]
 8007a08:	68f8      	ldr	r0, [r7, #12]
 8007a0a:	f000 f87f 	bl	8007b0c <I2C_IsErrorOccurred>
 8007a0e:	4603      	mov	r3, r0
 8007a10:	2b00      	cmp	r3, #0
 8007a12:	d001      	beq.n	8007a18 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007a14:	2301      	movs	r3, #1
 8007a16:	e031      	b.n	8007a7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a18:	68bb      	ldr	r3, [r7, #8]
 8007a1a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a1e:	d025      	beq.n	8007a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a20:	f7fd fdc4 	bl	80055ac <HAL_GetTick>
 8007a24:	4602      	mov	r2, r0
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	1ad3      	subs	r3, r2, r3
 8007a2a:	68ba      	ldr	r2, [r7, #8]
 8007a2c:	429a      	cmp	r2, r3
 8007a2e:	d302      	bcc.n	8007a36 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007a30:	68bb      	ldr	r3, [r7, #8]
 8007a32:	2b00      	cmp	r3, #0
 8007a34:	d11a      	bne.n	8007a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007a36:	68fb      	ldr	r3, [r7, #12]
 8007a38:	681b      	ldr	r3, [r3, #0]
 8007a3a:	699b      	ldr	r3, [r3, #24]
 8007a3c:	f003 0302 	and.w	r3, r3, #2
 8007a40:	2b02      	cmp	r3, #2
 8007a42:	d013      	beq.n	8007a6c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a44:	68fb      	ldr	r3, [r7, #12]
 8007a46:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a48:	f043 0220 	orr.w	r2, r3, #32
 8007a4c:	68fb      	ldr	r3, [r7, #12]
 8007a4e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007a50:	68fb      	ldr	r3, [r7, #12]
 8007a52:	2220      	movs	r2, #32
 8007a54:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	2200      	movs	r2, #0
 8007a5c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007a60:	68fb      	ldr	r3, [r7, #12]
 8007a62:	2200      	movs	r2, #0
 8007a64:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007a68:	2301      	movs	r3, #1
 8007a6a:	e007      	b.n	8007a7c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007a6c:	68fb      	ldr	r3, [r7, #12]
 8007a6e:	681b      	ldr	r3, [r3, #0]
 8007a70:	699b      	ldr	r3, [r3, #24]
 8007a72:	f003 0302 	and.w	r3, r3, #2
 8007a76:	2b02      	cmp	r3, #2
 8007a78:	d1c4      	bne.n	8007a04 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007a7a:	2300      	movs	r3, #0
}
 8007a7c:	4618      	mov	r0, r3
 8007a7e:	3710      	adds	r7, #16
 8007a80:	46bd      	mov	sp, r7
 8007a82:	bd80      	pop	{r7, pc}

08007a84 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007a84:	b580      	push	{r7, lr}
 8007a86:	b084      	sub	sp, #16
 8007a88:	af00      	add	r7, sp, #0
 8007a8a:	60f8      	str	r0, [r7, #12]
 8007a8c:	60b9      	str	r1, [r7, #8]
 8007a8e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007a90:	e02f      	b.n	8007af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a92:	687a      	ldr	r2, [r7, #4]
 8007a94:	68b9      	ldr	r1, [r7, #8]
 8007a96:	68f8      	ldr	r0, [r7, #12]
 8007a98:	f000 f838 	bl	8007b0c <I2C_IsErrorOccurred>
 8007a9c:	4603      	mov	r3, r0
 8007a9e:	2b00      	cmp	r3, #0
 8007aa0:	d001      	beq.n	8007aa6 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007aa2:	2301      	movs	r3, #1
 8007aa4:	e02d      	b.n	8007b02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007aa6:	f7fd fd81 	bl	80055ac <HAL_GetTick>
 8007aaa:	4602      	mov	r2, r0
 8007aac:	687b      	ldr	r3, [r7, #4]
 8007aae:	1ad3      	subs	r3, r2, r3
 8007ab0:	68ba      	ldr	r2, [r7, #8]
 8007ab2:	429a      	cmp	r2, r3
 8007ab4:	d302      	bcc.n	8007abc <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007ab6:	68bb      	ldr	r3, [r7, #8]
 8007ab8:	2b00      	cmp	r3, #0
 8007aba:	d11a      	bne.n	8007af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007abc:	68fb      	ldr	r3, [r7, #12]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	699b      	ldr	r3, [r3, #24]
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b20      	cmp	r3, #32
 8007ac8:	d013      	beq.n	8007af2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007ace:	f043 0220 	orr.w	r2, r3, #32
 8007ad2:	68fb      	ldr	r3, [r7, #12]
 8007ad4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007ad6:	68fb      	ldr	r3, [r7, #12]
 8007ad8:	2220      	movs	r2, #32
 8007ada:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007ade:	68fb      	ldr	r3, [r7, #12]
 8007ae0:	2200      	movs	r2, #0
 8007ae2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ae6:	68fb      	ldr	r3, [r7, #12]
 8007ae8:	2200      	movs	r2, #0
 8007aea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007aee:	2301      	movs	r3, #1
 8007af0:	e007      	b.n	8007b02 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007af2:	68fb      	ldr	r3, [r7, #12]
 8007af4:	681b      	ldr	r3, [r3, #0]
 8007af6:	699b      	ldr	r3, [r3, #24]
 8007af8:	f003 0320 	and.w	r3, r3, #32
 8007afc:	2b20      	cmp	r3, #32
 8007afe:	d1c8      	bne.n	8007a92 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007b00:	2300      	movs	r3, #0
}
 8007b02:	4618      	mov	r0, r3
 8007b04:	3710      	adds	r7, #16
 8007b06:	46bd      	mov	sp, r7
 8007b08:	bd80      	pop	{r7, pc}
	...

08007b0c <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007b0c:	b580      	push	{r7, lr}
 8007b0e:	b08a      	sub	sp, #40	@ 0x28
 8007b10:	af00      	add	r7, sp, #0
 8007b12:	60f8      	str	r0, [r7, #12]
 8007b14:	60b9      	str	r1, [r7, #8]
 8007b16:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007b18:	2300      	movs	r3, #0
 8007b1a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007b1e:	68fb      	ldr	r3, [r7, #12]
 8007b20:	681b      	ldr	r3, [r3, #0]
 8007b22:	699b      	ldr	r3, [r3, #24]
 8007b24:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007b26:	2300      	movs	r3, #0
 8007b28:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007b2a:	687b      	ldr	r3, [r7, #4]
 8007b2c:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007b2e:	69bb      	ldr	r3, [r7, #24]
 8007b30:	f003 0310 	and.w	r3, r3, #16
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d068      	beq.n	8007c0a <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007b38:	68fb      	ldr	r3, [r7, #12]
 8007b3a:	681b      	ldr	r3, [r3, #0]
 8007b3c:	2210      	movs	r2, #16
 8007b3e:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007b40:	e049      	b.n	8007bd6 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007b42:	68bb      	ldr	r3, [r7, #8]
 8007b44:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b48:	d045      	beq.n	8007bd6 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007b4a:	f7fd fd2f 	bl	80055ac <HAL_GetTick>
 8007b4e:	4602      	mov	r2, r0
 8007b50:	69fb      	ldr	r3, [r7, #28]
 8007b52:	1ad3      	subs	r3, r2, r3
 8007b54:	68ba      	ldr	r2, [r7, #8]
 8007b56:	429a      	cmp	r2, r3
 8007b58:	d302      	bcc.n	8007b60 <I2C_IsErrorOccurred+0x54>
 8007b5a:	68bb      	ldr	r3, [r7, #8]
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d13a      	bne.n	8007bd6 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007b60:	68fb      	ldr	r3, [r7, #12]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	685b      	ldr	r3, [r3, #4]
 8007b66:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007b6a:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007b6c:	68fb      	ldr	r3, [r7, #12]
 8007b6e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007b72:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007b74:	68fb      	ldr	r3, [r7, #12]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	699b      	ldr	r3, [r3, #24]
 8007b7a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007b7e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007b82:	d121      	bne.n	8007bc8 <I2C_IsErrorOccurred+0xbc>
 8007b84:	697b      	ldr	r3, [r7, #20]
 8007b86:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007b8a:	d01d      	beq.n	8007bc8 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007b8c:	7cfb      	ldrb	r3, [r7, #19]
 8007b8e:	2b20      	cmp	r3, #32
 8007b90:	d01a      	beq.n	8007bc8 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007b92:	68fb      	ldr	r3, [r7, #12]
 8007b94:	681b      	ldr	r3, [r3, #0]
 8007b96:	685a      	ldr	r2, [r3, #4]
 8007b98:	68fb      	ldr	r3, [r7, #12]
 8007b9a:	681b      	ldr	r3, [r3, #0]
 8007b9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007ba0:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007ba2:	f7fd fd03 	bl	80055ac <HAL_GetTick>
 8007ba6:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007ba8:	e00e      	b.n	8007bc8 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007baa:	f7fd fcff 	bl	80055ac <HAL_GetTick>
 8007bae:	4602      	mov	r2, r0
 8007bb0:	69fb      	ldr	r3, [r7, #28]
 8007bb2:	1ad3      	subs	r3, r2, r3
 8007bb4:	2b19      	cmp	r3, #25
 8007bb6:	d907      	bls.n	8007bc8 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007bb8:	6a3b      	ldr	r3, [r7, #32]
 8007bba:	f043 0320 	orr.w	r3, r3, #32
 8007bbe:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007bc0:	2301      	movs	r3, #1
 8007bc2:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007bc6:	e006      	b.n	8007bd6 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007bc8:	68fb      	ldr	r3, [r7, #12]
 8007bca:	681b      	ldr	r3, [r3, #0]
 8007bcc:	699b      	ldr	r3, [r3, #24]
 8007bce:	f003 0320 	and.w	r3, r3, #32
 8007bd2:	2b20      	cmp	r3, #32
 8007bd4:	d1e9      	bne.n	8007baa <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	681b      	ldr	r3, [r3, #0]
 8007bda:	699b      	ldr	r3, [r3, #24]
 8007bdc:	f003 0320 	and.w	r3, r3, #32
 8007be0:	2b20      	cmp	r3, #32
 8007be2:	d003      	beq.n	8007bec <I2C_IsErrorOccurred+0xe0>
 8007be4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007be8:	2b00      	cmp	r3, #0
 8007bea:	d0aa      	beq.n	8007b42 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007bec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007bf0:	2b00      	cmp	r3, #0
 8007bf2:	d103      	bne.n	8007bfc <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007bf4:	68fb      	ldr	r3, [r7, #12]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	2220      	movs	r2, #32
 8007bfa:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007bfc:	6a3b      	ldr	r3, [r7, #32]
 8007bfe:	f043 0304 	orr.w	r3, r3, #4
 8007c02:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007c04:	2301      	movs	r3, #1
 8007c06:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	681b      	ldr	r3, [r3, #0]
 8007c0e:	699b      	ldr	r3, [r3, #24]
 8007c10:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007c12:	69bb      	ldr	r3, [r7, #24]
 8007c14:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007c18:	2b00      	cmp	r3, #0
 8007c1a:	d00b      	beq.n	8007c34 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007c1c:	6a3b      	ldr	r3, [r7, #32]
 8007c1e:	f043 0301 	orr.w	r3, r3, #1
 8007c22:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007c24:	68fb      	ldr	r3, [r7, #12]
 8007c26:	681b      	ldr	r3, [r3, #0]
 8007c28:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007c2c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007c2e:	2301      	movs	r3, #1
 8007c30:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007c34:	69bb      	ldr	r3, [r7, #24]
 8007c36:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007c3a:	2b00      	cmp	r3, #0
 8007c3c:	d00b      	beq.n	8007c56 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007c3e:	6a3b      	ldr	r3, [r7, #32]
 8007c40:	f043 0308 	orr.w	r3, r3, #8
 8007c44:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007c46:	68fb      	ldr	r3, [r7, #12]
 8007c48:	681b      	ldr	r3, [r3, #0]
 8007c4a:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007c4e:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007c50:	2301      	movs	r3, #1
 8007c52:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007c56:	69bb      	ldr	r3, [r7, #24]
 8007c58:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007c5c:	2b00      	cmp	r3, #0
 8007c5e:	d00b      	beq.n	8007c78 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007c60:	6a3b      	ldr	r3, [r7, #32]
 8007c62:	f043 0302 	orr.w	r3, r3, #2
 8007c66:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007c68:	68fb      	ldr	r3, [r7, #12]
 8007c6a:	681b      	ldr	r3, [r3, #0]
 8007c6c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007c70:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007c72:	2301      	movs	r3, #1
 8007c74:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007c78:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007c7c:	2b00      	cmp	r3, #0
 8007c7e:	d01c      	beq.n	8007cba <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007c80:	68f8      	ldr	r0, [r7, #12]
 8007c82:	f7ff fe3b 	bl	80078fc <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	681b      	ldr	r3, [r3, #0]
 8007c8a:	6859      	ldr	r1, [r3, #4]
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	681a      	ldr	r2, [r3, #0]
 8007c90:	4b0d      	ldr	r3, [pc, #52]	@ (8007cc8 <I2C_IsErrorOccurred+0x1bc>)
 8007c92:	400b      	ands	r3, r1
 8007c94:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007c96:	68fb      	ldr	r3, [r7, #12]
 8007c98:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007c9a:	6a3b      	ldr	r3, [r7, #32]
 8007c9c:	431a      	orrs	r2, r3
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2220      	movs	r2, #32
 8007ca6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007caa:	68fb      	ldr	r3, [r7, #12]
 8007cac:	2200      	movs	r2, #0
 8007cae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007cb2:	68fb      	ldr	r3, [r7, #12]
 8007cb4:	2200      	movs	r2, #0
 8007cb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007cba:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007cbe:	4618      	mov	r0, r3
 8007cc0:	3728      	adds	r7, #40	@ 0x28
 8007cc2:	46bd      	mov	sp, r7
 8007cc4:	bd80      	pop	{r7, pc}
 8007cc6:	bf00      	nop
 8007cc8:	fe00e800 	.word	0xfe00e800

08007ccc <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007ccc:	b480      	push	{r7}
 8007cce:	b087      	sub	sp, #28
 8007cd0:	af00      	add	r7, sp, #0
 8007cd2:	60f8      	str	r0, [r7, #12]
 8007cd4:	607b      	str	r3, [r7, #4]
 8007cd6:	460b      	mov	r3, r1
 8007cd8:	817b      	strh	r3, [r7, #10]
 8007cda:	4613      	mov	r3, r2
 8007cdc:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cde:	897b      	ldrh	r3, [r7, #10]
 8007ce0:	f3c3 0209 	ubfx	r2, r3, #0, #10
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ce4:	7a7b      	ldrb	r3, [r7, #9]
 8007ce6:	041b      	lsls	r3, r3, #16
 8007ce8:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cec:	431a      	orrs	r2, r3
                    (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007cee:	687b      	ldr	r3, [r7, #4]
 8007cf0:	431a      	orrs	r2, r3
  tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007cf2:	6a3b      	ldr	r3, [r7, #32]
 8007cf4:	4313      	orrs	r3, r2
 8007cf6:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007cfa:	617b      	str	r3, [r7, #20]
                    (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007cfc:	68fb      	ldr	r3, [r7, #12]
 8007cfe:	681b      	ldr	r3, [r3, #0]
 8007d00:	685a      	ldr	r2, [r3, #4]
 8007d02:	6a3b      	ldr	r3, [r7, #32]
 8007d04:	0d5b      	lsrs	r3, r3, #21
 8007d06:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007d0a:	4b08      	ldr	r3, [pc, #32]	@ (8007d2c <I2C_TransferConfig+0x60>)
 8007d0c:	430b      	orrs	r3, r1
 8007d0e:	43db      	mvns	r3, r3
 8007d10:	ea02 0103 	and.w	r1, r2, r3
 8007d14:	68fb      	ldr	r3, [r7, #12]
 8007d16:	681b      	ldr	r3, [r3, #0]
 8007d18:	697a      	ldr	r2, [r7, #20]
 8007d1a:	430a      	orrs	r2, r1
 8007d1c:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007d1e:	bf00      	nop
 8007d20:	371c      	adds	r7, #28
 8007d22:	46bd      	mov	sp, r7
 8007d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d28:	4770      	bx	lr
 8007d2a:	bf00      	nop
 8007d2c:	03ff63ff 	.word	0x03ff63ff

08007d30 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007d30:	b480      	push	{r7}
 8007d32:	b083      	sub	sp, #12
 8007d34:	af00      	add	r7, sp, #0
 8007d36:	6078      	str	r0, [r7, #4]
 8007d38:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007d3a:	687b      	ldr	r3, [r7, #4]
 8007d3c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007d40:	b2db      	uxtb	r3, r3
 8007d42:	2b20      	cmp	r3, #32
 8007d44:	d138      	bne.n	8007db8 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007d46:	687b      	ldr	r3, [r7, #4]
 8007d48:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007d4c:	2b01      	cmp	r3, #1
 8007d4e:	d101      	bne.n	8007d54 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007d50:	2302      	movs	r3, #2
 8007d52:	e032      	b.n	8007dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2224      	movs	r2, #36	@ 0x24
 8007d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007d64:	687b      	ldr	r3, [r7, #4]
 8007d66:	681b      	ldr	r3, [r3, #0]
 8007d68:	681a      	ldr	r2, [r3, #0]
 8007d6a:	687b      	ldr	r3, [r7, #4]
 8007d6c:	681b      	ldr	r3, [r3, #0]
 8007d6e:	f022 0201 	bic.w	r2, r2, #1
 8007d72:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007d74:	687b      	ldr	r3, [r7, #4]
 8007d76:	681b      	ldr	r3, [r3, #0]
 8007d78:	681a      	ldr	r2, [r3, #0]
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007d82:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007d84:	687b      	ldr	r3, [r7, #4]
 8007d86:	681b      	ldr	r3, [r3, #0]
 8007d88:	6819      	ldr	r1, [r3, #0]
 8007d8a:	687b      	ldr	r3, [r7, #4]
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	683a      	ldr	r2, [r7, #0]
 8007d90:	430a      	orrs	r2, r1
 8007d92:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007d94:	687b      	ldr	r3, [r7, #4]
 8007d96:	681b      	ldr	r3, [r3, #0]
 8007d98:	681a      	ldr	r2, [r3, #0]
 8007d9a:	687b      	ldr	r3, [r7, #4]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	f042 0201 	orr.w	r2, r2, #1
 8007da2:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007da4:	687b      	ldr	r3, [r7, #4]
 8007da6:	2220      	movs	r2, #32
 8007da8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2200      	movs	r2, #0
 8007db0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007db4:	2300      	movs	r3, #0
 8007db6:	e000      	b.n	8007dba <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007db8:	2302      	movs	r3, #2
  }
}
 8007dba:	4618      	mov	r0, r3
 8007dbc:	370c      	adds	r7, #12
 8007dbe:	46bd      	mov	sp, r7
 8007dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dc4:	4770      	bx	lr

08007dc6 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007dc6:	b480      	push	{r7}
 8007dc8:	b085      	sub	sp, #20
 8007dca:	af00      	add	r7, sp, #0
 8007dcc:	6078      	str	r0, [r7, #4]
 8007dce:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007dd0:	687b      	ldr	r3, [r7, #4]
 8007dd2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dd6:	b2db      	uxtb	r3, r3
 8007dd8:	2b20      	cmp	r3, #32
 8007dda:	d139      	bne.n	8007e50 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007ddc:	687b      	ldr	r3, [r7, #4]
 8007dde:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007de2:	2b01      	cmp	r3, #1
 8007de4:	d101      	bne.n	8007dea <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007de6:	2302      	movs	r3, #2
 8007de8:	e033      	b.n	8007e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007dea:	687b      	ldr	r3, [r7, #4]
 8007dec:	2201      	movs	r2, #1
 8007dee:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	2224      	movs	r2, #36	@ 0x24
 8007df6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	681b      	ldr	r3, [r3, #0]
 8007dfe:	681a      	ldr	r2, [r3, #0]
 8007e00:	687b      	ldr	r3, [r7, #4]
 8007e02:	681b      	ldr	r3, [r3, #0]
 8007e04:	f022 0201 	bic.w	r2, r2, #1
 8007e08:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8007e0a:	687b      	ldr	r3, [r7, #4]
 8007e0c:	681b      	ldr	r3, [r3, #0]
 8007e0e:	681b      	ldr	r3, [r3, #0]
 8007e10:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8007e18:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8007e1a:	683b      	ldr	r3, [r7, #0]
 8007e1c:	021b      	lsls	r3, r3, #8
 8007e1e:	68fa      	ldr	r2, [r7, #12]
 8007e20:	4313      	orrs	r3, r2
 8007e22:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8007e24:	687b      	ldr	r3, [r7, #4]
 8007e26:	681b      	ldr	r3, [r3, #0]
 8007e28:	68fa      	ldr	r2, [r7, #12]
 8007e2a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007e2c:	687b      	ldr	r3, [r7, #4]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	681a      	ldr	r2, [r3, #0]
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	f042 0201 	orr.w	r2, r2, #1
 8007e3a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007e3c:	687b      	ldr	r3, [r7, #4]
 8007e3e:	2220      	movs	r2, #32
 8007e40:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007e44:	687b      	ldr	r3, [r7, #4]
 8007e46:	2200      	movs	r2, #0
 8007e48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007e4c:	2300      	movs	r3, #0
 8007e4e:	e000      	b.n	8007e52 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8007e50:	2302      	movs	r3, #2
  }
}
 8007e52:	4618      	mov	r0, r3
 8007e54:	3714      	adds	r7, #20
 8007e56:	46bd      	mov	sp, r7
 8007e58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e5c:	4770      	bx	lr
	...

08007e60 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C3 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C3 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 8007e60:	b480      	push	{r7}
 8007e62:	b083      	sub	sp, #12
 8007e64:	af00      	add	r7, sp, #0
 8007e66:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 8007e68:	4b05      	ldr	r3, [pc, #20]	@ (8007e80 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8007e6a:	685a      	ldr	r2, [r3, #4]
 8007e6c:	4904      	ldr	r1, [pc, #16]	@ (8007e80 <HAL_I2CEx_EnableFastModePlus+0x20>)
 8007e6e:	687b      	ldr	r3, [r7, #4]
 8007e70:	4313      	orrs	r3, r2
 8007e72:	604b      	str	r3, [r1, #4]
}
 8007e74:	bf00      	nop
 8007e76:	370c      	adds	r7, #12
 8007e78:	46bd      	mov	sp, r7
 8007e7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e7e:	4770      	bx	lr
 8007e80:	40010000 	.word	0x40010000

08007e84 <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8007e84:	b580      	push	{r7, lr}
 8007e86:	b084      	sub	sp, #16
 8007e88:	af00      	add	r7, sp, #0
 8007e8a:	6078      	str	r0, [r7, #4]
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	2b00      	cmp	r3, #0
 8007e90:	d101      	bne.n	8007e96 <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8007e92:	2301      	movs	r3, #1
 8007e94:	e0c0      	b.n	8008018 <HAL_PCD_Init+0x194>
  }

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	f893 3291 	ldrb.w	r3, [r3, #657]	@ 0x291
 8007e9c:	b2db      	uxtb	r3, r3
 8007e9e:	2b00      	cmp	r3, #0
 8007ea0:	d106      	bne.n	8007eb0 <HAL_PCD_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8007ea2:	687b      	ldr	r3, [r7, #4]
 8007ea4:	2200      	movs	r2, #0
 8007ea6:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8007eaa:	6878      	ldr	r0, [r7, #4]
 8007eac:	f00f fcf6 	bl	801789c <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2203      	movs	r2, #3
 8007eb4:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8007eb8:	687b      	ldr	r3, [r7, #4]
 8007eba:	681b      	ldr	r3, [r3, #0]
 8007ebc:	4618      	mov	r0, r3
 8007ebe:	f006 fc92 	bl	800e7e6 <USB_DisableGlobalInt>

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007ec2:	2300      	movs	r3, #0
 8007ec4:	73fb      	strb	r3, [r7, #15]
 8007ec6:	e03e      	b.n	8007f46 <HAL_PCD_Init+0xc2>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8007ec8:	7bfa      	ldrb	r2, [r7, #15]
 8007eca:	6879      	ldr	r1, [r7, #4]
 8007ecc:	4613      	mov	r3, r2
 8007ece:	009b      	lsls	r3, r3, #2
 8007ed0:	4413      	add	r3, r2
 8007ed2:	00db      	lsls	r3, r3, #3
 8007ed4:	440b      	add	r3, r1
 8007ed6:	3311      	adds	r3, #17
 8007ed8:	2201      	movs	r2, #1
 8007eda:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8007edc:	7bfa      	ldrb	r2, [r7, #15]
 8007ede:	6879      	ldr	r1, [r7, #4]
 8007ee0:	4613      	mov	r3, r2
 8007ee2:	009b      	lsls	r3, r3, #2
 8007ee4:	4413      	add	r3, r2
 8007ee6:	00db      	lsls	r3, r3, #3
 8007ee8:	440b      	add	r3, r1
 8007eea:	3310      	adds	r3, #16
 8007eec:	7bfa      	ldrb	r2, [r7, #15]
 8007eee:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8007ef0:	7bfa      	ldrb	r2, [r7, #15]
 8007ef2:	6879      	ldr	r1, [r7, #4]
 8007ef4:	4613      	mov	r3, r2
 8007ef6:	009b      	lsls	r3, r3, #2
 8007ef8:	4413      	add	r3, r2
 8007efa:	00db      	lsls	r3, r3, #3
 8007efc:	440b      	add	r3, r1
 8007efe:	3313      	adds	r3, #19
 8007f00:	2200      	movs	r2, #0
 8007f02:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8007f04:	7bfa      	ldrb	r2, [r7, #15]
 8007f06:	6879      	ldr	r1, [r7, #4]
 8007f08:	4613      	mov	r3, r2
 8007f0a:	009b      	lsls	r3, r3, #2
 8007f0c:	4413      	add	r3, r2
 8007f0e:	00db      	lsls	r3, r3, #3
 8007f10:	440b      	add	r3, r1
 8007f12:	3320      	adds	r3, #32
 8007f14:	2200      	movs	r2, #0
 8007f16:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8007f18:	7bfa      	ldrb	r2, [r7, #15]
 8007f1a:	6879      	ldr	r1, [r7, #4]
 8007f1c:	4613      	mov	r3, r2
 8007f1e:	009b      	lsls	r3, r3, #2
 8007f20:	4413      	add	r3, r2
 8007f22:	00db      	lsls	r3, r3, #3
 8007f24:	440b      	add	r3, r1
 8007f26:	3324      	adds	r3, #36	@ 0x24
 8007f28:	2200      	movs	r2, #0
 8007f2a:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8007f2c:	7bfb      	ldrb	r3, [r7, #15]
 8007f2e:	6879      	ldr	r1, [r7, #4]
 8007f30:	1c5a      	adds	r2, r3, #1
 8007f32:	4613      	mov	r3, r2
 8007f34:	009b      	lsls	r3, r3, #2
 8007f36:	4413      	add	r3, r2
 8007f38:	00db      	lsls	r3, r3, #3
 8007f3a:	440b      	add	r3, r1
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f40:	7bfb      	ldrb	r3, [r7, #15]
 8007f42:	3301      	adds	r3, #1
 8007f44:	73fb      	strb	r3, [r7, #15]
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	791b      	ldrb	r3, [r3, #4]
 8007f4a:	7bfa      	ldrb	r2, [r7, #15]
 8007f4c:	429a      	cmp	r2, r3
 8007f4e:	d3bb      	bcc.n	8007ec8 <HAL_PCD_Init+0x44>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007f50:	2300      	movs	r3, #0
 8007f52:	73fb      	strb	r3, [r7, #15]
 8007f54:	e044      	b.n	8007fe0 <HAL_PCD_Init+0x15c>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8007f56:	7bfa      	ldrb	r2, [r7, #15]
 8007f58:	6879      	ldr	r1, [r7, #4]
 8007f5a:	4613      	mov	r3, r2
 8007f5c:	009b      	lsls	r3, r3, #2
 8007f5e:	4413      	add	r3, r2
 8007f60:	00db      	lsls	r3, r3, #3
 8007f62:	440b      	add	r3, r1
 8007f64:	f203 1351 	addw	r3, r3, #337	@ 0x151
 8007f68:	2200      	movs	r2, #0
 8007f6a:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8007f6c:	7bfa      	ldrb	r2, [r7, #15]
 8007f6e:	6879      	ldr	r1, [r7, #4]
 8007f70:	4613      	mov	r3, r2
 8007f72:	009b      	lsls	r3, r3, #2
 8007f74:	4413      	add	r3, r2
 8007f76:	00db      	lsls	r3, r3, #3
 8007f78:	440b      	add	r3, r1
 8007f7a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8007f7e:	7bfa      	ldrb	r2, [r7, #15]
 8007f80:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8007f82:	7bfa      	ldrb	r2, [r7, #15]
 8007f84:	6879      	ldr	r1, [r7, #4]
 8007f86:	4613      	mov	r3, r2
 8007f88:	009b      	lsls	r3, r3, #2
 8007f8a:	4413      	add	r3, r2
 8007f8c:	00db      	lsls	r3, r3, #3
 8007f8e:	440b      	add	r3, r1
 8007f90:	f203 1353 	addw	r3, r3, #339	@ 0x153
 8007f94:	2200      	movs	r2, #0
 8007f96:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8007f98:	7bfa      	ldrb	r2, [r7, #15]
 8007f9a:	6879      	ldr	r1, [r7, #4]
 8007f9c:	4613      	mov	r3, r2
 8007f9e:	009b      	lsls	r3, r3, #2
 8007fa0:	4413      	add	r3, r2
 8007fa2:	00db      	lsls	r3, r3, #3
 8007fa4:	440b      	add	r3, r1
 8007fa6:	f503 73b0 	add.w	r3, r3, #352	@ 0x160
 8007faa:	2200      	movs	r2, #0
 8007fac:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8007fae:	7bfa      	ldrb	r2, [r7, #15]
 8007fb0:	6879      	ldr	r1, [r7, #4]
 8007fb2:	4613      	mov	r3, r2
 8007fb4:	009b      	lsls	r3, r3, #2
 8007fb6:	4413      	add	r3, r2
 8007fb8:	00db      	lsls	r3, r3, #3
 8007fba:	440b      	add	r3, r1
 8007fbc:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8007fc0:	2200      	movs	r2, #0
 8007fc2:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8007fc4:	7bfa      	ldrb	r2, [r7, #15]
 8007fc6:	6879      	ldr	r1, [r7, #4]
 8007fc8:	4613      	mov	r3, r2
 8007fca:	009b      	lsls	r3, r3, #2
 8007fcc:	4413      	add	r3, r2
 8007fce:	00db      	lsls	r3, r3, #3
 8007fd0:	440b      	add	r3, r1
 8007fd2:	f503 73b4 	add.w	r3, r3, #360	@ 0x168
 8007fd6:	2200      	movs	r2, #0
 8007fd8:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8007fda:	7bfb      	ldrb	r3, [r7, #15]
 8007fdc:	3301      	adds	r3, #1
 8007fde:	73fb      	strb	r3, [r7, #15]
 8007fe0:	687b      	ldr	r3, [r7, #4]
 8007fe2:	791b      	ldrb	r3, [r3, #4]
 8007fe4:	7bfa      	ldrb	r2, [r7, #15]
 8007fe6:	429a      	cmp	r2, r3
 8007fe8:	d3b5      	bcc.n	8007f56 <HAL_PCD_Init+0xd2>
  }

  /* Init Device */
  (void)USB_DevInit(hpcd->Instance, hpcd->Init);
 8007fea:	687b      	ldr	r3, [r7, #4]
 8007fec:	6818      	ldr	r0, [r3, #0]
 8007fee:	687b      	ldr	r3, [r7, #4]
 8007ff0:	3304      	adds	r3, #4
 8007ff2:	e893 0006 	ldmia.w	r3, {r1, r2}
 8007ff6:	f006 fc11 	bl	800e81c <USB_DevInit>

  hpcd->USB_Address = 0U;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2200      	movs	r2, #0
 8007ffe:	731a      	strb	r2, [r3, #12]
  hpcd->State = HAL_PCD_STATE_READY;
 8008000:	687b      	ldr	r3, [r7, #4]
 8008002:	2201      	movs	r2, #1
 8008004:	f883 2291 	strb.w	r2, [r3, #657]	@ 0x291

  /* Activate LPM */
  if (hpcd->Init.lpm_enable == 1U)
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	7a9b      	ldrb	r3, [r3, #10]
 800800c:	2b01      	cmp	r3, #1
 800800e:	d102      	bne.n	8008016 <HAL_PCD_Init+0x192>
  {
    (void)HAL_PCDEx_ActivateLPM(hpcd);
 8008010:	6878      	ldr	r0, [r7, #4]
 8008012:	f001 fc7c 	bl	800990e <HAL_PCDEx_ActivateLPM>
  }

  return HAL_OK;
 8008016:	2300      	movs	r3, #0
}
 8008018:	4618      	mov	r0, r3
 800801a:	3710      	adds	r7, #16
 800801c:	46bd      	mov	sp, r7
 800801e:	bd80      	pop	{r7, pc}

08008020 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8008020:	b580      	push	{r7, lr}
 8008022:	b082      	sub	sp, #8
 8008024:	af00      	add	r7, sp, #0
 8008026:	6078      	str	r0, [r7, #4]
  __HAL_LOCK(hpcd);
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800802e:	2b01      	cmp	r3, #1
 8008030:	d101      	bne.n	8008036 <HAL_PCD_Start+0x16>
 8008032:	2302      	movs	r3, #2
 8008034:	e012      	b.n	800805c <HAL_PCD_Start+0x3c>
 8008036:	687b      	ldr	r3, [r7, #4]
 8008038:	2201      	movs	r2, #1
 800803a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  __HAL_PCD_ENABLE(hpcd);
 800803e:	687b      	ldr	r3, [r7, #4]
 8008040:	681b      	ldr	r3, [r3, #0]
 8008042:	4618      	mov	r0, r3
 8008044:	f006 fbb8 	bl	800e7b8 <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	681b      	ldr	r3, [r3, #0]
 800804c:	4618      	mov	r0, r3
 800804e:	f008 f9ad 	bl	80103ac <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	2200      	movs	r2, #0
 8008056:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800805a:	2300      	movs	r3, #0
}
 800805c:	4618      	mov	r0, r3
 800805e:	3708      	adds	r7, #8
 8008060:	46bd      	mov	sp, r7
 8008062:	bd80      	pop	{r7, pc}

08008064 <HAL_PCD_IRQHandler>:
  * @brief  This function handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8008064:	b580      	push	{r7, lr}
 8008066:	b084      	sub	sp, #16
 8008068:	af00      	add	r7, sp, #0
 800806a:	6078      	str	r0, [r7, #4]
  uint32_t wIstr = USB_ReadInterrupts(hpcd->Instance);
 800806c:	687b      	ldr	r3, [r7, #4]
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4618      	mov	r0, r3
 8008072:	f008 f9b2 	bl	80103da <USB_ReadInterrupts>
 8008076:	60f8      	str	r0, [r7, #12]

  if ((wIstr & USB_ISTR_CTR) == USB_ISTR_CTR)
 8008078:	68fb      	ldr	r3, [r7, #12]
 800807a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800807e:	2b00      	cmp	r3, #0
 8008080:	d003      	beq.n	800808a <HAL_PCD_IRQHandler+0x26>
  {
    /* servicing of the endpoint correct transfer interrupt */
    /* clear of the CTR flag into the sub */
    (void)PCD_EP_ISR_Handler(hpcd);
 8008082:	6878      	ldr	r0, [r7, #4]
 8008084:	f000 fb33 	bl	80086ee <PCD_EP_ISR_Handler>

    return;
 8008088:	e110      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_RESET) == USB_ISTR_RESET)
 800808a:	68fb      	ldr	r3, [r7, #12]
 800808c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008090:	2b00      	cmp	r3, #0
 8008092:	d013      	beq.n	80080bc <HAL_PCD_IRQHandler+0x58>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_RESET);
 8008094:	687b      	ldr	r3, [r7, #4]
 8008096:	681b      	ldr	r3, [r3, #0]
 8008098:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800809c:	b29a      	uxth	r2, r3
 800809e:	687b      	ldr	r3, [r7, #4]
 80080a0:	681b      	ldr	r3, [r3, #0]
 80080a2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 80080a6:	b292      	uxth	r2, r2
 80080a8:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResetCallback(hpcd);
#else
    HAL_PCD_ResetCallback(hpcd);
 80080ac:	6878      	ldr	r0, [r7, #4]
 80080ae:	f00f fc98 	bl	80179e2 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    (void)HAL_PCD_SetAddress(hpcd, 0U);
 80080b2:	2100      	movs	r1, #0
 80080b4:	6878      	ldr	r0, [r7, #4]
 80080b6:	f000 f8fc 	bl	80082b2 <HAL_PCD_SetAddress>

    return;
 80080ba:	e0f7      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_PMAOVR) == USB_ISTR_PMAOVR)
 80080bc:	68fb      	ldr	r3, [r7, #12]
 80080be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d00c      	beq.n	80080e0 <HAL_PCD_IRQHandler+0x7c>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_PMAOVR);
 80080c6:	687b      	ldr	r3, [r7, #4]
 80080c8:	681b      	ldr	r3, [r3, #0]
 80080ca:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80080ce:	b29a      	uxth	r2, r3
 80080d0:	687b      	ldr	r3, [r7, #4]
 80080d2:	681b      	ldr	r3, [r3, #0]
 80080d4:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80080d8:	b292      	uxth	r2, r2
 80080da:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80080de:	e0e5      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ERR) == USB_ISTR_ERR)
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80080e6:	2b00      	cmp	r3, #0
 80080e8:	d00c      	beq.n	8008104 <HAL_PCD_IRQHandler+0xa0>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ERR);
 80080ea:	687b      	ldr	r3, [r7, #4]
 80080ec:	681b      	ldr	r3, [r3, #0]
 80080ee:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80080f2:	b29a      	uxth	r2, r3
 80080f4:	687b      	ldr	r3, [r7, #4]
 80080f6:	681b      	ldr	r3, [r3, #0]
 80080f8:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 80080fc:	b292      	uxth	r2, r2
 80080fe:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008102:	e0d3      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_WKUP) == USB_ISTR_WKUP)
 8008104:	68fb      	ldr	r3, [r7, #12]
 8008106:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800810a:	2b00      	cmp	r3, #0
 800810c:	d034      	beq.n	8008178 <HAL_PCD_IRQHandler+0x114>
  {
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_LPMODE);
 800810e:	687b      	ldr	r3, [r7, #4]
 8008110:	681b      	ldr	r3, [r3, #0]
 8008112:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008116:	b29a      	uxth	r2, r3
 8008118:	687b      	ldr	r3, [r7, #4]
 800811a:	681b      	ldr	r3, [r3, #0]
 800811c:	f022 0204 	bic.w	r2, r2, #4
 8008120:	b292      	uxth	r2, r2
 8008122:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
    hpcd->Instance->CNTR &= (uint16_t) ~(USB_CNTR_FSUSP);
 8008126:	687b      	ldr	r3, [r7, #4]
 8008128:	681b      	ldr	r3, [r3, #0]
 800812a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800812e:	b29a      	uxth	r2, r3
 8008130:	687b      	ldr	r3, [r7, #4]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	f022 0208 	bic.w	r2, r2, #8
 8008138:	b292      	uxth	r2, r2
 800813a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    if (hpcd->LPM_State == LPM_L1)
 800813e:	687b      	ldr	r3, [r7, #4]
 8008140:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 8008144:	2b01      	cmp	r3, #1
 8008146:	d107      	bne.n	8008158 <HAL_PCD_IRQHandler+0xf4>
    {
      hpcd->LPM_State = LPM_L0;
 8008148:	687b      	ldr	r3, [r7, #4]
 800814a:	2200      	movs	r2, #0
 800814c:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8008150:	2100      	movs	r1, #0
 8008152:	6878      	ldr	r0, [r7, #4]
 8008154:	f00f fe50 	bl	8017df8 <HAL_PCDEx_LPM_Callback>
    }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->ResumeCallback(hpcd);
#else
    HAL_PCD_ResumeCallback(hpcd);
 8008158:	6878      	ldr	r0, [r7, #4]
 800815a:	f00f fc7b 	bl	8017a54 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_WKUP);
 800815e:	687b      	ldr	r3, [r7, #4]
 8008160:	681b      	ldr	r3, [r3, #0]
 8008162:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008166:	b29a      	uxth	r2, r3
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8008170:	b292      	uxth	r2, r2
 8008172:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 8008176:	e099      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SUSP) == USB_ISTR_SUSP)
 8008178:	68fb      	ldr	r3, [r7, #12]
 800817a:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800817e:	2b00      	cmp	r3, #0
 8008180:	d027      	beq.n	80081d2 <HAL_PCD_IRQHandler+0x16e>
  {
    /* Force low-power mode in the macrocell */
    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008182:	687b      	ldr	r3, [r7, #4]
 8008184:	681b      	ldr	r3, [r3, #0]
 8008186:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800818a:	b29a      	uxth	r2, r3
 800818c:	687b      	ldr	r3, [r7, #4]
 800818e:	681b      	ldr	r3, [r3, #0]
 8008190:	f042 0208 	orr.w	r2, r2, #8
 8008194:	b292      	uxth	r2, r2
 8008196:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

    /* clear of the ISTR bit must be done after setting of CNTR_FSUSP */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SUSP);
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	681b      	ldr	r3, [r3, #0]
 800819e:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80081a2:	b29a      	uxth	r2, r3
 80081a4:	687b      	ldr	r3, [r7, #4]
 80081a6:	681b      	ldr	r3, [r3, #0]
 80081a8:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80081ac:	b292      	uxth	r2, r2
 80081ae:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	681b      	ldr	r3, [r3, #0]
 80081b6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 80081ba:	b29a      	uxth	r2, r3
 80081bc:	687b      	ldr	r3, [r7, #4]
 80081be:	681b      	ldr	r3, [r3, #0]
 80081c0:	f042 0204 	orr.w	r2, r2, #4
 80081c4:	b292      	uxth	r2, r2
 80081c6:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SuspendCallback(hpcd);
#else
    HAL_PCD_SuspendCallback(hpcd);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f00f fc28 	bl	8017a20 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 80081d0:	e06c      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  /* Handle LPM Interrupt */
  if ((wIstr & USB_ISTR_L1REQ) == USB_ISTR_L1REQ)
 80081d2:	68fb      	ldr	r3, [r7, #12]
 80081d4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80081d8:	2b00      	cmp	r3, #0
 80081da:	d040      	beq.n	800825e <HAL_PCD_IRQHandler+0x1fa>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_L1REQ);
 80081dc:	687b      	ldr	r3, [r7, #4]
 80081de:	681b      	ldr	r3, [r3, #0]
 80081e0:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80081e4:	b29a      	uxth	r2, r3
 80081e6:	687b      	ldr	r3, [r7, #4]
 80081e8:	681b      	ldr	r3, [r3, #0]
 80081ea:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80081ee:	b292      	uxth	r2, r2
 80081f0:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
    if (hpcd->LPM_State == LPM_L0)
 80081f4:	687b      	ldr	r3, [r7, #4]
 80081f6:	f893 32c8 	ldrb.w	r3, [r3, #712]	@ 0x2c8
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d12b      	bne.n	8008256 <HAL_PCD_IRQHandler+0x1f2>
    {
      /* Force suspend and low-power mode before going to L1 state*/
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_LPMODE;
 80081fe:	687b      	ldr	r3, [r7, #4]
 8008200:	681b      	ldr	r3, [r3, #0]
 8008202:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 8008206:	b29a      	uxth	r2, r3
 8008208:	687b      	ldr	r3, [r7, #4]
 800820a:	681b      	ldr	r3, [r3, #0]
 800820c:	f042 0204 	orr.w	r2, r2, #4
 8008210:	b292      	uxth	r2, r2
 8008212:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40
      hpcd->Instance->CNTR |= (uint16_t)USB_CNTR_FSUSP;
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800821e:	b29a      	uxth	r2, r3
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	f042 0208 	orr.w	r2, r2, #8
 8008228:	b292      	uxth	r2, r2
 800822a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

      hpcd->LPM_State = LPM_L1;
 800822e:	687b      	ldr	r3, [r7, #4]
 8008230:	2201      	movs	r2, #1
 8008232:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8
      hpcd->BESL = ((uint32_t)hpcd->Instance->LPMCSR & USB_LPMCSR_BESL) >> 2;
 8008236:	687b      	ldr	r3, [r7, #4]
 8008238:	681b      	ldr	r3, [r3, #0]
 800823a:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 800823e:	b29b      	uxth	r3, r3
 8008240:	089b      	lsrs	r3, r3, #2
 8008242:	f003 023c 	and.w	r2, r3, #60	@ 0x3c
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	f8c3 22cc 	str.w	r2, [r3, #716]	@ 0x2cc
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->LPMCallback(hpcd, PCD_LPM_L1_ACTIVE);
#else
      HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L1_ACTIVE);
 800824c:	2101      	movs	r1, #1
 800824e:	6878      	ldr	r0, [r7, #4]
 8008250:	f00f fdd2 	bl	8017df8 <HAL_PCDEx_LPM_Callback>
#else
      HAL_PCD_SuspendCallback(hpcd);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }

    return;
 8008254:	e02a      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
      HAL_PCD_SuspendCallback(hpcd);
 8008256:	6878      	ldr	r0, [r7, #4]
 8008258:	f00f fbe2 	bl	8017a20 <HAL_PCD_SuspendCallback>
    return;
 800825c:	e026      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_SOF) == USB_ISTR_SOF)
 800825e:	68fb      	ldr	r3, [r7, #12]
 8008260:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008264:	2b00      	cmp	r3, #0
 8008266:	d00f      	beq.n	8008288 <HAL_PCD_IRQHandler+0x224>
  {
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_SOF);
 8008268:	687b      	ldr	r3, [r7, #4]
 800826a:	681b      	ldr	r3, [r3, #0]
 800826c:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008270:	b29a      	uxth	r2, r3
 8008272:	687b      	ldr	r3, [r7, #4]
 8008274:	681b      	ldr	r3, [r3, #0]
 8008276:	f422 7200 	bic.w	r2, r2, #512	@ 0x200
 800827a:	b292      	uxth	r2, r2
 800827c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
    hpcd->SOFCallback(hpcd);
#else
    HAL_PCD_SOFCallback(hpcd);
 8008280:	6878      	ldr	r0, [r7, #4]
 8008282:	f00f fba0 	bl	80179c6 <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

    return;
 8008286:	e011      	b.n	80082ac <HAL_PCD_IRQHandler+0x248>
  }

  if ((wIstr & USB_ISTR_ESOF) == USB_ISTR_ESOF)
 8008288:	68fb      	ldr	r3, [r7, #12]
 800828a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800828e:	2b00      	cmp	r3, #0
 8008290:	d00c      	beq.n	80082ac <HAL_PCD_IRQHandler+0x248>
  {
    /* clear ESOF flag in ISTR */
    __HAL_PCD_CLEAR_FLAG(hpcd, USB_ISTR_ESOF);
 8008292:	687b      	ldr	r3, [r7, #4]
 8008294:	681b      	ldr	r3, [r3, #0]
 8008296:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 800829a:	b29a      	uxth	r2, r3
 800829c:	687b      	ldr	r3, [r7, #4]
 800829e:	681b      	ldr	r3, [r3, #0]
 80082a0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80082a4:	b292      	uxth	r2, r2
 80082a6:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

    return;
 80082aa:	bf00      	nop
  }
}
 80082ac:	3710      	adds	r7, #16
 80082ae:	46bd      	mov	sp, r7
 80082b0:	bd80      	pop	{r7, pc}

080082b2 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 80082b2:	b580      	push	{r7, lr}
 80082b4:	b082      	sub	sp, #8
 80082b6:	af00      	add	r7, sp, #0
 80082b8:	6078      	str	r0, [r7, #4]
 80082ba:	460b      	mov	r3, r1
 80082bc:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80082be:	687b      	ldr	r3, [r7, #4]
 80082c0:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80082c4:	2b01      	cmp	r3, #1
 80082c6:	d101      	bne.n	80082cc <HAL_PCD_SetAddress+0x1a>
 80082c8:	2302      	movs	r3, #2
 80082ca:	e012      	b.n	80082f2 <HAL_PCD_SetAddress+0x40>
 80082cc:	687b      	ldr	r3, [r7, #4]
 80082ce:	2201      	movs	r2, #1
 80082d0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  hpcd->USB_Address = address;
 80082d4:	687b      	ldr	r3, [r7, #4]
 80082d6:	78fa      	ldrb	r2, [r7, #3]
 80082d8:	731a      	strb	r2, [r3, #12]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80082da:	687b      	ldr	r3, [r7, #4]
 80082dc:	681b      	ldr	r3, [r3, #0]
 80082de:	78fa      	ldrb	r2, [r7, #3]
 80082e0:	4611      	mov	r1, r2
 80082e2:	4618      	mov	r0, r3
 80082e4:	f008 f84e 	bl	8010384 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80082e8:	687b      	ldr	r3, [r7, #4]
 80082ea:	2200      	movs	r2, #0
 80082ec:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80082f0:	2300      	movs	r3, #0
}
 80082f2:	4618      	mov	r0, r3
 80082f4:	3708      	adds	r7, #8
 80082f6:	46bd      	mov	sp, r7
 80082f8:	bd80      	pop	{r7, pc}

080082fa <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80082fa:	b580      	push	{r7, lr}
 80082fc:	b084      	sub	sp, #16
 80082fe:	af00      	add	r7, sp, #0
 8008300:	6078      	str	r0, [r7, #4]
 8008302:	4608      	mov	r0, r1
 8008304:	4611      	mov	r1, r2
 8008306:	461a      	mov	r2, r3
 8008308:	4603      	mov	r3, r0
 800830a:	70fb      	strb	r3, [r7, #3]
 800830c:	460b      	mov	r3, r1
 800830e:	803b      	strh	r3, [r7, #0]
 8008310:	4613      	mov	r3, r2
 8008312:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 8008314:	2300      	movs	r3, #0
 8008316:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8008318:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800831c:	2b00      	cmp	r3, #0
 800831e:	da0e      	bge.n	800833e <HAL_PCD_EP_Open+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008320:	78fb      	ldrb	r3, [r7, #3]
 8008322:	f003 0207 	and.w	r2, r3, #7
 8008326:	4613      	mov	r3, r2
 8008328:	009b      	lsls	r3, r3, #2
 800832a:	4413      	add	r3, r2
 800832c:	00db      	lsls	r3, r3, #3
 800832e:	3310      	adds	r3, #16
 8008330:	687a      	ldr	r2, [r7, #4]
 8008332:	4413      	add	r3, r2
 8008334:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008336:	68fb      	ldr	r3, [r7, #12]
 8008338:	2201      	movs	r2, #1
 800833a:	705a      	strb	r2, [r3, #1]
 800833c:	e00e      	b.n	800835c <HAL_PCD_EP_Open+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 800833e:	78fb      	ldrb	r3, [r7, #3]
 8008340:	f003 0207 	and.w	r2, r3, #7
 8008344:	4613      	mov	r3, r2
 8008346:	009b      	lsls	r3, r3, #2
 8008348:	4413      	add	r3, r2
 800834a:	00db      	lsls	r3, r3, #3
 800834c:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008350:	687a      	ldr	r2, [r7, #4]
 8008352:	4413      	add	r3, r2
 8008354:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008356:	68fb      	ldr	r3, [r7, #12]
 8008358:	2200      	movs	r2, #0
 800835a:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 800835c:	78fb      	ldrb	r3, [r7, #3]
 800835e:	f003 0307 	and.w	r3, r3, #7
 8008362:	b2da      	uxtb	r2, r3
 8008364:	68fb      	ldr	r3, [r7, #12]
 8008366:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8008368:	883b      	ldrh	r3, [r7, #0]
 800836a:	f3c3 020a 	ubfx	r2, r3, #0, #11
 800836e:	68fb      	ldr	r3, [r7, #12]
 8008370:	611a      	str	r2, [r3, #16]
  ep->type = ep_type;
 8008372:	68fb      	ldr	r3, [r7, #12]
 8008374:	78ba      	ldrb	r2, [r7, #2]
 8008376:	70da      	strb	r2, [r3, #3]

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8008378:	78bb      	ldrb	r3, [r7, #2]
 800837a:	2b02      	cmp	r3, #2
 800837c:	d102      	bne.n	8008384 <HAL_PCD_EP_Open+0x8a>
  {
    ep->data_pid_start = 0U;
 800837e:	68fb      	ldr	r3, [r7, #12]
 8008380:	2200      	movs	r2, #0
 8008382:	711a      	strb	r2, [r3, #4]
  }

  __HAL_LOCK(hpcd);
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800838a:	2b01      	cmp	r3, #1
 800838c:	d101      	bne.n	8008392 <HAL_PCD_EP_Open+0x98>
 800838e:	2302      	movs	r3, #2
 8008390:	e00e      	b.n	80083b0 <HAL_PCD_EP_Open+0xb6>
 8008392:	687b      	ldr	r3, [r7, #4]
 8008394:	2201      	movs	r2, #1
 8008396:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 800839a:	687b      	ldr	r3, [r7, #4]
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	68f9      	ldr	r1, [r7, #12]
 80083a0:	4618      	mov	r0, r3
 80083a2:	f006 fa71 	bl	800e888 <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	2200      	movs	r2, #0
 80083aa:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return ret;
 80083ae:	7afb      	ldrb	r3, [r7, #11]
}
 80083b0:	4618      	mov	r0, r3
 80083b2:	3710      	adds	r7, #16
 80083b4:	46bd      	mov	sp, r7
 80083b6:	bd80      	pop	{r7, pc}

080083b8 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80083b8:	b580      	push	{r7, lr}
 80083ba:	b084      	sub	sp, #16
 80083bc:	af00      	add	r7, sp, #0
 80083be:	6078      	str	r0, [r7, #4]
 80083c0:	460b      	mov	r3, r1
 80083c2:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80083c4:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80083c8:	2b00      	cmp	r3, #0
 80083ca:	da0e      	bge.n	80083ea <HAL_PCD_EP_Close+0x32>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80083cc:	78fb      	ldrb	r3, [r7, #3]
 80083ce:	f003 0207 	and.w	r2, r3, #7
 80083d2:	4613      	mov	r3, r2
 80083d4:	009b      	lsls	r3, r3, #2
 80083d6:	4413      	add	r3, r2
 80083d8:	00db      	lsls	r3, r3, #3
 80083da:	3310      	adds	r3, #16
 80083dc:	687a      	ldr	r2, [r7, #4]
 80083de:	4413      	add	r3, r2
 80083e0:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 80083e2:	68fb      	ldr	r3, [r7, #12]
 80083e4:	2201      	movs	r2, #1
 80083e6:	705a      	strb	r2, [r3, #1]
 80083e8:	e00e      	b.n	8008408 <HAL_PCD_EP_Close+0x50>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 80083ea:	78fb      	ldrb	r3, [r7, #3]
 80083ec:	f003 0207 	and.w	r2, r3, #7
 80083f0:	4613      	mov	r3, r2
 80083f2:	009b      	lsls	r3, r3, #2
 80083f4:	4413      	add	r3, r2
 80083f6:	00db      	lsls	r3, r3, #3
 80083f8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80083fc:	687a      	ldr	r2, [r7, #4]
 80083fe:	4413      	add	r3, r2
 8008400:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008402:	68fb      	ldr	r3, [r7, #12]
 8008404:	2200      	movs	r2, #0
 8008406:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8008408:	78fb      	ldrb	r3, [r7, #3]
 800840a:	f003 0307 	and.w	r3, r3, #7
 800840e:	b2da      	uxtb	r2, r3
 8008410:	68fb      	ldr	r3, [r7, #12]
 8008412:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008414:	687b      	ldr	r3, [r7, #4]
 8008416:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 800841a:	2b01      	cmp	r3, #1
 800841c:	d101      	bne.n	8008422 <HAL_PCD_EP_Close+0x6a>
 800841e:	2302      	movs	r3, #2
 8008420:	e00e      	b.n	8008440 <HAL_PCD_EP_Close+0x88>
 8008422:	687b      	ldr	r3, [r7, #4]
 8008424:	2201      	movs	r2, #1
 8008426:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	68f9      	ldr	r1, [r7, #12]
 8008430:	4618      	mov	r0, r3
 8008432:	f006 ff11 	bl	800f258 <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8008436:	687b      	ldr	r3, [r7, #4]
 8008438:	2200      	movs	r2, #0
 800843a:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  return HAL_OK;
 800843e:	2300      	movs	r3, #0
}
 8008440:	4618      	mov	r0, r3
 8008442:	3710      	adds	r7, #16
 8008444:	46bd      	mov	sp, r7
 8008446:	bd80      	pop	{r7, pc}

08008448 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8008448:	b580      	push	{r7, lr}
 800844a:	b086      	sub	sp, #24
 800844c:	af00      	add	r7, sp, #0
 800844e:	60f8      	str	r0, [r7, #12]
 8008450:	607a      	str	r2, [r7, #4]
 8008452:	603b      	str	r3, [r7, #0]
 8008454:	460b      	mov	r3, r1
 8008456:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008458:	7afb      	ldrb	r3, [r7, #11]
 800845a:	f003 0207 	and.w	r2, r3, #7
 800845e:	4613      	mov	r3, r2
 8008460:	009b      	lsls	r3, r3, #2
 8008462:	4413      	add	r3, r2
 8008464:	00db      	lsls	r3, r3, #3
 8008466:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800846a:	68fa      	ldr	r2, [r7, #12]
 800846c:	4413      	add	r3, r2
 800846e:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008470:	697b      	ldr	r3, [r7, #20]
 8008472:	687a      	ldr	r2, [r7, #4]
 8008474:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008476:	697b      	ldr	r3, [r7, #20]
 8008478:	683a      	ldr	r2, [r7, #0]
 800847a:	619a      	str	r2, [r3, #24]
  ep->xfer_count = 0U;
 800847c:	697b      	ldr	r3, [r7, #20]
 800847e:	2200      	movs	r2, #0
 8008480:	61da      	str	r2, [r3, #28]
  ep->is_in = 0U;
 8008482:	697b      	ldr	r3, [r7, #20]
 8008484:	2200      	movs	r2, #0
 8008486:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008488:	7afb      	ldrb	r3, [r7, #11]
 800848a:	f003 0307 	and.w	r3, r3, #7
 800848e:	b2da      	uxtb	r2, r3
 8008490:	697b      	ldr	r3, [r7, #20]
 8008492:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008494:	68fb      	ldr	r3, [r7, #12]
 8008496:	681b      	ldr	r3, [r3, #0]
 8008498:	6979      	ldr	r1, [r7, #20]
 800849a:	4618      	mov	r0, r3
 800849c:	f007 f8c9 	bl	800f632 <USB_EPStartXfer>

  return HAL_OK;
 80084a0:	2300      	movs	r3, #0
}
 80084a2:	4618      	mov	r0, r3
 80084a4:	3718      	adds	r7, #24
 80084a6:	46bd      	mov	sp, r7
 80084a8:	bd80      	pop	{r7, pc}

080084aa <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 80084aa:	b480      	push	{r7}
 80084ac:	b083      	sub	sp, #12
 80084ae:	af00      	add	r7, sp, #0
 80084b0:	6078      	str	r0, [r7, #4]
 80084b2:	460b      	mov	r3, r1
 80084b4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 80084b6:	78fb      	ldrb	r3, [r7, #3]
 80084b8:	f003 0207 	and.w	r2, r3, #7
 80084bc:	6879      	ldr	r1, [r7, #4]
 80084be:	4613      	mov	r3, r2
 80084c0:	009b      	lsls	r3, r3, #2
 80084c2:	4413      	add	r3, r2
 80084c4:	00db      	lsls	r3, r3, #3
 80084c6:	440b      	add	r3, r1
 80084c8:	f503 73b6 	add.w	r3, r3, #364	@ 0x16c
 80084cc:	681b      	ldr	r3, [r3, #0]
}
 80084ce:	4618      	mov	r0, r3
 80084d0:	370c      	adds	r7, #12
 80084d2:	46bd      	mov	sp, r7
 80084d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80084d8:	4770      	bx	lr

080084da <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 80084da:	b580      	push	{r7, lr}
 80084dc:	b086      	sub	sp, #24
 80084de:	af00      	add	r7, sp, #0
 80084e0:	60f8      	str	r0, [r7, #12]
 80084e2:	607a      	str	r2, [r7, #4]
 80084e4:	603b      	str	r3, [r7, #0]
 80084e6:	460b      	mov	r3, r1
 80084e8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80084ea:	7afb      	ldrb	r3, [r7, #11]
 80084ec:	f003 0207 	and.w	r2, r3, #7
 80084f0:	4613      	mov	r3, r2
 80084f2:	009b      	lsls	r3, r3, #2
 80084f4:	4413      	add	r3, r2
 80084f6:	00db      	lsls	r3, r3, #3
 80084f8:	3310      	adds	r3, #16
 80084fa:	68fa      	ldr	r2, [r7, #12]
 80084fc:	4413      	add	r3, r2
 80084fe:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8008500:	697b      	ldr	r3, [r7, #20]
 8008502:	687a      	ldr	r2, [r7, #4]
 8008504:	615a      	str	r2, [r3, #20]
  ep->xfer_len = len;
 8008506:	697b      	ldr	r3, [r7, #20]
 8008508:	683a      	ldr	r2, [r7, #0]
 800850a:	619a      	str	r2, [r3, #24]
  ep->xfer_fill_db = 1U;
 800850c:	697b      	ldr	r3, [r7, #20]
 800850e:	2201      	movs	r2, #1
 8008510:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  ep->xfer_len_db = len;
 8008514:	697b      	ldr	r3, [r7, #20]
 8008516:	683a      	ldr	r2, [r7, #0]
 8008518:	621a      	str	r2, [r3, #32]
  ep->xfer_count = 0U;
 800851a:	697b      	ldr	r3, [r7, #20]
 800851c:	2200      	movs	r2, #0
 800851e:	61da      	str	r2, [r3, #28]
  ep->is_in = 1U;
 8008520:	697b      	ldr	r3, [r7, #20]
 8008522:	2201      	movs	r2, #1
 8008524:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008526:	7afb      	ldrb	r3, [r7, #11]
 8008528:	f003 0307 	and.w	r3, r3, #7
 800852c:	b2da      	uxtb	r2, r3
 800852e:	697b      	ldr	r3, [r7, #20]
 8008530:	701a      	strb	r2, [r3, #0]

  (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008532:	68fb      	ldr	r3, [r7, #12]
 8008534:	681b      	ldr	r3, [r3, #0]
 8008536:	6979      	ldr	r1, [r7, #20]
 8008538:	4618      	mov	r0, r3
 800853a:	f007 f87a 	bl	800f632 <USB_EPStartXfer>

  return HAL_OK;
 800853e:	2300      	movs	r3, #0
}
 8008540:	4618      	mov	r0, r3
 8008542:	3718      	adds	r7, #24
 8008544:	46bd      	mov	sp, r7
 8008546:	bd80      	pop	{r7, pc}

08008548 <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008548:	b580      	push	{r7, lr}
 800854a:	b084      	sub	sp, #16
 800854c:	af00      	add	r7, sp, #0
 800854e:	6078      	str	r0, [r7, #4]
 8008550:	460b      	mov	r3, r1
 8008552:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8008554:	78fb      	ldrb	r3, [r7, #3]
 8008556:	f003 0307 	and.w	r3, r3, #7
 800855a:	687a      	ldr	r2, [r7, #4]
 800855c:	7912      	ldrb	r2, [r2, #4]
 800855e:	4293      	cmp	r3, r2
 8008560:	d901      	bls.n	8008566 <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8008562:	2301      	movs	r3, #1
 8008564:	e03e      	b.n	80085e4 <HAL_PCD_EP_SetStall+0x9c>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8008566:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800856a:	2b00      	cmp	r3, #0
 800856c:	da0e      	bge.n	800858c <HAL_PCD_EP_SetStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 800856e:	78fb      	ldrb	r3, [r7, #3]
 8008570:	f003 0207 	and.w	r2, r3, #7
 8008574:	4613      	mov	r3, r2
 8008576:	009b      	lsls	r3, r3, #2
 8008578:	4413      	add	r3, r2
 800857a:	00db      	lsls	r3, r3, #3
 800857c:	3310      	adds	r3, #16
 800857e:	687a      	ldr	r2, [r7, #4]
 8008580:	4413      	add	r3, r2
 8008582:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008584:	68fb      	ldr	r3, [r7, #12]
 8008586:	2201      	movs	r2, #1
 8008588:	705a      	strb	r2, [r3, #1]
 800858a:	e00c      	b.n	80085a6 <HAL_PCD_EP_SetStall+0x5e>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 800858c:	78fa      	ldrb	r2, [r7, #3]
 800858e:	4613      	mov	r3, r2
 8008590:	009b      	lsls	r3, r3, #2
 8008592:	4413      	add	r3, r2
 8008594:	00db      	lsls	r3, r3, #3
 8008596:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800859a:	687a      	ldr	r2, [r7, #4]
 800859c:	4413      	add	r3, r2
 800859e:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 80085a0:	68fb      	ldr	r3, [r7, #12]
 80085a2:	2200      	movs	r2, #0
 80085a4:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 80085a6:	68fb      	ldr	r3, [r7, #12]
 80085a8:	2201      	movs	r2, #1
 80085aa:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 80085ac:	78fb      	ldrb	r3, [r7, #3]
 80085ae:	f003 0307 	and.w	r3, r3, #7
 80085b2:	b2da      	uxtb	r2, r3
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 80085b8:	687b      	ldr	r3, [r7, #4]
 80085ba:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80085be:	2b01      	cmp	r3, #1
 80085c0:	d101      	bne.n	80085c6 <HAL_PCD_EP_SetStall+0x7e>
 80085c2:	2302      	movs	r3, #2
 80085c4:	e00e      	b.n	80085e4 <HAL_PCD_EP_SetStall+0x9c>
 80085c6:	687b      	ldr	r3, [r7, #4]
 80085c8:	2201      	movs	r2, #1
 80085ca:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  (void)USB_EPSetStall(hpcd->Instance, ep);
 80085ce:	687b      	ldr	r3, [r7, #4]
 80085d0:	681b      	ldr	r3, [r3, #0]
 80085d2:	68f9      	ldr	r1, [r7, #12]
 80085d4:	4618      	mov	r0, r3
 80085d6:	f007 fddb 	bl	8010190 <USB_EPSetStall>

  __HAL_UNLOCK(hpcd);
 80085da:	687b      	ldr	r3, [r7, #4]
 80085dc:	2200      	movs	r2, #0
 80085de:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80085e2:	2300      	movs	r3, #0
}
 80085e4:	4618      	mov	r0, r3
 80085e6:	3710      	adds	r7, #16
 80085e8:	46bd      	mov	sp, r7
 80085ea:	bd80      	pop	{r7, pc}

080085ec <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 80085ec:	b580      	push	{r7, lr}
 80085ee:	b084      	sub	sp, #16
 80085f0:	af00      	add	r7, sp, #0
 80085f2:	6078      	str	r0, [r7, #4]
 80085f4:	460b      	mov	r3, r1
 80085f6:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 80085f8:	78fb      	ldrb	r3, [r7, #3]
 80085fa:	f003 030f 	and.w	r3, r3, #15
 80085fe:	687a      	ldr	r2, [r7, #4]
 8008600:	7912      	ldrb	r2, [r2, #4]
 8008602:	4293      	cmp	r3, r2
 8008604:	d901      	bls.n	800860a <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8008606:	2301      	movs	r3, #1
 8008608:	e040      	b.n	800868c <HAL_PCD_EP_ClrStall+0xa0>
  }

  if ((0x80U & ep_addr) == 0x80U)
 800860a:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800860e:	2b00      	cmp	r3, #0
 8008610:	da0e      	bge.n	8008630 <HAL_PCD_EP_ClrStall+0x44>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8008612:	78fb      	ldrb	r3, [r7, #3]
 8008614:	f003 0207 	and.w	r2, r3, #7
 8008618:	4613      	mov	r3, r2
 800861a:	009b      	lsls	r3, r3, #2
 800861c:	4413      	add	r3, r2
 800861e:	00db      	lsls	r3, r3, #3
 8008620:	3310      	adds	r3, #16
 8008622:	687a      	ldr	r2, [r7, #4]
 8008624:	4413      	add	r3, r2
 8008626:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8008628:	68fb      	ldr	r3, [r7, #12]
 800862a:	2201      	movs	r2, #1
 800862c:	705a      	strb	r2, [r3, #1]
 800862e:	e00e      	b.n	800864e <HAL_PCD_EP_ClrStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8008630:	78fb      	ldrb	r3, [r7, #3]
 8008632:	f003 0207 	and.w	r2, r3, #7
 8008636:	4613      	mov	r3, r2
 8008638:	009b      	lsls	r3, r3, #2
 800863a:	4413      	add	r3, r2
 800863c:	00db      	lsls	r3, r3, #3
 800863e:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008642:	687a      	ldr	r2, [r7, #4]
 8008644:	4413      	add	r3, r2
 8008646:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8008648:	68fb      	ldr	r3, [r7, #12]
 800864a:	2200      	movs	r2, #0
 800864c:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 800864e:	68fb      	ldr	r3, [r7, #12]
 8008650:	2200      	movs	r2, #0
 8008652:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8008654:	78fb      	ldrb	r3, [r7, #3]
 8008656:	f003 0307 	and.w	r3, r3, #7
 800865a:	b2da      	uxtb	r2, r3
 800865c:	68fb      	ldr	r3, [r7, #12]
 800865e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8008660:	687b      	ldr	r3, [r7, #4]
 8008662:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 8008666:	2b01      	cmp	r3, #1
 8008668:	d101      	bne.n	800866e <HAL_PCD_EP_ClrStall+0x82>
 800866a:	2302      	movs	r3, #2
 800866c:	e00e      	b.n	800868c <HAL_PCD_EP_ClrStall+0xa0>
 800866e:	687b      	ldr	r3, [r7, #4]
 8008670:	2201      	movs	r2, #1
 8008672:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8008676:	687b      	ldr	r3, [r7, #4]
 8008678:	681b      	ldr	r3, [r3, #0]
 800867a:	68f9      	ldr	r1, [r7, #12]
 800867c:	4618      	mov	r0, r3
 800867e:	f007 fdd8 	bl	8010232 <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8008682:	687b      	ldr	r3, [r7, #4]
 8008684:	2200      	movs	r2, #0
 8008686:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 800868a:	2300      	movs	r3, #0
}
 800868c:	4618      	mov	r0, r3
 800868e:	3710      	adds	r7, #16
 8008690:	46bd      	mov	sp, r7
 8008692:	bd80      	pop	{r7, pc}

08008694 <HAL_PCD_EP_Flush>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Flush(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8008694:	b580      	push	{r7, lr}
 8008696:	b082      	sub	sp, #8
 8008698:	af00      	add	r7, sp, #0
 800869a:	6078      	str	r0, [r7, #4]
 800869c:	460b      	mov	r3, r1
 800869e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80086a0:	687b      	ldr	r3, [r7, #4]
 80086a2:	f893 3290 	ldrb.w	r3, [r3, #656]	@ 0x290
 80086a6:	2b01      	cmp	r3, #1
 80086a8:	d101      	bne.n	80086ae <HAL_PCD_EP_Flush+0x1a>
 80086aa:	2302      	movs	r3, #2
 80086ac:	e01b      	b.n	80086e6 <HAL_PCD_EP_Flush+0x52>
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	2201      	movs	r2, #1
 80086b2:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  if ((ep_addr & 0x80U) == 0x80U)
 80086b6:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80086ba:	2b00      	cmp	r3, #0
 80086bc:	da09      	bge.n	80086d2 <HAL_PCD_EP_Flush+0x3e>
  {
    (void)USB_FlushTxFifo(hpcd->Instance, (uint32_t)ep_addr & EP_ADDR_MSK);
 80086be:	687b      	ldr	r3, [r7, #4]
 80086c0:	681a      	ldr	r2, [r3, #0]
 80086c2:	78fb      	ldrb	r3, [r7, #3]
 80086c4:	f003 0307 	and.w	r3, r3, #7
 80086c8:	4619      	mov	r1, r3
 80086ca:	4610      	mov	r0, r2
 80086cc:	f006 f8c4 	bl	800e858 <USB_FlushTxFifo>
 80086d0:	e004      	b.n	80086dc <HAL_PCD_EP_Flush+0x48>
  }
  else
  {
    (void)USB_FlushRxFifo(hpcd->Instance);
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	681b      	ldr	r3, [r3, #0]
 80086d6:	4618      	mov	r0, r3
 80086d8:	f006 f8ca 	bl	800e870 <USB_FlushRxFifo>
  }

  __HAL_UNLOCK(hpcd);
 80086dc:	687b      	ldr	r3, [r7, #4]
 80086de:	2200      	movs	r2, #0
 80086e0:	f883 2290 	strb.w	r2, [r3, #656]	@ 0x290

  return HAL_OK;
 80086e4:	2300      	movs	r3, #0
}
 80086e6:	4618      	mov	r0, r3
 80086e8:	3708      	adds	r7, #8
 80086ea:	46bd      	mov	sp, r7
 80086ec:	bd80      	pop	{r7, pc}

080086ee <PCD_EP_ISR_Handler>:
  * @brief  This function handles PCD Endpoint interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_ISR_Handler(PCD_HandleTypeDef *hpcd)
{
 80086ee:	b580      	push	{r7, lr}
 80086f0:	b094      	sub	sp, #80	@ 0x50
 80086f2:	af00      	add	r7, sp, #0
 80086f4:	6078      	str	r0, [r7, #4]
#if (USE_USB_DOUBLE_BUFFER != 1U)
  count = 0U;
#endif /* USE_USB_DOUBLE_BUFFER */

  /* stay in loop while pending interrupts */
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 80086f6:	e374      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
  {
    wIstr = hpcd->Instance->ISTR;
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008700:	f8a7 3042 	strh.w	r3, [r7, #66]	@ 0x42

    /* extract highest priority endpoint number */
    epindex = (uint8_t)(wIstr & USB_ISTR_EP_ID);
 8008704:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008708:	b2db      	uxtb	r3, r3
 800870a:	f003 030f 	and.w	r3, r3, #15
 800870e:	f887 3041 	strb.w	r3, [r7, #65]	@ 0x41

    if (epindex == 0U)
 8008712:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008716:	2b00      	cmp	r3, #0
 8008718:	f040 8143 	bne.w	80089a2 <PCD_EP_ISR_Handler+0x2b4>
    {
      /* Decode and service control endpoint interrupt */

      /* DIR bit = origin of the interrupt */
      if ((wIstr & USB_ISTR_DIR) == 0U)
 800871c:	f8b7 3042 	ldrh.w	r3, [r7, #66]	@ 0x42
 8008720:	f003 0310 	and.w	r3, r3, #16
 8008724:	2b00      	cmp	r3, #0
 8008726:	d14c      	bne.n	80087c2 <PCD_EP_ISR_Handler+0xd4>
      {
        /* DIR = 0 */

        /* DIR = 0 => IN  int */
        /* DIR = 0 implies that (EP_CTR_TX = 1) always */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008728:	687b      	ldr	r3, [r7, #4]
 800872a:	681b      	ldr	r3, [r3, #0]
 800872c:	881b      	ldrh	r3, [r3, #0]
 800872e:	b29b      	uxth	r3, r3
 8008730:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008734:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008738:	817b      	strh	r3, [r7, #10]
 800873a:	687b      	ldr	r3, [r7, #4]
 800873c:	681a      	ldr	r2, [r3, #0]
 800873e:	897b      	ldrh	r3, [r7, #10]
 8008740:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008744:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008748:	b29b      	uxth	r3, r3
 800874a:	8013      	strh	r3, [r2, #0]
        ep = &hpcd->IN_ep[0];
 800874c:	687b      	ldr	r3, [r7, #4]
 800874e:	3310      	adds	r3, #16
 8008750:	64bb      	str	r3, [r7, #72]	@ 0x48

        ep->xfer_count = PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008752:	687b      	ldr	r3, [r7, #4]
 8008754:	681b      	ldr	r3, [r3, #0]
 8008756:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800875a:	b29b      	uxth	r3, r3
 800875c:	461a      	mov	r2, r3
 800875e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008760:	781b      	ldrb	r3, [r3, #0]
 8008762:	00db      	lsls	r3, r3, #3
 8008764:	4413      	add	r3, r2
 8008766:	687a      	ldr	r2, [r7, #4]
 8008768:	6812      	ldr	r2, [r2, #0]
 800876a:	4413      	add	r3, r2
 800876c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008770:	881b      	ldrh	r3, [r3, #0]
 8008772:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008776:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008778:	61da      	str	r2, [r3, #28]
        ep->xfer_buff += ep->xfer_count;
 800877a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800877c:	695a      	ldr	r2, [r3, #20]
 800877e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008780:	69db      	ldr	r3, [r3, #28]
 8008782:	441a      	add	r2, r3
 8008784:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008786:	615a      	str	r2, [r3, #20]

        /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataInStageCallback(hpcd, 0U);
#else
        HAL_PCD_DataInStageCallback(hpcd, 0U);
 8008788:	2100      	movs	r1, #0
 800878a:	6878      	ldr	r0, [r7, #4]
 800878c:	f00f f901 	bl	8017992 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

        if ((hpcd->USB_Address > 0U) && (ep->xfer_len == 0U))
 8008790:	687b      	ldr	r3, [r7, #4]
 8008792:	7b1b      	ldrb	r3, [r3, #12]
 8008794:	b2db      	uxtb	r3, r3
 8008796:	2b00      	cmp	r3, #0
 8008798:	f000 8323 	beq.w	8008de2 <PCD_EP_ISR_Handler+0x6f4>
 800879c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800879e:	699b      	ldr	r3, [r3, #24]
 80087a0:	2b00      	cmp	r3, #0
 80087a2:	f040 831e 	bne.w	8008de2 <PCD_EP_ISR_Handler+0x6f4>
        {
          hpcd->Instance->DADDR = ((uint16_t)hpcd->USB_Address | USB_DADDR_EF);
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	7b1b      	ldrb	r3, [r3, #12]
 80087aa:	b2db      	uxtb	r3, r3
 80087ac:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80087b0:	b2da      	uxtb	r2, r3
 80087b2:	687b      	ldr	r3, [r7, #4]
 80087b4:	681b      	ldr	r3, [r3, #0]
 80087b6:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
          hpcd->USB_Address = 0U;
 80087ba:	687b      	ldr	r3, [r7, #4]
 80087bc:	2200      	movs	r2, #0
 80087be:	731a      	strb	r2, [r3, #12]
 80087c0:	e30f      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
      {
        /* DIR = 1 */

        /* DIR = 1 & CTR_RX => SETUP or OUT int */
        /* DIR = 1 & (CTR_TX | CTR_RX) => 2 int pending */
        ep = &hpcd->OUT_ep[0];
 80087c2:	687b      	ldr	r3, [r7, #4]
 80087c4:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80087c8:	64bb      	str	r3, [r7, #72]	@ 0x48
        wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, PCD_ENDP0);
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	881b      	ldrh	r3, [r3, #0]
 80087d0:	87fb      	strh	r3, [r7, #62]	@ 0x3e

        if ((wEPVal & USB_EP_SETUP) != 0U)
 80087d2:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 80087d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80087d8:	2b00      	cmp	r3, #0
 80087da:	d07b      	beq.n	80088d4 <PCD_EP_ISR_Handler+0x1e6>
        {
          /* Get SETUP Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80087dc:	687b      	ldr	r3, [r7, #4]
 80087de:	681b      	ldr	r3, [r3, #0]
 80087e0:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80087e4:	b29b      	uxth	r3, r3
 80087e6:	461a      	mov	r2, r3
 80087e8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80087ea:	781b      	ldrb	r3, [r3, #0]
 80087ec:	00db      	lsls	r3, r3, #3
 80087ee:	4413      	add	r3, r2
 80087f0:	687a      	ldr	r2, [r7, #4]
 80087f2:	6812      	ldr	r2, [r2, #0]
 80087f4:	4413      	add	r3, r2
 80087f6:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 80087fa:	881b      	ldrh	r3, [r3, #0]
 80087fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008800:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008802:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count != 8U)
 8008804:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008806:	69db      	ldr	r3, [r3, #28]
 8008808:	2b08      	cmp	r3, #8
 800880a:	d044      	beq.n	8008896 <PCD_EP_ISR_Handler+0x1a8>
          {
            /* Set Stall condition for EP0 IN/OUT */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_STALL);
 800880c:	687b      	ldr	r3, [r7, #4]
 800880e:	681b      	ldr	r3, [r3, #0]
 8008810:	881b      	ldrh	r3, [r3, #0]
 8008812:	b29b      	uxth	r3, r3
 8008814:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008818:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800881c:	823b      	strh	r3, [r7, #16]
 800881e:	8a3b      	ldrh	r3, [r7, #16]
 8008820:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008824:	823b      	strh	r3, [r7, #16]
 8008826:	687b      	ldr	r3, [r7, #4]
 8008828:	681a      	ldr	r2, [r3, #0]
 800882a:	8a3b      	ldrh	r3, [r7, #16]
 800882c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008830:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008834:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008838:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800883c:	b29b      	uxth	r3, r3
 800883e:	8013      	strh	r3, [r2, #0]
            PCD_SET_EP_TX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_TX_STALL);
 8008840:	687b      	ldr	r3, [r7, #4]
 8008842:	681b      	ldr	r3, [r3, #0]
 8008844:	881b      	ldrh	r3, [r3, #0]
 8008846:	b29b      	uxth	r3, r3
 8008848:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800884c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008850:	81fb      	strh	r3, [r7, #14]
 8008852:	89fb      	ldrh	r3, [r7, #14]
 8008854:	f083 0310 	eor.w	r3, r3, #16
 8008858:	81fb      	strh	r3, [r7, #14]
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	681a      	ldr	r2, [r3, #0]
 800885e:	89fb      	ldrh	r3, [r7, #14]
 8008860:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008864:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008868:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800886c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008870:	b29b      	uxth	r3, r3
 8008872:	8013      	strh	r3, [r2, #0]

            /* SETUP bit kept frozen while CTR_RX = 1 */
            PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 8008874:	687b      	ldr	r3, [r7, #4]
 8008876:	681b      	ldr	r3, [r3, #0]
 8008878:	881b      	ldrh	r3, [r3, #0]
 800887a:	b29a      	uxth	r2, r3
 800887c:	f640 738f 	movw	r3, #3983	@ 0xf8f
 8008880:	4013      	ands	r3, r2
 8008882:	81bb      	strh	r3, [r7, #12]
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	681b      	ldr	r3, [r3, #0]
 8008888:	89ba      	ldrh	r2, [r7, #12]
 800888a:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800888e:	b292      	uxth	r2, r2
 8008890:	801a      	strh	r2, [r3, #0]

            return HAL_OK;
 8008892:	2300      	movs	r3, #0
 8008894:	e2af      	b.n	8008df6 <PCD_EP_ISR_Handler+0x708>
          }

          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	6818      	ldr	r0, [r3, #0]
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	f503 7126 	add.w	r1, r3, #664	@ 0x298
 80088a0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088a2:	88da      	ldrh	r2, [r3, #6]
                      ep->pmaadress, (uint16_t)ep->xfer_count);
 80088a4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80088a6:	69db      	ldr	r3, [r3, #28]
          USB_ReadPMA(hpcd->Instance, (uint8_t *)hpcd->Setup,
 80088a8:	b29b      	uxth	r3, r3
 80088aa:	f007 fde9 	bl	8010480 <USB_ReadPMA>

          /* SETUP bit kept frozen while CTR_RX = 1 */
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80088ae:	687b      	ldr	r3, [r7, #4]
 80088b0:	681b      	ldr	r3, [r3, #0]
 80088b2:	881b      	ldrh	r3, [r3, #0]
 80088b4:	b29a      	uxth	r2, r3
 80088b6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80088ba:	4013      	ands	r3, r2
 80088bc:	827b      	strh	r3, [r7, #18]
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	681b      	ldr	r3, [r3, #0]
 80088c2:	8a7a      	ldrh	r2, [r7, #18]
 80088c4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80088c8:	b292      	uxth	r2, r2
 80088ca:	801a      	strh	r2, [r3, #0]

          /* Process SETUP Packet*/
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->SetupStageCallback(hpcd);
#else
          HAL_PCD_SetupStageCallback(hpcd);
 80088cc:	6878      	ldr	r0, [r7, #4]
 80088ce:	f00f f833 	bl	8017938 <HAL_PCD_SetupStageCallback>
 80088d2:	e286      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80088d4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80088d8:	2b00      	cmp	r3, #0
 80088da:	f280 8282 	bge.w	8008de2 <PCD_EP_ISR_Handler+0x6f4>
        {
          PCD_CLEAR_RX_EP_CTR(hpcd->Instance, PCD_ENDP0);
 80088de:	687b      	ldr	r3, [r7, #4]
 80088e0:	681b      	ldr	r3, [r3, #0]
 80088e2:	881b      	ldrh	r3, [r3, #0]
 80088e4:	b29a      	uxth	r2, r3
 80088e6:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80088ea:	4013      	ands	r3, r2
 80088ec:	82fb      	strh	r3, [r7, #22]
 80088ee:	687b      	ldr	r3, [r7, #4]
 80088f0:	681b      	ldr	r3, [r3, #0]
 80088f2:	8afa      	ldrh	r2, [r7, #22]
 80088f4:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80088f8:	b292      	uxth	r2, r2
 80088fa:	801a      	strh	r2, [r3, #0]

          /* Get Control Data OUT Packet */
          ep->xfer_count = PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008904:	b29b      	uxth	r3, r3
 8008906:	461a      	mov	r2, r3
 8008908:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800890a:	781b      	ldrb	r3, [r3, #0]
 800890c:	00db      	lsls	r3, r3, #3
 800890e:	4413      	add	r3, r2
 8008910:	687a      	ldr	r2, [r7, #4]
 8008912:	6812      	ldr	r2, [r2, #0]
 8008914:	4413      	add	r3, r2
 8008916:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800891a:	881b      	ldrh	r3, [r3, #0]
 800891c:	f3c3 0209 	ubfx	r2, r3, #0, #10
 8008920:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008922:	61da      	str	r2, [r3, #28]

          if (ep->xfer_count == 0U)
 8008924:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008926:	69db      	ldr	r3, [r3, #28]
 8008928:	2b00      	cmp	r3, #0
 800892a:	d11e      	bne.n	800896a <PCD_EP_ISR_Handler+0x27c>
          {
            /* Status phase re-arm for next setup */
            PCD_SET_EP_RX_STATUS(hpcd->Instance, PCD_ENDP0, USB_EP_RX_VALID);
 800892c:	687b      	ldr	r3, [r7, #4]
 800892e:	681b      	ldr	r3, [r3, #0]
 8008930:	881b      	ldrh	r3, [r3, #0]
 8008932:	b29b      	uxth	r3, r3
 8008934:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008938:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800893c:	82bb      	strh	r3, [r7, #20]
 800893e:	8abb      	ldrh	r3, [r7, #20]
 8008940:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8008944:	82bb      	strh	r3, [r7, #20]
 8008946:	8abb      	ldrh	r3, [r7, #20]
 8008948:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800894c:	82bb      	strh	r3, [r7, #20]
 800894e:	687b      	ldr	r3, [r7, #4]
 8008950:	681a      	ldr	r2, [r3, #0]
 8008952:	8abb      	ldrh	r3, [r7, #20]
 8008954:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008958:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800895c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008960:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008964:	b29b      	uxth	r3, r3
 8008966:	8013      	strh	r3, [r2, #0]
 8008968:	e23b      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
          }
          else
          {
            if (ep->xfer_buff != 0U)
 800896a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800896c:	695b      	ldr	r3, [r3, #20]
 800896e:	2b00      	cmp	r3, #0
 8008970:	f000 8237 	beq.w	8008de2 <PCD_EP_ISR_Handler+0x6f4>
            {
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	6818      	ldr	r0, [r3, #0]
 8008978:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800897a:	6959      	ldr	r1, [r3, #20]
 800897c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800897e:	88da      	ldrh	r2, [r3, #6]
                          ep->pmaadress, (uint16_t)ep->xfer_count);  /* max 64bytes */
 8008980:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008982:	69db      	ldr	r3, [r3, #28]
              USB_ReadPMA(hpcd->Instance, ep->xfer_buff,
 8008984:	b29b      	uxth	r3, r3
 8008986:	f007 fd7b 	bl	8010480 <USB_ReadPMA>

              ep->xfer_buff += ep->xfer_count;
 800898a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800898c:	695a      	ldr	r2, [r3, #20]
 800898e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008990:	69db      	ldr	r3, [r3, #28]
 8008992:	441a      	add	r2, r3
 8008994:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008996:	615a      	str	r2, [r3, #20]

              /* Process Control Data OUT Packet */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataOutStageCallback(hpcd, 0U);
#else
              HAL_PCD_DataOutStageCallback(hpcd, 0U);
 8008998:	2100      	movs	r1, #0
 800899a:	6878      	ldr	r0, [r7, #4]
 800899c:	f00e ffde 	bl	801795c <HAL_PCD_DataOutStageCallback>
 80089a0:	e21f      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
    }
    else
    {
      /* Decode and service non control endpoints interrupt */
      /* process related endpoint register */
      wEPVal = PCD_GET_ENDPOINT(hpcd->Instance, epindex);
 80089a2:	687b      	ldr	r3, [r7, #4]
 80089a4:	681b      	ldr	r3, [r3, #0]
 80089a6:	461a      	mov	r2, r3
 80089a8:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80089ac:	009b      	lsls	r3, r3, #2
 80089ae:	4413      	add	r3, r2
 80089b0:	881b      	ldrh	r3, [r3, #0]
 80089b2:	87fb      	strh	r3, [r7, #62]	@ 0x3e

      if ((wEPVal & USB_EP_CTR_RX) != 0U)
 80089b4:	f9b7 303e 	ldrsh.w	r3, [r7, #62]	@ 0x3e
 80089b8:	2b00      	cmp	r3, #0
 80089ba:	f280 80f5 	bge.w	8008ba8 <PCD_EP_ISR_Handler+0x4ba>
      {
        /* clear int flag */
        PCD_CLEAR_RX_EP_CTR(hpcd->Instance, epindex);
 80089be:	687b      	ldr	r3, [r7, #4]
 80089c0:	681b      	ldr	r3, [r3, #0]
 80089c2:	461a      	mov	r2, r3
 80089c4:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80089c8:	009b      	lsls	r3, r3, #2
 80089ca:	4413      	add	r3, r2
 80089cc:	881b      	ldrh	r3, [r3, #0]
 80089ce:	b29a      	uxth	r2, r3
 80089d0:	f640 738f 	movw	r3, #3983	@ 0xf8f
 80089d4:	4013      	ands	r3, r2
 80089d6:	f8a7 3046 	strh.w	r3, [r7, #70]	@ 0x46
 80089da:	687b      	ldr	r3, [r7, #4]
 80089dc:	681b      	ldr	r3, [r3, #0]
 80089de:	461a      	mov	r2, r3
 80089e0:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 80089e4:	009b      	lsls	r3, r3, #2
 80089e6:	4413      	add	r3, r2
 80089e8:	f8b7 2046 	ldrh.w	r2, [r7, #70]	@ 0x46
 80089ec:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 80089f0:	b292      	uxth	r2, r2
 80089f2:	801a      	strh	r2, [r3, #0]
        ep = &hpcd->OUT_ep[epindex];
 80089f4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 80089f8:	4613      	mov	r3, r2
 80089fa:	009b      	lsls	r3, r3, #2
 80089fc:	4413      	add	r3, r2
 80089fe:	00db      	lsls	r3, r3, #3
 8008a00:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 8008a04:	687a      	ldr	r2, [r7, #4]
 8008a06:	4413      	add	r3, r2
 8008a08:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* OUT Single Buffering */
        if (ep->doublebuffer == 0U)
 8008a0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a0c:	7b1b      	ldrb	r3, [r3, #12]
 8008a0e:	2b00      	cmp	r3, #0
 8008a10:	d123      	bne.n	8008a5a <PCD_EP_ISR_Handler+0x36c>
        {
          count = (uint16_t)PCD_GET_EP_RX_CNT(hpcd->Instance, ep->num);
 8008a12:	687b      	ldr	r3, [r7, #4]
 8008a14:	681b      	ldr	r3, [r3, #0]
 8008a16:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008a1a:	b29b      	uxth	r3, r3
 8008a1c:	461a      	mov	r2, r3
 8008a1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a20:	781b      	ldrb	r3, [r3, #0]
 8008a22:	00db      	lsls	r3, r3, #3
 8008a24:	4413      	add	r3, r2
 8008a26:	687a      	ldr	r2, [r7, #4]
 8008a28:	6812      	ldr	r2, [r2, #0]
 8008a2a:	4413      	add	r3, r2
 8008a2c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008a30:	881b      	ldrh	r3, [r3, #0]
 8008a32:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008a36:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

          if (count != 0U)
 8008a3a:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008a3e:	2b00      	cmp	r3, #0
 8008a40:	f000 808d 	beq.w	8008b5e <PCD_EP_ISR_Handler+0x470>
          {
            USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaadress, count);
 8008a44:	687b      	ldr	r3, [r7, #4]
 8008a46:	6818      	ldr	r0, [r3, #0]
 8008a48:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a4a:	6959      	ldr	r1, [r3, #20]
 8008a4c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a4e:	88da      	ldrh	r2, [r3, #6]
 8008a50:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008a54:	f007 fd14 	bl	8010480 <USB_ReadPMA>
 8008a58:	e081      	b.n	8008b5e <PCD_EP_ISR_Handler+0x470>
        }
#if (USE_USB_DOUBLE_BUFFER == 1U)
        else
        {
          /* manage double buffer bulk out */
          if (ep->type == EP_TYPE_BULK)
 8008a5a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a5c:	78db      	ldrb	r3, [r3, #3]
 8008a5e:	2b02      	cmp	r3, #2
 8008a60:	d109      	bne.n	8008a76 <PCD_EP_ISR_Handler+0x388>
          {
            count = HAL_PCD_EP_DB_Receive(hpcd, ep, wEPVal);
 8008a62:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008a64:	461a      	mov	r2, r3
 8008a66:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008a68:	6878      	ldr	r0, [r7, #4]
 8008a6a:	f000 f9c8 	bl	8008dfe <HAL_PCD_EP_DB_Receive>
 8008a6e:	4603      	mov	r3, r0
 8008a70:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8008a74:	e073      	b.n	8008b5e <PCD_EP_ISR_Handler+0x470>
          }
          else /* manage double buffer iso out */
          {
            /* free EP OUT Buffer */
            PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008a76:	687b      	ldr	r3, [r7, #4]
 8008a78:	681b      	ldr	r3, [r3, #0]
 8008a7a:	461a      	mov	r2, r3
 8008a7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a7e:	781b      	ldrb	r3, [r3, #0]
 8008a80:	009b      	lsls	r3, r3, #2
 8008a82:	4413      	add	r3, r2
 8008a84:	881b      	ldrh	r3, [r3, #0]
 8008a86:	b29b      	uxth	r3, r3
 8008a88:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008a8c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008a90:	f8a7 3044 	strh.w	r3, [r7, #68]	@ 0x44
 8008a94:	687b      	ldr	r3, [r7, #4]
 8008a96:	681b      	ldr	r3, [r3, #0]
 8008a98:	461a      	mov	r2, r3
 8008a9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008a9c:	781b      	ldrb	r3, [r3, #0]
 8008a9e:	009b      	lsls	r3, r3, #2
 8008aa0:	441a      	add	r2, r3
 8008aa2:	f8b7 3044 	ldrh.w	r3, [r7, #68]	@ 0x44
 8008aa6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008aaa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008aae:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ab2:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ab6:	b29b      	uxth	r3, r3
 8008ab8:	8013      	strh	r3, [r2, #0]

            if ((PCD_GET_ENDPOINT(hpcd->Instance, ep->num) & USB_EP_DTOG_RX) != 0U)
 8008aba:	687b      	ldr	r3, [r7, #4]
 8008abc:	681b      	ldr	r3, [r3, #0]
 8008abe:	461a      	mov	r2, r3
 8008ac0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ac2:	781b      	ldrb	r3, [r3, #0]
 8008ac4:	009b      	lsls	r3, r3, #2
 8008ac6:	4413      	add	r3, r2
 8008ac8:	881b      	ldrh	r3, [r3, #0]
 8008aca:	b29b      	uxth	r3, r3
 8008acc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ad0:	2b00      	cmp	r3, #0
 8008ad2:	d022      	beq.n	8008b1a <PCD_EP_ISR_Handler+0x42c>
            {
              /* read from endpoint BUF0Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008ad4:	687b      	ldr	r3, [r7, #4]
 8008ad6:	681b      	ldr	r3, [r3, #0]
 8008ad8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008adc:	b29b      	uxth	r3, r3
 8008ade:	461a      	mov	r2, r3
 8008ae0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008ae2:	781b      	ldrb	r3, [r3, #0]
 8008ae4:	00db      	lsls	r3, r3, #3
 8008ae6:	4413      	add	r3, r2
 8008ae8:	687a      	ldr	r2, [r7, #4]
 8008aea:	6812      	ldr	r2, [r2, #0]
 8008aec:	4413      	add	r3, r2
 8008aee:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008af2:	881b      	ldrh	r3, [r3, #0]
 8008af4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008af8:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008afc:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b00:	2b00      	cmp	r3, #0
 8008b02:	d02c      	beq.n	8008b5e <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008b04:	687b      	ldr	r3, [r7, #4]
 8008b06:	6818      	ldr	r0, [r3, #0]
 8008b08:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b0a:	6959      	ldr	r1, [r3, #20]
 8008b0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b0e:	891a      	ldrh	r2, [r3, #8]
 8008b10:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b14:	f007 fcb4 	bl	8010480 <USB_ReadPMA>
 8008b18:	e021      	b.n	8008b5e <PCD_EP_ISR_Handler+0x470>
              }
            }
            else
            {
              /* read from endpoint BUF1Addr buffer */
              count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008b1a:	687b      	ldr	r3, [r7, #4]
 8008b1c:	681b      	ldr	r3, [r3, #0]
 8008b1e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008b22:	b29b      	uxth	r3, r3
 8008b24:	461a      	mov	r2, r3
 8008b26:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b28:	781b      	ldrb	r3, [r3, #0]
 8008b2a:	00db      	lsls	r3, r3, #3
 8008b2c:	4413      	add	r3, r2
 8008b2e:	687a      	ldr	r2, [r7, #4]
 8008b30:	6812      	ldr	r2, [r2, #0]
 8008b32:	4413      	add	r3, r2
 8008b34:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008b38:	881b      	ldrh	r3, [r3, #0]
 8008b3a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008b3e:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e

              if (count != 0U)
 8008b42:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b46:	2b00      	cmp	r3, #0
 8008b48:	d009      	beq.n	8008b5e <PCD_EP_ISR_Handler+0x470>
              {
                USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008b4a:	687b      	ldr	r3, [r7, #4]
 8008b4c:	6818      	ldr	r0, [r3, #0]
 8008b4e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b50:	6959      	ldr	r1, [r3, #20]
 8008b52:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b54:	895a      	ldrh	r2, [r3, #10]
 8008b56:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b5a:	f007 fc91 	bl	8010480 <USB_ReadPMA>
          }
        }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

        /* multi-packet on the NON control OUT endpoint */
        ep->xfer_count += count;
 8008b5e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b60:	69da      	ldr	r2, [r3, #28]
 8008b62:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b66:	441a      	add	r2, r3
 8008b68:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b6a:	61da      	str	r2, [r3, #28]

        if ((ep->xfer_len == 0U) || (count < ep->maxpacket))
 8008b6c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b6e:	699b      	ldr	r3, [r3, #24]
 8008b70:	2b00      	cmp	r3, #0
 8008b72:	d005      	beq.n	8008b80 <PCD_EP_ISR_Handler+0x492>
 8008b74:	f8b7 204e 	ldrh.w	r2, [r7, #78]	@ 0x4e
 8008b78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b7a:	691b      	ldr	r3, [r3, #16]
 8008b7c:	429a      	cmp	r2, r3
 8008b7e:	d206      	bcs.n	8008b8e <PCD_EP_ISR_Handler+0x4a0>
        {
          /* RX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataOutStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataOutStageCallback(hpcd, ep->num);
 8008b80:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b82:	781b      	ldrb	r3, [r3, #0]
 8008b84:	4619      	mov	r1, r3
 8008b86:	6878      	ldr	r0, [r7, #4]
 8008b88:	f00e fee8 	bl	801795c <HAL_PCD_DataOutStageCallback>
 8008b8c:	e00c      	b.n	8008ba8 <PCD_EP_ISR_Handler+0x4ba>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
           ep->xfer_buff += count;
 8008b8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b90:	695a      	ldr	r2, [r3, #20]
 8008b92:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 8008b96:	441a      	add	r2, r3
 8008b98:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008b9a:	615a      	str	r2, [r3, #20]
          (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008b9c:	687b      	ldr	r3, [r7, #4]
 8008b9e:	681b      	ldr	r3, [r3, #0]
 8008ba0:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008ba2:	4618      	mov	r0, r3
 8008ba4:	f006 fd45 	bl	800f632 <USB_EPStartXfer>
        }
      }

      if ((wEPVal & USB_EP_CTR_TX) != 0U)
 8008ba8:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008baa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008bae:	2b00      	cmp	r3, #0
 8008bb0:	f000 8117 	beq.w	8008de2 <PCD_EP_ISR_Handler+0x6f4>
      {
        ep = &hpcd->IN_ep[epindex];
 8008bb4:	f897 2041 	ldrb.w	r2, [r7, #65]	@ 0x41
 8008bb8:	4613      	mov	r3, r2
 8008bba:	009b      	lsls	r3, r3, #2
 8008bbc:	4413      	add	r3, r2
 8008bbe:	00db      	lsls	r3, r3, #3
 8008bc0:	3310      	adds	r3, #16
 8008bc2:	687a      	ldr	r2, [r7, #4]
 8008bc4:	4413      	add	r3, r2
 8008bc6:	64bb      	str	r3, [r7, #72]	@ 0x48

        /* clear int flag */
        PCD_CLEAR_TX_EP_CTR(hpcd->Instance, epindex);
 8008bc8:	687b      	ldr	r3, [r7, #4]
 8008bca:	681b      	ldr	r3, [r3, #0]
 8008bcc:	461a      	mov	r2, r3
 8008bce:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008bd2:	009b      	lsls	r3, r3, #2
 8008bd4:	4413      	add	r3, r2
 8008bd6:	881b      	ldrh	r3, [r3, #0]
 8008bd8:	b29b      	uxth	r3, r3
 8008bda:	f423 43e1 	bic.w	r3, r3, #28800	@ 0x7080
 8008bde:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008be2:	87bb      	strh	r3, [r7, #60]	@ 0x3c
 8008be4:	687b      	ldr	r3, [r7, #4]
 8008be6:	681b      	ldr	r3, [r3, #0]
 8008be8:	461a      	mov	r2, r3
 8008bea:	f897 3041 	ldrb.w	r3, [r7, #65]	@ 0x41
 8008bee:	009b      	lsls	r3, r3, #2
 8008bf0:	441a      	add	r2, r3
 8008bf2:	8fbb      	ldrh	r3, [r7, #60]	@ 0x3c
 8008bf4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008bf8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008bfc:	b29b      	uxth	r3, r3
 8008bfe:	8013      	strh	r3, [r2, #0]

        if (ep->type == EP_TYPE_ISOC)
 8008c00:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c02:	78db      	ldrb	r3, [r3, #3]
 8008c04:	2b01      	cmp	r3, #1
 8008c06:	f040 80a1 	bne.w	8008d4c <PCD_EP_ISR_Handler+0x65e>
        {
          ep->xfer_len = 0U;
 8008c0a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c0c:	2200      	movs	r2, #0
 8008c0e:	619a      	str	r2, [r3, #24]

#if (USE_USB_DOUBLE_BUFFER == 1U)
          if (ep->doublebuffer != 0U)
 8008c10:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c12:	7b1b      	ldrb	r3, [r3, #12]
 8008c14:	2b00      	cmp	r3, #0
 8008c16:	f000 8092 	beq.w	8008d3e <PCD_EP_ISR_Handler+0x650>
          {
            if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008c1a:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008c1c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008c20:	2b00      	cmp	r3, #0
 8008c22:	d046      	beq.n	8008cb2 <PCD_EP_ISR_Handler+0x5c4>
            {
              PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008c24:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c26:	785b      	ldrb	r3, [r3, #1]
 8008c28:	2b00      	cmp	r3, #0
 8008c2a:	d126      	bne.n	8008c7a <PCD_EP_ISR_Handler+0x58c>
 8008c2c:	687b      	ldr	r3, [r7, #4]
 8008c2e:	681b      	ldr	r3, [r3, #0]
 8008c30:	61fb      	str	r3, [r7, #28]
 8008c32:	687b      	ldr	r3, [r7, #4]
 8008c34:	681b      	ldr	r3, [r3, #0]
 8008c36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c3a:	b29b      	uxth	r3, r3
 8008c3c:	461a      	mov	r2, r3
 8008c3e:	69fb      	ldr	r3, [r7, #28]
 8008c40:	4413      	add	r3, r2
 8008c42:	61fb      	str	r3, [r7, #28]
 8008c44:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c46:	781b      	ldrb	r3, [r3, #0]
 8008c48:	00da      	lsls	r2, r3, #3
 8008c4a:	69fb      	ldr	r3, [r7, #28]
 8008c4c:	4413      	add	r3, r2
 8008c4e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008c52:	61bb      	str	r3, [r7, #24]
 8008c54:	69bb      	ldr	r3, [r7, #24]
 8008c56:	881b      	ldrh	r3, [r3, #0]
 8008c58:	b29b      	uxth	r3, r3
 8008c5a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008c5e:	b29a      	uxth	r2, r3
 8008c60:	69bb      	ldr	r3, [r7, #24]
 8008c62:	801a      	strh	r2, [r3, #0]
 8008c64:	69bb      	ldr	r3, [r7, #24]
 8008c66:	881b      	ldrh	r3, [r3, #0]
 8008c68:	b29b      	uxth	r3, r3
 8008c6a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008c6e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008c72:	b29a      	uxth	r2, r3
 8008c74:	69bb      	ldr	r3, [r7, #24]
 8008c76:	801a      	strh	r2, [r3, #0]
 8008c78:	e061      	b.n	8008d3e <PCD_EP_ISR_Handler+0x650>
 8008c7a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c7c:	785b      	ldrb	r3, [r3, #1]
 8008c7e:	2b01      	cmp	r3, #1
 8008c80:	d15d      	bne.n	8008d3e <PCD_EP_ISR_Handler+0x650>
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008c90:	b29b      	uxth	r3, r3
 8008c92:	461a      	mov	r2, r3
 8008c94:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008c96:	4413      	add	r3, r2
 8008c98:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008c9c:	781b      	ldrb	r3, [r3, #0]
 8008c9e:	00da      	lsls	r2, r3, #3
 8008ca0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008ca2:	4413      	add	r3, r2
 8008ca4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008ca8:	623b      	str	r3, [r7, #32]
 8008caa:	6a3b      	ldr	r3, [r7, #32]
 8008cac:	2200      	movs	r2, #0
 8008cae:	801a      	strh	r2, [r3, #0]
 8008cb0:	e045      	b.n	8008d3e <PCD_EP_ISR_Handler+0x650>
            }
            else
            {
              PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 8008cb2:	687b      	ldr	r3, [r7, #4]
 8008cb4:	681b      	ldr	r3, [r3, #0]
 8008cb6:	637b      	str	r3, [r7, #52]	@ 0x34
 8008cb8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cba:	785b      	ldrb	r3, [r3, #1]
 8008cbc:	2b00      	cmp	r3, #0
 8008cbe:	d126      	bne.n	8008d0e <PCD_EP_ISR_Handler+0x620>
 8008cc0:	687b      	ldr	r3, [r7, #4]
 8008cc2:	681b      	ldr	r3, [r3, #0]
 8008cc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cc6:	687b      	ldr	r3, [r7, #4]
 8008cc8:	681b      	ldr	r3, [r3, #0]
 8008cca:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008cce:	b29b      	uxth	r3, r3
 8008cd0:	461a      	mov	r2, r3
 8008cd2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008cd4:	4413      	add	r3, r2
 8008cd6:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008cd8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008cda:	781b      	ldrb	r3, [r3, #0]
 8008cdc:	00da      	lsls	r2, r3, #3
 8008cde:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008ce0:	4413      	add	r3, r2
 8008ce2:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cea:	881b      	ldrh	r3, [r3, #0]
 8008cec:	b29b      	uxth	r3, r3
 8008cee:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008cf2:	b29a      	uxth	r2, r3
 8008cf4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cf6:	801a      	strh	r2, [r3, #0]
 8008cf8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008cfa:	881b      	ldrh	r3, [r3, #0]
 8008cfc:	b29b      	uxth	r3, r3
 8008cfe:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8008d02:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8008d06:	b29a      	uxth	r2, r3
 8008d08:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008d0a:	801a      	strh	r2, [r3, #0]
 8008d0c:	e017      	b.n	8008d3e <PCD_EP_ISR_Handler+0x650>
 8008d0e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d10:	785b      	ldrb	r3, [r3, #1]
 8008d12:	2b01      	cmp	r3, #1
 8008d14:	d113      	bne.n	8008d3e <PCD_EP_ISR_Handler+0x650>
 8008d16:	687b      	ldr	r3, [r7, #4]
 8008d18:	681b      	ldr	r3, [r3, #0]
 8008d1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d1e:	b29b      	uxth	r3, r3
 8008d20:	461a      	mov	r2, r3
 8008d22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d24:	4413      	add	r3, r2
 8008d26:	637b      	str	r3, [r7, #52]	@ 0x34
 8008d28:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d2a:	781b      	ldrb	r3, [r3, #0]
 8008d2c:	00da      	lsls	r2, r3, #3
 8008d2e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008d30:	4413      	add	r3, r2
 8008d32:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008d36:	633b      	str	r3, [r7, #48]	@ 0x30
 8008d38:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008d3a:	2200      	movs	r2, #0
 8008d3c:	801a      	strh	r2, [r3, #0]

          /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
          hpcd->DataInStageCallback(hpcd, ep->num);
#else
          HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008d3e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d40:	781b      	ldrb	r3, [r3, #0]
 8008d42:	4619      	mov	r1, r3
 8008d44:	6878      	ldr	r0, [r7, #4]
 8008d46:	f00e fe24 	bl	8017992 <HAL_PCD_DataInStageCallback>
 8008d4a:	e04a      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
        }
        else
        {
          /* Manage Single Buffer Transaction */
          if ((wEPVal & USB_EP_KIND) == 0U)
 8008d4c:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008d4e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008d52:	2b00      	cmp	r3, #0
 8008d54:	d13f      	bne.n	8008dd6 <PCD_EP_ISR_Handler+0x6e8>
          {
            /* Multi-packet on the NON control IN endpoint */
            TxPctSize = (uint16_t)PCD_GET_EP_TX_CNT(hpcd->Instance, ep->num);
 8008d56:	687b      	ldr	r3, [r7, #4]
 8008d58:	681b      	ldr	r3, [r3, #0]
 8008d5a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008d5e:	b29b      	uxth	r3, r3
 8008d60:	461a      	mov	r2, r3
 8008d62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d64:	781b      	ldrb	r3, [r3, #0]
 8008d66:	00db      	lsls	r3, r3, #3
 8008d68:	4413      	add	r3, r2
 8008d6a:	687a      	ldr	r2, [r7, #4]
 8008d6c:	6812      	ldr	r2, [r2, #0]
 8008d6e:	4413      	add	r3, r2
 8008d70:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008d74:	881b      	ldrh	r3, [r3, #0]
 8008d76:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008d7a:	877b      	strh	r3, [r7, #58]	@ 0x3a

            if (ep->xfer_len > TxPctSize)
 8008d7c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d7e:	699a      	ldr	r2, [r3, #24]
 8008d80:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008d82:	429a      	cmp	r2, r3
 8008d84:	d906      	bls.n	8008d94 <PCD_EP_ISR_Handler+0x6a6>
            {
              ep->xfer_len -= TxPctSize;
 8008d86:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d88:	699a      	ldr	r2, [r3, #24]
 8008d8a:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008d8c:	1ad2      	subs	r2, r2, r3
 8008d8e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d90:	619a      	str	r2, [r3, #24]
 8008d92:	e002      	b.n	8008d9a <PCD_EP_ISR_Handler+0x6ac>
            }
            else
            {
              ep->xfer_len = 0U;
 8008d94:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d96:	2200      	movs	r2, #0
 8008d98:	619a      	str	r2, [r3, #24]
            }

            /* Zero Length Packet? */
            if (ep->xfer_len == 0U)
 8008d9a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008d9c:	699b      	ldr	r3, [r3, #24]
 8008d9e:	2b00      	cmp	r3, #0
 8008da0:	d106      	bne.n	8008db0 <PCD_EP_ISR_Handler+0x6c2>
            {
              /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->DataInStageCallback(hpcd, ep->num);
#else
              HAL_PCD_DataInStageCallback(hpcd, ep->num);
 8008da2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008da4:	781b      	ldrb	r3, [r3, #0]
 8008da6:	4619      	mov	r1, r3
 8008da8:	6878      	ldr	r0, [r7, #4]
 8008daa:	f00e fdf2 	bl	8017992 <HAL_PCD_DataInStageCallback>
 8008dae:	e018      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }
            else
            {
              /* Transfer is not yet Done */
              ep->xfer_buff += TxPctSize;
 8008db0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008db2:	695a      	ldr	r2, [r3, #20]
 8008db4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008db6:	441a      	add	r2, r3
 8008db8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dba:	615a      	str	r2, [r3, #20]
              ep->xfer_count += TxPctSize;
 8008dbc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dbe:	69da      	ldr	r2, [r3, #28]
 8008dc0:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8008dc2:	441a      	add	r2, r3
 8008dc4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8008dc6:	61da      	str	r2, [r3, #28]
              (void)USB_EPStartXfer(hpcd->Instance, ep);
 8008dc8:	687b      	ldr	r3, [r7, #4]
 8008dca:	681b      	ldr	r3, [r3, #0]
 8008dcc:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008dce:	4618      	mov	r0, r3
 8008dd0:	f006 fc2f 	bl	800f632 <USB_EPStartXfer>
 8008dd4:	e005      	b.n	8008de2 <PCD_EP_ISR_Handler+0x6f4>
          }
#if (USE_USB_DOUBLE_BUFFER == 1U)
          /* Double Buffer bulk IN (bulk transfer Len > Ep_Mps) */
          else
          {
            (void)HAL_PCD_EP_DB_Transmit(hpcd, ep, wEPVal);
 8008dd6:	8ffb      	ldrh	r3, [r7, #62]	@ 0x3e
 8008dd8:	461a      	mov	r2, r3
 8008dda:	6cb9      	ldr	r1, [r7, #72]	@ 0x48
 8008ddc:	6878      	ldr	r0, [r7, #4]
 8008dde:	f000 f917 	bl	8009010 <HAL_PCD_EP_DB_Transmit>
  while ((hpcd->Instance->ISTR & USB_ISTR_CTR) != 0U)
 8008de2:	687b      	ldr	r3, [r7, #4]
 8008de4:	681b      	ldr	r3, [r3, #0]
 8008de6:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 8008dea:	b29b      	uxth	r3, r3
 8008dec:	b21b      	sxth	r3, r3
 8008dee:	2b00      	cmp	r3, #0
 8008df0:	f6ff ac82 	blt.w	80086f8 <PCD_EP_ISR_Handler+0xa>
        }
      }
    }
  }

  return HAL_OK;
 8008df4:	2300      	movs	r3, #0
}
 8008df6:	4618      	mov	r0, r3
 8008df8:	3750      	adds	r7, #80	@ 0x50
 8008dfa:	46bd      	mov	sp, r7
 8008dfc:	bd80      	pop	{r7, pc}

08008dfe <HAL_PCD_EP_DB_Receive>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static uint16_t HAL_PCD_EP_DB_Receive(PCD_HandleTypeDef *hpcd,
                                      PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8008dfe:	b580      	push	{r7, lr}
 8008e00:	b088      	sub	sp, #32
 8008e02:	af00      	add	r7, sp, #0
 8008e04:	60f8      	str	r0, [r7, #12]
 8008e06:	60b9      	str	r1, [r7, #8]
 8008e08:	4613      	mov	r3, r2
 8008e0a:	80fb      	strh	r3, [r7, #6]
  uint16_t count;

  /* Manage Buffer0 OUT */
  if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8008e0c:	88fb      	ldrh	r3, [r7, #6]
 8008e0e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008e12:	2b00      	cmp	r3, #0
 8008e14:	d07c      	beq.n	8008f10 <HAL_PCD_EP_DB_Receive+0x112>
  {
    /* Get count of received Data on buffer0 */
    count = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 8008e16:	68fb      	ldr	r3, [r7, #12]
 8008e18:	681b      	ldr	r3, [r3, #0]
 8008e1a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008e1e:	b29b      	uxth	r3, r3
 8008e20:	461a      	mov	r2, r3
 8008e22:	68bb      	ldr	r3, [r7, #8]
 8008e24:	781b      	ldrb	r3, [r3, #0]
 8008e26:	00db      	lsls	r3, r3, #3
 8008e28:	4413      	add	r3, r2
 8008e2a:	68fa      	ldr	r2, [r7, #12]
 8008e2c:	6812      	ldr	r2, [r2, #0]
 8008e2e:	4413      	add	r3, r2
 8008e30:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8008e34:	881b      	ldrh	r3, [r3, #0]
 8008e36:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008e3a:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008e3c:	68bb      	ldr	r3, [r7, #8]
 8008e3e:	699a      	ldr	r2, [r3, #24]
 8008e40:	8b7b      	ldrh	r3, [r7, #26]
 8008e42:	429a      	cmp	r2, r3
 8008e44:	d306      	bcc.n	8008e54 <HAL_PCD_EP_DB_Receive+0x56>
    {
      ep->xfer_len -= count;
 8008e46:	68bb      	ldr	r3, [r7, #8]
 8008e48:	699a      	ldr	r2, [r3, #24]
 8008e4a:	8b7b      	ldrh	r3, [r7, #26]
 8008e4c:	1ad2      	subs	r2, r2, r3
 8008e4e:	68bb      	ldr	r3, [r7, #8]
 8008e50:	619a      	str	r2, [r3, #24]
 8008e52:	e002      	b.n	8008e5a <HAL_PCD_EP_DB_Receive+0x5c>
    }
    else
    {
      ep->xfer_len = 0U;
 8008e54:	68bb      	ldr	r3, [r7, #8]
 8008e56:	2200      	movs	r2, #0
 8008e58:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008e5a:	68bb      	ldr	r3, [r7, #8]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	2b00      	cmp	r3, #0
 8008e60:	d123      	bne.n	8008eaa <HAL_PCD_EP_DB_Receive+0xac>
    {
      /* Set NAK to OUT endpoint since double buffer is enabled */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008e62:	68fb      	ldr	r3, [r7, #12]
 8008e64:	681b      	ldr	r3, [r3, #0]
 8008e66:	461a      	mov	r2, r3
 8008e68:	68bb      	ldr	r3, [r7, #8]
 8008e6a:	781b      	ldrb	r3, [r3, #0]
 8008e6c:	009b      	lsls	r3, r3, #2
 8008e6e:	4413      	add	r3, r2
 8008e70:	881b      	ldrh	r3, [r3, #0]
 8008e72:	b29b      	uxth	r3, r3
 8008e74:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008e78:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008e7c:	833b      	strh	r3, [r7, #24]
 8008e7e:	8b3b      	ldrh	r3, [r7, #24]
 8008e80:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008e84:	833b      	strh	r3, [r7, #24]
 8008e86:	68fb      	ldr	r3, [r7, #12]
 8008e88:	681b      	ldr	r3, [r3, #0]
 8008e8a:	461a      	mov	r2, r3
 8008e8c:	68bb      	ldr	r3, [r7, #8]
 8008e8e:	781b      	ldrb	r3, [r3, #0]
 8008e90:	009b      	lsls	r3, r3, #2
 8008e92:	441a      	add	r2, r3
 8008e94:	8b3b      	ldrh	r3, [r7, #24]
 8008e96:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008e9a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008e9e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008ea2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008ea6:	b29b      	uxth	r3, r3
 8008ea8:	8013      	strh	r3, [r2, #0]
    }

    /* Check if Buffer1 is in blocked state which requires to toggle */
    if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 8008eaa:	88fb      	ldrh	r3, [r7, #6]
 8008eac:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008eb0:	2b00      	cmp	r3, #0
 8008eb2:	d01f      	beq.n	8008ef4 <HAL_PCD_EP_DB_Receive+0xf6>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008eb4:	68fb      	ldr	r3, [r7, #12]
 8008eb6:	681b      	ldr	r3, [r3, #0]
 8008eb8:	461a      	mov	r2, r3
 8008eba:	68bb      	ldr	r3, [r7, #8]
 8008ebc:	781b      	ldrb	r3, [r3, #0]
 8008ebe:	009b      	lsls	r3, r3, #2
 8008ec0:	4413      	add	r3, r2
 8008ec2:	881b      	ldrh	r3, [r3, #0]
 8008ec4:	b29b      	uxth	r3, r3
 8008ec6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008eca:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008ece:	82fb      	strh	r3, [r7, #22]
 8008ed0:	68fb      	ldr	r3, [r7, #12]
 8008ed2:	681b      	ldr	r3, [r3, #0]
 8008ed4:	461a      	mov	r2, r3
 8008ed6:	68bb      	ldr	r3, [r7, #8]
 8008ed8:	781b      	ldrb	r3, [r3, #0]
 8008eda:	009b      	lsls	r3, r3, #2
 8008edc:	441a      	add	r2, r3
 8008ede:	8afb      	ldrh	r3, [r7, #22]
 8008ee0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008ee4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008ee8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008eec:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008ef0:	b29b      	uxth	r3, r3
 8008ef2:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008ef4:	8b7b      	ldrh	r3, [r7, #26]
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	f000 8085 	beq.w	8009006 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr0, count);
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	6818      	ldr	r0, [r3, #0]
 8008f00:	68bb      	ldr	r3, [r7, #8]
 8008f02:	6959      	ldr	r1, [r3, #20]
 8008f04:	68bb      	ldr	r3, [r7, #8]
 8008f06:	891a      	ldrh	r2, [r3, #8]
 8008f08:	8b7b      	ldrh	r3, [r7, #26]
 8008f0a:	f007 fab9 	bl	8010480 <USB_ReadPMA>
 8008f0e:	e07a      	b.n	8009006 <HAL_PCD_EP_DB_Receive+0x208>
  }
  /* Manage Buffer 1 DTOG_RX=0 */
  else
  {
    /* Get count of received data */
    count = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8008f10:	68fb      	ldr	r3, [r7, #12]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8008f18:	b29b      	uxth	r3, r3
 8008f1a:	461a      	mov	r2, r3
 8008f1c:	68bb      	ldr	r3, [r7, #8]
 8008f1e:	781b      	ldrb	r3, [r3, #0]
 8008f20:	00db      	lsls	r3, r3, #3
 8008f22:	4413      	add	r3, r2
 8008f24:	68fa      	ldr	r2, [r7, #12]
 8008f26:	6812      	ldr	r2, [r2, #0]
 8008f28:	4413      	add	r3, r2
 8008f2a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8008f2e:	881b      	ldrh	r3, [r3, #0]
 8008f30:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8008f34:	837b      	strh	r3, [r7, #26]

    if (ep->xfer_len >= count)
 8008f36:	68bb      	ldr	r3, [r7, #8]
 8008f38:	699a      	ldr	r2, [r3, #24]
 8008f3a:	8b7b      	ldrh	r3, [r7, #26]
 8008f3c:	429a      	cmp	r2, r3
 8008f3e:	d306      	bcc.n	8008f4e <HAL_PCD_EP_DB_Receive+0x150>
    {
      ep->xfer_len -= count;
 8008f40:	68bb      	ldr	r3, [r7, #8]
 8008f42:	699a      	ldr	r2, [r3, #24]
 8008f44:	8b7b      	ldrh	r3, [r7, #26]
 8008f46:	1ad2      	subs	r2, r2, r3
 8008f48:	68bb      	ldr	r3, [r7, #8]
 8008f4a:	619a      	str	r2, [r3, #24]
 8008f4c:	e002      	b.n	8008f54 <HAL_PCD_EP_DB_Receive+0x156>
    }
    else
    {
      ep->xfer_len = 0U;
 8008f4e:	68bb      	ldr	r3, [r7, #8]
 8008f50:	2200      	movs	r2, #0
 8008f52:	619a      	str	r2, [r3, #24]
    }

    if (ep->xfer_len == 0U)
 8008f54:	68bb      	ldr	r3, [r7, #8]
 8008f56:	699b      	ldr	r3, [r3, #24]
 8008f58:	2b00      	cmp	r3, #0
 8008f5a:	d123      	bne.n	8008fa4 <HAL_PCD_EP_DB_Receive+0x1a6>
    {
      /* Set NAK on the current endpoint */
      PCD_SET_EP_RX_STATUS(hpcd->Instance, ep->num, USB_EP_RX_NAK);
 8008f5c:	68fb      	ldr	r3, [r7, #12]
 8008f5e:	681b      	ldr	r3, [r3, #0]
 8008f60:	461a      	mov	r2, r3
 8008f62:	68bb      	ldr	r3, [r7, #8]
 8008f64:	781b      	ldrb	r3, [r3, #0]
 8008f66:	009b      	lsls	r3, r3, #2
 8008f68:	4413      	add	r3, r2
 8008f6a:	881b      	ldrh	r3, [r3, #0]
 8008f6c:	b29b      	uxth	r3, r3
 8008f6e:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8008f72:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008f76:	83fb      	strh	r3, [r7, #30]
 8008f78:	8bfb      	ldrh	r3, [r7, #30]
 8008f7a:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8008f7e:	83fb      	strh	r3, [r7, #30]
 8008f80:	68fb      	ldr	r3, [r7, #12]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	461a      	mov	r2, r3
 8008f86:	68bb      	ldr	r3, [r7, #8]
 8008f88:	781b      	ldrb	r3, [r3, #0]
 8008f8a:	009b      	lsls	r3, r3, #2
 8008f8c:	441a      	add	r2, r3
 8008f8e:	8bfb      	ldrh	r3, [r7, #30]
 8008f90:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008f94:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008f98:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008f9c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008fa0:	b29b      	uxth	r3, r3
 8008fa2:	8013      	strh	r3, [r2, #0]
    }

    /* Need to FreeUser Buffer */
    if ((wEPVal & USB_EP_DTOG_TX) == 0U)
 8008fa4:	88fb      	ldrh	r3, [r7, #6]
 8008fa6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008faa:	2b00      	cmp	r3, #0
 8008fac:	d11f      	bne.n	8008fee <HAL_PCD_EP_DB_Receive+0x1f0>
    {
      PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 0U);
 8008fae:	68fb      	ldr	r3, [r7, #12]
 8008fb0:	681b      	ldr	r3, [r3, #0]
 8008fb2:	461a      	mov	r2, r3
 8008fb4:	68bb      	ldr	r3, [r7, #8]
 8008fb6:	781b      	ldrb	r3, [r3, #0]
 8008fb8:	009b      	lsls	r3, r3, #2
 8008fba:	4413      	add	r3, r2
 8008fbc:	881b      	ldrh	r3, [r3, #0]
 8008fbe:	b29b      	uxth	r3, r3
 8008fc0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8008fc4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8008fc8:	83bb      	strh	r3, [r7, #28]
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	681b      	ldr	r3, [r3, #0]
 8008fce:	461a      	mov	r2, r3
 8008fd0:	68bb      	ldr	r3, [r7, #8]
 8008fd2:	781b      	ldrb	r3, [r3, #0]
 8008fd4:	009b      	lsls	r3, r3, #2
 8008fd6:	441a      	add	r2, r3
 8008fd8:	8bbb      	ldrh	r3, [r7, #28]
 8008fda:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8008fde:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8008fe2:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8008fe6:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8008fea:	b29b      	uxth	r3, r3
 8008fec:	8013      	strh	r3, [r2, #0]
    }

    if (count != 0U)
 8008fee:	8b7b      	ldrh	r3, [r7, #26]
 8008ff0:	2b00      	cmp	r3, #0
 8008ff2:	d008      	beq.n	8009006 <HAL_PCD_EP_DB_Receive+0x208>
    {
      USB_ReadPMA(hpcd->Instance, ep->xfer_buff, ep->pmaaddr1, count);
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	6818      	ldr	r0, [r3, #0]
 8008ff8:	68bb      	ldr	r3, [r7, #8]
 8008ffa:	6959      	ldr	r1, [r3, #20]
 8008ffc:	68bb      	ldr	r3, [r7, #8]
 8008ffe:	895a      	ldrh	r2, [r3, #10]
 8009000:	8b7b      	ldrh	r3, [r7, #26]
 8009002:	f007 fa3d 	bl	8010480 <USB_ReadPMA>
    }
  }

  return count;
 8009006:	8b7b      	ldrh	r3, [r7, #26]
}
 8009008:	4618      	mov	r0, r3
 800900a:	3720      	adds	r7, #32
 800900c:	46bd      	mov	sp, r7
 800900e:	bd80      	pop	{r7, pc}

08009010 <HAL_PCD_EP_DB_Transmit>:
  * @param  wEPVal Last snapshot of EPRx register value taken in ISR
  * @retval HAL status
  */
static HAL_StatusTypeDef HAL_PCD_EP_DB_Transmit(PCD_HandleTypeDef *hpcd,
                                                PCD_EPTypeDef *ep, uint16_t wEPVal)
{
 8009010:	b580      	push	{r7, lr}
 8009012:	b0a6      	sub	sp, #152	@ 0x98
 8009014:	af00      	add	r7, sp, #0
 8009016:	60f8      	str	r0, [r7, #12]
 8009018:	60b9      	str	r1, [r7, #8]
 800901a:	4613      	mov	r3, r2
 800901c:	80fb      	strh	r3, [r7, #6]
  uint32_t len;
  uint16_t TxPctSize;

  /* Data Buffer0 ACK received */
  if ((wEPVal & USB_EP_DTOG_TX) != 0U)
 800901e:	88fb      	ldrh	r3, [r7, #6]
 8009020:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009024:	2b00      	cmp	r3, #0
 8009026:	f000 81f7 	beq.w	8009418 <HAL_PCD_EP_DB_Transmit+0x408>
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF0_CNT(hpcd->Instance, ep->num);
 800902a:	68fb      	ldr	r3, [r7, #12]
 800902c:	681b      	ldr	r3, [r3, #0]
 800902e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009032:	b29b      	uxth	r3, r3
 8009034:	461a      	mov	r2, r3
 8009036:	68bb      	ldr	r3, [r7, #8]
 8009038:	781b      	ldrb	r3, [r3, #0]
 800903a:	00db      	lsls	r3, r3, #3
 800903c:	4413      	add	r3, r2
 800903e:	68fa      	ldr	r2, [r7, #12]
 8009040:	6812      	ldr	r2, [r2, #0]
 8009042:	4413      	add	r3, r2
 8009044:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009048:	881b      	ldrh	r3, [r3, #0]
 800904a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800904e:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len > TxPctSize)
 8009052:	68bb      	ldr	r3, [r7, #8]
 8009054:	699a      	ldr	r2, [r3, #24]
 8009056:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 800905a:	429a      	cmp	r2, r3
 800905c:	d907      	bls.n	800906e <HAL_PCD_EP_DB_Transmit+0x5e>
    {
      ep->xfer_len -= TxPctSize;
 800905e:	68bb      	ldr	r3, [r7, #8]
 8009060:	699a      	ldr	r2, [r3, #24]
 8009062:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009066:	1ad2      	subs	r2, r2, r3
 8009068:	68bb      	ldr	r3, [r7, #8]
 800906a:	619a      	str	r2, [r3, #24]
 800906c:	e002      	b.n	8009074 <HAL_PCD_EP_DB_Transmit+0x64>
    }
    else
    {
      ep->xfer_len = 0U;
 800906e:	68bb      	ldr	r3, [r7, #8]
 8009070:	2200      	movs	r2, #0
 8009072:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009074:	68bb      	ldr	r3, [r7, #8]
 8009076:	699b      	ldr	r3, [r3, #24]
 8009078:	2b00      	cmp	r3, #0
 800907a:	f040 80e1 	bne.w	8009240 <HAL_PCD_EP_DB_Transmit+0x230>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800907e:	68bb      	ldr	r3, [r7, #8]
 8009080:	785b      	ldrb	r3, [r3, #1]
 8009082:	2b00      	cmp	r3, #0
 8009084:	d126      	bne.n	80090d4 <HAL_PCD_EP_DB_Transmit+0xc4>
 8009086:	68fb      	ldr	r3, [r7, #12]
 8009088:	681b      	ldr	r3, [r3, #0]
 800908a:	633b      	str	r3, [r7, #48]	@ 0x30
 800908c:	68fb      	ldr	r3, [r7, #12]
 800908e:	681b      	ldr	r3, [r3, #0]
 8009090:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009094:	b29b      	uxth	r3, r3
 8009096:	461a      	mov	r2, r3
 8009098:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800909a:	4413      	add	r3, r2
 800909c:	633b      	str	r3, [r7, #48]	@ 0x30
 800909e:	68bb      	ldr	r3, [r7, #8]
 80090a0:	781b      	ldrb	r3, [r3, #0]
 80090a2:	00da      	lsls	r2, r3, #3
 80090a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80090a6:	4413      	add	r3, r2
 80090a8:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80090ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80090ae:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090b0:	881b      	ldrh	r3, [r3, #0]
 80090b2:	b29b      	uxth	r3, r3
 80090b4:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80090b8:	b29a      	uxth	r2, r3
 80090ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090bc:	801a      	strh	r2, [r3, #0]
 80090be:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090c0:	881b      	ldrh	r3, [r3, #0]
 80090c2:	b29b      	uxth	r3, r3
 80090c4:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80090c8:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80090cc:	b29a      	uxth	r2, r3
 80090ce:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80090d0:	801a      	strh	r2, [r3, #0]
 80090d2:	e01a      	b.n	800910a <HAL_PCD_EP_DB_Transmit+0xfa>
 80090d4:	68bb      	ldr	r3, [r7, #8]
 80090d6:	785b      	ldrb	r3, [r3, #1]
 80090d8:	2b01      	cmp	r3, #1
 80090da:	d116      	bne.n	800910a <HAL_PCD_EP_DB_Transmit+0xfa>
 80090dc:	68fb      	ldr	r3, [r7, #12]
 80090de:	681b      	ldr	r3, [r3, #0]
 80090e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090e2:	68fb      	ldr	r3, [r7, #12]
 80090e4:	681b      	ldr	r3, [r3, #0]
 80090e6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80090ea:	b29b      	uxth	r3, r3
 80090ec:	461a      	mov	r2, r3
 80090ee:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090f0:	4413      	add	r3, r2
 80090f2:	63bb      	str	r3, [r7, #56]	@ 0x38
 80090f4:	68bb      	ldr	r3, [r7, #8]
 80090f6:	781b      	ldrb	r3, [r3, #0]
 80090f8:	00da      	lsls	r2, r3, #3
 80090fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80090fc:	4413      	add	r3, r2
 80090fe:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009102:	637b      	str	r3, [r7, #52]	@ 0x34
 8009104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009106:	2200      	movs	r2, #0
 8009108:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800910a:	68fb      	ldr	r3, [r7, #12]
 800910c:	681b      	ldr	r3, [r3, #0]
 800910e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009110:	68bb      	ldr	r3, [r7, #8]
 8009112:	785b      	ldrb	r3, [r3, #1]
 8009114:	2b00      	cmp	r3, #0
 8009116:	d126      	bne.n	8009166 <HAL_PCD_EP_DB_Transmit+0x156>
 8009118:	68fb      	ldr	r3, [r7, #12]
 800911a:	681b      	ldr	r3, [r3, #0]
 800911c:	623b      	str	r3, [r7, #32]
 800911e:	68fb      	ldr	r3, [r7, #12]
 8009120:	681b      	ldr	r3, [r3, #0]
 8009122:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009126:	b29b      	uxth	r3, r3
 8009128:	461a      	mov	r2, r3
 800912a:	6a3b      	ldr	r3, [r7, #32]
 800912c:	4413      	add	r3, r2
 800912e:	623b      	str	r3, [r7, #32]
 8009130:	68bb      	ldr	r3, [r7, #8]
 8009132:	781b      	ldrb	r3, [r3, #0]
 8009134:	00da      	lsls	r2, r3, #3
 8009136:	6a3b      	ldr	r3, [r7, #32]
 8009138:	4413      	add	r3, r2
 800913a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800913e:	61fb      	str	r3, [r7, #28]
 8009140:	69fb      	ldr	r3, [r7, #28]
 8009142:	881b      	ldrh	r3, [r3, #0]
 8009144:	b29b      	uxth	r3, r3
 8009146:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800914a:	b29a      	uxth	r2, r3
 800914c:	69fb      	ldr	r3, [r7, #28]
 800914e:	801a      	strh	r2, [r3, #0]
 8009150:	69fb      	ldr	r3, [r7, #28]
 8009152:	881b      	ldrh	r3, [r3, #0]
 8009154:	b29b      	uxth	r3, r3
 8009156:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800915a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800915e:	b29a      	uxth	r2, r3
 8009160:	69fb      	ldr	r3, [r7, #28]
 8009162:	801a      	strh	r2, [r3, #0]
 8009164:	e017      	b.n	8009196 <HAL_PCD_EP_DB_Transmit+0x186>
 8009166:	68bb      	ldr	r3, [r7, #8]
 8009168:	785b      	ldrb	r3, [r3, #1]
 800916a:	2b01      	cmp	r3, #1
 800916c:	d113      	bne.n	8009196 <HAL_PCD_EP_DB_Transmit+0x186>
 800916e:	68fb      	ldr	r3, [r7, #12]
 8009170:	681b      	ldr	r3, [r3, #0]
 8009172:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009176:	b29b      	uxth	r3, r3
 8009178:	461a      	mov	r2, r3
 800917a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800917c:	4413      	add	r3, r2
 800917e:	62bb      	str	r3, [r7, #40]	@ 0x28
 8009180:	68bb      	ldr	r3, [r7, #8]
 8009182:	781b      	ldrb	r3, [r3, #0]
 8009184:	00da      	lsls	r2, r3, #3
 8009186:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009188:	4413      	add	r3, r2
 800918a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800918e:	627b      	str	r3, [r7, #36]	@ 0x24
 8009190:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009192:	2200      	movs	r2, #0
 8009194:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 8009196:	68bb      	ldr	r3, [r7, #8]
 8009198:	78db      	ldrb	r3, [r3, #3]
 800919a:	2b02      	cmp	r3, #2
 800919c:	d123      	bne.n	80091e6 <HAL_PCD_EP_DB_Transmit+0x1d6>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 800919e:	68fb      	ldr	r3, [r7, #12]
 80091a0:	681b      	ldr	r3, [r3, #0]
 80091a2:	461a      	mov	r2, r3
 80091a4:	68bb      	ldr	r3, [r7, #8]
 80091a6:	781b      	ldrb	r3, [r3, #0]
 80091a8:	009b      	lsls	r3, r3, #2
 80091aa:	4413      	add	r3, r2
 80091ac:	881b      	ldrh	r3, [r3, #0]
 80091ae:	b29b      	uxth	r3, r3
 80091b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80091b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80091b8:	837b      	strh	r3, [r7, #26]
 80091ba:	8b7b      	ldrh	r3, [r7, #26]
 80091bc:	f083 0320 	eor.w	r3, r3, #32
 80091c0:	837b      	strh	r3, [r7, #26]
 80091c2:	68fb      	ldr	r3, [r7, #12]
 80091c4:	681b      	ldr	r3, [r3, #0]
 80091c6:	461a      	mov	r2, r3
 80091c8:	68bb      	ldr	r3, [r7, #8]
 80091ca:	781b      	ldrb	r3, [r3, #0]
 80091cc:	009b      	lsls	r3, r3, #2
 80091ce:	441a      	add	r2, r3
 80091d0:	8b7b      	ldrh	r3, [r7, #26]
 80091d2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80091d6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80091da:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80091de:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80091e2:	b29b      	uxth	r3, r3
 80091e4:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80091e6:	68bb      	ldr	r3, [r7, #8]
 80091e8:	781b      	ldrb	r3, [r3, #0]
 80091ea:	4619      	mov	r1, r3
 80091ec:	68f8      	ldr	r0, [r7, #12]
 80091ee:	f00e fbd0 	bl	8017992 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 80091f2:	88fb      	ldrh	r3, [r7, #6]
 80091f4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80091f8:	2b00      	cmp	r3, #0
 80091fa:	d01f      	beq.n	800923c <HAL_PCD_EP_DB_Transmit+0x22c>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 80091fc:	68fb      	ldr	r3, [r7, #12]
 80091fe:	681b      	ldr	r3, [r3, #0]
 8009200:	461a      	mov	r2, r3
 8009202:	68bb      	ldr	r3, [r7, #8]
 8009204:	781b      	ldrb	r3, [r3, #0]
 8009206:	009b      	lsls	r3, r3, #2
 8009208:	4413      	add	r3, r2
 800920a:	881b      	ldrh	r3, [r3, #0]
 800920c:	b29b      	uxth	r3, r3
 800920e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009212:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009216:	833b      	strh	r3, [r7, #24]
 8009218:	68fb      	ldr	r3, [r7, #12]
 800921a:	681b      	ldr	r3, [r3, #0]
 800921c:	461a      	mov	r2, r3
 800921e:	68bb      	ldr	r3, [r7, #8]
 8009220:	781b      	ldrb	r3, [r3, #0]
 8009222:	009b      	lsls	r3, r3, #2
 8009224:	441a      	add	r2, r3
 8009226:	8b3b      	ldrh	r3, [r7, #24]
 8009228:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800922c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009230:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009234:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009238:	b29b      	uxth	r3, r3
 800923a:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 800923c:	2300      	movs	r3, #0
 800923e:	e31f      	b.n	8009880 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) != 0U)
 8009240:	88fb      	ldrh	r3, [r7, #6]
 8009242:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8009246:	2b00      	cmp	r3, #0
 8009248:	d021      	beq.n	800928e <HAL_PCD_EP_DB_Transmit+0x27e>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 800924a:	68fb      	ldr	r3, [r7, #12]
 800924c:	681b      	ldr	r3, [r3, #0]
 800924e:	461a      	mov	r2, r3
 8009250:	68bb      	ldr	r3, [r7, #8]
 8009252:	781b      	ldrb	r3, [r3, #0]
 8009254:	009b      	lsls	r3, r3, #2
 8009256:	4413      	add	r3, r2
 8009258:	881b      	ldrh	r3, [r3, #0]
 800925a:	b29b      	uxth	r3, r3
 800925c:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009260:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8009264:	f8a7 304e 	strh.w	r3, [r7, #78]	@ 0x4e
 8009268:	68fb      	ldr	r3, [r7, #12]
 800926a:	681b      	ldr	r3, [r3, #0]
 800926c:	461a      	mov	r2, r3
 800926e:	68bb      	ldr	r3, [r7, #8]
 8009270:	781b      	ldrb	r3, [r3, #0]
 8009272:	009b      	lsls	r3, r3, #2
 8009274:	441a      	add	r2, r3
 8009276:	f8b7 304e 	ldrh.w	r3, [r7, #78]	@ 0x4e
 800927a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800927e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009282:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8009286:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800928a:	b29b      	uxth	r3, r3
 800928c:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 800928e:	68bb      	ldr	r3, [r7, #8]
 8009290:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8009294:	2b01      	cmp	r3, #1
 8009296:	f040 82ca 	bne.w	800982e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 800929a:	68bb      	ldr	r3, [r7, #8]
 800929c:	695a      	ldr	r2, [r3, #20]
 800929e:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80092a2:	441a      	add	r2, r3
 80092a4:	68bb      	ldr	r3, [r7, #8]
 80092a6:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80092a8:	68bb      	ldr	r3, [r7, #8]
 80092aa:	69da      	ldr	r2, [r3, #28]
 80092ac:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80092b0:	441a      	add	r2, r3
 80092b2:	68bb      	ldr	r3, [r7, #8]
 80092b4:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80092b6:	68bb      	ldr	r3, [r7, #8]
 80092b8:	6a1a      	ldr	r2, [r3, #32]
 80092ba:	68bb      	ldr	r3, [r7, #8]
 80092bc:	691b      	ldr	r3, [r3, #16]
 80092be:	429a      	cmp	r2, r3
 80092c0:	d309      	bcc.n	80092d6 <HAL_PCD_EP_DB_Transmit+0x2c6>
        {
          len = ep->maxpacket;
 80092c2:	68bb      	ldr	r3, [r7, #8]
 80092c4:	691b      	ldr	r3, [r3, #16]
 80092c6:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80092c8:	68bb      	ldr	r3, [r7, #8]
 80092ca:	6a1a      	ldr	r2, [r3, #32]
 80092cc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80092ce:	1ad2      	subs	r2, r2, r3
 80092d0:	68bb      	ldr	r3, [r7, #8]
 80092d2:	621a      	str	r2, [r3, #32]
 80092d4:	e015      	b.n	8009302 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else if (ep->xfer_len_db == 0U)
 80092d6:	68bb      	ldr	r3, [r7, #8]
 80092d8:	6a1b      	ldr	r3, [r3, #32]
 80092da:	2b00      	cmp	r3, #0
 80092dc:	d107      	bne.n	80092ee <HAL_PCD_EP_DB_Transmit+0x2de>
        {
          len = TxPctSize;
 80092de:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80092e2:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80092e4:	68bb      	ldr	r3, [r7, #8]
 80092e6:	2200      	movs	r2, #0
 80092e8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 80092ec:	e009      	b.n	8009302 <HAL_PCD_EP_DB_Transmit+0x2f2>
        }
        else
        {
          ep->xfer_fill_db = 0U;
 80092ee:	68bb      	ldr	r3, [r7, #8]
 80092f0:	2200      	movs	r2, #0
 80092f2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
          len = ep->xfer_len_db;
 80092f6:	68bb      	ldr	r3, [r7, #8]
 80092f8:	6a1b      	ldr	r3, [r3, #32]
 80092fa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 80092fc:	68bb      	ldr	r3, [r7, #8]
 80092fe:	2200      	movs	r2, #0
 8009300:	621a      	str	r2, [r3, #32]
        }

        /* Write remaining Data to Buffer */
        /* Set the Double buffer counter for pma buffer0 */
        PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 8009302:	68bb      	ldr	r3, [r7, #8]
 8009304:	785b      	ldrb	r3, [r3, #1]
 8009306:	2b00      	cmp	r3, #0
 8009308:	d15f      	bne.n	80093ca <HAL_PCD_EP_DB_Transmit+0x3ba>
 800930a:	68fb      	ldr	r3, [r7, #12]
 800930c:	681b      	ldr	r3, [r3, #0]
 800930e:	643b      	str	r3, [r7, #64]	@ 0x40
 8009310:	68fb      	ldr	r3, [r7, #12]
 8009312:	681b      	ldr	r3, [r3, #0]
 8009314:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009318:	b29b      	uxth	r3, r3
 800931a:	461a      	mov	r2, r3
 800931c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800931e:	4413      	add	r3, r2
 8009320:	643b      	str	r3, [r7, #64]	@ 0x40
 8009322:	68bb      	ldr	r3, [r7, #8]
 8009324:	781b      	ldrb	r3, [r3, #0]
 8009326:	00da      	lsls	r2, r3, #3
 8009328:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800932a:	4413      	add	r3, r2
 800932c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 8009330:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8009332:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009334:	881b      	ldrh	r3, [r3, #0]
 8009336:	b29b      	uxth	r3, r3
 8009338:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800933c:	b29a      	uxth	r2, r3
 800933e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8009340:	801a      	strh	r2, [r3, #0]
 8009342:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009344:	2b00      	cmp	r3, #0
 8009346:	d10a      	bne.n	800935e <HAL_PCD_EP_DB_Transmit+0x34e>
 8009348:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800934a:	881b      	ldrh	r3, [r3, #0]
 800934c:	b29b      	uxth	r3, r3
 800934e:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009352:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009356:	b29a      	uxth	r2, r3
 8009358:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800935a:	801a      	strh	r2, [r3, #0]
 800935c:	e051      	b.n	8009402 <HAL_PCD_EP_DB_Transmit+0x3f2>
 800935e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009360:	2b3e      	cmp	r3, #62	@ 0x3e
 8009362:	d816      	bhi.n	8009392 <HAL_PCD_EP_DB_Transmit+0x382>
 8009364:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009366:	085b      	lsrs	r3, r3, #1
 8009368:	653b      	str	r3, [r7, #80]	@ 0x50
 800936a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800936c:	f003 0301 	and.w	r3, r3, #1
 8009370:	2b00      	cmp	r3, #0
 8009372:	d002      	beq.n	800937a <HAL_PCD_EP_DB_Transmit+0x36a>
 8009374:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009376:	3301      	adds	r3, #1
 8009378:	653b      	str	r3, [r7, #80]	@ 0x50
 800937a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800937c:	881b      	ldrh	r3, [r3, #0]
 800937e:	b29a      	uxth	r2, r3
 8009380:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8009382:	b29b      	uxth	r3, r3
 8009384:	029b      	lsls	r3, r3, #10
 8009386:	b29b      	uxth	r3, r3
 8009388:	4313      	orrs	r3, r2
 800938a:	b29a      	uxth	r2, r3
 800938c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800938e:	801a      	strh	r2, [r3, #0]
 8009390:	e037      	b.n	8009402 <HAL_PCD_EP_DB_Transmit+0x3f2>
 8009392:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009394:	095b      	lsrs	r3, r3, #5
 8009396:	653b      	str	r3, [r7, #80]	@ 0x50
 8009398:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800939a:	f003 031f 	and.w	r3, r3, #31
 800939e:	2b00      	cmp	r3, #0
 80093a0:	d102      	bne.n	80093a8 <HAL_PCD_EP_DB_Transmit+0x398>
 80093a2:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093a4:	3b01      	subs	r3, #1
 80093a6:	653b      	str	r3, [r7, #80]	@ 0x50
 80093a8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093aa:	881b      	ldrh	r3, [r3, #0]
 80093ac:	b29a      	uxth	r2, r3
 80093ae:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80093b0:	b29b      	uxth	r3, r3
 80093b2:	029b      	lsls	r3, r3, #10
 80093b4:	b29b      	uxth	r3, r3
 80093b6:	4313      	orrs	r3, r2
 80093b8:	b29b      	uxth	r3, r3
 80093ba:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80093be:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80093c2:	b29a      	uxth	r2, r3
 80093c4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80093c6:	801a      	strh	r2, [r3, #0]
 80093c8:	e01b      	b.n	8009402 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80093ca:	68bb      	ldr	r3, [r7, #8]
 80093cc:	785b      	ldrb	r3, [r3, #1]
 80093ce:	2b01      	cmp	r3, #1
 80093d0:	d117      	bne.n	8009402 <HAL_PCD_EP_DB_Transmit+0x3f2>
 80093d2:	68fb      	ldr	r3, [r7, #12]
 80093d4:	681b      	ldr	r3, [r3, #0]
 80093d6:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093d8:	68fb      	ldr	r3, [r7, #12]
 80093da:	681b      	ldr	r3, [r3, #0]
 80093dc:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80093e0:	b29b      	uxth	r3, r3
 80093e2:	461a      	mov	r2, r3
 80093e4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093e6:	4413      	add	r3, r2
 80093e8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80093ea:	68bb      	ldr	r3, [r7, #8]
 80093ec:	781b      	ldrb	r3, [r3, #0]
 80093ee:	00da      	lsls	r2, r3, #3
 80093f0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80093f2:	4413      	add	r3, r2
 80093f4:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80093f8:	647b      	str	r3, [r7, #68]	@ 0x44
 80093fa:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80093fc:	b29a      	uxth	r2, r3
 80093fe:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8009400:	801a      	strh	r2, [r3, #0]

        /* Copy user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr0, (uint16_t)len);
 8009402:	68fb      	ldr	r3, [r7, #12]
 8009404:	6818      	ldr	r0, [r3, #0]
 8009406:	68bb      	ldr	r3, [r7, #8]
 8009408:	6959      	ldr	r1, [r3, #20]
 800940a:	68bb      	ldr	r3, [r7, #8]
 800940c:	891a      	ldrh	r2, [r3, #8]
 800940e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009410:	b29b      	uxth	r3, r3
 8009412:	f006 fff2 	bl	80103fa <USB_WritePMA>
 8009416:	e20a      	b.n	800982e <HAL_PCD_EP_DB_Transmit+0x81e>
    }
  }
  else /* Data Buffer1 ACK received */
  {
    /* multi-packet on the NON control IN endpoint */
    TxPctSize = (uint16_t)PCD_GET_EP_DBUF1_CNT(hpcd->Instance, ep->num);
 8009418:	68fb      	ldr	r3, [r7, #12]
 800941a:	681b      	ldr	r3, [r3, #0]
 800941c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009420:	b29b      	uxth	r3, r3
 8009422:	461a      	mov	r2, r3
 8009424:	68bb      	ldr	r3, [r7, #8]
 8009426:	781b      	ldrb	r3, [r3, #0]
 8009428:	00db      	lsls	r3, r3, #3
 800942a:	4413      	add	r3, r2
 800942c:	68fa      	ldr	r2, [r7, #12]
 800942e:	6812      	ldr	r2, [r2, #0]
 8009430:	4413      	add	r3, r2
 8009432:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009436:	881b      	ldrh	r3, [r3, #0]
 8009438:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800943c:	f8a7 3096 	strh.w	r3, [r7, #150]	@ 0x96

    if (ep->xfer_len >= TxPctSize)
 8009440:	68bb      	ldr	r3, [r7, #8]
 8009442:	699a      	ldr	r2, [r3, #24]
 8009444:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009448:	429a      	cmp	r2, r3
 800944a:	d307      	bcc.n	800945c <HAL_PCD_EP_DB_Transmit+0x44c>
    {
      ep->xfer_len -= TxPctSize;
 800944c:	68bb      	ldr	r3, [r7, #8]
 800944e:	699a      	ldr	r2, [r3, #24]
 8009450:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 8009454:	1ad2      	subs	r2, r2, r3
 8009456:	68bb      	ldr	r3, [r7, #8]
 8009458:	619a      	str	r2, [r3, #24]
 800945a:	e002      	b.n	8009462 <HAL_PCD_EP_DB_Transmit+0x452>
    }
    else
    {
      ep->xfer_len = 0U;
 800945c:	68bb      	ldr	r3, [r7, #8]
 800945e:	2200      	movs	r2, #0
 8009460:	619a      	str	r2, [r3, #24]
    }

    /* Transfer is completed */
    if (ep->xfer_len == 0U)
 8009462:	68bb      	ldr	r3, [r7, #8]
 8009464:	699b      	ldr	r3, [r3, #24]
 8009466:	2b00      	cmp	r3, #0
 8009468:	f040 80f6 	bne.w	8009658 <HAL_PCD_EP_DB_Transmit+0x648>
    {
      PCD_SET_EP_DBUF0_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 800946c:	68bb      	ldr	r3, [r7, #8]
 800946e:	785b      	ldrb	r3, [r3, #1]
 8009470:	2b00      	cmp	r3, #0
 8009472:	d126      	bne.n	80094c2 <HAL_PCD_EP_DB_Transmit+0x4b2>
 8009474:	68fb      	ldr	r3, [r7, #12]
 8009476:	681b      	ldr	r3, [r3, #0]
 8009478:	677b      	str	r3, [r7, #116]	@ 0x74
 800947a:	68fb      	ldr	r3, [r7, #12]
 800947c:	681b      	ldr	r3, [r3, #0]
 800947e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009482:	b29b      	uxth	r3, r3
 8009484:	461a      	mov	r2, r3
 8009486:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009488:	4413      	add	r3, r2
 800948a:	677b      	str	r3, [r7, #116]	@ 0x74
 800948c:	68bb      	ldr	r3, [r7, #8]
 800948e:	781b      	ldrb	r3, [r3, #0]
 8009490:	00da      	lsls	r2, r3, #3
 8009492:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8009494:	4413      	add	r3, r2
 8009496:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800949a:	673b      	str	r3, [r7, #112]	@ 0x70
 800949c:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800949e:	881b      	ldrh	r3, [r3, #0]
 80094a0:	b29b      	uxth	r3, r3
 80094a2:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80094a6:	b29a      	uxth	r2, r3
 80094a8:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094aa:	801a      	strh	r2, [r3, #0]
 80094ac:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094ae:	881b      	ldrh	r3, [r3, #0]
 80094b0:	b29b      	uxth	r3, r3
 80094b2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80094b6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80094ba:	b29a      	uxth	r2, r3
 80094bc:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80094be:	801a      	strh	r2, [r3, #0]
 80094c0:	e01a      	b.n	80094f8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80094c2:	68bb      	ldr	r3, [r7, #8]
 80094c4:	785b      	ldrb	r3, [r3, #1]
 80094c6:	2b01      	cmp	r3, #1
 80094c8:	d116      	bne.n	80094f8 <HAL_PCD_EP_DB_Transmit+0x4e8>
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	681b      	ldr	r3, [r3, #0]
 80094ce:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80094d8:	b29b      	uxth	r3, r3
 80094da:	461a      	mov	r2, r3
 80094dc:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80094de:	4413      	add	r3, r2
 80094e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 80094e2:	68bb      	ldr	r3, [r7, #8]
 80094e4:	781b      	ldrb	r3, [r3, #0]
 80094e6:	00da      	lsls	r2, r3, #3
 80094e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80094ea:	4413      	add	r3, r2
 80094ec:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 80094f0:	67bb      	str	r3, [r7, #120]	@ 0x78
 80094f2:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80094f4:	2200      	movs	r2, #0
 80094f6:	801a      	strh	r2, [r3, #0]
      PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, 0U);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	681b      	ldr	r3, [r3, #0]
 80094fc:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009500:	68bb      	ldr	r3, [r7, #8]
 8009502:	785b      	ldrb	r3, [r3, #1]
 8009504:	2b00      	cmp	r3, #0
 8009506:	d12f      	bne.n	8009568 <HAL_PCD_EP_DB_Transmit+0x558>
 8009508:	68fb      	ldr	r3, [r7, #12]
 800950a:	681b      	ldr	r3, [r3, #0]
 800950c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009510:	68fb      	ldr	r3, [r7, #12]
 8009512:	681b      	ldr	r3, [r3, #0]
 8009514:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009518:	b29b      	uxth	r3, r3
 800951a:	461a      	mov	r2, r3
 800951c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009520:	4413      	add	r3, r2
 8009522:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8009526:	68bb      	ldr	r3, [r7, #8]
 8009528:	781b      	ldrb	r3, [r3, #0]
 800952a:	00da      	lsls	r2, r3, #3
 800952c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8009530:	4413      	add	r3, r2
 8009532:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009536:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800953a:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800953e:	881b      	ldrh	r3, [r3, #0]
 8009540:	b29b      	uxth	r3, r3
 8009542:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8009546:	b29a      	uxth	r2, r3
 8009548:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800954c:	801a      	strh	r2, [r3, #0]
 800954e:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009552:	881b      	ldrh	r3, [r3, #0]
 8009554:	b29b      	uxth	r3, r3
 8009556:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800955a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800955e:	b29a      	uxth	r2, r3
 8009560:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8009564:	801a      	strh	r2, [r3, #0]
 8009566:	e01c      	b.n	80095a2 <HAL_PCD_EP_DB_Transmit+0x592>
 8009568:	68bb      	ldr	r3, [r7, #8]
 800956a:	785b      	ldrb	r3, [r3, #1]
 800956c:	2b01      	cmp	r3, #1
 800956e:	d118      	bne.n	80095a2 <HAL_PCD_EP_DB_Transmit+0x592>
 8009570:	68fb      	ldr	r3, [r7, #12]
 8009572:	681b      	ldr	r3, [r3, #0]
 8009574:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009578:	b29b      	uxth	r3, r3
 800957a:	461a      	mov	r2, r3
 800957c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009580:	4413      	add	r3, r2
 8009582:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8009586:	68bb      	ldr	r3, [r7, #8]
 8009588:	781b      	ldrb	r3, [r3, #0]
 800958a:	00da      	lsls	r2, r3, #3
 800958c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8009590:	4413      	add	r3, r2
 8009592:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009596:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800959a:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800959e:	2200      	movs	r2, #0
 80095a0:	801a      	strh	r2, [r3, #0]

      if (ep->type == EP_TYPE_BULK)
 80095a2:	68bb      	ldr	r3, [r7, #8]
 80095a4:	78db      	ldrb	r3, [r3, #3]
 80095a6:	2b02      	cmp	r3, #2
 80095a8:	d127      	bne.n	80095fa <HAL_PCD_EP_DB_Transmit+0x5ea>
      {
        /* Set Bulk endpoint in NAK state */
        PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_NAK);
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	461a      	mov	r2, r3
 80095b0:	68bb      	ldr	r3, [r7, #8]
 80095b2:	781b      	ldrb	r3, [r3, #0]
 80095b4:	009b      	lsls	r3, r3, #2
 80095b6:	4413      	add	r3, r2
 80095b8:	881b      	ldrh	r3, [r3, #0]
 80095ba:	b29b      	uxth	r3, r3
 80095bc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80095c0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80095c4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80095c8:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80095cc:	f083 0320 	eor.w	r3, r3, #32
 80095d0:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
 80095d4:	68fb      	ldr	r3, [r7, #12]
 80095d6:	681b      	ldr	r3, [r3, #0]
 80095d8:	461a      	mov	r2, r3
 80095da:	68bb      	ldr	r3, [r7, #8]
 80095dc:	781b      	ldrb	r3, [r3, #0]
 80095de:	009b      	lsls	r3, r3, #2
 80095e0:	441a      	add	r2, r3
 80095e2:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 80095e6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80095ea:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80095ee:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80095f2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80095f6:	b29b      	uxth	r3, r3
 80095f8:	8013      	strh	r3, [r2, #0]

      /* TX COMPLETE */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataInStageCallback(hpcd, ep->num);
#else
      HAL_PCD_DataInStageCallback(hpcd, ep->num);
 80095fa:	68bb      	ldr	r3, [r7, #8]
 80095fc:	781b      	ldrb	r3, [r3, #0]
 80095fe:	4619      	mov	r1, r3
 8009600:	68f8      	ldr	r0, [r7, #12]
 8009602:	f00e f9c6 	bl	8017992 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      /* need to Free USB Buff */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009606:	88fb      	ldrh	r3, [r7, #6]
 8009608:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800960c:	2b00      	cmp	r3, #0
 800960e:	d121      	bne.n	8009654 <HAL_PCD_EP_DB_Transmit+0x644>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009610:	68fb      	ldr	r3, [r7, #12]
 8009612:	681b      	ldr	r3, [r3, #0]
 8009614:	461a      	mov	r2, r3
 8009616:	68bb      	ldr	r3, [r7, #8]
 8009618:	781b      	ldrb	r3, [r3, #0]
 800961a:	009b      	lsls	r3, r3, #2
 800961c:	4413      	add	r3, r2
 800961e:	881b      	ldrh	r3, [r3, #0]
 8009620:	b29b      	uxth	r3, r3
 8009622:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009626:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800962a:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92
 800962e:	68fb      	ldr	r3, [r7, #12]
 8009630:	681b      	ldr	r3, [r3, #0]
 8009632:	461a      	mov	r2, r3
 8009634:	68bb      	ldr	r3, [r7, #8]
 8009636:	781b      	ldrb	r3, [r3, #0]
 8009638:	009b      	lsls	r3, r3, #2
 800963a:	441a      	add	r2, r3
 800963c:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 8009640:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009644:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009648:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800964c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8009650:	b29b      	uxth	r3, r3
 8009652:	8013      	strh	r3, [r2, #0]
      }

      return HAL_OK;
 8009654:	2300      	movs	r3, #0
 8009656:	e113      	b.n	8009880 <HAL_PCD_EP_DB_Transmit+0x870>
    }
    else /* Transfer is not yet Done */
    {
      /* Need to Free USB Buffer */
      if ((wEPVal & USB_EP_DTOG_RX) == 0U)
 8009658:	88fb      	ldrh	r3, [r7, #6]
 800965a:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800965e:	2b00      	cmp	r3, #0
 8009660:	d121      	bne.n	80096a6 <HAL_PCD_EP_DB_Transmit+0x696>
      {
        PCD_FREE_USER_BUFFER(hpcd->Instance, ep->num, 1U);
 8009662:	68fb      	ldr	r3, [r7, #12]
 8009664:	681b      	ldr	r3, [r3, #0]
 8009666:	461a      	mov	r2, r3
 8009668:	68bb      	ldr	r3, [r7, #8]
 800966a:	781b      	ldrb	r3, [r3, #0]
 800966c:	009b      	lsls	r3, r3, #2
 800966e:	4413      	add	r3, r2
 8009670:	881b      	ldrh	r3, [r3, #0]
 8009672:	b29b      	uxth	r3, r3
 8009674:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009678:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800967c:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 8009680:	68fb      	ldr	r3, [r7, #12]
 8009682:	681b      	ldr	r3, [r3, #0]
 8009684:	461a      	mov	r2, r3
 8009686:	68bb      	ldr	r3, [r7, #8]
 8009688:	781b      	ldrb	r3, [r3, #0]
 800968a:	009b      	lsls	r3, r3, #2
 800968c:	441a      	add	r2, r3
 800968e:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 8009692:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8009696:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800969a:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800969e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80096a2:	b29b      	uxth	r3, r3
 80096a4:	8013      	strh	r3, [r2, #0]
      }

      /* Still there is data to Fill in the next Buffer */
      if (ep->xfer_fill_db == 1U)
 80096a6:	68bb      	ldr	r3, [r7, #8]
 80096a8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80096ac:	2b01      	cmp	r3, #1
 80096ae:	f040 80be 	bne.w	800982e <HAL_PCD_EP_DB_Transmit+0x81e>
      {
        ep->xfer_buff += TxPctSize;
 80096b2:	68bb      	ldr	r3, [r7, #8]
 80096b4:	695a      	ldr	r2, [r3, #20]
 80096b6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80096ba:	441a      	add	r2, r3
 80096bc:	68bb      	ldr	r3, [r7, #8]
 80096be:	615a      	str	r2, [r3, #20]
        ep->xfer_count += TxPctSize;
 80096c0:	68bb      	ldr	r3, [r7, #8]
 80096c2:	69da      	ldr	r2, [r3, #28]
 80096c4:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80096c8:	441a      	add	r2, r3
 80096ca:	68bb      	ldr	r3, [r7, #8]
 80096cc:	61da      	str	r2, [r3, #28]

        /* Calculate the len of the new buffer to fill */
        if (ep->xfer_len_db >= ep->maxpacket)
 80096ce:	68bb      	ldr	r3, [r7, #8]
 80096d0:	6a1a      	ldr	r2, [r3, #32]
 80096d2:	68bb      	ldr	r3, [r7, #8]
 80096d4:	691b      	ldr	r3, [r3, #16]
 80096d6:	429a      	cmp	r2, r3
 80096d8:	d309      	bcc.n	80096ee <HAL_PCD_EP_DB_Transmit+0x6de>
        {
          len = ep->maxpacket;
 80096da:	68bb      	ldr	r3, [r7, #8]
 80096dc:	691b      	ldr	r3, [r3, #16]
 80096de:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db -= len;
 80096e0:	68bb      	ldr	r3, [r7, #8]
 80096e2:	6a1a      	ldr	r2, [r3, #32]
 80096e4:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80096e6:	1ad2      	subs	r2, r2, r3
 80096e8:	68bb      	ldr	r3, [r7, #8]
 80096ea:	621a      	str	r2, [r3, #32]
 80096ec:	e015      	b.n	800971a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else if (ep->xfer_len_db == 0U)
 80096ee:	68bb      	ldr	r3, [r7, #8]
 80096f0:	6a1b      	ldr	r3, [r3, #32]
 80096f2:	2b00      	cmp	r3, #0
 80096f4:	d107      	bne.n	8009706 <HAL_PCD_EP_DB_Transmit+0x6f6>
        {
          len = TxPctSize;
 80096f6:	f8b7 3096 	ldrh.w	r3, [r7, #150]	@ 0x96
 80096fa:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_fill_db = 0U;
 80096fc:	68bb      	ldr	r3, [r7, #8]
 80096fe:	2200      	movs	r2, #0
 8009700:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
 8009704:	e009      	b.n	800971a <HAL_PCD_EP_DB_Transmit+0x70a>
        }
        else
        {
          len = ep->xfer_len_db;
 8009706:	68bb      	ldr	r3, [r7, #8]
 8009708:	6a1b      	ldr	r3, [r3, #32]
 800970a:	65bb      	str	r3, [r7, #88]	@ 0x58
          ep->xfer_len_db = 0U;
 800970c:	68bb      	ldr	r3, [r7, #8]
 800970e:	2200      	movs	r2, #0
 8009710:	621a      	str	r2, [r3, #32]
          ep->xfer_fill_db = 0;
 8009712:	68bb      	ldr	r3, [r7, #8]
 8009714:	2200      	movs	r2, #0
 8009716:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
        }

        /* Set the Double buffer counter for pma buffer1 */
        PCD_SET_EP_DBUF1_CNT(hpcd->Instance, ep->num, ep->is_in, len);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009720:	68bb      	ldr	r3, [r7, #8]
 8009722:	785b      	ldrb	r3, [r3, #1]
 8009724:	2b00      	cmp	r3, #0
 8009726:	d15f      	bne.n	80097e8 <HAL_PCD_EP_DB_Transmit+0x7d8>
 8009728:	68fb      	ldr	r3, [r7, #12]
 800972a:	681b      	ldr	r3, [r3, #0]
 800972c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800972e:	68fb      	ldr	r3, [r7, #12]
 8009730:	681b      	ldr	r3, [r3, #0]
 8009732:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 8009736:	b29b      	uxth	r3, r3
 8009738:	461a      	mov	r2, r3
 800973a:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800973c:	4413      	add	r3, r2
 800973e:	66bb      	str	r3, [r7, #104]	@ 0x68
 8009740:	68bb      	ldr	r3, [r7, #8]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	00da      	lsls	r2, r3, #3
 8009746:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8009748:	4413      	add	r3, r2
 800974a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800974e:	667b      	str	r3, [r7, #100]	@ 0x64
 8009750:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009752:	881b      	ldrh	r3, [r3, #0]
 8009754:	b29b      	uxth	r3, r3
 8009756:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800975a:	b29a      	uxth	r2, r3
 800975c:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800975e:	801a      	strh	r2, [r3, #0]
 8009760:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009762:	2b00      	cmp	r3, #0
 8009764:	d10a      	bne.n	800977c <HAL_PCD_EP_DB_Transmit+0x76c>
 8009766:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009768:	881b      	ldrh	r3, [r3, #0]
 800976a:	b29b      	uxth	r3, r3
 800976c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 8009770:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 8009774:	b29a      	uxth	r2, r3
 8009776:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8009778:	801a      	strh	r2, [r3, #0]
 800977a:	e04e      	b.n	800981a <HAL_PCD_EP_DB_Transmit+0x80a>
 800977c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800977e:	2b3e      	cmp	r3, #62	@ 0x3e
 8009780:	d816      	bhi.n	80097b0 <HAL_PCD_EP_DB_Transmit+0x7a0>
 8009782:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009784:	085b      	lsrs	r3, r3, #1
 8009786:	663b      	str	r3, [r7, #96]	@ 0x60
 8009788:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800978a:	f003 0301 	and.w	r3, r3, #1
 800978e:	2b00      	cmp	r3, #0
 8009790:	d002      	beq.n	8009798 <HAL_PCD_EP_DB_Transmit+0x788>
 8009792:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8009794:	3301      	adds	r3, #1
 8009796:	663b      	str	r3, [r7, #96]	@ 0x60
 8009798:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800979a:	881b      	ldrh	r3, [r3, #0]
 800979c:	b29a      	uxth	r2, r3
 800979e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097a0:	b29b      	uxth	r3, r3
 80097a2:	029b      	lsls	r3, r3, #10
 80097a4:	b29b      	uxth	r3, r3
 80097a6:	4313      	orrs	r3, r2
 80097a8:	b29a      	uxth	r2, r3
 80097aa:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097ac:	801a      	strh	r2, [r3, #0]
 80097ae:	e034      	b.n	800981a <HAL_PCD_EP_DB_Transmit+0x80a>
 80097b0:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097b2:	095b      	lsrs	r3, r3, #5
 80097b4:	663b      	str	r3, [r7, #96]	@ 0x60
 80097b6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80097b8:	f003 031f 	and.w	r3, r3, #31
 80097bc:	2b00      	cmp	r3, #0
 80097be:	d102      	bne.n	80097c6 <HAL_PCD_EP_DB_Transmit+0x7b6>
 80097c0:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097c2:	3b01      	subs	r3, #1
 80097c4:	663b      	str	r3, [r7, #96]	@ 0x60
 80097c6:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097c8:	881b      	ldrh	r3, [r3, #0]
 80097ca:	b29a      	uxth	r2, r3
 80097cc:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80097ce:	b29b      	uxth	r3, r3
 80097d0:	029b      	lsls	r3, r3, #10
 80097d2:	b29b      	uxth	r3, r3
 80097d4:	4313      	orrs	r3, r2
 80097d6:	b29b      	uxth	r3, r3
 80097d8:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80097dc:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80097e0:	b29a      	uxth	r2, r3
 80097e2:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80097e4:	801a      	strh	r2, [r3, #0]
 80097e6:	e018      	b.n	800981a <HAL_PCD_EP_DB_Transmit+0x80a>
 80097e8:	68bb      	ldr	r3, [r7, #8]
 80097ea:	785b      	ldrb	r3, [r3, #1]
 80097ec:	2b01      	cmp	r3, #1
 80097ee:	d114      	bne.n	800981a <HAL_PCD_EP_DB_Transmit+0x80a>
 80097f0:	68fb      	ldr	r3, [r7, #12]
 80097f2:	681b      	ldr	r3, [r3, #0]
 80097f4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 80097f8:	b29b      	uxth	r3, r3
 80097fa:	461a      	mov	r2, r3
 80097fc:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80097fe:	4413      	add	r3, r2
 8009800:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8009802:	68bb      	ldr	r3, [r7, #8]
 8009804:	781b      	ldrb	r3, [r3, #0]
 8009806:	00da      	lsls	r2, r3, #3
 8009808:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800980a:	4413      	add	r3, r2
 800980c:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 8009810:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8009812:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009814:	b29a      	uxth	r2, r3
 8009816:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8009818:	801a      	strh	r2, [r3, #0]

        /* Copy the user buffer to USB PMA */
        USB_WritePMA(hpcd->Instance, ep->xfer_buff,  ep->pmaaddr1, (uint16_t)len);
 800981a:	68fb      	ldr	r3, [r7, #12]
 800981c:	6818      	ldr	r0, [r3, #0]
 800981e:	68bb      	ldr	r3, [r7, #8]
 8009820:	6959      	ldr	r1, [r3, #20]
 8009822:	68bb      	ldr	r3, [r7, #8]
 8009824:	895a      	ldrh	r2, [r3, #10]
 8009826:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8009828:	b29b      	uxth	r3, r3
 800982a:	f006 fde6 	bl	80103fa <USB_WritePMA>
      }
    }
  }

  /* Enable endpoint IN */
  PCD_SET_EP_TX_STATUS(hpcd->Instance, ep->num, USB_EP_TX_VALID);
 800982e:	68fb      	ldr	r3, [r7, #12]
 8009830:	681b      	ldr	r3, [r3, #0]
 8009832:	461a      	mov	r2, r3
 8009834:	68bb      	ldr	r3, [r7, #8]
 8009836:	781b      	ldrb	r3, [r3, #0]
 8009838:	009b      	lsls	r3, r3, #2
 800983a:	4413      	add	r3, r2
 800983c:	881b      	ldrh	r3, [r3, #0]
 800983e:	b29b      	uxth	r3, r3
 8009840:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8009844:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009848:	82fb      	strh	r3, [r7, #22]
 800984a:	8afb      	ldrh	r3, [r7, #22]
 800984c:	f083 0310 	eor.w	r3, r3, #16
 8009850:	82fb      	strh	r3, [r7, #22]
 8009852:	8afb      	ldrh	r3, [r7, #22]
 8009854:	f083 0320 	eor.w	r3, r3, #32
 8009858:	82fb      	strh	r3, [r7, #22]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	461a      	mov	r2, r3
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	781b      	ldrb	r3, [r3, #0]
 8009864:	009b      	lsls	r3, r3, #2
 8009866:	441a      	add	r2, r3
 8009868:	8afb      	ldrh	r3, [r7, #22]
 800986a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800986e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8009872:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8009876:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800987a:	b29b      	uxth	r3, r3
 800987c:	8013      	strh	r3, [r2, #0]

  return HAL_OK;
 800987e:	2300      	movs	r3, #0
}
 8009880:	4618      	mov	r0, r3
 8009882:	3798      	adds	r7, #152	@ 0x98
 8009884:	46bd      	mov	sp, r7
 8009886:	bd80      	pop	{r7, pc}

08009888 <HAL_PCDEx_PMAConfig>:
  * @retval HAL status
  */

HAL_StatusTypeDef  HAL_PCDEx_PMAConfig(PCD_HandleTypeDef *hpcd, uint16_t ep_addr,
                                       uint16_t ep_kind, uint32_t pmaadress)
{
 8009888:	b480      	push	{r7}
 800988a:	b087      	sub	sp, #28
 800988c:	af00      	add	r7, sp, #0
 800988e:	60f8      	str	r0, [r7, #12]
 8009890:	607b      	str	r3, [r7, #4]
 8009892:	460b      	mov	r3, r1
 8009894:	817b      	strh	r3, [r7, #10]
 8009896:	4613      	mov	r3, r2
 8009898:	813b      	strh	r3, [r7, #8]
  PCD_EPTypeDef *ep;

  /* initialize ep structure*/
  if ((0x80U & ep_addr) == 0x80U)
 800989a:	897b      	ldrh	r3, [r7, #10]
 800989c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80098a0:	b29b      	uxth	r3, r3
 80098a2:	2b00      	cmp	r3, #0
 80098a4:	d00b      	beq.n	80098be <HAL_PCDEx_PMAConfig+0x36>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 80098a6:	897b      	ldrh	r3, [r7, #10]
 80098a8:	f003 0207 	and.w	r2, r3, #7
 80098ac:	4613      	mov	r3, r2
 80098ae:	009b      	lsls	r3, r3, #2
 80098b0:	4413      	add	r3, r2
 80098b2:	00db      	lsls	r3, r3, #3
 80098b4:	3310      	adds	r3, #16
 80098b6:	68fa      	ldr	r2, [r7, #12]
 80098b8:	4413      	add	r3, r2
 80098ba:	617b      	str	r3, [r7, #20]
 80098bc:	e009      	b.n	80098d2 <HAL_PCDEx_PMAConfig+0x4a>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 80098be:	897a      	ldrh	r2, [r7, #10]
 80098c0:	4613      	mov	r3, r2
 80098c2:	009b      	lsls	r3, r3, #2
 80098c4:	4413      	add	r3, r2
 80098c6:	00db      	lsls	r3, r3, #3
 80098c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80098cc:	68fa      	ldr	r2, [r7, #12]
 80098ce:	4413      	add	r3, r2
 80098d0:	617b      	str	r3, [r7, #20]
  }

  /* Here we check if the endpoint is single or double Buffer*/
  if (ep_kind == PCD_SNG_BUF)
 80098d2:	893b      	ldrh	r3, [r7, #8]
 80098d4:	2b00      	cmp	r3, #0
 80098d6:	d107      	bne.n	80098e8 <HAL_PCDEx_PMAConfig+0x60>
  {
    /* Single Buffer */
    ep->doublebuffer = 0U;
 80098d8:	697b      	ldr	r3, [r7, #20]
 80098da:	2200      	movs	r2, #0
 80098dc:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaadress = (uint16_t)pmaadress;
 80098de:	687b      	ldr	r3, [r7, #4]
 80098e0:	b29a      	uxth	r2, r3
 80098e2:	697b      	ldr	r3, [r7, #20]
 80098e4:	80da      	strh	r2, [r3, #6]
 80098e6:	e00b      	b.n	8009900 <HAL_PCDEx_PMAConfig+0x78>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  else /* USB_DBL_BUF */
  {
    /* Double Buffer Endpoint */
    ep->doublebuffer = 1U;
 80098e8:	697b      	ldr	r3, [r7, #20]
 80098ea:	2201      	movs	r2, #1
 80098ec:	731a      	strb	r2, [r3, #12]
    /* Configure the PMA */
    ep->pmaaddr0 = (uint16_t)(pmaadress & 0xFFFFU);
 80098ee:	687b      	ldr	r3, [r7, #4]
 80098f0:	b29a      	uxth	r2, r3
 80098f2:	697b      	ldr	r3, [r7, #20]
 80098f4:	811a      	strh	r2, [r3, #8]
    ep->pmaaddr1 = (uint16_t)((pmaadress & 0xFFFF0000U) >> 16);
 80098f6:	687b      	ldr	r3, [r7, #4]
 80098f8:	0c1b      	lsrs	r3, r3, #16
 80098fa:	b29a      	uxth	r2, r3
 80098fc:	697b      	ldr	r3, [r7, #20]
 80098fe:	815a      	strh	r2, [r3, #10]
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 8009900:	2300      	movs	r3, #0
}
 8009902:	4618      	mov	r0, r3
 8009904:	371c      	adds	r7, #28
 8009906:	46bd      	mov	sp, r7
 8009908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800990c:	4770      	bx	lr

0800990e <HAL_PCDEx_ActivateLPM>:
  * @brief  Activate LPM feature.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_ActivateLPM(PCD_HandleTypeDef *hpcd)
{
 800990e:	b480      	push	{r7}
 8009910:	b085      	sub	sp, #20
 8009912:	af00      	add	r7, sp, #0
 8009914:	6078      	str	r0, [r7, #4]

  USB_TypeDef *USBx = hpcd->Instance;
 8009916:	687b      	ldr	r3, [r7, #4]
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	60fb      	str	r3, [r7, #12]
  hpcd->lpm_active = 1U;
 800991c:	687b      	ldr	r3, [r7, #4]
 800991e:	2201      	movs	r2, #1
 8009920:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  hpcd->LPM_State = LPM_L0;
 8009924:	687b      	ldr	r3, [r7, #4]
 8009926:	2200      	movs	r2, #0
 8009928:	f883 22c8 	strb.w	r2, [r3, #712]	@ 0x2c8

  USBx->LPMCSR |= USB_LPMCSR_LMPEN;
 800992c:	68fb      	ldr	r3, [r7, #12]
 800992e:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009932:	b29b      	uxth	r3, r3
 8009934:	f043 0301 	orr.w	r3, r3, #1
 8009938:	b29a      	uxth	r2, r3
 800993a:	68fb      	ldr	r3, [r7, #12]
 800993c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
  USBx->LPMCSR |= USB_LPMCSR_LPMACK;
 8009940:	68fb      	ldr	r3, [r7, #12]
 8009942:	f8b3 3054 	ldrh.w	r3, [r3, #84]	@ 0x54
 8009946:	b29b      	uxth	r3, r3
 8009948:	f043 0302 	orr.w	r3, r3, #2
 800994c:	b29a      	uxth	r2, r3
 800994e:	68fb      	ldr	r3, [r7, #12]
 8009950:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54

  return HAL_OK;
 8009954:	2300      	movs	r3, #0
}
 8009956:	4618      	mov	r0, r3
 8009958:	3714      	adds	r7, #20
 800995a:	46bd      	mov	sp, r7
 800995c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009960:	4770      	bx	lr
	...

08009964 <HAL_PWR_EnableBkUpAccess>:
  * @note   LSEON bit that switches on and off the LSE crystal belongs as well to the
  *         back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8009964:	b480      	push	{r7}
 8009966:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8009968:	4b05      	ldr	r3, [pc, #20]	@ (8009980 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800996a:	681b      	ldr	r3, [r3, #0]
 800996c:	4a04      	ldr	r2, [pc, #16]	@ (8009980 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800996e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009972:	6013      	str	r3, [r2, #0]
}
 8009974:	bf00      	nop
 8009976:	46bd      	mov	sp, r7
 8009978:	f85d 7b04 	ldr.w	r7, [sp], #4
 800997c:	4770      	bx	lr
 800997e:	bf00      	nop
 8009980:	58000400 	.word	0x58000400

08009984 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_RANGE1 or PWR_REGULATOR_VOLTAGE_RANGE2)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8009984:	b480      	push	{r7}
 8009986:	af00      	add	r7, sp, #0
  return (PWR->CR1 & PWR_CR1_VOS);
 8009988:	4b04      	ldr	r3, [pc, #16]	@ (800999c <HAL_PWREx_GetVoltageRange+0x18>)
 800998a:	681b      	ldr	r3, [r3, #0]
 800998c:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
}
 8009990:	4618      	mov	r0, r3
 8009992:	46bd      	mov	sp, r7
 8009994:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009998:	4770      	bx	lr
 800999a:	bf00      	nop
 800999c:	58000400 	.word	0x58000400

080099a0 <HAL_PWREx_EnableVddUSB>:
  * @brief Enable VDDUSB supply.
  * @note  Remove VDDUSB electrical and logical isolation, once VDDUSB supply is present.
  * @retval None
  */
void HAL_PWREx_EnableVddUSB(void)
{
 80099a0:	b480      	push	{r7}
 80099a2:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR2, PWR_CR2_USV);
 80099a4:	4b05      	ldr	r3, [pc, #20]	@ (80099bc <HAL_PWREx_EnableVddUSB+0x1c>)
 80099a6:	685b      	ldr	r3, [r3, #4]
 80099a8:	4a04      	ldr	r2, [pc, #16]	@ (80099bc <HAL_PWREx_EnableVddUSB+0x1c>)
 80099aa:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80099ae:	6053      	str	r3, [r2, #4]
}
 80099b0:	bf00      	nop
 80099b2:	46bd      	mov	sp, r7
 80099b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099b8:	4770      	bx	lr
 80099ba:	bf00      	nop
 80099bc:	58000400 	.word	0x58000400

080099c0 <LL_RCC_HSE_IsEnabledDiv2>:
{
 80099c0:	b480      	push	{r7}
 80099c2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSEPRE) == (RCC_CR_HSEPRE)) ? 1UL : 0UL);
 80099c4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099c8:	681b      	ldr	r3, [r3, #0]
 80099ca:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80099ce:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80099d2:	d101      	bne.n	80099d8 <LL_RCC_HSE_IsEnabledDiv2+0x18>
 80099d4:	2301      	movs	r3, #1
 80099d6:	e000      	b.n	80099da <LL_RCC_HSE_IsEnabledDiv2+0x1a>
 80099d8:	2300      	movs	r3, #0
}
 80099da:	4618      	mov	r0, r3
 80099dc:	46bd      	mov	sp, r7
 80099de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099e2:	4770      	bx	lr

080099e4 <LL_RCC_HSE_Enable>:
{
 80099e4:	b480      	push	{r7}
 80099e6:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSEON);
 80099e8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 80099ec:	681b      	ldr	r3, [r3, #0]
 80099ee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 80099f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80099f6:	6013      	str	r3, [r2, #0]
}
 80099f8:	bf00      	nop
 80099fa:	46bd      	mov	sp, r7
 80099fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a00:	4770      	bx	lr

08009a02 <LL_RCC_HSE_Disable>:
{
 8009a02:	b480      	push	{r7}
 8009a04:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSEON);
 8009a06:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a0a:	681b      	ldr	r3, [r3, #0]
 8009a0c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8009a14:	6013      	str	r3, [r2, #0]
}
 8009a16:	bf00      	nop
 8009a18:	46bd      	mov	sp, r7
 8009a1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a1e:	4770      	bx	lr

08009a20 <LL_RCC_HSE_IsReady>:
{
 8009a20:	b480      	push	{r7}
 8009a22:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSERDY) == (RCC_CR_HSERDY)) ? 1UL : 0UL);
 8009a24:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a28:	681b      	ldr	r3, [r3, #0]
 8009a2a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8009a2e:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8009a32:	d101      	bne.n	8009a38 <LL_RCC_HSE_IsReady+0x18>
 8009a34:	2301      	movs	r3, #1
 8009a36:	e000      	b.n	8009a3a <LL_RCC_HSE_IsReady+0x1a>
 8009a38:	2300      	movs	r3, #0
}
 8009a3a:	4618      	mov	r0, r3
 8009a3c:	46bd      	mov	sp, r7
 8009a3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a42:	4770      	bx	lr

08009a44 <LL_RCC_HSI_Enable>:
{
 8009a44:	b480      	push	{r7}
 8009a46:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 8009a48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a4c:	681b      	ldr	r3, [r3, #0]
 8009a4e:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a52:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8009a56:	6013      	str	r3, [r2, #0]
}
 8009a58:	bf00      	nop
 8009a5a:	46bd      	mov	sp, r7
 8009a5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a60:	4770      	bx	lr

08009a62 <LL_RCC_HSI_Disable>:
{
 8009a62:	b480      	push	{r7}
 8009a64:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_HSION);
 8009a66:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a6a:	681b      	ldr	r3, [r3, #0]
 8009a6c:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009a70:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009a74:	6013      	str	r3, [r2, #0]
}
 8009a76:	bf00      	nop
 8009a78:	46bd      	mov	sp, r7
 8009a7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009a7e:	4770      	bx	lr

08009a80 <LL_RCC_HSI_IsReady>:
{
 8009a80:	b480      	push	{r7}
 8009a82:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY)) ? 1UL : 0UL);
 8009a84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009a88:	681b      	ldr	r3, [r3, #0]
 8009a8a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8009a8e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009a92:	d101      	bne.n	8009a98 <LL_RCC_HSI_IsReady+0x18>
 8009a94:	2301      	movs	r3, #1
 8009a96:	e000      	b.n	8009a9a <LL_RCC_HSI_IsReady+0x1a>
 8009a98:	2300      	movs	r3, #0
}
 8009a9a:	4618      	mov	r0, r3
 8009a9c:	46bd      	mov	sp, r7
 8009a9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aa2:	4770      	bx	lr

08009aa4 <LL_RCC_HSI_SetCalibTrimming>:
{
 8009aa4:	b480      	push	{r7}
 8009aa6:	b083      	sub	sp, #12
 8009aa8:	af00      	add	r7, sp, #0
 8009aaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_HSITRIM, Value << RCC_ICSCR_HSITRIM_Pos);
 8009aac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ab0:	685b      	ldr	r3, [r3, #4]
 8009ab2:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8009ab6:	687b      	ldr	r3, [r7, #4]
 8009ab8:	061b      	lsls	r3, r3, #24
 8009aba:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009abe:	4313      	orrs	r3, r2
 8009ac0:	604b      	str	r3, [r1, #4]
}
 8009ac2:	bf00      	nop
 8009ac4:	370c      	adds	r7, #12
 8009ac6:	46bd      	mov	sp, r7
 8009ac8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009acc:	4770      	bx	lr

08009ace <LL_RCC_HSI48_Enable>:
{
 8009ace:	b480      	push	{r7}
 8009ad0:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009ad2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ad6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009ada:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009ade:	f043 0301 	orr.w	r3, r3, #1
 8009ae2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009ae6:	bf00      	nop
 8009ae8:	46bd      	mov	sp, r7
 8009aea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009aee:	4770      	bx	lr

08009af0 <LL_RCC_HSI48_Disable>:
{
 8009af0:	b480      	push	{r7}
 8009af2:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CRRCR, RCC_CRRCR_HSI48ON);
 8009af4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009af8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009afc:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009b00:	f023 0301 	bic.w	r3, r3, #1
 8009b04:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98
}
 8009b08:	bf00      	nop
 8009b0a:	46bd      	mov	sp, r7
 8009b0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b10:	4770      	bx	lr

08009b12 <LL_RCC_HSI48_IsReady>:
{
 8009b12:	b480      	push	{r7}
 8009b14:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == (RCC_CRRCR_HSI48RDY)) ? 1UL : 0UL);
 8009b16:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b1a:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8009b1e:	f003 0302 	and.w	r3, r3, #2
 8009b22:	2b02      	cmp	r3, #2
 8009b24:	d101      	bne.n	8009b2a <LL_RCC_HSI48_IsReady+0x18>
 8009b26:	2301      	movs	r3, #1
 8009b28:	e000      	b.n	8009b2c <LL_RCC_HSI48_IsReady+0x1a>
 8009b2a:	2300      	movs	r3, #0
}
 8009b2c:	4618      	mov	r0, r3
 8009b2e:	46bd      	mov	sp, r7
 8009b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b34:	4770      	bx	lr

08009b36 <LL_RCC_LSE_Enable>:
{
 8009b36:	b480      	push	{r7}
 8009b38:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009b3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b42:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009b46:	f043 0301 	orr.w	r3, r3, #1
 8009b4a:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009b4e:	bf00      	nop
 8009b50:	46bd      	mov	sp, r7
 8009b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b56:	4770      	bx	lr

08009b58 <LL_RCC_LSE_Disable>:
{
 8009b58:	b480      	push	{r7}
 8009b5a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8009b5c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b64:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009b68:	f023 0301 	bic.w	r3, r3, #1
 8009b6c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009b70:	bf00      	nop
 8009b72:	46bd      	mov	sp, r7
 8009b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b78:	4770      	bx	lr

08009b7a <LL_RCC_LSE_EnableBypass>:
{
 8009b7a:	b480      	push	{r7}
 8009b7c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009b7e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009b82:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009b86:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009b8a:	f043 0304 	orr.w	r3, r3, #4
 8009b8e:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009b92:	bf00      	nop
 8009b94:	46bd      	mov	sp, r7
 8009b96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009b9a:	4770      	bx	lr

08009b9c <LL_RCC_LSE_DisableBypass>:
{
 8009b9c:	b480      	push	{r7}
 8009b9e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8009ba0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009ba8:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009bac:	f023 0304 	bic.w	r3, r3, #4
 8009bb0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 8009bb4:	bf00      	nop
 8009bb6:	46bd      	mov	sp, r7
 8009bb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009bbc:	4770      	bx	lr

08009bbe <LL_RCC_LSE_IsReady>:
{
 8009bbe:	b480      	push	{r7}
 8009bc0:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 8009bc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8009bca:	f003 0302 	and.w	r3, r3, #2
 8009bce:	2b02      	cmp	r3, #2
 8009bd0:	d101      	bne.n	8009bd6 <LL_RCC_LSE_IsReady+0x18>
 8009bd2:	2301      	movs	r3, #1
 8009bd4:	e000      	b.n	8009bd8 <LL_RCC_LSE_IsReady+0x1a>
 8009bd6:	2300      	movs	r3, #0
}
 8009bd8:	4618      	mov	r0, r3
 8009bda:	46bd      	mov	sp, r7
 8009bdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009be0:	4770      	bx	lr

08009be2 <LL_RCC_LSI1_Enable>:
{
 8009be2:	b480      	push	{r7}
 8009be4:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009be6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009bea:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009bee:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009bf2:	f043 0301 	orr.w	r3, r3, #1
 8009bf6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009bfa:	bf00      	nop
 8009bfc:	46bd      	mov	sp, r7
 8009bfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c02:	4770      	bx	lr

08009c04 <LL_RCC_LSI1_Disable>:
{
 8009c04:	b480      	push	{r7}
 8009c06:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI1ON);
 8009c08:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c0c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c10:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c14:	f023 0301 	bic.w	r3, r3, #1
 8009c18:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009c1c:	bf00      	nop
 8009c1e:	46bd      	mov	sp, r7
 8009c20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c24:	4770      	bx	lr

08009c26 <LL_RCC_LSI1_IsReady>:
{
 8009c26:	b480      	push	{r7}
 8009c28:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI1RDY) == (RCC_CSR_LSI1RDY)) ? 1UL : 0UL);
 8009c2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c2e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c32:	f003 0302 	and.w	r3, r3, #2
 8009c36:	2b02      	cmp	r3, #2
 8009c38:	d101      	bne.n	8009c3e <LL_RCC_LSI1_IsReady+0x18>
 8009c3a:	2301      	movs	r3, #1
 8009c3c:	e000      	b.n	8009c40 <LL_RCC_LSI1_IsReady+0x1a>
 8009c3e:	2300      	movs	r3, #0
}
 8009c40:	4618      	mov	r0, r3
 8009c42:	46bd      	mov	sp, r7
 8009c44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c48:	4770      	bx	lr

08009c4a <LL_RCC_LSI2_Enable>:
{
 8009c4a:	b480      	push	{r7}
 8009c4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009c4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c52:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c56:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c5a:	f043 0304 	orr.w	r3, r3, #4
 8009c5e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009c62:	bf00      	nop
 8009c64:	46bd      	mov	sp, r7
 8009c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c6a:	4770      	bx	lr

08009c6c <LL_RCC_LSI2_Disable>:
{
 8009c6c:	b480      	push	{r7}
 8009c6e:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CSR, RCC_CSR_LSI2ON);
 8009c70:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c74:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c78:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009c7c:	f023 0304 	bic.w	r3, r3, #4
 8009c80:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
}
 8009c84:	bf00      	nop
 8009c86:	46bd      	mov	sp, r7
 8009c88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c8c:	4770      	bx	lr

08009c8e <LL_RCC_LSI2_IsReady>:
{
 8009c8e:	b480      	push	{r7}
 8009c90:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CSR, RCC_CSR_LSI2RDY) == (RCC_CSR_LSI2RDY)) ? 1UL : 0UL);
 8009c92:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009c96:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009c9a:	f003 0308 	and.w	r3, r3, #8
 8009c9e:	2b08      	cmp	r3, #8
 8009ca0:	d101      	bne.n	8009ca6 <LL_RCC_LSI2_IsReady+0x18>
 8009ca2:	2301      	movs	r3, #1
 8009ca4:	e000      	b.n	8009ca8 <LL_RCC_LSI2_IsReady+0x1a>
 8009ca6:	2300      	movs	r3, #0
}
 8009ca8:	4618      	mov	r0, r3
 8009caa:	46bd      	mov	sp, r7
 8009cac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cb0:	4770      	bx	lr

08009cb2 <LL_RCC_LSI2_SetTrimming>:
{
 8009cb2:	b480      	push	{r7}
 8009cb4:	b083      	sub	sp, #12
 8009cb6:	af00      	add	r7, sp, #0
 8009cb8:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_LSI2TRIM, Value << RCC_CSR_LSI2TRIM_Pos);
 8009cba:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009cbe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8009cc2:	f423 6270 	bic.w	r2, r3, #3840	@ 0xf00
 8009cc6:	687b      	ldr	r3, [r7, #4]
 8009cc8:	021b      	lsls	r3, r3, #8
 8009cca:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009cce:	4313      	orrs	r3, r2
 8009cd0:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 8009cd4:	bf00      	nop
 8009cd6:	370c      	adds	r7, #12
 8009cd8:	46bd      	mov	sp, r7
 8009cda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cde:	4770      	bx	lr

08009ce0 <LL_RCC_MSI_Enable>:
{
 8009ce0:	b480      	push	{r7}
 8009ce2:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_MSION);
 8009ce4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009cee:	f043 0301 	orr.w	r3, r3, #1
 8009cf2:	6013      	str	r3, [r2, #0]
}
 8009cf4:	bf00      	nop
 8009cf6:	46bd      	mov	sp, r7
 8009cf8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009cfc:	4770      	bx	lr

08009cfe <LL_RCC_MSI_Disable>:
{
 8009cfe:	b480      	push	{r7}
 8009d00:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_MSION);
 8009d02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d06:	681b      	ldr	r3, [r3, #0]
 8009d08:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009d0c:	f023 0301 	bic.w	r3, r3, #1
 8009d10:	6013      	str	r3, [r2, #0]
}
 8009d12:	bf00      	nop
 8009d14:	46bd      	mov	sp, r7
 8009d16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d1a:	4770      	bx	lr

08009d1c <LL_RCC_MSI_IsReady>:
{
 8009d1c:	b480      	push	{r7}
 8009d1e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_MSIRDY) == (RCC_CR_MSIRDY)) ? 1UL : 0UL);
 8009d20:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d24:	681b      	ldr	r3, [r3, #0]
 8009d26:	f003 0302 	and.w	r3, r3, #2
 8009d2a:	2b02      	cmp	r3, #2
 8009d2c:	d101      	bne.n	8009d32 <LL_RCC_MSI_IsReady+0x16>
 8009d2e:	2301      	movs	r3, #1
 8009d30:	e000      	b.n	8009d34 <LL_RCC_MSI_IsReady+0x18>
 8009d32:	2300      	movs	r3, #0
}
 8009d34:	4618      	mov	r0, r3
 8009d36:	46bd      	mov	sp, r7
 8009d38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d3c:	4770      	bx	lr

08009d3e <LL_RCC_MSI_SetRange>:
{
 8009d3e:	b480      	push	{r7}
 8009d40:	b083      	sub	sp, #12
 8009d42:	af00      	add	r7, sp, #0
 8009d44:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_MSIRANGE, Range);
 8009d46:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d4a:	681b      	ldr	r3, [r3, #0]
 8009d4c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009d50:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009d54:	687b      	ldr	r3, [r7, #4]
 8009d56:	4313      	orrs	r3, r2
 8009d58:	600b      	str	r3, [r1, #0]
}
 8009d5a:	bf00      	nop
 8009d5c:	370c      	adds	r7, #12
 8009d5e:	46bd      	mov	sp, r7
 8009d60:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d64:	4770      	bx	lr

08009d66 <LL_RCC_MSI_GetRange>:
{
 8009d66:	b480      	push	{r7}
 8009d68:	b083      	sub	sp, #12
 8009d6a:	af00      	add	r7, sp, #0
  uint32_t msiRange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE);
 8009d6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d70:	681b      	ldr	r3, [r3, #0]
 8009d72:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8009d76:	607b      	str	r3, [r7, #4]
  if (msiRange > LL_RCC_MSIRANGE_11)
 8009d78:	687b      	ldr	r3, [r7, #4]
 8009d7a:	2bb0      	cmp	r3, #176	@ 0xb0
 8009d7c:	d901      	bls.n	8009d82 <LL_RCC_MSI_GetRange+0x1c>
    msiRange = LL_RCC_MSIRANGE_11;
 8009d7e:	23b0      	movs	r3, #176	@ 0xb0
 8009d80:	607b      	str	r3, [r7, #4]
  return msiRange;
 8009d82:	687b      	ldr	r3, [r7, #4]
}
 8009d84:	4618      	mov	r0, r3
 8009d86:	370c      	adds	r7, #12
 8009d88:	46bd      	mov	sp, r7
 8009d8a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d8e:	4770      	bx	lr

08009d90 <LL_RCC_MSI_SetCalibTrimming>:
{
 8009d90:	b480      	push	{r7}
 8009d92:	b083      	sub	sp, #12
 8009d94:	af00      	add	r7, sp, #0
 8009d96:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->ICSCR, RCC_ICSCR_MSITRIM, Value << RCC_ICSCR_MSITRIM_Pos);
 8009d98:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009d9c:	685b      	ldr	r3, [r3, #4]
 8009d9e:	f423 427f 	bic.w	r2, r3, #65280	@ 0xff00
 8009da2:	687b      	ldr	r3, [r7, #4]
 8009da4:	021b      	lsls	r3, r3, #8
 8009da6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009daa:	4313      	orrs	r3, r2
 8009dac:	604b      	str	r3, [r1, #4]
}
 8009dae:	bf00      	nop
 8009db0:	370c      	adds	r7, #12
 8009db2:	46bd      	mov	sp, r7
 8009db4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009db8:	4770      	bx	lr

08009dba <LL_RCC_SetSysClkSource>:
{
 8009dba:	b480      	push	{r7}
 8009dbc:	b083      	sub	sp, #12
 8009dbe:	af00      	add	r7, sp, #0
 8009dc0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8009dc2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dc6:	689b      	ldr	r3, [r3, #8]
 8009dc8:	f023 0203 	bic.w	r2, r3, #3
 8009dcc:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009dd0:	687b      	ldr	r3, [r7, #4]
 8009dd2:	4313      	orrs	r3, r2
 8009dd4:	608b      	str	r3, [r1, #8]
}
 8009dd6:	bf00      	nop
 8009dd8:	370c      	adds	r7, #12
 8009dda:	46bd      	mov	sp, r7
 8009ddc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009de0:	4770      	bx	lr

08009de2 <LL_RCC_GetSysClkSource>:
{
 8009de2:	b480      	push	{r7}
 8009de4:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8009de6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009dea:	689b      	ldr	r3, [r3, #8]
 8009dec:	f003 030c 	and.w	r3, r3, #12
}
 8009df0:	4618      	mov	r0, r3
 8009df2:	46bd      	mov	sp, r7
 8009df4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009df8:	4770      	bx	lr

08009dfa <LL_RCC_SetAHBPrescaler>:
{
 8009dfa:	b480      	push	{r7}
 8009dfc:	b083      	sub	sp, #12
 8009dfe:	af00      	add	r7, sp, #0
 8009e00:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8009e02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e0c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e10:	687b      	ldr	r3, [r7, #4]
 8009e12:	4313      	orrs	r3, r2
 8009e14:	608b      	str	r3, [r1, #8]
}
 8009e16:	bf00      	nop
 8009e18:	370c      	adds	r7, #12
 8009e1a:	46bd      	mov	sp, r7
 8009e1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e20:	4770      	bx	lr

08009e22 <LL_C2_RCC_SetAHBPrescaler>:
{
 8009e22:	b480      	push	{r7}
 8009e24:	b083      	sub	sp, #12
 8009e26:	af00      	add	r7, sp, #0
 8009e28:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE, Prescaler);
 8009e2a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e2e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009e32:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8009e36:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e3a:	687b      	ldr	r3, [r7, #4]
 8009e3c:	4313      	orrs	r3, r2
 8009e3e:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009e42:	bf00      	nop
 8009e44:	370c      	adds	r7, #12
 8009e46:	46bd      	mov	sp, r7
 8009e48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4c:	4770      	bx	lr

08009e4e <LL_RCC_SetAHB4Prescaler>:
{
 8009e4e:	b480      	push	{r7}
 8009e50:	b083      	sub	sp, #12
 8009e52:	af00      	add	r7, sp, #0
 8009e54:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE, Prescaler >> 4);
 8009e56:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e5a:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009e5e:	f023 020f 	bic.w	r2, r3, #15
 8009e62:	687b      	ldr	r3, [r7, #4]
 8009e64:	091b      	lsrs	r3, r3, #4
 8009e66:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e6a:	4313      	orrs	r3, r2
 8009e6c:	f8c1 3108 	str.w	r3, [r1, #264]	@ 0x108
}
 8009e70:	bf00      	nop
 8009e72:	370c      	adds	r7, #12
 8009e74:	46bd      	mov	sp, r7
 8009e76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e7a:	4770      	bx	lr

08009e7c <LL_RCC_SetAPB1Prescaler>:
{
 8009e7c:	b480      	push	{r7}
 8009e7e:	b083      	sub	sp, #12
 8009e80:	af00      	add	r7, sp, #0
 8009e82:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 8009e84:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009e88:	689b      	ldr	r3, [r3, #8]
 8009e8a:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8009e8e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009e92:	687b      	ldr	r3, [r7, #4]
 8009e94:	4313      	orrs	r3, r2
 8009e96:	608b      	str	r3, [r1, #8]
}
 8009e98:	bf00      	nop
 8009e9a:	370c      	adds	r7, #12
 8009e9c:	46bd      	mov	sp, r7
 8009e9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ea2:	4770      	bx	lr

08009ea4 <LL_RCC_SetAPB2Prescaler>:
{
 8009ea4:	b480      	push	{r7}
 8009ea6:	b083      	sub	sp, #12
 8009ea8:	af00      	add	r7, sp, #0
 8009eaa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 8009eac:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009eb0:	689b      	ldr	r3, [r3, #8]
 8009eb2:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8009eb6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 8009eba:	687b      	ldr	r3, [r7, #4]
 8009ebc:	4313      	orrs	r3, r2
 8009ebe:	608b      	str	r3, [r1, #8]
}
 8009ec0:	bf00      	nop
 8009ec2:	370c      	adds	r7, #12
 8009ec4:	46bd      	mov	sp, r7
 8009ec6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009eca:	4770      	bx	lr

08009ecc <LL_RCC_GetAHBPrescaler>:
{
 8009ecc:	b480      	push	{r7}
 8009ece:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8009ed0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ed4:	689b      	ldr	r3, [r3, #8]
 8009ed6:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009eda:	4618      	mov	r0, r3
 8009edc:	46bd      	mov	sp, r7
 8009ede:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ee2:	4770      	bx	lr

08009ee4 <LL_C2_RCC_GetAHBPrescaler>:
{
 8009ee4:	b480      	push	{r7}
 8009ee6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPRE));
 8009ee8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009eec:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009ef0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009ef4:	4618      	mov	r0, r3
 8009ef6:	46bd      	mov	sp, r7
 8009ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009efc:	4770      	bx	lr

08009efe <LL_RCC_GetAHB4Prescaler>:
{
 8009efe:	b480      	push	{r7}
 8009f00:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPRE) << 4);
 8009f02:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f06:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 8009f0a:	011b      	lsls	r3, r3, #4
 8009f0c:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	46bd      	mov	sp, r7
 8009f14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f18:	4770      	bx	lr

08009f1a <LL_RCC_GetAPB1Prescaler>:
{
 8009f1a:	b480      	push	{r7}
 8009f1c:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8009f1e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f22:	689b      	ldr	r3, [r3, #8]
 8009f24:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
}
 8009f28:	4618      	mov	r0, r3
 8009f2a:	46bd      	mov	sp, r7
 8009f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f30:	4770      	bx	lr

08009f32 <LL_RCC_GetAPB2Prescaler>:
{
 8009f32:	b480      	push	{r7}
 8009f34:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8009f36:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f3a:	689b      	ldr	r3, [r3, #8]
 8009f3c:	f403 5360 	and.w	r3, r3, #14336	@ 0x3800
}
 8009f40:	4618      	mov	r0, r3
 8009f42:	46bd      	mov	sp, r7
 8009f44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f48:	4770      	bx	lr

08009f4a <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8009f4a:	b480      	push	{r7}
 8009f4c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8009f4e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f52:	681b      	ldr	r3, [r3, #0]
 8009f54:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f58:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8009f5c:	6013      	str	r3, [r2, #0]
}
 8009f5e:	bf00      	nop
 8009f60:	46bd      	mov	sp, r7
 8009f62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f66:	4770      	bx	lr

08009f68 <LL_RCC_PLL_Disable>:
  * @note Cannot be disabled if the PLL clock is used as the system clock
  * @rmtoll CR           PLLON         LL_RCC_PLL_Disable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Disable(void)
{
 8009f68:	b480      	push	{r7}
 8009f6a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLON);
 8009f6c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f70:	681b      	ldr	r3, [r3, #0]
 8009f72:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 8009f76:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8009f7a:	6013      	str	r3, [r2, #0]
}
 8009f7c:	bf00      	nop
 8009f7e:	46bd      	mov	sp, r7
 8009f80:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009f84:	4770      	bx	lr

08009f86 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8009f86:	b480      	push	{r7}
 8009f88:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY)) ? 1UL : 0UL);
 8009f8a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009f8e:	681b      	ldr	r3, [r3, #0]
 8009f90:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8009f94:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8009f98:	d101      	bne.n	8009f9e <LL_RCC_PLL_IsReady+0x18>
 8009f9a:	2301      	movs	r3, #1
 8009f9c:	e000      	b.n	8009fa0 <LL_RCC_PLL_IsReady+0x1a>
 8009f9e:	2300      	movs	r3, #0
}
 8009fa0:	4618      	mov	r0, r3
 8009fa2:	46bd      	mov	sp, r7
 8009fa4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fa8:	4770      	bx	lr

08009faa <LL_RCC_PLL_GetN>:
  * @brief  Get Main PLL multiplication factor for VCO
  * @rmtoll PLLCFGR      PLLN          LL_RCC_PLL_GetN
  * @retval Between 6 and 127
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8009faa:	b480      	push	{r7}
 8009fac:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8009fae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fb2:	68db      	ldr	r3, [r3, #12]
 8009fb4:	0a1b      	lsrs	r3, r3, #8
 8009fb6:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
}
 8009fba:	4618      	mov	r0, r3
 8009fbc:	46bd      	mov	sp, r7
 8009fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fc2:	4770      	bx	lr

08009fc4 <LL_RCC_PLL_GetR>:
  *         @arg @ref LL_RCC_PLLR_DIV_6
  *         @arg @ref LL_RCC_PLLR_DIV_7
  *         @arg @ref LL_RCC_PLLR_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetR(void)
{
 8009fc4:	b480      	push	{r7}
 8009fc6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR));
 8009fc8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fcc:	68db      	ldr	r3, [r3, #12]
 8009fce:	f003 4360 	and.w	r3, r3, #3758096384	@ 0xe0000000
}
 8009fd2:	4618      	mov	r0, r3
 8009fd4:	46bd      	mov	sp, r7
 8009fd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fda:	4770      	bx	lr

08009fdc <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_6
  *         @arg @ref LL_RCC_PLLM_DIV_7
  *         @arg @ref LL_RCC_PLLM_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8009fdc:	b480      	push	{r7}
 8009fde:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8009fe0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009fe4:	68db      	ldr	r3, [r3, #12]
 8009fe6:	f003 0370 	and.w	r3, r3, #112	@ 0x70
}
 8009fea:	4618      	mov	r0, r3
 8009fec:	46bd      	mov	sp, r7
 8009fee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ff2:	4770      	bx	lr

08009ff4 <LL_RCC_PLL_GetMainSource>:
  *         @arg @ref LL_RCC_PLLSOURCE_MSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8009ff4:	b480      	push	{r7}
 8009ff6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8009ff8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8009ffc:	68db      	ldr	r3, [r3, #12]
 8009ffe:	f003 0303 	and.w	r3, r3, #3
}
 800a002:	4618      	mov	r0, r3
 800a004:	46bd      	mov	sp, r7
 800a006:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a00a:	4770      	bx	lr

0800a00c <LL_RCC_IsActiveFlag_HPRE>:
  * @brief  Check if HCLK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         HPREF       LL_RCC_IsActiveFlag_HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_HPRE(void)
{
 800a00c:	b480      	push	{r7}
 800a00e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_HPREF) == (RCC_CFGR_HPREF)) ? 1UL : 0UL);
 800a010:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a014:	689b      	ldr	r3, [r3, #8]
 800a016:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a01a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a01e:	d101      	bne.n	800a024 <LL_RCC_IsActiveFlag_HPRE+0x18>
 800a020:	2301      	movs	r3, #1
 800a022:	e000      	b.n	800a026 <LL_RCC_IsActiveFlag_HPRE+0x1a>
 800a024:	2300      	movs	r3, #0
}
 800a026:	4618      	mov	r0, r3
 800a028:	46bd      	mov	sp, r7
 800a02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a02e:	4770      	bx	lr

0800a030 <LL_RCC_IsActiveFlag_C2HPRE>:
  * @brief  Check if HCLK2 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         C2HPREF       LL_RCC_IsActiveFlag_C2HPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_C2HPRE(void)
{
 800a030:	b480      	push	{r7}
 800a032:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_C2HPREF) == (RCC_EXTCFGR_C2HPREF)) ? 1UL : 0UL);
 800a034:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a038:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a03c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a040:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a044:	d101      	bne.n	800a04a <LL_RCC_IsActiveFlag_C2HPRE+0x1a>
 800a046:	2301      	movs	r3, #1
 800a048:	e000      	b.n	800a04c <LL_RCC_IsActiveFlag_C2HPRE+0x1c>
 800a04a:	2300      	movs	r3, #0
}
 800a04c:	4618      	mov	r0, r3
 800a04e:	46bd      	mov	sp, r7
 800a050:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a054:	4770      	bx	lr

0800a056 <LL_RCC_IsActiveFlag_SHDHPRE>:
  * @brief  Check if HCLK4 prescaler flag value has been applied or not
  * @rmtoll EXTCFGR         SHDHPREF       LL_RCC_IsActiveFlag_SHDHPRE
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_SHDHPRE(void)
{
 800a056:	b480      	push	{r7}
 800a058:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->EXTCFGR, RCC_EXTCFGR_SHDHPREF) == (RCC_EXTCFGR_SHDHPREF)) ? 1UL : 0UL);
 800a05a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a05e:	f8d3 3108 	ldr.w	r3, [r3, #264]	@ 0x108
 800a062:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800a066:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a06a:	d101      	bne.n	800a070 <LL_RCC_IsActiveFlag_SHDHPRE+0x1a>
 800a06c:	2301      	movs	r3, #1
 800a06e:	e000      	b.n	800a072 <LL_RCC_IsActiveFlag_SHDHPRE+0x1c>
 800a070:	2300      	movs	r3, #0
}
 800a072:	4618      	mov	r0, r3
 800a074:	46bd      	mov	sp, r7
 800a076:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a07a:	4770      	bx	lr

0800a07c <LL_RCC_IsActiveFlag_PPRE1>:
  * @brief  Check if PLCK1 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE1F       LL_RCC_IsActiveFlag_PPRE1
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE1(void)
{
 800a07c:	b480      	push	{r7}
 800a07e:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1F) == (RCC_CFGR_PPRE1F)) ? 1UL : 0UL);
 800a080:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a084:	689b      	ldr	r3, [r3, #8]
 800a086:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800a08a:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 800a08e:	d101      	bne.n	800a094 <LL_RCC_IsActiveFlag_PPRE1+0x18>
 800a090:	2301      	movs	r3, #1
 800a092:	e000      	b.n	800a096 <LL_RCC_IsActiveFlag_PPRE1+0x1a>
 800a094:	2300      	movs	r3, #0
}
 800a096:	4618      	mov	r0, r3
 800a098:	46bd      	mov	sp, r7
 800a09a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a09e:	4770      	bx	lr

0800a0a0 <LL_RCC_IsActiveFlag_PPRE2>:
  * @brief  Check if PLCK2 prescaler flag value has been applied or not
  * @rmtoll CFGR         PPRE2F       LL_RCC_IsActiveFlag_PPRE2
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_IsActiveFlag_PPRE2(void)
{
 800a0a0:	b480      	push	{r7}
 800a0a2:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2F) == (RCC_CFGR_PPRE2F)) ? 1UL : 0UL);
 800a0a4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a0a8:	689b      	ldr	r3, [r3, #8]
 800a0aa:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800a0ae:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a0b2:	d101      	bne.n	800a0b8 <LL_RCC_IsActiveFlag_PPRE2+0x18>
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	e000      	b.n	800a0ba <LL_RCC_IsActiveFlag_PPRE2+0x1a>
 800a0b8:	2300      	movs	r3, #0
}
 800a0ba:	4618      	mov	r0, r3
 800a0bc:	46bd      	mov	sp, r7
 800a0be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0c2:	4770      	bx	lr

0800a0c4 <HAL_RCC_OscConfig>:
  * @note   The PLL is not disabled when used as system clock.
  * @note   The PLL source is not updated when used as PLLSAI1 clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800a0c4:	b590      	push	{r4, r7, lr}
 800a0c6:	b08d      	sub	sp, #52	@ 0x34
 800a0c8:	af00      	add	r7, sp, #0
 800a0ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800a0cc:	687b      	ldr	r3, [r7, #4]
 800a0ce:	2b00      	cmp	r3, #0
 800a0d0:	d101      	bne.n	800a0d6 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800a0d2:	2301      	movs	r3, #1
 800a0d4:	e363      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*----------------------------- MSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800a0d6:	687b      	ldr	r3, [r7, #4]
 800a0d8:	681b      	ldr	r3, [r3, #0]
 800a0da:	f003 0320 	and.w	r3, r3, #32
 800a0de:	2b00      	cmp	r3, #0
 800a0e0:	f000 808d 	beq.w	800a1fe <HAL_RCC_OscConfig+0x13a>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* When the MSI is used as system clock it will not be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a0e4:	f7ff fe7d 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800a0e8:	62f8      	str	r0, [r7, #44]	@ 0x2c
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a0ea:	f7ff ff83 	bl	8009ff4 <LL_RCC_PLL_GetMainSource>
 800a0ee:	62b8      	str	r0, [r7, #40]	@ 0x28
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800a0f0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f2:	2b00      	cmp	r3, #0
 800a0f4:	d005      	beq.n	800a102 <HAL_RCC_OscConfig+0x3e>
 800a0f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800a0f8:	2b0c      	cmp	r3, #12
 800a0fa:	d147      	bne.n	800a18c <HAL_RCC_OscConfig+0xc8>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_MSI)))
 800a0fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800a0fe:	2b01      	cmp	r3, #1
 800a100:	d144      	bne.n	800a18c <HAL_RCC_OscConfig+0xc8>
    {
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	69db      	ldr	r3, [r3, #28]
 800a106:	2b00      	cmp	r3, #0
 800a108:	d101      	bne.n	800a10e <HAL_RCC_OscConfig+0x4a>
      {
        return HAL_ERROR;
 800a10a:	2301      	movs	r3, #1
 800a10c:	e347      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the AHB4 clock
           and the supply voltage of the device. */
        if (RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 800a10e:	687b      	ldr	r3, [r7, #4]
 800a110:	6a5c      	ldr	r4, [r3, #36]	@ 0x24
 800a112:	f7ff fe28 	bl	8009d66 <LL_RCC_MSI_GetRange>
 800a116:	4603      	mov	r3, r0
 800a118:	429c      	cmp	r4, r3
 800a11a:	d914      	bls.n	800a146 <HAL_RCC_OscConfig+0x82>
        {
          /* First increase number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a11c:	687b      	ldr	r3, [r7, #4]
 800a11e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a120:	4618      	mov	r0, r3
 800a122:	f000 fd61 	bl	800abe8 <RCC_SetFlashLatencyFromMSIRange>
 800a126:	4603      	mov	r3, r0
 800a128:	2b00      	cmp	r3, #0
 800a12a:	d001      	beq.n	800a130 <HAL_RCC_OscConfig+0x6c>
          {
            return HAL_ERROR;
 800a12c:	2301      	movs	r3, #1
 800a12e:	e336      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a130:	687b      	ldr	r3, [r7, #4]
 800a132:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a134:	4618      	mov	r0, r3
 800a136:	f7ff fe02 	bl	8009d3e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a13a:	687b      	ldr	r3, [r7, #4]
 800a13c:	6a1b      	ldr	r3, [r3, #32]
 800a13e:	4618      	mov	r0, r3
 800a140:	f7ff fe26 	bl	8009d90 <LL_RCC_MSI_SetCalibTrimming>
 800a144:	e013      	b.n	800a16e <HAL_RCC_OscConfig+0xaa>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a146:	687b      	ldr	r3, [r7, #4]
 800a148:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a14a:	4618      	mov	r0, r3
 800a14c:	f7ff fdf7 	bl	8009d3e <LL_RCC_MSI_SetRange>
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a150:	687b      	ldr	r3, [r7, #4]
 800a152:	6a1b      	ldr	r3, [r3, #32]
 800a154:	4618      	mov	r0, r3
 800a156:	f7ff fe1b 	bl	8009d90 <LL_RCC_MSI_SetCalibTrimming>

          /* Decrease number of wait states update if necessary */
          if (RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 800a15a:	687b      	ldr	r3, [r7, #4]
 800a15c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a15e:	4618      	mov	r0, r3
 800a160:	f000 fd42 	bl	800abe8 <RCC_SetFlashLatencyFromMSIRange>
 800a164:	4603      	mov	r3, r0
 800a166:	2b00      	cmp	r3, #0
 800a168:	d001      	beq.n	800a16e <HAL_RCC_OscConfig+0xaa>
          {
            return HAL_ERROR;
 800a16a:	2301      	movs	r3, #1
 800a16c:	e317      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800a16e:	f000 fcc9 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800a172:	4603      	mov	r3, r0
 800a174:	4aa4      	ldr	r2, [pc, #656]	@ (800a408 <HAL_RCC_OscConfig+0x344>)
 800a176:	6013      	str	r3, [r2, #0]

        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 800a178:	4ba4      	ldr	r3, [pc, #656]	@ (800a40c <HAL_RCC_OscConfig+0x348>)
 800a17a:	681b      	ldr	r3, [r3, #0]
 800a17c:	4618      	mov	r0, r3
 800a17e:	f7fa fc29 	bl	80049d4 <HAL_InitTick>
 800a182:	4603      	mov	r3, r0
 800a184:	2b00      	cmp	r3, #0
 800a186:	d039      	beq.n	800a1fc <HAL_RCC_OscConfig+0x138>
        {
          return HAL_ERROR;
 800a188:	2301      	movs	r3, #1
 800a18a:	e308      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Check the MSI State */
      if (RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 800a18c:	687b      	ldr	r3, [r7, #4]
 800a18e:	69db      	ldr	r3, [r3, #28]
 800a190:	2b00      	cmp	r3, #0
 800a192:	d01e      	beq.n	800a1d2 <HAL_RCC_OscConfig+0x10e>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 800a194:	f7ff fda4 	bl	8009ce0 <LL_RCC_MSI_Enable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a198:	f7fb fa08 	bl	80055ac <HAL_GetTick>
 800a19c:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is ready */
        while (LL_RCC_MSI_IsReady() == 0U)
 800a19e:	e008      	b.n	800a1b2 <HAL_RCC_OscConfig+0xee>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a1a0:	f7fb fa04 	bl	80055ac <HAL_GetTick>
 800a1a4:	4602      	mov	r2, r0
 800a1a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1a8:	1ad3      	subs	r3, r2, r3
 800a1aa:	2b02      	cmp	r3, #2
 800a1ac:	d901      	bls.n	800a1b2 <HAL_RCC_OscConfig+0xee>
          {
            return HAL_TIMEOUT;
 800a1ae:	2303      	movs	r3, #3
 800a1b0:	e2f5      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() == 0U)
 800a1b2:	f7ff fdb3 	bl	8009d1c <LL_RCC_MSI_IsReady>
 800a1b6:	4603      	mov	r3, r0
 800a1b8:	2b00      	cmp	r3, #0
 800a1ba:	d0f1      	beq.n	800a1a0 <HAL_RCC_OscConfig+0xdc>
          }
        }

        /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 800a1bc:	687b      	ldr	r3, [r7, #4]
 800a1be:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800a1c0:	4618      	mov	r0, r3
 800a1c2:	f7ff fdbc 	bl	8009d3e <LL_RCC_MSI_SetRange>
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 800a1c6:	687b      	ldr	r3, [r7, #4]
 800a1c8:	6a1b      	ldr	r3, [r3, #32]
 800a1ca:	4618      	mov	r0, r3
 800a1cc:	f7ff fde0 	bl	8009d90 <LL_RCC_MSI_SetCalibTrimming>
 800a1d0:	e015      	b.n	800a1fe <HAL_RCC_OscConfig+0x13a>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 800a1d2:	f7ff fd94 	bl	8009cfe <LL_RCC_MSI_Disable>

        /* Get timeout */
        tickstart = HAL_GetTick();
 800a1d6:	f7fb f9e9 	bl	80055ac <HAL_GetTick>
 800a1da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till MSI is disabled */
        while (LL_RCC_MSI_IsReady() != 0U)
 800a1dc:	e008      	b.n	800a1f0 <HAL_RCC_OscConfig+0x12c>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 800a1de:	f7fb f9e5 	bl	80055ac <HAL_GetTick>
 800a1e2:	4602      	mov	r2, r0
 800a1e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a1e6:	1ad3      	subs	r3, r2, r3
 800a1e8:	2b02      	cmp	r3, #2
 800a1ea:	d901      	bls.n	800a1f0 <HAL_RCC_OscConfig+0x12c>
          {
            return HAL_TIMEOUT;
 800a1ec:	2303      	movs	r3, #3
 800a1ee:	e2d6      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_MSI_IsReady() != 0U)
 800a1f0:	f7ff fd94 	bl	8009d1c <LL_RCC_MSI_IsReady>
 800a1f4:	4603      	mov	r3, r0
 800a1f6:	2b00      	cmp	r3, #0
 800a1f8:	d1f1      	bne.n	800a1de <HAL_RCC_OscConfig+0x11a>
 800a1fa:	e000      	b.n	800a1fe <HAL_RCC_OscConfig+0x13a>
      if (RCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 800a1fc:	bf00      	nop
      }
    }
  }

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800a1fe:	687b      	ldr	r3, [r7, #4]
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	f003 0301 	and.w	r3, r3, #1
 800a206:	2b00      	cmp	r3, #0
 800a208:	d047      	beq.n	800a29a <HAL_RCC_OscConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a20a:	f7ff fdea 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800a20e:	6238      	str	r0, [r7, #32]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a210:	f7ff fef0 	bl	8009ff4 <LL_RCC_PLL_GetMainSource>
 800a214:	61f8      	str	r0, [r7, #28]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 800a216:	6a3b      	ldr	r3, [r7, #32]
 800a218:	2b08      	cmp	r3, #8
 800a21a:	d005      	beq.n	800a228 <HAL_RCC_OscConfig+0x164>
 800a21c:	6a3b      	ldr	r3, [r7, #32]
 800a21e:	2b0c      	cmp	r3, #12
 800a220:	d108      	bne.n	800a234 <HAL_RCC_OscConfig+0x170>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSE)))
 800a222:	69fb      	ldr	r3, [r7, #28]
 800a224:	2b03      	cmp	r3, #3
 800a226:	d105      	bne.n	800a234 <HAL_RCC_OscConfig+0x170>
    {
      if (RCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 800a228:	687b      	ldr	r3, [r7, #4]
 800a22a:	685b      	ldr	r3, [r3, #4]
 800a22c:	2b00      	cmp	r3, #0
 800a22e:	d134      	bne.n	800a29a <HAL_RCC_OscConfig+0x1d6>
      {
        return HAL_ERROR;
 800a230:	2301      	movs	r3, #1
 800a232:	e2b4      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800a234:	687b      	ldr	r3, [r7, #4]
 800a236:	685b      	ldr	r3, [r3, #4]
 800a238:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800a23c:	d102      	bne.n	800a244 <HAL_RCC_OscConfig+0x180>
 800a23e:	f7ff fbd1 	bl	80099e4 <LL_RCC_HSE_Enable>
 800a242:	e001      	b.n	800a248 <HAL_RCC_OscConfig+0x184>
 800a244:	f7ff fbdd 	bl	8009a02 <LL_RCC_HSE_Disable>

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800a248:	687b      	ldr	r3, [r7, #4]
 800a24a:	685b      	ldr	r3, [r3, #4]
 800a24c:	2b00      	cmp	r3, #0
 800a24e:	d012      	beq.n	800a276 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a250:	f7fb f9ac 	bl	80055ac <HAL_GetTick>
 800a254:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is ready */
        while (LL_RCC_HSE_IsReady() == 0U)
 800a256:	e008      	b.n	800a26a <HAL_RCC_OscConfig+0x1a6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a258:	f7fb f9a8 	bl	80055ac <HAL_GetTick>
 800a25c:	4602      	mov	r2, r0
 800a25e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a260:	1ad3      	subs	r3, r2, r3
 800a262:	2b64      	cmp	r3, #100	@ 0x64
 800a264:	d901      	bls.n	800a26a <HAL_RCC_OscConfig+0x1a6>
          {
            return HAL_TIMEOUT;
 800a266:	2303      	movs	r3, #3
 800a268:	e299      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() == 0U)
 800a26a:	f7ff fbd9 	bl	8009a20 <LL_RCC_HSE_IsReady>
 800a26e:	4603      	mov	r3, r0
 800a270:	2b00      	cmp	r3, #0
 800a272:	d0f1      	beq.n	800a258 <HAL_RCC_OscConfig+0x194>
 800a274:	e011      	b.n	800a29a <HAL_RCC_OscConfig+0x1d6>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a276:	f7fb f999 	bl	80055ac <HAL_GetTick>
 800a27a:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSE is disabled */
        while (LL_RCC_HSE_IsReady() != 0U)
 800a27c:	e008      	b.n	800a290 <HAL_RCC_OscConfig+0x1cc>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800a27e:	f7fb f995 	bl	80055ac <HAL_GetTick>
 800a282:	4602      	mov	r2, r0
 800a284:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a286:	1ad3      	subs	r3, r2, r3
 800a288:	2b64      	cmp	r3, #100	@ 0x64
 800a28a:	d901      	bls.n	800a290 <HAL_RCC_OscConfig+0x1cc>
          {
            return HAL_TIMEOUT;
 800a28c:	2303      	movs	r3, #3
 800a28e:	e286      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSE_IsReady() != 0U)
 800a290:	f7ff fbc6 	bl	8009a20 <LL_RCC_HSE_IsReady>
 800a294:	4603      	mov	r3, r0
 800a296:	2b00      	cmp	r3, #0
 800a298:	d1f1      	bne.n	800a27e <HAL_RCC_OscConfig+0x1ba>
      }
    }
  }

  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800a29a:	687b      	ldr	r3, [r7, #4]
 800a29c:	681b      	ldr	r3, [r3, #0]
 800a29e:	f003 0302 	and.w	r3, r3, #2
 800a2a2:	2b00      	cmp	r3, #0
 800a2a4:	d04c      	beq.n	800a340 <HAL_RCC_OscConfig+0x27c>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a2a6:	f7ff fd9c 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800a2aa:	61b8      	str	r0, [r7, #24]
    const uint32_t temp_plloscsrc = __HAL_RCC_GET_PLL_OSCSOURCE();
 800a2ac:	f7ff fea2 	bl	8009ff4 <LL_RCC_PLL_GetMainSource>
 800a2b0:	6178      	str	r0, [r7, #20]
    if ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 800a2b2:	69bb      	ldr	r3, [r7, #24]
 800a2b4:	2b04      	cmp	r3, #4
 800a2b6:	d005      	beq.n	800a2c4 <HAL_RCC_OscConfig+0x200>
 800a2b8:	69bb      	ldr	r3, [r7, #24]
 800a2ba:	2b0c      	cmp	r3, #12
 800a2bc:	d10e      	bne.n	800a2dc <HAL_RCC_OscConfig+0x218>
        ((temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (temp_plloscsrc == RCC_PLLSOURCE_HSI)))
 800a2be:	697b      	ldr	r3, [r7, #20]
 800a2c0:	2b02      	cmp	r3, #2
 800a2c2:	d10b      	bne.n	800a2dc <HAL_RCC_OscConfig+0x218>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a2c4:	687b      	ldr	r3, [r7, #4]
 800a2c6:	68db      	ldr	r3, [r3, #12]
 800a2c8:	2b00      	cmp	r3, #0
 800a2ca:	d101      	bne.n	800a2d0 <HAL_RCC_OscConfig+0x20c>
      {
        return HAL_ERROR;
 800a2cc:	2301      	movs	r3, #1
 800a2ce:	e266      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a2d0:	687b      	ldr	r3, [r7, #4]
 800a2d2:	691b      	ldr	r3, [r3, #16]
 800a2d4:	4618      	mov	r0, r3
 800a2d6:	f7ff fbe5 	bl	8009aa4 <LL_RCC_HSI_SetCalibTrimming>
      if (RCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 800a2da:	e031      	b.n	800a340 <HAL_RCC_OscConfig+0x27c>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800a2dc:	687b      	ldr	r3, [r7, #4]
 800a2de:	68db      	ldr	r3, [r3, #12]
 800a2e0:	2b00      	cmp	r3, #0
 800a2e2:	d019      	beq.n	800a318 <HAL_RCC_OscConfig+0x254>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 800a2e4:	f7ff fbae 	bl	8009a44 <LL_RCC_HSI_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a2e8:	f7fb f960 	bl	80055ac <HAL_GetTick>
 800a2ec:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is ready */
        while (LL_RCC_HSI_IsReady() == 0U)
 800a2ee:	e008      	b.n	800a302 <HAL_RCC_OscConfig+0x23e>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a2f0:	f7fb f95c 	bl	80055ac <HAL_GetTick>
 800a2f4:	4602      	mov	r2, r0
 800a2f6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a2f8:	1ad3      	subs	r3, r2, r3
 800a2fa:	2b02      	cmp	r3, #2
 800a2fc:	d901      	bls.n	800a302 <HAL_RCC_OscConfig+0x23e>
          {
            return HAL_TIMEOUT;
 800a2fe:	2303      	movs	r3, #3
 800a300:	e24d      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() == 0U)
 800a302:	f7ff fbbd 	bl	8009a80 <LL_RCC_HSI_IsReady>
 800a306:	4603      	mov	r3, r0
 800a308:	2b00      	cmp	r3, #0
 800a30a:	d0f1      	beq.n	800a2f0 <HAL_RCC_OscConfig+0x22c>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800a30c:	687b      	ldr	r3, [r7, #4]
 800a30e:	691b      	ldr	r3, [r3, #16]
 800a310:	4618      	mov	r0, r3
 800a312:	f7ff fbc7 	bl	8009aa4 <LL_RCC_HSI_SetCalibTrimming>
 800a316:	e013      	b.n	800a340 <HAL_RCC_OscConfig+0x27c>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800a318:	f7ff fba3 	bl	8009a62 <LL_RCC_HSI_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a31c:	f7fb f946 	bl	80055ac <HAL_GetTick>
 800a320:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till HSI is disabled */
        while (LL_RCC_HSI_IsReady() != 0U)
 800a322:	e008      	b.n	800a336 <HAL_RCC_OscConfig+0x272>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 800a324:	f7fb f942 	bl	80055ac <HAL_GetTick>
 800a328:	4602      	mov	r2, r0
 800a32a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a32c:	1ad3      	subs	r3, r2, r3
 800a32e:	2b02      	cmp	r3, #2
 800a330:	d901      	bls.n	800a336 <HAL_RCC_OscConfig+0x272>
          {
            return HAL_TIMEOUT;
 800a332:	2303      	movs	r3, #3
 800a334:	e233      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_HSI_IsReady() != 0U)
 800a336:	f7ff fba3 	bl	8009a80 <LL_RCC_HSI_IsReady>
 800a33a:	4603      	mov	r3, r0
 800a33c:	2b00      	cmp	r3, #0
 800a33e:	d1f1      	bne.n	800a324 <HAL_RCC_OscConfig+0x260>
      }
    }
  }
  /*------------------------------ LSI Configuration (LSI1 or LSI2) -------------------------*/

  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a340:	687b      	ldr	r3, [r7, #4]
 800a342:	681b      	ldr	r3, [r3, #0]
 800a344:	f003 0308 	and.w	r3, r3, #8
 800a348:	2b00      	cmp	r3, #0
 800a34a:	d106      	bne.n	800a35a <HAL_RCC_OscConfig+0x296>
      (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2))
 800a34c:	687b      	ldr	r3, [r7, #4]
 800a34e:	681b      	ldr	r3, [r3, #0]
 800a350:	f003 0310 	and.w	r3, r3, #16
  if ((((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI1) == RCC_OSCILLATORTYPE_LSI1) || \
 800a354:	2b00      	cmp	r3, #0
 800a356:	f000 80a3 	beq.w	800a4a0 <HAL_RCC_OscConfig+0x3dc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800a35a:	687b      	ldr	r3, [r7, #4]
 800a35c:	695b      	ldr	r3, [r3, #20]
 800a35e:	2b00      	cmp	r3, #0
 800a360:	d076      	beq.n	800a450 <HAL_RCC_OscConfig+0x38c>
    {
      /*------------------------------ LSI2 selected by default (when Switch ON) -------------------------*/
      if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI2) == RCC_OSCILLATORTYPE_LSI2)
 800a362:	687b      	ldr	r3, [r7, #4]
 800a364:	681b      	ldr	r3, [r3, #0]
 800a366:	f003 0310 	and.w	r3, r3, #16
 800a36a:	2b00      	cmp	r3, #0
 800a36c:	d046      	beq.n	800a3fc <HAL_RCC_OscConfig+0x338>
      {
        assert_param(IS_RCC_LSI2_CALIBRATION_VALUE(RCC_OscInitStruct->LSI2CalibrationValue));

        /* 1. Check LSI1 state and enable if required */
        if (LL_RCC_LSI1_IsReady() == 0U)
 800a36e:	f7ff fc5a 	bl	8009c26 <LL_RCC_LSI1_IsReady>
 800a372:	4603      	mov	r3, r0
 800a374:	2b00      	cmp	r3, #0
 800a376:	d113      	bne.n	800a3a0 <HAL_RCC_OscConfig+0x2dc>
        {
          /* This is required to enable LSI1 before enabling LSI2 */
          __HAL_RCC_LSI1_ENABLE();
 800a378:	f7ff fc33 	bl	8009be2 <LL_RCC_LSI1_Enable>

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a37c:	f7fb f916 	bl	80055ac <HAL_GetTick>
 800a380:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till LSI1 is ready */
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a382:	e008      	b.n	800a396 <HAL_RCC_OscConfig+0x2d2>
          {
            if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a384:	f7fb f912 	bl	80055ac <HAL_GetTick>
 800a388:	4602      	mov	r2, r0
 800a38a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a38c:	1ad3      	subs	r3, r2, r3
 800a38e:	2b02      	cmp	r3, #2
 800a390:	d901      	bls.n	800a396 <HAL_RCC_OscConfig+0x2d2>
            {
              return HAL_TIMEOUT;
 800a392:	2303      	movs	r3, #3
 800a394:	e203      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
          while (LL_RCC_LSI1_IsReady() == 0U)
 800a396:	f7ff fc46 	bl	8009c26 <LL_RCC_LSI1_IsReady>
 800a39a:	4603      	mov	r3, r0
 800a39c:	2b00      	cmp	r3, #0
 800a39e:	d0f1      	beq.n	800a384 <HAL_RCC_OscConfig+0x2c0>
            }
          }
        }

        /* 2. Enable the Internal Low Speed oscillator (LSI2) and set trimming value */
        __HAL_RCC_LSI2_ENABLE();
 800a3a0:	f7ff fc53 	bl	8009c4a <LL_RCC_LSI2_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3a4:	f7fb f902 	bl	80055ac <HAL_GetTick>
 800a3a8:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI2 is ready */
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a3aa:	e008      	b.n	800a3be <HAL_RCC_OscConfig+0x2fa>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a3ac:	f7fb f8fe 	bl	80055ac <HAL_GetTick>
 800a3b0:	4602      	mov	r2, r0
 800a3b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3b4:	1ad3      	subs	r3, r2, r3
 800a3b6:	2b03      	cmp	r3, #3
 800a3b8:	d901      	bls.n	800a3be <HAL_RCC_OscConfig+0x2fa>
          {
            return HAL_TIMEOUT;
 800a3ba:	2303      	movs	r3, #3
 800a3bc:	e1ef      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() == 0U)
 800a3be:	f7ff fc66 	bl	8009c8e <LL_RCC_LSI2_IsReady>
 800a3c2:	4603      	mov	r3, r0
 800a3c4:	2b00      	cmp	r3, #0
 800a3c6:	d0f1      	beq.n	800a3ac <HAL_RCC_OscConfig+0x2e8>
          }
        }
        /* Adjusts the Internal Low Spee oscillator (LSI2) calibration value */
        __HAL_RCC_LSI2_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->LSI2CalibrationValue);
 800a3c8:	687b      	ldr	r3, [r7, #4]
 800a3ca:	699b      	ldr	r3, [r3, #24]
 800a3cc:	4618      	mov	r0, r3
 800a3ce:	f7ff fc70 	bl	8009cb2 <LL_RCC_LSI2_SetTrimming>

        /* 3. Disable LSI1 */

        /* LSI1 was initially not enable, require to disable it */
        __HAL_RCC_LSI1_DISABLE();
 800a3d2:	f7ff fc17 	bl	8009c04 <LL_RCC_LSI1_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a3d6:	f7fb f8e9 	bl	80055ac <HAL_GetTick>
 800a3da:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is disabled */
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a3dc:	e008      	b.n	800a3f0 <HAL_RCC_OscConfig+0x32c>
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a3de:	f7fb f8e5 	bl	80055ac <HAL_GetTick>
 800a3e2:	4602      	mov	r2, r0
 800a3e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a3e6:	1ad3      	subs	r3, r2, r3
 800a3e8:	2b02      	cmp	r3, #2
 800a3ea:	d901      	bls.n	800a3f0 <HAL_RCC_OscConfig+0x32c>
          {
            return HAL_TIMEOUT;
 800a3ec:	2303      	movs	r3, #3
 800a3ee:	e1d6      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() != 0U)
 800a3f0:	f7ff fc19 	bl	8009c26 <LL_RCC_LSI1_IsReady>
 800a3f4:	4603      	mov	r3, r0
 800a3f6:	2b00      	cmp	r3, #0
 800a3f8:	d1f1      	bne.n	800a3de <HAL_RCC_OscConfig+0x31a>
 800a3fa:	e051      	b.n	800a4a0 <HAL_RCC_OscConfig+0x3dc>
      else
      {
        /*------------------------------ LSI1 selected (only if LSI2 OFF)-------------------------*/

        /* 1. Enable the Internal Low Speed oscillator (LSI1). */
        __HAL_RCC_LSI1_ENABLE();
 800a3fc:	f7ff fbf1 	bl	8009be2 <LL_RCC_LSI1_Enable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a400:	f7fb f8d4 	bl	80055ac <HAL_GetTick>
 800a404:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till LSI1 is ready */
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a406:	e00c      	b.n	800a422 <HAL_RCC_OscConfig+0x35e>
 800a408:	20000034 	.word	0x20000034
 800a40c:	20000038 	.word	0x20000038
        {
          if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a410:	f7fb f8cc 	bl	80055ac <HAL_GetTick>
 800a414:	4602      	mov	r2, r0
 800a416:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a418:	1ad3      	subs	r3, r2, r3
 800a41a:	2b02      	cmp	r3, #2
 800a41c:	d901      	bls.n	800a422 <HAL_RCC_OscConfig+0x35e>
          {
            return HAL_TIMEOUT;
 800a41e:	2303      	movs	r3, #3
 800a420:	e1bd      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI1_IsReady() == 0U)
 800a422:	f7ff fc00 	bl	8009c26 <LL_RCC_LSI1_IsReady>
 800a426:	4603      	mov	r3, r0
 800a428:	2b00      	cmp	r3, #0
 800a42a:	d0f1      	beq.n	800a410 <HAL_RCC_OscConfig+0x34c>
          }
        }
        /*2. Switch OFF LSI2*/

        /* Disable the Internal Low Speed oscillator (LSI2). */
        __HAL_RCC_LSI2_DISABLE();
 800a42c:	f7ff fc1e 	bl	8009c6c <LL_RCC_LSI2_Disable>

        /* Wait till LSI2 is disabled */
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a430:	e008      	b.n	800a444 <HAL_RCC_OscConfig+0x380>
        {
          if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a432:	f7fb f8bb 	bl	80055ac <HAL_GetTick>
 800a436:	4602      	mov	r2, r0
 800a438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a43a:	1ad3      	subs	r3, r2, r3
 800a43c:	2b03      	cmp	r3, #3
 800a43e:	d901      	bls.n	800a444 <HAL_RCC_OscConfig+0x380>
          {
            return HAL_TIMEOUT;
 800a440:	2303      	movs	r3, #3
 800a442:	e1ac      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (LL_RCC_LSI2_IsReady() != 0U)
 800a444:	f7ff fc23 	bl	8009c8e <LL_RCC_LSI2_IsReady>
 800a448:	4603      	mov	r3, r0
 800a44a:	2b00      	cmp	r3, #0
 800a44c:	d1f1      	bne.n	800a432 <HAL_RCC_OscConfig+0x36e>
 800a44e:	e027      	b.n	800a4a0 <HAL_RCC_OscConfig+0x3dc>
    }
    else
    {

      /* Disable the Internal Low Speed oscillator (LSI2). */
      __HAL_RCC_LSI2_DISABLE();
 800a450:	f7ff fc0c 	bl	8009c6c <LL_RCC_LSI2_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a454:	f7fb f8aa 	bl	80055ac <HAL_GetTick>
 800a458:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI2 is disabled */
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a45a:	e008      	b.n	800a46e <HAL_RCC_OscConfig+0x3aa>
      {
        if ((HAL_GetTick() - tickstart) > LSI2_TIMEOUT_VALUE)
 800a45c:	f7fb f8a6 	bl	80055ac <HAL_GetTick>
 800a460:	4602      	mov	r2, r0
 800a462:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a464:	1ad3      	subs	r3, r2, r3
 800a466:	2b03      	cmp	r3, #3
 800a468:	d901      	bls.n	800a46e <HAL_RCC_OscConfig+0x3aa>
        {
          return HAL_TIMEOUT;
 800a46a:	2303      	movs	r3, #3
 800a46c:	e197      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI2_IsReady() != 0U)
 800a46e:	f7ff fc0e 	bl	8009c8e <LL_RCC_LSI2_IsReady>
 800a472:	4603      	mov	r3, r0
 800a474:	2b00      	cmp	r3, #0
 800a476:	d1f1      	bne.n	800a45c <HAL_RCC_OscConfig+0x398>
        }
      }

      /* Disable the Internal Low Speed oscillator (LSI1). */
      __HAL_RCC_LSI1_DISABLE();
 800a478:	f7ff fbc4 	bl	8009c04 <LL_RCC_LSI1_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a47c:	f7fb f896 	bl	80055ac <HAL_GetTick>
 800a480:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSI1 is disabled */
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a482:	e008      	b.n	800a496 <HAL_RCC_OscConfig+0x3d2>
      {
        if ((HAL_GetTick() - tickstart) > LSI1_TIMEOUT_VALUE)
 800a484:	f7fb f892 	bl	80055ac <HAL_GetTick>
 800a488:	4602      	mov	r2, r0
 800a48a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a48c:	1ad3      	subs	r3, r2, r3
 800a48e:	2b02      	cmp	r3, #2
 800a490:	d901      	bls.n	800a496 <HAL_RCC_OscConfig+0x3d2>
        {
          return HAL_TIMEOUT;
 800a492:	2303      	movs	r3, #3
 800a494:	e183      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSI1_IsReady() != 0U)
 800a496:	f7ff fbc6 	bl	8009c26 <LL_RCC_LSI1_IsReady>
 800a49a:	4603      	mov	r3, r0
 800a49c:	2b00      	cmp	r3, #0
 800a49e:	d1f1      	bne.n	800a484 <HAL_RCC_OscConfig+0x3c0>
      }
    }
  }

  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 800a4a0:	687b      	ldr	r3, [r7, #4]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	f003 0304 	and.w	r3, r3, #4
 800a4a8:	2b00      	cmp	r3, #0
 800a4aa:	d05b      	beq.n	800a564 <HAL_RCC_OscConfig+0x4a0>
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4ac:	4ba7      	ldr	r3, [pc, #668]	@ (800a74c <HAL_RCC_OscConfig+0x688>)
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4b4:	2b00      	cmp	r3, #0
 800a4b6:	d114      	bne.n	800a4e2 <HAL_RCC_OscConfig+0x41e>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800a4b8:	f7ff fa54 	bl	8009964 <HAL_PWR_EnableBkUpAccess>

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800a4bc:	f7fb f876 	bl	80055ac <HAL_GetTick>
 800a4c0:	6278      	str	r0, [r7, #36]	@ 0x24

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4c2:	e008      	b.n	800a4d6 <HAL_RCC_OscConfig+0x412>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 800a4c4:	f7fb f872 	bl	80055ac <HAL_GetTick>
 800a4c8:	4602      	mov	r2, r0
 800a4ca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a4cc:	1ad3      	subs	r3, r2, r3
 800a4ce:	2b02      	cmp	r3, #2
 800a4d0:	d901      	bls.n	800a4d6 <HAL_RCC_OscConfig+0x412>
        {
          return HAL_TIMEOUT;
 800a4d2:	2303      	movs	r3, #3
 800a4d4:	e163      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800a4d6:	4b9d      	ldr	r3, [pc, #628]	@ (800a74c <HAL_RCC_OscConfig+0x688>)
 800a4d8:	681b      	ldr	r3, [r3, #0]
 800a4da:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a4de:	2b00      	cmp	r3, #0
 800a4e0:	d0f0      	beq.n	800a4c4 <HAL_RCC_OscConfig+0x400>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800a4e2:	687b      	ldr	r3, [r7, #4]
 800a4e4:	689b      	ldr	r3, [r3, #8]
 800a4e6:	2b01      	cmp	r3, #1
 800a4e8:	d102      	bne.n	800a4f0 <HAL_RCC_OscConfig+0x42c>
 800a4ea:	f7ff fb24 	bl	8009b36 <LL_RCC_LSE_Enable>
 800a4ee:	e00c      	b.n	800a50a <HAL_RCC_OscConfig+0x446>
 800a4f0:	687b      	ldr	r3, [r7, #4]
 800a4f2:	689b      	ldr	r3, [r3, #8]
 800a4f4:	2b05      	cmp	r3, #5
 800a4f6:	d104      	bne.n	800a502 <HAL_RCC_OscConfig+0x43e>
 800a4f8:	f7ff fb3f 	bl	8009b7a <LL_RCC_LSE_EnableBypass>
 800a4fc:	f7ff fb1b 	bl	8009b36 <LL_RCC_LSE_Enable>
 800a500:	e003      	b.n	800a50a <HAL_RCC_OscConfig+0x446>
 800a502:	f7ff fb29 	bl	8009b58 <LL_RCC_LSE_Disable>
 800a506:	f7ff fb49 	bl	8009b9c <LL_RCC_LSE_DisableBypass>

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	689b      	ldr	r3, [r3, #8]
 800a50e:	2b00      	cmp	r3, #0
 800a510:	d014      	beq.n	800a53c <HAL_RCC_OscConfig+0x478>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a512:	f7fb f84b 	bl	80055ac <HAL_GetTick>
 800a516:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is ready */
      while (LL_RCC_LSE_IsReady() == 0U)
 800a518:	e00a      	b.n	800a530 <HAL_RCC_OscConfig+0x46c>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a51a:	f7fb f847 	bl	80055ac <HAL_GetTick>
 800a51e:	4602      	mov	r2, r0
 800a520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a522:	1ad3      	subs	r3, r2, r3
 800a524:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a528:	4293      	cmp	r3, r2
 800a52a:	d901      	bls.n	800a530 <HAL_RCC_OscConfig+0x46c>
        {
          return HAL_TIMEOUT;
 800a52c:	2303      	movs	r3, #3
 800a52e:	e136      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() == 0U)
 800a530:	f7ff fb45 	bl	8009bbe <LL_RCC_LSE_IsReady>
 800a534:	4603      	mov	r3, r0
 800a536:	2b00      	cmp	r3, #0
 800a538:	d0ef      	beq.n	800a51a <HAL_RCC_OscConfig+0x456>
 800a53a:	e013      	b.n	800a564 <HAL_RCC_OscConfig+0x4a0>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a53c:	f7fb f836 	bl	80055ac <HAL_GetTick>
 800a540:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till LSE is disabled */
      while (LL_RCC_LSE_IsReady() != 0U)
 800a542:	e00a      	b.n	800a55a <HAL_RCC_OscConfig+0x496>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800a544:	f7fb f832 	bl	80055ac <HAL_GetTick>
 800a548:	4602      	mov	r2, r0
 800a54a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a54c:	1ad3      	subs	r3, r2, r3
 800a54e:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a552:	4293      	cmp	r3, r2
 800a554:	d901      	bls.n	800a55a <HAL_RCC_OscConfig+0x496>
        {
          return HAL_TIMEOUT;
 800a556:	2303      	movs	r3, #3
 800a558:	e121      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_LSE_IsReady() != 0U)
 800a55a:	f7ff fb30 	bl	8009bbe <LL_RCC_LSE_IsReady>
 800a55e:	4603      	mov	r3, r0
 800a560:	2b00      	cmp	r3, #0
 800a562:	d1ef      	bne.n	800a544 <HAL_RCC_OscConfig+0x480>
    }

  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 800a564:	687b      	ldr	r3, [r7, #4]
 800a566:	681b      	ldr	r3, [r3, #0]
 800a568:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a56c:	2b00      	cmp	r3, #0
 800a56e:	d02c      	beq.n	800a5ca <HAL_RCC_OscConfig+0x506>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI State */
    if (RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800a570:	687b      	ldr	r3, [r7, #4]
 800a572:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800a574:	2b00      	cmp	r3, #0
 800a576:	d014      	beq.n	800a5a2 <HAL_RCC_OscConfig+0x4de>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 800a578:	f7ff faa9 	bl	8009ace <LL_RCC_HSI48_Enable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a57c:	f7fb f816 	bl	80055ac <HAL_GetTick>
 800a580:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is ready */
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a582:	e008      	b.n	800a596 <HAL_RCC_OscConfig+0x4d2>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a584:	f7fb f812 	bl	80055ac <HAL_GetTick>
 800a588:	4602      	mov	r2, r0
 800a58a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a58c:	1ad3      	subs	r3, r2, r3
 800a58e:	2b02      	cmp	r3, #2
 800a590:	d901      	bls.n	800a596 <HAL_RCC_OscConfig+0x4d2>
        {
          return HAL_TIMEOUT;
 800a592:	2303      	movs	r3, #3
 800a594:	e103      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() == 0U)
 800a596:	f7ff fabc 	bl	8009b12 <LL_RCC_HSI48_IsReady>
 800a59a:	4603      	mov	r3, r0
 800a59c:	2b00      	cmp	r3, #0
 800a59e:	d0f1      	beq.n	800a584 <HAL_RCC_OscConfig+0x4c0>
 800a5a0:	e013      	b.n	800a5ca <HAL_RCC_OscConfig+0x506>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800a5a2:	f7ff faa5 	bl	8009af0 <LL_RCC_HSI48_Disable>

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800a5a6:	f7fb f801 	bl	80055ac <HAL_GetTick>
 800a5aa:	6278      	str	r0, [r7, #36]	@ 0x24

      /* Wait till HSI48 is disabled */
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a5ac:	e008      	b.n	800a5c0 <HAL_RCC_OscConfig+0x4fc>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800a5ae:	f7fa fffd 	bl	80055ac <HAL_GetTick>
 800a5b2:	4602      	mov	r2, r0
 800a5b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a5b6:	1ad3      	subs	r3, r2, r3
 800a5b8:	2b02      	cmp	r3, #2
 800a5ba:	d901      	bls.n	800a5c0 <HAL_RCC_OscConfig+0x4fc>
        {
          return HAL_TIMEOUT;
 800a5bc:	2303      	movs	r3, #3
 800a5be:	e0ee      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      while (LL_RCC_HSI48_IsReady() != 0U)
 800a5c0:	f7ff faa7 	bl	8009b12 <LL_RCC_HSI48_IsReady>
 800a5c4:	4603      	mov	r3, r0
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d1f1      	bne.n	800a5ae <HAL_RCC_OscConfig+0x4ea>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 800a5ca:	687b      	ldr	r3, [r7, #4]
 800a5cc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5ce:	2b00      	cmp	r3, #0
 800a5d0:	f000 80e4 	beq.w	800a79c <HAL_RCC_OscConfig+0x6d8>
  {
    const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800a5d4:	f7ff fc05 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800a5d8:	6138      	str	r0, [r7, #16]
    const uint32_t temp_pllconfig = RCC->PLLCFGR;
 800a5da:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a5de:	68db      	ldr	r3, [r3, #12]
 800a5e0:	60fb      	str	r3, [r7, #12]

    /* PLL On ? */
    if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800a5e2:	687b      	ldr	r3, [r7, #4]
 800a5e4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a5e6:	2b02      	cmp	r3, #2
 800a5e8:	f040 80b4 	bne.w	800a754 <HAL_RCC_OscConfig+0x690>
      assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is unchanged */
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a5ec:	68fb      	ldr	r3, [r7, #12]
 800a5ee:	f003 0203 	and.w	r2, r3, #3
 800a5f2:	687b      	ldr	r3, [r7, #4]
 800a5f4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800a5f6:	429a      	cmp	r2, r3
 800a5f8:	d123      	bne.n	800a642 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a5fa:	68fb      	ldr	r3, [r7, #12]
 800a5fc:	f003 0270 	and.w	r2, r3, #112	@ 0x70
 800a600:	687b      	ldr	r3, [r7, #4]
 800a602:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      if ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800a604:	429a      	cmp	r2, r3
 800a606:	d11c      	bne.n	800a642 <HAL_RCC_OscConfig+0x57e>
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a608:	68fb      	ldr	r3, [r7, #12]
 800a60a:	0a1b      	lsrs	r3, r3, #8
 800a60c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800a610:	687b      	ldr	r3, [r7, #4]
 800a612:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 800a614:	429a      	cmp	r2, r3
 800a616:	d114      	bne.n	800a642 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a618:	68fb      	ldr	r3, [r7, #12]
 800a61a:	f403 1278 	and.w	r2, r3, #4063232	@ 0x3e0000
 800a61e:	687b      	ldr	r3, [r7, #4]
 800a620:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
          ((READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos) != RCC_OscInitStruct->PLL.PLLN) ||
 800a622:	429a      	cmp	r2, r3
 800a624:	d10d      	bne.n	800a642 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a626:	68fb      	ldr	r3, [r7, #12]
 800a628:	f003 6260 	and.w	r2, r3, #234881024	@ 0xe000000
 800a62c:	687b      	ldr	r3, [r7, #4]
 800a62e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800a630:	429a      	cmp	r2, r3
 800a632:	d106      	bne.n	800a642 <HAL_RCC_OscConfig+0x57e>
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLR) != RCC_OscInitStruct->PLL.PLLR))
 800a634:	68fb      	ldr	r3, [r7, #12]
 800a636:	f003 4260 	and.w	r2, r3, #3758096384	@ 0xe0000000
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
          (READ_BIT(temp_pllconfig, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ) ||
 800a63e:	429a      	cmp	r2, r3
 800a640:	d05d      	beq.n	800a6fe <HAL_RCC_OscConfig+0x63a>
      {
        /* Check if the PLL is used as system clock or not */
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a642:	693b      	ldr	r3, [r7, #16]
 800a644:	2b0c      	cmp	r3, #12
 800a646:	d058      	beq.n	800a6fa <HAL_RCC_OscConfig+0x636>
        {
#if defined(SAI1)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if (READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800a648:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800a652:	2b00      	cmp	r3, #0
 800a654:	d001      	beq.n	800a65a <HAL_RCC_OscConfig+0x596>

          {
            return HAL_ERROR;
 800a656:	2301      	movs	r3, #1
 800a658:	e0a1      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
          }
          else
#endif /* SAI1 */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 800a65a:	f7ff fc85 	bl	8009f68 <LL_RCC_PLL_Disable>

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a65e:	f7fa ffa5 	bl	80055ac <HAL_GetTick>
 800a662:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a664:	e008      	b.n	800a678 <HAL_RCC_OscConfig+0x5b4>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a666:	f7fa ffa1 	bl	80055ac <HAL_GetTick>
 800a66a:	4602      	mov	r2, r0
 800a66c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a66e:	1ad3      	subs	r3, r2, r3
 800a670:	2b02      	cmp	r3, #2
 800a672:	d901      	bls.n	800a678 <HAL_RCC_OscConfig+0x5b4>
              {
                return HAL_TIMEOUT;
 800a674:	2303      	movs	r3, #3
 800a676:	e092      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a678:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a67c:	681b      	ldr	r3, [r3, #0]
 800a67e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a682:	2b00      	cmp	r3, #0
 800a684:	d1ef      	bne.n	800a666 <HAL_RCC_OscConfig+0x5a2>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 800a686:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a68a:	68da      	ldr	r2, [r3, #12]
 800a68c:	4b30      	ldr	r3, [pc, #192]	@ (800a750 <HAL_RCC_OscConfig+0x68c>)
 800a68e:	4013      	ands	r3, r2
 800a690:	687a      	ldr	r2, [r7, #4]
 800a692:	6b11      	ldr	r1, [r2, #48]	@ 0x30
 800a694:	687a      	ldr	r2, [r7, #4]
 800a696:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 800a698:	4311      	orrs	r1, r2
 800a69a:	687a      	ldr	r2, [r7, #4]
 800a69c:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 800a69e:	0212      	lsls	r2, r2, #8
 800a6a0:	4311      	orrs	r1, r2
 800a6a2:	687a      	ldr	r2, [r7, #4]
 800a6a4:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800a6a6:	4311      	orrs	r1, r2
 800a6a8:	687a      	ldr	r2, [r7, #4]
 800a6aa:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 800a6ac:	4311      	orrs	r1, r2
 800a6ae:	687a      	ldr	r2, [r7, #4]
 800a6b0:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 800a6b2:	430a      	orrs	r2, r1
 800a6b4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a6b8:	4313      	orrs	r3, r2
 800a6ba:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLP,
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800a6bc:	f7ff fc45 	bl	8009f4a <LL_RCC_PLL_Enable>

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a6c0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6c4:	68db      	ldr	r3, [r3, #12]
 800a6c6:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a6ca:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a6ce:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 800a6d0:	f7fa ff6c 	bl	80055ac <HAL_GetTick>
 800a6d4:	6278      	str	r0, [r7, #36]	@ 0x24

            /* Wait till PLL is ready */
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6d6:	e008      	b.n	800a6ea <HAL_RCC_OscConfig+0x626>
            {
              if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a6d8:	f7fa ff68 	bl	80055ac <HAL_GetTick>
 800a6dc:	4602      	mov	r2, r0
 800a6de:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a6e0:	1ad3      	subs	r3, r2, r3
 800a6e2:	2b02      	cmp	r3, #2
 800a6e4:	d901      	bls.n	800a6ea <HAL_RCC_OscConfig+0x626>
              {
                return HAL_TIMEOUT;
 800a6e6:	2303      	movs	r3, #3
 800a6e8:	e059      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
            while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6ea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a6ee:	681b      	ldr	r3, [r3, #0]
 800a6f0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a6f4:	2b00      	cmp	r3, #0
 800a6f6:	d0ef      	beq.n	800a6d8 <HAL_RCC_OscConfig+0x614>
        if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a6f8:	e050      	b.n	800a79c <HAL_RCC_OscConfig+0x6d8>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 800a6fa:	2301      	movs	r3, #1
 800a6fc:	e04f      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a6fe:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a702:	681b      	ldr	r3, [r3, #0]
 800a704:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a708:	2b00      	cmp	r3, #0
 800a70a:	d147      	bne.n	800a79c <HAL_RCC_OscConfig+0x6d8>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 800a70c:	f7ff fc1d 	bl	8009f4a <LL_RCC_PLL_Enable>

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800a710:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a714:	68db      	ldr	r3, [r3, #12]
 800a716:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800a71a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a71e:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800a720:	f7fa ff44 	bl	80055ac <HAL_GetTick>
 800a724:	6278      	str	r0, [r7, #36]	@ 0x24

          /* Wait till PLL is ready */
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a726:	e008      	b.n	800a73a <HAL_RCC_OscConfig+0x676>
          {
            if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a728:	f7fa ff40 	bl	80055ac <HAL_GetTick>
 800a72c:	4602      	mov	r2, r0
 800a72e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a730:	1ad3      	subs	r3, r2, r3
 800a732:	2b02      	cmp	r3, #2
 800a734:	d901      	bls.n	800a73a <HAL_RCC_OscConfig+0x676>
            {
              return HAL_TIMEOUT;
 800a736:	2303      	movs	r3, #3
 800a738:	e031      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
          while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800a73a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a73e:	681b      	ldr	r3, [r3, #0]
 800a740:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a744:	2b00      	cmp	r3, #0
 800a746:	d0ef      	beq.n	800a728 <HAL_RCC_OscConfig+0x664>
 800a748:	e028      	b.n	800a79c <HAL_RCC_OscConfig+0x6d8>
 800a74a:	bf00      	nop
 800a74c:	58000400 	.word	0x58000400
 800a750:	11c1808c 	.word	0x11c1808c
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if (temp_sysclksrc != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800a754:	693b      	ldr	r3, [r7, #16]
 800a756:	2b0c      	cmp	r3, #12
 800a758:	d01e      	beq.n	800a798 <HAL_RCC_OscConfig+0x6d4>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800a75a:	f7ff fc05 	bl	8009f68 <LL_RCC_PLL_Disable>

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800a75e:	f7fa ff25 	bl	80055ac <HAL_GetTick>
 800a762:	6278      	str	r0, [r7, #36]	@ 0x24

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a764:	e008      	b.n	800a778 <HAL_RCC_OscConfig+0x6b4>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800a766:	f7fa ff21 	bl	80055ac <HAL_GetTick>
 800a76a:	4602      	mov	r2, r0
 800a76c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a76e:	1ad3      	subs	r3, r2, r3
 800a770:	2b02      	cmp	r3, #2
 800a772:	d901      	bls.n	800a778 <HAL_RCC_OscConfig+0x6b4>
          {
            return HAL_TIMEOUT;
 800a774:	2303      	movs	r3, #3
 800a776:	e012      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800a778:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a77c:	681b      	ldr	r3, [r3, #0]
 800a77e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800a782:	2b00      	cmp	r3, #0
 800a784:	d1ef      	bne.n	800a766 <HAL_RCC_OscConfig+0x6a2>
          }
        }

        /* Disable the PLL source and outputs to save power when PLL is off */
#if defined(SAI1) && defined(USB)
        CLEAR_BIT(RCC->PLLCFGR, (RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLPEN | RCC_PLLCFGR_PLLQEN | RCC_PLLCFGR_PLLREN));
 800a786:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800a78a:	68da      	ldr	r2, [r3, #12]
 800a78c:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800a790:	4b05      	ldr	r3, [pc, #20]	@ (800a7a8 <HAL_RCC_OscConfig+0x6e4>)
 800a792:	4013      	ands	r3, r2
 800a794:	60cb      	str	r3, [r1, #12]
 800a796:	e001      	b.n	800a79c <HAL_RCC_OscConfig+0x6d8>
#endif /* SAI1 && USB */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800a798:	2301      	movs	r3, #1
 800a79a:	e000      	b.n	800a79e <HAL_RCC_OscConfig+0x6da>
      }
    }
  }
  return HAL_OK;
 800a79c:	2300      	movs	r3, #0
}
 800a79e:	4618      	mov	r0, r3
 800a7a0:	3734      	adds	r7, #52	@ 0x34
 800a7a2:	46bd      	mov	sp, r7
 800a7a4:	bd90      	pop	{r4, r7, pc}
 800a7a6:	bf00      	nop
 800a7a8:	eefefffc 	.word	0xeefefffc

0800a7ac <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK1 not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800a7ac:	b580      	push	{r7, lr}
 800a7ae:	b084      	sub	sp, #16
 800a7b0:	af00      	add	r7, sp, #0
 800a7b2:	6078      	str	r0, [r7, #4]
 800a7b4:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800a7b6:	687b      	ldr	r3, [r7, #4]
 800a7b8:	2b00      	cmp	r3, #0
 800a7ba:	d101      	bne.n	800a7c0 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800a7bc:	2301      	movs	r3, #1
 800a7be:	e12d      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the FLASH clock
    (HCLK4) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800a7c0:	4b98      	ldr	r3, [pc, #608]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a7c2:	681b      	ldr	r3, [r3, #0]
 800a7c4:	f003 0307 	and.w	r3, r3, #7
 800a7c8:	683a      	ldr	r2, [r7, #0]
 800a7ca:	429a      	cmp	r2, r3
 800a7cc:	d91b      	bls.n	800a806 <HAL_RCC_ClockConfig+0x5a>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a7ce:	4b95      	ldr	r3, [pc, #596]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a7d0:	681b      	ldr	r3, [r3, #0]
 800a7d2:	f023 0207 	bic.w	r2, r3, #7
 800a7d6:	4993      	ldr	r1, [pc, #588]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a7d8:	683b      	ldr	r3, [r7, #0]
 800a7da:	4313      	orrs	r3, r2
 800a7dc:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a7de:	f7fa fee5 	bl	80055ac <HAL_GetTick>
 800a7e2:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
       memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7e4:	e008      	b.n	800a7f8 <HAL_RCC_ClockConfig+0x4c>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a7e6:	f7fa fee1 	bl	80055ac <HAL_GetTick>
 800a7ea:	4602      	mov	r2, r0
 800a7ec:	68fb      	ldr	r3, [r7, #12]
 800a7ee:	1ad3      	subs	r3, r2, r3
 800a7f0:	2b02      	cmp	r3, #2
 800a7f2:	d901      	bls.n	800a7f8 <HAL_RCC_ClockConfig+0x4c>
      {
        return HAL_TIMEOUT;
 800a7f4:	2303      	movs	r3, #3
 800a7f6:	e111      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a7f8:	4b8a      	ldr	r3, [pc, #552]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a7fa:	681b      	ldr	r3, [r3, #0]
 800a7fc:	f003 0307 	and.w	r3, r3, #7
 800a800:	683a      	ldr	r2, [r7, #0]
 800a802:	429a      	cmp	r2, r3
 800a804:	d1ef      	bne.n	800a7e6 <HAL_RCC_ClockConfig+0x3a>
      }
    }
  }

  /*-------------------------- HCLK1 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800a806:	687b      	ldr	r3, [r7, #4]
 800a808:	681b      	ldr	r3, [r3, #0]
 800a80a:	f003 0302 	and.w	r3, r3, #2
 800a80e:	2b00      	cmp	r3, #0
 800a810:	d016      	beq.n	800a840 <HAL_RCC_ClockConfig+0x94>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLKDivider));
    LL_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLKDivider);
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	689b      	ldr	r3, [r3, #8]
 800a816:	4618      	mov	r0, r3
 800a818:	f7ff faef 	bl	8009dfa <LL_RCC_SetAHBPrescaler>

    /* HCLK1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a81c:	f7fa fec6 	bl	80055ac <HAL_GetTick>
 800a820:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a822:	e008      	b.n	800a836 <HAL_RCC_ClockConfig+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a824:	f7fa fec2 	bl	80055ac <HAL_GetTick>
 800a828:	4602      	mov	r2, r0
 800a82a:	68fb      	ldr	r3, [r7, #12]
 800a82c:	1ad3      	subs	r3, r2, r3
 800a82e:	2b02      	cmp	r3, #2
 800a830:	d901      	bls.n	800a836 <HAL_RCC_ClockConfig+0x8a>
      {
        return HAL_TIMEOUT;
 800a832:	2303      	movs	r3, #3
 800a834:	e0f2      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_HPRE() == 0U)
 800a836:	f7ff fbe9 	bl	800a00c <LL_RCC_IsActiveFlag_HPRE>
 800a83a:	4603      	mov	r3, r0
 800a83c:	2b00      	cmp	r3, #0
 800a83e:	d0f1      	beq.n	800a824 <HAL_RCC_ClockConfig+0x78>
      }
    }
  }

  /*-------------------------- HCLK2 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK2) == RCC_CLOCKTYPE_HCLK2)
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	681b      	ldr	r3, [r3, #0]
 800a844:	f003 0320 	and.w	r3, r3, #32
 800a848:	2b00      	cmp	r3, #0
 800a84a:	d016      	beq.n	800a87a <HAL_RCC_ClockConfig+0xce>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK2Divider));
    LL_C2_RCC_SetAHBPrescaler(RCC_ClkInitStruct->AHBCLK2Divider);
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	695b      	ldr	r3, [r3, #20]
 800a850:	4618      	mov	r0, r3
 800a852:	f7ff fae6 	bl	8009e22 <LL_C2_RCC_SetAHBPrescaler>

    /* HCLK2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a856:	f7fa fea9 	bl	80055ac <HAL_GetTick>
 800a85a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a85c:	e008      	b.n	800a870 <HAL_RCC_ClockConfig+0xc4>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a85e:	f7fa fea5 	bl	80055ac <HAL_GetTick>
 800a862:	4602      	mov	r2, r0
 800a864:	68fb      	ldr	r3, [r7, #12]
 800a866:	1ad3      	subs	r3, r2, r3
 800a868:	2b02      	cmp	r3, #2
 800a86a:	d901      	bls.n	800a870 <HAL_RCC_ClockConfig+0xc4>
      {
        return HAL_TIMEOUT;
 800a86c:	2303      	movs	r3, #3
 800a86e:	e0d5      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_C2HPRE() == 0U)
 800a870:	f7ff fbde 	bl	800a030 <LL_RCC_IsActiveFlag_C2HPRE>
 800a874:	4603      	mov	r3, r0
 800a876:	2b00      	cmp	r3, #0
 800a878:	d0f1      	beq.n	800a85e <HAL_RCC_ClockConfig+0xb2>
      }
    }
  }
  /*-------------------------- HCLK4 Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK4) == RCC_CLOCKTYPE_HCLK4)
 800a87a:	687b      	ldr	r3, [r7, #4]
 800a87c:	681b      	ldr	r3, [r3, #0]
 800a87e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a882:	2b00      	cmp	r3, #0
 800a884:	d016      	beq.n	800a8b4 <HAL_RCC_ClockConfig+0x108>
  {
    assert_param(IS_RCC_HCLKx(RCC_ClkInitStruct->AHBCLK4Divider));
    LL_RCC_SetAHB4Prescaler(RCC_ClkInitStruct->AHBCLK4Divider);
 800a886:	687b      	ldr	r3, [r7, #4]
 800a888:	699b      	ldr	r3, [r3, #24]
 800a88a:	4618      	mov	r0, r3
 800a88c:	f7ff fadf 	bl	8009e4e <LL_RCC_SetAHB4Prescaler>

    /* AHB shared prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a890:	f7fa fe8c 	bl	80055ac <HAL_GetTick>
 800a894:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a896:	e008      	b.n	800a8aa <HAL_RCC_ClockConfig+0xfe>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a898:	f7fa fe88 	bl	80055ac <HAL_GetTick>
 800a89c:	4602      	mov	r2, r0
 800a89e:	68fb      	ldr	r3, [r7, #12]
 800a8a0:	1ad3      	subs	r3, r2, r3
 800a8a2:	2b02      	cmp	r3, #2
 800a8a4:	d901      	bls.n	800a8aa <HAL_RCC_ClockConfig+0xfe>
      {
        return HAL_TIMEOUT;
 800a8a6:	2303      	movs	r3, #3
 800a8a8:	e0b8      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_SHDHPRE() == 0U)
 800a8aa:	f7ff fbd4 	bl	800a056 <LL_RCC_IsActiveFlag_SHDHPRE>
 800a8ae:	4603      	mov	r3, r0
 800a8b0:	2b00      	cmp	r3, #0
 800a8b2:	d0f1      	beq.n	800a898 <HAL_RCC_ClockConfig+0xec>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800a8b4:	687b      	ldr	r3, [r7, #4]
 800a8b6:	681b      	ldr	r3, [r3, #0]
 800a8b8:	f003 0304 	and.w	r3, r3, #4
 800a8bc:	2b00      	cmp	r3, #0
 800a8be:	d016      	beq.n	800a8ee <HAL_RCC_ClockConfig+0x142>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB1CLKDivider));
    LL_RCC_SetAPB1Prescaler(RCC_ClkInitStruct->APB1CLKDivider);
 800a8c0:	687b      	ldr	r3, [r7, #4]
 800a8c2:	68db      	ldr	r3, [r3, #12]
 800a8c4:	4618      	mov	r0, r3
 800a8c6:	f7ff fad9 	bl	8009e7c <LL_RCC_SetAPB1Prescaler>

    /* APB1 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a8ca:	f7fa fe6f 	bl	80055ac <HAL_GetTick>
 800a8ce:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a8d0:	e008      	b.n	800a8e4 <HAL_RCC_ClockConfig+0x138>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a8d2:	f7fa fe6b 	bl	80055ac <HAL_GetTick>
 800a8d6:	4602      	mov	r2, r0
 800a8d8:	68fb      	ldr	r3, [r7, #12]
 800a8da:	1ad3      	subs	r3, r2, r3
 800a8dc:	2b02      	cmp	r3, #2
 800a8de:	d901      	bls.n	800a8e4 <HAL_RCC_ClockConfig+0x138>
      {
        return HAL_TIMEOUT;
 800a8e0:	2303      	movs	r3, #3
 800a8e2:	e09b      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE1() == 0U)
 800a8e4:	f7ff fbca 	bl	800a07c <LL_RCC_IsActiveFlag_PPRE1>
 800a8e8:	4603      	mov	r3, r0
 800a8ea:	2b00      	cmp	r3, #0
 800a8ec:	d0f1      	beq.n	800a8d2 <HAL_RCC_ClockConfig+0x126>
      }
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800a8ee:	687b      	ldr	r3, [r7, #4]
 800a8f0:	681b      	ldr	r3, [r3, #0]
 800a8f2:	f003 0308 	and.w	r3, r3, #8
 800a8f6:	2b00      	cmp	r3, #0
 800a8f8:	d017      	beq.n	800a92a <HAL_RCC_ClockConfig+0x17e>
  {
    assert_param(IS_RCC_PCLKx(RCC_ClkInitStruct->APB2CLKDivider));
    LL_RCC_SetAPB2Prescaler((RCC_ClkInitStruct->APB2CLKDivider) << 3U);
 800a8fa:	687b      	ldr	r3, [r7, #4]
 800a8fc:	691b      	ldr	r3, [r3, #16]
 800a8fe:	00db      	lsls	r3, r3, #3
 800a900:	4618      	mov	r0, r3
 800a902:	f7ff facf 	bl	8009ea4 <LL_RCC_SetAPB2Prescaler>

    /* APB2 prescaler flag when value applied */
    tickstart = HAL_GetTick();
 800a906:	f7fa fe51 	bl	80055ac <HAL_GetTick>
 800a90a:	60f8      	str	r0, [r7, #12]
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a90c:	e008      	b.n	800a920 <HAL_RCC_ClockConfig+0x174>
    {
      if ((HAL_GetTick() - tickstart) > PRESCALER_TIMEOUT_VALUE)
 800a90e:	f7fa fe4d 	bl	80055ac <HAL_GetTick>
 800a912:	4602      	mov	r2, r0
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	1ad3      	subs	r3, r2, r3
 800a918:	2b02      	cmp	r3, #2
 800a91a:	d901      	bls.n	800a920 <HAL_RCC_ClockConfig+0x174>
      {
        return HAL_TIMEOUT;
 800a91c:	2303      	movs	r3, #3
 800a91e:	e07d      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (LL_RCC_IsActiveFlag_PPRE2() == 0U)
 800a920:	f7ff fbbe 	bl	800a0a0 <LL_RCC_IsActiveFlag_PPRE2>
 800a924:	4603      	mov	r3, r0
 800a926:	2b00      	cmp	r3, #0
 800a928:	d0f1      	beq.n	800a90e <HAL_RCC_ClockConfig+0x162>
      }
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800a92a:	687b      	ldr	r3, [r7, #4]
 800a92c:	681b      	ldr	r3, [r3, #0]
 800a92e:	f003 0301 	and.w	r3, r3, #1
 800a932:	2b00      	cmp	r3, #0
 800a934:	d043      	beq.n	800a9be <HAL_RCC_ClockConfig+0x212>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 800a936:	687b      	ldr	r3, [r7, #4]
 800a938:	685b      	ldr	r3, [r3, #4]
 800a93a:	2b02      	cmp	r3, #2
 800a93c:	d106      	bne.n	800a94c <HAL_RCC_ClockConfig+0x1a0>
    {
      /* Check the HSE ready flag */
      if (LL_RCC_HSE_IsReady() == 0U)
 800a93e:	f7ff f86f 	bl	8009a20 <LL_RCC_HSE_IsReady>
 800a942:	4603      	mov	r3, r0
 800a944:	2b00      	cmp	r3, #0
 800a946:	d11e      	bne.n	800a986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a948:	2301      	movs	r3, #1
 800a94a:	e067      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800a94c:	687b      	ldr	r3, [r7, #4]
 800a94e:	685b      	ldr	r3, [r3, #4]
 800a950:	2b03      	cmp	r3, #3
 800a952:	d106      	bne.n	800a962 <HAL_RCC_ClockConfig+0x1b6>
    {
      /* Check the PLL ready flag */
      if (LL_RCC_PLL_IsReady() == 0U)
 800a954:	f7ff fb17 	bl	8009f86 <LL_RCC_PLL_IsReady>
 800a958:	4603      	mov	r3, r0
 800a95a:	2b00      	cmp	r3, #0
 800a95c:	d113      	bne.n	800a986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a95e:	2301      	movs	r3, #1
 800a960:	e05c      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
      }
    }
    /* MSI is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800a962:	687b      	ldr	r3, [r7, #4]
 800a964:	685b      	ldr	r3, [r3, #4]
 800a966:	2b00      	cmp	r3, #0
 800a968:	d106      	bne.n	800a978 <HAL_RCC_ClockConfig+0x1cc>
    {
      /* Check the MSI ready flag */
      if (LL_RCC_MSI_IsReady() == 0U)
 800a96a:	f7ff f9d7 	bl	8009d1c <LL_RCC_MSI_IsReady>
 800a96e:	4603      	mov	r3, r0
 800a970:	2b00      	cmp	r3, #0
 800a972:	d108      	bne.n	800a986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a974:	2301      	movs	r3, #1
 800a976:	e051      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (LL_RCC_HSI_IsReady() == 0U)
 800a978:	f7ff f882 	bl	8009a80 <LL_RCC_HSI_IsReady>
 800a97c:	4603      	mov	r3, r0
 800a97e:	2b00      	cmp	r3, #0
 800a980:	d101      	bne.n	800a986 <HAL_RCC_ClockConfig+0x1da>
      {
        return HAL_ERROR;
 800a982:	2301      	movs	r3, #1
 800a984:	e04a      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
      }

    }

    /* apply system clock switch */
    LL_RCC_SetSysClkSource(RCC_ClkInitStruct->SYSCLKSource);
 800a986:	687b      	ldr	r3, [r7, #4]
 800a988:	685b      	ldr	r3, [r3, #4]
 800a98a:	4618      	mov	r0, r3
 800a98c:	f7ff fa15 	bl	8009dba <LL_RCC_SetSysClkSource>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a990:	f7fa fe0c 	bl	80055ac <HAL_GetTick>
 800a994:	60f8      	str	r0, [r7, #12]

    /* check system clock source switch status */
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a996:	e00a      	b.n	800a9ae <HAL_RCC_ClockConfig+0x202>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800a998:	f7fa fe08 	bl	80055ac <HAL_GetTick>
 800a99c:	4602      	mov	r2, r0
 800a99e:	68fb      	ldr	r3, [r7, #12]
 800a9a0:	1ad3      	subs	r3, r2, r3
 800a9a2:	f241 3288 	movw	r2, #5000	@ 0x1388
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d901      	bls.n	800a9ae <HAL_RCC_ClockConfig+0x202>
      {
        return HAL_TIMEOUT;
 800a9aa:	2303      	movs	r3, #3
 800a9ac:	e036      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800a9ae:	f7ff fa18 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800a9b2:	4602      	mov	r2, r0
 800a9b4:	687b      	ldr	r3, [r7, #4]
 800a9b6:	685b      	ldr	r3, [r3, #4]
 800a9b8:	009b      	lsls	r3, r3, #2
 800a9ba:	429a      	cmp	r2, r3
 800a9bc:	d1ec      	bne.n	800a998 <HAL_RCC_ClockConfig+0x1ec>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 800a9be:	4b19      	ldr	r3, [pc, #100]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a9c0:	681b      	ldr	r3, [r3, #0]
 800a9c2:	f003 0307 	and.w	r3, r3, #7
 800a9c6:	683a      	ldr	r2, [r7, #0]
 800a9c8:	429a      	cmp	r2, r3
 800a9ca:	d21b      	bcs.n	800aa04 <HAL_RCC_ClockConfig+0x258>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800a9cc:	4b15      	ldr	r3, [pc, #84]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	f023 0207 	bic.w	r2, r3, #7
 800a9d4:	4913      	ldr	r1, [pc, #76]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a9d6:	683b      	ldr	r3, [r7, #0]
 800a9d8:	4313      	orrs	r3, r2
 800a9da:	600b      	str	r3, [r1, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800a9dc:	f7fa fde6 	bl	80055ac <HAL_GetTick>
 800a9e0:	60f8      	str	r0, [r7, #12]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9e2:	e008      	b.n	800a9f6 <HAL_RCC_ClockConfig+0x24a>
    {
      if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800a9e4:	f7fa fde2 	bl	80055ac <HAL_GetTick>
 800a9e8:	4602      	mov	r2, r0
 800a9ea:	68fb      	ldr	r3, [r7, #12]
 800a9ec:	1ad3      	subs	r3, r2, r3
 800a9ee:	2b02      	cmp	r3, #2
 800a9f0:	d901      	bls.n	800a9f6 <HAL_RCC_ClockConfig+0x24a>
      {
        return HAL_TIMEOUT;
 800a9f2:	2303      	movs	r3, #3
 800a9f4:	e012      	b.n	800aa1c <HAL_RCC_ClockConfig+0x270>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800a9f6:	4b0b      	ldr	r3, [pc, #44]	@ (800aa24 <HAL_RCC_ClockConfig+0x278>)
 800a9f8:	681b      	ldr	r3, [r3, #0]
 800a9fa:	f003 0307 	and.w	r3, r3, #7
 800a9fe:	683a      	ldr	r2, [r7, #0]
 800aa00:	429a      	cmp	r2, r3
 800aa02:	d1ef      	bne.n	800a9e4 <HAL_RCC_ClockConfig+0x238>
  }

  /*---------------------------------------------------------------------------*/

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetHCLKFreq();
 800aa04:	f000 f87e 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800aa08:	4603      	mov	r3, r0
 800aa0a:	4a07      	ldr	r2, [pc, #28]	@ (800aa28 <HAL_RCC_ClockConfig+0x27c>)
 800aa0c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(HAL_GetTickPrio());
 800aa0e:	f7fa fdd9 	bl	80055c4 <HAL_GetTickPrio>
 800aa12:	4603      	mov	r3, r0
 800aa14:	4618      	mov	r0, r3
 800aa16:	f7f9 ffdd 	bl	80049d4 <HAL_InitTick>
 800aa1a:	4603      	mov	r3, r0
}
 800aa1c:	4618      	mov	r0, r3
 800aa1e:	3710      	adds	r7, #16
 800aa20:	46bd      	mov	sp, r7
 800aa22:	bd80      	pop	{r7, pc}
 800aa24:	58004000 	.word	0x58004000
 800aa28:	20000034 	.word	0x20000034

0800aa2c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800aa2c:	b590      	push	{r4, r7, lr}
 800aa2e:	b085      	sub	sp, #20
 800aa30:	af00      	add	r7, sp, #0
  uint32_t pllsource;
  uint32_t sysclockfreq;
  uint32_t pllinputfreq;
  const uint32_t temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800aa32:	f7ff f9d6 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800aa36:	6078      	str	r0, [r7, #4]

  if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_MSI)
 800aa38:	687b      	ldr	r3, [r7, #4]
 800aa3a:	2b00      	cmp	r3, #0
 800aa3c:	d10a      	bne.n	800aa54 <HAL_RCC_GetSysClockFreq+0x28>
  {
    /* Retrieve MSI frequency range in HZ*/
    /* MSI used as system clock source */
    sysclockfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800aa3e:	f7ff f992 	bl	8009d66 <LL_RCC_MSI_GetRange>
 800aa42:	4603      	mov	r3, r0
 800aa44:	091b      	lsrs	r3, r3, #4
 800aa46:	f003 030f 	and.w	r3, r3, #15
 800aa4a:	4a2b      	ldr	r2, [pc, #172]	@ (800aaf8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800aa4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aa50:	60fb      	str	r3, [r7, #12]
 800aa52:	e04b      	b.n	800aaec <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSI)
 800aa54:	687b      	ldr	r3, [r7, #4]
 800aa56:	2b04      	cmp	r3, #4
 800aa58:	d102      	bne.n	800aa60 <HAL_RCC_GetSysClockFreq+0x34>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800aa5a:	4b28      	ldr	r3, [pc, #160]	@ (800aafc <HAL_RCC_GetSysClockFreq+0xd0>)
 800aa5c:	60fb      	str	r3, [r7, #12]
 800aa5e:	e045      	b.n	800aaec <HAL_RCC_GetSysClockFreq+0xc0>
  }
  else if (temp_sysclksrc == RCC_SYSCLKSOURCE_STATUS_HSE)
 800aa60:	687b      	ldr	r3, [r7, #4]
 800aa62:	2b08      	cmp	r3, #8
 800aa64:	d10a      	bne.n	800aa7c <HAL_RCC_GetSysClockFreq+0x50>
  {
    /* HSE used as system clock source */
    if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800aa66:	f7fe ffab 	bl	80099c0 <LL_RCC_HSE_IsEnabledDiv2>
 800aa6a:	4603      	mov	r3, r0
 800aa6c:	2b01      	cmp	r3, #1
 800aa6e:	d102      	bne.n	800aa76 <HAL_RCC_GetSysClockFreq+0x4a>
    {
      sysclockfreq = HSE_VALUE / 2U;
 800aa70:	4b22      	ldr	r3, [pc, #136]	@ (800aafc <HAL_RCC_GetSysClockFreq+0xd0>)
 800aa72:	60fb      	str	r3, [r7, #12]
 800aa74:	e03a      	b.n	800aaec <HAL_RCC_GetSysClockFreq+0xc0>
    }
    else
    {
      sysclockfreq = HSE_VALUE;
 800aa76:	4b22      	ldr	r3, [pc, #136]	@ (800ab00 <HAL_RCC_GetSysClockFreq+0xd4>)
 800aa78:	60fb      	str	r3, [r7, #12]
 800aa7a:	e037      	b.n	800aaec <HAL_RCC_GetSysClockFreq+0xc0>
    }
  }
  else
  {
    /* PLL used as system clock  source */
    pllsource = LL_RCC_PLL_GetMainSource();
 800aa7c:	f7ff faba 	bl	8009ff4 <LL_RCC_PLL_GetMainSource>
 800aa80:	6038      	str	r0, [r7, #0]
    switch (pllsource)
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	2b02      	cmp	r3, #2
 800aa86:	d003      	beq.n	800aa90 <HAL_RCC_GetSysClockFreq+0x64>
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	2b03      	cmp	r3, #3
 800aa8c:	d003      	beq.n	800aa96 <HAL_RCC_GetSysClockFreq+0x6a>
 800aa8e:	e00d      	b.n	800aaac <HAL_RCC_GetSysClockFreq+0x80>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllinputfreq = HSI_VALUE;
 800aa90:	4b1a      	ldr	r3, [pc, #104]	@ (800aafc <HAL_RCC_GetSysClockFreq+0xd0>)
 800aa92:	60bb      	str	r3, [r7, #8]
        break;
 800aa94:	e015      	b.n	800aac2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        if (LL_RCC_HSE_IsEnabledDiv2() == 1U)
 800aa96:	f7fe ff93 	bl	80099c0 <LL_RCC_HSE_IsEnabledDiv2>
 800aa9a:	4603      	mov	r3, r0
 800aa9c:	2b01      	cmp	r3, #1
 800aa9e:	d102      	bne.n	800aaa6 <HAL_RCC_GetSysClockFreq+0x7a>
        {
          pllinputfreq = HSE_VALUE / 2U;
 800aaa0:	4b16      	ldr	r3, [pc, #88]	@ (800aafc <HAL_RCC_GetSysClockFreq+0xd0>)
 800aaa2:	60bb      	str	r3, [r7, #8]
        }
        else
        {
          pllinputfreq = HSE_VALUE;
        }
        break;
 800aaa4:	e00d      	b.n	800aac2 <HAL_RCC_GetSysClockFreq+0x96>
          pllinputfreq = HSE_VALUE;
 800aaa6:	4b16      	ldr	r3, [pc, #88]	@ (800ab00 <HAL_RCC_GetSysClockFreq+0xd4>)
 800aaa8:	60bb      	str	r3, [r7, #8]
        break;
 800aaaa:	e00a      	b.n	800aac2 <HAL_RCC_GetSysClockFreq+0x96>
      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllinputfreq = __LL_RCC_CALC_MSI_FREQ(LL_RCC_MSI_GetRange());
 800aaac:	f7ff f95b 	bl	8009d66 <LL_RCC_MSI_GetRange>
 800aab0:	4603      	mov	r3, r0
 800aab2:	091b      	lsrs	r3, r3, #4
 800aab4:	f003 030f 	and.w	r3, r3, #15
 800aab8:	4a0f      	ldr	r2, [pc, #60]	@ (800aaf8 <HAL_RCC_GetSysClockFreq+0xcc>)
 800aaba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800aabe:	60bb      	str	r3, [r7, #8]
        break;
 800aac0:	bf00      	nop
    }
    sysclockfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(), LL_RCC_PLL_GetN(),
 800aac2:	f7ff fa72 	bl	8009faa <LL_RCC_PLL_GetN>
 800aac6:	4602      	mov	r2, r0
 800aac8:	68bb      	ldr	r3, [r7, #8]
 800aaca:	fb03 f402 	mul.w	r4, r3, r2
 800aace:	f7ff fa85 	bl	8009fdc <LL_RCC_PLL_GetDivider>
 800aad2:	4603      	mov	r3, r0
 800aad4:	091b      	lsrs	r3, r3, #4
 800aad6:	3301      	adds	r3, #1
 800aad8:	fbb4 f4f3 	udiv	r4, r4, r3
 800aadc:	f7ff fa72 	bl	8009fc4 <LL_RCC_PLL_GetR>
 800aae0:	4603      	mov	r3, r0
 800aae2:	0f5b      	lsrs	r3, r3, #29
 800aae4:	3301      	adds	r3, #1
 800aae6:	fbb4 f3f3 	udiv	r3, r4, r3
 800aaea:	60fb      	str	r3, [r7, #12]
                                             LL_RCC_PLL_GetR());
  }

  return sysclockfreq;
 800aaec:	68fb      	ldr	r3, [r7, #12]
}
 800aaee:	4618      	mov	r0, r3
 800aaf0:	3714      	adds	r7, #20
 800aaf2:	46bd      	mov	sp, r7
 800aaf4:	bd90      	pop	{r4, r7, pc}
 800aaf6:	bf00      	nop
 800aaf8:	08020790 	.word	0x08020790
 800aafc:	00f42400 	.word	0x00f42400
 800ab00:	01e84800 	.word	0x01e84800

0800ab04 <HAL_RCC_GetHCLKFreq>:
/**
  * @brief  Return the HCLK frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800ab04:	b598      	push	{r3, r4, r7, lr}
 800ab06:	af00      	add	r7, sp, #0
  /* Get SysClock and Compute HCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_HCLK1_FREQ(HAL_RCC_GetSysClockFreq(), LL_RCC_GetAHBPrescaler())));
 800ab08:	f7ff ff90 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 800ab0c:	4604      	mov	r4, r0
 800ab0e:	f7ff f9dd 	bl	8009ecc <LL_RCC_GetAHBPrescaler>
 800ab12:	4603      	mov	r3, r0
 800ab14:	091b      	lsrs	r3, r3, #4
 800ab16:	f003 030f 	and.w	r3, r3, #15
 800ab1a:	4a03      	ldr	r2, [pc, #12]	@ (800ab28 <HAL_RCC_GetHCLKFreq+0x24>)
 800ab1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab20:	fbb4 f3f3 	udiv	r3, r4, r3
}
 800ab24:	4618      	mov	r0, r3
 800ab26:	bd98      	pop	{r3, r4, r7, pc}
 800ab28:	08020730 	.word	0x08020730

0800ab2c <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 800ab2c:	b598      	push	{r3, r4, r7, lr}
 800ab2e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK1_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB1Prescaler())));
 800ab30:	f7ff ffe8 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800ab34:	4604      	mov	r4, r0
 800ab36:	f7ff f9f0 	bl	8009f1a <LL_RCC_GetAPB1Prescaler>
 800ab3a:	4603      	mov	r3, r0
 800ab3c:	0a1b      	lsrs	r3, r3, #8
 800ab3e:	f003 0307 	and.w	r3, r3, #7
 800ab42:	4a04      	ldr	r2, [pc, #16]	@ (800ab54 <HAL_RCC_GetPCLK1Freq+0x28>)
 800ab44:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab48:	f003 031f 	and.w	r3, r3, #31
 800ab4c:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ab50:	4618      	mov	r0, r3
 800ab52:	bd98      	pop	{r3, r4, r7, pc}
 800ab54:	08020770 	.word	0x08020770

0800ab58 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 800ab58:	b598      	push	{r3, r4, r7, lr}
 800ab5a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return ((uint32_t)(__LL_RCC_CALC_PCLK2_FREQ(HAL_RCC_GetHCLKFreq(), LL_RCC_GetAPB2Prescaler())));
 800ab5c:	f7ff ffd2 	bl	800ab04 <HAL_RCC_GetHCLKFreq>
 800ab60:	4604      	mov	r4, r0
 800ab62:	f7ff f9e6 	bl	8009f32 <LL_RCC_GetAPB2Prescaler>
 800ab66:	4603      	mov	r3, r0
 800ab68:	0adb      	lsrs	r3, r3, #11
 800ab6a:	f003 0307 	and.w	r3, r3, #7
 800ab6e:	4a04      	ldr	r2, [pc, #16]	@ (800ab80 <HAL_RCC_GetPCLK2Freq+0x28>)
 800ab70:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ab74:	f003 031f 	and.w	r3, r3, #31
 800ab78:	fa24 f303 	lsr.w	r3, r4, r3
}
 800ab7c:	4618      	mov	r0, r3
 800ab7e:	bd98      	pop	{r3, r4, r7, pc}
 800ab80:	08020770 	.word	0x08020770

0800ab84 <HAL_RCC_GetClockConfig>:
  *                           will be configured.
  * @param  pFLatency         Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800ab84:	b580      	push	{r7, lr}
 800ab86:	b082      	sub	sp, #8
 800ab88:	af00      	add	r7, sp, #0
 800ab8a:	6078      	str	r0, [r7, #4]
 800ab8c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = (RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 |
 800ab8e:	687b      	ldr	r3, [r7, #4]
 800ab90:	226f      	movs	r2, #111	@ 0x6f
 800ab92:	601a      	str	r2, [r3, #0]
                                  RCC_CLOCKTYPE_PCLK2 | RCC_CLOCKTYPE_HCLK2 | RCC_CLOCKTYPE_HCLK4);

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = LL_RCC_GetSysClkSource();
 800ab94:	f7ff f925 	bl	8009de2 <LL_RCC_GetSysClkSource>
 800ab98:	4602      	mov	r2, r0
 800ab9a:	687b      	ldr	r3, [r7, #4]
 800ab9c:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = LL_RCC_GetAHBPrescaler();
 800ab9e:	f7ff f995 	bl	8009ecc <LL_RCC_GetAHBPrescaler>
 800aba2:	4602      	mov	r2, r0
 800aba4:	687b      	ldr	r3, [r7, #4]
 800aba6:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = LL_RCC_GetAPB1Prescaler();
 800aba8:	f7ff f9b7 	bl	8009f1a <LL_RCC_GetAPB1Prescaler>
 800abac:	4602      	mov	r2, r0
 800abae:	687b      	ldr	r3, [r7, #4]
 800abb0:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = LL_RCC_GetAPB2Prescaler();
 800abb2:	f7ff f9be 	bl	8009f32 <LL_RCC_GetAPB2Prescaler>
 800abb6:	4602      	mov	r2, r0
 800abb8:	687b      	ldr	r3, [r7, #4]
 800abba:	611a      	str	r2, [r3, #16]

  /* Get the AHBCLK2Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK2Divider = LL_C2_RCC_GetAHBPrescaler();
 800abbc:	f7ff f992 	bl	8009ee4 <LL_C2_RCC_GetAHBPrescaler>
 800abc0:	4602      	mov	r2, r0
 800abc2:	687b      	ldr	r3, [r7, #4]
 800abc4:	615a      	str	r2, [r3, #20]

  /* Get the AHBCLK4Divider configuration ------------------------------------*/
  RCC_ClkInitStruct->AHBCLK4Divider = LL_RCC_GetAHB4Prescaler();
 800abc6:	f7ff f99a 	bl	8009efe <LL_RCC_GetAHB4Prescaler>
 800abca:	4602      	mov	r2, r0
 800abcc:	687b      	ldr	r3, [r7, #4]
 800abce:	619a      	str	r2, [r3, #24]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800abd0:	4b04      	ldr	r3, [pc, #16]	@ (800abe4 <HAL_RCC_GetClockConfig+0x60>)
 800abd2:	681b      	ldr	r3, [r3, #0]
 800abd4:	f003 0207 	and.w	r2, r3, #7
 800abd8:	683b      	ldr	r3, [r7, #0]
 800abda:	601a      	str	r2, [r3, #0]
}
 800abdc:	bf00      	nop
 800abde:	3708      	adds	r7, #8
 800abe0:	46bd      	mov	sp, r7
 800abe2:	bd80      	pop	{r7, pc}
 800abe4:	58004000 	.word	0x58004000

0800abe8 <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  MSI_Range  MSI range value from @ref RCC_MSIRANGE_0 to @ref RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t MSI_Range)
{
 800abe8:	b590      	push	{r4, r7, lr}
 800abea:	b085      	sub	sp, #20
 800abec:	af00      	add	r7, sp, #0
 800abee:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_RCC_MSI_CLOCK_RANGE(MSI_Range));

  /* MSI frequency range in Hz */
  if (MSI_Range > RCC_MSIRANGE_11)
 800abf0:	687b      	ldr	r3, [r7, #4]
 800abf2:	2bb0      	cmp	r3, #176	@ 0xb0
 800abf4:	d903      	bls.n	800abfe <RCC_SetFlashLatencyFromMSIRange+0x16>
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(RCC_MSIRANGE_11);
 800abf6:	4b15      	ldr	r3, [pc, #84]	@ (800ac4c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800abf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800abfa:	60fb      	str	r3, [r7, #12]
 800abfc:	e007      	b.n	800ac0e <RCC_SetFlashLatencyFromMSIRange+0x26>
  }
  else
  {
    msifreq = __LL_RCC_CALC_MSI_FREQ(MSI_Range);
 800abfe:	687b      	ldr	r3, [r7, #4]
 800ac00:	091b      	lsrs	r3, r3, #4
 800ac02:	f003 030f 	and.w	r3, r3, #15
 800ac06:	4a11      	ldr	r2, [pc, #68]	@ (800ac4c <RCC_SetFlashLatencyFromMSIRange+0x64>)
 800ac08:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac0c:	60fb      	str	r3, [r7, #12]
  }

  flash_clksrcfreq = __LL_RCC_CALC_HCLK4_FREQ(msifreq, LL_RCC_GetAHB4Prescaler());
 800ac0e:	f7ff f976 	bl	8009efe <LL_RCC_GetAHB4Prescaler>
 800ac12:	4603      	mov	r3, r0
 800ac14:	091b      	lsrs	r3, r3, #4
 800ac16:	f003 030f 	and.w	r3, r3, #15
 800ac1a:	4a0d      	ldr	r2, [pc, #52]	@ (800ac50 <RCC_SetFlashLatencyFromMSIRange+0x68>)
 800ac1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800ac20:	68fa      	ldr	r2, [r7, #12]
 800ac22:	fbb2 f3f3 	udiv	r3, r2, r3
 800ac26:	60bb      	str	r3, [r7, #8]

#if defined(PWR_CR1_VOS)
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), HAL_PWREx_GetVoltageRange());
 800ac28:	68bb      	ldr	r3, [r7, #8]
 800ac2a:	4a0a      	ldr	r2, [pc, #40]	@ (800ac54 <RCC_SetFlashLatencyFromMSIRange+0x6c>)
 800ac2c:	fba2 2303 	umull	r2, r3, r2, r3
 800ac30:	0c9c      	lsrs	r4, r3, #18
 800ac32:	f7fe fea7 	bl	8009984 <HAL_PWREx_GetVoltageRange>
 800ac36:	4603      	mov	r3, r0
 800ac38:	4619      	mov	r1, r3
 800ac3a:	4620      	mov	r0, r4
 800ac3c:	f000 f80c 	bl	800ac58 <RCC_SetFlashLatency>
 800ac40:	4603      	mov	r3, r0
#else
  return RCC_SetFlashLatency((flash_clksrcfreq / MEGA_HZ), PWR_REGULATOR_VOLTAGE_SCALE1);
#endif /* PWR_CR1_VOS */
}
 800ac42:	4618      	mov	r0, r3
 800ac44:	3714      	adds	r7, #20
 800ac46:	46bd      	mov	sp, r7
 800ac48:	bd90      	pop	{r4, r7, pc}
 800ac4a:	bf00      	nop
 800ac4c:	08020790 	.word	0x08020790
 800ac50:	08020730 	.word	0x08020730
 800ac54:	431bde83 	.word	0x431bde83

0800ac58 <RCC_SetFlashLatency>:
  * @param  Flash_ClkSrcFreq  Flash Clock Source (in MHz)
  * @param  VCORE_Voltage     Current Vcore voltage (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2)
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatency(uint32_t Flash_ClkSrcFreq, uint32_t VCORE_Voltage)
{
 800ac58:	b590      	push	{r4, r7, lr}
 800ac5a:	b093      	sub	sp, #76	@ 0x4c
 800ac5c:	af00      	add	r7, sp, #0
 800ac5e:	6078      	str	r0, [r7, #4]
 800ac60:	6039      	str	r1, [r7, #0]
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range1 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS1[] = {18UL, 36UL, 54UL, 64UL};
 800ac62:	4b37      	ldr	r3, [pc, #220]	@ (800ad40 <RCC_SetFlashLatency+0xe8>)
 800ac64:	f107 0428 	add.w	r4, r7, #40	@ 0x28
 800ac68:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac6a:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
#if defined(PWR_CR1_VOS)
  /* Flash Clock source (HCLK4) range in MHz with a VCORE is range2 */
  const uint32_t FLASH_CLK_SRC_RANGE_VOS2[] = {6UL, 12UL, 16UL};
 800ac6e:	4a35      	ldr	r2, [pc, #212]	@ (800ad44 <RCC_SetFlashLatency+0xec>)
 800ac70:	f107 031c 	add.w	r3, r7, #28
 800ac74:	ca07      	ldmia	r2, {r0, r1, r2}
 800ac76:	e883 0007 	stmia.w	r3, {r0, r1, r2}
#endif /* PWR_CR1_VOS */
  /* Flash Latency range */
  const uint32_t FLASH_LATENCY_RANGE[] = {FLASH_LATENCY_0, FLASH_LATENCY_1, FLASH_LATENCY_2, FLASH_LATENCY_3};
 800ac7a:	4b33      	ldr	r3, [pc, #204]	@ (800ad48 <RCC_SetFlashLatency+0xf0>)
 800ac7c:	f107 040c 	add.w	r4, r7, #12
 800ac80:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800ac82:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
  uint32_t latency   = FLASH_LATENCY_0;  /* default value 0WS */
 800ac86:	2300      	movs	r3, #0
 800ac88:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t tickstart;

#if defined(PWR_CR1_VOS)
  if (VCORE_Voltage == PWR_REGULATOR_VOLTAGE_SCALE1)
 800ac8a:	683b      	ldr	r3, [r7, #0]
 800ac8c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800ac90:	d11a      	bne.n	800acc8 <RCC_SetFlashLatency+0x70>
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800ac92:	2300      	movs	r3, #0
 800ac94:	643b      	str	r3, [r7, #64]	@ 0x40
 800ac96:	e013      	b.n	800acc0 <RCC_SetFlashLatency+0x68>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS1[index])
 800ac98:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800ac9a:	009b      	lsls	r3, r3, #2
 800ac9c:	3348      	adds	r3, #72	@ 0x48
 800ac9e:	443b      	add	r3, r7
 800aca0:	f853 3c20 	ldr.w	r3, [r3, #-32]
 800aca4:	687a      	ldr	r2, [r7, #4]
 800aca6:	429a      	cmp	r2, r3
 800aca8:	d807      	bhi.n	800acba <RCC_SetFlashLatency+0x62>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800acaa:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acac:	009b      	lsls	r3, r3, #2
 800acae:	3348      	adds	r3, #72	@ 0x48
 800acb0:	443b      	add	r3, r7
 800acb2:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800acb6:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800acb8:	e020      	b.n	800acfc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS1); index++)
 800acba:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acbc:	3301      	adds	r3, #1
 800acbe:	643b      	str	r3, [r7, #64]	@ 0x40
 800acc0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800acc2:	2b03      	cmp	r3, #3
 800acc4:	d9e8      	bls.n	800ac98 <RCC_SetFlashLatency+0x40>
 800acc6:	e019      	b.n	800acfc <RCC_SetFlashLatency+0xa4>
      }
    }
  }
  else  /* PWR_REGULATOR_VOLTAGE_SCALE2 */
  {
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800acc8:	2300      	movs	r3, #0
 800acca:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800accc:	e013      	b.n	800acf6 <RCC_SetFlashLatency+0x9e>
    {
      if (Flash_ClkSrcFreq <= FLASH_CLK_SRC_RANGE_VOS2[index])
 800acce:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acd0:	009b      	lsls	r3, r3, #2
 800acd2:	3348      	adds	r3, #72	@ 0x48
 800acd4:	443b      	add	r3, r7
 800acd6:	f853 3c2c 	ldr.w	r3, [r3, #-44]
 800acda:	687a      	ldr	r2, [r7, #4]
 800acdc:	429a      	cmp	r2, r3
 800acde:	d807      	bhi.n	800acf0 <RCC_SetFlashLatency+0x98>
      {
        latency = FLASH_LATENCY_RANGE[index];
 800ace0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ace2:	009b      	lsls	r3, r3, #2
 800ace4:	3348      	adds	r3, #72	@ 0x48
 800ace6:	443b      	add	r3, r7
 800ace8:	f853 3c3c 	ldr.w	r3, [r3, #-60]
 800acec:	647b      	str	r3, [r7, #68]	@ 0x44
        break;
 800acee:	e005      	b.n	800acfc <RCC_SetFlashLatency+0xa4>
    for (uint32_t index = 0; index < __COUNTOF(FLASH_CLK_SRC_RANGE_VOS2); index++)
 800acf0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf2:	3301      	adds	r3, #1
 800acf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800acf6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800acf8:	2b02      	cmp	r3, #2
 800acfa:	d9e8      	bls.n	800acce <RCC_SetFlashLatency+0x76>
      break;
    }
  }
#endif /* PWR_CR1_VOS */

  __HAL_FLASH_SET_LATENCY(latency);
 800acfc:	4b13      	ldr	r3, [pc, #76]	@ (800ad4c <RCC_SetFlashLatency+0xf4>)
 800acfe:	681b      	ldr	r3, [r3, #0]
 800ad00:	f023 0207 	bic.w	r2, r3, #7
 800ad04:	4911      	ldr	r1, [pc, #68]	@ (800ad4c <RCC_SetFlashLatency+0xf4>)
 800ad06:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800ad08:	4313      	orrs	r3, r2
 800ad0a:	600b      	str	r3, [r1, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800ad0c:	f7fa fc4e 	bl	80055ac <HAL_GetTick>
 800ad10:	63b8      	str	r0, [r7, #56]	@ 0x38

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800ad12:	e008      	b.n	800ad26 <RCC_SetFlashLatency+0xce>
  {
    if ((HAL_GetTick() - tickstart) > LATENCY_TIMEOUT_VALUE)
 800ad14:	f7fa fc4a 	bl	80055ac <HAL_GetTick>
 800ad18:	4602      	mov	r2, r0
 800ad1a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ad1c:	1ad3      	subs	r3, r2, r3
 800ad1e:	2b02      	cmp	r3, #2
 800ad20:	d901      	bls.n	800ad26 <RCC_SetFlashLatency+0xce>
    {
      return HAL_TIMEOUT;
 800ad22:	2303      	movs	r3, #3
 800ad24:	e007      	b.n	800ad36 <RCC_SetFlashLatency+0xde>
  while (__HAL_FLASH_GET_LATENCY() != latency)
 800ad26:	4b09      	ldr	r3, [pc, #36]	@ (800ad4c <RCC_SetFlashLatency+0xf4>)
 800ad28:	681b      	ldr	r3, [r3, #0]
 800ad2a:	f003 0307 	and.w	r3, r3, #7
 800ad2e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800ad30:	429a      	cmp	r2, r3
 800ad32:	d1ef      	bne.n	800ad14 <RCC_SetFlashLatency+0xbc>
    }
  }
  return HAL_OK;
 800ad34:	2300      	movs	r3, #0
}
 800ad36:	4618      	mov	r0, r3
 800ad38:	374c      	adds	r7, #76	@ 0x4c
 800ad3a:	46bd      	mov	sp, r7
 800ad3c:	bd90      	pop	{r4, r7, pc}
 800ad3e:	bf00      	nop
 800ad40:	0801e594 	.word	0x0801e594
 800ad44:	0801e5a4 	.word	0x0801e5a4
 800ad48:	0801e5b0 	.word	0x0801e5b0
 800ad4c:	58004000 	.word	0x58004000

0800ad50 <LL_RCC_LSE_IsEnabled>:
{
 800ad50:	b480      	push	{r7}
 800ad52:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSEON) == (RCC_BDCR_LSEON)) ? 1UL : 0UL);
 800ad54:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad58:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad5c:	f003 0301 	and.w	r3, r3, #1
 800ad60:	2b01      	cmp	r3, #1
 800ad62:	d101      	bne.n	800ad68 <LL_RCC_LSE_IsEnabled+0x18>
 800ad64:	2301      	movs	r3, #1
 800ad66:	e000      	b.n	800ad6a <LL_RCC_LSE_IsEnabled+0x1a>
 800ad68:	2300      	movs	r3, #0
}
 800ad6a:	4618      	mov	r0, r3
 800ad6c:	46bd      	mov	sp, r7
 800ad6e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad72:	4770      	bx	lr

0800ad74 <LL_RCC_LSE_IsReady>:
{
 800ad74:	b480      	push	{r7}
 800ad76:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == (RCC_BDCR_LSERDY)) ? 1UL : 0UL);
 800ad78:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ad7c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ad80:	f003 0302 	and.w	r3, r3, #2
 800ad84:	2b02      	cmp	r3, #2
 800ad86:	d101      	bne.n	800ad8c <LL_RCC_LSE_IsReady+0x18>
 800ad88:	2301      	movs	r3, #1
 800ad8a:	e000      	b.n	800ad8e <LL_RCC_LSE_IsReady+0x1a>
 800ad8c:	2300      	movs	r3, #0
}
 800ad8e:	4618      	mov	r0, r3
 800ad90:	46bd      	mov	sp, r7
 800ad92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad96:	4770      	bx	lr

0800ad98 <LL_RCC_SetRFWKPClockSource>:
{
 800ad98:	b480      	push	{r7}
 800ad9a:	b083      	sub	sp, #12
 800ad9c:	af00      	add	r7, sp, #0
 800ad9e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CSR, RCC_CSR_RFWKPSEL, Source);
 800ada0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ada4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800ada8:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800adac:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800adb0:	687b      	ldr	r3, [r7, #4]
 800adb2:	4313      	orrs	r3, r2
 800adb4:	f8c1 3094 	str.w	r3, [r1, #148]	@ 0x94
}
 800adb8:	bf00      	nop
 800adba:	370c      	adds	r7, #12
 800adbc:	46bd      	mov	sp, r7
 800adbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adc2:	4770      	bx	lr

0800adc4 <LL_RCC_SetSMPSClockSource>:
{
 800adc4:	b480      	push	{r7}
 800adc6:	b083      	sub	sp, #12
 800adc8:	af00      	add	r7, sp, #0
 800adca:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSSEL, SMPSSource);
 800adcc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800add0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800add2:	f023 0203 	bic.w	r2, r3, #3
 800add6:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4313      	orrs	r3, r2
 800adde:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ade0:	bf00      	nop
 800ade2:	370c      	adds	r7, #12
 800ade4:	46bd      	mov	sp, r7
 800ade6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800adea:	4770      	bx	lr

0800adec <LL_RCC_SetSMPSPrescaler>:
{
 800adec:	b480      	push	{r7}
 800adee:	b083      	sub	sp, #12
 800adf0:	af00      	add	r7, sp, #0
 800adf2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->SMPSCR, RCC_SMPSCR_SMPSDIV, Prescaler);
 800adf4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800adf8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800adfa:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 800adfe:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4313      	orrs	r3, r2
 800ae06:	624b      	str	r3, [r1, #36]	@ 0x24
}
 800ae08:	bf00      	nop
 800ae0a:	370c      	adds	r7, #12
 800ae0c:	46bd      	mov	sp, r7
 800ae0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae12:	4770      	bx	lr

0800ae14 <LL_RCC_SetUSARTClockSource>:
{
 800ae14:	b480      	push	{r7}
 800ae16:	b083      	sub	sp, #12
 800ae18:	af00      	add	r7, sp, #0
 800ae1a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_USART1SEL, USARTxSource);
 800ae1c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae20:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae24:	f023 0203 	bic.w	r2, r3, #3
 800ae28:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ae2c:	687b      	ldr	r3, [r7, #4]
 800ae2e:	4313      	orrs	r3, r2
 800ae30:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ae34:	bf00      	nop
 800ae36:	370c      	adds	r7, #12
 800ae38:	46bd      	mov	sp, r7
 800ae3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae3e:	4770      	bx	lr

0800ae40 <LL_RCC_SetLPUARTClockSource>:
{
 800ae40:	b480      	push	{r7}
 800ae42:	b083      	sub	sp, #12
 800ae44:	af00      	add	r7, sp, #0
 800ae46:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_LPUART1SEL, LPUARTxSource);
 800ae48:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae4c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800ae50:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 800ae54:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ae58:	687b      	ldr	r3, [r7, #4]
 800ae5a:	4313      	orrs	r3, r2
 800ae5c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ae60:	bf00      	nop
 800ae62:	370c      	adds	r7, #12
 800ae64:	46bd      	mov	sp, r7
 800ae66:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae6a:	4770      	bx	lr

0800ae6c <LL_RCC_SetI2CClockSource>:
{
 800ae6c:	b480      	push	{r7}
 800ae6e:	b083      	sub	sp, #12
 800ae70:	af00      	add	r7, sp, #0
 800ae72:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, ((I2CxSource >> 4) & 0x000FF000U), ((I2CxSource << 4) & 0x000FF000U));
 800ae74:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800ae78:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800ae7c:	687b      	ldr	r3, [r7, #4]
 800ae7e:	091b      	lsrs	r3, r3, #4
 800ae80:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ae84:	43db      	mvns	r3, r3
 800ae86:	401a      	ands	r2, r3
 800ae88:	687b      	ldr	r3, [r7, #4]
 800ae8a:	011b      	lsls	r3, r3, #4
 800ae8c:	f403 237f 	and.w	r3, r3, #1044480	@ 0xff000
 800ae90:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800ae94:	4313      	orrs	r3, r2
 800ae96:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800ae9a:	bf00      	nop
 800ae9c:	370c      	adds	r7, #12
 800ae9e:	46bd      	mov	sp, r7
 800aea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aea4:	4770      	bx	lr

0800aea6 <LL_RCC_SetLPTIMClockSource>:
{
 800aea6:	b480      	push	{r7}
 800aea8:	b083      	sub	sp, #12
 800aeaa:	af00      	add	r7, sp, #0
 800aeac:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, (LPTIMxSource & 0xFFFF0000U), (LPTIMxSource << 16));
 800aeae:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aeb2:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800aeb6:	687b      	ldr	r3, [r7, #4]
 800aeb8:	0c1b      	lsrs	r3, r3, #16
 800aeba:	041b      	lsls	r3, r3, #16
 800aebc:	43db      	mvns	r3, r3
 800aebe:	401a      	ands	r2, r3
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	041b      	lsls	r3, r3, #16
 800aec4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aec8:	4313      	orrs	r3, r2
 800aeca:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aece:	bf00      	nop
 800aed0:	370c      	adds	r7, #12
 800aed2:	46bd      	mov	sp, r7
 800aed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aed8:	4770      	bx	lr

0800aeda <LL_RCC_SetSAIClockSource>:
{
 800aeda:	b480      	push	{r7}
 800aedc:	b083      	sub	sp, #12
 800aede:	af00      	add	r7, sp, #0
 800aee0:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_SAI1SEL, SAIxSource);
 800aee2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800aee6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800aeea:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 800aeee:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800aef2:	687b      	ldr	r3, [r7, #4]
 800aef4:	4313      	orrs	r3, r2
 800aef6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800aefa:	bf00      	nop
 800aefc:	370c      	adds	r7, #12
 800aefe:	46bd      	mov	sp, r7
 800af00:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af04:	4770      	bx	lr

0800af06 <LL_RCC_SetRNGClockSource>:
{
 800af06:	b480      	push	{r7}
 800af08:	b083      	sub	sp, #12
 800af0a:	af00      	add	r7, sp, #0
 800af0c:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_RNGSEL, RNGxSource);
 800af0e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af12:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af16:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800af1a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af1e:	687b      	ldr	r3, [r7, #4]
 800af20:	4313      	orrs	r3, r2
 800af22:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800af26:	bf00      	nop
 800af28:	370c      	adds	r7, #12
 800af2a:	46bd      	mov	sp, r7
 800af2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af30:	4770      	bx	lr

0800af32 <LL_RCC_SetCLK48ClockSource>:
{
 800af32:	b480      	push	{r7}
 800af34:	b083      	sub	sp, #12
 800af36:	af00      	add	r7, sp, #0
 800af38:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_CLK48SEL, CLK48xSource);
 800af3a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af3e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af42:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800af46:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af4a:	687b      	ldr	r3, [r7, #4]
 800af4c:	4313      	orrs	r3, r2
 800af4e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800af52:	bf00      	nop
 800af54:	370c      	adds	r7, #12
 800af56:	46bd      	mov	sp, r7
 800af58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af5c:	4770      	bx	lr

0800af5e <LL_RCC_SetUSBClockSource>:
{
 800af5e:	b580      	push	{r7, lr}
 800af60:	b082      	sub	sp, #8
 800af62:	af00      	add	r7, sp, #0
 800af64:	6078      	str	r0, [r7, #4]
  LL_RCC_SetCLK48ClockSource(USBxSource);
 800af66:	6878      	ldr	r0, [r7, #4]
 800af68:	f7ff ffe3 	bl	800af32 <LL_RCC_SetCLK48ClockSource>
}
 800af6c:	bf00      	nop
 800af6e:	3708      	adds	r7, #8
 800af70:	46bd      	mov	sp, r7
 800af72:	bd80      	pop	{r7, pc}

0800af74 <LL_RCC_SetADCClockSource>:
{
 800af74:	b480      	push	{r7}
 800af76:	b083      	sub	sp, #12
 800af78:	af00      	add	r7, sp, #0
 800af7a:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CCIPR, RCC_CCIPR_ADCSEL, ADCxSource);
 800af7c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800af80:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800af84:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 800af88:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800af8c:	687b      	ldr	r3, [r7, #4]
 800af8e:	4313      	orrs	r3, r2
 800af90:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
}
 800af94:	bf00      	nop
 800af96:	370c      	adds	r7, #12
 800af98:	46bd      	mov	sp, r7
 800af9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af9e:	4770      	bx	lr

0800afa0 <LL_RCC_SetRTCClockSource>:
{
 800afa0:	b480      	push	{r7}
 800afa2:	b083      	sub	sp, #12
 800afa4:	af00      	add	r7, sp, #0
 800afa6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->BDCR, RCC_BDCR_RTCSEL, Source);
 800afa8:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afb0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800afb4:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800afb8:	687b      	ldr	r3, [r7, #4]
 800afba:	4313      	orrs	r3, r2
 800afbc:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
}
 800afc0:	bf00      	nop
 800afc2:	370c      	adds	r7, #12
 800afc4:	46bd      	mov	sp, r7
 800afc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afca:	4770      	bx	lr

0800afcc <LL_RCC_GetRTCClockSource>:
{
 800afcc:	b480      	push	{r7}
 800afce:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL));
 800afd0:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afd4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800afd8:	f403 7340 	and.w	r3, r3, #768	@ 0x300
}
 800afdc:	4618      	mov	r0, r3
 800afde:	46bd      	mov	sp, r7
 800afe0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800afe4:	4770      	bx	lr

0800afe6 <LL_RCC_ForceBackupDomainReset>:
{
 800afe6:	b480      	push	{r7}
 800afe8:	af00      	add	r7, sp, #0
  SET_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800afea:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800afee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800aff2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800aff6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800affa:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800affe:	bf00      	nop
 800b000:	46bd      	mov	sp, r7
 800b002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b006:	4770      	bx	lr

0800b008 <LL_RCC_ReleaseBackupDomainReset>:
{
 800b008:	b480      	push	{r7}
 800b00a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->BDCR, RCC_BDCR_BDRST);
 800b00c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b010:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b014:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b018:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800b01c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
}
 800b020:	bf00      	nop
 800b022:	46bd      	mov	sp, r7
 800b024:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b028:	4770      	bx	lr

0800b02a <LL_RCC_PLLSAI1_Enable>:
{
 800b02a:	b480      	push	{r7}
 800b02c:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b02e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b032:	681b      	ldr	r3, [r3, #0]
 800b034:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b038:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b03c:	6013      	str	r3, [r2, #0]
}
 800b03e:	bf00      	nop
 800b040:	46bd      	mov	sp, r7
 800b042:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b046:	4770      	bx	lr

0800b048 <LL_RCC_PLLSAI1_Disable>:
{
 800b048:	b480      	push	{r7}
 800b04a:	af00      	add	r7, sp, #0
  CLEAR_BIT(RCC->CR, RCC_CR_PLLSAI1ON);
 800b04c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b050:	681b      	ldr	r3, [r3, #0]
 800b052:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b056:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800b05a:	6013      	str	r3, [r2, #0]
}
 800b05c:	bf00      	nop
 800b05e:	46bd      	mov	sp, r7
 800b060:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b064:	4770      	bx	lr

0800b066 <LL_RCC_PLLSAI1_IsReady>:
{
 800b066:	b480      	push	{r7}
 800b068:	af00      	add	r7, sp, #0
  return ((READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == (RCC_CR_PLLSAI1RDY)) ? 1UL : 0UL);
 800b06a:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b06e:	681b      	ldr	r3, [r3, #0]
 800b070:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800b074:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b078:	d101      	bne.n	800b07e <LL_RCC_PLLSAI1_IsReady+0x18>
 800b07a:	2301      	movs	r3, #1
 800b07c:	e000      	b.n	800b080 <LL_RCC_PLLSAI1_IsReady+0x1a>
 800b07e:	2300      	movs	r3, #0
}
 800b080:	4618      	mov	r0, r3
 800b082:	46bd      	mov	sp, r7
 800b084:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b088:	4770      	bx	lr

0800b08a <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 800b08a:	b580      	push	{r7, lr}
 800b08c:	b088      	sub	sp, #32
 800b08e:	af00      	add	r7, sp, #0
 800b090:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef ret     = HAL_OK;      /* Intermediate status */
 800b092:	2300      	movs	r3, #0
 800b094:	77fb      	strb	r3, [r7, #31]
  HAL_StatusTypeDef status  = HAL_OK;   /* Final status */
 800b096:	2300      	movs	r3, #0
 800b098:	77bb      	strb	r3, [r7, #30]
  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800b09a:	687b      	ldr	r3, [r7, #4]
 800b09c:	681b      	ldr	r3, [r3, #0]
 800b09e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b0a2:	2b00      	cmp	r3, #0
 800b0a4:	d034      	beq.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x86>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch (PeriphClkInit->Sai1ClockSelection)
 800b0a6:	687b      	ldr	r3, [r7, #4]
 800b0a8:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b0aa:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b0ae:	d021      	beq.n	800b0f4 <HAL_RCCEx_PeriphCLKConfig+0x6a>
 800b0b0:	f5b3 0f40 	cmp.w	r3, #12582912	@ 0xc00000
 800b0b4:	d81b      	bhi.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b0b6:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b0ba:	d01d      	beq.n	800b0f8 <HAL_RCCEx_PeriphCLKConfig+0x6e>
 800b0bc:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 800b0c0:	d815      	bhi.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x64>
 800b0c2:	2b00      	cmp	r3, #0
 800b0c4:	d00b      	beq.n	800b0de <HAL_RCCEx_PeriphCLKConfig+0x54>
 800b0c6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 800b0ca:	d110      	bne.n	800b0ee <HAL_RCCEx_PeriphCLKConfig+0x64>
    {
      case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1 */
        /* Enable SAI1 Clock output generated form System PLL . */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI1CLK);
 800b0cc:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b0d0:	68db      	ldr	r3, [r3, #12]
 800b0d2:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b0d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b0da:	60d3      	str	r3, [r2, #12]

        /* SAI1 clock source config set later after clock selection check */
        break;
 800b0dc:	e00d      	b.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x70>

      case RCC_SAI1CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI1 */
        /* PLLSAI1 parameters N & P configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_ConfigNP(&(PeriphClkInit->PLLSAI1));
 800b0de:	687b      	ldr	r3, [r7, #4]
 800b0e0:	3304      	adds	r3, #4
 800b0e2:	4618      	mov	r0, r3
 800b0e4:	f000 f947 	bl	800b376 <RCCEx_PLLSAI1_ConfigNP>
 800b0e8:	4603      	mov	r3, r0
 800b0ea:	77fb      	strb	r3, [r7, #31]
        /* SAI1 clock source config set later after clock selection check */
        break;
 800b0ec:	e005      	b.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x70>
      case RCC_SAI1CLKSOURCE_HSI:

        break;

      default:
        ret = HAL_ERROR;
 800b0ee:	2301      	movs	r3, #1
 800b0f0:	77fb      	strb	r3, [r7, #31]
        break;
 800b0f2:	e002      	b.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b0f4:	bf00      	nop
 800b0f6:	e000      	b.n	800b0fa <HAL_RCCEx_PeriphCLKConfig+0x70>
        break;
 800b0f8:	bf00      	nop
    }

    if (ret == HAL_OK)
 800b0fa:	7ffb      	ldrb	r3, [r7, #31]
 800b0fc:	2b00      	cmp	r3, #0
 800b0fe:	d105      	bne.n	800b10c <HAL_RCCEx_PeriphCLKConfig+0x82>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 800b100:	687b      	ldr	r3, [r7, #4]
 800b102:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800b104:	4618      	mov	r0, r3
 800b106:	f7ff fee8 	bl	800aeda <LL_RCC_SetSAIClockSource>
 800b10a:	e001      	b.n	800b110 <HAL_RCCEx_PeriphCLKConfig+0x86>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b10c:	7ffb      	ldrb	r3, [r7, #31]
 800b10e:	77bb      	strb	r3, [r7, #30]
    }
  }
#endif /* SAI1 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 800b110:	687b      	ldr	r3, [r7, #4]
 800b112:	681b      	ldr	r3, [r3, #0]
 800b114:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b118:	2b00      	cmp	r3, #0
 800b11a:	d046      	beq.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x120>
  {
    uint32_t rtcclocksource = LL_RCC_GetRTCClockSource();
 800b11c:	f7ff ff56 	bl	800afcc <LL_RCC_GetRTCClockSource>
 800b120:	61b8      	str	r0, [r7, #24]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Configure the clock source only if a different source is expected */
    if (rtcclocksource != PeriphClkInit->RTCClockSelection)
 800b122:	687b      	ldr	r3, [r7, #4]
 800b124:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b126:	69ba      	ldr	r2, [r7, #24]
 800b128:	429a      	cmp	r2, r3
 800b12a:	d03c      	beq.n	800b1a6 <HAL_RCCEx_PeriphCLKConfig+0x11c>
    {
      /* Enable write access to Backup domain */
      HAL_PWR_EnableBkUpAccess();
 800b12c:	f7fe fc1a 	bl	8009964 <HAL_PWR_EnableBkUpAccess>

      /* If a clock source is not yet selected */
      if (rtcclocksource == RCC_RTCCLKSOURCE_NONE)
 800b130:	69bb      	ldr	r3, [r7, #24]
 800b132:	2b00      	cmp	r3, #0
 800b134:	d105      	bne.n	800b142 <HAL_RCCEx_PeriphCLKConfig+0xb8>
      {
        /* Directly set the configuration of the clock source selection */
        LL_RCC_SetRTCClockSource(PeriphClkInit->RTCClockSelection);
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b13a:	4618      	mov	r0, r3
 800b13c:	f7ff ff30 	bl	800afa0 <LL_RCC_SetRTCClockSource>
 800b140:	e02e      	b.n	800b1a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
      }
      else /* A clock source is already selected */
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        uint32_t bdcr = LL_RCC_ReadReg(BDCR);
 800b142:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b146:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b14a:	617b      	str	r3, [r7, #20]

        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        LL_RCC_ForceBackupDomainReset();
 800b14c:	f7ff ff4b 	bl	800afe6 <LL_RCC_ForceBackupDomainReset>
        LL_RCC_ReleaseBackupDomainReset();
 800b150:	f7ff ff5a 	bl	800b008 <LL_RCC_ReleaseBackupDomainReset>

        /* Set the value of the clock source selection */
        MODIFY_REG(bdcr, RCC_BDCR_RTCSEL, PeriphClkInit->RTCClockSelection);
 800b154:	697b      	ldr	r3, [r7, #20]
 800b156:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800b15a:	687b      	ldr	r3, [r7, #4]
 800b15c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800b15e:	4313      	orrs	r3, r2
 800b160:	617b      	str	r3, [r7, #20]

        /* Restore the content of BDCR register */
        LL_RCC_WriteReg(BDCR, bdcr);
 800b162:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b166:	697b      	ldr	r3, [r7, #20]
 800b168:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

        /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
        if (LL_RCC_LSE_IsEnabled() == 1U)
 800b16c:	f7ff fdf0 	bl	800ad50 <LL_RCC_LSE_IsEnabled>
 800b170:	4603      	mov	r3, r0
 800b172:	2b01      	cmp	r3, #1
 800b174:	d114      	bne.n	800b1a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
        {
          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800b176:	f7fa fa19 	bl	80055ac <HAL_GetTick>
 800b17a:	6138      	str	r0, [r7, #16]

          /* Wait till LSE is ready */
          while (LL_RCC_LSE_IsReady() != 1U)
 800b17c:	e00b      	b.n	800b196 <HAL_RCCEx_PeriphCLKConfig+0x10c>
          {
            if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800b17e:	f7fa fa15 	bl	80055ac <HAL_GetTick>
 800b182:	4602      	mov	r2, r0
 800b184:	693b      	ldr	r3, [r7, #16]
 800b186:	1ad3      	subs	r3, r2, r3
 800b188:	f241 3288 	movw	r2, #5000	@ 0x1388
 800b18c:	4293      	cmp	r3, r2
 800b18e:	d902      	bls.n	800b196 <HAL_RCCEx_PeriphCLKConfig+0x10c>
            {
              ret = HAL_TIMEOUT;
 800b190:	2303      	movs	r3, #3
 800b192:	77fb      	strb	r3, [r7, #31]
              break;
 800b194:	e004      	b.n	800b1a0 <HAL_RCCEx_PeriphCLKConfig+0x116>
          while (LL_RCC_LSE_IsReady() != 1U)
 800b196:	f7ff fded 	bl	800ad74 <LL_RCC_LSE_IsReady>
 800b19a:	4603      	mov	r3, r0
 800b19c:	2b01      	cmp	r3, #1
 800b19e:	d1ee      	bne.n	800b17e <HAL_RCCEx_PeriphCLKConfig+0xf4>
          }
        }
      }

      /* set overall return value */
      status = ret;
 800b1a0:	7ffb      	ldrb	r3, [r7, #31]
 800b1a2:	77bb      	strb	r3, [r7, #30]
 800b1a4:	e001      	b.n	800b1aa <HAL_RCCEx_PeriphCLKConfig+0x120>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800b1a6:	7ffb      	ldrb	r3, [r7, #31]
 800b1a8:	77bb      	strb	r3, [r7, #30]
    }

  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 800b1aa:	687b      	ldr	r3, [r7, #4]
 800b1ac:	681b      	ldr	r3, [r3, #0]
 800b1ae:	f003 0301 	and.w	r3, r3, #1
 800b1b2:	2b00      	cmp	r3, #0
 800b1b4:	d004      	beq.n	800b1c0 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 800b1b6:	687b      	ldr	r3, [r7, #4]
 800b1b8:	699b      	ldr	r3, [r3, #24]
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	f7ff fe2a 	bl	800ae14 <LL_RCC_SetUSARTClockSource>
  }

#if defined(LPUART1)
  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800b1c0:	687b      	ldr	r3, [r7, #4]
 800b1c2:	681b      	ldr	r3, [r3, #0]
 800b1c4:	f003 0302 	and.w	r3, r3, #2
 800b1c8:	2b00      	cmp	r3, #0
 800b1ca:	d004      	beq.n	800b1d6 <HAL_RCCEx_PeriphCLKConfig+0x14c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 800b1cc:	687b      	ldr	r3, [r7, #4]
 800b1ce:	69db      	ldr	r3, [r3, #28]
 800b1d0:	4618      	mov	r0, r3
 800b1d2:	f7ff fe35 	bl	800ae40 <LL_RCC_SetLPUARTClockSource>
  }
#endif /* LPUART1 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 800b1d6:	687b      	ldr	r3, [r7, #4]
 800b1d8:	681b      	ldr	r3, [r3, #0]
 800b1da:	f003 0310 	and.w	r3, r3, #16
 800b1de:	2b00      	cmp	r3, #0
 800b1e0:	d004      	beq.n	800b1ec <HAL_RCCEx_PeriphCLKConfig+0x162>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 800b1e2:	687b      	ldr	r3, [r7, #4]
 800b1e4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b1e6:	4618      	mov	r0, r3
 800b1e8:	f7ff fe5d 	bl	800aea6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 800b1ec:	687b      	ldr	r3, [r7, #4]
 800b1ee:	681b      	ldr	r3, [r3, #0]
 800b1f0:	f003 0320 	and.w	r3, r3, #32
 800b1f4:	2b00      	cmp	r3, #0
 800b1f6:	d004      	beq.n	800b202 <HAL_RCCEx_PeriphCLKConfig+0x178>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 800b1f8:	687b      	ldr	r3, [r7, #4]
 800b1fa:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b1fc:	4618      	mov	r0, r3
 800b1fe:	f7ff fe52 	bl	800aea6 <LL_RCC_SetLPTIMClockSource>
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	681b      	ldr	r3, [r3, #0]
 800b206:	f003 0304 	and.w	r3, r3, #4
 800b20a:	2b00      	cmp	r3, #0
 800b20c:	d004      	beq.n	800b218 <HAL_RCCEx_PeriphCLKConfig+0x18e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800b20e:	687b      	ldr	r3, [r7, #4]
 800b210:	6a1b      	ldr	r3, [r3, #32]
 800b212:	4618      	mov	r0, r3
 800b214:	f7ff fe2a 	bl	800ae6c <LL_RCC_SetI2CClockSource>
  }

#if defined(I2C3)
  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 800b218:	687b      	ldr	r3, [r7, #4]
 800b21a:	681b      	ldr	r3, [r3, #0]
 800b21c:	f003 0308 	and.w	r3, r3, #8
 800b220:	2b00      	cmp	r3, #0
 800b222:	d004      	beq.n	800b22e <HAL_RCCEx_PeriphCLKConfig+0x1a4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 800b224:	687b      	ldr	r3, [r7, #4]
 800b226:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800b228:	4618      	mov	r0, r3
 800b22a:	f7ff fe1f 	bl	800ae6c <LL_RCC_SetI2CClockSource>
  }
#endif /* I2C3 */

#if defined(USB)
  /*-------------------------- USB clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 800b22e:	687b      	ldr	r3, [r7, #4]
 800b230:	681b      	ldr	r3, [r3, #0]
 800b232:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b236:	2b00      	cmp	r3, #0
 800b238:	d022      	beq.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800b23a:	687b      	ldr	r3, [r7, #4]
 800b23c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b23e:	4618      	mov	r0, r3
 800b240:	f7ff fe8d 	bl	800af5e <LL_RCC_SetUSBClockSource>

    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 800b244:	687b      	ldr	r3, [r7, #4]
 800b246:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b248:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800b24c:	d107      	bne.n	800b25e <HAL_RCCEx_PeriphCLKConfig+0x1d4>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_USBCLK);
 800b24e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b252:	68db      	ldr	r3, [r3, #12]
 800b254:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b258:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b25c:	60d3      	str	r3, [r2, #12]
    }
#if defined(SAI1)
    if (PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 800b25e:	687b      	ldr	r3, [r7, #4]
 800b260:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800b262:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 800b266:	d10b      	bne.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
    {
      /* PLLSAI1 parameters N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNQ(&(PeriphClkInit->PLLSAI1));
 800b268:	687b      	ldr	r3, [r7, #4]
 800b26a:	3304      	adds	r3, #4
 800b26c:	4618      	mov	r0, r3
 800b26e:	f000 f8dd 	bl	800b42c <RCCEx_PLLSAI1_ConfigNQ>
 800b272:	4603      	mov	r3, r0
 800b274:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b276:	7ffb      	ldrb	r3, [r7, #31]
 800b278:	2b00      	cmp	r3, #0
 800b27a:	d001      	beq.n	800b280 <HAL_RCCEx_PeriphCLKConfig+0x1f6>
      {
        /* set overall return value */
        status = ret;
 800b27c:	7ffb      	ldrb	r3, [r7, #31]
 800b27e:	77bb      	strb	r3, [r7, #30]
#endif /* SAI1 */
  }
#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	681b      	ldr	r3, [r3, #0]
 800b284:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d02b      	beq.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));

    /* Configure the RNG clock source */
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b290:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b294:	d008      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b296:	687b      	ldr	r3, [r7, #4]
 800b298:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b29a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800b29e:	d003      	beq.n	800b2a8 <HAL_RCCEx_PeriphCLKConfig+0x21e>
 800b2a0:	687b      	ldr	r3, [r7, #4]
 800b2a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2a4:	2b00      	cmp	r3, #0
 800b2a6:	d105      	bne.n	800b2b4 <HAL_RCCEx_PeriphCLKConfig+0x22a>
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ac:	4618      	mov	r0, r3
 800b2ae:	f7ff fe2a 	bl	800af06 <LL_RCC_SetRNGClockSource>
 800b2b2:	e00a      	b.n	800b2ca <HAL_RCCEx_PeriphCLKConfig+0x240>
 800b2b4:	687b      	ldr	r3, [r7, #4]
 800b2b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2b8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b2bc:	60fb      	str	r3, [r7, #12]
 800b2be:	2000      	movs	r0, #0
 800b2c0:	f7ff fe21 	bl	800af06 <LL_RCC_SetRNGClockSource>
 800b2c4:	68f8      	ldr	r0, [r7, #12]
 800b2c6:	f7ff fe34 	bl	800af32 <LL_RCC_SetCLK48ClockSource>

    if (PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800b2ca:	687b      	ldr	r3, [r7, #4]
 800b2cc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b2ce:	f1b3 5fc0 	cmp.w	r3, #402653184	@ 0x18000000
 800b2d2:	d107      	bne.n	800b2e4 <HAL_RCCEx_PeriphCLKConfig+0x25a>
    {
      /* Enable PLLQ output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_RNGCLK);
 800b2d4:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b2d8:	68db      	ldr	r3, [r3, #12]
 800b2da:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b2de:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800b2e2:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800b2e4:	687b      	ldr	r3, [r7, #4]
 800b2e6:	681b      	ldr	r3, [r3, #0]
 800b2e8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800b2ec:	2b00      	cmp	r3, #0
 800b2ee:	d022      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2f4:	4618      	mov	r0, r3
 800b2f6:	f7ff fe3d 	bl	800af74 <LL_RCC_SetADCClockSource>

    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLL)
 800b2fa:	687b      	ldr	r3, [r7, #4]
 800b2fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b2fe:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800b302:	d107      	bne.n	800b314 <HAL_RCCEx_PeriphCLKConfig+0x28a>
    {
      /* Enable RCC_PLL_RNGCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800b304:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b308:	68db      	ldr	r3, [r3, #12]
 800b30a:	f04f 42b0 	mov.w	r2, #1476395008	@ 0x58000000
 800b30e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800b312:	60d3      	str	r3, [r2, #12]
    }

#if defined(SAI1)
    if (PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 800b314:	687b      	ldr	r3, [r7, #4]
 800b316:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800b318:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800b31c:	d10b      	bne.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
    {
      /* PLLSAI1 parameters N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_ConfigNR(&(PeriphClkInit->PLLSAI1));
 800b31e:	687b      	ldr	r3, [r7, #4]
 800b320:	3304      	adds	r3, #4
 800b322:	4618      	mov	r0, r3
 800b324:	f000 f8dd 	bl	800b4e2 <RCCEx_PLLSAI1_ConfigNR>
 800b328:	4603      	mov	r3, r0
 800b32a:	77fb      	strb	r3, [r7, #31]

      if (ret != HAL_OK)
 800b32c:	7ffb      	ldrb	r3, [r7, #31]
 800b32e:	2b00      	cmp	r3, #0
 800b330:	d001      	beq.n	800b336 <HAL_RCCEx_PeriphCLKConfig+0x2ac>
      {
        /* set overall return value */
        status = ret;
 800b332:	7ffb      	ldrb	r3, [r7, #31]
 800b334:	77bb      	strb	r3, [r7, #30]
    }
#endif /* SAI1 */
  }

  /*-------------------------- RFWKP clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RFWAKEUP) == RCC_PERIPHCLK_RFWAKEUP)
 800b336:	687b      	ldr	r3, [r7, #4]
 800b338:	681b      	ldr	r3, [r3, #0]
 800b33a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800b33e:	2b00      	cmp	r3, #0
 800b340:	d004      	beq.n	800b34c <HAL_RCCEx_PeriphCLKConfig+0x2c2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_RFWKPCLKSOURCE(PeriphClkInit->RFWakeUpClockSelection));

    /* Configure the RFWKP interface clock source */
    __HAL_RCC_RFWAKEUP_CONFIG(PeriphClkInit->RFWakeUpClockSelection);
 800b342:	687b      	ldr	r3, [r7, #4]
 800b344:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800b346:	4618      	mov	r0, r3
 800b348:	f7ff fd26 	bl	800ad98 <LL_RCC_SetRFWKPClockSource>

  }

#if defined(RCC_SMPS_SUPPORT)
  /*-------------------------- SMPS clock source configuration ----------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SMPS) == RCC_PERIPHCLK_SMPS)
 800b34c:	687b      	ldr	r3, [r7, #4]
 800b34e:	681b      	ldr	r3, [r3, #0]
 800b350:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800b354:	2b00      	cmp	r3, #0
 800b356:	d009      	beq.n	800b36c <HAL_RCCEx_PeriphCLKConfig+0x2e2>
    /* Check the parameters */
    assert_param(IS_RCC_SMPSCLKDIV(PeriphClkInit->SmpsDivSelection));
    assert_param(IS_RCC_SMPSCLKSOURCE(PeriphClkInit->SmpsClockSelection));

    /* Configure the SMPS interface clock division factor */
    __HAL_RCC_SMPS_DIV_CONFIG(PeriphClkInit->SmpsDivSelection);
 800b358:	687b      	ldr	r3, [r7, #4]
 800b35a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800b35c:	4618      	mov	r0, r3
 800b35e:	f7ff fd45 	bl	800adec <LL_RCC_SetSMPSPrescaler>

    /* Configure the SMPS interface clock source */
    __HAL_RCC_SMPS_CONFIG(PeriphClkInit->SmpsClockSelection);
 800b362:	687b      	ldr	r3, [r7, #4]
 800b364:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800b366:	4618      	mov	r0, r3
 800b368:	f7ff fd2c 	bl	800adc4 <LL_RCC_SetSMPSClockSource>
  }
#endif /* RCC_SMPS_SUPPORT */

  return status;
 800b36c:	7fbb      	ldrb	r3, [r7, #30]
}
 800b36e:	4618      	mov	r0, r3
 800b370:	3720      	adds	r7, #32
 800b372:	46bd      	mov	sp, r7
 800b374:	bd80      	pop	{r7, pc}

0800b376 <RCCEx_PLLSAI1_ConfigNP>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNP(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b376:	b580      	push	{r7, lr}
 800b378:	b084      	sub	sp, #16
 800b37a:	af00      	add	r7, sp, #0
 800b37c:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b37e:	2300      	movs	r3, #0
 800b380:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLP_VALUE(PLLSAI1->PLLP));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b382:	f7ff fe61 	bl	800b048 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b386:	f7fa f911 	bl	80055ac <HAL_GetTick>
 800b38a:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b38c:	e009      	b.n	800b3a2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b38e:	f7fa f90d 	bl	80055ac <HAL_GetTick>
 800b392:	4602      	mov	r2, r0
 800b394:	68bb      	ldr	r3, [r7, #8]
 800b396:	1ad3      	subs	r3, r2, r3
 800b398:	2b02      	cmp	r3, #2
 800b39a:	d902      	bls.n	800b3a2 <RCCEx_PLLSAI1_ConfigNP+0x2c>
    {
      status = HAL_TIMEOUT;
 800b39c:	2303      	movs	r3, #3
 800b39e:	73fb      	strb	r3, [r7, #15]
      break;
 800b3a0:	e004      	b.n	800b3ac <RCCEx_PLLSAI1_ConfigNP+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b3a2:	f7ff fe60 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b3a6:	4603      	mov	r3, r0
 800b3a8:	2b00      	cmp	r3, #0
 800b3aa:	d1f0      	bne.n	800b38e <RCCEx_PLLSAI1_ConfigNP+0x18>
    }
  }

  if (status == HAL_OK)
 800b3ac:	7bfb      	ldrb	r3, [r7, #15]
 800b3ae:	2b00      	cmp	r3, #0
 800b3b0:	d137      	bne.n	800b422 <RCCEx_PLLSAI1_ConfigNP+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b3b2:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b3b6:	691b      	ldr	r3, [r3, #16]
 800b3b8:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b3bc:	687b      	ldr	r3, [r7, #4]
 800b3be:	681b      	ldr	r3, [r3, #0]
 800b3c0:	021b      	lsls	r3, r3, #8
 800b3c2:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b3c6:	4313      	orrs	r3, r2
 800b3c8:	610b      	str	r3, [r1, #16]

    /* Configure the PLLSAI1 Division factor P */
    __HAL_RCC_PLLSAI1_DIVP_CONFIG(PLLSAI1->PLLP);
 800b3ca:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b3ce:	691b      	ldr	r3, [r3, #16]
 800b3d0:	f423 1278 	bic.w	r2, r3, #4063232	@ 0x3e0000
 800b3d4:	687b      	ldr	r3, [r7, #4]
 800b3d6:	685b      	ldr	r3, [r3, #4]
 800b3d8:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b3dc:	4313      	orrs	r3, r2
 800b3de:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b3e0:	f7ff fe23 	bl	800b02a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b3e4:	f7fa f8e2 	bl	80055ac <HAL_GetTick>
 800b3e8:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b3ea:	e009      	b.n	800b400 <RCCEx_PLLSAI1_ConfigNP+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b3ec:	f7fa f8de 	bl	80055ac <HAL_GetTick>
 800b3f0:	4602      	mov	r2, r0
 800b3f2:	68bb      	ldr	r3, [r7, #8]
 800b3f4:	1ad3      	subs	r3, r2, r3
 800b3f6:	2b02      	cmp	r3, #2
 800b3f8:	d902      	bls.n	800b400 <RCCEx_PLLSAI1_ConfigNP+0x8a>
      {
        status = HAL_TIMEOUT;
 800b3fa:	2303      	movs	r3, #3
 800b3fc:	73fb      	strb	r3, [r7, #15]
        break;
 800b3fe:	e004      	b.n	800b40a <RCCEx_PLLSAI1_ConfigNP+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b400:	f7ff fe31 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b404:	4603      	mov	r3, r0
 800b406:	2b01      	cmp	r3, #1
 800b408:	d1f0      	bne.n	800b3ec <RCCEx_PLLSAI1_ConfigNP+0x76>
      }
    }

    if (status == HAL_OK)
 800b40a:	7bfb      	ldrb	r3, [r7, #15]
 800b40c:	2b00      	cmp	r3, #0
 800b40e:	d108      	bne.n	800b422 <RCCEx_PLLSAI1_ConfigNP+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b410:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b414:	691a      	ldr	r2, [r3, #16]
 800b416:	687b      	ldr	r3, [r7, #4]
 800b418:	691b      	ldr	r3, [r3, #16]
 800b41a:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b41e:	4313      	orrs	r3, r2
 800b420:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b422:	7bfb      	ldrb	r3, [r7, #15]
}
 800b424:	4618      	mov	r0, r3
 800b426:	3710      	adds	r7, #16
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <RCCEx_PLLSAI1_ConfigNQ>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNQ(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b084      	sub	sp, #16
 800b430:	af00      	add	r7, sp, #0
 800b432:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b434:	2300      	movs	r3, #0
 800b436:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLQ_VALUE(PLLSAI1->PLLQ));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b438:	f7ff fe06 	bl	800b048 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b43c:	f7fa f8b6 	bl	80055ac <HAL_GetTick>
 800b440:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b442:	e009      	b.n	800b458 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b444:	f7fa f8b2 	bl	80055ac <HAL_GetTick>
 800b448:	4602      	mov	r2, r0
 800b44a:	68bb      	ldr	r3, [r7, #8]
 800b44c:	1ad3      	subs	r3, r2, r3
 800b44e:	2b02      	cmp	r3, #2
 800b450:	d902      	bls.n	800b458 <RCCEx_PLLSAI1_ConfigNQ+0x2c>
    {
      status = HAL_TIMEOUT;
 800b452:	2303      	movs	r3, #3
 800b454:	73fb      	strb	r3, [r7, #15]
      break;
 800b456:	e004      	b.n	800b462 <RCCEx_PLLSAI1_ConfigNQ+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b458:	f7ff fe05 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b45c:	4603      	mov	r3, r0
 800b45e:	2b00      	cmp	r3, #0
 800b460:	d1f0      	bne.n	800b444 <RCCEx_PLLSAI1_ConfigNQ+0x18>
    }
  }

  if (status == HAL_OK)
 800b462:	7bfb      	ldrb	r3, [r7, #15]
 800b464:	2b00      	cmp	r3, #0
 800b466:	d137      	bne.n	800b4d8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b468:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b46c:	691b      	ldr	r3, [r3, #16]
 800b46e:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b472:	687b      	ldr	r3, [r7, #4]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	021b      	lsls	r3, r3, #8
 800b478:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b47c:	4313      	orrs	r3, r2
 800b47e:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor Q */
    __HAL_RCC_PLLSAI1_DIVQ_CONFIG(PLLSAI1->PLLQ);
 800b480:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b484:	691b      	ldr	r3, [r3, #16]
 800b486:	f023 6260 	bic.w	r2, r3, #234881024	@ 0xe000000
 800b48a:	687b      	ldr	r3, [r7, #4]
 800b48c:	689b      	ldr	r3, [r3, #8]
 800b48e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b492:	4313      	orrs	r3, r2
 800b494:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b496:	f7ff fdc8 	bl	800b02a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b49a:	f7fa f887 	bl	80055ac <HAL_GetTick>
 800b49e:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b4a0:	e009      	b.n	800b4b6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b4a2:	f7fa f883 	bl	80055ac <HAL_GetTick>
 800b4a6:	4602      	mov	r2, r0
 800b4a8:	68bb      	ldr	r3, [r7, #8]
 800b4aa:	1ad3      	subs	r3, r2, r3
 800b4ac:	2b02      	cmp	r3, #2
 800b4ae:	d902      	bls.n	800b4b6 <RCCEx_PLLSAI1_ConfigNQ+0x8a>
      {
        status = HAL_TIMEOUT;
 800b4b0:	2303      	movs	r3, #3
 800b4b2:	73fb      	strb	r3, [r7, #15]
        break;
 800b4b4:	e004      	b.n	800b4c0 <RCCEx_PLLSAI1_ConfigNQ+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b4b6:	f7ff fdd6 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b4ba:	4603      	mov	r3, r0
 800b4bc:	2b01      	cmp	r3, #1
 800b4be:	d1f0      	bne.n	800b4a2 <RCCEx_PLLSAI1_ConfigNQ+0x76>
      }
    }

    if (status == HAL_OK)
 800b4c0:	7bfb      	ldrb	r3, [r7, #15]
 800b4c2:	2b00      	cmp	r3, #0
 800b4c4:	d108      	bne.n	800b4d8 <RCCEx_PLLSAI1_ConfigNQ+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b4c6:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b4ca:	691a      	ldr	r2, [r3, #16]
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	691b      	ldr	r3, [r3, #16]
 800b4d0:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b4d4:	4313      	orrs	r3, r2
 800b4d6:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b4d8:	7bfb      	ldrb	r3, [r7, #15]
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <RCCEx_PLLSAI1_ConfigNR>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_ConfigNR(RCC_PLLSAI1InitTypeDef *PLLSAI1)
{
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b084      	sub	sp, #16
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800b4ea:	2300      	movs	r3, #0
 800b4ec:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLN_VALUE(PLLSAI1->PLLN));
  assert_param(IS_RCC_PLLR_VALUE(PLLSAI1->PLLR));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PLLSAI1->PLLSAI1ClockOut));

  /* Disable the PLLSAI1 */
  __HAL_RCC_PLLSAI1_DISABLE();
 800b4ee:	f7ff fdab 	bl	800b048 <LL_RCC_PLLSAI1_Disable>

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800b4f2:	f7fa f85b 	bl	80055ac <HAL_GetTick>
 800b4f6:	60b8      	str	r0, [r7, #8]

  /* Wait till PLLSAI1 is ready to be updated */
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b4f8:	e009      	b.n	800b50e <RCCEx_PLLSAI1_ConfigNR+0x2c>
  {
    if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b4fa:	f7fa f857 	bl	80055ac <HAL_GetTick>
 800b4fe:	4602      	mov	r2, r0
 800b500:	68bb      	ldr	r3, [r7, #8]
 800b502:	1ad3      	subs	r3, r2, r3
 800b504:	2b02      	cmp	r3, #2
 800b506:	d902      	bls.n	800b50e <RCCEx_PLLSAI1_ConfigNR+0x2c>
    {
      status = HAL_TIMEOUT;
 800b508:	2303      	movs	r3, #3
 800b50a:	73fb      	strb	r3, [r7, #15]
      break;
 800b50c:	e004      	b.n	800b518 <RCCEx_PLLSAI1_ConfigNR+0x36>
  while (LL_RCC_PLLSAI1_IsReady() != 0U)
 800b50e:	f7ff fdaa 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b512:	4603      	mov	r3, r0
 800b514:	2b00      	cmp	r3, #0
 800b516:	d1f0      	bne.n	800b4fa <RCCEx_PLLSAI1_ConfigNR+0x18>
    }
  }

  if (status == HAL_OK)
 800b518:	7bfb      	ldrb	r3, [r7, #15]
 800b51a:	2b00      	cmp	r3, #0
 800b51c:	d137      	bne.n	800b58e <RCCEx_PLLSAI1_ConfigNR+0xac>
  {
    /* Configure the PLLSAI1 Multiplication factor N */
    __HAL_RCC_PLLSAI1_MULN_CONFIG(PLLSAI1->PLLN);
 800b51e:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b522:	691b      	ldr	r3, [r3, #16]
 800b524:	f423 42fe 	bic.w	r2, r3, #32512	@ 0x7f00
 800b528:	687b      	ldr	r3, [r7, #4]
 800b52a:	681b      	ldr	r3, [r3, #0]
 800b52c:	021b      	lsls	r3, r3, #8
 800b52e:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b532:	4313      	orrs	r3, r2
 800b534:	610b      	str	r3, [r1, #16]
    /* Configure the PLLSAI1 Division factor R */
    __HAL_RCC_PLLSAI1_DIVR_CONFIG(PLLSAI1->PLLR);
 800b536:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b53a:	691b      	ldr	r3, [r3, #16]
 800b53c:	f023 4260 	bic.w	r2, r3, #3758096384	@ 0xe0000000
 800b540:	687b      	ldr	r3, [r7, #4]
 800b542:	68db      	ldr	r3, [r3, #12]
 800b544:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b548:	4313      	orrs	r3, r2
 800b54a:	610b      	str	r3, [r1, #16]

    /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
    __HAL_RCC_PLLSAI1_ENABLE();
 800b54c:	f7ff fd6d 	bl	800b02a <LL_RCC_PLLSAI1_Enable>

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 800b550:	f7fa f82c 	bl	80055ac <HAL_GetTick>
 800b554:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready */
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b556:	e009      	b.n	800b56c <RCCEx_PLLSAI1_ConfigNR+0x8a>
    {
      if ((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 800b558:	f7fa f828 	bl	80055ac <HAL_GetTick>
 800b55c:	4602      	mov	r2, r0
 800b55e:	68bb      	ldr	r3, [r7, #8]
 800b560:	1ad3      	subs	r3, r2, r3
 800b562:	2b02      	cmp	r3, #2
 800b564:	d902      	bls.n	800b56c <RCCEx_PLLSAI1_ConfigNR+0x8a>
      {
        status = HAL_TIMEOUT;
 800b566:	2303      	movs	r3, #3
 800b568:	73fb      	strb	r3, [r7, #15]
        break;
 800b56a:	e004      	b.n	800b576 <RCCEx_PLLSAI1_ConfigNR+0x94>
    while (LL_RCC_PLLSAI1_IsReady() != 1U)
 800b56c:	f7ff fd7b 	bl	800b066 <LL_RCC_PLLSAI1_IsReady>
 800b570:	4603      	mov	r3, r0
 800b572:	2b01      	cmp	r3, #1
 800b574:	d1f0      	bne.n	800b558 <RCCEx_PLLSAI1_ConfigNR+0x76>
      }
    }

    if (status == HAL_OK)
 800b576:	7bfb      	ldrb	r3, [r7, #15]
 800b578:	2b00      	cmp	r3, #0
 800b57a:	d108      	bne.n	800b58e <RCCEx_PLLSAI1_ConfigNR+0xac>
    {
      /* Configure the PLLSAI1 Clock output(s) */
      __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PLLSAI1->PLLSAI1ClockOut);
 800b57c:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800b580:	691a      	ldr	r2, [r3, #16]
 800b582:	687b      	ldr	r3, [r7, #4]
 800b584:	691b      	ldr	r3, [r3, #16]
 800b586:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 800b58a:	4313      	orrs	r3, r2
 800b58c:	610b      	str	r3, [r1, #16]
    }
  }

  return status;
 800b58e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b590:	4618      	mov	r0, r3
 800b592:	3710      	adds	r7, #16
 800b594:	46bd      	mov	sp, r7
 800b596:	bd80      	pop	{r7, pc}

0800b598 <HAL_RTC_Init>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_Init(RTC_HandleTypeDef *hrtc)
{
 800b598:	b580      	push	{r7, lr}
 800b59a:	b084      	sub	sp, #16
 800b59c:	af00      	add	r7, sp, #0
 800b59e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status;

  /* Check RTC handler validity */
  if (hrtc == NULL)
 800b5a0:	687b      	ldr	r3, [r7, #4]
 800b5a2:	2b00      	cmp	r3, #0
 800b5a4:	d101      	bne.n	800b5aa <HAL_RTC_Init+0x12>
  {
    return HAL_ERROR;
 800b5a6:	2301      	movs	r3, #1
 800b5a8:	e07a      	b.n	800b6a0 <HAL_RTC_Init+0x108>
    {
      hrtc->MspDeInitCallback = HAL_RTC_MspDeInit;
    }
  }
#else /* USE_HAL_RTC_REGISTER_CALLBACKS */
  if (hrtc->State == HAL_RTC_STATE_RESET)
 800b5aa:	687b      	ldr	r3, [r7, #4]
 800b5ac:	f893 3021 	ldrb.w	r3, [r3, #33]	@ 0x21
 800b5b0:	b2db      	uxtb	r3, r3
 800b5b2:	2b00      	cmp	r3, #0
 800b5b4:	d106      	bne.n	800b5c4 <HAL_RTC_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hrtc->Lock = HAL_UNLOCKED;
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	2200      	movs	r2, #0
 800b5ba:	f883 2020 	strb.w	r2, [r3, #32]

    /* Initialize RTC MSP */
    HAL_RTC_MspInit(hrtc);
 800b5be:	6878      	ldr	r0, [r7, #4]
 800b5c0:	f7f6 ffda 	bl	8002578 <HAL_RTC_MspInit>
  }
#endif /* USE_HAL_RTC_REGISTER_CALLBACKS */

  /* Set RTC state */
  hrtc->State = HAL_RTC_STATE_BUSY;
 800b5c4:	687b      	ldr	r3, [r7, #4]
 800b5c6:	2202      	movs	r2, #2
 800b5c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  /* Check whether the calendar needs to be initialized */
  if (__HAL_RTC_IS_CALENDAR_INITIALIZED(hrtc) == 0U)
 800b5cc:	687b      	ldr	r3, [r7, #4]
 800b5ce:	681b      	ldr	r3, [r3, #0]
 800b5d0:	68db      	ldr	r3, [r3, #12]
 800b5d2:	f003 0310 	and.w	r3, r3, #16
 800b5d6:	2b10      	cmp	r3, #16
 800b5d8:	d058      	beq.n	800b68c <HAL_RTC_Init+0xf4>
  {
    /* Disable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b5da:	687b      	ldr	r3, [r7, #4]
 800b5dc:	681b      	ldr	r3, [r3, #0]
 800b5de:	22ca      	movs	r2, #202	@ 0xca
 800b5e0:	625a      	str	r2, [r3, #36]	@ 0x24
 800b5e2:	687b      	ldr	r3, [r7, #4]
 800b5e4:	681b      	ldr	r3, [r3, #0]
 800b5e6:	2253      	movs	r2, #83	@ 0x53
 800b5e8:	625a      	str	r2, [r3, #36]	@ 0x24

    /* Enter Initialization mode */
    status = RTC_EnterInitMode(hrtc);
 800b5ea:	6878      	ldr	r0, [r7, #4]
 800b5ec:	f000 fa58 	bl	800baa0 <RTC_EnterInitMode>
 800b5f0:	4603      	mov	r3, r0
 800b5f2:	73fb      	strb	r3, [r7, #15]

    if (status == HAL_OK)
 800b5f4:	7bfb      	ldrb	r3, [r7, #15]
 800b5f6:	2b00      	cmp	r3, #0
 800b5f8:	d12c      	bne.n	800b654 <HAL_RTC_Init+0xbc>
    {
      /* Clear RTC_CR FMT, OSEL and POL Bits */
      hrtc->Instance->CR &= ((uint32_t)~(RTC_CR_FMT | RTC_CR_OSEL | RTC_CR_POL));
 800b5fa:	687b      	ldr	r3, [r7, #4]
 800b5fc:	681b      	ldr	r3, [r3, #0]
 800b5fe:	689b      	ldr	r3, [r3, #8]
 800b600:	687a      	ldr	r2, [r7, #4]
 800b602:	6812      	ldr	r2, [r2, #0]
 800b604:	f423 03e0 	bic.w	r3, r3, #7340032	@ 0x700000
 800b608:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b60c:	6093      	str	r3, [r2, #8]
      /* Set RTC_CR register */
      hrtc->Instance->CR |= (uint32_t)(hrtc->Init.HourFormat | hrtc->Init.OutPut | hrtc->Init.OutPutPolarity);
 800b60e:	687b      	ldr	r3, [r7, #4]
 800b610:	681b      	ldr	r3, [r3, #0]
 800b612:	6899      	ldr	r1, [r3, #8]
 800b614:	687b      	ldr	r3, [r7, #4]
 800b616:	685a      	ldr	r2, [r3, #4]
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	691b      	ldr	r3, [r3, #16]
 800b61c:	431a      	orrs	r2, r3
 800b61e:	687b      	ldr	r3, [r7, #4]
 800b620:	699b      	ldr	r3, [r3, #24]
 800b622:	431a      	orrs	r2, r3
 800b624:	687b      	ldr	r3, [r7, #4]
 800b626:	681b      	ldr	r3, [r3, #0]
 800b628:	430a      	orrs	r2, r1
 800b62a:	609a      	str	r2, [r3, #8]

      /* Configure the RTC PRER */
      hrtc->Instance->PRER = (uint32_t)(hrtc->Init.SynchPrediv);
 800b62c:	687b      	ldr	r3, [r7, #4]
 800b62e:	681b      	ldr	r3, [r3, #0]
 800b630:	687a      	ldr	r2, [r7, #4]
 800b632:	68d2      	ldr	r2, [r2, #12]
 800b634:	611a      	str	r2, [r3, #16]
      hrtc->Instance->PRER |= (uint32_t)(hrtc->Init.AsynchPrediv << RTC_PRER_PREDIV_A_Pos);
 800b636:	687b      	ldr	r3, [r7, #4]
 800b638:	681b      	ldr	r3, [r3, #0]
 800b63a:	6919      	ldr	r1, [r3, #16]
 800b63c:	687b      	ldr	r3, [r7, #4]
 800b63e:	689b      	ldr	r3, [r3, #8]
 800b640:	041a      	lsls	r2, r3, #16
 800b642:	687b      	ldr	r3, [r7, #4]
 800b644:	681b      	ldr	r3, [r3, #0]
 800b646:	430a      	orrs	r2, r1
 800b648:	611a      	str	r2, [r3, #16]

      /* Exit Initialization mode */
      status = RTC_ExitInitMode(hrtc);
 800b64a:	6878      	ldr	r0, [r7, #4]
 800b64c:	f000 fa60 	bl	800bb10 <RTC_ExitInitMode>
 800b650:	4603      	mov	r3, r0
 800b652:	73fb      	strb	r3, [r7, #15]
    }

    if (status == HAL_OK)
 800b654:	7bfb      	ldrb	r3, [r7, #15]
 800b656:	2b00      	cmp	r3, #0
 800b658:	d113      	bne.n	800b682 <HAL_RTC_Init+0xea>
    {
#if defined(RTC_OR_ALARMOUTTYPE)
      hrtc->Instance->OR &= (uint32_t)~(RTC_OUTPUT_TYPE_PUSHPULL | RTC_OUTPUT_REMAP_POS1);
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	681b      	ldr	r3, [r3, #0]
 800b65e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800b660:	687b      	ldr	r3, [r7, #4]
 800b662:	681b      	ldr	r3, [r3, #0]
 800b664:	f022 0203 	bic.w	r2, r2, #3
 800b668:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutType | hrtc->Init.OutPutRemap);
 800b66a:	687b      	ldr	r3, [r7, #4]
 800b66c:	681b      	ldr	r3, [r3, #0]
 800b66e:	6cd9      	ldr	r1, [r3, #76]	@ 0x4c
 800b670:	687b      	ldr	r3, [r7, #4]
 800b672:	69da      	ldr	r2, [r3, #28]
 800b674:	687b      	ldr	r3, [r7, #4]
 800b676:	695b      	ldr	r3, [r3, #20]
 800b678:	431a      	orrs	r2, r3
 800b67a:	687b      	ldr	r3, [r7, #4]
 800b67c:	681b      	ldr	r3, [r3, #0]
 800b67e:	430a      	orrs	r2, r1
 800b680:	64da      	str	r2, [r3, #76]	@ 0x4c
      hrtc->Instance->OR |= (uint32_t)(hrtc->Init.OutPutRemap);
#endif /* RTC_OR_ALARMOUTTYPE */
    }

    /* Enable the write protection for RTC registers */
    __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b682:	687b      	ldr	r3, [r7, #4]
 800b684:	681b      	ldr	r3, [r3, #0]
 800b686:	22ff      	movs	r2, #255	@ 0xff
 800b688:	625a      	str	r2, [r3, #36]	@ 0x24
 800b68a:	e001      	b.n	800b690 <HAL_RTC_Init+0xf8>
  }
  else
  {
    /* The calendar is already initialized */
    status = HAL_OK;
 800b68c:	2300      	movs	r3, #0
 800b68e:	73fb      	strb	r3, [r7, #15]
  }

  if (status == HAL_OK)
 800b690:	7bfb      	ldrb	r3, [r7, #15]
 800b692:	2b00      	cmp	r3, #0
 800b694:	d103      	bne.n	800b69e <HAL_RTC_Init+0x106>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b696:	687b      	ldr	r3, [r7, #4]
 800b698:	2201      	movs	r2, #1
 800b69a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  return status;
 800b69e:	7bfb      	ldrb	r3, [r7, #15]
}
 800b6a0:	4618      	mov	r0, r3
 800b6a2:	3710      	adds	r7, #16
 800b6a4:	46bd      	mov	sp, r7
 800b6a6:	bd80      	pop	{r7, pc}

0800b6a8 <HAL_RTC_SetTime>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b6a8:	b590      	push	{r4, r7, lr}
 800b6aa:	b087      	sub	sp, #28
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	60f8      	str	r0, [r7, #12]
 800b6b0:	60b9      	str	r1, [r7, #8]
 800b6b2:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b6b4:	2300      	movs	r3, #0
 800b6b6:	617b      	str	r3, [r7, #20]
  assert_param(IS_RTC_FORMAT(Format));
  assert_param(IS_RTC_DAYLIGHT_SAVING(sTime->DayLightSaving));
  assert_param(IS_RTC_STORE_OPERATION(sTime->StoreOperation));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b6b8:	68fb      	ldr	r3, [r7, #12]
 800b6ba:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b6be:	2b01      	cmp	r3, #1
 800b6c0:	d101      	bne.n	800b6c6 <HAL_RTC_SetTime+0x1e>
 800b6c2:	2302      	movs	r3, #2
 800b6c4:	e08b      	b.n	800b7de <HAL_RTC_SetTime+0x136>
 800b6c6:	68fb      	ldr	r3, [r7, #12]
 800b6c8:	2201      	movs	r2, #1
 800b6ca:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b6ce:	68fb      	ldr	r3, [r7, #12]
 800b6d0:	2202      	movs	r2, #2
 800b6d2:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if (Format == RTC_FORMAT_BIN)
 800b6d6:	687b      	ldr	r3, [r7, #4]
 800b6d8:	2b00      	cmp	r3, #0
 800b6da:	d126      	bne.n	800b72a <HAL_RTC_SetTime+0x82>
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b6dc:	68fb      	ldr	r3, [r7, #12]
 800b6de:	681b      	ldr	r3, [r3, #0]
 800b6e0:	689b      	ldr	r3, [r3, #8]
 800b6e2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6e6:	2b00      	cmp	r3, #0
 800b6e8:	d102      	bne.n	800b6f0 <HAL_RTC_SetTime+0x48>
      assert_param(IS_RTC_HOUR12(sTime->Hours));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b6ea:	68bb      	ldr	r3, [r7, #8]
 800b6ec:	2200      	movs	r2, #0
 800b6ee:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(sTime->Hours));
    }
    assert_param(IS_RTC_MINUTES(sTime->Minutes));
    assert_param(IS_RTC_SECONDS(sTime->Seconds));

    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b6f0:	68bb      	ldr	r3, [r7, #8]
 800b6f2:	781b      	ldrb	r3, [r3, #0]
 800b6f4:	4618      	mov	r0, r3
 800b6f6:	f000 fa31 	bl	800bb5c <RTC_ByteToBcd2>
 800b6fa:	4603      	mov	r3, r0
 800b6fc:	041c      	lsls	r4, r3, #16
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b6fe:	68bb      	ldr	r3, [r7, #8]
 800b700:	785b      	ldrb	r3, [r3, #1]
 800b702:	4618      	mov	r0, r3
 800b704:	f000 fa2a 	bl	800bb5c <RTC_ByteToBcd2>
 800b708:	4603      	mov	r3, r0
 800b70a:	021b      	lsls	r3, r3, #8
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b70c:	431c      	orrs	r4, r3
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Seconds))                   | \
 800b70e:	68bb      	ldr	r3, [r7, #8]
 800b710:	789b      	ldrb	r3, [r3, #2]
 800b712:	4618      	mov	r0, r3
 800b714:	f000 fa22 	bl	800bb5c <RTC_ByteToBcd2>
 800b718:	4603      	mov	r3, r0
                        ( (uint32_t)RTC_ByteToBcd2(sTime->Minutes) << RTC_TR_MNU_Pos) | \
 800b71a:	ea44 0203 	orr.w	r2, r4, r3
                        (((uint32_t)sTime->TimeFormat)             << RTC_TR_PM_Pos));
 800b71e:	68bb      	ldr	r3, [r7, #8]
 800b720:	78db      	ldrb	r3, [r3, #3]
 800b722:	059b      	lsls	r3, r3, #22
    tmpreg = (uint32_t)(( (uint32_t)RTC_ByteToBcd2(sTime->Hours)   << RTC_TR_HU_Pos)  | \
 800b724:	4313      	orrs	r3, r2
 800b726:	617b      	str	r3, [r7, #20]
 800b728:	e018      	b.n	800b75c <HAL_RTC_SetTime+0xb4>
  }
  else
  {
    if ((hrtc->Instance->CR & RTC_CR_FMT) != 0U)
 800b72a:	68fb      	ldr	r3, [r7, #12]
 800b72c:	681b      	ldr	r3, [r3, #0]
 800b72e:	689b      	ldr	r3, [r3, #8]
 800b730:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b734:	2b00      	cmp	r3, #0
 800b736:	d102      	bne.n	800b73e <HAL_RTC_SetTime+0x96>
      assert_param(IS_RTC_HOUR12(RTC_Bcd2ToByte(sTime->Hours)));
      assert_param(IS_RTC_HOURFORMAT12(sTime->TimeFormat));
    }
    else
    {
      sTime->TimeFormat = 0x00U;
 800b738:	68bb      	ldr	r3, [r7, #8]
 800b73a:	2200      	movs	r2, #0
 800b73c:	70da      	strb	r2, [r3, #3]
      assert_param(IS_RTC_HOUR24(RTC_Bcd2ToByte(sTime->Hours)));
    }
    assert_param(IS_RTC_MINUTES(RTC_Bcd2ToByte(sTime->Minutes)));
    assert_param(IS_RTC_SECONDS(RTC_Bcd2ToByte(sTime->Seconds)));
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b73e:	68bb      	ldr	r3, [r7, #8]
 800b740:	781b      	ldrb	r3, [r3, #0]
 800b742:	041a      	lsls	r2, r3, #16
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b744:	68bb      	ldr	r3, [r7, #8]
 800b746:	785b      	ldrb	r3, [r3, #1]
 800b748:	021b      	lsls	r3, r3, #8
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b74a:	4313      	orrs	r3, r2
              ((uint32_t) sTime->Seconds)                       | \
 800b74c:	68ba      	ldr	r2, [r7, #8]
 800b74e:	7892      	ldrb	r2, [r2, #2]
              ((uint32_t)(sTime->Minutes)    << RTC_TR_MNU_Pos) | \
 800b750:	431a      	orrs	r2, r3
              ((uint32_t)(sTime->TimeFormat) << RTC_TR_PM_Pos));
 800b752:	68bb      	ldr	r3, [r7, #8]
 800b754:	78db      	ldrb	r3, [r3, #3]
 800b756:	059b      	lsls	r3, r3, #22
    tmpreg = (((uint32_t)(sTime->Hours)      << RTC_TR_HU_Pos)  | \
 800b758:	4313      	orrs	r3, r2
 800b75a:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b75c:	68fb      	ldr	r3, [r7, #12]
 800b75e:	681b      	ldr	r3, [r3, #0]
 800b760:	22ca      	movs	r2, #202	@ 0xca
 800b762:	625a      	str	r2, [r3, #36]	@ 0x24
 800b764:	68fb      	ldr	r3, [r7, #12]
 800b766:	681b      	ldr	r3, [r3, #0]
 800b768:	2253      	movs	r2, #83	@ 0x53
 800b76a:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b76c:	68f8      	ldr	r0, [r7, #12]
 800b76e:	f000 f997 	bl	800baa0 <RTC_EnterInitMode>
 800b772:	4603      	mov	r3, r0
 800b774:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b776:	7cfb      	ldrb	r3, [r7, #19]
 800b778:	2b00      	cmp	r3, #0
 800b77a:	d120      	bne.n	800b7be <HAL_RTC_SetTime+0x116>
  {
    /* Set the RTC_TR register */
    hrtc->Instance->TR = (uint32_t)(tmpreg & RTC_TR_RESERVED_MASK);
 800b77c:	68fb      	ldr	r3, [r7, #12]
 800b77e:	681a      	ldr	r2, [r3, #0]
 800b780:	697b      	ldr	r3, [r7, #20]
 800b782:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b786:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b78a:	6013      	str	r3, [r2, #0]

    /* Clear the bits to be configured (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR &= (uint32_t)~RTC_CR_BKP;
 800b78c:	68fb      	ldr	r3, [r7, #12]
 800b78e:	681b      	ldr	r3, [r3, #0]
 800b790:	689a      	ldr	r2, [r3, #8]
 800b792:	68fb      	ldr	r3, [r7, #12]
 800b794:	681b      	ldr	r3, [r3, #0]
 800b796:	f422 2280 	bic.w	r2, r2, #262144	@ 0x40000
 800b79a:	609a      	str	r2, [r3, #8]

    /* Configure the RTC_CR register (Deprecated. Use HAL_RTC_DST_xxx functions instead) */
    hrtc->Instance->CR |= (uint32_t)(sTime->DayLightSaving | sTime->StoreOperation);
 800b79c:	68fb      	ldr	r3, [r7, #12]
 800b79e:	681b      	ldr	r3, [r3, #0]
 800b7a0:	6899      	ldr	r1, [r3, #8]
 800b7a2:	68bb      	ldr	r3, [r7, #8]
 800b7a4:	68da      	ldr	r2, [r3, #12]
 800b7a6:	68bb      	ldr	r3, [r7, #8]
 800b7a8:	691b      	ldr	r3, [r3, #16]
 800b7aa:	431a      	orrs	r2, r3
 800b7ac:	68fb      	ldr	r3, [r7, #12]
 800b7ae:	681b      	ldr	r3, [r3, #0]
 800b7b0:	430a      	orrs	r2, r1
 800b7b2:	609a      	str	r2, [r3, #8]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b7b4:	68f8      	ldr	r0, [r7, #12]
 800b7b6:	f000 f9ab 	bl	800bb10 <RTC_ExitInitMode>
 800b7ba:	4603      	mov	r3, r0
 800b7bc:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b7be:	7cfb      	ldrb	r3, [r7, #19]
 800b7c0:	2b00      	cmp	r3, #0
 800b7c2:	d103      	bne.n	800b7cc <HAL_RTC_SetTime+0x124>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b7c4:	68fb      	ldr	r3, [r7, #12]
 800b7c6:	2201      	movs	r2, #1
 800b7c8:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b7cc:	68fb      	ldr	r3, [r7, #12]
 800b7ce:	681b      	ldr	r3, [r3, #0]
 800b7d0:	22ff      	movs	r2, #255	@ 0xff
 800b7d2:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	2200      	movs	r2, #0
 800b7d8:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b7dc:	7cfb      	ldrb	r3, [r7, #19]
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	371c      	adds	r7, #28
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	bd90      	pop	{r4, r7, pc}

0800b7e6 <HAL_RTC_GetTime>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetTime(RTC_HandleTypeDef *hrtc, RTC_TimeTypeDef *sTime, uint32_t Format)
{
 800b7e6:	b580      	push	{r7, lr}
 800b7e8:	b086      	sub	sp, #24
 800b7ea:	af00      	add	r7, sp, #0
 800b7ec:	60f8      	str	r0, [r7, #12]
 800b7ee:	60b9      	str	r1, [r7, #8]
 800b7f0:	607a      	str	r2, [r7, #4]
  uint32_t tmpreg = 0U;
 800b7f2:	2300      	movs	r3, #0
 800b7f4:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get subseconds value from the corresponding register */
  sTime->SubSeconds = (uint32_t)(hrtc->Instance->SSR);
 800b7f6:	68fb      	ldr	r3, [r7, #12]
 800b7f8:	681b      	ldr	r3, [r3, #0]
 800b7fa:	6a9a      	ldr	r2, [r3, #40]	@ 0x28
 800b7fc:	68bb      	ldr	r3, [r7, #8]
 800b7fe:	605a      	str	r2, [r3, #4]

  /* Get SecondFraction structure field from the corresponding register field*/
  sTime->SecondFraction = (uint32_t)(hrtc->Instance->PRER & RTC_PRER_PREDIV_S);
 800b800:	68fb      	ldr	r3, [r7, #12]
 800b802:	681b      	ldr	r3, [r3, #0]
 800b804:	691b      	ldr	r3, [r3, #16]
 800b806:	f3c3 020e 	ubfx	r2, r3, #0, #15
 800b80a:	68bb      	ldr	r3, [r7, #8]
 800b80c:	609a      	str	r2, [r3, #8]

  /* Get the TR register */
  tmpreg = (uint32_t)(hrtc->Instance->TR & RTC_TR_RESERVED_MASK);
 800b80e:	68fb      	ldr	r3, [r7, #12]
 800b810:	681b      	ldr	r3, [r3, #0]
 800b812:	681b      	ldr	r3, [r3, #0]
 800b814:	f003 337f 	and.w	r3, r3, #2139062143	@ 0x7f7f7f7f
 800b818:	f023 43fe 	bic.w	r3, r3, #2130706432	@ 0x7f000000
 800b81c:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sTime->Hours      = (uint8_t)((tmpreg & (RTC_TR_HT  | RTC_TR_HU))  >> RTC_TR_HU_Pos);
 800b81e:	697b      	ldr	r3, [r7, #20]
 800b820:	0c1b      	lsrs	r3, r3, #16
 800b822:	b2db      	uxtb	r3, r3
 800b824:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b828:	b2da      	uxtb	r2, r3
 800b82a:	68bb      	ldr	r3, [r7, #8]
 800b82c:	701a      	strb	r2, [r3, #0]
  sTime->Minutes    = (uint8_t)((tmpreg & (RTC_TR_MNT | RTC_TR_MNU)) >> RTC_TR_MNU_Pos);
 800b82e:	697b      	ldr	r3, [r7, #20]
 800b830:	0a1b      	lsrs	r3, r3, #8
 800b832:	b2db      	uxtb	r3, r3
 800b834:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b838:	b2da      	uxtb	r2, r3
 800b83a:	68bb      	ldr	r3, [r7, #8]
 800b83c:	705a      	strb	r2, [r3, #1]
  sTime->Seconds    = (uint8_t)( tmpreg & (RTC_TR_ST  | RTC_TR_SU));
 800b83e:	697b      	ldr	r3, [r7, #20]
 800b840:	b2db      	uxtb	r3, r3
 800b842:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800b846:	b2da      	uxtb	r2, r3
 800b848:	68bb      	ldr	r3, [r7, #8]
 800b84a:	709a      	strb	r2, [r3, #2]
  sTime->TimeFormat = (uint8_t)((tmpreg & (RTC_TR_PM))               >> RTC_TR_PM_Pos);
 800b84c:	697b      	ldr	r3, [r7, #20]
 800b84e:	0d9b      	lsrs	r3, r3, #22
 800b850:	b2db      	uxtb	r3, r3
 800b852:	f003 0301 	and.w	r3, r3, #1
 800b856:	b2da      	uxtb	r2, r3
 800b858:	68bb      	ldr	r3, [r7, #8]
 800b85a:	70da      	strb	r2, [r3, #3]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800b85c:	687b      	ldr	r3, [r7, #4]
 800b85e:	2b00      	cmp	r3, #0
 800b860:	d11a      	bne.n	800b898 <HAL_RTC_GetTime+0xb2>
  {
    /* Convert the time structure parameters to Binary format */
    sTime->Hours = (uint8_t)RTC_Bcd2ToByte(sTime->Hours);
 800b862:	68bb      	ldr	r3, [r7, #8]
 800b864:	781b      	ldrb	r3, [r3, #0]
 800b866:	4618      	mov	r0, r3
 800b868:	f000 f996 	bl	800bb98 <RTC_Bcd2ToByte>
 800b86c:	4603      	mov	r3, r0
 800b86e:	461a      	mov	r2, r3
 800b870:	68bb      	ldr	r3, [r7, #8]
 800b872:	701a      	strb	r2, [r3, #0]
    sTime->Minutes = (uint8_t)RTC_Bcd2ToByte(sTime->Minutes);
 800b874:	68bb      	ldr	r3, [r7, #8]
 800b876:	785b      	ldrb	r3, [r3, #1]
 800b878:	4618      	mov	r0, r3
 800b87a:	f000 f98d 	bl	800bb98 <RTC_Bcd2ToByte>
 800b87e:	4603      	mov	r3, r0
 800b880:	461a      	mov	r2, r3
 800b882:	68bb      	ldr	r3, [r7, #8]
 800b884:	705a      	strb	r2, [r3, #1]
    sTime->Seconds = (uint8_t)RTC_Bcd2ToByte(sTime->Seconds);
 800b886:	68bb      	ldr	r3, [r7, #8]
 800b888:	789b      	ldrb	r3, [r3, #2]
 800b88a:	4618      	mov	r0, r3
 800b88c:	f000 f984 	bl	800bb98 <RTC_Bcd2ToByte>
 800b890:	4603      	mov	r3, r0
 800b892:	461a      	mov	r2, r3
 800b894:	68bb      	ldr	r3, [r7, #8]
 800b896:	709a      	strb	r2, [r3, #2]
  }

  return HAL_OK;
 800b898:	2300      	movs	r3, #0
}
 800b89a:	4618      	mov	r0, r3
 800b89c:	3718      	adds	r7, #24
 800b89e:	46bd      	mov	sp, r7
 800b8a0:	bd80      	pop	{r7, pc}

0800b8a2 <HAL_RTC_SetDate>:
  *            @arg RTC_FORMAT_BIN: Binary data format
  *            @arg RTC_FORMAT_BCD: BCD data format
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_SetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b8a2:	b590      	push	{r4, r7, lr}
 800b8a4:	b087      	sub	sp, #28
 800b8a6:	af00      	add	r7, sp, #0
 800b8a8:	60f8      	str	r0, [r7, #12]
 800b8aa:	60b9      	str	r1, [r7, #8]
 800b8ac:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b8ae:	2300      	movs	r3, #0
 800b8b0:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Process Locked */
  __HAL_LOCK(hrtc);
 800b8b2:	68fb      	ldr	r3, [r7, #12]
 800b8b4:	f893 3020 	ldrb.w	r3, [r3, #32]
 800b8b8:	2b01      	cmp	r3, #1
 800b8ba:	d101      	bne.n	800b8c0 <HAL_RTC_SetDate+0x1e>
 800b8bc:	2302      	movs	r3, #2
 800b8be:	e075      	b.n	800b9ac <HAL_RTC_SetDate+0x10a>
 800b8c0:	68fb      	ldr	r3, [r7, #12]
 800b8c2:	2201      	movs	r2, #1
 800b8c4:	f883 2020 	strb.w	r2, [r3, #32]

  hrtc->State = HAL_RTC_STATE_BUSY;
 800b8c8:	68fb      	ldr	r3, [r7, #12]
 800b8ca:	2202      	movs	r2, #2
 800b8cc:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21

  if ((Format == RTC_FORMAT_BIN) && ((sDate->Month & 0x10U) == 0x10U))
 800b8d0:	687b      	ldr	r3, [r7, #4]
 800b8d2:	2b00      	cmp	r3, #0
 800b8d4:	d10e      	bne.n	800b8f4 <HAL_RTC_SetDate+0x52>
 800b8d6:	68bb      	ldr	r3, [r7, #8]
 800b8d8:	785b      	ldrb	r3, [r3, #1]
 800b8da:	f003 0310 	and.w	r3, r3, #16
 800b8de:	2b00      	cmp	r3, #0
 800b8e0:	d008      	beq.n	800b8f4 <HAL_RTC_SetDate+0x52>
  {
    sDate->Month = (uint8_t)((sDate->Month & (uint8_t)~(0x10U)) + (uint8_t)0x0AU);
 800b8e2:	68bb      	ldr	r3, [r7, #8]
 800b8e4:	785b      	ldrb	r3, [r3, #1]
 800b8e6:	f023 0310 	bic.w	r3, r3, #16
 800b8ea:	b2db      	uxtb	r3, r3
 800b8ec:	330a      	adds	r3, #10
 800b8ee:	b2da      	uxtb	r2, r3
 800b8f0:	68bb      	ldr	r3, [r7, #8]
 800b8f2:	705a      	strb	r2, [r3, #1]
  }

  assert_param(IS_RTC_WEEKDAY(sDate->WeekDay));

  if (Format == RTC_FORMAT_BIN)
 800b8f4:	687b      	ldr	r3, [r7, #4]
 800b8f6:	2b00      	cmp	r3, #0
 800b8f8:	d11c      	bne.n	800b934 <HAL_RTC_SetDate+0x92>
  {
    assert_param(IS_RTC_YEAR(sDate->Year));
    assert_param(IS_RTC_MONTH(sDate->Month));
    assert_param(IS_RTC_DATE(sDate->Date));

    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b8fa:	68bb      	ldr	r3, [r7, #8]
 800b8fc:	78db      	ldrb	r3, [r3, #3]
 800b8fe:	4618      	mov	r0, r3
 800b900:	f000 f92c 	bl	800bb5c <RTC_ByteToBcd2>
 800b904:	4603      	mov	r3, r0
 800b906:	041c      	lsls	r4, r3, #16
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	785b      	ldrb	r3, [r3, #1]
 800b90c:	4618      	mov	r0, r3
 800b90e:	f000 f925 	bl	800bb5c <RTC_ByteToBcd2>
 800b912:	4603      	mov	r3, r0
 800b914:	021b      	lsls	r3, r3, #8
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b916:	431c      	orrs	r4, r3
                  ((uint32_t)RTC_ByteToBcd2(sDate->Date))                   | \
 800b918:	68bb      	ldr	r3, [r7, #8]
 800b91a:	789b      	ldrb	r3, [r3, #2]
 800b91c:	4618      	mov	r0, r3
 800b91e:	f000 f91d 	bl	800bb5c <RTC_ByteToBcd2>
 800b922:	4603      	mov	r3, r0
                  ((uint32_t)RTC_ByteToBcd2(sDate->Month) << RTC_DR_MU_Pos) | \
 800b924:	ea44 0203 	orr.w	r2, r4, r3
                  ((uint32_t)sDate->WeekDay               << RTC_DR_WDU_Pos));
 800b928:	68bb      	ldr	r3, [r7, #8]
 800b92a:	781b      	ldrb	r3, [r3, #0]
 800b92c:	035b      	lsls	r3, r3, #13
    datetmpreg = (((uint32_t)RTC_ByteToBcd2(sDate->Year)  << RTC_DR_YU_Pos) | \
 800b92e:	4313      	orrs	r3, r2
 800b930:	617b      	str	r3, [r7, #20]
 800b932:	e00e      	b.n	800b952 <HAL_RTC_SetDate+0xb0>
  {
    assert_param(IS_RTC_YEAR(RTC_Bcd2ToByte(sDate->Year)));
    assert_param(IS_RTC_MONTH(RTC_Bcd2ToByte(sDate->Month)));
    assert_param(IS_RTC_DATE(RTC_Bcd2ToByte(sDate->Date)));

    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b934:	68bb      	ldr	r3, [r7, #8]
 800b936:	78db      	ldrb	r3, [r3, #3]
 800b938:	041a      	lsls	r2, r3, #16
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b93a:	68bb      	ldr	r3, [r7, #8]
 800b93c:	785b      	ldrb	r3, [r3, #1]
 800b93e:	021b      	lsls	r3, r3, #8
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b940:	4313      	orrs	r3, r2
                  ((uint32_t) sDate->Date)                      | \
 800b942:	68ba      	ldr	r2, [r7, #8]
 800b944:	7892      	ldrb	r2, [r2, #2]
                  (((uint32_t)sDate->Month)   << RTC_DR_MU_Pos) | \
 800b946:	431a      	orrs	r2, r3
                  (((uint32_t)sDate->WeekDay) << RTC_DR_WDU_Pos));
 800b948:	68bb      	ldr	r3, [r7, #8]
 800b94a:	781b      	ldrb	r3, [r3, #0]
 800b94c:	035b      	lsls	r3, r3, #13
    datetmpreg = ((((uint32_t)sDate->Year)    << RTC_DR_YU_Pos) | \
 800b94e:	4313      	orrs	r3, r2
 800b950:	617b      	str	r3, [r7, #20]
  }

  /* Disable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_DISABLE(hrtc);
 800b952:	68fb      	ldr	r3, [r7, #12]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	22ca      	movs	r2, #202	@ 0xca
 800b958:	625a      	str	r2, [r3, #36]	@ 0x24
 800b95a:	68fb      	ldr	r3, [r7, #12]
 800b95c:	681b      	ldr	r3, [r3, #0]
 800b95e:	2253      	movs	r2, #83	@ 0x53
 800b960:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Enter Initialization mode */
  status = RTC_EnterInitMode(hrtc);
 800b962:	68f8      	ldr	r0, [r7, #12]
 800b964:	f000 f89c 	bl	800baa0 <RTC_EnterInitMode>
 800b968:	4603      	mov	r3, r0
 800b96a:	74fb      	strb	r3, [r7, #19]

  if (status == HAL_OK)
 800b96c:	7cfb      	ldrb	r3, [r7, #19]
 800b96e:	2b00      	cmp	r3, #0
 800b970:	d10c      	bne.n	800b98c <HAL_RTC_SetDate+0xea>
  {
    /* Set the RTC_DR register */
    hrtc->Instance->DR = (uint32_t)(datetmpreg & RTC_DR_RESERVED_MASK);
 800b972:	68fb      	ldr	r3, [r7, #12]
 800b974:	681a      	ldr	r2, [r3, #0]
 800b976:	697b      	ldr	r3, [r7, #20]
 800b978:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b97c:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b980:	6053      	str	r3, [r2, #4]

    /* Exit Initialization mode */
    status = RTC_ExitInitMode(hrtc);
 800b982:	68f8      	ldr	r0, [r7, #12]
 800b984:	f000 f8c4 	bl	800bb10 <RTC_ExitInitMode>
 800b988:	4603      	mov	r3, r0
 800b98a:	74fb      	strb	r3, [r7, #19]
  }

  if (status == HAL_OK)
 800b98c:	7cfb      	ldrb	r3, [r7, #19]
 800b98e:	2b00      	cmp	r3, #0
 800b990:	d103      	bne.n	800b99a <HAL_RTC_SetDate+0xf8>
  {
    hrtc->State = HAL_RTC_STATE_READY;
 800b992:	68fb      	ldr	r3, [r7, #12]
 800b994:	2201      	movs	r2, #1
 800b996:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
  }

  /* Enable the write protection for RTC registers */
  __HAL_RTC_WRITEPROTECTION_ENABLE(hrtc);
 800b99a:	68fb      	ldr	r3, [r7, #12]
 800b99c:	681b      	ldr	r3, [r3, #0]
 800b99e:	22ff      	movs	r2, #255	@ 0xff
 800b9a0:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Process Unlocked */
  __HAL_UNLOCK(hrtc);
 800b9a2:	68fb      	ldr	r3, [r7, #12]
 800b9a4:	2200      	movs	r2, #0
 800b9a6:	f883 2020 	strb.w	r2, [r3, #32]

  return status;
 800b9aa:	7cfb      	ldrb	r3, [r7, #19]
}
 800b9ac:	4618      	mov	r0, r3
 800b9ae:	371c      	adds	r7, #28
 800b9b0:	46bd      	mov	sp, r7
 800b9b2:	bd90      	pop	{r4, r7, pc}

0800b9b4 <HAL_RTC_GetDate>:
  *        until current date is read to ensure consistency between the time and
  *        date values.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_GetDate(RTC_HandleTypeDef *hrtc, RTC_DateTypeDef *sDate, uint32_t Format)
{
 800b9b4:	b580      	push	{r7, lr}
 800b9b6:	b086      	sub	sp, #24
 800b9b8:	af00      	add	r7, sp, #0
 800b9ba:	60f8      	str	r0, [r7, #12]
 800b9bc:	60b9      	str	r1, [r7, #8]
 800b9be:	607a      	str	r2, [r7, #4]
  uint32_t datetmpreg = 0U;
 800b9c0:	2300      	movs	r3, #0
 800b9c2:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_RTC_FORMAT(Format));

  /* Get the DR register */
  datetmpreg = (uint32_t)(hrtc->Instance->DR & RTC_DR_RESERVED_MASK);
 800b9c4:	68fb      	ldr	r3, [r7, #12]
 800b9c6:	681b      	ldr	r3, [r3, #0]
 800b9c8:	685b      	ldr	r3, [r3, #4]
 800b9ca:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800b9ce:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800b9d2:	617b      	str	r3, [r7, #20]

  /* Fill the structure fields with the read parameters */
  sDate->Year    = (uint8_t)((datetmpreg & (RTC_DR_YT | RTC_DR_YU)) >> RTC_DR_YU_Pos);
 800b9d4:	697b      	ldr	r3, [r7, #20]
 800b9d6:	0c1b      	lsrs	r3, r3, #16
 800b9d8:	b2da      	uxtb	r2, r3
 800b9da:	68bb      	ldr	r3, [r7, #8]
 800b9dc:	70da      	strb	r2, [r3, #3]
  sDate->Month   = (uint8_t)((datetmpreg & (RTC_DR_MT | RTC_DR_MU)) >> RTC_DR_MU_Pos);
 800b9de:	697b      	ldr	r3, [r7, #20]
 800b9e0:	0a1b      	lsrs	r3, r3, #8
 800b9e2:	b2db      	uxtb	r3, r3
 800b9e4:	f003 031f 	and.w	r3, r3, #31
 800b9e8:	b2da      	uxtb	r2, r3
 800b9ea:	68bb      	ldr	r3, [r7, #8]
 800b9ec:	705a      	strb	r2, [r3, #1]
  sDate->Date    = (uint8_t) (datetmpreg & (RTC_DR_DT | RTC_DR_DU));
 800b9ee:	697b      	ldr	r3, [r7, #20]
 800b9f0:	b2db      	uxtb	r3, r3
 800b9f2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800b9f6:	b2da      	uxtb	r2, r3
 800b9f8:	68bb      	ldr	r3, [r7, #8]
 800b9fa:	709a      	strb	r2, [r3, #2]
  sDate->WeekDay = (uint8_t)((datetmpreg & (RTC_DR_WDU))            >> RTC_DR_WDU_Pos);
 800b9fc:	697b      	ldr	r3, [r7, #20]
 800b9fe:	0b5b      	lsrs	r3, r3, #13
 800ba00:	b2db      	uxtb	r3, r3
 800ba02:	f003 0307 	and.w	r3, r3, #7
 800ba06:	b2da      	uxtb	r2, r3
 800ba08:	68bb      	ldr	r3, [r7, #8]
 800ba0a:	701a      	strb	r2, [r3, #0]

  /* Check the input parameters format */
  if (Format == RTC_FORMAT_BIN)
 800ba0c:	687b      	ldr	r3, [r7, #4]
 800ba0e:	2b00      	cmp	r3, #0
 800ba10:	d11a      	bne.n	800ba48 <HAL_RTC_GetDate+0x94>
  {
    /* Convert the date structure parameters to Binary format */
    sDate->Year  = (uint8_t)RTC_Bcd2ToByte(sDate->Year);
 800ba12:	68bb      	ldr	r3, [r7, #8]
 800ba14:	78db      	ldrb	r3, [r3, #3]
 800ba16:	4618      	mov	r0, r3
 800ba18:	f000 f8be 	bl	800bb98 <RTC_Bcd2ToByte>
 800ba1c:	4603      	mov	r3, r0
 800ba1e:	461a      	mov	r2, r3
 800ba20:	68bb      	ldr	r3, [r7, #8]
 800ba22:	70da      	strb	r2, [r3, #3]
    sDate->Month = (uint8_t)RTC_Bcd2ToByte(sDate->Month);
 800ba24:	68bb      	ldr	r3, [r7, #8]
 800ba26:	785b      	ldrb	r3, [r3, #1]
 800ba28:	4618      	mov	r0, r3
 800ba2a:	f000 f8b5 	bl	800bb98 <RTC_Bcd2ToByte>
 800ba2e:	4603      	mov	r3, r0
 800ba30:	461a      	mov	r2, r3
 800ba32:	68bb      	ldr	r3, [r7, #8]
 800ba34:	705a      	strb	r2, [r3, #1]
    sDate->Date  = (uint8_t)RTC_Bcd2ToByte(sDate->Date);
 800ba36:	68bb      	ldr	r3, [r7, #8]
 800ba38:	789b      	ldrb	r3, [r3, #2]
 800ba3a:	4618      	mov	r0, r3
 800ba3c:	f000 f8ac 	bl	800bb98 <RTC_Bcd2ToByte>
 800ba40:	4603      	mov	r3, r0
 800ba42:	461a      	mov	r2, r3
 800ba44:	68bb      	ldr	r3, [r7, #8]
 800ba46:	709a      	strb	r2, [r3, #2]
  }
  return HAL_OK;
 800ba48:	2300      	movs	r3, #0
}
 800ba4a:	4618      	mov	r0, r3
 800ba4c:	3718      	adds	r7, #24
 800ba4e:	46bd      	mov	sp, r7
 800ba50:	bd80      	pop	{r7, pc}
	...

0800ba54 <HAL_RTC_WaitForSynchro>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RTC_WaitForSynchro(RTC_HandleTypeDef *hrtc)
{
 800ba54:	b580      	push	{r7, lr}
 800ba56:	b084      	sub	sp, #16
 800ba58:	af00      	add	r7, sp, #0
 800ba5a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800ba5c:	2300      	movs	r3, #0
 800ba5e:	60fb      	str	r3, [r7, #12]

  /* Clear RSF flag, keep reserved bits at reset values (setting other flags has no effect) */
  hrtc->Instance->ISR = ((uint32_t)(RTC_RSF_MASK & RTC_ISR_RESERVED_MASK));
 800ba60:	687b      	ldr	r3, [r7, #4]
 800ba62:	681b      	ldr	r3, [r3, #0]
 800ba64:	4a0d      	ldr	r2, [pc, #52]	@ (800ba9c <HAL_RTC_WaitForSynchro+0x48>)
 800ba66:	60da      	str	r2, [r3, #12]

  /* Get tick */
  tickstart = HAL_GetTick();
 800ba68:	f7f9 fda0 	bl	80055ac <HAL_GetTick>
 800ba6c:	60f8      	str	r0, [r7, #12]

  /* Wait the registers to be synchronised */
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ba6e:	e009      	b.n	800ba84 <HAL_RTC_WaitForSynchro+0x30>
  {
    if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800ba70:	f7f9 fd9c 	bl	80055ac <HAL_GetTick>
 800ba74:	4602      	mov	r2, r0
 800ba76:	68fb      	ldr	r3, [r7, #12]
 800ba78:	1ad3      	subs	r3, r2, r3
 800ba7a:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800ba7e:	d901      	bls.n	800ba84 <HAL_RTC_WaitForSynchro+0x30>
    {
      return HAL_TIMEOUT;
 800ba80:	2303      	movs	r3, #3
 800ba82:	e007      	b.n	800ba94 <HAL_RTC_WaitForSynchro+0x40>
  while ((hrtc->Instance->ISR & RTC_ISR_RSF) == 0U)
 800ba84:	687b      	ldr	r3, [r7, #4]
 800ba86:	681b      	ldr	r3, [r3, #0]
 800ba88:	68db      	ldr	r3, [r3, #12]
 800ba8a:	f003 0320 	and.w	r3, r3, #32
 800ba8e:	2b00      	cmp	r3, #0
 800ba90:	d0ee      	beq.n	800ba70 <HAL_RTC_WaitForSynchro+0x1c>
    }
  }

  return HAL_OK;
 800ba92:	2300      	movs	r3, #0
}
 800ba94:	4618      	mov	r0, r3
 800ba96:	3710      	adds	r7, #16
 800ba98:	46bd      	mov	sp, r7
 800ba9a:	bd80      	pop	{r7, pc}
 800ba9c:	0001ff5f 	.word	0x0001ff5f

0800baa0 <RTC_EnterInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_EnterInitMode(RTC_HandleTypeDef *hrtc)
{
 800baa0:	b580      	push	{r7, lr}
 800baa2:	b084      	sub	sp, #16
 800baa4:	af00      	add	r7, sp, #0
 800baa6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 800baa8:	2300      	movs	r3, #0
 800baaa:	60bb      	str	r3, [r7, #8]
  HAL_StatusTypeDef status = HAL_OK;
 800baac:	2300      	movs	r3, #0
 800baae:	73fb      	strb	r3, [r7, #15]

  /* Check that Initialization mode is not already set */
  if (READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U)
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	681b      	ldr	r3, [r3, #0]
 800bab4:	68db      	ldr	r3, [r3, #12]
 800bab6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800baba:	2b00      	cmp	r3, #0
 800babc:	d123      	bne.n	800bb06 <RTC_EnterInitMode+0x66>
  {
    /* Set INIT bit to enter Initialization mode */
    SET_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800babe:	687b      	ldr	r3, [r7, #4]
 800bac0:	681b      	ldr	r3, [r3, #0]
 800bac2:	68da      	ldr	r2, [r3, #12]
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	681b      	ldr	r3, [r3, #0]
 800bac8:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 800bacc:	60da      	str	r2, [r3, #12]

    /* Get tick */
    tickstart = HAL_GetTick();
 800bace:	f7f9 fd6d 	bl	80055ac <HAL_GetTick>
 800bad2:	60b8      	str	r0, [r7, #8]

    /* Wait till RTC is in INIT state and if timeout is reached exit */
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800bad4:	e00d      	b.n	800baf2 <RTC_EnterInitMode+0x52>
    {
      if ((HAL_GetTick() - tickstart) > RTC_TIMEOUT_VALUE)
 800bad6:	f7f9 fd69 	bl	80055ac <HAL_GetTick>
 800bada:	4602      	mov	r2, r0
 800badc:	68bb      	ldr	r3, [r7, #8]
 800bade:	1ad3      	subs	r3, r2, r3
 800bae0:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 800bae4:	d905      	bls.n	800baf2 <RTC_EnterInitMode+0x52>
      {
        /* Set RTC state */
        hrtc->State = HAL_RTC_STATE_ERROR;
 800bae6:	687b      	ldr	r3, [r7, #4]
 800bae8:	2204      	movs	r2, #4
 800baea:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
        status = HAL_ERROR;
 800baee:	2301      	movs	r3, #1
 800baf0:	73fb      	strb	r3, [r7, #15]
    while ((READ_BIT(hrtc->Instance->ISR, RTC_ISR_INITF) == 0U) && (status != HAL_ERROR))
 800baf2:	687b      	ldr	r3, [r7, #4]
 800baf4:	681b      	ldr	r3, [r3, #0]
 800baf6:	68db      	ldr	r3, [r3, #12]
 800baf8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d102      	bne.n	800bb06 <RTC_EnterInitMode+0x66>
 800bb00:	7bfb      	ldrb	r3, [r7, #15]
 800bb02:	2b01      	cmp	r3, #1
 800bb04:	d1e7      	bne.n	800bad6 <RTC_EnterInitMode+0x36>
      }
    }
  }

  return status;
 800bb06:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb08:	4618      	mov	r0, r3
 800bb0a:	3710      	adds	r7, #16
 800bb0c:	46bd      	mov	sp, r7
 800bb0e:	bd80      	pop	{r7, pc}

0800bb10 <RTC_ExitInitMode>:
  * @param  hrtc pointer to a RTC_HandleTypeDef structure that contains
  *                the configuration information for RTC.
  * @retval HAL status
  */
HAL_StatusTypeDef RTC_ExitInitMode(RTC_HandleTypeDef *hrtc)
{
 800bb10:	b580      	push	{r7, lr}
 800bb12:	b084      	sub	sp, #16
 800bb14:	af00      	add	r7, sp, #0
 800bb16:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800bb18:	2300      	movs	r3, #0
 800bb1a:	73fb      	strb	r3, [r7, #15]

  /* Clear INIT bit to exit Initialization mode */
  CLEAR_BIT(hrtc->Instance->ISR, RTC_ISR_INIT);
 800bb1c:	687b      	ldr	r3, [r7, #4]
 800bb1e:	681b      	ldr	r3, [r3, #0]
 800bb20:	68da      	ldr	r2, [r3, #12]
 800bb22:	687b      	ldr	r3, [r7, #4]
 800bb24:	681b      	ldr	r3, [r3, #0]
 800bb26:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800bb2a:	60da      	str	r2, [r3, #12]

  /* If CR_BYPSHAD bit = 0, wait for synchro */
  if (READ_BIT(hrtc->Instance->CR, RTC_CR_BYPSHAD) == 0U)
 800bb2c:	687b      	ldr	r3, [r7, #4]
 800bb2e:	681b      	ldr	r3, [r3, #0]
 800bb30:	689b      	ldr	r3, [r3, #8]
 800bb32:	f003 0320 	and.w	r3, r3, #32
 800bb36:	2b00      	cmp	r3, #0
 800bb38:	d10b      	bne.n	800bb52 <RTC_ExitInitMode+0x42>
  {
    if (HAL_RTC_WaitForSynchro(hrtc) != HAL_OK)
 800bb3a:	6878      	ldr	r0, [r7, #4]
 800bb3c:	f7ff ff8a 	bl	800ba54 <HAL_RTC_WaitForSynchro>
 800bb40:	4603      	mov	r3, r0
 800bb42:	2b00      	cmp	r3, #0
 800bb44:	d005      	beq.n	800bb52 <RTC_ExitInitMode+0x42>
    {
      /* Set RTC state */
      hrtc->State = HAL_RTC_STATE_ERROR;
 800bb46:	687b      	ldr	r3, [r7, #4]
 800bb48:	2204      	movs	r2, #4
 800bb4a:	f883 2021 	strb.w	r2, [r3, #33]	@ 0x21
      status = HAL_ERROR;
 800bb4e:	2301      	movs	r3, #1
 800bb50:	73fb      	strb	r3, [r7, #15]
    }
  }

  return status;
 800bb52:	7bfb      	ldrb	r3, [r7, #15]
}
 800bb54:	4618      	mov	r0, r3
 800bb56:	3710      	adds	r7, #16
 800bb58:	46bd      	mov	sp, r7
 800bb5a:	bd80      	pop	{r7, pc}

0800bb5c <RTC_ByteToBcd2>:
  * @brief  Converts a 2-digit number from decimal to BCD format.
  * @param  number decimal-formatted number (from 0 to 99) to be converted
  * @retval Converted byte
  */
uint8_t RTC_ByteToBcd2(uint8_t number)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b085      	sub	sp, #20
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	4603      	mov	r3, r0
 800bb64:	71fb      	strb	r3, [r7, #7]
  uint32_t bcdhigh = 0U;
 800bb66:	2300      	movs	r3, #0
 800bb68:	60fb      	str	r3, [r7, #12]

  while (number >= 10U)
 800bb6a:	e005      	b.n	800bb78 <RTC_ByteToBcd2+0x1c>
  {
    bcdhigh++;
 800bb6c:	68fb      	ldr	r3, [r7, #12]
 800bb6e:	3301      	adds	r3, #1
 800bb70:	60fb      	str	r3, [r7, #12]
    number -= 10U;
 800bb72:	79fb      	ldrb	r3, [r7, #7]
 800bb74:	3b0a      	subs	r3, #10
 800bb76:	71fb      	strb	r3, [r7, #7]
  while (number >= 10U)
 800bb78:	79fb      	ldrb	r3, [r7, #7]
 800bb7a:	2b09      	cmp	r3, #9
 800bb7c:	d8f6      	bhi.n	800bb6c <RTC_ByteToBcd2+0x10>
  }

  return ((uint8_t)(bcdhigh << 4U) | number);
 800bb7e:	68fb      	ldr	r3, [r7, #12]
 800bb80:	b2db      	uxtb	r3, r3
 800bb82:	011b      	lsls	r3, r3, #4
 800bb84:	b2da      	uxtb	r2, r3
 800bb86:	79fb      	ldrb	r3, [r7, #7]
 800bb88:	4313      	orrs	r3, r2
 800bb8a:	b2db      	uxtb	r3, r3
}
 800bb8c:	4618      	mov	r0, r3
 800bb8e:	3714      	adds	r7, #20
 800bb90:	46bd      	mov	sp, r7
 800bb92:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb96:	4770      	bx	lr

0800bb98 <RTC_Bcd2ToByte>:
  * @brief  Converts a 2-digit number from BCD to decimal format.
  * @param  number BCD-formatted number (from 00 to 99) to be converted
  * @retval Converted word
  */
uint8_t RTC_Bcd2ToByte(uint8_t number)
{
 800bb98:	b480      	push	{r7}
 800bb9a:	b085      	sub	sp, #20
 800bb9c:	af00      	add	r7, sp, #0
 800bb9e:	4603      	mov	r3, r0
 800bba0:	71fb      	strb	r3, [r7, #7]
  uint32_t tens = 0U;
 800bba2:	2300      	movs	r3, #0
 800bba4:	60fb      	str	r3, [r7, #12]
  tens = (((uint32_t)number & 0xF0U) >> 4U) * 10U;
 800bba6:	79fb      	ldrb	r3, [r7, #7]
 800bba8:	091b      	lsrs	r3, r3, #4
 800bbaa:	b2db      	uxtb	r3, r3
 800bbac:	461a      	mov	r2, r3
 800bbae:	4613      	mov	r3, r2
 800bbb0:	009b      	lsls	r3, r3, #2
 800bbb2:	4413      	add	r3, r2
 800bbb4:	005b      	lsls	r3, r3, #1
 800bbb6:	60fb      	str	r3, [r7, #12]
  return (uint8_t)(tens + ((uint32_t)number & 0x0FU));
 800bbb8:	68fb      	ldr	r3, [r7, #12]
 800bbba:	b2da      	uxtb	r2, r3
 800bbbc:	79fb      	ldrb	r3, [r7, #7]
 800bbbe:	f003 030f 	and.w	r3, r3, #15
 800bbc2:	b2db      	uxtb	r3, r3
 800bbc4:	4413      	add	r3, r2
 800bbc6:	b2db      	uxtb	r3, r3
}
 800bbc8:	4618      	mov	r0, r3
 800bbca:	3714      	adds	r7, #20
 800bbcc:	46bd      	mov	sp, r7
 800bbce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bbd2:	4770      	bx	lr

0800bbd4 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 800bbd4:	b580      	push	{r7, lr}
 800bbd6:	b084      	sub	sp, #16
 800bbd8:	af00      	add	r7, sp, #0
 800bbda:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 800bbdc:	687b      	ldr	r3, [r7, #4]
 800bbde:	2b00      	cmp	r3, #0
 800bbe0:	d101      	bne.n	800bbe6 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 800bbe2:	2301      	movs	r3, #1
 800bbe4:	e095      	b.n	800bd12 <HAL_SPI_Init+0x13e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 800bbe6:	687b      	ldr	r3, [r7, #4]
 800bbe8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bbea:	2b00      	cmp	r3, #0
 800bbec:	d108      	bne.n	800bc00 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 800bbee:	687b      	ldr	r3, [r7, #4]
 800bbf0:	685b      	ldr	r3, [r3, #4]
 800bbf2:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800bbf6:	d009      	beq.n	800bc0c <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800bbf8:	687b      	ldr	r3, [r7, #4]
 800bbfa:	2200      	movs	r2, #0
 800bbfc:	61da      	str	r2, [r3, #28]
 800bbfe:	e005      	b.n	800bc0c <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 800bc00:	687b      	ldr	r3, [r7, #4]
 800bc02:	2200      	movs	r2, #0
 800bc04:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800bc06:	687b      	ldr	r3, [r7, #4]
 800bc08:	2200      	movs	r2, #0
 800bc0a:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc0c:	687b      	ldr	r3, [r7, #4]
 800bc0e:	2200      	movs	r2, #0
 800bc10:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 800bc12:	687b      	ldr	r3, [r7, #4]
 800bc14:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bc18:	b2db      	uxtb	r3, r3
 800bc1a:	2b00      	cmp	r3, #0
 800bc1c:	d106      	bne.n	800bc2c <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 800bc1e:	687b      	ldr	r3, [r7, #4]
 800bc20:	2200      	movs	r2, #0
 800bc22:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800bc26:	6878      	ldr	r0, [r7, #4]
 800bc28:	f7f6 fda8 	bl	800277c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 800bc2c:	687b      	ldr	r3, [r7, #4]
 800bc2e:	2202      	movs	r2, #2
 800bc30:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 800bc34:	687b      	ldr	r3, [r7, #4]
 800bc36:	681b      	ldr	r3, [r3, #0]
 800bc38:	681a      	ldr	r2, [r3, #0]
 800bc3a:	687b      	ldr	r3, [r7, #4]
 800bc3c:	681b      	ldr	r3, [r3, #0]
 800bc3e:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bc42:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bc44:	687b      	ldr	r3, [r7, #4]
 800bc46:	68db      	ldr	r3, [r3, #12]
 800bc48:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bc4c:	d902      	bls.n	800bc54 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 800bc4e:	2300      	movs	r3, #0
 800bc50:	60fb      	str	r3, [r7, #12]
 800bc52:	e002      	b.n	800bc5a <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 800bc54:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800bc58:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800bc5a:	687b      	ldr	r3, [r7, #4]
 800bc5c:	68db      	ldr	r3, [r3, #12]
 800bc5e:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 800bc62:	d007      	beq.n	800bc74 <HAL_SPI_Init+0xa0>
 800bc64:	687b      	ldr	r3, [r7, #4]
 800bc66:	68db      	ldr	r3, [r3, #12]
 800bc68:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bc6c:	d002      	beq.n	800bc74 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 800bc6e:	687b      	ldr	r3, [r7, #4]
 800bc70:	2200      	movs	r2, #0
 800bc72:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 800bc74:	687b      	ldr	r3, [r7, #4]
 800bc76:	685b      	ldr	r3, [r3, #4]
 800bc78:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 800bc7c:	687b      	ldr	r3, [r7, #4]
 800bc7e:	689b      	ldr	r3, [r3, #8]
 800bc80:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 800bc84:	431a      	orrs	r2, r3
 800bc86:	687b      	ldr	r3, [r7, #4]
 800bc88:	691b      	ldr	r3, [r3, #16]
 800bc8a:	f003 0302 	and.w	r3, r3, #2
 800bc8e:	431a      	orrs	r2, r3
 800bc90:	687b      	ldr	r3, [r7, #4]
 800bc92:	695b      	ldr	r3, [r3, #20]
 800bc94:	f003 0301 	and.w	r3, r3, #1
 800bc98:	431a      	orrs	r2, r3
 800bc9a:	687b      	ldr	r3, [r7, #4]
 800bc9c:	699b      	ldr	r3, [r3, #24]
 800bc9e:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800bca2:	431a      	orrs	r2, r3
 800bca4:	687b      	ldr	r3, [r7, #4]
 800bca6:	69db      	ldr	r3, [r3, #28]
 800bca8:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 800bcac:	431a      	orrs	r2, r3
 800bcae:	687b      	ldr	r3, [r7, #4]
 800bcb0:	6a1b      	ldr	r3, [r3, #32]
 800bcb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bcb6:	ea42 0103 	orr.w	r1, r2, r3
 800bcba:	687b      	ldr	r3, [r7, #4]
 800bcbc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800bcbe:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 800bcc2:	687b      	ldr	r3, [r7, #4]
 800bcc4:	681b      	ldr	r3, [r3, #0]
 800bcc6:	430a      	orrs	r2, r1
 800bcc8:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 800bcca:	687b      	ldr	r3, [r7, #4]
 800bccc:	699b      	ldr	r3, [r3, #24]
 800bcce:	0c1b      	lsrs	r3, r3, #16
 800bcd0:	f003 0204 	and.w	r2, r3, #4
 800bcd4:	687b      	ldr	r3, [r7, #4]
 800bcd6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bcd8:	f003 0310 	and.w	r3, r3, #16
 800bcdc:	431a      	orrs	r2, r3
 800bcde:	687b      	ldr	r3, [r7, #4]
 800bce0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800bce2:	f003 0308 	and.w	r3, r3, #8
 800bce6:	431a      	orrs	r2, r3
 800bce8:	687b      	ldr	r3, [r7, #4]
 800bcea:	68db      	ldr	r3, [r3, #12]
 800bcec:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 800bcf0:	ea42 0103 	orr.w	r1, r2, r3
 800bcf4:	68fb      	ldr	r3, [r7, #12]
 800bcf6:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800bcfa:	687b      	ldr	r3, [r7, #4]
 800bcfc:	681b      	ldr	r3, [r3, #0]
 800bcfe:	430a      	orrs	r2, r1
 800bd00:	605a      	str	r2, [r3, #4]
#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 800bd02:	687b      	ldr	r3, [r7, #4]
 800bd04:	2200      	movs	r2, #0
 800bd06:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800bd08:	687b      	ldr	r3, [r7, #4]
 800bd0a:	2201      	movs	r2, #1
 800bd0c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 800bd10:	2300      	movs	r3, #0
}
 800bd12:	4618      	mov	r0, r3
 800bd14:	3710      	adds	r7, #16
 800bd16:	46bd      	mov	sp, r7
 800bd18:	bd80      	pop	{r7, pc}

0800bd1a <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800bd1a:	b580      	push	{r7, lr}
 800bd1c:	b088      	sub	sp, #32
 800bd1e:	af00      	add	r7, sp, #0
 800bd20:	60f8      	str	r0, [r7, #12]
 800bd22:	60b9      	str	r1, [r7, #8]
 800bd24:	603b      	str	r3, [r7, #0]
 800bd26:	4613      	mov	r3, r2
 800bd28:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800bd2a:	f7f9 fc3f 	bl	80055ac <HAL_GetTick>
 800bd2e:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 800bd30:	88fb      	ldrh	r3, [r7, #6]
 800bd32:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 800bd34:	68fb      	ldr	r3, [r7, #12]
 800bd36:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800bd3a:	b2db      	uxtb	r3, r3
 800bd3c:	2b01      	cmp	r3, #1
 800bd3e:	d001      	beq.n	800bd44 <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 800bd40:	2302      	movs	r3, #2
 800bd42:	e15c      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
  }

  if ((pData == NULL) || (Size == 0U))
 800bd44:	68bb      	ldr	r3, [r7, #8]
 800bd46:	2b00      	cmp	r3, #0
 800bd48:	d002      	beq.n	800bd50 <HAL_SPI_Transmit+0x36>
 800bd4a:	88fb      	ldrh	r3, [r7, #6]
 800bd4c:	2b00      	cmp	r3, #0
 800bd4e:	d101      	bne.n	800bd54 <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 800bd50:	2301      	movs	r3, #1
 800bd52:	e154      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800bd54:	68fb      	ldr	r3, [r7, #12]
 800bd56:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800bd5a:	2b01      	cmp	r3, #1
 800bd5c:	d101      	bne.n	800bd62 <HAL_SPI_Transmit+0x48>
 800bd5e:	2302      	movs	r3, #2
 800bd60:	e14d      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
 800bd62:	68fb      	ldr	r3, [r7, #12]
 800bd64:	2201      	movs	r2, #1
 800bd66:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 800bd6a:	68fb      	ldr	r3, [r7, #12]
 800bd6c:	2203      	movs	r2, #3
 800bd6e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800bd72:	68fb      	ldr	r3, [r7, #12]
 800bd74:	2200      	movs	r2, #0
 800bd76:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 800bd78:	68fb      	ldr	r3, [r7, #12]
 800bd7a:	68ba      	ldr	r2, [r7, #8]
 800bd7c:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = Size;
 800bd7e:	68fb      	ldr	r3, [r7, #12]
 800bd80:	88fa      	ldrh	r2, [r7, #6]
 800bd82:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = Size;
 800bd84:	68fb      	ldr	r3, [r7, #12]
 800bd86:	88fa      	ldrh	r2, [r7, #6]
 800bd88:	87da      	strh	r2, [r3, #62]	@ 0x3e

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 800bd8a:	68fb      	ldr	r3, [r7, #12]
 800bd8c:	2200      	movs	r2, #0
 800bd8e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = 0U;
 800bd90:	68fb      	ldr	r3, [r7, #12]
 800bd92:	2200      	movs	r2, #0
 800bd94:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = 0U;
 800bd98:	68fb      	ldr	r3, [r7, #12]
 800bd9a:	2200      	movs	r2, #0
 800bd9c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->TxISR       = NULL;
 800bda0:	68fb      	ldr	r3, [r7, #12]
 800bda2:	2200      	movs	r2, #0
 800bda4:	651a      	str	r2, [r3, #80]	@ 0x50
  hspi->RxISR       = NULL;
 800bda6:	68fb      	ldr	r3, [r7, #12]
 800bda8:	2200      	movs	r2, #0
 800bdaa:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	689b      	ldr	r3, [r3, #8]
 800bdb0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bdb4:	d10f      	bne.n	800bdd6 <HAL_SPI_Transmit+0xbc>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800bdb6:	68fb      	ldr	r3, [r7, #12]
 800bdb8:	681b      	ldr	r3, [r3, #0]
 800bdba:	681a      	ldr	r2, [r3, #0]
 800bdbc:	68fb      	ldr	r3, [r7, #12]
 800bdbe:	681b      	ldr	r3, [r3, #0]
 800bdc0:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800bdc4:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 800bdc6:	68fb      	ldr	r3, [r7, #12]
 800bdc8:	681b      	ldr	r3, [r3, #0]
 800bdca:	681a      	ldr	r2, [r3, #0]
 800bdcc:	68fb      	ldr	r3, [r7, #12]
 800bdce:	681b      	ldr	r3, [r3, #0]
 800bdd0:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800bdd4:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800bdd6:	68fb      	ldr	r3, [r7, #12]
 800bdd8:	681b      	ldr	r3, [r3, #0]
 800bdda:	681b      	ldr	r3, [r3, #0]
 800bddc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bde0:	2b40      	cmp	r3, #64	@ 0x40
 800bde2:	d007      	beq.n	800bdf4 <HAL_SPI_Transmit+0xda>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800bde4:	68fb      	ldr	r3, [r7, #12]
 800bde6:	681b      	ldr	r3, [r3, #0]
 800bde8:	681a      	ldr	r2, [r3, #0]
 800bdea:	68fb      	ldr	r3, [r7, #12]
 800bdec:	681b      	ldr	r3, [r3, #0]
 800bdee:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800bdf2:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800bdf4:	68fb      	ldr	r3, [r7, #12]
 800bdf6:	68db      	ldr	r3, [r3, #12]
 800bdf8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800bdfc:	d952      	bls.n	800bea4 <HAL_SPI_Transmit+0x18a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bdfe:	68fb      	ldr	r3, [r7, #12]
 800be00:	685b      	ldr	r3, [r3, #4]
 800be02:	2b00      	cmp	r3, #0
 800be04:	d002      	beq.n	800be0c <HAL_SPI_Transmit+0xf2>
 800be06:	8b7b      	ldrh	r3, [r7, #26]
 800be08:	2b01      	cmp	r3, #1
 800be0a:	d145      	bne.n	800be98 <HAL_SPI_Transmit+0x17e>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800be0c:	68fb      	ldr	r3, [r7, #12]
 800be0e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be10:	881a      	ldrh	r2, [r3, #0]
 800be12:	68fb      	ldr	r3, [r7, #12]
 800be14:	681b      	ldr	r3, [r3, #0]
 800be16:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800be18:	68fb      	ldr	r3, [r7, #12]
 800be1a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be1c:	1c9a      	adds	r2, r3, #2
 800be1e:	68fb      	ldr	r3, [r7, #12]
 800be20:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800be22:	68fb      	ldr	r3, [r7, #12]
 800be24:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be26:	b29b      	uxth	r3, r3
 800be28:	3b01      	subs	r3, #1
 800be2a:	b29a      	uxth	r2, r3
 800be2c:	68fb      	ldr	r3, [r7, #12]
 800be2e:	87da      	strh	r2, [r3, #62]	@ 0x3e
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 800be30:	e032      	b.n	800be98 <HAL_SPI_Transmit+0x17e>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800be32:	68fb      	ldr	r3, [r7, #12]
 800be34:	681b      	ldr	r3, [r3, #0]
 800be36:	689b      	ldr	r3, [r3, #8]
 800be38:	f003 0302 	and.w	r3, r3, #2
 800be3c:	2b02      	cmp	r3, #2
 800be3e:	d112      	bne.n	800be66 <HAL_SPI_Transmit+0x14c>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800be40:	68fb      	ldr	r3, [r7, #12]
 800be42:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be44:	881a      	ldrh	r2, [r3, #0]
 800be46:	68fb      	ldr	r3, [r7, #12]
 800be48:	681b      	ldr	r3, [r3, #0]
 800be4a:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800be4c:	68fb      	ldr	r3, [r7, #12]
 800be4e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800be50:	1c9a      	adds	r2, r3, #2
 800be52:	68fb      	ldr	r3, [r7, #12]
 800be54:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800be56:	68fb      	ldr	r3, [r7, #12]
 800be58:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be5a:	b29b      	uxth	r3, r3
 800be5c:	3b01      	subs	r3, #1
 800be5e:	b29a      	uxth	r2, r3
 800be60:	68fb      	ldr	r3, [r7, #12]
 800be62:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800be64:	e018      	b.n	800be98 <HAL_SPI_Transmit+0x17e>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800be66:	f7f9 fba1 	bl	80055ac <HAL_GetTick>
 800be6a:	4602      	mov	r2, r0
 800be6c:	69fb      	ldr	r3, [r7, #28]
 800be6e:	1ad3      	subs	r3, r2, r3
 800be70:	683a      	ldr	r2, [r7, #0]
 800be72:	429a      	cmp	r2, r3
 800be74:	d803      	bhi.n	800be7e <HAL_SPI_Transmit+0x164>
 800be76:	683b      	ldr	r3, [r7, #0]
 800be78:	f1b3 3fff 	cmp.w	r3, #4294967295
 800be7c:	d102      	bne.n	800be84 <HAL_SPI_Transmit+0x16a>
 800be7e:	683b      	ldr	r3, [r7, #0]
 800be80:	2b00      	cmp	r3, #0
 800be82:	d109      	bne.n	800be98 <HAL_SPI_Transmit+0x17e>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800be84:	68fb      	ldr	r3, [r7, #12]
 800be86:	2201      	movs	r2, #1
 800be88:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800be8c:	68fb      	ldr	r3, [r7, #12]
 800be8e:	2200      	movs	r2, #0
 800be90:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800be94:	2303      	movs	r3, #3
 800be96:	e0b2      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800be98:	68fb      	ldr	r3, [r7, #12]
 800be9a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800be9c:	b29b      	uxth	r3, r3
 800be9e:	2b00      	cmp	r3, #0
 800bea0:	d1c7      	bne.n	800be32 <HAL_SPI_Transmit+0x118>
 800bea2:	e083      	b.n	800bfac <HAL_SPI_Transmit+0x292>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800bea4:	68fb      	ldr	r3, [r7, #12]
 800bea6:	685b      	ldr	r3, [r3, #4]
 800bea8:	2b00      	cmp	r3, #0
 800beaa:	d002      	beq.n	800beb2 <HAL_SPI_Transmit+0x198>
 800beac:	8b7b      	ldrh	r3, [r7, #26]
 800beae:	2b01      	cmp	r3, #1
 800beb0:	d177      	bne.n	800bfa2 <HAL_SPI_Transmit+0x288>
    {
      if (hspi->TxXferCount > 1U)
 800beb2:	68fb      	ldr	r3, [r7, #12]
 800beb4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800beb6:	b29b      	uxth	r3, r3
 800beb8:	2b01      	cmp	r3, #1
 800beba:	d912      	bls.n	800bee2 <HAL_SPI_Transmit+0x1c8>
      {
        /* write on the data register in packing mode */
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bebc:	68fb      	ldr	r3, [r7, #12]
 800bebe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bec0:	881a      	ldrh	r2, [r3, #0]
 800bec2:	68fb      	ldr	r3, [r7, #12]
 800bec4:	681b      	ldr	r3, [r3, #0]
 800bec6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800bec8:	68fb      	ldr	r3, [r7, #12]
 800beca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800becc:	1c9a      	adds	r2, r3, #2
 800bece:	68fb      	ldr	r3, [r7, #12]
 800bed0:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800bed2:	68fb      	ldr	r3, [r7, #12]
 800bed4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bed6:	b29b      	uxth	r3, r3
 800bed8:	3b02      	subs	r3, #2
 800beda:	b29a      	uxth	r2, r3
 800bedc:	68fb      	ldr	r3, [r7, #12]
 800bede:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bee0:	e05f      	b.n	800bfa2 <HAL_SPI_Transmit+0x288>
      }
      else
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bee2:	68fb      	ldr	r3, [r7, #12]
 800bee4:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bee6:	68fb      	ldr	r3, [r7, #12]
 800bee8:	681b      	ldr	r3, [r3, #0]
 800beea:	330c      	adds	r3, #12
 800beec:	7812      	ldrb	r2, [r2, #0]
 800beee:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr ++;
 800bef0:	68fb      	ldr	r3, [r7, #12]
 800bef2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bef4:	1c5a      	adds	r2, r3, #1
 800bef6:	68fb      	ldr	r3, [r7, #12]
 800bef8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800befa:	68fb      	ldr	r3, [r7, #12]
 800befc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800befe:	b29b      	uxth	r3, r3
 800bf00:	3b01      	subs	r3, #1
 800bf02:	b29a      	uxth	r2, r3
 800bf04:	68fb      	ldr	r3, [r7, #12]
 800bf06:	87da      	strh	r2, [r3, #62]	@ 0x3e
      }
    }
    while (hspi->TxXferCount > 0U)
 800bf08:	e04b      	b.n	800bfa2 <HAL_SPI_Transmit+0x288>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 800bf0a:	68fb      	ldr	r3, [r7, #12]
 800bf0c:	681b      	ldr	r3, [r3, #0]
 800bf0e:	689b      	ldr	r3, [r3, #8]
 800bf10:	f003 0302 	and.w	r3, r3, #2
 800bf14:	2b02      	cmp	r3, #2
 800bf16:	d12b      	bne.n	800bf70 <HAL_SPI_Transmit+0x256>
      {
        if (hspi->TxXferCount > 1U)
 800bf18:	68fb      	ldr	r3, [r7, #12]
 800bf1a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf1c:	b29b      	uxth	r3, r3
 800bf1e:	2b01      	cmp	r3, #1
 800bf20:	d912      	bls.n	800bf48 <HAL_SPI_Transmit+0x22e>
        {
          /* write on the data register in packing mode */
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800bf22:	68fb      	ldr	r3, [r7, #12]
 800bf24:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf26:	881a      	ldrh	r2, [r3, #0]
 800bf28:	68fb      	ldr	r3, [r7, #12]
 800bf2a:	681b      	ldr	r3, [r3, #0]
 800bf2c:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800bf2e:	68fb      	ldr	r3, [r7, #12]
 800bf30:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf32:	1c9a      	adds	r2, r3, #2
 800bf34:	68fb      	ldr	r3, [r7, #12]
 800bf36:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800bf38:	68fb      	ldr	r3, [r7, #12]
 800bf3a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf3c:	b29b      	uxth	r3, r3
 800bf3e:	3b02      	subs	r3, #2
 800bf40:	b29a      	uxth	r2, r3
 800bf42:	68fb      	ldr	r3, [r7, #12]
 800bf44:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf46:	e02c      	b.n	800bfa2 <HAL_SPI_Transmit+0x288>
        }
        else
        {
          *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800bf48:	68fb      	ldr	r3, [r7, #12]
 800bf4a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800bf4c:	68fb      	ldr	r3, [r7, #12]
 800bf4e:	681b      	ldr	r3, [r3, #0]
 800bf50:	330c      	adds	r3, #12
 800bf52:	7812      	ldrb	r2, [r2, #0]
 800bf54:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800bf56:	68fb      	ldr	r3, [r7, #12]
 800bf58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800bf5a:	1c5a      	adds	r2, r3, #1
 800bf5c:	68fb      	ldr	r3, [r7, #12]
 800bf5e:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800bf60:	68fb      	ldr	r3, [r7, #12]
 800bf62:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bf64:	b29b      	uxth	r3, r3
 800bf66:	3b01      	subs	r3, #1
 800bf68:	b29a      	uxth	r2, r3
 800bf6a:	68fb      	ldr	r3, [r7, #12]
 800bf6c:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800bf6e:	e018      	b.n	800bfa2 <HAL_SPI_Transmit+0x288>
        }
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800bf70:	f7f9 fb1c 	bl	80055ac <HAL_GetTick>
 800bf74:	4602      	mov	r2, r0
 800bf76:	69fb      	ldr	r3, [r7, #28]
 800bf78:	1ad3      	subs	r3, r2, r3
 800bf7a:	683a      	ldr	r2, [r7, #0]
 800bf7c:	429a      	cmp	r2, r3
 800bf7e:	d803      	bhi.n	800bf88 <HAL_SPI_Transmit+0x26e>
 800bf80:	683b      	ldr	r3, [r7, #0]
 800bf82:	f1b3 3fff 	cmp.w	r3, #4294967295
 800bf86:	d102      	bne.n	800bf8e <HAL_SPI_Transmit+0x274>
 800bf88:	683b      	ldr	r3, [r7, #0]
 800bf8a:	2b00      	cmp	r3, #0
 800bf8c:	d109      	bne.n	800bfa2 <HAL_SPI_Transmit+0x288>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800bf8e:	68fb      	ldr	r3, [r7, #12]
 800bf90:	2201      	movs	r2, #1
 800bf92:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800bf96:	68fb      	ldr	r3, [r7, #12]
 800bf98:	2200      	movs	r2, #0
 800bf9a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800bf9e:	2303      	movs	r3, #3
 800bfa0:	e02d      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
    while (hspi->TxXferCount > 0U)
 800bfa2:	68fb      	ldr	r3, [r7, #12]
 800bfa4:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800bfa6:	b29b      	uxth	r3, r3
 800bfa8:	2b00      	cmp	r3, #0
 800bfaa:	d1ae      	bne.n	800bf0a <HAL_SPI_Transmit+0x1f0>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800bfac:	69fa      	ldr	r2, [r7, #28]
 800bfae:	6839      	ldr	r1, [r7, #0]
 800bfb0:	68f8      	ldr	r0, [r7, #12]
 800bfb2:	f000 fcf5 	bl	800c9a0 <SPI_EndRxTxTransaction>
 800bfb6:	4603      	mov	r3, r0
 800bfb8:	2b00      	cmp	r3, #0
 800bfba:	d002      	beq.n	800bfc2 <HAL_SPI_Transmit+0x2a8>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800bfbc:	68fb      	ldr	r3, [r7, #12]
 800bfbe:	2220      	movs	r2, #32
 800bfc0:	661a      	str	r2, [r3, #96]	@ 0x60
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 800bfc2:	68fb      	ldr	r3, [r7, #12]
 800bfc4:	689b      	ldr	r3, [r3, #8]
 800bfc6:	2b00      	cmp	r3, #0
 800bfc8:	d10a      	bne.n	800bfe0 <HAL_SPI_Transmit+0x2c6>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 800bfca:	2300      	movs	r3, #0
 800bfcc:	617b      	str	r3, [r7, #20]
 800bfce:	68fb      	ldr	r3, [r7, #12]
 800bfd0:	681b      	ldr	r3, [r3, #0]
 800bfd2:	68db      	ldr	r3, [r3, #12]
 800bfd4:	617b      	str	r3, [r7, #20]
 800bfd6:	68fb      	ldr	r3, [r7, #12]
 800bfd8:	681b      	ldr	r3, [r3, #0]
 800bfda:	689b      	ldr	r3, [r3, #8]
 800bfdc:	617b      	str	r3, [r7, #20]
 800bfde:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 800bfe0:	68fb      	ldr	r3, [r7, #12]
 800bfe2:	2201      	movs	r2, #1
 800bfe4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 800bfe8:	68fb      	ldr	r3, [r7, #12]
 800bfea:	2200      	movs	r2, #0
 800bfec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800bff0:	68fb      	ldr	r3, [r7, #12]
 800bff2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800bff4:	2b00      	cmp	r3, #0
 800bff6:	d001      	beq.n	800bffc <HAL_SPI_Transmit+0x2e2>
  {
    return HAL_ERROR;
 800bff8:	2301      	movs	r3, #1
 800bffa:	e000      	b.n	800bffe <HAL_SPI_Transmit+0x2e4>
  }
  else
  {
    return HAL_OK;
 800bffc:	2300      	movs	r3, #0
  }
}
 800bffe:	4618      	mov	r0, r3
 800c000:	3720      	adds	r7, #32
 800c002:	46bd      	mov	sp, r7
 800c004:	bd80      	pop	{r7, pc}

0800c006 <HAL_SPI_Receive>:
  * @note   In master mode, if the direction is set to SPI_DIRECTION_2LINES
  *         the receive buffer is written to data register (DR) to generate
  *         clock pulses and receive data
  */
HAL_StatusTypeDef HAL_SPI_Receive(SPI_HandleTypeDef *hspi, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800c006:	b580      	push	{r7, lr}
 800c008:	b088      	sub	sp, #32
 800c00a:	af02      	add	r7, sp, #8
 800c00c:	60f8      	str	r0, [r7, #12]
 800c00e:	60b9      	str	r1, [r7, #8]
 800c010:	603b      	str	r3, [r7, #0]
 800c012:	4613      	mov	r3, r2
 800c014:	80fb      	strh	r3, [r7, #6]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */
  uint32_t tickstart;

  if (hspi->State != HAL_SPI_STATE_READY)
 800c016:	68fb      	ldr	r3, [r7, #12]
 800c018:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c01c:	b2db      	uxtb	r3, r3
 800c01e:	2b01      	cmp	r3, #1
 800c020:	d001      	beq.n	800c026 <HAL_SPI_Receive+0x20>
  {
    return HAL_BUSY;
 800c022:	2302      	movs	r3, #2
 800c024:	e123      	b.n	800c26e <HAL_SPI_Receive+0x268>
  }

  if ((pData == NULL) || (Size == 0U))
 800c026:	68bb      	ldr	r3, [r7, #8]
 800c028:	2b00      	cmp	r3, #0
 800c02a:	d002      	beq.n	800c032 <HAL_SPI_Receive+0x2c>
 800c02c:	88fb      	ldrh	r3, [r7, #6]
 800c02e:	2b00      	cmp	r3, #0
 800c030:	d101      	bne.n	800c036 <HAL_SPI_Receive+0x30>
  {
    return HAL_ERROR;
 800c032:	2301      	movs	r3, #1
 800c034:	e11b      	b.n	800c26e <HAL_SPI_Receive+0x268>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES))
 800c036:	68fb      	ldr	r3, [r7, #12]
 800c038:	685b      	ldr	r3, [r3, #4]
 800c03a:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c03e:	d112      	bne.n	800c066 <HAL_SPI_Receive+0x60>
 800c040:	68fb      	ldr	r3, [r7, #12]
 800c042:	689b      	ldr	r3, [r3, #8]
 800c044:	2b00      	cmp	r3, #0
 800c046:	d10e      	bne.n	800c066 <HAL_SPI_Receive+0x60>
  {
    hspi->State = HAL_SPI_STATE_BUSY_RX;
 800c048:	68fb      	ldr	r3, [r7, #12]
 800c04a:	2204      	movs	r2, #4
 800c04c:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
    /* Call transmit-receive function to send Dummy data on Tx line and generate clock on CLK line */
    return HAL_SPI_TransmitReceive(hspi, pData, pData, Size, Timeout);
 800c050:	88fa      	ldrh	r2, [r7, #6]
 800c052:	683b      	ldr	r3, [r7, #0]
 800c054:	9300      	str	r3, [sp, #0]
 800c056:	4613      	mov	r3, r2
 800c058:	68ba      	ldr	r2, [r7, #8]
 800c05a:	68b9      	ldr	r1, [r7, #8]
 800c05c:	68f8      	ldr	r0, [r7, #12]
 800c05e:	f000 f90a 	bl	800c276 <HAL_SPI_TransmitReceive>
 800c062:	4603      	mov	r3, r0
 800c064:	e103      	b.n	800c26e <HAL_SPI_Receive+0x268>
  }

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c066:	f7f9 faa1 	bl	80055ac <HAL_GetTick>
 800c06a:	6178      	str	r0, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c06c:	68fb      	ldr	r3, [r7, #12]
 800c06e:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c072:	2b01      	cmp	r3, #1
 800c074:	d101      	bne.n	800c07a <HAL_SPI_Receive+0x74>
 800c076:	2302      	movs	r3, #2
 800c078:	e0f9      	b.n	800c26e <HAL_SPI_Receive+0x268>
 800c07a:	68fb      	ldr	r3, [r7, #12]
 800c07c:	2201      	movs	r2, #1
 800c07e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_RX;
 800c082:	68fb      	ldr	r3, [r7, #12]
 800c084:	2204      	movs	r2, #4
 800c086:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c08a:	68fb      	ldr	r3, [r7, #12]
 800c08c:	2200      	movs	r2, #0
 800c08e:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pData;
 800c090:	68fb      	ldr	r3, [r7, #12]
 800c092:	68ba      	ldr	r2, [r7, #8]
 800c094:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferSize  = Size;
 800c096:	68fb      	ldr	r3, [r7, #12]
 800c098:	88fa      	ldrh	r2, [r7, #6]
 800c09a:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->RxXferCount = Size;
 800c09e:	68fb      	ldr	r3, [r7, #12]
 800c0a0:	88fa      	ldrh	r2, [r7, #6]
 800c0a2:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46

  /*Init field not used in handle to zero */
  hspi->pTxBuffPtr  = (uint8_t *)NULL;
 800c0a6:	68fb      	ldr	r3, [r7, #12]
 800c0a8:	2200      	movs	r2, #0
 800c0aa:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferSize  = 0U;
 800c0ac:	68fb      	ldr	r3, [r7, #12]
 800c0ae:	2200      	movs	r2, #0
 800c0b0:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->TxXferCount = 0U;
 800c0b2:	68fb      	ldr	r3, [r7, #12]
 800c0b4:	2200      	movs	r2, #0
 800c0b6:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxISR       = NULL;
 800c0b8:	68fb      	ldr	r3, [r7, #12]
 800c0ba:	2200      	movs	r2, #0
 800c0bc:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c0be:	68fb      	ldr	r3, [r7, #12]
 800c0c0:	2200      	movs	r2, #0
 800c0c2:	651a      	str	r2, [r3, #80]	@ 0x50
    hspi->RxXferCount--;
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c0c4:	68fb      	ldr	r3, [r7, #12]
 800c0c6:	68db      	ldr	r3, [r3, #12]
 800c0c8:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c0cc:	d908      	bls.n	800c0e0 <HAL_SPI_Receive+0xda>
  {
    /* Set RX Fifo threshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c0ce:	68fb      	ldr	r3, [r7, #12]
 800c0d0:	681b      	ldr	r3, [r3, #0]
 800c0d2:	685a      	ldr	r2, [r3, #4]
 800c0d4:	68fb      	ldr	r3, [r7, #12]
 800c0d6:	681b      	ldr	r3, [r3, #0]
 800c0d8:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c0dc:	605a      	str	r2, [r3, #4]
 800c0de:	e007      	b.n	800c0f0 <HAL_SPI_Receive+0xea>
  }
  else
  {
    /* Set RX Fifo threshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c0e0:	68fb      	ldr	r3, [r7, #12]
 800c0e2:	681b      	ldr	r3, [r3, #0]
 800c0e4:	685a      	ldr	r2, [r3, #4]
 800c0e6:	68fb      	ldr	r3, [r7, #12]
 800c0e8:	681b      	ldr	r3, [r3, #0]
 800c0ea:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c0ee:	605a      	str	r2, [r3, #4]
  }

  /* Configure communication direction: 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c0f0:	68fb      	ldr	r3, [r7, #12]
 800c0f2:	689b      	ldr	r3, [r3, #8]
 800c0f4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c0f8:	d10f      	bne.n	800c11a <HAL_SPI_Receive+0x114>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 800c0fa:	68fb      	ldr	r3, [r7, #12]
 800c0fc:	681b      	ldr	r3, [r3, #0]
 800c0fe:	681a      	ldr	r2, [r3, #0]
 800c100:	68fb      	ldr	r3, [r7, #12]
 800c102:	681b      	ldr	r3, [r3, #0]
 800c104:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c108:	601a      	str	r2, [r3, #0]
    SPI_1LINE_RX(hspi);
 800c10a:	68fb      	ldr	r3, [r7, #12]
 800c10c:	681b      	ldr	r3, [r3, #0]
 800c10e:	681a      	ldr	r2, [r3, #0]
 800c110:	68fb      	ldr	r3, [r7, #12]
 800c112:	681b      	ldr	r3, [r3, #0]
 800c114:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 800c118:	601a      	str	r2, [r3, #0]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c11a:	68fb      	ldr	r3, [r7, #12]
 800c11c:	681b      	ldr	r3, [r3, #0]
 800c11e:	681b      	ldr	r3, [r3, #0]
 800c120:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c124:	2b40      	cmp	r3, #64	@ 0x40
 800c126:	d007      	beq.n	800c138 <HAL_SPI_Receive+0x132>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c128:	68fb      	ldr	r3, [r7, #12]
 800c12a:	681b      	ldr	r3, [r3, #0]
 800c12c:	681a      	ldr	r2, [r3, #0]
 800c12e:	68fb      	ldr	r3, [r7, #12]
 800c130:	681b      	ldr	r3, [r3, #0]
 800c132:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c136:	601a      	str	r2, [r3, #0]
  }

  /* Receive data in 8 Bit mode */
  if (hspi->Init.DataSize <= SPI_DATASIZE_8BIT)
 800c138:	68fb      	ldr	r3, [r7, #12]
 800c13a:	68db      	ldr	r3, [r3, #12]
 800c13c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c140:	d875      	bhi.n	800c22e <HAL_SPI_Receive+0x228>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
 800c142:	e037      	b.n	800c1b4 <HAL_SPI_Receive+0x1ae>
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c144:	68fb      	ldr	r3, [r7, #12]
 800c146:	681b      	ldr	r3, [r3, #0]
 800c148:	689b      	ldr	r3, [r3, #8]
 800c14a:	f003 0301 	and.w	r3, r3, #1
 800c14e:	2b01      	cmp	r3, #1
 800c150:	d117      	bne.n	800c182 <HAL_SPI_Receive+0x17c>
      {
        /* read the received data */
        (* (uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c152:	68fb      	ldr	r3, [r7, #12]
 800c154:	681b      	ldr	r3, [r3, #0]
 800c156:	f103 020c 	add.w	r2, r3, #12
 800c15a:	68fb      	ldr	r3, [r7, #12]
 800c15c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c15e:	7812      	ldrb	r2, [r2, #0]
 800c160:	b2d2      	uxtb	r2, r2
 800c162:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint8_t);
 800c164:	68fb      	ldr	r3, [r7, #12]
 800c166:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c168:	1c5a      	adds	r2, r3, #1
 800c16a:	68fb      	ldr	r3, [r7, #12]
 800c16c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c16e:	68fb      	ldr	r3, [r7, #12]
 800c170:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c174:	b29b      	uxth	r3, r3
 800c176:	3b01      	subs	r3, #1
 800c178:	b29a      	uxth	r2, r3
 800c17a:	68fb      	ldr	r3, [r7, #12]
 800c17c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c180:	e018      	b.n	800c1b4 <HAL_SPI_Receive+0x1ae>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c182:	f7f9 fa13 	bl	80055ac <HAL_GetTick>
 800c186:	4602      	mov	r2, r0
 800c188:	697b      	ldr	r3, [r7, #20]
 800c18a:	1ad3      	subs	r3, r2, r3
 800c18c:	683a      	ldr	r2, [r7, #0]
 800c18e:	429a      	cmp	r2, r3
 800c190:	d803      	bhi.n	800c19a <HAL_SPI_Receive+0x194>
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c198:	d102      	bne.n	800c1a0 <HAL_SPI_Receive+0x19a>
 800c19a:	683b      	ldr	r3, [r7, #0]
 800c19c:	2b00      	cmp	r3, #0
 800c19e:	d109      	bne.n	800c1b4 <HAL_SPI_Receive+0x1ae>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c1a0:	68fb      	ldr	r3, [r7, #12]
 800c1a2:	2201      	movs	r2, #1
 800c1a4:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c1a8:	68fb      	ldr	r3, [r7, #12]
 800c1aa:	2200      	movs	r2, #0
 800c1ac:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c1b0:	2303      	movs	r3, #3
 800c1b2:	e05c      	b.n	800c26e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c1b4:	68fb      	ldr	r3, [r7, #12]
 800c1b6:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1ba:	b29b      	uxth	r3, r3
 800c1bc:	2b00      	cmp	r3, #0
 800c1be:	d1c1      	bne.n	800c144 <HAL_SPI_Receive+0x13e>
 800c1c0:	e03b      	b.n	800c23a <HAL_SPI_Receive+0x234>
  {
    /* Transfer loop */
    while (hspi->RxXferCount > 0U)
    {
      /* Check the RXNE flag */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE))
 800c1c2:	68fb      	ldr	r3, [r7, #12]
 800c1c4:	681b      	ldr	r3, [r3, #0]
 800c1c6:	689b      	ldr	r3, [r3, #8]
 800c1c8:	f003 0301 	and.w	r3, r3, #1
 800c1cc:	2b01      	cmp	r3, #1
 800c1ce:	d115      	bne.n	800c1fc <HAL_SPI_Receive+0x1f6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c1d0:	68fb      	ldr	r3, [r7, #12]
 800c1d2:	681b      	ldr	r3, [r3, #0]
 800c1d4:	68da      	ldr	r2, [r3, #12]
 800c1d6:	68fb      	ldr	r3, [r7, #12]
 800c1d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1da:	b292      	uxth	r2, r2
 800c1dc:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c1de:	68fb      	ldr	r3, [r7, #12]
 800c1e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c1e2:	1c9a      	adds	r2, r3, #2
 800c1e4:	68fb      	ldr	r3, [r7, #12]
 800c1e6:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c1e8:	68fb      	ldr	r3, [r7, #12]
 800c1ea:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c1ee:	b29b      	uxth	r3, r3
 800c1f0:	3b01      	subs	r3, #1
 800c1f2:	b29a      	uxth	r2, r3
 800c1f4:	68fb      	ldr	r3, [r7, #12]
 800c1f6:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
 800c1fa:	e018      	b.n	800c22e <HAL_SPI_Receive+0x228>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 800c1fc:	f7f9 f9d6 	bl	80055ac <HAL_GetTick>
 800c200:	4602      	mov	r2, r0
 800c202:	697b      	ldr	r3, [r7, #20]
 800c204:	1ad3      	subs	r3, r2, r3
 800c206:	683a      	ldr	r2, [r7, #0]
 800c208:	429a      	cmp	r2, r3
 800c20a:	d803      	bhi.n	800c214 <HAL_SPI_Receive+0x20e>
 800c20c:	683b      	ldr	r3, [r7, #0]
 800c20e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c212:	d102      	bne.n	800c21a <HAL_SPI_Receive+0x214>
 800c214:	683b      	ldr	r3, [r7, #0]
 800c216:	2b00      	cmp	r3, #0
 800c218:	d109      	bne.n	800c22e <HAL_SPI_Receive+0x228>
        {
          hspi->State = HAL_SPI_STATE_READY;
 800c21a:	68fb      	ldr	r3, [r7, #12]
 800c21c:	2201      	movs	r2, #1
 800c21e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
          __HAL_UNLOCK(hspi);
 800c222:	68fb      	ldr	r3, [r7, #12]
 800c224:	2200      	movs	r2, #0
 800c226:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
          return HAL_TIMEOUT;
 800c22a:	2303      	movs	r3, #3
 800c22c:	e01f      	b.n	800c26e <HAL_SPI_Receive+0x268>
    while (hspi->RxXferCount > 0U)
 800c22e:	68fb      	ldr	r3, [r7, #12]
 800c230:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c234:	b29b      	uxth	r3, r3
 800c236:	2b00      	cmp	r3, #0
 800c238:	d1c3      	bne.n	800c1c2 <HAL_SPI_Receive+0x1bc>
    }
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c23a:	697a      	ldr	r2, [r7, #20]
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	68f8      	ldr	r0, [r7, #12]
 800c240:	f000 fb56 	bl	800c8f0 <SPI_EndRxTransaction>
 800c244:	4603      	mov	r3, r0
 800c246:	2b00      	cmp	r3, #0
 800c248:	d002      	beq.n	800c250 <HAL_SPI_Receive+0x24a>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c24a:	68fb      	ldr	r3, [r7, #12]
 800c24c:	2220      	movs	r2, #32
 800c24e:	661a      	str	r2, [r3, #96]	@ 0x60
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_CRC);
    __HAL_SPI_CLEAR_CRCERRFLAG(hspi);
  }
#endif /* USE_SPI_CRC */

  hspi->State = HAL_SPI_STATE_READY;
 800c250:	68fb      	ldr	r3, [r7, #12]
 800c252:	2201      	movs	r2, #1
 800c254:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c258:	68fb      	ldr	r3, [r7, #12]
 800c25a:	2200      	movs	r2, #0
 800c25c:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c260:	68fb      	ldr	r3, [r7, #12]
 800c262:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c264:	2b00      	cmp	r3, #0
 800c266:	d001      	beq.n	800c26c <HAL_SPI_Receive+0x266>
  {
    return HAL_ERROR;
 800c268:	2301      	movs	r3, #1
 800c26a:	e000      	b.n	800c26e <HAL_SPI_Receive+0x268>
  }
  else
  {
    return HAL_OK;
 800c26c:	2300      	movs	r3, #0
  }
}
 800c26e:	4618      	mov	r0, r3
 800c270:	3718      	adds	r7, #24
 800c272:	46bd      	mov	sp, r7
 800c274:	bd80      	pop	{r7, pc}

0800c276 <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800c276:	b580      	push	{r7, lr}
 800c278:	b08a      	sub	sp, #40	@ 0x28
 800c27a:	af00      	add	r7, sp, #0
 800c27c:	60f8      	str	r0, [r7, #12]
 800c27e:	60b9      	str	r1, [r7, #8]
 800c280:	607a      	str	r2, [r7, #4]
 800c282:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800c284:	2301      	movs	r3, #1
 800c286:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 800c288:	f7f9 f990 	bl	80055ac <HAL_GetTick>
 800c28c:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 800c28e:	68fb      	ldr	r3, [r7, #12]
 800c290:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c294:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800c296:	68fb      	ldr	r3, [r7, #12]
 800c298:	685b      	ldr	r3, [r3, #4]
 800c29a:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 800c29c:	887b      	ldrh	r3, [r7, #2]
 800c29e:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 800c2a0:	887b      	ldrh	r3, [r7, #2]
 800c2a2:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800c2a4:	7ffb      	ldrb	r3, [r7, #31]
 800c2a6:	2b01      	cmp	r3, #1
 800c2a8:	d00c      	beq.n	800c2c4 <HAL_SPI_TransmitReceive+0x4e>
 800c2aa:	69bb      	ldr	r3, [r7, #24]
 800c2ac:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c2b0:	d106      	bne.n	800c2c0 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800c2b2:	68fb      	ldr	r3, [r7, #12]
 800c2b4:	689b      	ldr	r3, [r3, #8]
 800c2b6:	2b00      	cmp	r3, #0
 800c2b8:	d102      	bne.n	800c2c0 <HAL_SPI_TransmitReceive+0x4a>
 800c2ba:	7ffb      	ldrb	r3, [r7, #31]
 800c2bc:	2b04      	cmp	r3, #4
 800c2be:	d001      	beq.n	800c2c4 <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 800c2c0:	2302      	movs	r3, #2
 800c2c2:	e1f3      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800c2c4:	68bb      	ldr	r3, [r7, #8]
 800c2c6:	2b00      	cmp	r3, #0
 800c2c8:	d005      	beq.n	800c2d6 <HAL_SPI_TransmitReceive+0x60>
 800c2ca:	687b      	ldr	r3, [r7, #4]
 800c2cc:	2b00      	cmp	r3, #0
 800c2ce:	d002      	beq.n	800c2d6 <HAL_SPI_TransmitReceive+0x60>
 800c2d0:	887b      	ldrh	r3, [r7, #2]
 800c2d2:	2b00      	cmp	r3, #0
 800c2d4:	d101      	bne.n	800c2da <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800c2d6:	2301      	movs	r3, #1
 800c2d8:	e1e8      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 800c2da:	68fb      	ldr	r3, [r7, #12]
 800c2dc:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 800c2e0:	2b01      	cmp	r3, #1
 800c2e2:	d101      	bne.n	800c2e8 <HAL_SPI_TransmitReceive+0x72>
 800c2e4:	2302      	movs	r3, #2
 800c2e6:	e1e1      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
 800c2e8:	68fb      	ldr	r3, [r7, #12]
 800c2ea:	2201      	movs	r2, #1
 800c2ec:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 800c2f0:	68fb      	ldr	r3, [r7, #12]
 800c2f2:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800c2f6:	b2db      	uxtb	r3, r3
 800c2f8:	2b04      	cmp	r3, #4
 800c2fa:	d003      	beq.n	800c304 <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 800c2fc:	68fb      	ldr	r3, [r7, #12]
 800c2fe:	2205      	movs	r2, #5
 800c300:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 800c304:	68fb      	ldr	r3, [r7, #12]
 800c306:	2200      	movs	r2, #0
 800c308:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 800c30a:	68fb      	ldr	r3, [r7, #12]
 800c30c:	687a      	ldr	r2, [r7, #4]
 800c30e:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 800c310:	68fb      	ldr	r3, [r7, #12]
 800c312:	887a      	ldrh	r2, [r7, #2]
 800c314:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 800c318:	68fb      	ldr	r3, [r7, #12]
 800c31a:	887a      	ldrh	r2, [r7, #2]
 800c31c:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 800c320:	68fb      	ldr	r3, [r7, #12]
 800c322:	68ba      	ldr	r2, [r7, #8]
 800c324:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 800c326:	68fb      	ldr	r3, [r7, #12]
 800c328:	887a      	ldrh	r2, [r7, #2]
 800c32a:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 800c32c:	68fb      	ldr	r3, [r7, #12]
 800c32e:	887a      	ldrh	r2, [r7, #2]
 800c330:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 800c332:	68fb      	ldr	r3, [r7, #12]
 800c334:	2200      	movs	r2, #0
 800c336:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 800c338:	68fb      	ldr	r3, [r7, #12]
 800c33a:	2200      	movs	r2, #0
 800c33c:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 800c33e:	68fb      	ldr	r3, [r7, #12]
 800c340:	68db      	ldr	r3, [r3, #12]
 800c342:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c346:	d802      	bhi.n	800c34e <HAL_SPI_TransmitReceive+0xd8>
 800c348:	8abb      	ldrh	r3, [r7, #20]
 800c34a:	2b01      	cmp	r3, #1
 800c34c:	d908      	bls.n	800c360 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c34e:	68fb      	ldr	r3, [r7, #12]
 800c350:	681b      	ldr	r3, [r3, #0]
 800c352:	685a      	ldr	r2, [r3, #4]
 800c354:	68fb      	ldr	r3, [r7, #12]
 800c356:	681b      	ldr	r3, [r3, #0]
 800c358:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800c35c:	605a      	str	r2, [r3, #4]
 800c35e:	e007      	b.n	800c370 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c360:	68fb      	ldr	r3, [r7, #12]
 800c362:	681b      	ldr	r3, [r3, #0]
 800c364:	685a      	ldr	r2, [r3, #4]
 800c366:	68fb      	ldr	r3, [r7, #12]
 800c368:	681b      	ldr	r3, [r3, #0]
 800c36a:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c36e:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 800c370:	68fb      	ldr	r3, [r7, #12]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	681b      	ldr	r3, [r3, #0]
 800c376:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c37a:	2b40      	cmp	r3, #64	@ 0x40
 800c37c:	d007      	beq.n	800c38e <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 800c37e:	68fb      	ldr	r3, [r7, #12]
 800c380:	681b      	ldr	r3, [r3, #0]
 800c382:	681a      	ldr	r2, [r3, #0]
 800c384:	68fb      	ldr	r3, [r7, #12]
 800c386:	681b      	ldr	r3, [r3, #0]
 800c388:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800c38c:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 800c38e:	68fb      	ldr	r3, [r7, #12]
 800c390:	68db      	ldr	r3, [r3, #12]
 800c392:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800c396:	f240 8083 	bls.w	800c4a0 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c39a:	68fb      	ldr	r3, [r7, #12]
 800c39c:	685b      	ldr	r3, [r3, #4]
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d002      	beq.n	800c3a8 <HAL_SPI_TransmitReceive+0x132>
 800c3a2:	8afb      	ldrh	r3, [r7, #22]
 800c3a4:	2b01      	cmp	r3, #1
 800c3a6:	d16f      	bne.n	800c488 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c3a8:	68fb      	ldr	r3, [r7, #12]
 800c3aa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3ac:	881a      	ldrh	r2, [r3, #0]
 800c3ae:	68fb      	ldr	r3, [r7, #12]
 800c3b0:	681b      	ldr	r3, [r3, #0]
 800c3b2:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3b4:	68fb      	ldr	r3, [r7, #12]
 800c3b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3b8:	1c9a      	adds	r2, r3, #2
 800c3ba:	68fb      	ldr	r3, [r7, #12]
 800c3bc:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 800c3be:	68fb      	ldr	r3, [r7, #12]
 800c3c0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3c2:	b29b      	uxth	r3, r3
 800c3c4:	3b01      	subs	r3, #1
 800c3c6:	b29a      	uxth	r2, r3
 800c3c8:	68fb      	ldr	r3, [r7, #12]
 800c3ca:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c3cc:	e05c      	b.n	800c488 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c3ce:	68fb      	ldr	r3, [r7, #12]
 800c3d0:	681b      	ldr	r3, [r3, #0]
 800c3d2:	689b      	ldr	r3, [r3, #8]
 800c3d4:	f003 0302 	and.w	r3, r3, #2
 800c3d8:	2b02      	cmp	r3, #2
 800c3da:	d11b      	bne.n	800c414 <HAL_SPI_TransmitReceive+0x19e>
 800c3dc:	68fb      	ldr	r3, [r7, #12]
 800c3de:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c3e0:	b29b      	uxth	r3, r3
 800c3e2:	2b00      	cmp	r3, #0
 800c3e4:	d016      	beq.n	800c414 <HAL_SPI_TransmitReceive+0x19e>
 800c3e6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c3e8:	2b01      	cmp	r3, #1
 800c3ea:	d113      	bne.n	800c414 <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c3ec:	68fb      	ldr	r3, [r7, #12]
 800c3ee:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3f0:	881a      	ldrh	r2, [r3, #0]
 800c3f2:	68fb      	ldr	r3, [r7, #12]
 800c3f4:	681b      	ldr	r3, [r3, #0]
 800c3f6:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c3f8:	68fb      	ldr	r3, [r7, #12]
 800c3fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c3fc:	1c9a      	adds	r2, r3, #2
 800c3fe:	68fb      	ldr	r3, [r7, #12]
 800c400:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c402:	68fb      	ldr	r3, [r7, #12]
 800c404:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c406:	b29b      	uxth	r3, r3
 800c408:	3b01      	subs	r3, #1
 800c40a:	b29a      	uxth	r2, r3
 800c40c:	68fb      	ldr	r3, [r7, #12]
 800c40e:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c410:	2300      	movs	r3, #0
 800c412:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c414:	68fb      	ldr	r3, [r7, #12]
 800c416:	681b      	ldr	r3, [r3, #0]
 800c418:	689b      	ldr	r3, [r3, #8]
 800c41a:	f003 0301 	and.w	r3, r3, #1
 800c41e:	2b01      	cmp	r3, #1
 800c420:	d11c      	bne.n	800c45c <HAL_SPI_TransmitReceive+0x1e6>
 800c422:	68fb      	ldr	r3, [r7, #12]
 800c424:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c428:	b29b      	uxth	r3, r3
 800c42a:	2b00      	cmp	r3, #0
 800c42c:	d016      	beq.n	800c45c <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c42e:	68fb      	ldr	r3, [r7, #12]
 800c430:	681b      	ldr	r3, [r3, #0]
 800c432:	68da      	ldr	r2, [r3, #12]
 800c434:	68fb      	ldr	r3, [r7, #12]
 800c436:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c438:	b292      	uxth	r2, r2
 800c43a:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 800c43c:	68fb      	ldr	r3, [r7, #12]
 800c43e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c440:	1c9a      	adds	r2, r3, #2
 800c442:	68fb      	ldr	r3, [r7, #12]
 800c444:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800c446:	68fb      	ldr	r3, [r7, #12]
 800c448:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c44c:	b29b      	uxth	r3, r3
 800c44e:	3b01      	subs	r3, #1
 800c450:	b29a      	uxth	r2, r3
 800c452:	68fb      	ldr	r3, [r7, #12]
 800c454:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c458:	2301      	movs	r3, #1
 800c45a:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 800c45c:	f7f9 f8a6 	bl	80055ac <HAL_GetTick>
 800c460:	4602      	mov	r2, r0
 800c462:	6a3b      	ldr	r3, [r7, #32]
 800c464:	1ad3      	subs	r3, r2, r3
 800c466:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c468:	429a      	cmp	r2, r3
 800c46a:	d80d      	bhi.n	800c488 <HAL_SPI_TransmitReceive+0x212>
 800c46c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c46e:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c472:	d009      	beq.n	800c488 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	2201      	movs	r2, #1
 800c478:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c47c:	68fb      	ldr	r3, [r7, #12]
 800c47e:	2200      	movs	r2, #0
 800c480:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c484:	2303      	movs	r3, #3
 800c486:	e111      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c488:	68fb      	ldr	r3, [r7, #12]
 800c48a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c48c:	b29b      	uxth	r3, r3
 800c48e:	2b00      	cmp	r3, #0
 800c490:	d19d      	bne.n	800c3ce <HAL_SPI_TransmitReceive+0x158>
 800c492:	68fb      	ldr	r3, [r7, #12]
 800c494:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c498:	b29b      	uxth	r3, r3
 800c49a:	2b00      	cmp	r3, #0
 800c49c:	d197      	bne.n	800c3ce <HAL_SPI_TransmitReceive+0x158>
 800c49e:	e0e5      	b.n	800c66c <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 800c4a0:	68fb      	ldr	r3, [r7, #12]
 800c4a2:	685b      	ldr	r3, [r3, #4]
 800c4a4:	2b00      	cmp	r3, #0
 800c4a6:	d003      	beq.n	800c4b0 <HAL_SPI_TransmitReceive+0x23a>
 800c4a8:	8afb      	ldrh	r3, [r7, #22]
 800c4aa:	2b01      	cmp	r3, #1
 800c4ac:	f040 80d1 	bne.w	800c652 <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 800c4b0:	68fb      	ldr	r3, [r7, #12]
 800c4b2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4b4:	b29b      	uxth	r3, r3
 800c4b6:	2b01      	cmp	r3, #1
 800c4b8:	d912      	bls.n	800c4e0 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c4ba:	68fb      	ldr	r3, [r7, #12]
 800c4bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4be:	881a      	ldrh	r2, [r3, #0]
 800c4c0:	68fb      	ldr	r3, [r7, #12]
 800c4c2:	681b      	ldr	r3, [r3, #0]
 800c4c4:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800c4c6:	68fb      	ldr	r3, [r7, #12]
 800c4c8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4ca:	1c9a      	adds	r2, r3, #2
 800c4cc:	68fb      	ldr	r3, [r7, #12]
 800c4ce:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 800c4d0:	68fb      	ldr	r3, [r7, #12]
 800c4d2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4d4:	b29b      	uxth	r3, r3
 800c4d6:	3b02      	subs	r3, #2
 800c4d8:	b29a      	uxth	r2, r3
 800c4da:	68fb      	ldr	r3, [r7, #12]
 800c4dc:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c4de:	e0b8      	b.n	800c652 <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c4e0:	68fb      	ldr	r3, [r7, #12]
 800c4e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c4e4:	68fb      	ldr	r3, [r7, #12]
 800c4e6:	681b      	ldr	r3, [r3, #0]
 800c4e8:	330c      	adds	r3, #12
 800c4ea:	7812      	ldrb	r2, [r2, #0]
 800c4ec:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 800c4ee:	68fb      	ldr	r3, [r7, #12]
 800c4f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c4f2:	1c5a      	adds	r2, r3, #1
 800c4f4:	68fb      	ldr	r3, [r7, #12]
 800c4f6:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 800c4f8:	68fb      	ldr	r3, [r7, #12]
 800c4fa:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c4fc:	b29b      	uxth	r3, r3
 800c4fe:	3b01      	subs	r3, #1
 800c500:	b29a      	uxth	r2, r3
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c506:	e0a4      	b.n	800c652 <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	681b      	ldr	r3, [r3, #0]
 800c50c:	689b      	ldr	r3, [r3, #8]
 800c50e:	f003 0302 	and.w	r3, r3, #2
 800c512:	2b02      	cmp	r3, #2
 800c514:	d134      	bne.n	800c580 <HAL_SPI_TransmitReceive+0x30a>
 800c516:	68fb      	ldr	r3, [r7, #12]
 800c518:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c51a:	b29b      	uxth	r3, r3
 800c51c:	2b00      	cmp	r3, #0
 800c51e:	d02f      	beq.n	800c580 <HAL_SPI_TransmitReceive+0x30a>
 800c520:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c522:	2b01      	cmp	r3, #1
 800c524:	d12c      	bne.n	800c580 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 800c526:	68fb      	ldr	r3, [r7, #12]
 800c528:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c52a:	b29b      	uxth	r3, r3
 800c52c:	2b01      	cmp	r3, #1
 800c52e:	d912      	bls.n	800c556 <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c534:	881a      	ldrh	r2, [r3, #0]
 800c536:	68fb      	ldr	r3, [r7, #12]
 800c538:	681b      	ldr	r3, [r3, #0]
 800c53a:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c540:	1c9a      	adds	r2, r3, #2
 800c542:	68fb      	ldr	r3, [r7, #12]
 800c544:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c54a:	b29b      	uxth	r3, r3
 800c54c:	3b02      	subs	r3, #2
 800c54e:	b29a      	uxth	r2, r3
 800c550:	68fb      	ldr	r3, [r7, #12]
 800c552:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800c554:	e012      	b.n	800c57c <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c55a:	68fb      	ldr	r3, [r7, #12]
 800c55c:	681b      	ldr	r3, [r3, #0]
 800c55e:	330c      	adds	r3, #12
 800c560:	7812      	ldrb	r2, [r2, #0]
 800c562:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800c564:	68fb      	ldr	r3, [r7, #12]
 800c566:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800c568:	1c5a      	adds	r2, r3, #1
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 800c56e:	68fb      	ldr	r3, [r7, #12]
 800c570:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c572:	b29b      	uxth	r3, r3
 800c574:	3b01      	subs	r3, #1
 800c576:	b29a      	uxth	r2, r3
 800c578:	68fb      	ldr	r3, [r7, #12]
 800c57a:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800c57c:	2300      	movs	r3, #0
 800c57e:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800c580:	68fb      	ldr	r3, [r7, #12]
 800c582:	681b      	ldr	r3, [r3, #0]
 800c584:	689b      	ldr	r3, [r3, #8]
 800c586:	f003 0301 	and.w	r3, r3, #1
 800c58a:	2b01      	cmp	r3, #1
 800c58c:	d148      	bne.n	800c620 <HAL_SPI_TransmitReceive+0x3aa>
 800c58e:	68fb      	ldr	r3, [r7, #12]
 800c590:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c594:	b29b      	uxth	r3, r3
 800c596:	2b00      	cmp	r3, #0
 800c598:	d042      	beq.n	800c620 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 800c59a:	68fb      	ldr	r3, [r7, #12]
 800c59c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5a0:	b29b      	uxth	r3, r3
 800c5a2:	2b01      	cmp	r3, #1
 800c5a4:	d923      	bls.n	800c5ee <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800c5a6:	68fb      	ldr	r3, [r7, #12]
 800c5a8:	681b      	ldr	r3, [r3, #0]
 800c5aa:	68da      	ldr	r2, [r3, #12]
 800c5ac:	68fb      	ldr	r3, [r7, #12]
 800c5ae:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b0:	b292      	uxth	r2, r2
 800c5b2:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800c5b4:	68fb      	ldr	r3, [r7, #12]
 800c5b6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5b8:	1c9a      	adds	r2, r3, #2
 800c5ba:	68fb      	ldr	r3, [r7, #12]
 800c5bc:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 800c5be:	68fb      	ldr	r3, [r7, #12]
 800c5c0:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5c4:	b29b      	uxth	r3, r3
 800c5c6:	3b02      	subs	r3, #2
 800c5c8:	b29a      	uxth	r2, r3
 800c5ca:	68fb      	ldr	r3, [r7, #12]
 800c5cc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 800c5d0:	68fb      	ldr	r3, [r7, #12]
 800c5d2:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c5d6:	b29b      	uxth	r3, r3
 800c5d8:	2b01      	cmp	r3, #1
 800c5da:	d81f      	bhi.n	800c61c <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 800c5dc:	68fb      	ldr	r3, [r7, #12]
 800c5de:	681b      	ldr	r3, [r3, #0]
 800c5e0:	685a      	ldr	r2, [r3, #4]
 800c5e2:	68fb      	ldr	r3, [r7, #12]
 800c5e4:	681b      	ldr	r3, [r3, #0]
 800c5e6:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 800c5ea:	605a      	str	r2, [r3, #4]
 800c5ec:	e016      	b.n	800c61c <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 800c5ee:	68fb      	ldr	r3, [r7, #12]
 800c5f0:	681b      	ldr	r3, [r3, #0]
 800c5f2:	f103 020c 	add.w	r2, r3, #12
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c5fa:	7812      	ldrb	r2, [r2, #0]
 800c5fc:	b2d2      	uxtb	r2, r2
 800c5fe:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800c604:	1c5a      	adds	r2, r3, #1
 800c606:	68fb      	ldr	r3, [r7, #12]
 800c608:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 800c60a:	68fb      	ldr	r3, [r7, #12]
 800c60c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c610:	b29b      	uxth	r3, r3
 800c612:	3b01      	subs	r3, #1
 800c614:	b29a      	uxth	r2, r3
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 800c61c:	2301      	movs	r3, #1
 800c61e:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 800c620:	f7f8 ffc4 	bl	80055ac <HAL_GetTick>
 800c624:	4602      	mov	r2, r0
 800c626:	6a3b      	ldr	r3, [r7, #32]
 800c628:	1ad3      	subs	r3, r2, r3
 800c62a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c62c:	429a      	cmp	r2, r3
 800c62e:	d803      	bhi.n	800c638 <HAL_SPI_TransmitReceive+0x3c2>
 800c630:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c632:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c636:	d102      	bne.n	800c63e <HAL_SPI_TransmitReceive+0x3c8>
 800c638:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c63a:	2b00      	cmp	r3, #0
 800c63c:	d109      	bne.n	800c652 <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800c63e:	68fb      	ldr	r3, [r7, #12]
 800c640:	2201      	movs	r2, #1
 800c642:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800c646:	68fb      	ldr	r3, [r7, #12]
 800c648:	2200      	movs	r2, #0
 800c64a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800c64e:	2303      	movs	r3, #3
 800c650:	e02c      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800c652:	68fb      	ldr	r3, [r7, #12]
 800c654:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800c656:	b29b      	uxth	r3, r3
 800c658:	2b00      	cmp	r3, #0
 800c65a:	f47f af55 	bne.w	800c508 <HAL_SPI_TransmitReceive+0x292>
 800c65e:	68fb      	ldr	r3, [r7, #12]
 800c660:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800c664:	b29b      	uxth	r3, r3
 800c666:	2b00      	cmp	r3, #0
 800c668:	f47f af4e 	bne.w	800c508 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 800c66c:	6a3a      	ldr	r2, [r7, #32]
 800c66e:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c670:	68f8      	ldr	r0, [r7, #12]
 800c672:	f000 f995 	bl	800c9a0 <SPI_EndRxTxTransaction>
 800c676:	4603      	mov	r3, r0
 800c678:	2b00      	cmp	r3, #0
 800c67a:	d008      	beq.n	800c68e <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 800c67c:	68fb      	ldr	r3, [r7, #12]
 800c67e:	2220      	movs	r2, #32
 800c680:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800c682:	68fb      	ldr	r3, [r7, #12]
 800c684:	2200      	movs	r2, #0
 800c686:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 800c68a:	2301      	movs	r3, #1
 800c68c:	e00e      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 800c68e:	68fb      	ldr	r3, [r7, #12]
 800c690:	2201      	movs	r2, #1
 800c692:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800c696:	68fb      	ldr	r3, [r7, #12]
 800c698:	2200      	movs	r2, #0
 800c69a:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 800c69e:	68fb      	ldr	r3, [r7, #12]
 800c6a0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c6a2:	2b00      	cmp	r3, #0
 800c6a4:	d001      	beq.n	800c6aa <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800c6a6:	2301      	movs	r3, #1
 800c6a8:	e000      	b.n	800c6ac <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 800c6aa:	2300      	movs	r3, #0
  }
}
 800c6ac:	4618      	mov	r0, r3
 800c6ae:	3728      	adds	r7, #40	@ 0x28
 800c6b0:	46bd      	mov	sp, r7
 800c6b2:	bd80      	pop	{r7, pc}

0800c6b4 <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c6b4:	b580      	push	{r7, lr}
 800c6b6:	b088      	sub	sp, #32
 800c6b8:	af00      	add	r7, sp, #0
 800c6ba:	60f8      	str	r0, [r7, #12]
 800c6bc:	60b9      	str	r1, [r7, #8]
 800c6be:	603b      	str	r3, [r7, #0]
 800c6c0:	4613      	mov	r3, r2
 800c6c2:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800c6c4:	f7f8 ff72 	bl	80055ac <HAL_GetTick>
 800c6c8:	4602      	mov	r2, r0
 800c6ca:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6cc:	1a9b      	subs	r3, r3, r2
 800c6ce:	683a      	ldr	r2, [r7, #0]
 800c6d0:	4413      	add	r3, r2
 800c6d2:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800c6d4:	f7f8 ff6a 	bl	80055ac <HAL_GetTick>
 800c6d8:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 800c6da:	4b39      	ldr	r3, [pc, #228]	@ (800c7c0 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 800c6dc:	681b      	ldr	r3, [r3, #0]
 800c6de:	015b      	lsls	r3, r3, #5
 800c6e0:	0d1b      	lsrs	r3, r3, #20
 800c6e2:	69fa      	ldr	r2, [r7, #28]
 800c6e4:	fb02 f303 	mul.w	r3, r2, r3
 800c6e8:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c6ea:	e055      	b.n	800c798 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 800c6ec:	683b      	ldr	r3, [r7, #0]
 800c6ee:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c6f2:	d051      	beq.n	800c798 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c6f4:	f7f8 ff5a 	bl	80055ac <HAL_GetTick>
 800c6f8:	4602      	mov	r2, r0
 800c6fa:	69bb      	ldr	r3, [r7, #24]
 800c6fc:	1ad3      	subs	r3, r2, r3
 800c6fe:	69fa      	ldr	r2, [r7, #28]
 800c700:	429a      	cmp	r2, r3
 800c702:	d902      	bls.n	800c70a <SPI_WaitFlagStateUntilTimeout+0x56>
 800c704:	69fb      	ldr	r3, [r7, #28]
 800c706:	2b00      	cmp	r3, #0
 800c708:	d13d      	bne.n	800c786 <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c70a:	68fb      	ldr	r3, [r7, #12]
 800c70c:	681b      	ldr	r3, [r3, #0]
 800c70e:	685a      	ldr	r2, [r3, #4]
 800c710:	68fb      	ldr	r3, [r7, #12]
 800c712:	681b      	ldr	r3, [r3, #0]
 800c714:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c718:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c71a:	68fb      	ldr	r3, [r7, #12]
 800c71c:	685b      	ldr	r3, [r3, #4]
 800c71e:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c722:	d111      	bne.n	800c748 <SPI_WaitFlagStateUntilTimeout+0x94>
 800c724:	68fb      	ldr	r3, [r7, #12]
 800c726:	689b      	ldr	r3, [r3, #8]
 800c728:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c72c:	d004      	beq.n	800c738 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c72e:	68fb      	ldr	r3, [r7, #12]
 800c730:	689b      	ldr	r3, [r3, #8]
 800c732:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c736:	d107      	bne.n	800c748 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c738:	68fb      	ldr	r3, [r7, #12]
 800c73a:	681b      	ldr	r3, [r3, #0]
 800c73c:	681a      	ldr	r2, [r3, #0]
 800c73e:	68fb      	ldr	r3, [r7, #12]
 800c740:	681b      	ldr	r3, [r3, #0]
 800c742:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c746:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c748:	68fb      	ldr	r3, [r7, #12]
 800c74a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c74c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c750:	d10f      	bne.n	800c772 <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800c752:	68fb      	ldr	r3, [r7, #12]
 800c754:	681b      	ldr	r3, [r3, #0]
 800c756:	681a      	ldr	r2, [r3, #0]
 800c758:	68fb      	ldr	r3, [r7, #12]
 800c75a:	681b      	ldr	r3, [r3, #0]
 800c75c:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c760:	601a      	str	r2, [r3, #0]
 800c762:	68fb      	ldr	r3, [r7, #12]
 800c764:	681b      	ldr	r3, [r3, #0]
 800c766:	681a      	ldr	r2, [r3, #0]
 800c768:	68fb      	ldr	r3, [r7, #12]
 800c76a:	681b      	ldr	r3, [r3, #0]
 800c76c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c770:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c772:	68fb      	ldr	r3, [r7, #12]
 800c774:	2201      	movs	r2, #1
 800c776:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c77a:	68fb      	ldr	r3, [r7, #12]
 800c77c:	2200      	movs	r2, #0
 800c77e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c782:	2303      	movs	r3, #3
 800c784:	e018      	b.n	800c7b8 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c786:	697b      	ldr	r3, [r7, #20]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d102      	bne.n	800c792 <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 800c78c:	2300      	movs	r3, #0
 800c78e:	61fb      	str	r3, [r7, #28]
 800c790:	e002      	b.n	800c798 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800c792:	697b      	ldr	r3, [r7, #20]
 800c794:	3b01      	subs	r3, #1
 800c796:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800c798:	68fb      	ldr	r3, [r7, #12]
 800c79a:	681b      	ldr	r3, [r3, #0]
 800c79c:	689a      	ldr	r2, [r3, #8]
 800c79e:	68bb      	ldr	r3, [r7, #8]
 800c7a0:	4013      	ands	r3, r2
 800c7a2:	68ba      	ldr	r2, [r7, #8]
 800c7a4:	429a      	cmp	r2, r3
 800c7a6:	bf0c      	ite	eq
 800c7a8:	2301      	moveq	r3, #1
 800c7aa:	2300      	movne	r3, #0
 800c7ac:	b2db      	uxtb	r3, r3
 800c7ae:	461a      	mov	r2, r3
 800c7b0:	79fb      	ldrb	r3, [r7, #7]
 800c7b2:	429a      	cmp	r2, r3
 800c7b4:	d19a      	bne.n	800c6ec <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800c7b6:	2300      	movs	r3, #0
}
 800c7b8:	4618      	mov	r0, r3
 800c7ba:	3720      	adds	r7, #32
 800c7bc:	46bd      	mov	sp, r7
 800c7be:	bd80      	pop	{r7, pc}
 800c7c0:	20000034 	.word	0x20000034

0800c7c4 <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800c7c4:	b580      	push	{r7, lr}
 800c7c6:	b08a      	sub	sp, #40	@ 0x28
 800c7c8:	af00      	add	r7, sp, #0
 800c7ca:	60f8      	str	r0, [r7, #12]
 800c7cc:	60b9      	str	r1, [r7, #8]
 800c7ce:	607a      	str	r2, [r7, #4]
 800c7d0:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800c7d2:	2300      	movs	r3, #0
 800c7d4:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800c7d6:	f7f8 fee9 	bl	80055ac <HAL_GetTick>
 800c7da:	4602      	mov	r2, r0
 800c7dc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c7de:	1a9b      	subs	r3, r3, r2
 800c7e0:	683a      	ldr	r2, [r7, #0]
 800c7e2:	4413      	add	r3, r2
 800c7e4:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 800c7e6:	f7f8 fee1 	bl	80055ac <HAL_GetTick>
 800c7ea:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 800c7ec:	68fb      	ldr	r3, [r7, #12]
 800c7ee:	681b      	ldr	r3, [r3, #0]
 800c7f0:	330c      	adds	r3, #12
 800c7f2:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 800c7f4:	4b3d      	ldr	r3, [pc, #244]	@ (800c8ec <SPI_WaitFifoStateUntilTimeout+0x128>)
 800c7f6:	681a      	ldr	r2, [r3, #0]
 800c7f8:	4613      	mov	r3, r2
 800c7fa:	009b      	lsls	r3, r3, #2
 800c7fc:	4413      	add	r3, r2
 800c7fe:	00da      	lsls	r2, r3, #3
 800c800:	1ad3      	subs	r3, r2, r3
 800c802:	0d1b      	lsrs	r3, r3, #20
 800c804:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c806:	fb02 f303 	mul.w	r3, r2, r3
 800c80a:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 800c80c:	e061      	b.n	800c8d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 800c80e:	68bb      	ldr	r3, [r7, #8]
 800c810:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 800c814:	d107      	bne.n	800c826 <SPI_WaitFifoStateUntilTimeout+0x62>
 800c816:	687b      	ldr	r3, [r7, #4]
 800c818:	2b00      	cmp	r3, #0
 800c81a:	d104      	bne.n	800c826 <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 800c81c:	69fb      	ldr	r3, [r7, #28]
 800c81e:	781b      	ldrb	r3, [r3, #0]
 800c820:	b2db      	uxtb	r3, r3
 800c822:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 800c824:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 800c826:	683b      	ldr	r3, [r7, #0]
 800c828:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c82c:	d051      	beq.n	800c8d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 800c82e:	f7f8 febd 	bl	80055ac <HAL_GetTick>
 800c832:	4602      	mov	r2, r0
 800c834:	6a3b      	ldr	r3, [r7, #32]
 800c836:	1ad3      	subs	r3, r2, r3
 800c838:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800c83a:	429a      	cmp	r2, r3
 800c83c:	d902      	bls.n	800c844 <SPI_WaitFifoStateUntilTimeout+0x80>
 800c83e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c840:	2b00      	cmp	r3, #0
 800c842:	d13d      	bne.n	800c8c0 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800c844:	68fb      	ldr	r3, [r7, #12]
 800c846:	681b      	ldr	r3, [r3, #0]
 800c848:	685a      	ldr	r2, [r3, #4]
 800c84a:	68fb      	ldr	r3, [r7, #12]
 800c84c:	681b      	ldr	r3, [r3, #0]
 800c84e:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800c852:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c854:	68fb      	ldr	r3, [r7, #12]
 800c856:	685b      	ldr	r3, [r3, #4]
 800c858:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c85c:	d111      	bne.n	800c882 <SPI_WaitFifoStateUntilTimeout+0xbe>
 800c85e:	68fb      	ldr	r3, [r7, #12]
 800c860:	689b      	ldr	r3, [r3, #8]
 800c862:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c866:	d004      	beq.n	800c872 <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c868:	68fb      	ldr	r3, [r7, #12]
 800c86a:	689b      	ldr	r3, [r3, #8]
 800c86c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c870:	d107      	bne.n	800c882 <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800c872:	68fb      	ldr	r3, [r7, #12]
 800c874:	681b      	ldr	r3, [r3, #0]
 800c876:	681a      	ldr	r2, [r3, #0]
 800c878:	68fb      	ldr	r3, [r7, #12]
 800c87a:	681b      	ldr	r3, [r3, #0]
 800c87c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c880:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800c882:	68fb      	ldr	r3, [r7, #12]
 800c884:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c886:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800c88a:	d10f      	bne.n	800c8ac <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 800c88c:	68fb      	ldr	r3, [r7, #12]
 800c88e:	681b      	ldr	r3, [r3, #0]
 800c890:	681a      	ldr	r2, [r3, #0]
 800c892:	68fb      	ldr	r3, [r7, #12]
 800c894:	681b      	ldr	r3, [r3, #0]
 800c896:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 800c89a:	601a      	str	r2, [r3, #0]
 800c89c:	68fb      	ldr	r3, [r7, #12]
 800c89e:	681b      	ldr	r3, [r3, #0]
 800c8a0:	681a      	ldr	r2, [r3, #0]
 800c8a2:	68fb      	ldr	r3, [r7, #12]
 800c8a4:	681b      	ldr	r3, [r3, #0]
 800c8a6:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 800c8aa:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800c8ac:	68fb      	ldr	r3, [r7, #12]
 800c8ae:	2201      	movs	r2, #1
 800c8b0:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800c8b4:	68fb      	ldr	r3, [r7, #12]
 800c8b6:	2200      	movs	r2, #0
 800c8b8:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800c8bc:	2303      	movs	r3, #3
 800c8be:	e011      	b.n	800c8e4 <SPI_WaitFifoStateUntilTimeout+0x120>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800c8c0:	69bb      	ldr	r3, [r7, #24]
 800c8c2:	2b00      	cmp	r3, #0
 800c8c4:	d102      	bne.n	800c8cc <SPI_WaitFifoStateUntilTimeout+0x108>
      {
        tmp_timeout = 0U;
 800c8c6:	2300      	movs	r3, #0
 800c8c8:	627b      	str	r3, [r7, #36]	@ 0x24
 800c8ca:	e002      	b.n	800c8d2 <SPI_WaitFifoStateUntilTimeout+0x10e>
      }
      else
      {
        count--;
 800c8cc:	69bb      	ldr	r3, [r7, #24]
 800c8ce:	3b01      	subs	r3, #1
 800c8d0:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 800c8d2:	68fb      	ldr	r3, [r7, #12]
 800c8d4:	681b      	ldr	r3, [r3, #0]
 800c8d6:	689a      	ldr	r2, [r3, #8]
 800c8d8:	68bb      	ldr	r3, [r7, #8]
 800c8da:	4013      	ands	r3, r2
 800c8dc:	687a      	ldr	r2, [r7, #4]
 800c8de:	429a      	cmp	r2, r3
 800c8e0:	d195      	bne.n	800c80e <SPI_WaitFifoStateUntilTimeout+0x4a>
      }
    }
  }

  return HAL_OK;
 800c8e2:	2300      	movs	r3, #0
}
 800c8e4:	4618      	mov	r0, r3
 800c8e6:	3728      	adds	r7, #40	@ 0x28
 800c8e8:	46bd      	mov	sp, r7
 800c8ea:	bd80      	pop	{r7, pc}
 800c8ec:	20000034 	.word	0x20000034

0800c8f0 <SPI_EndRxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTransaction(SPI_HandleTypeDef *hspi,  uint32_t Timeout, uint32_t Tickstart)
{
 800c8f0:	b580      	push	{r7, lr}
 800c8f2:	b086      	sub	sp, #24
 800c8f4:	af02      	add	r7, sp, #8
 800c8f6:	60f8      	str	r0, [r7, #12]
 800c8f8:	60b9      	str	r1, [r7, #8]
 800c8fa:	607a      	str	r2, [r7, #4]
  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c8fc:	68fb      	ldr	r3, [r7, #12]
 800c8fe:	685b      	ldr	r3, [r3, #4]
 800c900:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c904:	d111      	bne.n	800c92a <SPI_EndRxTransaction+0x3a>
 800c906:	68fb      	ldr	r3, [r7, #12]
 800c908:	689b      	ldr	r3, [r3, #8]
 800c90a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c90e:	d004      	beq.n	800c91a <SPI_EndRxTransaction+0x2a>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c910:	68fb      	ldr	r3, [r7, #12]
 800c912:	689b      	ldr	r3, [r3, #8]
 800c914:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c918:	d107      	bne.n	800c92a <SPI_EndRxTransaction+0x3a>
  {
    /* Disable SPI peripheral */
    __HAL_SPI_DISABLE(hspi);
 800c91a:	68fb      	ldr	r3, [r7, #12]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	681a      	ldr	r2, [r3, #0]
 800c920:	68fb      	ldr	r3, [r7, #12]
 800c922:	681b      	ldr	r3, [r3, #0]
 800c924:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800c928:	601a      	str	r2, [r3, #0]
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c92a:	687b      	ldr	r3, [r7, #4]
 800c92c:	9300      	str	r3, [sp, #0]
 800c92e:	68bb      	ldr	r3, [r7, #8]
 800c930:	2200      	movs	r2, #0
 800c932:	2180      	movs	r1, #128	@ 0x80
 800c934:	68f8      	ldr	r0, [r7, #12]
 800c936:	f7ff febd 	bl	800c6b4 <SPI_WaitFlagStateUntilTimeout>
 800c93a:	4603      	mov	r3, r0
 800c93c:	2b00      	cmp	r3, #0
 800c93e:	d007      	beq.n	800c950 <SPI_EndRxTransaction+0x60>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c940:	68fb      	ldr	r3, [r7, #12]
 800c942:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c944:	f043 0220 	orr.w	r2, r3, #32
 800c948:	68fb      	ldr	r3, [r7, #12]
 800c94a:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c94c:	2303      	movs	r3, #3
 800c94e:	e023      	b.n	800c998 <SPI_EndRxTransaction+0xa8>
  }

  if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800c950:	68fb      	ldr	r3, [r7, #12]
 800c952:	685b      	ldr	r3, [r3, #4]
 800c954:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800c958:	d11d      	bne.n	800c996 <SPI_EndRxTransaction+0xa6>
 800c95a:	68fb      	ldr	r3, [r7, #12]
 800c95c:	689b      	ldr	r3, [r3, #8]
 800c95e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800c962:	d004      	beq.n	800c96e <SPI_EndRxTransaction+0x7e>
                                               || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 800c964:	68fb      	ldr	r3, [r7, #12]
 800c966:	689b      	ldr	r3, [r3, #8]
 800c968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800c96c:	d113      	bne.n	800c996 <SPI_EndRxTransaction+0xa6>
  {
    /* Empty the FRLVL fifo */
    if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c96e:	687b      	ldr	r3, [r7, #4]
 800c970:	9300      	str	r3, [sp, #0]
 800c972:	68bb      	ldr	r3, [r7, #8]
 800c974:	2200      	movs	r2, #0
 800c976:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800c97a:	68f8      	ldr	r0, [r7, #12]
 800c97c:	f7ff ff22 	bl	800c7c4 <SPI_WaitFifoStateUntilTimeout>
 800c980:	4603      	mov	r3, r0
 800c982:	2b00      	cmp	r3, #0
 800c984:	d007      	beq.n	800c996 <SPI_EndRxTransaction+0xa6>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c986:	68fb      	ldr	r3, [r7, #12]
 800c988:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c98a:	f043 0220 	orr.w	r2, r3, #32
 800c98e:	68fb      	ldr	r3, [r7, #12]
 800c990:	661a      	str	r2, [r3, #96]	@ 0x60
      return HAL_TIMEOUT;
 800c992:	2303      	movs	r3, #3
 800c994:	e000      	b.n	800c998 <SPI_EndRxTransaction+0xa8>
    }
  }
  return HAL_OK;
 800c996:	2300      	movs	r3, #0
}
 800c998:	4618      	mov	r0, r3
 800c99a:	3710      	adds	r7, #16
 800c99c:	46bd      	mov	sp, r7
 800c99e:	bd80      	pop	{r7, pc}

0800c9a0 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800c9a0:	b580      	push	{r7, lr}
 800c9a2:	b086      	sub	sp, #24
 800c9a4:	af02      	add	r7, sp, #8
 800c9a6:	60f8      	str	r0, [r7, #12]
 800c9a8:	60b9      	str	r1, [r7, #8]
 800c9aa:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	9300      	str	r3, [sp, #0]
 800c9b0:	68bb      	ldr	r3, [r7, #8]
 800c9b2:	2200      	movs	r2, #0
 800c9b4:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 800c9b8:	68f8      	ldr	r0, [r7, #12]
 800c9ba:	f7ff ff03 	bl	800c7c4 <SPI_WaitFifoStateUntilTimeout>
 800c9be:	4603      	mov	r3, r0
 800c9c0:	2b00      	cmp	r3, #0
 800c9c2:	d007      	beq.n	800c9d4 <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9c4:	68fb      	ldr	r3, [r7, #12]
 800c9c6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9c8:	f043 0220 	orr.w	r2, r3, #32
 800c9cc:	68fb      	ldr	r3, [r7, #12]
 800c9ce:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c9d0:	2303      	movs	r3, #3
 800c9d2:	e027      	b.n	800ca24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 800c9d4:	687b      	ldr	r3, [r7, #4]
 800c9d6:	9300      	str	r3, [sp, #0]
 800c9d8:	68bb      	ldr	r3, [r7, #8]
 800c9da:	2200      	movs	r2, #0
 800c9dc:	2180      	movs	r1, #128	@ 0x80
 800c9de:	68f8      	ldr	r0, [r7, #12]
 800c9e0:	f7ff fe68 	bl	800c6b4 <SPI_WaitFlagStateUntilTimeout>
 800c9e4:	4603      	mov	r3, r0
 800c9e6:	2b00      	cmp	r3, #0
 800c9e8:	d007      	beq.n	800c9fa <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800c9ea:	68fb      	ldr	r3, [r7, #12]
 800c9ec:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800c9ee:	f043 0220 	orr.w	r2, r3, #32
 800c9f2:	68fb      	ldr	r3, [r7, #12]
 800c9f4:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800c9f6:	2303      	movs	r3, #3
 800c9f8:	e014      	b.n	800ca24 <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	9300      	str	r3, [sp, #0]
 800c9fe:	68bb      	ldr	r3, [r7, #8]
 800ca00:	2200      	movs	r2, #0
 800ca02:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800ca06:	68f8      	ldr	r0, [r7, #12]
 800ca08:	f7ff fedc 	bl	800c7c4 <SPI_WaitFifoStateUntilTimeout>
 800ca0c:	4603      	mov	r3, r0
 800ca0e:	2b00      	cmp	r3, #0
 800ca10:	d007      	beq.n	800ca22 <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800ca12:	68fb      	ldr	r3, [r7, #12]
 800ca14:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800ca16:	f043 0220 	orr.w	r2, r3, #32
 800ca1a:	68fb      	ldr	r3, [r7, #12]
 800ca1c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800ca1e:	2303      	movs	r3, #3
 800ca20:	e000      	b.n	800ca24 <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800ca22:	2300      	movs	r3, #0
}
 800ca24:	4618      	mov	r0, r3
 800ca26:	3710      	adds	r7, #16
 800ca28:	46bd      	mov	sp, r7
 800ca2a:	bd80      	pop	{r7, pc}

0800ca2c <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 800ca2c:	b580      	push	{r7, lr}
 800ca2e:	b082      	sub	sp, #8
 800ca30:	af00      	add	r7, sp, #0
 800ca32:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800ca34:	687b      	ldr	r3, [r7, #4]
 800ca36:	2b00      	cmp	r3, #0
 800ca38:	d101      	bne.n	800ca3e <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 800ca3a:	2301      	movs	r3, #1
 800ca3c:	e049      	b.n	800cad2 <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800ca3e:	687b      	ldr	r3, [r7, #4]
 800ca40:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800ca44:	b2db      	uxtb	r3, r3
 800ca46:	2b00      	cmp	r3, #0
 800ca48:	d106      	bne.n	800ca58 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2200      	movs	r2, #0
 800ca4e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800ca52:	6878      	ldr	r0, [r7, #4]
 800ca54:	f7f8 fa8c 	bl	8004f70 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800ca58:	687b      	ldr	r3, [r7, #4]
 800ca5a:	2202      	movs	r2, #2
 800ca5c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	681a      	ldr	r2, [r3, #0]
 800ca64:	687b      	ldr	r3, [r7, #4]
 800ca66:	3304      	adds	r3, #4
 800ca68:	4619      	mov	r1, r3
 800ca6a:	4610      	mov	r0, r2
 800ca6c:	f000 faea 	bl	800d044 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800ca70:	687b      	ldr	r3, [r7, #4]
 800ca72:	2201      	movs	r2, #1
 800ca74:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800ca78:	687b      	ldr	r3, [r7, #4]
 800ca7a:	2201      	movs	r2, #1
 800ca7c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	2201      	movs	r2, #1
 800ca84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 800ca88:	687b      	ldr	r3, [r7, #4]
 800ca8a:	2201      	movs	r2, #1
 800ca8c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800ca90:	687b      	ldr	r3, [r7, #4]
 800ca92:	2201      	movs	r2, #1
 800ca94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 800ca98:	687b      	ldr	r3, [r7, #4]
 800ca9a:	2201      	movs	r2, #1
 800ca9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	2201      	movs	r2, #1
 800caa4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	2201      	movs	r2, #1
 800caac:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800cab0:	687b      	ldr	r3, [r7, #4]
 800cab2:	2201      	movs	r2, #1
 800cab4:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 800cab8:	687b      	ldr	r3, [r7, #4]
 800caba:	2201      	movs	r2, #1
 800cabc:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800cac0:	687b      	ldr	r3, [r7, #4]
 800cac2:	2201      	movs	r2, #1
 800cac4:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800cac8:	687b      	ldr	r3, [r7, #4]
 800caca:	2201      	movs	r2, #1
 800cacc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800cad0:	2300      	movs	r3, #0
}
 800cad2:	4618      	mov	r0, r3
 800cad4:	3708      	adds	r7, #8
 800cad6:	46bd      	mov	sp, r7
 800cad8:	bd80      	pop	{r7, pc}
	...

0800cadc <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 800cadc:	b480      	push	{r7}
 800cade:	b085      	sub	sp, #20
 800cae0:	af00      	add	r7, sp, #0
 800cae2:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cae4:	687b      	ldr	r3, [r7, #4]
 800cae6:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800caea:	b2db      	uxtb	r3, r3
 800caec:	2b01      	cmp	r3, #1
 800caee:	d001      	beq.n	800caf4 <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 800caf0:	2301      	movs	r3, #1
 800caf2:	e02e      	b.n	800cb52 <HAL_TIM_Base_Start+0x76>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800caf4:	687b      	ldr	r3, [r7, #4]
 800caf6:	2202      	movs	r2, #2
 800caf8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cafc:	687b      	ldr	r3, [r7, #4]
 800cafe:	681b      	ldr	r3, [r3, #0]
 800cb00:	4a17      	ldr	r2, [pc, #92]	@ (800cb60 <HAL_TIM_Base_Start+0x84>)
 800cb02:	4293      	cmp	r3, r2
 800cb04:	d004      	beq.n	800cb10 <HAL_TIM_Base_Start+0x34>
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	681b      	ldr	r3, [r3, #0]
 800cb0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cb0e:	d115      	bne.n	800cb3c <HAL_TIM_Base_Start+0x60>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cb10:	687b      	ldr	r3, [r7, #4]
 800cb12:	681b      	ldr	r3, [r3, #0]
 800cb14:	689a      	ldr	r2, [r3, #8]
 800cb16:	4b13      	ldr	r3, [pc, #76]	@ (800cb64 <HAL_TIM_Base_Start+0x88>)
 800cb18:	4013      	ands	r3, r2
 800cb1a:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb1c:	68fb      	ldr	r3, [r7, #12]
 800cb1e:	2b06      	cmp	r3, #6
 800cb20:	d015      	beq.n	800cb4e <HAL_TIM_Base_Start+0x72>
 800cb22:	68fb      	ldr	r3, [r7, #12]
 800cb24:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cb28:	d011      	beq.n	800cb4e <HAL_TIM_Base_Start+0x72>
    {
      __HAL_TIM_ENABLE(htim);
 800cb2a:	687b      	ldr	r3, [r7, #4]
 800cb2c:	681b      	ldr	r3, [r3, #0]
 800cb2e:	681a      	ldr	r2, [r3, #0]
 800cb30:	687b      	ldr	r3, [r7, #4]
 800cb32:	681b      	ldr	r3, [r3, #0]
 800cb34:	f042 0201 	orr.w	r2, r2, #1
 800cb38:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb3a:	e008      	b.n	800cb4e <HAL_TIM_Base_Start+0x72>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cb3c:	687b      	ldr	r3, [r7, #4]
 800cb3e:	681b      	ldr	r3, [r3, #0]
 800cb40:	681a      	ldr	r2, [r3, #0]
 800cb42:	687b      	ldr	r3, [r7, #4]
 800cb44:	681b      	ldr	r3, [r3, #0]
 800cb46:	f042 0201 	orr.w	r2, r2, #1
 800cb4a:	601a      	str	r2, [r3, #0]
 800cb4c:	e000      	b.n	800cb50 <HAL_TIM_Base_Start+0x74>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cb4e:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cb50:	2300      	movs	r3, #0
}
 800cb52:	4618      	mov	r0, r3
 800cb54:	3714      	adds	r7, #20
 800cb56:	46bd      	mov	sp, r7
 800cb58:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cb5c:	4770      	bx	lr
 800cb5e:	bf00      	nop
 800cb60:	40012c00 	.word	0x40012c00
 800cb64:	00010007 	.word	0x00010007

0800cb68 <HAL_TIM_Base_Stop>:
  * @brief  Stops the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Stop(TIM_HandleTypeDef *htim)
{
 800cb68:	b480      	push	{r7}
 800cb6a:	b083      	sub	sp, #12
 800cb6c:	af00      	add	r7, sp, #0
 800cb6e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 800cb70:	687b      	ldr	r3, [r7, #4]
 800cb72:	681b      	ldr	r3, [r3, #0]
 800cb74:	6a1b      	ldr	r3, [r3, #32]
 800cb76:	f003 3311 	and.w	r3, r3, #286331153	@ 0x11111111
 800cb7a:	f023 5388 	bic.w	r3, r3, #285212672	@ 0x11000000
 800cb7e:	2b00      	cmp	r3, #0
 800cb80:	d10f      	bne.n	800cba2 <HAL_TIM_Base_Stop+0x3a>
 800cb82:	687b      	ldr	r3, [r7, #4]
 800cb84:	681b      	ldr	r3, [r3, #0]
 800cb86:	6a1a      	ldr	r2, [r3, #32]
 800cb88:	f240 4344 	movw	r3, #1092	@ 0x444
 800cb8c:	4013      	ands	r3, r2
 800cb8e:	2b00      	cmp	r3, #0
 800cb90:	d107      	bne.n	800cba2 <HAL_TIM_Base_Stop+0x3a>
 800cb92:	687b      	ldr	r3, [r7, #4]
 800cb94:	681b      	ldr	r3, [r3, #0]
 800cb96:	681a      	ldr	r2, [r3, #0]
 800cb98:	687b      	ldr	r3, [r7, #4]
 800cb9a:	681b      	ldr	r3, [r3, #0]
 800cb9c:	f022 0201 	bic.w	r2, r2, #1
 800cba0:	601a      	str	r2, [r3, #0]

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_READY;
 800cba2:	687b      	ldr	r3, [r7, #4]
 800cba4:	2201      	movs	r2, #1
 800cba6:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Return function status */
  return HAL_OK;
 800cbaa:	2300      	movs	r3, #0
}
 800cbac:	4618      	mov	r0, r3
 800cbae:	370c      	adds	r7, #12
 800cbb0:	46bd      	mov	sp, r7
 800cbb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cbb6:	4770      	bx	lr

0800cbb8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 800cbb8:	b480      	push	{r7}
 800cbba:	b085      	sub	sp, #20
 800cbbc:	af00      	add	r7, sp, #0
 800cbbe:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800cbc0:	687b      	ldr	r3, [r7, #4]
 800cbc2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800cbc6:	b2db      	uxtb	r3, r3
 800cbc8:	2b01      	cmp	r3, #1
 800cbca:	d001      	beq.n	800cbd0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 800cbcc:	2301      	movs	r3, #1
 800cbce:	e036      	b.n	800cc3e <HAL_TIM_Base_Start_IT+0x86>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800cbd0:	687b      	ldr	r3, [r7, #4]
 800cbd2:	2202      	movs	r2, #2
 800cbd4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	68da      	ldr	r2, [r3, #12]
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	681b      	ldr	r3, [r3, #0]
 800cbe2:	f042 0201 	orr.w	r2, r2, #1
 800cbe6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800cbe8:	687b      	ldr	r3, [r7, #4]
 800cbea:	681b      	ldr	r3, [r3, #0]
 800cbec:	4a17      	ldr	r2, [pc, #92]	@ (800cc4c <HAL_TIM_Base_Start_IT+0x94>)
 800cbee:	4293      	cmp	r3, r2
 800cbf0:	d004      	beq.n	800cbfc <HAL_TIM_Base_Start_IT+0x44>
 800cbf2:	687b      	ldr	r3, [r7, #4]
 800cbf4:	681b      	ldr	r3, [r3, #0]
 800cbf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cbfa:	d115      	bne.n	800cc28 <HAL_TIM_Base_Start_IT+0x70>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 800cbfc:	687b      	ldr	r3, [r7, #4]
 800cbfe:	681b      	ldr	r3, [r3, #0]
 800cc00:	689a      	ldr	r2, [r3, #8]
 800cc02:	4b13      	ldr	r3, [pc, #76]	@ (800cc50 <HAL_TIM_Base_Start_IT+0x98>)
 800cc04:	4013      	ands	r3, r2
 800cc06:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc08:	68fb      	ldr	r3, [r7, #12]
 800cc0a:	2b06      	cmp	r3, #6
 800cc0c:	d015      	beq.n	800cc3a <HAL_TIM_Base_Start_IT+0x82>
 800cc0e:	68fb      	ldr	r3, [r7, #12]
 800cc10:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800cc14:	d011      	beq.n	800cc3a <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	681a      	ldr	r2, [r3, #0]
 800cc1c:	687b      	ldr	r3, [r7, #4]
 800cc1e:	681b      	ldr	r3, [r3, #0]
 800cc20:	f042 0201 	orr.w	r2, r2, #1
 800cc24:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc26:	e008      	b.n	800cc3a <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800cc28:	687b      	ldr	r3, [r7, #4]
 800cc2a:	681b      	ldr	r3, [r3, #0]
 800cc2c:	681a      	ldr	r2, [r3, #0]
 800cc2e:	687b      	ldr	r3, [r7, #4]
 800cc30:	681b      	ldr	r3, [r3, #0]
 800cc32:	f042 0201 	orr.w	r2, r2, #1
 800cc36:	601a      	str	r2, [r3, #0]
 800cc38:	e000      	b.n	800cc3c <HAL_TIM_Base_Start_IT+0x84>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800cc3a:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 800cc3c:	2300      	movs	r3, #0
}
 800cc3e:	4618      	mov	r0, r3
 800cc40:	3714      	adds	r7, #20
 800cc42:	46bd      	mov	sp, r7
 800cc44:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cc48:	4770      	bx	lr
 800cc4a:	bf00      	nop
 800cc4c:	40012c00 	.word	0x40012c00
 800cc50:	00010007 	.word	0x00010007

0800cc54 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800cc54:	b580      	push	{r7, lr}
 800cc56:	b084      	sub	sp, #16
 800cc58:	af00      	add	r7, sp, #0
 800cc5a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800cc5c:	687b      	ldr	r3, [r7, #4]
 800cc5e:	681b      	ldr	r3, [r3, #0]
 800cc60:	68db      	ldr	r3, [r3, #12]
 800cc62:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800cc64:	687b      	ldr	r3, [r7, #4]
 800cc66:	681b      	ldr	r3, [r3, #0]
 800cc68:	691b      	ldr	r3, [r3, #16]
 800cc6a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800cc6c:	68bb      	ldr	r3, [r7, #8]
 800cc6e:	f003 0302 	and.w	r3, r3, #2
 800cc72:	2b00      	cmp	r3, #0
 800cc74:	d020      	beq.n	800ccb8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800cc76:	68fb      	ldr	r3, [r7, #12]
 800cc78:	f003 0302 	and.w	r3, r3, #2
 800cc7c:	2b00      	cmp	r3, #0
 800cc7e:	d01b      	beq.n	800ccb8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800cc80:	687b      	ldr	r3, [r7, #4]
 800cc82:	681b      	ldr	r3, [r3, #0]
 800cc84:	f06f 0202 	mvn.w	r2, #2
 800cc88:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800cc8a:	687b      	ldr	r3, [r7, #4]
 800cc8c:	2201      	movs	r2, #1
 800cc8e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800cc90:	687b      	ldr	r3, [r7, #4]
 800cc92:	681b      	ldr	r3, [r3, #0]
 800cc94:	699b      	ldr	r3, [r3, #24]
 800cc96:	f003 0303 	and.w	r3, r3, #3
 800cc9a:	2b00      	cmp	r3, #0
 800cc9c:	d003      	beq.n	800cca6 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800cc9e:	6878      	ldr	r0, [r7, #4]
 800cca0:	f000 f9b2 	bl	800d008 <HAL_TIM_IC_CaptureCallback>
 800cca4:	e005      	b.n	800ccb2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800cca6:	6878      	ldr	r0, [r7, #4]
 800cca8:	f000 f9a4 	bl	800cff4 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccac:	6878      	ldr	r0, [r7, #4]
 800ccae:	f000 f9b5 	bl	800d01c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccb2:	687b      	ldr	r3, [r7, #4]
 800ccb4:	2200      	movs	r2, #0
 800ccb6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800ccb8:	68bb      	ldr	r3, [r7, #8]
 800ccba:	f003 0304 	and.w	r3, r3, #4
 800ccbe:	2b00      	cmp	r3, #0
 800ccc0:	d020      	beq.n	800cd04 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800ccc2:	68fb      	ldr	r3, [r7, #12]
 800ccc4:	f003 0304 	and.w	r3, r3, #4
 800ccc8:	2b00      	cmp	r3, #0
 800ccca:	d01b      	beq.n	800cd04 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800cccc:	687b      	ldr	r3, [r7, #4]
 800ccce:	681b      	ldr	r3, [r3, #0]
 800ccd0:	f06f 0204 	mvn.w	r2, #4
 800ccd4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800ccd6:	687b      	ldr	r3, [r7, #4]
 800ccd8:	2202      	movs	r2, #2
 800ccda:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800ccdc:	687b      	ldr	r3, [r7, #4]
 800ccde:	681b      	ldr	r3, [r3, #0]
 800cce0:	699b      	ldr	r3, [r3, #24]
 800cce2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cce6:	2b00      	cmp	r3, #0
 800cce8:	d003      	beq.n	800ccf2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800ccea:	6878      	ldr	r0, [r7, #4]
 800ccec:	f000 f98c 	bl	800d008 <HAL_TIM_IC_CaptureCallback>
 800ccf0:	e005      	b.n	800ccfe <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800ccf2:	6878      	ldr	r0, [r7, #4]
 800ccf4:	f000 f97e 	bl	800cff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800ccf8:	6878      	ldr	r0, [r7, #4]
 800ccfa:	f000 f98f 	bl	800d01c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800ccfe:	687b      	ldr	r3, [r7, #4]
 800cd00:	2200      	movs	r2, #0
 800cd02:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800cd04:	68bb      	ldr	r3, [r7, #8]
 800cd06:	f003 0308 	and.w	r3, r3, #8
 800cd0a:	2b00      	cmp	r3, #0
 800cd0c:	d020      	beq.n	800cd50 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800cd0e:	68fb      	ldr	r3, [r7, #12]
 800cd10:	f003 0308 	and.w	r3, r3, #8
 800cd14:	2b00      	cmp	r3, #0
 800cd16:	d01b      	beq.n	800cd50 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800cd18:	687b      	ldr	r3, [r7, #4]
 800cd1a:	681b      	ldr	r3, [r3, #0]
 800cd1c:	f06f 0208 	mvn.w	r2, #8
 800cd20:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800cd22:	687b      	ldr	r3, [r7, #4]
 800cd24:	2204      	movs	r2, #4
 800cd26:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800cd28:	687b      	ldr	r3, [r7, #4]
 800cd2a:	681b      	ldr	r3, [r3, #0]
 800cd2c:	69db      	ldr	r3, [r3, #28]
 800cd2e:	f003 0303 	and.w	r3, r3, #3
 800cd32:	2b00      	cmp	r3, #0
 800cd34:	d003      	beq.n	800cd3e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd36:	6878      	ldr	r0, [r7, #4]
 800cd38:	f000 f966 	bl	800d008 <HAL_TIM_IC_CaptureCallback>
 800cd3c:	e005      	b.n	800cd4a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd3e:	6878      	ldr	r0, [r7, #4]
 800cd40:	f000 f958 	bl	800cff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd44:	6878      	ldr	r0, [r7, #4]
 800cd46:	f000 f969 	bl	800d01c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd4a:	687b      	ldr	r3, [r7, #4]
 800cd4c:	2200      	movs	r2, #0
 800cd4e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800cd50:	68bb      	ldr	r3, [r7, #8]
 800cd52:	f003 0310 	and.w	r3, r3, #16
 800cd56:	2b00      	cmp	r3, #0
 800cd58:	d020      	beq.n	800cd9c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800cd5a:	68fb      	ldr	r3, [r7, #12]
 800cd5c:	f003 0310 	and.w	r3, r3, #16
 800cd60:	2b00      	cmp	r3, #0
 800cd62:	d01b      	beq.n	800cd9c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800cd64:	687b      	ldr	r3, [r7, #4]
 800cd66:	681b      	ldr	r3, [r3, #0]
 800cd68:	f06f 0210 	mvn.w	r2, #16
 800cd6c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800cd6e:	687b      	ldr	r3, [r7, #4]
 800cd70:	2208      	movs	r2, #8
 800cd72:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800cd74:	687b      	ldr	r3, [r7, #4]
 800cd76:	681b      	ldr	r3, [r3, #0]
 800cd78:	69db      	ldr	r3, [r3, #28]
 800cd7a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800cd7e:	2b00      	cmp	r3, #0
 800cd80:	d003      	beq.n	800cd8a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800cd82:	6878      	ldr	r0, [r7, #4]
 800cd84:	f000 f940 	bl	800d008 <HAL_TIM_IC_CaptureCallback>
 800cd88:	e005      	b.n	800cd96 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800cd8a:	6878      	ldr	r0, [r7, #4]
 800cd8c:	f000 f932 	bl	800cff4 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800cd90:	6878      	ldr	r0, [r7, #4]
 800cd92:	f000 f943 	bl	800d01c <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800cd96:	687b      	ldr	r3, [r7, #4]
 800cd98:	2200      	movs	r2, #0
 800cd9a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800cd9c:	68bb      	ldr	r3, [r7, #8]
 800cd9e:	f003 0301 	and.w	r3, r3, #1
 800cda2:	2b00      	cmp	r3, #0
 800cda4:	d00c      	beq.n	800cdc0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800cda6:	68fb      	ldr	r3, [r7, #12]
 800cda8:	f003 0301 	and.w	r3, r3, #1
 800cdac:	2b00      	cmp	r3, #0
 800cdae:	d007      	beq.n	800cdc0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800cdb0:	687b      	ldr	r3, [r7, #4]
 800cdb2:	681b      	ldr	r3, [r3, #0]
 800cdb4:	f06f 0201 	mvn.w	r2, #1
 800cdb8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800cdba:	6878      	ldr	r0, [r7, #4]
 800cdbc:	f7f5 fb3a 	bl	8002434 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cdc0:	68bb      	ldr	r3, [r7, #8]
 800cdc2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d104      	bne.n	800cdd4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800cdca:	68bb      	ldr	r3, [r7, #8]
 800cdcc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800cdd0:	2b00      	cmp	r3, #0
 800cdd2:	d00c      	beq.n	800cdee <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cdd4:	68fb      	ldr	r3, [r7, #12]
 800cdd6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d007      	beq.n	800cdee <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800cde6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800cde8:	6878      	ldr	r0, [r7, #4]
 800cdea:	f000 fa9b 	bl	800d324 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800cdee:	68bb      	ldr	r3, [r7, #8]
 800cdf0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cdf4:	2b00      	cmp	r3, #0
 800cdf6:	d00c      	beq.n	800ce12 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800cdf8:	68fb      	ldr	r3, [r7, #12]
 800cdfa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800cdfe:	2b00      	cmp	r3, #0
 800ce00:	d007      	beq.n	800ce12 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800ce02:	687b      	ldr	r3, [r7, #4]
 800ce04:	681b      	ldr	r3, [r3, #0]
 800ce06:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800ce0a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800ce0c:	6878      	ldr	r0, [r7, #4]
 800ce0e:	f000 fa93 	bl	800d338 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800ce12:	68bb      	ldr	r3, [r7, #8]
 800ce14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce18:	2b00      	cmp	r3, #0
 800ce1a:	d00c      	beq.n	800ce36 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800ce22:	2b00      	cmp	r3, #0
 800ce24:	d007      	beq.n	800ce36 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800ce26:	687b      	ldr	r3, [r7, #4]
 800ce28:	681b      	ldr	r3, [r3, #0]
 800ce2a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800ce2e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800ce30:	6878      	ldr	r0, [r7, #4]
 800ce32:	f000 f8fd 	bl	800d030 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800ce36:	68bb      	ldr	r3, [r7, #8]
 800ce38:	f003 0320 	and.w	r3, r3, #32
 800ce3c:	2b00      	cmp	r3, #0
 800ce3e:	d00c      	beq.n	800ce5a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800ce40:	68fb      	ldr	r3, [r7, #12]
 800ce42:	f003 0320 	and.w	r3, r3, #32
 800ce46:	2b00      	cmp	r3, #0
 800ce48:	d007      	beq.n	800ce5a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800ce4a:	687b      	ldr	r3, [r7, #4]
 800ce4c:	681b      	ldr	r3, [r3, #0]
 800ce4e:	f06f 0220 	mvn.w	r2, #32
 800ce52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800ce54:	6878      	ldr	r0, [r7, #4]
 800ce56:	f000 fa5b 	bl	800d310 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800ce5a:	bf00      	nop
 800ce5c:	3710      	adds	r7, #16
 800ce5e:	46bd      	mov	sp, r7
 800ce60:	bd80      	pop	{r7, pc}

0800ce62 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800ce62:	b580      	push	{r7, lr}
 800ce64:	b084      	sub	sp, #16
 800ce66:	af00      	add	r7, sp, #0
 800ce68:	6078      	str	r0, [r7, #4]
 800ce6a:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800ce6c:	2300      	movs	r3, #0
 800ce6e:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800ce70:	687b      	ldr	r3, [r7, #4]
 800ce72:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800ce76:	2b01      	cmp	r3, #1
 800ce78:	d101      	bne.n	800ce7e <HAL_TIM_ConfigClockSource+0x1c>
 800ce7a:	2302      	movs	r3, #2
 800ce7c:	e0b6      	b.n	800cfec <HAL_TIM_ConfigClockSource+0x18a>
 800ce7e:	687b      	ldr	r3, [r7, #4]
 800ce80:	2201      	movs	r2, #1
 800ce82:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800ce86:	687b      	ldr	r3, [r7, #4]
 800ce88:	2202      	movs	r2, #2
 800ce8a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800ce8e:	687b      	ldr	r3, [r7, #4]
 800ce90:	681b      	ldr	r3, [r3, #0]
 800ce92:	689b      	ldr	r3, [r3, #8]
 800ce94:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800ce96:	68bb      	ldr	r3, [r7, #8]
 800ce98:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800ce9c:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800cea0:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800cea2:	68bb      	ldr	r3, [r7, #8]
 800cea4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800cea8:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800ceaa:	687b      	ldr	r3, [r7, #4]
 800ceac:	681b      	ldr	r3, [r3, #0]
 800ceae:	68ba      	ldr	r2, [r7, #8]
 800ceb0:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800ceb2:	683b      	ldr	r3, [r7, #0]
 800ceb4:	681b      	ldr	r3, [r3, #0]
 800ceb6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800ceba:	d03e      	beq.n	800cf3a <HAL_TIM_ConfigClockSource+0xd8>
 800cebc:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800cec0:	f200 8087 	bhi.w	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800cec4:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800cec8:	f000 8086 	beq.w	800cfd8 <HAL_TIM_ConfigClockSource+0x176>
 800cecc:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800ced0:	d87f      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800ced2:	2b70      	cmp	r3, #112	@ 0x70
 800ced4:	d01a      	beq.n	800cf0c <HAL_TIM_ConfigClockSource+0xaa>
 800ced6:	2b70      	cmp	r3, #112	@ 0x70
 800ced8:	d87b      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800ceda:	2b60      	cmp	r3, #96	@ 0x60
 800cedc:	d050      	beq.n	800cf80 <HAL_TIM_ConfigClockSource+0x11e>
 800cede:	2b60      	cmp	r3, #96	@ 0x60
 800cee0:	d877      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800cee2:	2b50      	cmp	r3, #80	@ 0x50
 800cee4:	d03c      	beq.n	800cf60 <HAL_TIM_ConfigClockSource+0xfe>
 800cee6:	2b50      	cmp	r3, #80	@ 0x50
 800cee8:	d873      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800ceea:	2b40      	cmp	r3, #64	@ 0x40
 800ceec:	d058      	beq.n	800cfa0 <HAL_TIM_ConfigClockSource+0x13e>
 800ceee:	2b40      	cmp	r3, #64	@ 0x40
 800cef0:	d86f      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800cef2:	2b30      	cmp	r3, #48	@ 0x30
 800cef4:	d064      	beq.n	800cfc0 <HAL_TIM_ConfigClockSource+0x15e>
 800cef6:	2b30      	cmp	r3, #48	@ 0x30
 800cef8:	d86b      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800cefa:	2b20      	cmp	r3, #32
 800cefc:	d060      	beq.n	800cfc0 <HAL_TIM_ConfigClockSource+0x15e>
 800cefe:	2b20      	cmp	r3, #32
 800cf00:	d867      	bhi.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
 800cf02:	2b00      	cmp	r3, #0
 800cf04:	d05c      	beq.n	800cfc0 <HAL_TIM_ConfigClockSource+0x15e>
 800cf06:	2b10      	cmp	r3, #16
 800cf08:	d05a      	beq.n	800cfc0 <HAL_TIM_ConfigClockSource+0x15e>
 800cf0a:	e062      	b.n	800cfd2 <HAL_TIM_ConfigClockSource+0x170>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf0c:	687b      	ldr	r3, [r7, #4]
 800cf0e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cf10:	683b      	ldr	r3, [r7, #0]
 800cf12:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf14:	683b      	ldr	r3, [r7, #0]
 800cf16:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf18:	683b      	ldr	r3, [r7, #0]
 800cf1a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf1c:	f000 f978 	bl	800d210 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800cf20:	687b      	ldr	r3, [r7, #4]
 800cf22:	681b      	ldr	r3, [r3, #0]
 800cf24:	689b      	ldr	r3, [r3, #8]
 800cf26:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800cf28:	68bb      	ldr	r3, [r7, #8]
 800cf2a:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800cf2e:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800cf30:	687b      	ldr	r3, [r7, #4]
 800cf32:	681b      	ldr	r3, [r3, #0]
 800cf34:	68ba      	ldr	r2, [r7, #8]
 800cf36:	609a      	str	r2, [r3, #8]
      break;
 800cf38:	e04f      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800cf3a:	687b      	ldr	r3, [r7, #4]
 800cf3c:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800cf3e:	683b      	ldr	r3, [r7, #0]
 800cf40:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800cf42:	683b      	ldr	r3, [r7, #0]
 800cf44:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800cf46:	683b      	ldr	r3, [r7, #0]
 800cf48:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800cf4a:	f000 f961 	bl	800d210 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800cf4e:	687b      	ldr	r3, [r7, #4]
 800cf50:	681b      	ldr	r3, [r3, #0]
 800cf52:	689a      	ldr	r2, [r3, #8]
 800cf54:	687b      	ldr	r3, [r7, #4]
 800cf56:	681b      	ldr	r3, [r3, #0]
 800cf58:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800cf5c:	609a      	str	r2, [r3, #8]
      break;
 800cf5e:	e03c      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf60:	687b      	ldr	r3, [r7, #4]
 800cf62:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf64:	683b      	ldr	r3, [r7, #0]
 800cf66:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf68:	683b      	ldr	r3, [r7, #0]
 800cf6a:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cf6c:	461a      	mov	r2, r3
 800cf6e:	f000 f8d3 	bl	800d118 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800cf72:	687b      	ldr	r3, [r7, #4]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	2150      	movs	r1, #80	@ 0x50
 800cf78:	4618      	mov	r0, r3
 800cf7a:	f000 f92c 	bl	800d1d6 <TIM_ITRx_SetConfig>
      break;
 800cf7e:	e02c      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf80:	687b      	ldr	r3, [r7, #4]
 800cf82:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cf84:	683b      	ldr	r3, [r7, #0]
 800cf86:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cf88:	683b      	ldr	r3, [r7, #0]
 800cf8a:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800cf8c:	461a      	mov	r2, r3
 800cf8e:	f000 f8f2 	bl	800d176 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800cf92:	687b      	ldr	r3, [r7, #4]
 800cf94:	681b      	ldr	r3, [r3, #0]
 800cf96:	2160      	movs	r1, #96	@ 0x60
 800cf98:	4618      	mov	r0, r3
 800cf9a:	f000 f91c 	bl	800d1d6 <TIM_ITRx_SetConfig>
      break;
 800cf9e:	e01c      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfa0:	687b      	ldr	r3, [r7, #4]
 800cfa2:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800cfa4:	683b      	ldr	r3, [r7, #0]
 800cfa6:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800cfa8:	683b      	ldr	r3, [r7, #0]
 800cfaa:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800cfac:	461a      	mov	r2, r3
 800cfae:	f000 f8b3 	bl	800d118 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800cfb2:	687b      	ldr	r3, [r7, #4]
 800cfb4:	681b      	ldr	r3, [r3, #0]
 800cfb6:	2140      	movs	r1, #64	@ 0x40
 800cfb8:	4618      	mov	r0, r3
 800cfba:	f000 f90c 	bl	800d1d6 <TIM_ITRx_SetConfig>
      break;
 800cfbe:	e00c      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	681a      	ldr	r2, [r3, #0]
 800cfc4:	683b      	ldr	r3, [r7, #0]
 800cfc6:	681b      	ldr	r3, [r3, #0]
 800cfc8:	4619      	mov	r1, r3
 800cfca:	4610      	mov	r0, r2
 800cfcc:	f000 f903 	bl	800d1d6 <TIM_ITRx_SetConfig>
      break;
 800cfd0:	e003      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>
    }

    default:
      status = HAL_ERROR;
 800cfd2:	2301      	movs	r3, #1
 800cfd4:	73fb      	strb	r3, [r7, #15]
      break;
 800cfd6:	e000      	b.n	800cfda <HAL_TIM_ConfigClockSource+0x178>
      break;
 800cfd8:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800cfda:	687b      	ldr	r3, [r7, #4]
 800cfdc:	2201      	movs	r2, #1
 800cfde:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800cfe2:	687b      	ldr	r3, [r7, #4]
 800cfe4:	2200      	movs	r2, #0
 800cfe6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800cfea:	7bfb      	ldrb	r3, [r7, #15]
}
 800cfec:	4618      	mov	r0, r3
 800cfee:	3710      	adds	r7, #16
 800cff0:	46bd      	mov	sp, r7
 800cff2:	bd80      	pop	{r7, pc}

0800cff4 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800cff4:	b480      	push	{r7}
 800cff6:	b083      	sub	sp, #12
 800cff8:	af00      	add	r7, sp, #0
 800cffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800cffc:	bf00      	nop
 800cffe:	370c      	adds	r7, #12
 800d000:	46bd      	mov	sp, r7
 800d002:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d006:	4770      	bx	lr

0800d008 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800d008:	b480      	push	{r7}
 800d00a:	b083      	sub	sp, #12
 800d00c:	af00      	add	r7, sp, #0
 800d00e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800d010:	bf00      	nop
 800d012:	370c      	adds	r7, #12
 800d014:	46bd      	mov	sp, r7
 800d016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d01a:	4770      	bx	lr

0800d01c <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800d01c:	b480      	push	{r7}
 800d01e:	b083      	sub	sp, #12
 800d020:	af00      	add	r7, sp, #0
 800d022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800d024:	bf00      	nop
 800d026:	370c      	adds	r7, #12
 800d028:	46bd      	mov	sp, r7
 800d02a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d02e:	4770      	bx	lr

0800d030 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800d030:	b480      	push	{r7}
 800d032:	b083      	sub	sp, #12
 800d034:	af00      	add	r7, sp, #0
 800d036:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800d038:	bf00      	nop
 800d03a:	370c      	adds	r7, #12
 800d03c:	46bd      	mov	sp, r7
 800d03e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d042:	4770      	bx	lr

0800d044 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800d044:	b480      	push	{r7}
 800d046:	b085      	sub	sp, #20
 800d048:	af00      	add	r7, sp, #0
 800d04a:	6078      	str	r0, [r7, #4]
 800d04c:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800d04e:	687b      	ldr	r3, [r7, #4]
 800d050:	681b      	ldr	r3, [r3, #0]
 800d052:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800d054:	687b      	ldr	r3, [r7, #4]
 800d056:	4a2d      	ldr	r2, [pc, #180]	@ (800d10c <TIM_Base_SetConfig+0xc8>)
 800d058:	4293      	cmp	r3, r2
 800d05a:	d003      	beq.n	800d064 <TIM_Base_SetConfig+0x20>
 800d05c:	687b      	ldr	r3, [r7, #4]
 800d05e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d062:	d108      	bne.n	800d076 <TIM_Base_SetConfig+0x32>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800d064:	68fb      	ldr	r3, [r7, #12]
 800d066:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d06a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800d06c:	683b      	ldr	r3, [r7, #0]
 800d06e:	685b      	ldr	r3, [r3, #4]
 800d070:	68fa      	ldr	r2, [r7, #12]
 800d072:	4313      	orrs	r3, r2
 800d074:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800d076:	687b      	ldr	r3, [r7, #4]
 800d078:	4a24      	ldr	r2, [pc, #144]	@ (800d10c <TIM_Base_SetConfig+0xc8>)
 800d07a:	4293      	cmp	r3, r2
 800d07c:	d00b      	beq.n	800d096 <TIM_Base_SetConfig+0x52>
 800d07e:	687b      	ldr	r3, [r7, #4]
 800d080:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d084:	d007      	beq.n	800d096 <TIM_Base_SetConfig+0x52>
 800d086:	687b      	ldr	r3, [r7, #4]
 800d088:	4a21      	ldr	r2, [pc, #132]	@ (800d110 <TIM_Base_SetConfig+0xcc>)
 800d08a:	4293      	cmp	r3, r2
 800d08c:	d003      	beq.n	800d096 <TIM_Base_SetConfig+0x52>
 800d08e:	687b      	ldr	r3, [r7, #4]
 800d090:	4a20      	ldr	r2, [pc, #128]	@ (800d114 <TIM_Base_SetConfig+0xd0>)
 800d092:	4293      	cmp	r3, r2
 800d094:	d108      	bne.n	800d0a8 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800d096:	68fb      	ldr	r3, [r7, #12]
 800d098:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800d09c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800d09e:	683b      	ldr	r3, [r7, #0]
 800d0a0:	68db      	ldr	r3, [r3, #12]
 800d0a2:	68fa      	ldr	r2, [r7, #12]
 800d0a4:	4313      	orrs	r3, r2
 800d0a6:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800d0a8:	68fb      	ldr	r3, [r7, #12]
 800d0aa:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800d0ae:	683b      	ldr	r3, [r7, #0]
 800d0b0:	695b      	ldr	r3, [r3, #20]
 800d0b2:	4313      	orrs	r3, r2
 800d0b4:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800d0b6:	683b      	ldr	r3, [r7, #0]
 800d0b8:	689a      	ldr	r2, [r3, #8]
 800d0ba:	687b      	ldr	r3, [r7, #4]
 800d0bc:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800d0be:	683b      	ldr	r3, [r7, #0]
 800d0c0:	681a      	ldr	r2, [r3, #0]
 800d0c2:	687b      	ldr	r3, [r7, #4]
 800d0c4:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800d0c6:	687b      	ldr	r3, [r7, #4]
 800d0c8:	4a10      	ldr	r2, [pc, #64]	@ (800d10c <TIM_Base_SetConfig+0xc8>)
 800d0ca:	4293      	cmp	r3, r2
 800d0cc:	d007      	beq.n	800d0de <TIM_Base_SetConfig+0x9a>
 800d0ce:	687b      	ldr	r3, [r7, #4]
 800d0d0:	4a0f      	ldr	r2, [pc, #60]	@ (800d110 <TIM_Base_SetConfig+0xcc>)
 800d0d2:	4293      	cmp	r3, r2
 800d0d4:	d003      	beq.n	800d0de <TIM_Base_SetConfig+0x9a>
 800d0d6:	687b      	ldr	r3, [r7, #4]
 800d0d8:	4a0e      	ldr	r2, [pc, #56]	@ (800d114 <TIM_Base_SetConfig+0xd0>)
 800d0da:	4293      	cmp	r3, r2
 800d0dc:	d103      	bne.n	800d0e6 <TIM_Base_SetConfig+0xa2>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800d0de:	683b      	ldr	r3, [r7, #0]
 800d0e0:	691a      	ldr	r2, [r3, #16]
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 800d0e6:	687b      	ldr	r3, [r7, #4]
 800d0e8:	681b      	ldr	r3, [r3, #0]
 800d0ea:	f043 0204 	orr.w	r2, r3, #4
 800d0ee:	687b      	ldr	r3, [r7, #4]
 800d0f0:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800d0f2:	687b      	ldr	r3, [r7, #4]
 800d0f4:	2201      	movs	r2, #1
 800d0f6:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 800d0f8:	687b      	ldr	r3, [r7, #4]
 800d0fa:	68fa      	ldr	r2, [r7, #12]
 800d0fc:	601a      	str	r2, [r3, #0]
}
 800d0fe:	bf00      	nop
 800d100:	3714      	adds	r7, #20
 800d102:	46bd      	mov	sp, r7
 800d104:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d108:	4770      	bx	lr
 800d10a:	bf00      	nop
 800d10c:	40012c00 	.word	0x40012c00
 800d110:	40014400 	.word	0x40014400
 800d114:	40014800 	.word	0x40014800

0800d118 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d118:	b480      	push	{r7}
 800d11a:	b087      	sub	sp, #28
 800d11c:	af00      	add	r7, sp, #0
 800d11e:	60f8      	str	r0, [r7, #12]
 800d120:	60b9      	str	r1, [r7, #8]
 800d122:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800d124:	68fb      	ldr	r3, [r7, #12]
 800d126:	6a1b      	ldr	r3, [r3, #32]
 800d128:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800d12a:	68fb      	ldr	r3, [r7, #12]
 800d12c:	6a1b      	ldr	r3, [r3, #32]
 800d12e:	f023 0201 	bic.w	r2, r3, #1
 800d132:	68fb      	ldr	r3, [r7, #12]
 800d134:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d136:	68fb      	ldr	r3, [r7, #12]
 800d138:	699b      	ldr	r3, [r3, #24]
 800d13a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800d13c:	693b      	ldr	r3, [r7, #16]
 800d13e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800d142:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800d144:	687b      	ldr	r3, [r7, #4]
 800d146:	011b      	lsls	r3, r3, #4
 800d148:	693a      	ldr	r2, [r7, #16]
 800d14a:	4313      	orrs	r3, r2
 800d14c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800d14e:	697b      	ldr	r3, [r7, #20]
 800d150:	f023 030a 	bic.w	r3, r3, #10
 800d154:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800d156:	697a      	ldr	r2, [r7, #20]
 800d158:	68bb      	ldr	r3, [r7, #8]
 800d15a:	4313      	orrs	r3, r2
 800d15c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800d15e:	68fb      	ldr	r3, [r7, #12]
 800d160:	693a      	ldr	r2, [r7, #16]
 800d162:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d164:	68fb      	ldr	r3, [r7, #12]
 800d166:	697a      	ldr	r2, [r7, #20]
 800d168:	621a      	str	r2, [r3, #32]
}
 800d16a:	bf00      	nop
 800d16c:	371c      	adds	r7, #28
 800d16e:	46bd      	mov	sp, r7
 800d170:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d174:	4770      	bx	lr

0800d176 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800d176:	b480      	push	{r7}
 800d178:	b087      	sub	sp, #28
 800d17a:	af00      	add	r7, sp, #0
 800d17c:	60f8      	str	r0, [r7, #12]
 800d17e:	60b9      	str	r1, [r7, #8]
 800d180:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800d182:	68fb      	ldr	r3, [r7, #12]
 800d184:	6a1b      	ldr	r3, [r3, #32]
 800d186:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800d188:	68fb      	ldr	r3, [r7, #12]
 800d18a:	6a1b      	ldr	r3, [r3, #32]
 800d18c:	f023 0210 	bic.w	r2, r3, #16
 800d190:	68fb      	ldr	r3, [r7, #12]
 800d192:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800d194:	68fb      	ldr	r3, [r7, #12]
 800d196:	699b      	ldr	r3, [r3, #24]
 800d198:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800d19a:	693b      	ldr	r3, [r7, #16]
 800d19c:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800d1a0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800d1a2:	687b      	ldr	r3, [r7, #4]
 800d1a4:	031b      	lsls	r3, r3, #12
 800d1a6:	693a      	ldr	r2, [r7, #16]
 800d1a8:	4313      	orrs	r3, r2
 800d1aa:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800d1ac:	697b      	ldr	r3, [r7, #20]
 800d1ae:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800d1b2:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800d1b4:	68bb      	ldr	r3, [r7, #8]
 800d1b6:	011b      	lsls	r3, r3, #4
 800d1b8:	697a      	ldr	r2, [r7, #20]
 800d1ba:	4313      	orrs	r3, r2
 800d1bc:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800d1be:	68fb      	ldr	r3, [r7, #12]
 800d1c0:	693a      	ldr	r2, [r7, #16]
 800d1c2:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800d1c4:	68fb      	ldr	r3, [r7, #12]
 800d1c6:	697a      	ldr	r2, [r7, #20]
 800d1c8:	621a      	str	r2, [r3, #32]
}
 800d1ca:	bf00      	nop
 800d1cc:	371c      	adds	r7, #28
 800d1ce:	46bd      	mov	sp, r7
 800d1d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d1d4:	4770      	bx	lr

0800d1d6 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800d1d6:	b480      	push	{r7}
 800d1d8:	b085      	sub	sp, #20
 800d1da:	af00      	add	r7, sp, #0
 800d1dc:	6078      	str	r0, [r7, #4]
 800d1de:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800d1e0:	687b      	ldr	r3, [r7, #4]
 800d1e2:	689b      	ldr	r3, [r3, #8]
 800d1e4:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800d1e6:	68fb      	ldr	r3, [r7, #12]
 800d1e8:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800d1ec:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d1f0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800d1f2:	683a      	ldr	r2, [r7, #0]
 800d1f4:	68fb      	ldr	r3, [r7, #12]
 800d1f6:	4313      	orrs	r3, r2
 800d1f8:	f043 0307 	orr.w	r3, r3, #7
 800d1fc:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d1fe:	687b      	ldr	r3, [r7, #4]
 800d200:	68fa      	ldr	r2, [r7, #12]
 800d202:	609a      	str	r2, [r3, #8]
}
 800d204:	bf00      	nop
 800d206:	3714      	adds	r7, #20
 800d208:	46bd      	mov	sp, r7
 800d20a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d20e:	4770      	bx	lr

0800d210 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800d210:	b480      	push	{r7}
 800d212:	b087      	sub	sp, #28
 800d214:	af00      	add	r7, sp, #0
 800d216:	60f8      	str	r0, [r7, #12]
 800d218:	60b9      	str	r1, [r7, #8]
 800d21a:	607a      	str	r2, [r7, #4]
 800d21c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800d21e:	68fb      	ldr	r3, [r7, #12]
 800d220:	689b      	ldr	r3, [r3, #8]
 800d222:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800d224:	697b      	ldr	r3, [r7, #20]
 800d226:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800d22a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800d22c:	683b      	ldr	r3, [r7, #0]
 800d22e:	021a      	lsls	r2, r3, #8
 800d230:	687b      	ldr	r3, [r7, #4]
 800d232:	431a      	orrs	r2, r3
 800d234:	68bb      	ldr	r3, [r7, #8]
 800d236:	4313      	orrs	r3, r2
 800d238:	697a      	ldr	r2, [r7, #20]
 800d23a:	4313      	orrs	r3, r2
 800d23c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800d23e:	68fb      	ldr	r3, [r7, #12]
 800d240:	697a      	ldr	r2, [r7, #20]
 800d242:	609a      	str	r2, [r3, #8]
}
 800d244:	bf00      	nop
 800d246:	371c      	adds	r7, #28
 800d248:	46bd      	mov	sp, r7
 800d24a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d24e:	4770      	bx	lr

0800d250 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800d250:	b480      	push	{r7}
 800d252:	b085      	sub	sp, #20
 800d254:	af00      	add	r7, sp, #0
 800d256:	6078      	str	r0, [r7, #4]
 800d258:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800d25a:	687b      	ldr	r3, [r7, #4]
 800d25c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800d260:	2b01      	cmp	r3, #1
 800d262:	d101      	bne.n	800d268 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800d264:	2302      	movs	r3, #2
 800d266:	e04a      	b.n	800d2fe <HAL_TIMEx_MasterConfigSynchronization+0xae>
 800d268:	687b      	ldr	r3, [r7, #4]
 800d26a:	2201      	movs	r2, #1
 800d26c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800d270:	687b      	ldr	r3, [r7, #4]
 800d272:	2202      	movs	r2, #2
 800d274:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800d278:	687b      	ldr	r3, [r7, #4]
 800d27a:	681b      	ldr	r3, [r3, #0]
 800d27c:	685b      	ldr	r3, [r3, #4]
 800d27e:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800d280:	687b      	ldr	r3, [r7, #4]
 800d282:	681b      	ldr	r3, [r3, #0]
 800d284:	689b      	ldr	r3, [r3, #8]
 800d286:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800d288:	687b      	ldr	r3, [r7, #4]
 800d28a:	681b      	ldr	r3, [r3, #0]
 800d28c:	4a1f      	ldr	r2, [pc, #124]	@ (800d30c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800d28e:	4293      	cmp	r3, r2
 800d290:	d108      	bne.n	800d2a4 <HAL_TIMEx_MasterConfigSynchronization+0x54>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800d292:	68fb      	ldr	r3, [r7, #12]
 800d294:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800d298:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800d29a:	683b      	ldr	r3, [r7, #0]
 800d29c:	685b      	ldr	r3, [r3, #4]
 800d29e:	68fa      	ldr	r2, [r7, #12]
 800d2a0:	4313      	orrs	r3, r2
 800d2a2:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800d2a4:	68fb      	ldr	r3, [r7, #12]
 800d2a6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800d2aa:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800d2ac:	683b      	ldr	r3, [r7, #0]
 800d2ae:	681b      	ldr	r3, [r3, #0]
 800d2b0:	68fa      	ldr	r2, [r7, #12]
 800d2b2:	4313      	orrs	r3, r2
 800d2b4:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800d2b6:	687b      	ldr	r3, [r7, #4]
 800d2b8:	681b      	ldr	r3, [r3, #0]
 800d2ba:	68fa      	ldr	r2, [r7, #12]
 800d2bc:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800d2be:	687b      	ldr	r3, [r7, #4]
 800d2c0:	681b      	ldr	r3, [r3, #0]
 800d2c2:	4a12      	ldr	r2, [pc, #72]	@ (800d30c <HAL_TIMEx_MasterConfigSynchronization+0xbc>)
 800d2c4:	4293      	cmp	r3, r2
 800d2c6:	d004      	beq.n	800d2d2 <HAL_TIMEx_MasterConfigSynchronization+0x82>
 800d2c8:	687b      	ldr	r3, [r7, #4]
 800d2ca:	681b      	ldr	r3, [r3, #0]
 800d2cc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800d2d0:	d10c      	bne.n	800d2ec <HAL_TIMEx_MasterConfigSynchronization+0x9c>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800d2d2:	68bb      	ldr	r3, [r7, #8]
 800d2d4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d2d8:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800d2da:	683b      	ldr	r3, [r7, #0]
 800d2dc:	689b      	ldr	r3, [r3, #8]
 800d2de:	68ba      	ldr	r2, [r7, #8]
 800d2e0:	4313      	orrs	r3, r2
 800d2e2:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800d2e4:	687b      	ldr	r3, [r7, #4]
 800d2e6:	681b      	ldr	r3, [r3, #0]
 800d2e8:	68ba      	ldr	r2, [r7, #8]
 800d2ea:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800d2ec:	687b      	ldr	r3, [r7, #4]
 800d2ee:	2201      	movs	r2, #1
 800d2f0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800d2f4:	687b      	ldr	r3, [r7, #4]
 800d2f6:	2200      	movs	r2, #0
 800d2f8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800d2fc:	2300      	movs	r3, #0
}
 800d2fe:	4618      	mov	r0, r3
 800d300:	3714      	adds	r7, #20
 800d302:	46bd      	mov	sp, r7
 800d304:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d308:	4770      	bx	lr
 800d30a:	bf00      	nop
 800d30c:	40012c00 	.word	0x40012c00

0800d310 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800d310:	b480      	push	{r7}
 800d312:	b083      	sub	sp, #12
 800d314:	af00      	add	r7, sp, #0
 800d316:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800d318:	bf00      	nop
 800d31a:	370c      	adds	r7, #12
 800d31c:	46bd      	mov	sp, r7
 800d31e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d322:	4770      	bx	lr

0800d324 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800d324:	b480      	push	{r7}
 800d326:	b083      	sub	sp, #12
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800d32c:	bf00      	nop
 800d32e:	370c      	adds	r7, #12
 800d330:	46bd      	mov	sp, r7
 800d332:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d336:	4770      	bx	lr

0800d338 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800d338:	b480      	push	{r7}
 800d33a:	b083      	sub	sp, #12
 800d33c:	af00      	add	r7, sp, #0
 800d33e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800d340:	bf00      	nop
 800d342:	370c      	adds	r7, #12
 800d344:	46bd      	mov	sp, r7
 800d346:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d34a:	4770      	bx	lr

0800d34c <LL_RCC_GetUSARTClockSource>:
{
 800d34c:	b480      	push	{r7}
 800d34e:	b083      	sub	sp, #12
 800d350:	af00      	add	r7, sp, #0
 800d352:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, USARTx));
 800d354:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d358:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d35c:	687b      	ldr	r3, [r7, #4]
 800d35e:	4013      	ands	r3, r2
}
 800d360:	4618      	mov	r0, r3
 800d362:	370c      	adds	r7, #12
 800d364:	46bd      	mov	sp, r7
 800d366:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36a:	4770      	bx	lr

0800d36c <LL_RCC_GetLPUARTClockSource>:
{
 800d36c:	b480      	push	{r7}
 800d36e:	b083      	sub	sp, #12
 800d370:	af00      	add	r7, sp, #0
 800d372:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(RCC->CCIPR, LPUARTx));
 800d374:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 800d378:	f8d3 2088 	ldr.w	r2, [r3, #136]	@ 0x88
 800d37c:	687b      	ldr	r3, [r7, #4]
 800d37e:	4013      	ands	r3, r2
}
 800d380:	4618      	mov	r0, r3
 800d382:	370c      	adds	r7, #12
 800d384:	46bd      	mov	sp, r7
 800d386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d38a:	4770      	bx	lr

0800d38c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800d38c:	b580      	push	{r7, lr}
 800d38e:	b082      	sub	sp, #8
 800d390:	af00      	add	r7, sp, #0
 800d392:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800d394:	687b      	ldr	r3, [r7, #4]
 800d396:	2b00      	cmp	r3, #0
 800d398:	d101      	bne.n	800d39e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800d39a:	2301      	movs	r3, #1
 800d39c:	e042      	b.n	800d424 <HAL_UART_Init+0x98>
#else
    assert_param(IS_UART_INSTANCE(huart->Instance));
#endif /* LPUART1 */
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d3a4:	2b00      	cmp	r3, #0
 800d3a6:	d106      	bne.n	800d3b6 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800d3a8:	687b      	ldr	r3, [r7, #4]
 800d3aa:	2200      	movs	r2, #0
 800d3ac:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800d3b0:	6878      	ldr	r0, [r7, #4]
 800d3b2:	f7f7 fe7f 	bl	80050b4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800d3b6:	687b      	ldr	r3, [r7, #4]
 800d3b8:	2224      	movs	r2, #36	@ 0x24
 800d3ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800d3be:	687b      	ldr	r3, [r7, #4]
 800d3c0:	681b      	ldr	r3, [r3, #0]
 800d3c2:	681a      	ldr	r2, [r3, #0]
 800d3c4:	687b      	ldr	r3, [r7, #4]
 800d3c6:	681b      	ldr	r3, [r3, #0]
 800d3c8:	f022 0201 	bic.w	r2, r2, #1
 800d3cc:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800d3ce:	687b      	ldr	r3, [r7, #4]
 800d3d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800d3d2:	2b00      	cmp	r3, #0
 800d3d4:	d002      	beq.n	800d3dc <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800d3d6:	6878      	ldr	r0, [r7, #4]
 800d3d8:	f000 fc5e 	bl	800dc98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800d3dc:	6878      	ldr	r0, [r7, #4]
 800d3de:	f000 fa33 	bl	800d848 <UART_SetConfig>
 800d3e2:	4603      	mov	r3, r0
 800d3e4:	2b01      	cmp	r3, #1
 800d3e6:	d101      	bne.n	800d3ec <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800d3e8:	2301      	movs	r3, #1
 800d3ea:	e01b      	b.n	800d424 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800d3ec:	687b      	ldr	r3, [r7, #4]
 800d3ee:	681b      	ldr	r3, [r3, #0]
 800d3f0:	685a      	ldr	r2, [r3, #4]
 800d3f2:	687b      	ldr	r3, [r7, #4]
 800d3f4:	681b      	ldr	r3, [r3, #0]
 800d3f6:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800d3fa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	681b      	ldr	r3, [r3, #0]
 800d400:	689a      	ldr	r2, [r3, #8]
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	681b      	ldr	r3, [r3, #0]
 800d406:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800d40a:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800d40c:	687b      	ldr	r3, [r7, #4]
 800d40e:	681b      	ldr	r3, [r3, #0]
 800d410:	681a      	ldr	r2, [r3, #0]
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	f042 0201 	orr.w	r2, r2, #1
 800d41a:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800d41c:	6878      	ldr	r0, [r7, #4]
 800d41e:	f000 fcdd 	bl	800dddc <UART_CheckIdleState>
 800d422:	4603      	mov	r3, r0
}
 800d424:	4618      	mov	r0, r3
 800d426:	3708      	adds	r7, #8
 800d428:	46bd      	mov	sp, r7
 800d42a:	bd80      	pop	{r7, pc}

0800d42c <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 800d42c:	b580      	push	{r7, lr}
 800d42e:	b08a      	sub	sp, #40	@ 0x28
 800d430:	af00      	add	r7, sp, #0
 800d432:	60f8      	str	r0, [r7, #12]
 800d434:	60b9      	str	r1, [r7, #8]
 800d436:	4613      	mov	r3, r2
 800d438:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800d43a:	68fb      	ldr	r3, [r7, #12]
 800d43c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800d440:	2b20      	cmp	r3, #32
 800d442:	d167      	bne.n	800d514 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 800d444:	68bb      	ldr	r3, [r7, #8]
 800d446:	2b00      	cmp	r3, #0
 800d448:	d002      	beq.n	800d450 <HAL_UART_Transmit_DMA+0x24>
 800d44a:	88fb      	ldrh	r3, [r7, #6]
 800d44c:	2b00      	cmp	r3, #0
 800d44e:	d101      	bne.n	800d454 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800d450:	2301      	movs	r3, #1
 800d452:	e060      	b.n	800d516 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 800d454:	68fb      	ldr	r3, [r7, #12]
 800d456:	68ba      	ldr	r2, [r7, #8]
 800d458:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 800d45a:	68fb      	ldr	r3, [r7, #12]
 800d45c:	88fa      	ldrh	r2, [r7, #6]
 800d45e:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800d462:	68fb      	ldr	r3, [r7, #12]
 800d464:	88fa      	ldrh	r2, [r7, #6]
 800d466:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d46a:	68fb      	ldr	r3, [r7, #12]
 800d46c:	2200      	movs	r2, #0
 800d46e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800d472:	68fb      	ldr	r3, [r7, #12]
 800d474:	2221      	movs	r2, #33	@ 0x21
 800d476:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 800d47a:	68fb      	ldr	r3, [r7, #12]
 800d47c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d47e:	2b00      	cmp	r3, #0
 800d480:	d028      	beq.n	800d4d4 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800d482:	68fb      	ldr	r3, [r7, #12]
 800d484:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d486:	4a26      	ldr	r2, [pc, #152]	@ (800d520 <HAL_UART_Transmit_DMA+0xf4>)
 800d488:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 800d48a:	68fb      	ldr	r3, [r7, #12]
 800d48c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d48e:	4a25      	ldr	r2, [pc, #148]	@ (800d524 <HAL_UART_Transmit_DMA+0xf8>)
 800d490:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 800d492:	68fb      	ldr	r3, [r7, #12]
 800d494:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d496:	4a24      	ldr	r2, [pc, #144]	@ (800d528 <HAL_UART_Transmit_DMA+0xfc>)
 800d498:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 800d49a:	68fb      	ldr	r3, [r7, #12]
 800d49c:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d49e:	2200      	movs	r2, #0
 800d4a0:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 800d4a2:	68fb      	ldr	r3, [r7, #12]
 800d4a4:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 800d4a6:	68fb      	ldr	r3, [r7, #12]
 800d4a8:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800d4aa:	4619      	mov	r1, r3
 800d4ac:	68fb      	ldr	r3, [r7, #12]
 800d4ae:	681b      	ldr	r3, [r3, #0]
 800d4b0:	3328      	adds	r3, #40	@ 0x28
 800d4b2:	461a      	mov	r2, r3
 800d4b4:	88fb      	ldrh	r3, [r7, #6]
 800d4b6:	f7f9 fabd 	bl	8006a34 <HAL_DMA_Start_IT>
 800d4ba:	4603      	mov	r3, r0
 800d4bc:	2b00      	cmp	r3, #0
 800d4be:	d009      	beq.n	800d4d4 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d4c0:	68fb      	ldr	r3, [r7, #12]
 800d4c2:	2210      	movs	r2, #16
 800d4c4:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 800d4c8:	68fb      	ldr	r3, [r7, #12]
 800d4ca:	2220      	movs	r2, #32
 800d4cc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 800d4d0:	2301      	movs	r3, #1
 800d4d2:	e020      	b.n	800d516 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 800d4d4:	68fb      	ldr	r3, [r7, #12]
 800d4d6:	681b      	ldr	r3, [r3, #0]
 800d4d8:	2240      	movs	r2, #64	@ 0x40
 800d4da:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d4dc:	68fb      	ldr	r3, [r7, #12]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	3308      	adds	r3, #8
 800d4e2:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d4e4:	697b      	ldr	r3, [r7, #20]
 800d4e6:	e853 3f00 	ldrex	r3, [r3]
 800d4ea:	613b      	str	r3, [r7, #16]
   return(result);
 800d4ec:	693b      	ldr	r3, [r7, #16]
 800d4ee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d4f2:	627b      	str	r3, [r7, #36]	@ 0x24
 800d4f4:	68fb      	ldr	r3, [r7, #12]
 800d4f6:	681b      	ldr	r3, [r3, #0]
 800d4f8:	3308      	adds	r3, #8
 800d4fa:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800d4fc:	623a      	str	r2, [r7, #32]
 800d4fe:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d500:	69f9      	ldr	r1, [r7, #28]
 800d502:	6a3a      	ldr	r2, [r7, #32]
 800d504:	e841 2300 	strex	r3, r2, [r1]
 800d508:	61bb      	str	r3, [r7, #24]
   return(result);
 800d50a:	69bb      	ldr	r3, [r7, #24]
 800d50c:	2b00      	cmp	r3, #0
 800d50e:	d1e5      	bne.n	800d4dc <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800d510:	2300      	movs	r3, #0
 800d512:	e000      	b.n	800d516 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 800d514:	2302      	movs	r3, #2
  }
}
 800d516:	4618      	mov	r0, r3
 800d518:	3728      	adds	r7, #40	@ 0x28
 800d51a:	46bd      	mov	sp, r7
 800d51c:	bd80      	pop	{r7, pc}
 800d51e:	bf00      	nop
 800d520:	0800e2a7 	.word	0x0800e2a7
 800d524:	0800e341 	.word	0x0800e341
 800d528:	0800e531 	.word	0x0800e531

0800d52c <HAL_UART_Receive_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800d52c:	b580      	push	{r7, lr}
 800d52e:	b08a      	sub	sp, #40	@ 0x28
 800d530:	af00      	add	r7, sp, #0
 800d532:	60f8      	str	r0, [r7, #12]
 800d534:	60b9      	str	r1, [r7, #8]
 800d536:	4613      	mov	r3, r2
 800d538:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800d53a:	68fb      	ldr	r3, [r7, #12]
 800d53c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800d540:	2b20      	cmp	r3, #32
 800d542:	d137      	bne.n	800d5b4 <HAL_UART_Receive_DMA+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800d544:	68bb      	ldr	r3, [r7, #8]
 800d546:	2b00      	cmp	r3, #0
 800d548:	d002      	beq.n	800d550 <HAL_UART_Receive_DMA+0x24>
 800d54a:	88fb      	ldrh	r3, [r7, #6]
 800d54c:	2b00      	cmp	r3, #0
 800d54e:	d101      	bne.n	800d554 <HAL_UART_Receive_DMA+0x28>
    {
      return HAL_ERROR;
 800d550:	2301      	movs	r3, #1
 800d552:	e030      	b.n	800d5b6 <HAL_UART_Receive_DMA+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d554:	68fb      	ldr	r3, [r7, #12]
 800d556:	2200      	movs	r2, #0
 800d558:	66da      	str	r2, [r3, #108]	@ 0x6c

#if defined(LPUART1)
    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d55a:	68fb      	ldr	r3, [r7, #12]
 800d55c:	681b      	ldr	r3, [r3, #0]
 800d55e:	4a18      	ldr	r2, [pc, #96]	@ (800d5c0 <HAL_UART_Receive_DMA+0x94>)
 800d560:	4293      	cmp	r3, r2
 800d562:	d01f      	beq.n	800d5a4 <HAL_UART_Receive_DMA+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d564:	68fb      	ldr	r3, [r7, #12]
 800d566:	681b      	ldr	r3, [r3, #0]
 800d568:	685b      	ldr	r3, [r3, #4]
 800d56a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d56e:	2b00      	cmp	r3, #0
 800d570:	d018      	beq.n	800d5a4 <HAL_UART_Receive_DMA+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d572:	68fb      	ldr	r3, [r7, #12]
 800d574:	681b      	ldr	r3, [r3, #0]
 800d576:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d578:	697b      	ldr	r3, [r7, #20]
 800d57a:	e853 3f00 	ldrex	r3, [r3]
 800d57e:	613b      	str	r3, [r7, #16]
   return(result);
 800d580:	693b      	ldr	r3, [r7, #16]
 800d582:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800d586:	627b      	str	r3, [r7, #36]	@ 0x24
 800d588:	68fb      	ldr	r3, [r7, #12]
 800d58a:	681b      	ldr	r3, [r3, #0]
 800d58c:	461a      	mov	r2, r3
 800d58e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d590:	623b      	str	r3, [r7, #32]
 800d592:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d594:	69f9      	ldr	r1, [r7, #28]
 800d596:	6a3a      	ldr	r2, [r7, #32]
 800d598:	e841 2300 	strex	r3, r2, [r1]
 800d59c:	61bb      	str	r3, [r7, #24]
   return(result);
 800d59e:	69bb      	ldr	r3, [r7, #24]
 800d5a0:	2b00      	cmp	r3, #0
 800d5a2:	d1e6      	bne.n	800d572 <HAL_UART_Receive_DMA+0x46>
      /* Enable the UART Receiver Timeout Interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
    }
#endif /* LPUART1 */

    return (UART_Start_Receive_DMA(huart, pData, Size));
 800d5a4:	88fb      	ldrh	r3, [r7, #6]
 800d5a6:	461a      	mov	r2, r3
 800d5a8:	68b9      	ldr	r1, [r7, #8]
 800d5aa:	68f8      	ldr	r0, [r7, #12]
 800d5ac:	f000 fd2e 	bl	800e00c <UART_Start_Receive_DMA>
 800d5b0:	4603      	mov	r3, r0
 800d5b2:	e000      	b.n	800d5b6 <HAL_UART_Receive_DMA+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800d5b4:	2302      	movs	r3, #2
  }
}
 800d5b6:	4618      	mov	r0, r3
 800d5b8:	3728      	adds	r7, #40	@ 0x28
 800d5ba:	46bd      	mov	sp, r7
 800d5bc:	bd80      	pop	{r7, pc}
 800d5be:	bf00      	nop
 800d5c0:	40008000 	.word	0x40008000

0800d5c4 <HAL_UART_Abort>:
  *           - Set handle State to READY
  * @note   This procedure is executed in blocking mode : when exiting function, Abort is considered as completed.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Abort(UART_HandleTypeDef *huart)
{
 800d5c4:	b580      	push	{r7, lr}
 800d5c6:	b0a0      	sub	sp, #128	@ 0x80
 800d5c8:	af00      	add	r7, sp, #0
 800d5ca:	6078      	str	r0, [r7, #4]
  /* Disable TXE, TC, RXNE, PE, RXFT, TXFT and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE |
 800d5cc:	687b      	ldr	r3, [r7, #4]
 800d5ce:	681b      	ldr	r3, [r3, #0]
 800d5d0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d5d2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d5d4:	e853 3f00 	ldrex	r3, [r3]
 800d5d8:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800d5da:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800d5dc:	f423 73f0 	bic.w	r3, r3, #480	@ 0x1e0
 800d5e0:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800d5e2:	687b      	ldr	r3, [r7, #4]
 800d5e4:	681b      	ldr	r3, [r3, #0]
 800d5e6:	461a      	mov	r2, r3
 800d5e8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800d5ea:	66bb      	str	r3, [r7, #104]	@ 0x68
 800d5ec:	667a      	str	r2, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d5ee:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800d5f0:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800d5f2:	e841 2300 	strex	r3, r2, [r1]
 800d5f6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800d5f8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d5fa:	2b00      	cmp	r3, #0
 800d5fc:	d1e6      	bne.n	800d5cc <HAL_UART_Abort+0x8>
                                          USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE | USART_CR3_RXFTIE | USART_CR3_TXFTIE);
 800d5fe:	687b      	ldr	r3, [r7, #4]
 800d600:	681b      	ldr	r3, [r3, #0]
 800d602:	3308      	adds	r3, #8
 800d604:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d606:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d608:	e853 3f00 	ldrex	r3, [r3]
 800d60c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800d60e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800d610:	f023 5384 	bic.w	r3, r3, #276824064	@ 0x10800000
 800d614:	f023 0301 	bic.w	r3, r3, #1
 800d618:	67bb      	str	r3, [r7, #120]	@ 0x78
 800d61a:	687b      	ldr	r3, [r7, #4]
 800d61c:	681b      	ldr	r3, [r3, #0]
 800d61e:	3308      	adds	r3, #8
 800d620:	6fba      	ldr	r2, [r7, #120]	@ 0x78
 800d622:	657a      	str	r2, [r7, #84]	@ 0x54
 800d624:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d626:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800d628:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800d62a:	e841 2300 	strex	r3, r2, [r1]
 800d62e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800d630:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d632:	2b00      	cmp	r3, #0
 800d634:	d1e3      	bne.n	800d5fe <HAL_UART_Abort+0x3a>

  /* If Reception till IDLE event was ongoing, disable IDLEIE interrupt */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d636:	687b      	ldr	r3, [r7, #4]
 800d638:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d63a:	2b01      	cmp	r3, #1
 800d63c:	d118      	bne.n	800d670 <HAL_UART_Abort+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_IDLEIE));
 800d63e:	687b      	ldr	r3, [r7, #4]
 800d640:	681b      	ldr	r3, [r3, #0]
 800d642:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d644:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d646:	e853 3f00 	ldrex	r3, [r3]
 800d64a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800d64c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800d64e:	f023 0310 	bic.w	r3, r3, #16
 800d652:	677b      	str	r3, [r7, #116]	@ 0x74
 800d654:	687b      	ldr	r3, [r7, #4]
 800d656:	681b      	ldr	r3, [r3, #0]
 800d658:	461a      	mov	r2, r3
 800d65a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d65c:	643b      	str	r3, [r7, #64]	@ 0x40
 800d65e:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d660:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800d662:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800d664:	e841 2300 	strex	r3, r2, [r1]
 800d668:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800d66a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d66c:	2b00      	cmp	r3, #0
 800d66e:	d1e6      	bne.n	800d63e <HAL_UART_Abort+0x7a>
  }

  /* Abort the UART DMA Tx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 800d670:	687b      	ldr	r3, [r7, #4]
 800d672:	681b      	ldr	r3, [r3, #0]
 800d674:	689b      	ldr	r3, [r3, #8]
 800d676:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800d67a:	2b80      	cmp	r3, #128	@ 0x80
 800d67c:	d137      	bne.n	800d6ee <HAL_UART_Abort+0x12a>
  {
    /* Disable the UART DMA Tx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800d67e:	687b      	ldr	r3, [r7, #4]
 800d680:	681b      	ldr	r3, [r3, #0]
 800d682:	3308      	adds	r3, #8
 800d684:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d686:	6a3b      	ldr	r3, [r7, #32]
 800d688:	e853 3f00 	ldrex	r3, [r3]
 800d68c:	61fb      	str	r3, [r7, #28]
   return(result);
 800d68e:	69fb      	ldr	r3, [r7, #28]
 800d690:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800d694:	673b      	str	r3, [r7, #112]	@ 0x70
 800d696:	687b      	ldr	r3, [r7, #4]
 800d698:	681b      	ldr	r3, [r3, #0]
 800d69a:	3308      	adds	r3, #8
 800d69c:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800d69e:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800d6a0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d6a2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800d6a4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d6a6:	e841 2300 	strex	r3, r2, [r1]
 800d6aa:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800d6ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d6ae:	2b00      	cmp	r3, #0
 800d6b0:	d1e5      	bne.n	800d67e <HAL_UART_Abort+0xba>

    /* Abort the UART DMA Tx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmatx != NULL)
 800d6b2:	687b      	ldr	r3, [r7, #4]
 800d6b4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6b6:	2b00      	cmp	r3, #0
 800d6b8:	d019      	beq.n	800d6ee <HAL_UART_Abort+0x12a>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmatx->XferAbortCallback = NULL;
 800d6ba:	687b      	ldr	r3, [r7, #4]
 800d6bc:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6be:	2200      	movs	r2, #0
 800d6c0:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmatx) != HAL_OK)
 800d6c2:	687b      	ldr	r3, [r7, #4]
 800d6c4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6c6:	4618      	mov	r0, r3
 800d6c8:	f7f9 fa2f 	bl	8006b2a <HAL_DMA_Abort>
 800d6cc:	4603      	mov	r3, r0
 800d6ce:	2b00      	cmp	r3, #0
 800d6d0:	d00d      	beq.n	800d6ee <HAL_UART_Abort+0x12a>
      {
        if (HAL_DMA_GetError(huart->hdmatx) == HAL_DMA_ERROR_TIMEOUT)
 800d6d2:	687b      	ldr	r3, [r7, #4]
 800d6d4:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800d6d6:	4618      	mov	r0, r3
 800d6d8:	f7f9 fb35 	bl	8006d46 <HAL_DMA_GetError>
 800d6dc:	4603      	mov	r3, r0
 800d6de:	2b20      	cmp	r3, #32
 800d6e0:	d105      	bne.n	800d6ee <HAL_UART_Abort+0x12a>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d6e2:	687b      	ldr	r3, [r7, #4]
 800d6e4:	2210      	movs	r2, #16
 800d6e6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800d6ea:	2303      	movs	r3, #3
 800d6ec:	e073      	b.n	800d7d6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Abort the UART DMA Rx channel if enabled */
  if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800d6ee:	687b      	ldr	r3, [r7, #4]
 800d6f0:	681b      	ldr	r3, [r3, #0]
 800d6f2:	689b      	ldr	r3, [r3, #8]
 800d6f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800d6f8:	2b40      	cmp	r3, #64	@ 0x40
 800d6fa:	d13b      	bne.n	800d774 <HAL_UART_Abort+0x1b0>
  {
    /* Disable the UART DMA Rx request if enabled */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800d6fc:	687b      	ldr	r3, [r7, #4]
 800d6fe:	681b      	ldr	r3, [r3, #0]
 800d700:	3308      	adds	r3, #8
 800d702:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d704:	68fb      	ldr	r3, [r7, #12]
 800d706:	e853 3f00 	ldrex	r3, [r3]
 800d70a:	60bb      	str	r3, [r7, #8]
   return(result);
 800d70c:	68bb      	ldr	r3, [r7, #8]
 800d70e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800d712:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800d714:	687b      	ldr	r3, [r7, #4]
 800d716:	681b      	ldr	r3, [r3, #0]
 800d718:	3308      	adds	r3, #8
 800d71a:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d71c:	61ba      	str	r2, [r7, #24]
 800d71e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d720:	6979      	ldr	r1, [r7, #20]
 800d722:	69ba      	ldr	r2, [r7, #24]
 800d724:	e841 2300 	strex	r3, r2, [r1]
 800d728:	613b      	str	r3, [r7, #16]
   return(result);
 800d72a:	693b      	ldr	r3, [r7, #16]
 800d72c:	2b00      	cmp	r3, #0
 800d72e:	d1e5      	bne.n	800d6fc <HAL_UART_Abort+0x138>

    /* Abort the UART DMA Rx channel : use blocking DMA Abort API (no callback) */
    if (huart->hdmarx != NULL)
 800d730:	687b      	ldr	r3, [r7, #4]
 800d732:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d736:	2b00      	cmp	r3, #0
 800d738:	d01c      	beq.n	800d774 <HAL_UART_Abort+0x1b0>
    {
      /* Set the UART DMA Abort callback to Null.
         No call back execution at end of DMA abort procedure */
      huart->hdmarx->XferAbortCallback = NULL;
 800d73a:	687b      	ldr	r3, [r7, #4]
 800d73c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d740:	2200      	movs	r2, #0
 800d742:	639a      	str	r2, [r3, #56]	@ 0x38

      if (HAL_DMA_Abort(huart->hdmarx) != HAL_OK)
 800d744:	687b      	ldr	r3, [r7, #4]
 800d746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d74a:	4618      	mov	r0, r3
 800d74c:	f7f9 f9ed 	bl	8006b2a <HAL_DMA_Abort>
 800d750:	4603      	mov	r3, r0
 800d752:	2b00      	cmp	r3, #0
 800d754:	d00e      	beq.n	800d774 <HAL_UART_Abort+0x1b0>
      {
        if (HAL_DMA_GetError(huart->hdmarx) == HAL_DMA_ERROR_TIMEOUT)
 800d756:	687b      	ldr	r3, [r7, #4]
 800d758:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800d75c:	4618      	mov	r0, r3
 800d75e:	f7f9 faf2 	bl	8006d46 <HAL_DMA_GetError>
 800d762:	4603      	mov	r3, r0
 800d764:	2b20      	cmp	r3, #32
 800d766:	d105      	bne.n	800d774 <HAL_UART_Abort+0x1b0>
        {
          /* Set error code to DMA */
          huart->ErrorCode = HAL_UART_ERROR_DMA;
 800d768:	687b      	ldr	r3, [r7, #4]
 800d76a:	2210      	movs	r2, #16
 800d76c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          return HAL_TIMEOUT;
 800d770:	2303      	movs	r3, #3
 800d772:	e030      	b.n	800d7d6 <HAL_UART_Abort+0x212>
      }
    }
  }

  /* Reset Tx and Rx transfer counters */
  huart->TxXferCount = 0U;
 800d774:	687b      	ldr	r3, [r7, #4]
 800d776:	2200      	movs	r2, #0
 800d778:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
  huart->RxXferCount = 0U;
 800d77c:	687b      	ldr	r3, [r7, #4]
 800d77e:	2200      	movs	r2, #0
 800d780:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

  /* Clear the Error flags in the ICR register */
  __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF | UART_CLEAR_NEF | UART_CLEAR_PEF | UART_CLEAR_FEF);
 800d784:	687b      	ldr	r3, [r7, #4]
 800d786:	681b      	ldr	r3, [r3, #0]
 800d788:	220f      	movs	r2, #15
 800d78a:	621a      	str	r2, [r3, #32]

  /* Flush the whole TX FIFO (if needed) */
  if (huart->FifoMode == UART_FIFOMODE_ENABLE)
 800d78c:	687b      	ldr	r3, [r7, #4]
 800d78e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d790:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800d794:	d107      	bne.n	800d7a6 <HAL_UART_Abort+0x1e2>
  {
    __HAL_UART_SEND_REQ(huart, UART_TXDATA_FLUSH_REQUEST);
 800d796:	687b      	ldr	r3, [r7, #4]
 800d798:	681b      	ldr	r3, [r3, #0]
 800d79a:	699a      	ldr	r2, [r3, #24]
 800d79c:	687b      	ldr	r3, [r7, #4]
 800d79e:	681b      	ldr	r3, [r3, #0]
 800d7a0:	f042 0210 	orr.w	r2, r2, #16
 800d7a4:	619a      	str	r2, [r3, #24]
  }

  /* Discard the received data */
  __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d7a6:	687b      	ldr	r3, [r7, #4]
 800d7a8:	681b      	ldr	r3, [r3, #0]
 800d7aa:	699a      	ldr	r2, [r3, #24]
 800d7ac:	687b      	ldr	r3, [r7, #4]
 800d7ae:	681b      	ldr	r3, [r3, #0]
 800d7b0:	f042 0208 	orr.w	r2, r2, #8
 800d7b4:	619a      	str	r2, [r3, #24]

  /* Restore huart->gState and huart->RxState to Ready */
  huart->gState  = HAL_UART_STATE_READY;
 800d7b6:	687b      	ldr	r3, [r7, #4]
 800d7b8:	2220      	movs	r2, #32
 800d7ba:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800d7be:	687b      	ldr	r3, [r7, #4]
 800d7c0:	2220      	movs	r2, #32
 800d7c2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d7c6:	687b      	ldr	r3, [r7, #4]
 800d7c8:	2200      	movs	r2, #0
 800d7ca:	66da      	str	r2, [r3, #108]	@ 0x6c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d7cc:	687b      	ldr	r3, [r7, #4]
 800d7ce:	2200      	movs	r2, #0
 800d7d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  return HAL_OK;
 800d7d4:	2300      	movs	r3, #0
}
 800d7d6:	4618      	mov	r0, r3
 800d7d8:	3780      	adds	r7, #128	@ 0x80
 800d7da:	46bd      	mov	sp, r7
 800d7dc:	bd80      	pop	{r7, pc}

0800d7de <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800d7de:	b480      	push	{r7}
 800d7e0:	b083      	sub	sp, #12
 800d7e2:	af00      	add	r7, sp, #0
 800d7e4:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800d7e6:	bf00      	nop
 800d7e8:	370c      	adds	r7, #12
 800d7ea:	46bd      	mov	sp, r7
 800d7ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7f0:	4770      	bx	lr

0800d7f2 <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d7f2:	b480      	push	{r7}
 800d7f4:	b083      	sub	sp, #12
 800d7f6:	af00      	add	r7, sp, #0
 800d7f8:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 800d7fa:	bf00      	nop
 800d7fc:	370c      	adds	r7, #12
 800d7fe:	46bd      	mov	sp, r7
 800d800:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d804:	4770      	bx	lr

0800d806 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 800d806:	b480      	push	{r7}
 800d808:	b083      	sub	sp, #12
 800d80a:	af00      	add	r7, sp, #0
 800d80c:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 800d80e:	bf00      	nop
 800d810:	370c      	adds	r7, #12
 800d812:	46bd      	mov	sp, r7
 800d814:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d818:	4770      	bx	lr

0800d81a <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800d81a:	b480      	push	{r7}
 800d81c:	b083      	sub	sp, #12
 800d81e:	af00      	add	r7, sp, #0
 800d820:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800d822:	bf00      	nop
 800d824:	370c      	adds	r7, #12
 800d826:	46bd      	mov	sp, r7
 800d828:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d82c:	4770      	bx	lr

0800d82e <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800d82e:	b480      	push	{r7}
 800d830:	b083      	sub	sp, #12
 800d832:	af00      	add	r7, sp, #0
 800d834:	6078      	str	r0, [r7, #4]
 800d836:	460b      	mov	r3, r1
 800d838:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800d83a:	bf00      	nop
 800d83c:	370c      	adds	r7, #12
 800d83e:	46bd      	mov	sp, r7
 800d840:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d844:	4770      	bx	lr
	...

0800d848 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800d848:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800d84c:	b08c      	sub	sp, #48	@ 0x30
 800d84e:	af00      	add	r7, sp, #0
 800d850:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800d852:	2300      	movs	r3, #0
 800d854:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800d858:	697b      	ldr	r3, [r7, #20]
 800d85a:	689a      	ldr	r2, [r3, #8]
 800d85c:	697b      	ldr	r3, [r7, #20]
 800d85e:	691b      	ldr	r3, [r3, #16]
 800d860:	431a      	orrs	r2, r3
 800d862:	697b      	ldr	r3, [r7, #20]
 800d864:	695b      	ldr	r3, [r3, #20]
 800d866:	431a      	orrs	r2, r3
 800d868:	697b      	ldr	r3, [r7, #20]
 800d86a:	69db      	ldr	r3, [r3, #28]
 800d86c:	4313      	orrs	r3, r2
 800d86e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800d870:	697b      	ldr	r3, [r7, #20]
 800d872:	681b      	ldr	r3, [r3, #0]
 800d874:	681a      	ldr	r2, [r3, #0]
 800d876:	4baf      	ldr	r3, [pc, #700]	@ (800db34 <UART_SetConfig+0x2ec>)
 800d878:	4013      	ands	r3, r2
 800d87a:	697a      	ldr	r2, [r7, #20]
 800d87c:	6812      	ldr	r2, [r2, #0]
 800d87e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d880:	430b      	orrs	r3, r1
 800d882:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800d884:	697b      	ldr	r3, [r7, #20]
 800d886:	681b      	ldr	r3, [r3, #0]
 800d888:	685b      	ldr	r3, [r3, #4]
 800d88a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800d88e:	697b      	ldr	r3, [r7, #20]
 800d890:	68da      	ldr	r2, [r3, #12]
 800d892:	697b      	ldr	r3, [r7, #20]
 800d894:	681b      	ldr	r3, [r3, #0]
 800d896:	430a      	orrs	r2, r1
 800d898:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800d89a:	697b      	ldr	r3, [r7, #20]
 800d89c:	699b      	ldr	r3, [r3, #24]
 800d89e:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if defined(LPUART1)
  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800d8a0:	697b      	ldr	r3, [r7, #20]
 800d8a2:	681b      	ldr	r3, [r3, #0]
 800d8a4:	4aa4      	ldr	r2, [pc, #656]	@ (800db38 <UART_SetConfig+0x2f0>)
 800d8a6:	4293      	cmp	r3, r2
 800d8a8:	d004      	beq.n	800d8b4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800d8aa:	697b      	ldr	r3, [r7, #20]
 800d8ac:	6a1b      	ldr	r3, [r3, #32]
 800d8ae:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800d8b0:	4313      	orrs	r3, r2
 800d8b2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
#else
  tmpreg |= huart->Init.OneBitSampling;
#endif /* LPUART1 */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800d8b4:	697b      	ldr	r3, [r7, #20]
 800d8b6:	681b      	ldr	r3, [r3, #0]
 800d8b8:	689b      	ldr	r3, [r3, #8]
 800d8ba:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800d8be:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800d8c2:	697a      	ldr	r2, [r7, #20]
 800d8c4:	6812      	ldr	r2, [r2, #0]
 800d8c6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d8c8:	430b      	orrs	r3, r1
 800d8ca:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800d8cc:	697b      	ldr	r3, [r7, #20]
 800d8ce:	681b      	ldr	r3, [r3, #0]
 800d8d0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800d8d2:	f023 010f 	bic.w	r1, r3, #15
 800d8d6:	697b      	ldr	r3, [r7, #20]
 800d8d8:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800d8da:	697b      	ldr	r3, [r7, #20]
 800d8dc:	681b      	ldr	r3, [r3, #0]
 800d8de:	430a      	orrs	r2, r1
 800d8e0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800d8e2:	697b      	ldr	r3, [r7, #20]
 800d8e4:	681b      	ldr	r3, [r3, #0]
 800d8e6:	4a95      	ldr	r2, [pc, #596]	@ (800db3c <UART_SetConfig+0x2f4>)
 800d8e8:	4293      	cmp	r3, r2
 800d8ea:	d125      	bne.n	800d938 <UART_SetConfig+0xf0>
 800d8ec:	2003      	movs	r0, #3
 800d8ee:	f7ff fd2d 	bl	800d34c <LL_RCC_GetUSARTClockSource>
 800d8f2:	4603      	mov	r3, r0
 800d8f4:	2b03      	cmp	r3, #3
 800d8f6:	d81b      	bhi.n	800d930 <UART_SetConfig+0xe8>
 800d8f8:	a201      	add	r2, pc, #4	@ (adr r2, 800d900 <UART_SetConfig+0xb8>)
 800d8fa:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d8fe:	bf00      	nop
 800d900:	0800d911 	.word	0x0800d911
 800d904:	0800d921 	.word	0x0800d921
 800d908:	0800d919 	.word	0x0800d919
 800d90c:	0800d929 	.word	0x0800d929
 800d910:	2301      	movs	r3, #1
 800d912:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d916:	e042      	b.n	800d99e <UART_SetConfig+0x156>
 800d918:	2302      	movs	r3, #2
 800d91a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d91e:	e03e      	b.n	800d99e <UART_SetConfig+0x156>
 800d920:	2304      	movs	r3, #4
 800d922:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d926:	e03a      	b.n	800d99e <UART_SetConfig+0x156>
 800d928:	2308      	movs	r3, #8
 800d92a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d92e:	e036      	b.n	800d99e <UART_SetConfig+0x156>
 800d930:	2310      	movs	r3, #16
 800d932:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d936:	e032      	b.n	800d99e <UART_SetConfig+0x156>
 800d938:	697b      	ldr	r3, [r7, #20]
 800d93a:	681b      	ldr	r3, [r3, #0]
 800d93c:	4a7e      	ldr	r2, [pc, #504]	@ (800db38 <UART_SetConfig+0x2f0>)
 800d93e:	4293      	cmp	r3, r2
 800d940:	d12a      	bne.n	800d998 <UART_SetConfig+0x150>
 800d942:	f44f 6040 	mov.w	r0, #3072	@ 0xc00
 800d946:	f7ff fd11 	bl	800d36c <LL_RCC_GetLPUARTClockSource>
 800d94a:	4603      	mov	r3, r0
 800d94c:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d950:	d01a      	beq.n	800d988 <UART_SetConfig+0x140>
 800d952:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800d956:	d81b      	bhi.n	800d990 <UART_SetConfig+0x148>
 800d958:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d95c:	d00c      	beq.n	800d978 <UART_SetConfig+0x130>
 800d95e:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800d962:	d815      	bhi.n	800d990 <UART_SetConfig+0x148>
 800d964:	2b00      	cmp	r3, #0
 800d966:	d003      	beq.n	800d970 <UART_SetConfig+0x128>
 800d968:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800d96c:	d008      	beq.n	800d980 <UART_SetConfig+0x138>
 800d96e:	e00f      	b.n	800d990 <UART_SetConfig+0x148>
 800d970:	2300      	movs	r3, #0
 800d972:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d976:	e012      	b.n	800d99e <UART_SetConfig+0x156>
 800d978:	2302      	movs	r3, #2
 800d97a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d97e:	e00e      	b.n	800d99e <UART_SetConfig+0x156>
 800d980:	2304      	movs	r3, #4
 800d982:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d986:	e00a      	b.n	800d99e <UART_SetConfig+0x156>
 800d988:	2308      	movs	r3, #8
 800d98a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d98e:	e006      	b.n	800d99e <UART_SetConfig+0x156>
 800d990:	2310      	movs	r3, #16
 800d992:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800d996:	e002      	b.n	800d99e <UART_SetConfig+0x156>
 800d998:	2310      	movs	r3, #16
 800d99a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

#if defined(LPUART1)
  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800d99e:	697b      	ldr	r3, [r7, #20]
 800d9a0:	681b      	ldr	r3, [r3, #0]
 800d9a2:	4a65      	ldr	r2, [pc, #404]	@ (800db38 <UART_SetConfig+0x2f0>)
 800d9a4:	4293      	cmp	r3, r2
 800d9a6:	f040 8097 	bne.w	800dad8 <UART_SetConfig+0x290>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800d9aa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800d9ae:	2b08      	cmp	r3, #8
 800d9b0:	d823      	bhi.n	800d9fa <UART_SetConfig+0x1b2>
 800d9b2:	a201      	add	r2, pc, #4	@ (adr r2, 800d9b8 <UART_SetConfig+0x170>)
 800d9b4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d9b8:	0800d9dd 	.word	0x0800d9dd
 800d9bc:	0800d9fb 	.word	0x0800d9fb
 800d9c0:	0800d9e5 	.word	0x0800d9e5
 800d9c4:	0800d9fb 	.word	0x0800d9fb
 800d9c8:	0800d9eb 	.word	0x0800d9eb
 800d9cc:	0800d9fb 	.word	0x0800d9fb
 800d9d0:	0800d9fb 	.word	0x0800d9fb
 800d9d4:	0800d9fb 	.word	0x0800d9fb
 800d9d8:	0800d9f3 	.word	0x0800d9f3
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800d9dc:	f7fd f8a6 	bl	800ab2c <HAL_RCC_GetPCLK1Freq>
 800d9e0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d9e2:	e010      	b.n	800da06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800d9e4:	4b56      	ldr	r3, [pc, #344]	@ (800db40 <UART_SetConfig+0x2f8>)
 800d9e6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d9e8:	e00d      	b.n	800da06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800d9ea:	f7fd f81f 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 800d9ee:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800d9f0:	e009      	b.n	800da06 <UART_SetConfig+0x1be>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800d9f2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800d9f6:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800d9f8:	e005      	b.n	800da06 <UART_SetConfig+0x1be>
      default:
        pclk = 0U;
 800d9fa:	2300      	movs	r3, #0
 800d9fc:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800d9fe:	2301      	movs	r3, #1
 800da00:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800da04:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800da06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da08:	2b00      	cmp	r3, #0
 800da0a:	f000 812b 	beq.w	800dc64 <UART_SetConfig+0x41c>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800da0e:	697b      	ldr	r3, [r7, #20]
 800da10:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da12:	4a4c      	ldr	r2, [pc, #304]	@ (800db44 <UART_SetConfig+0x2fc>)
 800da14:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da18:	461a      	mov	r2, r3
 800da1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da1c:	fbb3 f3f2 	udiv	r3, r3, r2
 800da20:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da22:	697b      	ldr	r3, [r7, #20]
 800da24:	685a      	ldr	r2, [r3, #4]
 800da26:	4613      	mov	r3, r2
 800da28:	005b      	lsls	r3, r3, #1
 800da2a:	4413      	add	r3, r2
 800da2c:	69ba      	ldr	r2, [r7, #24]
 800da2e:	429a      	cmp	r2, r3
 800da30:	d305      	bcc.n	800da3e <UART_SetConfig+0x1f6>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800da32:	697b      	ldr	r3, [r7, #20]
 800da34:	685b      	ldr	r3, [r3, #4]
 800da36:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800da38:	69ba      	ldr	r2, [r7, #24]
 800da3a:	429a      	cmp	r2, r3
 800da3c:	d903      	bls.n	800da46 <UART_SetConfig+0x1fe>
      {
        ret = HAL_ERROR;
 800da3e:	2301      	movs	r3, #1
 800da40:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800da44:	e10e      	b.n	800dc64 <UART_SetConfig+0x41c>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800da46:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800da48:	2200      	movs	r2, #0
 800da4a:	60bb      	str	r3, [r7, #8]
 800da4c:	60fa      	str	r2, [r7, #12]
 800da4e:	697b      	ldr	r3, [r7, #20]
 800da50:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800da52:	4a3c      	ldr	r2, [pc, #240]	@ (800db44 <UART_SetConfig+0x2fc>)
 800da54:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800da58:	b29b      	uxth	r3, r3
 800da5a:	2200      	movs	r2, #0
 800da5c:	603b      	str	r3, [r7, #0]
 800da5e:	607a      	str	r2, [r7, #4]
 800da60:	e9d7 2300 	ldrd	r2, r3, [r7]
 800da64:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800da68:	f7f3 f8e6 	bl	8000c38 <__aeabi_uldivmod>
 800da6c:	4602      	mov	r2, r0
 800da6e:	460b      	mov	r3, r1
 800da70:	4610      	mov	r0, r2
 800da72:	4619      	mov	r1, r3
 800da74:	f04f 0200 	mov.w	r2, #0
 800da78:	f04f 0300 	mov.w	r3, #0
 800da7c:	020b      	lsls	r3, r1, #8
 800da7e:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800da82:	0202      	lsls	r2, r0, #8
 800da84:	6979      	ldr	r1, [r7, #20]
 800da86:	6849      	ldr	r1, [r1, #4]
 800da88:	0849      	lsrs	r1, r1, #1
 800da8a:	2000      	movs	r0, #0
 800da8c:	460c      	mov	r4, r1
 800da8e:	4605      	mov	r5, r0
 800da90:	eb12 0804 	adds.w	r8, r2, r4
 800da94:	eb43 0905 	adc.w	r9, r3, r5
 800da98:	697b      	ldr	r3, [r7, #20]
 800da9a:	685b      	ldr	r3, [r3, #4]
 800da9c:	2200      	movs	r2, #0
 800da9e:	469a      	mov	sl, r3
 800daa0:	4693      	mov	fp, r2
 800daa2:	4652      	mov	r2, sl
 800daa4:	465b      	mov	r3, fp
 800daa6:	4640      	mov	r0, r8
 800daa8:	4649      	mov	r1, r9
 800daaa:	f7f3 f8c5 	bl	8000c38 <__aeabi_uldivmod>
 800daae:	4602      	mov	r2, r0
 800dab0:	460b      	mov	r3, r1
 800dab2:	4613      	mov	r3, r2
 800dab4:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800dab6:	6a3b      	ldr	r3, [r7, #32]
 800dab8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800dabc:	d308      	bcc.n	800dad0 <UART_SetConfig+0x288>
 800dabe:	6a3b      	ldr	r3, [r7, #32]
 800dac0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dac4:	d204      	bcs.n	800dad0 <UART_SetConfig+0x288>
        {
          huart->Instance->BRR = usartdiv;
 800dac6:	697b      	ldr	r3, [r7, #20]
 800dac8:	681b      	ldr	r3, [r3, #0]
 800daca:	6a3a      	ldr	r2, [r7, #32]
 800dacc:	60da      	str	r2, [r3, #12]
 800dace:	e0c9      	b.n	800dc64 <UART_SetConfig+0x41c>
        }
        else
        {
          ret = HAL_ERROR;
 800dad0:	2301      	movs	r3, #1
 800dad2:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dad6:	e0c5      	b.n	800dc64 <UART_SetConfig+0x41c>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800dad8:	697b      	ldr	r3, [r7, #20]
 800dada:	69db      	ldr	r3, [r3, #28]
 800dadc:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800dae0:	d16d      	bne.n	800dbbe <UART_SetConfig+0x376>
#else
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
#endif /* LPUART1 */
  {
    switch (clocksource)
 800dae2:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dae6:	3b01      	subs	r3, #1
 800dae8:	2b07      	cmp	r3, #7
 800daea:	d82d      	bhi.n	800db48 <UART_SetConfig+0x300>
 800daec:	a201      	add	r2, pc, #4	@ (adr r2, 800daf4 <UART_SetConfig+0x2ac>)
 800daee:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800daf2:	bf00      	nop
 800daf4:	0800db15 	.word	0x0800db15
 800daf8:	0800db1d 	.word	0x0800db1d
 800dafc:	0800db49 	.word	0x0800db49
 800db00:	0800db23 	.word	0x0800db23
 800db04:	0800db49 	.word	0x0800db49
 800db08:	0800db49 	.word	0x0800db49
 800db0c:	0800db49 	.word	0x0800db49
 800db10:	0800db2b 	.word	0x0800db2b
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800db14:	f7fd f820 	bl	800ab58 <HAL_RCC_GetPCLK2Freq>
 800db18:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800db1a:	e01b      	b.n	800db54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800db1c:	4b08      	ldr	r3, [pc, #32]	@ (800db40 <UART_SetConfig+0x2f8>)
 800db1e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800db20:	e018      	b.n	800db54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800db22:	f7fc ff83 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 800db26:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800db28:	e014      	b.n	800db54 <UART_SetConfig+0x30c>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800db2a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800db2e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800db30:	e010      	b.n	800db54 <UART_SetConfig+0x30c>
 800db32:	bf00      	nop
 800db34:	cfff69f3 	.word	0xcfff69f3
 800db38:	40008000 	.word	0x40008000
 800db3c:	40013800 	.word	0x40013800
 800db40:	00f42400 	.word	0x00f42400
 800db44:	080207d0 	.word	0x080207d0
      default:
        pclk = 0U;
 800db48:	2300      	movs	r3, #0
 800db4a:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800db4c:	2301      	movs	r3, #1
 800db4e:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800db52:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800db54:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db56:	2b00      	cmp	r3, #0
 800db58:	f000 8084 	beq.w	800dc64 <UART_SetConfig+0x41c>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800db5c:	697b      	ldr	r3, [r7, #20]
 800db5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800db60:	4a4b      	ldr	r2, [pc, #300]	@ (800dc90 <UART_SetConfig+0x448>)
 800db62:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800db66:	461a      	mov	r2, r3
 800db68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800db6a:	fbb3 f3f2 	udiv	r3, r3, r2
 800db6e:	005a      	lsls	r2, r3, #1
 800db70:	697b      	ldr	r3, [r7, #20]
 800db72:	685b      	ldr	r3, [r3, #4]
 800db74:	085b      	lsrs	r3, r3, #1
 800db76:	441a      	add	r2, r3
 800db78:	697b      	ldr	r3, [r7, #20]
 800db7a:	685b      	ldr	r3, [r3, #4]
 800db7c:	fbb2 f3f3 	udiv	r3, r2, r3
 800db80:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800db82:	6a3b      	ldr	r3, [r7, #32]
 800db84:	2b0f      	cmp	r3, #15
 800db86:	d916      	bls.n	800dbb6 <UART_SetConfig+0x36e>
 800db88:	6a3b      	ldr	r3, [r7, #32]
 800db8a:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800db8e:	d212      	bcs.n	800dbb6 <UART_SetConfig+0x36e>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800db90:	6a3b      	ldr	r3, [r7, #32]
 800db92:	b29b      	uxth	r3, r3
 800db94:	f023 030f 	bic.w	r3, r3, #15
 800db98:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800db9a:	6a3b      	ldr	r3, [r7, #32]
 800db9c:	085b      	lsrs	r3, r3, #1
 800db9e:	b29b      	uxth	r3, r3
 800dba0:	f003 0307 	and.w	r3, r3, #7
 800dba4:	b29a      	uxth	r2, r3
 800dba6:	8bfb      	ldrh	r3, [r7, #30]
 800dba8:	4313      	orrs	r3, r2
 800dbaa:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800dbac:	697b      	ldr	r3, [r7, #20]
 800dbae:	681b      	ldr	r3, [r3, #0]
 800dbb0:	8bfa      	ldrh	r2, [r7, #30]
 800dbb2:	60da      	str	r2, [r3, #12]
 800dbb4:	e056      	b.n	800dc64 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800dbb6:	2301      	movs	r3, #1
 800dbb8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800dbbc:	e052      	b.n	800dc64 <UART_SetConfig+0x41c>
      }
    }
  }
  else
  {
    switch (clocksource)
 800dbbe:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800dbc2:	3b01      	subs	r3, #1
 800dbc4:	2b07      	cmp	r3, #7
 800dbc6:	d822      	bhi.n	800dc0e <UART_SetConfig+0x3c6>
 800dbc8:	a201      	add	r2, pc, #4	@ (adr r2, 800dbd0 <UART_SetConfig+0x388>)
 800dbca:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dbce:	bf00      	nop
 800dbd0:	0800dbf1 	.word	0x0800dbf1
 800dbd4:	0800dbf9 	.word	0x0800dbf9
 800dbd8:	0800dc0f 	.word	0x0800dc0f
 800dbdc:	0800dbff 	.word	0x0800dbff
 800dbe0:	0800dc0f 	.word	0x0800dc0f
 800dbe4:	0800dc0f 	.word	0x0800dc0f
 800dbe8:	0800dc0f 	.word	0x0800dc0f
 800dbec:	0800dc07 	.word	0x0800dc07
    {
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800dbf0:	f7fc ffb2 	bl	800ab58 <HAL_RCC_GetPCLK2Freq>
 800dbf4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dbf6:	e010      	b.n	800dc1a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800dbf8:	4b26      	ldr	r3, [pc, #152]	@ (800dc94 <UART_SetConfig+0x44c>)
 800dbfa:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dbfc:	e00d      	b.n	800dc1a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800dbfe:	f7fc ff15 	bl	800aa2c <HAL_RCC_GetSysClockFreq>
 800dc02:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800dc04:	e009      	b.n	800dc1a <UART_SetConfig+0x3d2>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800dc06:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800dc0a:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800dc0c:	e005      	b.n	800dc1a <UART_SetConfig+0x3d2>
      default:
        pclk = 0U;
 800dc0e:	2300      	movs	r3, #0
 800dc10:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800dc12:	2301      	movs	r3, #1
 800dc14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800dc18:	bf00      	nop
    }

    if (pclk != 0U)
 800dc1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc1c:	2b00      	cmp	r3, #0
 800dc1e:	d021      	beq.n	800dc64 <UART_SetConfig+0x41c>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800dc20:	697b      	ldr	r3, [r7, #20]
 800dc22:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800dc24:	4a1a      	ldr	r2, [pc, #104]	@ (800dc90 <UART_SetConfig+0x448>)
 800dc26:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800dc2a:	461a      	mov	r2, r3
 800dc2c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800dc2e:	fbb3 f2f2 	udiv	r2, r3, r2
 800dc32:	697b      	ldr	r3, [r7, #20]
 800dc34:	685b      	ldr	r3, [r3, #4]
 800dc36:	085b      	lsrs	r3, r3, #1
 800dc38:	441a      	add	r2, r3
 800dc3a:	697b      	ldr	r3, [r7, #20]
 800dc3c:	685b      	ldr	r3, [r3, #4]
 800dc3e:	fbb2 f3f3 	udiv	r3, r2, r3
 800dc42:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800dc44:	6a3b      	ldr	r3, [r7, #32]
 800dc46:	2b0f      	cmp	r3, #15
 800dc48:	d909      	bls.n	800dc5e <UART_SetConfig+0x416>
 800dc4a:	6a3b      	ldr	r3, [r7, #32]
 800dc4c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800dc50:	d205      	bcs.n	800dc5e <UART_SetConfig+0x416>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800dc52:	6a3b      	ldr	r3, [r7, #32]
 800dc54:	b29a      	uxth	r2, r3
 800dc56:	697b      	ldr	r3, [r7, #20]
 800dc58:	681b      	ldr	r3, [r3, #0]
 800dc5a:	60da      	str	r2, [r3, #12]
 800dc5c:	e002      	b.n	800dc64 <UART_SetConfig+0x41c>
      }
      else
      {
        ret = HAL_ERROR;
 800dc5e:	2301      	movs	r3, #1
 800dc60:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800dc64:	697b      	ldr	r3, [r7, #20]
 800dc66:	2201      	movs	r2, #1
 800dc68:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800dc6c:	697b      	ldr	r3, [r7, #20]
 800dc6e:	2201      	movs	r2, #1
 800dc70:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800dc74:	697b      	ldr	r3, [r7, #20]
 800dc76:	2200      	movs	r2, #0
 800dc78:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800dc7a:	697b      	ldr	r3, [r7, #20]
 800dc7c:	2200      	movs	r2, #0
 800dc7e:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800dc80:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800dc84:	4618      	mov	r0, r3
 800dc86:	3730      	adds	r7, #48	@ 0x30
 800dc88:	46bd      	mov	sp, r7
 800dc8a:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800dc8e:	bf00      	nop
 800dc90:	080207d0 	.word	0x080207d0
 800dc94:	00f42400 	.word	0x00f42400

0800dc98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800dc98:	b480      	push	{r7}
 800dc9a:	b083      	sub	sp, #12
 800dc9c:	af00      	add	r7, sp, #0
 800dc9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800dca0:	687b      	ldr	r3, [r7, #4]
 800dca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dca4:	f003 0308 	and.w	r3, r3, #8
 800dca8:	2b00      	cmp	r3, #0
 800dcaa:	d00a      	beq.n	800dcc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800dcac:	687b      	ldr	r3, [r7, #4]
 800dcae:	681b      	ldr	r3, [r3, #0]
 800dcb0:	685b      	ldr	r3, [r3, #4]
 800dcb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800dcb6:	687b      	ldr	r3, [r7, #4]
 800dcb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800dcba:	687b      	ldr	r3, [r7, #4]
 800dcbc:	681b      	ldr	r3, [r3, #0]
 800dcbe:	430a      	orrs	r2, r1
 800dcc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800dcc2:	687b      	ldr	r3, [r7, #4]
 800dcc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dcc6:	f003 0301 	and.w	r3, r3, #1
 800dcca:	2b00      	cmp	r3, #0
 800dccc:	d00a      	beq.n	800dce4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800dcce:	687b      	ldr	r3, [r7, #4]
 800dcd0:	681b      	ldr	r3, [r3, #0]
 800dcd2:	685b      	ldr	r3, [r3, #4]
 800dcd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800dcd8:	687b      	ldr	r3, [r7, #4]
 800dcda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800dcdc:	687b      	ldr	r3, [r7, #4]
 800dcde:	681b      	ldr	r3, [r3, #0]
 800dce0:	430a      	orrs	r2, r1
 800dce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800dce4:	687b      	ldr	r3, [r7, #4]
 800dce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dce8:	f003 0302 	and.w	r3, r3, #2
 800dcec:	2b00      	cmp	r3, #0
 800dcee:	d00a      	beq.n	800dd06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800dcf0:	687b      	ldr	r3, [r7, #4]
 800dcf2:	681b      	ldr	r3, [r3, #0]
 800dcf4:	685b      	ldr	r3, [r3, #4]
 800dcf6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800dcfa:	687b      	ldr	r3, [r7, #4]
 800dcfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800dcfe:	687b      	ldr	r3, [r7, #4]
 800dd00:	681b      	ldr	r3, [r3, #0]
 800dd02:	430a      	orrs	r2, r1
 800dd04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800dd06:	687b      	ldr	r3, [r7, #4]
 800dd08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd0a:	f003 0304 	and.w	r3, r3, #4
 800dd0e:	2b00      	cmp	r3, #0
 800dd10:	d00a      	beq.n	800dd28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800dd12:	687b      	ldr	r3, [r7, #4]
 800dd14:	681b      	ldr	r3, [r3, #0]
 800dd16:	685b      	ldr	r3, [r3, #4]
 800dd18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800dd1c:	687b      	ldr	r3, [r7, #4]
 800dd1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800dd20:	687b      	ldr	r3, [r7, #4]
 800dd22:	681b      	ldr	r3, [r3, #0]
 800dd24:	430a      	orrs	r2, r1
 800dd26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800dd28:	687b      	ldr	r3, [r7, #4]
 800dd2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd2c:	f003 0310 	and.w	r3, r3, #16
 800dd30:	2b00      	cmp	r3, #0
 800dd32:	d00a      	beq.n	800dd4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800dd34:	687b      	ldr	r3, [r7, #4]
 800dd36:	681b      	ldr	r3, [r3, #0]
 800dd38:	689b      	ldr	r3, [r3, #8]
 800dd3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800dd3e:	687b      	ldr	r3, [r7, #4]
 800dd40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800dd42:	687b      	ldr	r3, [r7, #4]
 800dd44:	681b      	ldr	r3, [r3, #0]
 800dd46:	430a      	orrs	r2, r1
 800dd48:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800dd4a:	687b      	ldr	r3, [r7, #4]
 800dd4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd4e:	f003 0320 	and.w	r3, r3, #32
 800dd52:	2b00      	cmp	r3, #0
 800dd54:	d00a      	beq.n	800dd6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800dd56:	687b      	ldr	r3, [r7, #4]
 800dd58:	681b      	ldr	r3, [r3, #0]
 800dd5a:	689b      	ldr	r3, [r3, #8]
 800dd5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800dd60:	687b      	ldr	r3, [r7, #4]
 800dd62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800dd64:	687b      	ldr	r3, [r7, #4]
 800dd66:	681b      	ldr	r3, [r3, #0]
 800dd68:	430a      	orrs	r2, r1
 800dd6a:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800dd6c:	687b      	ldr	r3, [r7, #4]
 800dd6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800dd70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800dd74:	2b00      	cmp	r3, #0
 800dd76:	d01a      	beq.n	800ddae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800dd78:	687b      	ldr	r3, [r7, #4]
 800dd7a:	681b      	ldr	r3, [r3, #0]
 800dd7c:	685b      	ldr	r3, [r3, #4]
 800dd7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800dd82:	687b      	ldr	r3, [r7, #4]
 800dd84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800dd86:	687b      	ldr	r3, [r7, #4]
 800dd88:	681b      	ldr	r3, [r3, #0]
 800dd8a:	430a      	orrs	r2, r1
 800dd8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800dd8e:	687b      	ldr	r3, [r7, #4]
 800dd90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800dd92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800dd96:	d10a      	bne.n	800ddae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800dd98:	687b      	ldr	r3, [r7, #4]
 800dd9a:	681b      	ldr	r3, [r3, #0]
 800dd9c:	685b      	ldr	r3, [r3, #4]
 800dd9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800dda2:	687b      	ldr	r3, [r7, #4]
 800dda4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800dda6:	687b      	ldr	r3, [r7, #4]
 800dda8:	681b      	ldr	r3, [r3, #0]
 800ddaa:	430a      	orrs	r2, r1
 800ddac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800ddae:	687b      	ldr	r3, [r7, #4]
 800ddb0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800ddb2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800ddb6:	2b00      	cmp	r3, #0
 800ddb8:	d00a      	beq.n	800ddd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800ddba:	687b      	ldr	r3, [r7, #4]
 800ddbc:	681b      	ldr	r3, [r3, #0]
 800ddbe:	685b      	ldr	r3, [r3, #4]
 800ddc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800ddc4:	687b      	ldr	r3, [r7, #4]
 800ddc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800ddc8:	687b      	ldr	r3, [r7, #4]
 800ddca:	681b      	ldr	r3, [r3, #0]
 800ddcc:	430a      	orrs	r2, r1
 800ddce:	605a      	str	r2, [r3, #4]
  }
}
 800ddd0:	bf00      	nop
 800ddd2:	370c      	adds	r7, #12
 800ddd4:	46bd      	mov	sp, r7
 800ddd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ddda:	4770      	bx	lr

0800dddc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800dddc:	b580      	push	{r7, lr}
 800ddde:	b098      	sub	sp, #96	@ 0x60
 800dde0:	af02      	add	r7, sp, #8
 800dde2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800dde4:	687b      	ldr	r3, [r7, #4]
 800dde6:	2200      	movs	r2, #0
 800dde8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800ddec:	f7f7 fbde 	bl	80055ac <HAL_GetTick>
 800ddf0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800ddf2:	687b      	ldr	r3, [r7, #4]
 800ddf4:	681b      	ldr	r3, [r3, #0]
 800ddf6:	681b      	ldr	r3, [r3, #0]
 800ddf8:	f003 0308 	and.w	r3, r3, #8
 800ddfc:	2b08      	cmp	r3, #8
 800ddfe:	d12f      	bne.n	800de60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800de00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800de04:	9300      	str	r3, [sp, #0]
 800de06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800de08:	2200      	movs	r2, #0
 800de0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800de0e:	6878      	ldr	r0, [r7, #4]
 800de10:	f000 f88e 	bl	800df30 <UART_WaitOnFlagUntilTimeout>
 800de14:	4603      	mov	r3, r0
 800de16:	2b00      	cmp	r3, #0
 800de18:	d022      	beq.n	800de60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800de1a:	687b      	ldr	r3, [r7, #4]
 800de1c:	681b      	ldr	r3, [r3, #0]
 800de1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800de22:	e853 3f00 	ldrex	r3, [r3]
 800de26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800de28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800de2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800de2e:	653b      	str	r3, [r7, #80]	@ 0x50
 800de30:	687b      	ldr	r3, [r7, #4]
 800de32:	681b      	ldr	r3, [r3, #0]
 800de34:	461a      	mov	r2, r3
 800de36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800de38:	647b      	str	r3, [r7, #68]	@ 0x44
 800de3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800de3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800de3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800de40:	e841 2300 	strex	r3, r2, [r1]
 800de44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800de46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800de48:	2b00      	cmp	r3, #0
 800de4a:	d1e6      	bne.n	800de1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800de4c:	687b      	ldr	r3, [r7, #4]
 800de4e:	2220      	movs	r2, #32
 800de50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800de54:	687b      	ldr	r3, [r7, #4]
 800de56:	2200      	movs	r2, #0
 800de58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800de5c:	2303      	movs	r3, #3
 800de5e:	e063      	b.n	800df28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800de60:	687b      	ldr	r3, [r7, #4]
 800de62:	681b      	ldr	r3, [r3, #0]
 800de64:	681b      	ldr	r3, [r3, #0]
 800de66:	f003 0304 	and.w	r3, r3, #4
 800de6a:	2b04      	cmp	r3, #4
 800de6c:	d149      	bne.n	800df02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800de6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800de72:	9300      	str	r3, [sp, #0]
 800de74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800de76:	2200      	movs	r2, #0
 800de78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800de7c:	6878      	ldr	r0, [r7, #4]
 800de7e:	f000 f857 	bl	800df30 <UART_WaitOnFlagUntilTimeout>
 800de82:	4603      	mov	r3, r0
 800de84:	2b00      	cmp	r3, #0
 800de86:	d03c      	beq.n	800df02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800de88:	687b      	ldr	r3, [r7, #4]
 800de8a:	681b      	ldr	r3, [r3, #0]
 800de8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800de8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800de90:	e853 3f00 	ldrex	r3, [r3]
 800de94:	623b      	str	r3, [r7, #32]
   return(result);
 800de96:	6a3b      	ldr	r3, [r7, #32]
 800de98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800de9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800de9e:	687b      	ldr	r3, [r7, #4]
 800dea0:	681b      	ldr	r3, [r3, #0]
 800dea2:	461a      	mov	r2, r3
 800dea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800dea6:	633b      	str	r3, [r7, #48]	@ 0x30
 800dea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800deaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800deac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800deae:	e841 2300 	strex	r3, r2, [r1]
 800deb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800deb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800deb6:	2b00      	cmp	r3, #0
 800deb8:	d1e6      	bne.n	800de88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800deba:	687b      	ldr	r3, [r7, #4]
 800debc:	681b      	ldr	r3, [r3, #0]
 800debe:	3308      	adds	r3, #8
 800dec0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800dec2:	693b      	ldr	r3, [r7, #16]
 800dec4:	e853 3f00 	ldrex	r3, [r3]
 800dec8:	60fb      	str	r3, [r7, #12]
   return(result);
 800deca:	68fb      	ldr	r3, [r7, #12]
 800decc:	f023 0301 	bic.w	r3, r3, #1
 800ded0:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ded2:	687b      	ldr	r3, [r7, #4]
 800ded4:	681b      	ldr	r3, [r3, #0]
 800ded6:	3308      	adds	r3, #8
 800ded8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800deda:	61fa      	str	r2, [r7, #28]
 800dedc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800dede:	69b9      	ldr	r1, [r7, #24]
 800dee0:	69fa      	ldr	r2, [r7, #28]
 800dee2:	e841 2300 	strex	r3, r2, [r1]
 800dee6:	617b      	str	r3, [r7, #20]
   return(result);
 800dee8:	697b      	ldr	r3, [r7, #20]
 800deea:	2b00      	cmp	r3, #0
 800deec:	d1e5      	bne.n	800deba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800deee:	687b      	ldr	r3, [r7, #4]
 800def0:	2220      	movs	r2, #32
 800def2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800def6:	687b      	ldr	r3, [r7, #4]
 800def8:	2200      	movs	r2, #0
 800defa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800defe:	2303      	movs	r3, #3
 800df00:	e012      	b.n	800df28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800df02:	687b      	ldr	r3, [r7, #4]
 800df04:	2220      	movs	r2, #32
 800df06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800df0a:	687b      	ldr	r3, [r7, #4]
 800df0c:	2220      	movs	r2, #32
 800df0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800df12:	687b      	ldr	r3, [r7, #4]
 800df14:	2200      	movs	r2, #0
 800df16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800df18:	687b      	ldr	r3, [r7, #4]
 800df1a:	2200      	movs	r2, #0
 800df1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800df1e:	687b      	ldr	r3, [r7, #4]
 800df20:	2200      	movs	r2, #0
 800df22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800df26:	2300      	movs	r3, #0
}
 800df28:	4618      	mov	r0, r3
 800df2a:	3758      	adds	r7, #88	@ 0x58
 800df2c:	46bd      	mov	sp, r7
 800df2e:	bd80      	pop	{r7, pc}

0800df30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800df30:	b580      	push	{r7, lr}
 800df32:	b084      	sub	sp, #16
 800df34:	af00      	add	r7, sp, #0
 800df36:	60f8      	str	r0, [r7, #12]
 800df38:	60b9      	str	r1, [r7, #8]
 800df3a:	603b      	str	r3, [r7, #0]
 800df3c:	4613      	mov	r3, r2
 800df3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800df40:	e04f      	b.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800df42:	69bb      	ldr	r3, [r7, #24]
 800df44:	f1b3 3fff 	cmp.w	r3, #4294967295
 800df48:	d04b      	beq.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800df4a:	f7f7 fb2f 	bl	80055ac <HAL_GetTick>
 800df4e:	4602      	mov	r2, r0
 800df50:	683b      	ldr	r3, [r7, #0]
 800df52:	1ad3      	subs	r3, r2, r3
 800df54:	69ba      	ldr	r2, [r7, #24]
 800df56:	429a      	cmp	r2, r3
 800df58:	d302      	bcc.n	800df60 <UART_WaitOnFlagUntilTimeout+0x30>
 800df5a:	69bb      	ldr	r3, [r7, #24]
 800df5c:	2b00      	cmp	r3, #0
 800df5e:	d101      	bne.n	800df64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800df60:	2303      	movs	r3, #3
 800df62:	e04e      	b.n	800e002 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800df64:	68fb      	ldr	r3, [r7, #12]
 800df66:	681b      	ldr	r3, [r3, #0]
 800df68:	681b      	ldr	r3, [r3, #0]
 800df6a:	f003 0304 	and.w	r3, r3, #4
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d037      	beq.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800df72:	68bb      	ldr	r3, [r7, #8]
 800df74:	2b80      	cmp	r3, #128	@ 0x80
 800df76:	d034      	beq.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
 800df78:	68bb      	ldr	r3, [r7, #8]
 800df7a:	2b40      	cmp	r3, #64	@ 0x40
 800df7c:	d031      	beq.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800df7e:	68fb      	ldr	r3, [r7, #12]
 800df80:	681b      	ldr	r3, [r3, #0]
 800df82:	69db      	ldr	r3, [r3, #28]
 800df84:	f003 0308 	and.w	r3, r3, #8
 800df88:	2b08      	cmp	r3, #8
 800df8a:	d110      	bne.n	800dfae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800df8c:	68fb      	ldr	r3, [r7, #12]
 800df8e:	681b      	ldr	r3, [r3, #0]
 800df90:	2208      	movs	r2, #8
 800df92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800df94:	68f8      	ldr	r0, [r7, #12]
 800df96:	f000 f920 	bl	800e1da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800df9a:	68fb      	ldr	r3, [r7, #12]
 800df9c:	2208      	movs	r2, #8
 800df9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dfa2:	68fb      	ldr	r3, [r7, #12]
 800dfa4:	2200      	movs	r2, #0
 800dfa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800dfaa:	2301      	movs	r3, #1
 800dfac:	e029      	b.n	800e002 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800dfae:	68fb      	ldr	r3, [r7, #12]
 800dfb0:	681b      	ldr	r3, [r3, #0]
 800dfb2:	69db      	ldr	r3, [r3, #28]
 800dfb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800dfb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800dfbc:	d111      	bne.n	800dfe2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800dfbe:	68fb      	ldr	r3, [r7, #12]
 800dfc0:	681b      	ldr	r3, [r3, #0]
 800dfc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800dfc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800dfc8:	68f8      	ldr	r0, [r7, #12]
 800dfca:	f000 f906 	bl	800e1da <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800dfce:	68fb      	ldr	r3, [r7, #12]
 800dfd0:	2220      	movs	r2, #32
 800dfd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800dfd6:	68fb      	ldr	r3, [r7, #12]
 800dfd8:	2200      	movs	r2, #0
 800dfda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800dfde:	2303      	movs	r3, #3
 800dfe0:	e00f      	b.n	800e002 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800dfe2:	68fb      	ldr	r3, [r7, #12]
 800dfe4:	681b      	ldr	r3, [r3, #0]
 800dfe6:	69da      	ldr	r2, [r3, #28]
 800dfe8:	68bb      	ldr	r3, [r7, #8]
 800dfea:	4013      	ands	r3, r2
 800dfec:	68ba      	ldr	r2, [r7, #8]
 800dfee:	429a      	cmp	r2, r3
 800dff0:	bf0c      	ite	eq
 800dff2:	2301      	moveq	r3, #1
 800dff4:	2300      	movne	r3, #0
 800dff6:	b2db      	uxtb	r3, r3
 800dff8:	461a      	mov	r2, r3
 800dffa:	79fb      	ldrb	r3, [r7, #7]
 800dffc:	429a      	cmp	r2, r3
 800dffe:	d0a0      	beq.n	800df42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800e000:	2300      	movs	r3, #0
}
 800e002:	4618      	mov	r0, r3
 800e004:	3710      	adds	r7, #16
 800e006:	46bd      	mov	sp, r7
 800e008:	bd80      	pop	{r7, pc}
	...

0800e00c <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800e00c:	b580      	push	{r7, lr}
 800e00e:	b096      	sub	sp, #88	@ 0x58
 800e010:	af00      	add	r7, sp, #0
 800e012:	60f8      	str	r0, [r7, #12]
 800e014:	60b9      	str	r1, [r7, #8]
 800e016:	4613      	mov	r3, r2
 800e018:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800e01a:	68fb      	ldr	r3, [r7, #12]
 800e01c:	68ba      	ldr	r2, [r7, #8]
 800e01e:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 800e020:	68fb      	ldr	r3, [r7, #12]
 800e022:	88fa      	ldrh	r2, [r7, #6]
 800e024:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800e028:	68fb      	ldr	r3, [r7, #12]
 800e02a:	2200      	movs	r2, #0
 800e02c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800e030:	68fb      	ldr	r3, [r7, #12]
 800e032:	2222      	movs	r2, #34	@ 0x22
 800e034:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 800e038:	68fb      	ldr	r3, [r7, #12]
 800e03a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e03e:	2b00      	cmp	r3, #0
 800e040:	d02d      	beq.n	800e09e <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800e042:	68fb      	ldr	r3, [r7, #12]
 800e044:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e048:	4a40      	ldr	r2, [pc, #256]	@ (800e14c <UART_Start_Receive_DMA+0x140>)
 800e04a:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 800e04c:	68fb      	ldr	r3, [r7, #12]
 800e04e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e052:	4a3f      	ldr	r2, [pc, #252]	@ (800e150 <UART_Start_Receive_DMA+0x144>)
 800e054:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800e056:	68fb      	ldr	r3, [r7, #12]
 800e058:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e05c:	4a3d      	ldr	r2, [pc, #244]	@ (800e154 <UART_Start_Receive_DMA+0x148>)
 800e05e:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 800e060:	68fb      	ldr	r3, [r7, #12]
 800e062:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800e066:	2200      	movs	r2, #0
 800e068:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 800e06a:	68fb      	ldr	r3, [r7, #12]
 800e06c:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 800e070:	68fb      	ldr	r3, [r7, #12]
 800e072:	681b      	ldr	r3, [r3, #0]
 800e074:	3324      	adds	r3, #36	@ 0x24
 800e076:	4619      	mov	r1, r3
 800e078:	68fb      	ldr	r3, [r7, #12]
 800e07a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800e07c:	461a      	mov	r2, r3
 800e07e:	88fb      	ldrh	r3, [r7, #6]
 800e080:	f7f8 fcd8 	bl	8006a34 <HAL_DMA_Start_IT>
 800e084:	4603      	mov	r3, r0
 800e086:	2b00      	cmp	r3, #0
 800e088:	d009      	beq.n	800e09e <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 800e08a:	68fb      	ldr	r3, [r7, #12]
 800e08c:	2210      	movs	r2, #16
 800e08e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800e092:	68fb      	ldr	r3, [r7, #12]
 800e094:	2220      	movs	r2, #32
 800e096:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 800e09a:	2301      	movs	r3, #1
 800e09c:	e051      	b.n	800e142 <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 800e09e:	68fb      	ldr	r3, [r7, #12]
 800e0a0:	691b      	ldr	r3, [r3, #16]
 800e0a2:	2b00      	cmp	r3, #0
 800e0a4:	d018      	beq.n	800e0d8 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e0a6:	68fb      	ldr	r3, [r7, #12]
 800e0a8:	681b      	ldr	r3, [r3, #0]
 800e0aa:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0ac:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e0ae:	e853 3f00 	ldrex	r3, [r3]
 800e0b2:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e0b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e0b6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800e0ba:	657b      	str	r3, [r7, #84]	@ 0x54
 800e0bc:	68fb      	ldr	r3, [r7, #12]
 800e0be:	681b      	ldr	r3, [r3, #0]
 800e0c0:	461a      	mov	r2, r3
 800e0c2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800e0c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e0c6:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0c8:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800e0ca:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e0cc:	e841 2300 	strex	r3, r2, [r1]
 800e0d0:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800e0d2:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800e0d4:	2b00      	cmp	r3, #0
 800e0d6:	d1e6      	bne.n	800e0a6 <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e0d8:	68fb      	ldr	r3, [r7, #12]
 800e0da:	681b      	ldr	r3, [r3, #0]
 800e0dc:	3308      	adds	r3, #8
 800e0de:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e0e0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e0e2:	e853 3f00 	ldrex	r3, [r3]
 800e0e6:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e0e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e0ea:	f043 0301 	orr.w	r3, r3, #1
 800e0ee:	653b      	str	r3, [r7, #80]	@ 0x50
 800e0f0:	68fb      	ldr	r3, [r7, #12]
 800e0f2:	681b      	ldr	r3, [r3, #0]
 800e0f4:	3308      	adds	r3, #8
 800e0f6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800e0f8:	637a      	str	r2, [r7, #52]	@ 0x34
 800e0fa:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e0fc:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800e0fe:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800e100:	e841 2300 	strex	r3, r2, [r1]
 800e104:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800e106:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800e108:	2b00      	cmp	r3, #0
 800e10a:	d1e5      	bne.n	800e0d8 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e10c:	68fb      	ldr	r3, [r7, #12]
 800e10e:	681b      	ldr	r3, [r3, #0]
 800e110:	3308      	adds	r3, #8
 800e112:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e114:	697b      	ldr	r3, [r7, #20]
 800e116:	e853 3f00 	ldrex	r3, [r3]
 800e11a:	613b      	str	r3, [r7, #16]
   return(result);
 800e11c:	693b      	ldr	r3, [r7, #16]
 800e11e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e122:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e124:	68fb      	ldr	r3, [r7, #12]
 800e126:	681b      	ldr	r3, [r3, #0]
 800e128:	3308      	adds	r3, #8
 800e12a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800e12c:	623a      	str	r2, [r7, #32]
 800e12e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e130:	69f9      	ldr	r1, [r7, #28]
 800e132:	6a3a      	ldr	r2, [r7, #32]
 800e134:	e841 2300 	strex	r3, r2, [r1]
 800e138:	61bb      	str	r3, [r7, #24]
   return(result);
 800e13a:	69bb      	ldr	r3, [r7, #24]
 800e13c:	2b00      	cmp	r3, #0
 800e13e:	d1e5      	bne.n	800e10c <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 800e140:	2300      	movs	r3, #0
}
 800e142:	4618      	mov	r0, r3
 800e144:	3758      	adds	r7, #88	@ 0x58
 800e146:	46bd      	mov	sp, r7
 800e148:	bd80      	pop	{r7, pc}
 800e14a:	bf00      	nop
 800e14c:	0800e35d 	.word	0x0800e35d
 800e150:	0800e4bf 	.word	0x0800e4bf
 800e154:	0800e531 	.word	0x0800e531

0800e158 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 800e158:	b480      	push	{r7}
 800e15a:	b08f      	sub	sp, #60	@ 0x3c
 800e15c:	af00      	add	r7, sp, #0
 800e15e:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 800e160:	687b      	ldr	r3, [r7, #4]
 800e162:	681b      	ldr	r3, [r3, #0]
 800e164:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e166:	6a3b      	ldr	r3, [r7, #32]
 800e168:	e853 3f00 	ldrex	r3, [r3]
 800e16c:	61fb      	str	r3, [r7, #28]
   return(result);
 800e16e:	69fb      	ldr	r3, [r7, #28]
 800e170:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800e174:	637b      	str	r3, [r7, #52]	@ 0x34
 800e176:	687b      	ldr	r3, [r7, #4]
 800e178:	681b      	ldr	r3, [r3, #0]
 800e17a:	461a      	mov	r2, r3
 800e17c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e17e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800e180:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e182:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e184:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e186:	e841 2300 	strex	r3, r2, [r1]
 800e18a:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e18c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e18e:	2b00      	cmp	r3, #0
 800e190:	d1e6      	bne.n	800e160 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800e192:	687b      	ldr	r3, [r7, #4]
 800e194:	681b      	ldr	r3, [r3, #0]
 800e196:	3308      	adds	r3, #8
 800e198:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e19a:	68fb      	ldr	r3, [r7, #12]
 800e19c:	e853 3f00 	ldrex	r3, [r3]
 800e1a0:	60bb      	str	r3, [r7, #8]
   return(result);
 800e1a2:	68bb      	ldr	r3, [r7, #8]
 800e1a4:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 800e1a8:	633b      	str	r3, [r7, #48]	@ 0x30
 800e1aa:	687b      	ldr	r3, [r7, #4]
 800e1ac:	681b      	ldr	r3, [r3, #0]
 800e1ae:	3308      	adds	r3, #8
 800e1b0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e1b2:	61ba      	str	r2, [r7, #24]
 800e1b4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e1b6:	6979      	ldr	r1, [r7, #20]
 800e1b8:	69ba      	ldr	r2, [r7, #24]
 800e1ba:	e841 2300 	strex	r3, r2, [r1]
 800e1be:	613b      	str	r3, [r7, #16]
   return(result);
 800e1c0:	693b      	ldr	r3, [r7, #16]
 800e1c2:	2b00      	cmp	r3, #0
 800e1c4:	d1e5      	bne.n	800e192 <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800e1c6:	687b      	ldr	r3, [r7, #4]
 800e1c8:	2220      	movs	r2, #32
 800e1ca:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 800e1ce:	bf00      	nop
 800e1d0:	373c      	adds	r7, #60	@ 0x3c
 800e1d2:	46bd      	mov	sp, r7
 800e1d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1d8:	4770      	bx	lr

0800e1da <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800e1da:	b480      	push	{r7}
 800e1dc:	b095      	sub	sp, #84	@ 0x54
 800e1de:	af00      	add	r7, sp, #0
 800e1e0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800e1e2:	687b      	ldr	r3, [r7, #4]
 800e1e4:	681b      	ldr	r3, [r3, #0]
 800e1e6:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e1e8:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e1ea:	e853 3f00 	ldrex	r3, [r3]
 800e1ee:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e1f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e1f2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800e1f6:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800e1f8:	687b      	ldr	r3, [r7, #4]
 800e1fa:	681b      	ldr	r3, [r3, #0]
 800e1fc:	461a      	mov	r2, r3
 800e1fe:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e200:	643b      	str	r3, [r7, #64]	@ 0x40
 800e202:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e204:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e206:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e208:	e841 2300 	strex	r3, r2, [r1]
 800e20c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e20e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e210:	2b00      	cmp	r3, #0
 800e212:	d1e6      	bne.n	800e1e2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800e214:	687b      	ldr	r3, [r7, #4]
 800e216:	681b      	ldr	r3, [r3, #0]
 800e218:	3308      	adds	r3, #8
 800e21a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e21c:	6a3b      	ldr	r3, [r7, #32]
 800e21e:	e853 3f00 	ldrex	r3, [r3]
 800e222:	61fb      	str	r3, [r7, #28]
   return(result);
 800e224:	69fb      	ldr	r3, [r7, #28]
 800e226:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800e22a:	f023 0301 	bic.w	r3, r3, #1
 800e22e:	64bb      	str	r3, [r7, #72]	@ 0x48
 800e230:	687b      	ldr	r3, [r7, #4]
 800e232:	681b      	ldr	r3, [r3, #0]
 800e234:	3308      	adds	r3, #8
 800e236:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800e238:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e23a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e23c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e23e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e240:	e841 2300 	strex	r3, r2, [r1]
 800e244:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e246:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e248:	2b00      	cmp	r3, #0
 800e24a:	d1e3      	bne.n	800e214 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e24c:	687b      	ldr	r3, [r7, #4]
 800e24e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e250:	2b01      	cmp	r3, #1
 800e252:	d118      	bne.n	800e286 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	681b      	ldr	r3, [r3, #0]
 800e258:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e25a:	68fb      	ldr	r3, [r7, #12]
 800e25c:	e853 3f00 	ldrex	r3, [r3]
 800e260:	60bb      	str	r3, [r7, #8]
   return(result);
 800e262:	68bb      	ldr	r3, [r7, #8]
 800e264:	f023 0310 	bic.w	r3, r3, #16
 800e268:	647b      	str	r3, [r7, #68]	@ 0x44
 800e26a:	687b      	ldr	r3, [r7, #4]
 800e26c:	681b      	ldr	r3, [r3, #0]
 800e26e:	461a      	mov	r2, r3
 800e270:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e272:	61bb      	str	r3, [r7, #24]
 800e274:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e276:	6979      	ldr	r1, [r7, #20]
 800e278:	69ba      	ldr	r2, [r7, #24]
 800e27a:	e841 2300 	strex	r3, r2, [r1]
 800e27e:	613b      	str	r3, [r7, #16]
   return(result);
 800e280:	693b      	ldr	r3, [r7, #16]
 800e282:	2b00      	cmp	r3, #0
 800e284:	d1e6      	bne.n	800e254 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800e286:	687b      	ldr	r3, [r7, #4]
 800e288:	2220      	movs	r2, #32
 800e28a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800e28e:	687b      	ldr	r3, [r7, #4]
 800e290:	2200      	movs	r2, #0
 800e292:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800e294:	687b      	ldr	r3, [r7, #4]
 800e296:	2200      	movs	r2, #0
 800e298:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800e29a:	bf00      	nop
 800e29c:	3754      	adds	r7, #84	@ 0x54
 800e29e:	46bd      	mov	sp, r7
 800e2a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2a4:	4770      	bx	lr

0800e2a6 <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 800e2a6:	b580      	push	{r7, lr}
 800e2a8:	b090      	sub	sp, #64	@ 0x40
 800e2aa:	af00      	add	r7, sp, #0
 800e2ac:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e2ae:	687b      	ldr	r3, [r7, #4]
 800e2b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e2b2:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e2b4:	687b      	ldr	r3, [r7, #4]
 800e2b6:	681b      	ldr	r3, [r3, #0]
 800e2b8:	681b      	ldr	r3, [r3, #0]
 800e2ba:	f003 0320 	and.w	r3, r3, #32
 800e2be:	2b00      	cmp	r3, #0
 800e2c0:	d137      	bne.n	800e332 <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 800e2c2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2c4:	2200      	movs	r2, #0
 800e2c6:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 800e2ca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2cc:	681b      	ldr	r3, [r3, #0]
 800e2ce:	3308      	adds	r3, #8
 800e2d0:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e2d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e2d4:	e853 3f00 	ldrex	r3, [r3]
 800e2d8:	623b      	str	r3, [r7, #32]
   return(result);
 800e2da:	6a3b      	ldr	r3, [r7, #32]
 800e2dc:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800e2e0:	63bb      	str	r3, [r7, #56]	@ 0x38
 800e2e2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e2e4:	681b      	ldr	r3, [r3, #0]
 800e2e6:	3308      	adds	r3, #8
 800e2e8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800e2ea:	633a      	str	r2, [r7, #48]	@ 0x30
 800e2ec:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e2ee:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800e2f0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800e2f2:	e841 2300 	strex	r3, r2, [r1]
 800e2f6:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800e2f8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800e2fa:	2b00      	cmp	r3, #0
 800e2fc:	d1e5      	bne.n	800e2ca <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800e2fe:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e300:	681b      	ldr	r3, [r3, #0]
 800e302:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e304:	693b      	ldr	r3, [r7, #16]
 800e306:	e853 3f00 	ldrex	r3, [r3]
 800e30a:	60fb      	str	r3, [r7, #12]
   return(result);
 800e30c:	68fb      	ldr	r3, [r7, #12]
 800e30e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800e312:	637b      	str	r3, [r7, #52]	@ 0x34
 800e314:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800e316:	681b      	ldr	r3, [r3, #0]
 800e318:	461a      	mov	r2, r3
 800e31a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e31c:	61fb      	str	r3, [r7, #28]
 800e31e:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e320:	69b9      	ldr	r1, [r7, #24]
 800e322:	69fa      	ldr	r2, [r7, #28]
 800e324:	e841 2300 	strex	r3, r2, [r1]
 800e328:	617b      	str	r3, [r7, #20]
   return(result);
 800e32a:	697b      	ldr	r3, [r7, #20]
 800e32c:	2b00      	cmp	r3, #0
 800e32e:	d1e6      	bne.n	800e2fe <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e330:	e002      	b.n	800e338 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 800e332:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 800e334:	f7ff fa53 	bl	800d7de <HAL_UART_TxCpltCallback>
}
 800e338:	bf00      	nop
 800e33a:	3740      	adds	r7, #64	@ 0x40
 800e33c:	46bd      	mov	sp, r7
 800e33e:	bd80      	pop	{r7, pc}

0800e340 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e340:	b580      	push	{r7, lr}
 800e342:	b084      	sub	sp, #16
 800e344:	af00      	add	r7, sp, #0
 800e346:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e34c:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 800e34e:	68f8      	ldr	r0, [r7, #12]
 800e350:	f7ff fa4f 	bl	800d7f2 <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e354:	bf00      	nop
 800e356:	3710      	adds	r7, #16
 800e358:	46bd      	mov	sp, r7
 800e35a:	bd80      	pop	{r7, pc}

0800e35c <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800e35c:	b580      	push	{r7, lr}
 800e35e:	b09c      	sub	sp, #112	@ 0x70
 800e360:	af00      	add	r7, sp, #0
 800e362:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e364:	687b      	ldr	r3, [r7, #4]
 800e366:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e368:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 800e36a:	687b      	ldr	r3, [r7, #4]
 800e36c:	681b      	ldr	r3, [r3, #0]
 800e36e:	681b      	ldr	r3, [r3, #0]
 800e370:	f003 0320 	and.w	r3, r3, #32
 800e374:	2b00      	cmp	r3, #0
 800e376:	d171      	bne.n	800e45c <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 800e378:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e37a:	2200      	movs	r2, #0
 800e37c:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800e380:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e382:	681b      	ldr	r3, [r3, #0]
 800e384:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e386:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800e388:	e853 3f00 	ldrex	r3, [r3]
 800e38c:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800e38e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800e390:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800e394:	66bb      	str	r3, [r7, #104]	@ 0x68
 800e396:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e398:	681b      	ldr	r3, [r3, #0]
 800e39a:	461a      	mov	r2, r3
 800e39c:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800e39e:	657b      	str	r3, [r7, #84]	@ 0x54
 800e3a0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3a2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800e3a4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800e3a6:	e841 2300 	strex	r3, r2, [r1]
 800e3aa:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800e3ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800e3ae:	2b00      	cmp	r3, #0
 800e3b0:	d1e6      	bne.n	800e380 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800e3b2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3b4:	681b      	ldr	r3, [r3, #0]
 800e3b6:	3308      	adds	r3, #8
 800e3b8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800e3bc:	e853 3f00 	ldrex	r3, [r3]
 800e3c0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800e3c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800e3c4:	f023 0301 	bic.w	r3, r3, #1
 800e3c8:	667b      	str	r3, [r7, #100]	@ 0x64
 800e3ca:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	3308      	adds	r3, #8
 800e3d0:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800e3d2:	643a      	str	r2, [r7, #64]	@ 0x40
 800e3d4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e3d6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800e3d8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800e3da:	e841 2300 	strex	r3, r2, [r1]
 800e3de:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800e3e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800e3e2:	2b00      	cmp	r3, #0
 800e3e4:	d1e5      	bne.n	800e3b2 <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800e3e6:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e3e8:	681b      	ldr	r3, [r3, #0]
 800e3ea:	3308      	adds	r3, #8
 800e3ec:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e3ee:	6a3b      	ldr	r3, [r7, #32]
 800e3f0:	e853 3f00 	ldrex	r3, [r3]
 800e3f4:	61fb      	str	r3, [r7, #28]
   return(result);
 800e3f6:	69fb      	ldr	r3, [r7, #28]
 800e3f8:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800e3fc:	663b      	str	r3, [r7, #96]	@ 0x60
 800e3fe:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e400:	681b      	ldr	r3, [r3, #0]
 800e402:	3308      	adds	r3, #8
 800e404:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800e406:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800e408:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e40a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800e40c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800e40e:	e841 2300 	strex	r3, r2, [r1]
 800e412:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800e414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800e416:	2b00      	cmp	r3, #0
 800e418:	d1e5      	bne.n	800e3e6 <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 800e41a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e41c:	2220      	movs	r2, #32
 800e41e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e422:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e424:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e426:	2b01      	cmp	r3, #1
 800e428:	d118      	bne.n	800e45c <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800e42a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e42c:	681b      	ldr	r3, [r3, #0]
 800e42e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800e430:	68fb      	ldr	r3, [r7, #12]
 800e432:	e853 3f00 	ldrex	r3, [r3]
 800e436:	60bb      	str	r3, [r7, #8]
   return(result);
 800e438:	68bb      	ldr	r3, [r7, #8]
 800e43a:	f023 0310 	bic.w	r3, r3, #16
 800e43e:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800e440:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e442:	681b      	ldr	r3, [r3, #0]
 800e444:	461a      	mov	r2, r3
 800e446:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800e448:	61bb      	str	r3, [r7, #24]
 800e44a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800e44c:	6979      	ldr	r1, [r7, #20]
 800e44e:	69ba      	ldr	r2, [r7, #24]
 800e450:	e841 2300 	strex	r3, r2, [r1]
 800e454:	613b      	str	r3, [r7, #16]
   return(result);
 800e456:	693b      	ldr	r3, [r7, #16]
 800e458:	2b00      	cmp	r3, #0
 800e45a:	d1e6      	bne.n	800e42a <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800e45c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e45e:	2200      	movs	r2, #0
 800e460:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e462:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e464:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e466:	2b01      	cmp	r3, #1
 800e468:	d122      	bne.n	800e4b0 <UART_DMAReceiveCplt+0x154>
  {
    huart->RxXferCount = 0;
 800e46a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e46c:	2200      	movs	r2, #0
 800e46e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side.
       DMA Normal mode, remaining nb of data will be 0
       DMA Circular mode, remaining nb of data is reset to RxXferSize */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e472:	687b      	ldr	r3, [r7, #4]
 800e474:	681b      	ldr	r3, [r3, #0]
 800e476:	685b      	ldr	r3, [r3, #4]
 800e478:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
    if (nb_remaining_rx_data < huart->RxXferSize)
 800e47c:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e47e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e482:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e486:	429a      	cmp	r2, r3
 800e488:	d204      	bcs.n	800e494 <UART_DMAReceiveCplt+0x138>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e48a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e48c:	f8b7 205a 	ldrh.w	r2, [r7, #90]	@ 0x5a
 800e490:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e494:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e496:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e49a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800e49c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e4a0:	b29b      	uxth	r3, r3
 800e4a2:	1ad3      	subs	r3, r2, r3
 800e4a4:	b29b      	uxth	r3, r3
 800e4a6:	4619      	mov	r1, r3
 800e4a8:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e4aa:	f7ff f9c0 	bl	800d82e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e4ae:	e002      	b.n	800e4b6 <UART_DMAReceiveCplt+0x15a>
    HAL_UART_RxCpltCallback(huart);
 800e4b0:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 800e4b2:	f7f6 fe71 	bl	8005198 <HAL_UART_RxCpltCallback>
}
 800e4b6:	bf00      	nop
 800e4b8:	3770      	adds	r7, #112	@ 0x70
 800e4ba:	46bd      	mov	sp, r7
 800e4bc:	bd80      	pop	{r7, pc}

0800e4be <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 800e4be:	b580      	push	{r7, lr}
 800e4c0:	b084      	sub	sp, #16
 800e4c2:	af00      	add	r7, sp, #0
 800e4c4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e4c6:	687b      	ldr	r3, [r7, #4]
 800e4c8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e4ca:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 800e4cc:	68fb      	ldr	r3, [r7, #12]
 800e4ce:	2201      	movs	r2, #1
 800e4d0:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800e4d2:	68fb      	ldr	r3, [r7, #12]
 800e4d4:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800e4d6:	2b01      	cmp	r3, #1
 800e4d8:	d123      	bne.n	800e522 <UART_DMARxHalfCplt+0x64>
  {
    huart->RxXferCount = huart->RxXferSize / 2U;
 800e4da:	68fb      	ldr	r3, [r7, #12]
 800e4dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e4e0:	085b      	lsrs	r3, r3, #1
 800e4e2:	b29a      	uxth	r2, r3
 800e4e4:	68fb      	ldr	r3, [r7, #12]
 800e4e6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Check current nb of data still to be received on DMA side. */
    uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(hdma);
 800e4ea:	687b      	ldr	r3, [r7, #4]
 800e4ec:	681b      	ldr	r3, [r3, #0]
 800e4ee:	685b      	ldr	r3, [r3, #4]
 800e4f0:	817b      	strh	r3, [r7, #10]
    if (nb_remaining_rx_data <= huart->RxXferSize)
 800e4f2:	68fb      	ldr	r3, [r7, #12]
 800e4f4:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800e4f8:	897a      	ldrh	r2, [r7, #10]
 800e4fa:	429a      	cmp	r2, r3
 800e4fc:	d803      	bhi.n	800e506 <UART_DMARxHalfCplt+0x48>
    {
      /* Update nb of remaining data */
      huart->RxXferCount = nb_remaining_rx_data;
 800e4fe:	68fb      	ldr	r3, [r7, #12]
 800e500:	897a      	ldrh	r2, [r7, #10]
 800e502:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800e506:	68fb      	ldr	r3, [r7, #12]
 800e508:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800e50c:	68fb      	ldr	r3, [r7, #12]
 800e50e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800e512:	b29b      	uxth	r3, r3
 800e514:	1ad3      	subs	r3, r2, r3
 800e516:	b29b      	uxth	r3, r3
 800e518:	4619      	mov	r1, r3
 800e51a:	68f8      	ldr	r0, [r7, #12]
 800e51c:	f7ff f987 	bl	800d82e <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 800e520:	e002      	b.n	800e528 <UART_DMARxHalfCplt+0x6a>
    HAL_UART_RxHalfCpltCallback(huart);
 800e522:	68f8      	ldr	r0, [r7, #12]
 800e524:	f7ff f96f 	bl	800d806 <HAL_UART_RxHalfCpltCallback>
}
 800e528:	bf00      	nop
 800e52a:	3710      	adds	r7, #16
 800e52c:	46bd      	mov	sp, r7
 800e52e:	bd80      	pop	{r7, pc}

0800e530 <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 800e530:	b580      	push	{r7, lr}
 800e532:	b086      	sub	sp, #24
 800e534:	af00      	add	r7, sp, #0
 800e536:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800e538:	687b      	ldr	r3, [r7, #4]
 800e53a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e53c:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 800e53e:	697b      	ldr	r3, [r7, #20]
 800e540:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800e544:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 800e546:	697b      	ldr	r3, [r7, #20]
 800e548:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800e54c:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 800e54e:	697b      	ldr	r3, [r7, #20]
 800e550:	681b      	ldr	r3, [r3, #0]
 800e552:	689b      	ldr	r3, [r3, #8]
 800e554:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800e558:	2b80      	cmp	r3, #128	@ 0x80
 800e55a:	d109      	bne.n	800e570 <UART_DMAError+0x40>
 800e55c:	693b      	ldr	r3, [r7, #16]
 800e55e:	2b21      	cmp	r3, #33	@ 0x21
 800e560:	d106      	bne.n	800e570 <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 800e562:	697b      	ldr	r3, [r7, #20]
 800e564:	2200      	movs	r2, #0
 800e566:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 800e56a:	6978      	ldr	r0, [r7, #20]
 800e56c:	f7ff fdf4 	bl	800e158 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 800e570:	697b      	ldr	r3, [r7, #20]
 800e572:	681b      	ldr	r3, [r3, #0]
 800e574:	689b      	ldr	r3, [r3, #8]
 800e576:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e57a:	2b40      	cmp	r3, #64	@ 0x40
 800e57c:	d109      	bne.n	800e592 <UART_DMAError+0x62>
 800e57e:	68fb      	ldr	r3, [r7, #12]
 800e580:	2b22      	cmp	r3, #34	@ 0x22
 800e582:	d106      	bne.n	800e592 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 800e584:	697b      	ldr	r3, [r7, #20]
 800e586:	2200      	movs	r2, #0
 800e588:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 800e58c:	6978      	ldr	r0, [r7, #20]
 800e58e:	f7ff fe24 	bl	800e1da <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 800e592:	697b      	ldr	r3, [r7, #20]
 800e594:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800e598:	f043 0210 	orr.w	r2, r3, #16
 800e59c:	697b      	ldr	r3, [r7, #20]
 800e59e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800e5a2:	6978      	ldr	r0, [r7, #20]
 800e5a4:	f7ff f939 	bl	800d81a <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800e5a8:	bf00      	nop
 800e5aa:	3718      	adds	r7, #24
 800e5ac:	46bd      	mov	sp, r7
 800e5ae:	bd80      	pop	{r7, pc}

0800e5b0 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800e5b0:	b480      	push	{r7}
 800e5b2:	b085      	sub	sp, #20
 800e5b4:	af00      	add	r7, sp, #0
 800e5b6:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e5b8:	687b      	ldr	r3, [r7, #4]
 800e5ba:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e5be:	2b01      	cmp	r3, #1
 800e5c0:	d101      	bne.n	800e5c6 <HAL_UARTEx_DisableFifoMode+0x16>
 800e5c2:	2302      	movs	r3, #2
 800e5c4:	e027      	b.n	800e616 <HAL_UARTEx_DisableFifoMode+0x66>
 800e5c6:	687b      	ldr	r3, [r7, #4]
 800e5c8:	2201      	movs	r2, #1
 800e5ca:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e5ce:	687b      	ldr	r3, [r7, #4]
 800e5d0:	2224      	movs	r2, #36	@ 0x24
 800e5d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e5d6:	687b      	ldr	r3, [r7, #4]
 800e5d8:	681b      	ldr	r3, [r3, #0]
 800e5da:	681b      	ldr	r3, [r3, #0]
 800e5dc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e5de:	687b      	ldr	r3, [r7, #4]
 800e5e0:	681b      	ldr	r3, [r3, #0]
 800e5e2:	681a      	ldr	r2, [r3, #0]
 800e5e4:	687b      	ldr	r3, [r7, #4]
 800e5e6:	681b      	ldr	r3, [r3, #0]
 800e5e8:	f022 0201 	bic.w	r2, r2, #1
 800e5ec:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800e5ee:	68fb      	ldr	r3, [r7, #12]
 800e5f0:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800e5f4:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800e5f6:	687b      	ldr	r3, [r7, #4]
 800e5f8:	2200      	movs	r2, #0
 800e5fa:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e5fc:	687b      	ldr	r3, [r7, #4]
 800e5fe:	681b      	ldr	r3, [r3, #0]
 800e600:	68fa      	ldr	r2, [r7, #12]
 800e602:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2220      	movs	r2, #32
 800e608:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e60c:	687b      	ldr	r3, [r7, #4]
 800e60e:	2200      	movs	r2, #0
 800e610:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e614:	2300      	movs	r3, #0
}
 800e616:	4618      	mov	r0, r3
 800e618:	3714      	adds	r7, #20
 800e61a:	46bd      	mov	sp, r7
 800e61c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e620:	4770      	bx	lr

0800e622 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e622:	b580      	push	{r7, lr}
 800e624:	b084      	sub	sp, #16
 800e626:	af00      	add	r7, sp, #0
 800e628:	6078      	str	r0, [r7, #4]
 800e62a:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e632:	2b01      	cmp	r3, #1
 800e634:	d101      	bne.n	800e63a <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800e636:	2302      	movs	r3, #2
 800e638:	e02d      	b.n	800e696 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800e63a:	687b      	ldr	r3, [r7, #4]
 800e63c:	2201      	movs	r2, #1
 800e63e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e642:	687b      	ldr	r3, [r7, #4]
 800e644:	2224      	movs	r2, #36	@ 0x24
 800e646:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e64a:	687b      	ldr	r3, [r7, #4]
 800e64c:	681b      	ldr	r3, [r3, #0]
 800e64e:	681b      	ldr	r3, [r3, #0]
 800e650:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e652:	687b      	ldr	r3, [r7, #4]
 800e654:	681b      	ldr	r3, [r3, #0]
 800e656:	681a      	ldr	r2, [r3, #0]
 800e658:	687b      	ldr	r3, [r7, #4]
 800e65a:	681b      	ldr	r3, [r3, #0]
 800e65c:	f022 0201 	bic.w	r2, r2, #1
 800e660:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	681b      	ldr	r3, [r3, #0]
 800e666:	689b      	ldr	r3, [r3, #8]
 800e668:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800e66c:	687b      	ldr	r3, [r7, #4]
 800e66e:	681b      	ldr	r3, [r3, #0]
 800e670:	683a      	ldr	r2, [r7, #0]
 800e672:	430a      	orrs	r2, r1
 800e674:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e676:	6878      	ldr	r0, [r7, #4]
 800e678:	f000 f850 	bl	800e71c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	681b      	ldr	r3, [r3, #0]
 800e680:	68fa      	ldr	r2, [r7, #12]
 800e682:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e684:	687b      	ldr	r3, [r7, #4]
 800e686:	2220      	movs	r2, #32
 800e688:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e68c:	687b      	ldr	r3, [r7, #4]
 800e68e:	2200      	movs	r2, #0
 800e690:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e694:	2300      	movs	r3, #0
}
 800e696:	4618      	mov	r0, r3
 800e698:	3710      	adds	r7, #16
 800e69a:	46bd      	mov	sp, r7
 800e69c:	bd80      	pop	{r7, pc}

0800e69e <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800e69e:	b580      	push	{r7, lr}
 800e6a0:	b084      	sub	sp, #16
 800e6a2:	af00      	add	r7, sp, #0
 800e6a4:	6078      	str	r0, [r7, #4]
 800e6a6:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800e6a8:	687b      	ldr	r3, [r7, #4]
 800e6aa:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800e6ae:	2b01      	cmp	r3, #1
 800e6b0:	d101      	bne.n	800e6b6 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800e6b2:	2302      	movs	r3, #2
 800e6b4:	e02d      	b.n	800e712 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800e6b6:	687b      	ldr	r3, [r7, #4]
 800e6b8:	2201      	movs	r2, #1
 800e6ba:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800e6be:	687b      	ldr	r3, [r7, #4]
 800e6c0:	2224      	movs	r2, #36	@ 0x24
 800e6c2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800e6c6:	687b      	ldr	r3, [r7, #4]
 800e6c8:	681b      	ldr	r3, [r3, #0]
 800e6ca:	681b      	ldr	r3, [r3, #0]
 800e6cc:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800e6ce:	687b      	ldr	r3, [r7, #4]
 800e6d0:	681b      	ldr	r3, [r3, #0]
 800e6d2:	681a      	ldr	r2, [r3, #0]
 800e6d4:	687b      	ldr	r3, [r7, #4]
 800e6d6:	681b      	ldr	r3, [r3, #0]
 800e6d8:	f022 0201 	bic.w	r2, r2, #1
 800e6dc:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800e6de:	687b      	ldr	r3, [r7, #4]
 800e6e0:	681b      	ldr	r3, [r3, #0]
 800e6e2:	689b      	ldr	r3, [r3, #8]
 800e6e4:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	681b      	ldr	r3, [r3, #0]
 800e6ec:	683a      	ldr	r2, [r7, #0]
 800e6ee:	430a      	orrs	r2, r1
 800e6f0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800e6f2:	6878      	ldr	r0, [r7, #4]
 800e6f4:	f000 f812 	bl	800e71c <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800e6f8:	687b      	ldr	r3, [r7, #4]
 800e6fa:	681b      	ldr	r3, [r3, #0]
 800e6fc:	68fa      	ldr	r2, [r7, #12]
 800e6fe:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800e700:	687b      	ldr	r3, [r7, #4]
 800e702:	2220      	movs	r2, #32
 800e704:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800e708:	687b      	ldr	r3, [r7, #4]
 800e70a:	2200      	movs	r2, #0
 800e70c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800e710:	2300      	movs	r3, #0
}
 800e712:	4618      	mov	r0, r3
 800e714:	3710      	adds	r7, #16
 800e716:	46bd      	mov	sp, r7
 800e718:	bd80      	pop	{r7, pc}
	...

0800e71c <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800e71c:	b480      	push	{r7}
 800e71e:	b085      	sub	sp, #20
 800e720:	af00      	add	r7, sp, #0
 800e722:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800e724:	687b      	ldr	r3, [r7, #4]
 800e726:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800e728:	2b00      	cmp	r3, #0
 800e72a:	d108      	bne.n	800e73e <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800e72c:	687b      	ldr	r3, [r7, #4]
 800e72e:	2201      	movs	r2, #1
 800e730:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800e734:	687b      	ldr	r3, [r7, #4]
 800e736:	2201      	movs	r2, #1
 800e738:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800e73c:	e031      	b.n	800e7a2 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800e73e:	2308      	movs	r3, #8
 800e740:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800e742:	2308      	movs	r3, #8
 800e744:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800e746:	687b      	ldr	r3, [r7, #4]
 800e748:	681b      	ldr	r3, [r3, #0]
 800e74a:	689b      	ldr	r3, [r3, #8]
 800e74c:	0e5b      	lsrs	r3, r3, #25
 800e74e:	b2db      	uxtb	r3, r3
 800e750:	f003 0307 	and.w	r3, r3, #7
 800e754:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800e756:	687b      	ldr	r3, [r7, #4]
 800e758:	681b      	ldr	r3, [r3, #0]
 800e75a:	689b      	ldr	r3, [r3, #8]
 800e75c:	0f5b      	lsrs	r3, r3, #29
 800e75e:	b2db      	uxtb	r3, r3
 800e760:	f003 0307 	and.w	r3, r3, #7
 800e764:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e766:	7bbb      	ldrb	r3, [r7, #14]
 800e768:	7b3a      	ldrb	r2, [r7, #12]
 800e76a:	4911      	ldr	r1, [pc, #68]	@ (800e7b0 <UARTEx_SetNbDataToProcess+0x94>)
 800e76c:	5c8a      	ldrb	r2, [r1, r2]
 800e76e:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800e772:	7b3a      	ldrb	r2, [r7, #12]
 800e774:	490f      	ldr	r1, [pc, #60]	@ (800e7b4 <UARTEx_SetNbDataToProcess+0x98>)
 800e776:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800e778:	fb93 f3f2 	sdiv	r3, r3, r2
 800e77c:	b29a      	uxth	r2, r3
 800e77e:	687b      	ldr	r3, [r7, #4]
 800e780:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e784:	7bfb      	ldrb	r3, [r7, #15]
 800e786:	7b7a      	ldrb	r2, [r7, #13]
 800e788:	4909      	ldr	r1, [pc, #36]	@ (800e7b0 <UARTEx_SetNbDataToProcess+0x94>)
 800e78a:	5c8a      	ldrb	r2, [r1, r2]
 800e78c:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800e790:	7b7a      	ldrb	r2, [r7, #13]
 800e792:	4908      	ldr	r1, [pc, #32]	@ (800e7b4 <UARTEx_SetNbDataToProcess+0x98>)
 800e794:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800e796:	fb93 f3f2 	sdiv	r3, r3, r2
 800e79a:	b29a      	uxth	r2, r3
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800e7a2:	bf00      	nop
 800e7a4:	3714      	adds	r7, #20
 800e7a6:	46bd      	mov	sp, r7
 800e7a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7ac:	4770      	bx	lr
 800e7ae:	bf00      	nop
 800e7b0:	080207e8 	.word	0x080207e8
 800e7b4:	080207f0 	.word	0x080207f0

0800e7b8 <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_TypeDef *USBx)
{
 800e7b8:	b480      	push	{r7}
 800e7ba:	b085      	sub	sp, #20
 800e7bc:	af00      	add	r7, sp, #0
 800e7be:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e7c0:	687b      	ldr	r3, [r7, #4]
 800e7c2:	2200      	movs	r2, #0
 800e7c4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e7c8:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e7cc:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Set interrupt mask */
  USBx->CNTR = (uint16_t)winterruptmask;
 800e7ce:	68fb      	ldr	r3, [r7, #12]
 800e7d0:	b29a      	uxth	r2, r3
 800e7d2:	687b      	ldr	r3, [r7, #4]
 800e7d4:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e7d8:	2300      	movs	r3, #0
}
 800e7da:	4618      	mov	r0, r3
 800e7dc:	3714      	adds	r7, #20
 800e7de:	46bd      	mov	sp, r7
 800e7e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7e4:	4770      	bx	lr

0800e7e6 <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_TypeDef *USBx)
{
 800e7e6:	b480      	push	{r7}
 800e7e8:	b085      	sub	sp, #20
 800e7ea:	af00      	add	r7, sp, #0
 800e7ec:	6078      	str	r0, [r7, #4]
  uint32_t winterruptmask;

  /* Set winterruptmask variable */
  winterruptmask = USB_CNTR_CTRM  | USB_CNTR_WKUPM |
 800e7ee:	f64b 7380 	movw	r3, #49024	@ 0xbf80
 800e7f2:	60fb      	str	r3, [r7, #12]
                   USB_CNTR_SUSPM | USB_CNTR_ERRM |
                   USB_CNTR_SOFM | USB_CNTR_ESOFM |
                   USB_CNTR_RESETM | USB_CNTR_L1REQM;

  /* Clear interrupt mask */
  USBx->CNTR &= (uint16_t)(~winterruptmask);
 800e7f4:	687b      	ldr	r3, [r7, #4]
 800e7f6:	f8b3 3040 	ldrh.w	r3, [r3, #64]	@ 0x40
 800e7fa:	b29a      	uxth	r2, r3
 800e7fc:	68fb      	ldr	r3, [r7, #12]
 800e7fe:	b29b      	uxth	r3, r3
 800e800:	43db      	mvns	r3, r3
 800e802:	b29b      	uxth	r3, r3
 800e804:	4013      	ands	r3, r2
 800e806:	b29a      	uxth	r2, r3
 800e808:	687b      	ldr	r3, [r7, #4]
 800e80a:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800e80e:	2300      	movs	r3, #0
}
 800e810:	4618      	mov	r0, r3
 800e812:	3714      	adds	r7, #20
 800e814:	46bd      	mov	sp, r7
 800e816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e81a:	4770      	bx	lr

0800e81c <USB_DevInit>:
  * @param  cfg  pointer to a USB_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_TypeDef *USBx, USB_CfgTypeDef cfg)
{
 800e81c:	b480      	push	{r7}
 800e81e:	b085      	sub	sp, #20
 800e820:	af00      	add	r7, sp, #0
 800e822:	60f8      	str	r0, [r7, #12]
 800e824:	1d3b      	adds	r3, r7, #4
 800e826:	e883 0006 	stmia.w	r3, {r1, r2}
  /* Prevent unused argument(s) compilation warning */
  UNUSED(cfg);

  /* Init Device */
  /* CNTR_FRES = 1 */
  USBx->CNTR = (uint16_t)USB_CNTR_FRES;
 800e82a:	68fb      	ldr	r3, [r7, #12]
 800e82c:	2201      	movs	r2, #1
 800e82e:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* CNTR_FRES = 0 */
  USBx->CNTR = 0U;
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	2200      	movs	r2, #0
 800e836:	f8a3 2040 	strh.w	r2, [r3, #64]	@ 0x40

  /* Clear pending interrupts */
  USBx->ISTR = 0U;
 800e83a:	68fb      	ldr	r3, [r7, #12]
 800e83c:	2200      	movs	r2, #0
 800e83e:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44

  /*Set Btable Address*/
  USBx->BTABLE = BTABLE_ADDRESS;
 800e842:	68fb      	ldr	r3, [r7, #12]
 800e844:	2200      	movs	r2, #0
 800e846:	f8a3 2050 	strh.w	r2, [r3, #80]	@ 0x50

  return HAL_OK;
 800e84a:	2300      	movs	r3, #0
}
 800e84c:	4618      	mov	r0, r3
 800e84e:	3714      	adds	r7, #20
 800e850:	46bd      	mov	sp, r7
 800e852:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e856:	4770      	bx	lr

0800e858 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_TypeDef const *USBx, uint32_t num)
{
 800e858:	b480      	push	{r7}
 800e85a:	b083      	sub	sp, #12
 800e85c:	af00      	add	r7, sp, #0
 800e85e:	6078      	str	r0, [r7, #4]
 800e860:	6039      	str	r1, [r7, #0]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e862:	2300      	movs	r3, #0
}
 800e864:	4618      	mov	r0, r3
 800e866:	370c      	adds	r7, #12
 800e868:	46bd      	mov	sp, r7
 800e86a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e86e:	4770      	bx	lr

0800e870 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo : Flush Rx FIFO
  * @param  USBx : Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_TypeDef const *USBx)
{
 800e870:	b480      	push	{r7}
 800e872:	b083      	sub	sp, #12
 800e874:	af00      	add	r7, sp, #0
 800e876:	6078      	str	r0, [r7, #4]
  /* NOTE : - This function is not required by USB Device FS peripheral, it is used
              only by USB OTG FS peripheral.
            - This function is added to ensure compatibility across platforms.
   */

  return HAL_OK;
 800e878:	2300      	movs	r3, #0
}
 800e87a:	4618      	mov	r0, r3
 800e87c:	370c      	adds	r7, #12
 800e87e:	46bd      	mov	sp, r7
 800e880:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e884:	4770      	bx	lr
	...

0800e888 <USB_ActivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800e888:	b480      	push	{r7}
 800e88a:	b0a7      	sub	sp, #156	@ 0x9c
 800e88c:	af00      	add	r7, sp, #0
 800e88e:	6078      	str	r0, [r7, #4]
 800e890:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef ret = HAL_OK;
 800e892:	2300      	movs	r3, #0
 800e894:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
  uint16_t wEpRegVal;

  wEpRegVal = PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_T_MASK;
 800e898:	687a      	ldr	r2, [r7, #4]
 800e89a:	683b      	ldr	r3, [r7, #0]
 800e89c:	781b      	ldrb	r3, [r3, #0]
 800e89e:	009b      	lsls	r3, r3, #2
 800e8a0:	4413      	add	r3, r2
 800e8a2:	881b      	ldrh	r3, [r3, #0]
 800e8a4:	b29b      	uxth	r3, r3
 800e8a6:	f423 43ec 	bic.w	r3, r3, #30208	@ 0x7600
 800e8aa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e8ae:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94

  /* initialize Endpoint */
  switch (ep->type)
 800e8b2:	683b      	ldr	r3, [r7, #0]
 800e8b4:	78db      	ldrb	r3, [r3, #3]
 800e8b6:	2b03      	cmp	r3, #3
 800e8b8:	d81f      	bhi.n	800e8fa <USB_ActivateEndpoint+0x72>
 800e8ba:	a201      	add	r2, pc, #4	@ (adr r2, 800e8c0 <USB_ActivateEndpoint+0x38>)
 800e8bc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800e8c0:	0800e8d1 	.word	0x0800e8d1
 800e8c4:	0800e8ed 	.word	0x0800e8ed
 800e8c8:	0800e903 	.word	0x0800e903
 800e8cc:	0800e8df 	.word	0x0800e8df
  {
    case EP_TYPE_CTRL:
      wEpRegVal |= USB_EP_CONTROL;
 800e8d0:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e8d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800e8d8:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e8dc:	e012      	b.n	800e904 <USB_ActivateEndpoint+0x7c>
    case EP_TYPE_BULK:
      wEpRegVal |= USB_EP_BULK;
      break;

    case EP_TYPE_INTR:
      wEpRegVal |= USB_EP_INTERRUPT;
 800e8de:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e8e2:	f443 63c0 	orr.w	r3, r3, #1536	@ 0x600
 800e8e6:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e8ea:	e00b      	b.n	800e904 <USB_ActivateEndpoint+0x7c>

    case EP_TYPE_ISOC:
      wEpRegVal |= USB_EP_ISOCHRONOUS;
 800e8ec:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e8f0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800e8f4:	f8a7 3094 	strh.w	r3, [r7, #148]	@ 0x94
      break;
 800e8f8:	e004      	b.n	800e904 <USB_ActivateEndpoint+0x7c>

    default:
      ret = HAL_ERROR;
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
      break;
 800e900:	e000      	b.n	800e904 <USB_ActivateEndpoint+0x7c>
      break;
 800e902:	bf00      	nop
  }

  PCD_SET_ENDPOINT(USBx, ep->num, (wEpRegVal | USB_EP_CTR_RX | USB_EP_CTR_TX));
 800e904:	687a      	ldr	r2, [r7, #4]
 800e906:	683b      	ldr	r3, [r7, #0]
 800e908:	781b      	ldrb	r3, [r3, #0]
 800e90a:	009b      	lsls	r3, r3, #2
 800e90c:	441a      	add	r2, r3
 800e90e:	f8b7 3094 	ldrh.w	r3, [r7, #148]	@ 0x94
 800e912:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e916:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e91a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e91e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e922:	b29b      	uxth	r3, r3
 800e924:	8013      	strh	r3, [r2, #0]

  PCD_SET_EP_ADDRESS(USBx, ep->num, ep->num);
 800e926:	687a      	ldr	r2, [r7, #4]
 800e928:	683b      	ldr	r3, [r7, #0]
 800e92a:	781b      	ldrb	r3, [r3, #0]
 800e92c:	009b      	lsls	r3, r3, #2
 800e92e:	4413      	add	r3, r2
 800e930:	881b      	ldrh	r3, [r3, #0]
 800e932:	b29b      	uxth	r3, r3
 800e934:	b21b      	sxth	r3, r3
 800e936:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e93a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e93e:	b21a      	sxth	r2, r3
 800e940:	683b      	ldr	r3, [r7, #0]
 800e942:	781b      	ldrb	r3, [r3, #0]
 800e944:	b21b      	sxth	r3, r3
 800e946:	4313      	orrs	r3, r2
 800e948:	b21b      	sxth	r3, r3
 800e94a:	f8a7 3086 	strh.w	r3, [r7, #134]	@ 0x86
 800e94e:	687a      	ldr	r2, [r7, #4]
 800e950:	683b      	ldr	r3, [r7, #0]
 800e952:	781b      	ldrb	r3, [r3, #0]
 800e954:	009b      	lsls	r3, r3, #2
 800e956:	441a      	add	r2, r3
 800e958:	f8b7 3086 	ldrh.w	r3, [r7, #134]	@ 0x86
 800e95c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e960:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e964:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800e968:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800e96c:	b29b      	uxth	r3, r3
 800e96e:	8013      	strh	r3, [r2, #0]

  if (ep->doublebuffer == 0U)
 800e970:	683b      	ldr	r3, [r7, #0]
 800e972:	7b1b      	ldrb	r3, [r3, #12]
 800e974:	2b00      	cmp	r3, #0
 800e976:	f040 8180 	bne.w	800ec7a <USB_ActivateEndpoint+0x3f2>
  {
    if (ep->is_in != 0U)
 800e97a:	683b      	ldr	r3, [r7, #0]
 800e97c:	785b      	ldrb	r3, [r3, #1]
 800e97e:	2b00      	cmp	r3, #0
 800e980:	f000 8084 	beq.w	800ea8c <USB_ActivateEndpoint+0x204>
    {
      /*Set the endpoint Transmit buffer address */
      PCD_SET_EP_TX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800e984:	687b      	ldr	r3, [r7, #4]
 800e986:	61bb      	str	r3, [r7, #24]
 800e988:	687b      	ldr	r3, [r7, #4]
 800e98a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800e98e:	b29b      	uxth	r3, r3
 800e990:	461a      	mov	r2, r3
 800e992:	69bb      	ldr	r3, [r7, #24]
 800e994:	4413      	add	r3, r2
 800e996:	61bb      	str	r3, [r7, #24]
 800e998:	683b      	ldr	r3, [r7, #0]
 800e99a:	781b      	ldrb	r3, [r3, #0]
 800e99c:	00da      	lsls	r2, r3, #3
 800e99e:	69bb      	ldr	r3, [r7, #24]
 800e9a0:	4413      	add	r3, r2
 800e9a2:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800e9a6:	617b      	str	r3, [r7, #20]
 800e9a8:	683b      	ldr	r3, [r7, #0]
 800e9aa:	88db      	ldrh	r3, [r3, #6]
 800e9ac:	085b      	lsrs	r3, r3, #1
 800e9ae:	b29b      	uxth	r3, r3
 800e9b0:	005b      	lsls	r3, r3, #1
 800e9b2:	b29a      	uxth	r2, r3
 800e9b4:	697b      	ldr	r3, [r7, #20]
 800e9b6:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800e9b8:	687a      	ldr	r2, [r7, #4]
 800e9ba:	683b      	ldr	r3, [r7, #0]
 800e9bc:	781b      	ldrb	r3, [r3, #0]
 800e9be:	009b      	lsls	r3, r3, #2
 800e9c0:	4413      	add	r3, r2
 800e9c2:	881b      	ldrh	r3, [r3, #0]
 800e9c4:	827b      	strh	r3, [r7, #18]
 800e9c6:	8a7b      	ldrh	r3, [r7, #18]
 800e9c8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800e9cc:	2b00      	cmp	r3, #0
 800e9ce:	d01b      	beq.n	800ea08 <USB_ActivateEndpoint+0x180>
 800e9d0:	687a      	ldr	r2, [r7, #4]
 800e9d2:	683b      	ldr	r3, [r7, #0]
 800e9d4:	781b      	ldrb	r3, [r3, #0]
 800e9d6:	009b      	lsls	r3, r3, #2
 800e9d8:	4413      	add	r3, r2
 800e9da:	881b      	ldrh	r3, [r3, #0]
 800e9dc:	b29b      	uxth	r3, r3
 800e9de:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800e9e2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800e9e6:	823b      	strh	r3, [r7, #16]
 800e9e8:	687a      	ldr	r2, [r7, #4]
 800e9ea:	683b      	ldr	r3, [r7, #0]
 800e9ec:	781b      	ldrb	r3, [r3, #0]
 800e9ee:	009b      	lsls	r3, r3, #2
 800e9f0:	441a      	add	r2, r3
 800e9f2:	8a3b      	ldrh	r3, [r7, #16]
 800e9f4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800e9f8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800e9fc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea00:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ea04:	b29b      	uxth	r3, r3
 800ea06:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800ea08:	683b      	ldr	r3, [r7, #0]
 800ea0a:	78db      	ldrb	r3, [r3, #3]
 800ea0c:	2b01      	cmp	r3, #1
 800ea0e:	d020      	beq.n	800ea52 <USB_ActivateEndpoint+0x1ca>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800ea10:	687a      	ldr	r2, [r7, #4]
 800ea12:	683b      	ldr	r3, [r7, #0]
 800ea14:	781b      	ldrb	r3, [r3, #0]
 800ea16:	009b      	lsls	r3, r3, #2
 800ea18:	4413      	add	r3, r2
 800ea1a:	881b      	ldrh	r3, [r3, #0]
 800ea1c:	b29b      	uxth	r3, r3
 800ea1e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea22:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea26:	81bb      	strh	r3, [r7, #12]
 800ea28:	89bb      	ldrh	r3, [r7, #12]
 800ea2a:	f083 0320 	eor.w	r3, r3, #32
 800ea2e:	81bb      	strh	r3, [r7, #12]
 800ea30:	687a      	ldr	r2, [r7, #4]
 800ea32:	683b      	ldr	r3, [r7, #0]
 800ea34:	781b      	ldrb	r3, [r3, #0]
 800ea36:	009b      	lsls	r3, r3, #2
 800ea38:	441a      	add	r2, r3
 800ea3a:	89bb      	ldrh	r3, [r7, #12]
 800ea3c:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea40:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea44:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea48:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea4c:	b29b      	uxth	r3, r3
 800ea4e:	8013      	strh	r3, [r2, #0]
 800ea50:	e3f9      	b.n	800f246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800ea52:	687a      	ldr	r2, [r7, #4]
 800ea54:	683b      	ldr	r3, [r7, #0]
 800ea56:	781b      	ldrb	r3, [r3, #0]
 800ea58:	009b      	lsls	r3, r3, #2
 800ea5a:	4413      	add	r3, r2
 800ea5c:	881b      	ldrh	r3, [r3, #0]
 800ea5e:	b29b      	uxth	r3, r3
 800ea60:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ea64:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ea68:	81fb      	strh	r3, [r7, #14]
 800ea6a:	687a      	ldr	r2, [r7, #4]
 800ea6c:	683b      	ldr	r3, [r7, #0]
 800ea6e:	781b      	ldrb	r3, [r3, #0]
 800ea70:	009b      	lsls	r3, r3, #2
 800ea72:	441a      	add	r2, r3
 800ea74:	89fb      	ldrh	r3, [r7, #14]
 800ea76:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ea7a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ea7e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ea82:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ea86:	b29b      	uxth	r3, r3
 800ea88:	8013      	strh	r3, [r2, #0]
 800ea8a:	e3dc      	b.n	800f246 <USB_ActivateEndpoint+0x9be>
      }
    }
    else
    {
      /* Set the endpoint Receive buffer address */
      PCD_SET_EP_RX_ADDRESS(USBx, ep->num, ep->pmaadress);
 800ea8c:	687b      	ldr	r3, [r7, #4]
 800ea8e:	633b      	str	r3, [r7, #48]	@ 0x30
 800ea90:	687b      	ldr	r3, [r7, #4]
 800ea92:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ea96:	b29b      	uxth	r3, r3
 800ea98:	461a      	mov	r2, r3
 800ea9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ea9c:	4413      	add	r3, r2
 800ea9e:	633b      	str	r3, [r7, #48]	@ 0x30
 800eaa0:	683b      	ldr	r3, [r7, #0]
 800eaa2:	781b      	ldrb	r3, [r3, #0]
 800eaa4:	00da      	lsls	r2, r3, #3
 800eaa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800eaa8:	4413      	add	r3, r2
 800eaaa:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800eaae:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800eab0:	683b      	ldr	r3, [r7, #0]
 800eab2:	88db      	ldrh	r3, [r3, #6]
 800eab4:	085b      	lsrs	r3, r3, #1
 800eab6:	b29b      	uxth	r3, r3
 800eab8:	005b      	lsls	r3, r3, #1
 800eaba:	b29a      	uxth	r2, r3
 800eabc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800eabe:	801a      	strh	r2, [r3, #0]

      /* Set the endpoint Receive buffer counter */
      PCD_SET_EP_RX_CNT(USBx, ep->num, ep->maxpacket);
 800eac0:	687b      	ldr	r3, [r7, #4]
 800eac2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800eac4:	687b      	ldr	r3, [r7, #4]
 800eac6:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800eaca:	b29b      	uxth	r3, r3
 800eacc:	461a      	mov	r2, r3
 800eace:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ead0:	4413      	add	r3, r2
 800ead2:	62bb      	str	r3, [r7, #40]	@ 0x28
 800ead4:	683b      	ldr	r3, [r7, #0]
 800ead6:	781b      	ldrb	r3, [r3, #0]
 800ead8:	00da      	lsls	r2, r3, #3
 800eada:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800eadc:	4413      	add	r3, r2
 800eade:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800eae2:	627b      	str	r3, [r7, #36]	@ 0x24
 800eae4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eae6:	881b      	ldrh	r3, [r3, #0]
 800eae8:	b29b      	uxth	r3, r3
 800eaea:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800eaee:	b29a      	uxth	r2, r3
 800eaf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eaf2:	801a      	strh	r2, [r3, #0]
 800eaf4:	683b      	ldr	r3, [r7, #0]
 800eaf6:	691b      	ldr	r3, [r3, #16]
 800eaf8:	2b00      	cmp	r3, #0
 800eafa:	d10a      	bne.n	800eb12 <USB_ActivateEndpoint+0x28a>
 800eafc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eafe:	881b      	ldrh	r3, [r3, #0]
 800eb00:	b29b      	uxth	r3, r3
 800eb02:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb06:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb0a:	b29a      	uxth	r2, r3
 800eb0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb0e:	801a      	strh	r2, [r3, #0]
 800eb10:	e041      	b.n	800eb96 <USB_ActivateEndpoint+0x30e>
 800eb12:	683b      	ldr	r3, [r7, #0]
 800eb14:	691b      	ldr	r3, [r3, #16]
 800eb16:	2b3e      	cmp	r3, #62	@ 0x3e
 800eb18:	d81c      	bhi.n	800eb54 <USB_ActivateEndpoint+0x2cc>
 800eb1a:	683b      	ldr	r3, [r7, #0]
 800eb1c:	691b      	ldr	r3, [r3, #16]
 800eb1e:	085b      	lsrs	r3, r3, #1
 800eb20:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb24:	683b      	ldr	r3, [r7, #0]
 800eb26:	691b      	ldr	r3, [r3, #16]
 800eb28:	f003 0301 	and.w	r3, r3, #1
 800eb2c:	2b00      	cmp	r3, #0
 800eb2e:	d004      	beq.n	800eb3a <USB_ActivateEndpoint+0x2b2>
 800eb30:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb34:	3301      	adds	r3, #1
 800eb36:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb3a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb3c:	881b      	ldrh	r3, [r3, #0]
 800eb3e:	b29a      	uxth	r2, r3
 800eb40:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb44:	b29b      	uxth	r3, r3
 800eb46:	029b      	lsls	r3, r3, #10
 800eb48:	b29b      	uxth	r3, r3
 800eb4a:	4313      	orrs	r3, r2
 800eb4c:	b29a      	uxth	r2, r3
 800eb4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb50:	801a      	strh	r2, [r3, #0]
 800eb52:	e020      	b.n	800eb96 <USB_ActivateEndpoint+0x30e>
 800eb54:	683b      	ldr	r3, [r7, #0]
 800eb56:	691b      	ldr	r3, [r3, #16]
 800eb58:	095b      	lsrs	r3, r3, #5
 800eb5a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb5e:	683b      	ldr	r3, [r7, #0]
 800eb60:	691b      	ldr	r3, [r3, #16]
 800eb62:	f003 031f 	and.w	r3, r3, #31
 800eb66:	2b00      	cmp	r3, #0
 800eb68:	d104      	bne.n	800eb74 <USB_ActivateEndpoint+0x2ec>
 800eb6a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb6e:	3b01      	subs	r3, #1
 800eb70:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800eb74:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb76:	881b      	ldrh	r3, [r3, #0]
 800eb78:	b29a      	uxth	r2, r3
 800eb7a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800eb7e:	b29b      	uxth	r3, r3
 800eb80:	029b      	lsls	r3, r3, #10
 800eb82:	b29b      	uxth	r3, r3
 800eb84:	4313      	orrs	r3, r2
 800eb86:	b29b      	uxth	r3, r3
 800eb88:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eb8c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eb90:	b29a      	uxth	r2, r3
 800eb92:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800eb94:	801a      	strh	r2, [r3, #0]
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800eb96:	687a      	ldr	r2, [r7, #4]
 800eb98:	683b      	ldr	r3, [r7, #0]
 800eb9a:	781b      	ldrb	r3, [r3, #0]
 800eb9c:	009b      	lsls	r3, r3, #2
 800eb9e:	4413      	add	r3, r2
 800eba0:	881b      	ldrh	r3, [r3, #0]
 800eba2:	847b      	strh	r3, [r7, #34]	@ 0x22
 800eba4:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800eba6:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ebaa:	2b00      	cmp	r3, #0
 800ebac:	d01b      	beq.n	800ebe6 <USB_ActivateEndpoint+0x35e>
 800ebae:	687a      	ldr	r2, [r7, #4]
 800ebb0:	683b      	ldr	r3, [r7, #0]
 800ebb2:	781b      	ldrb	r3, [r3, #0]
 800ebb4:	009b      	lsls	r3, r3, #2
 800ebb6:	4413      	add	r3, r2
 800ebb8:	881b      	ldrh	r3, [r3, #0]
 800ebba:	b29b      	uxth	r3, r3
 800ebbc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ebc0:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ebc4:	843b      	strh	r3, [r7, #32]
 800ebc6:	687a      	ldr	r2, [r7, #4]
 800ebc8:	683b      	ldr	r3, [r7, #0]
 800ebca:	781b      	ldrb	r3, [r3, #0]
 800ebcc:	009b      	lsls	r3, r3, #2
 800ebce:	441a      	add	r2, r3
 800ebd0:	8c3b      	ldrh	r3, [r7, #32]
 800ebd2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ebd6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ebda:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800ebde:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ebe2:	b29b      	uxth	r3, r3
 800ebe4:	8013      	strh	r3, [r2, #0]

      if (ep->num == 0U)
 800ebe6:	683b      	ldr	r3, [r7, #0]
 800ebe8:	781b      	ldrb	r3, [r3, #0]
 800ebea:	2b00      	cmp	r3, #0
 800ebec:	d124      	bne.n	800ec38 <USB_ActivateEndpoint+0x3b0>
      {
        /* Configure VALID status for EP0 */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800ebee:	687a      	ldr	r2, [r7, #4]
 800ebf0:	683b      	ldr	r3, [r7, #0]
 800ebf2:	781b      	ldrb	r3, [r3, #0]
 800ebf4:	009b      	lsls	r3, r3, #2
 800ebf6:	4413      	add	r3, r2
 800ebf8:	881b      	ldrh	r3, [r3, #0]
 800ebfa:	b29b      	uxth	r3, r3
 800ebfc:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec00:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec04:	83bb      	strh	r3, [r7, #28]
 800ec06:	8bbb      	ldrh	r3, [r7, #28]
 800ec08:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800ec0c:	83bb      	strh	r3, [r7, #28]
 800ec0e:	8bbb      	ldrh	r3, [r7, #28]
 800ec10:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ec14:	83bb      	strh	r3, [r7, #28]
 800ec16:	687a      	ldr	r2, [r7, #4]
 800ec18:	683b      	ldr	r3, [r7, #0]
 800ec1a:	781b      	ldrb	r3, [r3, #0]
 800ec1c:	009b      	lsls	r3, r3, #2
 800ec1e:	441a      	add	r2, r3
 800ec20:	8bbb      	ldrh	r3, [r7, #28]
 800ec22:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec26:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec2a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec2e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec32:	b29b      	uxth	r3, r3
 800ec34:	8013      	strh	r3, [r2, #0]
 800ec36:	e306      	b.n	800f246 <USB_ActivateEndpoint+0x9be>
      }
      else
      {
        /* Configure NAK status for OUT Endpoint */
        PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_NAK);
 800ec38:	687a      	ldr	r2, [r7, #4]
 800ec3a:	683b      	ldr	r3, [r7, #0]
 800ec3c:	781b      	ldrb	r3, [r3, #0]
 800ec3e:	009b      	lsls	r3, r3, #2
 800ec40:	4413      	add	r3, r2
 800ec42:	881b      	ldrh	r3, [r3, #0]
 800ec44:	b29b      	uxth	r3, r3
 800ec46:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ec4a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec4e:	83fb      	strh	r3, [r7, #30]
 800ec50:	8bfb      	ldrh	r3, [r7, #30]
 800ec52:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800ec56:	83fb      	strh	r3, [r7, #30]
 800ec58:	687a      	ldr	r2, [r7, #4]
 800ec5a:	683b      	ldr	r3, [r7, #0]
 800ec5c:	781b      	ldrb	r3, [r3, #0]
 800ec5e:	009b      	lsls	r3, r3, #2
 800ec60:	441a      	add	r2, r3
 800ec62:	8bfb      	ldrh	r3, [r7, #30]
 800ec64:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ec68:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ec6c:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ec70:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ec74:	b29b      	uxth	r3, r3
 800ec76:	8013      	strh	r3, [r2, #0]
 800ec78:	e2e5      	b.n	800f246 <USB_ActivateEndpoint+0x9be>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->type == EP_TYPE_BULK)
 800ec7a:	683b      	ldr	r3, [r7, #0]
 800ec7c:	78db      	ldrb	r3, [r3, #3]
 800ec7e:	2b02      	cmp	r3, #2
 800ec80:	d11e      	bne.n	800ecc0 <USB_ActivateEndpoint+0x438>
    {
      /* Set bulk endpoint as double buffered */
      PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800ec82:	687a      	ldr	r2, [r7, #4]
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	781b      	ldrb	r3, [r3, #0]
 800ec88:	009b      	lsls	r3, r3, #2
 800ec8a:	4413      	add	r3, r2
 800ec8c:	881b      	ldrh	r3, [r3, #0]
 800ec8e:	b29b      	uxth	r3, r3
 800ec90:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ec94:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ec98:	f8a7 3082 	strh.w	r3, [r7, #130]	@ 0x82
 800ec9c:	687a      	ldr	r2, [r7, #4]
 800ec9e:	683b      	ldr	r3, [r7, #0]
 800eca0:	781b      	ldrb	r3, [r3, #0]
 800eca2:	009b      	lsls	r3, r3, #2
 800eca4:	441a      	add	r2, r3
 800eca6:	f8b7 3082 	ldrh.w	r3, [r7, #130]	@ 0x82
 800ecaa:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecae:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecb2:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800ecb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecba:	b29b      	uxth	r3, r3
 800ecbc:	8013      	strh	r3, [r2, #0]
 800ecbe:	e01d      	b.n	800ecfc <USB_ActivateEndpoint+0x474>
    }
    else
    {
      /* Set the ISOC endpoint in double buffer mode */
      PCD_CLEAR_EP_KIND(USBx, ep->num);
 800ecc0:	687a      	ldr	r2, [r7, #4]
 800ecc2:	683b      	ldr	r3, [r7, #0]
 800ecc4:	781b      	ldrb	r3, [r3, #0]
 800ecc6:	009b      	lsls	r3, r3, #2
 800ecc8:	4413      	add	r3, r2
 800ecca:	881b      	ldrh	r3, [r3, #0]
 800eccc:	b29b      	uxth	r3, r3
 800ecce:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800ecd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ecd6:	f8a7 3084 	strh.w	r3, [r7, #132]	@ 0x84
 800ecda:	687a      	ldr	r2, [r7, #4]
 800ecdc:	683b      	ldr	r3, [r7, #0]
 800ecde:	781b      	ldrb	r3, [r3, #0]
 800ece0:	009b      	lsls	r3, r3, #2
 800ece2:	441a      	add	r2, r3
 800ece4:	f8b7 3084 	ldrh.w	r3, [r7, #132]	@ 0x84
 800ece8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ecec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ecf0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ecf4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ecf8:	b29b      	uxth	r3, r3
 800ecfa:	8013      	strh	r3, [r2, #0]
    }

    /* Set buffer address for double buffered mode */
    PCD_SET_EP_DBUF_ADDR(USBx, ep->num, ep->pmaaddr0, ep->pmaaddr1);
 800ecfc:	687b      	ldr	r3, [r7, #4]
 800ecfe:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ed00:	687b      	ldr	r3, [r7, #4]
 800ed02:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed06:	b29b      	uxth	r3, r3
 800ed08:	461a      	mov	r2, r3
 800ed0a:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ed0c:	4413      	add	r3, r2
 800ed0e:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800ed10:	683b      	ldr	r3, [r7, #0]
 800ed12:	781b      	ldrb	r3, [r3, #0]
 800ed14:	00da      	lsls	r2, r3, #3
 800ed16:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800ed18:	4413      	add	r3, r2
 800ed1a:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 800ed1e:	67bb      	str	r3, [r7, #120]	@ 0x78
 800ed20:	683b      	ldr	r3, [r7, #0]
 800ed22:	891b      	ldrh	r3, [r3, #8]
 800ed24:	085b      	lsrs	r3, r3, #1
 800ed26:	b29b      	uxth	r3, r3
 800ed28:	005b      	lsls	r3, r3, #1
 800ed2a:	b29a      	uxth	r2, r3
 800ed2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ed2e:	801a      	strh	r2, [r3, #0]
 800ed30:	687b      	ldr	r3, [r7, #4]
 800ed32:	677b      	str	r3, [r7, #116]	@ 0x74
 800ed34:	687b      	ldr	r3, [r7, #4]
 800ed36:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ed3a:	b29b      	uxth	r3, r3
 800ed3c:	461a      	mov	r2, r3
 800ed3e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ed40:	4413      	add	r3, r2
 800ed42:	677b      	str	r3, [r7, #116]	@ 0x74
 800ed44:	683b      	ldr	r3, [r7, #0]
 800ed46:	781b      	ldrb	r3, [r3, #0]
 800ed48:	00da      	lsls	r2, r3, #3
 800ed4a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800ed4c:	4413      	add	r3, r2
 800ed4e:	f203 4304 	addw	r3, r3, #1028	@ 0x404
 800ed52:	673b      	str	r3, [r7, #112]	@ 0x70
 800ed54:	683b      	ldr	r3, [r7, #0]
 800ed56:	895b      	ldrh	r3, [r3, #10]
 800ed58:	085b      	lsrs	r3, r3, #1
 800ed5a:	b29b      	uxth	r3, r3
 800ed5c:	005b      	lsls	r3, r3, #1
 800ed5e:	b29a      	uxth	r2, r3
 800ed60:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800ed62:	801a      	strh	r2, [r3, #0]

    if (ep->is_in == 0U)
 800ed64:	683b      	ldr	r3, [r7, #0]
 800ed66:	785b      	ldrb	r3, [r3, #1]
 800ed68:	2b00      	cmp	r3, #0
 800ed6a:	f040 81af 	bne.w	800f0cc <USB_ActivateEndpoint+0x844>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800ed6e:	687a      	ldr	r2, [r7, #4]
 800ed70:	683b      	ldr	r3, [r7, #0]
 800ed72:	781b      	ldrb	r3, [r3, #0]
 800ed74:	009b      	lsls	r3, r3, #2
 800ed76:	4413      	add	r3, r2
 800ed78:	881b      	ldrh	r3, [r3, #0]
 800ed7a:	f8a7 3060 	strh.w	r3, [r7, #96]	@ 0x60
 800ed7e:	f8b7 3060 	ldrh.w	r3, [r7, #96]	@ 0x60
 800ed82:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800ed86:	2b00      	cmp	r3, #0
 800ed88:	d01d      	beq.n	800edc6 <USB_ActivateEndpoint+0x53e>
 800ed8a:	687a      	ldr	r2, [r7, #4]
 800ed8c:	683b      	ldr	r3, [r7, #0]
 800ed8e:	781b      	ldrb	r3, [r3, #0]
 800ed90:	009b      	lsls	r3, r3, #2
 800ed92:	4413      	add	r3, r2
 800ed94:	881b      	ldrh	r3, [r3, #0]
 800ed96:	b29b      	uxth	r3, r3
 800ed98:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ed9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800eda0:	f8a7 305e 	strh.w	r3, [r7, #94]	@ 0x5e
 800eda4:	687a      	ldr	r2, [r7, #4]
 800eda6:	683b      	ldr	r3, [r7, #0]
 800eda8:	781b      	ldrb	r3, [r3, #0]
 800edaa:	009b      	lsls	r3, r3, #2
 800edac:	441a      	add	r2, r3
 800edae:	f8b7 305e 	ldrh.w	r3, [r7, #94]	@ 0x5e
 800edb2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800edb6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800edba:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800edbe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800edc2:	b29b      	uxth	r3, r3
 800edc4:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800edc6:	687a      	ldr	r2, [r7, #4]
 800edc8:	683b      	ldr	r3, [r7, #0]
 800edca:	781b      	ldrb	r3, [r3, #0]
 800edcc:	009b      	lsls	r3, r3, #2
 800edce:	4413      	add	r3, r2
 800edd0:	881b      	ldrh	r3, [r3, #0]
 800edd2:	f8a7 305c 	strh.w	r3, [r7, #92]	@ 0x5c
 800edd6:	f8b7 305c 	ldrh.w	r3, [r7, #92]	@ 0x5c
 800edda:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800edde:	2b00      	cmp	r3, #0
 800ede0:	d01d      	beq.n	800ee1e <USB_ActivateEndpoint+0x596>
 800ede2:	687a      	ldr	r2, [r7, #4]
 800ede4:	683b      	ldr	r3, [r7, #0]
 800ede6:	781b      	ldrb	r3, [r3, #0]
 800ede8:	009b      	lsls	r3, r3, #2
 800edea:	4413      	add	r3, r2
 800edec:	881b      	ldrh	r3, [r3, #0]
 800edee:	b29b      	uxth	r3, r3
 800edf0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800edf4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800edf8:	f8a7 305a 	strh.w	r3, [r7, #90]	@ 0x5a
 800edfc:	687a      	ldr	r2, [r7, #4]
 800edfe:	683b      	ldr	r3, [r7, #0]
 800ee00:	781b      	ldrb	r3, [r3, #0]
 800ee02:	009b      	lsls	r3, r3, #2
 800ee04:	441a      	add	r2, r3
 800ee06:	f8b7 305a 	ldrh.w	r3, [r7, #90]	@ 0x5a
 800ee0a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ee0e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ee12:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ee16:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800ee1a:	b29b      	uxth	r3, r3
 800ee1c:	8013      	strh	r3, [r2, #0]

      /* Set endpoint RX count */
      PCD_SET_EP_DBUF_CNT(USBx, ep->num, ep->is_in, ep->maxpacket);
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	785b      	ldrb	r3, [r3, #1]
 800ee22:	2b00      	cmp	r3, #0
 800ee24:	d16b      	bne.n	800eefe <USB_ActivateEndpoint+0x676>
 800ee26:	687b      	ldr	r3, [r7, #4]
 800ee28:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ee2a:	687b      	ldr	r3, [r7, #4]
 800ee2c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ee30:	b29b      	uxth	r3, r3
 800ee32:	461a      	mov	r2, r3
 800ee34:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee36:	4413      	add	r3, r2
 800ee38:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800ee3a:	683b      	ldr	r3, [r7, #0]
 800ee3c:	781b      	ldrb	r3, [r3, #0]
 800ee3e:	00da      	lsls	r2, r3, #3
 800ee40:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ee42:	4413      	add	r3, r2
 800ee44:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ee48:	64bb      	str	r3, [r7, #72]	@ 0x48
 800ee4a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee4c:	881b      	ldrh	r3, [r3, #0]
 800ee4e:	b29b      	uxth	r3, r3
 800ee50:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ee54:	b29a      	uxth	r2, r3
 800ee56:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee58:	801a      	strh	r2, [r3, #0]
 800ee5a:	683b      	ldr	r3, [r7, #0]
 800ee5c:	691b      	ldr	r3, [r3, #16]
 800ee5e:	2b00      	cmp	r3, #0
 800ee60:	d10a      	bne.n	800ee78 <USB_ActivateEndpoint+0x5f0>
 800ee62:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee64:	881b      	ldrh	r3, [r3, #0]
 800ee66:	b29b      	uxth	r3, r3
 800ee68:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ee6c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ee70:	b29a      	uxth	r2, r3
 800ee72:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800ee74:	801a      	strh	r2, [r3, #0]
 800ee76:	e05d      	b.n	800ef34 <USB_ActivateEndpoint+0x6ac>
 800ee78:	683b      	ldr	r3, [r7, #0]
 800ee7a:	691b      	ldr	r3, [r3, #16]
 800ee7c:	2b3e      	cmp	r3, #62	@ 0x3e
 800ee7e:	d81c      	bhi.n	800eeba <USB_ActivateEndpoint+0x632>
 800ee80:	683b      	ldr	r3, [r7, #0]
 800ee82:	691b      	ldr	r3, [r3, #16]
 800ee84:	085b      	lsrs	r3, r3, #1
 800ee86:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ee8a:	683b      	ldr	r3, [r7, #0]
 800ee8c:	691b      	ldr	r3, [r3, #16]
 800ee8e:	f003 0301 	and.w	r3, r3, #1
 800ee92:	2b00      	cmp	r3, #0
 800ee94:	d004      	beq.n	800eea0 <USB_ActivateEndpoint+0x618>
 800ee96:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ee9a:	3301      	adds	r3, #1
 800ee9c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eea0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eea2:	881b      	ldrh	r3, [r3, #0]
 800eea4:	b29a      	uxth	r2, r3
 800eea6:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eeaa:	b29b      	uxth	r3, r3
 800eeac:	029b      	lsls	r3, r3, #10
 800eeae:	b29b      	uxth	r3, r3
 800eeb0:	4313      	orrs	r3, r2
 800eeb2:	b29a      	uxth	r2, r3
 800eeb4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eeb6:	801a      	strh	r2, [r3, #0]
 800eeb8:	e03c      	b.n	800ef34 <USB_ActivateEndpoint+0x6ac>
 800eeba:	683b      	ldr	r3, [r7, #0]
 800eebc:	691b      	ldr	r3, [r3, #16]
 800eebe:	095b      	lsrs	r3, r3, #5
 800eec0:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eec4:	683b      	ldr	r3, [r7, #0]
 800eec6:	691b      	ldr	r3, [r3, #16]
 800eec8:	f003 031f 	and.w	r3, r3, #31
 800eecc:	2b00      	cmp	r3, #0
 800eece:	d104      	bne.n	800eeda <USB_ActivateEndpoint+0x652>
 800eed0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eed4:	3b01      	subs	r3, #1
 800eed6:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800eeda:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eedc:	881b      	ldrh	r3, [r3, #0]
 800eede:	b29a      	uxth	r2, r3
 800eee0:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800eee4:	b29b      	uxth	r3, r3
 800eee6:	029b      	lsls	r3, r3, #10
 800eee8:	b29b      	uxth	r3, r3
 800eeea:	4313      	orrs	r3, r2
 800eeec:	b29b      	uxth	r3, r3
 800eeee:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800eef2:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800eef6:	b29a      	uxth	r2, r3
 800eef8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800eefa:	801a      	strh	r2, [r3, #0]
 800eefc:	e01a      	b.n	800ef34 <USB_ActivateEndpoint+0x6ac>
 800eefe:	683b      	ldr	r3, [r7, #0]
 800ef00:	785b      	ldrb	r3, [r3, #1]
 800ef02:	2b01      	cmp	r3, #1
 800ef04:	d116      	bne.n	800ef34 <USB_ActivateEndpoint+0x6ac>
 800ef06:	687b      	ldr	r3, [r7, #4]
 800ef08:	657b      	str	r3, [r7, #84]	@ 0x54
 800ef0a:	687b      	ldr	r3, [r7, #4]
 800ef0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef10:	b29b      	uxth	r3, r3
 800ef12:	461a      	mov	r2, r3
 800ef14:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef16:	4413      	add	r3, r2
 800ef18:	657b      	str	r3, [r7, #84]	@ 0x54
 800ef1a:	683b      	ldr	r3, [r7, #0]
 800ef1c:	781b      	ldrb	r3, [r3, #0]
 800ef1e:	00da      	lsls	r2, r3, #3
 800ef20:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800ef22:	4413      	add	r3, r2
 800ef24:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ef28:	653b      	str	r3, [r7, #80]	@ 0x50
 800ef2a:	683b      	ldr	r3, [r7, #0]
 800ef2c:	691b      	ldr	r3, [r3, #16]
 800ef2e:	b29a      	uxth	r2, r3
 800ef30:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800ef32:	801a      	strh	r2, [r3, #0]
 800ef34:	687b      	ldr	r3, [r7, #4]
 800ef36:	647b      	str	r3, [r7, #68]	@ 0x44
 800ef38:	683b      	ldr	r3, [r7, #0]
 800ef3a:	785b      	ldrb	r3, [r3, #1]
 800ef3c:	2b00      	cmp	r3, #0
 800ef3e:	d16b      	bne.n	800f018 <USB_ActivateEndpoint+0x790>
 800ef40:	687b      	ldr	r3, [r7, #4]
 800ef42:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef44:	687b      	ldr	r3, [r7, #4]
 800ef46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ef4a:	b29b      	uxth	r3, r3
 800ef4c:	461a      	mov	r2, r3
 800ef4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef50:	4413      	add	r3, r2
 800ef52:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800ef54:	683b      	ldr	r3, [r7, #0]
 800ef56:	781b      	ldrb	r3, [r3, #0]
 800ef58:	00da      	lsls	r2, r3, #3
 800ef5a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800ef5c:	4413      	add	r3, r2
 800ef5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800ef62:	63bb      	str	r3, [r7, #56]	@ 0x38
 800ef64:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef66:	881b      	ldrh	r3, [r3, #0]
 800ef68:	b29b      	uxth	r3, r3
 800ef6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800ef6e:	b29a      	uxth	r2, r3
 800ef70:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef72:	801a      	strh	r2, [r3, #0]
 800ef74:	683b      	ldr	r3, [r7, #0]
 800ef76:	691b      	ldr	r3, [r3, #16]
 800ef78:	2b00      	cmp	r3, #0
 800ef7a:	d10a      	bne.n	800ef92 <USB_ActivateEndpoint+0x70a>
 800ef7c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef7e:	881b      	ldrh	r3, [r3, #0]
 800ef80:	b29b      	uxth	r3, r3
 800ef82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ef86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ef8a:	b29a      	uxth	r2, r3
 800ef8c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ef8e:	801a      	strh	r2, [r3, #0]
 800ef90:	e05b      	b.n	800f04a <USB_ActivateEndpoint+0x7c2>
 800ef92:	683b      	ldr	r3, [r7, #0]
 800ef94:	691b      	ldr	r3, [r3, #16]
 800ef96:	2b3e      	cmp	r3, #62	@ 0x3e
 800ef98:	d81c      	bhi.n	800efd4 <USB_ActivateEndpoint+0x74c>
 800ef9a:	683b      	ldr	r3, [r7, #0]
 800ef9c:	691b      	ldr	r3, [r3, #16]
 800ef9e:	085b      	lsrs	r3, r3, #1
 800efa0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800efa4:	683b      	ldr	r3, [r7, #0]
 800efa6:	691b      	ldr	r3, [r3, #16]
 800efa8:	f003 0301 	and.w	r3, r3, #1
 800efac:	2b00      	cmp	r3, #0
 800efae:	d004      	beq.n	800efba <USB_ActivateEndpoint+0x732>
 800efb0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800efb4:	3301      	adds	r3, #1
 800efb6:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800efba:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efbc:	881b      	ldrh	r3, [r3, #0]
 800efbe:	b29a      	uxth	r2, r3
 800efc0:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800efc4:	b29b      	uxth	r3, r3
 800efc6:	029b      	lsls	r3, r3, #10
 800efc8:	b29b      	uxth	r3, r3
 800efca:	4313      	orrs	r3, r2
 800efcc:	b29a      	uxth	r2, r3
 800efce:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800efd0:	801a      	strh	r2, [r3, #0]
 800efd2:	e03a      	b.n	800f04a <USB_ActivateEndpoint+0x7c2>
 800efd4:	683b      	ldr	r3, [r7, #0]
 800efd6:	691b      	ldr	r3, [r3, #16]
 800efd8:	095b      	lsrs	r3, r3, #5
 800efda:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800efde:	683b      	ldr	r3, [r7, #0]
 800efe0:	691b      	ldr	r3, [r3, #16]
 800efe2:	f003 031f 	and.w	r3, r3, #31
 800efe6:	2b00      	cmp	r3, #0
 800efe8:	d104      	bne.n	800eff4 <USB_ActivateEndpoint+0x76c>
 800efea:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800efee:	3b01      	subs	r3, #1
 800eff0:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800eff4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800eff6:	881b      	ldrh	r3, [r3, #0]
 800eff8:	b29a      	uxth	r2, r3
 800effa:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800effe:	b29b      	uxth	r3, r3
 800f000:	029b      	lsls	r3, r3, #10
 800f002:	b29b      	uxth	r3, r3
 800f004:	4313      	orrs	r3, r2
 800f006:	b29b      	uxth	r3, r3
 800f008:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f00c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f010:	b29a      	uxth	r2, r3
 800f012:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f014:	801a      	strh	r2, [r3, #0]
 800f016:	e018      	b.n	800f04a <USB_ActivateEndpoint+0x7c2>
 800f018:	683b      	ldr	r3, [r7, #0]
 800f01a:	785b      	ldrb	r3, [r3, #1]
 800f01c:	2b01      	cmp	r3, #1
 800f01e:	d114      	bne.n	800f04a <USB_ActivateEndpoint+0x7c2>
 800f020:	687b      	ldr	r3, [r7, #4]
 800f022:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f026:	b29b      	uxth	r3, r3
 800f028:	461a      	mov	r2, r3
 800f02a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f02c:	4413      	add	r3, r2
 800f02e:	647b      	str	r3, [r7, #68]	@ 0x44
 800f030:	683b      	ldr	r3, [r7, #0]
 800f032:	781b      	ldrb	r3, [r3, #0]
 800f034:	00da      	lsls	r2, r3, #3
 800f036:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f038:	4413      	add	r3, r2
 800f03a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f03e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f040:	683b      	ldr	r3, [r7, #0]
 800f042:	691b      	ldr	r3, [r3, #16]
 800f044:	b29a      	uxth	r2, r3
 800f046:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f048:	801a      	strh	r2, [r3, #0]

      /* Set endpoint RX to valid state */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 800f04a:	687a      	ldr	r2, [r7, #4]
 800f04c:	683b      	ldr	r3, [r7, #0]
 800f04e:	781b      	ldrb	r3, [r3, #0]
 800f050:	009b      	lsls	r3, r3, #2
 800f052:	4413      	add	r3, r2
 800f054:	881b      	ldrh	r3, [r3, #0]
 800f056:	b29b      	uxth	r3, r3
 800f058:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f05c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f060:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f062:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f064:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 800f068:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f06a:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f06c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 800f070:	86fb      	strh	r3, [r7, #54]	@ 0x36
 800f072:	687a      	ldr	r2, [r7, #4]
 800f074:	683b      	ldr	r3, [r7, #0]
 800f076:	781b      	ldrb	r3, [r3, #0]
 800f078:	009b      	lsls	r3, r3, #2
 800f07a:	441a      	add	r2, r3
 800f07c:	8efb      	ldrh	r3, [r7, #54]	@ 0x36
 800f07e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f082:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f086:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f08a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f08e:	b29b      	uxth	r3, r3
 800f090:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f092:	687a      	ldr	r2, [r7, #4]
 800f094:	683b      	ldr	r3, [r7, #0]
 800f096:	781b      	ldrb	r3, [r3, #0]
 800f098:	009b      	lsls	r3, r3, #2
 800f09a:	4413      	add	r3, r2
 800f09c:	881b      	ldrh	r3, [r3, #0]
 800f09e:	b29b      	uxth	r3, r3
 800f0a0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f0a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f0a8:	86bb      	strh	r3, [r7, #52]	@ 0x34
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	683b      	ldr	r3, [r7, #0]
 800f0ae:	781b      	ldrb	r3, [r3, #0]
 800f0b0:	009b      	lsls	r3, r3, #2
 800f0b2:	441a      	add	r2, r3
 800f0b4:	8ebb      	ldrh	r3, [r7, #52]	@ 0x34
 800f0b6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f0ba:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f0be:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f0c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f0c6:	b29b      	uxth	r3, r3
 800f0c8:	8013      	strh	r3, [r2, #0]
 800f0ca:	e0bc      	b.n	800f246 <USB_ActivateEndpoint+0x9be>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT */
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f0cc:	687a      	ldr	r2, [r7, #4]
 800f0ce:	683b      	ldr	r3, [r7, #0]
 800f0d0:	781b      	ldrb	r3, [r3, #0]
 800f0d2:	009b      	lsls	r3, r3, #2
 800f0d4:	4413      	add	r3, r2
 800f0d6:	881b      	ldrh	r3, [r3, #0]
 800f0d8:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
 800f0dc:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800f0e0:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f0e4:	2b00      	cmp	r3, #0
 800f0e6:	d01d      	beq.n	800f124 <USB_ActivateEndpoint+0x89c>
 800f0e8:	687a      	ldr	r2, [r7, #4]
 800f0ea:	683b      	ldr	r3, [r7, #0]
 800f0ec:	781b      	ldrb	r3, [r3, #0]
 800f0ee:	009b      	lsls	r3, r3, #2
 800f0f0:	4413      	add	r3, r2
 800f0f2:	881b      	ldrh	r3, [r3, #0]
 800f0f4:	b29b      	uxth	r3, r3
 800f0f6:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f0fa:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f0fe:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
 800f102:	687a      	ldr	r2, [r7, #4]
 800f104:	683b      	ldr	r3, [r7, #0]
 800f106:	781b      	ldrb	r3, [r3, #0]
 800f108:	009b      	lsls	r3, r3, #2
 800f10a:	441a      	add	r2, r3
 800f10c:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800f110:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f114:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f118:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f11c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f120:	b29b      	uxth	r3, r3
 800f122:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f124:	687a      	ldr	r2, [r7, #4]
 800f126:	683b      	ldr	r3, [r7, #0]
 800f128:	781b      	ldrb	r3, [r3, #0]
 800f12a:	009b      	lsls	r3, r3, #2
 800f12c:	4413      	add	r3, r2
 800f12e:	881b      	ldrh	r3, [r3, #0]
 800f130:	f8a7 306a 	strh.w	r3, [r7, #106]	@ 0x6a
 800f134:	f8b7 306a 	ldrh.w	r3, [r7, #106]	@ 0x6a
 800f138:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f13c:	2b00      	cmp	r3, #0
 800f13e:	d01d      	beq.n	800f17c <USB_ActivateEndpoint+0x8f4>
 800f140:	687a      	ldr	r2, [r7, #4]
 800f142:	683b      	ldr	r3, [r7, #0]
 800f144:	781b      	ldrb	r3, [r3, #0]
 800f146:	009b      	lsls	r3, r3, #2
 800f148:	4413      	add	r3, r2
 800f14a:	881b      	ldrh	r3, [r3, #0]
 800f14c:	b29b      	uxth	r3, r3
 800f14e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f152:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f156:	f8a7 3068 	strh.w	r3, [r7, #104]	@ 0x68
 800f15a:	687a      	ldr	r2, [r7, #4]
 800f15c:	683b      	ldr	r3, [r7, #0]
 800f15e:	781b      	ldrb	r3, [r3, #0]
 800f160:	009b      	lsls	r3, r3, #2
 800f162:	441a      	add	r2, r3
 800f164:	f8b7 3068 	ldrh.w	r3, [r7, #104]	@ 0x68
 800f168:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f16c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f170:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f174:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f178:	b29b      	uxth	r3, r3
 800f17a:	8013      	strh	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 800f17c:	683b      	ldr	r3, [r7, #0]
 800f17e:	78db      	ldrb	r3, [r3, #3]
 800f180:	2b01      	cmp	r3, #1
 800f182:	d024      	beq.n	800f1ce <USB_ActivateEndpoint+0x946>
      {
        /* Configure NAK status for the Endpoint */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 800f184:	687a      	ldr	r2, [r7, #4]
 800f186:	683b      	ldr	r3, [r7, #0]
 800f188:	781b      	ldrb	r3, [r3, #0]
 800f18a:	009b      	lsls	r3, r3, #2
 800f18c:	4413      	add	r3, r2
 800f18e:	881b      	ldrh	r3, [r3, #0]
 800f190:	b29b      	uxth	r3, r3
 800f192:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f196:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f19a:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f19e:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f1a2:	f083 0320 	eor.w	r3, r3, #32
 800f1a6:	f8a7 3064 	strh.w	r3, [r7, #100]	@ 0x64
 800f1aa:	687a      	ldr	r2, [r7, #4]
 800f1ac:	683b      	ldr	r3, [r7, #0]
 800f1ae:	781b      	ldrb	r3, [r3, #0]
 800f1b0:	009b      	lsls	r3, r3, #2
 800f1b2:	441a      	add	r2, r3
 800f1b4:	f8b7 3064 	ldrh.w	r3, [r7, #100]	@ 0x64
 800f1b8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f1bc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1c0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f1c4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f1c8:	b29b      	uxth	r3, r3
 800f1ca:	8013      	strh	r3, [r2, #0]
 800f1cc:	e01d      	b.n	800f20a <USB_ActivateEndpoint+0x982>
      }
      else
      {
        /* Configure TX Endpoint to disabled state */
        PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f1ce:	687a      	ldr	r2, [r7, #4]
 800f1d0:	683b      	ldr	r3, [r7, #0]
 800f1d2:	781b      	ldrb	r3, [r3, #0]
 800f1d4:	009b      	lsls	r3, r3, #2
 800f1d6:	4413      	add	r3, r2
 800f1d8:	881b      	ldrh	r3, [r3, #0]
 800f1da:	b29b      	uxth	r3, r3
 800f1dc:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f1e0:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f1e4:	f8a7 3066 	strh.w	r3, [r7, #102]	@ 0x66
 800f1e8:	687a      	ldr	r2, [r7, #4]
 800f1ea:	683b      	ldr	r3, [r7, #0]
 800f1ec:	781b      	ldrb	r3, [r3, #0]
 800f1ee:	009b      	lsls	r3, r3, #2
 800f1f0:	441a      	add	r2, r3
 800f1f2:	f8b7 3066 	ldrh.w	r3, [r7, #102]	@ 0x66
 800f1f6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f1fa:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f1fe:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f202:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f206:	b29b      	uxth	r3, r3
 800f208:	8013      	strh	r3, [r2, #0]
      }

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f20a:	687a      	ldr	r2, [r7, #4]
 800f20c:	683b      	ldr	r3, [r7, #0]
 800f20e:	781b      	ldrb	r3, [r3, #0]
 800f210:	009b      	lsls	r3, r3, #2
 800f212:	4413      	add	r3, r2
 800f214:	881b      	ldrh	r3, [r3, #0]
 800f216:	b29b      	uxth	r3, r3
 800f218:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f21c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f220:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800f224:	687a      	ldr	r2, [r7, #4]
 800f226:	683b      	ldr	r3, [r7, #0]
 800f228:	781b      	ldrb	r3, [r3, #0]
 800f22a:	009b      	lsls	r3, r3, #2
 800f22c:	441a      	add	r2, r3
 800f22e:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800f232:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f236:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f23a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f23e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f242:	b29b      	uxth	r3, r3
 800f244:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return ret;
 800f246:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
}
 800f24a:	4618      	mov	r0, r3
 800f24c:	379c      	adds	r7, #156	@ 0x9c
 800f24e:	46bd      	mov	sp, r7
 800f250:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f254:	4770      	bx	lr
 800f256:	bf00      	nop

0800f258 <USB_DeactivateEndpoint>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f258:	b480      	push	{r7}
 800f25a:	b08d      	sub	sp, #52	@ 0x34
 800f25c:	af00      	add	r7, sp, #0
 800f25e:	6078      	str	r0, [r7, #4]
 800f260:	6039      	str	r1, [r7, #0]
  if (ep->doublebuffer == 0U)
 800f262:	683b      	ldr	r3, [r7, #0]
 800f264:	7b1b      	ldrb	r3, [r3, #12]
 800f266:	2b00      	cmp	r3, #0
 800f268:	f040 808e 	bne.w	800f388 <USB_DeactivateEndpoint+0x130>
  {
    if (ep->is_in != 0U)
 800f26c:	683b      	ldr	r3, [r7, #0]
 800f26e:	785b      	ldrb	r3, [r3, #1]
 800f270:	2b00      	cmp	r3, #0
 800f272:	d044      	beq.n	800f2fe <USB_DeactivateEndpoint+0xa6>
    {
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f274:	687a      	ldr	r2, [r7, #4]
 800f276:	683b      	ldr	r3, [r7, #0]
 800f278:	781b      	ldrb	r3, [r3, #0]
 800f27a:	009b      	lsls	r3, r3, #2
 800f27c:	4413      	add	r3, r2
 800f27e:	881b      	ldrh	r3, [r3, #0]
 800f280:	81bb      	strh	r3, [r7, #12]
 800f282:	89bb      	ldrh	r3, [r7, #12]
 800f284:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f288:	2b00      	cmp	r3, #0
 800f28a:	d01b      	beq.n	800f2c4 <USB_DeactivateEndpoint+0x6c>
 800f28c:	687a      	ldr	r2, [r7, #4]
 800f28e:	683b      	ldr	r3, [r7, #0]
 800f290:	781b      	ldrb	r3, [r3, #0]
 800f292:	009b      	lsls	r3, r3, #2
 800f294:	4413      	add	r3, r2
 800f296:	881b      	ldrh	r3, [r3, #0]
 800f298:	b29b      	uxth	r3, r3
 800f29a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f29e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f2a2:	817b      	strh	r3, [r7, #10]
 800f2a4:	687a      	ldr	r2, [r7, #4]
 800f2a6:	683b      	ldr	r3, [r7, #0]
 800f2a8:	781b      	ldrb	r3, [r3, #0]
 800f2aa:	009b      	lsls	r3, r3, #2
 800f2ac:	441a      	add	r2, r3
 800f2ae:	897b      	ldrh	r3, [r7, #10]
 800f2b0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2b4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2b8:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f2bc:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f2c0:	b29b      	uxth	r3, r3
 800f2c2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f2c4:	687a      	ldr	r2, [r7, #4]
 800f2c6:	683b      	ldr	r3, [r7, #0]
 800f2c8:	781b      	ldrb	r3, [r3, #0]
 800f2ca:	009b      	lsls	r3, r3, #2
 800f2cc:	4413      	add	r3, r2
 800f2ce:	881b      	ldrh	r3, [r3, #0]
 800f2d0:	b29b      	uxth	r3, r3
 800f2d2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f2d6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f2da:	813b      	strh	r3, [r7, #8]
 800f2dc:	687a      	ldr	r2, [r7, #4]
 800f2de:	683b      	ldr	r3, [r7, #0]
 800f2e0:	781b      	ldrb	r3, [r3, #0]
 800f2e2:	009b      	lsls	r3, r3, #2
 800f2e4:	441a      	add	r2, r3
 800f2e6:	893b      	ldrh	r3, [r7, #8]
 800f2e8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f2ec:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f2f0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f2f4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f2f8:	b29b      	uxth	r3, r3
 800f2fa:	8013      	strh	r3, [r2, #0]
 800f2fc:	e192      	b.n	800f624 <USB_DeactivateEndpoint+0x3cc>
    }

    else
    {
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f2fe:	687a      	ldr	r2, [r7, #4]
 800f300:	683b      	ldr	r3, [r7, #0]
 800f302:	781b      	ldrb	r3, [r3, #0]
 800f304:	009b      	lsls	r3, r3, #2
 800f306:	4413      	add	r3, r2
 800f308:	881b      	ldrh	r3, [r3, #0]
 800f30a:	827b      	strh	r3, [r7, #18]
 800f30c:	8a7b      	ldrh	r3, [r7, #18]
 800f30e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f312:	2b00      	cmp	r3, #0
 800f314:	d01b      	beq.n	800f34e <USB_DeactivateEndpoint+0xf6>
 800f316:	687a      	ldr	r2, [r7, #4]
 800f318:	683b      	ldr	r3, [r7, #0]
 800f31a:	781b      	ldrb	r3, [r3, #0]
 800f31c:	009b      	lsls	r3, r3, #2
 800f31e:	4413      	add	r3, r2
 800f320:	881b      	ldrh	r3, [r3, #0]
 800f322:	b29b      	uxth	r3, r3
 800f324:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f328:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f32c:	823b      	strh	r3, [r7, #16]
 800f32e:	687a      	ldr	r2, [r7, #4]
 800f330:	683b      	ldr	r3, [r7, #0]
 800f332:	781b      	ldrb	r3, [r3, #0]
 800f334:	009b      	lsls	r3, r3, #2
 800f336:	441a      	add	r2, r3
 800f338:	8a3b      	ldrh	r3, [r7, #16]
 800f33a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f33e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f342:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f346:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f34a:	b29b      	uxth	r3, r3
 800f34c:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint */
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f34e:	687a      	ldr	r2, [r7, #4]
 800f350:	683b      	ldr	r3, [r7, #0]
 800f352:	781b      	ldrb	r3, [r3, #0]
 800f354:	009b      	lsls	r3, r3, #2
 800f356:	4413      	add	r3, r2
 800f358:	881b      	ldrh	r3, [r3, #0]
 800f35a:	b29b      	uxth	r3, r3
 800f35c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f360:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f364:	81fb      	strh	r3, [r7, #14]
 800f366:	687a      	ldr	r2, [r7, #4]
 800f368:	683b      	ldr	r3, [r7, #0]
 800f36a:	781b      	ldrb	r3, [r3, #0]
 800f36c:	009b      	lsls	r3, r3, #2
 800f36e:	441a      	add	r2, r3
 800f370:	89fb      	ldrh	r3, [r7, #14]
 800f372:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f376:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f37a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f37e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f382:	b29b      	uxth	r3, r3
 800f384:	8013      	strh	r3, [r2, #0]
 800f386:	e14d      	b.n	800f624 <USB_DeactivateEndpoint+0x3cc>
  }
#if (USE_USB_DOUBLE_BUFFER == 1U)
  /* Double Buffer */
  else
  {
    if (ep->is_in == 0U)
 800f388:	683b      	ldr	r3, [r7, #0]
 800f38a:	785b      	ldrb	r3, [r3, #1]
 800f38c:	2b00      	cmp	r3, #0
 800f38e:	f040 80a5 	bne.w	800f4dc <USB_DeactivateEndpoint+0x284>
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f392:	687a      	ldr	r2, [r7, #4]
 800f394:	683b      	ldr	r3, [r7, #0]
 800f396:	781b      	ldrb	r3, [r3, #0]
 800f398:	009b      	lsls	r3, r3, #2
 800f39a:	4413      	add	r3, r2
 800f39c:	881b      	ldrh	r3, [r3, #0]
 800f39e:	843b      	strh	r3, [r7, #32]
 800f3a0:	8c3b      	ldrh	r3, [r7, #32]
 800f3a2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f3a6:	2b00      	cmp	r3, #0
 800f3a8:	d01b      	beq.n	800f3e2 <USB_DeactivateEndpoint+0x18a>
 800f3aa:	687a      	ldr	r2, [r7, #4]
 800f3ac:	683b      	ldr	r3, [r7, #0]
 800f3ae:	781b      	ldrb	r3, [r3, #0]
 800f3b0:	009b      	lsls	r3, r3, #2
 800f3b2:	4413      	add	r3, r2
 800f3b4:	881b      	ldrh	r3, [r3, #0]
 800f3b6:	b29b      	uxth	r3, r3
 800f3b8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f3bc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f3c0:	83fb      	strh	r3, [r7, #30]
 800f3c2:	687a      	ldr	r2, [r7, #4]
 800f3c4:	683b      	ldr	r3, [r7, #0]
 800f3c6:	781b      	ldrb	r3, [r3, #0]
 800f3c8:	009b      	lsls	r3, r3, #2
 800f3ca:	441a      	add	r2, r3
 800f3cc:	8bfb      	ldrh	r3, [r7, #30]
 800f3ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f3d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f3d6:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f3da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f3de:	b29b      	uxth	r3, r3
 800f3e0:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f3e2:	687a      	ldr	r2, [r7, #4]
 800f3e4:	683b      	ldr	r3, [r7, #0]
 800f3e6:	781b      	ldrb	r3, [r3, #0]
 800f3e8:	009b      	lsls	r3, r3, #2
 800f3ea:	4413      	add	r3, r2
 800f3ec:	881b      	ldrh	r3, [r3, #0]
 800f3ee:	83bb      	strh	r3, [r7, #28]
 800f3f0:	8bbb      	ldrh	r3, [r7, #28]
 800f3f2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f3f6:	2b00      	cmp	r3, #0
 800f3f8:	d01b      	beq.n	800f432 <USB_DeactivateEndpoint+0x1da>
 800f3fa:	687a      	ldr	r2, [r7, #4]
 800f3fc:	683b      	ldr	r3, [r7, #0]
 800f3fe:	781b      	ldrb	r3, [r3, #0]
 800f400:	009b      	lsls	r3, r3, #2
 800f402:	4413      	add	r3, r2
 800f404:	881b      	ldrh	r3, [r3, #0]
 800f406:	b29b      	uxth	r3, r3
 800f408:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f40c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f410:	837b      	strh	r3, [r7, #26]
 800f412:	687a      	ldr	r2, [r7, #4]
 800f414:	683b      	ldr	r3, [r7, #0]
 800f416:	781b      	ldrb	r3, [r3, #0]
 800f418:	009b      	lsls	r3, r3, #2
 800f41a:	441a      	add	r2, r3
 800f41c:	8b7b      	ldrh	r3, [r7, #26]
 800f41e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f422:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f426:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f42a:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f42e:	b29b      	uxth	r3, r3
 800f430:	8013      	strh	r3, [r2, #0]

      /* Reset value of the data toggle bits for the endpoint out*/
      PCD_TX_DTOG(USBx, ep->num);
 800f432:	687a      	ldr	r2, [r7, #4]
 800f434:	683b      	ldr	r3, [r7, #0]
 800f436:	781b      	ldrb	r3, [r3, #0]
 800f438:	009b      	lsls	r3, r3, #2
 800f43a:	4413      	add	r3, r2
 800f43c:	881b      	ldrh	r3, [r3, #0]
 800f43e:	b29b      	uxth	r3, r3
 800f440:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f444:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f448:	833b      	strh	r3, [r7, #24]
 800f44a:	687a      	ldr	r2, [r7, #4]
 800f44c:	683b      	ldr	r3, [r7, #0]
 800f44e:	781b      	ldrb	r3, [r3, #0]
 800f450:	009b      	lsls	r3, r3, #2
 800f452:	441a      	add	r2, r3
 800f454:	8b3b      	ldrh	r3, [r7, #24]
 800f456:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f45a:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f45e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f462:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f466:	b29b      	uxth	r3, r3
 800f468:	8013      	strh	r3, [r2, #0]

      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f46a:	687a      	ldr	r2, [r7, #4]
 800f46c:	683b      	ldr	r3, [r7, #0]
 800f46e:	781b      	ldrb	r3, [r3, #0]
 800f470:	009b      	lsls	r3, r3, #2
 800f472:	4413      	add	r3, r2
 800f474:	881b      	ldrh	r3, [r3, #0]
 800f476:	b29b      	uxth	r3, r3
 800f478:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f47c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f480:	82fb      	strh	r3, [r7, #22]
 800f482:	687a      	ldr	r2, [r7, #4]
 800f484:	683b      	ldr	r3, [r7, #0]
 800f486:	781b      	ldrb	r3, [r3, #0]
 800f488:	009b      	lsls	r3, r3, #2
 800f48a:	441a      	add	r2, r3
 800f48c:	8afb      	ldrh	r3, [r7, #22]
 800f48e:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f492:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f496:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f49a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f49e:	b29b      	uxth	r3, r3
 800f4a0:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f4a2:	687a      	ldr	r2, [r7, #4]
 800f4a4:	683b      	ldr	r3, [r7, #0]
 800f4a6:	781b      	ldrb	r3, [r3, #0]
 800f4a8:	009b      	lsls	r3, r3, #2
 800f4aa:	4413      	add	r3, r2
 800f4ac:	881b      	ldrh	r3, [r3, #0]
 800f4ae:	b29b      	uxth	r3, r3
 800f4b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f4b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f4b8:	82bb      	strh	r3, [r7, #20]
 800f4ba:	687a      	ldr	r2, [r7, #4]
 800f4bc:	683b      	ldr	r3, [r7, #0]
 800f4be:	781b      	ldrb	r3, [r3, #0]
 800f4c0:	009b      	lsls	r3, r3, #2
 800f4c2:	441a      	add	r2, r3
 800f4c4:	8abb      	ldrh	r3, [r7, #20]
 800f4c6:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f4ca:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f4ce:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f4d2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f4d6:	b29b      	uxth	r3, r3
 800f4d8:	8013      	strh	r3, [r2, #0]
 800f4da:	e0a3      	b.n	800f624 <USB_DeactivateEndpoint+0x3cc>
    }
    else
    {
      /* Clear the data toggle bits for the endpoint IN/OUT*/
      PCD_CLEAR_RX_DTOG(USBx, ep->num);
 800f4dc:	687a      	ldr	r2, [r7, #4]
 800f4de:	683b      	ldr	r3, [r7, #0]
 800f4e0:	781b      	ldrb	r3, [r3, #0]
 800f4e2:	009b      	lsls	r3, r3, #2
 800f4e4:	4413      	add	r3, r2
 800f4e6:	881b      	ldrh	r3, [r3, #0]
 800f4e8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
 800f4ea:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f4ec:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800f4f0:	2b00      	cmp	r3, #0
 800f4f2:	d01b      	beq.n	800f52c <USB_DeactivateEndpoint+0x2d4>
 800f4f4:	687a      	ldr	r2, [r7, #4]
 800f4f6:	683b      	ldr	r3, [r7, #0]
 800f4f8:	781b      	ldrb	r3, [r3, #0]
 800f4fa:	009b      	lsls	r3, r3, #2
 800f4fc:	4413      	add	r3, r2
 800f4fe:	881b      	ldrh	r3, [r3, #0]
 800f500:	b29b      	uxth	r3, r3
 800f502:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f506:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f50a:	85bb      	strh	r3, [r7, #44]	@ 0x2c
 800f50c:	687a      	ldr	r2, [r7, #4]
 800f50e:	683b      	ldr	r3, [r7, #0]
 800f510:	781b      	ldrb	r3, [r3, #0]
 800f512:	009b      	lsls	r3, r3, #2
 800f514:	441a      	add	r2, r3
 800f516:	8dbb      	ldrh	r3, [r7, #44]	@ 0x2c
 800f518:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f51c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f520:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f524:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f528:	b29b      	uxth	r3, r3
 800f52a:	8013      	strh	r3, [r2, #0]
      PCD_CLEAR_TX_DTOG(USBx, ep->num);
 800f52c:	687a      	ldr	r2, [r7, #4]
 800f52e:	683b      	ldr	r3, [r7, #0]
 800f530:	781b      	ldrb	r3, [r3, #0]
 800f532:	009b      	lsls	r3, r3, #2
 800f534:	4413      	add	r3, r2
 800f536:	881b      	ldrh	r3, [r3, #0]
 800f538:	857b      	strh	r3, [r7, #42]	@ 0x2a
 800f53a:	8d7b      	ldrh	r3, [r7, #42]	@ 0x2a
 800f53c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f540:	2b00      	cmp	r3, #0
 800f542:	d01b      	beq.n	800f57c <USB_DeactivateEndpoint+0x324>
 800f544:	687a      	ldr	r2, [r7, #4]
 800f546:	683b      	ldr	r3, [r7, #0]
 800f548:	781b      	ldrb	r3, [r3, #0]
 800f54a:	009b      	lsls	r3, r3, #2
 800f54c:	4413      	add	r3, r2
 800f54e:	881b      	ldrh	r3, [r3, #0]
 800f550:	b29b      	uxth	r3, r3
 800f552:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f556:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f55a:	853b      	strh	r3, [r7, #40]	@ 0x28
 800f55c:	687a      	ldr	r2, [r7, #4]
 800f55e:	683b      	ldr	r3, [r7, #0]
 800f560:	781b      	ldrb	r3, [r3, #0]
 800f562:	009b      	lsls	r3, r3, #2
 800f564:	441a      	add	r2, r3
 800f566:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800f568:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f56c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f570:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f574:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 800f578:	b29b      	uxth	r3, r3
 800f57a:	8013      	strh	r3, [r2, #0]
      PCD_RX_DTOG(USBx, ep->num);
 800f57c:	687a      	ldr	r2, [r7, #4]
 800f57e:	683b      	ldr	r3, [r7, #0]
 800f580:	781b      	ldrb	r3, [r3, #0]
 800f582:	009b      	lsls	r3, r3, #2
 800f584:	4413      	add	r3, r2
 800f586:	881b      	ldrh	r3, [r3, #0]
 800f588:	b29b      	uxth	r3, r3
 800f58a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f58e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f592:	84fb      	strh	r3, [r7, #38]	@ 0x26
 800f594:	687a      	ldr	r2, [r7, #4]
 800f596:	683b      	ldr	r3, [r7, #0]
 800f598:	781b      	ldrb	r3, [r3, #0]
 800f59a:	009b      	lsls	r3, r3, #2
 800f59c:	441a      	add	r2, r3
 800f59e:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
 800f5a0:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5a4:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5a8:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 800f5ac:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5b0:	b29b      	uxth	r3, r3
 800f5b2:	8013      	strh	r3, [r2, #0]

      /* Configure DISABLE status for the Endpoint*/
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_DIS);
 800f5b4:	687a      	ldr	r2, [r7, #4]
 800f5b6:	683b      	ldr	r3, [r7, #0]
 800f5b8:	781b      	ldrb	r3, [r3, #0]
 800f5ba:	009b      	lsls	r3, r3, #2
 800f5bc:	4413      	add	r3, r2
 800f5be:	881b      	ldrh	r3, [r3, #0]
 800f5c0:	b29b      	uxth	r3, r3
 800f5c2:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f5c6:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800f5ca:	84bb      	strh	r3, [r7, #36]	@ 0x24
 800f5cc:	687a      	ldr	r2, [r7, #4]
 800f5ce:	683b      	ldr	r3, [r7, #0]
 800f5d0:	781b      	ldrb	r3, [r3, #0]
 800f5d2:	009b      	lsls	r3, r3, #2
 800f5d4:	441a      	add	r2, r3
 800f5d6:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800f5d8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f5dc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f5e0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f5e4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f5e8:	b29b      	uxth	r3, r3
 800f5ea:	8013      	strh	r3, [r2, #0]
      PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_DIS);
 800f5ec:	687a      	ldr	r2, [r7, #4]
 800f5ee:	683b      	ldr	r3, [r7, #0]
 800f5f0:	781b      	ldrb	r3, [r3, #0]
 800f5f2:	009b      	lsls	r3, r3, #2
 800f5f4:	4413      	add	r3, r2
 800f5f6:	881b      	ldrh	r3, [r3, #0]
 800f5f8:	b29b      	uxth	r3, r3
 800f5fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800f5fe:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f602:	847b      	strh	r3, [r7, #34]	@ 0x22
 800f604:	687a      	ldr	r2, [r7, #4]
 800f606:	683b      	ldr	r3, [r7, #0]
 800f608:	781b      	ldrb	r3, [r3, #0]
 800f60a:	009b      	lsls	r3, r3, #2
 800f60c:	441a      	add	r2, r3
 800f60e:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 800f610:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f614:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f618:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800f61c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f620:	b29b      	uxth	r3, r3
 800f622:	8013      	strh	r3, [r2, #0]
    }
  }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  return HAL_OK;
 800f624:	2300      	movs	r3, #0
}
 800f626:	4618      	mov	r0, r3
 800f628:	3734      	adds	r7, #52	@ 0x34
 800f62a:	46bd      	mov	sp, r7
 800f62c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f630:	4770      	bx	lr

0800f632 <USB_EPStartXfer>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 800f632:	b580      	push	{r7, lr}
 800f634:	b0ac      	sub	sp, #176	@ 0xb0
 800f636:	af00      	add	r7, sp, #0
 800f638:	6078      	str	r0, [r7, #4]
 800f63a:	6039      	str	r1, [r7, #0]
  uint16_t pmabuffer;
  uint16_t wEPVal;
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

  /* IN endpoint */
  if (ep->is_in == 1U)
 800f63c:	683b      	ldr	r3, [r7, #0]
 800f63e:	785b      	ldrb	r3, [r3, #1]
 800f640:	2b01      	cmp	r3, #1
 800f642:	f040 84ca 	bne.w	800ffda <USB_EPStartXfer+0x9a8>
  {
    /* Multi packet transfer */
    if (ep->xfer_len > ep->maxpacket)
 800f646:	683b      	ldr	r3, [r7, #0]
 800f648:	699a      	ldr	r2, [r3, #24]
 800f64a:	683b      	ldr	r3, [r7, #0]
 800f64c:	691b      	ldr	r3, [r3, #16]
 800f64e:	429a      	cmp	r2, r3
 800f650:	d904      	bls.n	800f65c <USB_EPStartXfer+0x2a>
    {
      len = ep->maxpacket;
 800f652:	683b      	ldr	r3, [r7, #0]
 800f654:	691b      	ldr	r3, [r3, #16]
 800f656:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800f65a:	e003      	b.n	800f664 <USB_EPStartXfer+0x32>
    }
    else
    {
      len = ep->xfer_len;
 800f65c:	683b      	ldr	r3, [r7, #0]
 800f65e:	699b      	ldr	r3, [r3, #24]
 800f660:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
    }

    /* configure and validate Tx endpoint */
    if (ep->doublebuffer == 0U)
 800f664:	683b      	ldr	r3, [r7, #0]
 800f666:	7b1b      	ldrb	r3, [r3, #12]
 800f668:	2b00      	cmp	r3, #0
 800f66a:	d122      	bne.n	800f6b2 <USB_EPStartXfer+0x80>
    {
      USB_WritePMA(USBx, ep->xfer_buff, ep->pmaadress, (uint16_t)len);
 800f66c:	683b      	ldr	r3, [r7, #0]
 800f66e:	6959      	ldr	r1, [r3, #20]
 800f670:	683b      	ldr	r3, [r7, #0]
 800f672:	88da      	ldrh	r2, [r3, #6]
 800f674:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f678:	b29b      	uxth	r3, r3
 800f67a:	6878      	ldr	r0, [r7, #4]
 800f67c:	f000 febd 	bl	80103fa <USB_WritePMA>
      PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800f680:	687b      	ldr	r3, [r7, #4]
 800f682:	613b      	str	r3, [r7, #16]
 800f684:	687b      	ldr	r3, [r7, #4]
 800f686:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f68a:	b29b      	uxth	r3, r3
 800f68c:	461a      	mov	r2, r3
 800f68e:	693b      	ldr	r3, [r7, #16]
 800f690:	4413      	add	r3, r2
 800f692:	613b      	str	r3, [r7, #16]
 800f694:	683b      	ldr	r3, [r7, #0]
 800f696:	781b      	ldrb	r3, [r3, #0]
 800f698:	00da      	lsls	r2, r3, #3
 800f69a:	693b      	ldr	r3, [r7, #16]
 800f69c:	4413      	add	r3, r2
 800f69e:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f6a2:	60fb      	str	r3, [r7, #12]
 800f6a4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f6a8:	b29a      	uxth	r2, r3
 800f6aa:	68fb      	ldr	r3, [r7, #12]
 800f6ac:	801a      	strh	r2, [r3, #0]
 800f6ae:	f000 bc6f 	b.w	800ff90 <USB_EPStartXfer+0x95e>
    }
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* double buffer bulk management */
      if (ep->type == EP_TYPE_BULK)
 800f6b2:	683b      	ldr	r3, [r7, #0]
 800f6b4:	78db      	ldrb	r3, [r3, #3]
 800f6b6:	2b02      	cmp	r3, #2
 800f6b8:	f040 831e 	bne.w	800fcf8 <USB_EPStartXfer+0x6c6>
      {
        if (ep->xfer_len_db > ep->maxpacket)
 800f6bc:	683b      	ldr	r3, [r7, #0]
 800f6be:	6a1a      	ldr	r2, [r3, #32]
 800f6c0:	683b      	ldr	r3, [r7, #0]
 800f6c2:	691b      	ldr	r3, [r3, #16]
 800f6c4:	429a      	cmp	r2, r3
 800f6c6:	f240 82cf 	bls.w	800fc68 <USB_EPStartXfer+0x636>
        {
          /* enable double buffer */
          PCD_SET_BULK_EP_DBUF(USBx, ep->num);
 800f6ca:	687a      	ldr	r2, [r7, #4]
 800f6cc:	683b      	ldr	r3, [r7, #0]
 800f6ce:	781b      	ldrb	r3, [r3, #0]
 800f6d0:	009b      	lsls	r3, r3, #2
 800f6d2:	4413      	add	r3, r2
 800f6d4:	881b      	ldrh	r3, [r3, #0]
 800f6d6:	b29b      	uxth	r3, r3
 800f6d8:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800f6dc:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800f6e0:	f8a7 3056 	strh.w	r3, [r7, #86]	@ 0x56
 800f6e4:	687a      	ldr	r2, [r7, #4]
 800f6e6:	683b      	ldr	r3, [r7, #0]
 800f6e8:	781b      	ldrb	r3, [r3, #0]
 800f6ea:	009b      	lsls	r3, r3, #2
 800f6ec:	441a      	add	r2, r3
 800f6ee:	f8b7 3056 	ldrh.w	r3, [r7, #86]	@ 0x56
 800f6f2:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800f6f6:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800f6fa:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 800f6fe:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800f702:	b29b      	uxth	r3, r3
 800f704:	8013      	strh	r3, [r2, #0]

          /* each Time to write in PMA xfer_len_db will */
          ep->xfer_len_db -= len;
 800f706:	683b      	ldr	r3, [r7, #0]
 800f708:	6a1a      	ldr	r2, [r3, #32]
 800f70a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f70e:	1ad2      	subs	r2, r2, r3
 800f710:	683b      	ldr	r3, [r7, #0]
 800f712:	621a      	str	r2, [r3, #32]

          /* Fill the two first buffer in the Buffer0 & Buffer1 */
          if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800f714:	687a      	ldr	r2, [r7, #4]
 800f716:	683b      	ldr	r3, [r7, #0]
 800f718:	781b      	ldrb	r3, [r3, #0]
 800f71a:	009b      	lsls	r3, r3, #2
 800f71c:	4413      	add	r3, r2
 800f71e:	881b      	ldrh	r3, [r3, #0]
 800f720:	b29b      	uxth	r3, r3
 800f722:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800f726:	2b00      	cmp	r3, #0
 800f728:	f000 814f 	beq.w	800f9ca <USB_EPStartXfer+0x398>
          {
            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800f72c:	687b      	ldr	r3, [r7, #4]
 800f72e:	633b      	str	r3, [r7, #48]	@ 0x30
 800f730:	683b      	ldr	r3, [r7, #0]
 800f732:	785b      	ldrb	r3, [r3, #1]
 800f734:	2b00      	cmp	r3, #0
 800f736:	d16b      	bne.n	800f810 <USB_EPStartXfer+0x1de>
 800f738:	687b      	ldr	r3, [r7, #4]
 800f73a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f73c:	687b      	ldr	r3, [r7, #4]
 800f73e:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f742:	b29b      	uxth	r3, r3
 800f744:	461a      	mov	r2, r3
 800f746:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f748:	4413      	add	r3, r2
 800f74a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800f74c:	683b      	ldr	r3, [r7, #0]
 800f74e:	781b      	ldrb	r3, [r3, #0]
 800f750:	00da      	lsls	r2, r3, #3
 800f752:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f754:	4413      	add	r3, r2
 800f756:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f75a:	627b      	str	r3, [r7, #36]	@ 0x24
 800f75c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f75e:	881b      	ldrh	r3, [r3, #0]
 800f760:	b29b      	uxth	r3, r3
 800f762:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f766:	b29a      	uxth	r2, r3
 800f768:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f76a:	801a      	strh	r2, [r3, #0]
 800f76c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f770:	2b00      	cmp	r3, #0
 800f772:	d10a      	bne.n	800f78a <USB_EPStartXfer+0x158>
 800f774:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f776:	881b      	ldrh	r3, [r3, #0]
 800f778:	b29b      	uxth	r3, r3
 800f77a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f77e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f782:	b29a      	uxth	r2, r3
 800f784:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f786:	801a      	strh	r2, [r3, #0]
 800f788:	e05b      	b.n	800f842 <USB_EPStartXfer+0x210>
 800f78a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f78e:	2b3e      	cmp	r3, #62	@ 0x3e
 800f790:	d81c      	bhi.n	800f7cc <USB_EPStartXfer+0x19a>
 800f792:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f796:	085b      	lsrs	r3, r3, #1
 800f798:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f79c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7a0:	f003 0301 	and.w	r3, r3, #1
 800f7a4:	2b00      	cmp	r3, #0
 800f7a6:	d004      	beq.n	800f7b2 <USB_EPStartXfer+0x180>
 800f7a8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f7ac:	3301      	adds	r3, #1
 800f7ae:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f7b2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7b4:	881b      	ldrh	r3, [r3, #0]
 800f7b6:	b29a      	uxth	r2, r3
 800f7b8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f7bc:	b29b      	uxth	r3, r3
 800f7be:	029b      	lsls	r3, r3, #10
 800f7c0:	b29b      	uxth	r3, r3
 800f7c2:	4313      	orrs	r3, r2
 800f7c4:	b29a      	uxth	r2, r3
 800f7c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7c8:	801a      	strh	r2, [r3, #0]
 800f7ca:	e03a      	b.n	800f842 <USB_EPStartXfer+0x210>
 800f7cc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7d0:	095b      	lsrs	r3, r3, #5
 800f7d2:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f7d6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f7da:	f003 031f 	and.w	r3, r3, #31
 800f7de:	2b00      	cmp	r3, #0
 800f7e0:	d104      	bne.n	800f7ec <USB_EPStartXfer+0x1ba>
 800f7e2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f7e6:	3b01      	subs	r3, #1
 800f7e8:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 800f7ec:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ee:	881b      	ldrh	r3, [r3, #0]
 800f7f0:	b29a      	uxth	r2, r3
 800f7f2:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800f7f6:	b29b      	uxth	r3, r3
 800f7f8:	029b      	lsls	r3, r3, #10
 800f7fa:	b29b      	uxth	r3, r3
 800f7fc:	4313      	orrs	r3, r2
 800f7fe:	b29b      	uxth	r3, r3
 800f800:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f804:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f808:	b29a      	uxth	r2, r3
 800f80a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f80c:	801a      	strh	r2, [r3, #0]
 800f80e:	e018      	b.n	800f842 <USB_EPStartXfer+0x210>
 800f810:	683b      	ldr	r3, [r7, #0]
 800f812:	785b      	ldrb	r3, [r3, #1]
 800f814:	2b01      	cmp	r3, #1
 800f816:	d114      	bne.n	800f842 <USB_EPStartXfer+0x210>
 800f818:	687b      	ldr	r3, [r7, #4]
 800f81a:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f81e:	b29b      	uxth	r3, r3
 800f820:	461a      	mov	r2, r3
 800f822:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f824:	4413      	add	r3, r2
 800f826:	633b      	str	r3, [r7, #48]	@ 0x30
 800f828:	683b      	ldr	r3, [r7, #0]
 800f82a:	781b      	ldrb	r3, [r3, #0]
 800f82c:	00da      	lsls	r2, r3, #3
 800f82e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f830:	4413      	add	r3, r2
 800f832:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800f836:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800f838:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f83c:	b29a      	uxth	r2, r3
 800f83e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800f840:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800f842:	683b      	ldr	r3, [r7, #0]
 800f844:	895b      	ldrh	r3, [r3, #10]
 800f846:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f84a:	683b      	ldr	r3, [r7, #0]
 800f84c:	6959      	ldr	r1, [r3, #20]
 800f84e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f852:	b29b      	uxth	r3, r3
 800f854:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f858:	6878      	ldr	r0, [r7, #4]
 800f85a:	f000 fdce 	bl	80103fa <USB_WritePMA>
            ep->xfer_buff += len;
 800f85e:	683b      	ldr	r3, [r7, #0]
 800f860:	695a      	ldr	r2, [r3, #20]
 800f862:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f866:	441a      	add	r2, r3
 800f868:	683b      	ldr	r3, [r7, #0]
 800f86a:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800f86c:	683b      	ldr	r3, [r7, #0]
 800f86e:	6a1a      	ldr	r2, [r3, #32]
 800f870:	683b      	ldr	r3, [r7, #0]
 800f872:	691b      	ldr	r3, [r3, #16]
 800f874:	429a      	cmp	r2, r3
 800f876:	d907      	bls.n	800f888 <USB_EPStartXfer+0x256>
            {
              ep->xfer_len_db -= len;
 800f878:	683b      	ldr	r3, [r7, #0]
 800f87a:	6a1a      	ldr	r2, [r3, #32]
 800f87c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f880:	1ad2      	subs	r2, r2, r3
 800f882:	683b      	ldr	r3, [r7, #0]
 800f884:	621a      	str	r2, [r3, #32]
 800f886:	e006      	b.n	800f896 <USB_EPStartXfer+0x264>
            }
            else
            {
              len = ep->xfer_len_db;
 800f888:	683b      	ldr	r3, [r7, #0]
 800f88a:	6a1b      	ldr	r3, [r3, #32]
 800f88c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800f890:	683b      	ldr	r3, [r7, #0]
 800f892:	2200      	movs	r2, #0
 800f894:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f896:	683b      	ldr	r3, [r7, #0]
 800f898:	785b      	ldrb	r3, [r3, #1]
 800f89a:	2b00      	cmp	r3, #0
 800f89c:	d16b      	bne.n	800f976 <USB_EPStartXfer+0x344>
 800f89e:	687b      	ldr	r3, [r7, #4]
 800f8a0:	61bb      	str	r3, [r7, #24]
 800f8a2:	687b      	ldr	r3, [r7, #4]
 800f8a4:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f8a8:	b29b      	uxth	r3, r3
 800f8aa:	461a      	mov	r2, r3
 800f8ac:	69bb      	ldr	r3, [r7, #24]
 800f8ae:	4413      	add	r3, r2
 800f8b0:	61bb      	str	r3, [r7, #24]
 800f8b2:	683b      	ldr	r3, [r7, #0]
 800f8b4:	781b      	ldrb	r3, [r3, #0]
 800f8b6:	00da      	lsls	r2, r3, #3
 800f8b8:	69bb      	ldr	r3, [r7, #24]
 800f8ba:	4413      	add	r3, r2
 800f8bc:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f8c0:	617b      	str	r3, [r7, #20]
 800f8c2:	697b      	ldr	r3, [r7, #20]
 800f8c4:	881b      	ldrh	r3, [r3, #0]
 800f8c6:	b29b      	uxth	r3, r3
 800f8c8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800f8cc:	b29a      	uxth	r2, r3
 800f8ce:	697b      	ldr	r3, [r7, #20]
 800f8d0:	801a      	strh	r2, [r3, #0]
 800f8d2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8d6:	2b00      	cmp	r3, #0
 800f8d8:	d10a      	bne.n	800f8f0 <USB_EPStartXfer+0x2be>
 800f8da:	697b      	ldr	r3, [r7, #20]
 800f8dc:	881b      	ldrh	r3, [r3, #0]
 800f8de:	b29b      	uxth	r3, r3
 800f8e0:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f8e4:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f8e8:	b29a      	uxth	r2, r3
 800f8ea:	697b      	ldr	r3, [r7, #20]
 800f8ec:	801a      	strh	r2, [r3, #0]
 800f8ee:	e05d      	b.n	800f9ac <USB_EPStartXfer+0x37a>
 800f8f0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8f4:	2b3e      	cmp	r3, #62	@ 0x3e
 800f8f6:	d81c      	bhi.n	800f932 <USB_EPStartXfer+0x300>
 800f8f8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f8fc:	085b      	lsrs	r3, r3, #1
 800f8fe:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f902:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f906:	f003 0301 	and.w	r3, r3, #1
 800f90a:	2b00      	cmp	r3, #0
 800f90c:	d004      	beq.n	800f918 <USB_EPStartXfer+0x2e6>
 800f90e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f912:	3301      	adds	r3, #1
 800f914:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f918:	697b      	ldr	r3, [r7, #20]
 800f91a:	881b      	ldrh	r3, [r3, #0]
 800f91c:	b29a      	uxth	r2, r3
 800f91e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f922:	b29b      	uxth	r3, r3
 800f924:	029b      	lsls	r3, r3, #10
 800f926:	b29b      	uxth	r3, r3
 800f928:	4313      	orrs	r3, r2
 800f92a:	b29a      	uxth	r2, r3
 800f92c:	697b      	ldr	r3, [r7, #20]
 800f92e:	801a      	strh	r2, [r3, #0]
 800f930:	e03c      	b.n	800f9ac <USB_EPStartXfer+0x37a>
 800f932:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f936:	095b      	lsrs	r3, r3, #5
 800f938:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f93c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f940:	f003 031f 	and.w	r3, r3, #31
 800f944:	2b00      	cmp	r3, #0
 800f946:	d104      	bne.n	800f952 <USB_EPStartXfer+0x320>
 800f948:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f94c:	3b01      	subs	r3, #1
 800f94e:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 800f952:	697b      	ldr	r3, [r7, #20]
 800f954:	881b      	ldrh	r3, [r3, #0]
 800f956:	b29a      	uxth	r2, r3
 800f958:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800f95c:	b29b      	uxth	r3, r3
 800f95e:	029b      	lsls	r3, r3, #10
 800f960:	b29b      	uxth	r3, r3
 800f962:	4313      	orrs	r3, r2
 800f964:	b29b      	uxth	r3, r3
 800f966:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800f96a:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800f96e:	b29a      	uxth	r2, r3
 800f970:	697b      	ldr	r3, [r7, #20]
 800f972:	801a      	strh	r2, [r3, #0]
 800f974:	e01a      	b.n	800f9ac <USB_EPStartXfer+0x37a>
 800f976:	683b      	ldr	r3, [r7, #0]
 800f978:	785b      	ldrb	r3, [r3, #1]
 800f97a:	2b01      	cmp	r3, #1
 800f97c:	d116      	bne.n	800f9ac <USB_EPStartXfer+0x37a>
 800f97e:	687b      	ldr	r3, [r7, #4]
 800f980:	623b      	str	r3, [r7, #32]
 800f982:	687b      	ldr	r3, [r7, #4]
 800f984:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f988:	b29b      	uxth	r3, r3
 800f98a:	461a      	mov	r2, r3
 800f98c:	6a3b      	ldr	r3, [r7, #32]
 800f98e:	4413      	add	r3, r2
 800f990:	623b      	str	r3, [r7, #32]
 800f992:	683b      	ldr	r3, [r7, #0]
 800f994:	781b      	ldrb	r3, [r3, #0]
 800f996:	00da      	lsls	r2, r3, #3
 800f998:	6a3b      	ldr	r3, [r7, #32]
 800f99a:	4413      	add	r3, r2
 800f99c:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f9a0:	61fb      	str	r3, [r7, #28]
 800f9a2:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f9a6:	b29a      	uxth	r2, r3
 800f9a8:	69fb      	ldr	r3, [r7, #28]
 800f9aa:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800f9ac:	683b      	ldr	r3, [r7, #0]
 800f9ae:	891b      	ldrh	r3, [r3, #8]
 800f9b0:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800f9b4:	683b      	ldr	r3, [r7, #0]
 800f9b6:	6959      	ldr	r1, [r3, #20]
 800f9b8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800f9bc:	b29b      	uxth	r3, r3
 800f9be:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800f9c2:	6878      	ldr	r0, [r7, #4]
 800f9c4:	f000 fd19 	bl	80103fa <USB_WritePMA>
 800f9c8:	e2e2      	b.n	800ff90 <USB_EPStartXfer+0x95e>
          }
          else
          {
            /* Set the Double buffer counter for pmabuffer0 */
            PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800f9ca:	683b      	ldr	r3, [r7, #0]
 800f9cc:	785b      	ldrb	r3, [r3, #1]
 800f9ce:	2b00      	cmp	r3, #0
 800f9d0:	d16b      	bne.n	800faaa <USB_EPStartXfer+0x478>
 800f9d2:	687b      	ldr	r3, [r7, #4]
 800f9d4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9d6:	687b      	ldr	r3, [r7, #4]
 800f9d8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800f9dc:	b29b      	uxth	r3, r3
 800f9de:	461a      	mov	r2, r3
 800f9e0:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9e2:	4413      	add	r3, r2
 800f9e4:	64bb      	str	r3, [r7, #72]	@ 0x48
 800f9e6:	683b      	ldr	r3, [r7, #0]
 800f9e8:	781b      	ldrb	r3, [r3, #0]
 800f9ea:	00da      	lsls	r2, r3, #3
 800f9ec:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f9ee:	4413      	add	r3, r2
 800f9f0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800f9f4:	647b      	str	r3, [r7, #68]	@ 0x44
 800f9f6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f9f8:	881b      	ldrh	r3, [r3, #0]
 800f9fa:	b29b      	uxth	r3, r3
 800f9fc:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fa00:	b29a      	uxth	r2, r3
 800fa02:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa04:	801a      	strh	r2, [r3, #0]
 800fa06:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa0a:	2b00      	cmp	r3, #0
 800fa0c:	d10a      	bne.n	800fa24 <USB_EPStartXfer+0x3f2>
 800fa0e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa10:	881b      	ldrh	r3, [r3, #0]
 800fa12:	b29b      	uxth	r3, r3
 800fa14:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa18:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fa1c:	b29a      	uxth	r2, r3
 800fa1e:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa20:	801a      	strh	r2, [r3, #0]
 800fa22:	e05d      	b.n	800fae0 <USB_EPStartXfer+0x4ae>
 800fa24:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa28:	2b3e      	cmp	r3, #62	@ 0x3e
 800fa2a:	d81c      	bhi.n	800fa66 <USB_EPStartXfer+0x434>
 800fa2c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa30:	085b      	lsrs	r3, r3, #1
 800fa32:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fa36:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa3a:	f003 0301 	and.w	r3, r3, #1
 800fa3e:	2b00      	cmp	r3, #0
 800fa40:	d004      	beq.n	800fa4c <USB_EPStartXfer+0x41a>
 800fa42:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa46:	3301      	adds	r3, #1
 800fa48:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fa4c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa4e:	881b      	ldrh	r3, [r3, #0]
 800fa50:	b29a      	uxth	r2, r3
 800fa52:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa56:	b29b      	uxth	r3, r3
 800fa58:	029b      	lsls	r3, r3, #10
 800fa5a:	b29b      	uxth	r3, r3
 800fa5c:	4313      	orrs	r3, r2
 800fa5e:	b29a      	uxth	r2, r3
 800fa60:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa62:	801a      	strh	r2, [r3, #0]
 800fa64:	e03c      	b.n	800fae0 <USB_EPStartXfer+0x4ae>
 800fa66:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa6a:	095b      	lsrs	r3, r3, #5
 800fa6c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fa70:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fa74:	f003 031f 	and.w	r3, r3, #31
 800fa78:	2b00      	cmp	r3, #0
 800fa7a:	d104      	bne.n	800fa86 <USB_EPStartXfer+0x454>
 800fa7c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa80:	3b01      	subs	r3, #1
 800fa82:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 800fa86:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fa88:	881b      	ldrh	r3, [r3, #0]
 800fa8a:	b29a      	uxth	r2, r3
 800fa8c:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800fa90:	b29b      	uxth	r3, r3
 800fa92:	029b      	lsls	r3, r3, #10
 800fa94:	b29b      	uxth	r3, r3
 800fa96:	4313      	orrs	r3, r2
 800fa98:	b29b      	uxth	r3, r3
 800fa9a:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fa9e:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800faa2:	b29a      	uxth	r2, r3
 800faa4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800faa6:	801a      	strh	r2, [r3, #0]
 800faa8:	e01a      	b.n	800fae0 <USB_EPStartXfer+0x4ae>
 800faaa:	683b      	ldr	r3, [r7, #0]
 800faac:	785b      	ldrb	r3, [r3, #1]
 800faae:	2b01      	cmp	r3, #1
 800fab0:	d116      	bne.n	800fae0 <USB_EPStartXfer+0x4ae>
 800fab2:	687b      	ldr	r3, [r7, #4]
 800fab4:	653b      	str	r3, [r7, #80]	@ 0x50
 800fab6:	687b      	ldr	r3, [r7, #4]
 800fab8:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fabc:	b29b      	uxth	r3, r3
 800fabe:	461a      	mov	r2, r3
 800fac0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800fac2:	4413      	add	r3, r2
 800fac4:	653b      	str	r3, [r7, #80]	@ 0x50
 800fac6:	683b      	ldr	r3, [r7, #0]
 800fac8:	781b      	ldrb	r3, [r3, #0]
 800faca:	00da      	lsls	r2, r3, #3
 800facc:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800face:	4413      	add	r3, r2
 800fad0:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fad4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800fad6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fada:	b29a      	uxth	r2, r3
 800fadc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fade:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr0;
 800fae0:	683b      	ldr	r3, [r7, #0]
 800fae2:	891b      	ldrh	r3, [r3, #8]
 800fae4:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fae8:	683b      	ldr	r3, [r7, #0]
 800faea:	6959      	ldr	r1, [r3, #20]
 800faec:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800faf0:	b29b      	uxth	r3, r3
 800faf2:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800faf6:	6878      	ldr	r0, [r7, #4]
 800faf8:	f000 fc7f 	bl	80103fa <USB_WritePMA>
            ep->xfer_buff += len;
 800fafc:	683b      	ldr	r3, [r7, #0]
 800fafe:	695a      	ldr	r2, [r3, #20]
 800fb00:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb04:	441a      	add	r2, r3
 800fb06:	683b      	ldr	r3, [r7, #0]
 800fb08:	615a      	str	r2, [r3, #20]

            if (ep->xfer_len_db > ep->maxpacket)
 800fb0a:	683b      	ldr	r3, [r7, #0]
 800fb0c:	6a1a      	ldr	r2, [r3, #32]
 800fb0e:	683b      	ldr	r3, [r7, #0]
 800fb10:	691b      	ldr	r3, [r3, #16]
 800fb12:	429a      	cmp	r2, r3
 800fb14:	d907      	bls.n	800fb26 <USB_EPStartXfer+0x4f4>
            {
              ep->xfer_len_db -= len;
 800fb16:	683b      	ldr	r3, [r7, #0]
 800fb18:	6a1a      	ldr	r2, [r3, #32]
 800fb1a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb1e:	1ad2      	subs	r2, r2, r3
 800fb20:	683b      	ldr	r3, [r7, #0]
 800fb22:	621a      	str	r2, [r3, #32]
 800fb24:	e006      	b.n	800fb34 <USB_EPStartXfer+0x502>
            }
            else
            {
              len = ep->xfer_len_db;
 800fb26:	683b      	ldr	r3, [r7, #0]
 800fb28:	6a1b      	ldr	r3, [r3, #32]
 800fb2a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
              ep->xfer_len_db = 0U;
 800fb2e:	683b      	ldr	r3, [r7, #0]
 800fb30:	2200      	movs	r2, #0
 800fb32:	621a      	str	r2, [r3, #32]
            }

            /* Set the Double buffer counter for pmabuffer1 */
            PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fb34:	687b      	ldr	r3, [r7, #4]
 800fb36:	643b      	str	r3, [r7, #64]	@ 0x40
 800fb38:	683b      	ldr	r3, [r7, #0]
 800fb3a:	785b      	ldrb	r3, [r3, #1]
 800fb3c:	2b00      	cmp	r3, #0
 800fb3e:	d16b      	bne.n	800fc18 <USB_EPStartXfer+0x5e6>
 800fb40:	687b      	ldr	r3, [r7, #4]
 800fb42:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fb44:	687b      	ldr	r3, [r7, #4]
 800fb46:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fb4a:	b29b      	uxth	r3, r3
 800fb4c:	461a      	mov	r2, r3
 800fb4e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb50:	4413      	add	r3, r2
 800fb52:	63bb      	str	r3, [r7, #56]	@ 0x38
 800fb54:	683b      	ldr	r3, [r7, #0]
 800fb56:	781b      	ldrb	r3, [r3, #0]
 800fb58:	00da      	lsls	r2, r3, #3
 800fb5a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800fb5c:	4413      	add	r3, r2
 800fb5e:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fb62:	637b      	str	r3, [r7, #52]	@ 0x34
 800fb64:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb66:	881b      	ldrh	r3, [r3, #0]
 800fb68:	b29b      	uxth	r3, r3
 800fb6a:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fb6e:	b29a      	uxth	r2, r3
 800fb70:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb72:	801a      	strh	r2, [r3, #0]
 800fb74:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb78:	2b00      	cmp	r3, #0
 800fb7a:	d10a      	bne.n	800fb92 <USB_EPStartXfer+0x560>
 800fb7c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb7e:	881b      	ldrh	r3, [r3, #0]
 800fb80:	b29b      	uxth	r3, r3
 800fb82:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fb86:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fb8a:	b29a      	uxth	r2, r3
 800fb8c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fb8e:	801a      	strh	r2, [r3, #0]
 800fb90:	e05b      	b.n	800fc4a <USB_EPStartXfer+0x618>
 800fb92:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb96:	2b3e      	cmp	r3, #62	@ 0x3e
 800fb98:	d81c      	bhi.n	800fbd4 <USB_EPStartXfer+0x5a2>
 800fb9a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fb9e:	085b      	lsrs	r3, r3, #1
 800fba0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fba4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fba8:	f003 0301 	and.w	r3, r3, #1
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d004      	beq.n	800fbba <USB_EPStartXfer+0x588>
 800fbb0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fbb4:	3301      	adds	r3, #1
 800fbb6:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fbba:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbbc:	881b      	ldrh	r3, [r3, #0]
 800fbbe:	b29a      	uxth	r2, r3
 800fbc0:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fbc4:	b29b      	uxth	r3, r3
 800fbc6:	029b      	lsls	r3, r3, #10
 800fbc8:	b29b      	uxth	r3, r3
 800fbca:	4313      	orrs	r3, r2
 800fbcc:	b29a      	uxth	r2, r3
 800fbce:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd0:	801a      	strh	r2, [r3, #0]
 800fbd2:	e03a      	b.n	800fc4a <USB_EPStartXfer+0x618>
 800fbd4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbd8:	095b      	lsrs	r3, r3, #5
 800fbda:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fbde:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fbe2:	f003 031f 	and.w	r3, r3, #31
 800fbe6:	2b00      	cmp	r3, #0
 800fbe8:	d104      	bne.n	800fbf4 <USB_EPStartXfer+0x5c2>
 800fbea:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fbee:	3b01      	subs	r3, #1
 800fbf0:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800fbf4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbf6:	881b      	ldrh	r3, [r3, #0]
 800fbf8:	b29a      	uxth	r2, r3
 800fbfa:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800fbfe:	b29b      	uxth	r3, r3
 800fc00:	029b      	lsls	r3, r3, #10
 800fc02:	b29b      	uxth	r3, r3
 800fc04:	4313      	orrs	r3, r2
 800fc06:	b29b      	uxth	r3, r3
 800fc08:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fc0c:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fc10:	b29a      	uxth	r2, r3
 800fc12:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc14:	801a      	strh	r2, [r3, #0]
 800fc16:	e018      	b.n	800fc4a <USB_EPStartXfer+0x618>
 800fc18:	683b      	ldr	r3, [r7, #0]
 800fc1a:	785b      	ldrb	r3, [r3, #1]
 800fc1c:	2b01      	cmp	r3, #1
 800fc1e:	d114      	bne.n	800fc4a <USB_EPStartXfer+0x618>
 800fc20:	687b      	ldr	r3, [r7, #4]
 800fc22:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fc26:	b29b      	uxth	r3, r3
 800fc28:	461a      	mov	r2, r3
 800fc2a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc2c:	4413      	add	r3, r2
 800fc2e:	643b      	str	r3, [r7, #64]	@ 0x40
 800fc30:	683b      	ldr	r3, [r7, #0]
 800fc32:	781b      	ldrb	r3, [r3, #0]
 800fc34:	00da      	lsls	r2, r3, #3
 800fc36:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800fc38:	4413      	add	r3, r2
 800fc3a:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fc3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 800fc40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc44:	b29a      	uxth	r2, r3
 800fc46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800fc48:	801a      	strh	r2, [r3, #0]
            pmabuffer = ep->pmaaddr1;
 800fc4a:	683b      	ldr	r3, [r7, #0]
 800fc4c:	895b      	ldrh	r3, [r3, #10]
 800fc4e:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

            /* Write the user buffer to USB PMA */
            USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fc52:	683b      	ldr	r3, [r7, #0]
 800fc54:	6959      	ldr	r1, [r3, #20]
 800fc56:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fc5a:	b29b      	uxth	r3, r3
 800fc5c:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fc60:	6878      	ldr	r0, [r7, #4]
 800fc62:	f000 fbca 	bl	80103fa <USB_WritePMA>
 800fc66:	e193      	b.n	800ff90 <USB_EPStartXfer+0x95e>
          }
        }
        /* auto Switch to single buffer mode when transfer <Mps no need to manage in double buffer */
        else
        {
          len = ep->xfer_len_db;
 800fc68:	683b      	ldr	r3, [r7, #0]
 800fc6a:	6a1b      	ldr	r3, [r3, #32]
 800fc6c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

          /* disable double buffer mode for Bulk endpoint */
          PCD_CLEAR_BULK_EP_DBUF(USBx, ep->num);
 800fc70:	687a      	ldr	r2, [r7, #4]
 800fc72:	683b      	ldr	r3, [r7, #0]
 800fc74:	781b      	ldrb	r3, [r3, #0]
 800fc76:	009b      	lsls	r3, r3, #2
 800fc78:	4413      	add	r3, r2
 800fc7a:	881b      	ldrh	r3, [r3, #0]
 800fc7c:	b29b      	uxth	r3, r3
 800fc7e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 800fc82:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800fc86:	f8a7 3062 	strh.w	r3, [r7, #98]	@ 0x62
 800fc8a:	687a      	ldr	r2, [r7, #4]
 800fc8c:	683b      	ldr	r3, [r7, #0]
 800fc8e:	781b      	ldrb	r3, [r3, #0]
 800fc90:	009b      	lsls	r3, r3, #2
 800fc92:	441a      	add	r2, r3
 800fc94:	f8b7 3062 	ldrh.w	r3, [r7, #98]	@ 0x62
 800fc98:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800fc9c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800fca0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800fca4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800fca8:	b29b      	uxth	r3, r3
 800fcaa:	8013      	strh	r3, [r2, #0]

          /* Set Tx count with nbre of byte to be transmitted */
          PCD_SET_EP_TX_CNT(USBx, ep->num, len);
 800fcac:	687b      	ldr	r3, [r7, #4]
 800fcae:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fcb0:	687b      	ldr	r3, [r7, #4]
 800fcb2:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fcb6:	b29b      	uxth	r3, r3
 800fcb8:	461a      	mov	r2, r3
 800fcba:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fcbc:	4413      	add	r3, r2
 800fcbe:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800fcc0:	683b      	ldr	r3, [r7, #0]
 800fcc2:	781b      	ldrb	r3, [r3, #0]
 800fcc4:	00da      	lsls	r2, r3, #3
 800fcc6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800fcc8:	4413      	add	r3, r2
 800fcca:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fcce:	65bb      	str	r3, [r7, #88]	@ 0x58
 800fcd0:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcd4:	b29a      	uxth	r2, r3
 800fcd6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fcd8:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800fcda:	683b      	ldr	r3, [r7, #0]
 800fcdc:	891b      	ldrh	r3, [r3, #8]
 800fcde:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fce2:	683b      	ldr	r3, [r7, #0]
 800fce4:	6959      	ldr	r1, [r3, #20]
 800fce6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fcea:	b29b      	uxth	r3, r3
 800fcec:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fcf0:	6878      	ldr	r0, [r7, #4]
 800fcf2:	f000 fb82 	bl	80103fa <USB_WritePMA>
 800fcf6:	e14b      	b.n	800ff90 <USB_EPStartXfer+0x95e>
        }
      }
      else /* Manage isochronous double buffer IN mode */
      {
        /* Each Time to write in PMA xfer_len_db will */
        ep->xfer_len_db -= len;
 800fcf8:	683b      	ldr	r3, [r7, #0]
 800fcfa:	6a1a      	ldr	r2, [r3, #32]
 800fcfc:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd00:	1ad2      	subs	r2, r2, r3
 800fd02:	683b      	ldr	r3, [r7, #0]
 800fd04:	621a      	str	r2, [r3, #32]

        /* Fill the data buffer */
        if ((PCD_GET_ENDPOINT(USBx, ep->num) & USB_EP_DTOG_TX) != 0U)
 800fd06:	687a      	ldr	r2, [r7, #4]
 800fd08:	683b      	ldr	r3, [r7, #0]
 800fd0a:	781b      	ldrb	r3, [r3, #0]
 800fd0c:	009b      	lsls	r3, r3, #2
 800fd0e:	4413      	add	r3, r2
 800fd10:	881b      	ldrh	r3, [r3, #0]
 800fd12:	b29b      	uxth	r3, r3
 800fd14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800fd18:	2b00      	cmp	r3, #0
 800fd1a:	f000 809a 	beq.w	800fe52 <USB_EPStartXfer+0x820>
        {
          /* Set the Double buffer counter for pmabuffer1 */
          PCD_SET_EP_DBUF1_CNT(USBx, ep->num, ep->is_in, len);
 800fd1e:	687b      	ldr	r3, [r7, #4]
 800fd20:	673b      	str	r3, [r7, #112]	@ 0x70
 800fd22:	683b      	ldr	r3, [r7, #0]
 800fd24:	785b      	ldrb	r3, [r3, #1]
 800fd26:	2b00      	cmp	r3, #0
 800fd28:	d16b      	bne.n	800fe02 <USB_EPStartXfer+0x7d0>
 800fd2a:	687b      	ldr	r3, [r7, #4]
 800fd2c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fd2e:	687b      	ldr	r3, [r7, #4]
 800fd30:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fd34:	b29b      	uxth	r3, r3
 800fd36:	461a      	mov	r2, r3
 800fd38:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd3a:	4413      	add	r3, r2
 800fd3c:	66bb      	str	r3, [r7, #104]	@ 0x68
 800fd3e:	683b      	ldr	r3, [r7, #0]
 800fd40:	781b      	ldrb	r3, [r3, #0]
 800fd42:	00da      	lsls	r2, r3, #3
 800fd44:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800fd46:	4413      	add	r3, r2
 800fd48:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fd4c:	667b      	str	r3, [r7, #100]	@ 0x64
 800fd4e:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd50:	881b      	ldrh	r3, [r3, #0]
 800fd52:	b29b      	uxth	r3, r3
 800fd54:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fd58:	b29a      	uxth	r2, r3
 800fd5a:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd5c:	801a      	strh	r2, [r3, #0]
 800fd5e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd62:	2b00      	cmp	r3, #0
 800fd64:	d10a      	bne.n	800fd7c <USB_EPStartXfer+0x74a>
 800fd66:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd68:	881b      	ldrh	r3, [r3, #0]
 800fd6a:	b29b      	uxth	r3, r3
 800fd6c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fd70:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fd74:	b29a      	uxth	r2, r3
 800fd76:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fd78:	801a      	strh	r2, [r3, #0]
 800fd7a:	e05b      	b.n	800fe34 <USB_EPStartXfer+0x802>
 800fd7c:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd80:	2b3e      	cmp	r3, #62	@ 0x3e
 800fd82:	d81c      	bhi.n	800fdbe <USB_EPStartXfer+0x78c>
 800fd84:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd88:	085b      	lsrs	r3, r3, #1
 800fd8a:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fd8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fd92:	f003 0301 	and.w	r3, r3, #1
 800fd96:	2b00      	cmp	r3, #0
 800fd98:	d004      	beq.n	800fda4 <USB_EPStartXfer+0x772>
 800fd9a:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fd9e:	3301      	adds	r3, #1
 800fda0:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fda4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fda6:	881b      	ldrh	r3, [r3, #0]
 800fda8:	b29a      	uxth	r2, r3
 800fdaa:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fdae:	b29b      	uxth	r3, r3
 800fdb0:	029b      	lsls	r3, r3, #10
 800fdb2:	b29b      	uxth	r3, r3
 800fdb4:	4313      	orrs	r3, r2
 800fdb6:	b29a      	uxth	r2, r3
 800fdb8:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fdba:	801a      	strh	r2, [r3, #0]
 800fdbc:	e03a      	b.n	800fe34 <USB_EPStartXfer+0x802>
 800fdbe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdc2:	095b      	lsrs	r3, r3, #5
 800fdc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fdc8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fdcc:	f003 031f 	and.w	r3, r3, #31
 800fdd0:	2b00      	cmp	r3, #0
 800fdd2:	d104      	bne.n	800fdde <USB_EPStartXfer+0x7ac>
 800fdd4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fdd8:	3b01      	subs	r3, #1
 800fdda:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800fdde:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fde0:	881b      	ldrh	r3, [r3, #0]
 800fde2:	b29a      	uxth	r2, r3
 800fde4:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800fde8:	b29b      	uxth	r3, r3
 800fdea:	029b      	lsls	r3, r3, #10
 800fdec:	b29b      	uxth	r3, r3
 800fdee:	4313      	orrs	r3, r2
 800fdf0:	b29b      	uxth	r3, r3
 800fdf2:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fdf6:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fdfa:	b29a      	uxth	r2, r3
 800fdfc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800fdfe:	801a      	strh	r2, [r3, #0]
 800fe00:	e018      	b.n	800fe34 <USB_EPStartXfer+0x802>
 800fe02:	683b      	ldr	r3, [r7, #0]
 800fe04:	785b      	ldrb	r3, [r3, #1]
 800fe06:	2b01      	cmp	r3, #1
 800fe08:	d114      	bne.n	800fe34 <USB_EPStartXfer+0x802>
 800fe0a:	687b      	ldr	r3, [r7, #4]
 800fe0c:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fe10:	b29b      	uxth	r3, r3
 800fe12:	461a      	mov	r2, r3
 800fe14:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fe16:	4413      	add	r3, r2
 800fe18:	673b      	str	r3, [r7, #112]	@ 0x70
 800fe1a:	683b      	ldr	r3, [r7, #0]
 800fe1c:	781b      	ldrb	r3, [r3, #0]
 800fe1e:	00da      	lsls	r2, r3, #3
 800fe20:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800fe22:	4413      	add	r3, r2
 800fe24:	f203 4306 	addw	r3, r3, #1030	@ 0x406
 800fe28:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800fe2a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe2e:	b29a      	uxth	r2, r3
 800fe30:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800fe32:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr1;
 800fe34:	683b      	ldr	r3, [r7, #0]
 800fe36:	895b      	ldrh	r3, [r3, #10]
 800fe38:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800fe3c:	683b      	ldr	r3, [r7, #0]
 800fe3e:	6959      	ldr	r1, [r3, #20]
 800fe40:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe44:	b29b      	uxth	r3, r3
 800fe46:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800fe4a:	6878      	ldr	r0, [r7, #4]
 800fe4c:	f000 fad5 	bl	80103fa <USB_WritePMA>
 800fe50:	e09e      	b.n	800ff90 <USB_EPStartXfer+0x95e>
        }
        else
        {
          /* Set the Double buffer counter for pmabuffer0 */
          PCD_SET_EP_DBUF0_CNT(USBx, ep->num, ep->is_in, len);
 800fe52:	683b      	ldr	r3, [r7, #0]
 800fe54:	785b      	ldrb	r3, [r3, #1]
 800fe56:	2b00      	cmp	r3, #0
 800fe58:	d16b      	bne.n	800ff32 <USB_EPStartXfer+0x900>
 800fe5a:	687b      	ldr	r3, [r7, #4]
 800fe5c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fe5e:	687b      	ldr	r3, [r7, #4]
 800fe60:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800fe64:	b29b      	uxth	r3, r3
 800fe66:	461a      	mov	r2, r3
 800fe68:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fe6a:	4413      	add	r3, r2
 800fe6c:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800fe6e:	683b      	ldr	r3, [r7, #0]
 800fe70:	781b      	ldrb	r3, [r3, #0]
 800fe72:	00da      	lsls	r2, r3, #3
 800fe74:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 800fe76:	4413      	add	r3, r2
 800fe78:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800fe7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 800fe7e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fe80:	881b      	ldrh	r3, [r3, #0]
 800fe82:	b29b      	uxth	r3, r3
 800fe84:	f3c3 0309 	ubfx	r3, r3, #0, #10
 800fe88:	b29a      	uxth	r2, r3
 800fe8a:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fe8c:	801a      	strh	r2, [r3, #0]
 800fe8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fe92:	2b00      	cmp	r3, #0
 800fe94:	d10a      	bne.n	800feac <USB_EPStartXfer+0x87a>
 800fe96:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fe98:	881b      	ldrh	r3, [r3, #0]
 800fe9a:	b29b      	uxth	r3, r3
 800fe9c:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800fea0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800fea4:	b29a      	uxth	r2, r3
 800fea6:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fea8:	801a      	strh	r2, [r3, #0]
 800feaa:	e063      	b.n	800ff74 <USB_EPStartXfer+0x942>
 800feac:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800feb0:	2b3e      	cmp	r3, #62	@ 0x3e
 800feb2:	d81c      	bhi.n	800feee <USB_EPStartXfer+0x8bc>
 800feb4:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800feb8:	085b      	lsrs	r3, r3, #1
 800feba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800febe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fec2:	f003 0301 	and.w	r3, r3, #1
 800fec6:	2b00      	cmp	r3, #0
 800fec8:	d004      	beq.n	800fed4 <USB_EPStartXfer+0x8a2>
 800feca:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fece:	3301      	adds	r3, #1
 800fed0:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fed4:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800fed6:	881b      	ldrh	r3, [r3, #0]
 800fed8:	b29a      	uxth	r2, r3
 800feda:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800fede:	b29b      	uxth	r3, r3
 800fee0:	029b      	lsls	r3, r3, #10
 800fee2:	b29b      	uxth	r3, r3
 800fee4:	4313      	orrs	r3, r2
 800fee6:	b29a      	uxth	r2, r3
 800fee8:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800feea:	801a      	strh	r2, [r3, #0]
 800feec:	e042      	b.n	800ff74 <USB_EPStartXfer+0x942>
 800feee:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fef2:	095b      	lsrs	r3, r3, #5
 800fef4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800fef8:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800fefc:	f003 031f 	and.w	r3, r3, #31
 800ff00:	2b00      	cmp	r3, #0
 800ff02:	d104      	bne.n	800ff0e <USB_EPStartXfer+0x8dc>
 800ff04:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ff08:	3b01      	subs	r3, #1
 800ff0a:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800ff0e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ff10:	881b      	ldrh	r3, [r3, #0]
 800ff12:	b29a      	uxth	r2, r3
 800ff14:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800ff18:	b29b      	uxth	r3, r3
 800ff1a:	029b      	lsls	r3, r3, #10
 800ff1c:	b29b      	uxth	r3, r3
 800ff1e:	4313      	orrs	r3, r2
 800ff20:	b29b      	uxth	r3, r3
 800ff22:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 800ff26:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 800ff2a:	b29a      	uxth	r2, r3
 800ff2c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800ff2e:	801a      	strh	r2, [r3, #0]
 800ff30:	e020      	b.n	800ff74 <USB_EPStartXfer+0x942>
 800ff32:	683b      	ldr	r3, [r7, #0]
 800ff34:	785b      	ldrb	r3, [r3, #1]
 800ff36:	2b01      	cmp	r3, #1
 800ff38:	d11c      	bne.n	800ff74 <USB_EPStartXfer+0x942>
 800ff3a:	687b      	ldr	r3, [r7, #4]
 800ff3c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ff40:	687b      	ldr	r3, [r7, #4]
 800ff42:	f8b3 3050 	ldrh.w	r3, [r3, #80]	@ 0x50
 800ff46:	b29b      	uxth	r3, r3
 800ff48:	461a      	mov	r2, r3
 800ff4a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff4e:	4413      	add	r3, r2
 800ff50:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ff54:	683b      	ldr	r3, [r7, #0]
 800ff56:	781b      	ldrb	r3, [r3, #0]
 800ff58:	00da      	lsls	r2, r3, #3
 800ff5a:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800ff5e:	4413      	add	r3, r2
 800ff60:	f203 4302 	addw	r3, r3, #1026	@ 0x402
 800ff64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800ff68:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff6c:	b29a      	uxth	r2, r3
 800ff6e:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800ff72:	801a      	strh	r2, [r3, #0]
          pmabuffer = ep->pmaaddr0;
 800ff74:	683b      	ldr	r3, [r7, #0]
 800ff76:	891b      	ldrh	r3, [r3, #8]
 800ff78:	f8a7 3076 	strh.w	r3, [r7, #118]	@ 0x76

          /* Write the user buffer to USB PMA */
          USB_WritePMA(USBx, ep->xfer_buff, pmabuffer, (uint16_t)len);
 800ff7c:	683b      	ldr	r3, [r7, #0]
 800ff7e:	6959      	ldr	r1, [r3, #20]
 800ff80:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ff84:	b29b      	uxth	r3, r3
 800ff86:	f8b7 2076 	ldrh.w	r2, [r7, #118]	@ 0x76
 800ff8a:	6878      	ldr	r0, [r7, #4]
 800ff8c:	f000 fa35 	bl	80103fa <USB_WritePMA>
        }
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_VALID);
 800ff90:	687a      	ldr	r2, [r7, #4]
 800ff92:	683b      	ldr	r3, [r7, #0]
 800ff94:	781b      	ldrb	r3, [r3, #0]
 800ff96:	009b      	lsls	r3, r3, #2
 800ff98:	4413      	add	r3, r2
 800ff9a:	881b      	ldrh	r3, [r3, #0]
 800ff9c:	b29b      	uxth	r3, r3
 800ff9e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ffa2:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800ffa6:	817b      	strh	r3, [r7, #10]
 800ffa8:	897b      	ldrh	r3, [r7, #10]
 800ffaa:	f083 0310 	eor.w	r3, r3, #16
 800ffae:	817b      	strh	r3, [r7, #10]
 800ffb0:	897b      	ldrh	r3, [r7, #10]
 800ffb2:	f083 0320 	eor.w	r3, r3, #32
 800ffb6:	817b      	strh	r3, [r7, #10]
 800ffb8:	687a      	ldr	r2, [r7, #4]
 800ffba:	683b      	ldr	r3, [r7, #0]
 800ffbc:	781b      	ldrb	r3, [r3, #0]
 800ffbe:	009b      	lsls	r3, r3, #2
 800ffc0:	441a      	add	r2, r3
 800ffc2:	897b      	ldrh	r3, [r7, #10]
 800ffc4:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 800ffc8:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 800ffcc:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800ffd0:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800ffd4:	b29b      	uxth	r3, r3
 800ffd6:	8013      	strh	r3, [r2, #0]
 800ffd8:	e0d5      	b.n	8010186 <USB_EPStartXfer+0xb54>
  }
  else /* OUT endpoint */
  {
    if (ep->doublebuffer == 0U)
 800ffda:	683b      	ldr	r3, [r7, #0]
 800ffdc:	7b1b      	ldrb	r3, [r3, #12]
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	d156      	bne.n	8010090 <USB_EPStartXfer+0xa5e>
    {
      if ((ep->xfer_len == 0U) && (ep->type == EP_TYPE_CTRL))
 800ffe2:	683b      	ldr	r3, [r7, #0]
 800ffe4:	699b      	ldr	r3, [r3, #24]
 800ffe6:	2b00      	cmp	r3, #0
 800ffe8:	d122      	bne.n	8010030 <USB_EPStartXfer+0x9fe>
 800ffea:	683b      	ldr	r3, [r7, #0]
 800ffec:	78db      	ldrb	r3, [r3, #3]
 800ffee:	2b00      	cmp	r3, #0
 800fff0:	d11e      	bne.n	8010030 <USB_EPStartXfer+0x9fe>
      {
        /* This is a status out stage set the OUT_STATUS */
        PCD_SET_OUT_STATUS(USBx, ep->num);
 800fff2:	687a      	ldr	r2, [r7, #4]
 800fff4:	683b      	ldr	r3, [r7, #0]
 800fff6:	781b      	ldrb	r3, [r3, #0]
 800fff8:	009b      	lsls	r3, r3, #2
 800fffa:	4413      	add	r3, r2
 800fffc:	881b      	ldrh	r3, [r3, #0]
 800fffe:	b29b      	uxth	r3, r3
 8010000:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010004:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010008:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
 801000c:	687a      	ldr	r2, [r7, #4]
 801000e:	683b      	ldr	r3, [r7, #0]
 8010010:	781b      	ldrb	r3, [r3, #0]
 8010012:	009b      	lsls	r3, r3, #2
 8010014:	441a      	add	r2, r3
 8010016:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 801001a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801001e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010022:	f443 4301 	orr.w	r3, r3, #33024	@ 0x8100
 8010026:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801002a:	b29b      	uxth	r3, r3
 801002c:	8013      	strh	r3, [r2, #0]
 801002e:	e01d      	b.n	801006c <USB_EPStartXfer+0xa3a>
      }
      else
      {
        PCD_CLEAR_OUT_STATUS(USBx, ep->num);
 8010030:	687a      	ldr	r2, [r7, #4]
 8010032:	683b      	ldr	r3, [r7, #0]
 8010034:	781b      	ldrb	r3, [r3, #0]
 8010036:	009b      	lsls	r3, r3, #2
 8010038:	4413      	add	r3, r2
 801003a:	881b      	ldrh	r3, [r3, #0]
 801003c:	b29b      	uxth	r3, r3
 801003e:	f423 43e2 	bic.w	r3, r3, #28928	@ 0x7100
 8010042:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010046:	f8a7 308c 	strh.w	r3, [r7, #140]	@ 0x8c
 801004a:	687a      	ldr	r2, [r7, #4]
 801004c:	683b      	ldr	r3, [r7, #0]
 801004e:	781b      	ldrb	r3, [r3, #0]
 8010050:	009b      	lsls	r3, r3, #2
 8010052:	441a      	add	r2, r3
 8010054:	f8b7 308c 	ldrh.w	r3, [r7, #140]	@ 0x8c
 8010058:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801005c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010060:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010064:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010068:	b29b      	uxth	r3, r3
 801006a:	8013      	strh	r3, [r2, #0]
      }

      /* Multi packet transfer */
      if (ep->xfer_len > ep->maxpacket)
 801006c:	683b      	ldr	r3, [r7, #0]
 801006e:	699a      	ldr	r2, [r3, #24]
 8010070:	683b      	ldr	r3, [r7, #0]
 8010072:	691b      	ldr	r3, [r3, #16]
 8010074:	429a      	cmp	r2, r3
 8010076:	d907      	bls.n	8010088 <USB_EPStartXfer+0xa56>
      {
        ep->xfer_len -= ep->maxpacket;
 8010078:	683b      	ldr	r3, [r7, #0]
 801007a:	699a      	ldr	r2, [r3, #24]
 801007c:	683b      	ldr	r3, [r7, #0]
 801007e:	691b      	ldr	r3, [r3, #16]
 8010080:	1ad2      	subs	r2, r2, r3
 8010082:	683b      	ldr	r3, [r7, #0]
 8010084:	619a      	str	r2, [r3, #24]
 8010086:	e054      	b.n	8010132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        ep->xfer_len = 0U;
 8010088:	683b      	ldr	r3, [r7, #0]
 801008a:	2200      	movs	r2, #0
 801008c:	619a      	str	r2, [r3, #24]
 801008e:	e050      	b.n	8010132 <USB_EPStartXfer+0xb00>
#if (USE_USB_DOUBLE_BUFFER == 1U)
    else
    {
      /* First Transfer Coming From HAL_PCD_EP_Receive & From ISR */
      /* Set the Double buffer counter */
      if (ep->type == EP_TYPE_BULK)
 8010090:	683b      	ldr	r3, [r7, #0]
 8010092:	78db      	ldrb	r3, [r3, #3]
 8010094:	2b02      	cmp	r3, #2
 8010096:	d142      	bne.n	801011e <USB_EPStartXfer+0xaec>
      {
        /* Coming from ISR */
        if (ep->xfer_count != 0U)
 8010098:	683b      	ldr	r3, [r7, #0]
 801009a:	69db      	ldr	r3, [r3, #28]
 801009c:	2b00      	cmp	r3, #0
 801009e:	d048      	beq.n	8010132 <USB_EPStartXfer+0xb00>
        {
          /* Update last value to check if there is blocking state */
          wEPVal = PCD_GET_ENDPOINT(USBx, ep->num);
 80100a0:	687a      	ldr	r2, [r7, #4]
 80100a2:	683b      	ldr	r3, [r7, #0]
 80100a4:	781b      	ldrb	r3, [r3, #0]
 80100a6:	009b      	lsls	r3, r3, #2
 80100a8:	4413      	add	r3, r2
 80100aa:	881b      	ldrh	r3, [r3, #0]
 80100ac:	f8a7 3092 	strh.w	r3, [r7, #146]	@ 0x92

          /* Blocking State */
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80100b0:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80100b4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80100b8:	2b00      	cmp	r3, #0
 80100ba:	d005      	beq.n	80100c8 <USB_EPStartXfer+0xa96>
 80100bc:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80100c0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100c4:	2b00      	cmp	r3, #0
 80100c6:	d10b      	bne.n	80100e0 <USB_EPStartXfer+0xaae>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80100c8:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80100cc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
          if ((((wEPVal & USB_EP_DTOG_RX) != 0U) && ((wEPVal & USB_EP_DTOG_TX) != 0U)) ||
 80100d0:	2b00      	cmp	r3, #0
 80100d2:	d12e      	bne.n	8010132 <USB_EPStartXfer+0xb00>
              (((wEPVal & USB_EP_DTOG_RX) == 0U) && ((wEPVal & USB_EP_DTOG_TX) == 0U)))
 80100d4:	f8b7 3092 	ldrh.w	r3, [r7, #146]	@ 0x92
 80100d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80100dc:	2b00      	cmp	r3, #0
 80100de:	d128      	bne.n	8010132 <USB_EPStartXfer+0xb00>
          {
            PCD_FREE_USER_BUFFER(USBx, ep->num, 0U);
 80100e0:	687a      	ldr	r2, [r7, #4]
 80100e2:	683b      	ldr	r3, [r7, #0]
 80100e4:	781b      	ldrb	r3, [r3, #0]
 80100e6:	009b      	lsls	r3, r3, #2
 80100e8:	4413      	add	r3, r2
 80100ea:	881b      	ldrh	r3, [r3, #0]
 80100ec:	b29b      	uxth	r3, r3
 80100ee:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80100f2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80100f6:	f8a7 3090 	strh.w	r3, [r7, #144]	@ 0x90
 80100fa:	687a      	ldr	r2, [r7, #4]
 80100fc:	683b      	ldr	r3, [r7, #0]
 80100fe:	781b      	ldrb	r3, [r3, #0]
 8010100:	009b      	lsls	r3, r3, #2
 8010102:	441a      	add	r2, r3
 8010104:	f8b7 3090 	ldrh.w	r3, [r7, #144]	@ 0x90
 8010108:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801010c:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010110:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8010114:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010118:	b29b      	uxth	r3, r3
 801011a:	8013      	strh	r3, [r2, #0]
 801011c:	e009      	b.n	8010132 <USB_EPStartXfer+0xb00>
          }
        }
      }
      /* iso out double */
      else if (ep->type == EP_TYPE_ISOC)
 801011e:	683b      	ldr	r3, [r7, #0]
 8010120:	78db      	ldrb	r3, [r3, #3]
 8010122:	2b01      	cmp	r3, #1
 8010124:	d103      	bne.n	801012e <USB_EPStartXfer+0xafc>
      {
        /* Only single packet transfer supported in FS */
        ep->xfer_len = 0U;
 8010126:	683b      	ldr	r3, [r7, #0]
 8010128:	2200      	movs	r2, #0
 801012a:	619a      	str	r2, [r3, #24]
 801012c:	e001      	b.n	8010132 <USB_EPStartXfer+0xb00>
      }
      else
      {
        return HAL_ERROR;
 801012e:	2301      	movs	r3, #1
 8010130:	e02a      	b.n	8010188 <USB_EPStartXfer+0xb56>
      }
    }
#endif /* (USE_USB_DOUBLE_BUFFER == 1U) */

    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 8010132:	687a      	ldr	r2, [r7, #4]
 8010134:	683b      	ldr	r3, [r7, #0]
 8010136:	781b      	ldrb	r3, [r3, #0]
 8010138:	009b      	lsls	r3, r3, #2
 801013a:	4413      	add	r3, r2
 801013c:	881b      	ldrh	r3, [r3, #0]
 801013e:	b29b      	uxth	r3, r3
 8010140:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010144:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010148:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 801014c:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010150:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010154:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8010158:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 801015c:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010160:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
 8010164:	687a      	ldr	r2, [r7, #4]
 8010166:	683b      	ldr	r3, [r7, #0]
 8010168:	781b      	ldrb	r3, [r3, #0]
 801016a:	009b      	lsls	r3, r3, #2
 801016c:	441a      	add	r2, r3
 801016e:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 8010172:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010176:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801017a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801017e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010182:	b29b      	uxth	r3, r3
 8010184:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8010186:	2300      	movs	r3, #0
}
 8010188:	4618      	mov	r0, r3
 801018a:	37b0      	adds	r7, #176	@ 0xb0
 801018c:	46bd      	mov	sp, r7
 801018e:	bd80      	pop	{r7, pc}

08010190 <USB_EPSetStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010190:	b480      	push	{r7}
 8010192:	b085      	sub	sp, #20
 8010194:	af00      	add	r7, sp, #0
 8010196:	6078      	str	r0, [r7, #4]
 8010198:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801019a:	683b      	ldr	r3, [r7, #0]
 801019c:	785b      	ldrb	r3, [r3, #1]
 801019e:	2b00      	cmp	r3, #0
 80101a0:	d020      	beq.n	80101e4 <USB_EPSetStall+0x54>
  {
    PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_STALL);
 80101a2:	687a      	ldr	r2, [r7, #4]
 80101a4:	683b      	ldr	r3, [r7, #0]
 80101a6:	781b      	ldrb	r3, [r3, #0]
 80101a8:	009b      	lsls	r3, r3, #2
 80101aa:	4413      	add	r3, r2
 80101ac:	881b      	ldrh	r3, [r3, #0]
 80101ae:	b29b      	uxth	r3, r3
 80101b0:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80101b4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80101b8:	81bb      	strh	r3, [r7, #12]
 80101ba:	89bb      	ldrh	r3, [r7, #12]
 80101bc:	f083 0310 	eor.w	r3, r3, #16
 80101c0:	81bb      	strh	r3, [r7, #12]
 80101c2:	687a      	ldr	r2, [r7, #4]
 80101c4:	683b      	ldr	r3, [r7, #0]
 80101c6:	781b      	ldrb	r3, [r3, #0]
 80101c8:	009b      	lsls	r3, r3, #2
 80101ca:	441a      	add	r2, r3
 80101cc:	89bb      	ldrh	r3, [r7, #12]
 80101ce:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80101d2:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80101d6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80101da:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80101de:	b29b      	uxth	r3, r3
 80101e0:	8013      	strh	r3, [r2, #0]
 80101e2:	e01f      	b.n	8010224 <USB_EPSetStall+0x94>
  }
  else
  {
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_STALL);
 80101e4:	687a      	ldr	r2, [r7, #4]
 80101e6:	683b      	ldr	r3, [r7, #0]
 80101e8:	781b      	ldrb	r3, [r3, #0]
 80101ea:	009b      	lsls	r3, r3, #2
 80101ec:	4413      	add	r3, r2
 80101ee:	881b      	ldrh	r3, [r3, #0]
 80101f0:	b29b      	uxth	r3, r3
 80101f2:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80101f6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80101fa:	81fb      	strh	r3, [r7, #14]
 80101fc:	89fb      	ldrh	r3, [r7, #14]
 80101fe:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 8010202:	81fb      	strh	r3, [r7, #14]
 8010204:	687a      	ldr	r2, [r7, #4]
 8010206:	683b      	ldr	r3, [r7, #0]
 8010208:	781b      	ldrb	r3, [r3, #0]
 801020a:	009b      	lsls	r3, r3, #2
 801020c:	441a      	add	r2, r3
 801020e:	89fb      	ldrh	r3, [r7, #14]
 8010210:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010214:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010218:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801021c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010220:	b29b      	uxth	r3, r3
 8010222:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8010224:	2300      	movs	r3, #0
}
 8010226:	4618      	mov	r0, r3
 8010228:	3714      	adds	r7, #20
 801022a:	46bd      	mov	sp, r7
 801022c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010230:	4770      	bx	lr

08010232 <USB_EPClearStall>:
  * @param  USBx Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(USB_TypeDef *USBx, USB_EPTypeDef *ep)
{
 8010232:	b480      	push	{r7}
 8010234:	b087      	sub	sp, #28
 8010236:	af00      	add	r7, sp, #0
 8010238:	6078      	str	r0, [r7, #4]
 801023a:	6039      	str	r1, [r7, #0]
  if (ep->is_in != 0U)
 801023c:	683b      	ldr	r3, [r7, #0]
 801023e:	785b      	ldrb	r3, [r3, #1]
 8010240:	2b00      	cmp	r3, #0
 8010242:	d04c      	beq.n	80102de <USB_EPClearStall+0xac>
  {
    PCD_CLEAR_TX_DTOG(USBx, ep->num);
 8010244:	687a      	ldr	r2, [r7, #4]
 8010246:	683b      	ldr	r3, [r7, #0]
 8010248:	781b      	ldrb	r3, [r3, #0]
 801024a:	009b      	lsls	r3, r3, #2
 801024c:	4413      	add	r3, r2
 801024e:	881b      	ldrh	r3, [r3, #0]
 8010250:	823b      	strh	r3, [r7, #16]
 8010252:	8a3b      	ldrh	r3, [r7, #16]
 8010254:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8010258:	2b00      	cmp	r3, #0
 801025a:	d01b      	beq.n	8010294 <USB_EPClearStall+0x62>
 801025c:	687a      	ldr	r2, [r7, #4]
 801025e:	683b      	ldr	r3, [r7, #0]
 8010260:	781b      	ldrb	r3, [r3, #0]
 8010262:	009b      	lsls	r3, r3, #2
 8010264:	4413      	add	r3, r2
 8010266:	881b      	ldrh	r3, [r3, #0]
 8010268:	b29b      	uxth	r3, r3
 801026a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 801026e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010272:	81fb      	strh	r3, [r7, #14]
 8010274:	687a      	ldr	r2, [r7, #4]
 8010276:	683b      	ldr	r3, [r7, #0]
 8010278:	781b      	ldrb	r3, [r3, #0]
 801027a:	009b      	lsls	r3, r3, #2
 801027c:	441a      	add	r2, r3
 801027e:	89fb      	ldrh	r3, [r7, #14]
 8010280:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010284:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010288:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801028c:	f043 03c0 	orr.w	r3, r3, #192	@ 0xc0
 8010290:	b29b      	uxth	r3, r3
 8010292:	8013      	strh	r3, [r2, #0]

    if (ep->type != EP_TYPE_ISOC)
 8010294:	683b      	ldr	r3, [r7, #0]
 8010296:	78db      	ldrb	r3, [r3, #3]
 8010298:	2b01      	cmp	r3, #1
 801029a:	d06c      	beq.n	8010376 <USB_EPClearStall+0x144>
    {
      /* Configure NAK status for the Endpoint */
      PCD_SET_EP_TX_STATUS(USBx, ep->num, USB_EP_TX_NAK);
 801029c:	687a      	ldr	r2, [r7, #4]
 801029e:	683b      	ldr	r3, [r7, #0]
 80102a0:	781b      	ldrb	r3, [r3, #0]
 80102a2:	009b      	lsls	r3, r3, #2
 80102a4:	4413      	add	r3, r2
 80102a6:	881b      	ldrh	r3, [r3, #0]
 80102a8:	b29b      	uxth	r3, r3
 80102aa:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 80102ae:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 80102b2:	81bb      	strh	r3, [r7, #12]
 80102b4:	89bb      	ldrh	r3, [r7, #12]
 80102b6:	f083 0320 	eor.w	r3, r3, #32
 80102ba:	81bb      	strh	r3, [r7, #12]
 80102bc:	687a      	ldr	r2, [r7, #4]
 80102be:	683b      	ldr	r3, [r7, #0]
 80102c0:	781b      	ldrb	r3, [r3, #0]
 80102c2:	009b      	lsls	r3, r3, #2
 80102c4:	441a      	add	r2, r3
 80102c6:	89bb      	ldrh	r3, [r7, #12]
 80102c8:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 80102cc:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 80102d0:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80102d4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80102d8:	b29b      	uxth	r3, r3
 80102da:	8013      	strh	r3, [r2, #0]
 80102dc:	e04b      	b.n	8010376 <USB_EPClearStall+0x144>
    }
  }
  else
  {
    PCD_CLEAR_RX_DTOG(USBx, ep->num);
 80102de:	687a      	ldr	r2, [r7, #4]
 80102e0:	683b      	ldr	r3, [r7, #0]
 80102e2:	781b      	ldrb	r3, [r3, #0]
 80102e4:	009b      	lsls	r3, r3, #2
 80102e6:	4413      	add	r3, r2
 80102e8:	881b      	ldrh	r3, [r3, #0]
 80102ea:	82fb      	strh	r3, [r7, #22]
 80102ec:	8afb      	ldrh	r3, [r7, #22]
 80102ee:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80102f2:	2b00      	cmp	r3, #0
 80102f4:	d01b      	beq.n	801032e <USB_EPClearStall+0xfc>
 80102f6:	687a      	ldr	r2, [r7, #4]
 80102f8:	683b      	ldr	r3, [r7, #0]
 80102fa:	781b      	ldrb	r3, [r3, #0]
 80102fc:	009b      	lsls	r3, r3, #2
 80102fe:	4413      	add	r3, r2
 8010300:	881b      	ldrh	r3, [r3, #0]
 8010302:	b29b      	uxth	r3, r3
 8010304:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8010308:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 801030c:	82bb      	strh	r3, [r7, #20]
 801030e:	687a      	ldr	r2, [r7, #4]
 8010310:	683b      	ldr	r3, [r7, #0]
 8010312:	781b      	ldrb	r3, [r3, #0]
 8010314:	009b      	lsls	r3, r3, #2
 8010316:	441a      	add	r2, r3
 8010318:	8abb      	ldrh	r3, [r7, #20]
 801031a:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 801031e:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 8010322:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 8010326:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801032a:	b29b      	uxth	r3, r3
 801032c:	8013      	strh	r3, [r2, #0]

    /* Configure VALID status for the Endpoint */
    PCD_SET_EP_RX_STATUS(USBx, ep->num, USB_EP_RX_VALID);
 801032e:	687a      	ldr	r2, [r7, #4]
 8010330:	683b      	ldr	r3, [r7, #0]
 8010332:	781b      	ldrb	r3, [r3, #0]
 8010334:	009b      	lsls	r3, r3, #2
 8010336:	4413      	add	r3, r2
 8010338:	881b      	ldrh	r3, [r3, #0]
 801033a:	b29b      	uxth	r3, r3
 801033c:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 8010340:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8010344:	827b      	strh	r3, [r7, #18]
 8010346:	8a7b      	ldrh	r3, [r7, #18]
 8010348:	f483 5380 	eor.w	r3, r3, #4096	@ 0x1000
 801034c:	827b      	strh	r3, [r7, #18]
 801034e:	8a7b      	ldrh	r3, [r7, #18]
 8010350:	f483 5300 	eor.w	r3, r3, #8192	@ 0x2000
 8010354:	827b      	strh	r3, [r7, #18]
 8010356:	687a      	ldr	r2, [r7, #4]
 8010358:	683b      	ldr	r3, [r7, #0]
 801035a:	781b      	ldrb	r3, [r3, #0]
 801035c:	009b      	lsls	r3, r3, #2
 801035e:	441a      	add	r2, r3
 8010360:	8a7b      	ldrh	r3, [r7, #18]
 8010362:	f043 437f 	orr.w	r3, r3, #4278190080	@ 0xff000000
 8010366:	f443 037f 	orr.w	r3, r3, #16711680	@ 0xff0000
 801036a:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 801036e:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8010372:	b29b      	uxth	r3, r3
 8010374:	8013      	strh	r3, [r2, #0]
  }

  return HAL_OK;
 8010376:	2300      	movs	r3, #0
}
 8010378:	4618      	mov	r0, r3
 801037a:	371c      	adds	r7, #28
 801037c:	46bd      	mov	sp, r7
 801037e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010382:	4770      	bx	lr

08010384 <USB_SetDevAddress>:
  * @param  address new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_SetDevAddress(USB_TypeDef *USBx, uint8_t address)
{
 8010384:	b480      	push	{r7}
 8010386:	b083      	sub	sp, #12
 8010388:	af00      	add	r7, sp, #0
 801038a:	6078      	str	r0, [r7, #4]
 801038c:	460b      	mov	r3, r1
 801038e:	70fb      	strb	r3, [r7, #3]
  if (address == 0U)
 8010390:	78fb      	ldrb	r3, [r7, #3]
 8010392:	2b00      	cmp	r3, #0
 8010394:	d103      	bne.n	801039e <USB_SetDevAddress+0x1a>
  {
    /* set device address and enable function */
    USBx->DADDR = (uint16_t)USB_DADDR_EF;
 8010396:	687b      	ldr	r3, [r7, #4]
 8010398:	2280      	movs	r2, #128	@ 0x80
 801039a:	f8a3 204c 	strh.w	r2, [r3, #76]	@ 0x4c
  }

  return HAL_OK;
 801039e:	2300      	movs	r3, #0
}
 80103a0:	4618      	mov	r0, r3
 80103a2:	370c      	adds	r7, #12
 80103a4:	46bd      	mov	sp, r7
 80103a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103aa:	4770      	bx	lr

080103ac <USB_DevConnect>:
  * @brief  USB_DevConnect Connect the USB device by enabling the pull-up/pull-down
  * @param  USBx Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef  USB_DevConnect(USB_TypeDef *USBx)
{
 80103ac:	b480      	push	{r7}
 80103ae:	b083      	sub	sp, #12
 80103b0:	af00      	add	r7, sp, #0
 80103b2:	6078      	str	r0, [r7, #4]
  /* Enabling DP Pull-UP bit to Connect internal PU resistor on USB DP line */
  USBx->BCDR |= (uint16_t)USB_BCDR_DPPU;
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	f8b3 3058 	ldrh.w	r3, [r3, #88]	@ 0x58
 80103ba:	b29b      	uxth	r3, r3
 80103bc:	ea6f 4343 	mvn.w	r3, r3, lsl #17
 80103c0:	ea6f 4353 	mvn.w	r3, r3, lsr #17
 80103c4:	b29a      	uxth	r2, r3
 80103c6:	687b      	ldr	r3, [r7, #4]
 80103c8:	f8a3 2058 	strh.w	r2, [r3, #88]	@ 0x58

  return HAL_OK;
 80103cc:	2300      	movs	r3, #0
}
 80103ce:	4618      	mov	r0, r3
 80103d0:	370c      	adds	r7, #12
 80103d2:	46bd      	mov	sp, r7
 80103d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103d8:	4770      	bx	lr

080103da <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts return the global USB interrupt status
  * @param  USBx Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_TypeDef const *USBx)
{
 80103da:	b480      	push	{r7}
 80103dc:	b085      	sub	sp, #20
 80103de:	af00      	add	r7, sp, #0
 80103e0:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->ISTR;
 80103e2:	687b      	ldr	r3, [r7, #4]
 80103e4:	f8b3 3044 	ldrh.w	r3, [r3, #68]	@ 0x44
 80103e8:	b29b      	uxth	r3, r3
 80103ea:	60fb      	str	r3, [r7, #12]
  return tmpreg;
 80103ec:	68fb      	ldr	r3, [r7, #12]
}
 80103ee:	4618      	mov	r0, r3
 80103f0:	3714      	adds	r7, #20
 80103f2:	46bd      	mov	sp, r7
 80103f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80103f8:	4770      	bx	lr

080103fa <USB_WritePMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_WritePMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 80103fa:	b480      	push	{r7}
 80103fc:	b08b      	sub	sp, #44	@ 0x2c
 80103fe:	af00      	add	r7, sp, #0
 8010400:	60f8      	str	r0, [r7, #12]
 8010402:	60b9      	str	r1, [r7, #8]
 8010404:	4611      	mov	r1, r2
 8010406:	461a      	mov	r2, r3
 8010408:	460b      	mov	r3, r1
 801040a:	80fb      	strh	r3, [r7, #6]
 801040c:	4613      	mov	r3, r2
 801040e:	80bb      	strh	r3, [r7, #4]
  uint32_t n = ((uint32_t)wNBytes + 1U) >> 1;
 8010410:	88bb      	ldrh	r3, [r7, #4]
 8010412:	3301      	adds	r3, #1
 8010414:	085b      	lsrs	r3, r3, #1
 8010416:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 8010418:	68fb      	ldr	r3, [r7, #12]
 801041a:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint16_t WrVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 801041c:	68bb      	ldr	r3, [r7, #8]
 801041e:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 8010420:	88fa      	ldrh	r2, [r7, #6]
 8010422:	697b      	ldr	r3, [r7, #20]
 8010424:	4413      	add	r3, r2
 8010426:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 801042a:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 801042c:	69bb      	ldr	r3, [r7, #24]
 801042e:	627b      	str	r3, [r7, #36]	@ 0x24
 8010430:	e01c      	b.n	801046c <USB_WritePMA+0x72>
  {
    WrVal = pBuf[0];
 8010432:	69fb      	ldr	r3, [r7, #28]
 8010434:	781b      	ldrb	r3, [r3, #0]
 8010436:	827b      	strh	r3, [r7, #18]
    WrVal |= (uint16_t)pBuf[1] << 8;
 8010438:	69fb      	ldr	r3, [r7, #28]
 801043a:	3301      	adds	r3, #1
 801043c:	781b      	ldrb	r3, [r3, #0]
 801043e:	b21b      	sxth	r3, r3
 8010440:	021b      	lsls	r3, r3, #8
 8010442:	b21a      	sxth	r2, r3
 8010444:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8010448:	4313      	orrs	r3, r2
 801044a:	b21b      	sxth	r3, r3
 801044c:	827b      	strh	r3, [r7, #18]
    *pdwVal = (WrVal & 0xFFFFU);
 801044e:	6a3b      	ldr	r3, [r7, #32]
 8010450:	8a7a      	ldrh	r2, [r7, #18]
 8010452:	801a      	strh	r2, [r3, #0]
    pdwVal++;
 8010454:	6a3b      	ldr	r3, [r7, #32]
 8010456:	3302      	adds	r3, #2
 8010458:	623b      	str	r3, [r7, #32]

#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */

    pBuf++;
 801045a:	69fb      	ldr	r3, [r7, #28]
 801045c:	3301      	adds	r3, #1
 801045e:	61fb      	str	r3, [r7, #28]
    pBuf++;
 8010460:	69fb      	ldr	r3, [r7, #28]
 8010462:	3301      	adds	r3, #1
 8010464:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 8010466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010468:	3b01      	subs	r3, #1
 801046a:	627b      	str	r3, [r7, #36]	@ 0x24
 801046c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801046e:	2b00      	cmp	r3, #0
 8010470:	d1df      	bne.n	8010432 <USB_WritePMA+0x38>
  }
}
 8010472:	bf00      	nop
 8010474:	bf00      	nop
 8010476:	372c      	adds	r7, #44	@ 0x2c
 8010478:	46bd      	mov	sp, r7
 801047a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801047e:	4770      	bx	lr

08010480 <USB_ReadPMA>:
  * @param   wPMABufAddr address into PMA.
  * @param   wNBytes no. of bytes to be copied.
  * @retval None
  */
void USB_ReadPMA(USB_TypeDef const *USBx, uint8_t *pbUsrBuf, uint16_t wPMABufAddr, uint16_t wNBytes)
{
 8010480:	b480      	push	{r7}
 8010482:	b08b      	sub	sp, #44	@ 0x2c
 8010484:	af00      	add	r7, sp, #0
 8010486:	60f8      	str	r0, [r7, #12]
 8010488:	60b9      	str	r1, [r7, #8]
 801048a:	4611      	mov	r1, r2
 801048c:	461a      	mov	r2, r3
 801048e:	460b      	mov	r3, r1
 8010490:	80fb      	strh	r3, [r7, #6]
 8010492:	4613      	mov	r3, r2
 8010494:	80bb      	strh	r3, [r7, #4]
  uint32_t n = (uint32_t)wNBytes >> 1;
 8010496:	88bb      	ldrh	r3, [r7, #4]
 8010498:	085b      	lsrs	r3, r3, #1
 801049a:	b29b      	uxth	r3, r3
 801049c:	61bb      	str	r3, [r7, #24]
  uint32_t BaseAddr = (uint32_t)USBx;
 801049e:	68fb      	ldr	r3, [r7, #12]
 80104a0:	617b      	str	r3, [r7, #20]
  uint32_t count;
  uint32_t RdVal;
  __IO uint16_t *pdwVal;
  uint8_t *pBuf = pbUsrBuf;
 80104a2:	68bb      	ldr	r3, [r7, #8]
 80104a4:	61fb      	str	r3, [r7, #28]

  pdwVal = (__IO uint16_t *)(BaseAddr + 0x400U + ((uint32_t)wPMABufAddr * PMA_ACCESS));
 80104a6:	88fa      	ldrh	r2, [r7, #6]
 80104a8:	697b      	ldr	r3, [r7, #20]
 80104aa:	4413      	add	r3, r2
 80104ac:	f503 6380 	add.w	r3, r3, #1024	@ 0x400
 80104b0:	623b      	str	r3, [r7, #32]

  for (count = n; count != 0U; count--)
 80104b2:	69bb      	ldr	r3, [r7, #24]
 80104b4:	627b      	str	r3, [r7, #36]	@ 0x24
 80104b6:	e018      	b.n	80104ea <USB_ReadPMA+0x6a>
  {
    RdVal = *(__IO uint16_t *)pdwVal;
 80104b8:	6a3b      	ldr	r3, [r7, #32]
 80104ba:	881b      	ldrh	r3, [r3, #0]
 80104bc:	b29b      	uxth	r3, r3
 80104be:	613b      	str	r3, [r7, #16]
    pdwVal++;
 80104c0:	6a3b      	ldr	r3, [r7, #32]
 80104c2:	3302      	adds	r3, #2
 80104c4:	623b      	str	r3, [r7, #32]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 80104c6:	693b      	ldr	r3, [r7, #16]
 80104c8:	b2da      	uxtb	r2, r3
 80104ca:	69fb      	ldr	r3, [r7, #28]
 80104cc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80104ce:	69fb      	ldr	r3, [r7, #28]
 80104d0:	3301      	adds	r3, #1
 80104d2:	61fb      	str	r3, [r7, #28]
    *pBuf = (uint8_t)((RdVal >> 8) & 0xFFU);
 80104d4:	693b      	ldr	r3, [r7, #16]
 80104d6:	0a1b      	lsrs	r3, r3, #8
 80104d8:	b2da      	uxtb	r2, r3
 80104da:	69fb      	ldr	r3, [r7, #28]
 80104dc:	701a      	strb	r2, [r3, #0]
    pBuf++;
 80104de:	69fb      	ldr	r3, [r7, #28]
 80104e0:	3301      	adds	r3, #1
 80104e2:	61fb      	str	r3, [r7, #28]
  for (count = n; count != 0U; count--)
 80104e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104e6:	3b01      	subs	r3, #1
 80104e8:	627b      	str	r3, [r7, #36]	@ 0x24
 80104ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80104ec:	2b00      	cmp	r3, #0
 80104ee:	d1e3      	bne.n	80104b8 <USB_ReadPMA+0x38>
#if PMA_ACCESS > 1U
    pdwVal++;
#endif /* PMA_ACCESS */
  }

  if ((wNBytes % 2U) != 0U)
 80104f0:	88bb      	ldrh	r3, [r7, #4]
 80104f2:	f003 0301 	and.w	r3, r3, #1
 80104f6:	b29b      	uxth	r3, r3
 80104f8:	2b00      	cmp	r3, #0
 80104fa:	d007      	beq.n	801050c <USB_ReadPMA+0x8c>
  {
    RdVal = *pdwVal;
 80104fc:	6a3b      	ldr	r3, [r7, #32]
 80104fe:	881b      	ldrh	r3, [r3, #0]
 8010500:	b29b      	uxth	r3, r3
 8010502:	613b      	str	r3, [r7, #16]
    *pBuf = (uint8_t)((RdVal >> 0) & 0xFFU);
 8010504:	693b      	ldr	r3, [r7, #16]
 8010506:	b2da      	uxtb	r2, r3
 8010508:	69fb      	ldr	r3, [r7, #28]
 801050a:	701a      	strb	r2, [r3, #0]
  }
}
 801050c:	bf00      	nop
 801050e:	372c      	adds	r7, #44	@ 0x2c
 8010510:	46bd      	mov	sp, r7
 8010512:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010516:	4770      	bx	lr

08010518 <USBD_MSC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010518:	b580      	push	{r7, lr}
 801051a:	b084      	sub	sp, #16
 801051c:	af00      	add	r7, sp, #0
 801051e:	6078      	str	r0, [r7, #4]
 8010520:	460b      	mov	r3, r1
 8010522:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_MSC_BOT_HandleTypeDef *hmsc;

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)USBD_malloc(sizeof(USBD_MSC_BOT_HandleTypeDef));
 8010524:	f44f 7021 	mov.w	r0, #644	@ 0x284
 8010528:	f007 fc9c 	bl	8017e64 <USBD_static_malloc>
 801052c:	60f8      	str	r0, [r7, #12]

  if (hmsc == NULL)
 801052e:	68fb      	ldr	r3, [r7, #12]
 8010530:	2b00      	cmp	r3, #0
 8010532:	d109      	bne.n	8010548 <USBD_MSC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 8010534:	687b      	ldr	r3, [r7, #4]
 8010536:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801053a:	687b      	ldr	r3, [r7, #4]
 801053c:	32b0      	adds	r2, #176	@ 0xb0
 801053e:	2100      	movs	r1, #0
 8010540:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 8010544:	2302      	movs	r3, #2
 8010546:	e06e      	b.n	8010626 <USBD_MSC_Init+0x10e>
  }

  pdev->pClassDataCmsit[pdev->classId] = (void *)hmsc;
 8010548:	687b      	ldr	r3, [r7, #4]
 801054a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801054e:	687b      	ldr	r3, [r7, #4]
 8010550:	32b0      	adds	r2, #176	@ 0xb0
 8010552:	68f9      	ldr	r1, [r7, #12]
 8010554:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 8010558:	687b      	ldr	r3, [r7, #4]
 801055a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801055e:	687b      	ldr	r3, [r7, #4]
 8010560:	32b0      	adds	r2, #176	@ 0xb0
 8010562:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 801056c:	687b      	ldr	r3, [r7, #4]
 801056e:	7c1b      	ldrb	r3, [r3, #16]
 8010570:	2b00      	cmp	r3, #0
 8010572:	d12b      	bne.n	80105cc <USBD_MSC_Init+0xb4>
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 8010574:	4b2e      	ldr	r3, [pc, #184]	@ (8010630 <USBD_MSC_Init+0x118>)
 8010576:	7819      	ldrb	r1, [r3, #0]
 8010578:	f44f 7300 	mov.w	r3, #512	@ 0x200
 801057c:	2202      	movs	r2, #2
 801057e:	6878      	ldr	r0, [r7, #4]
 8010580:	f007 faf7 	bl	8017b72 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 8010584:	4b2a      	ldr	r3, [pc, #168]	@ (8010630 <USBD_MSC_Init+0x118>)
 8010586:	781b      	ldrb	r3, [r3, #0]
 8010588:	f003 020f 	and.w	r2, r3, #15
 801058c:	6879      	ldr	r1, [r7, #4]
 801058e:	4613      	mov	r3, r2
 8010590:	009b      	lsls	r3, r3, #2
 8010592:	4413      	add	r3, r2
 8010594:	009b      	lsls	r3, r3, #2
 8010596:	440b      	add	r3, r1
 8010598:	f203 1363 	addw	r3, r3, #355	@ 0x163
 801059c:	2201      	movs	r2, #1
 801059e:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_HS_PACKET);
 80105a0:	4b24      	ldr	r3, [pc, #144]	@ (8010634 <USBD_MSC_Init+0x11c>)
 80105a2:	7819      	ldrb	r1, [r3, #0]
 80105a4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80105a8:	2202      	movs	r2, #2
 80105aa:	6878      	ldr	r0, [r7, #4]
 80105ac:	f007 fae1 	bl	8017b72 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 80105b0:	4b20      	ldr	r3, [pc, #128]	@ (8010634 <USBD_MSC_Init+0x11c>)
 80105b2:	781b      	ldrb	r3, [r3, #0]
 80105b4:	f003 020f 	and.w	r2, r3, #15
 80105b8:	6879      	ldr	r1, [r7, #4]
 80105ba:	4613      	mov	r3, r2
 80105bc:	009b      	lsls	r3, r3, #2
 80105be:	4413      	add	r3, r2
 80105c0:	009b      	lsls	r3, r3, #2
 80105c2:	440b      	add	r3, r1
 80105c4:	3323      	adds	r3, #35	@ 0x23
 80105c6:	2201      	movs	r2, #1
 80105c8:	701a      	strb	r2, [r3, #0]
 80105ca:	e028      	b.n	801061e <USBD_MSC_Init+0x106>
  }
  else
  {
    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, MSCOutEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80105cc:	4b18      	ldr	r3, [pc, #96]	@ (8010630 <USBD_MSC_Init+0x118>)
 80105ce:	7819      	ldrb	r1, [r3, #0]
 80105d0:	2340      	movs	r3, #64	@ 0x40
 80105d2:	2202      	movs	r2, #2
 80105d4:	6878      	ldr	r0, [r7, #4]
 80105d6:	f007 facc 	bl	8017b72 <USBD_LL_OpenEP>
    pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 1U;
 80105da:	4b15      	ldr	r3, [pc, #84]	@ (8010630 <USBD_MSC_Init+0x118>)
 80105dc:	781b      	ldrb	r3, [r3, #0]
 80105de:	f003 020f 	and.w	r2, r3, #15
 80105e2:	6879      	ldr	r1, [r7, #4]
 80105e4:	4613      	mov	r3, r2
 80105e6:	009b      	lsls	r3, r3, #2
 80105e8:	4413      	add	r3, r2
 80105ea:	009b      	lsls	r3, r3, #2
 80105ec:	440b      	add	r3, r1
 80105ee:	f203 1363 	addw	r3, r3, #355	@ 0x163
 80105f2:	2201      	movs	r2, #1
 80105f4:	701a      	strb	r2, [r3, #0]

    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, MSCInEpAdd, USBD_EP_TYPE_BULK, MSC_MAX_FS_PACKET);
 80105f6:	4b0f      	ldr	r3, [pc, #60]	@ (8010634 <USBD_MSC_Init+0x11c>)
 80105f8:	7819      	ldrb	r1, [r3, #0]
 80105fa:	2340      	movs	r3, #64	@ 0x40
 80105fc:	2202      	movs	r2, #2
 80105fe:	6878      	ldr	r0, [r7, #4]
 8010600:	f007 fab7 	bl	8017b72 <USBD_LL_OpenEP>
    pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 1U;
 8010604:	4b0b      	ldr	r3, [pc, #44]	@ (8010634 <USBD_MSC_Init+0x11c>)
 8010606:	781b      	ldrb	r3, [r3, #0]
 8010608:	f003 020f 	and.w	r2, r3, #15
 801060c:	6879      	ldr	r1, [r7, #4]
 801060e:	4613      	mov	r3, r2
 8010610:	009b      	lsls	r3, r3, #2
 8010612:	4413      	add	r3, r2
 8010614:	009b      	lsls	r3, r3, #2
 8010616:	440b      	add	r3, r1
 8010618:	3323      	adds	r3, #35	@ 0x23
 801061a:	2201      	movs	r2, #1
 801061c:	701a      	strb	r2, [r3, #0]
  }

  /* Init the BOT  layer */
  MSC_BOT_Init(pdev);
 801061e:	6878      	ldr	r0, [r7, #4]
 8010620:	f000 fa30 	bl	8010a84 <MSC_BOT_Init>

  return (uint8_t)USBD_OK;
 8010624:	2300      	movs	r3, #0
}
 8010626:	4618      	mov	r0, r3
 8010628:	3710      	adds	r7, #16
 801062a:	46bd      	mov	sp, r7
 801062c:	bd80      	pop	{r7, pc}
 801062e:	bf00      	nop
 8010630:	200000a3 	.word	0x200000a3
 8010634:	200000a2 	.word	0x200000a2

08010638 <USBD_MSC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
uint8_t USBD_MSC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8010638:	b580      	push	{r7, lr}
 801063a:	b082      	sub	sp, #8
 801063c:	af00      	add	r7, sp, #0
 801063e:	6078      	str	r0, [r7, #4]
 8010640:	460b      	mov	r3, r1
 8010642:	70fb      	strb	r3, [r7, #3]
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close MSC EPs */
  (void)USBD_LL_CloseEP(pdev, MSCOutEpAdd);
 8010644:	4b26      	ldr	r3, [pc, #152]	@ (80106e0 <USBD_MSC_DeInit+0xa8>)
 8010646:	781b      	ldrb	r3, [r3, #0]
 8010648:	4619      	mov	r1, r3
 801064a:	6878      	ldr	r0, [r7, #4]
 801064c:	f007 fab7 	bl	8017bbe <USBD_LL_CloseEP>
  pdev->ep_out[MSCOutEpAdd & 0xFU].is_used = 0U;
 8010650:	4b23      	ldr	r3, [pc, #140]	@ (80106e0 <USBD_MSC_DeInit+0xa8>)
 8010652:	781b      	ldrb	r3, [r3, #0]
 8010654:	f003 020f 	and.w	r2, r3, #15
 8010658:	6879      	ldr	r1, [r7, #4]
 801065a:	4613      	mov	r3, r2
 801065c:	009b      	lsls	r3, r3, #2
 801065e:	4413      	add	r3, r2
 8010660:	009b      	lsls	r3, r3, #2
 8010662:	440b      	add	r3, r1
 8010664:	f203 1363 	addw	r3, r3, #355	@ 0x163
 8010668:	2200      	movs	r2, #0
 801066a:	701a      	strb	r2, [r3, #0]

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, MSCInEpAdd);
 801066c:	4b1d      	ldr	r3, [pc, #116]	@ (80106e4 <USBD_MSC_DeInit+0xac>)
 801066e:	781b      	ldrb	r3, [r3, #0]
 8010670:	4619      	mov	r1, r3
 8010672:	6878      	ldr	r0, [r7, #4]
 8010674:	f007 faa3 	bl	8017bbe <USBD_LL_CloseEP>
  pdev->ep_in[MSCInEpAdd & 0xFU].is_used = 0U;
 8010678:	4b1a      	ldr	r3, [pc, #104]	@ (80106e4 <USBD_MSC_DeInit+0xac>)
 801067a:	781b      	ldrb	r3, [r3, #0]
 801067c:	f003 020f 	and.w	r2, r3, #15
 8010680:	6879      	ldr	r1, [r7, #4]
 8010682:	4613      	mov	r3, r2
 8010684:	009b      	lsls	r3, r3, #2
 8010686:	4413      	add	r3, r2
 8010688:	009b      	lsls	r3, r3, #2
 801068a:	440b      	add	r3, r1
 801068c:	3323      	adds	r3, #35	@ 0x23
 801068e:	2200      	movs	r2, #0
 8010690:	701a      	strb	r2, [r3, #0]

  /* Free MSC Class Resources */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 8010692:	687b      	ldr	r3, [r7, #4]
 8010694:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010698:	687b      	ldr	r3, [r7, #4]
 801069a:	32b0      	adds	r2, #176	@ 0xb0
 801069c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106a0:	2b00      	cmp	r3, #0
 80106a2:	d018      	beq.n	80106d6 <USBD_MSC_DeInit+0x9e>
  {
    /* De-Init the BOT layer */
    MSC_BOT_DeInit(pdev);
 80106a4:	6878      	ldr	r0, [r7, #4]
 80106a6:	f000 fa6b 	bl	8010b80 <MSC_BOT_DeInit>

    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 80106aa:	687b      	ldr	r3, [r7, #4]
 80106ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106b0:	687b      	ldr	r3, [r7, #4]
 80106b2:	32b0      	adds	r2, #176	@ 0xb0
 80106b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80106b8:	4618      	mov	r0, r3
 80106ba:	f007 fbe1 	bl	8017e80 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId]  = NULL;
 80106be:	687b      	ldr	r3, [r7, #4]
 80106c0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106c4:	687b      	ldr	r3, [r7, #4]
 80106c6:	32b0      	adds	r2, #176	@ 0xb0
 80106c8:	2100      	movs	r1, #0
 80106ca:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 80106ce:	687b      	ldr	r3, [r7, #4]
 80106d0:	2200      	movs	r2, #0
 80106d2:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 80106d6:	2300      	movs	r3, #0
}
 80106d8:	4618      	mov	r0, r3
 80106da:	3708      	adds	r7, #8
 80106dc:	46bd      	mov	sp, r7
 80106de:	bd80      	pop	{r7, pc}
 80106e0:	200000a3 	.word	0x200000a3
 80106e4:	200000a2 	.word	0x200000a2

080106e8 <USBD_MSC_Setup>:
  * @param  pdev: device instance
  * @param  req: USB request
  * @retval status
  */
uint8_t USBD_MSC_Setup(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80106e8:	b580      	push	{r7, lr}
 80106ea:	b086      	sub	sp, #24
 80106ec:	af00      	add	r7, sp, #0
 80106ee:	6078      	str	r0, [r7, #4]
 80106f0:	6039      	str	r1, [r7, #0]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80106f2:	687b      	ldr	r3, [r7, #4]
 80106f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80106f8:	687b      	ldr	r3, [r7, #4]
 80106fa:	32b0      	adds	r2, #176	@ 0xb0
 80106fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010700:	613b      	str	r3, [r7, #16]
  USBD_StatusTypeDef ret = USBD_OK;
 8010702:	2300      	movs	r3, #0
 8010704:	75fb      	strb	r3, [r7, #23]
  uint32_t max_lun;
  uint16_t status_info = 0U;
 8010706:	2300      	movs	r3, #0
 8010708:	817b      	strh	r3, [r7, #10]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 801070a:	693b      	ldr	r3, [r7, #16]
 801070c:	2b00      	cmp	r3, #0
 801070e:	d101      	bne.n	8010714 <USBD_MSC_Setup+0x2c>
  {
    return (uint8_t)USBD_FAIL;
 8010710:	2303      	movs	r3, #3
 8010712:	e0e5      	b.n	80108e0 <USBD_MSC_Setup+0x1f8>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8010714:	683b      	ldr	r3, [r7, #0]
 8010716:	781b      	ldrb	r3, [r3, #0]
 8010718:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 801071c:	2b00      	cmp	r3, #0
 801071e:	d058      	beq.n	80107d2 <USBD_MSC_Setup+0xea>
 8010720:	2b20      	cmp	r3, #32
 8010722:	f040 80d5 	bne.w	80108d0 <USBD_MSC_Setup+0x1e8>
  {
    /* Class request */
    case USB_REQ_TYPE_CLASS:
      switch (req->bRequest)
 8010726:	683b      	ldr	r3, [r7, #0]
 8010728:	785b      	ldrb	r3, [r3, #1]
 801072a:	2bfe      	cmp	r3, #254	@ 0xfe
 801072c:	d002      	beq.n	8010734 <USBD_MSC_Setup+0x4c>
 801072e:	2bff      	cmp	r3, #255	@ 0xff
 8010730:	d02f      	beq.n	8010792 <USBD_MSC_Setup+0xaa>
 8010732:	e046      	b.n	80107c2 <USBD_MSC_Setup+0xda>
      {
        case BOT_GET_MAX_LUN:
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 8010734:	683b      	ldr	r3, [r7, #0]
 8010736:	885b      	ldrh	r3, [r3, #2]
 8010738:	2b00      	cmp	r3, #0
 801073a:	d123      	bne.n	8010784 <USBD_MSC_Setup+0x9c>
 801073c:	683b      	ldr	r3, [r7, #0]
 801073e:	88db      	ldrh	r3, [r3, #6]
 8010740:	2b01      	cmp	r3, #1
 8010742:	d11f      	bne.n	8010784 <USBD_MSC_Setup+0x9c>
              ((req->bmRequest & 0x80U) == 0x80U))
 8010744:	683b      	ldr	r3, [r7, #0]
 8010746:	781b      	ldrb	r3, [r3, #0]
 8010748:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 1U) &&
 801074a:	2b00      	cmp	r3, #0
 801074c:	da1a      	bge.n	8010784 <USBD_MSC_Setup+0x9c>
          {
            max_lun = (uint32_t)((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetMaxLun();
 801074e:	687b      	ldr	r3, [r7, #4]
 8010750:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010754:	687a      	ldr	r2, [r7, #4]
 8010756:	33b0      	adds	r3, #176	@ 0xb0
 8010758:	009b      	lsls	r3, r3, #2
 801075a:	4413      	add	r3, r2
 801075c:	685b      	ldr	r3, [r3, #4]
 801075e:	699b      	ldr	r3, [r3, #24]
 8010760:	4798      	blx	r3
 8010762:	4603      	mov	r3, r0
 8010764:	60fb      	str	r3, [r7, #12]
            hmsc->max_lun = (max_lun > MSC_BOT_MAX_LUN) ? MSC_BOT_MAX_LUN : max_lun;
 8010766:	68fb      	ldr	r3, [r7, #12]
 8010768:	2b02      	cmp	r3, #2
 801076a:	bf28      	it	cs
 801076c:	2302      	movcs	r3, #2
 801076e:	461a      	mov	r2, r3
 8010770:	693b      	ldr	r3, [r7, #16]
 8010772:	601a      	str	r2, [r3, #0]
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->max_lun, 1U);
 8010774:	693b      	ldr	r3, [r7, #16]
 8010776:	2201      	movs	r2, #1
 8010778:	4619      	mov	r1, r3
 801077a:	6878      	ldr	r0, [r7, #4]
 801077c:	f003 f9a2 	bl	8013ac4 <USBD_CtlSendData>
 8010780:	bf00      	nop
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010782:	e025      	b.n	80107d0 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 8010784:	6839      	ldr	r1, [r7, #0]
 8010786:	6878      	ldr	r0, [r7, #4]
 8010788:	f003 f91f 	bl	80139ca <USBD_CtlError>
            ret = USBD_FAIL;
 801078c:	2303      	movs	r3, #3
 801078e:	75fb      	strb	r3, [r7, #23]
          break;
 8010790:	e01e      	b.n	80107d0 <USBD_MSC_Setup+0xe8>

        case BOT_RESET :
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 8010792:	683b      	ldr	r3, [r7, #0]
 8010794:	885b      	ldrh	r3, [r3, #2]
 8010796:	2b00      	cmp	r3, #0
 8010798:	d10c      	bne.n	80107b4 <USBD_MSC_Setup+0xcc>
 801079a:	683b      	ldr	r3, [r7, #0]
 801079c:	88db      	ldrh	r3, [r3, #6]
 801079e:	2b00      	cmp	r3, #0
 80107a0:	d108      	bne.n	80107b4 <USBD_MSC_Setup+0xcc>
              ((req->bmRequest & 0x80U) != 0x80U))
 80107a2:	683b      	ldr	r3, [r7, #0]
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	b25b      	sxtb	r3, r3
          if ((req->wValue  == 0U) && (req->wLength == 0U) &&
 80107a8:	2b00      	cmp	r3, #0
 80107aa:	db03      	blt.n	80107b4 <USBD_MSC_Setup+0xcc>
          {
            MSC_BOT_Reset(pdev);
 80107ac:	6878      	ldr	r0, [r7, #4]
 80107ae:	f000 f9b3 	bl	8010b18 <MSC_BOT_Reset>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 80107b2:	e00d      	b.n	80107d0 <USBD_MSC_Setup+0xe8>
            USBD_CtlError(pdev, req);
 80107b4:	6839      	ldr	r1, [r7, #0]
 80107b6:	6878      	ldr	r0, [r7, #4]
 80107b8:	f003 f907 	bl	80139ca <USBD_CtlError>
            ret = USBD_FAIL;
 80107bc:	2303      	movs	r3, #3
 80107be:	75fb      	strb	r3, [r7, #23]
          break;
 80107c0:	e006      	b.n	80107d0 <USBD_MSC_Setup+0xe8>

        default:
          USBD_CtlError(pdev, req);
 80107c2:	6839      	ldr	r1, [r7, #0]
 80107c4:	6878      	ldr	r0, [r7, #4]
 80107c6:	f003 f900 	bl	80139ca <USBD_CtlError>
          ret = USBD_FAIL;
 80107ca:	2303      	movs	r3, #3
 80107cc:	75fb      	strb	r3, [r7, #23]
          break;
 80107ce:	bf00      	nop
      }
      break;
 80107d0:	e085      	b.n	80108de <USBD_MSC_Setup+0x1f6>
    /* Interface & Endpoint request */
    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 80107d2:	683b      	ldr	r3, [r7, #0]
 80107d4:	785b      	ldrb	r3, [r3, #1]
 80107d6:	2b0b      	cmp	r3, #11
 80107d8:	d871      	bhi.n	80108be <USBD_MSC_Setup+0x1d6>
 80107da:	a201      	add	r2, pc, #4	@ (adr r2, 80107e0 <USBD_MSC_Setup+0xf8>)
 80107dc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80107e0:	08010811 	.word	0x08010811
 80107e4:	0801088d 	.word	0x0801088d
 80107e8:	080108bf 	.word	0x080108bf
 80107ec:	080108bf 	.word	0x080108bf
 80107f0:	080108bf 	.word	0x080108bf
 80107f4:	080108bf 	.word	0x080108bf
 80107f8:	080108bf 	.word	0x080108bf
 80107fc:	080108bf 	.word	0x080108bf
 8010800:	080108bf 	.word	0x080108bf
 8010804:	080108bf 	.word	0x080108bf
 8010808:	0801083b 	.word	0x0801083b
 801080c:	08010865 	.word	0x08010865
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010810:	687b      	ldr	r3, [r7, #4]
 8010812:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010816:	b2db      	uxtb	r3, r3
 8010818:	2b03      	cmp	r3, #3
 801081a:	d107      	bne.n	801082c <USBD_MSC_Setup+0x144>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 801081c:	f107 030a 	add.w	r3, r7, #10
 8010820:	2202      	movs	r2, #2
 8010822:	4619      	mov	r1, r3
 8010824:	6878      	ldr	r0, [r7, #4]
 8010826:	f003 f94d 	bl	8013ac4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801082a:	e050      	b.n	80108ce <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 801082c:	6839      	ldr	r1, [r7, #0]
 801082e:	6878      	ldr	r0, [r7, #4]
 8010830:	f003 f8cb 	bl	80139ca <USBD_CtlError>
            ret = USBD_FAIL;
 8010834:	2303      	movs	r3, #3
 8010836:	75fb      	strb	r3, [r7, #23]
          break;
 8010838:	e049      	b.n	80108ce <USBD_MSC_Setup+0x1e6>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801083a:	687b      	ldr	r3, [r7, #4]
 801083c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010840:	b2db      	uxtb	r3, r3
 8010842:	2b03      	cmp	r3, #3
 8010844:	d107      	bne.n	8010856 <USBD_MSC_Setup+0x16e>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&hmsc->interface, 1U);
 8010846:	693b      	ldr	r3, [r7, #16]
 8010848:	3304      	adds	r3, #4
 801084a:	2201      	movs	r2, #1
 801084c:	4619      	mov	r1, r3
 801084e:	6878      	ldr	r0, [r7, #4]
 8010850:	f003 f938 	bl	8013ac4 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 8010854:	e03b      	b.n	80108ce <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 8010856:	6839      	ldr	r1, [r7, #0]
 8010858:	6878      	ldr	r0, [r7, #4]
 801085a:	f003 f8b6 	bl	80139ca <USBD_CtlError>
            ret = USBD_FAIL;
 801085e:	2303      	movs	r3, #3
 8010860:	75fb      	strb	r3, [r7, #23]
          break;
 8010862:	e034      	b.n	80108ce <USBD_MSC_Setup+0x1e6>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8010864:	687b      	ldr	r3, [r7, #4]
 8010866:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801086a:	b2db      	uxtb	r3, r3
 801086c:	2b03      	cmp	r3, #3
 801086e:	d106      	bne.n	801087e <USBD_MSC_Setup+0x196>
          {
            hmsc->interface = (uint8_t)(req->wValue);
 8010870:	683b      	ldr	r3, [r7, #0]
 8010872:	885b      	ldrh	r3, [r3, #2]
 8010874:	b2db      	uxtb	r3, r3
 8010876:	461a      	mov	r2, r3
 8010878:	693b      	ldr	r3, [r7, #16]
 801087a:	605a      	str	r2, [r3, #4]
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 801087c:	e027      	b.n	80108ce <USBD_MSC_Setup+0x1e6>
            USBD_CtlError(pdev, req);
 801087e:	6839      	ldr	r1, [r7, #0]
 8010880:	6878      	ldr	r0, [r7, #4]
 8010882:	f003 f8a2 	bl	80139ca <USBD_CtlError>
            ret = USBD_FAIL;
 8010886:	2303      	movs	r3, #3
 8010888:	75fb      	strb	r3, [r7, #23]
          break;
 801088a:	e020      	b.n	80108ce <USBD_MSC_Setup+0x1e6>

        case USB_REQ_CLEAR_FEATURE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801088c:	687b      	ldr	r3, [r7, #4]
 801088e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8010892:	b2db      	uxtb	r3, r3
 8010894:	2b03      	cmp	r3, #3
 8010896:	d119      	bne.n	80108cc <USBD_MSC_Setup+0x1e4>
          {
            if (req->wValue == USB_FEATURE_EP_HALT)
 8010898:	683b      	ldr	r3, [r7, #0]
 801089a:	885b      	ldrh	r3, [r3, #2]
 801089c:	2b00      	cmp	r3, #0
 801089e:	d115      	bne.n	80108cc <USBD_MSC_Setup+0x1e4>
            {
              /* Flush the FIFO */
              (void)USBD_LL_FlushEP(pdev, (uint8_t)req->wIndex);
 80108a0:	683b      	ldr	r3, [r7, #0]
 80108a2:	889b      	ldrh	r3, [r3, #4]
 80108a4:	b2db      	uxtb	r3, r3
 80108a6:	4619      	mov	r1, r3
 80108a8:	6878      	ldr	r0, [r7, #4]
 80108aa:	f007 f9a7 	bl	8017bfc <USBD_LL_FlushEP>

              /* Handle BOT error */
              MSC_BOT_CplClrFeature(pdev, (uint8_t)req->wIndex);
 80108ae:	683b      	ldr	r3, [r7, #0]
 80108b0:	889b      	ldrh	r3, [r3, #4]
 80108b2:	b2db      	uxtb	r3, r3
 80108b4:	4619      	mov	r1, r3
 80108b6:	6878      	ldr	r0, [r7, #4]
 80108b8:	f000 fb30 	bl	8010f1c <MSC_BOT_CplClrFeature>
            }
          }
          break;
 80108bc:	e006      	b.n	80108cc <USBD_MSC_Setup+0x1e4>

        default:
          USBD_CtlError(pdev, req);
 80108be:	6839      	ldr	r1, [r7, #0]
 80108c0:	6878      	ldr	r0, [r7, #4]
 80108c2:	f003 f882 	bl	80139ca <USBD_CtlError>
          ret = USBD_FAIL;
 80108c6:	2303      	movs	r3, #3
 80108c8:	75fb      	strb	r3, [r7, #23]
          break;
 80108ca:	e000      	b.n	80108ce <USBD_MSC_Setup+0x1e6>
          break;
 80108cc:	bf00      	nop
      }
      break;
 80108ce:	e006      	b.n	80108de <USBD_MSC_Setup+0x1f6>

    default:
      USBD_CtlError(pdev, req);
 80108d0:	6839      	ldr	r1, [r7, #0]
 80108d2:	6878      	ldr	r0, [r7, #4]
 80108d4:	f003 f879 	bl	80139ca <USBD_CtlError>
      ret = USBD_FAIL;
 80108d8:	2303      	movs	r3, #3
 80108da:	75fb      	strb	r3, [r7, #23]
      break;
 80108dc:	bf00      	nop
  }

  return (uint8_t)ret;
 80108de:	7dfb      	ldrb	r3, [r7, #23]
}
 80108e0:	4618      	mov	r0, r3
 80108e2:	3718      	adds	r7, #24
 80108e4:	46bd      	mov	sp, r7
 80108e6:	bd80      	pop	{r7, pc}

080108e8 <USBD_MSC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 80108e8:	b580      	push	{r7, lr}
 80108ea:	b082      	sub	sp, #8
 80108ec:	af00      	add	r7, sp, #0
 80108ee:	6078      	str	r0, [r7, #4]
 80108f0:	460b      	mov	r3, r1
 80108f2:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataIn(pdev, epnum);
 80108f4:	78fb      	ldrb	r3, [r7, #3]
 80108f6:	4619      	mov	r1, r3
 80108f8:	6878      	ldr	r0, [r7, #4]
 80108fa:	f000 f959 	bl	8010bb0 <MSC_BOT_DataIn>

  return (uint8_t)USBD_OK;
 80108fe:	2300      	movs	r3, #0
}
 8010900:	4618      	mov	r0, r3
 8010902:	3708      	adds	r7, #8
 8010904:	46bd      	mov	sp, r7
 8010906:	bd80      	pop	{r7, pc}

08010908 <USBD_MSC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval status
  */
uint8_t USBD_MSC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010908:	b580      	push	{r7, lr}
 801090a:	b082      	sub	sp, #8
 801090c:	af00      	add	r7, sp, #0
 801090e:	6078      	str	r0, [r7, #4]
 8010910:	460b      	mov	r3, r1
 8010912:	70fb      	strb	r3, [r7, #3]
  MSC_BOT_DataOut(pdev, epnum);
 8010914:	78fb      	ldrb	r3, [r7, #3]
 8010916:	4619      	mov	r1, r3
 8010918:	6878      	ldr	r0, [r7, #4]
 801091a:	f000 f983 	bl	8010c24 <MSC_BOT_DataOut>

  return (uint8_t)USBD_OK;
 801091e:	2300      	movs	r3, #0
}
 8010920:	4618      	mov	r0, r3
 8010922:	3708      	adds	r7, #8
 8010924:	46bd      	mov	sp, r7
 8010926:	bd80      	pop	{r7, pc}

08010928 <USBD_MSC_GetHSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetHSCfgDesc(uint16_t *length)
{
 8010928:	b580      	push	{r7, lr}
 801092a:	b084      	sub	sp, #16
 801092c:	af00      	add	r7, sp, #0
 801092e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8010930:	2181      	movs	r1, #129	@ 0x81
 8010932:	4812      	ldr	r0, [pc, #72]	@ (801097c <USBD_MSC_GetHSCfgDesc+0x54>)
 8010934:	f002 f9e7 	bl	8012d06 <USBD_GetEpDesc>
 8010938:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 801093a:	2101      	movs	r1, #1
 801093c:	480f      	ldr	r0, [pc, #60]	@ (801097c <USBD_MSC_GetHSCfgDesc+0x54>)
 801093e:	f002 f9e2 	bl	8012d06 <USBD_GetEpDesc>
 8010942:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 8010944:	68fb      	ldr	r3, [r7, #12]
 8010946:	2b00      	cmp	r3, #0
 8010948:	d006      	beq.n	8010958 <USBD_MSC_GetHSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 801094a:	68fb      	ldr	r3, [r7, #12]
 801094c:	2200      	movs	r2, #0
 801094e:	711a      	strb	r2, [r3, #4]
 8010950:	2200      	movs	r2, #0
 8010952:	f042 0202 	orr.w	r2, r2, #2
 8010956:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8010958:	68bb      	ldr	r3, [r7, #8]
 801095a:	2b00      	cmp	r3, #0
 801095c:	d006      	beq.n	801096c <USBD_MSC_GetHSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_HS_PACKET;
 801095e:	68bb      	ldr	r3, [r7, #8]
 8010960:	2200      	movs	r2, #0
 8010962:	711a      	strb	r2, [r3, #4]
 8010964:	2200      	movs	r2, #0
 8010966:	f042 0202 	orr.w	r2, r2, #2
 801096a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 801096c:	687b      	ldr	r3, [r7, #4]
 801096e:	2220      	movs	r2, #32
 8010970:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8010972:	4b02      	ldr	r3, [pc, #8]	@ (801097c <USBD_MSC_GetHSCfgDesc+0x54>)
}
 8010974:	4618      	mov	r0, r3
 8010976:	3710      	adds	r7, #16
 8010978:	46bd      	mov	sp, r7
 801097a:	bd80      	pop	{r7, pc}
 801097c:	20000078 	.word	0x20000078

08010980 <USBD_MSC_GetFSCfgDesc>:
  *         return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetFSCfgDesc(uint16_t *length)
{
 8010980:	b580      	push	{r7, lr}
 8010982:	b084      	sub	sp, #16
 8010984:	af00      	add	r7, sp, #0
 8010986:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 8010988:	2181      	movs	r1, #129	@ 0x81
 801098a:	4812      	ldr	r0, [pc, #72]	@ (80109d4 <USBD_MSC_GetFSCfgDesc+0x54>)
 801098c:	f002 f9bb 	bl	8012d06 <USBD_GetEpDesc>
 8010990:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 8010992:	2101      	movs	r1, #1
 8010994:	480f      	ldr	r0, [pc, #60]	@ (80109d4 <USBD_MSC_GetFSCfgDesc+0x54>)
 8010996:	f002 f9b6 	bl	8012d06 <USBD_GetEpDesc>
 801099a:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 801099c:	68fb      	ldr	r3, [r7, #12]
 801099e:	2b00      	cmp	r3, #0
 80109a0:	d006      	beq.n	80109b0 <USBD_MSC_GetFSCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80109a2:	68fb      	ldr	r3, [r7, #12]
 80109a4:	2200      	movs	r2, #0
 80109a6:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80109aa:	711a      	strb	r2, [r3, #4]
 80109ac:	2200      	movs	r2, #0
 80109ae:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 80109b0:	68bb      	ldr	r3, [r7, #8]
 80109b2:	2b00      	cmp	r3, #0
 80109b4:	d006      	beq.n	80109c4 <USBD_MSC_GetFSCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80109b6:	68bb      	ldr	r3, [r7, #8]
 80109b8:	2200      	movs	r2, #0
 80109ba:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80109be:	711a      	strb	r2, [r3, #4]
 80109c0:	2200      	movs	r2, #0
 80109c2:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 80109c4:	687b      	ldr	r3, [r7, #4]
 80109c6:	2220      	movs	r2, #32
 80109c8:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 80109ca:	4b02      	ldr	r3, [pc, #8]	@ (80109d4 <USBD_MSC_GetFSCfgDesc+0x54>)
}
 80109cc:	4618      	mov	r0, r3
 80109ce:	3710      	adds	r7, #16
 80109d0:	46bd      	mov	sp, r7
 80109d2:	bd80      	pop	{r7, pc}
 80109d4:	20000078 	.word	0x20000078

080109d8 <USBD_MSC_GetOtherSpeedCfgDesc>:
  *         return other speed configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 80109d8:	b580      	push	{r7, lr}
 80109da:	b084      	sub	sp, #16
 80109dc:	af00      	add	r7, sp, #0
 80109de:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPIN_ADDR);
 80109e0:	2181      	movs	r1, #129	@ 0x81
 80109e2:	4812      	ldr	r0, [pc, #72]	@ (8010a2c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 80109e4:	f002 f98f 	bl	8012d06 <USBD_GetEpDesc>
 80109e8:	60f8      	str	r0, [r7, #12]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_MSC_CfgDesc, MSC_EPOUT_ADDR);
 80109ea:	2101      	movs	r1, #1
 80109ec:	480f      	ldr	r0, [pc, #60]	@ (8010a2c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
 80109ee:	f002 f98a 	bl	8012d06 <USBD_GetEpDesc>
 80109f2:	60b8      	str	r0, [r7, #8]

  if (pEpInDesc != NULL)
 80109f4:	68fb      	ldr	r3, [r7, #12]
 80109f6:	2b00      	cmp	r3, #0
 80109f8:	d006      	beq.n	8010a08 <USBD_MSC_GetOtherSpeedCfgDesc+0x30>
  {
    pEpInDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 80109fa:	68fb      	ldr	r3, [r7, #12]
 80109fc:	2200      	movs	r2, #0
 80109fe:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010a02:	711a      	strb	r2, [r3, #4]
 8010a04:	2200      	movs	r2, #0
 8010a06:	715a      	strb	r2, [r3, #5]
  }

  if (pEpOutDesc != NULL)
 8010a08:	68bb      	ldr	r3, [r7, #8]
 8010a0a:	2b00      	cmp	r3, #0
 8010a0c:	d006      	beq.n	8010a1c <USBD_MSC_GetOtherSpeedCfgDesc+0x44>
  {
    pEpOutDesc->wMaxPacketSize = MSC_MAX_FS_PACKET;
 8010a0e:	68bb      	ldr	r3, [r7, #8]
 8010a10:	2200      	movs	r2, #0
 8010a12:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8010a16:	711a      	strb	r2, [r3, #4]
 8010a18:	2200      	movs	r2, #0
 8010a1a:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_MSC_CfgDesc);
 8010a1c:	687b      	ldr	r3, [r7, #4]
 8010a1e:	2220      	movs	r2, #32
 8010a20:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_CfgDesc;
 8010a22:	4b02      	ldr	r3, [pc, #8]	@ (8010a2c <USBD_MSC_GetOtherSpeedCfgDesc+0x54>)
}
 8010a24:	4618      	mov	r0, r3
 8010a26:	3710      	adds	r7, #16
 8010a28:	46bd      	mov	sp, r7
 8010a2a:	bd80      	pop	{r7, pc}
 8010a2c:	20000078 	.word	0x20000078

08010a30 <USBD_MSC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_MSC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 8010a30:	b480      	push	{r7}
 8010a32:	b083      	sub	sp, #12
 8010a34:	af00      	add	r7, sp, #0
 8010a36:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_MSC_DeviceQualifierDesc);
 8010a38:	687b      	ldr	r3, [r7, #4]
 8010a3a:	220a      	movs	r2, #10
 8010a3c:	801a      	strh	r2, [r3, #0]

  return USBD_MSC_DeviceQualifierDesc;
 8010a3e:	4b03      	ldr	r3, [pc, #12]	@ (8010a4c <USBD_MSC_GetDeviceQualifierDescriptor+0x1c>)
}
 8010a40:	4618      	mov	r0, r3
 8010a42:	370c      	adds	r7, #12
 8010a44:	46bd      	mov	sp, r7
 8010a46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a4a:	4770      	bx	lr
 8010a4c:	20000098 	.word	0x20000098

08010a50 <USBD_MSC_RegisterStorage>:
  * @brief  USBD_MSC_RegisterStorage
  * @param  fops: storage callback
  * @retval status
  */
uint8_t USBD_MSC_RegisterStorage(USBD_HandleTypeDef *pdev, USBD_StorageTypeDef *fops)
{
 8010a50:	b480      	push	{r7}
 8010a52:	b083      	sub	sp, #12
 8010a54:	af00      	add	r7, sp, #0
 8010a56:	6078      	str	r0, [r7, #4]
 8010a58:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 8010a5a:	683b      	ldr	r3, [r7, #0]
 8010a5c:	2b00      	cmp	r3, #0
 8010a5e:	d101      	bne.n	8010a64 <USBD_MSC_RegisterStorage+0x14>
  {
    return (uint8_t)USBD_FAIL;
 8010a60:	2303      	movs	r3, #3
 8010a62:	e009      	b.n	8010a78 <USBD_MSC_RegisterStorage+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 8010a64:	687b      	ldr	r3, [r7, #4]
 8010a66:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010a6a:	687a      	ldr	r2, [r7, #4]
 8010a6c:	33b0      	adds	r3, #176	@ 0xb0
 8010a6e:	009b      	lsls	r3, r3, #2
 8010a70:	4413      	add	r3, r2
 8010a72:	683a      	ldr	r2, [r7, #0]
 8010a74:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 8010a76:	2300      	movs	r3, #0
}
 8010a78:	4618      	mov	r0, r3
 8010a7a:	370c      	adds	r7, #12
 8010a7c:	46bd      	mov	sp, r7
 8010a7e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010a82:	4770      	bx	lr

08010a84 <MSC_BOT_Init>:
  *         Initialize the BOT Process
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_Init(USBD_HandleTypeDef *pdev)
{
 8010a84:	b580      	push	{r7, lr}
 8010a86:	b084      	sub	sp, #16
 8010a88:	af00      	add	r7, sp, #0
 8010a8a:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010a8c:	687b      	ldr	r3, [r7, #4]
 8010a8e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010a92:	687b      	ldr	r3, [r7, #4]
 8010a94:	32b0      	adds	r2, #176	@ 0xb0
 8010a96:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010a9a:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010a9c:	68fb      	ldr	r3, [r7, #12]
 8010a9e:	2b00      	cmp	r3, #0
 8010aa0:	d032      	beq.n	8010b08 <MSC_BOT_Init+0x84>
  {
    return;
  }

  hmsc->bot_state = USBD_BOT_IDLE;
 8010aa2:	68fb      	ldr	r3, [r7, #12]
 8010aa4:	2200      	movs	r2, #0
 8010aa6:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_NORMAL;
 8010aa8:	68fb      	ldr	r3, [r7, #12]
 8010aaa:	2200      	movs	r2, #0
 8010aac:	725a      	strb	r2, [r3, #9]

  hmsc->scsi_sense_tail = 0U;
 8010aae:	68fb      	ldr	r3, [r7, #12]
 8010ab0:	2200      	movs	r2, #0
 8010ab2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
  hmsc->scsi_sense_head = 0U;
 8010ab6:	68fb      	ldr	r3, [r7, #12]
 8010ab8:	2200      	movs	r2, #0
 8010aba:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
  hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8010abe:	68fb      	ldr	r3, [r7, #12]
 8010ac0:	2200      	movs	r2, #0
 8010ac2:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262

  ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Init(0U);
 8010ac6:	687b      	ldr	r3, [r7, #4]
 8010ac8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8010acc:	687a      	ldr	r2, [r7, #4]
 8010ace:	33b0      	adds	r3, #176	@ 0xb0
 8010ad0:	009b      	lsls	r3, r3, #2
 8010ad2:	4413      	add	r3, r2
 8010ad4:	685b      	ldr	r3, [r3, #4]
 8010ad6:	681b      	ldr	r3, [r3, #0]
 8010ad8:	2000      	movs	r0, #0
 8010ada:	4798      	blx	r3

  (void)USBD_LL_FlushEP(pdev, MSCOutEpAdd);
 8010adc:	4b0c      	ldr	r3, [pc, #48]	@ (8010b10 <MSC_BOT_Init+0x8c>)
 8010ade:	781b      	ldrb	r3, [r3, #0]
 8010ae0:	4619      	mov	r1, r3
 8010ae2:	6878      	ldr	r0, [r7, #4]
 8010ae4:	f007 f88a 	bl	8017bfc <USBD_LL_FlushEP>
  (void)USBD_LL_FlushEP(pdev, MSCInEpAdd);
 8010ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8010b14 <MSC_BOT_Init+0x90>)
 8010aea:	781b      	ldrb	r3, [r3, #0]
 8010aec:	4619      	mov	r1, r3
 8010aee:	6878      	ldr	r0, [r7, #4]
 8010af0:	f007 f884 	bl	8017bfc <USBD_LL_FlushEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010af4:	4b06      	ldr	r3, [pc, #24]	@ (8010b10 <MSC_BOT_Init+0x8c>)
 8010af6:	7819      	ldrb	r1, [r3, #0]
 8010af8:	68fb      	ldr	r3, [r7, #12]
 8010afa:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010afe:	231f      	movs	r3, #31
 8010b00:	6878      	ldr	r0, [r7, #4]
 8010b02:	f007 f944 	bl	8017d8e <USBD_LL_PrepareReceive>
 8010b06:	e000      	b.n	8010b0a <MSC_BOT_Init+0x86>
    return;
 8010b08:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010b0a:	3710      	adds	r7, #16
 8010b0c:	46bd      	mov	sp, r7
 8010b0e:	bd80      	pop	{r7, pc}
 8010b10:	200000a3 	.word	0x200000a3
 8010b14:	200000a2 	.word	0x200000a2

08010b18 <MSC_BOT_Reset>:
  *         Reset the BOT Machine
  * @param  pdev: device instance
  * @retval  None
  */
void MSC_BOT_Reset(USBD_HandleTypeDef *pdev)
{
 8010b18:	b580      	push	{r7, lr}
 8010b1a:	b084      	sub	sp, #16
 8010b1c:	af00      	add	r7, sp, #0
 8010b1e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010b20:	687b      	ldr	r3, [r7, #4]
 8010b22:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010b26:	687b      	ldr	r3, [r7, #4]
 8010b28:	32b0      	adds	r2, #176	@ 0xb0
 8010b2a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b2e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010b30:	68fb      	ldr	r3, [r7, #12]
 8010b32:	2b00      	cmp	r3, #0
 8010b34:	d01b      	beq.n	8010b6e <MSC_BOT_Reset+0x56>
  {
    return;
  }

  hmsc->bot_state  = USBD_BOT_IDLE;
 8010b36:	68fb      	ldr	r3, [r7, #12]
 8010b38:	2200      	movs	r2, #0
 8010b3a:	721a      	strb	r2, [r3, #8]
  hmsc->bot_status = USBD_BOT_STATUS_RECOVERY;
 8010b3c:	68fb      	ldr	r3, [r7, #12]
 8010b3e:	2201      	movs	r2, #1
 8010b40:	725a      	strb	r2, [r3, #9]

  (void)USBD_LL_ClearStallEP(pdev, MSCInEpAdd);
 8010b42:	4b0d      	ldr	r3, [pc, #52]	@ (8010b78 <MSC_BOT_Reset+0x60>)
 8010b44:	781b      	ldrb	r3, [r3, #0]
 8010b46:	4619      	mov	r1, r3
 8010b48:	6878      	ldr	r0, [r7, #4]
 8010b4a:	f007 f895 	bl	8017c78 <USBD_LL_ClearStallEP>
  (void)USBD_LL_ClearStallEP(pdev, MSCOutEpAdd);
 8010b4e:	4b0b      	ldr	r3, [pc, #44]	@ (8010b7c <MSC_BOT_Reset+0x64>)
 8010b50:	781b      	ldrb	r3, [r3, #0]
 8010b52:	4619      	mov	r1, r3
 8010b54:	6878      	ldr	r0, [r7, #4]
 8010b56:	f007 f88f 	bl	8017c78 <USBD_LL_ClearStallEP>

  /* Prepare EP to Receive First BOT Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010b5a:	4b08      	ldr	r3, [pc, #32]	@ (8010b7c <MSC_BOT_Reset+0x64>)
 8010b5c:	7819      	ldrb	r1, [r3, #0]
 8010b5e:	68fb      	ldr	r3, [r7, #12]
 8010b60:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010b64:	231f      	movs	r3, #31
 8010b66:	6878      	ldr	r0, [r7, #4]
 8010b68:	f007 f911 	bl	8017d8e <USBD_LL_PrepareReceive>
 8010b6c:	e000      	b.n	8010b70 <MSC_BOT_Reset+0x58>
    return;
 8010b6e:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010b70:	3710      	adds	r7, #16
 8010b72:	46bd      	mov	sp, r7
 8010b74:	bd80      	pop	{r7, pc}
 8010b76:	bf00      	nop
 8010b78:	200000a2 	.word	0x200000a2
 8010b7c:	200000a3 	.word	0x200000a3

08010b80 <MSC_BOT_DeInit>:
  *         DeInitialize the BOT Machine
  * @param  pdev: device instance
  * @retval None
  */
void MSC_BOT_DeInit(USBD_HandleTypeDef  *pdev)
{
 8010b80:	b480      	push	{r7}
 8010b82:	b085      	sub	sp, #20
 8010b84:	af00      	add	r7, sp, #0
 8010b86:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010b88:	687b      	ldr	r3, [r7, #4]
 8010b8a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010b8e:	687b      	ldr	r3, [r7, #4]
 8010b90:	32b0      	adds	r2, #176	@ 0xb0
 8010b92:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010b96:	60fb      	str	r3, [r7, #12]

  if (hmsc != NULL)
 8010b98:	68fb      	ldr	r3, [r7, #12]
 8010b9a:	2b00      	cmp	r3, #0
 8010b9c:	d002      	beq.n	8010ba4 <MSC_BOT_DeInit+0x24>
  {
    hmsc->bot_state = USBD_BOT_IDLE;
 8010b9e:	68fb      	ldr	r3, [r7, #12]
 8010ba0:	2200      	movs	r2, #0
 8010ba2:	721a      	strb	r2, [r3, #8]
  }
}
 8010ba4:	bf00      	nop
 8010ba6:	3714      	adds	r7, #20
 8010ba8:	46bd      	mov	sp, r7
 8010baa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010bae:	4770      	bx	lr

08010bb0 <MSC_BOT_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010bb0:	b580      	push	{r7, lr}
 8010bb2:	b084      	sub	sp, #16
 8010bb4:	af00      	add	r7, sp, #0
 8010bb6:	6078      	str	r0, [r7, #4]
 8010bb8:	460b      	mov	r3, r1
 8010bba:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010bbc:	687b      	ldr	r3, [r7, #4]
 8010bbe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010bc2:	687b      	ldr	r3, [r7, #4]
 8010bc4:	32b0      	adds	r2, #176	@ 0xb0
 8010bc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010bca:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010bcc:	68fb      	ldr	r3, [r7, #12]
 8010bce:	2b00      	cmp	r3, #0
 8010bd0:	d020      	beq.n	8010c14 <MSC_BOT_DataIn+0x64>
  {
    return;
  }

  switch (hmsc->bot_state)
 8010bd2:	68fb      	ldr	r3, [r7, #12]
 8010bd4:	7a1b      	ldrb	r3, [r3, #8]
 8010bd6:	2b02      	cmp	r3, #2
 8010bd8:	d005      	beq.n	8010be6 <MSC_BOT_DataIn+0x36>
 8010bda:	2b02      	cmp	r3, #2
 8010bdc:	db1c      	blt.n	8010c18 <MSC_BOT_DataIn+0x68>
 8010bde:	3b03      	subs	r3, #3
 8010be0:	2b01      	cmp	r3, #1
 8010be2:	d819      	bhi.n	8010c18 <MSC_BOT_DataIn+0x68>
 8010be4:	e011      	b.n	8010c0a <MSC_BOT_DataIn+0x5a>
  {
    case USBD_BOT_DATA_IN:
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010be6:	68fb      	ldr	r3, [r7, #12]
 8010be8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010bec:	68fb      	ldr	r3, [r7, #12]
 8010bee:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010bf2:	461a      	mov	r2, r3
 8010bf4:	6878      	ldr	r0, [r7, #4]
 8010bf6:	f000 f9cb 	bl	8010f90 <SCSI_ProcessCmd>
 8010bfa:	4603      	mov	r3, r0
 8010bfc:	2b00      	cmp	r3, #0
 8010bfe:	da0d      	bge.n	8010c1c <MSC_BOT_DataIn+0x6c>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010c00:	2101      	movs	r1, #1
 8010c02:	6878      	ldr	r0, [r7, #4]
 8010c04:	f000 f90e 	bl	8010e24 <MSC_BOT_SendCSW>
      }
      break;
 8010c08:	e008      	b.n	8010c1c <MSC_BOT_DataIn+0x6c>

    case USBD_BOT_SEND_DATA:
    case USBD_BOT_LAST_DATA_IN:
      MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8010c0a:	2100      	movs	r1, #0
 8010c0c:	6878      	ldr	r0, [r7, #4]
 8010c0e:	f000 f909 	bl	8010e24 <MSC_BOT_SendCSW>
      break;
 8010c12:	e004      	b.n	8010c1e <MSC_BOT_DataIn+0x6e>
    return;
 8010c14:	bf00      	nop
 8010c16:	e002      	b.n	8010c1e <MSC_BOT_DataIn+0x6e>

    default:
      break;
 8010c18:	bf00      	nop
 8010c1a:	e000      	b.n	8010c1e <MSC_BOT_DataIn+0x6e>
      break;
 8010c1c:	bf00      	nop
  }
}
 8010c1e:	3710      	adds	r7, #16
 8010c20:	46bd      	mov	sp, r7
 8010c22:	bd80      	pop	{r7, pc}

08010c24 <MSC_BOT_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint index
  * @retval None
  */
void MSC_BOT_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010c24:	b580      	push	{r7, lr}
 8010c26:	b084      	sub	sp, #16
 8010c28:	af00      	add	r7, sp, #0
 8010c2a:	6078      	str	r0, [r7, #4]
 8010c2c:	460b      	mov	r3, r1
 8010c2e:	70fb      	strb	r3, [r7, #3]
  UNUSED(epnum);

  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c30:	687b      	ldr	r3, [r7, #4]
 8010c32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c36:	687b      	ldr	r3, [r7, #4]
 8010c38:	32b0      	adds	r2, #176	@ 0xb0
 8010c3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010c3e:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8010c40:	68fb      	ldr	r3, [r7, #12]
 8010c42:	2b00      	cmp	r3, #0
 8010c44:	d01c      	beq.n	8010c80 <MSC_BOT_DataOut+0x5c>
  {
    return;
  }

  switch (hmsc->bot_state)
 8010c46:	68fb      	ldr	r3, [r7, #12]
 8010c48:	7a1b      	ldrb	r3, [r3, #8]
 8010c4a:	2b00      	cmp	r3, #0
 8010c4c:	d002      	beq.n	8010c54 <MSC_BOT_DataOut+0x30>
 8010c4e:	2b01      	cmp	r3, #1
 8010c50:	d004      	beq.n	8010c5c <MSC_BOT_DataOut+0x38>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
      }
      break;

    default:
      break;
 8010c52:	e018      	b.n	8010c86 <MSC_BOT_DataOut+0x62>
      MSC_BOT_CBW_Decode(pdev);
 8010c54:	6878      	ldr	r0, [r7, #4]
 8010c56:	f000 f819 	bl	8010c8c <MSC_BOT_CBW_Decode>
      break;
 8010c5a:	e014      	b.n	8010c86 <MSC_BOT_DataOut+0x62>
      if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010c5c:	68fb      	ldr	r3, [r7, #12]
 8010c5e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010c62:	68fb      	ldr	r3, [r7, #12]
 8010c64:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010c68:	461a      	mov	r2, r3
 8010c6a:	6878      	ldr	r0, [r7, #4]
 8010c6c:	f000 f990 	bl	8010f90 <SCSI_ProcessCmd>
 8010c70:	4603      	mov	r3, r0
 8010c72:	2b00      	cmp	r3, #0
 8010c74:	da06      	bge.n	8010c84 <MSC_BOT_DataOut+0x60>
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010c76:	2101      	movs	r1, #1
 8010c78:	6878      	ldr	r0, [r7, #4]
 8010c7a:	f000 f8d3 	bl	8010e24 <MSC_BOT_SendCSW>
      break;
 8010c7e:	e001      	b.n	8010c84 <MSC_BOT_DataOut+0x60>
    return;
 8010c80:	bf00      	nop
 8010c82:	e000      	b.n	8010c86 <MSC_BOT_DataOut+0x62>
      break;
 8010c84:	bf00      	nop
  }
}
 8010c86:	3710      	adds	r7, #16
 8010c88:	46bd      	mov	sp, r7
 8010c8a:	bd80      	pop	{r7, pc}

08010c8c <MSC_BOT_CBW_Decode>:
  *         Decode the CBW command and set the BOT state machine accordingly
  * @param  pdev: device instance
  * @retval None
  */
static void  MSC_BOT_CBW_Decode(USBD_HandleTypeDef *pdev)
{
 8010c8c:	b580      	push	{r7, lr}
 8010c8e:	b084      	sub	sp, #16
 8010c90:	af00      	add	r7, sp, #0
 8010c92:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010c94:	687b      	ldr	r3, [r7, #4]
 8010c96:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010c9a:	687b      	ldr	r3, [r7, #4]
 8010c9c:	32b0      	adds	r2, #176	@ 0xb0
 8010c9e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010ca2:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010ca4:	68fb      	ldr	r3, [r7, #12]
 8010ca6:	2b00      	cmp	r3, #0
 8010ca8:	d07c      	beq.n	8010da4 <MSC_BOT_CBW_Decode+0x118>
  {
    return;
  }

  hmsc->csw.dTag = hmsc->cbw.dTag;
 8010caa:	68fb      	ldr	r3, [r7, #12]
 8010cac:	f8d3 2214 	ldr.w	r2, [r3, #532]	@ 0x214
 8010cb0:	68fb      	ldr	r3, [r7, #12]
 8010cb2:	f8c3 2234 	str.w	r2, [r3, #564]	@ 0x234
  hmsc->csw.dDataResidue = hmsc->cbw.dDataLength;
 8010cb6:	68fb      	ldr	r3, [r7, #12]
 8010cb8:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8010cbc:	68fb      	ldr	r3, [r7, #12]
 8010cbe:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8010cc2:	4b3b      	ldr	r3, [pc, #236]	@ (8010db0 <MSC_BOT_CBW_Decode+0x124>)
 8010cc4:	781b      	ldrb	r3, [r3, #0]
 8010cc6:	4619      	mov	r1, r3
 8010cc8:	6878      	ldr	r0, [r7, #4]
 8010cca:	f007 f881 	bl	8017dd0 <USBD_LL_GetRxDataSize>
 8010cce:	4603      	mov	r3, r0
 8010cd0:	2b1f      	cmp	r3, #31
 8010cd2:	d117      	bne.n	8010d04 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010cd4:	68fb      	ldr	r3, [r7, #12]
 8010cd6:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
  if ((USBD_LL_GetRxDataSize(pdev, MSCOutEpAdd) != USBD_BOT_CBW_LENGTH) ||
 8010cda:	4a36      	ldr	r2, [pc, #216]	@ (8010db4 <MSC_BOT_CBW_Decode+0x128>)
 8010cdc:	4293      	cmp	r3, r2
 8010cde:	d111      	bne.n	8010d04 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010ce0:	68fb      	ldr	r3, [r7, #12]
 8010ce2:	f893 321d 	ldrb.w	r3, [r3, #541]	@ 0x21d
 8010ce6:	461a      	mov	r2, r3
 8010ce8:	68fb      	ldr	r3, [r7, #12]
 8010cea:	681b      	ldr	r3, [r3, #0]
      (hmsc->cbw.dSignature != USBD_BOT_CBW_SIGNATURE) ||
 8010cec:	429a      	cmp	r2, r3
 8010cee:	d809      	bhi.n	8010d04 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010cf0:	68fb      	ldr	r3, [r7, #12]
 8010cf2:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
 8010cf6:	2b00      	cmp	r3, #0
 8010cf8:	d004      	beq.n	8010d04 <MSC_BOT_CBW_Decode+0x78>
      (hmsc->cbw.bCBLength > 16U))
 8010cfa:	68fb      	ldr	r3, [r7, #12]
 8010cfc:	f893 321e 	ldrb.w	r3, [r3, #542]	@ 0x21e
      (hmsc->cbw.bLUN > hmsc->max_lun) || (hmsc->cbw.bCBLength < 1U) ||
 8010d00:	2b10      	cmp	r3, #16
 8010d02:	d90e      	bls.n	8010d22 <MSC_BOT_CBW_Decode+0x96>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8010d04:	68fb      	ldr	r3, [r7, #12]
 8010d06:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010d0a:	2320      	movs	r3, #32
 8010d0c:	2205      	movs	r2, #5
 8010d0e:	6878      	ldr	r0, [r7, #4]
 8010d10:	f000 fe85 	bl	8011a1e <SCSI_SenseCode>

    hmsc->bot_status = USBD_BOT_STATUS_ERROR;
 8010d14:	68fb      	ldr	r3, [r7, #12]
 8010d16:	2202      	movs	r2, #2
 8010d18:	725a      	strb	r2, [r3, #9]
    MSC_BOT_Abort(pdev);
 8010d1a:	6878      	ldr	r0, [r7, #4]
 8010d1c:	f000 f8bc 	bl	8010e98 <MSC_BOT_Abort>
 8010d20:	e043      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
  }
  else
  {
    if (SCSI_ProcessCmd(pdev, hmsc->cbw.bLUN, &hmsc->cbw.CB[0]) < 0)
 8010d22:	68fb      	ldr	r3, [r7, #12]
 8010d24:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8010d28:	68fb      	ldr	r3, [r7, #12]
 8010d2a:	f203 231f 	addw	r3, r3, #543	@ 0x21f
 8010d2e:	461a      	mov	r2, r3
 8010d30:	6878      	ldr	r0, [r7, #4]
 8010d32:	f000 f92d 	bl	8010f90 <SCSI_ProcessCmd>
 8010d36:	4603      	mov	r3, r0
 8010d38:	2b00      	cmp	r3, #0
 8010d3a:	da0c      	bge.n	8010d56 <MSC_BOT_CBW_Decode+0xca>
    {
      if (hmsc->bot_state == USBD_BOT_NO_DATA)
 8010d3c:	68fb      	ldr	r3, [r7, #12]
 8010d3e:	7a1b      	ldrb	r3, [r3, #8]
 8010d40:	2b05      	cmp	r3, #5
 8010d42:	d104      	bne.n	8010d4e <MSC_BOT_CBW_Decode+0xc2>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010d44:	2101      	movs	r1, #1
 8010d46:	6878      	ldr	r0, [r7, #4]
 8010d48:	f000 f86c 	bl	8010e24 <MSC_BOT_SendCSW>
 8010d4c:	e02d      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8010d4e:	6878      	ldr	r0, [r7, #4]
 8010d50:	f000 f8a2 	bl	8010e98 <MSC_BOT_Abort>
 8010d54:	e029      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    /* Burst xfer handled internally */
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8010d56:	68fb      	ldr	r3, [r7, #12]
 8010d58:	7a1b      	ldrb	r3, [r3, #8]
 8010d5a:	2b02      	cmp	r3, #2
 8010d5c:	d024      	beq.n	8010da8 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8010d5e:	68fb      	ldr	r3, [r7, #12]
 8010d60:	7a1b      	ldrb	r3, [r3, #8]
    else if ((hmsc->bot_state != USBD_BOT_DATA_IN) &&
 8010d62:	2b01      	cmp	r3, #1
 8010d64:	d020      	beq.n	8010da8 <MSC_BOT_CBW_Decode+0x11c>
             (hmsc->bot_state != USBD_BOT_LAST_DATA_IN))
 8010d66:	68fb      	ldr	r3, [r7, #12]
 8010d68:	7a1b      	ldrb	r3, [r3, #8]
             (hmsc->bot_state != USBD_BOT_DATA_OUT) &&
 8010d6a:	2b03      	cmp	r3, #3
 8010d6c:	d01c      	beq.n	8010da8 <MSC_BOT_CBW_Decode+0x11c>
    {
      if (hmsc->bot_data_length > 0U)
 8010d6e:	68fb      	ldr	r3, [r7, #12]
 8010d70:	68db      	ldr	r3, [r3, #12]
 8010d72:	2b00      	cmp	r3, #0
 8010d74:	d009      	beq.n	8010d8a <MSC_BOT_CBW_Decode+0xfe>
      {
        MSC_BOT_SendData(pdev, hmsc->bot_data, hmsc->bot_data_length);
 8010d76:	68fb      	ldr	r3, [r7, #12]
 8010d78:	f103 0110 	add.w	r1, r3, #16
 8010d7c:	68fb      	ldr	r3, [r7, #12]
 8010d7e:	68db      	ldr	r3, [r3, #12]
 8010d80:	461a      	mov	r2, r3
 8010d82:	6878      	ldr	r0, [r7, #4]
 8010d84:	f000 f818 	bl	8010db8 <MSC_BOT_SendData>
      if (hmsc->bot_data_length > 0U)
 8010d88:	e00f      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
      }
      else if (hmsc->bot_data_length == 0U)
 8010d8a:	68fb      	ldr	r3, [r7, #12]
 8010d8c:	68db      	ldr	r3, [r3, #12]
 8010d8e:	2b00      	cmp	r3, #0
 8010d90:	d104      	bne.n	8010d9c <MSC_BOT_CBW_Decode+0x110>
      {
        MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 8010d92:	2100      	movs	r1, #0
 8010d94:	6878      	ldr	r0, [r7, #4]
 8010d96:	f000 f845 	bl	8010e24 <MSC_BOT_SendCSW>
      if (hmsc->bot_data_length > 0U)
 8010d9a:	e006      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
      }
      else
      {
        MSC_BOT_Abort(pdev);
 8010d9c:	6878      	ldr	r0, [r7, #4]
 8010d9e:	f000 f87b 	bl	8010e98 <MSC_BOT_Abort>
      if (hmsc->bot_data_length > 0U)
 8010da2:	e002      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
    return;
 8010da4:	bf00      	nop
 8010da6:	e000      	b.n	8010daa <MSC_BOT_CBW_Decode+0x11e>
      }
    }
    else
    {
      return;
 8010da8:	bf00      	nop
    }
  }
}
 8010daa:	3710      	adds	r7, #16
 8010dac:	46bd      	mov	sp, r7
 8010dae:	bd80      	pop	{r7, pc}
 8010db0:	200000a3 	.word	0x200000a3
 8010db4:	43425355 	.word	0x43425355

08010db8 <MSC_BOT_SendData>:
  * @param  buf: pointer to data buffer
  * @param  len: Data Length
  * @retval None
  */
static void  MSC_BOT_SendData(USBD_HandleTypeDef *pdev, uint8_t *pbuf, uint32_t len)
{
 8010db8:	b580      	push	{r7, lr}
 8010dba:	b086      	sub	sp, #24
 8010dbc:	af00      	add	r7, sp, #0
 8010dbe:	60f8      	str	r0, [r7, #12]
 8010dc0:	60b9      	str	r1, [r7, #8]
 8010dc2:	607a      	str	r2, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010dc4:	68fb      	ldr	r3, [r7, #12]
 8010dc6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010dca:	68fb      	ldr	r3, [r7, #12]
 8010dcc:	32b0      	adds	r2, #176	@ 0xb0
 8010dce:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010dd2:	617b      	str	r3, [r7, #20]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010dd4:	697b      	ldr	r3, [r7, #20]
 8010dd6:	2b00      	cmp	r3, #0
 8010dd8:	d01e      	beq.n	8010e18 <MSC_BOT_SendData+0x60>
  {
    return;
  }

  length = MIN(hmsc->cbw.dDataLength, len);
 8010dda:	697b      	ldr	r3, [r7, #20]
 8010ddc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8010de0:	687a      	ldr	r2, [r7, #4]
 8010de2:	4293      	cmp	r3, r2
 8010de4:	bf28      	it	cs
 8010de6:	4613      	movcs	r3, r2
 8010de8:	613b      	str	r3, [r7, #16]

  hmsc->csw.dDataResidue -= len;
 8010dea:	697b      	ldr	r3, [r7, #20]
 8010dec:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 8010df0:	687b      	ldr	r3, [r7, #4]
 8010df2:	1ad2      	subs	r2, r2, r3
 8010df4:	697b      	ldr	r3, [r7, #20]
 8010df6:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238
  hmsc->csw.bStatus = USBD_CSW_CMD_PASSED;
 8010dfa:	697b      	ldr	r3, [r7, #20]
 8010dfc:	2200      	movs	r2, #0
 8010dfe:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_SEND_DATA;
 8010e02:	697b      	ldr	r3, [r7, #20]
 8010e04:	2204      	movs	r2, #4
 8010e06:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, pbuf, length);
 8010e08:	4b05      	ldr	r3, [pc, #20]	@ (8010e20 <MSC_BOT_SendData+0x68>)
 8010e0a:	7819      	ldrb	r1, [r3, #0]
 8010e0c:	693b      	ldr	r3, [r7, #16]
 8010e0e:	68ba      	ldr	r2, [r7, #8]
 8010e10:	68f8      	ldr	r0, [r7, #12]
 8010e12:	f006 ff9b 	bl	8017d4c <USBD_LL_Transmit>
 8010e16:	e000      	b.n	8010e1a <MSC_BOT_SendData+0x62>
    return;
 8010e18:	bf00      	nop
}
 8010e1a:	3718      	adds	r7, #24
 8010e1c:	46bd      	mov	sp, r7
 8010e1e:	bd80      	pop	{r7, pc}
 8010e20:	200000a2 	.word	0x200000a2

08010e24 <MSC_BOT_SendCSW>:
  * @param  pdev: device instance
  * @param  status : CSW status
  * @retval None
  */
void  MSC_BOT_SendCSW(USBD_HandleTypeDef *pdev, uint8_t CSW_Status)
{
 8010e24:	b580      	push	{r7, lr}
 8010e26:	b084      	sub	sp, #16
 8010e28:	af00      	add	r7, sp, #0
 8010e2a:	6078      	str	r0, [r7, #4]
 8010e2c:	460b      	mov	r3, r1
 8010e2e:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010e30:	687b      	ldr	r3, [r7, #4]
 8010e32:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010e36:	687b      	ldr	r3, [r7, #4]
 8010e38:	32b0      	adds	r2, #176	@ 0xb0
 8010e3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010e3e:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010e40:	68fb      	ldr	r3, [r7, #12]
 8010e42:	2b00      	cmp	r3, #0
 8010e44:	d01d      	beq.n	8010e82 <MSC_BOT_SendCSW+0x5e>
  {
    return;
  }

  hmsc->csw.dSignature = USBD_BOT_CSW_SIGNATURE;
 8010e46:	68fb      	ldr	r3, [r7, #12]
 8010e48:	4a10      	ldr	r2, [pc, #64]	@ (8010e8c <MSC_BOT_SendCSW+0x68>)
 8010e4a:	f8c3 2230 	str.w	r2, [r3, #560]	@ 0x230
  hmsc->csw.bStatus = CSW_Status;
 8010e4e:	68fb      	ldr	r3, [r7, #12]
 8010e50:	78fa      	ldrb	r2, [r7, #3]
 8010e52:	f883 223c 	strb.w	r2, [r3, #572]	@ 0x23c
  hmsc->bot_state = USBD_BOT_IDLE;
 8010e56:	68fb      	ldr	r3, [r7, #12]
 8010e58:	2200      	movs	r2, #0
 8010e5a:	721a      	strb	r2, [r3, #8]

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, (uint8_t *)&hmsc->csw,
 8010e5c:	4b0c      	ldr	r3, [pc, #48]	@ (8010e90 <MSC_BOT_SendCSW+0x6c>)
 8010e5e:	7819      	ldrb	r1, [r3, #0]
 8010e60:	68fb      	ldr	r3, [r7, #12]
 8010e62:	f503 720c 	add.w	r2, r3, #560	@ 0x230
 8010e66:	230d      	movs	r3, #13
 8010e68:	6878      	ldr	r0, [r7, #4]
 8010e6a:	f006 ff6f 	bl	8017d4c <USBD_LL_Transmit>
                         USBD_BOT_CSW_LENGTH);

  /* Prepare EP to Receive next Cmd */
  (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, (uint8_t *)&hmsc->cbw,
 8010e6e:	4b09      	ldr	r3, [pc, #36]	@ (8010e94 <MSC_BOT_SendCSW+0x70>)
 8010e70:	7819      	ldrb	r1, [r3, #0]
 8010e72:	68fb      	ldr	r3, [r7, #12]
 8010e74:	f503 7204 	add.w	r2, r3, #528	@ 0x210
 8010e78:	231f      	movs	r3, #31
 8010e7a:	6878      	ldr	r0, [r7, #4]
 8010e7c:	f006 ff87 	bl	8017d8e <USBD_LL_PrepareReceive>
 8010e80:	e000      	b.n	8010e84 <MSC_BOT_SendCSW+0x60>
    return;
 8010e82:	bf00      	nop
                               USBD_BOT_CBW_LENGTH);
}
 8010e84:	3710      	adds	r7, #16
 8010e86:	46bd      	mov	sp, r7
 8010e88:	bd80      	pop	{r7, pc}
 8010e8a:	bf00      	nop
 8010e8c:	53425355 	.word	0x53425355
 8010e90:	200000a2 	.word	0x200000a2
 8010e94:	200000a3 	.word	0x200000a3

08010e98 <MSC_BOT_Abort>:
  * @param  pdev: device instance
  * @retval status
  */

static void  MSC_BOT_Abort(USBD_HandleTypeDef *pdev)
{
 8010e98:	b580      	push	{r7, lr}
 8010e9a:	b084      	sub	sp, #16
 8010e9c:	af00      	add	r7, sp, #0
 8010e9e:	6078      	str	r0, [r7, #4]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010ea0:	687b      	ldr	r3, [r7, #4]
 8010ea2:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010ea6:	687b      	ldr	r3, [r7, #4]
 8010ea8:	32b0      	adds	r2, #176	@ 0xb0
 8010eaa:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010eae:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010eb0:	68fb      	ldr	r3, [r7, #12]
 8010eb2:	2b00      	cmp	r3, #0
 8010eb4:	d02a      	beq.n	8010f0c <MSC_BOT_Abort+0x74>
  {
    return;
  }

  if ((hmsc->cbw.bmFlags == 0U) &&
 8010eb6:	68fb      	ldr	r3, [r7, #12]
 8010eb8:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8010ebc:	2b00      	cmp	r3, #0
 8010ebe:	d10e      	bne.n	8010ede <MSC_BOT_Abort+0x46>
      (hmsc->cbw.dDataLength != 0U) &&
 8010ec0:	68fb      	ldr	r3, [r7, #12]
 8010ec2:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
  if ((hmsc->cbw.bmFlags == 0U) &&
 8010ec6:	2b00      	cmp	r3, #0
 8010ec8:	d009      	beq.n	8010ede <MSC_BOT_Abort+0x46>
      (hmsc->bot_status == USBD_BOT_STATUS_NORMAL))
 8010eca:	68fb      	ldr	r3, [r7, #12]
 8010ecc:	7a5b      	ldrb	r3, [r3, #9]
      (hmsc->cbw.dDataLength != 0U) &&
 8010ece:	2b00      	cmp	r3, #0
 8010ed0:	d105      	bne.n	8010ede <MSC_BOT_Abort+0x46>
  {
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8010ed2:	4b10      	ldr	r3, [pc, #64]	@ (8010f14 <MSC_BOT_Abort+0x7c>)
 8010ed4:	781b      	ldrb	r3, [r3, #0]
 8010ed6:	4619      	mov	r1, r3
 8010ed8:	6878      	ldr	r0, [r7, #4]
 8010eda:	f006 feae 	bl	8017c3a <USBD_LL_StallEP>
  }

  (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8010ede:	4b0e      	ldr	r3, [pc, #56]	@ (8010f18 <MSC_BOT_Abort+0x80>)
 8010ee0:	781b      	ldrb	r3, [r3, #0]
 8010ee2:	4619      	mov	r1, r3
 8010ee4:	6878      	ldr	r0, [r7, #4]
 8010ee6:	f006 fea8 	bl	8017c3a <USBD_LL_StallEP>

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR)
 8010eea:	68fb      	ldr	r3, [r7, #12]
 8010eec:	7a5b      	ldrb	r3, [r3, #9]
 8010eee:	2b02      	cmp	r3, #2
 8010ef0:	d10d      	bne.n	8010f0e <MSC_BOT_Abort+0x76>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8010ef2:	4b09      	ldr	r3, [pc, #36]	@ (8010f18 <MSC_BOT_Abort+0x80>)
 8010ef4:	781b      	ldrb	r3, [r3, #0]
 8010ef6:	4619      	mov	r1, r3
 8010ef8:	6878      	ldr	r0, [r7, #4]
 8010efa:	f006 fe9e 	bl	8017c3a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8010efe:	4b05      	ldr	r3, [pc, #20]	@ (8010f14 <MSC_BOT_Abort+0x7c>)
 8010f00:	781b      	ldrb	r3, [r3, #0]
 8010f02:	4619      	mov	r1, r3
 8010f04:	6878      	ldr	r0, [r7, #4]
 8010f06:	f006 fe98 	bl	8017c3a <USBD_LL_StallEP>
 8010f0a:	e000      	b.n	8010f0e <MSC_BOT_Abort+0x76>
    return;
 8010f0c:	bf00      	nop
  }
}
 8010f0e:	3710      	adds	r7, #16
 8010f10:	46bd      	mov	sp, r7
 8010f12:	bd80      	pop	{r7, pc}
 8010f14:	200000a3 	.word	0x200000a3
 8010f18:	200000a2 	.word	0x200000a2

08010f1c <MSC_BOT_CplClrFeature>:
  * @param  epnum: endpoint index
  * @retval None
  */

void  MSC_BOT_CplClrFeature(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 8010f1c:	b580      	push	{r7, lr}
 8010f1e:	b084      	sub	sp, #16
 8010f20:	af00      	add	r7, sp, #0
 8010f22:	6078      	str	r0, [r7, #4]
 8010f24:	460b      	mov	r3, r1
 8010f26:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f28:	687b      	ldr	r3, [r7, #4]
 8010f2a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010f2e:	687b      	ldr	r3, [r7, #4]
 8010f30:	32b0      	adds	r2, #176	@ 0xb0
 8010f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010f36:	60fb      	str	r3, [r7, #12]
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc == NULL)
 8010f38:	68fb      	ldr	r3, [r7, #12]
 8010f3a:	2b00      	cmp	r3, #0
 8010f3c:	d01d      	beq.n	8010f7a <MSC_BOT_CplClrFeature+0x5e>
  {
    return;
  }

  if (hmsc->bot_status == USBD_BOT_STATUS_ERROR) /* Bad CBW Signature */
 8010f3e:	68fb      	ldr	r3, [r7, #12]
 8010f40:	7a5b      	ldrb	r3, [r3, #9]
 8010f42:	2b02      	cmp	r3, #2
 8010f44:	d10c      	bne.n	8010f60 <MSC_BOT_CplClrFeature+0x44>
  {
    (void)USBD_LL_StallEP(pdev, MSCInEpAdd);
 8010f46:	4b10      	ldr	r3, [pc, #64]	@ (8010f88 <MSC_BOT_CplClrFeature+0x6c>)
 8010f48:	781b      	ldrb	r3, [r3, #0]
 8010f4a:	4619      	mov	r1, r3
 8010f4c:	6878      	ldr	r0, [r7, #4]
 8010f4e:	f006 fe74 	bl	8017c3a <USBD_LL_StallEP>
    (void)USBD_LL_StallEP(pdev, MSCOutEpAdd);
 8010f52:	4b0e      	ldr	r3, [pc, #56]	@ (8010f8c <MSC_BOT_CplClrFeature+0x70>)
 8010f54:	781b      	ldrb	r3, [r3, #0]
 8010f56:	4619      	mov	r1, r3
 8010f58:	6878      	ldr	r0, [r7, #4]
 8010f5a:	f006 fe6e 	bl	8017c3a <USBD_LL_StallEP>
 8010f5e:	e00f      	b.n	8010f80 <MSC_BOT_CplClrFeature+0x64>
  }
  else if (((epnum & 0x80U) == 0x80U) && (hmsc->bot_status != USBD_BOT_STATUS_RECOVERY))
 8010f60:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8010f64:	2b00      	cmp	r3, #0
 8010f66:	da0a      	bge.n	8010f7e <MSC_BOT_CplClrFeature+0x62>
 8010f68:	68fb      	ldr	r3, [r7, #12]
 8010f6a:	7a5b      	ldrb	r3, [r3, #9]
 8010f6c:	2b01      	cmp	r3, #1
 8010f6e:	d006      	beq.n	8010f7e <MSC_BOT_CplClrFeature+0x62>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_FAILED);
 8010f70:	2101      	movs	r1, #1
 8010f72:	6878      	ldr	r0, [r7, #4]
 8010f74:	f7ff ff56 	bl	8010e24 <MSC_BOT_SendCSW>
 8010f78:	e002      	b.n	8010f80 <MSC_BOT_CplClrFeature+0x64>
    return;
 8010f7a:	bf00      	nop
 8010f7c:	e000      	b.n	8010f80 <MSC_BOT_CplClrFeature+0x64>
  }
  else
  {
    return;
 8010f7e:	bf00      	nop
  }
}
 8010f80:	3710      	adds	r7, #16
 8010f82:	46bd      	mov	sp, r7
 8010f84:	bd80      	pop	{r7, pc}
 8010f86:	bf00      	nop
 8010f88:	200000a2 	.word	0x200000a2
 8010f8c:	200000a3 	.word	0x200000a3

08010f90 <SCSI_ProcessCmd>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
int8_t SCSI_ProcessCmd(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *cmd)
{
 8010f90:	b580      	push	{r7, lr}
 8010f92:	b086      	sub	sp, #24
 8010f94:	af00      	add	r7, sp, #0
 8010f96:	60f8      	str	r0, [r7, #12]
 8010f98:	460b      	mov	r3, r1
 8010f9a:	607a      	str	r2, [r7, #4]
 8010f9c:	72fb      	strb	r3, [r7, #11]
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8010f9e:	68fb      	ldr	r3, [r7, #12]
 8010fa0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8010fa4:	68fb      	ldr	r3, [r7, #12]
 8010fa6:	32b0      	adds	r2, #176	@ 0xb0
 8010fa8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8010fac:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8010fae:	693b      	ldr	r3, [r7, #16]
 8010fb0:	2b00      	cmp	r3, #0
 8010fb2:	d102      	bne.n	8010fba <SCSI_ProcessCmd+0x2a>
  {
    return -1;
 8010fb4:	f04f 33ff 	mov.w	r3, #4294967295
 8010fb8:	e18f      	b.n	80112da <SCSI_ProcessCmd+0x34a>
  }

  switch (cmd[0])
 8010fba:	687b      	ldr	r3, [r7, #4]
 8010fbc:	781b      	ldrb	r3, [r3, #0]
 8010fbe:	2b5a      	cmp	r3, #90	@ 0x5a
 8010fc0:	f300 80e0 	bgt.w	8011184 <SCSI_ProcessCmd+0x1f4>
 8010fc4:	2b00      	cmp	r3, #0
 8010fc6:	da21      	bge.n	801100c <SCSI_ProcessCmd+0x7c>
 8010fc8:	e17c      	b.n	80112c4 <SCSI_ProcessCmd+0x334>
 8010fca:	3b9e      	subs	r3, #158	@ 0x9e
 8010fcc:	2b0c      	cmp	r3, #12
 8010fce:	f200 8179 	bhi.w	80112c4 <SCSI_ProcessCmd+0x334>
 8010fd2:	a201      	add	r2, pc, #4	@ (adr r2, 8010fd8 <SCSI_ProcessCmd+0x48>)
 8010fd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010fd8:	08011235 	.word	0x08011235
 8010fdc:	080112c5 	.word	0x080112c5
 8010fe0:	080112a1 	.word	0x080112a1
 8010fe4:	080112c5 	.word	0x080112c5
 8010fe8:	080112c5 	.word	0x080112c5
 8010fec:	080112c5 	.word	0x080112c5
 8010ff0:	080112c5 	.word	0x080112c5
 8010ff4:	080112c5 	.word	0x080112c5
 8010ff8:	080112c5 	.word	0x080112c5
 8010ffc:	080112c5 	.word	0x080112c5
 8011000:	08011259 	.word	0x08011259
 8011004:	080112c5 	.word	0x080112c5
 8011008:	0801127d 	.word	0x0801127d
 801100c:	2b5a      	cmp	r3, #90	@ 0x5a
 801100e:	f200 8159 	bhi.w	80112c4 <SCSI_ProcessCmd+0x334>
 8011012:	a201      	add	r2, pc, #4	@ (adr r2, 8011018 <SCSI_ProcessCmd+0x88>)
 8011014:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8011018:	08011193 	.word	0x08011193
 801101c:	080112c5 	.word	0x080112c5
 8011020:	080112c5 	.word	0x080112c5
 8011024:	080111a5 	.word	0x080111a5
 8011028:	080112c5 	.word	0x080112c5
 801102c:	080112c5 	.word	0x080112c5
 8011030:	080112c5 	.word	0x080112c5
 8011034:	080112c5 	.word	0x080112c5
 8011038:	080112c5 	.word	0x080112c5
 801103c:	080112c5 	.word	0x080112c5
 8011040:	080112c5 	.word	0x080112c5
 8011044:	080112c5 	.word	0x080112c5
 8011048:	080112c5 	.word	0x080112c5
 801104c:	080112c5 	.word	0x080112c5
 8011050:	080112c5 	.word	0x080112c5
 8011054:	080112c5 	.word	0x080112c5
 8011058:	080112c5 	.word	0x080112c5
 801105c:	080112c5 	.word	0x080112c5
 8011060:	080111b7 	.word	0x080111b7
 8011064:	080112c5 	.word	0x080112c5
 8011068:	080112c5 	.word	0x080112c5
 801106c:	080112c5 	.word	0x080112c5
 8011070:	080112c5 	.word	0x080112c5
 8011074:	080112c5 	.word	0x080112c5
 8011078:	080112c5 	.word	0x080112c5
 801107c:	080112c5 	.word	0x080112c5
 8011080:	080111ed 	.word	0x080111ed
 8011084:	080111c9 	.word	0x080111c9
 8011088:	080112b3 	.word	0x080112b3
 801108c:	080112c5 	.word	0x080112c5
 8011090:	080111db 	.word	0x080111db
 8011094:	080112c5 	.word	0x080112c5
 8011098:	080112c5 	.word	0x080112c5
 801109c:	080112c5 	.word	0x080112c5
 80110a0:	080112c5 	.word	0x080112c5
 80110a4:	08011211 	.word	0x08011211
 80110a8:	080112c5 	.word	0x080112c5
 80110ac:	08011223 	.word	0x08011223
 80110b0:	080112c5 	.word	0x080112c5
 80110b4:	080112c5 	.word	0x080112c5
 80110b8:	08011247 	.word	0x08011247
 80110bc:	080112c5 	.word	0x080112c5
 80110c0:	0801126b 	.word	0x0801126b
 80110c4:	080112c5 	.word	0x080112c5
 80110c8:	080112c5 	.word	0x080112c5
 80110cc:	080112c5 	.word	0x080112c5
 80110d0:	080112c5 	.word	0x080112c5
 80110d4:	0801128f 	.word	0x0801128f
 80110d8:	080112c5 	.word	0x080112c5
 80110dc:	080112c5 	.word	0x080112c5
 80110e0:	080112c5 	.word	0x080112c5
 80110e4:	080112c5 	.word	0x080112c5
 80110e8:	080112c5 	.word	0x080112c5
 80110ec:	080112c5 	.word	0x080112c5
 80110f0:	080112c5 	.word	0x080112c5
 80110f4:	080112c5 	.word	0x080112c5
 80110f8:	080112c5 	.word	0x080112c5
 80110fc:	080112c5 	.word	0x080112c5
 8011100:	080112c5 	.word	0x080112c5
 8011104:	080112c5 	.word	0x080112c5
 8011108:	080112c5 	.word	0x080112c5
 801110c:	080112c5 	.word	0x080112c5
 8011110:	080112c5 	.word	0x080112c5
 8011114:	080112c5 	.word	0x080112c5
 8011118:	080112c5 	.word	0x080112c5
 801111c:	080112c5 	.word	0x080112c5
 8011120:	080112c5 	.word	0x080112c5
 8011124:	080112c5 	.word	0x080112c5
 8011128:	080112c5 	.word	0x080112c5
 801112c:	080112c5 	.word	0x080112c5
 8011130:	080112c5 	.word	0x080112c5
 8011134:	080112c5 	.word	0x080112c5
 8011138:	080112c5 	.word	0x080112c5
 801113c:	080112c5 	.word	0x080112c5
 8011140:	080112c5 	.word	0x080112c5
 8011144:	080112c5 	.word	0x080112c5
 8011148:	080112c5 	.word	0x080112c5
 801114c:	080112c5 	.word	0x080112c5
 8011150:	080112c5 	.word	0x080112c5
 8011154:	080112c5 	.word	0x080112c5
 8011158:	080112c5 	.word	0x080112c5
 801115c:	080112c5 	.word	0x080112c5
 8011160:	080112c5 	.word	0x080112c5
 8011164:	080112c5 	.word	0x080112c5
 8011168:	080112c5 	.word	0x080112c5
 801116c:	080112c5 	.word	0x080112c5
 8011170:	080112c5 	.word	0x080112c5
 8011174:	080112c5 	.word	0x080112c5
 8011178:	080112c5 	.word	0x080112c5
 801117c:	080112c5 	.word	0x080112c5
 8011180:	080111ff 	.word	0x080111ff
 8011184:	2baa      	cmp	r3, #170	@ 0xaa
 8011186:	f300 809d 	bgt.w	80112c4 <SCSI_ProcessCmd+0x334>
 801118a:	2b9e      	cmp	r3, #158	@ 0x9e
 801118c:	f6bf af1d 	bge.w	8010fca <SCSI_ProcessCmd+0x3a>
 8011190:	e098      	b.n	80112c4 <SCSI_ProcessCmd+0x334>
  {
    case SCSI_TEST_UNIT_READY:
      ret = SCSI_TestUnitReady(pdev, lun, cmd);
 8011192:	7afb      	ldrb	r3, [r7, #11]
 8011194:	687a      	ldr	r2, [r7, #4]
 8011196:	4619      	mov	r1, r3
 8011198:	68f8      	ldr	r0, [r7, #12]
 801119a:	f000 f8a3 	bl	80112e4 <SCSI_TestUnitReady>
 801119e:	4603      	mov	r3, r0
 80111a0:	75fb      	strb	r3, [r7, #23]
      break;
 80111a2:	e098      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_REQUEST_SENSE:
      ret = SCSI_RequestSense(pdev, lun, cmd);
 80111a4:	7afb      	ldrb	r3, [r7, #11]
 80111a6:	687a      	ldr	r2, [r7, #4]
 80111a8:	4619      	mov	r1, r3
 80111aa:	68f8      	ldr	r0, [r7, #12]
 80111ac:	f000 fbb4 	bl	8011918 <SCSI_RequestSense>
 80111b0:	4603      	mov	r3, r0
 80111b2:	75fb      	strb	r3, [r7, #23]
      break;
 80111b4:	e08f      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_INQUIRY:
      ret = SCSI_Inquiry(pdev, lun, cmd);
 80111b6:	7afb      	ldrb	r3, [r7, #11]
 80111b8:	687a      	ldr	r2, [r7, #4]
 80111ba:	4619      	mov	r1, r3
 80111bc:	68f8      	ldr	r0, [r7, #12]
 80111be:	f000 f8eb 	bl	8011398 <SCSI_Inquiry>
 80111c2:	4603      	mov	r3, r0
 80111c4:	75fb      	strb	r3, [r7, #23]
      break;
 80111c6:	e086      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_START_STOP_UNIT:
      ret = SCSI_StartStopUnit(pdev, lun, cmd);
 80111c8:	7afb      	ldrb	r3, [r7, #11]
 80111ca:	687a      	ldr	r2, [r7, #4]
 80111cc:	4619      	mov	r1, r3
 80111ce:	68f8      	ldr	r0, [r7, #12]
 80111d0:	f000 fc70 	bl	8011ab4 <SCSI_StartStopUnit>
 80111d4:	4603      	mov	r3, r0
 80111d6:	75fb      	strb	r3, [r7, #23]
      break;
 80111d8:	e07d      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_ALLOW_MEDIUM_REMOVAL:
      ret = SCSI_AllowPreventRemovable(pdev, lun, cmd);
 80111da:	7afb      	ldrb	r3, [r7, #11]
 80111dc:	687a      	ldr	r2, [r7, #4]
 80111de:	4619      	mov	r1, r3
 80111e0:	68f8      	ldr	r0, [r7, #12]
 80111e2:	f000 fcbc 	bl	8011b5e <SCSI_AllowPreventRemovable>
 80111e6:	4603      	mov	r3, r0
 80111e8:	75fb      	strb	r3, [r7, #23]
      break;
 80111ea:	e074      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE6:
      ret = SCSI_ModeSense6(pdev, lun, cmd);
 80111ec:	7afb      	ldrb	r3, [r7, #11]
 80111ee:	687a      	ldr	r2, [r7, #4]
 80111f0:	4619      	mov	r1, r3
 80111f2:	68f8      	ldr	r0, [r7, #12]
 80111f4:	f000 faf2 	bl	80117dc <SCSI_ModeSense6>
 80111f8:	4603      	mov	r3, r0
 80111fa:	75fb      	strb	r3, [r7, #23]
      break;
 80111fc:	e06b      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_MODE_SENSE10:
      ret = SCSI_ModeSense10(pdev, lun, cmd);
 80111fe:	7afb      	ldrb	r3, [r7, #11]
 8011200:	687a      	ldr	r2, [r7, #4]
 8011202:	4619      	mov	r1, r3
 8011204:	68f8      	ldr	r0, [r7, #12]
 8011206:	f000 fb39 	bl	801187c <SCSI_ModeSense10>
 801120a:	4603      	mov	r3, r0
 801120c:	75fb      	strb	r3, [r7, #23]
      break;
 801120e:	e062      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_FORMAT_CAPACITIES:
      ret = SCSI_ReadFormatCapacity(pdev, lun, cmd);
 8011210:	7afb      	ldrb	r3, [r7, #11]
 8011212:	687a      	ldr	r2, [r7, #4]
 8011214:	4619      	mov	r1, r3
 8011216:	68f8      	ldr	r0, [r7, #12]
 8011218:	f000 fa64 	bl	80116e4 <SCSI_ReadFormatCapacity>
 801121c:	4603      	mov	r3, r0
 801121e:	75fb      	strb	r3, [r7, #23]
      break;
 8011220:	e059      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY10:
      ret = SCSI_ReadCapacity10(pdev, lun, cmd);
 8011222:	7afb      	ldrb	r3, [r7, #11]
 8011224:	687a      	ldr	r2, [r7, #4]
 8011226:	4619      	mov	r1, r3
 8011228:	68f8      	ldr	r0, [r7, #12]
 801122a:	f000 f931 	bl	8011490 <SCSI_ReadCapacity10>
 801122e:	4603      	mov	r3, r0
 8011230:	75fb      	strb	r3, [r7, #23]
      break;
 8011232:	e050      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ_CAPACITY16:
      ret = SCSI_ReadCapacity16(pdev, lun, cmd);
 8011234:	7afb      	ldrb	r3, [r7, #11]
 8011236:	687a      	ldr	r2, [r7, #4]
 8011238:	4619      	mov	r1, r3
 801123a:	68f8      	ldr	r0, [r7, #12]
 801123c:	f000 f9a2 	bl	8011584 <SCSI_ReadCapacity16>
 8011240:	4603      	mov	r3, r0
 8011242:	75fb      	strb	r3, [r7, #23]
      break;
 8011244:	e047      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ10:
      ret = SCSI_Read10(pdev, lun, cmd);
 8011246:	7afb      	ldrb	r3, [r7, #11]
 8011248:	687a      	ldr	r2, [r7, #4]
 801124a:	4619      	mov	r1, r3
 801124c:	68f8      	ldr	r0, [r7, #12]
 801124e:	f000 fcb3 	bl	8011bb8 <SCSI_Read10>
 8011252:	4603      	mov	r3, r0
 8011254:	75fb      	strb	r3, [r7, #23]
      break;
 8011256:	e03e      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_READ12:
      ret = SCSI_Read12(pdev, lun, cmd);
 8011258:	7afb      	ldrb	r3, [r7, #11]
 801125a:	687a      	ldr	r2, [r7, #4]
 801125c:	4619      	mov	r1, r3
 801125e:	68f8      	ldr	r0, [r7, #12]
 8011260:	f000 fd54 	bl	8011d0c <SCSI_Read12>
 8011264:	4603      	mov	r3, r0
 8011266:	75fb      	strb	r3, [r7, #23]
      break;
 8011268:	e035      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE10:
      ret = SCSI_Write10(pdev, lun, cmd);
 801126a:	7afb      	ldrb	r3, [r7, #11]
 801126c:	687a      	ldr	r2, [r7, #4]
 801126e:	4619      	mov	r1, r3
 8011270:	68f8      	ldr	r0, [r7, #12]
 8011272:	f000 fe01 	bl	8011e78 <SCSI_Write10>
 8011276:	4603      	mov	r3, r0
 8011278:	75fb      	strb	r3, [r7, #23]
      break;
 801127a:	e02c      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_WRITE12:
      ret = SCSI_Write12(pdev, lun, cmd);
 801127c:	7afb      	ldrb	r3, [r7, #11]
 801127e:	687a      	ldr	r2, [r7, #4]
 8011280:	4619      	mov	r1, r3
 8011282:	68f8      	ldr	r0, [r7, #12]
 8011284:	f000 fed0 	bl	8012028 <SCSI_Write12>
 8011288:	4603      	mov	r3, r0
 801128a:	75fb      	strb	r3, [r7, #23]
      break;
 801128c:	e023      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_VERIFY10:
      ret = SCSI_Verify10(pdev, lun, cmd);
 801128e:	7afb      	ldrb	r3, [r7, #11]
 8011290:	687a      	ldr	r2, [r7, #4]
 8011292:	4619      	mov	r1, r3
 8011294:	68f8      	ldr	r0, [r7, #12]
 8011296:	f000 ffaf 	bl	80121f8 <SCSI_Verify10>
 801129a:	4603      	mov	r3, r0
 801129c:	75fb      	strb	r3, [r7, #23]
      break;
 801129e:	e01a      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_REPORT_LUNS:
      ret = SCSI_ReportLuns(pdev, lun, cmd);
 80112a0:	7afb      	ldrb	r3, [r7, #11]
 80112a2:	687a      	ldr	r2, [r7, #4]
 80112a4:	4619      	mov	r1, r3
 80112a6:	68f8      	ldr	r0, [r7, #12]
 80112a8:	f000 ffe8 	bl	801227c <SCSI_ReportLuns>
 80112ac:	4603      	mov	r3, r0
 80112ae:	75fb      	strb	r3, [r7, #23]
      break;
 80112b0:	e011      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    case SCSI_RECEIVE_DIAGNOSTIC_RESULTS:
      ret = SCSI_ReceiveDiagnosticResults(pdev, lun, cmd);
 80112b2:	7afb      	ldrb	r3, [r7, #11]
 80112b4:	687a      	ldr	r2, [r7, #4]
 80112b6:	4619      	mov	r1, r3
 80112b8:	68f8      	ldr	r0, [r7, #12]
 80112ba:	f001 f833 	bl	8012324 <SCSI_ReceiveDiagnosticResults>
 80112be:	4603      	mov	r3, r0
 80112c0:	75fb      	strb	r3, [r7, #23]
      break;
 80112c2:	e008      	b.n	80112d6 <SCSI_ProcessCmd+0x346>

    default:
      SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_CDB);
 80112c4:	7af9      	ldrb	r1, [r7, #11]
 80112c6:	2320      	movs	r3, #32
 80112c8:	2205      	movs	r2, #5
 80112ca:	68f8      	ldr	r0, [r7, #12]
 80112cc:	f000 fba7 	bl	8011a1e <SCSI_SenseCode>
      ret = -1;
 80112d0:	23ff      	movs	r3, #255	@ 0xff
 80112d2:	75fb      	strb	r3, [r7, #23]
      break;
 80112d4:	bf00      	nop
  }

  return ret;
 80112d6:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 80112da:	4618      	mov	r0, r3
 80112dc:	3718      	adds	r7, #24
 80112de:	46bd      	mov	sp, r7
 80112e0:	bd80      	pop	{r7, pc}
 80112e2:	bf00      	nop

080112e4 <SCSI_TestUnitReady>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_TestUnitReady(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80112e4:	b580      	push	{r7, lr}
 80112e6:	b086      	sub	sp, #24
 80112e8:	af00      	add	r7, sp, #0
 80112ea:	60f8      	str	r0, [r7, #12]
 80112ec:	460b      	mov	r3, r1
 80112ee:	607a      	str	r2, [r7, #4]
 80112f0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80112f2:	68fb      	ldr	r3, [r7, #12]
 80112f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80112f8:	68fb      	ldr	r3, [r7, #12]
 80112fa:	32b0      	adds	r2, #176	@ 0xb0
 80112fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011300:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011302:	697b      	ldr	r3, [r7, #20]
 8011304:	2b00      	cmp	r3, #0
 8011306:	d102      	bne.n	801130e <SCSI_TestUnitReady+0x2a>
  {
    return -1;
 8011308:	f04f 33ff 	mov.w	r3, #4294967295
 801130c:	e03f      	b.n	801138e <SCSI_TestUnitReady+0xaa>
  }

  /* case 9 : Hi > D0 */
  if (hmsc->cbw.dDataLength != 0U)
 801130e:	697b      	ldr	r3, [r7, #20]
 8011310:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011314:	2b00      	cmp	r3, #0
 8011316:	d00a      	beq.n	801132e <SCSI_TestUnitReady+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011318:	697b      	ldr	r3, [r7, #20]
 801131a:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801131e:	2320      	movs	r3, #32
 8011320:	2205      	movs	r2, #5
 8011322:	68f8      	ldr	r0, [r7, #12]
 8011324:	f000 fb7b 	bl	8011a1e <SCSI_SenseCode>

    return -1;
 8011328:	f04f 33ff 	mov.w	r3, #4294967295
 801132c:	e02f      	b.n	801138e <SCSI_TestUnitReady+0xaa>
  }

  if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 801132e:	697b      	ldr	r3, [r7, #20]
 8011330:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011334:	2b02      	cmp	r3, #2
 8011336:	d10b      	bne.n	8011350 <SCSI_TestUnitReady+0x6c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011338:	7af9      	ldrb	r1, [r7, #11]
 801133a:	233a      	movs	r3, #58	@ 0x3a
 801133c:	2202      	movs	r2, #2
 801133e:	68f8      	ldr	r0, [r7, #12]
 8011340:	f000 fb6d 	bl	8011a1e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 8011344:	697b      	ldr	r3, [r7, #20]
 8011346:	2205      	movs	r2, #5
 8011348:	721a      	strb	r2, [r3, #8]
    return -1;
 801134a:	f04f 33ff 	mov.w	r3, #4294967295
 801134e:	e01e      	b.n	801138e <SCSI_TestUnitReady+0xaa>
  }

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011350:	68fb      	ldr	r3, [r7, #12]
 8011352:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011356:	68fa      	ldr	r2, [r7, #12]
 8011358:	33b0      	adds	r3, #176	@ 0xb0
 801135a:	009b      	lsls	r3, r3, #2
 801135c:	4413      	add	r3, r2
 801135e:	685b      	ldr	r3, [r3, #4]
 8011360:	689b      	ldr	r3, [r3, #8]
 8011362:	7afa      	ldrb	r2, [r7, #11]
 8011364:	4610      	mov	r0, r2
 8011366:	4798      	blx	r3
 8011368:	4603      	mov	r3, r0
 801136a:	2b00      	cmp	r3, #0
 801136c:	d00b      	beq.n	8011386 <SCSI_TestUnitReady+0xa2>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 801136e:	7af9      	ldrb	r1, [r7, #11]
 8011370:	233a      	movs	r3, #58	@ 0x3a
 8011372:	2202      	movs	r2, #2
 8011374:	68f8      	ldr	r0, [r7, #12]
 8011376:	f000 fb52 	bl	8011a1e <SCSI_SenseCode>
    hmsc->bot_state = USBD_BOT_NO_DATA;
 801137a:	697b      	ldr	r3, [r7, #20]
 801137c:	2205      	movs	r2, #5
 801137e:	721a      	strb	r2, [r3, #8]

    return -1;
 8011380:	f04f 33ff 	mov.w	r3, #4294967295
 8011384:	e003      	b.n	801138e <SCSI_TestUnitReady+0xaa>
  }
  hmsc->bot_data_length = 0U;
 8011386:	697b      	ldr	r3, [r7, #20]
 8011388:	2200      	movs	r2, #0
 801138a:	60da      	str	r2, [r3, #12]

  return 0;
 801138c:	2300      	movs	r3, #0
}
 801138e:	4618      	mov	r0, r3
 8011390:	3718      	adds	r7, #24
 8011392:	46bd      	mov	sp, r7
 8011394:	bd80      	pop	{r7, pc}
	...

08011398 <SCSI_Inquiry>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Inquiry(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011398:	b580      	push	{r7, lr}
 801139a:	b088      	sub	sp, #32
 801139c:	af00      	add	r7, sp, #0
 801139e:	60f8      	str	r0, [r7, #12]
 80113a0:	460b      	mov	r3, r1
 80113a2:	607a      	str	r2, [r7, #4]
 80113a4:	72fb      	strb	r3, [r7, #11]
  uint8_t *pPage;
  uint16_t len;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80113a6:	68fb      	ldr	r3, [r7, #12]
 80113a8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80113ac:	68fb      	ldr	r3, [r7, #12]
 80113ae:	32b0      	adds	r2, #176	@ 0xb0
 80113b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80113b4:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80113b6:	69bb      	ldr	r3, [r7, #24]
 80113b8:	2b00      	cmp	r3, #0
 80113ba:	d102      	bne.n	80113c2 <SCSI_Inquiry+0x2a>
  {
    return -1;
 80113bc:	f04f 33ff 	mov.w	r3, #4294967295
 80113c0:	e05e      	b.n	8011480 <SCSI_Inquiry+0xe8>
  }

  if (hmsc->cbw.dDataLength == 0U)
 80113c2:	69bb      	ldr	r3, [r7, #24]
 80113c4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 80113c8:	2b00      	cmp	r3, #0
 80113ca:	d10a      	bne.n	80113e2 <SCSI_Inquiry+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 80113cc:	69bb      	ldr	r3, [r7, #24]
 80113ce:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80113d2:	2320      	movs	r3, #32
 80113d4:	2205      	movs	r2, #5
 80113d6:	68f8      	ldr	r0, [r7, #12]
 80113d8:	f000 fb21 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 80113dc:	f04f 33ff 	mov.w	r3, #4294967295
 80113e0:	e04e      	b.n	8011480 <SCSI_Inquiry+0xe8>
  }

  if ((params[1] & 0x01U) != 0U) /* Evpd is set */
 80113e2:	687b      	ldr	r3, [r7, #4]
 80113e4:	3301      	adds	r3, #1
 80113e6:	781b      	ldrb	r3, [r3, #0]
 80113e8:	f003 0301 	and.w	r3, r3, #1
 80113ec:	2b00      	cmp	r3, #0
 80113ee:	d020      	beq.n	8011432 <SCSI_Inquiry+0x9a>
  {
    if (params[2] == 0U) /* Request for Supported Vital Product Data Pages*/
 80113f0:	687b      	ldr	r3, [r7, #4]
 80113f2:	3302      	adds	r3, #2
 80113f4:	781b      	ldrb	r3, [r3, #0]
 80113f6:	2b00      	cmp	r3, #0
 80113f8:	d105      	bne.n	8011406 <SCSI_Inquiry+0x6e>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page00_Inquiry_Data, LENGTH_INQUIRY_PAGE00);
 80113fa:	2206      	movs	r2, #6
 80113fc:	4922      	ldr	r1, [pc, #136]	@ (8011488 <SCSI_Inquiry+0xf0>)
 80113fe:	69b8      	ldr	r0, [r7, #24]
 8011400:	f001 f908 	bl	8012614 <SCSI_UpdateBotData>
 8011404:	e03b      	b.n	801147e <SCSI_Inquiry+0xe6>
    }
    else if (params[2] == 0x80U) /* Request for VPD page 0x80 Unit Serial Number */
 8011406:	687b      	ldr	r3, [r7, #4]
 8011408:	3302      	adds	r3, #2
 801140a:	781b      	ldrb	r3, [r3, #0]
 801140c:	2b80      	cmp	r3, #128	@ 0x80
 801140e:	d105      	bne.n	801141c <SCSI_Inquiry+0x84>
    {
      (void)SCSI_UpdateBotData(hmsc, MSC_Page80_Inquiry_Data, LENGTH_INQUIRY_PAGE80);
 8011410:	2208      	movs	r2, #8
 8011412:	491e      	ldr	r1, [pc, #120]	@ (801148c <SCSI_Inquiry+0xf4>)
 8011414:	69b8      	ldr	r0, [r7, #24]
 8011416:	f001 f8fd 	bl	8012614 <SCSI_UpdateBotData>
 801141a:	e030      	b.n	801147e <SCSI_Inquiry+0xe6>
    }
    else /* Request Not supported */
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST,
 801141c:	69bb      	ldr	r3, [r7, #24]
 801141e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011422:	2324      	movs	r3, #36	@ 0x24
 8011424:	2205      	movs	r2, #5
 8011426:	68f8      	ldr	r0, [r7, #12]
 8011428:	f000 faf9 	bl	8011a1e <SCSI_SenseCode>
                     INVALID_FIELD_IN_COMMAND);

      return -1;
 801142c:	f04f 33ff 	mov.w	r3, #4294967295
 8011430:	e026      	b.n	8011480 <SCSI_Inquiry+0xe8>
    }
  }
  else
  {

    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 8011432:	68fb      	ldr	r3, [r7, #12]
 8011434:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011438:	68fa      	ldr	r2, [r7, #12]
 801143a:	33b0      	adds	r3, #176	@ 0xb0
 801143c:	009b      	lsls	r3, r3, #2
 801143e:	4413      	add	r3, r2
 8011440:	685b      	ldr	r3, [r3, #4]
            ->pInquiry[lun * STANDARD_INQUIRY_DATA_LEN];
 8011442:	69d9      	ldr	r1, [r3, #28]
 8011444:	7afa      	ldrb	r2, [r7, #11]
 8011446:	4613      	mov	r3, r2
 8011448:	00db      	lsls	r3, r3, #3
 801144a:	4413      	add	r3, r2
 801144c:	009b      	lsls	r3, r3, #2
    pPage = (uint8_t *) & ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId]) \
 801144e:	440b      	add	r3, r1
 8011450:	617b      	str	r3, [r7, #20]
    len = (uint16_t)pPage[4] + 5U;
 8011452:	697b      	ldr	r3, [r7, #20]
 8011454:	3304      	adds	r3, #4
 8011456:	781b      	ldrb	r3, [r3, #0]
 8011458:	3305      	adds	r3, #5
 801145a:	83fb      	strh	r3, [r7, #30]

    if (params[4] <= len)
 801145c:	687b      	ldr	r3, [r7, #4]
 801145e:	3304      	adds	r3, #4
 8011460:	781b      	ldrb	r3, [r3, #0]
 8011462:	461a      	mov	r2, r3
 8011464:	8bfb      	ldrh	r3, [r7, #30]
 8011466:	4293      	cmp	r3, r2
 8011468:	d303      	bcc.n	8011472 <SCSI_Inquiry+0xda>
    {
      len = params[4];
 801146a:	687b      	ldr	r3, [r7, #4]
 801146c:	3304      	adds	r3, #4
 801146e:	781b      	ldrb	r3, [r3, #0]
 8011470:	83fb      	strh	r3, [r7, #30]
    }

    (void)SCSI_UpdateBotData(hmsc, pPage, len);
 8011472:	8bfb      	ldrh	r3, [r7, #30]
 8011474:	461a      	mov	r2, r3
 8011476:	6979      	ldr	r1, [r7, #20]
 8011478:	69b8      	ldr	r0, [r7, #24]
 801147a:	f001 f8cb 	bl	8012614 <SCSI_UpdateBotData>
  }

  return 0;
 801147e:	2300      	movs	r3, #0
}
 8011480:	4618      	mov	r0, r3
 8011482:	3720      	adds	r7, #32
 8011484:	46bd      	mov	sp, r7
 8011486:	bd80      	pop	{r7, pc}
 8011488:	200000a4 	.word	0x200000a4
 801148c:	200000ac 	.word	0x200000ac

08011490 <SCSI_ReadCapacity10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011490:	b580      	push	{r7, lr}
 8011492:	b088      	sub	sp, #32
 8011494:	af00      	add	r7, sp, #0
 8011496:	60f8      	str	r0, [r7, #12]
 8011498:	460b      	mov	r3, r1
 801149a:	607a      	str	r2, [r7, #4]
 801149c:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801149e:	68fb      	ldr	r3, [r7, #12]
 80114a0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80114a4:	68fb      	ldr	r3, [r7, #12]
 80114a6:	32b0      	adds	r2, #176	@ 0xb0
 80114a8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80114ac:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80114ae:	7afb      	ldrb	r3, [r7, #11]
 80114b0:	3326      	adds	r3, #38	@ 0x26
 80114b2:	011b      	lsls	r3, r3, #4
 80114b4:	69fa      	ldr	r2, [r7, #28]
 80114b6:	4413      	add	r3, r2
 80114b8:	3304      	adds	r3, #4
 80114ba:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 80114bc:	69fb      	ldr	r3, [r7, #28]
 80114be:	2b00      	cmp	r3, #0
 80114c0:	d102      	bne.n	80114c8 <SCSI_ReadCapacity10+0x38>
  {
    return -1;
 80114c2:	f04f 33ff 	mov.w	r3, #4294967295
 80114c6:	e059      	b.n	801157c <SCSI_ReadCapacity10+0xec>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 80114c8:	68fb      	ldr	r3, [r7, #12]
 80114ca:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80114ce:	68fa      	ldr	r2, [r7, #12]
 80114d0:	33b0      	adds	r3, #176	@ 0xb0
 80114d2:	009b      	lsls	r3, r3, #2
 80114d4:	4413      	add	r3, r2
 80114d6:	685b      	ldr	r3, [r3, #4]
 80114d8:	685b      	ldr	r3, [r3, #4]
 80114da:	69ba      	ldr	r2, [r7, #24]
 80114dc:	1d11      	adds	r1, r2, #4
 80114de:	69ba      	ldr	r2, [r7, #24]
 80114e0:	7af8      	ldrb	r0, [r7, #11]
 80114e2:	4798      	blx	r3
 80114e4:	4603      	mov	r3, r0
 80114e6:	75fb      	strb	r3, [r7, #23]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80114e8:	f997 3017 	ldrsb.w	r3, [r7, #23]
 80114ec:	2b00      	cmp	r3, #0
 80114ee:	d104      	bne.n	80114fa <SCSI_ReadCapacity10+0x6a>
 80114f0:	69fb      	ldr	r3, [r7, #28]
 80114f2:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80114f6:	2b02      	cmp	r3, #2
 80114f8:	d108      	bne.n	801150c <SCSI_ReadCapacity10+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80114fa:	7af9      	ldrb	r1, [r7, #11]
 80114fc:	233a      	movs	r3, #58	@ 0x3a
 80114fe:	2202      	movs	r2, #2
 8011500:	68f8      	ldr	r0, [r7, #12]
 8011502:	f000 fa8c 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 8011506:	f04f 33ff 	mov.w	r3, #4294967295
 801150a:	e037      	b.n	801157c <SCSI_ReadCapacity10+0xec>
  }

  hmsc->bot_data[0] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 801150c:	69bb      	ldr	r3, [r7, #24]
 801150e:	685b      	ldr	r3, [r3, #4]
 8011510:	3b01      	subs	r3, #1
 8011512:	0e1b      	lsrs	r3, r3, #24
 8011514:	b2da      	uxtb	r2, r3
 8011516:	69fb      	ldr	r3, [r7, #28]
 8011518:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[1] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 801151a:	69bb      	ldr	r3, [r7, #24]
 801151c:	685b      	ldr	r3, [r3, #4]
 801151e:	3b01      	subs	r3, #1
 8011520:	0c1b      	lsrs	r3, r3, #16
 8011522:	b2da      	uxtb	r2, r3
 8011524:	69fb      	ldr	r3, [r7, #28]
 8011526:	745a      	strb	r2, [r3, #17]
  hmsc->bot_data[2] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8011528:	69bb      	ldr	r3, [r7, #24]
 801152a:	685b      	ldr	r3, [r3, #4]
 801152c:	3b01      	subs	r3, #1
 801152e:	0a1b      	lsrs	r3, r3, #8
 8011530:	b2da      	uxtb	r2, r3
 8011532:	69fb      	ldr	r3, [r7, #28]
 8011534:	749a      	strb	r2, [r3, #18]
  hmsc->bot_data[3] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8011536:	69bb      	ldr	r3, [r7, #24]
 8011538:	685b      	ldr	r3, [r3, #4]
 801153a:	b2db      	uxtb	r3, r3
 801153c:	3b01      	subs	r3, #1
 801153e:	b2da      	uxtb	r2, r3
 8011540:	69fb      	ldr	r3, [r7, #28]
 8011542:	74da      	strb	r2, [r3, #19]

  hmsc->bot_data[4] = (uint8_t)(p_scsi_blk->size >> 24);
 8011544:	69bb      	ldr	r3, [r7, #24]
 8011546:	881b      	ldrh	r3, [r3, #0]
 8011548:	161b      	asrs	r3, r3, #24
 801154a:	b2da      	uxtb	r2, r3
 801154c:	69fb      	ldr	r3, [r7, #28]
 801154e:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)(p_scsi_blk->size >> 16);
 8011550:	69bb      	ldr	r3, [r7, #24]
 8011552:	881b      	ldrh	r3, [r3, #0]
 8011554:	141b      	asrs	r3, r3, #16
 8011556:	b2da      	uxtb	r2, r3
 8011558:	69fb      	ldr	r3, [r7, #28]
 801155a:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)(p_scsi_blk->size >> 8);
 801155c:	69bb      	ldr	r3, [r7, #24]
 801155e:	881b      	ldrh	r3, [r3, #0]
 8011560:	0a1b      	lsrs	r3, r3, #8
 8011562:	b29b      	uxth	r3, r3
 8011564:	b2da      	uxtb	r2, r3
 8011566:	69fb      	ldr	r3, [r7, #28]
 8011568:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->size);
 801156a:	69bb      	ldr	r3, [r7, #24]
 801156c:	881b      	ldrh	r3, [r3, #0]
 801156e:	b2da      	uxtb	r2, r3
 8011570:	69fb      	ldr	r3, [r7, #28]
 8011572:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data_length = 8U;
 8011574:	69fb      	ldr	r3, [r7, #28]
 8011576:	2208      	movs	r2, #8
 8011578:	60da      	str	r2, [r3, #12]

  return 0;
 801157a:	2300      	movs	r3, #0
}
 801157c:	4618      	mov	r0, r3
 801157e:	3720      	adds	r7, #32
 8011580:	46bd      	mov	sp, r7
 8011582:	bd80      	pop	{r7, pc}

08011584 <SCSI_ReadCapacity16>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadCapacity16(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011584:	b580      	push	{r7, lr}
 8011586:	b088      	sub	sp, #32
 8011588:	af00      	add	r7, sp, #0
 801158a:	60f8      	str	r0, [r7, #12]
 801158c:	460b      	mov	r3, r1
 801158e:	607a      	str	r2, [r7, #4]
 8011590:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint32_t idx;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011592:	68fb      	ldr	r3, [r7, #12]
 8011594:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011598:	68fb      	ldr	r3, [r7, #12]
 801159a:	32b0      	adds	r2, #176	@ 0xb0
 801159c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80115a0:	61bb      	str	r3, [r7, #24]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80115a2:	7afb      	ldrb	r3, [r7, #11]
 80115a4:	3326      	adds	r3, #38	@ 0x26
 80115a6:	011b      	lsls	r3, r3, #4
 80115a8:	69ba      	ldr	r2, [r7, #24]
 80115aa:	4413      	add	r3, r2
 80115ac:	3304      	adds	r3, #4
 80115ae:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 80115b0:	69bb      	ldr	r3, [r7, #24]
 80115b2:	2b00      	cmp	r3, #0
 80115b4:	d102      	bne.n	80115bc <SCSI_ReadCapacity16+0x38>
  {
    return -1;
 80115b6:	f04f 33ff 	mov.w	r3, #4294967295
 80115ba:	e08f      	b.n	80116dc <SCSI_ReadCapacity16+0x158>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &p_scsi_blk->nbr,
 80115bc:	68fb      	ldr	r3, [r7, #12]
 80115be:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80115c2:	68fa      	ldr	r2, [r7, #12]
 80115c4:	33b0      	adds	r3, #176	@ 0xb0
 80115c6:	009b      	lsls	r3, r3, #2
 80115c8:	4413      	add	r3, r2
 80115ca:	685b      	ldr	r3, [r3, #4]
 80115cc:	685b      	ldr	r3, [r3, #4]
 80115ce:	697a      	ldr	r2, [r7, #20]
 80115d0:	1d11      	adds	r1, r2, #4
 80115d2:	697a      	ldr	r2, [r7, #20]
 80115d4:	7af8      	ldrb	r0, [r7, #11]
 80115d6:	4798      	blx	r3
 80115d8:	4603      	mov	r3, r0
 80115da:	74fb      	strb	r3, [r7, #19]
                                                                             &p_scsi_blk->size);

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 80115dc:	f997 3013 	ldrsb.w	r3, [r7, #19]
 80115e0:	2b00      	cmp	r3, #0
 80115e2:	d104      	bne.n	80115ee <SCSI_ReadCapacity16+0x6a>
 80115e4:	69bb      	ldr	r3, [r7, #24]
 80115e6:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 80115ea:	2b02      	cmp	r3, #2
 80115ec:	d108      	bne.n	8011600 <SCSI_ReadCapacity16+0x7c>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80115ee:	7af9      	ldrb	r1, [r7, #11]
 80115f0:	233a      	movs	r3, #58	@ 0x3a
 80115f2:	2202      	movs	r2, #2
 80115f4:	68f8      	ldr	r0, [r7, #12]
 80115f6:	f000 fa12 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 80115fa:	f04f 33ff 	mov.w	r3, #4294967295
 80115fe:	e06d      	b.n	80116dc <SCSI_ReadCapacity16+0x158>
  }

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8011600:	687b      	ldr	r3, [r7, #4]
 8011602:	330a      	adds	r3, #10
 8011604:	781b      	ldrb	r3, [r3, #0]
 8011606:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 8011608:	687b      	ldr	r3, [r7, #4]
 801160a:	330b      	adds	r3, #11
 801160c:	781b      	ldrb	r3, [r3, #0]
 801160e:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8011610:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 8011612:	687b      	ldr	r3, [r7, #4]
 8011614:	330c      	adds	r3, #12
 8011616:	781b      	ldrb	r3, [r3, #0]
 8011618:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 801161a:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 801161c:	687a      	ldr	r2, [r7, #4]
 801161e:	320d      	adds	r2, #13
 8011620:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 8011622:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 8011624:	69bb      	ldr	r3, [r7, #24]
 8011626:	60da      	str	r2, [r3, #12]

  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 8011628:	2300      	movs	r3, #0
 801162a:	61fb      	str	r3, [r7, #28]
 801162c:	e008      	b.n	8011640 <SCSI_ReadCapacity16+0xbc>
  {
    hmsc->bot_data[idx] = 0U;
 801162e:	69ba      	ldr	r2, [r7, #24]
 8011630:	69fb      	ldr	r3, [r7, #28]
 8011632:	4413      	add	r3, r2
 8011634:	3310      	adds	r3, #16
 8011636:	2200      	movs	r2, #0
 8011638:	701a      	strb	r2, [r3, #0]
  for (idx = 0U; idx < hmsc->bot_data_length; idx++)
 801163a:	69fb      	ldr	r3, [r7, #28]
 801163c:	3301      	adds	r3, #1
 801163e:	61fb      	str	r3, [r7, #28]
 8011640:	69bb      	ldr	r3, [r7, #24]
 8011642:	68db      	ldr	r3, [r3, #12]
 8011644:	69fa      	ldr	r2, [r7, #28]
 8011646:	429a      	cmp	r2, r3
 8011648:	d3f1      	bcc.n	801162e <SCSI_ReadCapacity16+0xaa>
  }

  hmsc->bot_data[4] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 24);
 801164a:	697b      	ldr	r3, [r7, #20]
 801164c:	685b      	ldr	r3, [r3, #4]
 801164e:	3b01      	subs	r3, #1
 8011650:	0e1b      	lsrs	r3, r3, #24
 8011652:	b2da      	uxtb	r2, r3
 8011654:	69bb      	ldr	r3, [r7, #24]
 8011656:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((p_scsi_blk->nbr - 1U) >> 16);
 8011658:	697b      	ldr	r3, [r7, #20]
 801165a:	685b      	ldr	r3, [r3, #4]
 801165c:	3b01      	subs	r3, #1
 801165e:	0c1b      	lsrs	r3, r3, #16
 8011660:	b2da      	uxtb	r2, r3
 8011662:	69bb      	ldr	r3, [r7, #24]
 8011664:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((p_scsi_blk->nbr - 1U) >>  8);
 8011666:	697b      	ldr	r3, [r7, #20]
 8011668:	685b      	ldr	r3, [r3, #4]
 801166a:	3b01      	subs	r3, #1
 801166c:	0a1b      	lsrs	r3, r3, #8
 801166e:	b2da      	uxtb	r2, r3
 8011670:	69bb      	ldr	r3, [r7, #24]
 8011672:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(p_scsi_blk->nbr - 1U);
 8011674:	697b      	ldr	r3, [r7, #20]
 8011676:	685b      	ldr	r3, [r3, #4]
 8011678:	b2db      	uxtb	r3, r3
 801167a:	3b01      	subs	r3, #1
 801167c:	b2da      	uxtb	r2, r3
 801167e:	69bb      	ldr	r3, [r7, #24]
 8011680:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = (uint8_t)(p_scsi_blk->size >>  24);
 8011682:	697b      	ldr	r3, [r7, #20]
 8011684:	881b      	ldrh	r3, [r3, #0]
 8011686:	161b      	asrs	r3, r3, #24
 8011688:	b2da      	uxtb	r2, r3
 801168a:	69bb      	ldr	r3, [r7, #24]
 801168c:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(p_scsi_blk->size >>  16);
 801168e:	697b      	ldr	r3, [r7, #20]
 8011690:	881b      	ldrh	r3, [r3, #0]
 8011692:	141b      	asrs	r3, r3, #16
 8011694:	b2da      	uxtb	r2, r3
 8011696:	69bb      	ldr	r3, [r7, #24]
 8011698:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(p_scsi_blk->size >>  8);
 801169a:	697b      	ldr	r3, [r7, #20]
 801169c:	881b      	ldrh	r3, [r3, #0]
 801169e:	0a1b      	lsrs	r3, r3, #8
 80116a0:	b29b      	uxth	r3, r3
 80116a2:	b2da      	uxtb	r2, r3
 80116a4:	69bb      	ldr	r3, [r7, #24]
 80116a6:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(p_scsi_blk->size);
 80116a8:	697b      	ldr	r3, [r7, #20]
 80116aa:	881b      	ldrh	r3, [r3, #0]
 80116ac:	b2da      	uxtb	r2, r3
 80116ae:	69bb      	ldr	r3, [r7, #24]
 80116b0:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80116b2:	687b      	ldr	r3, [r7, #4]
 80116b4:	330a      	adds	r3, #10
 80116b6:	781b      	ldrb	r3, [r3, #0]
 80116b8:	061a      	lsls	r2, r3, #24
                          ((uint32_t)params[11] << 16) |
 80116ba:	687b      	ldr	r3, [r7, #4]
 80116bc:	330b      	adds	r3, #11
 80116be:	781b      	ldrb	r3, [r3, #0]
 80116c0:	041b      	lsls	r3, r3, #16
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80116c2:	431a      	orrs	r2, r3
                          ((uint32_t)params[12] <<  8) |
 80116c4:	687b      	ldr	r3, [r7, #4]
 80116c6:	330c      	adds	r3, #12
 80116c8:	781b      	ldrb	r3, [r3, #0]
 80116ca:	021b      	lsls	r3, r3, #8
                          ((uint32_t)params[11] << 16) |
 80116cc:	4313      	orrs	r3, r2
                          (uint32_t)params[13];
 80116ce:	687a      	ldr	r2, [r7, #4]
 80116d0:	320d      	adds	r2, #13
 80116d2:	7812      	ldrb	r2, [r2, #0]
                          ((uint32_t)params[12] <<  8) |
 80116d4:	431a      	orrs	r2, r3
  hmsc->bot_data_length = ((uint32_t)params[10] << 24) |
 80116d6:	69bb      	ldr	r3, [r7, #24]
 80116d8:	60da      	str	r2, [r3, #12]

  return 0;
 80116da:	2300      	movs	r3, #0
}
 80116dc:	4618      	mov	r0, r3
 80116de:	3720      	adds	r7, #32
 80116e0:	46bd      	mov	sp, r7
 80116e2:	bd80      	pop	{r7, pc}

080116e4 <SCSI_ReadFormatCapacity>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReadFormatCapacity(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80116e4:	b580      	push	{r7, lr}
 80116e6:	b088      	sub	sp, #32
 80116e8:	af00      	add	r7, sp, #0
 80116ea:	60f8      	str	r0, [r7, #12]
 80116ec:	460b      	mov	r3, r1
 80116ee:	607a      	str	r2, [r7, #4]
 80116f0:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);
  uint16_t blk_size;
  uint32_t blk_nbr;
  uint16_t i;
  int8_t ret;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80116f2:	68fb      	ldr	r3, [r7, #12]
 80116f4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80116f8:	68fb      	ldr	r3, [r7, #12]
 80116fa:	32b0      	adds	r2, #176	@ 0xb0
 80116fc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011700:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 8011702:	69bb      	ldr	r3, [r7, #24]
 8011704:	2b00      	cmp	r3, #0
 8011706:	d102      	bne.n	801170e <SCSI_ReadFormatCapacity+0x2a>
  {
    return -1;
 8011708:	f04f 33ff 	mov.w	r3, #4294967295
 801170c:	e061      	b.n	80117d2 <SCSI_ReadFormatCapacity+0xee>
  }

  ret = ((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->GetCapacity(lun, &blk_nbr, &blk_size);
 801170e:	68fb      	ldr	r3, [r7, #12]
 8011710:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011714:	68fa      	ldr	r2, [r7, #12]
 8011716:	33b0      	adds	r3, #176	@ 0xb0
 8011718:	009b      	lsls	r3, r3, #2
 801171a:	4413      	add	r3, r2
 801171c:	685b      	ldr	r3, [r3, #4]
 801171e:	685b      	ldr	r3, [r3, #4]
 8011720:	f107 0214 	add.w	r2, r7, #20
 8011724:	f107 0110 	add.w	r1, r7, #16
 8011728:	7af8      	ldrb	r0, [r7, #11]
 801172a:	4798      	blx	r3
 801172c:	4603      	mov	r3, r0
 801172e:	75fb      	strb	r3, [r7, #23]

  if ((ret != 0) || (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED))
 8011730:	f997 3017 	ldrsb.w	r3, [r7, #23]
 8011734:	2b00      	cmp	r3, #0
 8011736:	d104      	bne.n	8011742 <SCSI_ReadFormatCapacity+0x5e>
 8011738:	69bb      	ldr	r3, [r7, #24]
 801173a:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 801173e:	2b02      	cmp	r3, #2
 8011740:	d108      	bne.n	8011754 <SCSI_ReadFormatCapacity+0x70>
  {
    SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011742:	7af9      	ldrb	r1, [r7, #11]
 8011744:	233a      	movs	r3, #58	@ 0x3a
 8011746:	2202      	movs	r2, #2
 8011748:	68f8      	ldr	r0, [r7, #12]
 801174a:	f000 f968 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 801174e:	f04f 33ff 	mov.w	r3, #4294967295
 8011752:	e03e      	b.n	80117d2 <SCSI_ReadFormatCapacity+0xee>
  }

  for (i = 0U; i < 12U ; i++)
 8011754:	2300      	movs	r3, #0
 8011756:	83fb      	strh	r3, [r7, #30]
 8011758:	e007      	b.n	801176a <SCSI_ReadFormatCapacity+0x86>
  {
    hmsc->bot_data[i] = 0U;
 801175a:	8bfb      	ldrh	r3, [r7, #30]
 801175c:	69ba      	ldr	r2, [r7, #24]
 801175e:	4413      	add	r3, r2
 8011760:	2200      	movs	r2, #0
 8011762:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < 12U ; i++)
 8011764:	8bfb      	ldrh	r3, [r7, #30]
 8011766:	3301      	adds	r3, #1
 8011768:	83fb      	strh	r3, [r7, #30]
 801176a:	8bfb      	ldrh	r3, [r7, #30]
 801176c:	2b0b      	cmp	r3, #11
 801176e:	d9f4      	bls.n	801175a <SCSI_ReadFormatCapacity+0x76>
  }

  hmsc->bot_data[3] = 0x08U;
 8011770:	69bb      	ldr	r3, [r7, #24]
 8011772:	2208      	movs	r2, #8
 8011774:	74da      	strb	r2, [r3, #19]
  hmsc->bot_data[4] = (uint8_t)((blk_nbr - 1U) >> 24);
 8011776:	693b      	ldr	r3, [r7, #16]
 8011778:	3b01      	subs	r3, #1
 801177a:	0e1b      	lsrs	r3, r3, #24
 801177c:	b2da      	uxtb	r2, r3
 801177e:	69bb      	ldr	r3, [r7, #24]
 8011780:	751a      	strb	r2, [r3, #20]
  hmsc->bot_data[5] = (uint8_t)((blk_nbr - 1U) >> 16);
 8011782:	693b      	ldr	r3, [r7, #16]
 8011784:	3b01      	subs	r3, #1
 8011786:	0c1b      	lsrs	r3, r3, #16
 8011788:	b2da      	uxtb	r2, r3
 801178a:	69bb      	ldr	r3, [r7, #24]
 801178c:	755a      	strb	r2, [r3, #21]
  hmsc->bot_data[6] = (uint8_t)((blk_nbr - 1U) >>  8);
 801178e:	693b      	ldr	r3, [r7, #16]
 8011790:	3b01      	subs	r3, #1
 8011792:	0a1b      	lsrs	r3, r3, #8
 8011794:	b2da      	uxtb	r2, r3
 8011796:	69bb      	ldr	r3, [r7, #24]
 8011798:	759a      	strb	r2, [r3, #22]
  hmsc->bot_data[7] = (uint8_t)(blk_nbr - 1U);
 801179a:	693b      	ldr	r3, [r7, #16]
 801179c:	b2db      	uxtb	r3, r3
 801179e:	3b01      	subs	r3, #1
 80117a0:	b2da      	uxtb	r2, r3
 80117a2:	69bb      	ldr	r3, [r7, #24]
 80117a4:	75da      	strb	r2, [r3, #23]

  hmsc->bot_data[8] = 0x02U;
 80117a6:	69bb      	ldr	r3, [r7, #24]
 80117a8:	2202      	movs	r2, #2
 80117aa:	761a      	strb	r2, [r3, #24]
  hmsc->bot_data[9] = (uint8_t)(blk_size >>  16);
 80117ac:	8abb      	ldrh	r3, [r7, #20]
 80117ae:	141b      	asrs	r3, r3, #16
 80117b0:	b2da      	uxtb	r2, r3
 80117b2:	69bb      	ldr	r3, [r7, #24]
 80117b4:	765a      	strb	r2, [r3, #25]
  hmsc->bot_data[10] = (uint8_t)(blk_size >>  8);
 80117b6:	8abb      	ldrh	r3, [r7, #20]
 80117b8:	0a1b      	lsrs	r3, r3, #8
 80117ba:	b29b      	uxth	r3, r3
 80117bc:	b2da      	uxtb	r2, r3
 80117be:	69bb      	ldr	r3, [r7, #24]
 80117c0:	769a      	strb	r2, [r3, #26]
  hmsc->bot_data[11] = (uint8_t)(blk_size);
 80117c2:	8abb      	ldrh	r3, [r7, #20]
 80117c4:	b2da      	uxtb	r2, r3
 80117c6:	69bb      	ldr	r3, [r7, #24]
 80117c8:	76da      	strb	r2, [r3, #27]

  hmsc->bot_data_length = 12U;
 80117ca:	69bb      	ldr	r3, [r7, #24]
 80117cc:	220c      	movs	r2, #12
 80117ce:	60da      	str	r2, [r3, #12]

  return 0;
 80117d0:	2300      	movs	r3, #0
}
 80117d2:	4618      	mov	r0, r3
 80117d4:	3720      	adds	r7, #32
 80117d6:	46bd      	mov	sp, r7
 80117d8:	bd80      	pop	{r7, pc}
	...

080117dc <SCSI_ModeSense6>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense6(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80117dc:	b580      	push	{r7, lr}
 80117de:	b086      	sub	sp, #24
 80117e0:	af00      	add	r7, sp, #0
 80117e2:	60f8      	str	r0, [r7, #12]
 80117e4:	460b      	mov	r3, r1
 80117e6:	607a      	str	r2, [r7, #4]
 80117e8:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80117ea:	68fb      	ldr	r3, [r7, #12]
 80117ec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80117f0:	68fb      	ldr	r3, [r7, #12]
 80117f2:	32b0      	adds	r2, #176	@ 0xb0
 80117f4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80117f8:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE6_LEN;
 80117fa:	2304      	movs	r3, #4
 80117fc:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 80117fe:	693b      	ldr	r3, [r7, #16]
 8011800:	2b00      	cmp	r3, #0
 8011802:	d102      	bne.n	801180a <SCSI_ModeSense6+0x2e>
  {
    return -1;
 8011804:	f04f 33ff 	mov.w	r3, #4294967295
 8011808:	e02f      	b.n	801186a <SCSI_ModeSense6+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 801180a:	68fb      	ldr	r3, [r7, #12]
 801180c:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011810:	68fa      	ldr	r2, [r7, #12]
 8011812:	33b0      	adds	r3, #176	@ 0xb0
 8011814:	009b      	lsls	r3, r3, #2
 8011816:	4413      	add	r3, r2
 8011818:	685b      	ldr	r3, [r3, #4]
 801181a:	68db      	ldr	r3, [r3, #12]
 801181c:	7afa      	ldrb	r2, [r7, #11]
 801181e:	4610      	mov	r0, r2
 8011820:	4798      	blx	r3
 8011822:	4603      	mov	r3, r0
 8011824:	2b00      	cmp	r3, #0
 8011826:	d007      	beq.n	8011838 <SCSI_ModeSense6+0x5c>
  {
    MSC_Mode_Sense6_data[2] |= (0x1U << 7); /* Set the WP (write protection) bit */
 8011828:	4b12      	ldr	r3, [pc, #72]	@ (8011874 <SCSI_ModeSense6+0x98>)
 801182a:	789b      	ldrb	r3, [r3, #2]
 801182c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8011830:	b2da      	uxtb	r2, r3
 8011832:	4b10      	ldr	r3, [pc, #64]	@ (8011874 <SCSI_ModeSense6+0x98>)
 8011834:	709a      	strb	r2, [r3, #2]
 8011836:	e006      	b.n	8011846 <SCSI_ModeSense6+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[2] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 8011838:	4b0f      	ldr	r3, [pc, #60]	@ (8011878 <SCSI_ModeSense6+0x9c>)
 801183a:	789b      	ldrb	r3, [r3, #2]
 801183c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8011840:	b2da      	uxtb	r2, r3
 8011842:	4b0d      	ldr	r3, [pc, #52]	@ (8011878 <SCSI_ModeSense6+0x9c>)
 8011844:	709a      	strb	r2, [r3, #2]
  }

  if (params[4] <= len)
 8011846:	687b      	ldr	r3, [r7, #4]
 8011848:	3304      	adds	r3, #4
 801184a:	781b      	ldrb	r3, [r3, #0]
 801184c:	461a      	mov	r2, r3
 801184e:	8afb      	ldrh	r3, [r7, #22]
 8011850:	4293      	cmp	r3, r2
 8011852:	d303      	bcc.n	801185c <SCSI_ModeSense6+0x80>
  {
    len = params[4];
 8011854:	687b      	ldr	r3, [r7, #4]
 8011856:	3304      	adds	r3, #4
 8011858:	781b      	ldrb	r3, [r3, #0]
 801185a:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense6_data, len);
 801185c:	8afb      	ldrh	r3, [r7, #22]
 801185e:	461a      	mov	r2, r3
 8011860:	4904      	ldr	r1, [pc, #16]	@ (8011874 <SCSI_ModeSense6+0x98>)
 8011862:	6938      	ldr	r0, [r7, #16]
 8011864:	f000 fed6 	bl	8012614 <SCSI_UpdateBotData>

  return 0;
 8011868:	2300      	movs	r3, #0
}
 801186a:	4618      	mov	r0, r3
 801186c:	3718      	adds	r7, #24
 801186e:	46bd      	mov	sp, r7
 8011870:	bd80      	pop	{r7, pc}
 8011872:	bf00      	nop
 8011874:	200000b4 	.word	0x200000b4
 8011878:	200000b8 	.word	0x200000b8

0801187c <SCSI_ModeSense10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ModeSense10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801187c:	b580      	push	{r7, lr}
 801187e:	b086      	sub	sp, #24
 8011880:	af00      	add	r7, sp, #0
 8011882:	60f8      	str	r0, [r7, #12]
 8011884:	460b      	mov	r3, r1
 8011886:	607a      	str	r2, [r7, #4]
 8011888:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801188a:	68fb      	ldr	r3, [r7, #12]
 801188c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011890:	68fb      	ldr	r3, [r7, #12]
 8011892:	32b0      	adds	r2, #176	@ 0xb0
 8011894:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011898:	613b      	str	r3, [r7, #16]
  uint16_t len = MODE_SENSE10_LEN;
 801189a:	2308      	movs	r3, #8
 801189c:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 801189e:	693b      	ldr	r3, [r7, #16]
 80118a0:	2b00      	cmp	r3, #0
 80118a2:	d102      	bne.n	80118aa <SCSI_ModeSense10+0x2e>
  {
    return -1;
 80118a4:	f04f 33ff 	mov.w	r3, #4294967295
 80118a8:	e02f      	b.n	801190a <SCSI_ModeSense10+0x8e>
  }

  /* Check If media is write-protected */
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80118aa:	68fb      	ldr	r3, [r7, #12]
 80118ac:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80118b0:	68fa      	ldr	r2, [r7, #12]
 80118b2:	33b0      	adds	r3, #176	@ 0xb0
 80118b4:	009b      	lsls	r3, r3, #2
 80118b6:	4413      	add	r3, r2
 80118b8:	685b      	ldr	r3, [r3, #4]
 80118ba:	68db      	ldr	r3, [r3, #12]
 80118bc:	7afa      	ldrb	r2, [r7, #11]
 80118be:	4610      	mov	r0, r2
 80118c0:	4798      	blx	r3
 80118c2:	4603      	mov	r3, r0
 80118c4:	2b00      	cmp	r3, #0
 80118c6:	d007      	beq.n	80118d8 <SCSI_ModeSense10+0x5c>
  {
    MSC_Mode_Sense10_data[3] |= (0x1U << 7); /* Set the WP (write protection) bit */
 80118c8:	4b12      	ldr	r3, [pc, #72]	@ (8011914 <SCSI_ModeSense10+0x98>)
 80118ca:	78db      	ldrb	r3, [r3, #3]
 80118cc:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 80118d0:	b2da      	uxtb	r2, r3
 80118d2:	4b10      	ldr	r3, [pc, #64]	@ (8011914 <SCSI_ModeSense10+0x98>)
 80118d4:	70da      	strb	r2, [r3, #3]
 80118d6:	e006      	b.n	80118e6 <SCSI_ModeSense10+0x6a>
  }
  else
  {
    MSC_Mode_Sense10_data[3] &= ~(0x1U << 7); /* Clear the WP (write protection) bit */
 80118d8:	4b0e      	ldr	r3, [pc, #56]	@ (8011914 <SCSI_ModeSense10+0x98>)
 80118da:	78db      	ldrb	r3, [r3, #3]
 80118dc:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80118e0:	b2da      	uxtb	r2, r3
 80118e2:	4b0c      	ldr	r3, [pc, #48]	@ (8011914 <SCSI_ModeSense10+0x98>)
 80118e4:	70da      	strb	r2, [r3, #3]
  }

  if (params[8] <= len)
 80118e6:	687b      	ldr	r3, [r7, #4]
 80118e8:	3308      	adds	r3, #8
 80118ea:	781b      	ldrb	r3, [r3, #0]
 80118ec:	461a      	mov	r2, r3
 80118ee:	8afb      	ldrh	r3, [r7, #22]
 80118f0:	4293      	cmp	r3, r2
 80118f2:	d303      	bcc.n	80118fc <SCSI_ModeSense10+0x80>
  {
    len = params[8];
 80118f4:	687b      	ldr	r3, [r7, #4]
 80118f6:	3308      	adds	r3, #8
 80118f8:	781b      	ldrb	r3, [r3, #0]
 80118fa:	82fb      	strh	r3, [r7, #22]
  }

  (void)SCSI_UpdateBotData(hmsc, MSC_Mode_Sense10_data, len);
 80118fc:	8afb      	ldrh	r3, [r7, #22]
 80118fe:	461a      	mov	r2, r3
 8011900:	4904      	ldr	r1, [pc, #16]	@ (8011914 <SCSI_ModeSense10+0x98>)
 8011902:	6938      	ldr	r0, [r7, #16]
 8011904:	f000 fe86 	bl	8012614 <SCSI_UpdateBotData>

  return 0;
 8011908:	2300      	movs	r3, #0
}
 801190a:	4618      	mov	r0, r3
 801190c:	3718      	adds	r7, #24
 801190e:	46bd      	mov	sp, r7
 8011910:	bd80      	pop	{r7, pc}
 8011912:	bf00      	nop
 8011914:	200000b8 	.word	0x200000b8

08011918 <SCSI_RequestSense>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_RequestSense(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011918:	b580      	push	{r7, lr}
 801191a:	b086      	sub	sp, #24
 801191c:	af00      	add	r7, sp, #0
 801191e:	60f8      	str	r0, [r7, #12]
 8011920:	460b      	mov	r3, r1
 8011922:	607a      	str	r2, [r7, #4]
 8011924:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  uint8_t i;
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011926:	68fb      	ldr	r3, [r7, #12]
 8011928:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801192c:	68fb      	ldr	r3, [r7, #12]
 801192e:	32b0      	adds	r2, #176	@ 0xb0
 8011930:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011934:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011936:	693b      	ldr	r3, [r7, #16]
 8011938:	2b00      	cmp	r3, #0
 801193a:	d102      	bne.n	8011942 <SCSI_RequestSense+0x2a>
  {
    return -1;
 801193c:	f04f 33ff 	mov.w	r3, #4294967295
 8011940:	e069      	b.n	8011a16 <SCSI_RequestSense+0xfe>
  }

  if (hmsc->cbw.dDataLength == 0U)
 8011942:	693b      	ldr	r3, [r7, #16]
 8011944:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011948:	2b00      	cmp	r3, #0
 801194a:	d10a      	bne.n	8011962 <SCSI_RequestSense+0x4a>
  {
    SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801194c:	693b      	ldr	r3, [r7, #16]
 801194e:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011952:	2320      	movs	r3, #32
 8011954:	2205      	movs	r2, #5
 8011956:	68f8      	ldr	r0, [r7, #12]
 8011958:	f000 f861 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 801195c:	f04f 33ff 	mov.w	r3, #4294967295
 8011960:	e059      	b.n	8011a16 <SCSI_RequestSense+0xfe>
  }

  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8011962:	2300      	movs	r3, #0
 8011964:	75fb      	strb	r3, [r7, #23]
 8011966:	e007      	b.n	8011978 <SCSI_RequestSense+0x60>
  {
    hmsc->bot_data[i] = 0U;
 8011968:	7dfb      	ldrb	r3, [r7, #23]
 801196a:	693a      	ldr	r2, [r7, #16]
 801196c:	4413      	add	r3, r2
 801196e:	2200      	movs	r2, #0
 8011970:	741a      	strb	r2, [r3, #16]
  for (i = 0U; i < REQUEST_SENSE_DATA_LEN; i++)
 8011972:	7dfb      	ldrb	r3, [r7, #23]
 8011974:	3301      	adds	r3, #1
 8011976:	75fb      	strb	r3, [r7, #23]
 8011978:	7dfb      	ldrb	r3, [r7, #23]
 801197a:	2b11      	cmp	r3, #17
 801197c:	d9f4      	bls.n	8011968 <SCSI_RequestSense+0x50>
  }

  hmsc->bot_data[0] = 0x70U;
 801197e:	693b      	ldr	r3, [r7, #16]
 8011980:	2270      	movs	r2, #112	@ 0x70
 8011982:	741a      	strb	r2, [r3, #16]
  hmsc->bot_data[7] = REQUEST_SENSE_DATA_LEN - 6U;
 8011984:	693b      	ldr	r3, [r7, #16]
 8011986:	220c      	movs	r2, #12
 8011988:	75da      	strb	r2, [r3, #23]

  if ((hmsc->scsi_sense_head != hmsc->scsi_sense_tail))
 801198a:	693b      	ldr	r3, [r7, #16]
 801198c:	f893 2260 	ldrb.w	r2, [r3, #608]	@ 0x260
 8011990:	693b      	ldr	r3, [r7, #16]
 8011992:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011996:	429a      	cmp	r2, r3
 8011998:	d02e      	beq.n	80119f8 <SCSI_RequestSense+0xe0>
  {
    hmsc->bot_data[2] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].Skey;
 801199a:	693b      	ldr	r3, [r7, #16]
 801199c:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80119a0:	461a      	mov	r2, r3
 80119a2:	693b      	ldr	r3, [r7, #16]
 80119a4:	3248      	adds	r2, #72	@ 0x48
 80119a6:	f813 2032 	ldrb.w	r2, [r3, r2, lsl #3]
 80119aa:	693b      	ldr	r3, [r7, #16]
 80119ac:	749a      	strb	r2, [r3, #18]
    hmsc->bot_data[12] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASC;
 80119ae:	693b      	ldr	r3, [r7, #16]
 80119b0:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80119b4:	693a      	ldr	r2, [r7, #16]
 80119b6:	3348      	adds	r3, #72	@ 0x48
 80119b8:	00db      	lsls	r3, r3, #3
 80119ba:	4413      	add	r3, r2
 80119bc:	791a      	ldrb	r2, [r3, #4]
 80119be:	693b      	ldr	r3, [r7, #16]
 80119c0:	771a      	strb	r2, [r3, #28]
    hmsc->bot_data[13] = (uint8_t)hmsc->scsi_sense[hmsc->scsi_sense_head].w.b.ASCQ;
 80119c2:	693b      	ldr	r3, [r7, #16]
 80119c4:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80119c8:	693a      	ldr	r2, [r7, #16]
 80119ca:	3348      	adds	r3, #72	@ 0x48
 80119cc:	00db      	lsls	r3, r3, #3
 80119ce:	4413      	add	r3, r2
 80119d0:	795a      	ldrb	r2, [r3, #5]
 80119d2:	693b      	ldr	r3, [r7, #16]
 80119d4:	775a      	strb	r2, [r3, #29]
    hmsc->scsi_sense_head++;
 80119d6:	693b      	ldr	r3, [r7, #16]
 80119d8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80119dc:	3301      	adds	r3, #1
 80119de:	b2da      	uxtb	r2, r3
 80119e0:	693b      	ldr	r3, [r7, #16]
 80119e2:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260

    if (hmsc->scsi_sense_head == SENSE_LIST_DEEPTH)
 80119e6:	693b      	ldr	r3, [r7, #16]
 80119e8:	f893 3260 	ldrb.w	r3, [r3, #608]	@ 0x260
 80119ec:	2b04      	cmp	r3, #4
 80119ee:	d103      	bne.n	80119f8 <SCSI_RequestSense+0xe0>
    {
      hmsc->scsi_sense_head = 0U;
 80119f0:	693b      	ldr	r3, [r7, #16]
 80119f2:	2200      	movs	r2, #0
 80119f4:	f883 2260 	strb.w	r2, [r3, #608]	@ 0x260
    }
  }

  hmsc->bot_data_length = REQUEST_SENSE_DATA_LEN;
 80119f8:	693b      	ldr	r3, [r7, #16]
 80119fa:	2212      	movs	r2, #18
 80119fc:	60da      	str	r2, [r3, #12]

  if (params[4] <= REQUEST_SENSE_DATA_LEN)
 80119fe:	687b      	ldr	r3, [r7, #4]
 8011a00:	3304      	adds	r3, #4
 8011a02:	781b      	ldrb	r3, [r3, #0]
 8011a04:	2b12      	cmp	r3, #18
 8011a06:	d805      	bhi.n	8011a14 <SCSI_RequestSense+0xfc>
  {
    hmsc->bot_data_length = params[4];
 8011a08:	687b      	ldr	r3, [r7, #4]
 8011a0a:	3304      	adds	r3, #4
 8011a0c:	781b      	ldrb	r3, [r3, #0]
 8011a0e:	461a      	mov	r2, r3
 8011a10:	693b      	ldr	r3, [r7, #16]
 8011a12:	60da      	str	r2, [r3, #12]
  }

  return 0;
 8011a14:	2300      	movs	r3, #0
}
 8011a16:	4618      	mov	r0, r3
 8011a18:	3718      	adds	r7, #24
 8011a1a:	46bd      	mov	sp, r7
 8011a1c:	bd80      	pop	{r7, pc}

08011a1e <SCSI_SenseCode>:
  * @param  ASC: Additional Sense Code
  * @retval none

  */
void SCSI_SenseCode(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t sKey, uint8_t ASC)
{
 8011a1e:	b480      	push	{r7}
 8011a20:	b085      	sub	sp, #20
 8011a22:	af00      	add	r7, sp, #0
 8011a24:	6078      	str	r0, [r7, #4]
 8011a26:	4608      	mov	r0, r1
 8011a28:	4611      	mov	r1, r2
 8011a2a:	461a      	mov	r2, r3
 8011a2c:	4603      	mov	r3, r0
 8011a2e:	70fb      	strb	r3, [r7, #3]
 8011a30:	460b      	mov	r3, r1
 8011a32:	70bb      	strb	r3, [r7, #2]
 8011a34:	4613      	mov	r3, r2
 8011a36:	707b      	strb	r3, [r7, #1]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011a38:	687b      	ldr	r3, [r7, #4]
 8011a3a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011a3e:	687b      	ldr	r3, [r7, #4]
 8011a40:	32b0      	adds	r2, #176	@ 0xb0
 8011a42:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011a46:	60fb      	str	r3, [r7, #12]

  if (hmsc == NULL)
 8011a48:	68fb      	ldr	r3, [r7, #12]
 8011a4a:	2b00      	cmp	r3, #0
 8011a4c:	d02c      	beq.n	8011aa8 <SCSI_SenseCode+0x8a>
  {
    return;
  }

  hmsc->scsi_sense[hmsc->scsi_sense_tail].Skey = sKey;
 8011a4e:	68fb      	ldr	r3, [r7, #12]
 8011a50:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011a54:	461a      	mov	r2, r3
 8011a56:	68fb      	ldr	r3, [r7, #12]
 8011a58:	3248      	adds	r2, #72	@ 0x48
 8011a5a:	78b9      	ldrb	r1, [r7, #2]
 8011a5c:	f803 1032 	strb.w	r1, [r3, r2, lsl #3]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASC = ASC;
 8011a60:	68fb      	ldr	r3, [r7, #12]
 8011a62:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011a66:	68fa      	ldr	r2, [r7, #12]
 8011a68:	3348      	adds	r3, #72	@ 0x48
 8011a6a:	00db      	lsls	r3, r3, #3
 8011a6c:	4413      	add	r3, r2
 8011a6e:	787a      	ldrb	r2, [r7, #1]
 8011a70:	711a      	strb	r2, [r3, #4]
  hmsc->scsi_sense[hmsc->scsi_sense_tail].w.b.ASCQ = 0U;
 8011a72:	68fb      	ldr	r3, [r7, #12]
 8011a74:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011a78:	68fa      	ldr	r2, [r7, #12]
 8011a7a:	3348      	adds	r3, #72	@ 0x48
 8011a7c:	00db      	lsls	r3, r3, #3
 8011a7e:	4413      	add	r3, r2
 8011a80:	2200      	movs	r2, #0
 8011a82:	715a      	strb	r2, [r3, #5]
  hmsc->scsi_sense_tail++;
 8011a84:	68fb      	ldr	r3, [r7, #12]
 8011a86:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011a8a:	3301      	adds	r3, #1
 8011a8c:	b2da      	uxtb	r2, r3
 8011a8e:	68fb      	ldr	r3, [r7, #12]
 8011a90:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261

  if (hmsc->scsi_sense_tail == SENSE_LIST_DEEPTH)
 8011a94:	68fb      	ldr	r3, [r7, #12]
 8011a96:	f893 3261 	ldrb.w	r3, [r3, #609]	@ 0x261
 8011a9a:	2b04      	cmp	r3, #4
 8011a9c:	d105      	bne.n	8011aaa <SCSI_SenseCode+0x8c>
  {
    hmsc->scsi_sense_tail = 0U;
 8011a9e:	68fb      	ldr	r3, [r7, #12]
 8011aa0:	2200      	movs	r2, #0
 8011aa2:	f883 2261 	strb.w	r2, [r3, #609]	@ 0x261
 8011aa6:	e000      	b.n	8011aaa <SCSI_SenseCode+0x8c>
    return;
 8011aa8:	bf00      	nop
  }
}
 8011aaa:	3714      	adds	r7, #20
 8011aac:	46bd      	mov	sp, r7
 8011aae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011ab2:	4770      	bx	lr

08011ab4 <SCSI_StartStopUnit>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_StartStopUnit(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011ab4:	b580      	push	{r7, lr}
 8011ab6:	b086      	sub	sp, #24
 8011ab8:	af00      	add	r7, sp, #0
 8011aba:	60f8      	str	r0, [r7, #12]
 8011abc:	460b      	mov	r3, r1
 8011abe:	607a      	str	r2, [r7, #4]
 8011ac0:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011ac2:	68fb      	ldr	r3, [r7, #12]
 8011ac4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011ac8:	68fb      	ldr	r3, [r7, #12]
 8011aca:	32b0      	adds	r2, #176	@ 0xb0
 8011acc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011ad0:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011ad2:	697b      	ldr	r3, [r7, #20]
 8011ad4:	2b00      	cmp	r3, #0
 8011ad6:	d102      	bne.n	8011ade <SCSI_StartStopUnit+0x2a>
  {
    return -1;
 8011ad8:	f04f 33ff 	mov.w	r3, #4294967295
 8011adc:	e03b      	b.n	8011b56 <SCSI_StartStopUnit+0xa2>
  }

  if ((hmsc->scsi_medium_state == SCSI_MEDIUM_LOCKED) && ((params[4] & 0x3U) == 2U))
 8011ade:	697b      	ldr	r3, [r7, #20]
 8011ae0:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011ae4:	2b01      	cmp	r3, #1
 8011ae6:	d10f      	bne.n	8011b08 <SCSI_StartStopUnit+0x54>
 8011ae8:	687b      	ldr	r3, [r7, #4]
 8011aea:	3304      	adds	r3, #4
 8011aec:	781b      	ldrb	r3, [r3, #0]
 8011aee:	f003 0303 	and.w	r3, r3, #3
 8011af2:	2b02      	cmp	r3, #2
 8011af4:	d108      	bne.n	8011b08 <SCSI_StartStopUnit+0x54>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 8011af6:	7af9      	ldrb	r1, [r7, #11]
 8011af8:	2324      	movs	r3, #36	@ 0x24
 8011afa:	2205      	movs	r2, #5
 8011afc:	68f8      	ldr	r0, [r7, #12]
 8011afe:	f7ff ff8e 	bl	8011a1e <SCSI_SenseCode>

    return -1;
 8011b02:	f04f 33ff 	mov.w	r3, #4294967295
 8011b06:	e026      	b.n	8011b56 <SCSI_StartStopUnit+0xa2>
  }

  if ((params[4] & 0x3U) == 0x1U) /* START=1 */
 8011b08:	687b      	ldr	r3, [r7, #4]
 8011b0a:	3304      	adds	r3, #4
 8011b0c:	781b      	ldrb	r3, [r3, #0]
 8011b0e:	f003 0303 	and.w	r3, r3, #3
 8011b12:	2b01      	cmp	r3, #1
 8011b14:	d104      	bne.n	8011b20 <SCSI_StartStopUnit+0x6c>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011b16:	697b      	ldr	r3, [r7, #20]
 8011b18:	2200      	movs	r2, #0
 8011b1a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011b1e:	e016      	b.n	8011b4e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x2U) /* START=0 and LOEJ Load Eject=1 */
 8011b20:	687b      	ldr	r3, [r7, #4]
 8011b22:	3304      	adds	r3, #4
 8011b24:	781b      	ldrb	r3, [r3, #0]
 8011b26:	f003 0303 	and.w	r3, r3, #3
 8011b2a:	2b02      	cmp	r3, #2
 8011b2c:	d104      	bne.n	8011b38 <SCSI_StartStopUnit+0x84>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_EJECTED;
 8011b2e:	697b      	ldr	r3, [r7, #20]
 8011b30:	2202      	movs	r2, #2
 8011b32:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011b36:	e00a      	b.n	8011b4e <SCSI_StartStopUnit+0x9a>
  }
  else if ((params[4] & 0x3U) == 0x3U) /* START=1 and LOEJ Load Eject=1 */
 8011b38:	687b      	ldr	r3, [r7, #4]
 8011b3a:	3304      	adds	r3, #4
 8011b3c:	781b      	ldrb	r3, [r3, #0]
 8011b3e:	f003 0303 	and.w	r3, r3, #3
 8011b42:	2b03      	cmp	r3, #3
 8011b44:	d103      	bne.n	8011b4e <SCSI_StartStopUnit+0x9a>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011b46:	697b      	ldr	r3, [r7, #20]
 8011b48:	2200      	movs	r2, #0
 8011b4a:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }
  else
  {
    /* .. */
  }
  hmsc->bot_data_length = 0U;
 8011b4e:	697b      	ldr	r3, [r7, #20]
 8011b50:	2200      	movs	r2, #0
 8011b52:	60da      	str	r2, [r3, #12]

  return 0;
 8011b54:	2300      	movs	r3, #0
}
 8011b56:	4618      	mov	r0, r3
 8011b58:	3718      	adds	r7, #24
 8011b5a:	46bd      	mov	sp, r7
 8011b5c:	bd80      	pop	{r7, pc}

08011b5e <SCSI_AllowPreventRemovable>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_AllowPreventRemovable(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011b5e:	b480      	push	{r7}
 8011b60:	b087      	sub	sp, #28
 8011b62:	af00      	add	r7, sp, #0
 8011b64:	60f8      	str	r0, [r7, #12]
 8011b66:	460b      	mov	r3, r1
 8011b68:	607a      	str	r2, [r7, #4]
 8011b6a:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011b6c:	68fb      	ldr	r3, [r7, #12]
 8011b6e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011b72:	68fb      	ldr	r3, [r7, #12]
 8011b74:	32b0      	adds	r2, #176	@ 0xb0
 8011b76:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011b7a:	617b      	str	r3, [r7, #20]

  if (hmsc == NULL)
 8011b7c:	697b      	ldr	r3, [r7, #20]
 8011b7e:	2b00      	cmp	r3, #0
 8011b80:	d102      	bne.n	8011b88 <SCSI_AllowPreventRemovable+0x2a>
  {
    return -1;
 8011b82:	f04f 33ff 	mov.w	r3, #4294967295
 8011b86:	e011      	b.n	8011bac <SCSI_AllowPreventRemovable+0x4e>
  }

  if (params[4] == 0U)
 8011b88:	687b      	ldr	r3, [r7, #4]
 8011b8a:	3304      	adds	r3, #4
 8011b8c:	781b      	ldrb	r3, [r3, #0]
 8011b8e:	2b00      	cmp	r3, #0
 8011b90:	d104      	bne.n	8011b9c <SCSI_AllowPreventRemovable+0x3e>
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_UNLOCKED;
 8011b92:	697b      	ldr	r3, [r7, #20]
 8011b94:	2200      	movs	r2, #0
 8011b96:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
 8011b9a:	e003      	b.n	8011ba4 <SCSI_AllowPreventRemovable+0x46>
  }
  else
  {
    hmsc->scsi_medium_state = SCSI_MEDIUM_LOCKED;
 8011b9c:	697b      	ldr	r3, [r7, #20]
 8011b9e:	2201      	movs	r2, #1
 8011ba0:	f883 2262 	strb.w	r2, [r3, #610]	@ 0x262
  }

  hmsc->bot_data_length = 0U;
 8011ba4:	697b      	ldr	r3, [r7, #20]
 8011ba6:	2200      	movs	r2, #0
 8011ba8:	60da      	str	r2, [r3, #12]

  return 0;
 8011baa:	2300      	movs	r3, #0
}
 8011bac:	4618      	mov	r0, r3
 8011bae:	371c      	adds	r7, #28
 8011bb0:	46bd      	mov	sp, r7
 8011bb2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8011bb6:	4770      	bx	lr

08011bb8 <SCSI_Read10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011bb8:	b580      	push	{r7, lr}
 8011bba:	b086      	sub	sp, #24
 8011bbc:	af00      	add	r7, sp, #0
 8011bbe:	60f8      	str	r0, [r7, #12]
 8011bc0:	460b      	mov	r3, r1
 8011bc2:	607a      	str	r2, [r7, #4]
 8011bc4:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011bc6:	68fb      	ldr	r3, [r7, #12]
 8011bc8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011bcc:	68fb      	ldr	r3, [r7, #12]
 8011bce:	32b0      	adds	r2, #176	@ 0xb0
 8011bd0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011bd4:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011bd6:	7afb      	ldrb	r3, [r7, #11]
 8011bd8:	3326      	adds	r3, #38	@ 0x26
 8011bda:	011b      	lsls	r3, r3, #4
 8011bdc:	697a      	ldr	r2, [r7, #20]
 8011bde:	4413      	add	r3, r2
 8011be0:	3304      	adds	r3, #4
 8011be2:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011be4:	697b      	ldr	r3, [r7, #20]
 8011be6:	2b00      	cmp	r3, #0
 8011be8:	d102      	bne.n	8011bf0 <SCSI_Read10+0x38>
  {
    return -1;
 8011bea:	f04f 33ff 	mov.w	r3, #4294967295
 8011bee:	e089      	b.n	8011d04 <SCSI_Read10+0x14c>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8011bf0:	697b      	ldr	r3, [r7, #20]
 8011bf2:	7a1b      	ldrb	r3, [r3, #8]
 8011bf4:	2b00      	cmp	r3, #0
 8011bf6:	d17b      	bne.n	8011cf0 <SCSI_Read10+0x138>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8011bf8:	697b      	ldr	r3, [r7, #20]
 8011bfa:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011bfe:	b25b      	sxtb	r3, r3
 8011c00:	2b00      	cmp	r3, #0
 8011c02:	db0a      	blt.n	8011c1a <SCSI_Read10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011c04:	697b      	ldr	r3, [r7, #20]
 8011c06:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011c0a:	2320      	movs	r3, #32
 8011c0c:	2205      	movs	r2, #5
 8011c0e:	68f8      	ldr	r0, [r7, #12]
 8011c10:	f7ff ff05 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011c14:	f04f 33ff 	mov.w	r3, #4294967295
 8011c18:	e074      	b.n	8011d04 <SCSI_Read10+0x14c>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8011c1a:	697b      	ldr	r3, [r7, #20]
 8011c1c:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011c20:	2b02      	cmp	r3, #2
 8011c22:	d108      	bne.n	8011c36 <SCSI_Read10+0x7e>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011c24:	7af9      	ldrb	r1, [r7, #11]
 8011c26:	233a      	movs	r3, #58	@ 0x3a
 8011c28:	2202      	movs	r2, #2
 8011c2a:	68f8      	ldr	r0, [r7, #12]
 8011c2c:	f7ff fef7 	bl	8011a1e <SCSI_SenseCode>

      return -1;
 8011c30:	f04f 33ff 	mov.w	r3, #4294967295
 8011c34:	e066      	b.n	8011d04 <SCSI_Read10+0x14c>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011c36:	68fb      	ldr	r3, [r7, #12]
 8011c38:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011c3c:	68fa      	ldr	r2, [r7, #12]
 8011c3e:	33b0      	adds	r3, #176	@ 0xb0
 8011c40:	009b      	lsls	r3, r3, #2
 8011c42:	4413      	add	r3, r2
 8011c44:	685b      	ldr	r3, [r3, #4]
 8011c46:	689b      	ldr	r3, [r3, #8]
 8011c48:	7afa      	ldrb	r2, [r7, #11]
 8011c4a:	4610      	mov	r0, r2
 8011c4c:	4798      	blx	r3
 8011c4e:	4603      	mov	r3, r0
 8011c50:	2b00      	cmp	r3, #0
 8011c52:	d008      	beq.n	8011c66 <SCSI_Read10+0xae>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011c54:	7af9      	ldrb	r1, [r7, #11]
 8011c56:	233a      	movs	r3, #58	@ 0x3a
 8011c58:	2202      	movs	r2, #2
 8011c5a:	68f8      	ldr	r0, [r7, #12]
 8011c5c:	f7ff fedf 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011c60:	f04f 33ff 	mov.w	r3, #4294967295
 8011c64:	e04e      	b.n	8011d04 <SCSI_Read10+0x14c>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011c66:	687b      	ldr	r3, [r7, #4]
 8011c68:	3302      	adds	r3, #2
 8011c6a:	781b      	ldrb	r3, [r3, #0]
 8011c6c:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011c6e:	687b      	ldr	r3, [r7, #4]
 8011c70:	3303      	adds	r3, #3
 8011c72:	781b      	ldrb	r3, [r3, #0]
 8011c74:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011c76:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8011c78:	687b      	ldr	r3, [r7, #4]
 8011c7a:	3304      	adds	r3, #4
 8011c7c:	781b      	ldrb	r3, [r3, #0]
 8011c7e:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011c80:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011c82:	687a      	ldr	r2, [r7, #4]
 8011c84:	3205      	adds	r2, #5
 8011c86:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8011c88:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011c8a:	693b      	ldr	r3, [r7, #16]
 8011c8c:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] <<  8) | (uint32_t)params[8];
 8011c8e:	687b      	ldr	r3, [r7, #4]
 8011c90:	3307      	adds	r3, #7
 8011c92:	781b      	ldrb	r3, [r3, #0]
 8011c94:	021b      	lsls	r3, r3, #8
 8011c96:	687a      	ldr	r2, [r7, #4]
 8011c98:	3208      	adds	r2, #8
 8011c9a:	7812      	ldrb	r2, [r2, #0]
 8011c9c:	431a      	orrs	r2, r3
 8011c9e:	693b      	ldr	r3, [r7, #16]
 8011ca0:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011ca2:	693b      	ldr	r3, [r7, #16]
 8011ca4:	689a      	ldr	r2, [r3, #8]
 8011ca6:	693b      	ldr	r3, [r7, #16]
 8011ca8:	68db      	ldr	r3, [r3, #12]
 8011caa:	7af9      	ldrb	r1, [r7, #11]
 8011cac:	68f8      	ldr	r0, [r7, #12]
 8011cae:	f000 fb6d 	bl	801238c <SCSI_CheckAddressRange>
 8011cb2:	4603      	mov	r3, r0
 8011cb4:	2b00      	cmp	r3, #0
 8011cb6:	da02      	bge.n	8011cbe <SCSI_Read10+0x106>
    {
      return -1; /* error */
 8011cb8:	f04f 33ff 	mov.w	r3, #4294967295
 8011cbc:	e022      	b.n	8011d04 <SCSI_Read10+0x14c>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8011cbe:	697b      	ldr	r3, [r7, #20]
 8011cc0:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011cc4:	693b      	ldr	r3, [r7, #16]
 8011cc6:	68db      	ldr	r3, [r3, #12]
 8011cc8:	6939      	ldr	r1, [r7, #16]
 8011cca:	8809      	ldrh	r1, [r1, #0]
 8011ccc:	fb01 f303 	mul.w	r3, r1, r3
 8011cd0:	429a      	cmp	r2, r3
 8011cd2:	d00a      	beq.n	8011cea <SCSI_Read10+0x132>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011cd4:	697b      	ldr	r3, [r7, #20]
 8011cd6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011cda:	2320      	movs	r3, #32
 8011cdc:	2205      	movs	r2, #5
 8011cde:	68f8      	ldr	r0, [r7, #12]
 8011ce0:	f7ff fe9d 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011ce4:	f04f 33ff 	mov.w	r3, #4294967295
 8011ce8:	e00c      	b.n	8011d04 <SCSI_Read10+0x14c>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8011cea:	697b      	ldr	r3, [r7, #20]
 8011cec:	2202      	movs	r2, #2
 8011cee:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8011cf0:	697b      	ldr	r3, [r7, #20]
 8011cf2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011cf6:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8011cf8:	7afb      	ldrb	r3, [r7, #11]
 8011cfa:	4619      	mov	r1, r3
 8011cfc:	68f8      	ldr	r0, [r7, #12]
 8011cfe:	f000 fb77 	bl	80123f0 <SCSI_ProcessRead>
 8011d02:	4603      	mov	r3, r0
}
 8011d04:	4618      	mov	r0, r3
 8011d06:	3718      	adds	r7, #24
 8011d08:	46bd      	mov	sp, r7
 8011d0a:	bd80      	pop	{r7, pc}

08011d0c <SCSI_Read12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Read12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011d0c:	b580      	push	{r7, lr}
 8011d0e:	b086      	sub	sp, #24
 8011d10:	af00      	add	r7, sp, #0
 8011d12:	60f8      	str	r0, [r7, #12]
 8011d14:	460b      	mov	r3, r1
 8011d16:	607a      	str	r2, [r7, #4]
 8011d18:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011d1a:	68fb      	ldr	r3, [r7, #12]
 8011d1c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011d20:	68fb      	ldr	r3, [r7, #12]
 8011d22:	32b0      	adds	r2, #176	@ 0xb0
 8011d24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011d28:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011d2a:	7afb      	ldrb	r3, [r7, #11]
 8011d2c:	3326      	adds	r3, #38	@ 0x26
 8011d2e:	011b      	lsls	r3, r3, #4
 8011d30:	697a      	ldr	r2, [r7, #20]
 8011d32:	4413      	add	r3, r2
 8011d34:	3304      	adds	r3, #4
 8011d36:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8011d38:	697b      	ldr	r3, [r7, #20]
 8011d3a:	2b00      	cmp	r3, #0
 8011d3c:	d102      	bne.n	8011d44 <SCSI_Read12+0x38>
  {
    return -1;
 8011d3e:	f04f 33ff 	mov.w	r3, #4294967295
 8011d42:	e094      	b.n	8011e6e <SCSI_Read12+0x162>
  }

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8011d44:	697b      	ldr	r3, [r7, #20]
 8011d46:	7a1b      	ldrb	r3, [r3, #8]
 8011d48:	2b00      	cmp	r3, #0
 8011d4a:	f040 8086 	bne.w	8011e5a <SCSI_Read12+0x14e>
  {
    /* case 10 : Ho <> Di */
    if ((hmsc->cbw.bmFlags & 0x80U) != 0x80U)
 8011d4e:	697b      	ldr	r3, [r7, #20]
 8011d50:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011d54:	b25b      	sxtb	r3, r3
 8011d56:	2b00      	cmp	r3, #0
 8011d58:	db0a      	blt.n	8011d70 <SCSI_Read12+0x64>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011d5a:	697b      	ldr	r3, [r7, #20]
 8011d5c:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011d60:	2320      	movs	r3, #32
 8011d62:	2205      	movs	r2, #5
 8011d64:	68f8      	ldr	r0, [r7, #12]
 8011d66:	f7ff fe5a 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011d6a:	f04f 33ff 	mov.w	r3, #4294967295
 8011d6e:	e07e      	b.n	8011e6e <SCSI_Read12+0x162>
    }

    if (hmsc->scsi_medium_state == SCSI_MEDIUM_EJECTED)
 8011d70:	697b      	ldr	r3, [r7, #20]
 8011d72:	f893 3262 	ldrb.w	r3, [r3, #610]	@ 0x262
 8011d76:	2b02      	cmp	r3, #2
 8011d78:	d108      	bne.n	8011d8c <SCSI_Read12+0x80>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011d7a:	7af9      	ldrb	r1, [r7, #11]
 8011d7c:	233a      	movs	r3, #58	@ 0x3a
 8011d7e:	2202      	movs	r2, #2
 8011d80:	68f8      	ldr	r0, [r7, #12]
 8011d82:	f7ff fe4c 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011d86:	f04f 33ff 	mov.w	r3, #4294967295
 8011d8a:	e070      	b.n	8011e6e <SCSI_Read12+0x162>
    }

    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011d8c:	68fb      	ldr	r3, [r7, #12]
 8011d8e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011d92:	68fa      	ldr	r2, [r7, #12]
 8011d94:	33b0      	adds	r3, #176	@ 0xb0
 8011d96:	009b      	lsls	r3, r3, #2
 8011d98:	4413      	add	r3, r2
 8011d9a:	685b      	ldr	r3, [r3, #4]
 8011d9c:	689b      	ldr	r3, [r3, #8]
 8011d9e:	7afa      	ldrb	r2, [r7, #11]
 8011da0:	4610      	mov	r0, r2
 8011da2:	4798      	blx	r3
 8011da4:	4603      	mov	r3, r0
 8011da6:	2b00      	cmp	r3, #0
 8011da8:	d008      	beq.n	8011dbc <SCSI_Read12+0xb0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011daa:	7af9      	ldrb	r1, [r7, #11]
 8011dac:	233a      	movs	r3, #58	@ 0x3a
 8011dae:	2202      	movs	r2, #2
 8011db0:	68f8      	ldr	r0, [r7, #12]
 8011db2:	f7ff fe34 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011db6:	f04f 33ff 	mov.w	r3, #4294967295
 8011dba:	e058      	b.n	8011e6e <SCSI_Read12+0x162>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011dbc:	687b      	ldr	r3, [r7, #4]
 8011dbe:	3302      	adds	r3, #2
 8011dc0:	781b      	ldrb	r3, [r3, #0]
 8011dc2:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011dc4:	687b      	ldr	r3, [r7, #4]
 8011dc6:	3303      	adds	r3, #3
 8011dc8:	781b      	ldrb	r3, [r3, #0]
 8011dca:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011dcc:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] <<  8) |
 8011dce:	687b      	ldr	r3, [r7, #4]
 8011dd0:	3304      	adds	r3, #4
 8011dd2:	781b      	ldrb	r3, [r3, #0]
 8011dd4:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011dd6:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011dd8:	687a      	ldr	r2, [r7, #4]
 8011dda:	3205      	adds	r2, #5
 8011ddc:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] <<  8) |
 8011dde:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011de0:	693b      	ldr	r3, [r7, #16]
 8011de2:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011de4:	687b      	ldr	r3, [r7, #4]
 8011de6:	3306      	adds	r3, #6
 8011de8:	781b      	ldrb	r3, [r3, #0]
 8011dea:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8011dec:	687b      	ldr	r3, [r7, #4]
 8011dee:	3307      	adds	r3, #7
 8011df0:	781b      	ldrb	r3, [r3, #0]
 8011df2:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011df4:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8011df6:	687b      	ldr	r3, [r7, #4]
 8011df8:	3308      	adds	r3, #8
 8011dfa:	781b      	ldrb	r3, [r3, #0]
 8011dfc:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 8011dfe:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 8011e00:	687a      	ldr	r2, [r7, #4]
 8011e02:	3209      	adds	r2, #9
 8011e04:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8011e06:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8011e08:	693b      	ldr	r3, [r7, #16]
 8011e0a:	60da      	str	r2, [r3, #12]

    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011e0c:	693b      	ldr	r3, [r7, #16]
 8011e0e:	689a      	ldr	r2, [r3, #8]
 8011e10:	693b      	ldr	r3, [r7, #16]
 8011e12:	68db      	ldr	r3, [r3, #12]
 8011e14:	7af9      	ldrb	r1, [r7, #11]
 8011e16:	68f8      	ldr	r0, [r7, #12]
 8011e18:	f000 fab8 	bl	801238c <SCSI_CheckAddressRange>
 8011e1c:	4603      	mov	r3, r0
 8011e1e:	2b00      	cmp	r3, #0
 8011e20:	da02      	bge.n	8011e28 <SCSI_Read12+0x11c>
    {
      return -1; /* error */
 8011e22:	f04f 33ff 	mov.w	r3, #4294967295
 8011e26:	e022      	b.n	8011e6e <SCSI_Read12+0x162>
    }

    /* cases 4,5 : Hi <> Dn */
    if (hmsc->cbw.dDataLength != (p_scsi_blk->len * p_scsi_blk->size))
 8011e28:	697b      	ldr	r3, [r7, #20]
 8011e2a:	f8d3 2218 	ldr.w	r2, [r3, #536]	@ 0x218
 8011e2e:	693b      	ldr	r3, [r7, #16]
 8011e30:	68db      	ldr	r3, [r3, #12]
 8011e32:	6939      	ldr	r1, [r7, #16]
 8011e34:	8809      	ldrh	r1, [r1, #0]
 8011e36:	fb01 f303 	mul.w	r3, r1, r3
 8011e3a:	429a      	cmp	r2, r3
 8011e3c:	d00a      	beq.n	8011e54 <SCSI_Read12+0x148>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011e3e:	697b      	ldr	r3, [r7, #20]
 8011e40:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011e44:	2320      	movs	r3, #32
 8011e46:	2205      	movs	r2, #5
 8011e48:	68f8      	ldr	r0, [r7, #12]
 8011e4a:	f7ff fde8 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011e4e:	f04f 33ff 	mov.w	r3, #4294967295
 8011e52:	e00c      	b.n	8011e6e <SCSI_Read12+0x162>
    }

    hmsc->bot_state = USBD_BOT_DATA_IN;
 8011e54:	697b      	ldr	r3, [r7, #20]
 8011e56:	2202      	movs	r2, #2
 8011e58:	721a      	strb	r2, [r3, #8]
  }
  hmsc->bot_data_length = MSC_MEDIA_PACKET;
 8011e5a:	697b      	ldr	r3, [r7, #20]
 8011e5c:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8011e60:	60da      	str	r2, [r3, #12]

  return SCSI_ProcessRead(pdev, lun);
 8011e62:	7afb      	ldrb	r3, [r7, #11]
 8011e64:	4619      	mov	r1, r3
 8011e66:	68f8      	ldr	r0, [r7, #12]
 8011e68:	f000 fac2 	bl	80123f0 <SCSI_ProcessRead>
 8011e6c:	4603      	mov	r3, r0
}
 8011e6e:	4618      	mov	r0, r3
 8011e70:	3718      	adds	r7, #24
 8011e72:	46bd      	mov	sp, r7
 8011e74:	bd80      	pop	{r7, pc}
	...

08011e78 <SCSI_Write10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8011e78:	b580      	push	{r7, lr}
 8011e7a:	b088      	sub	sp, #32
 8011e7c:	af00      	add	r7, sp, #0
 8011e7e:	60f8      	str	r0, [r7, #12]
 8011e80:	460b      	mov	r3, r1
 8011e82:	607a      	str	r2, [r7, #4]
 8011e84:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8011e86:	68fb      	ldr	r3, [r7, #12]
 8011e88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8011e8c:	68fb      	ldr	r3, [r7, #12]
 8011e8e:	32b0      	adds	r2, #176	@ 0xb0
 8011e90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8011e94:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8011e96:	7afb      	ldrb	r3, [r7, #11]
 8011e98:	3326      	adds	r3, #38	@ 0x26
 8011e9a:	011b      	lsls	r3, r3, #4
 8011e9c:	69fa      	ldr	r2, [r7, #28]
 8011e9e:	4413      	add	r3, r2
 8011ea0:	3304      	adds	r3, #4
 8011ea2:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8011ea4:	69fb      	ldr	r3, [r7, #28]
 8011ea6:	2b00      	cmp	r3, #0
 8011ea8:	d102      	bne.n	8011eb0 <SCSI_Write10+0x38>
  {
    return -1;
 8011eaa:	f04f 33ff 	mov.w	r3, #4294967295
 8011eae:	e0b4      	b.n	801201a <SCSI_Write10+0x1a2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8011eb0:	69fb      	ldr	r3, [r7, #28]
 8011eb2:	7a1b      	ldrb	r3, [r3, #8]
 8011eb4:	2b00      	cmp	r3, #0
 8011eb6:	f040 80aa 	bne.w	801200e <SCSI_Write10+0x196>
  {
    if (hmsc->cbw.dDataLength == 0U)
 8011eba:	69fb      	ldr	r3, [r7, #28]
 8011ebc:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011ec0:	2b00      	cmp	r3, #0
 8011ec2:	d10a      	bne.n	8011eda <SCSI_Write10+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011ec4:	69fb      	ldr	r3, [r7, #28]
 8011ec6:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011eca:	2320      	movs	r3, #32
 8011ecc:	2205      	movs	r2, #5
 8011ece:	68f8      	ldr	r0, [r7, #12]
 8011ed0:	f7ff fda5 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011ed4:	f04f 33ff 	mov.w	r3, #4294967295
 8011ed8:	e09f      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 8011eda:	69fb      	ldr	r3, [r7, #28]
 8011edc:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8011ee0:	b25b      	sxtb	r3, r3
 8011ee2:	2b00      	cmp	r3, #0
 8011ee4:	da0a      	bge.n	8011efc <SCSI_Write10+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011ee6:	69fb      	ldr	r3, [r7, #28]
 8011ee8:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011eec:	2320      	movs	r3, #32
 8011eee:	2205      	movs	r2, #5
 8011ef0:	68f8      	ldr	r0, [r7, #12]
 8011ef2:	f7ff fd94 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011ef6:	f04f 33ff 	mov.w	r3, #4294967295
 8011efa:	e08e      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 8011efc:	68fb      	ldr	r3, [r7, #12]
 8011efe:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f02:	68fa      	ldr	r2, [r7, #12]
 8011f04:	33b0      	adds	r3, #176	@ 0xb0
 8011f06:	009b      	lsls	r3, r3, #2
 8011f08:	4413      	add	r3, r2
 8011f0a:	685b      	ldr	r3, [r3, #4]
 8011f0c:	689b      	ldr	r3, [r3, #8]
 8011f0e:	7afa      	ldrb	r2, [r7, #11]
 8011f10:	4610      	mov	r0, r2
 8011f12:	4798      	blx	r3
 8011f14:	4603      	mov	r3, r0
 8011f16:	2b00      	cmp	r3, #0
 8011f18:	d008      	beq.n	8011f2c <SCSI_Write10+0xb4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 8011f1a:	7af9      	ldrb	r1, [r7, #11]
 8011f1c:	233a      	movs	r3, #58	@ 0x3a
 8011f1e:	2202      	movs	r2, #2
 8011f20:	68f8      	ldr	r0, [r7, #12]
 8011f22:	f7ff fd7c 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011f26:	f04f 33ff 	mov.w	r3, #4294967295
 8011f2a:	e076      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 8011f2c:	68fb      	ldr	r3, [r7, #12]
 8011f2e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8011f32:	68fa      	ldr	r2, [r7, #12]
 8011f34:	33b0      	adds	r3, #176	@ 0xb0
 8011f36:	009b      	lsls	r3, r3, #2
 8011f38:	4413      	add	r3, r2
 8011f3a:	685b      	ldr	r3, [r3, #4]
 8011f3c:	68db      	ldr	r3, [r3, #12]
 8011f3e:	7afa      	ldrb	r2, [r7, #11]
 8011f40:	4610      	mov	r0, r2
 8011f42:	4798      	blx	r3
 8011f44:	4603      	mov	r3, r0
 8011f46:	2b00      	cmp	r3, #0
 8011f48:	d008      	beq.n	8011f5c <SCSI_Write10+0xe4>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8011f4a:	7af9      	ldrb	r1, [r7, #11]
 8011f4c:	2327      	movs	r3, #39	@ 0x27
 8011f4e:	2202      	movs	r2, #2
 8011f50:	68f8      	ldr	r0, [r7, #12]
 8011f52:	f7ff fd64 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011f56:	f04f 33ff 	mov.w	r3, #4294967295
 8011f5a:	e05e      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f5c:	687b      	ldr	r3, [r7, #4]
 8011f5e:	3302      	adds	r3, #2
 8011f60:	781b      	ldrb	r3, [r3, #0]
 8011f62:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8011f64:	687b      	ldr	r3, [r7, #4]
 8011f66:	3303      	adds	r3, #3
 8011f68:	781b      	ldrb	r3, [r3, #0]
 8011f6a:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f6c:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 8011f6e:	687b      	ldr	r3, [r7, #4]
 8011f70:	3304      	adds	r3, #4
 8011f72:	781b      	ldrb	r3, [r3, #0]
 8011f74:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8011f76:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8011f78:	687a      	ldr	r2, [r7, #4]
 8011f7a:	3205      	adds	r2, #5
 8011f7c:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 8011f7e:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8011f80:	69bb      	ldr	r3, [r7, #24]
 8011f82:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8011f84:	687b      	ldr	r3, [r7, #4]
 8011f86:	3307      	adds	r3, #7
 8011f88:	781b      	ldrb	r3, [r3, #0]
 8011f8a:	021b      	lsls	r3, r3, #8
                      (uint32_t)params[8];
 8011f8c:	687a      	ldr	r2, [r7, #4]
 8011f8e:	3208      	adds	r2, #8
 8011f90:	7812      	ldrb	r2, [r2, #0]
    p_scsi_blk->len = ((uint32_t)params[7] << 8) |
 8011f92:	431a      	orrs	r2, r3
 8011f94:	69bb      	ldr	r3, [r7, #24]
 8011f96:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8011f98:	69bb      	ldr	r3, [r7, #24]
 8011f9a:	689a      	ldr	r2, [r3, #8]
 8011f9c:	69bb      	ldr	r3, [r7, #24]
 8011f9e:	68db      	ldr	r3, [r3, #12]
 8011fa0:	7af9      	ldrb	r1, [r7, #11]
 8011fa2:	68f8      	ldr	r0, [r7, #12]
 8011fa4:	f000 f9f2 	bl	801238c <SCSI_CheckAddressRange>
 8011fa8:	4603      	mov	r3, r0
 8011faa:	2b00      	cmp	r3, #0
 8011fac:	da02      	bge.n	8011fb4 <SCSI_Write10+0x13c>
    {
      return -1; /* error */
 8011fae:	f04f 33ff 	mov.w	r3, #4294967295
 8011fb2:	e032      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8011fb4:	69bb      	ldr	r3, [r7, #24]
 8011fb6:	68db      	ldr	r3, [r3, #12]
 8011fb8:	69ba      	ldr	r2, [r7, #24]
 8011fba:	8812      	ldrh	r2, [r2, #0]
 8011fbc:	fb02 f303 	mul.w	r3, r2, r3
 8011fc0:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8011fc2:	69fb      	ldr	r3, [r7, #28]
 8011fc4:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8011fc8:	697a      	ldr	r2, [r7, #20]
 8011fca:	429a      	cmp	r2, r3
 8011fcc:	d00a      	beq.n	8011fe4 <SCSI_Write10+0x16c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8011fce:	69fb      	ldr	r3, [r7, #28]
 8011fd0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 8011fd4:	2320      	movs	r3, #32
 8011fd6:	2205      	movs	r2, #5
 8011fd8:	68f8      	ldr	r0, [r7, #12]
 8011fda:	f7ff fd20 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8011fde:	f04f 33ff 	mov.w	r3, #4294967295
 8011fe2:	e01a      	b.n	801201a <SCSI_Write10+0x1a2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 8011fe4:	697b      	ldr	r3, [r7, #20]
 8011fe6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8011fea:	bf28      	it	cs
 8011fec:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8011ff0:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 8011ff2:	69fb      	ldr	r3, [r7, #28]
 8011ff4:	2201      	movs	r2, #1
 8011ff6:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 8011ff8:	4b0a      	ldr	r3, [pc, #40]	@ (8012024 <SCSI_Write10+0x1ac>)
 8011ffa:	7819      	ldrb	r1, [r3, #0]
 8011ffc:	69fb      	ldr	r3, [r7, #28]
 8011ffe:	f103 0210 	add.w	r2, r3, #16
 8012002:	697b      	ldr	r3, [r7, #20]
 8012004:	68f8      	ldr	r0, [r7, #12]
 8012006:	f005 fec2 	bl	8017d8e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 801200a:	2300      	movs	r3, #0
 801200c:	e005      	b.n	801201a <SCSI_Write10+0x1a2>
    return SCSI_ProcessWrite(pdev, lun);
 801200e:	7afb      	ldrb	r3, [r7, #11]
 8012010:	4619      	mov	r1, r3
 8012012:	68f8      	ldr	r0, [r7, #12]
 8012014:	f000 fa6e 	bl	80124f4 <SCSI_ProcessWrite>
 8012018:	4603      	mov	r3, r0
}
 801201a:	4618      	mov	r0, r3
 801201c:	3720      	adds	r7, #32
 801201e:	46bd      	mov	sp, r7
 8012020:	bd80      	pop	{r7, pc}
 8012022:	bf00      	nop
 8012024:	200000a3 	.word	0x200000a3

08012028 <SCSI_Write12>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Write12(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012028:	b580      	push	{r7, lr}
 801202a:	b088      	sub	sp, #32
 801202c:	af00      	add	r7, sp, #0
 801202e:	60f8      	str	r0, [r7, #12]
 8012030:	460b      	mov	r3, r1
 8012032:	607a      	str	r2, [r7, #4]
 8012034:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012036:	68fb      	ldr	r3, [r7, #12]
 8012038:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801203c:	68fb      	ldr	r3, [r7, #12]
 801203e:	32b0      	adds	r2, #176	@ 0xb0
 8012040:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012044:	61fb      	str	r3, [r7, #28]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8012046:	7afb      	ldrb	r3, [r7, #11]
 8012048:	3326      	adds	r3, #38	@ 0x26
 801204a:	011b      	lsls	r3, r3, #4
 801204c:	69fa      	ldr	r2, [r7, #28]
 801204e:	4413      	add	r3, r2
 8012050:	3304      	adds	r3, #4
 8012052:	61bb      	str	r3, [r7, #24]
  uint32_t len;

  if (hmsc == NULL)
 8012054:	69fb      	ldr	r3, [r7, #28]
 8012056:	2b00      	cmp	r3, #0
 8012058:	d102      	bne.n	8012060 <SCSI_Write12+0x38>
  {
    return -1;
 801205a:	f04f 33ff 	mov.w	r3, #4294967295
 801205e:	e0c4      	b.n	80121ea <SCSI_Write12+0x1c2>
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (hmsc->bot_state == USBD_BOT_IDLE) /* Idle */
 8012060:	69fb      	ldr	r3, [r7, #28]
 8012062:	7a1b      	ldrb	r3, [r3, #8]
 8012064:	2b00      	cmp	r3, #0
 8012066:	f040 80ba 	bne.w	80121de <SCSI_Write12+0x1b6>
  {
    if (hmsc->cbw.dDataLength == 0U)
 801206a:	69fb      	ldr	r3, [r7, #28]
 801206c:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012070:	2b00      	cmp	r3, #0
 8012072:	d10a      	bne.n	801208a <SCSI_Write12+0x62>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012074:	69fb      	ldr	r3, [r7, #28]
 8012076:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801207a:	2320      	movs	r3, #32
 801207c:	2205      	movs	r2, #5
 801207e:	68f8      	ldr	r0, [r7, #12]
 8012080:	f7ff fccd 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 8012084:	f04f 33ff 	mov.w	r3, #4294967295
 8012088:	e0af      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    /* case 8 : Hi <> Do */
    if ((hmsc->cbw.bmFlags & 0x80U) == 0x80U)
 801208a:	69fb      	ldr	r3, [r7, #28]
 801208c:	f893 321c 	ldrb.w	r3, [r3, #540]	@ 0x21c
 8012090:	b25b      	sxtb	r3, r3
 8012092:	2b00      	cmp	r3, #0
 8012094:	da0a      	bge.n	80120ac <SCSI_Write12+0x84>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 8012096:	69fb      	ldr	r3, [r7, #28]
 8012098:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 801209c:	2320      	movs	r3, #32
 801209e:	2205      	movs	r2, #5
 80120a0:	68f8      	ldr	r0, [r7, #12]
 80120a2:	f7ff fcbc 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 80120a6:	f04f 33ff 	mov.w	r3, #4294967295
 80120aa:	e09e      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    /* Check whether Media is ready */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsReady(lun) != 0)
 80120ac:	68fb      	ldr	r3, [r7, #12]
 80120ae:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120b2:	68fa      	ldr	r2, [r7, #12]
 80120b4:	33b0      	adds	r3, #176	@ 0xb0
 80120b6:	009b      	lsls	r3, r3, #2
 80120b8:	4413      	add	r3, r2
 80120ba:	685b      	ldr	r3, [r3, #4]
 80120bc:	689b      	ldr	r3, [r3, #8]
 80120be:	7afa      	ldrb	r2, [r7, #11]
 80120c0:	4610      	mov	r0, r2
 80120c2:	4798      	blx	r3
 80120c4:	4603      	mov	r3, r0
 80120c6:	2b00      	cmp	r3, #0
 80120c8:	d00b      	beq.n	80120e2 <SCSI_Write12+0xba>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, MEDIUM_NOT_PRESENT);
 80120ca:	7af9      	ldrb	r1, [r7, #11]
 80120cc:	233a      	movs	r3, #58	@ 0x3a
 80120ce:	2202      	movs	r2, #2
 80120d0:	68f8      	ldr	r0, [r7, #12]
 80120d2:	f7ff fca4 	bl	8011a1e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 80120d6:	69fb      	ldr	r3, [r7, #28]
 80120d8:	2205      	movs	r2, #5
 80120da:	721a      	strb	r2, [r3, #8]
      return -1;
 80120dc:	f04f 33ff 	mov.w	r3, #4294967295
 80120e0:	e083      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    /* Check If media is write-protected */
    if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->IsWriteProtected(lun) != 0)
 80120e2:	68fb      	ldr	r3, [r7, #12]
 80120e4:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 80120e8:	68fa      	ldr	r2, [r7, #12]
 80120ea:	33b0      	adds	r3, #176	@ 0xb0
 80120ec:	009b      	lsls	r3, r3, #2
 80120ee:	4413      	add	r3, r2
 80120f0:	685b      	ldr	r3, [r3, #4]
 80120f2:	68db      	ldr	r3, [r3, #12]
 80120f4:	7afa      	ldrb	r2, [r7, #11]
 80120f6:	4610      	mov	r0, r2
 80120f8:	4798      	blx	r3
 80120fa:	4603      	mov	r3, r0
 80120fc:	2b00      	cmp	r3, #0
 80120fe:	d00b      	beq.n	8012118 <SCSI_Write12+0xf0>
    {
      SCSI_SenseCode(pdev, lun, NOT_READY, WRITE_PROTECTED);
 8012100:	7af9      	ldrb	r1, [r7, #11]
 8012102:	2327      	movs	r3, #39	@ 0x27
 8012104:	2202      	movs	r2, #2
 8012106:	68f8      	ldr	r0, [r7, #12]
 8012108:	f7ff fc89 	bl	8011a1e <SCSI_SenseCode>
      hmsc->bot_state = USBD_BOT_NO_DATA;
 801210c:	69fb      	ldr	r3, [r7, #28]
 801210e:	2205      	movs	r2, #5
 8012110:	721a      	strb	r2, [r3, #8]
      return -1;
 8012112:	f04f 33ff 	mov.w	r3, #4294967295
 8012116:	e068      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8012118:	687b      	ldr	r3, [r7, #4]
 801211a:	3302      	adds	r3, #2
 801211c:	781b      	ldrb	r3, [r3, #0]
 801211e:	061a      	lsls	r2, r3, #24
                       ((uint32_t)params[3] << 16) |
 8012120:	687b      	ldr	r3, [r7, #4]
 8012122:	3303      	adds	r3, #3
 8012124:	781b      	ldrb	r3, [r3, #0]
 8012126:	041b      	lsls	r3, r3, #16
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 8012128:	431a      	orrs	r2, r3
                       ((uint32_t)params[4] << 8) |
 801212a:	687b      	ldr	r3, [r7, #4]
 801212c:	3304      	adds	r3, #4
 801212e:	781b      	ldrb	r3, [r3, #0]
 8012130:	021b      	lsls	r3, r3, #8
                       ((uint32_t)params[3] << 16) |
 8012132:	4313      	orrs	r3, r2
                       (uint32_t)params[5];
 8012134:	687a      	ldr	r2, [r7, #4]
 8012136:	3205      	adds	r2, #5
 8012138:	7812      	ldrb	r2, [r2, #0]
                       ((uint32_t)params[4] << 8) |
 801213a:	431a      	orrs	r2, r3
    p_scsi_blk->addr = ((uint32_t)params[2] << 24) |
 801213c:	69bb      	ldr	r3, [r7, #24]
 801213e:	609a      	str	r2, [r3, #8]

    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8012140:	687b      	ldr	r3, [r7, #4]
 8012142:	3306      	adds	r3, #6
 8012144:	781b      	ldrb	r3, [r3, #0]
 8012146:	061a      	lsls	r2, r3, #24
                      ((uint32_t)params[7] << 16) |
 8012148:	687b      	ldr	r3, [r7, #4]
 801214a:	3307      	adds	r3, #7
 801214c:	781b      	ldrb	r3, [r3, #0]
 801214e:	041b      	lsls	r3, r3, #16
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8012150:	431a      	orrs	r2, r3
                      ((uint32_t)params[8] << 8) |
 8012152:	687b      	ldr	r3, [r7, #4]
 8012154:	3308      	adds	r3, #8
 8012156:	781b      	ldrb	r3, [r3, #0]
 8012158:	021b      	lsls	r3, r3, #8
                      ((uint32_t)params[7] << 16) |
 801215a:	4313      	orrs	r3, r2
                      (uint32_t)params[9];
 801215c:	687a      	ldr	r2, [r7, #4]
 801215e:	3209      	adds	r2, #9
 8012160:	7812      	ldrb	r2, [r2, #0]
                      ((uint32_t)params[8] << 8) |
 8012162:	431a      	orrs	r2, r3
    p_scsi_blk->len = ((uint32_t)params[6] << 24) |
 8012164:	69bb      	ldr	r3, [r7, #24]
 8012166:	60da      	str	r2, [r3, #12]

    /* check if LBA address is in the right range */
    if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8012168:	69bb      	ldr	r3, [r7, #24]
 801216a:	689a      	ldr	r2, [r3, #8]
 801216c:	69bb      	ldr	r3, [r7, #24]
 801216e:	68db      	ldr	r3, [r3, #12]
 8012170:	7af9      	ldrb	r1, [r7, #11]
 8012172:	68f8      	ldr	r0, [r7, #12]
 8012174:	f000 f90a 	bl	801238c <SCSI_CheckAddressRange>
 8012178:	4603      	mov	r3, r0
 801217a:	2b00      	cmp	r3, #0
 801217c:	da02      	bge.n	8012184 <SCSI_Write12+0x15c>
    {
      return -1; /* error */
 801217e:	f04f 33ff 	mov.w	r3, #4294967295
 8012182:	e032      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    len = p_scsi_blk->len * p_scsi_blk->size;
 8012184:	69bb      	ldr	r3, [r7, #24]
 8012186:	68db      	ldr	r3, [r3, #12]
 8012188:	69ba      	ldr	r2, [r7, #24]
 801218a:	8812      	ldrh	r2, [r2, #0]
 801218c:	fb02 f303 	mul.w	r3, r2, r3
 8012190:	617b      	str	r3, [r7, #20]

    /* cases 3,11,13 : Hn,Ho <> D0 */
    if (hmsc->cbw.dDataLength != len)
 8012192:	69fb      	ldr	r3, [r7, #28]
 8012194:	f8d3 3218 	ldr.w	r3, [r3, #536]	@ 0x218
 8012198:	697a      	ldr	r2, [r7, #20]
 801219a:	429a      	cmp	r2, r3
 801219c:	d00a      	beq.n	80121b4 <SCSI_Write12+0x18c>
    {
      SCSI_SenseCode(pdev, hmsc->cbw.bLUN, ILLEGAL_REQUEST, INVALID_CDB);
 801219e:	69fb      	ldr	r3, [r7, #28]
 80121a0:	f893 121d 	ldrb.w	r1, [r3, #541]	@ 0x21d
 80121a4:	2320      	movs	r3, #32
 80121a6:	2205      	movs	r2, #5
 80121a8:	68f8      	ldr	r0, [r7, #12]
 80121aa:	f7ff fc38 	bl	8011a1e <SCSI_SenseCode>
      return -1;
 80121ae:	f04f 33ff 	mov.w	r3, #4294967295
 80121b2:	e01a      	b.n	80121ea <SCSI_Write12+0x1c2>
    }

    len = MIN(len, MSC_MEDIA_PACKET);
 80121b4:	697b      	ldr	r3, [r7, #20]
 80121b6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80121ba:	bf28      	it	cs
 80121bc:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80121c0:	617b      	str	r3, [r7, #20]

    /* Prepare EP to receive first data packet */
    hmsc->bot_state = USBD_BOT_DATA_OUT;
 80121c2:	69fb      	ldr	r3, [r7, #28]
 80121c4:	2201      	movs	r2, #1
 80121c6:	721a      	strb	r2, [r3, #8]
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80121c8:	4b0a      	ldr	r3, [pc, #40]	@ (80121f4 <SCSI_Write12+0x1cc>)
 80121ca:	7819      	ldrb	r1, [r3, #0]
 80121cc:	69fb      	ldr	r3, [r7, #28]
 80121ce:	f103 0210 	add.w	r2, r3, #16
 80121d2:	697b      	ldr	r3, [r7, #20]
 80121d4:	68f8      	ldr	r0, [r7, #12]
 80121d6:	f005 fdda 	bl	8017d8e <USBD_LL_PrepareReceive>
  else /* Write Process ongoing */
  {
    return SCSI_ProcessWrite(pdev, lun);
  }

  return 0;
 80121da:	2300      	movs	r3, #0
 80121dc:	e005      	b.n	80121ea <SCSI_Write12+0x1c2>
    return SCSI_ProcessWrite(pdev, lun);
 80121de:	7afb      	ldrb	r3, [r7, #11]
 80121e0:	4619      	mov	r1, r3
 80121e2:	68f8      	ldr	r0, [r7, #12]
 80121e4:	f000 f986 	bl	80124f4 <SCSI_ProcessWrite>
 80121e8:	4603      	mov	r3, r0
}
 80121ea:	4618      	mov	r0, r3
 80121ec:	3720      	adds	r7, #32
 80121ee:	46bd      	mov	sp, r7
 80121f0:	bd80      	pop	{r7, pc}
 80121f2:	bf00      	nop
 80121f4:	200000a3 	.word	0x200000a3

080121f8 <SCSI_Verify10>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_Verify10(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 80121f8:	b580      	push	{r7, lr}
 80121fa:	b086      	sub	sp, #24
 80121fc:	af00      	add	r7, sp, #0
 80121fe:	60f8      	str	r0, [r7, #12]
 8012200:	460b      	mov	r3, r1
 8012202:	607a      	str	r2, [r7, #4]
 8012204:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012206:	68fb      	ldr	r3, [r7, #12]
 8012208:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 801220c:	68fb      	ldr	r3, [r7, #12]
 801220e:	32b0      	adds	r2, #176	@ 0xb0
 8012210:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012214:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8012216:	7afb      	ldrb	r3, [r7, #11]
 8012218:	3326      	adds	r3, #38	@ 0x26
 801221a:	011b      	lsls	r3, r3, #4
 801221c:	697a      	ldr	r2, [r7, #20]
 801221e:	4413      	add	r3, r2
 8012220:	3304      	adds	r3, #4
 8012222:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 8012224:	697b      	ldr	r3, [r7, #20]
 8012226:	2b00      	cmp	r3, #0
 8012228:	d102      	bne.n	8012230 <SCSI_Verify10+0x38>
  {
    return -1;
 801222a:	f04f 33ff 	mov.w	r3, #4294967295
 801222e:	e021      	b.n	8012274 <SCSI_Verify10+0x7c>
  }

  if ((params[1] & 0x02U) == 0x02U)
 8012230:	687b      	ldr	r3, [r7, #4]
 8012232:	3301      	adds	r3, #1
 8012234:	781b      	ldrb	r3, [r3, #0]
 8012236:	f003 0302 	and.w	r3, r3, #2
 801223a:	2b00      	cmp	r3, #0
 801223c:	d008      	beq.n	8012250 <SCSI_Verify10+0x58>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, INVALID_FIELD_IN_COMMAND);
 801223e:	7af9      	ldrb	r1, [r7, #11]
 8012240:	2324      	movs	r3, #36	@ 0x24
 8012242:	2205      	movs	r2, #5
 8012244:	68f8      	ldr	r0, [r7, #12]
 8012246:	f7ff fbea 	bl	8011a1e <SCSI_SenseCode>
    return -1; /* Error, Verify Mode Not supported*/
 801224a:	f04f 33ff 	mov.w	r3, #4294967295
 801224e:	e011      	b.n	8012274 <SCSI_Verify10+0x7c>
  }

  if (SCSI_CheckAddressRange(pdev, lun, p_scsi_blk->addr, p_scsi_blk->len) < 0)
 8012250:	693b      	ldr	r3, [r7, #16]
 8012252:	689a      	ldr	r2, [r3, #8]
 8012254:	693b      	ldr	r3, [r7, #16]
 8012256:	68db      	ldr	r3, [r3, #12]
 8012258:	7af9      	ldrb	r1, [r7, #11]
 801225a:	68f8      	ldr	r0, [r7, #12]
 801225c:	f000 f896 	bl	801238c <SCSI_CheckAddressRange>
 8012260:	4603      	mov	r3, r0
 8012262:	2b00      	cmp	r3, #0
 8012264:	da02      	bge.n	801226c <SCSI_Verify10+0x74>
  {
    return -1; /* error */
 8012266:	f04f 33ff 	mov.w	r3, #4294967295
 801226a:	e003      	b.n	8012274 <SCSI_Verify10+0x7c>
  }

  hmsc->bot_data_length = 0U;
 801226c:	697b      	ldr	r3, [r7, #20]
 801226e:	2200      	movs	r2, #0
 8012270:	60da      	str	r2, [r3, #12]

  return 0;
 8012272:	2300      	movs	r3, #0
}
 8012274:	4618      	mov	r0, r3
 8012276:	3718      	adds	r7, #24
 8012278:	46bd      	mov	sp, r7
 801227a:	bd80      	pop	{r7, pc}

0801227c <SCSI_ReportLuns>:
  * @brief  SCSI_ReportLuns12
  *         Process ReportLuns command
  * @retval status
  */
static int8_t SCSI_ReportLuns(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 801227c:	b580      	push	{r7, lr}
 801227e:	b088      	sub	sp, #32
 8012280:	af00      	add	r7, sp, #0
 8012282:	60f8      	str	r0, [r7, #12]
 8012284:	460b      	mov	r3, r1
 8012286:	607a      	str	r2, [r7, #4]
 8012288:	72fb      	strb	r3, [r7, #11]
  UNUSED(params);

  /* Define the report LUNs buffer Each LUN entry is 8 bytes */
  static uint8_t lun_report[8U * (MSC_BOT_MAX_LUN + 1U)];

  hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801228a:	68fb      	ldr	r3, [r7, #12]
 801228c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012290:	68fb      	ldr	r3, [r7, #12]
 8012292:	32b0      	adds	r2, #176	@ 0xb0
 8012294:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012298:	61bb      	str	r3, [r7, #24]

  if (hmsc == NULL)
 801229a:	69bb      	ldr	r3, [r7, #24]
 801229c:	2b00      	cmp	r3, #0
 801229e:	d102      	bne.n	80122a6 <SCSI_ReportLuns+0x2a>
  {
    return -1;
 80122a0:	f04f 33ff 	mov.w	r3, #4294967295
 80122a4:	e038      	b.n	8012318 <SCSI_ReportLuns+0x9c>
  }

  /* Initialize the report LUNs buffer */
  (void)USBD_memset(lun_report, 0, sizeof(lun_report));
 80122a6:	2218      	movs	r2, #24
 80122a8:	2100      	movs	r1, #0
 80122aa:	481d      	ldr	r0, [pc, #116]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122ac:	f006 fde5 	bl	8018e7a <memset>

  /* Set the LUN list length in the first 4 bytes */
  lun_list_length = 8U * (hmsc->max_lun + 1U);
 80122b0:	69bb      	ldr	r3, [r7, #24]
 80122b2:	681b      	ldr	r3, [r3, #0]
 80122b4:	3301      	adds	r3, #1
 80122b6:	00db      	lsls	r3, r3, #3
 80122b8:	617b      	str	r3, [r7, #20]
  lun_report[0] = (uint8_t)(lun_list_length >> 24);
 80122ba:	697b      	ldr	r3, [r7, #20]
 80122bc:	0e1b      	lsrs	r3, r3, #24
 80122be:	b2da      	uxtb	r2, r3
 80122c0:	4b17      	ldr	r3, [pc, #92]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122c2:	701a      	strb	r2, [r3, #0]
  lun_report[1] = (uint8_t)(lun_list_length >> 16);
 80122c4:	697b      	ldr	r3, [r7, #20]
 80122c6:	0c1b      	lsrs	r3, r3, #16
 80122c8:	b2da      	uxtb	r2, r3
 80122ca:	4b15      	ldr	r3, [pc, #84]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122cc:	705a      	strb	r2, [r3, #1]
  lun_report[2] = (uint8_t)(lun_list_length >> 8);
 80122ce:	697b      	ldr	r3, [r7, #20]
 80122d0:	0a1b      	lsrs	r3, r3, #8
 80122d2:	b2da      	uxtb	r2, r3
 80122d4:	4b12      	ldr	r3, [pc, #72]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122d6:	709a      	strb	r2, [r3, #2]
  lun_report[3] = (uint8_t)(lun_list_length & 0xFFU);
 80122d8:	697b      	ldr	r3, [r7, #20]
 80122da:	b2da      	uxtb	r2, r3
 80122dc:	4b10      	ldr	r3, [pc, #64]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122de:	70da      	strb	r2, [r3, #3]

  /* Update the LUN list */
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80122e0:	2300      	movs	r3, #0
 80122e2:	77fb      	strb	r3, [r7, #31]
 80122e4:	e008      	b.n	80122f8 <SCSI_ReportLuns+0x7c>
  {
    /* LUN identifier is placed at the second byte of each 8-byte entry */
    lun_report[(8U * (lun_idx + 1U)) + 1U] = lun_idx;
 80122e6:	7ffb      	ldrb	r3, [r7, #31]
 80122e8:	00db      	lsls	r3, r3, #3
 80122ea:	3309      	adds	r3, #9
 80122ec:	490c      	ldr	r1, [pc, #48]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 80122ee:	7ffa      	ldrb	r2, [r7, #31]
 80122f0:	54ca      	strb	r2, [r1, r3]
  for (lun_idx = 0U; lun_idx <= hmsc->max_lun; lun_idx++)
 80122f2:	7ffb      	ldrb	r3, [r7, #31]
 80122f4:	3301      	adds	r3, #1
 80122f6:	77fb      	strb	r3, [r7, #31]
 80122f8:	7ffa      	ldrb	r2, [r7, #31]
 80122fa:	69bb      	ldr	r3, [r7, #24]
 80122fc:	681b      	ldr	r3, [r3, #0]
 80122fe:	429a      	cmp	r2, r3
 8012300:	d9f1      	bls.n	80122e6 <SCSI_ReportLuns+0x6a>
  }

  /* Calculate the total length of the report LUNs buffer */
  total_length = lun_list_length + 8U;
 8012302:	697b      	ldr	r3, [r7, #20]
 8012304:	3308      	adds	r3, #8
 8012306:	613b      	str	r3, [r7, #16]

  /* Update the BOT data with the report LUNs buffer */
  (void)SCSI_UpdateBotData(hmsc, lun_report, (uint16_t)total_length);
 8012308:	693b      	ldr	r3, [r7, #16]
 801230a:	b29b      	uxth	r3, r3
 801230c:	461a      	mov	r2, r3
 801230e:	4904      	ldr	r1, [pc, #16]	@ (8012320 <SCSI_ReportLuns+0xa4>)
 8012310:	69b8      	ldr	r0, [r7, #24]
 8012312:	f000 f97f 	bl	8012614 <SCSI_UpdateBotData>

  return 0;
 8012316:	2300      	movs	r3, #0
}
 8012318:	4618      	mov	r0, r3
 801231a:	3720      	adds	r7, #32
 801231c:	46bd      	mov	sp, r7
 801231e:	bd80      	pop	{r7, pc}
 8012320:	20000d64 	.word	0x20000d64

08012324 <SCSI_ReceiveDiagnosticResults>:
  * @param  lun: Logical unit number
  * @param  params: Command parameters
  * @retval status
  */
static int8_t SCSI_ReceiveDiagnosticResults(USBD_HandleTypeDef *pdev, uint8_t lun, uint8_t *params)
{
 8012324:	b580      	push	{r7, lr}
 8012326:	b086      	sub	sp, #24
 8012328:	af00      	add	r7, sp, #0
 801232a:	60f8      	str	r0, [r7, #12]
 801232c:	460b      	mov	r3, r1
 801232e:	607a      	str	r2, [r7, #4]
 8012330:	72fb      	strb	r3, [r7, #11]
  UNUSED(lun);
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012332:	68fb      	ldr	r3, [r7, #12]
 8012334:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012338:	68fb      	ldr	r3, [r7, #12]
 801233a:	32b0      	adds	r2, #176	@ 0xb0
 801233c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012340:	613b      	str	r3, [r7, #16]
  uint16_t allocation_length;

  /* Extract the allocation length from the CDB */
  allocation_length = (((uint16_t)params[3] << 8) | (uint16_t)params[4]);
 8012342:	687b      	ldr	r3, [r7, #4]
 8012344:	3303      	adds	r3, #3
 8012346:	781b      	ldrb	r3, [r3, #0]
 8012348:	b21b      	sxth	r3, r3
 801234a:	021b      	lsls	r3, r3, #8
 801234c:	b21a      	sxth	r2, r3
 801234e:	687b      	ldr	r3, [r7, #4]
 8012350:	3304      	adds	r3, #4
 8012352:	781b      	ldrb	r3, [r3, #0]
 8012354:	b21b      	sxth	r3, r3
 8012356:	4313      	orrs	r3, r2
 8012358:	b21b      	sxth	r3, r3
 801235a:	82fb      	strh	r3, [r7, #22]

  if (allocation_length == 0U)
 801235c:	8afb      	ldrh	r3, [r7, #22]
 801235e:	2b00      	cmp	r3, #0
 8012360:	d101      	bne.n	8012366 <SCSI_ReceiveDiagnosticResults+0x42>
  {
    return 0;
 8012362:	2300      	movs	r3, #0
 8012364:	e00b      	b.n	801237e <SCSI_ReceiveDiagnosticResults+0x5a>
  }

  /* Ensure the allocation length does not exceed the diagnostic data length */
  if (allocation_length > DIAGNOSTIC_DATA_LEN)
 8012366:	8afb      	ldrh	r3, [r7, #22]
 8012368:	2b08      	cmp	r3, #8
 801236a:	d901      	bls.n	8012370 <SCSI_ReceiveDiagnosticResults+0x4c>
  {
    allocation_length = DIAGNOSTIC_DATA_LEN;
 801236c:	2308      	movs	r3, #8
 801236e:	82fb      	strh	r3, [r7, #22]
  }

  /* Send the diagnostic data to the host */
  (void)SCSI_UpdateBotData(hmsc, MSC_Diagnostic_Data, allocation_length);
 8012370:	8afb      	ldrh	r3, [r7, #22]
 8012372:	461a      	mov	r2, r3
 8012374:	4904      	ldr	r1, [pc, #16]	@ (8012388 <SCSI_ReceiveDiagnosticResults+0x64>)
 8012376:	6938      	ldr	r0, [r7, #16]
 8012378:	f000 f94c 	bl	8012614 <SCSI_UpdateBotData>

  return 0;
 801237c:	2300      	movs	r3, #0
}
 801237e:	4618      	mov	r0, r3
 8012380:	3718      	adds	r7, #24
 8012382:	46bd      	mov	sp, r7
 8012384:	bd80      	pop	{r7, pc}
 8012386:	bf00      	nop
 8012388:	20000d5c 	.word	0x20000d5c

0801238c <SCSI_CheckAddressRange>:
  * @param  blk_nbr: number of block to be processed
  * @retval status
  */
static int8_t SCSI_CheckAddressRange(USBD_HandleTypeDef *pdev, uint8_t lun,
                                     uint32_t blk_offset, uint32_t blk_nbr)
{
 801238c:	b580      	push	{r7, lr}
 801238e:	b086      	sub	sp, #24
 8012390:	af00      	add	r7, sp, #0
 8012392:	60f8      	str	r0, [r7, #12]
 8012394:	607a      	str	r2, [r7, #4]
 8012396:	603b      	str	r3, [r7, #0]
 8012398:	460b      	mov	r3, r1
 801239a:	72fb      	strb	r3, [r7, #11]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 801239c:	68fb      	ldr	r3, [r7, #12]
 801239e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80123a2:	68fb      	ldr	r3, [r7, #12]
 80123a4:	32b0      	adds	r2, #176	@ 0xb0
 80123a6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80123aa:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 80123ac:	7afb      	ldrb	r3, [r7, #11]
 80123ae:	3326      	adds	r3, #38	@ 0x26
 80123b0:	011b      	lsls	r3, r3, #4
 80123b2:	697a      	ldr	r2, [r7, #20]
 80123b4:	4413      	add	r3, r2
 80123b6:	3304      	adds	r3, #4
 80123b8:	613b      	str	r3, [r7, #16]

  if (hmsc == NULL)
 80123ba:	697b      	ldr	r3, [r7, #20]
 80123bc:	2b00      	cmp	r3, #0
 80123be:	d102      	bne.n	80123c6 <SCSI_CheckAddressRange+0x3a>
  {
    return -1;
 80123c0:	f04f 33ff 	mov.w	r3, #4294967295
 80123c4:	e010      	b.n	80123e8 <SCSI_CheckAddressRange+0x5c>
  }

  if ((blk_offset + blk_nbr) > p_scsi_blk->nbr)
 80123c6:	687a      	ldr	r2, [r7, #4]
 80123c8:	683b      	ldr	r3, [r7, #0]
 80123ca:	441a      	add	r2, r3
 80123cc:	693b      	ldr	r3, [r7, #16]
 80123ce:	685b      	ldr	r3, [r3, #4]
 80123d0:	429a      	cmp	r2, r3
 80123d2:	d908      	bls.n	80123e6 <SCSI_CheckAddressRange+0x5a>
  {
    SCSI_SenseCode(pdev, lun, ILLEGAL_REQUEST, ADDRESS_OUT_OF_RANGE);
 80123d4:	7af9      	ldrb	r1, [r7, #11]
 80123d6:	2321      	movs	r3, #33	@ 0x21
 80123d8:	2205      	movs	r2, #5
 80123da:	68f8      	ldr	r0, [r7, #12]
 80123dc:	f7ff fb1f 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 80123e0:	f04f 33ff 	mov.w	r3, #4294967295
 80123e4:	e000      	b.n	80123e8 <SCSI_CheckAddressRange+0x5c>
  }

  return 0;
 80123e6:	2300      	movs	r3, #0
}
 80123e8:	4618      	mov	r0, r3
 80123ea:	3718      	adds	r7, #24
 80123ec:	46bd      	mov	sp, r7
 80123ee:	bd80      	pop	{r7, pc}

080123f0 <SCSI_ProcessRead>:
  *         Handle Read Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessRead(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80123f0:	b590      	push	{r4, r7, lr}
 80123f2:	b087      	sub	sp, #28
 80123f4:	af00      	add	r7, sp, #0
 80123f6:	6078      	str	r0, [r7, #4]
 80123f8:	460b      	mov	r3, r1
 80123fa:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 80123fc:	687b      	ldr	r3, [r7, #4]
 80123fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012402:	687b      	ldr	r3, [r7, #4]
 8012404:	32b0      	adds	r2, #176	@ 0xb0
 8012406:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801240a:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 801240c:	78fb      	ldrb	r3, [r7, #3]
 801240e:	3326      	adds	r3, #38	@ 0x26
 8012410:	011b      	lsls	r3, r3, #4
 8012412:	697a      	ldr	r2, [r7, #20]
 8012414:	4413      	add	r3, r2
 8012416:	3304      	adds	r3, #4
 8012418:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 801241a:	697b      	ldr	r3, [r7, #20]
 801241c:	2b00      	cmp	r3, #0
 801241e:	d102      	bne.n	8012426 <SCSI_ProcessRead+0x36>
  {
    return -1;
 8012420:	f04f 33ff 	mov.w	r3, #4294967295
 8012424:	e05f      	b.n	80124e6 <SCSI_ProcessRead+0xf6>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 8012426:	693b      	ldr	r3, [r7, #16]
 8012428:	68db      	ldr	r3, [r3, #12]
 801242a:	693a      	ldr	r2, [r7, #16]
 801242c:	8812      	ldrh	r2, [r2, #0]
 801242e:	fb02 f303 	mul.w	r3, r2, r3
 8012432:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCInEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8012434:	68fb      	ldr	r3, [r7, #12]
 8012436:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801243a:	bf28      	it	cs
 801243c:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8012440:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 8012442:	687b      	ldr	r3, [r7, #4]
 8012444:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 8012448:	687a      	ldr	r2, [r7, #4]
 801244a:	33b0      	adds	r3, #176	@ 0xb0
 801244c:	009b      	lsls	r3, r3, #2
 801244e:	4413      	add	r3, r2
 8012450:	685b      	ldr	r3, [r3, #4]
 8012452:	691c      	ldr	r4, [r3, #16]
 8012454:	697b      	ldr	r3, [r7, #20]
 8012456:	f103 0110 	add.w	r1, r3, #16
 801245a:	693b      	ldr	r3, [r7, #16]
 801245c:	689a      	ldr	r2, [r3, #8]
                                                                    p_scsi_blk->addr,
                                                                    (len / p_scsi_blk->size)) < 0)
 801245e:	693b      	ldr	r3, [r7, #16]
 8012460:	881b      	ldrh	r3, [r3, #0]
 8012462:	4618      	mov	r0, r3
 8012464:	68fb      	ldr	r3, [r7, #12]
 8012466:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Read(lun, hmsc->bot_data,
 801246a:	b29b      	uxth	r3, r3
 801246c:	78f8      	ldrb	r0, [r7, #3]
 801246e:	47a0      	blx	r4
 8012470:	4603      	mov	r3, r0
 8012472:	2b00      	cmp	r3, #0
 8012474:	da08      	bge.n	8012488 <SCSI_ProcessRead+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, UNRECOVERED_READ_ERROR);
 8012476:	78f9      	ldrb	r1, [r7, #3]
 8012478:	2311      	movs	r3, #17
 801247a:	2204      	movs	r2, #4
 801247c:	6878      	ldr	r0, [r7, #4]
 801247e:	f7ff face 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 8012482:	f04f 33ff 	mov.w	r3, #4294967295
 8012486:	e02e      	b.n	80124e6 <SCSI_ProcessRead+0xf6>
  }

  (void)USBD_LL_Transmit(pdev, MSCInEpAdd, hmsc->bot_data, len);
 8012488:	4b19      	ldr	r3, [pc, #100]	@ (80124f0 <SCSI_ProcessRead+0x100>)
 801248a:	7819      	ldrb	r1, [r3, #0]
 801248c:	697b      	ldr	r3, [r7, #20]
 801248e:	f103 0210 	add.w	r2, r3, #16
 8012492:	68fb      	ldr	r3, [r7, #12]
 8012494:	6878      	ldr	r0, [r7, #4]
 8012496:	f005 fc59 	bl	8017d4c <USBD_LL_Transmit>

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 801249a:	693b      	ldr	r3, [r7, #16]
 801249c:	689a      	ldr	r2, [r3, #8]
 801249e:	693b      	ldr	r3, [r7, #16]
 80124a0:	881b      	ldrh	r3, [r3, #0]
 80124a2:	4619      	mov	r1, r3
 80124a4:	68fb      	ldr	r3, [r7, #12]
 80124a6:	fbb3 f3f1 	udiv	r3, r3, r1
 80124aa:	441a      	add	r2, r3
 80124ac:	693b      	ldr	r3, [r7, #16]
 80124ae:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80124b0:	693b      	ldr	r3, [r7, #16]
 80124b2:	68da      	ldr	r2, [r3, #12]
 80124b4:	693b      	ldr	r3, [r7, #16]
 80124b6:	881b      	ldrh	r3, [r3, #0]
 80124b8:	4619      	mov	r1, r3
 80124ba:	68fb      	ldr	r3, [r7, #12]
 80124bc:	fbb3 f3f1 	udiv	r3, r3, r1
 80124c0:	1ad2      	subs	r2, r2, r3
 80124c2:	693b      	ldr	r3, [r7, #16]
 80124c4:	60da      	str	r2, [r3, #12]

  /* case 6 : Hi = Di */
  hmsc->csw.dDataResidue -= len;
 80124c6:	697b      	ldr	r3, [r7, #20]
 80124c8:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80124cc:	68fb      	ldr	r3, [r7, #12]
 80124ce:	1ad2      	subs	r2, r2, r3
 80124d0:	697b      	ldr	r3, [r7, #20]
 80124d2:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80124d6:	693b      	ldr	r3, [r7, #16]
 80124d8:	68db      	ldr	r3, [r3, #12]
 80124da:	2b00      	cmp	r3, #0
 80124dc:	d102      	bne.n	80124e4 <SCSI_ProcessRead+0xf4>
  {
    hmsc->bot_state = USBD_BOT_LAST_DATA_IN;
 80124de:	697b      	ldr	r3, [r7, #20]
 80124e0:	2203      	movs	r2, #3
 80124e2:	721a      	strb	r2, [r3, #8]
  }

  return 0;
 80124e4:	2300      	movs	r3, #0
}
 80124e6:	4618      	mov	r0, r3
 80124e8:	371c      	adds	r7, #28
 80124ea:	46bd      	mov	sp, r7
 80124ec:	bd90      	pop	{r4, r7, pc}
 80124ee:	bf00      	nop
 80124f0:	200000a2 	.word	0x200000a2

080124f4 <SCSI_ProcessWrite>:
  *         Handle Write Process
  * @param  lun: Logical unit number
  * @retval status
  */
static int8_t SCSI_ProcessWrite(USBD_HandleTypeDef *pdev, uint8_t lun)
{
 80124f4:	b590      	push	{r4, r7, lr}
 80124f6:	b087      	sub	sp, #28
 80124f8:	af00      	add	r7, sp, #0
 80124fa:	6078      	str	r0, [r7, #4]
 80124fc:	460b      	mov	r3, r1
 80124fe:	70fb      	strb	r3, [r7, #3]
  USBD_MSC_BOT_HandleTypeDef *hmsc = (USBD_MSC_BOT_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 8012500:	687b      	ldr	r3, [r7, #4]
 8012502:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012506:	687b      	ldr	r3, [r7, #4]
 8012508:	32b0      	adds	r2, #176	@ 0xb0
 801250a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801250e:	617b      	str	r3, [r7, #20]
  USBD_MSC_BOT_LUN_TypeDef *p_scsi_blk = &hmsc->scsi_blk[lun];
 8012510:	78fb      	ldrb	r3, [r7, #3]
 8012512:	3326      	adds	r3, #38	@ 0x26
 8012514:	011b      	lsls	r3, r3, #4
 8012516:	697a      	ldr	r2, [r7, #20]
 8012518:	4413      	add	r3, r2
 801251a:	3304      	adds	r3, #4
 801251c:	613b      	str	r3, [r7, #16]
  uint32_t len;

  if (hmsc == NULL)
 801251e:	697b      	ldr	r3, [r7, #20]
 8012520:	2b00      	cmp	r3, #0
 8012522:	d102      	bne.n	801252a <SCSI_ProcessWrite+0x36>
  {
    return -1;
 8012524:	f04f 33ff 	mov.w	r3, #4294967295
 8012528:	e06d      	b.n	8012606 <SCSI_ProcessWrite+0x112>
  }

  len = p_scsi_blk->len * p_scsi_blk->size;
 801252a:	693b      	ldr	r3, [r7, #16]
 801252c:	68db      	ldr	r3, [r3, #12]
 801252e:	693a      	ldr	r2, [r7, #16]
 8012530:	8812      	ldrh	r2, [r2, #0]
 8012532:	fb02 f303 	mul.w	r3, r2, r3
 8012536:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  MSCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  len = MIN(len, MSC_MEDIA_PACKET);
 8012538:	68fb      	ldr	r3, [r7, #12]
 801253a:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801253e:	bf28      	it	cs
 8012540:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 8012544:	60fb      	str	r3, [r7, #12]

  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 8012546:	687b      	ldr	r3, [r7, #4]
 8012548:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 801254c:	687a      	ldr	r2, [r7, #4]
 801254e:	33b0      	adds	r3, #176	@ 0xb0
 8012550:	009b      	lsls	r3, r3, #2
 8012552:	4413      	add	r3, r2
 8012554:	685b      	ldr	r3, [r3, #4]
 8012556:	695c      	ldr	r4, [r3, #20]
 8012558:	697b      	ldr	r3, [r7, #20]
 801255a:	f103 0110 	add.w	r1, r3, #16
 801255e:	693b      	ldr	r3, [r7, #16]
 8012560:	689a      	ldr	r2, [r3, #8]
                                                                     (len / p_scsi_blk->size)) < 0)
 8012562:	693b      	ldr	r3, [r7, #16]
 8012564:	881b      	ldrh	r3, [r3, #0]
 8012566:	4618      	mov	r0, r3
 8012568:	68fb      	ldr	r3, [r7, #12]
 801256a:	fbb3 f3f0 	udiv	r3, r3, r0
  if (((USBD_StorageTypeDef *)pdev->pUserData[pdev->classId])->Write(lun, hmsc->bot_data, p_scsi_blk->addr,
 801256e:	b29b      	uxth	r3, r3
 8012570:	78f8      	ldrb	r0, [r7, #3]
 8012572:	47a0      	blx	r4
 8012574:	4603      	mov	r3, r0
 8012576:	2b00      	cmp	r3, #0
 8012578:	da08      	bge.n	801258c <SCSI_ProcessWrite+0x98>
  {
    SCSI_SenseCode(pdev, lun, HARDWARE_ERROR, WRITE_FAULT);
 801257a:	78f9      	ldrb	r1, [r7, #3]
 801257c:	2303      	movs	r3, #3
 801257e:	2204      	movs	r2, #4
 8012580:	6878      	ldr	r0, [r7, #4]
 8012582:	f7ff fa4c 	bl	8011a1e <SCSI_SenseCode>
    return -1;
 8012586:	f04f 33ff 	mov.w	r3, #4294967295
 801258a:	e03c      	b.n	8012606 <SCSI_ProcessWrite+0x112>
  }

  p_scsi_blk->addr += (len / p_scsi_blk->size);
 801258c:	693b      	ldr	r3, [r7, #16]
 801258e:	689a      	ldr	r2, [r3, #8]
 8012590:	693b      	ldr	r3, [r7, #16]
 8012592:	881b      	ldrh	r3, [r3, #0]
 8012594:	4619      	mov	r1, r3
 8012596:	68fb      	ldr	r3, [r7, #12]
 8012598:	fbb3 f3f1 	udiv	r3, r3, r1
 801259c:	441a      	add	r2, r3
 801259e:	693b      	ldr	r3, [r7, #16]
 80125a0:	609a      	str	r2, [r3, #8]
  p_scsi_blk->len -= (len / p_scsi_blk->size);
 80125a2:	693b      	ldr	r3, [r7, #16]
 80125a4:	68da      	ldr	r2, [r3, #12]
 80125a6:	693b      	ldr	r3, [r7, #16]
 80125a8:	881b      	ldrh	r3, [r3, #0]
 80125aa:	4619      	mov	r1, r3
 80125ac:	68fb      	ldr	r3, [r7, #12]
 80125ae:	fbb3 f3f1 	udiv	r3, r3, r1
 80125b2:	1ad2      	subs	r2, r2, r3
 80125b4:	693b      	ldr	r3, [r7, #16]
 80125b6:	60da      	str	r2, [r3, #12]

  /* case 12 : Ho = Do */
  hmsc->csw.dDataResidue -= len;
 80125b8:	697b      	ldr	r3, [r7, #20]
 80125ba:	f8d3 2238 	ldr.w	r2, [r3, #568]	@ 0x238
 80125be:	68fb      	ldr	r3, [r7, #12]
 80125c0:	1ad2      	subs	r2, r2, r3
 80125c2:	697b      	ldr	r3, [r7, #20]
 80125c4:	f8c3 2238 	str.w	r2, [r3, #568]	@ 0x238

  if (p_scsi_blk->len == 0U)
 80125c8:	693b      	ldr	r3, [r7, #16]
 80125ca:	68db      	ldr	r3, [r3, #12]
 80125cc:	2b00      	cmp	r3, #0
 80125ce:	d104      	bne.n	80125da <SCSI_ProcessWrite+0xe6>
  {
    MSC_BOT_SendCSW(pdev, USBD_CSW_CMD_PASSED);
 80125d0:	2100      	movs	r1, #0
 80125d2:	6878      	ldr	r0, [r7, #4]
 80125d4:	f7fe fc26 	bl	8010e24 <MSC_BOT_SendCSW>
 80125d8:	e014      	b.n	8012604 <SCSI_ProcessWrite+0x110>
  }
  else
  {
    len = MIN((p_scsi_blk->len * p_scsi_blk->size), MSC_MEDIA_PACKET);
 80125da:	693b      	ldr	r3, [r7, #16]
 80125dc:	68db      	ldr	r3, [r3, #12]
 80125de:	693a      	ldr	r2, [r7, #16]
 80125e0:	8812      	ldrh	r2, [r2, #0]
 80125e2:	fb02 f303 	mul.w	r3, r2, r3
 80125e6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80125ea:	bf28      	it	cs
 80125ec:	f44f 7300 	movcs.w	r3, #512	@ 0x200
 80125f0:	60fb      	str	r3, [r7, #12]

    /* Prepare EP to Receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, MSCOutEpAdd, hmsc->bot_data, len);
 80125f2:	4b07      	ldr	r3, [pc, #28]	@ (8012610 <SCSI_ProcessWrite+0x11c>)
 80125f4:	7819      	ldrb	r1, [r3, #0]
 80125f6:	697b      	ldr	r3, [r7, #20]
 80125f8:	f103 0210 	add.w	r2, r3, #16
 80125fc:	68fb      	ldr	r3, [r7, #12]
 80125fe:	6878      	ldr	r0, [r7, #4]
 8012600:	f005 fbc5 	bl	8017d8e <USBD_LL_PrepareReceive>
  }

  return 0;
 8012604:	2300      	movs	r3, #0
}
 8012606:	4618      	mov	r0, r3
 8012608:	371c      	adds	r7, #28
 801260a:	46bd      	mov	sp, r7
 801260c:	bd90      	pop	{r4, r7, pc}
 801260e:	bf00      	nop
 8012610:	200000a3 	.word	0x200000a3

08012614 <SCSI_UpdateBotData>:
  * @param  length: Data length
  * @retval status
  */
static int8_t SCSI_UpdateBotData(USBD_MSC_BOT_HandleTypeDef *hmsc,
                                 uint8_t *pBuff, uint16_t length)
{
 8012614:	b480      	push	{r7}
 8012616:	b087      	sub	sp, #28
 8012618:	af00      	add	r7, sp, #0
 801261a:	60f8      	str	r0, [r7, #12]
 801261c:	60b9      	str	r1, [r7, #8]
 801261e:	4613      	mov	r3, r2
 8012620:	80fb      	strh	r3, [r7, #6]
  uint16_t len = length;
 8012622:	88fb      	ldrh	r3, [r7, #6]
 8012624:	82fb      	strh	r3, [r7, #22]

  if (hmsc == NULL)
 8012626:	68fb      	ldr	r3, [r7, #12]
 8012628:	2b00      	cmp	r3, #0
 801262a:	d102      	bne.n	8012632 <SCSI_UpdateBotData+0x1e>
  {
    return -1;
 801262c:	f04f 33ff 	mov.w	r3, #4294967295
 8012630:	e013      	b.n	801265a <SCSI_UpdateBotData+0x46>
  }

  hmsc->bot_data_length = len;
 8012632:	8afa      	ldrh	r2, [r7, #22]
 8012634:	68fb      	ldr	r3, [r7, #12]
 8012636:	60da      	str	r2, [r3, #12]

  while (len != 0U)
 8012638:	e00b      	b.n	8012652 <SCSI_UpdateBotData+0x3e>
  {
    len--;
 801263a:	8afb      	ldrh	r3, [r7, #22]
 801263c:	3b01      	subs	r3, #1
 801263e:	82fb      	strh	r3, [r7, #22]
    hmsc->bot_data[len] = pBuff[len];
 8012640:	8afb      	ldrh	r3, [r7, #22]
 8012642:	68ba      	ldr	r2, [r7, #8]
 8012644:	441a      	add	r2, r3
 8012646:	8afb      	ldrh	r3, [r7, #22]
 8012648:	7811      	ldrb	r1, [r2, #0]
 801264a:	68fa      	ldr	r2, [r7, #12]
 801264c:	4413      	add	r3, r2
 801264e:	460a      	mov	r2, r1
 8012650:	741a      	strb	r2, [r3, #16]
  while (len != 0U)
 8012652:	8afb      	ldrh	r3, [r7, #22]
 8012654:	2b00      	cmp	r3, #0
 8012656:	d1f0      	bne.n	801263a <SCSI_UpdateBotData+0x26>
  }

  return 0;
 8012658:	2300      	movs	r3, #0
}
 801265a:	4618      	mov	r0, r3
 801265c:	371c      	adds	r7, #28
 801265e:	46bd      	mov	sp, r7
 8012660:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012664:	4770      	bx	lr

08012666 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 8012666:	b580      	push	{r7, lr}
 8012668:	b086      	sub	sp, #24
 801266a:	af00      	add	r7, sp, #0
 801266c:	60f8      	str	r0, [r7, #12]
 801266e:	60b9      	str	r1, [r7, #8]
 8012670:	4613      	mov	r3, r2
 8012672:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 8012674:	68fb      	ldr	r3, [r7, #12]
 8012676:	2b00      	cmp	r3, #0
 8012678:	d101      	bne.n	801267e <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 801267a:	2303      	movs	r3, #3
 801267c:	e01f      	b.n	80126be <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 801267e:	68fb      	ldr	r3, [r7, #12]
 8012680:	2200      	movs	r2, #0
 8012682:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 8012686:	68fb      	ldr	r3, [r7, #12]
 8012688:	2200      	movs	r2, #0
 801268a:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 801268e:	68fb      	ldr	r3, [r7, #12]
 8012690:	2200      	movs	r2, #0
 8012692:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 8012696:	68bb      	ldr	r3, [r7, #8]
 8012698:	2b00      	cmp	r3, #0
 801269a:	d003      	beq.n	80126a4 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 801269c:	68fb      	ldr	r3, [r7, #12]
 801269e:	68ba      	ldr	r2, [r7, #8]
 80126a0:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 80126a4:	68fb      	ldr	r3, [r7, #12]
 80126a6:	2201      	movs	r2, #1
 80126a8:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 80126ac:	68fb      	ldr	r3, [r7, #12]
 80126ae:	79fa      	ldrb	r2, [r7, #7]
 80126b0:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 80126b2:	68f8      	ldr	r0, [r7, #12]
 80126b4:	f005 f9ea 	bl	8017a8c <USBD_LL_Init>
 80126b8:	4603      	mov	r3, r0
 80126ba:	75fb      	strb	r3, [r7, #23]

  return ret;
 80126bc:	7dfb      	ldrb	r3, [r7, #23]
}
 80126be:	4618      	mov	r0, r3
 80126c0:	3718      	adds	r7, #24
 80126c2:	46bd      	mov	sp, r7
 80126c4:	bd80      	pop	{r7, pc}

080126c6 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 80126c6:	b580      	push	{r7, lr}
 80126c8:	b084      	sub	sp, #16
 80126ca:	af00      	add	r7, sp, #0
 80126cc:	6078      	str	r0, [r7, #4]
 80126ce:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80126d0:	2300      	movs	r3, #0
 80126d2:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 80126d4:	683b      	ldr	r3, [r7, #0]
 80126d6:	2b00      	cmp	r3, #0
 80126d8:	d101      	bne.n	80126de <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 80126da:	2303      	movs	r3, #3
 80126dc:	e025      	b.n	801272a <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 80126de:	687b      	ldr	r3, [r7, #4]
 80126e0:	683a      	ldr	r2, [r7, #0]
 80126e2:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 80126e6:	687b      	ldr	r3, [r7, #4]
 80126e8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 80126ec:	687b      	ldr	r3, [r7, #4]
 80126ee:	32ae      	adds	r2, #174	@ 0xae
 80126f0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80126f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80126f6:	2b00      	cmp	r3, #0
 80126f8:	d00f      	beq.n	801271a <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 80126fa:	687b      	ldr	r3, [r7, #4]
 80126fc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012700:	687b      	ldr	r3, [r7, #4]
 8012702:	32ae      	adds	r2, #174	@ 0xae
 8012704:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012708:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801270a:	f107 020e 	add.w	r2, r7, #14
 801270e:	4610      	mov	r0, r2
 8012710:	4798      	blx	r3
 8012712:	4602      	mov	r2, r0
 8012714:	687b      	ldr	r3, [r7, #4]
 8012716:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 801271a:	687b      	ldr	r3, [r7, #4]
 801271c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8012720:	1c5a      	adds	r2, r3, #1
 8012722:	687b      	ldr	r3, [r7, #4]
 8012724:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 8012728:	2300      	movs	r3, #0
}
 801272a:	4618      	mov	r0, r3
 801272c:	3710      	adds	r7, #16
 801272e:	46bd      	mov	sp, r7
 8012730:	bd80      	pop	{r7, pc}

08012732 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 8012732:	b580      	push	{r7, lr}
 8012734:	b082      	sub	sp, #8
 8012736:	af00      	add	r7, sp, #0
 8012738:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 801273a:	6878      	ldr	r0, [r7, #4]
 801273c:	f005 f9fe 	bl	8017b3c <USBD_LL_Start>
 8012740:	4603      	mov	r3, r0
}
 8012742:	4618      	mov	r0, r3
 8012744:	3708      	adds	r7, #8
 8012746:	46bd      	mov	sp, r7
 8012748:	bd80      	pop	{r7, pc}

0801274a <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 801274a:	b480      	push	{r7}
 801274c:	b083      	sub	sp, #12
 801274e:	af00      	add	r7, sp, #0
 8012750:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 8012752:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 8012754:	4618      	mov	r0, r3
 8012756:	370c      	adds	r7, #12
 8012758:	46bd      	mov	sp, r7
 801275a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801275e:	4770      	bx	lr

08012760 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012760:	b580      	push	{r7, lr}
 8012762:	b084      	sub	sp, #16
 8012764:	af00      	add	r7, sp, #0
 8012766:	6078      	str	r0, [r7, #4]
 8012768:	460b      	mov	r3, r1
 801276a:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 801276c:	2300      	movs	r3, #0
 801276e:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 8012770:	687b      	ldr	r3, [r7, #4]
 8012772:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012776:	2b00      	cmp	r3, #0
 8012778:	d009      	beq.n	801278e <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 801277a:	687b      	ldr	r3, [r7, #4]
 801277c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012780:	681b      	ldr	r3, [r3, #0]
 8012782:	78fa      	ldrb	r2, [r7, #3]
 8012784:	4611      	mov	r1, r2
 8012786:	6878      	ldr	r0, [r7, #4]
 8012788:	4798      	blx	r3
 801278a:	4603      	mov	r3, r0
 801278c:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 801278e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012790:	4618      	mov	r0, r3
 8012792:	3710      	adds	r7, #16
 8012794:	46bd      	mov	sp, r7
 8012796:	bd80      	pop	{r7, pc}

08012798 <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 8012798:	b580      	push	{r7, lr}
 801279a:	b084      	sub	sp, #16
 801279c:	af00      	add	r7, sp, #0
 801279e:	6078      	str	r0, [r7, #4]
 80127a0:	460b      	mov	r3, r1
 80127a2:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 80127a4:	2300      	movs	r3, #0
 80127a6:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 80127a8:	687b      	ldr	r3, [r7, #4]
 80127aa:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80127ae:	685b      	ldr	r3, [r3, #4]
 80127b0:	78fa      	ldrb	r2, [r7, #3]
 80127b2:	4611      	mov	r1, r2
 80127b4:	6878      	ldr	r0, [r7, #4]
 80127b6:	4798      	blx	r3
 80127b8:	4603      	mov	r3, r0
 80127ba:	2b00      	cmp	r3, #0
 80127bc:	d001      	beq.n	80127c2 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 80127be:	2303      	movs	r3, #3
 80127c0:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 80127c2:	7bfb      	ldrb	r3, [r7, #15]
}
 80127c4:	4618      	mov	r0, r3
 80127c6:	3710      	adds	r7, #16
 80127c8:	46bd      	mov	sp, r7
 80127ca:	bd80      	pop	{r7, pc}

080127cc <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 80127cc:	b580      	push	{r7, lr}
 80127ce:	b084      	sub	sp, #16
 80127d0:	af00      	add	r7, sp, #0
 80127d2:	6078      	str	r0, [r7, #4]
 80127d4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 80127d6:	687b      	ldr	r3, [r7, #4]
 80127d8:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 80127dc:	6839      	ldr	r1, [r7, #0]
 80127de:	4618      	mov	r0, r3
 80127e0:	f001 f8b9 	bl	8013956 <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 80127e4:	687b      	ldr	r3, [r7, #4]
 80127e6:	2201      	movs	r2, #1
 80127e8:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 80127ec:	687b      	ldr	r3, [r7, #4]
 80127ee:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 80127f2:	461a      	mov	r2, r3
 80127f4:	687b      	ldr	r3, [r7, #4]
 80127f6:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 80127fa:	687b      	ldr	r3, [r7, #4]
 80127fc:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012800:	f003 031f 	and.w	r3, r3, #31
 8012804:	2b02      	cmp	r3, #2
 8012806:	d01a      	beq.n	801283e <USBD_LL_SetupStage+0x72>
 8012808:	2b02      	cmp	r3, #2
 801280a:	d822      	bhi.n	8012852 <USBD_LL_SetupStage+0x86>
 801280c:	2b00      	cmp	r3, #0
 801280e:	d002      	beq.n	8012816 <USBD_LL_SetupStage+0x4a>
 8012810:	2b01      	cmp	r3, #1
 8012812:	d00a      	beq.n	801282a <USBD_LL_SetupStage+0x5e>
 8012814:	e01d      	b.n	8012852 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 8012816:	687b      	ldr	r3, [r7, #4]
 8012818:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 801281c:	4619      	mov	r1, r3
 801281e:	6878      	ldr	r0, [r7, #4]
 8012820:	f000 fae4 	bl	8012dec <USBD_StdDevReq>
 8012824:	4603      	mov	r3, r0
 8012826:	73fb      	strb	r3, [r7, #15]
      break;
 8012828:	e020      	b.n	801286c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 801282a:	687b      	ldr	r3, [r7, #4]
 801282c:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012830:	4619      	mov	r1, r3
 8012832:	6878      	ldr	r0, [r7, #4]
 8012834:	f000 fb4c 	bl	8012ed0 <USBD_StdItfReq>
 8012838:	4603      	mov	r3, r0
 801283a:	73fb      	strb	r3, [r7, #15]
      break;
 801283c:	e016      	b.n	801286c <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 801283e:	687b      	ldr	r3, [r7, #4]
 8012840:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 8012844:	4619      	mov	r1, r3
 8012846:	6878      	ldr	r0, [r7, #4]
 8012848:	f000 fbae 	bl	8012fa8 <USBD_StdEPReq>
 801284c:	4603      	mov	r3, r0
 801284e:	73fb      	strb	r3, [r7, #15]
      break;
 8012850:	e00c      	b.n	801286c <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 8012852:	687b      	ldr	r3, [r7, #4]
 8012854:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 8012858:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 801285c:	b2db      	uxtb	r3, r3
 801285e:	4619      	mov	r1, r3
 8012860:	6878      	ldr	r0, [r7, #4]
 8012862:	f005 f9ea 	bl	8017c3a <USBD_LL_StallEP>
 8012866:	4603      	mov	r3, r0
 8012868:	73fb      	strb	r3, [r7, #15]
      break;
 801286a:	bf00      	nop
  }

  return ret;
 801286c:	7bfb      	ldrb	r3, [r7, #15]
}
 801286e:	4618      	mov	r0, r3
 8012870:	3710      	adds	r7, #16
 8012872:	46bd      	mov	sp, r7
 8012874:	bd80      	pop	{r7, pc}

08012876 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 8012876:	b580      	push	{r7, lr}
 8012878:	b086      	sub	sp, #24
 801287a:	af00      	add	r7, sp, #0
 801287c:	60f8      	str	r0, [r7, #12]
 801287e:	460b      	mov	r3, r1
 8012880:	607a      	str	r2, [r7, #4]
 8012882:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 8012884:	2300      	movs	r3, #0
 8012886:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 8012888:	7afb      	ldrb	r3, [r7, #11]
 801288a:	2b00      	cmp	r3, #0
 801288c:	d177      	bne.n	801297e <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 801288e:	68fb      	ldr	r3, [r7, #12]
 8012890:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 8012894:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 8012896:	68fb      	ldr	r3, [r7, #12]
 8012898:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 801289c:	2b03      	cmp	r3, #3
 801289e:	f040 80a1 	bne.w	80129e4 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 80128a2:	693b      	ldr	r3, [r7, #16]
 80128a4:	685b      	ldr	r3, [r3, #4]
 80128a6:	693a      	ldr	r2, [r7, #16]
 80128a8:	8992      	ldrh	r2, [r2, #12]
 80128aa:	4293      	cmp	r3, r2
 80128ac:	d91c      	bls.n	80128e8 <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 80128ae:	693b      	ldr	r3, [r7, #16]
 80128b0:	685b      	ldr	r3, [r3, #4]
 80128b2:	693a      	ldr	r2, [r7, #16]
 80128b4:	8992      	ldrh	r2, [r2, #12]
 80128b6:	1a9a      	subs	r2, r3, r2
 80128b8:	693b      	ldr	r3, [r7, #16]
 80128ba:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 80128bc:	693b      	ldr	r3, [r7, #16]
 80128be:	691b      	ldr	r3, [r3, #16]
 80128c0:	693a      	ldr	r2, [r7, #16]
 80128c2:	8992      	ldrh	r2, [r2, #12]
 80128c4:	441a      	add	r2, r3
 80128c6:	693b      	ldr	r3, [r7, #16]
 80128c8:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 80128ca:	693b      	ldr	r3, [r7, #16]
 80128cc:	6919      	ldr	r1, [r3, #16]
 80128ce:	693b      	ldr	r3, [r7, #16]
 80128d0:	899b      	ldrh	r3, [r3, #12]
 80128d2:	461a      	mov	r2, r3
 80128d4:	693b      	ldr	r3, [r7, #16]
 80128d6:	685b      	ldr	r3, [r3, #4]
 80128d8:	4293      	cmp	r3, r2
 80128da:	bf38      	it	cc
 80128dc:	4613      	movcc	r3, r2
 80128de:	461a      	mov	r2, r3
 80128e0:	68f8      	ldr	r0, [r7, #12]
 80128e2:	f001 f91e 	bl	8013b22 <USBD_CtlContinueRx>
 80128e6:	e07d      	b.n	80129e4 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 80128e8:	68fb      	ldr	r3, [r7, #12]
 80128ea:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 80128ee:	f003 031f 	and.w	r3, r3, #31
 80128f2:	2b02      	cmp	r3, #2
 80128f4:	d014      	beq.n	8012920 <USBD_LL_DataOutStage+0xaa>
 80128f6:	2b02      	cmp	r3, #2
 80128f8:	d81d      	bhi.n	8012936 <USBD_LL_DataOutStage+0xc0>
 80128fa:	2b00      	cmp	r3, #0
 80128fc:	d002      	beq.n	8012904 <USBD_LL_DataOutStage+0x8e>
 80128fe:	2b01      	cmp	r3, #1
 8012900:	d003      	beq.n	801290a <USBD_LL_DataOutStage+0x94>
 8012902:	e018      	b.n	8012936 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 8012904:	2300      	movs	r3, #0
 8012906:	75bb      	strb	r3, [r7, #22]
            break;
 8012908:	e018      	b.n	801293c <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 801290a:	68fb      	ldr	r3, [r7, #12]
 801290c:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012910:	b2db      	uxtb	r3, r3
 8012912:	4619      	mov	r1, r3
 8012914:	68f8      	ldr	r0, [r7, #12]
 8012916:	f000 f9dc 	bl	8012cd2 <USBD_CoreFindIF>
 801291a:	4603      	mov	r3, r0
 801291c:	75bb      	strb	r3, [r7, #22]
            break;
 801291e:	e00d      	b.n	801293c <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 8012920:	68fb      	ldr	r3, [r7, #12]
 8012922:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 8012926:	b2db      	uxtb	r3, r3
 8012928:	4619      	mov	r1, r3
 801292a:	68f8      	ldr	r0, [r7, #12]
 801292c:	f000 f9de 	bl	8012cec <USBD_CoreFindEP>
 8012930:	4603      	mov	r3, r0
 8012932:	75bb      	strb	r3, [r7, #22]
            break;
 8012934:	e002      	b.n	801293c <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 8012936:	2300      	movs	r3, #0
 8012938:	75bb      	strb	r3, [r7, #22]
            break;
 801293a:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 801293c:	7dbb      	ldrb	r3, [r7, #22]
 801293e:	2b00      	cmp	r3, #0
 8012940:	d119      	bne.n	8012976 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012942:	68fb      	ldr	r3, [r7, #12]
 8012944:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012948:	b2db      	uxtb	r3, r3
 801294a:	2b03      	cmp	r3, #3
 801294c:	d113      	bne.n	8012976 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 801294e:	7dba      	ldrb	r2, [r7, #22]
 8012950:	68fb      	ldr	r3, [r7, #12]
 8012952:	32ae      	adds	r2, #174	@ 0xae
 8012954:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012958:	691b      	ldr	r3, [r3, #16]
 801295a:	2b00      	cmp	r3, #0
 801295c:	d00b      	beq.n	8012976 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 801295e:	7dba      	ldrb	r2, [r7, #22]
 8012960:	68fb      	ldr	r3, [r7, #12]
 8012962:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 8012966:	7dba      	ldrb	r2, [r7, #22]
 8012968:	68fb      	ldr	r3, [r7, #12]
 801296a:	32ae      	adds	r2, #174	@ 0xae
 801296c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012970:	691b      	ldr	r3, [r3, #16]
 8012972:	68f8      	ldr	r0, [r7, #12]
 8012974:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 8012976:	68f8      	ldr	r0, [r7, #12]
 8012978:	f001 f8e4 	bl	8013b44 <USBD_CtlSendStatus>
 801297c:	e032      	b.n	80129e4 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 801297e:	7afb      	ldrb	r3, [r7, #11]
 8012980:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8012984:	b2db      	uxtb	r3, r3
 8012986:	4619      	mov	r1, r3
 8012988:	68f8      	ldr	r0, [r7, #12]
 801298a:	f000 f9af 	bl	8012cec <USBD_CoreFindEP>
 801298e:	4603      	mov	r3, r0
 8012990:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012992:	7dbb      	ldrb	r3, [r7, #22]
 8012994:	2bff      	cmp	r3, #255	@ 0xff
 8012996:	d025      	beq.n	80129e4 <USBD_LL_DataOutStage+0x16e>
 8012998:	7dbb      	ldrb	r3, [r7, #22]
 801299a:	2b00      	cmp	r3, #0
 801299c:	d122      	bne.n	80129e4 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801299e:	68fb      	ldr	r3, [r7, #12]
 80129a0:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80129a4:	b2db      	uxtb	r3, r3
 80129a6:	2b03      	cmp	r3, #3
 80129a8:	d117      	bne.n	80129da <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 80129aa:	7dba      	ldrb	r2, [r7, #22]
 80129ac:	68fb      	ldr	r3, [r7, #12]
 80129ae:	32ae      	adds	r2, #174	@ 0xae
 80129b0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129b4:	699b      	ldr	r3, [r3, #24]
 80129b6:	2b00      	cmp	r3, #0
 80129b8:	d00f      	beq.n	80129da <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 80129ba:	7dba      	ldrb	r2, [r7, #22]
 80129bc:	68fb      	ldr	r3, [r7, #12]
 80129be:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 80129c2:	7dba      	ldrb	r2, [r7, #22]
 80129c4:	68fb      	ldr	r3, [r7, #12]
 80129c6:	32ae      	adds	r2, #174	@ 0xae
 80129c8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80129cc:	699b      	ldr	r3, [r3, #24]
 80129ce:	7afa      	ldrb	r2, [r7, #11]
 80129d0:	4611      	mov	r1, r2
 80129d2:	68f8      	ldr	r0, [r7, #12]
 80129d4:	4798      	blx	r3
 80129d6:	4603      	mov	r3, r0
 80129d8:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 80129da:	7dfb      	ldrb	r3, [r7, #23]
 80129dc:	2b00      	cmp	r3, #0
 80129de:	d001      	beq.n	80129e4 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 80129e0:	7dfb      	ldrb	r3, [r7, #23]
 80129e2:	e000      	b.n	80129e6 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 80129e4:	2300      	movs	r3, #0
}
 80129e6:	4618      	mov	r0, r3
 80129e8:	3718      	adds	r7, #24
 80129ea:	46bd      	mov	sp, r7
 80129ec:	bd80      	pop	{r7, pc}

080129ee <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 80129ee:	b580      	push	{r7, lr}
 80129f0:	b086      	sub	sp, #24
 80129f2:	af00      	add	r7, sp, #0
 80129f4:	60f8      	str	r0, [r7, #12]
 80129f6:	460b      	mov	r3, r1
 80129f8:	607a      	str	r2, [r7, #4]
 80129fa:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 80129fc:	7afb      	ldrb	r3, [r7, #11]
 80129fe:	2b00      	cmp	r3, #0
 8012a00:	d178      	bne.n	8012af4 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 8012a02:	68fb      	ldr	r3, [r7, #12]
 8012a04:	3314      	adds	r3, #20
 8012a06:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 8012a08:	68fb      	ldr	r3, [r7, #12]
 8012a0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 8012a0e:	2b02      	cmp	r3, #2
 8012a10:	d163      	bne.n	8012ada <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 8012a12:	693b      	ldr	r3, [r7, #16]
 8012a14:	685b      	ldr	r3, [r3, #4]
 8012a16:	693a      	ldr	r2, [r7, #16]
 8012a18:	8992      	ldrh	r2, [r2, #12]
 8012a1a:	4293      	cmp	r3, r2
 8012a1c:	d91c      	bls.n	8012a58 <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 8012a1e:	693b      	ldr	r3, [r7, #16]
 8012a20:	685b      	ldr	r3, [r3, #4]
 8012a22:	693a      	ldr	r2, [r7, #16]
 8012a24:	8992      	ldrh	r2, [r2, #12]
 8012a26:	1a9a      	subs	r2, r3, r2
 8012a28:	693b      	ldr	r3, [r7, #16]
 8012a2a:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 8012a2c:	693b      	ldr	r3, [r7, #16]
 8012a2e:	691b      	ldr	r3, [r3, #16]
 8012a30:	693a      	ldr	r2, [r7, #16]
 8012a32:	8992      	ldrh	r2, [r2, #12]
 8012a34:	441a      	add	r2, r3
 8012a36:	693b      	ldr	r3, [r7, #16]
 8012a38:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 8012a3a:	693b      	ldr	r3, [r7, #16]
 8012a3c:	6919      	ldr	r1, [r3, #16]
 8012a3e:	693b      	ldr	r3, [r7, #16]
 8012a40:	685b      	ldr	r3, [r3, #4]
 8012a42:	461a      	mov	r2, r3
 8012a44:	68f8      	ldr	r0, [r7, #12]
 8012a46:	f001 f85b 	bl	8013b00 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012a4a:	2300      	movs	r3, #0
 8012a4c:	2200      	movs	r2, #0
 8012a4e:	2100      	movs	r1, #0
 8012a50:	68f8      	ldr	r0, [r7, #12]
 8012a52:	f005 f99c 	bl	8017d8e <USBD_LL_PrepareReceive>
 8012a56:	e040      	b.n	8012ada <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 8012a58:	693b      	ldr	r3, [r7, #16]
 8012a5a:	899b      	ldrh	r3, [r3, #12]
 8012a5c:	461a      	mov	r2, r3
 8012a5e:	693b      	ldr	r3, [r7, #16]
 8012a60:	685b      	ldr	r3, [r3, #4]
 8012a62:	429a      	cmp	r2, r3
 8012a64:	d11c      	bne.n	8012aa0 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 8012a66:	693b      	ldr	r3, [r7, #16]
 8012a68:	681b      	ldr	r3, [r3, #0]
 8012a6a:	693a      	ldr	r2, [r7, #16]
 8012a6c:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 8012a6e:	4293      	cmp	r3, r2
 8012a70:	d316      	bcc.n	8012aa0 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 8012a72:	693b      	ldr	r3, [r7, #16]
 8012a74:	681a      	ldr	r2, [r3, #0]
 8012a76:	68fb      	ldr	r3, [r7, #12]
 8012a78:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 8012a7c:	429a      	cmp	r2, r3
 8012a7e:	d20f      	bcs.n	8012aa0 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 8012a80:	2200      	movs	r2, #0
 8012a82:	2100      	movs	r1, #0
 8012a84:	68f8      	ldr	r0, [r7, #12]
 8012a86:	f001 f83b 	bl	8013b00 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 8012a8a:	68fb      	ldr	r3, [r7, #12]
 8012a8c:	2200      	movs	r2, #0
 8012a8e:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8012a92:	2300      	movs	r3, #0
 8012a94:	2200      	movs	r2, #0
 8012a96:	2100      	movs	r1, #0
 8012a98:	68f8      	ldr	r0, [r7, #12]
 8012a9a:	f005 f978 	bl	8017d8e <USBD_LL_PrepareReceive>
 8012a9e:	e01c      	b.n	8012ada <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012aa0:	68fb      	ldr	r3, [r7, #12]
 8012aa2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012aa6:	b2db      	uxtb	r3, r3
 8012aa8:	2b03      	cmp	r3, #3
 8012aaa:	d10f      	bne.n	8012acc <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 8012aac:	68fb      	ldr	r3, [r7, #12]
 8012aae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ab2:	68db      	ldr	r3, [r3, #12]
 8012ab4:	2b00      	cmp	r3, #0
 8012ab6:	d009      	beq.n	8012acc <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 8012ab8:	68fb      	ldr	r3, [r7, #12]
 8012aba:	2200      	movs	r2, #0
 8012abc:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 8012ac0:	68fb      	ldr	r3, [r7, #12]
 8012ac2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ac6:	68db      	ldr	r3, [r3, #12]
 8012ac8:	68f8      	ldr	r0, [r7, #12]
 8012aca:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 8012acc:	2180      	movs	r1, #128	@ 0x80
 8012ace:	68f8      	ldr	r0, [r7, #12]
 8012ad0:	f005 f8b3 	bl	8017c3a <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 8012ad4:	68f8      	ldr	r0, [r7, #12]
 8012ad6:	f001 f848 	bl	8013b6a <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 8012ada:	68fb      	ldr	r3, [r7, #12]
 8012adc:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 8012ae0:	2b00      	cmp	r3, #0
 8012ae2:	d03a      	beq.n	8012b5a <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 8012ae4:	68f8      	ldr	r0, [r7, #12]
 8012ae6:	f7ff fe30 	bl	801274a <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 8012aea:	68fb      	ldr	r3, [r7, #12]
 8012aec:	2200      	movs	r2, #0
 8012aee:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 8012af2:	e032      	b.n	8012b5a <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 8012af4:	7afb      	ldrb	r3, [r7, #11]
 8012af6:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8012afa:	b2db      	uxtb	r3, r3
 8012afc:	4619      	mov	r1, r3
 8012afe:	68f8      	ldr	r0, [r7, #12]
 8012b00:	f000 f8f4 	bl	8012cec <USBD_CoreFindEP>
 8012b04:	4603      	mov	r3, r0
 8012b06:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012b08:	7dfb      	ldrb	r3, [r7, #23]
 8012b0a:	2bff      	cmp	r3, #255	@ 0xff
 8012b0c:	d025      	beq.n	8012b5a <USBD_LL_DataInStage+0x16c>
 8012b0e:	7dfb      	ldrb	r3, [r7, #23]
 8012b10:	2b00      	cmp	r3, #0
 8012b12:	d122      	bne.n	8012b5a <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012b14:	68fb      	ldr	r3, [r7, #12]
 8012b16:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012b1a:	b2db      	uxtb	r3, r3
 8012b1c:	2b03      	cmp	r3, #3
 8012b1e:	d11c      	bne.n	8012b5a <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 8012b20:	7dfa      	ldrb	r2, [r7, #23]
 8012b22:	68fb      	ldr	r3, [r7, #12]
 8012b24:	32ae      	adds	r2, #174	@ 0xae
 8012b26:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b2a:	695b      	ldr	r3, [r3, #20]
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d014      	beq.n	8012b5a <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 8012b30:	7dfa      	ldrb	r2, [r7, #23]
 8012b32:	68fb      	ldr	r3, [r7, #12]
 8012b34:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 8012b38:	7dfa      	ldrb	r2, [r7, #23]
 8012b3a:	68fb      	ldr	r3, [r7, #12]
 8012b3c:	32ae      	adds	r2, #174	@ 0xae
 8012b3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012b42:	695b      	ldr	r3, [r3, #20]
 8012b44:	7afa      	ldrb	r2, [r7, #11]
 8012b46:	4611      	mov	r1, r2
 8012b48:	68f8      	ldr	r0, [r7, #12]
 8012b4a:	4798      	blx	r3
 8012b4c:	4603      	mov	r3, r0
 8012b4e:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 8012b50:	7dbb      	ldrb	r3, [r7, #22]
 8012b52:	2b00      	cmp	r3, #0
 8012b54:	d001      	beq.n	8012b5a <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 8012b56:	7dbb      	ldrb	r3, [r7, #22]
 8012b58:	e000      	b.n	8012b5c <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 8012b5a:	2300      	movs	r3, #0
}
 8012b5c:	4618      	mov	r0, r3
 8012b5e:	3718      	adds	r7, #24
 8012b60:	46bd      	mov	sp, r7
 8012b62:	bd80      	pop	{r7, pc}

08012b64 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 8012b64:	b580      	push	{r7, lr}
 8012b66:	b084      	sub	sp, #16
 8012b68:	af00      	add	r7, sp, #0
 8012b6a:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 8012b6c:	2300      	movs	r3, #0
 8012b6e:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 8012b70:	687b      	ldr	r3, [r7, #4]
 8012b72:	2201      	movs	r2, #1
 8012b74:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 8012b78:	687b      	ldr	r3, [r7, #4]
 8012b7a:	2200      	movs	r2, #0
 8012b7c:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 8012b80:	687b      	ldr	r3, [r7, #4]
 8012b82:	2200      	movs	r2, #0
 8012b84:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 8012b86:	687b      	ldr	r3, [r7, #4]
 8012b88:	2200      	movs	r2, #0
 8012b8a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 8012b8e:	687b      	ldr	r3, [r7, #4]
 8012b90:	2200      	movs	r2, #0
 8012b92:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 8012b96:	687b      	ldr	r3, [r7, #4]
 8012b98:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012b9c:	2b00      	cmp	r3, #0
 8012b9e:	d014      	beq.n	8012bca <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 8012ba0:	687b      	ldr	r3, [r7, #4]
 8012ba2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012ba6:	685b      	ldr	r3, [r3, #4]
 8012ba8:	2b00      	cmp	r3, #0
 8012baa:	d00e      	beq.n	8012bca <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 8012bac:	687b      	ldr	r3, [r7, #4]
 8012bae:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012bb2:	685b      	ldr	r3, [r3, #4]
 8012bb4:	687a      	ldr	r2, [r7, #4]
 8012bb6:	6852      	ldr	r2, [r2, #4]
 8012bb8:	b2d2      	uxtb	r2, r2
 8012bba:	4611      	mov	r1, r2
 8012bbc:	6878      	ldr	r0, [r7, #4]
 8012bbe:	4798      	blx	r3
 8012bc0:	4603      	mov	r3, r0
 8012bc2:	2b00      	cmp	r3, #0
 8012bc4:	d001      	beq.n	8012bca <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 8012bc6:	2303      	movs	r3, #3
 8012bc8:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012bca:	2340      	movs	r3, #64	@ 0x40
 8012bcc:	2200      	movs	r2, #0
 8012bce:	2100      	movs	r1, #0
 8012bd0:	6878      	ldr	r0, [r7, #4]
 8012bd2:	f004 ffce 	bl	8017b72 <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 8012bd6:	687b      	ldr	r3, [r7, #4]
 8012bd8:	2201      	movs	r2, #1
 8012bda:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 8012bde:	687b      	ldr	r3, [r7, #4]
 8012be0:	2240      	movs	r2, #64	@ 0x40
 8012be2:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 8012be6:	2340      	movs	r3, #64	@ 0x40
 8012be8:	2200      	movs	r2, #0
 8012bea:	2180      	movs	r1, #128	@ 0x80
 8012bec:	6878      	ldr	r0, [r7, #4]
 8012bee:	f004 ffc0 	bl	8017b72 <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 8012bf2:	687b      	ldr	r3, [r7, #4]
 8012bf4:	2201      	movs	r2, #1
 8012bf6:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 8012bfa:	687b      	ldr	r3, [r7, #4]
 8012bfc:	2240      	movs	r2, #64	@ 0x40
 8012bfe:	841a      	strh	r2, [r3, #32]

  return ret;
 8012c00:	7bfb      	ldrb	r3, [r7, #15]
}
 8012c02:	4618      	mov	r0, r3
 8012c04:	3710      	adds	r7, #16
 8012c06:	46bd      	mov	sp, r7
 8012c08:	bd80      	pop	{r7, pc}

08012c0a <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 8012c0a:	b480      	push	{r7}
 8012c0c:	b083      	sub	sp, #12
 8012c0e:	af00      	add	r7, sp, #0
 8012c10:	6078      	str	r0, [r7, #4]
 8012c12:	460b      	mov	r3, r1
 8012c14:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 8012c16:	687b      	ldr	r3, [r7, #4]
 8012c18:	78fa      	ldrb	r2, [r7, #3]
 8012c1a:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 8012c1c:	2300      	movs	r3, #0
}
 8012c1e:	4618      	mov	r0, r3
 8012c20:	370c      	adds	r7, #12
 8012c22:	46bd      	mov	sp, r7
 8012c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c28:	4770      	bx	lr

08012c2a <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 8012c2a:	b480      	push	{r7}
 8012c2c:	b083      	sub	sp, #12
 8012c2e:	af00      	add	r7, sp, #0
 8012c30:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 8012c32:	687b      	ldr	r3, [r7, #4]
 8012c34:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c38:	b2db      	uxtb	r3, r3
 8012c3a:	2b04      	cmp	r3, #4
 8012c3c:	d006      	beq.n	8012c4c <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 8012c3e:	687b      	ldr	r3, [r7, #4]
 8012c40:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c44:	b2da      	uxtb	r2, r3
 8012c46:	687b      	ldr	r3, [r7, #4]
 8012c48:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 8012c4c:	687b      	ldr	r3, [r7, #4]
 8012c4e:	2204      	movs	r2, #4
 8012c50:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 8012c54:	2300      	movs	r3, #0
}
 8012c56:	4618      	mov	r0, r3
 8012c58:	370c      	adds	r7, #12
 8012c5a:	46bd      	mov	sp, r7
 8012c5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c60:	4770      	bx	lr

08012c62 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 8012c62:	b480      	push	{r7}
 8012c64:	b083      	sub	sp, #12
 8012c66:	af00      	add	r7, sp, #0
 8012c68:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 8012c6a:	687b      	ldr	r3, [r7, #4]
 8012c6c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012c70:	b2db      	uxtb	r3, r3
 8012c72:	2b04      	cmp	r3, #4
 8012c74:	d106      	bne.n	8012c84 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 8012c76:	687b      	ldr	r3, [r7, #4]
 8012c78:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 8012c7c:	b2da      	uxtb	r2, r3
 8012c7e:	687b      	ldr	r3, [r7, #4]
 8012c80:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 8012c84:	2300      	movs	r3, #0
}
 8012c86:	4618      	mov	r0, r3
 8012c88:	370c      	adds	r7, #12
 8012c8a:	46bd      	mov	sp, r7
 8012c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012c90:	4770      	bx	lr

08012c92 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 8012c92:	b580      	push	{r7, lr}
 8012c94:	b082      	sub	sp, #8
 8012c96:	af00      	add	r7, sp, #0
 8012c98:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8012c9a:	687b      	ldr	r3, [r7, #4]
 8012c9c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012ca0:	b2db      	uxtb	r3, r3
 8012ca2:	2b03      	cmp	r3, #3
 8012ca4:	d110      	bne.n	8012cc8 <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 8012ca6:	687b      	ldr	r3, [r7, #4]
 8012ca8:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cac:	2b00      	cmp	r3, #0
 8012cae:	d00b      	beq.n	8012cc8 <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 8012cb0:	687b      	ldr	r3, [r7, #4]
 8012cb2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cb6:	69db      	ldr	r3, [r3, #28]
 8012cb8:	2b00      	cmp	r3, #0
 8012cba:	d005      	beq.n	8012cc8 <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 8012cbc:	687b      	ldr	r3, [r7, #4]
 8012cbe:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8012cc2:	69db      	ldr	r3, [r3, #28]
 8012cc4:	6878      	ldr	r0, [r7, #4]
 8012cc6:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 8012cc8:	2300      	movs	r3, #0
}
 8012cca:	4618      	mov	r0, r3
 8012ccc:	3708      	adds	r7, #8
 8012cce:	46bd      	mov	sp, r7
 8012cd0:	bd80      	pop	{r7, pc}

08012cd2 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012cd2:	b480      	push	{r7}
 8012cd4:	b083      	sub	sp, #12
 8012cd6:	af00      	add	r7, sp, #0
 8012cd8:	6078      	str	r0, [r7, #4]
 8012cda:	460b      	mov	r3, r1
 8012cdc:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012cde:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012ce0:	4618      	mov	r0, r3
 8012ce2:	370c      	adds	r7, #12
 8012ce4:	46bd      	mov	sp, r7
 8012ce6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012cea:	4770      	bx	lr

08012cec <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 8012cec:	b480      	push	{r7}
 8012cee:	b083      	sub	sp, #12
 8012cf0:	af00      	add	r7, sp, #0
 8012cf2:	6078      	str	r0, [r7, #4]
 8012cf4:	460b      	mov	r3, r1
 8012cf6:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 8012cf8:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 8012cfa:	4618      	mov	r0, r3
 8012cfc:	370c      	adds	r7, #12
 8012cfe:	46bd      	mov	sp, r7
 8012d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012d04:	4770      	bx	lr

08012d06 <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 8012d06:	b580      	push	{r7, lr}
 8012d08:	b086      	sub	sp, #24
 8012d0a:	af00      	add	r7, sp, #0
 8012d0c:	6078      	str	r0, [r7, #4]
 8012d0e:	460b      	mov	r3, r1
 8012d10:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 8012d12:	687b      	ldr	r3, [r7, #4]
 8012d14:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 8012d16:	687b      	ldr	r3, [r7, #4]
 8012d18:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 8012d1a:	2300      	movs	r3, #0
 8012d1c:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 8012d1e:	68fb      	ldr	r3, [r7, #12]
 8012d20:	885b      	ldrh	r3, [r3, #2]
 8012d22:	b29b      	uxth	r3, r3
 8012d24:	68fa      	ldr	r2, [r7, #12]
 8012d26:	7812      	ldrb	r2, [r2, #0]
 8012d28:	4293      	cmp	r3, r2
 8012d2a:	d91f      	bls.n	8012d6c <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 8012d2c:	68fb      	ldr	r3, [r7, #12]
 8012d2e:	781b      	ldrb	r3, [r3, #0]
 8012d30:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 8012d32:	e013      	b.n	8012d5c <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 8012d34:	f107 030a 	add.w	r3, r7, #10
 8012d38:	4619      	mov	r1, r3
 8012d3a:	6978      	ldr	r0, [r7, #20]
 8012d3c:	f000 f81b 	bl	8012d76 <USBD_GetNextDesc>
 8012d40:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 8012d42:	697b      	ldr	r3, [r7, #20]
 8012d44:	785b      	ldrb	r3, [r3, #1]
 8012d46:	2b05      	cmp	r3, #5
 8012d48:	d108      	bne.n	8012d5c <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 8012d4a:	697b      	ldr	r3, [r7, #20]
 8012d4c:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 8012d4e:	693b      	ldr	r3, [r7, #16]
 8012d50:	789b      	ldrb	r3, [r3, #2]
 8012d52:	78fa      	ldrb	r2, [r7, #3]
 8012d54:	429a      	cmp	r2, r3
 8012d56:	d008      	beq.n	8012d6a <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 8012d58:	2300      	movs	r3, #0
 8012d5a:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 8012d5c:	68fb      	ldr	r3, [r7, #12]
 8012d5e:	885b      	ldrh	r3, [r3, #2]
 8012d60:	b29a      	uxth	r2, r3
 8012d62:	897b      	ldrh	r3, [r7, #10]
 8012d64:	429a      	cmp	r2, r3
 8012d66:	d8e5      	bhi.n	8012d34 <USBD_GetEpDesc+0x2e>
 8012d68:	e000      	b.n	8012d6c <USBD_GetEpDesc+0x66>
          break;
 8012d6a:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 8012d6c:	693b      	ldr	r3, [r7, #16]
}
 8012d6e:	4618      	mov	r0, r3
 8012d70:	3718      	adds	r7, #24
 8012d72:	46bd      	mov	sp, r7
 8012d74:	bd80      	pop	{r7, pc}

08012d76 <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 8012d76:	b480      	push	{r7}
 8012d78:	b085      	sub	sp, #20
 8012d7a:	af00      	add	r7, sp, #0
 8012d7c:	6078      	str	r0, [r7, #4]
 8012d7e:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 8012d80:	687b      	ldr	r3, [r7, #4]
 8012d82:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 8012d84:	683b      	ldr	r3, [r7, #0]
 8012d86:	881b      	ldrh	r3, [r3, #0]
 8012d88:	68fa      	ldr	r2, [r7, #12]
 8012d8a:	7812      	ldrb	r2, [r2, #0]
 8012d8c:	4413      	add	r3, r2
 8012d8e:	b29a      	uxth	r2, r3
 8012d90:	683b      	ldr	r3, [r7, #0]
 8012d92:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 8012d94:	68fb      	ldr	r3, [r7, #12]
 8012d96:	781b      	ldrb	r3, [r3, #0]
 8012d98:	461a      	mov	r2, r3
 8012d9a:	687b      	ldr	r3, [r7, #4]
 8012d9c:	4413      	add	r3, r2
 8012d9e:	60fb      	str	r3, [r7, #12]

  return (pnext);
 8012da0:	68fb      	ldr	r3, [r7, #12]
}
 8012da2:	4618      	mov	r0, r3
 8012da4:	3714      	adds	r7, #20
 8012da6:	46bd      	mov	sp, r7
 8012da8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dac:	4770      	bx	lr

08012dae <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 8012dae:	b480      	push	{r7}
 8012db0:	b087      	sub	sp, #28
 8012db2:	af00      	add	r7, sp, #0
 8012db4:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 8012db6:	687b      	ldr	r3, [r7, #4]
 8012db8:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 8012dba:	697b      	ldr	r3, [r7, #20]
 8012dbc:	781b      	ldrb	r3, [r3, #0]
 8012dbe:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 8012dc0:	697b      	ldr	r3, [r7, #20]
 8012dc2:	3301      	adds	r3, #1
 8012dc4:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 8012dc6:	697b      	ldr	r3, [r7, #20]
 8012dc8:	781b      	ldrb	r3, [r3, #0]
 8012dca:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 8012dcc:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 8012dd0:	021b      	lsls	r3, r3, #8
 8012dd2:	b21a      	sxth	r2, r3
 8012dd4:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8012dd8:	4313      	orrs	r3, r2
 8012dda:	b21b      	sxth	r3, r3
 8012ddc:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 8012dde:	89fb      	ldrh	r3, [r7, #14]
}
 8012de0:	4618      	mov	r0, r3
 8012de2:	371c      	adds	r7, #28
 8012de4:	46bd      	mov	sp, r7
 8012de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8012dea:	4770      	bx	lr

08012dec <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012dec:	b580      	push	{r7, lr}
 8012dee:	b084      	sub	sp, #16
 8012df0:	af00      	add	r7, sp, #0
 8012df2:	6078      	str	r0, [r7, #4]
 8012df4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012df6:	2300      	movs	r3, #0
 8012df8:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012dfa:	683b      	ldr	r3, [r7, #0]
 8012dfc:	781b      	ldrb	r3, [r3, #0]
 8012dfe:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012e02:	2b40      	cmp	r3, #64	@ 0x40
 8012e04:	d005      	beq.n	8012e12 <USBD_StdDevReq+0x26>
 8012e06:	2b40      	cmp	r3, #64	@ 0x40
 8012e08:	d857      	bhi.n	8012eba <USBD_StdDevReq+0xce>
 8012e0a:	2b00      	cmp	r3, #0
 8012e0c:	d00f      	beq.n	8012e2e <USBD_StdDevReq+0x42>
 8012e0e:	2b20      	cmp	r3, #32
 8012e10:	d153      	bne.n	8012eba <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 8012e12:	687b      	ldr	r3, [r7, #4]
 8012e14:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 8012e18:	687b      	ldr	r3, [r7, #4]
 8012e1a:	32ae      	adds	r2, #174	@ 0xae
 8012e1c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012e20:	689b      	ldr	r3, [r3, #8]
 8012e22:	6839      	ldr	r1, [r7, #0]
 8012e24:	6878      	ldr	r0, [r7, #4]
 8012e26:	4798      	blx	r3
 8012e28:	4603      	mov	r3, r0
 8012e2a:	73fb      	strb	r3, [r7, #15]
      break;
 8012e2c:	e04a      	b.n	8012ec4 <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8012e2e:	683b      	ldr	r3, [r7, #0]
 8012e30:	785b      	ldrb	r3, [r3, #1]
 8012e32:	2b09      	cmp	r3, #9
 8012e34:	d83b      	bhi.n	8012eae <USBD_StdDevReq+0xc2>
 8012e36:	a201      	add	r2, pc, #4	@ (adr r2, 8012e3c <USBD_StdDevReq+0x50>)
 8012e38:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8012e3c:	08012e91 	.word	0x08012e91
 8012e40:	08012ea5 	.word	0x08012ea5
 8012e44:	08012eaf 	.word	0x08012eaf
 8012e48:	08012e9b 	.word	0x08012e9b
 8012e4c:	08012eaf 	.word	0x08012eaf
 8012e50:	08012e6f 	.word	0x08012e6f
 8012e54:	08012e65 	.word	0x08012e65
 8012e58:	08012eaf 	.word	0x08012eaf
 8012e5c:	08012e87 	.word	0x08012e87
 8012e60:	08012e79 	.word	0x08012e79
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 8012e64:	6839      	ldr	r1, [r7, #0]
 8012e66:	6878      	ldr	r0, [r7, #4]
 8012e68:	f000 fa3e 	bl	80132e8 <USBD_GetDescriptor>
          break;
 8012e6c:	e024      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 8012e6e:	6839      	ldr	r1, [r7, #0]
 8012e70:	6878      	ldr	r0, [r7, #4]
 8012e72:	f000 fbcd 	bl	8013610 <USBD_SetAddress>
          break;
 8012e76:	e01f      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 8012e78:	6839      	ldr	r1, [r7, #0]
 8012e7a:	6878      	ldr	r0, [r7, #4]
 8012e7c:	f000 fc0c 	bl	8013698 <USBD_SetConfig>
 8012e80:	4603      	mov	r3, r0
 8012e82:	73fb      	strb	r3, [r7, #15]
          break;
 8012e84:	e018      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 8012e86:	6839      	ldr	r1, [r7, #0]
 8012e88:	6878      	ldr	r0, [r7, #4]
 8012e8a:	f000 fcaf 	bl	80137ec <USBD_GetConfig>
          break;
 8012e8e:	e013      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 8012e90:	6839      	ldr	r1, [r7, #0]
 8012e92:	6878      	ldr	r0, [r7, #4]
 8012e94:	f000 fce0 	bl	8013858 <USBD_GetStatus>
          break;
 8012e98:	e00e      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 8012e9a:	6839      	ldr	r1, [r7, #0]
 8012e9c:	6878      	ldr	r0, [r7, #4]
 8012e9e:	f000 fd0f 	bl	80138c0 <USBD_SetFeature>
          break;
 8012ea2:	e009      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 8012ea4:	6839      	ldr	r1, [r7, #0]
 8012ea6:	6878      	ldr	r0, [r7, #4]
 8012ea8:	f000 fd33 	bl	8013912 <USBD_ClrFeature>
          break;
 8012eac:	e004      	b.n	8012eb8 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 8012eae:	6839      	ldr	r1, [r7, #0]
 8012eb0:	6878      	ldr	r0, [r7, #4]
 8012eb2:	f000 fd8a 	bl	80139ca <USBD_CtlError>
          break;
 8012eb6:	bf00      	nop
      }
      break;
 8012eb8:	e004      	b.n	8012ec4 <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 8012eba:	6839      	ldr	r1, [r7, #0]
 8012ebc:	6878      	ldr	r0, [r7, #4]
 8012ebe:	f000 fd84 	bl	80139ca <USBD_CtlError>
      break;
 8012ec2:	bf00      	nop
  }

  return ret;
 8012ec4:	7bfb      	ldrb	r3, [r7, #15]
}
 8012ec6:	4618      	mov	r0, r3
 8012ec8:	3710      	adds	r7, #16
 8012eca:	46bd      	mov	sp, r7
 8012ecc:	bd80      	pop	{r7, pc}
 8012ece:	bf00      	nop

08012ed0 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012ed0:	b580      	push	{r7, lr}
 8012ed2:	b084      	sub	sp, #16
 8012ed4:	af00      	add	r7, sp, #0
 8012ed6:	6078      	str	r0, [r7, #4]
 8012ed8:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 8012eda:	2300      	movs	r3, #0
 8012edc:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012ede:	683b      	ldr	r3, [r7, #0]
 8012ee0:	781b      	ldrb	r3, [r3, #0]
 8012ee2:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012ee6:	2b40      	cmp	r3, #64	@ 0x40
 8012ee8:	d005      	beq.n	8012ef6 <USBD_StdItfReq+0x26>
 8012eea:	2b40      	cmp	r3, #64	@ 0x40
 8012eec:	d852      	bhi.n	8012f94 <USBD_StdItfReq+0xc4>
 8012eee:	2b00      	cmp	r3, #0
 8012ef0:	d001      	beq.n	8012ef6 <USBD_StdItfReq+0x26>
 8012ef2:	2b20      	cmp	r3, #32
 8012ef4:	d14e      	bne.n	8012f94 <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 8012ef6:	687b      	ldr	r3, [r7, #4]
 8012ef8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8012efc:	b2db      	uxtb	r3, r3
 8012efe:	3b01      	subs	r3, #1
 8012f00:	2b02      	cmp	r3, #2
 8012f02:	d840      	bhi.n	8012f86 <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 8012f04:	683b      	ldr	r3, [r7, #0]
 8012f06:	889b      	ldrh	r3, [r3, #4]
 8012f08:	b2db      	uxtb	r3, r3
 8012f0a:	2b01      	cmp	r3, #1
 8012f0c:	d836      	bhi.n	8012f7c <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 8012f0e:	683b      	ldr	r3, [r7, #0]
 8012f10:	889b      	ldrh	r3, [r3, #4]
 8012f12:	b2db      	uxtb	r3, r3
 8012f14:	4619      	mov	r1, r3
 8012f16:	6878      	ldr	r0, [r7, #4]
 8012f18:	f7ff fedb 	bl	8012cd2 <USBD_CoreFindIF>
 8012f1c:	4603      	mov	r3, r0
 8012f1e:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012f20:	7bbb      	ldrb	r3, [r7, #14]
 8012f22:	2bff      	cmp	r3, #255	@ 0xff
 8012f24:	d01d      	beq.n	8012f62 <USBD_StdItfReq+0x92>
 8012f26:	7bbb      	ldrb	r3, [r7, #14]
 8012f28:	2b00      	cmp	r3, #0
 8012f2a:	d11a      	bne.n	8012f62 <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 8012f2c:	7bba      	ldrb	r2, [r7, #14]
 8012f2e:	687b      	ldr	r3, [r7, #4]
 8012f30:	32ae      	adds	r2, #174	@ 0xae
 8012f32:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f36:	689b      	ldr	r3, [r3, #8]
 8012f38:	2b00      	cmp	r3, #0
 8012f3a:	d00f      	beq.n	8012f5c <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 8012f3c:	7bba      	ldrb	r2, [r7, #14]
 8012f3e:	687b      	ldr	r3, [r7, #4]
 8012f40:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 8012f44:	7bba      	ldrb	r2, [r7, #14]
 8012f46:	687b      	ldr	r3, [r7, #4]
 8012f48:	32ae      	adds	r2, #174	@ 0xae
 8012f4a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8012f4e:	689b      	ldr	r3, [r3, #8]
 8012f50:	6839      	ldr	r1, [r7, #0]
 8012f52:	6878      	ldr	r0, [r7, #4]
 8012f54:	4798      	blx	r3
 8012f56:	4603      	mov	r3, r0
 8012f58:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012f5a:	e004      	b.n	8012f66 <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 8012f5c:	2303      	movs	r3, #3
 8012f5e:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 8012f60:	e001      	b.n	8012f66 <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 8012f62:	2303      	movs	r3, #3
 8012f64:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 8012f66:	683b      	ldr	r3, [r7, #0]
 8012f68:	88db      	ldrh	r3, [r3, #6]
 8012f6a:	2b00      	cmp	r3, #0
 8012f6c:	d110      	bne.n	8012f90 <USBD_StdItfReq+0xc0>
 8012f6e:	7bfb      	ldrb	r3, [r7, #15]
 8012f70:	2b00      	cmp	r3, #0
 8012f72:	d10d      	bne.n	8012f90 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 8012f74:	6878      	ldr	r0, [r7, #4]
 8012f76:	f000 fde5 	bl	8013b44 <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 8012f7a:	e009      	b.n	8012f90 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 8012f7c:	6839      	ldr	r1, [r7, #0]
 8012f7e:	6878      	ldr	r0, [r7, #4]
 8012f80:	f000 fd23 	bl	80139ca <USBD_CtlError>
          break;
 8012f84:	e004      	b.n	8012f90 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 8012f86:	6839      	ldr	r1, [r7, #0]
 8012f88:	6878      	ldr	r0, [r7, #4]
 8012f8a:	f000 fd1e 	bl	80139ca <USBD_CtlError>
          break;
 8012f8e:	e000      	b.n	8012f92 <USBD_StdItfReq+0xc2>
          break;
 8012f90:	bf00      	nop
      }
      break;
 8012f92:	e004      	b.n	8012f9e <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 8012f94:	6839      	ldr	r1, [r7, #0]
 8012f96:	6878      	ldr	r0, [r7, #4]
 8012f98:	f000 fd17 	bl	80139ca <USBD_CtlError>
      break;
 8012f9c:	bf00      	nop
  }

  return ret;
 8012f9e:	7bfb      	ldrb	r3, [r7, #15]
}
 8012fa0:	4618      	mov	r0, r3
 8012fa2:	3710      	adds	r7, #16
 8012fa4:	46bd      	mov	sp, r7
 8012fa6:	bd80      	pop	{r7, pc}

08012fa8 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8012fa8:	b580      	push	{r7, lr}
 8012faa:	b084      	sub	sp, #16
 8012fac:	af00      	add	r7, sp, #0
 8012fae:	6078      	str	r0, [r7, #4]
 8012fb0:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 8012fb2:	2300      	movs	r3, #0
 8012fb4:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 8012fb6:	683b      	ldr	r3, [r7, #0]
 8012fb8:	889b      	ldrh	r3, [r3, #4]
 8012fba:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 8012fbc:	683b      	ldr	r3, [r7, #0]
 8012fbe:	781b      	ldrb	r3, [r3, #0]
 8012fc0:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 8012fc4:	2b40      	cmp	r3, #64	@ 0x40
 8012fc6:	d007      	beq.n	8012fd8 <USBD_StdEPReq+0x30>
 8012fc8:	2b40      	cmp	r3, #64	@ 0x40
 8012fca:	f200 8181 	bhi.w	80132d0 <USBD_StdEPReq+0x328>
 8012fce:	2b00      	cmp	r3, #0
 8012fd0:	d02a      	beq.n	8013028 <USBD_StdEPReq+0x80>
 8012fd2:	2b20      	cmp	r3, #32
 8012fd4:	f040 817c 	bne.w	80132d0 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 8012fd8:	7bbb      	ldrb	r3, [r7, #14]
 8012fda:	4619      	mov	r1, r3
 8012fdc:	6878      	ldr	r0, [r7, #4]
 8012fde:	f7ff fe85 	bl	8012cec <USBD_CoreFindEP>
 8012fe2:	4603      	mov	r3, r0
 8012fe4:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8012fe6:	7b7b      	ldrb	r3, [r7, #13]
 8012fe8:	2bff      	cmp	r3, #255	@ 0xff
 8012fea:	f000 8176 	beq.w	80132da <USBD_StdEPReq+0x332>
 8012fee:	7b7b      	ldrb	r3, [r7, #13]
 8012ff0:	2b00      	cmp	r3, #0
 8012ff2:	f040 8172 	bne.w	80132da <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 8012ff6:	7b7a      	ldrb	r2, [r7, #13]
 8012ff8:	687b      	ldr	r3, [r7, #4]
 8012ffa:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 8012ffe:	7b7a      	ldrb	r2, [r7, #13]
 8013000:	687b      	ldr	r3, [r7, #4]
 8013002:	32ae      	adds	r2, #174	@ 0xae
 8013004:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013008:	689b      	ldr	r3, [r3, #8]
 801300a:	2b00      	cmp	r3, #0
 801300c:	f000 8165 	beq.w	80132da <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 8013010:	7b7a      	ldrb	r2, [r7, #13]
 8013012:	687b      	ldr	r3, [r7, #4]
 8013014:	32ae      	adds	r2, #174	@ 0xae
 8013016:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801301a:	689b      	ldr	r3, [r3, #8]
 801301c:	6839      	ldr	r1, [r7, #0]
 801301e:	6878      	ldr	r0, [r7, #4]
 8013020:	4798      	blx	r3
 8013022:	4603      	mov	r3, r0
 8013024:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 8013026:	e158      	b.n	80132da <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 8013028:	683b      	ldr	r3, [r7, #0]
 801302a:	785b      	ldrb	r3, [r3, #1]
 801302c:	2b03      	cmp	r3, #3
 801302e:	d008      	beq.n	8013042 <USBD_StdEPReq+0x9a>
 8013030:	2b03      	cmp	r3, #3
 8013032:	f300 8147 	bgt.w	80132c4 <USBD_StdEPReq+0x31c>
 8013036:	2b00      	cmp	r3, #0
 8013038:	f000 809b 	beq.w	8013172 <USBD_StdEPReq+0x1ca>
 801303c:	2b01      	cmp	r3, #1
 801303e:	d03c      	beq.n	80130ba <USBD_StdEPReq+0x112>
 8013040:	e140      	b.n	80132c4 <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 8013042:	687b      	ldr	r3, [r7, #4]
 8013044:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013048:	b2db      	uxtb	r3, r3
 801304a:	2b02      	cmp	r3, #2
 801304c:	d002      	beq.n	8013054 <USBD_StdEPReq+0xac>
 801304e:	2b03      	cmp	r3, #3
 8013050:	d016      	beq.n	8013080 <USBD_StdEPReq+0xd8>
 8013052:	e02c      	b.n	80130ae <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013054:	7bbb      	ldrb	r3, [r7, #14]
 8013056:	2b00      	cmp	r3, #0
 8013058:	d00d      	beq.n	8013076 <USBD_StdEPReq+0xce>
 801305a:	7bbb      	ldrb	r3, [r7, #14]
 801305c:	2b80      	cmp	r3, #128	@ 0x80
 801305e:	d00a      	beq.n	8013076 <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 8013060:	7bbb      	ldrb	r3, [r7, #14]
 8013062:	4619      	mov	r1, r3
 8013064:	6878      	ldr	r0, [r7, #4]
 8013066:	f004 fde8 	bl	8017c3a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 801306a:	2180      	movs	r1, #128	@ 0x80
 801306c:	6878      	ldr	r0, [r7, #4]
 801306e:	f004 fde4 	bl	8017c3a <USBD_LL_StallEP>
 8013072:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 8013074:	e020      	b.n	80130b8 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 8013076:	6839      	ldr	r1, [r7, #0]
 8013078:	6878      	ldr	r0, [r7, #4]
 801307a:	f000 fca6 	bl	80139ca <USBD_CtlError>
              break;
 801307e:	e01b      	b.n	80130b8 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 8013080:	683b      	ldr	r3, [r7, #0]
 8013082:	885b      	ldrh	r3, [r3, #2]
 8013084:	2b00      	cmp	r3, #0
 8013086:	d10e      	bne.n	80130a6 <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 8013088:	7bbb      	ldrb	r3, [r7, #14]
 801308a:	2b00      	cmp	r3, #0
 801308c:	d00b      	beq.n	80130a6 <USBD_StdEPReq+0xfe>
 801308e:	7bbb      	ldrb	r3, [r7, #14]
 8013090:	2b80      	cmp	r3, #128	@ 0x80
 8013092:	d008      	beq.n	80130a6 <USBD_StdEPReq+0xfe>
 8013094:	683b      	ldr	r3, [r7, #0]
 8013096:	88db      	ldrh	r3, [r3, #6]
 8013098:	2b00      	cmp	r3, #0
 801309a:	d104      	bne.n	80130a6 <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 801309c:	7bbb      	ldrb	r3, [r7, #14]
 801309e:	4619      	mov	r1, r3
 80130a0:	6878      	ldr	r0, [r7, #4]
 80130a2:	f004 fdca 	bl	8017c3a <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 80130a6:	6878      	ldr	r0, [r7, #4]
 80130a8:	f000 fd4c 	bl	8013b44 <USBD_CtlSendStatus>

              break;
 80130ac:	e004      	b.n	80130b8 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 80130ae:	6839      	ldr	r1, [r7, #0]
 80130b0:	6878      	ldr	r0, [r7, #4]
 80130b2:	f000 fc8a 	bl	80139ca <USBD_CtlError>
              break;
 80130b6:	bf00      	nop
          }
          break;
 80130b8:	e109      	b.n	80132ce <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 80130ba:	687b      	ldr	r3, [r7, #4]
 80130bc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80130c0:	b2db      	uxtb	r3, r3
 80130c2:	2b02      	cmp	r3, #2
 80130c4:	d002      	beq.n	80130cc <USBD_StdEPReq+0x124>
 80130c6:	2b03      	cmp	r3, #3
 80130c8:	d016      	beq.n	80130f8 <USBD_StdEPReq+0x150>
 80130ca:	e04b      	b.n	8013164 <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 80130cc:	7bbb      	ldrb	r3, [r7, #14]
 80130ce:	2b00      	cmp	r3, #0
 80130d0:	d00d      	beq.n	80130ee <USBD_StdEPReq+0x146>
 80130d2:	7bbb      	ldrb	r3, [r7, #14]
 80130d4:	2b80      	cmp	r3, #128	@ 0x80
 80130d6:	d00a      	beq.n	80130ee <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 80130d8:	7bbb      	ldrb	r3, [r7, #14]
 80130da:	4619      	mov	r1, r3
 80130dc:	6878      	ldr	r0, [r7, #4]
 80130de:	f004 fdac 	bl	8017c3a <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 80130e2:	2180      	movs	r1, #128	@ 0x80
 80130e4:	6878      	ldr	r0, [r7, #4]
 80130e6:	f004 fda8 	bl	8017c3a <USBD_LL_StallEP>
 80130ea:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 80130ec:	e040      	b.n	8013170 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 80130ee:	6839      	ldr	r1, [r7, #0]
 80130f0:	6878      	ldr	r0, [r7, #4]
 80130f2:	f000 fc6a 	bl	80139ca <USBD_CtlError>
              break;
 80130f6:	e03b      	b.n	8013170 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 80130f8:	683b      	ldr	r3, [r7, #0]
 80130fa:	885b      	ldrh	r3, [r3, #2]
 80130fc:	2b00      	cmp	r3, #0
 80130fe:	d136      	bne.n	801316e <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 8013100:	7bbb      	ldrb	r3, [r7, #14]
 8013102:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8013106:	2b00      	cmp	r3, #0
 8013108:	d004      	beq.n	8013114 <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 801310a:	7bbb      	ldrb	r3, [r7, #14]
 801310c:	4619      	mov	r1, r3
 801310e:	6878      	ldr	r0, [r7, #4]
 8013110:	f004 fdb2 	bl	8017c78 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 8013114:	6878      	ldr	r0, [r7, #4]
 8013116:	f000 fd15 	bl	8013b44 <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 801311a:	7bbb      	ldrb	r3, [r7, #14]
 801311c:	4619      	mov	r1, r3
 801311e:	6878      	ldr	r0, [r7, #4]
 8013120:	f7ff fde4 	bl	8012cec <USBD_CoreFindEP>
 8013124:	4603      	mov	r3, r0
 8013126:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 8013128:	7b7b      	ldrb	r3, [r7, #13]
 801312a:	2bff      	cmp	r3, #255	@ 0xff
 801312c:	d01f      	beq.n	801316e <USBD_StdEPReq+0x1c6>
 801312e:	7b7b      	ldrb	r3, [r7, #13]
 8013130:	2b00      	cmp	r3, #0
 8013132:	d11c      	bne.n	801316e <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 8013134:	7b7a      	ldrb	r2, [r7, #13]
 8013136:	687b      	ldr	r3, [r7, #4]
 8013138:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 801313c:	7b7a      	ldrb	r2, [r7, #13]
 801313e:	687b      	ldr	r3, [r7, #4]
 8013140:	32ae      	adds	r2, #174	@ 0xae
 8013142:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013146:	689b      	ldr	r3, [r3, #8]
 8013148:	2b00      	cmp	r3, #0
 801314a:	d010      	beq.n	801316e <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 801314c:	7b7a      	ldrb	r2, [r7, #13]
 801314e:	687b      	ldr	r3, [r7, #4]
 8013150:	32ae      	adds	r2, #174	@ 0xae
 8013152:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8013156:	689b      	ldr	r3, [r3, #8]
 8013158:	6839      	ldr	r1, [r7, #0]
 801315a:	6878      	ldr	r0, [r7, #4]
 801315c:	4798      	blx	r3
 801315e:	4603      	mov	r3, r0
 8013160:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 8013162:	e004      	b.n	801316e <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 8013164:	6839      	ldr	r1, [r7, #0]
 8013166:	6878      	ldr	r0, [r7, #4]
 8013168:	f000 fc2f 	bl	80139ca <USBD_CtlError>
              break;
 801316c:	e000      	b.n	8013170 <USBD_StdEPReq+0x1c8>
              break;
 801316e:	bf00      	nop
          }
          break;
 8013170:	e0ad      	b.n	80132ce <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 8013172:	687b      	ldr	r3, [r7, #4]
 8013174:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013178:	b2db      	uxtb	r3, r3
 801317a:	2b02      	cmp	r3, #2
 801317c:	d002      	beq.n	8013184 <USBD_StdEPReq+0x1dc>
 801317e:	2b03      	cmp	r3, #3
 8013180:	d033      	beq.n	80131ea <USBD_StdEPReq+0x242>
 8013182:	e099      	b.n	80132b8 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 8013184:	7bbb      	ldrb	r3, [r7, #14]
 8013186:	2b00      	cmp	r3, #0
 8013188:	d007      	beq.n	801319a <USBD_StdEPReq+0x1f2>
 801318a:	7bbb      	ldrb	r3, [r7, #14]
 801318c:	2b80      	cmp	r3, #128	@ 0x80
 801318e:	d004      	beq.n	801319a <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 8013190:	6839      	ldr	r1, [r7, #0]
 8013192:	6878      	ldr	r0, [r7, #4]
 8013194:	f000 fc19 	bl	80139ca <USBD_CtlError>
                break;
 8013198:	e093      	b.n	80132c2 <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801319a:	f997 300e 	ldrsb.w	r3, [r7, #14]
 801319e:	2b00      	cmp	r3, #0
 80131a0:	da0b      	bge.n	80131ba <USBD_StdEPReq+0x212>
 80131a2:	7bbb      	ldrb	r3, [r7, #14]
 80131a4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 80131a8:	4613      	mov	r3, r2
 80131aa:	009b      	lsls	r3, r3, #2
 80131ac:	4413      	add	r3, r2
 80131ae:	009b      	lsls	r3, r3, #2
 80131b0:	3310      	adds	r3, #16
 80131b2:	687a      	ldr	r2, [r7, #4]
 80131b4:	4413      	add	r3, r2
 80131b6:	3304      	adds	r3, #4
 80131b8:	e00b      	b.n	80131d2 <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 80131ba:	7bbb      	ldrb	r3, [r7, #14]
 80131bc:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 80131c0:	4613      	mov	r3, r2
 80131c2:	009b      	lsls	r3, r3, #2
 80131c4:	4413      	add	r3, r2
 80131c6:	009b      	lsls	r3, r3, #2
 80131c8:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 80131cc:	687a      	ldr	r2, [r7, #4]
 80131ce:	4413      	add	r3, r2
 80131d0:	3304      	adds	r3, #4
 80131d2:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 80131d4:	68bb      	ldr	r3, [r7, #8]
 80131d6:	2200      	movs	r2, #0
 80131d8:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80131da:	68bb      	ldr	r3, [r7, #8]
 80131dc:	330e      	adds	r3, #14
 80131de:	2202      	movs	r2, #2
 80131e0:	4619      	mov	r1, r3
 80131e2:	6878      	ldr	r0, [r7, #4]
 80131e4:	f000 fc6e 	bl	8013ac4 <USBD_CtlSendData>
              break;
 80131e8:	e06b      	b.n	80132c2 <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 80131ea:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80131ee:	2b00      	cmp	r3, #0
 80131f0:	da11      	bge.n	8013216 <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 80131f2:	7bbb      	ldrb	r3, [r7, #14]
 80131f4:	f003 020f 	and.w	r2, r3, #15
 80131f8:	6879      	ldr	r1, [r7, #4]
 80131fa:	4613      	mov	r3, r2
 80131fc:	009b      	lsls	r3, r3, #2
 80131fe:	4413      	add	r3, r2
 8013200:	009b      	lsls	r3, r3, #2
 8013202:	440b      	add	r3, r1
 8013204:	3323      	adds	r3, #35	@ 0x23
 8013206:	781b      	ldrb	r3, [r3, #0]
 8013208:	2b00      	cmp	r3, #0
 801320a:	d117      	bne.n	801323c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 801320c:	6839      	ldr	r1, [r7, #0]
 801320e:	6878      	ldr	r0, [r7, #4]
 8013210:	f000 fbdb 	bl	80139ca <USBD_CtlError>
                  break;
 8013214:	e055      	b.n	80132c2 <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 8013216:	7bbb      	ldrb	r3, [r7, #14]
 8013218:	f003 020f 	and.w	r2, r3, #15
 801321c:	6879      	ldr	r1, [r7, #4]
 801321e:	4613      	mov	r3, r2
 8013220:	009b      	lsls	r3, r3, #2
 8013222:	4413      	add	r3, r2
 8013224:	009b      	lsls	r3, r3, #2
 8013226:	440b      	add	r3, r1
 8013228:	f203 1363 	addw	r3, r3, #355	@ 0x163
 801322c:	781b      	ldrb	r3, [r3, #0]
 801322e:	2b00      	cmp	r3, #0
 8013230:	d104      	bne.n	801323c <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 8013232:	6839      	ldr	r1, [r7, #0]
 8013234:	6878      	ldr	r0, [r7, #4]
 8013236:	f000 fbc8 	bl	80139ca <USBD_CtlError>
                  break;
 801323a:	e042      	b.n	80132c2 <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 801323c:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8013240:	2b00      	cmp	r3, #0
 8013242:	da0b      	bge.n	801325c <USBD_StdEPReq+0x2b4>
 8013244:	7bbb      	ldrb	r3, [r7, #14]
 8013246:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 801324a:	4613      	mov	r3, r2
 801324c:	009b      	lsls	r3, r3, #2
 801324e:	4413      	add	r3, r2
 8013250:	009b      	lsls	r3, r3, #2
 8013252:	3310      	adds	r3, #16
 8013254:	687a      	ldr	r2, [r7, #4]
 8013256:	4413      	add	r3, r2
 8013258:	3304      	adds	r3, #4
 801325a:	e00b      	b.n	8013274 <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 801325c:	7bbb      	ldrb	r3, [r7, #14]
 801325e:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 8013262:	4613      	mov	r3, r2
 8013264:	009b      	lsls	r3, r3, #2
 8013266:	4413      	add	r3, r2
 8013268:	009b      	lsls	r3, r3, #2
 801326a:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 801326e:	687a      	ldr	r2, [r7, #4]
 8013270:	4413      	add	r3, r2
 8013272:	3304      	adds	r3, #4
 8013274:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 8013276:	7bbb      	ldrb	r3, [r7, #14]
 8013278:	2b00      	cmp	r3, #0
 801327a:	d002      	beq.n	8013282 <USBD_StdEPReq+0x2da>
 801327c:	7bbb      	ldrb	r3, [r7, #14]
 801327e:	2b80      	cmp	r3, #128	@ 0x80
 8013280:	d103      	bne.n	801328a <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 8013282:	68bb      	ldr	r3, [r7, #8]
 8013284:	2200      	movs	r2, #0
 8013286:	739a      	strb	r2, [r3, #14]
 8013288:	e00e      	b.n	80132a8 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 801328a:	7bbb      	ldrb	r3, [r7, #14]
 801328c:	4619      	mov	r1, r3
 801328e:	6878      	ldr	r0, [r7, #4]
 8013290:	f004 fd11 	bl	8017cb6 <USBD_LL_IsStallEP>
 8013294:	4603      	mov	r3, r0
 8013296:	2b00      	cmp	r3, #0
 8013298:	d003      	beq.n	80132a2 <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 801329a:	68bb      	ldr	r3, [r7, #8]
 801329c:	2201      	movs	r2, #1
 801329e:	739a      	strb	r2, [r3, #14]
 80132a0:	e002      	b.n	80132a8 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 80132a2:	68bb      	ldr	r3, [r7, #8]
 80132a4:	2200      	movs	r2, #0
 80132a6:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 80132a8:	68bb      	ldr	r3, [r7, #8]
 80132aa:	330e      	adds	r3, #14
 80132ac:	2202      	movs	r2, #2
 80132ae:	4619      	mov	r1, r3
 80132b0:	6878      	ldr	r0, [r7, #4]
 80132b2:	f000 fc07 	bl	8013ac4 <USBD_CtlSendData>
              break;
 80132b6:	e004      	b.n	80132c2 <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 80132b8:	6839      	ldr	r1, [r7, #0]
 80132ba:	6878      	ldr	r0, [r7, #4]
 80132bc:	f000 fb85 	bl	80139ca <USBD_CtlError>
              break;
 80132c0:	bf00      	nop
          }
          break;
 80132c2:	e004      	b.n	80132ce <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 80132c4:	6839      	ldr	r1, [r7, #0]
 80132c6:	6878      	ldr	r0, [r7, #4]
 80132c8:	f000 fb7f 	bl	80139ca <USBD_CtlError>
          break;
 80132cc:	bf00      	nop
      }
      break;
 80132ce:	e005      	b.n	80132dc <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 80132d0:	6839      	ldr	r1, [r7, #0]
 80132d2:	6878      	ldr	r0, [r7, #4]
 80132d4:	f000 fb79 	bl	80139ca <USBD_CtlError>
      break;
 80132d8:	e000      	b.n	80132dc <USBD_StdEPReq+0x334>
      break;
 80132da:	bf00      	nop
  }

  return ret;
 80132dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80132de:	4618      	mov	r0, r3
 80132e0:	3710      	adds	r7, #16
 80132e2:	46bd      	mov	sp, r7
 80132e4:	bd80      	pop	{r7, pc}
	...

080132e8 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80132e8:	b580      	push	{r7, lr}
 80132ea:	b084      	sub	sp, #16
 80132ec:	af00      	add	r7, sp, #0
 80132ee:	6078      	str	r0, [r7, #4]
 80132f0:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 80132f2:	2300      	movs	r3, #0
 80132f4:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 80132f6:	2300      	movs	r3, #0
 80132f8:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 80132fa:	2300      	movs	r3, #0
 80132fc:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 80132fe:	683b      	ldr	r3, [r7, #0]
 8013300:	885b      	ldrh	r3, [r3, #2]
 8013302:	0a1b      	lsrs	r3, r3, #8
 8013304:	b29b      	uxth	r3, r3
 8013306:	3b01      	subs	r3, #1
 8013308:	2b0e      	cmp	r3, #14
 801330a:	f200 8152 	bhi.w	80135b2 <USBD_GetDescriptor+0x2ca>
 801330e:	a201      	add	r2, pc, #4	@ (adr r2, 8013314 <USBD_GetDescriptor+0x2c>)
 8013310:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8013314:	08013385 	.word	0x08013385
 8013318:	0801339d 	.word	0x0801339d
 801331c:	080133dd 	.word	0x080133dd
 8013320:	080135b3 	.word	0x080135b3
 8013324:	080135b3 	.word	0x080135b3
 8013328:	08013553 	.word	0x08013553
 801332c:	0801357f 	.word	0x0801357f
 8013330:	080135b3 	.word	0x080135b3
 8013334:	080135b3 	.word	0x080135b3
 8013338:	080135b3 	.word	0x080135b3
 801333c:	080135b3 	.word	0x080135b3
 8013340:	080135b3 	.word	0x080135b3
 8013344:	080135b3 	.word	0x080135b3
 8013348:	080135b3 	.word	0x080135b3
 801334c:	08013351 	.word	0x08013351
  {
#if ((USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U))
    case USB_DESC_TYPE_BOS:
      if (pdev->pDesc->GetBOSDescriptor != NULL)
 8013350:	687b      	ldr	r3, [r7, #4]
 8013352:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013356:	69db      	ldr	r3, [r3, #28]
 8013358:	2b00      	cmp	r3, #0
 801335a:	d00b      	beq.n	8013374 <USBD_GetDescriptor+0x8c>
      {
        pbuf = pdev->pDesc->GetBOSDescriptor(pdev->dev_speed, &len);
 801335c:	687b      	ldr	r3, [r7, #4]
 801335e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013362:	69db      	ldr	r3, [r3, #28]
 8013364:	687a      	ldr	r2, [r7, #4]
 8013366:	7c12      	ldrb	r2, [r2, #16]
 8013368:	f107 0108 	add.w	r1, r7, #8
 801336c:	4610      	mov	r0, r2
 801336e:	4798      	blx	r3
 8013370:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 8013372:	e126      	b.n	80135c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 8013374:	6839      	ldr	r1, [r7, #0]
 8013376:	6878      	ldr	r0, [r7, #4]
 8013378:	f000 fb27 	bl	80139ca <USBD_CtlError>
        err++;
 801337c:	7afb      	ldrb	r3, [r7, #11]
 801337e:	3301      	adds	r3, #1
 8013380:	72fb      	strb	r3, [r7, #11]
      break;
 8013382:	e11e      	b.n	80135c2 <USBD_GetDescriptor+0x2da>
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 8013384:	687b      	ldr	r3, [r7, #4]
 8013386:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801338a:	681b      	ldr	r3, [r3, #0]
 801338c:	687a      	ldr	r2, [r7, #4]
 801338e:	7c12      	ldrb	r2, [r2, #16]
 8013390:	f107 0108 	add.w	r1, r7, #8
 8013394:	4610      	mov	r0, r2
 8013396:	4798      	blx	r3
 8013398:	60f8      	str	r0, [r7, #12]
      break;
 801339a:	e112      	b.n	80135c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801339c:	687b      	ldr	r3, [r7, #4]
 801339e:	7c1b      	ldrb	r3, [r3, #16]
 80133a0:	2b00      	cmp	r3, #0
 80133a2:	d10d      	bne.n	80133c0 <USBD_GetDescriptor+0xd8>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 80133a4:	687b      	ldr	r3, [r7, #4]
 80133a6:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80133aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80133ac:	f107 0208 	add.w	r2, r7, #8
 80133b0:	4610      	mov	r0, r2
 80133b2:	4798      	blx	r3
 80133b4:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80133b6:	68fb      	ldr	r3, [r7, #12]
 80133b8:	3301      	adds	r3, #1
 80133ba:	2202      	movs	r2, #2
 80133bc:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 80133be:	e100      	b.n	80135c2 <USBD_GetDescriptor+0x2da>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 80133c0:	687b      	ldr	r3, [r7, #4]
 80133c2:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 80133c6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80133c8:	f107 0208 	add.w	r2, r7, #8
 80133cc:	4610      	mov	r0, r2
 80133ce:	4798      	blx	r3
 80133d0:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 80133d2:	68fb      	ldr	r3, [r7, #12]
 80133d4:	3301      	adds	r3, #1
 80133d6:	2202      	movs	r2, #2
 80133d8:	701a      	strb	r2, [r3, #0]
      break;
 80133da:	e0f2      	b.n	80135c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 80133dc:	683b      	ldr	r3, [r7, #0]
 80133de:	885b      	ldrh	r3, [r3, #2]
 80133e0:	b2db      	uxtb	r3, r3
 80133e2:	2b05      	cmp	r3, #5
 80133e4:	f200 80ac 	bhi.w	8013540 <USBD_GetDescriptor+0x258>
 80133e8:	a201      	add	r2, pc, #4	@ (adr r2, 80133f0 <USBD_GetDescriptor+0x108>)
 80133ea:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80133ee:	bf00      	nop
 80133f0:	08013409 	.word	0x08013409
 80133f4:	0801343d 	.word	0x0801343d
 80133f8:	08013471 	.word	0x08013471
 80133fc:	080134a5 	.word	0x080134a5
 8013400:	080134d9 	.word	0x080134d9
 8013404:	0801350d 	.word	0x0801350d
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 8013408:	687b      	ldr	r3, [r7, #4]
 801340a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801340e:	685b      	ldr	r3, [r3, #4]
 8013410:	2b00      	cmp	r3, #0
 8013412:	d00b      	beq.n	801342c <USBD_GetDescriptor+0x144>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 8013414:	687b      	ldr	r3, [r7, #4]
 8013416:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801341a:	685b      	ldr	r3, [r3, #4]
 801341c:	687a      	ldr	r2, [r7, #4]
 801341e:	7c12      	ldrb	r2, [r2, #16]
 8013420:	f107 0108 	add.w	r1, r7, #8
 8013424:	4610      	mov	r0, r2
 8013426:	4798      	blx	r3
 8013428:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801342a:	e091      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 801342c:	6839      	ldr	r1, [r7, #0]
 801342e:	6878      	ldr	r0, [r7, #4]
 8013430:	f000 facb 	bl	80139ca <USBD_CtlError>
            err++;
 8013434:	7afb      	ldrb	r3, [r7, #11]
 8013436:	3301      	adds	r3, #1
 8013438:	72fb      	strb	r3, [r7, #11]
          break;
 801343a:	e089      	b.n	8013550 <USBD_GetDescriptor+0x268>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 801343c:	687b      	ldr	r3, [r7, #4]
 801343e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013442:	689b      	ldr	r3, [r3, #8]
 8013444:	2b00      	cmp	r3, #0
 8013446:	d00b      	beq.n	8013460 <USBD_GetDescriptor+0x178>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 8013448:	687b      	ldr	r3, [r7, #4]
 801344a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801344e:	689b      	ldr	r3, [r3, #8]
 8013450:	687a      	ldr	r2, [r7, #4]
 8013452:	7c12      	ldrb	r2, [r2, #16]
 8013454:	f107 0108 	add.w	r1, r7, #8
 8013458:	4610      	mov	r0, r2
 801345a:	4798      	blx	r3
 801345c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801345e:	e077      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013460:	6839      	ldr	r1, [r7, #0]
 8013462:	6878      	ldr	r0, [r7, #4]
 8013464:	f000 fab1 	bl	80139ca <USBD_CtlError>
            err++;
 8013468:	7afb      	ldrb	r3, [r7, #11]
 801346a:	3301      	adds	r3, #1
 801346c:	72fb      	strb	r3, [r7, #11]
          break;
 801346e:	e06f      	b.n	8013550 <USBD_GetDescriptor+0x268>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 8013470:	687b      	ldr	r3, [r7, #4]
 8013472:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013476:	68db      	ldr	r3, [r3, #12]
 8013478:	2b00      	cmp	r3, #0
 801347a:	d00b      	beq.n	8013494 <USBD_GetDescriptor+0x1ac>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 801347c:	687b      	ldr	r3, [r7, #4]
 801347e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013482:	68db      	ldr	r3, [r3, #12]
 8013484:	687a      	ldr	r2, [r7, #4]
 8013486:	7c12      	ldrb	r2, [r2, #16]
 8013488:	f107 0108 	add.w	r1, r7, #8
 801348c:	4610      	mov	r0, r2
 801348e:	4798      	blx	r3
 8013490:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 8013492:	e05d      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013494:	6839      	ldr	r1, [r7, #0]
 8013496:	6878      	ldr	r0, [r7, #4]
 8013498:	f000 fa97 	bl	80139ca <USBD_CtlError>
            err++;
 801349c:	7afb      	ldrb	r3, [r7, #11]
 801349e:	3301      	adds	r3, #1
 80134a0:	72fb      	strb	r3, [r7, #11]
          break;
 80134a2:	e055      	b.n	8013550 <USBD_GetDescriptor+0x268>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 80134a4:	687b      	ldr	r3, [r7, #4]
 80134a6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134aa:	691b      	ldr	r3, [r3, #16]
 80134ac:	2b00      	cmp	r3, #0
 80134ae:	d00b      	beq.n	80134c8 <USBD_GetDescriptor+0x1e0>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 80134b0:	687b      	ldr	r3, [r7, #4]
 80134b2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134b6:	691b      	ldr	r3, [r3, #16]
 80134b8:	687a      	ldr	r2, [r7, #4]
 80134ba:	7c12      	ldrb	r2, [r2, #16]
 80134bc:	f107 0108 	add.w	r1, r7, #8
 80134c0:	4610      	mov	r0, r2
 80134c2:	4798      	blx	r3
 80134c4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80134c6:	e043      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80134c8:	6839      	ldr	r1, [r7, #0]
 80134ca:	6878      	ldr	r0, [r7, #4]
 80134cc:	f000 fa7d 	bl	80139ca <USBD_CtlError>
            err++;
 80134d0:	7afb      	ldrb	r3, [r7, #11]
 80134d2:	3301      	adds	r3, #1
 80134d4:	72fb      	strb	r3, [r7, #11]
          break;
 80134d6:	e03b      	b.n	8013550 <USBD_GetDescriptor+0x268>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 80134d8:	687b      	ldr	r3, [r7, #4]
 80134da:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134de:	695b      	ldr	r3, [r3, #20]
 80134e0:	2b00      	cmp	r3, #0
 80134e2:	d00b      	beq.n	80134fc <USBD_GetDescriptor+0x214>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 80134e4:	687b      	ldr	r3, [r7, #4]
 80134e6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 80134ea:	695b      	ldr	r3, [r3, #20]
 80134ec:	687a      	ldr	r2, [r7, #4]
 80134ee:	7c12      	ldrb	r2, [r2, #16]
 80134f0:	f107 0108 	add.w	r1, r7, #8
 80134f4:	4610      	mov	r0, r2
 80134f6:	4798      	blx	r3
 80134f8:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 80134fa:	e029      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 80134fc:	6839      	ldr	r1, [r7, #0]
 80134fe:	6878      	ldr	r0, [r7, #4]
 8013500:	f000 fa63 	bl	80139ca <USBD_CtlError>
            err++;
 8013504:	7afb      	ldrb	r3, [r7, #11]
 8013506:	3301      	adds	r3, #1
 8013508:	72fb      	strb	r3, [r7, #11]
          break;
 801350a:	e021      	b.n	8013550 <USBD_GetDescriptor+0x268>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 801350c:	687b      	ldr	r3, [r7, #4]
 801350e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 8013512:	699b      	ldr	r3, [r3, #24]
 8013514:	2b00      	cmp	r3, #0
 8013516:	d00b      	beq.n	8013530 <USBD_GetDescriptor+0x248>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 8013518:	687b      	ldr	r3, [r7, #4]
 801351a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 801351e:	699b      	ldr	r3, [r3, #24]
 8013520:	687a      	ldr	r2, [r7, #4]
 8013522:	7c12      	ldrb	r2, [r2, #16]
 8013524:	f107 0108 	add.w	r1, r7, #8
 8013528:	4610      	mov	r0, r2
 801352a:	4798      	blx	r3
 801352c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 801352e:	e00f      	b.n	8013550 <USBD_GetDescriptor+0x268>
            USBD_CtlError(pdev, req);
 8013530:	6839      	ldr	r1, [r7, #0]
 8013532:	6878      	ldr	r0, [r7, #4]
 8013534:	f000 fa49 	bl	80139ca <USBD_CtlError>
            err++;
 8013538:	7afb      	ldrb	r3, [r7, #11]
 801353a:	3301      	adds	r3, #1
 801353c:	72fb      	strb	r3, [r7, #11]
          break;
 801353e:	e007      	b.n	8013550 <USBD_GetDescriptor+0x268>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 8013540:	6839      	ldr	r1, [r7, #0]
 8013542:	6878      	ldr	r0, [r7, #4]
 8013544:	f000 fa41 	bl	80139ca <USBD_CtlError>
          err++;
 8013548:	7afb      	ldrb	r3, [r7, #11]
 801354a:	3301      	adds	r3, #1
 801354c:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 801354e:	bf00      	nop
      }
      break;
 8013550:	e037      	b.n	80135c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 8013552:	687b      	ldr	r3, [r7, #4]
 8013554:	7c1b      	ldrb	r3, [r3, #16]
 8013556:	2b00      	cmp	r3, #0
 8013558:	d109      	bne.n	801356e <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 801355a:	687b      	ldr	r3, [r7, #4]
 801355c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 8013560:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8013562:	f107 0208 	add.w	r2, r7, #8
 8013566:	4610      	mov	r0, r2
 8013568:	4798      	blx	r3
 801356a:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 801356c:	e029      	b.n	80135c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 801356e:	6839      	ldr	r1, [r7, #0]
 8013570:	6878      	ldr	r0, [r7, #4]
 8013572:	f000 fa2a 	bl	80139ca <USBD_CtlError>
        err++;
 8013576:	7afb      	ldrb	r3, [r7, #11]
 8013578:	3301      	adds	r3, #1
 801357a:	72fb      	strb	r3, [r7, #11]
      break;
 801357c:	e021      	b.n	80135c2 <USBD_GetDescriptor+0x2da>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 801357e:	687b      	ldr	r3, [r7, #4]
 8013580:	7c1b      	ldrb	r3, [r3, #16]
 8013582:	2b00      	cmp	r3, #0
 8013584:	d10d      	bne.n	80135a2 <USBD_GetDescriptor+0x2ba>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 8013586:	687b      	ldr	r3, [r7, #4]
 8013588:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 801358c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801358e:	f107 0208 	add.w	r2, r7, #8
 8013592:	4610      	mov	r0, r2
 8013594:	4798      	blx	r3
 8013596:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 8013598:	68fb      	ldr	r3, [r7, #12]
 801359a:	3301      	adds	r3, #1
 801359c:	2207      	movs	r2, #7
 801359e:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 80135a0:	e00f      	b.n	80135c2 <USBD_GetDescriptor+0x2da>
        USBD_CtlError(pdev, req);
 80135a2:	6839      	ldr	r1, [r7, #0]
 80135a4:	6878      	ldr	r0, [r7, #4]
 80135a6:	f000 fa10 	bl	80139ca <USBD_CtlError>
        err++;
 80135aa:	7afb      	ldrb	r3, [r7, #11]
 80135ac:	3301      	adds	r3, #1
 80135ae:	72fb      	strb	r3, [r7, #11]
      break;
 80135b0:	e007      	b.n	80135c2 <USBD_GetDescriptor+0x2da>

    default:
      USBD_CtlError(pdev, req);
 80135b2:	6839      	ldr	r1, [r7, #0]
 80135b4:	6878      	ldr	r0, [r7, #4]
 80135b6:	f000 fa08 	bl	80139ca <USBD_CtlError>
      err++;
 80135ba:	7afb      	ldrb	r3, [r7, #11]
 80135bc:	3301      	adds	r3, #1
 80135be:	72fb      	strb	r3, [r7, #11]
      break;
 80135c0:	bf00      	nop
  }

  if (err != 0U)
 80135c2:	7afb      	ldrb	r3, [r7, #11]
 80135c4:	2b00      	cmp	r3, #0
 80135c6:	d11e      	bne.n	8013606 <USBD_GetDescriptor+0x31e>
  {
    return;
  }

  if (req->wLength != 0U)
 80135c8:	683b      	ldr	r3, [r7, #0]
 80135ca:	88db      	ldrh	r3, [r3, #6]
 80135cc:	2b00      	cmp	r3, #0
 80135ce:	d016      	beq.n	80135fe <USBD_GetDescriptor+0x316>
  {
    if (len != 0U)
 80135d0:	893b      	ldrh	r3, [r7, #8]
 80135d2:	2b00      	cmp	r3, #0
 80135d4:	d00e      	beq.n	80135f4 <USBD_GetDescriptor+0x30c>
    {
      len = MIN(len, req->wLength);
 80135d6:	683b      	ldr	r3, [r7, #0]
 80135d8:	88da      	ldrh	r2, [r3, #6]
 80135da:	893b      	ldrh	r3, [r7, #8]
 80135dc:	4293      	cmp	r3, r2
 80135de:	bf28      	it	cs
 80135e0:	4613      	movcs	r3, r2
 80135e2:	b29b      	uxth	r3, r3
 80135e4:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 80135e6:	893b      	ldrh	r3, [r7, #8]
 80135e8:	461a      	mov	r2, r3
 80135ea:	68f9      	ldr	r1, [r7, #12]
 80135ec:	6878      	ldr	r0, [r7, #4]
 80135ee:	f000 fa69 	bl	8013ac4 <USBD_CtlSendData>
 80135f2:	e009      	b.n	8013608 <USBD_GetDescriptor+0x320>
    }
    else
    {
      USBD_CtlError(pdev, req);
 80135f4:	6839      	ldr	r1, [r7, #0]
 80135f6:	6878      	ldr	r0, [r7, #4]
 80135f8:	f000 f9e7 	bl	80139ca <USBD_CtlError>
 80135fc:	e004      	b.n	8013608 <USBD_GetDescriptor+0x320>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 80135fe:	6878      	ldr	r0, [r7, #4]
 8013600:	f000 faa0 	bl	8013b44 <USBD_CtlSendStatus>
 8013604:	e000      	b.n	8013608 <USBD_GetDescriptor+0x320>
    return;
 8013606:	bf00      	nop
  }
}
 8013608:	3710      	adds	r7, #16
 801360a:	46bd      	mov	sp, r7
 801360c:	bd80      	pop	{r7, pc}
 801360e:	bf00      	nop

08013610 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013610:	b580      	push	{r7, lr}
 8013612:	b084      	sub	sp, #16
 8013614:	af00      	add	r7, sp, #0
 8013616:	6078      	str	r0, [r7, #4]
 8013618:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 801361a:	683b      	ldr	r3, [r7, #0]
 801361c:	889b      	ldrh	r3, [r3, #4]
 801361e:	2b00      	cmp	r3, #0
 8013620:	d131      	bne.n	8013686 <USBD_SetAddress+0x76>
 8013622:	683b      	ldr	r3, [r7, #0]
 8013624:	88db      	ldrh	r3, [r3, #6]
 8013626:	2b00      	cmp	r3, #0
 8013628:	d12d      	bne.n	8013686 <USBD_SetAddress+0x76>
 801362a:	683b      	ldr	r3, [r7, #0]
 801362c:	885b      	ldrh	r3, [r3, #2]
 801362e:	2b7f      	cmp	r3, #127	@ 0x7f
 8013630:	d829      	bhi.n	8013686 <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 8013632:	683b      	ldr	r3, [r7, #0]
 8013634:	885b      	ldrh	r3, [r3, #2]
 8013636:	b2db      	uxtb	r3, r3
 8013638:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801363c:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801363e:	687b      	ldr	r3, [r7, #4]
 8013640:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013644:	b2db      	uxtb	r3, r3
 8013646:	2b03      	cmp	r3, #3
 8013648:	d104      	bne.n	8013654 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 801364a:	6839      	ldr	r1, [r7, #0]
 801364c:	6878      	ldr	r0, [r7, #4]
 801364e:	f000 f9bc 	bl	80139ca <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013652:	e01d      	b.n	8013690 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 8013654:	687b      	ldr	r3, [r7, #4]
 8013656:	7bfa      	ldrb	r2, [r7, #15]
 8013658:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 801365c:	7bfb      	ldrb	r3, [r7, #15]
 801365e:	4619      	mov	r1, r3
 8013660:	6878      	ldr	r0, [r7, #4]
 8013662:	f004 fb54 	bl	8017d0e <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 8013666:	6878      	ldr	r0, [r7, #4]
 8013668:	f000 fa6c 	bl	8013b44 <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 801366c:	7bfb      	ldrb	r3, [r7, #15]
 801366e:	2b00      	cmp	r3, #0
 8013670:	d004      	beq.n	801367c <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013672:	687b      	ldr	r3, [r7, #4]
 8013674:	2202      	movs	r2, #2
 8013676:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 801367a:	e009      	b.n	8013690 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 801367c:	687b      	ldr	r3, [r7, #4]
 801367e:	2201      	movs	r2, #1
 8013680:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 8013684:	e004      	b.n	8013690 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 8013686:	6839      	ldr	r1, [r7, #0]
 8013688:	6878      	ldr	r0, [r7, #4]
 801368a:	f000 f99e 	bl	80139ca <USBD_CtlError>
  }
}
 801368e:	bf00      	nop
 8013690:	bf00      	nop
 8013692:	3710      	adds	r7, #16
 8013694:	46bd      	mov	sp, r7
 8013696:	bd80      	pop	{r7, pc}

08013698 <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013698:	b580      	push	{r7, lr}
 801369a:	b084      	sub	sp, #16
 801369c:	af00      	add	r7, sp, #0
 801369e:	6078      	str	r0, [r7, #4]
 80136a0:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 80136a2:	2300      	movs	r3, #0
 80136a4:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 80136a6:	683b      	ldr	r3, [r7, #0]
 80136a8:	885b      	ldrh	r3, [r3, #2]
 80136aa:	b2da      	uxtb	r2, r3
 80136ac:	4b4e      	ldr	r3, [pc, #312]	@ (80137e8 <USBD_SetConfig+0x150>)
 80136ae:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 80136b0:	4b4d      	ldr	r3, [pc, #308]	@ (80137e8 <USBD_SetConfig+0x150>)
 80136b2:	781b      	ldrb	r3, [r3, #0]
 80136b4:	2b01      	cmp	r3, #1
 80136b6:	d905      	bls.n	80136c4 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 80136b8:	6839      	ldr	r1, [r7, #0]
 80136ba:	6878      	ldr	r0, [r7, #4]
 80136bc:	f000 f985 	bl	80139ca <USBD_CtlError>
    return USBD_FAIL;
 80136c0:	2303      	movs	r3, #3
 80136c2:	e08c      	b.n	80137de <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 80136c4:	687b      	ldr	r3, [r7, #4]
 80136c6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 80136ca:	b2db      	uxtb	r3, r3
 80136cc:	2b02      	cmp	r3, #2
 80136ce:	d002      	beq.n	80136d6 <USBD_SetConfig+0x3e>
 80136d0:	2b03      	cmp	r3, #3
 80136d2:	d029      	beq.n	8013728 <USBD_SetConfig+0x90>
 80136d4:	e075      	b.n	80137c2 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 80136d6:	4b44      	ldr	r3, [pc, #272]	@ (80137e8 <USBD_SetConfig+0x150>)
 80136d8:	781b      	ldrb	r3, [r3, #0]
 80136da:	2b00      	cmp	r3, #0
 80136dc:	d020      	beq.n	8013720 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 80136de:	4b42      	ldr	r3, [pc, #264]	@ (80137e8 <USBD_SetConfig+0x150>)
 80136e0:	781b      	ldrb	r3, [r3, #0]
 80136e2:	461a      	mov	r2, r3
 80136e4:	687b      	ldr	r3, [r7, #4]
 80136e6:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 80136e8:	4b3f      	ldr	r3, [pc, #252]	@ (80137e8 <USBD_SetConfig+0x150>)
 80136ea:	781b      	ldrb	r3, [r3, #0]
 80136ec:	4619      	mov	r1, r3
 80136ee:	6878      	ldr	r0, [r7, #4]
 80136f0:	f7ff f836 	bl	8012760 <USBD_SetClassConfig>
 80136f4:	4603      	mov	r3, r0
 80136f6:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 80136f8:	7bfb      	ldrb	r3, [r7, #15]
 80136fa:	2b00      	cmp	r3, #0
 80136fc:	d008      	beq.n	8013710 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 80136fe:	6839      	ldr	r1, [r7, #0]
 8013700:	6878      	ldr	r0, [r7, #4]
 8013702:	f000 f962 	bl	80139ca <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 8013706:	687b      	ldr	r3, [r7, #4]
 8013708:	2202      	movs	r2, #2
 801370a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 801370e:	e065      	b.n	80137dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 8013710:	6878      	ldr	r0, [r7, #4]
 8013712:	f000 fa17 	bl	8013b44 <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 8013716:	687b      	ldr	r3, [r7, #4]
 8013718:	2203      	movs	r2, #3
 801371a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 801371e:	e05d      	b.n	80137dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 8013720:	6878      	ldr	r0, [r7, #4]
 8013722:	f000 fa0f 	bl	8013b44 <USBD_CtlSendStatus>
      break;
 8013726:	e059      	b.n	80137dc <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 8013728:	4b2f      	ldr	r3, [pc, #188]	@ (80137e8 <USBD_SetConfig+0x150>)
 801372a:	781b      	ldrb	r3, [r3, #0]
 801372c:	2b00      	cmp	r3, #0
 801372e:	d112      	bne.n	8013756 <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 8013730:	687b      	ldr	r3, [r7, #4]
 8013732:	2202      	movs	r2, #2
 8013734:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 8013738:	4b2b      	ldr	r3, [pc, #172]	@ (80137e8 <USBD_SetConfig+0x150>)
 801373a:	781b      	ldrb	r3, [r3, #0]
 801373c:	461a      	mov	r2, r3
 801373e:	687b      	ldr	r3, [r7, #4]
 8013740:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 8013742:	4b29      	ldr	r3, [pc, #164]	@ (80137e8 <USBD_SetConfig+0x150>)
 8013744:	781b      	ldrb	r3, [r3, #0]
 8013746:	4619      	mov	r1, r3
 8013748:	6878      	ldr	r0, [r7, #4]
 801374a:	f7ff f825 	bl	8012798 <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 801374e:	6878      	ldr	r0, [r7, #4]
 8013750:	f000 f9f8 	bl	8013b44 <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 8013754:	e042      	b.n	80137dc <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 8013756:	4b24      	ldr	r3, [pc, #144]	@ (80137e8 <USBD_SetConfig+0x150>)
 8013758:	781b      	ldrb	r3, [r3, #0]
 801375a:	461a      	mov	r2, r3
 801375c:	687b      	ldr	r3, [r7, #4]
 801375e:	685b      	ldr	r3, [r3, #4]
 8013760:	429a      	cmp	r2, r3
 8013762:	d02a      	beq.n	80137ba <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 8013764:	687b      	ldr	r3, [r7, #4]
 8013766:	685b      	ldr	r3, [r3, #4]
 8013768:	b2db      	uxtb	r3, r3
 801376a:	4619      	mov	r1, r3
 801376c:	6878      	ldr	r0, [r7, #4]
 801376e:	f7ff f813 	bl	8012798 <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 8013772:	4b1d      	ldr	r3, [pc, #116]	@ (80137e8 <USBD_SetConfig+0x150>)
 8013774:	781b      	ldrb	r3, [r3, #0]
 8013776:	461a      	mov	r2, r3
 8013778:	687b      	ldr	r3, [r7, #4]
 801377a:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 801377c:	4b1a      	ldr	r3, [pc, #104]	@ (80137e8 <USBD_SetConfig+0x150>)
 801377e:	781b      	ldrb	r3, [r3, #0]
 8013780:	4619      	mov	r1, r3
 8013782:	6878      	ldr	r0, [r7, #4]
 8013784:	f7fe ffec 	bl	8012760 <USBD_SetClassConfig>
 8013788:	4603      	mov	r3, r0
 801378a:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 801378c:	7bfb      	ldrb	r3, [r7, #15]
 801378e:	2b00      	cmp	r3, #0
 8013790:	d00f      	beq.n	80137b2 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 8013792:	6839      	ldr	r1, [r7, #0]
 8013794:	6878      	ldr	r0, [r7, #4]
 8013796:	f000 f918 	bl	80139ca <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 801379a:	687b      	ldr	r3, [r7, #4]
 801379c:	685b      	ldr	r3, [r3, #4]
 801379e:	b2db      	uxtb	r3, r3
 80137a0:	4619      	mov	r1, r3
 80137a2:	6878      	ldr	r0, [r7, #4]
 80137a4:	f7fe fff8 	bl	8012798 <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 80137a8:	687b      	ldr	r3, [r7, #4]
 80137aa:	2202      	movs	r2, #2
 80137ac:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 80137b0:	e014      	b.n	80137dc <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 80137b2:	6878      	ldr	r0, [r7, #4]
 80137b4:	f000 f9c6 	bl	8013b44 <USBD_CtlSendStatus>
      break;
 80137b8:	e010      	b.n	80137dc <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 80137ba:	6878      	ldr	r0, [r7, #4]
 80137bc:	f000 f9c2 	bl	8013b44 <USBD_CtlSendStatus>
      break;
 80137c0:	e00c      	b.n	80137dc <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 80137c2:	6839      	ldr	r1, [r7, #0]
 80137c4:	6878      	ldr	r0, [r7, #4]
 80137c6:	f000 f900 	bl	80139ca <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 80137ca:	4b07      	ldr	r3, [pc, #28]	@ (80137e8 <USBD_SetConfig+0x150>)
 80137cc:	781b      	ldrb	r3, [r3, #0]
 80137ce:	4619      	mov	r1, r3
 80137d0:	6878      	ldr	r0, [r7, #4]
 80137d2:	f7fe ffe1 	bl	8012798 <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 80137d6:	2303      	movs	r3, #3
 80137d8:	73fb      	strb	r3, [r7, #15]
      break;
 80137da:	bf00      	nop
  }

  return ret;
 80137dc:	7bfb      	ldrb	r3, [r7, #15]
}
 80137de:	4618      	mov	r0, r3
 80137e0:	3710      	adds	r7, #16
 80137e2:	46bd      	mov	sp, r7
 80137e4:	bd80      	pop	{r7, pc}
 80137e6:	bf00      	nop
 80137e8:	20000d7c 	.word	0x20000d7c

080137ec <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80137ec:	b580      	push	{r7, lr}
 80137ee:	b082      	sub	sp, #8
 80137f0:	af00      	add	r7, sp, #0
 80137f2:	6078      	str	r0, [r7, #4]
 80137f4:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 80137f6:	683b      	ldr	r3, [r7, #0]
 80137f8:	88db      	ldrh	r3, [r3, #6]
 80137fa:	2b01      	cmp	r3, #1
 80137fc:	d004      	beq.n	8013808 <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 80137fe:	6839      	ldr	r1, [r7, #0]
 8013800:	6878      	ldr	r0, [r7, #4]
 8013802:	f000 f8e2 	bl	80139ca <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 8013806:	e023      	b.n	8013850 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 8013808:	687b      	ldr	r3, [r7, #4]
 801380a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 801380e:	b2db      	uxtb	r3, r3
 8013810:	2b02      	cmp	r3, #2
 8013812:	dc02      	bgt.n	801381a <USBD_GetConfig+0x2e>
 8013814:	2b00      	cmp	r3, #0
 8013816:	dc03      	bgt.n	8013820 <USBD_GetConfig+0x34>
 8013818:	e015      	b.n	8013846 <USBD_GetConfig+0x5a>
 801381a:	2b03      	cmp	r3, #3
 801381c:	d00b      	beq.n	8013836 <USBD_GetConfig+0x4a>
 801381e:	e012      	b.n	8013846 <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 8013820:	687b      	ldr	r3, [r7, #4]
 8013822:	2200      	movs	r2, #0
 8013824:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 8013826:	687b      	ldr	r3, [r7, #4]
 8013828:	3308      	adds	r3, #8
 801382a:	2201      	movs	r2, #1
 801382c:	4619      	mov	r1, r3
 801382e:	6878      	ldr	r0, [r7, #4]
 8013830:	f000 f948 	bl	8013ac4 <USBD_CtlSendData>
        break;
 8013834:	e00c      	b.n	8013850 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 8013836:	687b      	ldr	r3, [r7, #4]
 8013838:	3304      	adds	r3, #4
 801383a:	2201      	movs	r2, #1
 801383c:	4619      	mov	r1, r3
 801383e:	6878      	ldr	r0, [r7, #4]
 8013840:	f000 f940 	bl	8013ac4 <USBD_CtlSendData>
        break;
 8013844:	e004      	b.n	8013850 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 8013846:	6839      	ldr	r1, [r7, #0]
 8013848:	6878      	ldr	r0, [r7, #4]
 801384a:	f000 f8be 	bl	80139ca <USBD_CtlError>
        break;
 801384e:	bf00      	nop
}
 8013850:	bf00      	nop
 8013852:	3708      	adds	r7, #8
 8013854:	46bd      	mov	sp, r7
 8013856:	bd80      	pop	{r7, pc}

08013858 <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013858:	b580      	push	{r7, lr}
 801385a:	b082      	sub	sp, #8
 801385c:	af00      	add	r7, sp, #0
 801385e:	6078      	str	r0, [r7, #4]
 8013860:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 8013862:	687b      	ldr	r3, [r7, #4]
 8013864:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013868:	b2db      	uxtb	r3, r3
 801386a:	3b01      	subs	r3, #1
 801386c:	2b02      	cmp	r3, #2
 801386e:	d81e      	bhi.n	80138ae <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 8013870:	683b      	ldr	r3, [r7, #0]
 8013872:	88db      	ldrh	r3, [r3, #6]
 8013874:	2b02      	cmp	r3, #2
 8013876:	d004      	beq.n	8013882 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 8013878:	6839      	ldr	r1, [r7, #0]
 801387a:	6878      	ldr	r0, [r7, #4]
 801387c:	f000 f8a5 	bl	80139ca <USBD_CtlError>
        break;
 8013880:	e01a      	b.n	80138b8 <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 8013882:	687b      	ldr	r3, [r7, #4]
 8013884:	2201      	movs	r2, #1
 8013886:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 8013888:	687b      	ldr	r3, [r7, #4]
 801388a:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 801388e:	2b00      	cmp	r3, #0
 8013890:	d005      	beq.n	801389e <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 8013892:	687b      	ldr	r3, [r7, #4]
 8013894:	68db      	ldr	r3, [r3, #12]
 8013896:	f043 0202 	orr.w	r2, r3, #2
 801389a:	687b      	ldr	r3, [r7, #4]
 801389c:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 801389e:	687b      	ldr	r3, [r7, #4]
 80138a0:	330c      	adds	r3, #12
 80138a2:	2202      	movs	r2, #2
 80138a4:	4619      	mov	r1, r3
 80138a6:	6878      	ldr	r0, [r7, #4]
 80138a8:	f000 f90c 	bl	8013ac4 <USBD_CtlSendData>
      break;
 80138ac:	e004      	b.n	80138b8 <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 80138ae:	6839      	ldr	r1, [r7, #0]
 80138b0:	6878      	ldr	r0, [r7, #4]
 80138b2:	f000 f88a 	bl	80139ca <USBD_CtlError>
      break;
 80138b6:	bf00      	nop
  }
}
 80138b8:	bf00      	nop
 80138ba:	3708      	adds	r7, #8
 80138bc:	46bd      	mov	sp, r7
 80138be:	bd80      	pop	{r7, pc}

080138c0 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80138c0:	b580      	push	{r7, lr}
 80138c2:	b082      	sub	sp, #8
 80138c4:	af00      	add	r7, sp, #0
 80138c6:	6078      	str	r0, [r7, #4]
 80138c8:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 80138ca:	683b      	ldr	r3, [r7, #0]
 80138cc:	885b      	ldrh	r3, [r3, #2]
 80138ce:	2b01      	cmp	r3, #1
 80138d0:	d107      	bne.n	80138e2 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 80138d2:	687b      	ldr	r3, [r7, #4]
 80138d4:	2201      	movs	r2, #1
 80138d6:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 80138da:	6878      	ldr	r0, [r7, #4]
 80138dc:	f000 f932 	bl	8013b44 <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 80138e0:	e013      	b.n	801390a <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 80138e2:	683b      	ldr	r3, [r7, #0]
 80138e4:	885b      	ldrh	r3, [r3, #2]
 80138e6:	2b02      	cmp	r3, #2
 80138e8:	d10b      	bne.n	8013902 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 80138ea:	683b      	ldr	r3, [r7, #0]
 80138ec:	889b      	ldrh	r3, [r3, #4]
 80138ee:	0a1b      	lsrs	r3, r3, #8
 80138f0:	b29b      	uxth	r3, r3
 80138f2:	b2da      	uxtb	r2, r3
 80138f4:	687b      	ldr	r3, [r7, #4]
 80138f6:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 80138fa:	6878      	ldr	r0, [r7, #4]
 80138fc:	f000 f922 	bl	8013b44 <USBD_CtlSendStatus>
}
 8013900:	e003      	b.n	801390a <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 8013902:	6839      	ldr	r1, [r7, #0]
 8013904:	6878      	ldr	r0, [r7, #4]
 8013906:	f000 f860 	bl	80139ca <USBD_CtlError>
}
 801390a:	bf00      	nop
 801390c:	3708      	adds	r7, #8
 801390e:	46bd      	mov	sp, r7
 8013910:	bd80      	pop	{r7, pc}

08013912 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 8013912:	b580      	push	{r7, lr}
 8013914:	b082      	sub	sp, #8
 8013916:	af00      	add	r7, sp, #0
 8013918:	6078      	str	r0, [r7, #4]
 801391a:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 801391c:	687b      	ldr	r3, [r7, #4]
 801391e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 8013922:	b2db      	uxtb	r3, r3
 8013924:	3b01      	subs	r3, #1
 8013926:	2b02      	cmp	r3, #2
 8013928:	d80b      	bhi.n	8013942 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 801392a:	683b      	ldr	r3, [r7, #0]
 801392c:	885b      	ldrh	r3, [r3, #2]
 801392e:	2b01      	cmp	r3, #1
 8013930:	d10c      	bne.n	801394c <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 8013932:	687b      	ldr	r3, [r7, #4]
 8013934:	2200      	movs	r2, #0
 8013936:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 801393a:	6878      	ldr	r0, [r7, #4]
 801393c:	f000 f902 	bl	8013b44 <USBD_CtlSendStatus>
      }
      break;
 8013940:	e004      	b.n	801394c <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 8013942:	6839      	ldr	r1, [r7, #0]
 8013944:	6878      	ldr	r0, [r7, #4]
 8013946:	f000 f840 	bl	80139ca <USBD_CtlError>
      break;
 801394a:	e000      	b.n	801394e <USBD_ClrFeature+0x3c>
      break;
 801394c:	bf00      	nop
  }
}
 801394e:	bf00      	nop
 8013950:	3708      	adds	r7, #8
 8013952:	46bd      	mov	sp, r7
 8013954:	bd80      	pop	{r7, pc}

08013956 <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 8013956:	b580      	push	{r7, lr}
 8013958:	b084      	sub	sp, #16
 801395a:	af00      	add	r7, sp, #0
 801395c:	6078      	str	r0, [r7, #4]
 801395e:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 8013960:	683b      	ldr	r3, [r7, #0]
 8013962:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 8013964:	68fb      	ldr	r3, [r7, #12]
 8013966:	781a      	ldrb	r2, [r3, #0]
 8013968:	687b      	ldr	r3, [r7, #4]
 801396a:	701a      	strb	r2, [r3, #0]

  pbuff++;
 801396c:	68fb      	ldr	r3, [r7, #12]
 801396e:	3301      	adds	r3, #1
 8013970:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 8013972:	68fb      	ldr	r3, [r7, #12]
 8013974:	781a      	ldrb	r2, [r3, #0]
 8013976:	687b      	ldr	r3, [r7, #4]
 8013978:	705a      	strb	r2, [r3, #1]

  pbuff++;
 801397a:	68fb      	ldr	r3, [r7, #12]
 801397c:	3301      	adds	r3, #1
 801397e:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 8013980:	68f8      	ldr	r0, [r7, #12]
 8013982:	f7ff fa14 	bl	8012dae <SWAPBYTE>
 8013986:	4603      	mov	r3, r0
 8013988:	461a      	mov	r2, r3
 801398a:	687b      	ldr	r3, [r7, #4]
 801398c:	805a      	strh	r2, [r3, #2]

  pbuff++;
 801398e:	68fb      	ldr	r3, [r7, #12]
 8013990:	3301      	adds	r3, #1
 8013992:	60fb      	str	r3, [r7, #12]
  pbuff++;
 8013994:	68fb      	ldr	r3, [r7, #12]
 8013996:	3301      	adds	r3, #1
 8013998:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 801399a:	68f8      	ldr	r0, [r7, #12]
 801399c:	f7ff fa07 	bl	8012dae <SWAPBYTE>
 80139a0:	4603      	mov	r3, r0
 80139a2:	461a      	mov	r2, r3
 80139a4:	687b      	ldr	r3, [r7, #4]
 80139a6:	809a      	strh	r2, [r3, #4]

  pbuff++;
 80139a8:	68fb      	ldr	r3, [r7, #12]
 80139aa:	3301      	adds	r3, #1
 80139ac:	60fb      	str	r3, [r7, #12]
  pbuff++;
 80139ae:	68fb      	ldr	r3, [r7, #12]
 80139b0:	3301      	adds	r3, #1
 80139b2:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 80139b4:	68f8      	ldr	r0, [r7, #12]
 80139b6:	f7ff f9fa 	bl	8012dae <SWAPBYTE>
 80139ba:	4603      	mov	r3, r0
 80139bc:	461a      	mov	r2, r3
 80139be:	687b      	ldr	r3, [r7, #4]
 80139c0:	80da      	strh	r2, [r3, #6]
}
 80139c2:	bf00      	nop
 80139c4:	3710      	adds	r7, #16
 80139c6:	46bd      	mov	sp, r7
 80139c8:	bd80      	pop	{r7, pc}

080139ca <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 80139ca:	b580      	push	{r7, lr}
 80139cc:	b082      	sub	sp, #8
 80139ce:	af00      	add	r7, sp, #0
 80139d0:	6078      	str	r0, [r7, #4]
 80139d2:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 80139d4:	2180      	movs	r1, #128	@ 0x80
 80139d6:	6878      	ldr	r0, [r7, #4]
 80139d8:	f004 f92f 	bl	8017c3a <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 80139dc:	2100      	movs	r1, #0
 80139de:	6878      	ldr	r0, [r7, #4]
 80139e0:	f004 f92b 	bl	8017c3a <USBD_LL_StallEP>
}
 80139e4:	bf00      	nop
 80139e6:	3708      	adds	r7, #8
 80139e8:	46bd      	mov	sp, r7
 80139ea:	bd80      	pop	{r7, pc}

080139ec <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 80139ec:	b580      	push	{r7, lr}
 80139ee:	b086      	sub	sp, #24
 80139f0:	af00      	add	r7, sp, #0
 80139f2:	60f8      	str	r0, [r7, #12]
 80139f4:	60b9      	str	r1, [r7, #8]
 80139f6:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 80139f8:	2300      	movs	r3, #0
 80139fa:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 80139fc:	68fb      	ldr	r3, [r7, #12]
 80139fe:	2b00      	cmp	r3, #0
 8013a00:	d042      	beq.n	8013a88 <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 8013a02:	68fb      	ldr	r3, [r7, #12]
 8013a04:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 8013a06:	6938      	ldr	r0, [r7, #16]
 8013a08:	f000 f842 	bl	8013a90 <USBD_GetLen>
 8013a0c:	4603      	mov	r3, r0
 8013a0e:	3301      	adds	r3, #1
 8013a10:	005b      	lsls	r3, r3, #1
 8013a12:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8013a16:	d808      	bhi.n	8013a2a <USBD_GetString+0x3e>
 8013a18:	6938      	ldr	r0, [r7, #16]
 8013a1a:	f000 f839 	bl	8013a90 <USBD_GetLen>
 8013a1e:	4603      	mov	r3, r0
 8013a20:	3301      	adds	r3, #1
 8013a22:	b29b      	uxth	r3, r3
 8013a24:	005b      	lsls	r3, r3, #1
 8013a26:	b29a      	uxth	r2, r3
 8013a28:	e001      	b.n	8013a2e <USBD_GetString+0x42>
 8013a2a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8013a2e:	687b      	ldr	r3, [r7, #4]
 8013a30:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 8013a32:	7dfb      	ldrb	r3, [r7, #23]
 8013a34:	68ba      	ldr	r2, [r7, #8]
 8013a36:	4413      	add	r3, r2
 8013a38:	687a      	ldr	r2, [r7, #4]
 8013a3a:	7812      	ldrb	r2, [r2, #0]
 8013a3c:	701a      	strb	r2, [r3, #0]
  idx++;
 8013a3e:	7dfb      	ldrb	r3, [r7, #23]
 8013a40:	3301      	adds	r3, #1
 8013a42:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 8013a44:	7dfb      	ldrb	r3, [r7, #23]
 8013a46:	68ba      	ldr	r2, [r7, #8]
 8013a48:	4413      	add	r3, r2
 8013a4a:	2203      	movs	r2, #3
 8013a4c:	701a      	strb	r2, [r3, #0]
  idx++;
 8013a4e:	7dfb      	ldrb	r3, [r7, #23]
 8013a50:	3301      	adds	r3, #1
 8013a52:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 8013a54:	e013      	b.n	8013a7e <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 8013a56:	7dfb      	ldrb	r3, [r7, #23]
 8013a58:	68ba      	ldr	r2, [r7, #8]
 8013a5a:	4413      	add	r3, r2
 8013a5c:	693a      	ldr	r2, [r7, #16]
 8013a5e:	7812      	ldrb	r2, [r2, #0]
 8013a60:	701a      	strb	r2, [r3, #0]
    pdesc++;
 8013a62:	693b      	ldr	r3, [r7, #16]
 8013a64:	3301      	adds	r3, #1
 8013a66:	613b      	str	r3, [r7, #16]
    idx++;
 8013a68:	7dfb      	ldrb	r3, [r7, #23]
 8013a6a:	3301      	adds	r3, #1
 8013a6c:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 8013a6e:	7dfb      	ldrb	r3, [r7, #23]
 8013a70:	68ba      	ldr	r2, [r7, #8]
 8013a72:	4413      	add	r3, r2
 8013a74:	2200      	movs	r2, #0
 8013a76:	701a      	strb	r2, [r3, #0]
    idx++;
 8013a78:	7dfb      	ldrb	r3, [r7, #23]
 8013a7a:	3301      	adds	r3, #1
 8013a7c:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 8013a7e:	693b      	ldr	r3, [r7, #16]
 8013a80:	781b      	ldrb	r3, [r3, #0]
 8013a82:	2b00      	cmp	r3, #0
 8013a84:	d1e7      	bne.n	8013a56 <USBD_GetString+0x6a>
 8013a86:	e000      	b.n	8013a8a <USBD_GetString+0x9e>
    return;
 8013a88:	bf00      	nop
  }
}
 8013a8a:	3718      	adds	r7, #24
 8013a8c:	46bd      	mov	sp, r7
 8013a8e:	bd80      	pop	{r7, pc}

08013a90 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 8013a90:	b480      	push	{r7}
 8013a92:	b085      	sub	sp, #20
 8013a94:	af00      	add	r7, sp, #0
 8013a96:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 8013a98:	2300      	movs	r3, #0
 8013a9a:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 8013a9c:	687b      	ldr	r3, [r7, #4]
 8013a9e:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 8013aa0:	e005      	b.n	8013aae <USBD_GetLen+0x1e>
  {
    len++;
 8013aa2:	7bfb      	ldrb	r3, [r7, #15]
 8013aa4:	3301      	adds	r3, #1
 8013aa6:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 8013aa8:	68bb      	ldr	r3, [r7, #8]
 8013aaa:	3301      	adds	r3, #1
 8013aac:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 8013aae:	68bb      	ldr	r3, [r7, #8]
 8013ab0:	781b      	ldrb	r3, [r3, #0]
 8013ab2:	2b00      	cmp	r3, #0
 8013ab4:	d1f5      	bne.n	8013aa2 <USBD_GetLen+0x12>
  }

  return len;
 8013ab6:	7bfb      	ldrb	r3, [r7, #15]
}
 8013ab8:	4618      	mov	r0, r3
 8013aba:	3714      	adds	r7, #20
 8013abc:	46bd      	mov	sp, r7
 8013abe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ac2:	4770      	bx	lr

08013ac4 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 8013ac4:	b580      	push	{r7, lr}
 8013ac6:	b084      	sub	sp, #16
 8013ac8:	af00      	add	r7, sp, #0
 8013aca:	60f8      	str	r0, [r7, #12]
 8013acc:	60b9      	str	r1, [r7, #8]
 8013ace:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 8013ad0:	68fb      	ldr	r3, [r7, #12]
 8013ad2:	2202      	movs	r2, #2
 8013ad4:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 8013ad8:	68fb      	ldr	r3, [r7, #12]
 8013ada:	687a      	ldr	r2, [r7, #4]
 8013adc:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 8013ade:	68fb      	ldr	r3, [r7, #12]
 8013ae0:	68ba      	ldr	r2, [r7, #8]
 8013ae2:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 8013ae4:	68fb      	ldr	r3, [r7, #12]
 8013ae6:	687a      	ldr	r2, [r7, #4]
 8013ae8:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013aea:	687b      	ldr	r3, [r7, #4]
 8013aec:	68ba      	ldr	r2, [r7, #8]
 8013aee:	2100      	movs	r1, #0
 8013af0:	68f8      	ldr	r0, [r7, #12]
 8013af2:	f004 f92b 	bl	8017d4c <USBD_LL_Transmit>

  return USBD_OK;
 8013af6:	2300      	movs	r3, #0
}
 8013af8:	4618      	mov	r0, r3
 8013afa:	3710      	adds	r7, #16
 8013afc:	46bd      	mov	sp, r7
 8013afe:	bd80      	pop	{r7, pc}

08013b00 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 8013b00:	b580      	push	{r7, lr}
 8013b02:	b084      	sub	sp, #16
 8013b04:	af00      	add	r7, sp, #0
 8013b06:	60f8      	str	r0, [r7, #12]
 8013b08:	60b9      	str	r1, [r7, #8]
 8013b0a:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 8013b0c:	687b      	ldr	r3, [r7, #4]
 8013b0e:	68ba      	ldr	r2, [r7, #8]
 8013b10:	2100      	movs	r1, #0
 8013b12:	68f8      	ldr	r0, [r7, #12]
 8013b14:	f004 f91a 	bl	8017d4c <USBD_LL_Transmit>

  return USBD_OK;
 8013b18:	2300      	movs	r3, #0
}
 8013b1a:	4618      	mov	r0, r3
 8013b1c:	3710      	adds	r7, #16
 8013b1e:	46bd      	mov	sp, r7
 8013b20:	bd80      	pop	{r7, pc}

08013b22 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 8013b22:	b580      	push	{r7, lr}
 8013b24:	b084      	sub	sp, #16
 8013b26:	af00      	add	r7, sp, #0
 8013b28:	60f8      	str	r0, [r7, #12]
 8013b2a:	60b9      	str	r1, [r7, #8]
 8013b2c:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 8013b2e:	687b      	ldr	r3, [r7, #4]
 8013b30:	68ba      	ldr	r2, [r7, #8]
 8013b32:	2100      	movs	r1, #0
 8013b34:	68f8      	ldr	r0, [r7, #12]
 8013b36:	f004 f92a 	bl	8017d8e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013b3a:	2300      	movs	r3, #0
}
 8013b3c:	4618      	mov	r0, r3
 8013b3e:	3710      	adds	r7, #16
 8013b40:	46bd      	mov	sp, r7
 8013b42:	bd80      	pop	{r7, pc}

08013b44 <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 8013b44:	b580      	push	{r7, lr}
 8013b46:	b082      	sub	sp, #8
 8013b48:	af00      	add	r7, sp, #0
 8013b4a:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 8013b4c:	687b      	ldr	r3, [r7, #4]
 8013b4e:	2204      	movs	r2, #4
 8013b50:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 8013b54:	2300      	movs	r3, #0
 8013b56:	2200      	movs	r2, #0
 8013b58:	2100      	movs	r1, #0
 8013b5a:	6878      	ldr	r0, [r7, #4]
 8013b5c:	f004 f8f6 	bl	8017d4c <USBD_LL_Transmit>

  return USBD_OK;
 8013b60:	2300      	movs	r3, #0
}
 8013b62:	4618      	mov	r0, r3
 8013b64:	3708      	adds	r7, #8
 8013b66:	46bd      	mov	sp, r7
 8013b68:	bd80      	pop	{r7, pc}

08013b6a <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 8013b6a:	b580      	push	{r7, lr}
 8013b6c:	b082      	sub	sp, #8
 8013b6e:	af00      	add	r7, sp, #0
 8013b70:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 8013b72:	687b      	ldr	r3, [r7, #4]
 8013b74:	2205      	movs	r2, #5
 8013b76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 8013b7a:	2300      	movs	r3, #0
 8013b7c:	2200      	movs	r2, #0
 8013b7e:	2100      	movs	r1, #0
 8013b80:	6878      	ldr	r0, [r7, #4]
 8013b82:	f004 f904 	bl	8017d8e <USBD_LL_PrepareReceive>

  return USBD_OK;
 8013b86:	2300      	movs	r3, #0
}
 8013b88:	4618      	mov	r0, r3
 8013b8a:	3708      	adds	r7, #8
 8013b8c:	46bd      	mov	sp, r7
 8013b8e:	bd80      	pop	{r7, pc}

08013b90 <__NVIC_SetPriority>:
{
 8013b90:	b480      	push	{r7}
 8013b92:	b083      	sub	sp, #12
 8013b94:	af00      	add	r7, sp, #0
 8013b96:	4603      	mov	r3, r0
 8013b98:	6039      	str	r1, [r7, #0]
 8013b9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8013b9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013ba0:	2b00      	cmp	r3, #0
 8013ba2:	db0a      	blt.n	8013bba <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013ba4:	683b      	ldr	r3, [r7, #0]
 8013ba6:	b2da      	uxtb	r2, r3
 8013ba8:	490c      	ldr	r1, [pc, #48]	@ (8013bdc <__NVIC_SetPriority+0x4c>)
 8013baa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8013bae:	0112      	lsls	r2, r2, #4
 8013bb0:	b2d2      	uxtb	r2, r2
 8013bb2:	440b      	add	r3, r1
 8013bb4:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
}
 8013bb8:	e00a      	b.n	8013bd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8013bba:	683b      	ldr	r3, [r7, #0]
 8013bbc:	b2da      	uxtb	r2, r3
 8013bbe:	4908      	ldr	r1, [pc, #32]	@ (8013be0 <__NVIC_SetPriority+0x50>)
 8013bc0:	79fb      	ldrb	r3, [r7, #7]
 8013bc2:	f003 030f 	and.w	r3, r3, #15
 8013bc6:	3b04      	subs	r3, #4
 8013bc8:	0112      	lsls	r2, r2, #4
 8013bca:	b2d2      	uxtb	r2, r2
 8013bcc:	440b      	add	r3, r1
 8013bce:	761a      	strb	r2, [r3, #24]
}
 8013bd0:	bf00      	nop
 8013bd2:	370c      	adds	r7, #12
 8013bd4:	46bd      	mov	sp, r7
 8013bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013bda:	4770      	bx	lr
 8013bdc:	e000e100 	.word	0xe000e100
 8013be0:	e000ed00 	.word	0xe000ed00

08013be4 <SysTick_Handler>:

/*
  SysTick handler implementation that also clears overflow flag.
*/
#if (USE_CUSTOM_SYSTICK_HANDLER_IMPLEMENTATION == 0)
void SysTick_Handler (void) {
 8013be4:	b580      	push	{r7, lr}
 8013be6:	af00      	add	r7, sp, #0
  /* Clear overflow flag */
  SysTick->CTRL;
 8013be8:	4b05      	ldr	r3, [pc, #20]	@ (8013c00 <SysTick_Handler+0x1c>)
 8013bea:	681b      	ldr	r3, [r3, #0]

  if (xTaskGetSchedulerState() != taskSCHEDULER_NOT_STARTED) {
 8013bec:	f001 fddc 	bl	80157a8 <xTaskGetSchedulerState>
 8013bf0:	4603      	mov	r3, r0
 8013bf2:	2b01      	cmp	r3, #1
 8013bf4:	d001      	beq.n	8013bfa <SysTick_Handler+0x16>
    /* Call tick handler */
    xPortSysTickHandler();
 8013bf6:	f002 fbd7 	bl	80163a8 <xPortSysTickHandler>
  }
}
 8013bfa:	bf00      	nop
 8013bfc:	bd80      	pop	{r7, pc}
 8013bfe:	bf00      	nop
 8013c00:	e000e010 	.word	0xe000e010

08013c04 <SVC_Setup>:
#endif /* SysTick */

/*
  Setup SVC to reset value.
*/
__STATIC_INLINE void SVC_Setup (void) {
 8013c04:	b580      	push	{r7, lr}
 8013c06:	af00      	add	r7, sp, #0
#if (__ARM_ARCH_7A__ == 0U)
  /* Service Call interrupt might be configured before kernel start     */
  /* and when its priority is lower or equal to BASEPRI, svc intruction */
  /* causes a Hard Fault.                                               */
  NVIC_SetPriority (SVCall_IRQ_NBR, 0U);
 8013c08:	2100      	movs	r1, #0
 8013c0a:	f06f 0004 	mvn.w	r0, #4
 8013c0e:	f7ff ffbf 	bl	8013b90 <__NVIC_SetPriority>
#endif
}
 8013c12:	bf00      	nop
 8013c14:	bd80      	pop	{r7, pc}
	...

08013c18 <osKernelInitialize>:
static uint32_t OS_Tick_GetOverflow (void);
/* Get OS Tick interval */
static uint32_t OS_Tick_GetInterval (void);
/*---------------------------------------------------------------------------*/

osStatus_t osKernelInitialize (void) {
 8013c18:	b480      	push	{r7}
 8013c1a:	b083      	sub	sp, #12
 8013c1c:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013c1e:	f3ef 8305 	mrs	r3, IPSR
 8013c22:	603b      	str	r3, [r7, #0]
  return(result);
 8013c24:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013c26:	2b00      	cmp	r3, #0
 8013c28:	d003      	beq.n	8013c32 <osKernelInitialize+0x1a>
    stat = osErrorISR;
 8013c2a:	f06f 0305 	mvn.w	r3, #5
 8013c2e:	607b      	str	r3, [r7, #4]
 8013c30:	e00c      	b.n	8013c4c <osKernelInitialize+0x34>
  }
  else {
    if (KernelState == osKernelInactive) {
 8013c32:	4b0a      	ldr	r3, [pc, #40]	@ (8013c5c <osKernelInitialize+0x44>)
 8013c34:	681b      	ldr	r3, [r3, #0]
 8013c36:	2b00      	cmp	r3, #0
 8013c38:	d105      	bne.n	8013c46 <osKernelInitialize+0x2e>
        EvrFreeRTOSSetup(0U);
      #endif
      #if defined(USE_FreeRTOS_HEAP_5) && (HEAP_5_REGION_SETUP == 1)
        vPortDefineHeapRegions (configHEAP_5_REGIONS);
      #endif
      KernelState = osKernelReady;
 8013c3a:	4b08      	ldr	r3, [pc, #32]	@ (8013c5c <osKernelInitialize+0x44>)
 8013c3c:	2201      	movs	r2, #1
 8013c3e:	601a      	str	r2, [r3, #0]
      stat = osOK;
 8013c40:	2300      	movs	r3, #0
 8013c42:	607b      	str	r3, [r7, #4]
 8013c44:	e002      	b.n	8013c4c <osKernelInitialize+0x34>
    } else {
      stat = osError;
 8013c46:	f04f 33ff 	mov.w	r3, #4294967295
 8013c4a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013c4c:	687b      	ldr	r3, [r7, #4]
}
 8013c4e:	4618      	mov	r0, r3
 8013c50:	370c      	adds	r7, #12
 8013c52:	46bd      	mov	sp, r7
 8013c54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013c58:	4770      	bx	lr
 8013c5a:	bf00      	nop
 8013c5c:	20000d80 	.word	0x20000d80

08013c60 <osKernelStart>:
  }

  return (state);
}

osStatus_t osKernelStart (void) {
 8013c60:	b580      	push	{r7, lr}
 8013c62:	b082      	sub	sp, #8
 8013c64:	af00      	add	r7, sp, #0
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013c66:	f3ef 8305 	mrs	r3, IPSR
 8013c6a:	603b      	str	r3, [r7, #0]
  return(result);
 8013c6c:	683b      	ldr	r3, [r7, #0]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013c6e:	2b00      	cmp	r3, #0
 8013c70:	d003      	beq.n	8013c7a <osKernelStart+0x1a>
    stat = osErrorISR;
 8013c72:	f06f 0305 	mvn.w	r3, #5
 8013c76:	607b      	str	r3, [r7, #4]
 8013c78:	e010      	b.n	8013c9c <osKernelStart+0x3c>
  }
  else {
    if (KernelState == osKernelReady) {
 8013c7a:	4b0b      	ldr	r3, [pc, #44]	@ (8013ca8 <osKernelStart+0x48>)
 8013c7c:	681b      	ldr	r3, [r3, #0]
 8013c7e:	2b01      	cmp	r3, #1
 8013c80:	d109      	bne.n	8013c96 <osKernelStart+0x36>
      /* Ensure SVC priority is at the reset value */
      SVC_Setup();
 8013c82:	f7ff ffbf 	bl	8013c04 <SVC_Setup>
      /* Change state to enable IRQ masking check */
      KernelState = osKernelRunning;
 8013c86:	4b08      	ldr	r3, [pc, #32]	@ (8013ca8 <osKernelStart+0x48>)
 8013c88:	2202      	movs	r2, #2
 8013c8a:	601a      	str	r2, [r3, #0]
      /* Start the kernel scheduler */
      vTaskStartScheduler();
 8013c8c:	f001 f928 	bl	8014ee0 <vTaskStartScheduler>
      stat = osOK;
 8013c90:	2300      	movs	r3, #0
 8013c92:	607b      	str	r3, [r7, #4]
 8013c94:	e002      	b.n	8013c9c <osKernelStart+0x3c>
    } else {
      stat = osError;
 8013c96:	f04f 33ff 	mov.w	r3, #4294967295
 8013c9a:	607b      	str	r3, [r7, #4]
    }
  }

  return (stat);
 8013c9c:	687b      	ldr	r3, [r7, #4]
}
 8013c9e:	4618      	mov	r0, r3
 8013ca0:	3708      	adds	r7, #8
 8013ca2:	46bd      	mov	sp, r7
 8013ca4:	bd80      	pop	{r7, pc}
 8013ca6:	bf00      	nop
 8013ca8:	20000d80 	.word	0x20000d80

08013cac <osThreadNew>:
  return (configCPU_CLOCK_HZ);
}

/*---------------------------------------------------------------------------*/

osThreadId_t osThreadNew (osThreadFunc_t func, void *argument, const osThreadAttr_t *attr) {
 8013cac:	b580      	push	{r7, lr}
 8013cae:	b08e      	sub	sp, #56	@ 0x38
 8013cb0:	af04      	add	r7, sp, #16
 8013cb2:	60f8      	str	r0, [r7, #12]
 8013cb4:	60b9      	str	r1, [r7, #8]
 8013cb6:	607a      	str	r2, [r7, #4]
  uint32_t stack;
  TaskHandle_t hTask;
  UBaseType_t prio;
  int32_t mem;

  hTask = NULL;
 8013cb8:	2300      	movs	r3, #0
 8013cba:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013cbc:	f3ef 8305 	mrs	r3, IPSR
 8013cc0:	617b      	str	r3, [r7, #20]
  return(result);
 8013cc2:	697b      	ldr	r3, [r7, #20]

  if (!IS_IRQ() && (func != NULL)) {
 8013cc4:	2b00      	cmp	r3, #0
 8013cc6:	d17e      	bne.n	8013dc6 <osThreadNew+0x11a>
 8013cc8:	68fb      	ldr	r3, [r7, #12]
 8013cca:	2b00      	cmp	r3, #0
 8013ccc:	d07b      	beq.n	8013dc6 <osThreadNew+0x11a>
    stack = configMINIMAL_STACK_SIZE;
 8013cce:	2380      	movs	r3, #128	@ 0x80
 8013cd0:	623b      	str	r3, [r7, #32]
    prio  = (UBaseType_t)osPriorityNormal;
 8013cd2:	2318      	movs	r3, #24
 8013cd4:	61fb      	str	r3, [r7, #28]

    name = NULL;
 8013cd6:	2300      	movs	r3, #0
 8013cd8:	627b      	str	r3, [r7, #36]	@ 0x24
    mem  = -1;
 8013cda:	f04f 33ff 	mov.w	r3, #4294967295
 8013cde:	61bb      	str	r3, [r7, #24]

    if (attr != NULL) {
 8013ce0:	687b      	ldr	r3, [r7, #4]
 8013ce2:	2b00      	cmp	r3, #0
 8013ce4:	d045      	beq.n	8013d72 <osThreadNew+0xc6>
      if (attr->name != NULL) {
 8013ce6:	687b      	ldr	r3, [r7, #4]
 8013ce8:	681b      	ldr	r3, [r3, #0]
 8013cea:	2b00      	cmp	r3, #0
 8013cec:	d002      	beq.n	8013cf4 <osThreadNew+0x48>
        name = attr->name;
 8013cee:	687b      	ldr	r3, [r7, #4]
 8013cf0:	681b      	ldr	r3, [r3, #0]
 8013cf2:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (attr->priority != osPriorityNone) {
 8013cf4:	687b      	ldr	r3, [r7, #4]
 8013cf6:	699b      	ldr	r3, [r3, #24]
 8013cf8:	2b00      	cmp	r3, #0
 8013cfa:	d002      	beq.n	8013d02 <osThreadNew+0x56>
        prio = (UBaseType_t)attr->priority;
 8013cfc:	687b      	ldr	r3, [r7, #4]
 8013cfe:	699b      	ldr	r3, [r3, #24]
 8013d00:	61fb      	str	r3, [r7, #28]
      }

      if ((prio < osPriorityIdle) || (prio > osPriorityISR) || ((attr->attr_bits & osThreadJoinable) == osThreadJoinable)) {
 8013d02:	69fb      	ldr	r3, [r7, #28]
 8013d04:	2b00      	cmp	r3, #0
 8013d06:	d008      	beq.n	8013d1a <osThreadNew+0x6e>
 8013d08:	69fb      	ldr	r3, [r7, #28]
 8013d0a:	2b38      	cmp	r3, #56	@ 0x38
 8013d0c:	d805      	bhi.n	8013d1a <osThreadNew+0x6e>
 8013d0e:	687b      	ldr	r3, [r7, #4]
 8013d10:	685b      	ldr	r3, [r3, #4]
 8013d12:	f003 0301 	and.w	r3, r3, #1
 8013d16:	2b00      	cmp	r3, #0
 8013d18:	d001      	beq.n	8013d1e <osThreadNew+0x72>
        return (NULL);
 8013d1a:	2300      	movs	r3, #0
 8013d1c:	e054      	b.n	8013dc8 <osThreadNew+0x11c>
      }

      if (attr->stack_size > 0U) {
 8013d1e:	687b      	ldr	r3, [r7, #4]
 8013d20:	695b      	ldr	r3, [r3, #20]
 8013d22:	2b00      	cmp	r3, #0
 8013d24:	d003      	beq.n	8013d2e <osThreadNew+0x82>
        /* In FreeRTOS stack is not in bytes, but in sizeof(StackType_t) which is 4 on ARM ports.       */
        /* Stack size should be therefore 4 byte aligned in order to avoid division caused side effects */
        stack = attr->stack_size / sizeof(StackType_t);
 8013d26:	687b      	ldr	r3, [r7, #4]
 8013d28:	695b      	ldr	r3, [r3, #20]
 8013d2a:	089b      	lsrs	r3, r3, #2
 8013d2c:	623b      	str	r3, [r7, #32]
      }

      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013d2e:	687b      	ldr	r3, [r7, #4]
 8013d30:	689b      	ldr	r3, [r3, #8]
 8013d32:	2b00      	cmp	r3, #0
 8013d34:	d00e      	beq.n	8013d54 <osThreadNew+0xa8>
 8013d36:	687b      	ldr	r3, [r7, #4]
 8013d38:	68db      	ldr	r3, [r3, #12]
 8013d3a:	2ba7      	cmp	r3, #167	@ 0xa7
 8013d3c:	d90a      	bls.n	8013d54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013d3e:	687b      	ldr	r3, [r7, #4]
 8013d40:	691b      	ldr	r3, [r3, #16]
      if ((attr->cb_mem    != NULL) && (attr->cb_size    >= sizeof(StaticTask_t)) &&
 8013d42:	2b00      	cmp	r3, #0
 8013d44:	d006      	beq.n	8013d54 <osThreadNew+0xa8>
          (attr->stack_mem != NULL) && (attr->stack_size >  0U)) {
 8013d46:	687b      	ldr	r3, [r7, #4]
 8013d48:	695b      	ldr	r3, [r3, #20]
 8013d4a:	2b00      	cmp	r3, #0
 8013d4c:	d002      	beq.n	8013d54 <osThreadNew+0xa8>
        mem = 1;
 8013d4e:	2301      	movs	r3, #1
 8013d50:	61bb      	str	r3, [r7, #24]
 8013d52:	e010      	b.n	8013d76 <osThreadNew+0xca>
      }
      else {
        if ((attr->cb_mem == NULL) && (attr->cb_size == 0U) && (attr->stack_mem == NULL)) {
 8013d54:	687b      	ldr	r3, [r7, #4]
 8013d56:	689b      	ldr	r3, [r3, #8]
 8013d58:	2b00      	cmp	r3, #0
 8013d5a:	d10c      	bne.n	8013d76 <osThreadNew+0xca>
 8013d5c:	687b      	ldr	r3, [r7, #4]
 8013d5e:	68db      	ldr	r3, [r3, #12]
 8013d60:	2b00      	cmp	r3, #0
 8013d62:	d108      	bne.n	8013d76 <osThreadNew+0xca>
 8013d64:	687b      	ldr	r3, [r7, #4]
 8013d66:	691b      	ldr	r3, [r3, #16]
 8013d68:	2b00      	cmp	r3, #0
 8013d6a:	d104      	bne.n	8013d76 <osThreadNew+0xca>
          mem = 0;
 8013d6c:	2300      	movs	r3, #0
 8013d6e:	61bb      	str	r3, [r7, #24]
 8013d70:	e001      	b.n	8013d76 <osThreadNew+0xca>
        }
      }
    }
    else {
      mem = 0;
 8013d72:	2300      	movs	r3, #0
 8013d74:	61bb      	str	r3, [r7, #24]
    }

    if (mem == 1) {
 8013d76:	69bb      	ldr	r3, [r7, #24]
 8013d78:	2b01      	cmp	r3, #1
 8013d7a:	d110      	bne.n	8013d9e <osThreadNew+0xf2>
      #if (configSUPPORT_STATIC_ALLOCATION == 1)
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013d7c:	687b      	ldr	r3, [r7, #4]
 8013d7e:	691b      	ldr	r3, [r3, #16]
                                                                                      (StaticTask_t *)attr->cb_mem);
 8013d80:	687a      	ldr	r2, [r7, #4]
 8013d82:	6892      	ldr	r2, [r2, #8]
        hTask = xTaskCreateStatic ((TaskFunction_t)func, name, stack, argument, prio, (StackType_t  *)attr->stack_mem,
 8013d84:	9202      	str	r2, [sp, #8]
 8013d86:	9301      	str	r3, [sp, #4]
 8013d88:	69fb      	ldr	r3, [r7, #28]
 8013d8a:	9300      	str	r3, [sp, #0]
 8013d8c:	68bb      	ldr	r3, [r7, #8]
 8013d8e:	6a3a      	ldr	r2, [r7, #32]
 8013d90:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013d92:	68f8      	ldr	r0, [r7, #12]
 8013d94:	f000 fe3a 	bl	8014a0c <xTaskCreateStatic>
 8013d98:	4603      	mov	r3, r0
 8013d9a:	613b      	str	r3, [r7, #16]
 8013d9c:	e013      	b.n	8013dc6 <osThreadNew+0x11a>
      #endif
    }
    else {
      if (mem == 0) {
 8013d9e:	69bb      	ldr	r3, [r7, #24]
 8013da0:	2b00      	cmp	r3, #0
 8013da2:	d110      	bne.n	8013dc6 <osThreadNew+0x11a>
        #if (configSUPPORT_DYNAMIC_ALLOCATION == 1)
          if (xTaskCreate ((TaskFunction_t)func, name, (uint16_t)stack, argument, prio, &hTask) != pdPASS) {
 8013da4:	6a3b      	ldr	r3, [r7, #32]
 8013da6:	b29a      	uxth	r2, r3
 8013da8:	f107 0310 	add.w	r3, r7, #16
 8013dac:	9301      	str	r3, [sp, #4]
 8013dae:	69fb      	ldr	r3, [r7, #28]
 8013db0:	9300      	str	r3, [sp, #0]
 8013db2:	68bb      	ldr	r3, [r7, #8]
 8013db4:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8013db6:	68f8      	ldr	r0, [r7, #12]
 8013db8:	f000 fe88 	bl	8014acc <xTaskCreate>
 8013dbc:	4603      	mov	r3, r0
 8013dbe:	2b01      	cmp	r3, #1
 8013dc0:	d001      	beq.n	8013dc6 <osThreadNew+0x11a>
            hTask = NULL;
 8013dc2:	2300      	movs	r3, #0
 8013dc4:	613b      	str	r3, [r7, #16]
        #endif
      }
    }
  }

  return ((osThreadId_t)hTask);
 8013dc6:	693b      	ldr	r3, [r7, #16]
}
 8013dc8:	4618      	mov	r0, r3
 8013dca:	3728      	adds	r7, #40	@ 0x28
 8013dcc:	46bd      	mov	sp, r7
 8013dce:	bd80      	pop	{r7, pc}

08013dd0 <osThreadSuspend>:

  return (stat);
}

#if (configUSE_OS2_THREAD_SUSPEND_RESUME == 1)
osStatus_t osThreadSuspend (osThreadId_t thread_id) {
 8013dd0:	b580      	push	{r7, lr}
 8013dd2:	b086      	sub	sp, #24
 8013dd4:	af00      	add	r7, sp, #0
 8013dd6:	6078      	str	r0, [r7, #4]
  TaskHandle_t hTask = (TaskHandle_t)thread_id;
 8013dd8:	687b      	ldr	r3, [r7, #4]
 8013dda:	613b      	str	r3, [r7, #16]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013ddc:	f3ef 8305 	mrs	r3, IPSR
 8013de0:	60fb      	str	r3, [r7, #12]
  return(result);
 8013de2:	68fb      	ldr	r3, [r7, #12]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013de4:	2b00      	cmp	r3, #0
 8013de6:	d003      	beq.n	8013df0 <osThreadSuspend+0x20>
    stat = osErrorISR;
 8013de8:	f06f 0305 	mvn.w	r3, #5
 8013dec:	617b      	str	r3, [r7, #20]
 8013dee:	e00b      	b.n	8013e08 <osThreadSuspend+0x38>
  }
  else if (hTask == NULL) {
 8013df0:	693b      	ldr	r3, [r7, #16]
 8013df2:	2b00      	cmp	r3, #0
 8013df4:	d103      	bne.n	8013dfe <osThreadSuspend+0x2e>
    stat = osErrorParameter;
 8013df6:	f06f 0303 	mvn.w	r3, #3
 8013dfa:	617b      	str	r3, [r7, #20]
 8013dfc:	e004      	b.n	8013e08 <osThreadSuspend+0x38>
  }
  else {
    stat = osOK;
 8013dfe:	2300      	movs	r3, #0
 8013e00:	617b      	str	r3, [r7, #20]
    vTaskSuspend (hTask);
 8013e02:	6938      	ldr	r0, [r7, #16]
 8013e04:	f000 fff6 	bl	8014df4 <vTaskSuspend>
  }

  return (stat);
 8013e08:	697b      	ldr	r3, [r7, #20]
}
 8013e0a:	4618      	mov	r0, r3
 8013e0c:	3718      	adds	r7, #24
 8013e0e:	46bd      	mov	sp, r7
 8013e10:	bd80      	pop	{r7, pc}

08013e12 <osDelay>:
  /* Return flags before clearing */
  return (rflags);
}
#endif /* (configUSE_OS2_THREAD_FLAGS == 1) */

osStatus_t osDelay (uint32_t ticks) {
 8013e12:	b580      	push	{r7, lr}
 8013e14:	b084      	sub	sp, #16
 8013e16:	af00      	add	r7, sp, #0
 8013e18:	6078      	str	r0, [r7, #4]
  __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 8013e1a:	f3ef 8305 	mrs	r3, IPSR
 8013e1e:	60bb      	str	r3, [r7, #8]
  return(result);
 8013e20:	68bb      	ldr	r3, [r7, #8]
  osStatus_t stat;

  if (IS_IRQ()) {
 8013e22:	2b00      	cmp	r3, #0
 8013e24:	d003      	beq.n	8013e2e <osDelay+0x1c>
    stat = osErrorISR;
 8013e26:	f06f 0305 	mvn.w	r3, #5
 8013e2a:	60fb      	str	r3, [r7, #12]
 8013e2c:	e007      	b.n	8013e3e <osDelay+0x2c>
  }
  else {
    stat = osOK;
 8013e2e:	2300      	movs	r3, #0
 8013e30:	60fb      	str	r3, [r7, #12]

    if (ticks != 0U) {
 8013e32:	687b      	ldr	r3, [r7, #4]
 8013e34:	2b00      	cmp	r3, #0
 8013e36:	d002      	beq.n	8013e3e <osDelay+0x2c>
      vTaskDelay(ticks);
 8013e38:	6878      	ldr	r0, [r7, #4]
 8013e3a:	f000 ffa5 	bl	8014d88 <vTaskDelay>
    }
  }

  return (stat);
 8013e3e:	68fb      	ldr	r3, [r7, #12]
}
 8013e40:	4618      	mov	r0, r3
 8013e42:	3710      	adds	r7, #16
 8013e44:	46bd      	mov	sp, r7
 8013e46:	bd80      	pop	{r7, pc}

08013e48 <vApplicationGetIdleTaskMemory>:

/*
  vApplicationGetIdleTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetIdleTaskMemory (StaticTask_t **ppxIdleTaskTCBBuffer, StackType_t **ppxIdleTaskStackBuffer, uint32_t *pulIdleTaskStackSize) {
 8013e48:	b480      	push	{r7}
 8013e4a:	b085      	sub	sp, #20
 8013e4c:	af00      	add	r7, sp, #0
 8013e4e:	60f8      	str	r0, [r7, #12]
 8013e50:	60b9      	str	r1, [r7, #8]
 8013e52:	607a      	str	r2, [r7, #4]
  /* Idle task control block and stack */
  static StaticTask_t Idle_TCB;
  static StackType_t  Idle_Stack[configMINIMAL_STACK_SIZE];

  *ppxIdleTaskTCBBuffer   = &Idle_TCB;
 8013e54:	68fb      	ldr	r3, [r7, #12]
 8013e56:	4a07      	ldr	r2, [pc, #28]	@ (8013e74 <vApplicationGetIdleTaskMemory+0x2c>)
 8013e58:	601a      	str	r2, [r3, #0]
  *ppxIdleTaskStackBuffer = &Idle_Stack[0];
 8013e5a:	68bb      	ldr	r3, [r7, #8]
 8013e5c:	4a06      	ldr	r2, [pc, #24]	@ (8013e78 <vApplicationGetIdleTaskMemory+0x30>)
 8013e5e:	601a      	str	r2, [r3, #0]
  *pulIdleTaskStackSize   = (uint32_t)configMINIMAL_STACK_SIZE;
 8013e60:	687b      	ldr	r3, [r7, #4]
 8013e62:	2280      	movs	r2, #128	@ 0x80
 8013e64:	601a      	str	r2, [r3, #0]
}
 8013e66:	bf00      	nop
 8013e68:	3714      	adds	r7, #20
 8013e6a:	46bd      	mov	sp, r7
 8013e6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013e70:	4770      	bx	lr
 8013e72:	bf00      	nop
 8013e74:	20000d84 	.word	0x20000d84
 8013e78:	20000e2c 	.word	0x20000e2c

08013e7c <vApplicationGetTimerTaskMemory>:

/*
  vApplicationGetTimerTaskMemory gets called when configSUPPORT_STATIC_ALLOCATION
  equals to 1 and is required for static memory allocation support.
*/
__WEAK void vApplicationGetTimerTaskMemory (StaticTask_t **ppxTimerTaskTCBBuffer, StackType_t **ppxTimerTaskStackBuffer, uint32_t *pulTimerTaskStackSize) {
 8013e7c:	b480      	push	{r7}
 8013e7e:	b085      	sub	sp, #20
 8013e80:	af00      	add	r7, sp, #0
 8013e82:	60f8      	str	r0, [r7, #12]
 8013e84:	60b9      	str	r1, [r7, #8]
 8013e86:	607a      	str	r2, [r7, #4]
  /* Timer task control block and stack */
  static StaticTask_t Timer_TCB;
  static StackType_t  Timer_Stack[configTIMER_TASK_STACK_DEPTH];

  *ppxTimerTaskTCBBuffer   = &Timer_TCB;
 8013e88:	68fb      	ldr	r3, [r7, #12]
 8013e8a:	4a07      	ldr	r2, [pc, #28]	@ (8013ea8 <vApplicationGetTimerTaskMemory+0x2c>)
 8013e8c:	601a      	str	r2, [r3, #0]
  *ppxTimerTaskStackBuffer = &Timer_Stack[0];
 8013e8e:	68bb      	ldr	r3, [r7, #8]
 8013e90:	4a06      	ldr	r2, [pc, #24]	@ (8013eac <vApplicationGetTimerTaskMemory+0x30>)
 8013e92:	601a      	str	r2, [r3, #0]
  *pulTimerTaskStackSize   = (uint32_t)configTIMER_TASK_STACK_DEPTH;
 8013e94:	687b      	ldr	r3, [r7, #4]
 8013e96:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8013e9a:	601a      	str	r2, [r3, #0]
}
 8013e9c:	bf00      	nop
 8013e9e:	3714      	adds	r7, #20
 8013ea0:	46bd      	mov	sp, r7
 8013ea2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013ea6:	4770      	bx	lr
 8013ea8:	2000102c 	.word	0x2000102c
 8013eac:	200010d4 	.word	0x200010d4

08013eb0 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8013eb0:	b480      	push	{r7}
 8013eb2:	b083      	sub	sp, #12
 8013eb4:	af00      	add	r7, sp, #0
 8013eb6:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013eb8:	687b      	ldr	r3, [r7, #4]
 8013eba:	f103 0208 	add.w	r2, r3, #8
 8013ebe:	687b      	ldr	r3, [r7, #4]
 8013ec0:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8013ec2:	687b      	ldr	r3, [r7, #4]
 8013ec4:	f04f 32ff 	mov.w	r2, #4294967295
 8013ec8:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013eca:	687b      	ldr	r3, [r7, #4]
 8013ecc:	f103 0208 	add.w	r2, r3, #8
 8013ed0:	687b      	ldr	r3, [r7, #4]
 8013ed2:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8013ed4:	687b      	ldr	r3, [r7, #4]
 8013ed6:	f103 0208 	add.w	r2, r3, #8
 8013eda:	687b      	ldr	r3, [r7, #4]
 8013edc:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8013ede:	687b      	ldr	r3, [r7, #4]
 8013ee0:	2200      	movs	r2, #0
 8013ee2:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8013ee4:	bf00      	nop
 8013ee6:	370c      	adds	r7, #12
 8013ee8:	46bd      	mov	sp, r7
 8013eea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013eee:	4770      	bx	lr

08013ef0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8013ef0:	b480      	push	{r7}
 8013ef2:	b083      	sub	sp, #12
 8013ef4:	af00      	add	r7, sp, #0
 8013ef6:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8013ef8:	687b      	ldr	r3, [r7, #4]
 8013efa:	2200      	movs	r2, #0
 8013efc:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8013efe:	bf00      	nop
 8013f00:	370c      	adds	r7, #12
 8013f02:	46bd      	mov	sp, r7
 8013f04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f08:	4770      	bx	lr

08013f0a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013f0a:	b480      	push	{r7}
 8013f0c:	b085      	sub	sp, #20
 8013f0e:	af00      	add	r7, sp, #0
 8013f10:	6078      	str	r0, [r7, #4]
 8013f12:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8013f14:	687b      	ldr	r3, [r7, #4]
 8013f16:	685b      	ldr	r3, [r3, #4]
 8013f18:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8013f1a:	683b      	ldr	r3, [r7, #0]
 8013f1c:	68fa      	ldr	r2, [r7, #12]
 8013f1e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8013f20:	68fb      	ldr	r3, [r7, #12]
 8013f22:	689a      	ldr	r2, [r3, #8]
 8013f24:	683b      	ldr	r3, [r7, #0]
 8013f26:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8013f28:	68fb      	ldr	r3, [r7, #12]
 8013f2a:	689b      	ldr	r3, [r3, #8]
 8013f2c:	683a      	ldr	r2, [r7, #0]
 8013f2e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8013f30:	68fb      	ldr	r3, [r7, #12]
 8013f32:	683a      	ldr	r2, [r7, #0]
 8013f34:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8013f36:	683b      	ldr	r3, [r7, #0]
 8013f38:	687a      	ldr	r2, [r7, #4]
 8013f3a:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013f3c:	687b      	ldr	r3, [r7, #4]
 8013f3e:	681b      	ldr	r3, [r3, #0]
 8013f40:	1c5a      	adds	r2, r3, #1
 8013f42:	687b      	ldr	r3, [r7, #4]
 8013f44:	601a      	str	r2, [r3, #0]
}
 8013f46:	bf00      	nop
 8013f48:	3714      	adds	r7, #20
 8013f4a:	46bd      	mov	sp, r7
 8013f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013f50:	4770      	bx	lr

08013f52 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8013f52:	b480      	push	{r7}
 8013f54:	b085      	sub	sp, #20
 8013f56:	af00      	add	r7, sp, #0
 8013f58:	6078      	str	r0, [r7, #4]
 8013f5a:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8013f5c:	683b      	ldr	r3, [r7, #0]
 8013f5e:	681b      	ldr	r3, [r3, #0]
 8013f60:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8013f62:	68bb      	ldr	r3, [r7, #8]
 8013f64:	f1b3 3fff 	cmp.w	r3, #4294967295
 8013f68:	d103      	bne.n	8013f72 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8013f6a:	687b      	ldr	r3, [r7, #4]
 8013f6c:	691b      	ldr	r3, [r3, #16]
 8013f6e:	60fb      	str	r3, [r7, #12]
 8013f70:	e00c      	b.n	8013f8c <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8013f72:	687b      	ldr	r3, [r7, #4]
 8013f74:	3308      	adds	r3, #8
 8013f76:	60fb      	str	r3, [r7, #12]
 8013f78:	e002      	b.n	8013f80 <vListInsert+0x2e>
 8013f7a:	68fb      	ldr	r3, [r7, #12]
 8013f7c:	685b      	ldr	r3, [r3, #4]
 8013f7e:	60fb      	str	r3, [r7, #12]
 8013f80:	68fb      	ldr	r3, [r7, #12]
 8013f82:	685b      	ldr	r3, [r3, #4]
 8013f84:	681b      	ldr	r3, [r3, #0]
 8013f86:	68ba      	ldr	r2, [r7, #8]
 8013f88:	429a      	cmp	r2, r3
 8013f8a:	d2f6      	bcs.n	8013f7a <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8013f8c:	68fb      	ldr	r3, [r7, #12]
 8013f8e:	685a      	ldr	r2, [r3, #4]
 8013f90:	683b      	ldr	r3, [r7, #0]
 8013f92:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8013f94:	683b      	ldr	r3, [r7, #0]
 8013f96:	685b      	ldr	r3, [r3, #4]
 8013f98:	683a      	ldr	r2, [r7, #0]
 8013f9a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8013f9c:	683b      	ldr	r3, [r7, #0]
 8013f9e:	68fa      	ldr	r2, [r7, #12]
 8013fa0:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8013fa2:	68fb      	ldr	r3, [r7, #12]
 8013fa4:	683a      	ldr	r2, [r7, #0]
 8013fa6:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8013fa8:	683b      	ldr	r3, [r7, #0]
 8013faa:	687a      	ldr	r2, [r7, #4]
 8013fac:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8013fae:	687b      	ldr	r3, [r7, #4]
 8013fb0:	681b      	ldr	r3, [r3, #0]
 8013fb2:	1c5a      	adds	r2, r3, #1
 8013fb4:	687b      	ldr	r3, [r7, #4]
 8013fb6:	601a      	str	r2, [r3, #0]
}
 8013fb8:	bf00      	nop
 8013fba:	3714      	adds	r7, #20
 8013fbc:	46bd      	mov	sp, r7
 8013fbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8013fc2:	4770      	bx	lr

08013fc4 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8013fc4:	b480      	push	{r7}
 8013fc6:	b085      	sub	sp, #20
 8013fc8:	af00      	add	r7, sp, #0
 8013fca:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8013fcc:	687b      	ldr	r3, [r7, #4]
 8013fce:	691b      	ldr	r3, [r3, #16]
 8013fd0:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8013fd2:	687b      	ldr	r3, [r7, #4]
 8013fd4:	685b      	ldr	r3, [r3, #4]
 8013fd6:	687a      	ldr	r2, [r7, #4]
 8013fd8:	6892      	ldr	r2, [r2, #8]
 8013fda:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8013fdc:	687b      	ldr	r3, [r7, #4]
 8013fde:	689b      	ldr	r3, [r3, #8]
 8013fe0:	687a      	ldr	r2, [r7, #4]
 8013fe2:	6852      	ldr	r2, [r2, #4]
 8013fe4:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8013fe6:	68fb      	ldr	r3, [r7, #12]
 8013fe8:	685b      	ldr	r3, [r3, #4]
 8013fea:	687a      	ldr	r2, [r7, #4]
 8013fec:	429a      	cmp	r2, r3
 8013fee:	d103      	bne.n	8013ff8 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8013ff0:	687b      	ldr	r3, [r7, #4]
 8013ff2:	689a      	ldr	r2, [r3, #8]
 8013ff4:	68fb      	ldr	r3, [r7, #12]
 8013ff6:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8013ff8:	687b      	ldr	r3, [r7, #4]
 8013ffa:	2200      	movs	r2, #0
 8013ffc:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8013ffe:	68fb      	ldr	r3, [r7, #12]
 8014000:	681b      	ldr	r3, [r3, #0]
 8014002:	1e5a      	subs	r2, r3, #1
 8014004:	68fb      	ldr	r3, [r7, #12]
 8014006:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8014008:	68fb      	ldr	r3, [r7, #12]
 801400a:	681b      	ldr	r3, [r3, #0]
}
 801400c:	4618      	mov	r0, r3
 801400e:	3714      	adds	r7, #20
 8014010:	46bd      	mov	sp, r7
 8014012:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014016:	4770      	bx	lr

08014018 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8014018:	b580      	push	{r7, lr}
 801401a:	b084      	sub	sp, #16
 801401c:	af00      	add	r7, sp, #0
 801401e:	6078      	str	r0, [r7, #4]
 8014020:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8014022:	687b      	ldr	r3, [r7, #4]
 8014024:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8014026:	68fb      	ldr	r3, [r7, #12]
 8014028:	2b00      	cmp	r3, #0
 801402a:	d10b      	bne.n	8014044 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 801402c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014030:	f383 8811 	msr	BASEPRI, r3
 8014034:	f3bf 8f6f 	isb	sy
 8014038:	f3bf 8f4f 	dsb	sy
 801403c:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 801403e:	bf00      	nop
 8014040:	bf00      	nop
 8014042:	e7fd      	b.n	8014040 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8014044:	f002 f920 	bl	8016288 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8014048:	68fb      	ldr	r3, [r7, #12]
 801404a:	681a      	ldr	r2, [r3, #0]
 801404c:	68fb      	ldr	r3, [r7, #12]
 801404e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014050:	68f9      	ldr	r1, [r7, #12]
 8014052:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8014054:	fb01 f303 	mul.w	r3, r1, r3
 8014058:	441a      	add	r2, r3
 801405a:	68fb      	ldr	r3, [r7, #12]
 801405c:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 801405e:	68fb      	ldr	r3, [r7, #12]
 8014060:	2200      	movs	r2, #0
 8014062:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8014064:	68fb      	ldr	r3, [r7, #12]
 8014066:	681a      	ldr	r2, [r3, #0]
 8014068:	68fb      	ldr	r3, [r7, #12]
 801406a:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 801406c:	68fb      	ldr	r3, [r7, #12]
 801406e:	681a      	ldr	r2, [r3, #0]
 8014070:	68fb      	ldr	r3, [r7, #12]
 8014072:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014074:	3b01      	subs	r3, #1
 8014076:	68f9      	ldr	r1, [r7, #12]
 8014078:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 801407a:	fb01 f303 	mul.w	r3, r1, r3
 801407e:	441a      	add	r2, r3
 8014080:	68fb      	ldr	r3, [r7, #12]
 8014082:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8014084:	68fb      	ldr	r3, [r7, #12]
 8014086:	22ff      	movs	r2, #255	@ 0xff
 8014088:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 801408c:	68fb      	ldr	r3, [r7, #12]
 801408e:	22ff      	movs	r2, #255	@ 0xff
 8014090:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8014094:	683b      	ldr	r3, [r7, #0]
 8014096:	2b00      	cmp	r3, #0
 8014098:	d114      	bne.n	80140c4 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 801409a:	68fb      	ldr	r3, [r7, #12]
 801409c:	691b      	ldr	r3, [r3, #16]
 801409e:	2b00      	cmp	r3, #0
 80140a0:	d01a      	beq.n	80140d8 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80140a2:	68fb      	ldr	r3, [r7, #12]
 80140a4:	3310      	adds	r3, #16
 80140a6:	4618      	mov	r0, r3
 80140a8:	f001 f9b8 	bl	801541c <xTaskRemoveFromEventList>
 80140ac:	4603      	mov	r3, r0
 80140ae:	2b00      	cmp	r3, #0
 80140b0:	d012      	beq.n	80140d8 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 80140b2:	4b0d      	ldr	r3, [pc, #52]	@ (80140e8 <xQueueGenericReset+0xd0>)
 80140b4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80140b8:	601a      	str	r2, [r3, #0]
 80140ba:	f3bf 8f4f 	dsb	sy
 80140be:	f3bf 8f6f 	isb	sy
 80140c2:	e009      	b.n	80140d8 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 80140c4:	68fb      	ldr	r3, [r7, #12]
 80140c6:	3310      	adds	r3, #16
 80140c8:	4618      	mov	r0, r3
 80140ca:	f7ff fef1 	bl	8013eb0 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 80140ce:	68fb      	ldr	r3, [r7, #12]
 80140d0:	3324      	adds	r3, #36	@ 0x24
 80140d2:	4618      	mov	r0, r3
 80140d4:	f7ff feec 	bl	8013eb0 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 80140d8:	f002 f908 	bl	80162ec <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 80140dc:	2301      	movs	r3, #1
}
 80140de:	4618      	mov	r0, r3
 80140e0:	3710      	adds	r7, #16
 80140e2:	46bd      	mov	sp, r7
 80140e4:	bd80      	pop	{r7, pc}
 80140e6:	bf00      	nop
 80140e8:	e000ed04 	.word	0xe000ed04

080140ec <xQueueGenericCreateStatic>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_STATIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreateStatic( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, StaticQueue_t *pxStaticQueue, const uint8_t ucQueueType )
	{
 80140ec:	b580      	push	{r7, lr}
 80140ee:	b08e      	sub	sp, #56	@ 0x38
 80140f0:	af02      	add	r7, sp, #8
 80140f2:	60f8      	str	r0, [r7, #12]
 80140f4:	60b9      	str	r1, [r7, #8]
 80140f6:	607a      	str	r2, [r7, #4]
 80140f8:	603b      	str	r3, [r7, #0]
	Queue_t *pxNewQueue;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 80140fa:	68fb      	ldr	r3, [r7, #12]
 80140fc:	2b00      	cmp	r3, #0
 80140fe:	d10b      	bne.n	8014118 <xQueueGenericCreateStatic+0x2c>
	__asm volatile
 8014100:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014104:	f383 8811 	msr	BASEPRI, r3
 8014108:	f3bf 8f6f 	isb	sy
 801410c:	f3bf 8f4f 	dsb	sy
 8014110:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 8014112:	bf00      	nop
 8014114:	bf00      	nop
 8014116:	e7fd      	b.n	8014114 <xQueueGenericCreateStatic+0x28>

		/* The StaticQueue_t structure and the queue storage area must be
		supplied. */
		configASSERT( pxStaticQueue != NULL );
 8014118:	683b      	ldr	r3, [r7, #0]
 801411a:	2b00      	cmp	r3, #0
 801411c:	d10b      	bne.n	8014136 <xQueueGenericCreateStatic+0x4a>
	__asm volatile
 801411e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014122:	f383 8811 	msr	BASEPRI, r3
 8014126:	f3bf 8f6f 	isb	sy
 801412a:	f3bf 8f4f 	dsb	sy
 801412e:	627b      	str	r3, [r7, #36]	@ 0x24
}
 8014130:	bf00      	nop
 8014132:	bf00      	nop
 8014134:	e7fd      	b.n	8014132 <xQueueGenericCreateStatic+0x46>

		/* A queue storage area should be provided if the item size is not 0, and
		should not be provided if the item size is 0. */
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
 8014136:	687b      	ldr	r3, [r7, #4]
 8014138:	2b00      	cmp	r3, #0
 801413a:	d002      	beq.n	8014142 <xQueueGenericCreateStatic+0x56>
 801413c:	68bb      	ldr	r3, [r7, #8]
 801413e:	2b00      	cmp	r3, #0
 8014140:	d001      	beq.n	8014146 <xQueueGenericCreateStatic+0x5a>
 8014142:	2301      	movs	r3, #1
 8014144:	e000      	b.n	8014148 <xQueueGenericCreateStatic+0x5c>
 8014146:	2300      	movs	r3, #0
 8014148:	2b00      	cmp	r3, #0
 801414a:	d10b      	bne.n	8014164 <xQueueGenericCreateStatic+0x78>
	__asm volatile
 801414c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014150:	f383 8811 	msr	BASEPRI, r3
 8014154:	f3bf 8f6f 	isb	sy
 8014158:	f3bf 8f4f 	dsb	sy
 801415c:	623b      	str	r3, [r7, #32]
}
 801415e:	bf00      	nop
 8014160:	bf00      	nop
 8014162:	e7fd      	b.n	8014160 <xQueueGenericCreateStatic+0x74>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
 8014164:	687b      	ldr	r3, [r7, #4]
 8014166:	2b00      	cmp	r3, #0
 8014168:	d102      	bne.n	8014170 <xQueueGenericCreateStatic+0x84>
 801416a:	68bb      	ldr	r3, [r7, #8]
 801416c:	2b00      	cmp	r3, #0
 801416e:	d101      	bne.n	8014174 <xQueueGenericCreateStatic+0x88>
 8014170:	2301      	movs	r3, #1
 8014172:	e000      	b.n	8014176 <xQueueGenericCreateStatic+0x8a>
 8014174:	2300      	movs	r3, #0
 8014176:	2b00      	cmp	r3, #0
 8014178:	d10b      	bne.n	8014192 <xQueueGenericCreateStatic+0xa6>
	__asm volatile
 801417a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801417e:	f383 8811 	msr	BASEPRI, r3
 8014182:	f3bf 8f6f 	isb	sy
 8014186:	f3bf 8f4f 	dsb	sy
 801418a:	61fb      	str	r3, [r7, #28]
}
 801418c:	bf00      	nop
 801418e:	bf00      	nop
 8014190:	e7fd      	b.n	801418e <xQueueGenericCreateStatic+0xa2>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticQueue_t or StaticSemaphore_t equals the size of
			the real queue and semaphore structures. */
			volatile size_t xSize = sizeof( StaticQueue_t );
 8014192:	2350      	movs	r3, #80	@ 0x50
 8014194:	617b      	str	r3, [r7, #20]
			configASSERT( xSize == sizeof( Queue_t ) );
 8014196:	697b      	ldr	r3, [r7, #20]
 8014198:	2b50      	cmp	r3, #80	@ 0x50
 801419a:	d00b      	beq.n	80141b4 <xQueueGenericCreateStatic+0xc8>
	__asm volatile
 801419c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80141a0:	f383 8811 	msr	BASEPRI, r3
 80141a4:	f3bf 8f6f 	isb	sy
 80141a8:	f3bf 8f4f 	dsb	sy
 80141ac:	61bb      	str	r3, [r7, #24]
}
 80141ae:	bf00      	nop
 80141b0:	bf00      	nop
 80141b2:	e7fd      	b.n	80141b0 <xQueueGenericCreateStatic+0xc4>
			( void ) xSize; /* Keeps lint quiet when configASSERT() is not defined. */
 80141b4:	697b      	ldr	r3, [r7, #20]
		#endif /* configASSERT_DEFINED */

		/* The address of a statically allocated queue was passed in, use it.
		The address of a statically allocated storage area was also passed in
		but is already set. */
		pxNewQueue = ( Queue_t * ) pxStaticQueue; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 80141b6:	683b      	ldr	r3, [r7, #0]
 80141b8:	62fb      	str	r3, [r7, #44]	@ 0x2c

		if( pxNewQueue != NULL )
 80141ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141bc:	2b00      	cmp	r3, #0
 80141be:	d00d      	beq.n	80141dc <xQueueGenericCreateStatic+0xf0>
			#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
			{
				/* Queues can be allocated wither statically or dynamically, so
				note this queue was allocated statically in case the queue is
				later deleted. */
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
 80141c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141c2:	2201      	movs	r2, #1
 80141c4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
			}
			#endif /* configSUPPORT_DYNAMIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80141c8:	f897 2038 	ldrb.w	r2, [r7, #56]	@ 0x38
 80141cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80141ce:	9300      	str	r3, [sp, #0]
 80141d0:	4613      	mov	r3, r2
 80141d2:	687a      	ldr	r2, [r7, #4]
 80141d4:	68b9      	ldr	r1, [r7, #8]
 80141d6:	68f8      	ldr	r0, [r7, #12]
 80141d8:	f000 f805 	bl	80141e6 <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80141dc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
	}
 80141de:	4618      	mov	r0, r3
 80141e0:	3730      	adds	r7, #48	@ 0x30
 80141e2:	46bd      	mov	sp, r7
 80141e4:	bd80      	pop	{r7, pc}

080141e6 <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80141e6:	b580      	push	{r7, lr}
 80141e8:	b084      	sub	sp, #16
 80141ea:	af00      	add	r7, sp, #0
 80141ec:	60f8      	str	r0, [r7, #12]
 80141ee:	60b9      	str	r1, [r7, #8]
 80141f0:	607a      	str	r2, [r7, #4]
 80141f2:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80141f4:	68bb      	ldr	r3, [r7, #8]
 80141f6:	2b00      	cmp	r3, #0
 80141f8:	d103      	bne.n	8014202 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80141fa:	69bb      	ldr	r3, [r7, #24]
 80141fc:	69ba      	ldr	r2, [r7, #24]
 80141fe:	601a      	str	r2, [r3, #0]
 8014200:	e002      	b.n	8014208 <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 8014202:	69bb      	ldr	r3, [r7, #24]
 8014204:	687a      	ldr	r2, [r7, #4]
 8014206:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 8014208:	69bb      	ldr	r3, [r7, #24]
 801420a:	68fa      	ldr	r2, [r7, #12]
 801420c:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 801420e:	69bb      	ldr	r3, [r7, #24]
 8014210:	68ba      	ldr	r2, [r7, #8]
 8014212:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 8014214:	2101      	movs	r1, #1
 8014216:	69b8      	ldr	r0, [r7, #24]
 8014218:	f7ff fefe 	bl	8014018 <xQueueGenericReset>

	#if ( configUSE_TRACE_FACILITY == 1 )
	{
		pxNewQueue->ucQueueType = ucQueueType;
 801421c:	69bb      	ldr	r3, [r7, #24]
 801421e:	78fa      	ldrb	r2, [r7, #3]
 8014220:	f883 204c 	strb.w	r2, [r3, #76]	@ 0x4c
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8014224:	bf00      	nop
 8014226:	3710      	adds	r7, #16
 8014228:	46bd      	mov	sp, r7
 801422a:	bd80      	pop	{r7, pc}

0801422c <xQueueGenericSend>:

#endif /* ( ( configUSE_COUNTING_SEMAPHORES == 1 ) && ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) ) */
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSend( QueueHandle_t xQueue, const void * const pvItemToQueue, TickType_t xTicksToWait, const BaseType_t xCopyPosition )
{
 801422c:	b580      	push	{r7, lr}
 801422e:	b08e      	sub	sp, #56	@ 0x38
 8014230:	af00      	add	r7, sp, #0
 8014232:	60f8      	str	r0, [r7, #12]
 8014234:	60b9      	str	r1, [r7, #8]
 8014236:	607a      	str	r2, [r7, #4]
 8014238:	603b      	str	r3, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE, xYieldRequired;
 801423a:	2300      	movs	r3, #0
 801423c:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801423e:	68fb      	ldr	r3, [r7, #12]
 8014240:	633b      	str	r3, [r7, #48]	@ 0x30

	configASSERT( pxQueue );
 8014242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014244:	2b00      	cmp	r3, #0
 8014246:	d10b      	bne.n	8014260 <xQueueGenericSend+0x34>
	__asm volatile
 8014248:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801424c:	f383 8811 	msr	BASEPRI, r3
 8014250:	f3bf 8f6f 	isb	sy
 8014254:	f3bf 8f4f 	dsb	sy
 8014258:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801425a:	bf00      	nop
 801425c:	bf00      	nop
 801425e:	e7fd      	b.n	801425c <xQueueGenericSend+0x30>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014260:	68bb      	ldr	r3, [r7, #8]
 8014262:	2b00      	cmp	r3, #0
 8014264:	d103      	bne.n	801426e <xQueueGenericSend+0x42>
 8014266:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014268:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801426a:	2b00      	cmp	r3, #0
 801426c:	d101      	bne.n	8014272 <xQueueGenericSend+0x46>
 801426e:	2301      	movs	r3, #1
 8014270:	e000      	b.n	8014274 <xQueueGenericSend+0x48>
 8014272:	2300      	movs	r3, #0
 8014274:	2b00      	cmp	r3, #0
 8014276:	d10b      	bne.n	8014290 <xQueueGenericSend+0x64>
	__asm volatile
 8014278:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801427c:	f383 8811 	msr	BASEPRI, r3
 8014280:	f3bf 8f6f 	isb	sy
 8014284:	f3bf 8f4f 	dsb	sy
 8014288:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801428a:	bf00      	nop
 801428c:	bf00      	nop
 801428e:	e7fd      	b.n	801428c <xQueueGenericSend+0x60>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014290:	683b      	ldr	r3, [r7, #0]
 8014292:	2b02      	cmp	r3, #2
 8014294:	d103      	bne.n	801429e <xQueueGenericSend+0x72>
 8014296:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014298:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801429a:	2b01      	cmp	r3, #1
 801429c:	d101      	bne.n	80142a2 <xQueueGenericSend+0x76>
 801429e:	2301      	movs	r3, #1
 80142a0:	e000      	b.n	80142a4 <xQueueGenericSend+0x78>
 80142a2:	2300      	movs	r3, #0
 80142a4:	2b00      	cmp	r3, #0
 80142a6:	d10b      	bne.n	80142c0 <xQueueGenericSend+0x94>
	__asm volatile
 80142a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142ac:	f383 8811 	msr	BASEPRI, r3
 80142b0:	f3bf 8f6f 	isb	sy
 80142b4:	f3bf 8f4f 	dsb	sy
 80142b8:	623b      	str	r3, [r7, #32]
}
 80142ba:	bf00      	nop
 80142bc:	bf00      	nop
 80142be:	e7fd      	b.n	80142bc <xQueueGenericSend+0x90>
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80142c0:	f001 fa72 	bl	80157a8 <xTaskGetSchedulerState>
 80142c4:	4603      	mov	r3, r0
 80142c6:	2b00      	cmp	r3, #0
 80142c8:	d102      	bne.n	80142d0 <xQueueGenericSend+0xa4>
 80142ca:	687b      	ldr	r3, [r7, #4]
 80142cc:	2b00      	cmp	r3, #0
 80142ce:	d101      	bne.n	80142d4 <xQueueGenericSend+0xa8>
 80142d0:	2301      	movs	r3, #1
 80142d2:	e000      	b.n	80142d6 <xQueueGenericSend+0xaa>
 80142d4:	2300      	movs	r3, #0
 80142d6:	2b00      	cmp	r3, #0
 80142d8:	d10b      	bne.n	80142f2 <xQueueGenericSend+0xc6>
	__asm volatile
 80142da:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80142de:	f383 8811 	msr	BASEPRI, r3
 80142e2:	f3bf 8f6f 	isb	sy
 80142e6:	f3bf 8f4f 	dsb	sy
 80142ea:	61fb      	str	r3, [r7, #28]
}
 80142ec:	bf00      	nop
 80142ee:	bf00      	nop
 80142f0:	e7fd      	b.n	80142ee <xQueueGenericSend+0xc2>
	/*lint -save -e904 This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80142f2:	f001 ffc9 	bl	8016288 <vPortEnterCritical>
		{
			/* Is there room on the queue now?  The running task must be the
			highest priority task wanting to access the queue.  If the head item
			in the queue is to be overwritten then it does not matter if the
			queue is full. */
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80142f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142f8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80142fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80142fc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80142fe:	429a      	cmp	r2, r3
 8014300:	d302      	bcc.n	8014308 <xQueueGenericSend+0xdc>
 8014302:	683b      	ldr	r3, [r7, #0]
 8014304:	2b02      	cmp	r3, #2
 8014306:	d129      	bne.n	801435c <xQueueGenericSend+0x130>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014308:	683a      	ldr	r2, [r7, #0]
 801430a:	68b9      	ldr	r1, [r7, #8]
 801430c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801430e:	f000 fa0f 	bl	8014730 <prvCopyDataToQueue>
 8014312:	62f8      	str	r0, [r7, #44]	@ 0x2c

					/* If there was a task waiting for data to arrive on the
					queue then unblock it now. */
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014314:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014316:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8014318:	2b00      	cmp	r3, #0
 801431a:	d010      	beq.n	801433e <xQueueGenericSend+0x112>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801431c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801431e:	3324      	adds	r3, #36	@ 0x24
 8014320:	4618      	mov	r0, r3
 8014322:	f001 f87b 	bl	801541c <xTaskRemoveFromEventList>
 8014326:	4603      	mov	r3, r0
 8014328:	2b00      	cmp	r3, #0
 801432a:	d013      	beq.n	8014354 <xQueueGenericSend+0x128>
						{
							/* The unblocked task has a priority higher than
							our own so yield immediately.  Yes it is ok to do
							this from within the critical section - the kernel
							takes care of that. */
							queueYIELD_IF_USING_PREEMPTION();
 801432c:	4b3f      	ldr	r3, [pc, #252]	@ (801442c <xQueueGenericSend+0x200>)
 801432e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014332:	601a      	str	r2, [r3, #0]
 8014334:	f3bf 8f4f 	dsb	sy
 8014338:	f3bf 8f6f 	isb	sy
 801433c:	e00a      	b.n	8014354 <xQueueGenericSend+0x128>
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}
					}
					else if( xYieldRequired != pdFALSE )
 801433e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014340:	2b00      	cmp	r3, #0
 8014342:	d007      	beq.n	8014354 <xQueueGenericSend+0x128>
					{
						/* This path is a special case that will only get
						executed if the task was holding multiple mutexes and
						the mutexes were given back in an order that is
						different to that in which they were taken. */
						queueYIELD_IF_USING_PREEMPTION();
 8014344:	4b39      	ldr	r3, [pc, #228]	@ (801442c <xQueueGenericSend+0x200>)
 8014346:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801434a:	601a      	str	r2, [r3, #0]
 801434c:	f3bf 8f4f 	dsb	sy
 8014350:	f3bf 8f6f 	isb	sy
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif /* configUSE_QUEUE_SETS */

				taskEXIT_CRITICAL();
 8014354:	f001 ffca 	bl	80162ec <vPortExitCritical>
				return pdPASS;
 8014358:	2301      	movs	r3, #1
 801435a:	e063      	b.n	8014424 <xQueueGenericSend+0x1f8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 801435c:	687b      	ldr	r3, [r7, #4]
 801435e:	2b00      	cmp	r3, #0
 8014360:	d103      	bne.n	801436a <xQueueGenericSend+0x13e>
				{
					/* The queue was full and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014362:	f001 ffc3 	bl	80162ec <vPortExitCritical>

					/* Return to the original privilege level before exiting
					the function. */
					traceQUEUE_SEND_FAILED( pxQueue );
					return errQUEUE_FULL;
 8014366:	2300      	movs	r3, #0
 8014368:	e05c      	b.n	8014424 <xQueueGenericSend+0x1f8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801436a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 801436c:	2b00      	cmp	r3, #0
 801436e:	d106      	bne.n	801437e <xQueueGenericSend+0x152>
				{
					/* The queue was full and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014370:	f107 0314 	add.w	r3, r7, #20
 8014374:	4618      	mov	r0, r3
 8014376:	f001 f8b5 	bl	80154e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801437a:	2301      	movs	r3, #1
 801437c:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 801437e:	f001 ffb5 	bl	80162ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014382:	f000 fe1d 	bl	8014fc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8014386:	f001 ff7f 	bl	8016288 <vPortEnterCritical>
 801438a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801438c:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014390:	b25b      	sxtb	r3, r3
 8014392:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014396:	d103      	bne.n	80143a0 <xQueueGenericSend+0x174>
 8014398:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 801439a:	2200      	movs	r2, #0
 801439c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80143a0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143a2:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80143a6:	b25b      	sxtb	r3, r3
 80143a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80143ac:	d103      	bne.n	80143b6 <xQueueGenericSend+0x18a>
 80143ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143b0:	2200      	movs	r2, #0
 80143b2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80143b6:	f001 ff99 	bl	80162ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80143ba:	1d3a      	adds	r2, r7, #4
 80143bc:	f107 0314 	add.w	r3, r7, #20
 80143c0:	4611      	mov	r1, r2
 80143c2:	4618      	mov	r0, r3
 80143c4:	f001 f8a4 	bl	8015510 <xTaskCheckForTimeOut>
 80143c8:	4603      	mov	r3, r0
 80143ca:	2b00      	cmp	r3, #0
 80143cc:	d124      	bne.n	8014418 <xQueueGenericSend+0x1ec>
		{
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
 80143ce:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80143d0:	f000 faa6 	bl	8014920 <prvIsQueueFull>
 80143d4:	4603      	mov	r3, r0
 80143d6:	2b00      	cmp	r3, #0
 80143d8:	d018      	beq.n	801440c <xQueueGenericSend+0x1e0>
			{
				traceBLOCKING_ON_QUEUE_SEND( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
 80143da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80143dc:	3310      	adds	r3, #16
 80143de:	687a      	ldr	r2, [r7, #4]
 80143e0:	4611      	mov	r1, r2
 80143e2:	4618      	mov	r0, r3
 80143e4:	f000 ffc8 	bl	8015378 <vTaskPlaceOnEventList>
				/* Unlocking the queue means queue events can effect the
				event list.  It is possible that interrupts occurring now
				remove this task from the event list again - but as the
				scheduler is suspended the task will go onto the pending
				ready last instead of the actual ready list. */
				prvUnlockQueue( pxQueue );
 80143e8:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 80143ea:	f000 fa31 	bl	8014850 <prvUnlockQueue>
				/* Resuming the scheduler will move tasks from the pending
				ready list into the ready list - so it is feasible that this
				task is already in a ready list before it yields - in which
				case the yield will not cause a context switch unless there
				is also a higher priority task in the pending ready list. */
				if( xTaskResumeAll() == pdFALSE )
 80143ee:	f000 fdf5 	bl	8014fdc <xTaskResumeAll>
 80143f2:	4603      	mov	r3, r0
 80143f4:	2b00      	cmp	r3, #0
 80143f6:	f47f af7c 	bne.w	80142f2 <xQueueGenericSend+0xc6>
				{
					portYIELD_WITHIN_API();
 80143fa:	4b0c      	ldr	r3, [pc, #48]	@ (801442c <xQueueGenericSend+0x200>)
 80143fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014400:	601a      	str	r2, [r3, #0]
 8014402:	f3bf 8f4f 	dsb	sy
 8014406:	f3bf 8f6f 	isb	sy
 801440a:	e772      	b.n	80142f2 <xQueueGenericSend+0xc6>
				}
			}
			else
			{
				/* Try again. */
				prvUnlockQueue( pxQueue );
 801440c:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801440e:	f000 fa1f 	bl	8014850 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014412:	f000 fde3 	bl	8014fdc <xTaskResumeAll>
 8014416:	e76c      	b.n	80142f2 <xQueueGenericSend+0xc6>
			}
		}
		else
		{
			/* The timeout has expired. */
			prvUnlockQueue( pxQueue );
 8014418:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 801441a:	f000 fa19 	bl	8014850 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 801441e:	f000 fddd 	bl	8014fdc <xTaskResumeAll>

			traceQUEUE_SEND_FAILED( pxQueue );
			return errQUEUE_FULL;
 8014422:	2300      	movs	r3, #0
		}
	} /*lint -restore */
}
 8014424:	4618      	mov	r0, r3
 8014426:	3738      	adds	r7, #56	@ 0x38
 8014428:	46bd      	mov	sp, r7
 801442a:	bd80      	pop	{r7, pc}
 801442c:	e000ed04 	.word	0xe000ed04

08014430 <xQueueGenericSendFromISR>:
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericSendFromISR( QueueHandle_t xQueue, const void * const pvItemToQueue, BaseType_t * const pxHigherPriorityTaskWoken, const BaseType_t xCopyPosition )
{
 8014430:	b580      	push	{r7, lr}
 8014432:	b090      	sub	sp, #64	@ 0x40
 8014434:	af00      	add	r7, sp, #0
 8014436:	60f8      	str	r0, [r7, #12]
 8014438:	60b9      	str	r1, [r7, #8]
 801443a:	607a      	str	r2, [r7, #4]
 801443c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 801443e:	68fb      	ldr	r3, [r7, #12]
 8014440:	63bb      	str	r3, [r7, #56]	@ 0x38

	configASSERT( pxQueue );
 8014442:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014444:	2b00      	cmp	r3, #0
 8014446:	d10b      	bne.n	8014460 <xQueueGenericSendFromISR+0x30>
	__asm volatile
 8014448:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801444c:	f383 8811 	msr	BASEPRI, r3
 8014450:	f3bf 8f6f 	isb	sy
 8014454:	f3bf 8f4f 	dsb	sy
 8014458:	62bb      	str	r3, [r7, #40]	@ 0x28
}
 801445a:	bf00      	nop
 801445c:	bf00      	nop
 801445e:	e7fd      	b.n	801445c <xQueueGenericSendFromISR+0x2c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
 8014460:	68bb      	ldr	r3, [r7, #8]
 8014462:	2b00      	cmp	r3, #0
 8014464:	d103      	bne.n	801446e <xQueueGenericSendFromISR+0x3e>
 8014466:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014468:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801446a:	2b00      	cmp	r3, #0
 801446c:	d101      	bne.n	8014472 <xQueueGenericSendFromISR+0x42>
 801446e:	2301      	movs	r3, #1
 8014470:	e000      	b.n	8014474 <xQueueGenericSendFromISR+0x44>
 8014472:	2300      	movs	r3, #0
 8014474:	2b00      	cmp	r3, #0
 8014476:	d10b      	bne.n	8014490 <xQueueGenericSendFromISR+0x60>
	__asm volatile
 8014478:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801447c:	f383 8811 	msr	BASEPRI, r3
 8014480:	f3bf 8f6f 	isb	sy
 8014484:	f3bf 8f4f 	dsb	sy
 8014488:	627b      	str	r3, [r7, #36]	@ 0x24
}
 801448a:	bf00      	nop
 801448c:	bf00      	nop
 801448e:	e7fd      	b.n	801448c <xQueueGenericSendFromISR+0x5c>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
 8014490:	683b      	ldr	r3, [r7, #0]
 8014492:	2b02      	cmp	r3, #2
 8014494:	d103      	bne.n	801449e <xQueueGenericSendFromISR+0x6e>
 8014496:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014498:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 801449a:	2b01      	cmp	r3, #1
 801449c:	d101      	bne.n	80144a2 <xQueueGenericSendFromISR+0x72>
 801449e:	2301      	movs	r3, #1
 80144a0:	e000      	b.n	80144a4 <xQueueGenericSendFromISR+0x74>
 80144a2:	2300      	movs	r3, #0
 80144a4:	2b00      	cmp	r3, #0
 80144a6:	d10b      	bne.n	80144c0 <xQueueGenericSendFromISR+0x90>
	__asm volatile
 80144a8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144ac:	f383 8811 	msr	BASEPRI, r3
 80144b0:	f3bf 8f6f 	isb	sy
 80144b4:	f3bf 8f4f 	dsb	sy
 80144b8:	623b      	str	r3, [r7, #32]
}
 80144ba:	bf00      	nop
 80144bc:	bf00      	nop
 80144be:	e7fd      	b.n	80144bc <xQueueGenericSendFromISR+0x8c>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80144c0:	f001 ffc2 	bl	8016448 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 80144c4:	f3ef 8211 	mrs	r2, BASEPRI
 80144c8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80144cc:	f383 8811 	msr	BASEPRI, r3
 80144d0:	f3bf 8f6f 	isb	sy
 80144d4:	f3bf 8f4f 	dsb	sy
 80144d8:	61fa      	str	r2, [r7, #28]
 80144da:	61bb      	str	r3, [r7, #24]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80144dc:	69fb      	ldr	r3, [r7, #28]
	/* Similar to xQueueGenericSend, except without blocking if there is no room
	in the queue.  Also don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */
	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80144de:	637b      	str	r3, [r7, #52]	@ 0x34
	{
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
 80144e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144e2:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80144e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80144e8:	429a      	cmp	r2, r3
 80144ea:	d302      	bcc.n	80144f2 <xQueueGenericSendFromISR+0xc2>
 80144ec:	683b      	ldr	r3, [r7, #0]
 80144ee:	2b02      	cmp	r3, #2
 80144f0:	d12f      	bne.n	8014552 <xQueueGenericSendFromISR+0x122>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80144f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144f4:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80144f8:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
			const UBaseType_t uxPreviousMessagesWaiting = pxQueue->uxMessagesWaiting;
 80144fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80144fe:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014500:	62fb      	str	r3, [r7, #44]	@ 0x2c
			/* Semaphores use xQueueGiveFromISR(), so pxQueue will not be a
			semaphore or mutex.  That means prvCopyDataToQueue() cannot result
			in a task disinheriting a priority and prvCopyDataToQueue() can be
			called here even though the disinherit function does not check if
			the scheduler is suspended before accessing the ready lists. */
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
 8014502:	683a      	ldr	r2, [r7, #0]
 8014504:	68b9      	ldr	r1, [r7, #8]
 8014506:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 8014508:	f000 f912 	bl	8014730 <prvCopyDataToQueue>

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 801450c:	f997 3033 	ldrsb.w	r3, [r7, #51]	@ 0x33
 8014510:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014514:	d112      	bne.n	801453c <xQueueGenericSendFromISR+0x10c>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014516:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014518:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801451a:	2b00      	cmp	r3, #0
 801451c:	d016      	beq.n	801454c <xQueueGenericSendFromISR+0x11c>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801451e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014520:	3324      	adds	r3, #36	@ 0x24
 8014522:	4618      	mov	r0, r3
 8014524:	f000 ff7a 	bl	801541c <xTaskRemoveFromEventList>
 8014528:	4603      	mov	r3, r0
 801452a:	2b00      	cmp	r3, #0
 801452c:	d00e      	beq.n	801454c <xQueueGenericSendFromISR+0x11c>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 801452e:	687b      	ldr	r3, [r7, #4]
 8014530:	2b00      	cmp	r3, #0
 8014532:	d00b      	beq.n	801454c <xQueueGenericSendFromISR+0x11c>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 8014534:	687b      	ldr	r3, [r7, #4]
 8014536:	2201      	movs	r2, #1
 8014538:	601a      	str	r2, [r3, #0]
 801453a:	e007      	b.n	801454c <xQueueGenericSendFromISR+0x11c>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 801453c:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8014540:	3301      	adds	r3, #1
 8014542:	b2db      	uxtb	r3, r3
 8014544:	b25a      	sxtb	r2, r3
 8014546:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014548:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 801454c:	2301      	movs	r3, #1
 801454e:	63fb      	str	r3, [r7, #60]	@ 0x3c
		{
 8014550:	e001      	b.n	8014556 <xQueueGenericSendFromISR+0x126>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 8014552:	2300      	movs	r3, #0
 8014554:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8014556:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014558:	617b      	str	r3, [r7, #20]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 801455a:	697b      	ldr	r3, [r7, #20]
 801455c:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 8014560:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 8014562:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
}
 8014564:	4618      	mov	r0, r3
 8014566:	3740      	adds	r7, #64	@ 0x40
 8014568:	46bd      	mov	sp, r7
 801456a:	bd80      	pop	{r7, pc}

0801456c <xQueueReceive>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueReceive( QueueHandle_t xQueue, void * const pvBuffer, TickType_t xTicksToWait )
{
 801456c:	b580      	push	{r7, lr}
 801456e:	b08c      	sub	sp, #48	@ 0x30
 8014570:	af00      	add	r7, sp, #0
 8014572:	60f8      	str	r0, [r7, #12]
 8014574:	60b9      	str	r1, [r7, #8]
 8014576:	607a      	str	r2, [r7, #4]
BaseType_t xEntryTimeSet = pdFALSE;
 8014578:	2300      	movs	r3, #0
 801457a:	62fb      	str	r3, [r7, #44]	@ 0x2c
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 801457c:	68fb      	ldr	r3, [r7, #12]
 801457e:	62bb      	str	r3, [r7, #40]	@ 0x28

	/* Check the pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 8014580:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014582:	2b00      	cmp	r3, #0
 8014584:	d10b      	bne.n	801459e <xQueueReceive+0x32>
	__asm volatile
 8014586:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801458a:	f383 8811 	msr	BASEPRI, r3
 801458e:	f3bf 8f6f 	isb	sy
 8014592:	f3bf 8f4f 	dsb	sy
 8014596:	623b      	str	r3, [r7, #32]
}
 8014598:	bf00      	nop
 801459a:	bf00      	nop
 801459c:	e7fd      	b.n	801459a <xQueueReceive+0x2e>

	/* The buffer into which data is received can only be NULL if the data size
	is zero (so no data is copied into the buffer. */
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
 801459e:	68bb      	ldr	r3, [r7, #8]
 80145a0:	2b00      	cmp	r3, #0
 80145a2:	d103      	bne.n	80145ac <xQueueReceive+0x40>
 80145a4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80145a6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80145a8:	2b00      	cmp	r3, #0
 80145aa:	d101      	bne.n	80145b0 <xQueueReceive+0x44>
 80145ac:	2301      	movs	r3, #1
 80145ae:	e000      	b.n	80145b2 <xQueueReceive+0x46>
 80145b0:	2300      	movs	r3, #0
 80145b2:	2b00      	cmp	r3, #0
 80145b4:	d10b      	bne.n	80145ce <xQueueReceive+0x62>
	__asm volatile
 80145b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145ba:	f383 8811 	msr	BASEPRI, r3
 80145be:	f3bf 8f6f 	isb	sy
 80145c2:	f3bf 8f4f 	dsb	sy
 80145c6:	61fb      	str	r3, [r7, #28]
}
 80145c8:	bf00      	nop
 80145ca:	bf00      	nop
 80145cc:	e7fd      	b.n	80145ca <xQueueReceive+0x5e>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 80145ce:	f001 f8eb 	bl	80157a8 <xTaskGetSchedulerState>
 80145d2:	4603      	mov	r3, r0
 80145d4:	2b00      	cmp	r3, #0
 80145d6:	d102      	bne.n	80145de <xQueueReceive+0x72>
 80145d8:	687b      	ldr	r3, [r7, #4]
 80145da:	2b00      	cmp	r3, #0
 80145dc:	d101      	bne.n	80145e2 <xQueueReceive+0x76>
 80145de:	2301      	movs	r3, #1
 80145e0:	e000      	b.n	80145e4 <xQueueReceive+0x78>
 80145e2:	2300      	movs	r3, #0
 80145e4:	2b00      	cmp	r3, #0
 80145e6:	d10b      	bne.n	8014600 <xQueueReceive+0x94>
	__asm volatile
 80145e8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80145ec:	f383 8811 	msr	BASEPRI, r3
 80145f0:	f3bf 8f6f 	isb	sy
 80145f4:	f3bf 8f4f 	dsb	sy
 80145f8:	61bb      	str	r3, [r7, #24]
}
 80145fa:	bf00      	nop
 80145fc:	bf00      	nop
 80145fe:	e7fd      	b.n	80145fc <xQueueReceive+0x90>
	/*lint -save -e904  This function relaxes the coding standard somewhat to
	allow return statements within the function itself.  This is done in the
	interest of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 8014600:	f001 fe42 	bl	8016288 <vPortEnterCritical>
		{
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014604:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014606:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014608:	627b      	str	r3, [r7, #36]	@ 0x24

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 801460a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801460c:	2b00      	cmp	r3, #0
 801460e:	d01f      	beq.n	8014650 <xQueueReceive+0xe4>
			{
				/* Data available, remove one item. */
				prvCopyDataFromQueue( pxQueue, pvBuffer );
 8014610:	68b9      	ldr	r1, [r7, #8]
 8014612:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014614:	f000 f8f6 	bl	8014804 <prvCopyDataFromQueue>
				traceQUEUE_RECEIVE( pxQueue );
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
 8014618:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801461a:	1e5a      	subs	r2, r3, #1
 801461c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801461e:	639a      	str	r2, [r3, #56]	@ 0x38

				/* There is now space in the queue, were any tasks waiting to
				post to the queue?  If so, unblock the highest priority waiting
				task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 8014620:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014622:	691b      	ldr	r3, [r3, #16]
 8014624:	2b00      	cmp	r3, #0
 8014626:	d00f      	beq.n	8014648 <xQueueReceive+0xdc>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8014628:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801462a:	3310      	adds	r3, #16
 801462c:	4618      	mov	r0, r3
 801462e:	f000 fef5 	bl	801541c <xTaskRemoveFromEventList>
 8014632:	4603      	mov	r3, r0
 8014634:	2b00      	cmp	r3, #0
 8014636:	d007      	beq.n	8014648 <xQueueReceive+0xdc>
					{
						queueYIELD_IF_USING_PREEMPTION();
 8014638:	4b3c      	ldr	r3, [pc, #240]	@ (801472c <xQueueReceive+0x1c0>)
 801463a:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801463e:	601a      	str	r2, [r3, #0]
 8014640:	f3bf 8f4f 	dsb	sy
 8014644:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8014648:	f001 fe50 	bl	80162ec <vPortExitCritical>
				return pdPASS;
 801464c:	2301      	movs	r3, #1
 801464e:	e069      	b.n	8014724 <xQueueReceive+0x1b8>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8014650:	687b      	ldr	r3, [r7, #4]
 8014652:	2b00      	cmp	r3, #0
 8014654:	d103      	bne.n	801465e <xQueueReceive+0xf2>
				{
					/* The queue was empty and no block time is specified (or
					the block time has expired) so leave now. */
					taskEXIT_CRITICAL();
 8014656:	f001 fe49 	bl	80162ec <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 801465a:	2300      	movs	r3, #0
 801465c:	e062      	b.n	8014724 <xQueueReceive+0x1b8>
				}
				else if( xEntryTimeSet == pdFALSE )
 801465e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014660:	2b00      	cmp	r3, #0
 8014662:	d106      	bne.n	8014672 <xQueueReceive+0x106>
				{
					/* The queue was empty and a block time was specified so
					configure the timeout structure. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 8014664:	f107 0310 	add.w	r3, r7, #16
 8014668:	4618      	mov	r0, r3
 801466a:	f000 ff3b 	bl	80154e4 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 801466e:	2301      	movs	r3, #1
 8014670:	62fb      	str	r3, [r7, #44]	@ 0x2c
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8014672:	f001 fe3b 	bl	80162ec <vPortExitCritical>

		/* Interrupts and other tasks can send to and receive from the queue
		now the critical section has been exited. */

		vTaskSuspendAll();
 8014676:	f000 fca3 	bl	8014fc0 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 801467a:	f001 fe05 	bl	8016288 <vPortEnterCritical>
 801467e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014680:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8014684:	b25b      	sxtb	r3, r3
 8014686:	f1b3 3fff 	cmp.w	r3, #4294967295
 801468a:	d103      	bne.n	8014694 <xQueueReceive+0x128>
 801468c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 801468e:	2200      	movs	r2, #0
 8014690:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8014694:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014696:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 801469a:	b25b      	sxtb	r3, r3
 801469c:	f1b3 3fff 	cmp.w	r3, #4294967295
 80146a0:	d103      	bne.n	80146aa <xQueueReceive+0x13e>
 80146a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146a4:	2200      	movs	r2, #0
 80146a6:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80146aa:	f001 fe1f 	bl	80162ec <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 80146ae:	1d3a      	adds	r2, r7, #4
 80146b0:	f107 0310 	add.w	r3, r7, #16
 80146b4:	4611      	mov	r1, r2
 80146b6:	4618      	mov	r0, r3
 80146b8:	f000 ff2a 	bl	8015510 <xTaskCheckForTimeOut>
 80146bc:	4603      	mov	r3, r0
 80146be:	2b00      	cmp	r3, #0
 80146c0:	d123      	bne.n	801470a <xQueueReceive+0x19e>
		{
			/* The timeout has not expired.  If the queue is still empty place
			the task on the list of tasks waiting to receive from the queue. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 80146c2:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146c4:	f000 f916 	bl	80148f4 <prvIsQueueEmpty>
 80146c8:	4603      	mov	r3, r0
 80146ca:	2b00      	cmp	r3, #0
 80146cc:	d017      	beq.n	80146fe <xQueueReceive+0x192>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80146ce:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80146d0:	3324      	adds	r3, #36	@ 0x24
 80146d2:	687a      	ldr	r2, [r7, #4]
 80146d4:	4611      	mov	r1, r2
 80146d6:	4618      	mov	r0, r3
 80146d8:	f000 fe4e 	bl	8015378 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80146dc:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 80146de:	f000 f8b7 	bl	8014850 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80146e2:	f000 fc7b 	bl	8014fdc <xTaskResumeAll>
 80146e6:	4603      	mov	r3, r0
 80146e8:	2b00      	cmp	r3, #0
 80146ea:	d189      	bne.n	8014600 <xQueueReceive+0x94>
				{
					portYIELD_WITHIN_API();
 80146ec:	4b0f      	ldr	r3, [pc, #60]	@ (801472c <xQueueReceive+0x1c0>)
 80146ee:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80146f2:	601a      	str	r2, [r3, #0]
 80146f4:	f3bf 8f4f 	dsb	sy
 80146f8:	f3bf 8f6f 	isb	sy
 80146fc:	e780      	b.n	8014600 <xQueueReceive+0x94>
			}
			else
			{
				/* The queue contains data again.  Loop back to try and read the
				data. */
				prvUnlockQueue( pxQueue );
 80146fe:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014700:	f000 f8a6 	bl	8014850 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 8014704:	f000 fc6a 	bl	8014fdc <xTaskResumeAll>
 8014708:	e77a      	b.n	8014600 <xQueueReceive+0x94>
		}
		else
		{
			/* Timed out.  If there is no data in the queue exit, otherwise loop
			back and attempt to read the data. */
			prvUnlockQueue( pxQueue );
 801470a:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 801470c:	f000 f8a0 	bl	8014850 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8014710:	f000 fc64 	bl	8014fdc <xTaskResumeAll>

			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8014714:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8014716:	f000 f8ed 	bl	80148f4 <prvIsQueueEmpty>
 801471a:	4603      	mov	r3, r0
 801471c:	2b00      	cmp	r3, #0
 801471e:	f43f af6f 	beq.w	8014600 <xQueueReceive+0x94>
			{
				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8014722:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 8014724:	4618      	mov	r0, r3
 8014726:	3730      	adds	r7, #48	@ 0x30
 8014728:	46bd      	mov	sp, r7
 801472a:	bd80      	pop	{r7, pc}
 801472c:	e000ed04 	.word	0xe000ed04

08014730 <prvCopyDataToQueue>:

#endif /* configUSE_MUTEXES */
/*-----------------------------------------------------------*/

static BaseType_t prvCopyDataToQueue( Queue_t * const pxQueue, const void *pvItemToQueue, const BaseType_t xPosition )
{
 8014730:	b580      	push	{r7, lr}
 8014732:	b086      	sub	sp, #24
 8014734:	af00      	add	r7, sp, #0
 8014736:	60f8      	str	r0, [r7, #12]
 8014738:	60b9      	str	r1, [r7, #8]
 801473a:	607a      	str	r2, [r7, #4]
BaseType_t xReturn = pdFALSE;
 801473c:	2300      	movs	r3, #0
 801473e:	617b      	str	r3, [r7, #20]
UBaseType_t uxMessagesWaiting;

	/* This function is called from a critical section. */

	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 8014740:	68fb      	ldr	r3, [r7, #12]
 8014742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014744:	613b      	str	r3, [r7, #16]

	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
 8014746:	68fb      	ldr	r3, [r7, #12]
 8014748:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801474a:	2b00      	cmp	r3, #0
 801474c:	d10d      	bne.n	801476a <prvCopyDataToQueue+0x3a>
	{
		#if ( configUSE_MUTEXES == 1 )
		{
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 801474e:	68fb      	ldr	r3, [r7, #12]
 8014750:	681b      	ldr	r3, [r3, #0]
 8014752:	2b00      	cmp	r3, #0
 8014754:	d14d      	bne.n	80147f2 <prvCopyDataToQueue+0xc2>
			{
				/* The mutex is no longer being held. */
				xReturn = xTaskPriorityDisinherit( pxQueue->u.xSemaphore.xMutexHolder );
 8014756:	68fb      	ldr	r3, [r7, #12]
 8014758:	689b      	ldr	r3, [r3, #8]
 801475a:	4618      	mov	r0, r3
 801475c:	f001 f842 	bl	80157e4 <xTaskPriorityDisinherit>
 8014760:	6178      	str	r0, [r7, #20]
				pxQueue->u.xSemaphore.xMutexHolder = NULL;
 8014762:	68fb      	ldr	r3, [r7, #12]
 8014764:	2200      	movs	r2, #0
 8014766:	609a      	str	r2, [r3, #8]
 8014768:	e043      	b.n	80147f2 <prvCopyDataToQueue+0xc2>
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configUSE_MUTEXES */
	}
	else if( xPosition == queueSEND_TO_BACK )
 801476a:	687b      	ldr	r3, [r7, #4]
 801476c:	2b00      	cmp	r3, #0
 801476e:	d119      	bne.n	80147a4 <prvCopyDataToQueue+0x74>
	{
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014770:	68fb      	ldr	r3, [r7, #12]
 8014772:	6858      	ldr	r0, [r3, #4]
 8014774:	68fb      	ldr	r3, [r7, #12]
 8014776:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014778:	461a      	mov	r2, r3
 801477a:	68b9      	ldr	r1, [r7, #8]
 801477c:	f004 fc5b 	bl	8019036 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014780:	68fb      	ldr	r3, [r7, #12]
 8014782:	685a      	ldr	r2, [r3, #4]
 8014784:	68fb      	ldr	r3, [r7, #12]
 8014786:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014788:	441a      	add	r2, r3
 801478a:	68fb      	ldr	r3, [r7, #12]
 801478c:	605a      	str	r2, [r3, #4]
		if( pxQueue->pcWriteTo >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 801478e:	68fb      	ldr	r3, [r7, #12]
 8014790:	685a      	ldr	r2, [r3, #4]
 8014792:	68fb      	ldr	r3, [r7, #12]
 8014794:	689b      	ldr	r3, [r3, #8]
 8014796:	429a      	cmp	r2, r3
 8014798:	d32b      	bcc.n	80147f2 <prvCopyDataToQueue+0xc2>
		{
			pxQueue->pcWriteTo = pxQueue->pcHead;
 801479a:	68fb      	ldr	r3, [r7, #12]
 801479c:	681a      	ldr	r2, [r3, #0]
 801479e:	68fb      	ldr	r3, [r7, #12]
 80147a0:	605a      	str	r2, [r3, #4]
 80147a2:	e026      	b.n	80147f2 <prvCopyDataToQueue+0xc2>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		( void ) memcpy( ( void * ) pxQueue->u.xQueue.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e9087 !e418 MISRA exception as the casts are only redundant for some ports.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes.  Assert checks null pointer only used when length is 0. */
 80147a4:	68fb      	ldr	r3, [r7, #12]
 80147a6:	68d8      	ldr	r0, [r3, #12]
 80147a8:	68fb      	ldr	r3, [r7, #12]
 80147aa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80147ac:	461a      	mov	r2, r3
 80147ae:	68b9      	ldr	r1, [r7, #8]
 80147b0:	f004 fc41 	bl	8019036 <memcpy>
		pxQueue->u.xQueue.pcReadFrom -= pxQueue->uxItemSize;
 80147b4:	68fb      	ldr	r3, [r7, #12]
 80147b6:	68da      	ldr	r2, [r3, #12]
 80147b8:	68fb      	ldr	r3, [r7, #12]
 80147ba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80147bc:	425b      	negs	r3, r3
 80147be:	441a      	add	r2, r3
 80147c0:	68fb      	ldr	r3, [r7, #12]
 80147c2:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
 80147c4:	68fb      	ldr	r3, [r7, #12]
 80147c6:	68da      	ldr	r2, [r3, #12]
 80147c8:	68fb      	ldr	r3, [r7, #12]
 80147ca:	681b      	ldr	r3, [r3, #0]
 80147cc:	429a      	cmp	r2, r3
 80147ce:	d207      	bcs.n	80147e0 <prvCopyDataToQueue+0xb0>
		{
			pxQueue->u.xQueue.pcReadFrom = ( pxQueue->u.xQueue.pcTail - pxQueue->uxItemSize );
 80147d0:	68fb      	ldr	r3, [r7, #12]
 80147d2:	689a      	ldr	r2, [r3, #8]
 80147d4:	68fb      	ldr	r3, [r7, #12]
 80147d6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80147d8:	425b      	negs	r3, r3
 80147da:	441a      	add	r2, r3
 80147dc:	68fb      	ldr	r3, [r7, #12]
 80147de:	60da      	str	r2, [r3, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( xPosition == queueOVERWRITE )
 80147e0:	687b      	ldr	r3, [r7, #4]
 80147e2:	2b02      	cmp	r3, #2
 80147e4:	d105      	bne.n	80147f2 <prvCopyDataToQueue+0xc2>
		{
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
 80147e6:	693b      	ldr	r3, [r7, #16]
 80147e8:	2b00      	cmp	r3, #0
 80147ea:	d002      	beq.n	80147f2 <prvCopyDataToQueue+0xc2>
			{
				/* An item is not being added but overwritten, so subtract
				one from the recorded number of items in the queue so when
				one is added again below the number of recorded items remains
				correct. */
				--uxMessagesWaiting;
 80147ec:	693b      	ldr	r3, [r7, #16]
 80147ee:	3b01      	subs	r3, #1
 80147f0:	613b      	str	r3, [r7, #16]
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80147f2:	693b      	ldr	r3, [r7, #16]
 80147f4:	1c5a      	adds	r2, r3, #1
 80147f6:	68fb      	ldr	r3, [r7, #12]
 80147f8:	639a      	str	r2, [r3, #56]	@ 0x38

	return xReturn;
 80147fa:	697b      	ldr	r3, [r7, #20]
}
 80147fc:	4618      	mov	r0, r3
 80147fe:	3718      	adds	r7, #24
 8014800:	46bd      	mov	sp, r7
 8014802:	bd80      	pop	{r7, pc}

08014804 <prvCopyDataFromQueue>:
/*-----------------------------------------------------------*/

static void prvCopyDataFromQueue( Queue_t * const pxQueue, void * const pvBuffer )
{
 8014804:	b580      	push	{r7, lr}
 8014806:	b082      	sub	sp, #8
 8014808:	af00      	add	r7, sp, #0
 801480a:	6078      	str	r0, [r7, #4]
 801480c:	6039      	str	r1, [r7, #0]
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
 801480e:	687b      	ldr	r3, [r7, #4]
 8014810:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014812:	2b00      	cmp	r3, #0
 8014814:	d018      	beq.n	8014848 <prvCopyDataFromQueue+0x44>
	{
		pxQueue->u.xQueue.pcReadFrom += pxQueue->uxItemSize; /*lint !e9016 Pointer arithmetic on char types ok, especially in this use case where it is the clearest way of conveying intent. */
 8014816:	687b      	ldr	r3, [r7, #4]
 8014818:	68da      	ldr	r2, [r3, #12]
 801481a:	687b      	ldr	r3, [r7, #4]
 801481c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 801481e:	441a      	add	r2, r3
 8014820:	687b      	ldr	r3, [r7, #4]
 8014822:	60da      	str	r2, [r3, #12]
		if( pxQueue->u.xQueue.pcReadFrom >= pxQueue->u.xQueue.pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
 8014824:	687b      	ldr	r3, [r7, #4]
 8014826:	68da      	ldr	r2, [r3, #12]
 8014828:	687b      	ldr	r3, [r7, #4]
 801482a:	689b      	ldr	r3, [r3, #8]
 801482c:	429a      	cmp	r2, r3
 801482e:	d303      	bcc.n	8014838 <prvCopyDataFromQueue+0x34>
		{
			pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead;
 8014830:	687b      	ldr	r3, [r7, #4]
 8014832:	681a      	ldr	r2, [r3, #0]
 8014834:	687b      	ldr	r3, [r7, #4]
 8014836:	60da      	str	r2, [r3, #12]
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.xQueue.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 !e9087 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0.  Cast to void required by function signature and safe as no alignment requirement and copy length specified in bytes. */
 8014838:	687b      	ldr	r3, [r7, #4]
 801483a:	68d9      	ldr	r1, [r3, #12]
 801483c:	687b      	ldr	r3, [r7, #4]
 801483e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8014840:	461a      	mov	r2, r3
 8014842:	6838      	ldr	r0, [r7, #0]
 8014844:	f004 fbf7 	bl	8019036 <memcpy>
	}
}
 8014848:	bf00      	nop
 801484a:	3708      	adds	r7, #8
 801484c:	46bd      	mov	sp, r7
 801484e:	bd80      	pop	{r7, pc}

08014850 <prvUnlockQueue>:
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8014850:	b580      	push	{r7, lr}
 8014852:	b084      	sub	sp, #16
 8014854:	af00      	add	r7, sp, #0
 8014856:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8014858:	f001 fd16 	bl	8016288 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 801485c:	687b      	ldr	r3, [r7, #4]
 801485e:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8014862:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 8014864:	e011      	b.n	801488a <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 8014866:	687b      	ldr	r3, [r7, #4]
 8014868:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 801486a:	2b00      	cmp	r3, #0
 801486c:	d012      	beq.n	8014894 <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 801486e:	687b      	ldr	r3, [r7, #4]
 8014870:	3324      	adds	r3, #36	@ 0x24
 8014872:	4618      	mov	r0, r3
 8014874:	f000 fdd2 	bl	801541c <xTaskRemoveFromEventList>
 8014878:	4603      	mov	r3, r0
 801487a:	2b00      	cmp	r3, #0
 801487c:	d001      	beq.n	8014882 <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 801487e:	f000 feab 	bl	80155d8 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 8014882:	7bfb      	ldrb	r3, [r7, #15]
 8014884:	3b01      	subs	r3, #1
 8014886:	b2db      	uxtb	r3, r3
 8014888:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 801488a:	f997 300f 	ldrsb.w	r3, [r7, #15]
 801488e:	2b00      	cmp	r3, #0
 8014890:	dce9      	bgt.n	8014866 <prvUnlockQueue+0x16>
 8014892:	e000      	b.n	8014896 <prvUnlockQueue+0x46>
					break;
 8014894:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 8014896:	687b      	ldr	r3, [r7, #4]
 8014898:	22ff      	movs	r2, #255	@ 0xff
 801489a:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 801489e:	f001 fd25 	bl	80162ec <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80148a2:	f001 fcf1 	bl	8016288 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80148a6:	687b      	ldr	r3, [r7, #4]
 80148a8:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80148ac:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80148ae:	e011      	b.n	80148d4 <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80148b0:	687b      	ldr	r3, [r7, #4]
 80148b2:	691b      	ldr	r3, [r3, #16]
 80148b4:	2b00      	cmp	r3, #0
 80148b6:	d012      	beq.n	80148de <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80148b8:	687b      	ldr	r3, [r7, #4]
 80148ba:	3310      	adds	r3, #16
 80148bc:	4618      	mov	r0, r3
 80148be:	f000 fdad 	bl	801541c <xTaskRemoveFromEventList>
 80148c2:	4603      	mov	r3, r0
 80148c4:	2b00      	cmp	r3, #0
 80148c6:	d001      	beq.n	80148cc <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80148c8:	f000 fe86 	bl	80155d8 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80148cc:	7bbb      	ldrb	r3, [r7, #14]
 80148ce:	3b01      	subs	r3, #1
 80148d0:	b2db      	uxtb	r3, r3
 80148d2:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80148d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 80148d8:	2b00      	cmp	r3, #0
 80148da:	dce9      	bgt.n	80148b0 <prvUnlockQueue+0x60>
 80148dc:	e000      	b.n	80148e0 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 80148de:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 80148e0:	687b      	ldr	r3, [r7, #4]
 80148e2:	22ff      	movs	r2, #255	@ 0xff
 80148e4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 80148e8:	f001 fd00 	bl	80162ec <vPortExitCritical>
}
 80148ec:	bf00      	nop
 80148ee:	3710      	adds	r7, #16
 80148f0:	46bd      	mov	sp, r7
 80148f2:	bd80      	pop	{r7, pc}

080148f4 <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 80148f4:	b580      	push	{r7, lr}
 80148f6:	b084      	sub	sp, #16
 80148f8:	af00      	add	r7, sp, #0
 80148fa:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 80148fc:	f001 fcc4 	bl	8016288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8014900:	687b      	ldr	r3, [r7, #4]
 8014902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8014904:	2b00      	cmp	r3, #0
 8014906:	d102      	bne.n	801490e <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8014908:	2301      	movs	r3, #1
 801490a:	60fb      	str	r3, [r7, #12]
 801490c:	e001      	b.n	8014912 <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 801490e:	2300      	movs	r3, #0
 8014910:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014912:	f001 fceb 	bl	80162ec <vPortExitCritical>

	return xReturn;
 8014916:	68fb      	ldr	r3, [r7, #12]
}
 8014918:	4618      	mov	r0, r3
 801491a:	3710      	adds	r7, #16
 801491c:	46bd      	mov	sp, r7
 801491e:	bd80      	pop	{r7, pc}

08014920 <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
 8014920:	b580      	push	{r7, lr}
 8014922:	b084      	sub	sp, #16
 8014924:	af00      	add	r7, sp, #0
 8014926:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8014928:	f001 fcae 	bl	8016288 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
 801492c:	687b      	ldr	r3, [r7, #4]
 801492e:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8014930:	687b      	ldr	r3, [r7, #4]
 8014932:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8014934:	429a      	cmp	r2, r3
 8014936:	d102      	bne.n	801493e <prvIsQueueFull+0x1e>
		{
			xReturn = pdTRUE;
 8014938:	2301      	movs	r3, #1
 801493a:	60fb      	str	r3, [r7, #12]
 801493c:	e001      	b.n	8014942 <prvIsQueueFull+0x22>
		}
		else
		{
			xReturn = pdFALSE;
 801493e:	2300      	movs	r3, #0
 8014940:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 8014942:	f001 fcd3 	bl	80162ec <vPortExitCritical>

	return xReturn;
 8014946:	68fb      	ldr	r3, [r7, #12]
}
 8014948:	4618      	mov	r0, r3
 801494a:	3710      	adds	r7, #16
 801494c:	46bd      	mov	sp, r7
 801494e:	bd80      	pop	{r7, pc}

08014950 <vQueueAddToRegistry>:
/*-----------------------------------------------------------*/

#if ( configQUEUE_REGISTRY_SIZE > 0 )

	void vQueueAddToRegistry( QueueHandle_t xQueue, const char *pcQueueName ) /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
	{
 8014950:	b480      	push	{r7}
 8014952:	b085      	sub	sp, #20
 8014954:	af00      	add	r7, sp, #0
 8014956:	6078      	str	r0, [r7, #4]
 8014958:	6039      	str	r1, [r7, #0]
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 801495a:	2300      	movs	r3, #0
 801495c:	60fb      	str	r3, [r7, #12]
 801495e:	e014      	b.n	801498a <vQueueAddToRegistry+0x3a>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
 8014960:	4a0f      	ldr	r2, [pc, #60]	@ (80149a0 <vQueueAddToRegistry+0x50>)
 8014962:	68fb      	ldr	r3, [r7, #12]
 8014964:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8014968:	2b00      	cmp	r3, #0
 801496a:	d10b      	bne.n	8014984 <vQueueAddToRegistry+0x34>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
 801496c:	490c      	ldr	r1, [pc, #48]	@ (80149a0 <vQueueAddToRegistry+0x50>)
 801496e:	68fb      	ldr	r3, [r7, #12]
 8014970:	683a      	ldr	r2, [r7, #0]
 8014972:	f841 2033 	str.w	r2, [r1, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
 8014976:	4a0a      	ldr	r2, [pc, #40]	@ (80149a0 <vQueueAddToRegistry+0x50>)
 8014978:	68fb      	ldr	r3, [r7, #12]
 801497a:	00db      	lsls	r3, r3, #3
 801497c:	4413      	add	r3, r2
 801497e:	687a      	ldr	r2, [r7, #4]
 8014980:	605a      	str	r2, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
 8014982:	e006      	b.n	8014992 <vQueueAddToRegistry+0x42>
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
 8014984:	68fb      	ldr	r3, [r7, #12]
 8014986:	3301      	adds	r3, #1
 8014988:	60fb      	str	r3, [r7, #12]
 801498a:	68fb      	ldr	r3, [r7, #12]
 801498c:	2b07      	cmp	r3, #7
 801498e:	d9e7      	bls.n	8014960 <vQueueAddToRegistry+0x10>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
 8014990:	bf00      	nop
 8014992:	bf00      	nop
 8014994:	3714      	adds	r7, #20
 8014996:	46bd      	mov	sp, r7
 8014998:	f85d 7b04 	ldr.w	r7, [sp], #4
 801499c:	4770      	bx	lr
 801499e:	bf00      	nop
 80149a0:	200014d4 	.word	0x200014d4

080149a4 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80149a4:	b580      	push	{r7, lr}
 80149a6:	b086      	sub	sp, #24
 80149a8:	af00      	add	r7, sp, #0
 80149aa:	60f8      	str	r0, [r7, #12]
 80149ac:	60b9      	str	r1, [r7, #8]
 80149ae:	607a      	str	r2, [r7, #4]
	Queue_t * const pxQueue = xQueue;
 80149b0:	68fb      	ldr	r3, [r7, #12]
 80149b2:	617b      	str	r3, [r7, #20]
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
 80149b4:	f001 fc68 	bl	8016288 <vPortEnterCritical>
 80149b8:	697b      	ldr	r3, [r7, #20]
 80149ba:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80149be:	b25b      	sxtb	r3, r3
 80149c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149c4:	d103      	bne.n	80149ce <vQueueWaitForMessageRestricted+0x2a>
 80149c6:	697b      	ldr	r3, [r7, #20]
 80149c8:	2200      	movs	r2, #0
 80149ca:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80149ce:	697b      	ldr	r3, [r7, #20]
 80149d0:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80149d4:	b25b      	sxtb	r3, r3
 80149d6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80149da:	d103      	bne.n	80149e4 <vQueueWaitForMessageRestricted+0x40>
 80149dc:	697b      	ldr	r3, [r7, #20]
 80149de:	2200      	movs	r2, #0
 80149e0:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80149e4:	f001 fc82 	bl	80162ec <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
 80149e8:	697b      	ldr	r3, [r7, #20]
 80149ea:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80149ec:	2b00      	cmp	r3, #0
 80149ee:	d106      	bne.n	80149fe <vQueueWaitForMessageRestricted+0x5a>
		{
			/* There is nothing in the queue, block for the specified period. */
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
 80149f0:	697b      	ldr	r3, [r7, #20]
 80149f2:	3324      	adds	r3, #36	@ 0x24
 80149f4:	687a      	ldr	r2, [r7, #4]
 80149f6:	68b9      	ldr	r1, [r7, #8]
 80149f8:	4618      	mov	r0, r3
 80149fa:	f000 fce3 	bl	80153c4 <vTaskPlaceOnEventListRestricted>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
 80149fe:	6978      	ldr	r0, [r7, #20]
 8014a00:	f7ff ff26 	bl	8014850 <prvUnlockQueue>
	}
 8014a04:	bf00      	nop
 8014a06:	3718      	adds	r7, #24
 8014a08:	46bd      	mov	sp, r7
 8014a0a:	bd80      	pop	{r7, pc}

08014a0c <xTaskCreateStatic>:
									const uint32_t ulStackDepth,
									void * const pvParameters,
									UBaseType_t uxPriority,
									StackType_t * const puxStackBuffer,
									StaticTask_t * const pxTaskBuffer )
	{
 8014a0c:	b580      	push	{r7, lr}
 8014a0e:	b08e      	sub	sp, #56	@ 0x38
 8014a10:	af04      	add	r7, sp, #16
 8014a12:	60f8      	str	r0, [r7, #12]
 8014a14:	60b9      	str	r1, [r7, #8]
 8014a16:	607a      	str	r2, [r7, #4]
 8014a18:	603b      	str	r3, [r7, #0]
	TCB_t *pxNewTCB;
	TaskHandle_t xReturn;

		configASSERT( puxStackBuffer != NULL );
 8014a1a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a1c:	2b00      	cmp	r3, #0
 8014a1e:	d10b      	bne.n	8014a38 <xTaskCreateStatic+0x2c>
	__asm volatile
 8014a20:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a24:	f383 8811 	msr	BASEPRI, r3
 8014a28:	f3bf 8f6f 	isb	sy
 8014a2c:	f3bf 8f4f 	dsb	sy
 8014a30:	623b      	str	r3, [r7, #32]
}
 8014a32:	bf00      	nop
 8014a34:	bf00      	nop
 8014a36:	e7fd      	b.n	8014a34 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
 8014a38:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a3a:	2b00      	cmp	r3, #0
 8014a3c:	d10b      	bne.n	8014a56 <xTaskCreateStatic+0x4a>
	__asm volatile
 8014a3e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a42:	f383 8811 	msr	BASEPRI, r3
 8014a46:	f3bf 8f6f 	isb	sy
 8014a4a:	f3bf 8f4f 	dsb	sy
 8014a4e:	61fb      	str	r3, [r7, #28]
}
 8014a50:	bf00      	nop
 8014a52:	bf00      	nop
 8014a54:	e7fd      	b.n	8014a52 <xTaskCreateStatic+0x46>
		#if( configASSERT_DEFINED == 1 )
		{
			/* Sanity check that the size of the structure used to declare a
			variable of type StaticTask_t equals the size of the real task
			structure. */
			volatile size_t xSize = sizeof( StaticTask_t );
 8014a56:	23a8      	movs	r3, #168	@ 0xa8
 8014a58:	613b      	str	r3, [r7, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
 8014a5a:	693b      	ldr	r3, [r7, #16]
 8014a5c:	2ba8      	cmp	r3, #168	@ 0xa8
 8014a5e:	d00b      	beq.n	8014a78 <xTaskCreateStatic+0x6c>
	__asm volatile
 8014a60:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014a64:	f383 8811 	msr	BASEPRI, r3
 8014a68:	f3bf 8f6f 	isb	sy
 8014a6c:	f3bf 8f4f 	dsb	sy
 8014a70:	61bb      	str	r3, [r7, #24]
}
 8014a72:	bf00      	nop
 8014a74:	bf00      	nop
 8014a76:	e7fd      	b.n	8014a74 <xTaskCreateStatic+0x68>
			( void ) xSize; /* Prevent lint warning when configASSERT() is not used. */
 8014a78:	693b      	ldr	r3, [r7, #16]
		}
		#endif /* configASSERT_DEFINED */


		if( ( pxTaskBuffer != NULL ) && ( puxStackBuffer != NULL ) )
 8014a7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a7c:	2b00      	cmp	r3, #0
 8014a7e:	d01e      	beq.n	8014abe <xTaskCreateStatic+0xb2>
 8014a80:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8014a82:	2b00      	cmp	r3, #0
 8014a84:	d01b      	beq.n	8014abe <xTaskCreateStatic+0xb2>
		{
			/* The memory used for the task's TCB and stack are passed into this
			function - use them. */
			pxNewTCB = ( TCB_t * ) pxTaskBuffer; /*lint !e740 !e9087 Unusual cast is ok as the structures are designed to have the same alignment, and the size is checked by an assert. */
 8014a86:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8014a88:	627b      	str	r3, [r7, #36]	@ 0x24
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
 8014a8a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a8c:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8014a8e:	631a      	str	r2, [r3, #48]	@ 0x30

			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created statically in case the task is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
 8014a90:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a92:	2202      	movs	r2, #2
 8014a94:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
 8014a98:	2300      	movs	r3, #0
 8014a9a:	9303      	str	r3, [sp, #12]
 8014a9c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8014a9e:	9302      	str	r3, [sp, #8]
 8014aa0:	f107 0314 	add.w	r3, r7, #20
 8014aa4:	9301      	str	r3, [sp, #4]
 8014aa6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014aa8:	9300      	str	r3, [sp, #0]
 8014aaa:	683b      	ldr	r3, [r7, #0]
 8014aac:	687a      	ldr	r2, [r7, #4]
 8014aae:	68b9      	ldr	r1, [r7, #8]
 8014ab0:	68f8      	ldr	r0, [r7, #12]
 8014ab2:	f000 f851 	bl	8014b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014ab6:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8014ab8:	f000 f8f6 	bl	8014ca8 <prvAddNewTaskToReadyList>
 8014abc:	e001      	b.n	8014ac2 <xTaskCreateStatic+0xb6>
		}
		else
		{
			xReturn = NULL;
 8014abe:	2300      	movs	r3, #0
 8014ac0:	617b      	str	r3, [r7, #20]
		}

		return xReturn;
 8014ac2:	697b      	ldr	r3, [r7, #20]
	}
 8014ac4:	4618      	mov	r0, r3
 8014ac6:	3728      	adds	r7, #40	@ 0x28
 8014ac8:	46bd      	mov	sp, r7
 8014aca:	bd80      	pop	{r7, pc}

08014acc <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8014acc:	b580      	push	{r7, lr}
 8014ace:	b08c      	sub	sp, #48	@ 0x30
 8014ad0:	af04      	add	r7, sp, #16
 8014ad2:	60f8      	str	r0, [r7, #12]
 8014ad4:	60b9      	str	r1, [r7, #8]
 8014ad6:	603b      	str	r3, [r7, #0]
 8014ad8:	4613      	mov	r3, r2
 8014ada:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8014adc:	88fb      	ldrh	r3, [r7, #6]
 8014ade:	009b      	lsls	r3, r3, #2
 8014ae0:	4618      	mov	r0, r3
 8014ae2:	f001 fcf3 	bl	80164cc <pvPortMalloc>
 8014ae6:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8014ae8:	697b      	ldr	r3, [r7, #20]
 8014aea:	2b00      	cmp	r3, #0
 8014aec:	d00e      	beq.n	8014b0c <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 8014aee:	20a8      	movs	r0, #168	@ 0xa8
 8014af0:	f001 fcec 	bl	80164cc <pvPortMalloc>
 8014af4:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8014af6:	69fb      	ldr	r3, [r7, #28]
 8014af8:	2b00      	cmp	r3, #0
 8014afa:	d003      	beq.n	8014b04 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8014afc:	69fb      	ldr	r3, [r7, #28]
 8014afe:	697a      	ldr	r2, [r7, #20]
 8014b00:	631a      	str	r2, [r3, #48]	@ 0x30
 8014b02:	e005      	b.n	8014b10 <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8014b04:	6978      	ldr	r0, [r7, #20]
 8014b06:	f001 fdaf 	bl	8016668 <vPortFree>
 8014b0a:	e001      	b.n	8014b10 <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8014b0c:	2300      	movs	r3, #0
 8014b0e:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 8014b10:	69fb      	ldr	r3, [r7, #28]
 8014b12:	2b00      	cmp	r3, #0
 8014b14:	d017      	beq.n	8014b46 <xTaskCreate+0x7a>
		{
			#if( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e9029 !e731 Macro has been consolidated for readability reasons. */
			{
				/* Tasks can be created statically or dynamically, so note this
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
 8014b16:	69fb      	ldr	r3, [r7, #28]
 8014b18:	2200      	movs	r2, #0
 8014b1a:	f883 20a5 	strb.w	r2, [r3, #165]	@ 0xa5
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8014b1e:	88fa      	ldrh	r2, [r7, #6]
 8014b20:	2300      	movs	r3, #0
 8014b22:	9303      	str	r3, [sp, #12]
 8014b24:	69fb      	ldr	r3, [r7, #28]
 8014b26:	9302      	str	r3, [sp, #8]
 8014b28:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014b2a:	9301      	str	r3, [sp, #4]
 8014b2c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014b2e:	9300      	str	r3, [sp, #0]
 8014b30:	683b      	ldr	r3, [r7, #0]
 8014b32:	68b9      	ldr	r1, [r7, #8]
 8014b34:	68f8      	ldr	r0, [r7, #12]
 8014b36:	f000 f80f 	bl	8014b58 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 8014b3a:	69f8      	ldr	r0, [r7, #28]
 8014b3c:	f000 f8b4 	bl	8014ca8 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 8014b40:	2301      	movs	r3, #1
 8014b42:	61bb      	str	r3, [r7, #24]
 8014b44:	e002      	b.n	8014b4c <xTaskCreate+0x80>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 8014b46:	f04f 33ff 	mov.w	r3, #4294967295
 8014b4a:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 8014b4c:	69bb      	ldr	r3, [r7, #24]
	}
 8014b4e:	4618      	mov	r0, r3
 8014b50:	3720      	adds	r7, #32
 8014b52:	46bd      	mov	sp, r7
 8014b54:	bd80      	pop	{r7, pc}
	...

08014b58 <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 8014b58:	b580      	push	{r7, lr}
 8014b5a:	b088      	sub	sp, #32
 8014b5c:	af00      	add	r7, sp, #0
 8014b5e:	60f8      	str	r0, [r7, #12]
 8014b60:	60b9      	str	r1, [r7, #8]
 8014b62:	607a      	str	r2, [r7, #4]
 8014b64:	603b      	str	r3, [r7, #0]

	/* Avoid dependency on memset() if it is not required. */
	#if( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
	{
		/* Fill the stack with a known value to assist debugging. */
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8014b66:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b68:	6b18      	ldr	r0, [r3, #48]	@ 0x30
 8014b6a:	687b      	ldr	r3, [r7, #4]
 8014b6c:	009b      	lsls	r3, r3, #2
 8014b6e:	461a      	mov	r2, r3
 8014b70:	21a5      	movs	r1, #165	@ 0xa5
 8014b72:	f004 f982 	bl	8018e7a <memset>
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8014b76:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014b78:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8014b7a:	687b      	ldr	r3, [r7, #4]
 8014b7c:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 8014b80:	3b01      	subs	r3, #1
 8014b82:	009b      	lsls	r3, r3, #2
 8014b84:	4413      	add	r3, r2
 8014b86:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8014b88:	69bb      	ldr	r3, [r7, #24]
 8014b8a:	f023 0307 	bic.w	r3, r3, #7
 8014b8e:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 8014b90:	69bb      	ldr	r3, [r7, #24]
 8014b92:	f003 0307 	and.w	r3, r3, #7
 8014b96:	2b00      	cmp	r3, #0
 8014b98:	d00b      	beq.n	8014bb2 <prvInitialiseNewTask+0x5a>
	__asm volatile
 8014b9a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014b9e:	f383 8811 	msr	BASEPRI, r3
 8014ba2:	f3bf 8f6f 	isb	sy
 8014ba6:	f3bf 8f4f 	dsb	sy
 8014baa:	617b      	str	r3, [r7, #20]
}
 8014bac:	bf00      	nop
 8014bae:	bf00      	nop
 8014bb0:	e7fd      	b.n	8014bae <prvInitialiseNewTask+0x56>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8014bb2:	68bb      	ldr	r3, [r7, #8]
 8014bb4:	2b00      	cmp	r3, #0
 8014bb6:	d01f      	beq.n	8014bf8 <prvInitialiseNewTask+0xa0>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014bb8:	2300      	movs	r3, #0
 8014bba:	61fb      	str	r3, [r7, #28]
 8014bbc:	e012      	b.n	8014be4 <prvInitialiseNewTask+0x8c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8014bbe:	68ba      	ldr	r2, [r7, #8]
 8014bc0:	69fb      	ldr	r3, [r7, #28]
 8014bc2:	4413      	add	r3, r2
 8014bc4:	7819      	ldrb	r1, [r3, #0]
 8014bc6:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014bc8:	69fb      	ldr	r3, [r7, #28]
 8014bca:	4413      	add	r3, r2
 8014bcc:	3334      	adds	r3, #52	@ 0x34
 8014bce:	460a      	mov	r2, r1
 8014bd0:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8014bd2:	68ba      	ldr	r2, [r7, #8]
 8014bd4:	69fb      	ldr	r3, [r7, #28]
 8014bd6:	4413      	add	r3, r2
 8014bd8:	781b      	ldrb	r3, [r3, #0]
 8014bda:	2b00      	cmp	r3, #0
 8014bdc:	d006      	beq.n	8014bec <prvInitialiseNewTask+0x94>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8014bde:	69fb      	ldr	r3, [r7, #28]
 8014be0:	3301      	adds	r3, #1
 8014be2:	61fb      	str	r3, [r7, #28]
 8014be4:	69fb      	ldr	r3, [r7, #28]
 8014be6:	2b0f      	cmp	r3, #15
 8014be8:	d9e9      	bls.n	8014bbe <prvInitialiseNewTask+0x66>
 8014bea:	e000      	b.n	8014bee <prvInitialiseNewTask+0x96>
			{
				break;
 8014bec:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8014bee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bf0:	2200      	movs	r2, #0
 8014bf2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8014bf6:	e003      	b.n	8014c00 <prvInitialiseNewTask+0xa8>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 8014bf8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014bfa:	2200      	movs	r2, #0
 8014bfc:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8014c00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c02:	2b37      	cmp	r3, #55	@ 0x37
 8014c04:	d901      	bls.n	8014c0a <prvInitialiseNewTask+0xb2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8014c06:	2337      	movs	r3, #55	@ 0x37
 8014c08:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 8014c0a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014c0e:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8014c10:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c12:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8014c14:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->uxMutexesHeld = 0;
 8014c16:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c18:	2200      	movs	r2, #0
 8014c1a:	651a      	str	r2, [r3, #80]	@ 0x50
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 8014c1c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c1e:	3304      	adds	r3, #4
 8014c20:	4618      	mov	r0, r3
 8014c22:	f7ff f965 	bl	8013ef0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8014c26:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c28:	3318      	adds	r3, #24
 8014c2a:	4618      	mov	r0, r3
 8014c2c:	f7ff f960 	bl	8013ef0 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8014c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c32:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014c34:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8014c36:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8014c38:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8014c3c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c3e:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 8014c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c42:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014c44:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 8014c46:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c48:	2200      	movs	r2, #0
 8014c4a:	f8c3 20a0 	str.w	r2, [r3, #160]	@ 0xa0
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014c4e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c50:	2200      	movs	r2, #0
 8014c52:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
	#if ( configUSE_NEWLIB_REENTRANT == 1 )
	{
		/* Initialise this task's Newlib reent structure.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		_REENT_INIT_PTR( ( &( pxNewTCB->xNewLib_reent ) ) );
 8014c56:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c58:	3354      	adds	r3, #84	@ 0x54
 8014c5a:	224c      	movs	r2, #76	@ 0x4c
 8014c5c:	2100      	movs	r1, #0
 8014c5e:	4618      	mov	r0, r3
 8014c60:	f004 f90b 	bl	8018e7a <memset>
 8014c64:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c66:	4a0d      	ldr	r2, [pc, #52]	@ (8014c9c <prvInitialiseNewTask+0x144>)
 8014c68:	659a      	str	r2, [r3, #88]	@ 0x58
 8014c6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c6c:	4a0c      	ldr	r2, [pc, #48]	@ (8014ca0 <prvInitialiseNewTask+0x148>)
 8014c6e:	65da      	str	r2, [r3, #92]	@ 0x5c
 8014c70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c72:	4a0c      	ldr	r2, [pc, #48]	@ (8014ca4 <prvInitialiseNewTask+0x14c>)
 8014c74:	661a      	str	r2, [r3, #96]	@ 0x60
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 8014c76:	683a      	ldr	r2, [r7, #0]
 8014c78:	68f9      	ldr	r1, [r7, #12]
 8014c7a:	69b8      	ldr	r0, [r7, #24]
 8014c7c:	f001 f9d0 	bl	8016020 <pxPortInitialiseStack>
 8014c80:	4602      	mov	r2, r0
 8014c82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8014c84:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 8014c86:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c88:	2b00      	cmp	r3, #0
 8014c8a:	d002      	beq.n	8014c92 <prvInitialiseNewTask+0x13a>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8014c8c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8014c8e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8014c90:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014c92:	bf00      	nop
 8014c94:	3720      	adds	r7, #32
 8014c96:	46bd      	mov	sp, r7
 8014c98:	bd80      	pop	{r7, pc}
 8014c9a:	bf00      	nop
 8014c9c:	2000b5a8 	.word	0x2000b5a8
 8014ca0:	2000b610 	.word	0x2000b610
 8014ca4:	2000b678 	.word	0x2000b678

08014ca8 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 8014ca8:	b580      	push	{r7, lr}
 8014caa:	b082      	sub	sp, #8
 8014cac:	af00      	add	r7, sp, #0
 8014cae:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 8014cb0:	f001 faea 	bl	8016288 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 8014cb4:	4b2d      	ldr	r3, [pc, #180]	@ (8014d6c <prvAddNewTaskToReadyList+0xc4>)
 8014cb6:	681b      	ldr	r3, [r3, #0]
 8014cb8:	3301      	adds	r3, #1
 8014cba:	4a2c      	ldr	r2, [pc, #176]	@ (8014d6c <prvAddNewTaskToReadyList+0xc4>)
 8014cbc:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 8014cbe:	4b2c      	ldr	r3, [pc, #176]	@ (8014d70 <prvAddNewTaskToReadyList+0xc8>)
 8014cc0:	681b      	ldr	r3, [r3, #0]
 8014cc2:	2b00      	cmp	r3, #0
 8014cc4:	d109      	bne.n	8014cda <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 8014cc6:	4a2a      	ldr	r2, [pc, #168]	@ (8014d70 <prvAddNewTaskToReadyList+0xc8>)
 8014cc8:	687b      	ldr	r3, [r7, #4]
 8014cca:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8014ccc:	4b27      	ldr	r3, [pc, #156]	@ (8014d6c <prvAddNewTaskToReadyList+0xc4>)
 8014cce:	681b      	ldr	r3, [r3, #0]
 8014cd0:	2b01      	cmp	r3, #1
 8014cd2:	d110      	bne.n	8014cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8014cd4:	f000 fca4 	bl	8015620 <prvInitialiseTaskLists>
 8014cd8:	e00d      	b.n	8014cf6 <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 8014cda:	4b26      	ldr	r3, [pc, #152]	@ (8014d74 <prvAddNewTaskToReadyList+0xcc>)
 8014cdc:	681b      	ldr	r3, [r3, #0]
 8014cde:	2b00      	cmp	r3, #0
 8014ce0:	d109      	bne.n	8014cf6 <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8014ce2:	4b23      	ldr	r3, [pc, #140]	@ (8014d70 <prvAddNewTaskToReadyList+0xc8>)
 8014ce4:	681b      	ldr	r3, [r3, #0]
 8014ce6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014ce8:	687b      	ldr	r3, [r7, #4]
 8014cea:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014cec:	429a      	cmp	r2, r3
 8014cee:	d802      	bhi.n	8014cf6 <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8014cf0:	4a1f      	ldr	r2, [pc, #124]	@ (8014d70 <prvAddNewTaskToReadyList+0xc8>)
 8014cf2:	687b      	ldr	r3, [r7, #4]
 8014cf4:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 8014cf6:	4b20      	ldr	r3, [pc, #128]	@ (8014d78 <prvAddNewTaskToReadyList+0xd0>)
 8014cf8:	681b      	ldr	r3, [r3, #0]
 8014cfa:	3301      	adds	r3, #1
 8014cfc:	4a1e      	ldr	r2, [pc, #120]	@ (8014d78 <prvAddNewTaskToReadyList+0xd0>)
 8014cfe:	6013      	str	r3, [r2, #0]

		#if ( configUSE_TRACE_FACILITY == 1 )
		{
			/* Add a counter into the TCB for tracing only. */
			pxNewTCB->uxTCBNumber = uxTaskNumber;
 8014d00:	4b1d      	ldr	r3, [pc, #116]	@ (8014d78 <prvAddNewTaskToReadyList+0xd0>)
 8014d02:	681a      	ldr	r2, [r3, #0]
 8014d04:	687b      	ldr	r3, [r7, #4]
 8014d06:	645a      	str	r2, [r3, #68]	@ 0x44
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8014d08:	687b      	ldr	r3, [r7, #4]
 8014d0a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8014d7c <prvAddNewTaskToReadyList+0xd4>)
 8014d0e:	681b      	ldr	r3, [r3, #0]
 8014d10:	429a      	cmp	r2, r3
 8014d12:	d903      	bls.n	8014d1c <prvAddNewTaskToReadyList+0x74>
 8014d14:	687b      	ldr	r3, [r7, #4]
 8014d16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d18:	4a18      	ldr	r2, [pc, #96]	@ (8014d7c <prvAddNewTaskToReadyList+0xd4>)
 8014d1a:	6013      	str	r3, [r2, #0]
 8014d1c:	687b      	ldr	r3, [r7, #4]
 8014d1e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d20:	4613      	mov	r3, r2
 8014d22:	009b      	lsls	r3, r3, #2
 8014d24:	4413      	add	r3, r2
 8014d26:	009b      	lsls	r3, r3, #2
 8014d28:	4a15      	ldr	r2, [pc, #84]	@ (8014d80 <prvAddNewTaskToReadyList+0xd8>)
 8014d2a:	441a      	add	r2, r3
 8014d2c:	687b      	ldr	r3, [r7, #4]
 8014d2e:	3304      	adds	r3, #4
 8014d30:	4619      	mov	r1, r3
 8014d32:	4610      	mov	r0, r2
 8014d34:	f7ff f8e9 	bl	8013f0a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8014d38:	f001 fad8 	bl	80162ec <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8014d3c:	4b0d      	ldr	r3, [pc, #52]	@ (8014d74 <prvAddNewTaskToReadyList+0xcc>)
 8014d3e:	681b      	ldr	r3, [r3, #0]
 8014d40:	2b00      	cmp	r3, #0
 8014d42:	d00e      	beq.n	8014d62 <prvAddNewTaskToReadyList+0xba>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 8014d44:	4b0a      	ldr	r3, [pc, #40]	@ (8014d70 <prvAddNewTaskToReadyList+0xc8>)
 8014d46:	681b      	ldr	r3, [r3, #0]
 8014d48:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8014d4a:	687b      	ldr	r3, [r7, #4]
 8014d4c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8014d4e:	429a      	cmp	r2, r3
 8014d50:	d207      	bcs.n	8014d62 <prvAddNewTaskToReadyList+0xba>
		{
			taskYIELD_IF_USING_PREEMPTION();
 8014d52:	4b0c      	ldr	r3, [pc, #48]	@ (8014d84 <prvAddNewTaskToReadyList+0xdc>)
 8014d54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014d58:	601a      	str	r2, [r3, #0]
 8014d5a:	f3bf 8f4f 	dsb	sy
 8014d5e:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8014d62:	bf00      	nop
 8014d64:	3708      	adds	r7, #8
 8014d66:	46bd      	mov	sp, r7
 8014d68:	bd80      	pop	{r7, pc}
 8014d6a:	bf00      	nop
 8014d6c:	200019e8 	.word	0x200019e8
 8014d70:	20001514 	.word	0x20001514
 8014d74:	200019f4 	.word	0x200019f4
 8014d78:	20001a04 	.word	0x20001a04
 8014d7c:	200019f0 	.word	0x200019f0
 8014d80:	20001518 	.word	0x20001518
 8014d84:	e000ed04 	.word	0xe000ed04

08014d88 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 8014d88:	b580      	push	{r7, lr}
 8014d8a:	b084      	sub	sp, #16
 8014d8c:	af00      	add	r7, sp, #0
 8014d8e:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 8014d90:	2300      	movs	r3, #0
 8014d92:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 8014d94:	687b      	ldr	r3, [r7, #4]
 8014d96:	2b00      	cmp	r3, #0
 8014d98:	d018      	beq.n	8014dcc <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 8014d9a:	4b14      	ldr	r3, [pc, #80]	@ (8014dec <vTaskDelay+0x64>)
 8014d9c:	681b      	ldr	r3, [r3, #0]
 8014d9e:	2b00      	cmp	r3, #0
 8014da0:	d00b      	beq.n	8014dba <vTaskDelay+0x32>
	__asm volatile
 8014da2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014da6:	f383 8811 	msr	BASEPRI, r3
 8014daa:	f3bf 8f6f 	isb	sy
 8014dae:	f3bf 8f4f 	dsb	sy
 8014db2:	60bb      	str	r3, [r7, #8]
}
 8014db4:	bf00      	nop
 8014db6:	bf00      	nop
 8014db8:	e7fd      	b.n	8014db6 <vTaskDelay+0x2e>
			vTaskSuspendAll();
 8014dba:	f000 f901 	bl	8014fc0 <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8014dbe:	2100      	movs	r1, #0
 8014dc0:	6878      	ldr	r0, [r7, #4]
 8014dc2:	f000 fd7f 	bl	80158c4 <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 8014dc6:	f000 f909 	bl	8014fdc <xTaskResumeAll>
 8014dca:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 8014dcc:	68fb      	ldr	r3, [r7, #12]
 8014dce:	2b00      	cmp	r3, #0
 8014dd0:	d107      	bne.n	8014de2 <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 8014dd2:	4b07      	ldr	r3, [pc, #28]	@ (8014df0 <vTaskDelay+0x68>)
 8014dd4:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014dd8:	601a      	str	r2, [r3, #0]
 8014dda:	f3bf 8f4f 	dsb	sy
 8014dde:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014de2:	bf00      	nop
 8014de4:	3710      	adds	r7, #16
 8014de6:	46bd      	mov	sp, r7
 8014de8:	bd80      	pop	{r7, pc}
 8014dea:	bf00      	nop
 8014dec:	20001a10 	.word	0x20001a10
 8014df0:	e000ed04 	.word	0xe000ed04

08014df4 <vTaskSuspend>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskSuspend == 1 )

	void vTaskSuspend( TaskHandle_t xTaskToSuspend )
	{
 8014df4:	b580      	push	{r7, lr}
 8014df6:	b084      	sub	sp, #16
 8014df8:	af00      	add	r7, sp, #0
 8014dfa:	6078      	str	r0, [r7, #4]
	TCB_t *pxTCB;

		taskENTER_CRITICAL();
 8014dfc:	f001 fa44 	bl	8016288 <vPortEnterCritical>
		{
			/* If null is passed in here then it is the running task that is
			being suspended. */
			pxTCB = prvGetTCBFromHandle( xTaskToSuspend );
 8014e00:	687b      	ldr	r3, [r7, #4]
 8014e02:	2b00      	cmp	r3, #0
 8014e04:	d102      	bne.n	8014e0c <vTaskSuspend+0x18>
 8014e06:	4b30      	ldr	r3, [pc, #192]	@ (8014ec8 <vTaskSuspend+0xd4>)
 8014e08:	681b      	ldr	r3, [r3, #0]
 8014e0a:	e000      	b.n	8014e0e <vTaskSuspend+0x1a>
 8014e0c:	687b      	ldr	r3, [r7, #4]
 8014e0e:	60fb      	str	r3, [r7, #12]

			traceTASK_SUSPEND( pxTCB );

			/* Remove task from the ready/delayed list and place in the
			suspended list. */
			if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8014e10:	68fb      	ldr	r3, [r7, #12]
 8014e12:	3304      	adds	r3, #4
 8014e14:	4618      	mov	r0, r3
 8014e16:	f7ff f8d5 	bl	8013fc4 <uxListRemove>
			{
				mtCOVERAGE_TEST_MARKER();
			}

			/* Is the task waiting on an event also? */
			if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8014e1a:	68fb      	ldr	r3, [r7, #12]
 8014e1c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8014e1e:	2b00      	cmp	r3, #0
 8014e20:	d004      	beq.n	8014e2c <vTaskSuspend+0x38>
			{
				( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8014e22:	68fb      	ldr	r3, [r7, #12]
 8014e24:	3318      	adds	r3, #24
 8014e26:	4618      	mov	r0, r3
 8014e28:	f7ff f8cc 	bl	8013fc4 <uxListRemove>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			vListInsertEnd( &xSuspendedTaskList, &( pxTCB->xStateListItem ) );
 8014e2c:	68fb      	ldr	r3, [r7, #12]
 8014e2e:	3304      	adds	r3, #4
 8014e30:	4619      	mov	r1, r3
 8014e32:	4826      	ldr	r0, [pc, #152]	@ (8014ecc <vTaskSuspend+0xd8>)
 8014e34:	f7ff f869 	bl	8013f0a <vListInsertEnd>

			#if( configUSE_TASK_NOTIFICATIONS == 1 )
			{
				if( pxTCB->ucNotifyState == taskWAITING_NOTIFICATION )
 8014e38:	68fb      	ldr	r3, [r7, #12]
 8014e3a:	f893 30a4 	ldrb.w	r3, [r3, #164]	@ 0xa4
 8014e3e:	b2db      	uxtb	r3, r3
 8014e40:	2b01      	cmp	r3, #1
 8014e42:	d103      	bne.n	8014e4c <vTaskSuspend+0x58>
				{
					/* The task was blocked to wait for a notification, but is
					now suspended, so no notification was received. */
					pxTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 8014e44:	68fb      	ldr	r3, [r7, #12]
 8014e46:	2200      	movs	r2, #0
 8014e48:	f883 20a4 	strb.w	r2, [r3, #164]	@ 0xa4
				}
			}
			#endif
		}
		taskEXIT_CRITICAL();
 8014e4c:	f001 fa4e 	bl	80162ec <vPortExitCritical>

		if( xSchedulerRunning != pdFALSE )
 8014e50:	4b1f      	ldr	r3, [pc, #124]	@ (8014ed0 <vTaskSuspend+0xdc>)
 8014e52:	681b      	ldr	r3, [r3, #0]
 8014e54:	2b00      	cmp	r3, #0
 8014e56:	d005      	beq.n	8014e64 <vTaskSuspend+0x70>
		{
			/* Reset the next expected unblock time in case it referred to the
			task that is now in the Suspended state. */
			taskENTER_CRITICAL();
 8014e58:	f001 fa16 	bl	8016288 <vPortEnterCritical>
			{
				prvResetNextTaskUnblockTime();
 8014e5c:	f000 fc84 	bl	8015768 <prvResetNextTaskUnblockTime>
			}
			taskEXIT_CRITICAL();
 8014e60:	f001 fa44 	bl	80162ec <vPortExitCritical>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		if( pxTCB == pxCurrentTCB )
 8014e64:	4b18      	ldr	r3, [pc, #96]	@ (8014ec8 <vTaskSuspend+0xd4>)
 8014e66:	681b      	ldr	r3, [r3, #0]
 8014e68:	68fa      	ldr	r2, [r7, #12]
 8014e6a:	429a      	cmp	r2, r3
 8014e6c:	d128      	bne.n	8014ec0 <vTaskSuspend+0xcc>
		{
			if( xSchedulerRunning != pdFALSE )
 8014e6e:	4b18      	ldr	r3, [pc, #96]	@ (8014ed0 <vTaskSuspend+0xdc>)
 8014e70:	681b      	ldr	r3, [r3, #0]
 8014e72:	2b00      	cmp	r3, #0
 8014e74:	d018      	beq.n	8014ea8 <vTaskSuspend+0xb4>
			{
				/* The current task has just been suspended. */
				configASSERT( uxSchedulerSuspended == 0 );
 8014e76:	4b17      	ldr	r3, [pc, #92]	@ (8014ed4 <vTaskSuspend+0xe0>)
 8014e78:	681b      	ldr	r3, [r3, #0]
 8014e7a:	2b00      	cmp	r3, #0
 8014e7c:	d00b      	beq.n	8014e96 <vTaskSuspend+0xa2>
	__asm volatile
 8014e7e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014e82:	f383 8811 	msr	BASEPRI, r3
 8014e86:	f3bf 8f6f 	isb	sy
 8014e8a:	f3bf 8f4f 	dsb	sy
 8014e8e:	60bb      	str	r3, [r7, #8]
}
 8014e90:	bf00      	nop
 8014e92:	bf00      	nop
 8014e94:	e7fd      	b.n	8014e92 <vTaskSuspend+0x9e>
				portYIELD_WITHIN_API();
 8014e96:	4b10      	ldr	r3, [pc, #64]	@ (8014ed8 <vTaskSuspend+0xe4>)
 8014e98:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8014e9c:	601a      	str	r2, [r3, #0]
 8014e9e:	f3bf 8f4f 	dsb	sy
 8014ea2:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 8014ea6:	e00b      	b.n	8014ec0 <vTaskSuspend+0xcc>
				if( listCURRENT_LIST_LENGTH( &xSuspendedTaskList ) == uxCurrentNumberOfTasks ) /*lint !e931 Right has no side effect, just volatile. */
 8014ea8:	4b08      	ldr	r3, [pc, #32]	@ (8014ecc <vTaskSuspend+0xd8>)
 8014eaa:	681a      	ldr	r2, [r3, #0]
 8014eac:	4b0b      	ldr	r3, [pc, #44]	@ (8014edc <vTaskSuspend+0xe8>)
 8014eae:	681b      	ldr	r3, [r3, #0]
 8014eb0:	429a      	cmp	r2, r3
 8014eb2:	d103      	bne.n	8014ebc <vTaskSuspend+0xc8>
					pxCurrentTCB = NULL;
 8014eb4:	4b04      	ldr	r3, [pc, #16]	@ (8014ec8 <vTaskSuspend+0xd4>)
 8014eb6:	2200      	movs	r2, #0
 8014eb8:	601a      	str	r2, [r3, #0]
	}
 8014eba:	e001      	b.n	8014ec0 <vTaskSuspend+0xcc>
					vTaskSwitchContext();
 8014ebc:	f000 f9f6 	bl	80152ac <vTaskSwitchContext>
	}
 8014ec0:	bf00      	nop
 8014ec2:	3710      	adds	r7, #16
 8014ec4:	46bd      	mov	sp, r7
 8014ec6:	bd80      	pop	{r7, pc}
 8014ec8:	20001514 	.word	0x20001514
 8014ecc:	200019d4 	.word	0x200019d4
 8014ed0:	200019f4 	.word	0x200019f4
 8014ed4:	20001a10 	.word	0x20001a10
 8014ed8:	e000ed04 	.word	0xe000ed04
 8014edc:	200019e8 	.word	0x200019e8

08014ee0 <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 8014ee0:	b580      	push	{r7, lr}
 8014ee2:	b08a      	sub	sp, #40	@ 0x28
 8014ee4:	af04      	add	r7, sp, #16
BaseType_t xReturn;

	/* Add the idle task at the lowest priority. */
	#if( configSUPPORT_STATIC_ALLOCATION == 1 )
	{
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
 8014ee6:	2300      	movs	r3, #0
 8014ee8:	60bb      	str	r3, [r7, #8]
		StackType_t *pxIdleTaskStackBuffer = NULL;
 8014eea:	2300      	movs	r3, #0
 8014eec:	607b      	str	r3, [r7, #4]
		uint32_t ulIdleTaskStackSize;

		/* The Idle task is created using user provided RAM - obtain the
		address of the RAM then create the idle task. */
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
 8014eee:	463a      	mov	r2, r7
 8014ef0:	1d39      	adds	r1, r7, #4
 8014ef2:	f107 0308 	add.w	r3, r7, #8
 8014ef6:	4618      	mov	r0, r3
 8014ef8:	f7fe ffa6 	bl	8013e48 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
 8014efc:	6839      	ldr	r1, [r7, #0]
 8014efe:	687b      	ldr	r3, [r7, #4]
 8014f00:	68ba      	ldr	r2, [r7, #8]
 8014f02:	9202      	str	r2, [sp, #8]
 8014f04:	9301      	str	r3, [sp, #4]
 8014f06:	2300      	movs	r3, #0
 8014f08:	9300      	str	r3, [sp, #0]
 8014f0a:	2300      	movs	r3, #0
 8014f0c:	460a      	mov	r2, r1
 8014f0e:	4924      	ldr	r1, [pc, #144]	@ (8014fa0 <vTaskStartScheduler+0xc0>)
 8014f10:	4824      	ldr	r0, [pc, #144]	@ (8014fa4 <vTaskStartScheduler+0xc4>)
 8014f12:	f7ff fd7b 	bl	8014a0c <xTaskCreateStatic>
 8014f16:	4603      	mov	r3, r0
 8014f18:	4a23      	ldr	r2, [pc, #140]	@ (8014fa8 <vTaskStartScheduler+0xc8>)
 8014f1a:	6013      	str	r3, [r2, #0]
												( void * ) NULL, /*lint !e961.  The cast is not redundant for all compilers. */
												portPRIVILEGE_BIT, /* In effect ( tskIDLE_PRIORITY | portPRIVILEGE_BIT ), but tskIDLE_PRIORITY is zero. */
												pxIdleTaskStackBuffer,
												pxIdleTaskTCBBuffer ); /*lint !e961 MISRA exception, justified as it is not a redundant explicit cast to all supported compilers. */

		if( xIdleTaskHandle != NULL )
 8014f1c:	4b22      	ldr	r3, [pc, #136]	@ (8014fa8 <vTaskStartScheduler+0xc8>)
 8014f1e:	681b      	ldr	r3, [r3, #0]
 8014f20:	2b00      	cmp	r3, #0
 8014f22:	d002      	beq.n	8014f2a <vTaskStartScheduler+0x4a>
		{
			xReturn = pdPASS;
 8014f24:	2301      	movs	r3, #1
 8014f26:	617b      	str	r3, [r7, #20]
 8014f28:	e001      	b.n	8014f2e <vTaskStartScheduler+0x4e>
		}
		else
		{
			xReturn = pdFAIL;
 8014f2a:	2300      	movs	r3, #0
 8014f2c:	617b      	str	r3, [r7, #20]
	}
	#endif /* configSUPPORT_STATIC_ALLOCATION */

	#if ( configUSE_TIMERS == 1 )
	{
		if( xReturn == pdPASS )
 8014f2e:	697b      	ldr	r3, [r7, #20]
 8014f30:	2b01      	cmp	r3, #1
 8014f32:	d102      	bne.n	8014f3a <vTaskStartScheduler+0x5a>
		{
			xReturn = xTimerCreateTimerTask();
 8014f34:	f000 fd1a 	bl	801596c <xTimerCreateTimerTask>
 8014f38:	6178      	str	r0, [r7, #20]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8014f3a:	697b      	ldr	r3, [r7, #20]
 8014f3c:	2b01      	cmp	r3, #1
 8014f3e:	d11b      	bne.n	8014f78 <vTaskStartScheduler+0x98>
	__asm volatile
 8014f40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f44:	f383 8811 	msr	BASEPRI, r3
 8014f48:	f3bf 8f6f 	isb	sy
 8014f4c:	f3bf 8f4f 	dsb	sy
 8014f50:	613b      	str	r3, [r7, #16]
}
 8014f52:	bf00      	nop
		{
			/* Switch Newlib's _impure_ptr variable to point to the _reent
			structure specific to the task that will run first.
			See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8014f54:	4b15      	ldr	r3, [pc, #84]	@ (8014fac <vTaskStartScheduler+0xcc>)
 8014f56:	681b      	ldr	r3, [r3, #0]
 8014f58:	3354      	adds	r3, #84	@ 0x54
 8014f5a:	4a15      	ldr	r2, [pc, #84]	@ (8014fb0 <vTaskStartScheduler+0xd0>)
 8014f5c:	6013      	str	r3, [r2, #0]
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8014f5e:	4b15      	ldr	r3, [pc, #84]	@ (8014fb4 <vTaskStartScheduler+0xd4>)
 8014f60:	f04f 32ff 	mov.w	r2, #4294967295
 8014f64:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 8014f66:	4b14      	ldr	r3, [pc, #80]	@ (8014fb8 <vTaskStartScheduler+0xd8>)
 8014f68:	2201      	movs	r2, #1
 8014f6a:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8014f6c:	4b13      	ldr	r3, [pc, #76]	@ (8014fbc <vTaskStartScheduler+0xdc>)
 8014f6e:	2200      	movs	r2, #0
 8014f70:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8014f72:	f001 f8e5 	bl	8016140 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 8014f76:	e00f      	b.n	8014f98 <vTaskStartScheduler+0xb8>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8014f78:	697b      	ldr	r3, [r7, #20]
 8014f7a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8014f7e:	d10b      	bne.n	8014f98 <vTaskStartScheduler+0xb8>
	__asm volatile
 8014f80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014f84:	f383 8811 	msr	BASEPRI, r3
 8014f88:	f3bf 8f6f 	isb	sy
 8014f8c:	f3bf 8f4f 	dsb	sy
 8014f90:	60fb      	str	r3, [r7, #12]
}
 8014f92:	bf00      	nop
 8014f94:	bf00      	nop
 8014f96:	e7fd      	b.n	8014f94 <vTaskStartScheduler+0xb4>
}
 8014f98:	bf00      	nop
 8014f9a:	3718      	adds	r7, #24
 8014f9c:	46bd      	mov	sp, r7
 8014f9e:	bd80      	pop	{r7, pc}
 8014fa0:	0801e5c0 	.word	0x0801e5c0
 8014fa4:	080155f1 	.word	0x080155f1
 8014fa8:	20001a0c 	.word	0x20001a0c
 8014fac:	20001514 	.word	0x20001514
 8014fb0:	20000144 	.word	0x20000144
 8014fb4:	20001a08 	.word	0x20001a08
 8014fb8:	200019f4 	.word	0x200019f4
 8014fbc:	200019ec 	.word	0x200019ec

08014fc0 <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8014fc0:	b480      	push	{r7}
 8014fc2:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 8014fc4:	4b04      	ldr	r3, [pc, #16]	@ (8014fd8 <vTaskSuspendAll+0x18>)
 8014fc6:	681b      	ldr	r3, [r3, #0]
 8014fc8:	3301      	adds	r3, #1
 8014fca:	4a03      	ldr	r2, [pc, #12]	@ (8014fd8 <vTaskSuspendAll+0x18>)
 8014fcc:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 8014fce:	bf00      	nop
 8014fd0:	46bd      	mov	sp, r7
 8014fd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8014fd6:	4770      	bx	lr
 8014fd8:	20001a10 	.word	0x20001a10

08014fdc <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8014fdc:	b580      	push	{r7, lr}
 8014fde:	b084      	sub	sp, #16
 8014fe0:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 8014fe2:	2300      	movs	r3, #0
 8014fe4:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 8014fe6:	2300      	movs	r3, #0
 8014fe8:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 8014fea:	4b42      	ldr	r3, [pc, #264]	@ (80150f4 <xTaskResumeAll+0x118>)
 8014fec:	681b      	ldr	r3, [r3, #0]
 8014fee:	2b00      	cmp	r3, #0
 8014ff0:	d10b      	bne.n	801500a <xTaskResumeAll+0x2e>
	__asm volatile
 8014ff2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8014ff6:	f383 8811 	msr	BASEPRI, r3
 8014ffa:	f3bf 8f6f 	isb	sy
 8014ffe:	f3bf 8f4f 	dsb	sy
 8015002:	603b      	str	r3, [r7, #0]
}
 8015004:	bf00      	nop
 8015006:	bf00      	nop
 8015008:	e7fd      	b.n	8015006 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 801500a:	f001 f93d 	bl	8016288 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 801500e:	4b39      	ldr	r3, [pc, #228]	@ (80150f4 <xTaskResumeAll+0x118>)
 8015010:	681b      	ldr	r3, [r3, #0]
 8015012:	3b01      	subs	r3, #1
 8015014:	4a37      	ldr	r2, [pc, #220]	@ (80150f4 <xTaskResumeAll+0x118>)
 8015016:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015018:	4b36      	ldr	r3, [pc, #216]	@ (80150f4 <xTaskResumeAll+0x118>)
 801501a:	681b      	ldr	r3, [r3, #0]
 801501c:	2b00      	cmp	r3, #0
 801501e:	d162      	bne.n	80150e6 <xTaskResumeAll+0x10a>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 8015020:	4b35      	ldr	r3, [pc, #212]	@ (80150f8 <xTaskResumeAll+0x11c>)
 8015022:	681b      	ldr	r3, [r3, #0]
 8015024:	2b00      	cmp	r3, #0
 8015026:	d05e      	beq.n	80150e6 <xTaskResumeAll+0x10a>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8015028:	e02f      	b.n	801508a <xTaskResumeAll+0xae>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 801502a:	4b34      	ldr	r3, [pc, #208]	@ (80150fc <xTaskResumeAll+0x120>)
 801502c:	68db      	ldr	r3, [r3, #12]
 801502e:	68db      	ldr	r3, [r3, #12]
 8015030:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8015032:	68fb      	ldr	r3, [r7, #12]
 8015034:	3318      	adds	r3, #24
 8015036:	4618      	mov	r0, r3
 8015038:	f7fe ffc4 	bl	8013fc4 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 801503c:	68fb      	ldr	r3, [r7, #12]
 801503e:	3304      	adds	r3, #4
 8015040:	4618      	mov	r0, r3
 8015042:	f7fe ffbf 	bl	8013fc4 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8015046:	68fb      	ldr	r3, [r7, #12]
 8015048:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801504a:	4b2d      	ldr	r3, [pc, #180]	@ (8015100 <xTaskResumeAll+0x124>)
 801504c:	681b      	ldr	r3, [r3, #0]
 801504e:	429a      	cmp	r2, r3
 8015050:	d903      	bls.n	801505a <xTaskResumeAll+0x7e>
 8015052:	68fb      	ldr	r3, [r7, #12]
 8015054:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015056:	4a2a      	ldr	r2, [pc, #168]	@ (8015100 <xTaskResumeAll+0x124>)
 8015058:	6013      	str	r3, [r2, #0]
 801505a:	68fb      	ldr	r3, [r7, #12]
 801505c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801505e:	4613      	mov	r3, r2
 8015060:	009b      	lsls	r3, r3, #2
 8015062:	4413      	add	r3, r2
 8015064:	009b      	lsls	r3, r3, #2
 8015066:	4a27      	ldr	r2, [pc, #156]	@ (8015104 <xTaskResumeAll+0x128>)
 8015068:	441a      	add	r2, r3
 801506a:	68fb      	ldr	r3, [r7, #12]
 801506c:	3304      	adds	r3, #4
 801506e:	4619      	mov	r1, r3
 8015070:	4610      	mov	r0, r2
 8015072:	f7fe ff4a 	bl	8013f0a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8015076:	68fb      	ldr	r3, [r7, #12]
 8015078:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801507a:	4b23      	ldr	r3, [pc, #140]	@ (8015108 <xTaskResumeAll+0x12c>)
 801507c:	681b      	ldr	r3, [r3, #0]
 801507e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015080:	429a      	cmp	r2, r3
 8015082:	d302      	bcc.n	801508a <xTaskResumeAll+0xae>
					{
						xYieldPending = pdTRUE;
 8015084:	4b21      	ldr	r3, [pc, #132]	@ (801510c <xTaskResumeAll+0x130>)
 8015086:	2201      	movs	r2, #1
 8015088:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 801508a:	4b1c      	ldr	r3, [pc, #112]	@ (80150fc <xTaskResumeAll+0x120>)
 801508c:	681b      	ldr	r3, [r3, #0]
 801508e:	2b00      	cmp	r3, #0
 8015090:	d1cb      	bne.n	801502a <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 8015092:	68fb      	ldr	r3, [r7, #12]
 8015094:	2b00      	cmp	r3, #0
 8015096:	d001      	beq.n	801509c <xTaskResumeAll+0xc0>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8015098:	f000 fb66 	bl	8015768 <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 801509c:	4b1c      	ldr	r3, [pc, #112]	@ (8015110 <xTaskResumeAll+0x134>)
 801509e:	681b      	ldr	r3, [r3, #0]
 80150a0:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 80150a2:	687b      	ldr	r3, [r7, #4]
 80150a4:	2b00      	cmp	r3, #0
 80150a6:	d010      	beq.n	80150ca <xTaskResumeAll+0xee>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 80150a8:	f000 f846 	bl	8015138 <xTaskIncrementTick>
 80150ac:	4603      	mov	r3, r0
 80150ae:	2b00      	cmp	r3, #0
 80150b0:	d002      	beq.n	80150b8 <xTaskResumeAll+0xdc>
							{
								xYieldPending = pdTRUE;
 80150b2:	4b16      	ldr	r3, [pc, #88]	@ (801510c <xTaskResumeAll+0x130>)
 80150b4:	2201      	movs	r2, #1
 80150b6:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80150b8:	687b      	ldr	r3, [r7, #4]
 80150ba:	3b01      	subs	r3, #1
 80150bc:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80150be:	687b      	ldr	r3, [r7, #4]
 80150c0:	2b00      	cmp	r3, #0
 80150c2:	d1f1      	bne.n	80150a8 <xTaskResumeAll+0xcc>

						xPendedTicks = 0;
 80150c4:	4b12      	ldr	r3, [pc, #72]	@ (8015110 <xTaskResumeAll+0x134>)
 80150c6:	2200      	movs	r2, #0
 80150c8:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80150ca:	4b10      	ldr	r3, [pc, #64]	@ (801510c <xTaskResumeAll+0x130>)
 80150cc:	681b      	ldr	r3, [r3, #0]
 80150ce:	2b00      	cmp	r3, #0
 80150d0:	d009      	beq.n	80150e6 <xTaskResumeAll+0x10a>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80150d2:	2301      	movs	r3, #1
 80150d4:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80150d6:	4b0f      	ldr	r3, [pc, #60]	@ (8015114 <xTaskResumeAll+0x138>)
 80150d8:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80150dc:	601a      	str	r2, [r3, #0]
 80150de:	f3bf 8f4f 	dsb	sy
 80150e2:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80150e6:	f001 f901 	bl	80162ec <vPortExitCritical>

	return xAlreadyYielded;
 80150ea:	68bb      	ldr	r3, [r7, #8]
}
 80150ec:	4618      	mov	r0, r3
 80150ee:	3710      	adds	r7, #16
 80150f0:	46bd      	mov	sp, r7
 80150f2:	bd80      	pop	{r7, pc}
 80150f4:	20001a10 	.word	0x20001a10
 80150f8:	200019e8 	.word	0x200019e8
 80150fc:	200019a8 	.word	0x200019a8
 8015100:	200019f0 	.word	0x200019f0
 8015104:	20001518 	.word	0x20001518
 8015108:	20001514 	.word	0x20001514
 801510c:	200019fc 	.word	0x200019fc
 8015110:	200019f8 	.word	0x200019f8
 8015114:	e000ed04 	.word	0xe000ed04

08015118 <xTaskGetTickCount>:
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCount( void )
{
 8015118:	b480      	push	{r7}
 801511a:	b083      	sub	sp, #12
 801511c:	af00      	add	r7, sp, #0
TickType_t xTicks;

	/* Critical section required if running on a 16 bit processor. */
	portTICK_TYPE_ENTER_CRITICAL();
	{
		xTicks = xTickCount;
 801511e:	4b05      	ldr	r3, [pc, #20]	@ (8015134 <xTaskGetTickCount+0x1c>)
 8015120:	681b      	ldr	r3, [r3, #0]
 8015122:	607b      	str	r3, [r7, #4]
	}
	portTICK_TYPE_EXIT_CRITICAL();

	return xTicks;
 8015124:	687b      	ldr	r3, [r7, #4]
}
 8015126:	4618      	mov	r0, r3
 8015128:	370c      	adds	r7, #12
 801512a:	46bd      	mov	sp, r7
 801512c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015130:	4770      	bx	lr
 8015132:	bf00      	nop
 8015134:	200019ec 	.word	0x200019ec

08015138 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8015138:	b580      	push	{r7, lr}
 801513a:	b086      	sub	sp, #24
 801513c:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 801513e:	2300      	movs	r3, #0
 8015140:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015142:	4b4f      	ldr	r3, [pc, #316]	@ (8015280 <xTaskIncrementTick+0x148>)
 8015144:	681b      	ldr	r3, [r3, #0]
 8015146:	2b00      	cmp	r3, #0
 8015148:	f040 8090 	bne.w	801526c <xTaskIncrementTick+0x134>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 801514c:	4b4d      	ldr	r3, [pc, #308]	@ (8015284 <xTaskIncrementTick+0x14c>)
 801514e:	681b      	ldr	r3, [r3, #0]
 8015150:	3301      	adds	r3, #1
 8015152:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8015154:	4a4b      	ldr	r2, [pc, #300]	@ (8015284 <xTaskIncrementTick+0x14c>)
 8015156:	693b      	ldr	r3, [r7, #16]
 8015158:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 801515a:	693b      	ldr	r3, [r7, #16]
 801515c:	2b00      	cmp	r3, #0
 801515e:	d121      	bne.n	80151a4 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8015160:	4b49      	ldr	r3, [pc, #292]	@ (8015288 <xTaskIncrementTick+0x150>)
 8015162:	681b      	ldr	r3, [r3, #0]
 8015164:	681b      	ldr	r3, [r3, #0]
 8015166:	2b00      	cmp	r3, #0
 8015168:	d00b      	beq.n	8015182 <xTaskIncrementTick+0x4a>
	__asm volatile
 801516a:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801516e:	f383 8811 	msr	BASEPRI, r3
 8015172:	f3bf 8f6f 	isb	sy
 8015176:	f3bf 8f4f 	dsb	sy
 801517a:	603b      	str	r3, [r7, #0]
}
 801517c:	bf00      	nop
 801517e:	bf00      	nop
 8015180:	e7fd      	b.n	801517e <xTaskIncrementTick+0x46>
 8015182:	4b41      	ldr	r3, [pc, #260]	@ (8015288 <xTaskIncrementTick+0x150>)
 8015184:	681b      	ldr	r3, [r3, #0]
 8015186:	60fb      	str	r3, [r7, #12]
 8015188:	4b40      	ldr	r3, [pc, #256]	@ (801528c <xTaskIncrementTick+0x154>)
 801518a:	681b      	ldr	r3, [r3, #0]
 801518c:	4a3e      	ldr	r2, [pc, #248]	@ (8015288 <xTaskIncrementTick+0x150>)
 801518e:	6013      	str	r3, [r2, #0]
 8015190:	4a3e      	ldr	r2, [pc, #248]	@ (801528c <xTaskIncrementTick+0x154>)
 8015192:	68fb      	ldr	r3, [r7, #12]
 8015194:	6013      	str	r3, [r2, #0]
 8015196:	4b3e      	ldr	r3, [pc, #248]	@ (8015290 <xTaskIncrementTick+0x158>)
 8015198:	681b      	ldr	r3, [r3, #0]
 801519a:	3301      	adds	r3, #1
 801519c:	4a3c      	ldr	r2, [pc, #240]	@ (8015290 <xTaskIncrementTick+0x158>)
 801519e:	6013      	str	r3, [r2, #0]
 80151a0:	f000 fae2 	bl	8015768 <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 80151a4:	4b3b      	ldr	r3, [pc, #236]	@ (8015294 <xTaskIncrementTick+0x15c>)
 80151a6:	681b      	ldr	r3, [r3, #0]
 80151a8:	693a      	ldr	r2, [r7, #16]
 80151aa:	429a      	cmp	r2, r3
 80151ac:	d349      	bcc.n	8015242 <xTaskIncrementTick+0x10a>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 80151ae:	4b36      	ldr	r3, [pc, #216]	@ (8015288 <xTaskIncrementTick+0x150>)
 80151b0:	681b      	ldr	r3, [r3, #0]
 80151b2:	681b      	ldr	r3, [r3, #0]
 80151b4:	2b00      	cmp	r3, #0
 80151b6:	d104      	bne.n	80151c2 <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80151b8:	4b36      	ldr	r3, [pc, #216]	@ (8015294 <xTaskIncrementTick+0x15c>)
 80151ba:	f04f 32ff 	mov.w	r2, #4294967295
 80151be:	601a      	str	r2, [r3, #0]
					break;
 80151c0:	e03f      	b.n	8015242 <xTaskIncrementTick+0x10a>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80151c2:	4b31      	ldr	r3, [pc, #196]	@ (8015288 <xTaskIncrementTick+0x150>)
 80151c4:	681b      	ldr	r3, [r3, #0]
 80151c6:	68db      	ldr	r3, [r3, #12]
 80151c8:	68db      	ldr	r3, [r3, #12]
 80151ca:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 80151cc:	68bb      	ldr	r3, [r7, #8]
 80151ce:	685b      	ldr	r3, [r3, #4]
 80151d0:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 80151d2:	693a      	ldr	r2, [r7, #16]
 80151d4:	687b      	ldr	r3, [r7, #4]
 80151d6:	429a      	cmp	r2, r3
 80151d8:	d203      	bcs.n	80151e2 <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 80151da:	4a2e      	ldr	r2, [pc, #184]	@ (8015294 <xTaskIncrementTick+0x15c>)
 80151dc:	687b      	ldr	r3, [r7, #4]
 80151de:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 80151e0:	e02f      	b.n	8015242 <xTaskIncrementTick+0x10a>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80151e2:	68bb      	ldr	r3, [r7, #8]
 80151e4:	3304      	adds	r3, #4
 80151e6:	4618      	mov	r0, r3
 80151e8:	f7fe feec 	bl	8013fc4 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80151ec:	68bb      	ldr	r3, [r7, #8]
 80151ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80151f0:	2b00      	cmp	r3, #0
 80151f2:	d004      	beq.n	80151fe <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80151f4:	68bb      	ldr	r3, [r7, #8]
 80151f6:	3318      	adds	r3, #24
 80151f8:	4618      	mov	r0, r3
 80151fa:	f7fe fee3 	bl	8013fc4 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 80151fe:	68bb      	ldr	r3, [r7, #8]
 8015200:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015202:	4b25      	ldr	r3, [pc, #148]	@ (8015298 <xTaskIncrementTick+0x160>)
 8015204:	681b      	ldr	r3, [r3, #0]
 8015206:	429a      	cmp	r2, r3
 8015208:	d903      	bls.n	8015212 <xTaskIncrementTick+0xda>
 801520a:	68bb      	ldr	r3, [r7, #8]
 801520c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801520e:	4a22      	ldr	r2, [pc, #136]	@ (8015298 <xTaskIncrementTick+0x160>)
 8015210:	6013      	str	r3, [r2, #0]
 8015212:	68bb      	ldr	r3, [r7, #8]
 8015214:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015216:	4613      	mov	r3, r2
 8015218:	009b      	lsls	r3, r3, #2
 801521a:	4413      	add	r3, r2
 801521c:	009b      	lsls	r3, r3, #2
 801521e:	4a1f      	ldr	r2, [pc, #124]	@ (801529c <xTaskIncrementTick+0x164>)
 8015220:	441a      	add	r2, r3
 8015222:	68bb      	ldr	r3, [r7, #8]
 8015224:	3304      	adds	r3, #4
 8015226:	4619      	mov	r1, r3
 8015228:	4610      	mov	r0, r2
 801522a:	f7fe fe6e 	bl	8013f0a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 801522e:	68bb      	ldr	r3, [r7, #8]
 8015230:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015232:	4b1b      	ldr	r3, [pc, #108]	@ (80152a0 <xTaskIncrementTick+0x168>)
 8015234:	681b      	ldr	r3, [r3, #0]
 8015236:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015238:	429a      	cmp	r2, r3
 801523a:	d3b8      	bcc.n	80151ae <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 801523c:	2301      	movs	r3, #1
 801523e:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8015240:	e7b5      	b.n	80151ae <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8015242:	4b17      	ldr	r3, [pc, #92]	@ (80152a0 <xTaskIncrementTick+0x168>)
 8015244:	681b      	ldr	r3, [r3, #0]
 8015246:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015248:	4914      	ldr	r1, [pc, #80]	@ (801529c <xTaskIncrementTick+0x164>)
 801524a:	4613      	mov	r3, r2
 801524c:	009b      	lsls	r3, r3, #2
 801524e:	4413      	add	r3, r2
 8015250:	009b      	lsls	r3, r3, #2
 8015252:	440b      	add	r3, r1
 8015254:	681b      	ldr	r3, [r3, #0]
 8015256:	2b01      	cmp	r3, #1
 8015258:	d901      	bls.n	801525e <xTaskIncrementTick+0x126>
			{
				xSwitchRequired = pdTRUE;
 801525a:	2301      	movs	r3, #1
 801525c:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 801525e:	4b11      	ldr	r3, [pc, #68]	@ (80152a4 <xTaskIncrementTick+0x16c>)
 8015260:	681b      	ldr	r3, [r3, #0]
 8015262:	2b00      	cmp	r3, #0
 8015264:	d007      	beq.n	8015276 <xTaskIncrementTick+0x13e>
			{
				xSwitchRequired = pdTRUE;
 8015266:	2301      	movs	r3, #1
 8015268:	617b      	str	r3, [r7, #20]
 801526a:	e004      	b.n	8015276 <xTaskIncrementTick+0x13e>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 801526c:	4b0e      	ldr	r3, [pc, #56]	@ (80152a8 <xTaskIncrementTick+0x170>)
 801526e:	681b      	ldr	r3, [r3, #0]
 8015270:	3301      	adds	r3, #1
 8015272:	4a0d      	ldr	r2, [pc, #52]	@ (80152a8 <xTaskIncrementTick+0x170>)
 8015274:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8015276:	697b      	ldr	r3, [r7, #20]
}
 8015278:	4618      	mov	r0, r3
 801527a:	3718      	adds	r7, #24
 801527c:	46bd      	mov	sp, r7
 801527e:	bd80      	pop	{r7, pc}
 8015280:	20001a10 	.word	0x20001a10
 8015284:	200019ec 	.word	0x200019ec
 8015288:	200019a0 	.word	0x200019a0
 801528c:	200019a4 	.word	0x200019a4
 8015290:	20001a00 	.word	0x20001a00
 8015294:	20001a08 	.word	0x20001a08
 8015298:	200019f0 	.word	0x200019f0
 801529c:	20001518 	.word	0x20001518
 80152a0:	20001514 	.word	0x20001514
 80152a4:	200019fc 	.word	0x200019fc
 80152a8:	200019f8 	.word	0x200019f8

080152ac <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 80152ac:	b480      	push	{r7}
 80152ae:	b085      	sub	sp, #20
 80152b0:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 80152b2:	4b2b      	ldr	r3, [pc, #172]	@ (8015360 <vTaskSwitchContext+0xb4>)
 80152b4:	681b      	ldr	r3, [r3, #0]
 80152b6:	2b00      	cmp	r3, #0
 80152b8:	d003      	beq.n	80152c2 <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 80152ba:	4b2a      	ldr	r3, [pc, #168]	@ (8015364 <vTaskSwitchContext+0xb8>)
 80152bc:	2201      	movs	r2, #1
 80152be:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 80152c0:	e047      	b.n	8015352 <vTaskSwitchContext+0xa6>
		xYieldPending = pdFALSE;
 80152c2:	4b28      	ldr	r3, [pc, #160]	@ (8015364 <vTaskSwitchContext+0xb8>)
 80152c4:	2200      	movs	r2, #0
 80152c6:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80152c8:	4b27      	ldr	r3, [pc, #156]	@ (8015368 <vTaskSwitchContext+0xbc>)
 80152ca:	681b      	ldr	r3, [r3, #0]
 80152cc:	60fb      	str	r3, [r7, #12]
 80152ce:	e011      	b.n	80152f4 <vTaskSwitchContext+0x48>
 80152d0:	68fb      	ldr	r3, [r7, #12]
 80152d2:	2b00      	cmp	r3, #0
 80152d4:	d10b      	bne.n	80152ee <vTaskSwitchContext+0x42>
	__asm volatile
 80152d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80152da:	f383 8811 	msr	BASEPRI, r3
 80152de:	f3bf 8f6f 	isb	sy
 80152e2:	f3bf 8f4f 	dsb	sy
 80152e6:	607b      	str	r3, [r7, #4]
}
 80152e8:	bf00      	nop
 80152ea:	bf00      	nop
 80152ec:	e7fd      	b.n	80152ea <vTaskSwitchContext+0x3e>
 80152ee:	68fb      	ldr	r3, [r7, #12]
 80152f0:	3b01      	subs	r3, #1
 80152f2:	60fb      	str	r3, [r7, #12]
 80152f4:	491d      	ldr	r1, [pc, #116]	@ (801536c <vTaskSwitchContext+0xc0>)
 80152f6:	68fa      	ldr	r2, [r7, #12]
 80152f8:	4613      	mov	r3, r2
 80152fa:	009b      	lsls	r3, r3, #2
 80152fc:	4413      	add	r3, r2
 80152fe:	009b      	lsls	r3, r3, #2
 8015300:	440b      	add	r3, r1
 8015302:	681b      	ldr	r3, [r3, #0]
 8015304:	2b00      	cmp	r3, #0
 8015306:	d0e3      	beq.n	80152d0 <vTaskSwitchContext+0x24>
 8015308:	68fa      	ldr	r2, [r7, #12]
 801530a:	4613      	mov	r3, r2
 801530c:	009b      	lsls	r3, r3, #2
 801530e:	4413      	add	r3, r2
 8015310:	009b      	lsls	r3, r3, #2
 8015312:	4a16      	ldr	r2, [pc, #88]	@ (801536c <vTaskSwitchContext+0xc0>)
 8015314:	4413      	add	r3, r2
 8015316:	60bb      	str	r3, [r7, #8]
 8015318:	68bb      	ldr	r3, [r7, #8]
 801531a:	685b      	ldr	r3, [r3, #4]
 801531c:	685a      	ldr	r2, [r3, #4]
 801531e:	68bb      	ldr	r3, [r7, #8]
 8015320:	605a      	str	r2, [r3, #4]
 8015322:	68bb      	ldr	r3, [r7, #8]
 8015324:	685a      	ldr	r2, [r3, #4]
 8015326:	68bb      	ldr	r3, [r7, #8]
 8015328:	3308      	adds	r3, #8
 801532a:	429a      	cmp	r2, r3
 801532c:	d104      	bne.n	8015338 <vTaskSwitchContext+0x8c>
 801532e:	68bb      	ldr	r3, [r7, #8]
 8015330:	685b      	ldr	r3, [r3, #4]
 8015332:	685a      	ldr	r2, [r3, #4]
 8015334:	68bb      	ldr	r3, [r7, #8]
 8015336:	605a      	str	r2, [r3, #4]
 8015338:	68bb      	ldr	r3, [r7, #8]
 801533a:	685b      	ldr	r3, [r3, #4]
 801533c:	68db      	ldr	r3, [r3, #12]
 801533e:	4a0c      	ldr	r2, [pc, #48]	@ (8015370 <vTaskSwitchContext+0xc4>)
 8015340:	6013      	str	r3, [r2, #0]
 8015342:	4a09      	ldr	r2, [pc, #36]	@ (8015368 <vTaskSwitchContext+0xbc>)
 8015344:	68fb      	ldr	r3, [r7, #12]
 8015346:	6013      	str	r3, [r2, #0]
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
 8015348:	4b09      	ldr	r3, [pc, #36]	@ (8015370 <vTaskSwitchContext+0xc4>)
 801534a:	681b      	ldr	r3, [r3, #0]
 801534c:	3354      	adds	r3, #84	@ 0x54
 801534e:	4a09      	ldr	r2, [pc, #36]	@ (8015374 <vTaskSwitchContext+0xc8>)
 8015350:	6013      	str	r3, [r2, #0]
}
 8015352:	bf00      	nop
 8015354:	3714      	adds	r7, #20
 8015356:	46bd      	mov	sp, r7
 8015358:	f85d 7b04 	ldr.w	r7, [sp], #4
 801535c:	4770      	bx	lr
 801535e:	bf00      	nop
 8015360:	20001a10 	.word	0x20001a10
 8015364:	200019fc 	.word	0x200019fc
 8015368:	200019f0 	.word	0x200019f0
 801536c:	20001518 	.word	0x20001518
 8015370:	20001514 	.word	0x20001514
 8015374:	20000144 	.word	0x20000144

08015378 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8015378:	b580      	push	{r7, lr}
 801537a:	b084      	sub	sp, #16
 801537c:	af00      	add	r7, sp, #0
 801537e:	6078      	str	r0, [r7, #4]
 8015380:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8015382:	687b      	ldr	r3, [r7, #4]
 8015384:	2b00      	cmp	r3, #0
 8015386:	d10b      	bne.n	80153a0 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8015388:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801538c:	f383 8811 	msr	BASEPRI, r3
 8015390:	f3bf 8f6f 	isb	sy
 8015394:	f3bf 8f4f 	dsb	sy
 8015398:	60fb      	str	r3, [r7, #12]
}
 801539a:	bf00      	nop
 801539c:	bf00      	nop
 801539e:	e7fd      	b.n	801539c <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80153a0:	4b07      	ldr	r3, [pc, #28]	@ (80153c0 <vTaskPlaceOnEventList+0x48>)
 80153a2:	681b      	ldr	r3, [r3, #0]
 80153a4:	3318      	adds	r3, #24
 80153a6:	4619      	mov	r1, r3
 80153a8:	6878      	ldr	r0, [r7, #4]
 80153aa:	f7fe fdd2 	bl	8013f52 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 80153ae:	2101      	movs	r1, #1
 80153b0:	6838      	ldr	r0, [r7, #0]
 80153b2:	f000 fa87 	bl	80158c4 <prvAddCurrentTaskToDelayedList>
}
 80153b6:	bf00      	nop
 80153b8:	3710      	adds	r7, #16
 80153ba:	46bd      	mov	sp, r7
 80153bc:	bd80      	pop	{r7, pc}
 80153be:	bf00      	nop
 80153c0:	20001514 	.word	0x20001514

080153c4 <vTaskPlaceOnEventListRestricted>:
/*-----------------------------------------------------------*/

#if( configUSE_TIMERS == 1 )

	void vTaskPlaceOnEventListRestricted( List_t * const pxEventList, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
 80153c4:	b580      	push	{r7, lr}
 80153c6:	b086      	sub	sp, #24
 80153c8:	af00      	add	r7, sp, #0
 80153ca:	60f8      	str	r0, [r7, #12]
 80153cc:	60b9      	str	r1, [r7, #8]
 80153ce:	607a      	str	r2, [r7, #4]
		configASSERT( pxEventList );
 80153d0:	68fb      	ldr	r3, [r7, #12]
 80153d2:	2b00      	cmp	r3, #0
 80153d4:	d10b      	bne.n	80153ee <vTaskPlaceOnEventListRestricted+0x2a>
	__asm volatile
 80153d6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80153da:	f383 8811 	msr	BASEPRI, r3
 80153de:	f3bf 8f6f 	isb	sy
 80153e2:	f3bf 8f4f 	dsb	sy
 80153e6:	617b      	str	r3, [r7, #20]
}
 80153e8:	bf00      	nop
 80153ea:	bf00      	nop
 80153ec:	e7fd      	b.n	80153ea <vTaskPlaceOnEventListRestricted+0x26>

		/* Place the event list item of the TCB in the appropriate event list.
		In this case it is assume that this is the only task that is going to
		be waiting on this event list, so the faster vListInsertEnd() function
		can be used in place of vListInsert. */
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 80153ee:	4b0a      	ldr	r3, [pc, #40]	@ (8015418 <vTaskPlaceOnEventListRestricted+0x54>)
 80153f0:	681b      	ldr	r3, [r3, #0]
 80153f2:	3318      	adds	r3, #24
 80153f4:	4619      	mov	r1, r3
 80153f6:	68f8      	ldr	r0, [r7, #12]
 80153f8:	f7fe fd87 	bl	8013f0a <vListInsertEnd>

		/* If the task should block indefinitely then set the block time to a
		value that will be recognised as an indefinite delay inside the
		prvAddCurrentTaskToDelayedList() function. */
		if( xWaitIndefinitely != pdFALSE )
 80153fc:	687b      	ldr	r3, [r7, #4]
 80153fe:	2b00      	cmp	r3, #0
 8015400:	d002      	beq.n	8015408 <vTaskPlaceOnEventListRestricted+0x44>
		{
			xTicksToWait = portMAX_DELAY;
 8015402:	f04f 33ff 	mov.w	r3, #4294967295
 8015406:	60bb      	str	r3, [r7, #8]
		}

		traceTASK_DELAY_UNTIL( ( xTickCount + xTicksToWait ) );
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
 8015408:	6879      	ldr	r1, [r7, #4]
 801540a:	68b8      	ldr	r0, [r7, #8]
 801540c:	f000 fa5a 	bl	80158c4 <prvAddCurrentTaskToDelayedList>
	}
 8015410:	bf00      	nop
 8015412:	3718      	adds	r7, #24
 8015414:	46bd      	mov	sp, r7
 8015416:	bd80      	pop	{r7, pc}
 8015418:	20001514 	.word	0x20001514

0801541c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 801541c:	b580      	push	{r7, lr}
 801541e:	b086      	sub	sp, #24
 8015420:	af00      	add	r7, sp, #0
 8015422:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015424:	687b      	ldr	r3, [r7, #4]
 8015426:	68db      	ldr	r3, [r3, #12]
 8015428:	68db      	ldr	r3, [r3, #12]
 801542a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 801542c:	693b      	ldr	r3, [r7, #16]
 801542e:	2b00      	cmp	r3, #0
 8015430:	d10b      	bne.n	801544a <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8015432:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015436:	f383 8811 	msr	BASEPRI, r3
 801543a:	f3bf 8f6f 	isb	sy
 801543e:	f3bf 8f4f 	dsb	sy
 8015442:	60fb      	str	r3, [r7, #12]
}
 8015444:	bf00      	nop
 8015446:	bf00      	nop
 8015448:	e7fd      	b.n	8015446 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 801544a:	693b      	ldr	r3, [r7, #16]
 801544c:	3318      	adds	r3, #24
 801544e:	4618      	mov	r0, r3
 8015450:	f7fe fdb8 	bl	8013fc4 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8015454:	4b1d      	ldr	r3, [pc, #116]	@ (80154cc <xTaskRemoveFromEventList+0xb0>)
 8015456:	681b      	ldr	r3, [r3, #0]
 8015458:	2b00      	cmp	r3, #0
 801545a:	d11d      	bne.n	8015498 <xTaskRemoveFromEventList+0x7c>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 801545c:	693b      	ldr	r3, [r7, #16]
 801545e:	3304      	adds	r3, #4
 8015460:	4618      	mov	r0, r3
 8015462:	f7fe fdaf 	bl	8013fc4 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8015466:	693b      	ldr	r3, [r7, #16]
 8015468:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801546a:	4b19      	ldr	r3, [pc, #100]	@ (80154d0 <xTaskRemoveFromEventList+0xb4>)
 801546c:	681b      	ldr	r3, [r3, #0]
 801546e:	429a      	cmp	r2, r3
 8015470:	d903      	bls.n	801547a <xTaskRemoveFromEventList+0x5e>
 8015472:	693b      	ldr	r3, [r7, #16]
 8015474:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015476:	4a16      	ldr	r2, [pc, #88]	@ (80154d0 <xTaskRemoveFromEventList+0xb4>)
 8015478:	6013      	str	r3, [r2, #0]
 801547a:	693b      	ldr	r3, [r7, #16]
 801547c:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801547e:	4613      	mov	r3, r2
 8015480:	009b      	lsls	r3, r3, #2
 8015482:	4413      	add	r3, r2
 8015484:	009b      	lsls	r3, r3, #2
 8015486:	4a13      	ldr	r2, [pc, #76]	@ (80154d4 <xTaskRemoveFromEventList+0xb8>)
 8015488:	441a      	add	r2, r3
 801548a:	693b      	ldr	r3, [r7, #16]
 801548c:	3304      	adds	r3, #4
 801548e:	4619      	mov	r1, r3
 8015490:	4610      	mov	r0, r2
 8015492:	f7fe fd3a 	bl	8013f0a <vListInsertEnd>
 8015496:	e005      	b.n	80154a4 <xTaskRemoveFromEventList+0x88>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8015498:	693b      	ldr	r3, [r7, #16]
 801549a:	3318      	adds	r3, #24
 801549c:	4619      	mov	r1, r3
 801549e:	480e      	ldr	r0, [pc, #56]	@ (80154d8 <xTaskRemoveFromEventList+0xbc>)
 80154a0:	f7fe fd33 	bl	8013f0a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 80154a4:	693b      	ldr	r3, [r7, #16]
 80154a6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80154a8:	4b0c      	ldr	r3, [pc, #48]	@ (80154dc <xTaskRemoveFromEventList+0xc0>)
 80154aa:	681b      	ldr	r3, [r3, #0]
 80154ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80154ae:	429a      	cmp	r2, r3
 80154b0:	d905      	bls.n	80154be <xTaskRemoveFromEventList+0xa2>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 80154b2:	2301      	movs	r3, #1
 80154b4:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 80154b6:	4b0a      	ldr	r3, [pc, #40]	@ (80154e0 <xTaskRemoveFromEventList+0xc4>)
 80154b8:	2201      	movs	r2, #1
 80154ba:	601a      	str	r2, [r3, #0]
 80154bc:	e001      	b.n	80154c2 <xTaskRemoveFromEventList+0xa6>
	}
	else
	{
		xReturn = pdFALSE;
 80154be:	2300      	movs	r3, #0
 80154c0:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 80154c2:	697b      	ldr	r3, [r7, #20]
}
 80154c4:	4618      	mov	r0, r3
 80154c6:	3718      	adds	r7, #24
 80154c8:	46bd      	mov	sp, r7
 80154ca:	bd80      	pop	{r7, pc}
 80154cc:	20001a10 	.word	0x20001a10
 80154d0:	200019f0 	.word	0x200019f0
 80154d4:	20001518 	.word	0x20001518
 80154d8:	200019a8 	.word	0x200019a8
 80154dc:	20001514 	.word	0x20001514
 80154e0:	200019fc 	.word	0x200019fc

080154e4 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 80154e4:	b480      	push	{r7}
 80154e6:	b083      	sub	sp, #12
 80154e8:	af00      	add	r7, sp, #0
 80154ea:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 80154ec:	4b06      	ldr	r3, [pc, #24]	@ (8015508 <vTaskInternalSetTimeOutState+0x24>)
 80154ee:	681a      	ldr	r2, [r3, #0]
 80154f0:	687b      	ldr	r3, [r7, #4]
 80154f2:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 80154f4:	4b05      	ldr	r3, [pc, #20]	@ (801550c <vTaskInternalSetTimeOutState+0x28>)
 80154f6:	681a      	ldr	r2, [r3, #0]
 80154f8:	687b      	ldr	r3, [r7, #4]
 80154fa:	605a      	str	r2, [r3, #4]
}
 80154fc:	bf00      	nop
 80154fe:	370c      	adds	r7, #12
 8015500:	46bd      	mov	sp, r7
 8015502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015506:	4770      	bx	lr
 8015508:	20001a00 	.word	0x20001a00
 801550c:	200019ec 	.word	0x200019ec

08015510 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8015510:	b580      	push	{r7, lr}
 8015512:	b088      	sub	sp, #32
 8015514:	af00      	add	r7, sp, #0
 8015516:	6078      	str	r0, [r7, #4]
 8015518:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 801551a:	687b      	ldr	r3, [r7, #4]
 801551c:	2b00      	cmp	r3, #0
 801551e:	d10b      	bne.n	8015538 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8015520:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015524:	f383 8811 	msr	BASEPRI, r3
 8015528:	f3bf 8f6f 	isb	sy
 801552c:	f3bf 8f4f 	dsb	sy
 8015530:	613b      	str	r3, [r7, #16]
}
 8015532:	bf00      	nop
 8015534:	bf00      	nop
 8015536:	e7fd      	b.n	8015534 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8015538:	683b      	ldr	r3, [r7, #0]
 801553a:	2b00      	cmp	r3, #0
 801553c:	d10b      	bne.n	8015556 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 801553e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015542:	f383 8811 	msr	BASEPRI, r3
 8015546:	f3bf 8f6f 	isb	sy
 801554a:	f3bf 8f4f 	dsb	sy
 801554e:	60fb      	str	r3, [r7, #12]
}
 8015550:	bf00      	nop
 8015552:	bf00      	nop
 8015554:	e7fd      	b.n	8015552 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8015556:	f000 fe97 	bl	8016288 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 801555a:	4b1d      	ldr	r3, [pc, #116]	@ (80155d0 <xTaskCheckForTimeOut+0xc0>)
 801555c:	681b      	ldr	r3, [r3, #0]
 801555e:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8015560:	687b      	ldr	r3, [r7, #4]
 8015562:	685b      	ldr	r3, [r3, #4]
 8015564:	69ba      	ldr	r2, [r7, #24]
 8015566:	1ad3      	subs	r3, r2, r3
 8015568:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 801556a:	683b      	ldr	r3, [r7, #0]
 801556c:	681b      	ldr	r3, [r3, #0]
 801556e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8015572:	d102      	bne.n	801557a <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8015574:	2300      	movs	r3, #0
 8015576:	61fb      	str	r3, [r7, #28]
 8015578:	e023      	b.n	80155c2 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 801557a:	687b      	ldr	r3, [r7, #4]
 801557c:	681a      	ldr	r2, [r3, #0]
 801557e:	4b15      	ldr	r3, [pc, #84]	@ (80155d4 <xTaskCheckForTimeOut+0xc4>)
 8015580:	681b      	ldr	r3, [r3, #0]
 8015582:	429a      	cmp	r2, r3
 8015584:	d007      	beq.n	8015596 <xTaskCheckForTimeOut+0x86>
 8015586:	687b      	ldr	r3, [r7, #4]
 8015588:	685b      	ldr	r3, [r3, #4]
 801558a:	69ba      	ldr	r2, [r7, #24]
 801558c:	429a      	cmp	r2, r3
 801558e:	d302      	bcc.n	8015596 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8015590:	2301      	movs	r3, #1
 8015592:	61fb      	str	r3, [r7, #28]
 8015594:	e015      	b.n	80155c2 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8015596:	683b      	ldr	r3, [r7, #0]
 8015598:	681b      	ldr	r3, [r3, #0]
 801559a:	697a      	ldr	r2, [r7, #20]
 801559c:	429a      	cmp	r2, r3
 801559e:	d20b      	bcs.n	80155b8 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 80155a0:	683b      	ldr	r3, [r7, #0]
 80155a2:	681a      	ldr	r2, [r3, #0]
 80155a4:	697b      	ldr	r3, [r7, #20]
 80155a6:	1ad2      	subs	r2, r2, r3
 80155a8:	683b      	ldr	r3, [r7, #0]
 80155aa:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 80155ac:	6878      	ldr	r0, [r7, #4]
 80155ae:	f7ff ff99 	bl	80154e4 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 80155b2:	2300      	movs	r3, #0
 80155b4:	61fb      	str	r3, [r7, #28]
 80155b6:	e004      	b.n	80155c2 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 80155b8:	683b      	ldr	r3, [r7, #0]
 80155ba:	2200      	movs	r2, #0
 80155bc:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 80155be:	2301      	movs	r3, #1
 80155c0:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 80155c2:	f000 fe93 	bl	80162ec <vPortExitCritical>

	return xReturn;
 80155c6:	69fb      	ldr	r3, [r7, #28]
}
 80155c8:	4618      	mov	r0, r3
 80155ca:	3720      	adds	r7, #32
 80155cc:	46bd      	mov	sp, r7
 80155ce:	bd80      	pop	{r7, pc}
 80155d0:	200019ec 	.word	0x200019ec
 80155d4:	20001a00 	.word	0x20001a00

080155d8 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 80155d8:	b480      	push	{r7}
 80155da:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 80155dc:	4b03      	ldr	r3, [pc, #12]	@ (80155ec <vTaskMissedYield+0x14>)
 80155de:	2201      	movs	r2, #1
 80155e0:	601a      	str	r2, [r3, #0]
}
 80155e2:	bf00      	nop
 80155e4:	46bd      	mov	sp, r7
 80155e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80155ea:	4770      	bx	lr
 80155ec:	200019fc 	.word	0x200019fc

080155f0 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 80155f0:	b580      	push	{r7, lr}
 80155f2:	b082      	sub	sp, #8
 80155f4:	af00      	add	r7, sp, #0
 80155f6:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 80155f8:	f000 f852 	bl	80156a0 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 80155fc:	4b06      	ldr	r3, [pc, #24]	@ (8015618 <prvIdleTask+0x28>)
 80155fe:	681b      	ldr	r3, [r3, #0]
 8015600:	2b01      	cmp	r3, #1
 8015602:	d9f9      	bls.n	80155f8 <prvIdleTask+0x8>
			{
				taskYIELD();
 8015604:	4b05      	ldr	r3, [pc, #20]	@ (801561c <prvIdleTask+0x2c>)
 8015606:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 801560a:	601a      	str	r2, [r3, #0]
 801560c:	f3bf 8f4f 	dsb	sy
 8015610:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8015614:	e7f0      	b.n	80155f8 <prvIdleTask+0x8>
 8015616:	bf00      	nop
 8015618:	20001518 	.word	0x20001518
 801561c:	e000ed04 	.word	0xe000ed04

08015620 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8015620:	b580      	push	{r7, lr}
 8015622:	b082      	sub	sp, #8
 8015624:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015626:	2300      	movs	r3, #0
 8015628:	607b      	str	r3, [r7, #4]
 801562a:	e00c      	b.n	8015646 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 801562c:	687a      	ldr	r2, [r7, #4]
 801562e:	4613      	mov	r3, r2
 8015630:	009b      	lsls	r3, r3, #2
 8015632:	4413      	add	r3, r2
 8015634:	009b      	lsls	r3, r3, #2
 8015636:	4a12      	ldr	r2, [pc, #72]	@ (8015680 <prvInitialiseTaskLists+0x60>)
 8015638:	4413      	add	r3, r2
 801563a:	4618      	mov	r0, r3
 801563c:	f7fe fc38 	bl	8013eb0 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8015640:	687b      	ldr	r3, [r7, #4]
 8015642:	3301      	adds	r3, #1
 8015644:	607b      	str	r3, [r7, #4]
 8015646:	687b      	ldr	r3, [r7, #4]
 8015648:	2b37      	cmp	r3, #55	@ 0x37
 801564a:	d9ef      	bls.n	801562c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 801564c:	480d      	ldr	r0, [pc, #52]	@ (8015684 <prvInitialiseTaskLists+0x64>)
 801564e:	f7fe fc2f 	bl	8013eb0 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8015652:	480d      	ldr	r0, [pc, #52]	@ (8015688 <prvInitialiseTaskLists+0x68>)
 8015654:	f7fe fc2c 	bl	8013eb0 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8015658:	480c      	ldr	r0, [pc, #48]	@ (801568c <prvInitialiseTaskLists+0x6c>)
 801565a:	f7fe fc29 	bl	8013eb0 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 801565e:	480c      	ldr	r0, [pc, #48]	@ (8015690 <prvInitialiseTaskLists+0x70>)
 8015660:	f7fe fc26 	bl	8013eb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8015664:	480b      	ldr	r0, [pc, #44]	@ (8015694 <prvInitialiseTaskLists+0x74>)
 8015666:	f7fe fc23 	bl	8013eb0 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 801566a:	4b0b      	ldr	r3, [pc, #44]	@ (8015698 <prvInitialiseTaskLists+0x78>)
 801566c:	4a05      	ldr	r2, [pc, #20]	@ (8015684 <prvInitialiseTaskLists+0x64>)
 801566e:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8015670:	4b0a      	ldr	r3, [pc, #40]	@ (801569c <prvInitialiseTaskLists+0x7c>)
 8015672:	4a05      	ldr	r2, [pc, #20]	@ (8015688 <prvInitialiseTaskLists+0x68>)
 8015674:	601a      	str	r2, [r3, #0]
}
 8015676:	bf00      	nop
 8015678:	3708      	adds	r7, #8
 801567a:	46bd      	mov	sp, r7
 801567c:	bd80      	pop	{r7, pc}
 801567e:	bf00      	nop
 8015680:	20001518 	.word	0x20001518
 8015684:	20001978 	.word	0x20001978
 8015688:	2000198c 	.word	0x2000198c
 801568c:	200019a8 	.word	0x200019a8
 8015690:	200019bc 	.word	0x200019bc
 8015694:	200019d4 	.word	0x200019d4
 8015698:	200019a0 	.word	0x200019a0
 801569c:	200019a4 	.word	0x200019a4

080156a0 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80156a0:	b580      	push	{r7, lr}
 80156a2:	b082      	sub	sp, #8
 80156a4:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80156a6:	e019      	b.n	80156dc <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 80156a8:	f000 fdee 	bl	8016288 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80156ac:	4b10      	ldr	r3, [pc, #64]	@ (80156f0 <prvCheckTasksWaitingTermination+0x50>)
 80156ae:	68db      	ldr	r3, [r3, #12]
 80156b0:	68db      	ldr	r3, [r3, #12]
 80156b2:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80156b4:	687b      	ldr	r3, [r7, #4]
 80156b6:	3304      	adds	r3, #4
 80156b8:	4618      	mov	r0, r3
 80156ba:	f7fe fc83 	bl	8013fc4 <uxListRemove>
				--uxCurrentNumberOfTasks;
 80156be:	4b0d      	ldr	r3, [pc, #52]	@ (80156f4 <prvCheckTasksWaitingTermination+0x54>)
 80156c0:	681b      	ldr	r3, [r3, #0]
 80156c2:	3b01      	subs	r3, #1
 80156c4:	4a0b      	ldr	r2, [pc, #44]	@ (80156f4 <prvCheckTasksWaitingTermination+0x54>)
 80156c6:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 80156c8:	4b0b      	ldr	r3, [pc, #44]	@ (80156f8 <prvCheckTasksWaitingTermination+0x58>)
 80156ca:	681b      	ldr	r3, [r3, #0]
 80156cc:	3b01      	subs	r3, #1
 80156ce:	4a0a      	ldr	r2, [pc, #40]	@ (80156f8 <prvCheckTasksWaitingTermination+0x58>)
 80156d0:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 80156d2:	f000 fe0b 	bl	80162ec <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 80156d6:	6878      	ldr	r0, [r7, #4]
 80156d8:	f000 f810 	bl	80156fc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80156dc:	4b06      	ldr	r3, [pc, #24]	@ (80156f8 <prvCheckTasksWaitingTermination+0x58>)
 80156de:	681b      	ldr	r3, [r3, #0]
 80156e0:	2b00      	cmp	r3, #0
 80156e2:	d1e1      	bne.n	80156a8 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 80156e4:	bf00      	nop
 80156e6:	bf00      	nop
 80156e8:	3708      	adds	r7, #8
 80156ea:	46bd      	mov	sp, r7
 80156ec:	bd80      	pop	{r7, pc}
 80156ee:	bf00      	nop
 80156f0:	200019bc 	.word	0x200019bc
 80156f4:	200019e8 	.word	0x200019e8
 80156f8:	200019d0 	.word	0x200019d0

080156fc <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 80156fc:	b580      	push	{r7, lr}
 80156fe:	b084      	sub	sp, #16
 8015700:	af00      	add	r7, sp, #0
 8015702:	6078      	str	r0, [r7, #4]
		to the task to free any memory allocated at the application level.
		See the third party link http://www.nadler.com/embedded/newlibAndFreeRTOS.html
		for additional information. */
		#if ( configUSE_NEWLIB_REENTRANT == 1 )
		{
			_reclaim_reent( &( pxTCB->xNewLib_reent ) );
 8015704:	687b      	ldr	r3, [r7, #4]
 8015706:	3354      	adds	r3, #84	@ 0x54
 8015708:	4618      	mov	r0, r3
 801570a:	f003 fbd3 	bl	8018eb4 <_reclaim_reent>
		#elif( tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE != 0 ) /*lint !e731 !e9029 Macro has been consolidated for readability reasons. */
		{
			/* The task could have been allocated statically or dynamically, so
			check what was statically allocated before trying to free the
			memory. */
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
 801570e:	687b      	ldr	r3, [r7, #4]
 8015710:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015714:	2b00      	cmp	r3, #0
 8015716:	d108      	bne.n	801572a <prvDeleteTCB+0x2e>
			{
				/* Both the stack and TCB were allocated dynamically, so both
				must be freed. */
				vPortFree( pxTCB->pxStack );
 8015718:	687b      	ldr	r3, [r7, #4]
 801571a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 801571c:	4618      	mov	r0, r3
 801571e:	f000 ffa3 	bl	8016668 <vPortFree>
				vPortFree( pxTCB );
 8015722:	6878      	ldr	r0, [r7, #4]
 8015724:	f000 ffa0 	bl	8016668 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8015728:	e019      	b.n	801575e <prvDeleteTCB+0x62>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
 801572a:	687b      	ldr	r3, [r7, #4]
 801572c:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015730:	2b01      	cmp	r3, #1
 8015732:	d103      	bne.n	801573c <prvDeleteTCB+0x40>
				vPortFree( pxTCB );
 8015734:	6878      	ldr	r0, [r7, #4]
 8015736:	f000 ff97 	bl	8016668 <vPortFree>
	}
 801573a:	e010      	b.n	801575e <prvDeleteTCB+0x62>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
 801573c:	687b      	ldr	r3, [r7, #4]
 801573e:	f893 30a5 	ldrb.w	r3, [r3, #165]	@ 0xa5
 8015742:	2b02      	cmp	r3, #2
 8015744:	d00b      	beq.n	801575e <prvDeleteTCB+0x62>
	__asm volatile
 8015746:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801574a:	f383 8811 	msr	BASEPRI, r3
 801574e:	f3bf 8f6f 	isb	sy
 8015752:	f3bf 8f4f 	dsb	sy
 8015756:	60fb      	str	r3, [r7, #12]
}
 8015758:	bf00      	nop
 801575a:	bf00      	nop
 801575c:	e7fd      	b.n	801575a <prvDeleteTCB+0x5e>
	}
 801575e:	bf00      	nop
 8015760:	3710      	adds	r7, #16
 8015762:	46bd      	mov	sp, r7
 8015764:	bd80      	pop	{r7, pc}
	...

08015768 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8015768:	b480      	push	{r7}
 801576a:	b083      	sub	sp, #12
 801576c:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 801576e:	4b0c      	ldr	r3, [pc, #48]	@ (80157a0 <prvResetNextTaskUnblockTime+0x38>)
 8015770:	681b      	ldr	r3, [r3, #0]
 8015772:	681b      	ldr	r3, [r3, #0]
 8015774:	2b00      	cmp	r3, #0
 8015776:	d104      	bne.n	8015782 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8015778:	4b0a      	ldr	r3, [pc, #40]	@ (80157a4 <prvResetNextTaskUnblockTime+0x3c>)
 801577a:	f04f 32ff 	mov.w	r2, #4294967295
 801577e:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8015780:	e008      	b.n	8015794 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015782:	4b07      	ldr	r3, [pc, #28]	@ (80157a0 <prvResetNextTaskUnblockTime+0x38>)
 8015784:	681b      	ldr	r3, [r3, #0]
 8015786:	68db      	ldr	r3, [r3, #12]
 8015788:	68db      	ldr	r3, [r3, #12]
 801578a:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 801578c:	687b      	ldr	r3, [r7, #4]
 801578e:	685b      	ldr	r3, [r3, #4]
 8015790:	4a04      	ldr	r2, [pc, #16]	@ (80157a4 <prvResetNextTaskUnblockTime+0x3c>)
 8015792:	6013      	str	r3, [r2, #0]
}
 8015794:	bf00      	nop
 8015796:	370c      	adds	r7, #12
 8015798:	46bd      	mov	sp, r7
 801579a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801579e:	4770      	bx	lr
 80157a0:	200019a0 	.word	0x200019a0
 80157a4:	20001a08 	.word	0x20001a08

080157a8 <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 80157a8:	b480      	push	{r7}
 80157aa:	b083      	sub	sp, #12
 80157ac:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 80157ae:	4b0b      	ldr	r3, [pc, #44]	@ (80157dc <xTaskGetSchedulerState+0x34>)
 80157b0:	681b      	ldr	r3, [r3, #0]
 80157b2:	2b00      	cmp	r3, #0
 80157b4:	d102      	bne.n	80157bc <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 80157b6:	2301      	movs	r3, #1
 80157b8:	607b      	str	r3, [r7, #4]
 80157ba:	e008      	b.n	80157ce <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80157bc:	4b08      	ldr	r3, [pc, #32]	@ (80157e0 <xTaskGetSchedulerState+0x38>)
 80157be:	681b      	ldr	r3, [r3, #0]
 80157c0:	2b00      	cmp	r3, #0
 80157c2:	d102      	bne.n	80157ca <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 80157c4:	2302      	movs	r3, #2
 80157c6:	607b      	str	r3, [r7, #4]
 80157c8:	e001      	b.n	80157ce <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 80157ca:	2300      	movs	r3, #0
 80157cc:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 80157ce:	687b      	ldr	r3, [r7, #4]
	}
 80157d0:	4618      	mov	r0, r3
 80157d2:	370c      	adds	r7, #12
 80157d4:	46bd      	mov	sp, r7
 80157d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80157da:	4770      	bx	lr
 80157dc:	200019f4 	.word	0x200019f4
 80157e0:	20001a10 	.word	0x20001a10

080157e4 <xTaskPriorityDisinherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityDisinherit( TaskHandle_t const pxMutexHolder )
	{
 80157e4:	b580      	push	{r7, lr}
 80157e6:	b086      	sub	sp, #24
 80157e8:	af00      	add	r7, sp, #0
 80157ea:	6078      	str	r0, [r7, #4]
	TCB_t * const pxTCB = pxMutexHolder;
 80157ec:	687b      	ldr	r3, [r7, #4]
 80157ee:	613b      	str	r3, [r7, #16]
	BaseType_t xReturn = pdFALSE;
 80157f0:	2300      	movs	r3, #0
 80157f2:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 80157f4:	687b      	ldr	r3, [r7, #4]
 80157f6:	2b00      	cmp	r3, #0
 80157f8:	d058      	beq.n	80158ac <xTaskPriorityDisinherit+0xc8>
		{
			/* A task can only have an inherited priority if it holds the mutex.
			If the mutex is held by a task then it cannot be given from an
			interrupt, and if a mutex is given by the holding task then it must
			be the running state task. */
			configASSERT( pxTCB == pxCurrentTCB );
 80157fa:	4b2f      	ldr	r3, [pc, #188]	@ (80158b8 <xTaskPriorityDisinherit+0xd4>)
 80157fc:	681b      	ldr	r3, [r3, #0]
 80157fe:	693a      	ldr	r2, [r7, #16]
 8015800:	429a      	cmp	r2, r3
 8015802:	d00b      	beq.n	801581c <xTaskPriorityDisinherit+0x38>
	__asm volatile
 8015804:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015808:	f383 8811 	msr	BASEPRI, r3
 801580c:	f3bf 8f6f 	isb	sy
 8015810:	f3bf 8f4f 	dsb	sy
 8015814:	60fb      	str	r3, [r7, #12]
}
 8015816:	bf00      	nop
 8015818:	bf00      	nop
 801581a:	e7fd      	b.n	8015818 <xTaskPriorityDisinherit+0x34>
			configASSERT( pxTCB->uxMutexesHeld );
 801581c:	693b      	ldr	r3, [r7, #16]
 801581e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015820:	2b00      	cmp	r3, #0
 8015822:	d10b      	bne.n	801583c <xTaskPriorityDisinherit+0x58>
	__asm volatile
 8015824:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015828:	f383 8811 	msr	BASEPRI, r3
 801582c:	f3bf 8f6f 	isb	sy
 8015830:	f3bf 8f4f 	dsb	sy
 8015834:	60bb      	str	r3, [r7, #8]
}
 8015836:	bf00      	nop
 8015838:	bf00      	nop
 801583a:	e7fd      	b.n	8015838 <xTaskPriorityDisinherit+0x54>
			( pxTCB->uxMutexesHeld )--;
 801583c:	693b      	ldr	r3, [r7, #16]
 801583e:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015840:	1e5a      	subs	r2, r3, #1
 8015842:	693b      	ldr	r3, [r7, #16]
 8015844:	651a      	str	r2, [r3, #80]	@ 0x50

			/* Has the holder of the mutex inherited the priority of another
			task? */
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
 8015846:	693b      	ldr	r3, [r7, #16]
 8015848:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801584a:	693b      	ldr	r3, [r7, #16]
 801584c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 801584e:	429a      	cmp	r2, r3
 8015850:	d02c      	beq.n	80158ac <xTaskPriorityDisinherit+0xc8>
			{
				/* Only disinherit if no other mutexes are held. */
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
 8015852:	693b      	ldr	r3, [r7, #16]
 8015854:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8015856:	2b00      	cmp	r3, #0
 8015858:	d128      	bne.n	80158ac <xTaskPriorityDisinherit+0xc8>
					/* A task can only have an inherited priority if it holds
					the mutex.  If the mutex is held by a task then it cannot be
					given from an interrupt, and if a mutex is given by the
					holding task then it must be the running state task.  Remove
					the holding task from the ready/delayed list. */
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 801585a:	693b      	ldr	r3, [r7, #16]
 801585c:	3304      	adds	r3, #4
 801585e:	4618      	mov	r0, r3
 8015860:	f7fe fbb0 	bl	8013fc4 <uxListRemove>
					}

					/* Disinherit the priority before adding the task into the
					new	ready list. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					pxTCB->uxPriority = pxTCB->uxBasePriority;
 8015864:	693b      	ldr	r3, [r7, #16]
 8015866:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8015868:	693b      	ldr	r3, [r7, #16]
 801586a:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Reset the event list item value.  It cannot be in use for
					any other purpose if this task is running, and it must be
					running to give back the mutex. */
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 801586c:	693b      	ldr	r3, [r7, #16]
 801586e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015870:	f1c3 0238 	rsb	r2, r3, #56	@ 0x38
 8015874:	693b      	ldr	r3, [r7, #16]
 8015876:	619a      	str	r2, [r3, #24]
					prvAddTaskToReadyList( pxTCB );
 8015878:	693b      	ldr	r3, [r7, #16]
 801587a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 801587c:	4b0f      	ldr	r3, [pc, #60]	@ (80158bc <xTaskPriorityDisinherit+0xd8>)
 801587e:	681b      	ldr	r3, [r3, #0]
 8015880:	429a      	cmp	r2, r3
 8015882:	d903      	bls.n	801588c <xTaskPriorityDisinherit+0xa8>
 8015884:	693b      	ldr	r3, [r7, #16]
 8015886:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8015888:	4a0c      	ldr	r2, [pc, #48]	@ (80158bc <xTaskPriorityDisinherit+0xd8>)
 801588a:	6013      	str	r3, [r2, #0]
 801588c:	693b      	ldr	r3, [r7, #16]
 801588e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8015890:	4613      	mov	r3, r2
 8015892:	009b      	lsls	r3, r3, #2
 8015894:	4413      	add	r3, r2
 8015896:	009b      	lsls	r3, r3, #2
 8015898:	4a09      	ldr	r2, [pc, #36]	@ (80158c0 <xTaskPriorityDisinherit+0xdc>)
 801589a:	441a      	add	r2, r3
 801589c:	693b      	ldr	r3, [r7, #16]
 801589e:	3304      	adds	r3, #4
 80158a0:	4619      	mov	r1, r3
 80158a2:	4610      	mov	r0, r2
 80158a4:	f7fe fb31 	bl	8013f0a <vListInsertEnd>
					in an order different to that in which they were taken.
					If a context switch did not occur when the first mutex was
					returned, even if a task was waiting on it, then a context
					switch should occur when the last mutex is returned whether
					a task is waiting on it or not. */
					xReturn = pdTRUE;
 80158a8:	2301      	movs	r3, #1
 80158aa:	617b      	str	r3, [r7, #20]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 80158ac:	697b      	ldr	r3, [r7, #20]
	}
 80158ae:	4618      	mov	r0, r3
 80158b0:	3718      	adds	r7, #24
 80158b2:	46bd      	mov	sp, r7
 80158b4:	bd80      	pop	{r7, pc}
 80158b6:	bf00      	nop
 80158b8:	20001514 	.word	0x20001514
 80158bc:	200019f0 	.word	0x200019f0
 80158c0:	20001518 	.word	0x20001518

080158c4 <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 80158c4:	b580      	push	{r7, lr}
 80158c6:	b084      	sub	sp, #16
 80158c8:	af00      	add	r7, sp, #0
 80158ca:	6078      	str	r0, [r7, #4]
 80158cc:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 80158ce:	4b21      	ldr	r3, [pc, #132]	@ (8015954 <prvAddCurrentTaskToDelayedList+0x90>)
 80158d0:	681b      	ldr	r3, [r3, #0]
 80158d2:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 80158d4:	4b20      	ldr	r3, [pc, #128]	@ (8015958 <prvAddCurrentTaskToDelayedList+0x94>)
 80158d6:	681b      	ldr	r3, [r3, #0]
 80158d8:	3304      	adds	r3, #4
 80158da:	4618      	mov	r0, r3
 80158dc:	f7fe fb72 	bl	8013fc4 <uxListRemove>
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 80158e0:	687b      	ldr	r3, [r7, #4]
 80158e2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80158e6:	d10a      	bne.n	80158fe <prvAddCurrentTaskToDelayedList+0x3a>
 80158e8:	683b      	ldr	r3, [r7, #0]
 80158ea:	2b00      	cmp	r3, #0
 80158ec:	d007      	beq.n	80158fe <prvAddCurrentTaskToDelayedList+0x3a>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 80158ee:	4b1a      	ldr	r3, [pc, #104]	@ (8015958 <prvAddCurrentTaskToDelayedList+0x94>)
 80158f0:	681b      	ldr	r3, [r3, #0]
 80158f2:	3304      	adds	r3, #4
 80158f4:	4619      	mov	r1, r3
 80158f6:	4819      	ldr	r0, [pc, #100]	@ (801595c <prvAddCurrentTaskToDelayedList+0x98>)
 80158f8:	f7fe fb07 	bl	8013f0a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 80158fc:	e026      	b.n	801594c <prvAddCurrentTaskToDelayedList+0x88>
			xTimeToWake = xConstTickCount + xTicksToWait;
 80158fe:	68fa      	ldr	r2, [r7, #12]
 8015900:	687b      	ldr	r3, [r7, #4]
 8015902:	4413      	add	r3, r2
 8015904:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8015906:	4b14      	ldr	r3, [pc, #80]	@ (8015958 <prvAddCurrentTaskToDelayedList+0x94>)
 8015908:	681b      	ldr	r3, [r3, #0]
 801590a:	68ba      	ldr	r2, [r7, #8]
 801590c:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 801590e:	68ba      	ldr	r2, [r7, #8]
 8015910:	68fb      	ldr	r3, [r7, #12]
 8015912:	429a      	cmp	r2, r3
 8015914:	d209      	bcs.n	801592a <prvAddCurrentTaskToDelayedList+0x66>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8015916:	4b12      	ldr	r3, [pc, #72]	@ (8015960 <prvAddCurrentTaskToDelayedList+0x9c>)
 8015918:	681a      	ldr	r2, [r3, #0]
 801591a:	4b0f      	ldr	r3, [pc, #60]	@ (8015958 <prvAddCurrentTaskToDelayedList+0x94>)
 801591c:	681b      	ldr	r3, [r3, #0]
 801591e:	3304      	adds	r3, #4
 8015920:	4619      	mov	r1, r3
 8015922:	4610      	mov	r0, r2
 8015924:	f7fe fb15 	bl	8013f52 <vListInsert>
}
 8015928:	e010      	b.n	801594c <prvAddCurrentTaskToDelayedList+0x88>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 801592a:	4b0e      	ldr	r3, [pc, #56]	@ (8015964 <prvAddCurrentTaskToDelayedList+0xa0>)
 801592c:	681a      	ldr	r2, [r3, #0]
 801592e:	4b0a      	ldr	r3, [pc, #40]	@ (8015958 <prvAddCurrentTaskToDelayedList+0x94>)
 8015930:	681b      	ldr	r3, [r3, #0]
 8015932:	3304      	adds	r3, #4
 8015934:	4619      	mov	r1, r3
 8015936:	4610      	mov	r0, r2
 8015938:	f7fe fb0b 	bl	8013f52 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 801593c:	4b0a      	ldr	r3, [pc, #40]	@ (8015968 <prvAddCurrentTaskToDelayedList+0xa4>)
 801593e:	681b      	ldr	r3, [r3, #0]
 8015940:	68ba      	ldr	r2, [r7, #8]
 8015942:	429a      	cmp	r2, r3
 8015944:	d202      	bcs.n	801594c <prvAddCurrentTaskToDelayedList+0x88>
					xNextTaskUnblockTime = xTimeToWake;
 8015946:	4a08      	ldr	r2, [pc, #32]	@ (8015968 <prvAddCurrentTaskToDelayedList+0xa4>)
 8015948:	68bb      	ldr	r3, [r7, #8]
 801594a:	6013      	str	r3, [r2, #0]
}
 801594c:	bf00      	nop
 801594e:	3710      	adds	r7, #16
 8015950:	46bd      	mov	sp, r7
 8015952:	bd80      	pop	{r7, pc}
 8015954:	200019ec 	.word	0x200019ec
 8015958:	20001514 	.word	0x20001514
 801595c:	200019d4 	.word	0x200019d4
 8015960:	200019a4 	.word	0x200019a4
 8015964:	200019a0 	.word	0x200019a0
 8015968:	20001a08 	.word	0x20001a08

0801596c <xTimerCreateTimerTask>:
									TimerCallbackFunction_t pxCallbackFunction,
									Timer_t *pxNewTimer ) PRIVILEGED_FUNCTION;
/*-----------------------------------------------------------*/

BaseType_t xTimerCreateTimerTask( void )
{
 801596c:	b580      	push	{r7, lr}
 801596e:	b08a      	sub	sp, #40	@ 0x28
 8015970:	af04      	add	r7, sp, #16
BaseType_t xReturn = pdFAIL;
 8015972:	2300      	movs	r3, #0
 8015974:	617b      	str	r3, [r7, #20]

	/* This function is called when the scheduler is started if
	configUSE_TIMERS is set to 1.  Check that the infrastructure used by the
	timer service task has been created/initialised.  If timers have already
	been created then the initialisation will already have been performed. */
	prvCheckForValidListAndQueue();
 8015976:	f000 fb13 	bl	8015fa0 <prvCheckForValidListAndQueue>

	if( xTimerQueue != NULL )
 801597a:	4b1d      	ldr	r3, [pc, #116]	@ (80159f0 <xTimerCreateTimerTask+0x84>)
 801597c:	681b      	ldr	r3, [r3, #0]
 801597e:	2b00      	cmp	r3, #0
 8015980:	d021      	beq.n	80159c6 <xTimerCreateTimerTask+0x5a>
	{
		#if( configSUPPORT_STATIC_ALLOCATION == 1 )
		{
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
 8015982:	2300      	movs	r3, #0
 8015984:	60fb      	str	r3, [r7, #12]
			StackType_t *pxTimerTaskStackBuffer = NULL;
 8015986:	2300      	movs	r3, #0
 8015988:	60bb      	str	r3, [r7, #8]
			uint32_t ulTimerTaskStackSize;

			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
 801598a:	1d3a      	adds	r2, r7, #4
 801598c:	f107 0108 	add.w	r1, r7, #8
 8015990:	f107 030c 	add.w	r3, r7, #12
 8015994:	4618      	mov	r0, r3
 8015996:	f7fe fa71 	bl	8013e7c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
 801599a:	6879      	ldr	r1, [r7, #4]
 801599c:	68bb      	ldr	r3, [r7, #8]
 801599e:	68fa      	ldr	r2, [r7, #12]
 80159a0:	9202      	str	r2, [sp, #8]
 80159a2:	9301      	str	r3, [sp, #4]
 80159a4:	2302      	movs	r3, #2
 80159a6:	9300      	str	r3, [sp, #0]
 80159a8:	2300      	movs	r3, #0
 80159aa:	460a      	mov	r2, r1
 80159ac:	4911      	ldr	r1, [pc, #68]	@ (80159f4 <xTimerCreateTimerTask+0x88>)
 80159ae:	4812      	ldr	r0, [pc, #72]	@ (80159f8 <xTimerCreateTimerTask+0x8c>)
 80159b0:	f7ff f82c 	bl	8014a0c <xTaskCreateStatic>
 80159b4:	4603      	mov	r3, r0
 80159b6:	4a11      	ldr	r2, [pc, #68]	@ (80159fc <xTimerCreateTimerTask+0x90>)
 80159b8:	6013      	str	r3, [r2, #0]
													NULL,
													( ( UBaseType_t ) configTIMER_TASK_PRIORITY ) | portPRIVILEGE_BIT,
													pxTimerTaskStackBuffer,
													pxTimerTaskTCBBuffer );

			if( xTimerTaskHandle != NULL )
 80159ba:	4b10      	ldr	r3, [pc, #64]	@ (80159fc <xTimerCreateTimerTask+0x90>)
 80159bc:	681b      	ldr	r3, [r3, #0]
 80159be:	2b00      	cmp	r3, #0
 80159c0:	d001      	beq.n	80159c6 <xTimerCreateTimerTask+0x5a>
			{
				xReturn = pdPASS;
 80159c2:	2301      	movs	r3, #1
 80159c4:	617b      	str	r3, [r7, #20]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	configASSERT( xReturn );
 80159c6:	697b      	ldr	r3, [r7, #20]
 80159c8:	2b00      	cmp	r3, #0
 80159ca:	d10b      	bne.n	80159e4 <xTimerCreateTimerTask+0x78>
	__asm volatile
 80159cc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80159d0:	f383 8811 	msr	BASEPRI, r3
 80159d4:	f3bf 8f6f 	isb	sy
 80159d8:	f3bf 8f4f 	dsb	sy
 80159dc:	613b      	str	r3, [r7, #16]
}
 80159de:	bf00      	nop
 80159e0:	bf00      	nop
 80159e2:	e7fd      	b.n	80159e0 <xTimerCreateTimerTask+0x74>
	return xReturn;
 80159e4:	697b      	ldr	r3, [r7, #20]
}
 80159e6:	4618      	mov	r0, r3
 80159e8:	3718      	adds	r7, #24
 80159ea:	46bd      	mov	sp, r7
 80159ec:	bd80      	pop	{r7, pc}
 80159ee:	bf00      	nop
 80159f0:	20001a44 	.word	0x20001a44
 80159f4:	0801e5c8 	.word	0x0801e5c8
 80159f8:	08015b39 	.word	0x08015b39
 80159fc:	20001a48 	.word	0x20001a48

08015a00 <xTimerGenericCommand>:
	}
}
/*-----------------------------------------------------------*/

BaseType_t xTimerGenericCommand( TimerHandle_t xTimer, const BaseType_t xCommandID, const TickType_t xOptionalValue, BaseType_t * const pxHigherPriorityTaskWoken, const TickType_t xTicksToWait )
{
 8015a00:	b580      	push	{r7, lr}
 8015a02:	b08a      	sub	sp, #40	@ 0x28
 8015a04:	af00      	add	r7, sp, #0
 8015a06:	60f8      	str	r0, [r7, #12]
 8015a08:	60b9      	str	r1, [r7, #8]
 8015a0a:	607a      	str	r2, [r7, #4]
 8015a0c:	603b      	str	r3, [r7, #0]
BaseType_t xReturn = pdFAIL;
 8015a0e:	2300      	movs	r3, #0
 8015a10:	627b      	str	r3, [r7, #36]	@ 0x24
DaemonTaskMessage_t xMessage;

	configASSERT( xTimer );
 8015a12:	68fb      	ldr	r3, [r7, #12]
 8015a14:	2b00      	cmp	r3, #0
 8015a16:	d10b      	bne.n	8015a30 <xTimerGenericCommand+0x30>
	__asm volatile
 8015a18:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015a1c:	f383 8811 	msr	BASEPRI, r3
 8015a20:	f3bf 8f6f 	isb	sy
 8015a24:	f3bf 8f4f 	dsb	sy
 8015a28:	623b      	str	r3, [r7, #32]
}
 8015a2a:	bf00      	nop
 8015a2c:	bf00      	nop
 8015a2e:	e7fd      	b.n	8015a2c <xTimerGenericCommand+0x2c>

	/* Send a message to the timer service task to perform a particular action
	on a particular timer definition. */
	if( xTimerQueue != NULL )
 8015a30:	4b19      	ldr	r3, [pc, #100]	@ (8015a98 <xTimerGenericCommand+0x98>)
 8015a32:	681b      	ldr	r3, [r3, #0]
 8015a34:	2b00      	cmp	r3, #0
 8015a36:	d02a      	beq.n	8015a8e <xTimerGenericCommand+0x8e>
	{
		/* Send a command to the timer service task to start the xTimer timer. */
		xMessage.xMessageID = xCommandID;
 8015a38:	68bb      	ldr	r3, [r7, #8]
 8015a3a:	613b      	str	r3, [r7, #16]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
 8015a3c:	687b      	ldr	r3, [r7, #4]
 8015a3e:	617b      	str	r3, [r7, #20]
		xMessage.u.xTimerParameters.pxTimer = xTimer;
 8015a40:	68fb      	ldr	r3, [r7, #12]
 8015a42:	61bb      	str	r3, [r7, #24]

		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
 8015a44:	68bb      	ldr	r3, [r7, #8]
 8015a46:	2b05      	cmp	r3, #5
 8015a48:	dc18      	bgt.n	8015a7c <xTimerGenericCommand+0x7c>
		{
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
 8015a4a:	f7ff fead 	bl	80157a8 <xTaskGetSchedulerState>
 8015a4e:	4603      	mov	r3, r0
 8015a50:	2b02      	cmp	r3, #2
 8015a52:	d109      	bne.n	8015a68 <xTimerGenericCommand+0x68>
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
 8015a54:	4b10      	ldr	r3, [pc, #64]	@ (8015a98 <xTimerGenericCommand+0x98>)
 8015a56:	6818      	ldr	r0, [r3, #0]
 8015a58:	f107 0110 	add.w	r1, r7, #16
 8015a5c:	2300      	movs	r3, #0
 8015a5e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8015a60:	f7fe fbe4 	bl	801422c <xQueueGenericSend>
 8015a64:	6278      	str	r0, [r7, #36]	@ 0x24
 8015a66:	e012      	b.n	8015a8e <xTimerGenericCommand+0x8e>
			}
			else
			{
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
 8015a68:	4b0b      	ldr	r3, [pc, #44]	@ (8015a98 <xTimerGenericCommand+0x98>)
 8015a6a:	6818      	ldr	r0, [r3, #0]
 8015a6c:	f107 0110 	add.w	r1, r7, #16
 8015a70:	2300      	movs	r3, #0
 8015a72:	2200      	movs	r2, #0
 8015a74:	f7fe fbda 	bl	801422c <xQueueGenericSend>
 8015a78:	6278      	str	r0, [r7, #36]	@ 0x24
 8015a7a:	e008      	b.n	8015a8e <xTimerGenericCommand+0x8e>
			}
		}
		else
		{
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
 8015a7c:	4b06      	ldr	r3, [pc, #24]	@ (8015a98 <xTimerGenericCommand+0x98>)
 8015a7e:	6818      	ldr	r0, [r3, #0]
 8015a80:	f107 0110 	add.w	r1, r7, #16
 8015a84:	2300      	movs	r3, #0
 8015a86:	683a      	ldr	r2, [r7, #0]
 8015a88:	f7fe fcd2 	bl	8014430 <xQueueGenericSendFromISR>
 8015a8c:	6278      	str	r0, [r7, #36]	@ 0x24
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	return xReturn;
 8015a8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 8015a90:	4618      	mov	r0, r3
 8015a92:	3728      	adds	r7, #40	@ 0x28
 8015a94:	46bd      	mov	sp, r7
 8015a96:	bd80      	pop	{r7, pc}
 8015a98:	20001a44 	.word	0x20001a44

08015a9c <prvProcessExpiredTimer>:
	return pxTimer->pcTimerName;
}
/*-----------------------------------------------------------*/

static void prvProcessExpiredTimer( const TickType_t xNextExpireTime, const TickType_t xTimeNow )
{
 8015a9c:	b580      	push	{r7, lr}
 8015a9e:	b088      	sub	sp, #32
 8015aa0:	af02      	add	r7, sp, #8
 8015aa2:	6078      	str	r0, [r7, #4]
 8015aa4:	6039      	str	r1, [r7, #0]
BaseType_t xResult;
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015aa6:	4b23      	ldr	r3, [pc, #140]	@ (8015b34 <prvProcessExpiredTimer+0x98>)
 8015aa8:	681b      	ldr	r3, [r3, #0]
 8015aaa:	68db      	ldr	r3, [r3, #12]
 8015aac:	68db      	ldr	r3, [r3, #12]
 8015aae:	617b      	str	r3, [r7, #20]

	/* Remove the timer from the list of active timers.  A check has already
	been performed to ensure the list is not empty. */
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015ab0:	697b      	ldr	r3, [r7, #20]
 8015ab2:	3304      	adds	r3, #4
 8015ab4:	4618      	mov	r0, r3
 8015ab6:	f7fe fa85 	bl	8013fc4 <uxListRemove>
	traceTIMER_EXPIRED( pxTimer );

	/* If the timer is an auto-reload timer then calculate the next
	expiry time and re-insert the timer in the list of active timers. */
	if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015aba:	697b      	ldr	r3, [r7, #20]
 8015abc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015ac0:	f003 0304 	and.w	r3, r3, #4
 8015ac4:	2b00      	cmp	r3, #0
 8015ac6:	d023      	beq.n	8015b10 <prvProcessExpiredTimer+0x74>
	{
		/* The timer is inserted into a list using a time relative to anything
		other than the current time.  It will therefore be inserted into the
		correct list relative to the time this task thinks it is now. */
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
 8015ac8:	697b      	ldr	r3, [r7, #20]
 8015aca:	699a      	ldr	r2, [r3, #24]
 8015acc:	687b      	ldr	r3, [r7, #4]
 8015ace:	18d1      	adds	r1, r2, r3
 8015ad0:	687b      	ldr	r3, [r7, #4]
 8015ad2:	683a      	ldr	r2, [r7, #0]
 8015ad4:	6978      	ldr	r0, [r7, #20]
 8015ad6:	f000 f8d5 	bl	8015c84 <prvInsertTimerInActiveList>
 8015ada:	4603      	mov	r3, r0
 8015adc:	2b00      	cmp	r3, #0
 8015ade:	d020      	beq.n	8015b22 <prvProcessExpiredTimer+0x86>
		{
			/* The timer expired before it was added to the active timer
			list.  Reload it now.  */
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015ae0:	2300      	movs	r3, #0
 8015ae2:	9300      	str	r3, [sp, #0]
 8015ae4:	2300      	movs	r3, #0
 8015ae6:	687a      	ldr	r2, [r7, #4]
 8015ae8:	2100      	movs	r1, #0
 8015aea:	6978      	ldr	r0, [r7, #20]
 8015aec:	f7ff ff88 	bl	8015a00 <xTimerGenericCommand>
 8015af0:	6138      	str	r0, [r7, #16]
			configASSERT( xResult );
 8015af2:	693b      	ldr	r3, [r7, #16]
 8015af4:	2b00      	cmp	r3, #0
 8015af6:	d114      	bne.n	8015b22 <prvProcessExpiredTimer+0x86>
	__asm volatile
 8015af8:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015afc:	f383 8811 	msr	BASEPRI, r3
 8015b00:	f3bf 8f6f 	isb	sy
 8015b04:	f3bf 8f4f 	dsb	sy
 8015b08:	60fb      	str	r3, [r7, #12]
}
 8015b0a:	bf00      	nop
 8015b0c:	bf00      	nop
 8015b0e:	e7fd      	b.n	8015b0c <prvProcessExpiredTimer+0x70>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	else
	{
		pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015b10:	697b      	ldr	r3, [r7, #20]
 8015b12:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015b16:	f023 0301 	bic.w	r3, r3, #1
 8015b1a:	b2da      	uxtb	r2, r3
 8015b1c:	697b      	ldr	r3, [r7, #20]
 8015b1e:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
		mtCOVERAGE_TEST_MARKER();
	}

	/* Call the timer callback. */
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015b22:	697b      	ldr	r3, [r7, #20]
 8015b24:	6a1b      	ldr	r3, [r3, #32]
 8015b26:	6978      	ldr	r0, [r7, #20]
 8015b28:	4798      	blx	r3
}
 8015b2a:	bf00      	nop
 8015b2c:	3718      	adds	r7, #24
 8015b2e:	46bd      	mov	sp, r7
 8015b30:	bd80      	pop	{r7, pc}
 8015b32:	bf00      	nop
 8015b34:	20001a3c 	.word	0x20001a3c

08015b38 <prvTimerTask>:
/*-----------------------------------------------------------*/

static portTASK_FUNCTION( prvTimerTask, pvParameters )
{
 8015b38:	b580      	push	{r7, lr}
 8015b3a:	b084      	sub	sp, #16
 8015b3c:	af00      	add	r7, sp, #0
 8015b3e:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* Query the timers list to see if it contains any timers, and if so,
		obtain the time at which the next timer will expire. */
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015b40:	f107 0308 	add.w	r3, r7, #8
 8015b44:	4618      	mov	r0, r3
 8015b46:	f000 f859 	bl	8015bfc <prvGetNextExpireTime>
 8015b4a:	60f8      	str	r0, [r7, #12]

		/* If a timer has expired, process it.  Otherwise, block this task
		until either a timer does expire, or a command is received. */
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
 8015b4c:	68bb      	ldr	r3, [r7, #8]
 8015b4e:	4619      	mov	r1, r3
 8015b50:	68f8      	ldr	r0, [r7, #12]
 8015b52:	f000 f805 	bl	8015b60 <prvProcessTimerOrBlockTask>

		/* Empty the command queue. */
		prvProcessReceivedCommands();
 8015b56:	f000 f8d7 	bl	8015d08 <prvProcessReceivedCommands>
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
 8015b5a:	bf00      	nop
 8015b5c:	e7f0      	b.n	8015b40 <prvTimerTask+0x8>
	...

08015b60 <prvProcessTimerOrBlockTask>:
	}
}
/*-----------------------------------------------------------*/

static void prvProcessTimerOrBlockTask( const TickType_t xNextExpireTime, BaseType_t xListWasEmpty )
{
 8015b60:	b580      	push	{r7, lr}
 8015b62:	b084      	sub	sp, #16
 8015b64:	af00      	add	r7, sp, #0
 8015b66:	6078      	str	r0, [r7, #4]
 8015b68:	6039      	str	r1, [r7, #0]
TickType_t xTimeNow;
BaseType_t xTimerListsWereSwitched;

	vTaskSuspendAll();
 8015b6a:	f7ff fa29 	bl	8014fc0 <vTaskSuspendAll>
		/* Obtain the time now to make an assessment as to whether the timer
		has expired or not.  If obtaining the time causes the lists to switch
		then don't process this timer as any timers that remained in the list
		when the lists were switched will have been processed within the
		prvSampleTimeNow() function. */
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015b6e:	f107 0308 	add.w	r3, r7, #8
 8015b72:	4618      	mov	r0, r3
 8015b74:	f000 f866 	bl	8015c44 <prvSampleTimeNow>
 8015b78:	60f8      	str	r0, [r7, #12]
		if( xTimerListsWereSwitched == pdFALSE )
 8015b7a:	68bb      	ldr	r3, [r7, #8]
 8015b7c:	2b00      	cmp	r3, #0
 8015b7e:	d130      	bne.n	8015be2 <prvProcessTimerOrBlockTask+0x82>
		{
			/* The tick count has not overflowed, has the timer expired? */
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
 8015b80:	683b      	ldr	r3, [r7, #0]
 8015b82:	2b00      	cmp	r3, #0
 8015b84:	d10a      	bne.n	8015b9c <prvProcessTimerOrBlockTask+0x3c>
 8015b86:	687a      	ldr	r2, [r7, #4]
 8015b88:	68fb      	ldr	r3, [r7, #12]
 8015b8a:	429a      	cmp	r2, r3
 8015b8c:	d806      	bhi.n	8015b9c <prvProcessTimerOrBlockTask+0x3c>
			{
				( void ) xTaskResumeAll();
 8015b8e:	f7ff fa25 	bl	8014fdc <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
 8015b92:	68f9      	ldr	r1, [r7, #12]
 8015b94:	6878      	ldr	r0, [r7, #4]
 8015b96:	f7ff ff81 	bl	8015a9c <prvProcessExpiredTimer>
		else
		{
			( void ) xTaskResumeAll();
		}
	}
}
 8015b9a:	e024      	b.n	8015be6 <prvProcessTimerOrBlockTask+0x86>
				if( xListWasEmpty != pdFALSE )
 8015b9c:	683b      	ldr	r3, [r7, #0]
 8015b9e:	2b00      	cmp	r3, #0
 8015ba0:	d008      	beq.n	8015bb4 <prvProcessTimerOrBlockTask+0x54>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
 8015ba2:	4b13      	ldr	r3, [pc, #76]	@ (8015bf0 <prvProcessTimerOrBlockTask+0x90>)
 8015ba4:	681b      	ldr	r3, [r3, #0]
 8015ba6:	681b      	ldr	r3, [r3, #0]
 8015ba8:	2b00      	cmp	r3, #0
 8015baa:	d101      	bne.n	8015bb0 <prvProcessTimerOrBlockTask+0x50>
 8015bac:	2301      	movs	r3, #1
 8015bae:	e000      	b.n	8015bb2 <prvProcessTimerOrBlockTask+0x52>
 8015bb0:	2300      	movs	r3, #0
 8015bb2:	603b      	str	r3, [r7, #0]
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
 8015bb4:	4b0f      	ldr	r3, [pc, #60]	@ (8015bf4 <prvProcessTimerOrBlockTask+0x94>)
 8015bb6:	6818      	ldr	r0, [r3, #0]
 8015bb8:	687a      	ldr	r2, [r7, #4]
 8015bba:	68fb      	ldr	r3, [r7, #12]
 8015bbc:	1ad3      	subs	r3, r2, r3
 8015bbe:	683a      	ldr	r2, [r7, #0]
 8015bc0:	4619      	mov	r1, r3
 8015bc2:	f7fe feef 	bl	80149a4 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
 8015bc6:	f7ff fa09 	bl	8014fdc <xTaskResumeAll>
 8015bca:	4603      	mov	r3, r0
 8015bcc:	2b00      	cmp	r3, #0
 8015bce:	d10a      	bne.n	8015be6 <prvProcessTimerOrBlockTask+0x86>
					portYIELD_WITHIN_API();
 8015bd0:	4b09      	ldr	r3, [pc, #36]	@ (8015bf8 <prvProcessTimerOrBlockTask+0x98>)
 8015bd2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8015bd6:	601a      	str	r2, [r3, #0]
 8015bd8:	f3bf 8f4f 	dsb	sy
 8015bdc:	f3bf 8f6f 	isb	sy
}
 8015be0:	e001      	b.n	8015be6 <prvProcessTimerOrBlockTask+0x86>
			( void ) xTaskResumeAll();
 8015be2:	f7ff f9fb 	bl	8014fdc <xTaskResumeAll>
}
 8015be6:	bf00      	nop
 8015be8:	3710      	adds	r7, #16
 8015bea:	46bd      	mov	sp, r7
 8015bec:	bd80      	pop	{r7, pc}
 8015bee:	bf00      	nop
 8015bf0:	20001a40 	.word	0x20001a40
 8015bf4:	20001a44 	.word	0x20001a44
 8015bf8:	e000ed04 	.word	0xe000ed04

08015bfc <prvGetNextExpireTime>:
/*-----------------------------------------------------------*/

static TickType_t prvGetNextExpireTime( BaseType_t * const pxListWasEmpty )
{
 8015bfc:	b480      	push	{r7}
 8015bfe:	b085      	sub	sp, #20
 8015c00:	af00      	add	r7, sp, #0
 8015c02:	6078      	str	r0, [r7, #4]
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
 8015c04:	4b0e      	ldr	r3, [pc, #56]	@ (8015c40 <prvGetNextExpireTime+0x44>)
 8015c06:	681b      	ldr	r3, [r3, #0]
 8015c08:	681b      	ldr	r3, [r3, #0]
 8015c0a:	2b00      	cmp	r3, #0
 8015c0c:	d101      	bne.n	8015c12 <prvGetNextExpireTime+0x16>
 8015c0e:	2201      	movs	r2, #1
 8015c10:	e000      	b.n	8015c14 <prvGetNextExpireTime+0x18>
 8015c12:	2200      	movs	r2, #0
 8015c14:	687b      	ldr	r3, [r7, #4]
 8015c16:	601a      	str	r2, [r3, #0]
	if( *pxListWasEmpty == pdFALSE )
 8015c18:	687b      	ldr	r3, [r7, #4]
 8015c1a:	681b      	ldr	r3, [r3, #0]
 8015c1c:	2b00      	cmp	r3, #0
 8015c1e:	d105      	bne.n	8015c2c <prvGetNextExpireTime+0x30>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015c20:	4b07      	ldr	r3, [pc, #28]	@ (8015c40 <prvGetNextExpireTime+0x44>)
 8015c22:	681b      	ldr	r3, [r3, #0]
 8015c24:	68db      	ldr	r3, [r3, #12]
 8015c26:	681b      	ldr	r3, [r3, #0]
 8015c28:	60fb      	str	r3, [r7, #12]
 8015c2a:	e001      	b.n	8015c30 <prvGetNextExpireTime+0x34>
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
 8015c2c:	2300      	movs	r3, #0
 8015c2e:	60fb      	str	r3, [r7, #12]
	}

	return xNextExpireTime;
 8015c30:	68fb      	ldr	r3, [r7, #12]
}
 8015c32:	4618      	mov	r0, r3
 8015c34:	3714      	adds	r7, #20
 8015c36:	46bd      	mov	sp, r7
 8015c38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8015c3c:	4770      	bx	lr
 8015c3e:	bf00      	nop
 8015c40:	20001a3c 	.word	0x20001a3c

08015c44 <prvSampleTimeNow>:
/*-----------------------------------------------------------*/

static TickType_t prvSampleTimeNow( BaseType_t * const pxTimerListsWereSwitched )
{
 8015c44:	b580      	push	{r7, lr}
 8015c46:	b084      	sub	sp, #16
 8015c48:	af00      	add	r7, sp, #0
 8015c4a:	6078      	str	r0, [r7, #4]
TickType_t xTimeNow;
PRIVILEGED_DATA static TickType_t xLastTime = ( TickType_t ) 0U; /*lint !e956 Variable is only accessible to one task. */

	xTimeNow = xTaskGetTickCount();
 8015c4c:	f7ff fa64 	bl	8015118 <xTaskGetTickCount>
 8015c50:	60f8      	str	r0, [r7, #12]

	if( xTimeNow < xLastTime )
 8015c52:	4b0b      	ldr	r3, [pc, #44]	@ (8015c80 <prvSampleTimeNow+0x3c>)
 8015c54:	681b      	ldr	r3, [r3, #0]
 8015c56:	68fa      	ldr	r2, [r7, #12]
 8015c58:	429a      	cmp	r2, r3
 8015c5a:	d205      	bcs.n	8015c68 <prvSampleTimeNow+0x24>
	{
		prvSwitchTimerLists();
 8015c5c:	f000 f93a 	bl	8015ed4 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
 8015c60:	687b      	ldr	r3, [r7, #4]
 8015c62:	2201      	movs	r2, #1
 8015c64:	601a      	str	r2, [r3, #0]
 8015c66:	e002      	b.n	8015c6e <prvSampleTimeNow+0x2a>
	}
	else
	{
		*pxTimerListsWereSwitched = pdFALSE;
 8015c68:	687b      	ldr	r3, [r7, #4]
 8015c6a:	2200      	movs	r2, #0
 8015c6c:	601a      	str	r2, [r3, #0]
	}

	xLastTime = xTimeNow;
 8015c6e:	4a04      	ldr	r2, [pc, #16]	@ (8015c80 <prvSampleTimeNow+0x3c>)
 8015c70:	68fb      	ldr	r3, [r7, #12]
 8015c72:	6013      	str	r3, [r2, #0]

	return xTimeNow;
 8015c74:	68fb      	ldr	r3, [r7, #12]
}
 8015c76:	4618      	mov	r0, r3
 8015c78:	3710      	adds	r7, #16
 8015c7a:	46bd      	mov	sp, r7
 8015c7c:	bd80      	pop	{r7, pc}
 8015c7e:	bf00      	nop
 8015c80:	20001a4c 	.word	0x20001a4c

08015c84 <prvInsertTimerInActiveList>:
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
 8015c84:	b580      	push	{r7, lr}
 8015c86:	b086      	sub	sp, #24
 8015c88:	af00      	add	r7, sp, #0
 8015c8a:	60f8      	str	r0, [r7, #12]
 8015c8c:	60b9      	str	r1, [r7, #8]
 8015c8e:	607a      	str	r2, [r7, #4]
 8015c90:	603b      	str	r3, [r7, #0]
BaseType_t xProcessTimerNow = pdFALSE;
 8015c92:	2300      	movs	r3, #0
 8015c94:	617b      	str	r3, [r7, #20]

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
 8015c96:	68fb      	ldr	r3, [r7, #12]
 8015c98:	68ba      	ldr	r2, [r7, #8]
 8015c9a:	605a      	str	r2, [r3, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015c9c:	68fb      	ldr	r3, [r7, #12]
 8015c9e:	68fa      	ldr	r2, [r7, #12]
 8015ca0:	611a      	str	r2, [r3, #16]

	if( xNextExpiryTime <= xTimeNow )
 8015ca2:	68ba      	ldr	r2, [r7, #8]
 8015ca4:	687b      	ldr	r3, [r7, #4]
 8015ca6:	429a      	cmp	r2, r3
 8015ca8:	d812      	bhi.n	8015cd0 <prvInsertTimerInActiveList+0x4c>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8015caa:	687a      	ldr	r2, [r7, #4]
 8015cac:	683b      	ldr	r3, [r7, #0]
 8015cae:	1ad2      	subs	r2, r2, r3
 8015cb0:	68fb      	ldr	r3, [r7, #12]
 8015cb2:	699b      	ldr	r3, [r3, #24]
 8015cb4:	429a      	cmp	r2, r3
 8015cb6:	d302      	bcc.n	8015cbe <prvInsertTimerInActiveList+0x3a>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
 8015cb8:	2301      	movs	r3, #1
 8015cba:	617b      	str	r3, [r7, #20]
 8015cbc:	e01b      	b.n	8015cf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
 8015cbe:	4b10      	ldr	r3, [pc, #64]	@ (8015d00 <prvInsertTimerInActiveList+0x7c>)
 8015cc0:	681a      	ldr	r2, [r3, #0]
 8015cc2:	68fb      	ldr	r3, [r7, #12]
 8015cc4:	3304      	adds	r3, #4
 8015cc6:	4619      	mov	r1, r3
 8015cc8:	4610      	mov	r0, r2
 8015cca:	f7fe f942 	bl	8013f52 <vListInsert>
 8015cce:	e012      	b.n	8015cf6 <prvInsertTimerInActiveList+0x72>
		}
	}
	else
	{
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
 8015cd0:	687a      	ldr	r2, [r7, #4]
 8015cd2:	683b      	ldr	r3, [r7, #0]
 8015cd4:	429a      	cmp	r2, r3
 8015cd6:	d206      	bcs.n	8015ce6 <prvInsertTimerInActiveList+0x62>
 8015cd8:	68ba      	ldr	r2, [r7, #8]
 8015cda:	683b      	ldr	r3, [r7, #0]
 8015cdc:	429a      	cmp	r2, r3
 8015cde:	d302      	bcc.n	8015ce6 <prvInsertTimerInActiveList+0x62>
		{
			/* If, since the command was issued, the tick count has overflowed
			but the expiry time has not, then the timer must have already passed
			its expiry time and should be processed immediately. */
			xProcessTimerNow = pdTRUE;
 8015ce0:	2301      	movs	r3, #1
 8015ce2:	617b      	str	r3, [r7, #20]
 8015ce4:	e007      	b.n	8015cf6 <prvInsertTimerInActiveList+0x72>
		}
		else
		{
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015ce6:	4b07      	ldr	r3, [pc, #28]	@ (8015d04 <prvInsertTimerInActiveList+0x80>)
 8015ce8:	681a      	ldr	r2, [r3, #0]
 8015cea:	68fb      	ldr	r3, [r7, #12]
 8015cec:	3304      	adds	r3, #4
 8015cee:	4619      	mov	r1, r3
 8015cf0:	4610      	mov	r0, r2
 8015cf2:	f7fe f92e 	bl	8013f52 <vListInsert>
		}
	}

	return xProcessTimerNow;
 8015cf6:	697b      	ldr	r3, [r7, #20]
}
 8015cf8:	4618      	mov	r0, r3
 8015cfa:	3718      	adds	r7, #24
 8015cfc:	46bd      	mov	sp, r7
 8015cfe:	bd80      	pop	{r7, pc}
 8015d00:	20001a40 	.word	0x20001a40
 8015d04:	20001a3c 	.word	0x20001a3c

08015d08 <prvProcessReceivedCommands>:
/*-----------------------------------------------------------*/

static void	prvProcessReceivedCommands( void )
{
 8015d08:	b580      	push	{r7, lr}
 8015d0a:	b08e      	sub	sp, #56	@ 0x38
 8015d0c:	af02      	add	r7, sp, #8
DaemonTaskMessage_t xMessage;
Timer_t *pxTimer;
BaseType_t xTimerListsWereSwitched, xResult;
TickType_t xTimeNow;

	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015d0e:	e0ce      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>
	{
		#if ( INCLUDE_xTimerPendFunctionCall == 1 )
		{
			/* Negative commands are pended function calls rather than timer
			commands. */
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
 8015d10:	687b      	ldr	r3, [r7, #4]
 8015d12:	2b00      	cmp	r3, #0
 8015d14:	da19      	bge.n	8015d4a <prvProcessReceivedCommands+0x42>
			{
				const CallbackParameters_t * const pxCallback = &( xMessage.u.xCallbackParameters );
 8015d16:	1d3b      	adds	r3, r7, #4
 8015d18:	3304      	adds	r3, #4
 8015d1a:	62fb      	str	r3, [r7, #44]	@ 0x2c

				/* The timer uses the xCallbackParameters member to request a
				callback be executed.  Check the callback is not NULL. */
				configASSERT( pxCallback );
 8015d1c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d1e:	2b00      	cmp	r3, #0
 8015d20:	d10b      	bne.n	8015d3a <prvProcessReceivedCommands+0x32>
	__asm volatile
 8015d22:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015d26:	f383 8811 	msr	BASEPRI, r3
 8015d2a:	f3bf 8f6f 	isb	sy
 8015d2e:	f3bf 8f4f 	dsb	sy
 8015d32:	61fb      	str	r3, [r7, #28]
}
 8015d34:	bf00      	nop
 8015d36:	bf00      	nop
 8015d38:	e7fd      	b.n	8015d36 <prvProcessReceivedCommands+0x2e>

				/* Call the function. */
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
 8015d3a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8015d3c:	681b      	ldr	r3, [r3, #0]
 8015d3e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015d40:	6850      	ldr	r0, [r2, #4]
 8015d42:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8015d44:	6892      	ldr	r2, [r2, #8]
 8015d46:	4611      	mov	r1, r2
 8015d48:	4798      	blx	r3
		}
		#endif /* INCLUDE_xTimerPendFunctionCall */

		/* Commands that are positive are timer commands rather than pended
		function calls. */
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
 8015d4a:	687b      	ldr	r3, [r7, #4]
 8015d4c:	2b00      	cmp	r3, #0
 8015d4e:	f2c0 80ae 	blt.w	8015eae <prvProcessReceivedCommands+0x1a6>
		{
			/* The messages uses the xTimerParameters member to work on a
			software timer. */
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
 8015d52:	68fb      	ldr	r3, [r7, #12]
 8015d54:	62bb      	str	r3, [r7, #40]	@ 0x28

			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
 8015d56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d58:	695b      	ldr	r3, [r3, #20]
 8015d5a:	2b00      	cmp	r3, #0
 8015d5c:	d004      	beq.n	8015d68 <prvProcessReceivedCommands+0x60>
			{
				/* The timer is in a list, remove it. */
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015d5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015d60:	3304      	adds	r3, #4
 8015d62:	4618      	mov	r0, r3
 8015d64:	f7fe f92e 	bl	8013fc4 <uxListRemove>
			it must be present in the function call.  prvSampleTimeNow() must be
			called after the message is received from xTimerQueue so there is no
			possibility of a higher priority task adding a message to the message
			queue with a time that is ahead of the timer daemon task (because it
			pre-empted the timer daemon task after the xTimeNow value was set). */
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
 8015d68:	463b      	mov	r3, r7
 8015d6a:	4618      	mov	r0, r3
 8015d6c:	f7ff ff6a 	bl	8015c44 <prvSampleTimeNow>
 8015d70:	6278      	str	r0, [r7, #36]	@ 0x24

			switch( xMessage.xMessageID )
 8015d72:	687b      	ldr	r3, [r7, #4]
 8015d74:	2b09      	cmp	r3, #9
 8015d76:	f200 8097 	bhi.w	8015ea8 <prvProcessReceivedCommands+0x1a0>
 8015d7a:	a201      	add	r2, pc, #4	@ (adr r2, 8015d80 <prvProcessReceivedCommands+0x78>)
 8015d7c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8015d80:	08015da9 	.word	0x08015da9
 8015d84:	08015da9 	.word	0x08015da9
 8015d88:	08015da9 	.word	0x08015da9
 8015d8c:	08015e1f 	.word	0x08015e1f
 8015d90:	08015e33 	.word	0x08015e33
 8015d94:	08015e7f 	.word	0x08015e7f
 8015d98:	08015da9 	.word	0x08015da9
 8015d9c:	08015da9 	.word	0x08015da9
 8015da0:	08015e1f 	.word	0x08015e1f
 8015da4:	08015e33 	.word	0x08015e33
				case tmrCOMMAND_START_FROM_ISR :
				case tmrCOMMAND_RESET :
				case tmrCOMMAND_RESET_FROM_ISR :
				case tmrCOMMAND_START_DONT_TRACE :
					/* Start or restart a timer. */
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015da8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015daa:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015dae:	f043 0301 	orr.w	r3, r3, #1
 8015db2:	b2da      	uxtb	r2, r3
 8015db4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015db6:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
 8015dba:	68ba      	ldr	r2, [r7, #8]
 8015dbc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dbe:	699b      	ldr	r3, [r3, #24]
 8015dc0:	18d1      	adds	r1, r2, r3
 8015dc2:	68bb      	ldr	r3, [r7, #8]
 8015dc4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015dc6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015dc8:	f7ff ff5c 	bl	8015c84 <prvInsertTimerInActiveList>
 8015dcc:	4603      	mov	r3, r0
 8015dce:	2b00      	cmp	r3, #0
 8015dd0:	d06c      	beq.n	8015eac <prvProcessReceivedCommands+0x1a4>
					{
						/* The timer expired before it was added to the active
						timer list.  Process it now. */
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015dd2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dd4:	6a1b      	ldr	r3, [r3, #32]
 8015dd6:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015dd8:	4798      	blx	r3
						traceTIMER_EXPIRED( pxTimer );

						if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015dda:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ddc:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015de0:	f003 0304 	and.w	r3, r3, #4
 8015de4:	2b00      	cmp	r3, #0
 8015de6:	d061      	beq.n	8015eac <prvProcessReceivedCommands+0x1a4>
						{
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
 8015de8:	68ba      	ldr	r2, [r7, #8]
 8015dea:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015dec:	699b      	ldr	r3, [r3, #24]
 8015dee:	441a      	add	r2, r3
 8015df0:	2300      	movs	r3, #0
 8015df2:	9300      	str	r3, [sp, #0]
 8015df4:	2300      	movs	r3, #0
 8015df6:	2100      	movs	r1, #0
 8015df8:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015dfa:	f7ff fe01 	bl	8015a00 <xTimerGenericCommand>
 8015dfe:	6238      	str	r0, [r7, #32]
							configASSERT( xResult );
 8015e00:	6a3b      	ldr	r3, [r7, #32]
 8015e02:	2b00      	cmp	r3, #0
 8015e04:	d152      	bne.n	8015eac <prvProcessReceivedCommands+0x1a4>
	__asm volatile
 8015e06:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e0a:	f383 8811 	msr	BASEPRI, r3
 8015e0e:	f3bf 8f6f 	isb	sy
 8015e12:	f3bf 8f4f 	dsb	sy
 8015e16:	61bb      	str	r3, [r7, #24]
}
 8015e18:	bf00      	nop
 8015e1a:	bf00      	nop
 8015e1c:	e7fd      	b.n	8015e1a <prvProcessReceivedCommands+0x112>
					break;

				case tmrCOMMAND_STOP :
				case tmrCOMMAND_STOP_FROM_ISR :
					/* The timer has already been removed from the active list. */
					pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015e1e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e20:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e24:	f023 0301 	bic.w	r3, r3, #1
 8015e28:	b2da      	uxtb	r2, r3
 8015e2a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e2c:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8015e30:	e03d      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>

				case tmrCOMMAND_CHANGE_PERIOD :
				case tmrCOMMAND_CHANGE_PERIOD_FROM_ISR :
					pxTimer->ucStatus |= tmrSTATUS_IS_ACTIVE;
 8015e32:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e34:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e38:	f043 0301 	orr.w	r3, r3, #1
 8015e3c:	b2da      	uxtb	r2, r3
 8015e3e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e40:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
 8015e44:	68ba      	ldr	r2, [r7, #8]
 8015e46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e48:	619a      	str	r2, [r3, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
 8015e4a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e4c:	699b      	ldr	r3, [r3, #24]
 8015e4e:	2b00      	cmp	r3, #0
 8015e50:	d10b      	bne.n	8015e6a <prvProcessReceivedCommands+0x162>
	__asm volatile
 8015e52:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015e56:	f383 8811 	msr	BASEPRI, r3
 8015e5a:	f3bf 8f6f 	isb	sy
 8015e5e:	f3bf 8f4f 	dsb	sy
 8015e62:	617b      	str	r3, [r7, #20]
}
 8015e64:	bf00      	nop
 8015e66:	bf00      	nop
 8015e68:	e7fd      	b.n	8015e66 <prvProcessReceivedCommands+0x15e>
					be longer or shorter than the old one.  The command time is
					therefore set to the current time, and as the period cannot
					be zero the next expiry time can only be in the future,
					meaning (unlike for the xTimerStart() case above) there is
					no fail case that needs to be handled here. */
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
 8015e6a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e6c:	699a      	ldr	r2, [r3, #24]
 8015e6e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e70:	18d1      	adds	r1, r2, r3
 8015e72:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8015e74:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8015e76:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015e78:	f7ff ff04 	bl	8015c84 <prvInsertTimerInActiveList>
					break;
 8015e7c:	e017      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>
					#if ( configSUPPORT_DYNAMIC_ALLOCATION == 1 )
					{
						/* The timer has already been removed from the active list,
						just free up the memory if the memory was dynamically
						allocated. */
						if( ( pxTimer->ucStatus & tmrSTATUS_IS_STATICALLY_ALLOCATED ) == ( uint8_t ) 0 )
 8015e7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e80:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e84:	f003 0302 	and.w	r3, r3, #2
 8015e88:	2b00      	cmp	r3, #0
 8015e8a:	d103      	bne.n	8015e94 <prvProcessReceivedCommands+0x18c>
						{
							vPortFree( pxTimer );
 8015e8c:	6ab8      	ldr	r0, [r7, #40]	@ 0x28
 8015e8e:	f000 fbeb 	bl	8016668 <vPortFree>
						no need to free the memory - just mark the timer as
						"not active". */
						pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
					}
					#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
					break;
 8015e92:	e00c      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>
							pxTimer->ucStatus &= ~tmrSTATUS_IS_ACTIVE;
 8015e94:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015e96:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015e9a:	f023 0301 	bic.w	r3, r3, #1
 8015e9e:	b2da      	uxtb	r2, r3
 8015ea0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8015ea2:	f883 2028 	strb.w	r2, [r3, #40]	@ 0x28
					break;
 8015ea6:	e002      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>

				default	:
					/* Don't expect to get here. */
					break;
 8015ea8:	bf00      	nop
 8015eaa:	e000      	b.n	8015eae <prvProcessReceivedCommands+0x1a6>
					break;
 8015eac:	bf00      	nop
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
 8015eae:	4b08      	ldr	r3, [pc, #32]	@ (8015ed0 <prvProcessReceivedCommands+0x1c8>)
 8015eb0:	681b      	ldr	r3, [r3, #0]
 8015eb2:	1d39      	adds	r1, r7, #4
 8015eb4:	2200      	movs	r2, #0
 8015eb6:	4618      	mov	r0, r3
 8015eb8:	f7fe fb58 	bl	801456c <xQueueReceive>
 8015ebc:	4603      	mov	r3, r0
 8015ebe:	2b00      	cmp	r3, #0
 8015ec0:	f47f af26 	bne.w	8015d10 <prvProcessReceivedCommands+0x8>
			}
		}
	}
}
 8015ec4:	bf00      	nop
 8015ec6:	bf00      	nop
 8015ec8:	3730      	adds	r7, #48	@ 0x30
 8015eca:	46bd      	mov	sp, r7
 8015ecc:	bd80      	pop	{r7, pc}
 8015ece:	bf00      	nop
 8015ed0:	20001a44 	.word	0x20001a44

08015ed4 <prvSwitchTimerLists>:
/*-----------------------------------------------------------*/

static void prvSwitchTimerLists( void )
{
 8015ed4:	b580      	push	{r7, lr}
 8015ed6:	b088      	sub	sp, #32
 8015ed8:	af02      	add	r7, sp, #8

	/* The tick count has overflowed.  The timer lists must be switched.
	If there are any timers still referenced from the current timer list
	then they must have expired and should be processed before the lists
	are switched. */
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015eda:	e049      	b.n	8015f70 <prvSwitchTimerLists+0x9c>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
 8015edc:	4b2e      	ldr	r3, [pc, #184]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015ede:	681b      	ldr	r3, [r3, #0]
 8015ee0:	68db      	ldr	r3, [r3, #12]
 8015ee2:	681b      	ldr	r3, [r3, #0]
 8015ee4:	613b      	str	r3, [r7, #16]

		/* Remove the timer from the list. */
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList ); /*lint !e9087 !e9079 void * is used as this macro is used with tasks and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8015ee6:	4b2c      	ldr	r3, [pc, #176]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015ee8:	681b      	ldr	r3, [r3, #0]
 8015eea:	68db      	ldr	r3, [r3, #12]
 8015eec:	68db      	ldr	r3, [r3, #12]
 8015eee:	60fb      	str	r3, [r7, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
 8015ef0:	68fb      	ldr	r3, [r7, #12]
 8015ef2:	3304      	adds	r3, #4
 8015ef4:	4618      	mov	r0, r3
 8015ef6:	f7fe f865 	bl	8013fc4 <uxListRemove>
		traceTIMER_EXPIRED( pxTimer );

		/* Execute its callback, then send a command to restart the timer if
		it is an auto-reload timer.  It cannot be restarted here as the lists
		have not yet been switched. */
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
 8015efa:	68fb      	ldr	r3, [r7, #12]
 8015efc:	6a1b      	ldr	r3, [r3, #32]
 8015efe:	68f8      	ldr	r0, [r7, #12]
 8015f00:	4798      	blx	r3

		if( ( pxTimer->ucStatus & tmrSTATUS_IS_AUTORELOAD ) != 0 )
 8015f02:	68fb      	ldr	r3, [r7, #12]
 8015f04:	f893 3028 	ldrb.w	r3, [r3, #40]	@ 0x28
 8015f08:	f003 0304 	and.w	r3, r3, #4
 8015f0c:	2b00      	cmp	r3, #0
 8015f0e:	d02f      	beq.n	8015f70 <prvSwitchTimerLists+0x9c>
			the timer going into the same timer list then it has already expired
			and the timer should be re-inserted into the current list so it is
			processed again within this loop.  Otherwise a command should be sent
			to restart the timer to ensure it is only inserted into a list after
			the lists have been swapped. */
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
 8015f10:	68fb      	ldr	r3, [r7, #12]
 8015f12:	699b      	ldr	r3, [r3, #24]
 8015f14:	693a      	ldr	r2, [r7, #16]
 8015f16:	4413      	add	r3, r2
 8015f18:	60bb      	str	r3, [r7, #8]
			if( xReloadTime > xNextExpireTime )
 8015f1a:	68ba      	ldr	r2, [r7, #8]
 8015f1c:	693b      	ldr	r3, [r7, #16]
 8015f1e:	429a      	cmp	r2, r3
 8015f20:	d90e      	bls.n	8015f40 <prvSwitchTimerLists+0x6c>
			{
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
 8015f22:	68fb      	ldr	r3, [r7, #12]
 8015f24:	68ba      	ldr	r2, [r7, #8]
 8015f26:	605a      	str	r2, [r3, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
 8015f28:	68fb      	ldr	r3, [r7, #12]
 8015f2a:	68fa      	ldr	r2, [r7, #12]
 8015f2c:	611a      	str	r2, [r3, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
 8015f2e:	4b1a      	ldr	r3, [pc, #104]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015f30:	681a      	ldr	r2, [r3, #0]
 8015f32:	68fb      	ldr	r3, [r7, #12]
 8015f34:	3304      	adds	r3, #4
 8015f36:	4619      	mov	r1, r3
 8015f38:	4610      	mov	r0, r2
 8015f3a:	f7fe f80a 	bl	8013f52 <vListInsert>
 8015f3e:	e017      	b.n	8015f70 <prvSwitchTimerLists+0x9c>
			}
			else
			{
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
 8015f40:	2300      	movs	r3, #0
 8015f42:	9300      	str	r3, [sp, #0]
 8015f44:	2300      	movs	r3, #0
 8015f46:	693a      	ldr	r2, [r7, #16]
 8015f48:	2100      	movs	r1, #0
 8015f4a:	68f8      	ldr	r0, [r7, #12]
 8015f4c:	f7ff fd58 	bl	8015a00 <xTimerGenericCommand>
 8015f50:	6078      	str	r0, [r7, #4]
				configASSERT( xResult );
 8015f52:	687b      	ldr	r3, [r7, #4]
 8015f54:	2b00      	cmp	r3, #0
 8015f56:	d10b      	bne.n	8015f70 <prvSwitchTimerLists+0x9c>
	__asm volatile
 8015f58:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8015f5c:	f383 8811 	msr	BASEPRI, r3
 8015f60:	f3bf 8f6f 	isb	sy
 8015f64:	f3bf 8f4f 	dsb	sy
 8015f68:	603b      	str	r3, [r7, #0]
}
 8015f6a:	bf00      	nop
 8015f6c:	bf00      	nop
 8015f6e:	e7fd      	b.n	8015f6c <prvSwitchTimerLists+0x98>
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
 8015f70:	4b09      	ldr	r3, [pc, #36]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015f72:	681b      	ldr	r3, [r3, #0]
 8015f74:	681b      	ldr	r3, [r3, #0]
 8015f76:	2b00      	cmp	r3, #0
 8015f78:	d1b0      	bne.n	8015edc <prvSwitchTimerLists+0x8>
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}

	pxTemp = pxCurrentTimerList;
 8015f7a:	4b07      	ldr	r3, [pc, #28]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015f7c:	681b      	ldr	r3, [r3, #0]
 8015f7e:	617b      	str	r3, [r7, #20]
	pxCurrentTimerList = pxOverflowTimerList;
 8015f80:	4b06      	ldr	r3, [pc, #24]	@ (8015f9c <prvSwitchTimerLists+0xc8>)
 8015f82:	681b      	ldr	r3, [r3, #0]
 8015f84:	4a04      	ldr	r2, [pc, #16]	@ (8015f98 <prvSwitchTimerLists+0xc4>)
 8015f86:	6013      	str	r3, [r2, #0]
	pxOverflowTimerList = pxTemp;
 8015f88:	4a04      	ldr	r2, [pc, #16]	@ (8015f9c <prvSwitchTimerLists+0xc8>)
 8015f8a:	697b      	ldr	r3, [r7, #20]
 8015f8c:	6013      	str	r3, [r2, #0]
}
 8015f8e:	bf00      	nop
 8015f90:	3718      	adds	r7, #24
 8015f92:	46bd      	mov	sp, r7
 8015f94:	bd80      	pop	{r7, pc}
 8015f96:	bf00      	nop
 8015f98:	20001a3c 	.word	0x20001a3c
 8015f9c:	20001a40 	.word	0x20001a40

08015fa0 <prvCheckForValidListAndQueue>:
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
 8015fa0:	b580      	push	{r7, lr}
 8015fa2:	b082      	sub	sp, #8
 8015fa4:	af02      	add	r7, sp, #8
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
 8015fa6:	f000 f96f 	bl	8016288 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
 8015faa:	4b15      	ldr	r3, [pc, #84]	@ (8016000 <prvCheckForValidListAndQueue+0x60>)
 8015fac:	681b      	ldr	r3, [r3, #0]
 8015fae:	2b00      	cmp	r3, #0
 8015fb0:	d120      	bne.n	8015ff4 <prvCheckForValidListAndQueue+0x54>
		{
			vListInitialise( &xActiveTimerList1 );
 8015fb2:	4814      	ldr	r0, [pc, #80]	@ (8016004 <prvCheckForValidListAndQueue+0x64>)
 8015fb4:	f7fd ff7c 	bl	8013eb0 <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
 8015fb8:	4813      	ldr	r0, [pc, #76]	@ (8016008 <prvCheckForValidListAndQueue+0x68>)
 8015fba:	f7fd ff79 	bl	8013eb0 <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
 8015fbe:	4b13      	ldr	r3, [pc, #76]	@ (801600c <prvCheckForValidListAndQueue+0x6c>)
 8015fc0:	4a10      	ldr	r2, [pc, #64]	@ (8016004 <prvCheckForValidListAndQueue+0x64>)
 8015fc2:	601a      	str	r2, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
 8015fc4:	4b12      	ldr	r3, [pc, #72]	@ (8016010 <prvCheckForValidListAndQueue+0x70>)
 8015fc6:	4a10      	ldr	r2, [pc, #64]	@ (8016008 <prvCheckForValidListAndQueue+0x68>)
 8015fc8:	601a      	str	r2, [r3, #0]
				/* The timer queue is allocated statically in case
				configSUPPORT_DYNAMIC_ALLOCATION is 0. */
				static StaticQueue_t xStaticTimerQueue; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */
				static uint8_t ucStaticTimerQueueStorage[ ( size_t ) configTIMER_QUEUE_LENGTH * sizeof( DaemonTaskMessage_t ) ]; /*lint !e956 Ok to declare in this manner to prevent additional conditional compilation guards in other locations. */

				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
 8015fca:	2300      	movs	r3, #0
 8015fcc:	9300      	str	r3, [sp, #0]
 8015fce:	4b11      	ldr	r3, [pc, #68]	@ (8016014 <prvCheckForValidListAndQueue+0x74>)
 8015fd0:	4a11      	ldr	r2, [pc, #68]	@ (8016018 <prvCheckForValidListAndQueue+0x78>)
 8015fd2:	2110      	movs	r1, #16
 8015fd4:	200a      	movs	r0, #10
 8015fd6:	f7fe f889 	bl	80140ec <xQueueGenericCreateStatic>
 8015fda:	4603      	mov	r3, r0
 8015fdc:	4a08      	ldr	r2, [pc, #32]	@ (8016000 <prvCheckForValidListAndQueue+0x60>)
 8015fde:	6013      	str	r3, [r2, #0]
			}
			#endif

			#if ( configQUEUE_REGISTRY_SIZE > 0 )
			{
				if( xTimerQueue != NULL )
 8015fe0:	4b07      	ldr	r3, [pc, #28]	@ (8016000 <prvCheckForValidListAndQueue+0x60>)
 8015fe2:	681b      	ldr	r3, [r3, #0]
 8015fe4:	2b00      	cmp	r3, #0
 8015fe6:	d005      	beq.n	8015ff4 <prvCheckForValidListAndQueue+0x54>
				{
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
 8015fe8:	4b05      	ldr	r3, [pc, #20]	@ (8016000 <prvCheckForValidListAndQueue+0x60>)
 8015fea:	681b      	ldr	r3, [r3, #0]
 8015fec:	490b      	ldr	r1, [pc, #44]	@ (801601c <prvCheckForValidListAndQueue+0x7c>)
 8015fee:	4618      	mov	r0, r3
 8015ff0:	f7fe fcae 	bl	8014950 <vQueueAddToRegistry>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 8015ff4:	f000 f97a 	bl	80162ec <vPortExitCritical>
}
 8015ff8:	bf00      	nop
 8015ffa:	46bd      	mov	sp, r7
 8015ffc:	bd80      	pop	{r7, pc}
 8015ffe:	bf00      	nop
 8016000:	20001a44 	.word	0x20001a44
 8016004:	20001a14 	.word	0x20001a14
 8016008:	20001a28 	.word	0x20001a28
 801600c:	20001a3c 	.word	0x20001a3c
 8016010:	20001a40 	.word	0x20001a40
 8016014:	20001af0 	.word	0x20001af0
 8016018:	20001a50 	.word	0x20001a50
 801601c:	0801e5d0 	.word	0x0801e5d0

08016020 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 8016020:	b480      	push	{r7}
 8016022:	b085      	sub	sp, #20
 8016024:	af00      	add	r7, sp, #0
 8016026:	60f8      	str	r0, [r7, #12]
 8016028:	60b9      	str	r1, [r7, #8]
 801602a:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 801602c:	68fb      	ldr	r3, [r7, #12]
 801602e:	3b04      	subs	r3, #4
 8016030:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 8016032:	68fb      	ldr	r3, [r7, #12]
 8016034:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 8016038:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801603a:	68fb      	ldr	r3, [r7, #12]
 801603c:	3b04      	subs	r3, #4
 801603e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 8016040:	68bb      	ldr	r3, [r7, #8]
 8016042:	f023 0201 	bic.w	r2, r3, #1
 8016046:	68fb      	ldr	r3, [r7, #12]
 8016048:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 801604a:	68fb      	ldr	r3, [r7, #12]
 801604c:	3b04      	subs	r3, #4
 801604e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 8016050:	4a0c      	ldr	r2, [pc, #48]	@ (8016084 <pxPortInitialiseStack+0x64>)
 8016052:	68fb      	ldr	r3, [r7, #12]
 8016054:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 8016056:	68fb      	ldr	r3, [r7, #12]
 8016058:	3b14      	subs	r3, #20
 801605a:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 801605c:	687a      	ldr	r2, [r7, #4]
 801605e:	68fb      	ldr	r3, [r7, #12]
 8016060:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 8016062:	68fb      	ldr	r3, [r7, #12]
 8016064:	3b04      	subs	r3, #4
 8016066:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 8016068:	68fb      	ldr	r3, [r7, #12]
 801606a:	f06f 0202 	mvn.w	r2, #2
 801606e:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8016070:	68fb      	ldr	r3, [r7, #12]
 8016072:	3b20      	subs	r3, #32
 8016074:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 8016076:	68fb      	ldr	r3, [r7, #12]
}
 8016078:	4618      	mov	r0, r3
 801607a:	3714      	adds	r7, #20
 801607c:	46bd      	mov	sp, r7
 801607e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8016082:	4770      	bx	lr
 8016084:	08016089 	.word	0x08016089

08016088 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8016088:	b480      	push	{r7}
 801608a:	b085      	sub	sp, #20
 801608c:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 801608e:	2300      	movs	r3, #0
 8016090:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 8016092:	4b13      	ldr	r3, [pc, #76]	@ (80160e0 <prvTaskExitError+0x58>)
 8016094:	681b      	ldr	r3, [r3, #0]
 8016096:	f1b3 3fff 	cmp.w	r3, #4294967295
 801609a:	d00b      	beq.n	80160b4 <prvTaskExitError+0x2c>
	__asm volatile
 801609c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160a0:	f383 8811 	msr	BASEPRI, r3
 80160a4:	f3bf 8f6f 	isb	sy
 80160a8:	f3bf 8f4f 	dsb	sy
 80160ac:	60fb      	str	r3, [r7, #12]
}
 80160ae:	bf00      	nop
 80160b0:	bf00      	nop
 80160b2:	e7fd      	b.n	80160b0 <prvTaskExitError+0x28>
	__asm volatile
 80160b4:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80160b8:	f383 8811 	msr	BASEPRI, r3
 80160bc:	f3bf 8f6f 	isb	sy
 80160c0:	f3bf 8f4f 	dsb	sy
 80160c4:	60bb      	str	r3, [r7, #8]
}
 80160c6:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 80160c8:	bf00      	nop
 80160ca:	687b      	ldr	r3, [r7, #4]
 80160cc:	2b00      	cmp	r3, #0
 80160ce:	d0fc      	beq.n	80160ca <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 80160d0:	bf00      	nop
 80160d2:	bf00      	nop
 80160d4:	3714      	adds	r7, #20
 80160d6:	46bd      	mov	sp, r7
 80160d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80160dc:	4770      	bx	lr
 80160de:	bf00      	nop
 80160e0:	200000c0 	.word	0x200000c0
	...

080160f0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 80160f0:	4b07      	ldr	r3, [pc, #28]	@ (8016110 <pxCurrentTCBConst2>)
 80160f2:	6819      	ldr	r1, [r3, #0]
 80160f4:	6808      	ldr	r0, [r1, #0]
 80160f6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80160fa:	f380 8809 	msr	PSP, r0
 80160fe:	f3bf 8f6f 	isb	sy
 8016102:	f04f 0000 	mov.w	r0, #0
 8016106:	f380 8811 	msr	BASEPRI, r0
 801610a:	4770      	bx	lr
 801610c:	f3af 8000 	nop.w

08016110 <pxCurrentTCBConst2>:
 8016110:	20001514 	.word	0x20001514
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 8016114:	bf00      	nop
 8016116:	bf00      	nop

08016118 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 8016118:	4808      	ldr	r0, [pc, #32]	@ (801613c <prvPortStartFirstTask+0x24>)
 801611a:	6800      	ldr	r0, [r0, #0]
 801611c:	6800      	ldr	r0, [r0, #0]
 801611e:	f380 8808 	msr	MSP, r0
 8016122:	f04f 0000 	mov.w	r0, #0
 8016126:	f380 8814 	msr	CONTROL, r0
 801612a:	b662      	cpsie	i
 801612c:	b661      	cpsie	f
 801612e:	f3bf 8f4f 	dsb	sy
 8016132:	f3bf 8f6f 	isb	sy
 8016136:	df00      	svc	0
 8016138:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 801613a:	bf00      	nop
 801613c:	e000ed08 	.word	0xe000ed08

08016140 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8016140:	b580      	push	{r7, lr}
 8016142:	b086      	sub	sp, #24
 8016144:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8016146:	4b47      	ldr	r3, [pc, #284]	@ (8016264 <xPortStartScheduler+0x124>)
 8016148:	681b      	ldr	r3, [r3, #0]
 801614a:	4a47      	ldr	r2, [pc, #284]	@ (8016268 <xPortStartScheduler+0x128>)
 801614c:	4293      	cmp	r3, r2
 801614e:	d10b      	bne.n	8016168 <xPortStartScheduler+0x28>
	__asm volatile
 8016150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016154:	f383 8811 	msr	BASEPRI, r3
 8016158:	f3bf 8f6f 	isb	sy
 801615c:	f3bf 8f4f 	dsb	sy
 8016160:	60fb      	str	r3, [r7, #12]
}
 8016162:	bf00      	nop
 8016164:	bf00      	nop
 8016166:	e7fd      	b.n	8016164 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8016168:	4b3e      	ldr	r3, [pc, #248]	@ (8016264 <xPortStartScheduler+0x124>)
 801616a:	681b      	ldr	r3, [r3, #0]
 801616c:	4a3f      	ldr	r2, [pc, #252]	@ (801626c <xPortStartScheduler+0x12c>)
 801616e:	4293      	cmp	r3, r2
 8016170:	d10b      	bne.n	801618a <xPortStartScheduler+0x4a>
	__asm volatile
 8016172:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016176:	f383 8811 	msr	BASEPRI, r3
 801617a:	f3bf 8f6f 	isb	sy
 801617e:	f3bf 8f4f 	dsb	sy
 8016182:	613b      	str	r3, [r7, #16]
}
 8016184:	bf00      	nop
 8016186:	bf00      	nop
 8016188:	e7fd      	b.n	8016186 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 801618a:	4b39      	ldr	r3, [pc, #228]	@ (8016270 <xPortStartScheduler+0x130>)
 801618c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 801618e:	697b      	ldr	r3, [r7, #20]
 8016190:	781b      	ldrb	r3, [r3, #0]
 8016192:	b2db      	uxtb	r3, r3
 8016194:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8016196:	697b      	ldr	r3, [r7, #20]
 8016198:	22ff      	movs	r2, #255	@ 0xff
 801619a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 801619c:	697b      	ldr	r3, [r7, #20]
 801619e:	781b      	ldrb	r3, [r3, #0]
 80161a0:	b2db      	uxtb	r3, r3
 80161a2:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 80161a4:	78fb      	ldrb	r3, [r7, #3]
 80161a6:	b2db      	uxtb	r3, r3
 80161a8:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 80161ac:	b2da      	uxtb	r2, r3
 80161ae:	4b31      	ldr	r3, [pc, #196]	@ (8016274 <xPortStartScheduler+0x134>)
 80161b0:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 80161b2:	4b31      	ldr	r3, [pc, #196]	@ (8016278 <xPortStartScheduler+0x138>)
 80161b4:	2207      	movs	r2, #7
 80161b6:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80161b8:	e009      	b.n	80161ce <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 80161ba:	4b2f      	ldr	r3, [pc, #188]	@ (8016278 <xPortStartScheduler+0x138>)
 80161bc:	681b      	ldr	r3, [r3, #0]
 80161be:	3b01      	subs	r3, #1
 80161c0:	4a2d      	ldr	r2, [pc, #180]	@ (8016278 <xPortStartScheduler+0x138>)
 80161c2:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 80161c4:	78fb      	ldrb	r3, [r7, #3]
 80161c6:	b2db      	uxtb	r3, r3
 80161c8:	005b      	lsls	r3, r3, #1
 80161ca:	b2db      	uxtb	r3, r3
 80161cc:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 80161ce:	78fb      	ldrb	r3, [r7, #3]
 80161d0:	b2db      	uxtb	r3, r3
 80161d2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80161d6:	2b80      	cmp	r3, #128	@ 0x80
 80161d8:	d0ef      	beq.n	80161ba <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 80161da:	4b27      	ldr	r3, [pc, #156]	@ (8016278 <xPortStartScheduler+0x138>)
 80161dc:	681b      	ldr	r3, [r3, #0]
 80161de:	f1c3 0307 	rsb	r3, r3, #7
 80161e2:	2b04      	cmp	r3, #4
 80161e4:	d00b      	beq.n	80161fe <xPortStartScheduler+0xbe>
	__asm volatile
 80161e6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80161ea:	f383 8811 	msr	BASEPRI, r3
 80161ee:	f3bf 8f6f 	isb	sy
 80161f2:	f3bf 8f4f 	dsb	sy
 80161f6:	60bb      	str	r3, [r7, #8]
}
 80161f8:	bf00      	nop
 80161fa:	bf00      	nop
 80161fc:	e7fd      	b.n	80161fa <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 80161fe:	4b1e      	ldr	r3, [pc, #120]	@ (8016278 <xPortStartScheduler+0x138>)
 8016200:	681b      	ldr	r3, [r3, #0]
 8016202:	021b      	lsls	r3, r3, #8
 8016204:	4a1c      	ldr	r2, [pc, #112]	@ (8016278 <xPortStartScheduler+0x138>)
 8016206:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8016208:	4b1b      	ldr	r3, [pc, #108]	@ (8016278 <xPortStartScheduler+0x138>)
 801620a:	681b      	ldr	r3, [r3, #0]
 801620c:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 8016210:	4a19      	ldr	r2, [pc, #100]	@ (8016278 <xPortStartScheduler+0x138>)
 8016212:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 8016214:	687b      	ldr	r3, [r7, #4]
 8016216:	b2da      	uxtb	r2, r3
 8016218:	697b      	ldr	r3, [r7, #20]
 801621a:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 801621c:	4b17      	ldr	r3, [pc, #92]	@ (801627c <xPortStartScheduler+0x13c>)
 801621e:	681b      	ldr	r3, [r3, #0]
 8016220:	4a16      	ldr	r2, [pc, #88]	@ (801627c <xPortStartScheduler+0x13c>)
 8016222:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8016226:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 8016228:	4b14      	ldr	r3, [pc, #80]	@ (801627c <xPortStartScheduler+0x13c>)
 801622a:	681b      	ldr	r3, [r3, #0]
 801622c:	4a13      	ldr	r2, [pc, #76]	@ (801627c <xPortStartScheduler+0x13c>)
 801622e:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 8016232:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 8016234:	f000 f8da 	bl	80163ec <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 8016238:	4b11      	ldr	r3, [pc, #68]	@ (8016280 <xPortStartScheduler+0x140>)
 801623a:	2200      	movs	r2, #0
 801623c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 801623e:	f000 f8f9 	bl	8016434 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8016242:	4b10      	ldr	r3, [pc, #64]	@ (8016284 <xPortStartScheduler+0x144>)
 8016244:	681b      	ldr	r3, [r3, #0]
 8016246:	4a0f      	ldr	r2, [pc, #60]	@ (8016284 <xPortStartScheduler+0x144>)
 8016248:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 801624c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 801624e:	f7ff ff63 	bl	8016118 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 8016252:	f7ff f82b 	bl	80152ac <vTaskSwitchContext>
	prvTaskExitError();
 8016256:	f7ff ff17 	bl	8016088 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 801625a:	2300      	movs	r3, #0
}
 801625c:	4618      	mov	r0, r3
 801625e:	3718      	adds	r7, #24
 8016260:	46bd      	mov	sp, r7
 8016262:	bd80      	pop	{r7, pc}
 8016264:	e000ed00 	.word	0xe000ed00
 8016268:	410fc271 	.word	0x410fc271
 801626c:	410fc270 	.word	0x410fc270
 8016270:	e000e400 	.word	0xe000e400
 8016274:	20001b40 	.word	0x20001b40
 8016278:	20001b44 	.word	0x20001b44
 801627c:	e000ed20 	.word	0xe000ed20
 8016280:	200000c0 	.word	0x200000c0
 8016284:	e000ef34 	.word	0xe000ef34

08016288 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8016288:	b480      	push	{r7}
 801628a:	b083      	sub	sp, #12
 801628c:	af00      	add	r7, sp, #0
	__asm volatile
 801628e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016292:	f383 8811 	msr	BASEPRI, r3
 8016296:	f3bf 8f6f 	isb	sy
 801629a:	f3bf 8f4f 	dsb	sy
 801629e:	607b      	str	r3, [r7, #4]
}
 80162a0:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 80162a2:	4b10      	ldr	r3, [pc, #64]	@ (80162e4 <vPortEnterCritical+0x5c>)
 80162a4:	681b      	ldr	r3, [r3, #0]
 80162a6:	3301      	adds	r3, #1
 80162a8:	4a0e      	ldr	r2, [pc, #56]	@ (80162e4 <vPortEnterCritical+0x5c>)
 80162aa:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 80162ac:	4b0d      	ldr	r3, [pc, #52]	@ (80162e4 <vPortEnterCritical+0x5c>)
 80162ae:	681b      	ldr	r3, [r3, #0]
 80162b0:	2b01      	cmp	r3, #1
 80162b2:	d110      	bne.n	80162d6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 80162b4:	4b0c      	ldr	r3, [pc, #48]	@ (80162e8 <vPortEnterCritical+0x60>)
 80162b6:	681b      	ldr	r3, [r3, #0]
 80162b8:	b2db      	uxtb	r3, r3
 80162ba:	2b00      	cmp	r3, #0
 80162bc:	d00b      	beq.n	80162d6 <vPortEnterCritical+0x4e>
	__asm volatile
 80162be:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162c2:	f383 8811 	msr	BASEPRI, r3
 80162c6:	f3bf 8f6f 	isb	sy
 80162ca:	f3bf 8f4f 	dsb	sy
 80162ce:	603b      	str	r3, [r7, #0]
}
 80162d0:	bf00      	nop
 80162d2:	bf00      	nop
 80162d4:	e7fd      	b.n	80162d2 <vPortEnterCritical+0x4a>
	}
}
 80162d6:	bf00      	nop
 80162d8:	370c      	adds	r7, #12
 80162da:	46bd      	mov	sp, r7
 80162dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80162e0:	4770      	bx	lr
 80162e2:	bf00      	nop
 80162e4:	200000c0 	.word	0x200000c0
 80162e8:	e000ed04 	.word	0xe000ed04

080162ec <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 80162ec:	b480      	push	{r7}
 80162ee:	b083      	sub	sp, #12
 80162f0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 80162f2:	4b12      	ldr	r3, [pc, #72]	@ (801633c <vPortExitCritical+0x50>)
 80162f4:	681b      	ldr	r3, [r3, #0]
 80162f6:	2b00      	cmp	r3, #0
 80162f8:	d10b      	bne.n	8016312 <vPortExitCritical+0x26>
	__asm volatile
 80162fa:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80162fe:	f383 8811 	msr	BASEPRI, r3
 8016302:	f3bf 8f6f 	isb	sy
 8016306:	f3bf 8f4f 	dsb	sy
 801630a:	607b      	str	r3, [r7, #4]
}
 801630c:	bf00      	nop
 801630e:	bf00      	nop
 8016310:	e7fd      	b.n	801630e <vPortExitCritical+0x22>
	uxCriticalNesting--;
 8016312:	4b0a      	ldr	r3, [pc, #40]	@ (801633c <vPortExitCritical+0x50>)
 8016314:	681b      	ldr	r3, [r3, #0]
 8016316:	3b01      	subs	r3, #1
 8016318:	4a08      	ldr	r2, [pc, #32]	@ (801633c <vPortExitCritical+0x50>)
 801631a:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 801631c:	4b07      	ldr	r3, [pc, #28]	@ (801633c <vPortExitCritical+0x50>)
 801631e:	681b      	ldr	r3, [r3, #0]
 8016320:	2b00      	cmp	r3, #0
 8016322:	d105      	bne.n	8016330 <vPortExitCritical+0x44>
 8016324:	2300      	movs	r3, #0
 8016326:	603b      	str	r3, [r7, #0]
	__asm volatile
 8016328:	683b      	ldr	r3, [r7, #0]
 801632a:	f383 8811 	msr	BASEPRI, r3
}
 801632e:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 8016330:	bf00      	nop
 8016332:	370c      	adds	r7, #12
 8016334:	46bd      	mov	sp, r7
 8016336:	f85d 7b04 	ldr.w	r7, [sp], #4
 801633a:	4770      	bx	lr
 801633c:	200000c0 	.word	0x200000c0

08016340 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 8016340:	f3ef 8009 	mrs	r0, PSP
 8016344:	f3bf 8f6f 	isb	sy
 8016348:	4b15      	ldr	r3, [pc, #84]	@ (80163a0 <pxCurrentTCBConst>)
 801634a:	681a      	ldr	r2, [r3, #0]
 801634c:	f01e 0f10 	tst.w	lr, #16
 8016350:	bf08      	it	eq
 8016352:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8016356:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801635a:	6010      	str	r0, [r2, #0]
 801635c:	e92d 0009 	stmdb	sp!, {r0, r3}
 8016360:	f04f 0050 	mov.w	r0, #80	@ 0x50
 8016364:	f380 8811 	msr	BASEPRI, r0
 8016368:	f3bf 8f4f 	dsb	sy
 801636c:	f3bf 8f6f 	isb	sy
 8016370:	f7fe ff9c 	bl	80152ac <vTaskSwitchContext>
 8016374:	f04f 0000 	mov.w	r0, #0
 8016378:	f380 8811 	msr	BASEPRI, r0
 801637c:	bc09      	pop	{r0, r3}
 801637e:	6819      	ldr	r1, [r3, #0]
 8016380:	6808      	ldr	r0, [r1, #0]
 8016382:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8016386:	f01e 0f10 	tst.w	lr, #16
 801638a:	bf08      	it	eq
 801638c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8016390:	f380 8809 	msr	PSP, r0
 8016394:	f3bf 8f6f 	isb	sy
 8016398:	4770      	bx	lr
 801639a:	bf00      	nop
 801639c:	f3af 8000 	nop.w

080163a0 <pxCurrentTCBConst>:
 80163a0:	20001514 	.word	0x20001514
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 80163a4:	bf00      	nop
 80163a6:	bf00      	nop

080163a8 <xPortSysTickHandler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 80163a8:	b580      	push	{r7, lr}
 80163aa:	b082      	sub	sp, #8
 80163ac:	af00      	add	r7, sp, #0
	__asm volatile
 80163ae:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80163b2:	f383 8811 	msr	BASEPRI, r3
 80163b6:	f3bf 8f6f 	isb	sy
 80163ba:	f3bf 8f4f 	dsb	sy
 80163be:	607b      	str	r3, [r7, #4]
}
 80163c0:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 80163c2:	f7fe feb9 	bl	8015138 <xTaskIncrementTick>
 80163c6:	4603      	mov	r3, r0
 80163c8:	2b00      	cmp	r3, #0
 80163ca:	d003      	beq.n	80163d4 <xPortSysTickHandler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 80163cc:	4b06      	ldr	r3, [pc, #24]	@ (80163e8 <xPortSysTickHandler+0x40>)
 80163ce:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80163d2:	601a      	str	r2, [r3, #0]
 80163d4:	2300      	movs	r3, #0
 80163d6:	603b      	str	r3, [r7, #0]
	__asm volatile
 80163d8:	683b      	ldr	r3, [r7, #0]
 80163da:	f383 8811 	msr	BASEPRI, r3
}
 80163de:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 80163e0:	bf00      	nop
 80163e2:	3708      	adds	r7, #8
 80163e4:	46bd      	mov	sp, r7
 80163e6:	bd80      	pop	{r7, pc}
 80163e8:	e000ed04 	.word	0xe000ed04

080163ec <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 80163ec:	b480      	push	{r7}
 80163ee:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 80163f0:	4b0b      	ldr	r3, [pc, #44]	@ (8016420 <vPortSetupTimerInterrupt+0x34>)
 80163f2:	2200      	movs	r2, #0
 80163f4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 80163f6:	4b0b      	ldr	r3, [pc, #44]	@ (8016424 <vPortSetupTimerInterrupt+0x38>)
 80163f8:	2200      	movs	r2, #0
 80163fa:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 80163fc:	4b0a      	ldr	r3, [pc, #40]	@ (8016428 <vPortSetupTimerInterrupt+0x3c>)
 80163fe:	681b      	ldr	r3, [r3, #0]
 8016400:	4a0a      	ldr	r2, [pc, #40]	@ (801642c <vPortSetupTimerInterrupt+0x40>)
 8016402:	fba2 2303 	umull	r2, r3, r2, r3
 8016406:	099b      	lsrs	r3, r3, #6
 8016408:	4a09      	ldr	r2, [pc, #36]	@ (8016430 <vPortSetupTimerInterrupt+0x44>)
 801640a:	3b01      	subs	r3, #1
 801640c:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 801640e:	4b04      	ldr	r3, [pc, #16]	@ (8016420 <vPortSetupTimerInterrupt+0x34>)
 8016410:	2207      	movs	r2, #7
 8016412:	601a      	str	r2, [r3, #0]
}
 8016414:	bf00      	nop
 8016416:	46bd      	mov	sp, r7
 8016418:	f85d 7b04 	ldr.w	r7, [sp], #4
 801641c:	4770      	bx	lr
 801641e:	bf00      	nop
 8016420:	e000e010 	.word	0xe000e010
 8016424:	e000e018 	.word	0xe000e018
 8016428:	20000034 	.word	0x20000034
 801642c:	10624dd3 	.word	0x10624dd3
 8016430:	e000e014 	.word	0xe000e014

08016434 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 8016434:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 8016444 <vPortEnableVFP+0x10>
 8016438:	6801      	ldr	r1, [r0, #0]
 801643a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 801643e:	6001      	str	r1, [r0, #0]
 8016440:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 8016442:	bf00      	nop
 8016444:	e000ed88 	.word	0xe000ed88

08016448 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 8016448:	b480      	push	{r7}
 801644a:	b085      	sub	sp, #20
 801644c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 801644e:	f3ef 8305 	mrs	r3, IPSR
 8016452:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 8016454:	68fb      	ldr	r3, [r7, #12]
 8016456:	2b0f      	cmp	r3, #15
 8016458:	d915      	bls.n	8016486 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 801645a:	4a18      	ldr	r2, [pc, #96]	@ (80164bc <vPortValidateInterruptPriority+0x74>)
 801645c:	68fb      	ldr	r3, [r7, #12]
 801645e:	4413      	add	r3, r2
 8016460:	781b      	ldrb	r3, [r3, #0]
 8016462:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 8016464:	4b16      	ldr	r3, [pc, #88]	@ (80164c0 <vPortValidateInterruptPriority+0x78>)
 8016466:	781b      	ldrb	r3, [r3, #0]
 8016468:	7afa      	ldrb	r2, [r7, #11]
 801646a:	429a      	cmp	r2, r3
 801646c:	d20b      	bcs.n	8016486 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 801646e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016472:	f383 8811 	msr	BASEPRI, r3
 8016476:	f3bf 8f6f 	isb	sy
 801647a:	f3bf 8f4f 	dsb	sy
 801647e:	607b      	str	r3, [r7, #4]
}
 8016480:	bf00      	nop
 8016482:	bf00      	nop
 8016484:	e7fd      	b.n	8016482 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8016486:	4b0f      	ldr	r3, [pc, #60]	@ (80164c4 <vPortValidateInterruptPriority+0x7c>)
 8016488:	681b      	ldr	r3, [r3, #0]
 801648a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 801648e:	4b0e      	ldr	r3, [pc, #56]	@ (80164c8 <vPortValidateInterruptPriority+0x80>)
 8016490:	681b      	ldr	r3, [r3, #0]
 8016492:	429a      	cmp	r2, r3
 8016494:	d90b      	bls.n	80164ae <vPortValidateInterruptPriority+0x66>
	__asm volatile
 8016496:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801649a:	f383 8811 	msr	BASEPRI, r3
 801649e:	f3bf 8f6f 	isb	sy
 80164a2:	f3bf 8f4f 	dsb	sy
 80164a6:	603b      	str	r3, [r7, #0]
}
 80164a8:	bf00      	nop
 80164aa:	bf00      	nop
 80164ac:	e7fd      	b.n	80164aa <vPortValidateInterruptPriority+0x62>
	}
 80164ae:	bf00      	nop
 80164b0:	3714      	adds	r7, #20
 80164b2:	46bd      	mov	sp, r7
 80164b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80164b8:	4770      	bx	lr
 80164ba:	bf00      	nop
 80164bc:	e000e3f0 	.word	0xe000e3f0
 80164c0:	20001b40 	.word	0x20001b40
 80164c4:	e000ed0c 	.word	0xe000ed0c
 80164c8:	20001b44 	.word	0x20001b44

080164cc <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 80164cc:	b580      	push	{r7, lr}
 80164ce:	b08a      	sub	sp, #40	@ 0x28
 80164d0:	af00      	add	r7, sp, #0
 80164d2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 80164d4:	2300      	movs	r3, #0
 80164d6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 80164d8:	f7fe fd72 	bl	8014fc0 <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 80164dc:	4b5c      	ldr	r3, [pc, #368]	@ (8016650 <pvPortMalloc+0x184>)
 80164de:	681b      	ldr	r3, [r3, #0]
 80164e0:	2b00      	cmp	r3, #0
 80164e2:	d101      	bne.n	80164e8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 80164e4:	f000 f924 	bl	8016730 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 80164e8:	4b5a      	ldr	r3, [pc, #360]	@ (8016654 <pvPortMalloc+0x188>)
 80164ea:	681a      	ldr	r2, [r3, #0]
 80164ec:	687b      	ldr	r3, [r7, #4]
 80164ee:	4013      	ands	r3, r2
 80164f0:	2b00      	cmp	r3, #0
 80164f2:	f040 8095 	bne.w	8016620 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 80164f6:	687b      	ldr	r3, [r7, #4]
 80164f8:	2b00      	cmp	r3, #0
 80164fa:	d01e      	beq.n	801653a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 80164fc:	2208      	movs	r2, #8
 80164fe:	687b      	ldr	r3, [r7, #4]
 8016500:	4413      	add	r3, r2
 8016502:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8016504:	687b      	ldr	r3, [r7, #4]
 8016506:	f003 0307 	and.w	r3, r3, #7
 801650a:	2b00      	cmp	r3, #0
 801650c:	d015      	beq.n	801653a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 801650e:	687b      	ldr	r3, [r7, #4]
 8016510:	f023 0307 	bic.w	r3, r3, #7
 8016514:	3308      	adds	r3, #8
 8016516:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 8016518:	687b      	ldr	r3, [r7, #4]
 801651a:	f003 0307 	and.w	r3, r3, #7
 801651e:	2b00      	cmp	r3, #0
 8016520:	d00b      	beq.n	801653a <pvPortMalloc+0x6e>
	__asm volatile
 8016522:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016526:	f383 8811 	msr	BASEPRI, r3
 801652a:	f3bf 8f6f 	isb	sy
 801652e:	f3bf 8f4f 	dsb	sy
 8016532:	617b      	str	r3, [r7, #20]
}
 8016534:	bf00      	nop
 8016536:	bf00      	nop
 8016538:	e7fd      	b.n	8016536 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 801653a:	687b      	ldr	r3, [r7, #4]
 801653c:	2b00      	cmp	r3, #0
 801653e:	d06f      	beq.n	8016620 <pvPortMalloc+0x154>
 8016540:	4b45      	ldr	r3, [pc, #276]	@ (8016658 <pvPortMalloc+0x18c>)
 8016542:	681b      	ldr	r3, [r3, #0]
 8016544:	687a      	ldr	r2, [r7, #4]
 8016546:	429a      	cmp	r2, r3
 8016548:	d86a      	bhi.n	8016620 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 801654a:	4b44      	ldr	r3, [pc, #272]	@ (801665c <pvPortMalloc+0x190>)
 801654c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 801654e:	4b43      	ldr	r3, [pc, #268]	@ (801665c <pvPortMalloc+0x190>)
 8016550:	681b      	ldr	r3, [r3, #0]
 8016552:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016554:	e004      	b.n	8016560 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 8016556:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016558:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 801655a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801655c:	681b      	ldr	r3, [r3, #0]
 801655e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8016560:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016562:	685b      	ldr	r3, [r3, #4]
 8016564:	687a      	ldr	r2, [r7, #4]
 8016566:	429a      	cmp	r2, r3
 8016568:	d903      	bls.n	8016572 <pvPortMalloc+0xa6>
 801656a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801656c:	681b      	ldr	r3, [r3, #0]
 801656e:	2b00      	cmp	r3, #0
 8016570:	d1f1      	bne.n	8016556 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 8016572:	4b37      	ldr	r3, [pc, #220]	@ (8016650 <pvPortMalloc+0x184>)
 8016574:	681b      	ldr	r3, [r3, #0]
 8016576:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8016578:	429a      	cmp	r2, r3
 801657a:	d051      	beq.n	8016620 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 801657c:	6a3b      	ldr	r3, [r7, #32]
 801657e:	681b      	ldr	r3, [r3, #0]
 8016580:	2208      	movs	r2, #8
 8016582:	4413      	add	r3, r2
 8016584:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 8016586:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016588:	681a      	ldr	r2, [r3, #0]
 801658a:	6a3b      	ldr	r3, [r7, #32]
 801658c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 801658e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016590:	685a      	ldr	r2, [r3, #4]
 8016592:	687b      	ldr	r3, [r7, #4]
 8016594:	1ad2      	subs	r2, r2, r3
 8016596:	2308      	movs	r3, #8
 8016598:	005b      	lsls	r3, r3, #1
 801659a:	429a      	cmp	r2, r3
 801659c:	d920      	bls.n	80165e0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 801659e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80165a0:	687b      	ldr	r3, [r7, #4]
 80165a2:	4413      	add	r3, r2
 80165a4:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 80165a6:	69bb      	ldr	r3, [r7, #24]
 80165a8:	f003 0307 	and.w	r3, r3, #7
 80165ac:	2b00      	cmp	r3, #0
 80165ae:	d00b      	beq.n	80165c8 <pvPortMalloc+0xfc>
	__asm volatile
 80165b0:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80165b4:	f383 8811 	msr	BASEPRI, r3
 80165b8:	f3bf 8f6f 	isb	sy
 80165bc:	f3bf 8f4f 	dsb	sy
 80165c0:	613b      	str	r3, [r7, #16]
}
 80165c2:	bf00      	nop
 80165c4:	bf00      	nop
 80165c6:	e7fd      	b.n	80165c4 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 80165c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165ca:	685a      	ldr	r2, [r3, #4]
 80165cc:	687b      	ldr	r3, [r7, #4]
 80165ce:	1ad2      	subs	r2, r2, r3
 80165d0:	69bb      	ldr	r3, [r7, #24]
 80165d2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 80165d4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165d6:	687a      	ldr	r2, [r7, #4]
 80165d8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 80165da:	69b8      	ldr	r0, [r7, #24]
 80165dc:	f000 f90a 	bl	80167f4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 80165e0:	4b1d      	ldr	r3, [pc, #116]	@ (8016658 <pvPortMalloc+0x18c>)
 80165e2:	681a      	ldr	r2, [r3, #0]
 80165e4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80165e6:	685b      	ldr	r3, [r3, #4]
 80165e8:	1ad3      	subs	r3, r2, r3
 80165ea:	4a1b      	ldr	r2, [pc, #108]	@ (8016658 <pvPortMalloc+0x18c>)
 80165ec:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 80165ee:	4b1a      	ldr	r3, [pc, #104]	@ (8016658 <pvPortMalloc+0x18c>)
 80165f0:	681a      	ldr	r2, [r3, #0]
 80165f2:	4b1b      	ldr	r3, [pc, #108]	@ (8016660 <pvPortMalloc+0x194>)
 80165f4:	681b      	ldr	r3, [r3, #0]
 80165f6:	429a      	cmp	r2, r3
 80165f8:	d203      	bcs.n	8016602 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 80165fa:	4b17      	ldr	r3, [pc, #92]	@ (8016658 <pvPortMalloc+0x18c>)
 80165fc:	681b      	ldr	r3, [r3, #0]
 80165fe:	4a18      	ldr	r2, [pc, #96]	@ (8016660 <pvPortMalloc+0x194>)
 8016600:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 8016602:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016604:	685a      	ldr	r2, [r3, #4]
 8016606:	4b13      	ldr	r3, [pc, #76]	@ (8016654 <pvPortMalloc+0x188>)
 8016608:	681b      	ldr	r3, [r3, #0]
 801660a:	431a      	orrs	r2, r3
 801660c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801660e:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 8016610:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8016612:	2200      	movs	r2, #0
 8016614:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 8016616:	4b13      	ldr	r3, [pc, #76]	@ (8016664 <pvPortMalloc+0x198>)
 8016618:	681b      	ldr	r3, [r3, #0]
 801661a:	3301      	adds	r3, #1
 801661c:	4a11      	ldr	r2, [pc, #68]	@ (8016664 <pvPortMalloc+0x198>)
 801661e:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 8016620:	f7fe fcdc 	bl	8014fdc <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 8016624:	69fb      	ldr	r3, [r7, #28]
 8016626:	f003 0307 	and.w	r3, r3, #7
 801662a:	2b00      	cmp	r3, #0
 801662c:	d00b      	beq.n	8016646 <pvPortMalloc+0x17a>
	__asm volatile
 801662e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8016632:	f383 8811 	msr	BASEPRI, r3
 8016636:	f3bf 8f6f 	isb	sy
 801663a:	f3bf 8f4f 	dsb	sy
 801663e:	60fb      	str	r3, [r7, #12]
}
 8016640:	bf00      	nop
 8016642:	bf00      	nop
 8016644:	e7fd      	b.n	8016642 <pvPortMalloc+0x176>
	return pvReturn;
 8016646:	69fb      	ldr	r3, [r7, #28]
}
 8016648:	4618      	mov	r0, r3
 801664a:	3728      	adds	r7, #40	@ 0x28
 801664c:	46bd      	mov	sp, r7
 801664e:	bd80      	pop	{r7, pc}
 8016650:	20009b50 	.word	0x20009b50
 8016654:	20009b64 	.word	0x20009b64
 8016658:	20009b54 	.word	0x20009b54
 801665c:	20009b48 	.word	0x20009b48
 8016660:	20009b58 	.word	0x20009b58
 8016664:	20009b5c 	.word	0x20009b5c

08016668 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 8016668:	b580      	push	{r7, lr}
 801666a:	b086      	sub	sp, #24
 801666c:	af00      	add	r7, sp, #0
 801666e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 8016670:	687b      	ldr	r3, [r7, #4]
 8016672:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 8016674:	687b      	ldr	r3, [r7, #4]
 8016676:	2b00      	cmp	r3, #0
 8016678:	d04f      	beq.n	801671a <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 801667a:	2308      	movs	r3, #8
 801667c:	425b      	negs	r3, r3
 801667e:	697a      	ldr	r2, [r7, #20]
 8016680:	4413      	add	r3, r2
 8016682:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 8016684:	697b      	ldr	r3, [r7, #20]
 8016686:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 8016688:	693b      	ldr	r3, [r7, #16]
 801668a:	685a      	ldr	r2, [r3, #4]
 801668c:	4b25      	ldr	r3, [pc, #148]	@ (8016724 <vPortFree+0xbc>)
 801668e:	681b      	ldr	r3, [r3, #0]
 8016690:	4013      	ands	r3, r2
 8016692:	2b00      	cmp	r3, #0
 8016694:	d10b      	bne.n	80166ae <vPortFree+0x46>
	__asm volatile
 8016696:	f04f 0350 	mov.w	r3, #80	@ 0x50
 801669a:	f383 8811 	msr	BASEPRI, r3
 801669e:	f3bf 8f6f 	isb	sy
 80166a2:	f3bf 8f4f 	dsb	sy
 80166a6:	60fb      	str	r3, [r7, #12]
}
 80166a8:	bf00      	nop
 80166aa:	bf00      	nop
 80166ac:	e7fd      	b.n	80166aa <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 80166ae:	693b      	ldr	r3, [r7, #16]
 80166b0:	681b      	ldr	r3, [r3, #0]
 80166b2:	2b00      	cmp	r3, #0
 80166b4:	d00b      	beq.n	80166ce <vPortFree+0x66>
	__asm volatile
 80166b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80166ba:	f383 8811 	msr	BASEPRI, r3
 80166be:	f3bf 8f6f 	isb	sy
 80166c2:	f3bf 8f4f 	dsb	sy
 80166c6:	60bb      	str	r3, [r7, #8]
}
 80166c8:	bf00      	nop
 80166ca:	bf00      	nop
 80166cc:	e7fd      	b.n	80166ca <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 80166ce:	693b      	ldr	r3, [r7, #16]
 80166d0:	685a      	ldr	r2, [r3, #4]
 80166d2:	4b14      	ldr	r3, [pc, #80]	@ (8016724 <vPortFree+0xbc>)
 80166d4:	681b      	ldr	r3, [r3, #0]
 80166d6:	4013      	ands	r3, r2
 80166d8:	2b00      	cmp	r3, #0
 80166da:	d01e      	beq.n	801671a <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 80166dc:	693b      	ldr	r3, [r7, #16]
 80166de:	681b      	ldr	r3, [r3, #0]
 80166e0:	2b00      	cmp	r3, #0
 80166e2:	d11a      	bne.n	801671a <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 80166e4:	693b      	ldr	r3, [r7, #16]
 80166e6:	685a      	ldr	r2, [r3, #4]
 80166e8:	4b0e      	ldr	r3, [pc, #56]	@ (8016724 <vPortFree+0xbc>)
 80166ea:	681b      	ldr	r3, [r3, #0]
 80166ec:	43db      	mvns	r3, r3
 80166ee:	401a      	ands	r2, r3
 80166f0:	693b      	ldr	r3, [r7, #16]
 80166f2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 80166f4:	f7fe fc64 	bl	8014fc0 <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 80166f8:	693b      	ldr	r3, [r7, #16]
 80166fa:	685a      	ldr	r2, [r3, #4]
 80166fc:	4b0a      	ldr	r3, [pc, #40]	@ (8016728 <vPortFree+0xc0>)
 80166fe:	681b      	ldr	r3, [r3, #0]
 8016700:	4413      	add	r3, r2
 8016702:	4a09      	ldr	r2, [pc, #36]	@ (8016728 <vPortFree+0xc0>)
 8016704:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 8016706:	6938      	ldr	r0, [r7, #16]
 8016708:	f000 f874 	bl	80167f4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 801670c:	4b07      	ldr	r3, [pc, #28]	@ (801672c <vPortFree+0xc4>)
 801670e:	681b      	ldr	r3, [r3, #0]
 8016710:	3301      	adds	r3, #1
 8016712:	4a06      	ldr	r2, [pc, #24]	@ (801672c <vPortFree+0xc4>)
 8016714:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 8016716:	f7fe fc61 	bl	8014fdc <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 801671a:	bf00      	nop
 801671c:	3718      	adds	r7, #24
 801671e:	46bd      	mov	sp, r7
 8016720:	bd80      	pop	{r7, pc}
 8016722:	bf00      	nop
 8016724:	20009b64 	.word	0x20009b64
 8016728:	20009b54 	.word	0x20009b54
 801672c:	20009b60 	.word	0x20009b60

08016730 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 8016730:	b480      	push	{r7}
 8016732:	b085      	sub	sp, #20
 8016734:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 8016736:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 801673a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 801673c:	4b27      	ldr	r3, [pc, #156]	@ (80167dc <prvHeapInit+0xac>)
 801673e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 8016740:	68fb      	ldr	r3, [r7, #12]
 8016742:	f003 0307 	and.w	r3, r3, #7
 8016746:	2b00      	cmp	r3, #0
 8016748:	d00c      	beq.n	8016764 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 801674a:	68fb      	ldr	r3, [r7, #12]
 801674c:	3307      	adds	r3, #7
 801674e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016750:	68fb      	ldr	r3, [r7, #12]
 8016752:	f023 0307 	bic.w	r3, r3, #7
 8016756:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 8016758:	68ba      	ldr	r2, [r7, #8]
 801675a:	68fb      	ldr	r3, [r7, #12]
 801675c:	1ad3      	subs	r3, r2, r3
 801675e:	4a1f      	ldr	r2, [pc, #124]	@ (80167dc <prvHeapInit+0xac>)
 8016760:	4413      	add	r3, r2
 8016762:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 8016764:	68fb      	ldr	r3, [r7, #12]
 8016766:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8016768:	4a1d      	ldr	r2, [pc, #116]	@ (80167e0 <prvHeapInit+0xb0>)
 801676a:	687b      	ldr	r3, [r7, #4]
 801676c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 801676e:	4b1c      	ldr	r3, [pc, #112]	@ (80167e0 <prvHeapInit+0xb0>)
 8016770:	2200      	movs	r2, #0
 8016772:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8016774:	687b      	ldr	r3, [r7, #4]
 8016776:	68ba      	ldr	r2, [r7, #8]
 8016778:	4413      	add	r3, r2
 801677a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 801677c:	2208      	movs	r2, #8
 801677e:	68fb      	ldr	r3, [r7, #12]
 8016780:	1a9b      	subs	r3, r3, r2
 8016782:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8016784:	68fb      	ldr	r3, [r7, #12]
 8016786:	f023 0307 	bic.w	r3, r3, #7
 801678a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 801678c:	68fb      	ldr	r3, [r7, #12]
 801678e:	4a15      	ldr	r2, [pc, #84]	@ (80167e4 <prvHeapInit+0xb4>)
 8016790:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 8016792:	4b14      	ldr	r3, [pc, #80]	@ (80167e4 <prvHeapInit+0xb4>)
 8016794:	681b      	ldr	r3, [r3, #0]
 8016796:	2200      	movs	r2, #0
 8016798:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 801679a:	4b12      	ldr	r3, [pc, #72]	@ (80167e4 <prvHeapInit+0xb4>)
 801679c:	681b      	ldr	r3, [r3, #0]
 801679e:	2200      	movs	r2, #0
 80167a0:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 80167a2:	687b      	ldr	r3, [r7, #4]
 80167a4:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 80167a6:	683b      	ldr	r3, [r7, #0]
 80167a8:	68fa      	ldr	r2, [r7, #12]
 80167aa:	1ad2      	subs	r2, r2, r3
 80167ac:	683b      	ldr	r3, [r7, #0]
 80167ae:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 80167b0:	4b0c      	ldr	r3, [pc, #48]	@ (80167e4 <prvHeapInit+0xb4>)
 80167b2:	681a      	ldr	r2, [r3, #0]
 80167b4:	683b      	ldr	r3, [r7, #0]
 80167b6:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80167b8:	683b      	ldr	r3, [r7, #0]
 80167ba:	685b      	ldr	r3, [r3, #4]
 80167bc:	4a0a      	ldr	r2, [pc, #40]	@ (80167e8 <prvHeapInit+0xb8>)
 80167be:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 80167c0:	683b      	ldr	r3, [r7, #0]
 80167c2:	685b      	ldr	r3, [r3, #4]
 80167c4:	4a09      	ldr	r2, [pc, #36]	@ (80167ec <prvHeapInit+0xbc>)
 80167c6:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 80167c8:	4b09      	ldr	r3, [pc, #36]	@ (80167f0 <prvHeapInit+0xc0>)
 80167ca:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 80167ce:	601a      	str	r2, [r3, #0]
}
 80167d0:	bf00      	nop
 80167d2:	3714      	adds	r7, #20
 80167d4:	46bd      	mov	sp, r7
 80167d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80167da:	4770      	bx	lr
 80167dc:	20001b48 	.word	0x20001b48
 80167e0:	20009b48 	.word	0x20009b48
 80167e4:	20009b50 	.word	0x20009b50
 80167e8:	20009b58 	.word	0x20009b58
 80167ec:	20009b54 	.word	0x20009b54
 80167f0:	20009b64 	.word	0x20009b64

080167f4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 80167f4:	b480      	push	{r7}
 80167f6:	b085      	sub	sp, #20
 80167f8:	af00      	add	r7, sp, #0
 80167fa:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 80167fc:	4b28      	ldr	r3, [pc, #160]	@ (80168a0 <prvInsertBlockIntoFreeList+0xac>)
 80167fe:	60fb      	str	r3, [r7, #12]
 8016800:	e002      	b.n	8016808 <prvInsertBlockIntoFreeList+0x14>
 8016802:	68fb      	ldr	r3, [r7, #12]
 8016804:	681b      	ldr	r3, [r3, #0]
 8016806:	60fb      	str	r3, [r7, #12]
 8016808:	68fb      	ldr	r3, [r7, #12]
 801680a:	681b      	ldr	r3, [r3, #0]
 801680c:	687a      	ldr	r2, [r7, #4]
 801680e:	429a      	cmp	r2, r3
 8016810:	d8f7      	bhi.n	8016802 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 8016812:	68fb      	ldr	r3, [r7, #12]
 8016814:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 8016816:	68fb      	ldr	r3, [r7, #12]
 8016818:	685b      	ldr	r3, [r3, #4]
 801681a:	68ba      	ldr	r2, [r7, #8]
 801681c:	4413      	add	r3, r2
 801681e:	687a      	ldr	r2, [r7, #4]
 8016820:	429a      	cmp	r2, r3
 8016822:	d108      	bne.n	8016836 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 8016824:	68fb      	ldr	r3, [r7, #12]
 8016826:	685a      	ldr	r2, [r3, #4]
 8016828:	687b      	ldr	r3, [r7, #4]
 801682a:	685b      	ldr	r3, [r3, #4]
 801682c:	441a      	add	r2, r3
 801682e:	68fb      	ldr	r3, [r7, #12]
 8016830:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 8016832:	68fb      	ldr	r3, [r7, #12]
 8016834:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 8016836:	687b      	ldr	r3, [r7, #4]
 8016838:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 801683a:	687b      	ldr	r3, [r7, #4]
 801683c:	685b      	ldr	r3, [r3, #4]
 801683e:	68ba      	ldr	r2, [r7, #8]
 8016840:	441a      	add	r2, r3
 8016842:	68fb      	ldr	r3, [r7, #12]
 8016844:	681b      	ldr	r3, [r3, #0]
 8016846:	429a      	cmp	r2, r3
 8016848:	d118      	bne.n	801687c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 801684a:	68fb      	ldr	r3, [r7, #12]
 801684c:	681a      	ldr	r2, [r3, #0]
 801684e:	4b15      	ldr	r3, [pc, #84]	@ (80168a4 <prvInsertBlockIntoFreeList+0xb0>)
 8016850:	681b      	ldr	r3, [r3, #0]
 8016852:	429a      	cmp	r2, r3
 8016854:	d00d      	beq.n	8016872 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 8016856:	687b      	ldr	r3, [r7, #4]
 8016858:	685a      	ldr	r2, [r3, #4]
 801685a:	68fb      	ldr	r3, [r7, #12]
 801685c:	681b      	ldr	r3, [r3, #0]
 801685e:	685b      	ldr	r3, [r3, #4]
 8016860:	441a      	add	r2, r3
 8016862:	687b      	ldr	r3, [r7, #4]
 8016864:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8016866:	68fb      	ldr	r3, [r7, #12]
 8016868:	681b      	ldr	r3, [r3, #0]
 801686a:	681a      	ldr	r2, [r3, #0]
 801686c:	687b      	ldr	r3, [r7, #4]
 801686e:	601a      	str	r2, [r3, #0]
 8016870:	e008      	b.n	8016884 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8016872:	4b0c      	ldr	r3, [pc, #48]	@ (80168a4 <prvInsertBlockIntoFreeList+0xb0>)
 8016874:	681a      	ldr	r2, [r3, #0]
 8016876:	687b      	ldr	r3, [r7, #4]
 8016878:	601a      	str	r2, [r3, #0]
 801687a:	e003      	b.n	8016884 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 801687c:	68fb      	ldr	r3, [r7, #12]
 801687e:	681a      	ldr	r2, [r3, #0]
 8016880:	687b      	ldr	r3, [r7, #4]
 8016882:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 8016884:	68fa      	ldr	r2, [r7, #12]
 8016886:	687b      	ldr	r3, [r7, #4]
 8016888:	429a      	cmp	r2, r3
 801688a:	d002      	beq.n	8016892 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 801688c:	68fb      	ldr	r3, [r7, #12]
 801688e:	687a      	ldr	r2, [r7, #4]
 8016890:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 8016892:	bf00      	nop
 8016894:	3714      	adds	r7, #20
 8016896:	46bd      	mov	sp, r7
 8016898:	f85d 7b04 	ldr.w	r7, [sp], #4
 801689c:	4770      	bx	lr
 801689e:	bf00      	nop
 80168a0:	20009b48 	.word	0x20009b48
 80168a4:	20009b50 	.word	0x20009b50

080168a8 <SPIF_Delay>:
bool     SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size);

/***********************************************************************************************************/

void SPIF_Delay(uint32_t Delay)
{
 80168a8:	b580      	push	{r7, lr}
 80168aa:	b084      	sub	sp, #16
 80168ac:	af00      	add	r7, sp, #0
 80168ae:	6078      	str	r0, [r7, #4]
#if SPIF_RTOS == SPIF_RTOS_DISABLE
  HAL_Delay(Delay);
#elif (SPIF_RTOS == SPIF_RTOS_CMSIS_V1) || (SPIF_RTOS == SPIF_RTOS_CMSIS_V2)
  uint32_t d = (configTICK_RATE_HZ * Delay) / 1000;
 80168b0:	687b      	ldr	r3, [r7, #4]
 80168b2:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80168b6:	fb02 f303 	mul.w	r3, r2, r3
 80168ba:	4a08      	ldr	r2, [pc, #32]	@ (80168dc <SPIF_Delay+0x34>)
 80168bc:	fba2 2303 	umull	r2, r3, r2, r3
 80168c0:	099b      	lsrs	r3, r3, #6
 80168c2:	60fb      	str	r3, [r7, #12]
  if (d == 0)
 80168c4:	68fb      	ldr	r3, [r7, #12]
 80168c6:	2b00      	cmp	r3, #0
 80168c8:	d101      	bne.n	80168ce <SPIF_Delay+0x26>
      d = 1;
 80168ca:	2301      	movs	r3, #1
 80168cc:	60fb      	str	r3, [r7, #12]
  osDelay(d);
 80168ce:	68f8      	ldr	r0, [r7, #12]
 80168d0:	f7fd fa9f 	bl	8013e12 <osDelay>
  uint32_t d = (TX_TIMER_TICKS_PER_SECOND * Delay) / 1000;
  if (d == 0)
    d = 1;
  tx_thread_sleep(d);
#endif
}
 80168d4:	bf00      	nop
 80168d6:	3710      	adds	r7, #16
 80168d8:	46bd      	mov	sp, r7
 80168da:	bd80      	pop	{r7, pc}
 80168dc:	10624dd3 	.word	0x10624dd3

080168e0 <SPIF_Lock>:

/***********************************************************************************************************/

void SPIF_Lock(SPIF_HandleTypeDef *Handle)
{
 80168e0:	b580      	push	{r7, lr}
 80168e2:	b082      	sub	sp, #8
 80168e4:	af00      	add	r7, sp, #0
 80168e6:	6078      	str	r0, [r7, #4]
  while (Handle->Lock)
 80168e8:	e002      	b.n	80168f0 <SPIF_Lock+0x10>
  {
    SPIF_Delay(1);
 80168ea:	2001      	movs	r0, #1
 80168ec:	f7ff ffdc 	bl	80168a8 <SPIF_Delay>
  while (Handle->Lock)
 80168f0:	687b      	ldr	r3, [r7, #4]
 80168f2:	7b1b      	ldrb	r3, [r3, #12]
 80168f4:	2b00      	cmp	r3, #0
 80168f6:	d1f8      	bne.n	80168ea <SPIF_Lock+0xa>
  }
  Handle->Lock = 1;
 80168f8:	687b      	ldr	r3, [r7, #4]
 80168fa:	2201      	movs	r2, #1
 80168fc:	731a      	strb	r2, [r3, #12]
}
 80168fe:	bf00      	nop
 8016900:	3708      	adds	r7, #8
 8016902:	46bd      	mov	sp, r7
 8016904:	bd80      	pop	{r7, pc}

08016906 <SPIF_UnLock>:

/***********************************************************************************************************/

void SPIF_UnLock(SPIF_HandleTypeDef *Handle)
{
 8016906:	b480      	push	{r7}
 8016908:	b083      	sub	sp, #12
 801690a:	af00      	add	r7, sp, #0
 801690c:	6078      	str	r0, [r7, #4]
  Handle->Lock = 0;
 801690e:	687b      	ldr	r3, [r7, #4]
 8016910:	2200      	movs	r2, #0
 8016912:	731a      	strb	r2, [r3, #12]
}
 8016914:	bf00      	nop
 8016916:	370c      	adds	r7, #12
 8016918:	46bd      	mov	sp, r7
 801691a:	f85d 7b04 	ldr.w	r7, [sp], #4
 801691e:	4770      	bx	lr

08016920 <SPIF_CsPin>:

/***********************************************************************************************************/

void SPIF_CsPin(SPIF_HandleTypeDef *Handle, bool Select)
{
 8016920:	b580      	push	{r7, lr}
 8016922:	b084      	sub	sp, #16
 8016924:	af00      	add	r7, sp, #0
 8016926:	6078      	str	r0, [r7, #4]
 8016928:	460b      	mov	r3, r1
 801692a:	70fb      	strb	r3, [r7, #3]
  HAL_GPIO_WritePin(Handle->Gpio, Handle->Pin, (GPIO_PinState)Select);
 801692c:	687b      	ldr	r3, [r7, #4]
 801692e:	6858      	ldr	r0, [r3, #4]
 8016930:	687b      	ldr	r3, [r7, #4]
 8016932:	691b      	ldr	r3, [r3, #16]
 8016934:	b29b      	uxth	r3, r3
 8016936:	78fa      	ldrb	r2, [r7, #3]
 8016938:	4619      	mov	r1, r3
 801693a:	f7f0 fc3b 	bl	80071b4 <HAL_GPIO_WritePin>
  for (int i = 0; i < 10; i++);
 801693e:	2300      	movs	r3, #0
 8016940:	60fb      	str	r3, [r7, #12]
 8016942:	e002      	b.n	801694a <SPIF_CsPin+0x2a>
 8016944:	68fb      	ldr	r3, [r7, #12]
 8016946:	3301      	adds	r3, #1
 8016948:	60fb      	str	r3, [r7, #12]
 801694a:	68fb      	ldr	r3, [r7, #12]
 801694c:	2b09      	cmp	r3, #9
 801694e:	ddf9      	ble.n	8016944 <SPIF_CsPin+0x24>
}
 8016950:	bf00      	nop
 8016952:	bf00      	nop
 8016954:	3710      	adds	r7, #16
 8016956:	46bd      	mov	sp, r7
 8016958:	bd80      	pop	{r7, pc}

0801695a <SPIF_TransmitReceive>:

/***********************************************************************************************************/

bool SPIF_TransmitReceive(SPIF_HandleTypeDef *Handle, uint8_t *Tx, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 801695a:	b580      	push	{r7, lr}
 801695c:	b088      	sub	sp, #32
 801695e:	af02      	add	r7, sp, #8
 8016960:	60f8      	str	r0, [r7, #12]
 8016962:	60b9      	str	r1, [r7, #8]
 8016964:	607a      	str	r2, [r7, #4]
 8016966:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016968:	2300      	movs	r3, #0
 801696a:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_TransmitReceive(Handle->HSpi, Tx, Rx, Size, Timeout) == HAL_OK)
 801696c:	68fb      	ldr	r3, [r7, #12]
 801696e:	6818      	ldr	r0, [r3, #0]
 8016970:	683b      	ldr	r3, [r7, #0]
 8016972:	b29a      	uxth	r2, r3
 8016974:	6a3b      	ldr	r3, [r7, #32]
 8016976:	9300      	str	r3, [sp, #0]
 8016978:	4613      	mov	r3, r2
 801697a:	687a      	ldr	r2, [r7, #4]
 801697c:	68b9      	ldr	r1, [r7, #8]
 801697e:	f7f5 fc7a 	bl	800c276 <HAL_SPI_TransmitReceive>
 8016982:	4603      	mov	r3, r0
 8016984:	2b00      	cmp	r3, #0
 8016986:	d101      	bne.n	801698c <SPIF_TransmitReceive+0x32>
  {
    retVal = true;
 8016988:	2301      	movs	r3, #1
 801698a:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 801698c:	7dfb      	ldrb	r3, [r7, #23]
}
 801698e:	4618      	mov	r0, r3
 8016990:	3718      	adds	r7, #24
 8016992:	46bd      	mov	sp, r7
 8016994:	bd80      	pop	{r7, pc}

08016996 <SPIF_Transmit>:

/***********************************************************************************************************/

bool SPIF_Transmit(SPIF_HandleTypeDef *Handle, uint8_t *Tx, size_t Size, uint32_t Timeout)
{
 8016996:	b580      	push	{r7, lr}
 8016998:	b086      	sub	sp, #24
 801699a:	af00      	add	r7, sp, #0
 801699c:	60f8      	str	r0, [r7, #12]
 801699e:	60b9      	str	r1, [r7, #8]
 80169a0:	607a      	str	r2, [r7, #4]
 80169a2:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80169a4:	2300      	movs	r3, #0
 80169a6:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Transmit(Handle->HSpi, Tx, Size, Timeout) == HAL_OK)
 80169a8:	68fb      	ldr	r3, [r7, #12]
 80169aa:	6818      	ldr	r0, [r3, #0]
 80169ac:	687b      	ldr	r3, [r7, #4]
 80169ae:	b29a      	uxth	r2, r3
 80169b0:	683b      	ldr	r3, [r7, #0]
 80169b2:	68b9      	ldr	r1, [r7, #8]
 80169b4:	f7f5 f9b1 	bl	800bd1a <HAL_SPI_Transmit>
 80169b8:	4603      	mov	r3, r0
 80169ba:	2b00      	cmp	r3, #0
 80169bc:	d101      	bne.n	80169c2 <SPIF_Transmit+0x2c>
  {
    retVal = true;
 80169be:	2301      	movs	r3, #1
 80169c0:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80169c2:	7dfb      	ldrb	r3, [r7, #23]
}
 80169c4:	4618      	mov	r0, r3
 80169c6:	3718      	adds	r7, #24
 80169c8:	46bd      	mov	sp, r7
 80169ca:	bd80      	pop	{r7, pc}

080169cc <SPIF_Receive>:

/***********************************************************************************************************/

bool SPIF_Receive(SPIF_HandleTypeDef *Handle, uint8_t *Rx, size_t Size, uint32_t Timeout)
{
 80169cc:	b580      	push	{r7, lr}
 80169ce:	b086      	sub	sp, #24
 80169d0:	af00      	add	r7, sp, #0
 80169d2:	60f8      	str	r0, [r7, #12]
 80169d4:	60b9      	str	r1, [r7, #8]
 80169d6:	607a      	str	r2, [r7, #4]
 80169d8:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 80169da:	2300      	movs	r3, #0
 80169dc:	75fb      	strb	r3, [r7, #23]
#if (SPIF_PLATFORM == SPIF_PLATFORM_HAL)
  if (HAL_SPI_Receive(Handle->HSpi, Rx, Size, Timeout) == HAL_OK)
 80169de:	68fb      	ldr	r3, [r7, #12]
 80169e0:	6818      	ldr	r0, [r3, #0]
 80169e2:	687b      	ldr	r3, [r7, #4]
 80169e4:	b29a      	uxth	r2, r3
 80169e6:	683b      	ldr	r3, [r7, #0]
 80169e8:	68b9      	ldr	r1, [r7, #8]
 80169ea:	f7f5 fb0c 	bl	800c006 <HAL_SPI_Receive>
 80169ee:	4603      	mov	r3, r0
 80169f0:	2b00      	cmp	r3, #0
 80169f2:	d101      	bne.n	80169f8 <SPIF_Receive+0x2c>
  {
    retVal = true;
 80169f4:	2301      	movs	r3, #1
 80169f6:	75fb      	strb	r3, [r7, #23]
        break;
      }
    }
  }
#endif
  return retVal;
 80169f8:	7dfb      	ldrb	r3, [r7, #23]
}
 80169fa:	4618      	mov	r0, r3
 80169fc:	3718      	adds	r7, #24
 80169fe:	46bd      	mov	sp, r7
 8016a00:	bd80      	pop	{r7, pc}

08016a02 <SPIF_WriteEnable>:

/***********************************************************************************************************/

bool SPIF_WriteEnable(SPIF_HandleTypeDef *Handle)
{
 8016a02:	b580      	push	{r7, lr}
 8016a04:	b084      	sub	sp, #16
 8016a06:	af00      	add	r7, sp, #0
 8016a08:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016a0a:	2301      	movs	r3, #1
 8016a0c:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEENABLE};
 8016a0e:	2306      	movs	r3, #6
 8016a10:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016a12:	2100      	movs	r1, #0
 8016a14:	6878      	ldr	r0, [r7, #4]
 8016a16:	f7ff ff83 	bl	8016920 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016a1a:	f107 010c 	add.w	r1, r7, #12
 8016a1e:	2364      	movs	r3, #100	@ 0x64
 8016a20:	2201      	movs	r2, #1
 8016a22:	6878      	ldr	r0, [r7, #4]
 8016a24:	f7ff ffb7 	bl	8016996 <SPIF_Transmit>
 8016a28:	4603      	mov	r3, r0
 8016a2a:	f083 0301 	eor.w	r3, r3, #1
 8016a2e:	b2db      	uxtb	r3, r3
 8016a30:	2b00      	cmp	r3, #0
 8016a32:	d001      	beq.n	8016a38 <SPIF_WriteEnable+0x36>
  {
    retVal = false;
 8016a34:	2300      	movs	r3, #0
 8016a36:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteEnable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016a38:	2101      	movs	r1, #1
 8016a3a:	6878      	ldr	r0, [r7, #4]
 8016a3c:	f7ff ff70 	bl	8016920 <SPIF_CsPin>
  return retVal;
 8016a40:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a42:	4618      	mov	r0, r3
 8016a44:	3710      	adds	r7, #16
 8016a46:	46bd      	mov	sp, r7
 8016a48:	bd80      	pop	{r7, pc}

08016a4a <SPIF_WriteDisable>:

/***********************************************************************************************************/

bool SPIF_WriteDisable(SPIF_HandleTypeDef *Handle)
{
 8016a4a:	b580      	push	{r7, lr}
 8016a4c:	b084      	sub	sp, #16
 8016a4e:	af00      	add	r7, sp, #0
 8016a50:	6078      	str	r0, [r7, #4]
  bool retVal = true;
 8016a52:	2301      	movs	r3, #1
 8016a54:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[1] = {SPIF_CMD_WRITEDISABLE};
 8016a56:	2304      	movs	r3, #4
 8016a58:	733b      	strb	r3, [r7, #12]
  SPIF_CsPin(Handle, 0);
 8016a5a:	2100      	movs	r1, #0
 8016a5c:	6878      	ldr	r0, [r7, #4]
 8016a5e:	f7ff ff5f 	bl	8016920 <SPIF_CsPin>
  if (SPIF_Transmit(Handle, tx, 1, 100) == false)
 8016a62:	f107 010c 	add.w	r1, r7, #12
 8016a66:	2364      	movs	r3, #100	@ 0x64
 8016a68:	2201      	movs	r2, #1
 8016a6a:	6878      	ldr	r0, [r7, #4]
 8016a6c:	f7ff ff93 	bl	8016996 <SPIF_Transmit>
 8016a70:	4603      	mov	r3, r0
 8016a72:	f083 0301 	eor.w	r3, r3, #1
 8016a76:	b2db      	uxtb	r3, r3
 8016a78:	2b00      	cmp	r3, #0
 8016a7a:	d001      	beq.n	8016a80 <SPIF_WriteDisable+0x36>
  {
    retVal = false;
 8016a7c:	2300      	movs	r3, #0
 8016a7e:	73fb      	strb	r3, [r7, #15]
    dprintf("SPIF_WriteDisable() Error\r\n");
  }
  SPIF_CsPin(Handle, 1);
 8016a80:	2101      	movs	r1, #1
 8016a82:	6878      	ldr	r0, [r7, #4]
 8016a84:	f7ff ff4c 	bl	8016920 <SPIF_CsPin>
  return retVal;
 8016a88:	7bfb      	ldrb	r3, [r7, #15]
}
 8016a8a:	4618      	mov	r0, r3
 8016a8c:	3710      	adds	r7, #16
 8016a8e:	46bd      	mov	sp, r7
 8016a90:	bd80      	pop	{r7, pc}

08016a92 <SPIF_ReadReg1>:

/***********************************************************************************************************/

uint8_t SPIF_ReadReg1(SPIF_HandleTypeDef *Handle)
{
 8016a92:	b580      	push	{r7, lr}
 8016a94:	b086      	sub	sp, #24
 8016a96:	af02      	add	r7, sp, #8
 8016a98:	6078      	str	r0, [r7, #4]
  uint8_t retVal = 0;
 8016a9a:	2300      	movs	r3, #0
 8016a9c:	73fb      	strb	r3, [r7, #15]
  uint8_t tx[2] = {SPIF_CMD_READSTATUS1, SPIF_DUMMY_BYTE};
 8016a9e:	f24a 5305 	movw	r3, #42245	@ 0xa505
 8016aa2:	81bb      	strh	r3, [r7, #12]
  uint8_t rx[2];
  SPIF_CsPin(Handle, 0);
 8016aa4:	2100      	movs	r1, #0
 8016aa6:	6878      	ldr	r0, [r7, #4]
 8016aa8:	f7ff ff3a 	bl	8016920 <SPIF_CsPin>
  if (SPIF_TransmitReceive(Handle, tx, rx, 2, 100) == true)
 8016aac:	f107 0208 	add.w	r2, r7, #8
 8016ab0:	f107 010c 	add.w	r1, r7, #12
 8016ab4:	2364      	movs	r3, #100	@ 0x64
 8016ab6:	9300      	str	r3, [sp, #0]
 8016ab8:	2302      	movs	r3, #2
 8016aba:	6878      	ldr	r0, [r7, #4]
 8016abc:	f7ff ff4d 	bl	801695a <SPIF_TransmitReceive>
 8016ac0:	4603      	mov	r3, r0
 8016ac2:	2b00      	cmp	r3, #0
 8016ac4:	d001      	beq.n	8016aca <SPIF_ReadReg1+0x38>
  {
    retVal = rx[1];
 8016ac6:	7a7b      	ldrb	r3, [r7, #9]
 8016ac8:	73fb      	strb	r3, [r7, #15]
  }
  SPIF_CsPin(Handle, 1);
 8016aca:	2101      	movs	r1, #1
 8016acc:	6878      	ldr	r0, [r7, #4]
 8016ace:	f7ff ff27 	bl	8016920 <SPIF_CsPin>
  return retVal;
 8016ad2:	7bfb      	ldrb	r3, [r7, #15]
}
 8016ad4:	4618      	mov	r0, r3
 8016ad6:	3710      	adds	r7, #16
 8016ad8:	46bd      	mov	sp, r7
 8016ada:	bd80      	pop	{r7, pc}

08016adc <SPIF_WaitForWriting>:
}

/***********************************************************************************************************/

bool SPIF_WaitForWriting(SPIF_HandleTypeDef *Handle, uint32_t Timeout)
{
 8016adc:	b580      	push	{r7, lr}
 8016ade:	b084      	sub	sp, #16
 8016ae0:	af00      	add	r7, sp, #0
 8016ae2:	6078      	str	r0, [r7, #4]
 8016ae4:	6039      	str	r1, [r7, #0]
  bool retVal = false;
 8016ae6:	2300      	movs	r3, #0
 8016ae8:	73fb      	strb	r3, [r7, #15]
  uint32_t startTime = HAL_GetTick();
 8016aea:	f7ee fd5f 	bl	80055ac <HAL_GetTick>
 8016aee:	60b8      	str	r0, [r7, #8]
  while (1)
  {
    SPIF_Delay(1);
 8016af0:	2001      	movs	r0, #1
 8016af2:	f7ff fed9 	bl	80168a8 <SPIF_Delay>
    if (HAL_GetTick() - startTime >= Timeout)
 8016af6:	f7ee fd59 	bl	80055ac <HAL_GetTick>
 8016afa:	4602      	mov	r2, r0
 8016afc:	68bb      	ldr	r3, [r7, #8]
 8016afe:	1ad3      	subs	r3, r2, r3
 8016b00:	683a      	ldr	r2, [r7, #0]
 8016b02:	429a      	cmp	r2, r3
 8016b04:	d90a      	bls.n	8016b1c <SPIF_WaitForWriting+0x40>
    {
      dprintf("SPIF_WaitForWriting() TIMEOUT\r\n");
      break;
    }
    if ((SPIF_ReadReg1(Handle) & SPIF_STATUS1_BUSY) == 0)
 8016b06:	6878      	ldr	r0, [r7, #4]
 8016b08:	f7ff ffc3 	bl	8016a92 <SPIF_ReadReg1>
 8016b0c:	4603      	mov	r3, r0
 8016b0e:	f003 0301 	and.w	r3, r3, #1
 8016b12:	2b00      	cmp	r3, #0
 8016b14:	d1ec      	bne.n	8016af0 <SPIF_WaitForWriting+0x14>
    {
      retVal = true;
 8016b16:	2301      	movs	r3, #1
 8016b18:	73fb      	strb	r3, [r7, #15]
      break;
 8016b1a:	e000      	b.n	8016b1e <SPIF_WaitForWriting+0x42>
      break;
 8016b1c:	bf00      	nop
    }
  }
  return retVal;
 8016b1e:	7bfb      	ldrb	r3, [r7, #15]
}
 8016b20:	4618      	mov	r0, r3
 8016b22:	3710      	adds	r7, #16
 8016b24:	46bd      	mov	sp, r7
 8016b26:	bd80      	pop	{r7, pc}

08016b28 <SPIF_FindChip>:

/***********************************************************************************************************/

bool SPIF_FindChip(SPIF_HandleTypeDef *Handle)
{
 8016b28:	b580      	push	{r7, lr}
 8016b2a:	b088      	sub	sp, #32
 8016b2c:	af02      	add	r7, sp, #8
 8016b2e:	6078      	str	r0, [r7, #4]
  uint8_t tx[4] = {SPIF_CMD_JEDECID, 0xFF, 0xFF, 0xFF};
 8016b30:	f06f 0360 	mvn.w	r3, #96	@ 0x60
 8016b34:	613b      	str	r3, [r7, #16]
  uint8_t rx[4];
  bool retVal = false;
 8016b36:	2300      	movs	r3, #0
 8016b38:	75fb      	strb	r3, [r7, #23]
  do
  {
    dprintf("SPIF_FindChip()\r\n");
    SPIF_CsPin(Handle, 0);
 8016b3a:	2100      	movs	r1, #0
 8016b3c:	6878      	ldr	r0, [r7, #4]
 8016b3e:	f7ff feef 	bl	8016920 <SPIF_CsPin>
    if (SPIF_TransmitReceive(Handle, tx, rx, 4, 100) == false)
 8016b42:	f107 020c 	add.w	r2, r7, #12
 8016b46:	f107 0110 	add.w	r1, r7, #16
 8016b4a:	2364      	movs	r3, #100	@ 0x64
 8016b4c:	9300      	str	r3, [sp, #0]
 8016b4e:	2304      	movs	r3, #4
 8016b50:	6878      	ldr	r0, [r7, #4]
 8016b52:	f7ff ff02 	bl	801695a <SPIF_TransmitReceive>
 8016b56:	4603      	mov	r3, r0
 8016b58:	f083 0301 	eor.w	r3, r3, #1
 8016b5c:	b2db      	uxtb	r3, r3
 8016b5e:	2b00      	cmp	r3, #0
 8016b60:	d004      	beq.n	8016b6c <SPIF_FindChip+0x44>
    {
      SPIF_CsPin(Handle, 1);
 8016b62:	2101      	movs	r1, #1
 8016b64:	6878      	ldr	r0, [r7, #4]
 8016b66:	f7ff fedb 	bl	8016920 <SPIF_CsPin>
      break;
 8016b6a:	e16f      	b.n	8016e4c <SPIF_FindChip+0x324>
    }
    SPIF_CsPin(Handle, 1);
 8016b6c:	2101      	movs	r1, #1
 8016b6e:	6878      	ldr	r0, [r7, #4]
 8016b70:	f7ff fed6 	bl	8016920 <SPIF_CsPin>
    dprintf("CHIP ID: 0x%02X%02X%02X\r\n", rx[1], rx[2], rx[3]);
    Handle->Manufactor = rx[1];
 8016b74:	7b7a      	ldrb	r2, [r7, #13]
 8016b76:	687b      	ldr	r3, [r7, #4]
 8016b78:	721a      	strb	r2, [r3, #8]
    Handle->MemType = rx[2];
 8016b7a:	7bba      	ldrb	r2, [r7, #14]
 8016b7c:	687b      	ldr	r3, [r7, #4]
 8016b7e:	72da      	strb	r2, [r3, #11]
    Handle->Size = rx[3];
 8016b80:	7bfa      	ldrb	r2, [r7, #15]
 8016b82:	687b      	ldr	r3, [r7, #4]
 8016b84:	725a      	strb	r2, [r3, #9]

    dprintf("SPIF MANUFACTURE: ");
    switch (Handle->Manufactor)
 8016b86:	687b      	ldr	r3, [r7, #4]
 8016b88:	7a1b      	ldrb	r3, [r3, #8]
 8016b8a:	2bef      	cmp	r3, #239	@ 0xef
 8016b8c:	f000 80f0 	beq.w	8016d70 <SPIF_FindChip+0x248>
 8016b90:	2bef      	cmp	r3, #239	@ 0xef
 8016b92:	f300 80e9 	bgt.w	8016d68 <SPIF_FindChip+0x240>
 8016b96:	2bc8      	cmp	r3, #200	@ 0xc8
 8016b98:	f300 80e6 	bgt.w	8016d68 <SPIF_FindChip+0x240>
 8016b9c:	2b85      	cmp	r3, #133	@ 0x85
 8016b9e:	da0c      	bge.n	8016bba <SPIF_FindChip+0x92>
 8016ba0:	2b62      	cmp	r3, #98	@ 0x62
 8016ba2:	f000 80e7 	beq.w	8016d74 <SPIF_FindChip+0x24c>
 8016ba6:	2b62      	cmp	r3, #98	@ 0x62
 8016ba8:	f300 80de 	bgt.w	8016d68 <SPIF_FindChip+0x240>
 8016bac:	2b20      	cmp	r3, #32
 8016bae:	f300 80d9 	bgt.w	8016d64 <SPIF_FindChip+0x23c>
 8016bb2:	2b00      	cmp	r3, #0
 8016bb4:	f300 8090 	bgt.w	8016cd8 <SPIF_FindChip+0x1b0>
 8016bb8:	e0d6      	b.n	8016d68 <SPIF_FindChip+0x240>
 8016bba:	3b85      	subs	r3, #133	@ 0x85
 8016bbc:	2b43      	cmp	r3, #67	@ 0x43
 8016bbe:	f200 80d3 	bhi.w	8016d68 <SPIF_FindChip+0x240>
 8016bc2:	a201      	add	r2, pc, #4	@ (adr r2, 8016bc8 <SPIF_FindChip+0xa0>)
 8016bc4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016bc8:	08016d79 	.word	0x08016d79
 8016bcc:	08016d69 	.word	0x08016d69
 8016bd0:	08016d69 	.word	0x08016d69
 8016bd4:	08016d69 	.word	0x08016d69
 8016bd8:	08016d79 	.word	0x08016d79
 8016bdc:	08016d69 	.word	0x08016d69
 8016be0:	08016d69 	.word	0x08016d69
 8016be4:	08016d79 	.word	0x08016d79
 8016be8:	08016d69 	.word	0x08016d69
 8016bec:	08016d69 	.word	0x08016d69
 8016bf0:	08016d69 	.word	0x08016d69
 8016bf4:	08016d69 	.word	0x08016d69
 8016bf8:	08016d69 	.word	0x08016d69
 8016bfc:	08016d69 	.word	0x08016d69
 8016c00:	08016d69 	.word	0x08016d69
 8016c04:	08016d69 	.word	0x08016d69
 8016c08:	08016d69 	.word	0x08016d69
 8016c0c:	08016d69 	.word	0x08016d69
 8016c10:	08016d69 	.word	0x08016d69
 8016c14:	08016d69 	.word	0x08016d69
 8016c18:	08016d69 	.word	0x08016d69
 8016c1c:	08016d69 	.word	0x08016d69
 8016c20:	08016d69 	.word	0x08016d69
 8016c24:	08016d69 	.word	0x08016d69
 8016c28:	08016d79 	.word	0x08016d79
 8016c2c:	08016d69 	.word	0x08016d69
 8016c30:	08016d69 	.word	0x08016d69
 8016c34:	08016d69 	.word	0x08016d69
 8016c38:	08016d79 	.word	0x08016d79
 8016c3c:	08016d69 	.word	0x08016d69
 8016c40:	08016d69 	.word	0x08016d69
 8016c44:	08016d69 	.word	0x08016d69
 8016c48:	08016d69 	.word	0x08016d69
 8016c4c:	08016d69 	.word	0x08016d69
 8016c50:	08016d69 	.word	0x08016d69
 8016c54:	08016d69 	.word	0x08016d69
 8016c58:	08016d69 	.word	0x08016d69
 8016c5c:	08016d69 	.word	0x08016d69
 8016c60:	08016d69 	.word	0x08016d69
 8016c64:	08016d69 	.word	0x08016d69
 8016c68:	08016d79 	.word	0x08016d79
 8016c6c:	08016d69 	.word	0x08016d69
 8016c70:	08016d69 	.word	0x08016d69
 8016c74:	08016d69 	.word	0x08016d69
 8016c78:	08016d69 	.word	0x08016d69
 8016c7c:	08016d69 	.word	0x08016d69
 8016c80:	08016d69 	.word	0x08016d69
 8016c84:	08016d69 	.word	0x08016d69
 8016c88:	08016d69 	.word	0x08016d69
 8016c8c:	08016d69 	.word	0x08016d69
 8016c90:	08016d69 	.word	0x08016d69
 8016c94:	08016d69 	.word	0x08016d69
 8016c98:	08016d69 	.word	0x08016d69
 8016c9c:	08016d69 	.word	0x08016d69
 8016ca0:	08016d69 	.word	0x08016d69
 8016ca4:	08016d69 	.word	0x08016d69
 8016ca8:	08016d69 	.word	0x08016d69
 8016cac:	08016d69 	.word	0x08016d69
 8016cb0:	08016d79 	.word	0x08016d79
 8016cb4:	08016d69 	.word	0x08016d69
 8016cb8:	08016d69 	.word	0x08016d69
 8016cbc:	08016d79 	.word	0x08016d79
 8016cc0:	08016d69 	.word	0x08016d69
 8016cc4:	08016d69 	.word	0x08016d69
 8016cc8:	08016d69 	.word	0x08016d69
 8016ccc:	08016d69 	.word	0x08016d69
 8016cd0:	08016d69 	.word	0x08016d69
 8016cd4:	08016d79 	.word	0x08016d79
 8016cd8:	3b01      	subs	r3, #1
 8016cda:	2b1f      	cmp	r3, #31
 8016cdc:	d844      	bhi.n	8016d68 <SPIF_FindChip+0x240>
 8016cde:	a201      	add	r2, pc, #4	@ (adr r2, 8016ce4 <SPIF_FindChip+0x1bc>)
 8016ce0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016ce4:	08016d7d 	.word	0x08016d7d
 8016ce8:	08016d69 	.word	0x08016d69
 8016cec:	08016d69 	.word	0x08016d69
 8016cf0:	08016d7d 	.word	0x08016d7d
 8016cf4:	08016d69 	.word	0x08016d69
 8016cf8:	08016d69 	.word	0x08016d69
 8016cfc:	08016d69 	.word	0x08016d69
 8016d00:	08016d69 	.word	0x08016d69
 8016d04:	08016d69 	.word	0x08016d69
 8016d08:	08016d69 	.word	0x08016d69
 8016d0c:	08016d69 	.word	0x08016d69
 8016d10:	08016d69 	.word	0x08016d69
 8016d14:	08016d69 	.word	0x08016d69
 8016d18:	08016d69 	.word	0x08016d69
 8016d1c:	08016d69 	.word	0x08016d69
 8016d20:	08016d69 	.word	0x08016d69
 8016d24:	08016d69 	.word	0x08016d69
 8016d28:	08016d69 	.word	0x08016d69
 8016d2c:	08016d69 	.word	0x08016d69
 8016d30:	08016d69 	.word	0x08016d69
 8016d34:	08016d69 	.word	0x08016d69
 8016d38:	08016d69 	.word	0x08016d69
 8016d3c:	08016d69 	.word	0x08016d69
 8016d40:	08016d69 	.word	0x08016d69
 8016d44:	08016d69 	.word	0x08016d69
 8016d48:	08016d69 	.word	0x08016d69
 8016d4c:	08016d69 	.word	0x08016d69
 8016d50:	08016d7d 	.word	0x08016d7d
 8016d54:	08016d69 	.word	0x08016d69
 8016d58:	08016d69 	.word	0x08016d69
 8016d5c:	08016d69 	.word	0x08016d69
 8016d60:	08016d7d 	.word	0x08016d7d
 8016d64:	2b37      	cmp	r3, #55	@ 0x37
 8016d66:	d00b      	beq.n	8016d80 <SPIF_FindChip+0x258>
      break;
    case SPIF_MANUFACTOR_PUYA:
      dprintf("PUYA");
      break;
    default:
      Handle->Manufactor = SPIF_MANUFACTOR_ERROR;
 8016d68:	687b      	ldr	r3, [r7, #4]
 8016d6a:	2200      	movs	r2, #0
 8016d6c:	721a      	strb	r2, [r3, #8]
      dprintf("ERROR");
      break;
 8016d6e:	e008      	b.n	8016d82 <SPIF_FindChip+0x25a>
      break;
 8016d70:	bf00      	nop
 8016d72:	e006      	b.n	8016d82 <SPIF_FindChip+0x25a>
      break;
 8016d74:	bf00      	nop
 8016d76:	e004      	b.n	8016d82 <SPIF_FindChip+0x25a>
      break;
 8016d78:	bf00      	nop
 8016d7a:	e002      	b.n	8016d82 <SPIF_FindChip+0x25a>
      break;
 8016d7c:	bf00      	nop
 8016d7e:	e000      	b.n	8016d82 <SPIF_FindChip+0x25a>
      break;
 8016d80:	bf00      	nop
    }
    dprintf(" - MEMTYPE: 0x%02X", Handle->MemType);
    dprintf(" - SIZE: ");
    switch (Handle->Size)
 8016d82:	687b      	ldr	r3, [r7, #4]
 8016d84:	7a5b      	ldrb	r3, [r3, #9]
 8016d86:	3b11      	subs	r3, #17
 8016d88:	2b0f      	cmp	r3, #15
 8016d8a:	d84e      	bhi.n	8016e2a <SPIF_FindChip+0x302>
 8016d8c:	a201      	add	r2, pc, #4	@ (adr r2, 8016d94 <SPIF_FindChip+0x26c>)
 8016d8e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8016d92:	bf00      	nop
 8016d94:	08016dd5 	.word	0x08016dd5
 8016d98:	08016ddd 	.word	0x08016ddd
 8016d9c:	08016de5 	.word	0x08016de5
 8016da0:	08016ded 	.word	0x08016ded
 8016da4:	08016df5 	.word	0x08016df5
 8016da8:	08016dfd 	.word	0x08016dfd
 8016dac:	08016e05 	.word	0x08016e05
 8016db0:	08016e0d 	.word	0x08016e0d
 8016db4:	08016e17 	.word	0x08016e17
 8016db8:	08016e2b 	.word	0x08016e2b
 8016dbc:	08016e2b 	.word	0x08016e2b
 8016dc0:	08016e2b 	.word	0x08016e2b
 8016dc4:	08016e2b 	.word	0x08016e2b
 8016dc8:	08016e2b 	.word	0x08016e2b
 8016dcc:	08016e2b 	.word	0x08016e2b
 8016dd0:	08016e21 	.word	0x08016e21
    {
    case SPIF_SIZE_1MBIT:
      Handle->BlockCnt = 2;
 8016dd4:	687b      	ldr	r3, [r7, #4]
 8016dd6:	2202      	movs	r2, #2
 8016dd8:	61da      	str	r2, [r3, #28]
      dprintf("1 MBIT\r\n");
      break;
 8016dda:	e02a      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_2MBIT:
      Handle->BlockCnt = 4;
 8016ddc:	687b      	ldr	r3, [r7, #4]
 8016dde:	2204      	movs	r2, #4
 8016de0:	61da      	str	r2, [r3, #28]
      dprintf("2 MBIT\r\n");
      break;
 8016de2:	e026      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_4MBIT:
      Handle->BlockCnt = 8;
 8016de4:	687b      	ldr	r3, [r7, #4]
 8016de6:	2208      	movs	r2, #8
 8016de8:	61da      	str	r2, [r3, #28]
      dprintf("4 MBIT\r\n");
      break;
 8016dea:	e022      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_8MBIT:
      Handle->BlockCnt = 16;
 8016dec:	687b      	ldr	r3, [r7, #4]
 8016dee:	2210      	movs	r2, #16
 8016df0:	61da      	str	r2, [r3, #28]
      dprintf("8 MBIT\r\n");
      break;
 8016df2:	e01e      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_16MBIT:
      Handle->BlockCnt = 32;
 8016df4:	687b      	ldr	r3, [r7, #4]
 8016df6:	2220      	movs	r2, #32
 8016df8:	61da      	str	r2, [r3, #28]
      dprintf("16 MBIT\r\n");
      break;
 8016dfa:	e01a      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_32MBIT:
      Handle->BlockCnt = 64;
 8016dfc:	687b      	ldr	r3, [r7, #4]
 8016dfe:	2240      	movs	r2, #64	@ 0x40
 8016e00:	61da      	str	r2, [r3, #28]
      dprintf("32 MBIT\r\n");
      break;
 8016e02:	e016      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_64MBIT:
      Handle->BlockCnt = 128;
 8016e04:	687b      	ldr	r3, [r7, #4]
 8016e06:	2280      	movs	r2, #128	@ 0x80
 8016e08:	61da      	str	r2, [r3, #28]
      dprintf("64 MBIT\r\n");
      break;
 8016e0a:	e012      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_128MBIT:
      Handle->BlockCnt = 256;
 8016e0c:	687b      	ldr	r3, [r7, #4]
 8016e0e:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8016e12:	61da      	str	r2, [r3, #28]
      dprintf("128 MBIT\r\n");
      break;
 8016e14:	e00d      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_256MBIT:
      Handle->BlockCnt = 512;
 8016e16:	687b      	ldr	r3, [r7, #4]
 8016e18:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8016e1c:	61da      	str	r2, [r3, #28]
      dprintf("256 MBIT\r\n");
      break;
 8016e1e:	e008      	b.n	8016e32 <SPIF_FindChip+0x30a>
    case SPIF_SIZE_512MBIT:
      Handle->BlockCnt = 1024;
 8016e20:	687b      	ldr	r3, [r7, #4]
 8016e22:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8016e26:	61da      	str	r2, [r3, #28]
      dprintf("512 MBIT\r\n");
      break;
 8016e28:	e003      	b.n	8016e32 <SPIF_FindChip+0x30a>
    default:
      Handle->Size = SPIF_SIZE_ERROR;
 8016e2a:	687b      	ldr	r3, [r7, #4]
 8016e2c:	2200      	movs	r2, #0
 8016e2e:	725a      	strb	r2, [r3, #9]
      dprintf("ERROR\r\n");
      break;
 8016e30:	bf00      	nop
    }

    Handle->SectorCnt = Handle->BlockCnt * 16;
 8016e32:	687b      	ldr	r3, [r7, #4]
 8016e34:	69db      	ldr	r3, [r3, #28]
 8016e36:	011a      	lsls	r2, r3, #4
 8016e38:	687b      	ldr	r3, [r7, #4]
 8016e3a:	619a      	str	r2, [r3, #24]
    Handle->PageCnt = (Handle->SectorCnt * SPIF_SECTOR_SIZE) / SPIF_PAGE_SIZE;
 8016e3c:	687b      	ldr	r3, [r7, #4]
 8016e3e:	699b      	ldr	r3, [r3, #24]
 8016e40:	031b      	lsls	r3, r3, #12
 8016e42:	0a1a      	lsrs	r2, r3, #8
 8016e44:	687b      	ldr	r3, [r7, #4]
 8016e46:	615a      	str	r2, [r3, #20]
    dprintf("SPIF SECTOR CNT: %ld\r\n", Handle->SectorCnt);
    dprintf("SPIF PAGE CNT: %ld\r\n", Handle->PageCnt);
    dprintf("SPIF STATUS1: 0x%02X\r\n", SPIF_ReadReg1(Handle));
    dprintf("SPIF STATUS2: 0x%02X\r\n", SPIF_ReadReg2(Handle));
    dprintf("SPIF STATUS3: 0x%02X\r\n", SPIF_ReadReg3(Handle));
    retVal = true;
 8016e48:	2301      	movs	r3, #1
 8016e4a:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8016e4c:	7dfb      	ldrb	r3, [r7, #23]
}
 8016e4e:	4618      	mov	r0, r3
 8016e50:	3718      	adds	r7, #24
 8016e52:	46bd      	mov	sp, r7
 8016e54:	bd80      	pop	{r7, pc}
 8016e56:	bf00      	nop

08016e58 <SPIF_WriteFn>:

/***********************************************************************************************************/

bool SPIF_WriteFn(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8016e58:	b580      	push	{r7, lr}
 8016e5a:	b08a      	sub	sp, #40	@ 0x28
 8016e5c:	af00      	add	r7, sp, #0
 8016e5e:	60f8      	str	r0, [r7, #12]
 8016e60:	60b9      	str	r1, [r7, #8]
 8016e62:	607a      	str	r2, [r7, #4]
 8016e64:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016e66:	2300      	movs	r3, #0
 8016e68:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t address = 0, maximum = SPIF_PAGE_SIZE - Offset;
 8016e6c:	2300      	movs	r3, #0
 8016e6e:	623b      	str	r3, [r7, #32]
 8016e70:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e72:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8016e76:	61fb      	str	r3, [r7, #28]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_WritePage() START PAGE %ld\r\n", PageNumber);
    if (PageNumber >= Handle->PageCnt)
 8016e78:	68fb      	ldr	r3, [r7, #12]
 8016e7a:	695b      	ldr	r3, [r3, #20]
 8016e7c:	68ba      	ldr	r2, [r7, #8]
 8016e7e:	429a      	cmp	r2, r3
 8016e80:	f080 8084 	bcs.w	8016f8c <SPIF_WriteFn+0x134>
    {
      dprintf("SPIF_WritePage() ERROR PageNumber\r\n");
      break;
    }
    if (Offset >= SPIF_PAGE_SIZE)
 8016e84:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8016e86:	2bff      	cmp	r3, #255	@ 0xff
 8016e88:	f200 8082 	bhi.w	8016f90 <SPIF_WriteFn+0x138>
    {
      dprintf("SPIF_WritePage() ERROR Offset\r\n");
      break;
    }
    if (Size > maximum)
 8016e8c:	683a      	ldr	r2, [r7, #0]
 8016e8e:	69fb      	ldr	r3, [r7, #28]
 8016e90:	429a      	cmp	r2, r3
 8016e92:	d901      	bls.n	8016e98 <SPIF_WriteFn+0x40>
    {
      Size = maximum;
 8016e94:	69fb      	ldr	r3, [r7, #28]
 8016e96:	603b      	str	r3, [r7, #0]
    }
    address = SPIF_PageToAddress(PageNumber) + Offset;
 8016e98:	68bb      	ldr	r3, [r7, #8]
 8016e9a:	021b      	lsls	r3, r3, #8
 8016e9c:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8016e9e:	4413      	add	r3, r2
 8016ea0:	623b      	str	r3, [r7, #32]
        }
        dprintf(", 0x%02X", Data[i]);
      }
      dprintf("\r\n}\r\n");
#endif
    if (SPIF_WriteEnable(Handle) == false)
 8016ea2:	68f8      	ldr	r0, [r7, #12]
 8016ea4:	f7ff fdad 	bl	8016a02 <SPIF_WriteEnable>
 8016ea8:	4603      	mov	r3, r0
 8016eaa:	f083 0301 	eor.w	r3, r3, #1
 8016eae:	b2db      	uxtb	r3, r3
 8016eb0:	2b00      	cmp	r3, #0
 8016eb2:	d16f      	bne.n	8016f94 <SPIF_WriteFn+0x13c>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8016eb4:	2100      	movs	r1, #0
 8016eb6:	68f8      	ldr	r0, [r7, #12]
 8016eb8:	f7ff fd32 	bl	8016920 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8016ebc:	68fb      	ldr	r3, [r7, #12]
 8016ebe:	69db      	ldr	r3, [r3, #28]
 8016ec0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016ec4:	d322      	bcc.n	8016f0c <SPIF_WriteFn+0xb4>
    {
      tx[0] = SPIF_CMD_PAGEPROG4ADD;
 8016ec6:	2312      	movs	r3, #18
 8016ec8:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0xFF000000) >> 24;
 8016eca:	6a3b      	ldr	r3, [r7, #32]
 8016ecc:	0e1b      	lsrs	r3, r3, #24
 8016ece:	b2db      	uxtb	r3, r3
 8016ed0:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x00FF0000) >> 16;
 8016ed2:	6a3b      	ldr	r3, [r7, #32]
 8016ed4:	0c1b      	lsrs	r3, r3, #16
 8016ed6:	b2db      	uxtb	r3, r3
 8016ed8:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x0000FF00) >> 8;
 8016eda:	6a3b      	ldr	r3, [r7, #32]
 8016edc:	0a1b      	lsrs	r3, r3, #8
 8016ede:	b2db      	uxtb	r3, r3
 8016ee0:	75fb      	strb	r3, [r7, #23]
      tx[4] = (address & 0x000000FF);
 8016ee2:	6a3b      	ldr	r3, [r7, #32]
 8016ee4:	b2db      	uxtb	r3, r3
 8016ee6:	763b      	strb	r3, [r7, #24]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8016ee8:	f107 0114 	add.w	r1, r7, #20
 8016eec:	2364      	movs	r3, #100	@ 0x64
 8016eee:	2205      	movs	r2, #5
 8016ef0:	68f8      	ldr	r0, [r7, #12]
 8016ef2:	f7ff fd50 	bl	8016996 <SPIF_Transmit>
 8016ef6:	4603      	mov	r3, r0
 8016ef8:	f083 0301 	eor.w	r3, r3, #1
 8016efc:	b2db      	uxtb	r3, r3
 8016efe:	2b00      	cmp	r3, #0
 8016f00:	d023      	beq.n	8016f4a <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8016f02:	2101      	movs	r1, #1
 8016f04:	68f8      	ldr	r0, [r7, #12]
 8016f06:	f7ff fd0b 	bl	8016920 <SPIF_CsPin>
        break;
 8016f0a:	e044      	b.n	8016f96 <SPIF_WriteFn+0x13e>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_PAGEPROG3ADD;
 8016f0c:	2302      	movs	r3, #2
 8016f0e:	753b      	strb	r3, [r7, #20]
      tx[1] = (address & 0x00FF0000) >> 16;
 8016f10:	6a3b      	ldr	r3, [r7, #32]
 8016f12:	0c1b      	lsrs	r3, r3, #16
 8016f14:	b2db      	uxtb	r3, r3
 8016f16:	757b      	strb	r3, [r7, #21]
      tx[2] = (address & 0x0000FF00) >> 8;
 8016f18:	6a3b      	ldr	r3, [r7, #32]
 8016f1a:	0a1b      	lsrs	r3, r3, #8
 8016f1c:	b2db      	uxtb	r3, r3
 8016f1e:	75bb      	strb	r3, [r7, #22]
      tx[3] = (address & 0x000000FF);
 8016f20:	6a3b      	ldr	r3, [r7, #32]
 8016f22:	b2db      	uxtb	r3, r3
 8016f24:	75fb      	strb	r3, [r7, #23]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 8016f26:	f107 0114 	add.w	r1, r7, #20
 8016f2a:	2364      	movs	r3, #100	@ 0x64
 8016f2c:	2204      	movs	r2, #4
 8016f2e:	68f8      	ldr	r0, [r7, #12]
 8016f30:	f7ff fd31 	bl	8016996 <SPIF_Transmit>
 8016f34:	4603      	mov	r3, r0
 8016f36:	f083 0301 	eor.w	r3, r3, #1
 8016f3a:	b2db      	uxtb	r3, r3
 8016f3c:	2b00      	cmp	r3, #0
 8016f3e:	d004      	beq.n	8016f4a <SPIF_WriteFn+0xf2>
      {
        SPIF_CsPin(Handle, 1);
 8016f40:	2101      	movs	r1, #1
 8016f42:	68f8      	ldr	r0, [r7, #12]
 8016f44:	f7ff fcec 	bl	8016920 <SPIF_CsPin>
        break;
 8016f48:	e025      	b.n	8016f96 <SPIF_WriteFn+0x13e>
      }
    }
    if (SPIF_Transmit(Handle, Data, Size, 1000) == false)
 8016f4a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8016f4e:	683a      	ldr	r2, [r7, #0]
 8016f50:	6879      	ldr	r1, [r7, #4]
 8016f52:	68f8      	ldr	r0, [r7, #12]
 8016f54:	f7ff fd1f 	bl	8016996 <SPIF_Transmit>
 8016f58:	4603      	mov	r3, r0
 8016f5a:	f083 0301 	eor.w	r3, r3, #1
 8016f5e:	b2db      	uxtb	r3, r3
 8016f60:	2b00      	cmp	r3, #0
 8016f62:	d004      	beq.n	8016f6e <SPIF_WriteFn+0x116>
    {
      SPIF_CsPin(Handle, 1);
 8016f64:	2101      	movs	r1, #1
 8016f66:	68f8      	ldr	r0, [r7, #12]
 8016f68:	f7ff fcda 	bl	8016920 <SPIF_CsPin>
      break;
 8016f6c:	e013      	b.n	8016f96 <SPIF_WriteFn+0x13e>
    }
    SPIF_CsPin(Handle, 1);
 8016f6e:	2101      	movs	r1, #1
 8016f70:	68f8      	ldr	r0, [r7, #12]
 8016f72:	f7ff fcd5 	bl	8016920 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 100))
 8016f76:	2164      	movs	r1, #100	@ 0x64
 8016f78:	68f8      	ldr	r0, [r7, #12]
 8016f7a:	f7ff fdaf 	bl	8016adc <SPIF_WaitForWriting>
 8016f7e:	4603      	mov	r3, r0
 8016f80:	2b00      	cmp	r3, #0
 8016f82:	d008      	beq.n	8016f96 <SPIF_WriteFn+0x13e>
    {
      dprintf("SPIF_WritePage() %d BYTES WITERN DONE AFTER %ld ms\r\n", (uint16_t)Size, HAL_GetTick() - dbgTime);
      retVal = true;
 8016f84:	2301      	movs	r3, #1
 8016f86:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
 8016f8a:	e004      	b.n	8016f96 <SPIF_WriteFn+0x13e>
      break;
 8016f8c:	bf00      	nop
 8016f8e:	e002      	b.n	8016f96 <SPIF_WriteFn+0x13e>
      break;
 8016f90:	bf00      	nop
 8016f92:	e000      	b.n	8016f96 <SPIF_WriteFn+0x13e>
      break;
 8016f94:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8016f96:	68f8      	ldr	r0, [r7, #12]
 8016f98:	f7ff fd57 	bl	8016a4a <SPIF_WriteDisable>
  return retVal;
 8016f9c:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8016fa0:	4618      	mov	r0, r3
 8016fa2:	3728      	adds	r7, #40	@ 0x28
 8016fa4:	46bd      	mov	sp, r7
 8016fa6:	bd80      	pop	{r7, pc}

08016fa8 <SPIF_ReadFn>:

/***********************************************************************************************************/

bool SPIF_ReadFn(SPIF_HandleTypeDef *Handle, uint32_t Address, uint8_t *Data, uint32_t Size)
{
 8016fa8:	b580      	push	{r7, lr}
 8016faa:	b086      	sub	sp, #24
 8016fac:	af00      	add	r7, sp, #0
 8016fae:	60f8      	str	r0, [r7, #12]
 8016fb0:	60b9      	str	r1, [r7, #8]
 8016fb2:	607a      	str	r2, [r7, #4]
 8016fb4:	603b      	str	r3, [r7, #0]
  bool retVal = false;
 8016fb6:	2300      	movs	r3, #0
 8016fb8:	75fb      	strb	r3, [r7, #23]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_ReadAddress() START ADDRESS %ld\r\n", Address);
    SPIF_CsPin(Handle, 0);
 8016fba:	2100      	movs	r1, #0
 8016fbc:	68f8      	ldr	r0, [r7, #12]
 8016fbe:	f7ff fcaf 	bl	8016920 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8016fc2:	68fb      	ldr	r3, [r7, #12]
 8016fc4:	69db      	ldr	r3, [r3, #28]
 8016fc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8016fca:	d322      	bcc.n	8017012 <SPIF_ReadFn+0x6a>
    {
      tx[0] = SPIF_CMD_READDATA4ADD;
 8016fcc:	2313      	movs	r3, #19
 8016fce:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0xFF000000) >> 24;
 8016fd0:	68bb      	ldr	r3, [r7, #8]
 8016fd2:	0e1b      	lsrs	r3, r3, #24
 8016fd4:	b2db      	uxtb	r3, r3
 8016fd6:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x00FF0000) >> 16;
 8016fd8:	68bb      	ldr	r3, [r7, #8]
 8016fda:	0c1b      	lsrs	r3, r3, #16
 8016fdc:	b2db      	uxtb	r3, r3
 8016fde:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x0000FF00) >> 8;
 8016fe0:	68bb      	ldr	r3, [r7, #8]
 8016fe2:	0a1b      	lsrs	r3, r3, #8
 8016fe4:	b2db      	uxtb	r3, r3
 8016fe6:	74fb      	strb	r3, [r7, #19]
      tx[4] = (Address & 0x000000FF);
 8016fe8:	68bb      	ldr	r3, [r7, #8]
 8016fea:	b2db      	uxtb	r3, r3
 8016fec:	753b      	strb	r3, [r7, #20]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 8016fee:	f107 0110 	add.w	r1, r7, #16
 8016ff2:	2364      	movs	r3, #100	@ 0x64
 8016ff4:	2205      	movs	r2, #5
 8016ff6:	68f8      	ldr	r0, [r7, #12]
 8016ff8:	f7ff fccd 	bl	8016996 <SPIF_Transmit>
 8016ffc:	4603      	mov	r3, r0
 8016ffe:	f083 0301 	eor.w	r3, r3, #1
 8017002:	b2db      	uxtb	r3, r3
 8017004:	2b00      	cmp	r3, #0
 8017006:	d023      	beq.n	8017050 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8017008:	2101      	movs	r1, #1
 801700a:	68f8      	ldr	r0, [r7, #12]
 801700c:	f7ff fc88 	bl	8016920 <SPIF_CsPin>
        break;
 8017010:	e036      	b.n	8017080 <SPIF_ReadFn+0xd8>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_READDATA3ADD;
 8017012:	2303      	movs	r3, #3
 8017014:	743b      	strb	r3, [r7, #16]
      tx[1] = (Address & 0x00FF0000) >> 16;
 8017016:	68bb      	ldr	r3, [r7, #8]
 8017018:	0c1b      	lsrs	r3, r3, #16
 801701a:	b2db      	uxtb	r3, r3
 801701c:	747b      	strb	r3, [r7, #17]
      tx[2] = (Address & 0x0000FF00) >> 8;
 801701e:	68bb      	ldr	r3, [r7, #8]
 8017020:	0a1b      	lsrs	r3, r3, #8
 8017022:	b2db      	uxtb	r3, r3
 8017024:	74bb      	strb	r3, [r7, #18]
      tx[3] = (Address & 0x000000FF);
 8017026:	68bb      	ldr	r3, [r7, #8]
 8017028:	b2db      	uxtb	r3, r3
 801702a:	74fb      	strb	r3, [r7, #19]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 801702c:	f107 0110 	add.w	r1, r7, #16
 8017030:	2364      	movs	r3, #100	@ 0x64
 8017032:	2204      	movs	r2, #4
 8017034:	68f8      	ldr	r0, [r7, #12]
 8017036:	f7ff fcae 	bl	8016996 <SPIF_Transmit>
 801703a:	4603      	mov	r3, r0
 801703c:	f083 0301 	eor.w	r3, r3, #1
 8017040:	b2db      	uxtb	r3, r3
 8017042:	2b00      	cmp	r3, #0
 8017044:	d004      	beq.n	8017050 <SPIF_ReadFn+0xa8>
      {
        SPIF_CsPin(Handle, 1);
 8017046:	2101      	movs	r1, #1
 8017048:	68f8      	ldr	r0, [r7, #12]
 801704a:	f7ff fc69 	bl	8016920 <SPIF_CsPin>
        break;
 801704e:	e017      	b.n	8017080 <SPIF_ReadFn+0xd8>
      }
    }
    if (SPIF_Receive(Handle, Data, Size, 2000) == false)
 8017050:	f44f 63fa 	mov.w	r3, #2000	@ 0x7d0
 8017054:	683a      	ldr	r2, [r7, #0]
 8017056:	6879      	ldr	r1, [r7, #4]
 8017058:	68f8      	ldr	r0, [r7, #12]
 801705a:	f7ff fcb7 	bl	80169cc <SPIF_Receive>
 801705e:	4603      	mov	r3, r0
 8017060:	f083 0301 	eor.w	r3, r3, #1
 8017064:	b2db      	uxtb	r3, r3
 8017066:	2b00      	cmp	r3, #0
 8017068:	d004      	beq.n	8017074 <SPIF_ReadFn+0xcc>
    {
      SPIF_CsPin(Handle, 1);
 801706a:	2101      	movs	r1, #1
 801706c:	68f8      	ldr	r0, [r7, #12]
 801706e:	f7ff fc57 	bl	8016920 <SPIF_CsPin>
      break;
 8017072:	e005      	b.n	8017080 <SPIF_ReadFn+0xd8>
    }
    SPIF_CsPin(Handle, 1);
 8017074:	2101      	movs	r1, #1
 8017076:	68f8      	ldr	r0, [r7, #12]
 8017078:	f7ff fc52 	bl	8016920 <SPIF_CsPin>
      }
      dprintf(", 0x%02X", Data[i]);
    }
    dprintf("\r\n}\r\n");
#endif
    retVal = true;
 801707c:	2301      	movs	r3, #1
 801707e:	75fb      	strb	r3, [r7, #23]

  } while (0);

  return retVal;
 8017080:	7dfb      	ldrb	r3, [r7, #23]
}
 8017082:	4618      	mov	r0, r3
 8017084:	3718      	adds	r7, #24
 8017086:	46bd      	mov	sp, r7
 8017088:	bd80      	pop	{r7, pc}

0801708a <SPIF_Init>:
  * @param  Pin: Pin of CS
  *
  * @retval bool: true or false
  */
bool SPIF_Init(SPIF_HandleTypeDef *Handle, SPI_HandleTypeDef *HSpi, GPIO_TypeDef *Gpio, uint16_t Pin)
{
 801708a:	b580      	push	{r7, lr}
 801708c:	b086      	sub	sp, #24
 801708e:	af00      	add	r7, sp, #0
 8017090:	60f8      	str	r0, [r7, #12]
 8017092:	60b9      	str	r1, [r7, #8]
 8017094:	607a      	str	r2, [r7, #4]
 8017096:	807b      	strh	r3, [r7, #2]
  bool retVal = false;
 8017098:	2300      	movs	r3, #0
 801709a:	75fb      	strb	r3, [r7, #23]
  do
  {
    if ((Handle == NULL) || (HSpi == NULL) || (Gpio == NULL) || (Handle->Inited == 1))
 801709c:	68fb      	ldr	r3, [r7, #12]
 801709e:	2b00      	cmp	r3, #0
 80170a0:	d03a      	beq.n	8017118 <SPIF_Init+0x8e>
 80170a2:	68bb      	ldr	r3, [r7, #8]
 80170a4:	2b00      	cmp	r3, #0
 80170a6:	d037      	beq.n	8017118 <SPIF_Init+0x8e>
 80170a8:	687b      	ldr	r3, [r7, #4]
 80170aa:	2b00      	cmp	r3, #0
 80170ac:	d034      	beq.n	8017118 <SPIF_Init+0x8e>
 80170ae:	68fb      	ldr	r3, [r7, #12]
 80170b0:	7a9b      	ldrb	r3, [r3, #10]
 80170b2:	2b01      	cmp	r3, #1
 80170b4:	d030      	beq.n	8017118 <SPIF_Init+0x8e>
    {
      dprintf("SPIF_Init() Error, Wrong Parameter\r\n");
      break;
    }
    memset(Handle, 0, sizeof(SPIF_HandleTypeDef));
 80170b6:	2220      	movs	r2, #32
 80170b8:	2100      	movs	r1, #0
 80170ba:	68f8      	ldr	r0, [r7, #12]
 80170bc:	f001 fedd 	bl	8018e7a <memset>
    Handle->HSpi = HSpi;
 80170c0:	68fb      	ldr	r3, [r7, #12]
 80170c2:	68ba      	ldr	r2, [r7, #8]
 80170c4:	601a      	str	r2, [r3, #0]
    Handle->Gpio = Gpio;
 80170c6:	68fb      	ldr	r3, [r7, #12]
 80170c8:	687a      	ldr	r2, [r7, #4]
 80170ca:	605a      	str	r2, [r3, #4]
    Handle->Pin = Pin;
 80170cc:	887a      	ldrh	r2, [r7, #2]
 80170ce:	68fb      	ldr	r3, [r7, #12]
 80170d0:	611a      	str	r2, [r3, #16]
    SPIF_CsPin(Handle, 1);
 80170d2:	2101      	movs	r1, #1
 80170d4:	68f8      	ldr	r0, [r7, #12]
 80170d6:	f7ff fc23 	bl	8016920 <SPIF_CsPin>
    /* wait for stable VCC */
    while (HAL_GetTick() < 20)
 80170da:	e002      	b.n	80170e2 <SPIF_Init+0x58>
    {
      SPIF_Delay(1);
 80170dc:	2001      	movs	r0, #1
 80170de:	f7ff fbe3 	bl	80168a8 <SPIF_Delay>
    while (HAL_GetTick() < 20)
 80170e2:	f7ee fa63 	bl	80055ac <HAL_GetTick>
 80170e6:	4603      	mov	r3, r0
 80170e8:	2b13      	cmp	r3, #19
 80170ea:	d9f7      	bls.n	80170dc <SPIF_Init+0x52>
    }
    if (SPIF_WriteDisable(Handle) == false)
 80170ec:	68f8      	ldr	r0, [r7, #12]
 80170ee:	f7ff fcac 	bl	8016a4a <SPIF_WriteDisable>
 80170f2:	4603      	mov	r3, r0
 80170f4:	f083 0301 	eor.w	r3, r3, #1
 80170f8:	b2db      	uxtb	r3, r3
 80170fa:	2b00      	cmp	r3, #0
 80170fc:	d10b      	bne.n	8017116 <SPIF_Init+0x8c>
    {
      break;
    }
    retVal = SPIF_FindChip(Handle);
 80170fe:	68f8      	ldr	r0, [r7, #12]
 8017100:	f7ff fd12 	bl	8016b28 <SPIF_FindChip>
 8017104:	4603      	mov	r3, r0
 8017106:	75fb      	strb	r3, [r7, #23]
    if (retVal)
 8017108:	7dfb      	ldrb	r3, [r7, #23]
 801710a:	2b00      	cmp	r3, #0
 801710c:	d004      	beq.n	8017118 <SPIF_Init+0x8e>
    {
      Handle->Inited = 1;
 801710e:	68fb      	ldr	r3, [r7, #12]
 8017110:	2201      	movs	r2, #1
 8017112:	729a      	strb	r2, [r3, #10]
 8017114:	e000      	b.n	8017118 <SPIF_Init+0x8e>
      break;
 8017116:	bf00      	nop
      dprintf("SPIF_Init() Done\r\n");
    }

  } while (0);

  return retVal;
 8017118:	7dfb      	ldrb	r3, [r7, #23]
}
 801711a:	4618      	mov	r0, r3
 801711c:	3718      	adds	r7, #24
 801711e:	46bd      	mov	sp, r7
 8017120:	bd80      	pop	{r7, pc}

08017122 <SPIF_EraseSector>:
  * @param  Sector: Selected Sector
  *
  * @retval bool: true or false
  */
bool SPIF_EraseSector(SPIF_HandleTypeDef *Handle, uint32_t Sector)
{
 8017122:	b580      	push	{r7, lr}
 8017124:	b086      	sub	sp, #24
 8017126:	af00      	add	r7, sp, #0
 8017128:	6078      	str	r0, [r7, #4]
 801712a:	6039      	str	r1, [r7, #0]
  SPIF_Lock(Handle);
 801712c:	6878      	ldr	r0, [r7, #4]
 801712e:	f7ff fbd7 	bl	80168e0 <SPIF_Lock>
  bool retVal = false;
 8017132:	2300      	movs	r3, #0
 8017134:	75fb      	strb	r3, [r7, #23]
  uint32_t address = Sector * SPIF_SECTOR_SIZE;
 8017136:	683b      	ldr	r3, [r7, #0]
 8017138:	031b      	lsls	r3, r3, #12
 801713a:	613b      	str	r3, [r7, #16]
  {
#if SPIF_DEBUG != SPIF_DEBUG_DISABLE
    uint32_t dbgTime = HAL_GetTick();
#endif
    dprintf("SPIF_EraseSector() START SECTOR %ld\r\n", Sector);
    if (Sector >= Handle->SectorCnt)
 801713c:	687b      	ldr	r3, [r7, #4]
 801713e:	699b      	ldr	r3, [r3, #24]
 8017140:	683a      	ldr	r2, [r7, #0]
 8017142:	429a      	cmp	r2, r3
 8017144:	d262      	bcs.n	801720c <SPIF_EraseSector+0xea>
    {
      dprintf("SPIF_EraseSector() ERROR Sector NUMBER\r\n");
      break;
    }
    if (SPIF_WriteEnable(Handle) == false)
 8017146:	6878      	ldr	r0, [r7, #4]
 8017148:	f7ff fc5b 	bl	8016a02 <SPIF_WriteEnable>
 801714c:	4603      	mov	r3, r0
 801714e:	f083 0301 	eor.w	r3, r3, #1
 8017152:	b2db      	uxtb	r3, r3
 8017154:	2b00      	cmp	r3, #0
 8017156:	d15b      	bne.n	8017210 <SPIF_EraseSector+0xee>
    {
      break;
    }
    SPIF_CsPin(Handle, 0);
 8017158:	2100      	movs	r1, #0
 801715a:	6878      	ldr	r0, [r7, #4]
 801715c:	f7ff fbe0 	bl	8016920 <SPIF_CsPin>
    if (Handle->BlockCnt >= 512)
 8017160:	687b      	ldr	r3, [r7, #4]
 8017162:	69db      	ldr	r3, [r3, #28]
 8017164:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8017168:	d322      	bcc.n	80171b0 <SPIF_EraseSector+0x8e>
    {
      tx[0] = SPIF_CMD_SECTORERASE4ADD;
 801716a:	2321      	movs	r3, #33	@ 0x21
 801716c:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0xFF000000) >> 24;
 801716e:	693b      	ldr	r3, [r7, #16]
 8017170:	0e1b      	lsrs	r3, r3, #24
 8017172:	b2db      	uxtb	r3, r3
 8017174:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x00FF0000) >> 16;
 8017176:	693b      	ldr	r3, [r7, #16]
 8017178:	0c1b      	lsrs	r3, r3, #16
 801717a:	b2db      	uxtb	r3, r3
 801717c:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x0000FF00) >> 8;
 801717e:	693b      	ldr	r3, [r7, #16]
 8017180:	0a1b      	lsrs	r3, r3, #8
 8017182:	b2db      	uxtb	r3, r3
 8017184:	72fb      	strb	r3, [r7, #11]
      tx[4] = (address & 0x000000FF);
 8017186:	693b      	ldr	r3, [r7, #16]
 8017188:	b2db      	uxtb	r3, r3
 801718a:	733b      	strb	r3, [r7, #12]
      if (SPIF_Transmit(Handle, tx, 5, 100) == false)
 801718c:	f107 0108 	add.w	r1, r7, #8
 8017190:	2364      	movs	r3, #100	@ 0x64
 8017192:	2205      	movs	r2, #5
 8017194:	6878      	ldr	r0, [r7, #4]
 8017196:	f7ff fbfe 	bl	8016996 <SPIF_Transmit>
 801719a:	4603      	mov	r3, r0
 801719c:	f083 0301 	eor.w	r3, r3, #1
 80171a0:	b2db      	uxtb	r3, r3
 80171a2:	2b00      	cmp	r3, #0
 80171a4:	d023      	beq.n	80171ee <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80171a6:	2101      	movs	r1, #1
 80171a8:	6878      	ldr	r0, [r7, #4]
 80171aa:	f7ff fbb9 	bl	8016920 <SPIF_CsPin>
        break;
 80171ae:	e030      	b.n	8017212 <SPIF_EraseSector+0xf0>
      }
    }
    else
    {
      tx[0] = SPIF_CMD_SECTORERASE3ADD;
 80171b0:	2320      	movs	r3, #32
 80171b2:	723b      	strb	r3, [r7, #8]
      tx[1] = (address & 0x00FF0000) >> 16;
 80171b4:	693b      	ldr	r3, [r7, #16]
 80171b6:	0c1b      	lsrs	r3, r3, #16
 80171b8:	b2db      	uxtb	r3, r3
 80171ba:	727b      	strb	r3, [r7, #9]
      tx[2] = (address & 0x0000FF00) >> 8;
 80171bc:	693b      	ldr	r3, [r7, #16]
 80171be:	0a1b      	lsrs	r3, r3, #8
 80171c0:	b2db      	uxtb	r3, r3
 80171c2:	72bb      	strb	r3, [r7, #10]
      tx[3] = (address & 0x000000FF);
 80171c4:	693b      	ldr	r3, [r7, #16]
 80171c6:	b2db      	uxtb	r3, r3
 80171c8:	72fb      	strb	r3, [r7, #11]
      if (SPIF_Transmit(Handle, tx, 4, 100) == false)
 80171ca:	f107 0108 	add.w	r1, r7, #8
 80171ce:	2364      	movs	r3, #100	@ 0x64
 80171d0:	2204      	movs	r2, #4
 80171d2:	6878      	ldr	r0, [r7, #4]
 80171d4:	f7ff fbdf 	bl	8016996 <SPIF_Transmit>
 80171d8:	4603      	mov	r3, r0
 80171da:	f083 0301 	eor.w	r3, r3, #1
 80171de:	b2db      	uxtb	r3, r3
 80171e0:	2b00      	cmp	r3, #0
 80171e2:	d004      	beq.n	80171ee <SPIF_EraseSector+0xcc>
      {
        SPIF_CsPin(Handle, 1);
 80171e4:	2101      	movs	r1, #1
 80171e6:	6878      	ldr	r0, [r7, #4]
 80171e8:	f7ff fb9a 	bl	8016920 <SPIF_CsPin>
        break;
 80171ec:	e011      	b.n	8017212 <SPIF_EraseSector+0xf0>
      }
    }
    SPIF_CsPin(Handle, 1);
 80171ee:	2101      	movs	r1, #1
 80171f0:	6878      	ldr	r0, [r7, #4]
 80171f2:	f7ff fb95 	bl	8016920 <SPIF_CsPin>
    if (SPIF_WaitForWriting(Handle, 1000))
 80171f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80171fa:	6878      	ldr	r0, [r7, #4]
 80171fc:	f7ff fc6e 	bl	8016adc <SPIF_WaitForWriting>
 8017200:	4603      	mov	r3, r0
 8017202:	2b00      	cmp	r3, #0
 8017204:	d005      	beq.n	8017212 <SPIF_EraseSector+0xf0>
    {
      dprintf("SPIF_EraseSector() DONE AFTER %ld ms\r\n", HAL_GetTick() - dbgTime);
      retVal = true;
 8017206:	2301      	movs	r3, #1
 8017208:	75fb      	strb	r3, [r7, #23]
 801720a:	e002      	b.n	8017212 <SPIF_EraseSector+0xf0>
      break;
 801720c:	bf00      	nop
 801720e:	e000      	b.n	8017212 <SPIF_EraseSector+0xf0>
      break;
 8017210:	bf00      	nop
    }

  } while (0);

  SPIF_WriteDisable(Handle);
 8017212:	6878      	ldr	r0, [r7, #4]
 8017214:	f7ff fc19 	bl	8016a4a <SPIF_WriteDisable>
  SPIF_UnLock(Handle);
 8017218:	6878      	ldr	r0, [r7, #4]
 801721a:	f7ff fb74 	bl	8016906 <SPIF_UnLock>
  return retVal;
 801721e:	7dfb      	ldrb	r3, [r7, #23]
}
 8017220:	4618      	mov	r0, r3
 8017222:	3718      	adds	r7, #24
 8017224:	46bd      	mov	sp, r7
 8017226:	bd80      	pop	{r7, pc}

08017228 <SPIF_WriteSector>:
  * @param  Offset: The start point for writing data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_WriteSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017228:	b580      	push	{r7, lr}
 801722a:	b08c      	sub	sp, #48	@ 0x30
 801722c:	af02      	add	r7, sp, #8
 801722e:	60f8      	str	r0, [r7, #12]
 8017230:	60b9      	str	r1, [r7, #8]
 8017232:	607a      	str	r2, [r7, #4]
 8017234:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8017236:	68f8      	ldr	r0, [r7, #12]
 8017238:	f7ff fb52 	bl	80168e0 <SPIF_Lock>
  bool retVal = true;
 801723c:	2301      	movs	r3, #1
 801723e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  do
  {
    if (Offset >= SPIF_SECTOR_SIZE)
 8017242:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017244:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8017248:	d303      	bcc.n	8017252 <SPIF_WriteSector+0x2a>
    {
      retVal = false;
 801724a:	2300      	movs	r3, #0
 801724c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
      break;
 8017250:	e04b      	b.n	80172ea <SPIF_WriteSector+0xc2>
    }
    if (Size > (SPIF_SECTOR_SIZE - Offset))
 8017252:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017254:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8017258:	683a      	ldr	r2, [r7, #0]
 801725a:	429a      	cmp	r2, r3
 801725c:	d903      	bls.n	8017266 <SPIF_WriteSector+0x3e>
    {
      Size = SPIF_SECTOR_SIZE - Offset;
 801725e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017260:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 8017264:	603b      	str	r3, [r7, #0]
    }
    uint32_t bytesWritten = 0;
 8017266:	2300      	movs	r3, #0
 8017268:	623b      	str	r3, [r7, #32]
    uint32_t pageNumber = SectorNumber * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE);
 801726a:	68bb      	ldr	r3, [r7, #8]
 801726c:	011b      	lsls	r3, r3, #4
 801726e:	61fb      	str	r3, [r7, #28]
    pageNumber += Offset / SPIF_PAGE_SIZE;
 8017270:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017272:	0a1b      	lsrs	r3, r3, #8
 8017274:	69fa      	ldr	r2, [r7, #28]
 8017276:	4413      	add	r3, r2
 8017278:	61fb      	str	r3, [r7, #28]
    uint32_t remainingBytes = Size;
 801727a:	683b      	ldr	r3, [r7, #0]
 801727c:	61bb      	str	r3, [r7, #24]
    uint32_t pageOffset = Offset % SPIF_PAGE_SIZE;
 801727e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8017280:	b2db      	uxtb	r3, r3
 8017282:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 8017284:	e028      	b.n	80172d8 <SPIF_WriteSector+0xb0>
    {
      uint32_t bytesToWrite = (remainingBytes > (SPIF_PAGE_SIZE - pageOffset)) ? (SPIF_PAGE_SIZE - pageOffset) : remainingBytes;
 8017286:	697b      	ldr	r3, [r7, #20]
 8017288:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 801728c:	69ba      	ldr	r2, [r7, #24]
 801728e:	4293      	cmp	r3, r2
 8017290:	bf28      	it	cs
 8017292:	4613      	movcs	r3, r2
 8017294:	613b      	str	r3, [r7, #16]
      if (SPIF_WriteFn(Handle, pageNumber, Data + bytesWritten, bytesToWrite, pageOffset) == false)
 8017296:	687a      	ldr	r2, [r7, #4]
 8017298:	6a3b      	ldr	r3, [r7, #32]
 801729a:	441a      	add	r2, r3
 801729c:	697b      	ldr	r3, [r7, #20]
 801729e:	9300      	str	r3, [sp, #0]
 80172a0:	693b      	ldr	r3, [r7, #16]
 80172a2:	69f9      	ldr	r1, [r7, #28]
 80172a4:	68f8      	ldr	r0, [r7, #12]
 80172a6:	f7ff fdd7 	bl	8016e58 <SPIF_WriteFn>
 80172aa:	4603      	mov	r3, r0
 80172ac:	f083 0301 	eor.w	r3, r3, #1
 80172b0:	b2db      	uxtb	r3, r3
 80172b2:	2b00      	cmp	r3, #0
 80172b4:	d003      	beq.n	80172be <SPIF_WriteSector+0x96>
      {
        retVal = false;
 80172b6:	2300      	movs	r3, #0
 80172b8:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        break;
 80172bc:	e015      	b.n	80172ea <SPIF_WriteSector+0xc2>
      }
      bytesWritten += bytesToWrite;
 80172be:	6a3a      	ldr	r2, [r7, #32]
 80172c0:	693b      	ldr	r3, [r7, #16]
 80172c2:	4413      	add	r3, r2
 80172c4:	623b      	str	r3, [r7, #32]
      remainingBytes -= bytesToWrite;
 80172c6:	69ba      	ldr	r2, [r7, #24]
 80172c8:	693b      	ldr	r3, [r7, #16]
 80172ca:	1ad3      	subs	r3, r2, r3
 80172cc:	61bb      	str	r3, [r7, #24]
      pageNumber++;
 80172ce:	69fb      	ldr	r3, [r7, #28]
 80172d0:	3301      	adds	r3, #1
 80172d2:	61fb      	str	r3, [r7, #28]
      pageOffset = 0;
 80172d4:	2300      	movs	r3, #0
 80172d6:	617b      	str	r3, [r7, #20]
    while (remainingBytes > 0 && pageNumber < ((SectorNumber + 1) * (SPIF_SECTOR_SIZE / SPIF_PAGE_SIZE)))
 80172d8:	69bb      	ldr	r3, [r7, #24]
 80172da:	2b00      	cmp	r3, #0
 80172dc:	d005      	beq.n	80172ea <SPIF_WriteSector+0xc2>
 80172de:	68bb      	ldr	r3, [r7, #8]
 80172e0:	3301      	adds	r3, #1
 80172e2:	011b      	lsls	r3, r3, #4
 80172e4:	69fa      	ldr	r2, [r7, #28]
 80172e6:	429a      	cmp	r2, r3
 80172e8:	d3cd      	bcc.n	8017286 <SPIF_WriteSector+0x5e>
    }
  } while (0);
  SPIF_UnLock(Handle);
 80172ea:	68f8      	ldr	r0, [r7, #12]
 80172ec:	f7ff fb0b 	bl	8016906 <SPIF_UnLock>
  return retVal;
 80172f0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80172f4:	4618      	mov	r0, r3
 80172f6:	3728      	adds	r7, #40	@ 0x28
 80172f8:	46bd      	mov	sp, r7
 80172fa:	bd80      	pop	{r7, pc}

080172fc <SPIF_ReadPage>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadPage(SPIF_HandleTypeDef *Handle, uint32_t PageNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 80172fc:	b580      	push	{r7, lr}
 80172fe:	b088      	sub	sp, #32
 8017300:	af00      	add	r7, sp, #0
 8017302:	60f8      	str	r0, [r7, #12]
 8017304:	60b9      	str	r1, [r7, #8]
 8017306:	607a      	str	r2, [r7, #4]
 8017308:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 801730a:	68f8      	ldr	r0, [r7, #12]
 801730c:	f7ff fae8 	bl	80168e0 <SPIF_Lock>
  bool retVal = false;
 8017310:	2300      	movs	r3, #0
 8017312:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_PageToAddress(PageNumber) + Offset;
 8017314:	68bb      	ldr	r3, [r7, #8]
 8017316:	021b      	lsls	r3, r3, #8
 8017318:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 801731a:	4413      	add	r3, r2
 801731c:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_PAGE_SIZE - Offset;
 801731e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017320:	f5c3 7380 	rsb	r3, r3, #256	@ 0x100
 8017324:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 8017326:	683a      	ldr	r2, [r7, #0]
 8017328:	697b      	ldr	r3, [r7, #20]
 801732a:	429a      	cmp	r2, r3
 801732c:	d901      	bls.n	8017332 <SPIF_ReadPage+0x36>
  {
    Size = maximum;
 801732e:	697b      	ldr	r3, [r7, #20]
 8017330:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8017332:	683b      	ldr	r3, [r7, #0]
 8017334:	687a      	ldr	r2, [r7, #4]
 8017336:	69b9      	ldr	r1, [r7, #24]
 8017338:	68f8      	ldr	r0, [r7, #12]
 801733a:	f7ff fe35 	bl	8016fa8 <SPIF_ReadFn>
 801733e:	4603      	mov	r3, r0
 8017340:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8017342:	68f8      	ldr	r0, [r7, #12]
 8017344:	f7ff fadf 	bl	8016906 <SPIF_UnLock>
  return retVal;
 8017348:	7ffb      	ldrb	r3, [r7, #31]
}
 801734a:	4618      	mov	r0, r3
 801734c:	3720      	adds	r7, #32
 801734e:	46bd      	mov	sp, r7
 8017350:	bd80      	pop	{r7, pc}

08017352 <SPIF_ReadSector>:
  * @param  Offset: The start point for Reading data. (in byte)
  *
  * @retval bool: true or false
  */
bool SPIF_ReadSector(SPIF_HandleTypeDef *Handle, uint32_t SectorNumber, uint8_t *Data, uint32_t Size, uint32_t Offset)
{
 8017352:	b580      	push	{r7, lr}
 8017354:	b088      	sub	sp, #32
 8017356:	af00      	add	r7, sp, #0
 8017358:	60f8      	str	r0, [r7, #12]
 801735a:	60b9      	str	r1, [r7, #8]
 801735c:	607a      	str	r2, [r7, #4]
 801735e:	603b      	str	r3, [r7, #0]
  SPIF_Lock(Handle);
 8017360:	68f8      	ldr	r0, [r7, #12]
 8017362:	f7ff fabd 	bl	80168e0 <SPIF_Lock>
  bool retVal = false;
 8017366:	2300      	movs	r3, #0
 8017368:	77fb      	strb	r3, [r7, #31]
  uint32_t address = SPIF_SectorToAddress(SectorNumber) + Offset;
 801736a:	68bb      	ldr	r3, [r7, #8]
 801736c:	031b      	lsls	r3, r3, #12
 801736e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8017370:	4413      	add	r3, r2
 8017372:	61bb      	str	r3, [r7, #24]
  uint32_t maximum = SPIF_SECTOR_SIZE - Offset;
 8017374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8017376:	f5c3 5380 	rsb	r3, r3, #4096	@ 0x1000
 801737a:	617b      	str	r3, [r7, #20]
  if (Size > maximum)
 801737c:	683a      	ldr	r2, [r7, #0]
 801737e:	697b      	ldr	r3, [r7, #20]
 8017380:	429a      	cmp	r2, r3
 8017382:	d901      	bls.n	8017388 <SPIF_ReadSector+0x36>
  {
    Size = maximum;
 8017384:	697b      	ldr	r3, [r7, #20]
 8017386:	603b      	str	r3, [r7, #0]
  }
  retVal = SPIF_ReadFn(Handle, address, Data, Size);
 8017388:	683b      	ldr	r3, [r7, #0]
 801738a:	687a      	ldr	r2, [r7, #4]
 801738c:	69b9      	ldr	r1, [r7, #24]
 801738e:	68f8      	ldr	r0, [r7, #12]
 8017390:	f7ff fe0a 	bl	8016fa8 <SPIF_ReadFn>
 8017394:	4603      	mov	r3, r0
 8017396:	77fb      	strb	r3, [r7, #31]
  SPIF_UnLock(Handle);
 8017398:	68f8      	ldr	r0, [r7, #12]
 801739a:	f7ff fab4 	bl	8016906 <SPIF_UnLock>
  return retVal;
 801739e:	7ffb      	ldrb	r3, [r7, #31]
}
 80173a0:	4618      	mov	r0, r3
 80173a2:	3720      	adds	r7, #32
 80173a4:	46bd      	mov	sp, r7
 80173a6:	bd80      	pop	{r7, pc}

080173a8 <MX_USB_Device_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_Device_Init(void)
{
 80173a8:	b580      	push	{r7, lr}
 80173aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_Device_Init_PreTreatment */

  /* USER CODE END USB_Device_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &MSC_Desc, DEVICE_FS) != USBD_OK) {
 80173ac:	2200      	movs	r2, #0
 80173ae:	4912      	ldr	r1, [pc, #72]	@ (80173f8 <MX_USB_Device_Init+0x50>)
 80173b0:	4812      	ldr	r0, [pc, #72]	@ (80173fc <MX_USB_Device_Init+0x54>)
 80173b2:	f7fb f958 	bl	8012666 <USBD_Init>
 80173b6:	4603      	mov	r3, r0
 80173b8:	2b00      	cmp	r3, #0
 80173ba:	d001      	beq.n	80173c0 <MX_USB_Device_Init+0x18>
    Error_Handler();
 80173bc:	f7eb f84c 	bl	8002458 <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_MSC) != USBD_OK) {
 80173c0:	490f      	ldr	r1, [pc, #60]	@ (8017400 <MX_USB_Device_Init+0x58>)
 80173c2:	480e      	ldr	r0, [pc, #56]	@ (80173fc <MX_USB_Device_Init+0x54>)
 80173c4:	f7fb f97f 	bl	80126c6 <USBD_RegisterClass>
 80173c8:	4603      	mov	r3, r0
 80173ca:	2b00      	cmp	r3, #0
 80173cc:	d001      	beq.n	80173d2 <MX_USB_Device_Init+0x2a>
    Error_Handler();
 80173ce:	f7eb f843 	bl	8002458 <Error_Handler>
  }
  if (USBD_MSC_RegisterStorage(&hUsbDeviceFS, &USBD_Storage_Interface_fops_FS) != USBD_OK) {
 80173d2:	490c      	ldr	r1, [pc, #48]	@ (8017404 <MX_USB_Device_Init+0x5c>)
 80173d4:	4809      	ldr	r0, [pc, #36]	@ (80173fc <MX_USB_Device_Init+0x54>)
 80173d6:	f7f9 fb3b 	bl	8010a50 <USBD_MSC_RegisterStorage>
 80173da:	4603      	mov	r3, r0
 80173dc:	2b00      	cmp	r3, #0
 80173de:	d001      	beq.n	80173e4 <MX_USB_Device_Init+0x3c>
    Error_Handler();
 80173e0:	f7eb f83a 	bl	8002458 <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK) {
 80173e4:	4805      	ldr	r0, [pc, #20]	@ (80173fc <MX_USB_Device_Init+0x54>)
 80173e6:	f7fb f9a4 	bl	8012732 <USBD_Start>
 80173ea:	4603      	mov	r3, r0
 80173ec:	2b00      	cmp	r3, #0
 80173ee:	d001      	beq.n	80173f4 <MX_USB_Device_Init+0x4c>
    Error_Handler();
 80173f0:	f7eb f832 	bl	8002458 <Error_Handler>
  }
  /* USER CODE BEGIN USB_Device_Init_PostTreatment */

  /* USER CODE END USB_Device_Init_PostTreatment */
}
 80173f4:	bf00      	nop
 80173f6:	bd80      	pop	{r7, pc}
 80173f8:	200000c4 	.word	0x200000c4
 80173fc:	20009b68 	.word	0x20009b68
 8017400:	20000040 	.word	0x20000040
 8017404:	20000118 	.word	0x20000118

08017408 <USBD_MSC_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017408:	b480      	push	{r7}
 801740a:	b083      	sub	sp, #12
 801740c:	af00      	add	r7, sp, #0
 801740e:	4603      	mov	r3, r0
 8017410:	6039      	str	r1, [r7, #0]
 8017412:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_MSC_DeviceDesc);
 8017414:	683b      	ldr	r3, [r7, #0]
 8017416:	2212      	movs	r2, #18
 8017418:	801a      	strh	r2, [r3, #0]
  return USBD_MSC_DeviceDesc;
 801741a:	4b03      	ldr	r3, [pc, #12]	@ (8017428 <USBD_MSC_DeviceDescriptor+0x20>)
}
 801741c:	4618      	mov	r0, r3
 801741e:	370c      	adds	r7, #12
 8017420:	46bd      	mov	sp, r7
 8017422:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017426:	4770      	bx	lr
 8017428:	200000e4 	.word	0x200000e4

0801742c <USBD_MSC_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801742c:	b480      	push	{r7}
 801742e:	b083      	sub	sp, #12
 8017430:	af00      	add	r7, sp, #0
 8017432:	4603      	mov	r3, r0
 8017434:	6039      	str	r1, [r7, #0]
 8017436:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 8017438:	683b      	ldr	r3, [r7, #0]
 801743a:	2204      	movs	r2, #4
 801743c:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 801743e:	4b03      	ldr	r3, [pc, #12]	@ (801744c <USBD_MSC_LangIDStrDescriptor+0x20>)
}
 8017440:	4618      	mov	r0, r3
 8017442:	370c      	adds	r7, #12
 8017444:	46bd      	mov	sp, r7
 8017446:	f85d 7b04 	ldr.w	r7, [sp], #4
 801744a:	4770      	bx	lr
 801744c:	200000f8 	.word	0x200000f8

08017450 <USBD_MSC_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017450:	b580      	push	{r7, lr}
 8017452:	b082      	sub	sp, #8
 8017454:	af00      	add	r7, sp, #0
 8017456:	4603      	mov	r3, r0
 8017458:	6039      	str	r1, [r7, #0]
 801745a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 801745c:	79fb      	ldrb	r3, [r7, #7]
 801745e:	2b00      	cmp	r3, #0
 8017460:	d105      	bne.n	801746e <USBD_MSC_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 8017462:	683a      	ldr	r2, [r7, #0]
 8017464:	4907      	ldr	r1, [pc, #28]	@ (8017484 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017466:	4808      	ldr	r0, [pc, #32]	@ (8017488 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017468:	f7fc fac0 	bl	80139ec <USBD_GetString>
 801746c:	e004      	b.n	8017478 <USBD_MSC_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING, USBD_StrDesc, length);
 801746e:	683a      	ldr	r2, [r7, #0]
 8017470:	4904      	ldr	r1, [pc, #16]	@ (8017484 <USBD_MSC_ProductStrDescriptor+0x34>)
 8017472:	4805      	ldr	r0, [pc, #20]	@ (8017488 <USBD_MSC_ProductStrDescriptor+0x38>)
 8017474:	f7fc faba 	bl	80139ec <USBD_GetString>
  }
  return USBD_StrDesc;
 8017478:	4b02      	ldr	r3, [pc, #8]	@ (8017484 <USBD_MSC_ProductStrDescriptor+0x34>)
}
 801747a:	4618      	mov	r0, r3
 801747c:	3708      	adds	r7, #8
 801747e:	46bd      	mov	sp, r7
 8017480:	bd80      	pop	{r7, pc}
 8017482:	bf00      	nop
 8017484:	20009e44 	.word	0x20009e44
 8017488:	0801e5d8 	.word	0x0801e5d8

0801748c <USBD_MSC_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 801748c:	b580      	push	{r7, lr}
 801748e:	b082      	sub	sp, #8
 8017490:	af00      	add	r7, sp, #0
 8017492:	4603      	mov	r3, r0
 8017494:	6039      	str	r1, [r7, #0]
 8017496:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 8017498:	683a      	ldr	r2, [r7, #0]
 801749a:	4904      	ldr	r1, [pc, #16]	@ (80174ac <USBD_MSC_ManufacturerStrDescriptor+0x20>)
 801749c:	4804      	ldr	r0, [pc, #16]	@ (80174b0 <USBD_MSC_ManufacturerStrDescriptor+0x24>)
 801749e:	f7fc faa5 	bl	80139ec <USBD_GetString>
  return USBD_StrDesc;
 80174a2:	4b02      	ldr	r3, [pc, #8]	@ (80174ac <USBD_MSC_ManufacturerStrDescriptor+0x20>)
}
 80174a4:	4618      	mov	r0, r3
 80174a6:	3708      	adds	r7, #8
 80174a8:	46bd      	mov	sp, r7
 80174aa:	bd80      	pop	{r7, pc}
 80174ac:	20009e44 	.word	0x20009e44
 80174b0:	0801e5ec 	.word	0x0801e5ec

080174b4 <USBD_MSC_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174b4:	b580      	push	{r7, lr}
 80174b6:	b082      	sub	sp, #8
 80174b8:	af00      	add	r7, sp, #0
 80174ba:	4603      	mov	r3, r0
 80174bc:	6039      	str	r1, [r7, #0]
 80174be:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 80174c0:	683b      	ldr	r3, [r7, #0]
 80174c2:	221a      	movs	r2, #26
 80174c4:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 80174c6:	f000 f843 	bl	8017550 <Get_SerialNum>

  /* USER CODE BEGIN USBD_MSC_SerialStrDescriptor */

  /* USER CODE END USBD_MSC_SerialStrDescriptor */

  return (uint8_t *) USBD_StringSerial;
 80174ca:	4b02      	ldr	r3, [pc, #8]	@ (80174d4 <USBD_MSC_SerialStrDescriptor+0x20>)
}
 80174cc:	4618      	mov	r0, r3
 80174ce:	3708      	adds	r7, #8
 80174d0:	46bd      	mov	sp, r7
 80174d2:	bd80      	pop	{r7, pc}
 80174d4:	200000fc 	.word	0x200000fc

080174d8 <USBD_MSC_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 80174d8:	b580      	push	{r7, lr}
 80174da:	b082      	sub	sp, #8
 80174dc:	af00      	add	r7, sp, #0
 80174de:	4603      	mov	r3, r0
 80174e0:	6039      	str	r1, [r7, #0]
 80174e2:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 80174e4:	79fb      	ldrb	r3, [r7, #7]
 80174e6:	2b00      	cmp	r3, #0
 80174e8:	d105      	bne.n	80174f6 <USBD_MSC_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80174ea:	683a      	ldr	r2, [r7, #0]
 80174ec:	4907      	ldr	r1, [pc, #28]	@ (801750c <USBD_MSC_ConfigStrDescriptor+0x34>)
 80174ee:	4808      	ldr	r0, [pc, #32]	@ (8017510 <USBD_MSC_ConfigStrDescriptor+0x38>)
 80174f0:	f7fc fa7c 	bl	80139ec <USBD_GetString>
 80174f4:	e004      	b.n	8017500 <USBD_MSC_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING, USBD_StrDesc, length);
 80174f6:	683a      	ldr	r2, [r7, #0]
 80174f8:	4904      	ldr	r1, [pc, #16]	@ (801750c <USBD_MSC_ConfigStrDescriptor+0x34>)
 80174fa:	4805      	ldr	r0, [pc, #20]	@ (8017510 <USBD_MSC_ConfigStrDescriptor+0x38>)
 80174fc:	f7fc fa76 	bl	80139ec <USBD_GetString>
  }
  return USBD_StrDesc;
 8017500:	4b02      	ldr	r3, [pc, #8]	@ (801750c <USBD_MSC_ConfigStrDescriptor+0x34>)
}
 8017502:	4618      	mov	r0, r3
 8017504:	3708      	adds	r7, #8
 8017506:	46bd      	mov	sp, r7
 8017508:	bd80      	pop	{r7, pc}
 801750a:	bf00      	nop
 801750c:	20009e44 	.word	0x20009e44
 8017510:	0801e600 	.word	0x0801e600

08017514 <USBD_MSC_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_MSC_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 8017514:	b580      	push	{r7, lr}
 8017516:	b082      	sub	sp, #8
 8017518:	af00      	add	r7, sp, #0
 801751a:	4603      	mov	r3, r0
 801751c:	6039      	str	r1, [r7, #0]
 801751e:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 8017520:	79fb      	ldrb	r3, [r7, #7]
 8017522:	2b00      	cmp	r3, #0
 8017524:	d105      	bne.n	8017532 <USBD_MSC_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017526:	683a      	ldr	r2, [r7, #0]
 8017528:	4907      	ldr	r1, [pc, #28]	@ (8017548 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 801752a:	4808      	ldr	r0, [pc, #32]	@ (801754c <USBD_MSC_InterfaceStrDescriptor+0x38>)
 801752c:	f7fc fa5e 	bl	80139ec <USBD_GetString>
 8017530:	e004      	b.n	801753c <USBD_MSC_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING, USBD_StrDesc, length);
 8017532:	683a      	ldr	r2, [r7, #0]
 8017534:	4904      	ldr	r1, [pc, #16]	@ (8017548 <USBD_MSC_InterfaceStrDescriptor+0x34>)
 8017536:	4805      	ldr	r0, [pc, #20]	@ (801754c <USBD_MSC_InterfaceStrDescriptor+0x38>)
 8017538:	f7fc fa58 	bl	80139ec <USBD_GetString>
  }
  return USBD_StrDesc;
 801753c:	4b02      	ldr	r3, [pc, #8]	@ (8017548 <USBD_MSC_InterfaceStrDescriptor+0x34>)
}
 801753e:	4618      	mov	r0, r3
 8017540:	3708      	adds	r7, #8
 8017542:	46bd      	mov	sp, r7
 8017544:	bd80      	pop	{r7, pc}
 8017546:	bf00      	nop
 8017548:	20009e44 	.word	0x20009e44
 801754c:	0801e60c 	.word	0x0801e60c

08017550 <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 8017550:	b580      	push	{r7, lr}
 8017552:	b084      	sub	sp, #16
 8017554:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 8017556:	4b0f      	ldr	r3, [pc, #60]	@ (8017594 <Get_SerialNum+0x44>)
 8017558:	681b      	ldr	r3, [r3, #0]
 801755a:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 801755c:	4b0e      	ldr	r3, [pc, #56]	@ (8017598 <Get_SerialNum+0x48>)
 801755e:	681b      	ldr	r3, [r3, #0]
 8017560:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 8017562:	4b0e      	ldr	r3, [pc, #56]	@ (801759c <Get_SerialNum+0x4c>)
 8017564:	681b      	ldr	r3, [r3, #0]
 8017566:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 8017568:	68fa      	ldr	r2, [r7, #12]
 801756a:	687b      	ldr	r3, [r7, #4]
 801756c:	4413      	add	r3, r2
 801756e:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 8017570:	68fb      	ldr	r3, [r7, #12]
 8017572:	2b00      	cmp	r3, #0
 8017574:	d009      	beq.n	801758a <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 8017576:	2208      	movs	r2, #8
 8017578:	4909      	ldr	r1, [pc, #36]	@ (80175a0 <Get_SerialNum+0x50>)
 801757a:	68f8      	ldr	r0, [r7, #12]
 801757c:	f000 f814 	bl	80175a8 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 8017580:	2204      	movs	r2, #4
 8017582:	4908      	ldr	r1, [pc, #32]	@ (80175a4 <Get_SerialNum+0x54>)
 8017584:	68b8      	ldr	r0, [r7, #8]
 8017586:	f000 f80f 	bl	80175a8 <IntToUnicode>
  }
}
 801758a:	bf00      	nop
 801758c:	3710      	adds	r7, #16
 801758e:	46bd      	mov	sp, r7
 8017590:	bd80      	pop	{r7, pc}
 8017592:	bf00      	nop
 8017594:	1fff7590 	.word	0x1fff7590
 8017598:	1fff7594 	.word	0x1fff7594
 801759c:	1fff7598 	.word	0x1fff7598
 80175a0:	200000fe 	.word	0x200000fe
 80175a4:	2000010e 	.word	0x2000010e

080175a8 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 80175a8:	b480      	push	{r7}
 80175aa:	b087      	sub	sp, #28
 80175ac:	af00      	add	r7, sp, #0
 80175ae:	60f8      	str	r0, [r7, #12]
 80175b0:	60b9      	str	r1, [r7, #8]
 80175b2:	4613      	mov	r3, r2
 80175b4:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 80175b6:	2300      	movs	r3, #0
 80175b8:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 80175ba:	2300      	movs	r3, #0
 80175bc:	75fb      	strb	r3, [r7, #23]
 80175be:	e027      	b.n	8017610 <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 80175c0:	68fb      	ldr	r3, [r7, #12]
 80175c2:	0f1b      	lsrs	r3, r3, #28
 80175c4:	2b09      	cmp	r3, #9
 80175c6:	d80b      	bhi.n	80175e0 <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 80175c8:	68fb      	ldr	r3, [r7, #12]
 80175ca:	0f1b      	lsrs	r3, r3, #28
 80175cc:	b2da      	uxtb	r2, r3
 80175ce:	7dfb      	ldrb	r3, [r7, #23]
 80175d0:	005b      	lsls	r3, r3, #1
 80175d2:	4619      	mov	r1, r3
 80175d4:	68bb      	ldr	r3, [r7, #8]
 80175d6:	440b      	add	r3, r1
 80175d8:	3230      	adds	r2, #48	@ 0x30
 80175da:	b2d2      	uxtb	r2, r2
 80175dc:	701a      	strb	r2, [r3, #0]
 80175de:	e00a      	b.n	80175f6 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 80175e0:	68fb      	ldr	r3, [r7, #12]
 80175e2:	0f1b      	lsrs	r3, r3, #28
 80175e4:	b2da      	uxtb	r2, r3
 80175e6:	7dfb      	ldrb	r3, [r7, #23]
 80175e8:	005b      	lsls	r3, r3, #1
 80175ea:	4619      	mov	r1, r3
 80175ec:	68bb      	ldr	r3, [r7, #8]
 80175ee:	440b      	add	r3, r1
 80175f0:	3237      	adds	r2, #55	@ 0x37
 80175f2:	b2d2      	uxtb	r2, r2
 80175f4:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 80175f6:	68fb      	ldr	r3, [r7, #12]
 80175f8:	011b      	lsls	r3, r3, #4
 80175fa:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 80175fc:	7dfb      	ldrb	r3, [r7, #23]
 80175fe:	005b      	lsls	r3, r3, #1
 8017600:	3301      	adds	r3, #1
 8017602:	68ba      	ldr	r2, [r7, #8]
 8017604:	4413      	add	r3, r2
 8017606:	2200      	movs	r2, #0
 8017608:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 801760a:	7dfb      	ldrb	r3, [r7, #23]
 801760c:	3301      	adds	r3, #1
 801760e:	75fb      	strb	r3, [r7, #23]
 8017610:	7dfa      	ldrb	r2, [r7, #23]
 8017612:	79fb      	ldrb	r3, [r7, #7]
 8017614:	429a      	cmp	r2, r3
 8017616:	d3d3      	bcc.n	80175c0 <IntToUnicode+0x18>
  }
}
 8017618:	bf00      	nop
 801761a:	bf00      	nop
 801761c:	371c      	adds	r7, #28
 801761e:	46bd      	mov	sp, r7
 8017620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017624:	4770      	bx	lr

08017626 <STORAGE_Init_FS>:
  * @brief  Initializes over USB FS IP
  * @param  lun:
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Init_FS(uint8_t lun)
{
 8017626:	b480      	push	{r7}
 8017628:	b083      	sub	sp, #12
 801762a:	af00      	add	r7, sp, #0
 801762c:	4603      	mov	r3, r0
 801762e:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 2 */
  return (USBD_OK);
 8017630:	2300      	movs	r3, #0
  /* USER CODE END 2 */
}
 8017632:	4618      	mov	r0, r3
 8017634:	370c      	adds	r7, #12
 8017636:	46bd      	mov	sp, r7
 8017638:	f85d 7b04 	ldr.w	r7, [sp], #4
 801763c:	4770      	bx	lr

0801763e <STORAGE_GetCapacity_FS>:
  * @param  block_num: .
  * @param  block_size: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_GetCapacity_FS(uint8_t lun, uint32_t *block_num, uint16_t *block_size)
{
 801763e:	b480      	push	{r7}
 8017640:	b085      	sub	sp, #20
 8017642:	af00      	add	r7, sp, #0
 8017644:	4603      	mov	r3, r0
 8017646:	60b9      	str	r1, [r7, #8]
 8017648:	607a      	str	r2, [r7, #4]
 801764a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 3 */
  *block_num  = STORAGE_BLK_NBR;
 801764c:	68bb      	ldr	r3, [r7, #8]
 801764e:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 8017652:	601a      	str	r2, [r3, #0]
  *block_size = STORAGE_BLK_SIZ;
 8017654:	687b      	ldr	r3, [r7, #4]
 8017656:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801765a:	801a      	strh	r2, [r3, #0]
  return (USBD_OK);
 801765c:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 801765e:	4618      	mov	r0, r3
 8017660:	3714      	adds	r7, #20
 8017662:	46bd      	mov	sp, r7
 8017664:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017668:	4770      	bx	lr

0801766a <STORAGE_IsReady_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsReady_FS(uint8_t lun)
{
 801766a:	b480      	push	{r7}
 801766c:	b083      	sub	sp, #12
 801766e:	af00      	add	r7, sp, #0
 8017670:	4603      	mov	r3, r0
 8017672:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 8017674:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 8017676:	4618      	mov	r0, r3
 8017678:	370c      	adds	r7, #12
 801767a:	46bd      	mov	sp, r7
 801767c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017680:	4770      	bx	lr

08017682 <STORAGE_IsWriteProtected_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_IsWriteProtected_FS(uint8_t lun)
{
 8017682:	b480      	push	{r7}
 8017684:	b083      	sub	sp, #12
 8017686:	af00      	add	r7, sp, #0
 8017688:	4603      	mov	r3, r0
 801768a:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN 5 */
  return (USBD_OK);
 801768c:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 801768e:	4618      	mov	r0, r3
 8017690:	370c      	adds	r7, #12
 8017692:	46bd      	mov	sp, r7
 8017694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017698:	4770      	bx	lr
	...

0801769c <STORAGE_Read_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Read_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 801769c:	b580      	push	{r7, lr}
 801769e:	b08a      	sub	sp, #40	@ 0x28
 80176a0:	af02      	add	r7, sp, #8
 80176a2:	60b9      	str	r1, [r7, #8]
 80176a4:	607a      	str	r2, [r7, #4]
 80176a6:	461a      	mov	r2, r3
 80176a8:	4603      	mov	r3, r0
 80176aa:	73fb      	strb	r3, [r7, #15]
 80176ac:	4613      	mov	r3, r2
 80176ae:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 6 */
	  for (uint32_t i = 0; i < blk_len; i++)
 80176b0:	2300      	movs	r3, #0
 80176b2:	61fb      	str	r3, [r7, #28]
 80176b4:	e034      	b.n	8017720 <STORAGE_Read_FS+0x84>
	  {
	    uint32_t logical_block = blk_addr + i;
 80176b6:	687a      	ldr	r2, [r7, #4]
 80176b8:	69fb      	ldr	r3, [r7, #28]
 80176ba:	4413      	add	r3, r2
 80176bc:	61bb      	str	r3, [r7, #24]
	    uint32_t page_index    = logical_block * 2;
 80176be:	69bb      	ldr	r3, [r7, #24]
 80176c0:	005b      	lsls	r3, r3, #1
 80176c2:	617b      	str	r3, [r7, #20]

	    // 1er 256
	    if (SPIF_ReadPage(&hspif1, page_index,(uint8_t *) buf+  i * 512, 256, 0) != true)
 80176c4:	69fb      	ldr	r3, [r7, #28]
 80176c6:	025b      	lsls	r3, r3, #9
 80176c8:	68ba      	ldr	r2, [r7, #8]
 80176ca:	441a      	add	r2, r3
 80176cc:	2300      	movs	r3, #0
 80176ce:	9300      	str	r3, [sp, #0]
 80176d0:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80176d4:	6979      	ldr	r1, [r7, #20]
 80176d6:	4817      	ldr	r0, [pc, #92]	@ (8017734 <STORAGE_Read_FS+0x98>)
 80176d8:	f7ff fe10 	bl	80172fc <SPIF_ReadPage>
 80176dc:	4603      	mov	r3, r0
 80176de:	f083 0301 	eor.w	r3, r3, #1
 80176e2:	b2db      	uxtb	r3, r3
 80176e4:	2b00      	cmp	r3, #0
 80176e6:	d001      	beq.n	80176ec <STORAGE_Read_FS+0x50>
	      return USBD_FAIL;
 80176e8:	2303      	movs	r3, #3
 80176ea:	e01e      	b.n	801772a <STORAGE_Read_FS+0x8e>

	    // 2me 256
	    if (SPIF_ReadPage(&hspif1, page_index + 1,(uint8_t *) buf + i * 512 + 256, 256, 0) != true)
 80176ec:	697b      	ldr	r3, [r7, #20]
 80176ee:	1c59      	adds	r1, r3, #1
 80176f0:	69fb      	ldr	r3, [r7, #28]
 80176f2:	025b      	lsls	r3, r3, #9
 80176f4:	f503 7380 	add.w	r3, r3, #256	@ 0x100
 80176f8:	68ba      	ldr	r2, [r7, #8]
 80176fa:	441a      	add	r2, r3
 80176fc:	2300      	movs	r3, #0
 80176fe:	9300      	str	r3, [sp, #0]
 8017700:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8017704:	480b      	ldr	r0, [pc, #44]	@ (8017734 <STORAGE_Read_FS+0x98>)
 8017706:	f7ff fdf9 	bl	80172fc <SPIF_ReadPage>
 801770a:	4603      	mov	r3, r0
 801770c:	f083 0301 	eor.w	r3, r3, #1
 8017710:	b2db      	uxtb	r3, r3
 8017712:	2b00      	cmp	r3, #0
 8017714:	d001      	beq.n	801771a <STORAGE_Read_FS+0x7e>
	      return USBD_FAIL;
 8017716:	2303      	movs	r3, #3
 8017718:	e007      	b.n	801772a <STORAGE_Read_FS+0x8e>
	  for (uint32_t i = 0; i < blk_len; i++)
 801771a:	69fb      	ldr	r3, [r7, #28]
 801771c:	3301      	adds	r3, #1
 801771e:	61fb      	str	r3, [r7, #28]
 8017720:	89bb      	ldrh	r3, [r7, #12]
 8017722:	69fa      	ldr	r2, [r7, #28]
 8017724:	429a      	cmp	r2, r3
 8017726:	d3c6      	bcc.n	80176b6 <STORAGE_Read_FS+0x1a>
	  }
	  return USBD_OK;
 8017728:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 801772a:	4618      	mov	r0, r3
 801772c:	3720      	adds	r7, #32
 801772e:	46bd      	mov	sp, r7
 8017730:	bd80      	pop	{r7, pc}
 8017732:	bf00      	nop
 8017734:	2000053c 	.word	0x2000053c

08017738 <STORAGE_Write_FS>:
  * @brief  .
  * @param  lun: .
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
int8_t STORAGE_Write_FS(uint8_t lun, uint8_t *buf, uint32_t blk_addr, uint16_t blk_len)
{
 8017738:	b580      	push	{r7, lr}
 801773a:	b08a      	sub	sp, #40	@ 0x28
 801773c:	af02      	add	r7, sp, #8
 801773e:	60b9      	str	r1, [r7, #8]
 8017740:	607a      	str	r2, [r7, #4]
 8017742:	461a      	mov	r2, r3
 8017744:	4603      	mov	r3, r0
 8017746:	73fb      	strb	r3, [r7, #15]
 8017748:	4613      	mov	r3, r2
 801774a:	81bb      	strh	r3, [r7, #12]
  /* USER CODE BEGIN 7 */
	 for (uint32_t i = 0; i < blk_len; i++)
 801774c:	2300      	movs	r3, #0
 801774e:	61fb      	str	r3, [r7, #28]
 8017750:	e05c      	b.n	801780c <STORAGE_Write_FS+0xd4>
	  {
	    uint32_t current_blk_addr   = blk_addr + i;
 8017752:	687a      	ldr	r2, [r7, #4]
 8017754:	69fb      	ldr	r3, [r7, #28]
 8017756:	4413      	add	r3, r2
 8017758:	61bb      	str	r3, [r7, #24]

	    uint32_t current_sector_idx = current_blk_addr / 8;        // /8
 801775a:	69bb      	ldr	r3, [r7, #24]
 801775c:	08db      	lsrs	r3, r3, #3
 801775e:	617b      	str	r3, [r7, #20]
	    uint32_t offset_in_sector   = (current_blk_addr % 8) * STORAGE_BLK_SIZ;
 8017760:	69bb      	ldr	r3, [r7, #24]
 8017762:	f003 0307 	and.w	r3, r3, #7
 8017766:	025b      	lsls	r3, r3, #9
 8017768:	613b      	str	r3, [r7, #16]


	    if (SPIF_ReadSector(&hspif1, current_sector_idx, sector_buffer, 4096, 0) != true)
 801776a:	2300      	movs	r3, #0
 801776c:	9300      	str	r3, [sp, #0]
 801776e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8017772:	4a2b      	ldr	r2, [pc, #172]	@ (8017820 <STORAGE_Write_FS+0xe8>)
 8017774:	6979      	ldr	r1, [r7, #20]
 8017776:	482b      	ldr	r0, [pc, #172]	@ (8017824 <STORAGE_Write_FS+0xec>)
 8017778:	f7ff fdeb 	bl	8017352 <SPIF_ReadSector>
 801777c:	4603      	mov	r3, r0
 801777e:	f083 0301 	eor.w	r3, r3, #1
 8017782:	b2db      	uxtb	r3, r3
 8017784:	2b00      	cmp	r3, #0
 8017786:	d001      	beq.n	801778c <STORAGE_Write_FS+0x54>
	      return USBD_FAIL;
 8017788:	2303      	movs	r3, #3
 801778a:	e044      	b.n	8017816 <STORAGE_Write_FS+0xde>
	    memcpy((uint8_t *) sector_buffer + offset_in_sector,(uint8_t *) buf + i*STORAGE_BLK_SIZ, STORAGE_BLK_SIZ);
 801778c:	693b      	ldr	r3, [r7, #16]
 801778e:	4a24      	ldr	r2, [pc, #144]	@ (8017820 <STORAGE_Write_FS+0xe8>)
 8017790:	1898      	adds	r0, r3, r2
 8017792:	69fb      	ldr	r3, [r7, #28]
 8017794:	025b      	lsls	r3, r3, #9
 8017796:	68ba      	ldr	r2, [r7, #8]
 8017798:	4413      	add	r3, r2
 801779a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801779e:	4619      	mov	r1, r3
 80177a0:	f001 fc49 	bl	8019036 <memcpy>


	    if (SPIF_EraseSector(&hspif1, current_sector_idx) != true)
 80177a4:	6979      	ldr	r1, [r7, #20]
 80177a6:	481f      	ldr	r0, [pc, #124]	@ (8017824 <STORAGE_Write_FS+0xec>)
 80177a8:	f7ff fcbb 	bl	8017122 <SPIF_EraseSector>
 80177ac:	4603      	mov	r3, r0
 80177ae:	f083 0301 	eor.w	r3, r3, #1
 80177b2:	b2db      	uxtb	r3, r3
 80177b4:	2b00      	cmp	r3, #0
 80177b6:	d001      	beq.n	80177bc <STORAGE_Write_FS+0x84>
	      return USBD_FAIL;
 80177b8:	2303      	movs	r3, #3
 80177ba:	e02c      	b.n	8017816 <STORAGE_Write_FS+0xde>

	    if (SPIF_WaitForWriting(&hspif1, 2000) != true)
 80177bc:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80177c0:	4818      	ldr	r0, [pc, #96]	@ (8017824 <STORAGE_Write_FS+0xec>)
 80177c2:	f7ff f98b 	bl	8016adc <SPIF_WaitForWriting>
 80177c6:	4603      	mov	r3, r0
 80177c8:	2b01      	cmp	r3, #1
 80177ca:	d001      	beq.n	80177d0 <STORAGE_Write_FS+0x98>
	      return USBD_FAIL;
 80177cc:	2303      	movs	r3, #3
 80177ce:	e022      	b.n	8017816 <STORAGE_Write_FS+0xde>

	    if (SPIF_WriteSector(&hspif1, current_sector_idx, sector_buffer, 4096, 0) != true)
 80177d0:	2300      	movs	r3, #0
 80177d2:	9300      	str	r3, [sp, #0]
 80177d4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80177d8:	4a11      	ldr	r2, [pc, #68]	@ (8017820 <STORAGE_Write_FS+0xe8>)
 80177da:	6979      	ldr	r1, [r7, #20]
 80177dc:	4811      	ldr	r0, [pc, #68]	@ (8017824 <STORAGE_Write_FS+0xec>)
 80177de:	f7ff fd23 	bl	8017228 <SPIF_WriteSector>
 80177e2:	4603      	mov	r3, r0
 80177e4:	f083 0301 	eor.w	r3, r3, #1
 80177e8:	b2db      	uxtb	r3, r3
 80177ea:	2b00      	cmp	r3, #0
 80177ec:	d001      	beq.n	80177f2 <STORAGE_Write_FS+0xba>
	      return USBD_FAIL;
 80177ee:	2303      	movs	r3, #3
 80177f0:	e011      	b.n	8017816 <STORAGE_Write_FS+0xde>

	    if (SPIF_WaitForWriting(&hspif1, 2000) != true)
 80177f2:	f44f 61fa 	mov.w	r1, #2000	@ 0x7d0
 80177f6:	480b      	ldr	r0, [pc, #44]	@ (8017824 <STORAGE_Write_FS+0xec>)
 80177f8:	f7ff f970 	bl	8016adc <SPIF_WaitForWriting>
 80177fc:	4603      	mov	r3, r0
 80177fe:	2b01      	cmp	r3, #1
 8017800:	d001      	beq.n	8017806 <STORAGE_Write_FS+0xce>
	      return USBD_FAIL;
 8017802:	2303      	movs	r3, #3
 8017804:	e007      	b.n	8017816 <STORAGE_Write_FS+0xde>
	 for (uint32_t i = 0; i < blk_len; i++)
 8017806:	69fb      	ldr	r3, [r7, #28]
 8017808:	3301      	adds	r3, #1
 801780a:	61fb      	str	r3, [r7, #28]
 801780c:	89bb      	ldrh	r3, [r7, #12]
 801780e:	69fa      	ldr	r2, [r7, #28]
 8017810:	429a      	cmp	r2, r3
 8017812:	d39e      	bcc.n	8017752 <STORAGE_Write_FS+0x1a>
	  }

	  return USBD_OK;
 8017814:	2300      	movs	r3, #0
  /* USER CODE END 7 */
}
 8017816:	4618      	mov	r0, r3
 8017818:	3720      	adds	r7, #32
 801781a:	46bd      	mov	sp, r7
 801781c:	bd80      	pop	{r7, pc}
 801781e:	bf00      	nop
 8017820:	2000a044 	.word	0x2000a044
 8017824:	2000053c 	.word	0x2000053c

08017828 <STORAGE_GetMaxLun_FS>:
  * @brief  .
  * @param  None
  * @retval .
  */
int8_t STORAGE_GetMaxLun_FS(void)
{
 8017828:	b480      	push	{r7}
 801782a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 8 */
  return (STORAGE_LUN_NBR - 1);
 801782c:	2300      	movs	r3, #0
  /* USER CODE END 8 */
}
 801782e:	4618      	mov	r0, r3
 8017830:	46bd      	mov	sp, r7
 8017832:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017836:	4770      	bx	lr

08017838 <LL_AHB2_GRP1_EnableClock>:
{
 8017838:	b480      	push	{r7}
 801783a:	b085      	sub	sp, #20
 801783c:	af00      	add	r7, sp, #0
 801783e:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB2ENR, Periphs);
 8017840:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017844:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8017846:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801784a:	687b      	ldr	r3, [r7, #4]
 801784c:	4313      	orrs	r3, r2
 801784e:	64cb      	str	r3, [r1, #76]	@ 0x4c
  tmpreg = READ_BIT(RCC->AHB2ENR, Periphs);
 8017850:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017854:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8017856:	687b      	ldr	r3, [r7, #4]
 8017858:	4013      	ands	r3, r2
 801785a:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801785c:	68fb      	ldr	r3, [r7, #12]
}
 801785e:	bf00      	nop
 8017860:	3714      	adds	r7, #20
 8017862:	46bd      	mov	sp, r7
 8017864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017868:	4770      	bx	lr

0801786a <LL_APB1_GRP1_EnableClock>:
{
 801786a:	b480      	push	{r7}
 801786c:	b085      	sub	sp, #20
 801786e:	af00      	add	r7, sp, #0
 8017870:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR1, Periphs);
 8017872:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017876:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017878:	f04f 41b0 	mov.w	r1, #1476395008	@ 0x58000000
 801787c:	687b      	ldr	r3, [r7, #4]
 801787e:	4313      	orrs	r3, r2
 8017880:	658b      	str	r3, [r1, #88]	@ 0x58
  tmpreg = READ_BIT(RCC->APB1ENR1, Periphs);
 8017882:	f04f 43b0 	mov.w	r3, #1476395008	@ 0x58000000
 8017886:	6d9a      	ldr	r2, [r3, #88]	@ 0x58
 8017888:	687b      	ldr	r3, [r7, #4]
 801788a:	4013      	ands	r3, r2
 801788c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 801788e:	68fb      	ldr	r3, [r7, #12]
}
 8017890:	bf00      	nop
 8017892:	3714      	adds	r7, #20
 8017894:	46bd      	mov	sp, r7
 8017896:	f85d 7b04 	ldr.w	r7, [sp], #4
 801789a:	4770      	bx	lr

0801789c <HAL_PCD_MspInit>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#else
void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801789c:	b580      	push	{r7, lr}
 801789e:	b09c      	sub	sp, #112	@ 0x70
 80178a0:	af00      	add	r7, sp, #0
 80178a2:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80178a4:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 80178a8:	2200      	movs	r2, #0
 80178aa:	601a      	str	r2, [r3, #0]
 80178ac:	605a      	str	r2, [r3, #4]
 80178ae:	609a      	str	r2, [r3, #8]
 80178b0:	60da      	str	r2, [r3, #12]
 80178b2:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInitStruct = {0};
 80178b4:	f107 030c 	add.w	r3, r7, #12
 80178b8:	2250      	movs	r2, #80	@ 0x50
 80178ba:	2100      	movs	r1, #0
 80178bc:	4618      	mov	r0, r3
 80178be:	f001 fadc 	bl	8018e7a <memset>
  if(pcdHandle->Instance==USB)
 80178c2:	687b      	ldr	r3, [r7, #4]
 80178c4:	681b      	ldr	r3, [r3, #0]
 80178c6:	4a1b      	ldr	r2, [pc, #108]	@ (8017934 <HAL_PCD_MspInit+0x98>)
 80178c8:	4293      	cmp	r3, r2
 80178ca:	d12f      	bne.n	801792c <HAL_PCD_MspInit+0x90>

  /* USER CODE END USB_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInitStruct.PeriphClockSelection = RCC_PERIPHCLK_USB;
 80178cc:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80178d0:	60fb      	str	r3, [r7, #12]
    PeriphClkInitStruct.UsbClockSelection = RCC_USBCLKSOURCE_HSI48;
 80178d2:	2300      	movs	r3, #0
 80178d4:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInitStruct) != HAL_OK)
 80178d6:	f107 030c 	add.w	r3, r7, #12
 80178da:	4618      	mov	r0, r3
 80178dc:	f7f3 fbd5 	bl	800b08a <HAL_RCCEx_PeriphCLKConfig>
 80178e0:	4603      	mov	r3, r0
 80178e2:	2b00      	cmp	r3, #0
 80178e4:	d001      	beq.n	80178ea <HAL_PCD_MspInit+0x4e>
    {
      Error_Handler();
 80178e6:	f7ea fdb7 	bl	8002458 <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80178ea:	2001      	movs	r0, #1
 80178ec:	f7ff ffa4 	bl	8017838 <LL_AHB2_GRP1_EnableClock>
    /**USB GPIO Configuration
    PA11     ------> USB_DM
    PA12     ------> USB_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 80178f0:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80178f4:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80178f6:	2302      	movs	r3, #2
 80178f8:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80178fa:	2300      	movs	r3, #0
 80178fc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80178fe:	2300      	movs	r3, #0
 8017900:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8017902:	230a      	movs	r3, #10
 8017904:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8017906:	f107 035c 	add.w	r3, r7, #92	@ 0x5c
 801790a:	4619      	mov	r1, r3
 801790c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8017910:	f7ef fac8 	bl	8006ea4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_CLK_ENABLE();
 8017914:	f04f 6080 	mov.w	r0, #67108864	@ 0x4000000
 8017918:	f7ff ffa7 	bl	801786a <LL_APB1_GRP1_EnableClock>

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(USB_LP_IRQn, 5, 0);
 801791c:	2200      	movs	r2, #0
 801791e:	2105      	movs	r1, #5
 8017920:	2014      	movs	r0, #20
 8017922:	f7ee ffb7 	bl	8006894 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USB_LP_IRQn);
 8017926:	2014      	movs	r0, #20
 8017928:	f7ee ffce 	bl	80068c8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_MspInit 1 */

  /* USER CODE END USB_MspInit 1 */
  }
}
 801792c:	bf00      	nop
 801792e:	3770      	adds	r7, #112	@ 0x70
 8017930:	46bd      	mov	sp, r7
 8017932:	bd80      	pop	{r7, pc}
 8017934:	40006800 	.word	0x40006800

08017938 <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017938:	b580      	push	{r7, lr}
 801793a:	b082      	sub	sp, #8
 801793c:	af00      	add	r7, sp, #0
 801793e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PreTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PreTreatment */
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 8017940:	687b      	ldr	r3, [r7, #4]
 8017942:	f8d3 22d8 	ldr.w	r2, [r3, #728]	@ 0x2d8
 8017946:	687b      	ldr	r3, [r7, #4]
 8017948:	f503 7326 	add.w	r3, r3, #664	@ 0x298
 801794c:	4619      	mov	r1, r3
 801794e:	4610      	mov	r0, r2
 8017950:	f7fa ff3c 	bl	80127cc <USBD_LL_SetupStage>
  /* USER CODE BEGIN HAL_PCD_SetupStageCallback_PostTreatment */

  /* USER CODE END  HAL_PCD_SetupStageCallback_PostTreatment */
}
 8017954:	bf00      	nop
 8017956:	3708      	adds	r7, #8
 8017958:	46bd      	mov	sp, r7
 801795a:	bd80      	pop	{r7, pc}

0801795c <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 801795c:	b580      	push	{r7, lr}
 801795e:	b082      	sub	sp, #8
 8017960:	af00      	add	r7, sp, #0
 8017962:	6078      	str	r0, [r7, #4]
 8017964:	460b      	mov	r3, r1
 8017966:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PreTreatment */
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 8017968:	687b      	ldr	r3, [r7, #4]
 801796a:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 801796e:	78fa      	ldrb	r2, [r7, #3]
 8017970:	6879      	ldr	r1, [r7, #4]
 8017972:	4613      	mov	r3, r2
 8017974:	009b      	lsls	r3, r3, #2
 8017976:	4413      	add	r3, r2
 8017978:	00db      	lsls	r3, r3, #3
 801797a:	440b      	add	r3, r1
 801797c:	f503 73b2 	add.w	r3, r3, #356	@ 0x164
 8017980:	681a      	ldr	r2, [r3, #0]
 8017982:	78fb      	ldrb	r3, [r7, #3]
 8017984:	4619      	mov	r1, r3
 8017986:	f7fa ff76 	bl	8012876 <USBD_LL_DataOutStage>
  /* USER CODE BEGIN HAL_PCD_DataOutStageCallback_PostTreatment */

  /* USER CODE END HAL_PCD_DataOutStageCallback_PostTreatment */
}
 801798a:	bf00      	nop
 801798c:	3708      	adds	r7, #8
 801798e:	46bd      	mov	sp, r7
 8017990:	bd80      	pop	{r7, pc}

08017992 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017992:	b580      	push	{r7, lr}
 8017994:	b082      	sub	sp, #8
 8017996:	af00      	add	r7, sp, #0
 8017998:	6078      	str	r0, [r7, #4]
 801799a:	460b      	mov	r3, r1
 801799c:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PreTreatment */

  /* USER CODE END HAL_PCD_DataInStageCallback_PreTreatment */
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 801799e:	687b      	ldr	r3, [r7, #4]
 80179a0:	f8d3 02d8 	ldr.w	r0, [r3, #728]	@ 0x2d8
 80179a4:	78fa      	ldrb	r2, [r7, #3]
 80179a6:	6879      	ldr	r1, [r7, #4]
 80179a8:	4613      	mov	r3, r2
 80179aa:	009b      	lsls	r3, r3, #2
 80179ac:	4413      	add	r3, r2
 80179ae:	00db      	lsls	r3, r3, #3
 80179b0:	440b      	add	r3, r1
 80179b2:	3324      	adds	r3, #36	@ 0x24
 80179b4:	681a      	ldr	r2, [r3, #0]
 80179b6:	78fb      	ldrb	r3, [r7, #3]
 80179b8:	4619      	mov	r1, r3
 80179ba:	f7fb f818 	bl	80129ee <USBD_LL_DataInStage>
  /* USER CODE BEGIN HAL_PCD_DataInStageCallback_PostTreatment  */

  /* USER CODE END HAL_PCD_DataInStageCallback_PostTreatment */
}
 80179be:	bf00      	nop
 80179c0:	3708      	adds	r7, #8
 80179c2:	46bd      	mov	sp, r7
 80179c4:	bd80      	pop	{r7, pc}

080179c6 <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179c6:	b580      	push	{r7, lr}
 80179c8:	b082      	sub	sp, #8
 80179ca:	af00      	add	r7, sp, #0
 80179cc:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PreTreatment */
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 80179ce:	687b      	ldr	r3, [r7, #4]
 80179d0:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 80179d4:	4618      	mov	r0, r3
 80179d6:	f7fb f95c 	bl	8012c92 <USBD_LL_SOF>
  /* USER CODE BEGIN HAL_PCD_SOFCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SOFCallback_PostTreatment */
}
 80179da:	bf00      	nop
 80179dc:	3708      	adds	r7, #8
 80179de:	46bd      	mov	sp, r7
 80179e0:	bd80      	pop	{r7, pc}

080179e2 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 80179e2:	b580      	push	{r7, lr}
 80179e4:	b084      	sub	sp, #16
 80179e6:	af00      	add	r7, sp, #0
 80179e8:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PreTreatment */
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 80179ea:	2301      	movs	r3, #1
 80179ec:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed != PCD_SPEED_FULL)
 80179ee:	687b      	ldr	r3, [r7, #4]
 80179f0:	795b      	ldrb	r3, [r3, #5]
 80179f2:	2b02      	cmp	r3, #2
 80179f4:	d001      	beq.n	80179fa <HAL_PCD_ResetCallback+0x18>
  {
    Error_Handler();
 80179f6:	f7ea fd2f 	bl	8002458 <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 80179fa:	687b      	ldr	r3, [r7, #4]
 80179fc:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017a00:	7bfa      	ldrb	r2, [r7, #15]
 8017a02:	4611      	mov	r1, r2
 8017a04:	4618      	mov	r0, r3
 8017a06:	f7fb f900 	bl	8012c0a <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 8017a0a:	687b      	ldr	r3, [r7, #4]
 8017a0c:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017a10:	4618      	mov	r0, r3
 8017a12:	f7fb f8a7 	bl	8012b64 <USBD_LL_Reset>
  /* USER CODE BEGIN HAL_PCD_ResetCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResetCallback_PostTreatment */
}
 8017a16:	bf00      	nop
 8017a18:	3710      	adds	r7, #16
 8017a1a:	46bd      	mov	sp, r7
 8017a1c:	bd80      	pop	{r7, pc}
	...

08017a20 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a20:	b580      	push	{r7, lr}
 8017a22:	b082      	sub	sp, #8
 8017a24:	af00      	add	r7, sp, #0
 8017a26:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PreTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PreTreatment */
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 8017a28:	687b      	ldr	r3, [r7, #4]
 8017a2a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017a2e:	4618      	mov	r0, r3
 8017a30:	f7fb f8fb 	bl	8012c2a <USBD_LL_Suspend>
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 8017a34:	687b      	ldr	r3, [r7, #4]
 8017a36:	7a5b      	ldrb	r3, [r3, #9]
 8017a38:	2b00      	cmp	r3, #0
 8017a3a:	d005      	beq.n	8017a48 <HAL_PCD_SuspendCallback+0x28>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017a3c:	4b04      	ldr	r3, [pc, #16]	@ (8017a50 <HAL_PCD_SuspendCallback+0x30>)
 8017a3e:	691b      	ldr	r3, [r3, #16]
 8017a40:	4a03      	ldr	r2, [pc, #12]	@ (8017a50 <HAL_PCD_SuspendCallback+0x30>)
 8017a42:	f043 0306 	orr.w	r3, r3, #6
 8017a46:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
  /* USER CODE BEGIN HAL_PCD_SuspendCallback_PostTreatment */

  /* USER CODE END HAL_PCD_SuspendCallback_PostTreatment */
}
 8017a48:	bf00      	nop
 8017a4a:	3708      	adds	r7, #8
 8017a4c:	46bd      	mov	sp, r7
 8017a4e:	bd80      	pop	{r7, pc}
 8017a50:	e000ed00 	.word	0xe000ed00

08017a54 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017a54:	b580      	push	{r7, lr}
 8017a56:	b082      	sub	sp, #8
 8017a58:	af00      	add	r7, sp, #0
 8017a5a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PreTreatment */

  /* USER CODE BEGIN 3 */
  if (hpcd->Init.low_power_enable)
 8017a5c:	687b      	ldr	r3, [r7, #4]
 8017a5e:	7a5b      	ldrb	r3, [r3, #9]
 8017a60:	2b00      	cmp	r3, #0
 8017a62:	d007      	beq.n	8017a74 <HAL_PCD_ResumeCallback+0x20>
  {
    /* Reset SLEEPDEEP bit of Cortex System Control Register. */
    SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017a64:	4b08      	ldr	r3, [pc, #32]	@ (8017a88 <HAL_PCD_ResumeCallback+0x34>)
 8017a66:	691b      	ldr	r3, [r3, #16]
 8017a68:	4a07      	ldr	r2, [pc, #28]	@ (8017a88 <HAL_PCD_ResumeCallback+0x34>)
 8017a6a:	f023 0306 	bic.w	r3, r3, #6
 8017a6e:	6113      	str	r3, [r2, #16]
    SystemClockConfig_Resume();
 8017a70:	f000 fa10 	bl	8017e94 <SystemClockConfig_Resume>
  }
  /* USER CODE END 3 */

  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 8017a74:	687b      	ldr	r3, [r7, #4]
 8017a76:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017a7a:	4618      	mov	r0, r3
 8017a7c:	f7fb f8f1 	bl	8012c62 <USBD_LL_Resume>
  /* USER CODE BEGIN HAL_PCD_ResumeCallback_PostTreatment */

  /* USER CODE END HAL_PCD_ResumeCallback_PostTreatment */
}
 8017a80:	bf00      	nop
 8017a82:	3708      	adds	r7, #8
 8017a84:	46bd      	mov	sp, r7
 8017a86:	bd80      	pop	{r7, pc}
 8017a88:	e000ed00 	.word	0xe000ed00

08017a8c <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 8017a8c:	b580      	push	{r7, lr}
 8017a8e:	b082      	sub	sp, #8
 8017a90:	af00      	add	r7, sp, #0
 8017a92:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  hpcd_USB_FS.pData = pdev;
 8017a94:	4a27      	ldr	r2, [pc, #156]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017a96:	687b      	ldr	r3, [r7, #4]
 8017a98:	f8c2 32d8 	str.w	r3, [r2, #728]	@ 0x2d8
  /* Link the driver to the stack. */
  pdev->pData = &hpcd_USB_FS;
 8017a9c:	687b      	ldr	r3, [r7, #4]
 8017a9e:	4a25      	ldr	r2, [pc, #148]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017aa0:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8
/* Enable USB power on Pwrctrl CR2 register. */
  HAL_PWREx_EnableVddUSB();
 8017aa4:	f7f1 ff7c 	bl	80099a0 <HAL_PWREx_EnableVddUSB>

  hpcd_USB_FS.Instance = USB;
 8017aa8:	4b22      	ldr	r3, [pc, #136]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017aaa:	4a23      	ldr	r2, [pc, #140]	@ (8017b38 <USBD_LL_Init+0xac>)
 8017aac:	601a      	str	r2, [r3, #0]
  hpcd_USB_FS.Init.dev_endpoints = 8;
 8017aae:	4b21      	ldr	r3, [pc, #132]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ab0:	2208      	movs	r2, #8
 8017ab2:	711a      	strb	r2, [r3, #4]
  hpcd_USB_FS.Init.speed = PCD_SPEED_FULL;
 8017ab4:	4b1f      	ldr	r3, [pc, #124]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ab6:	2202      	movs	r2, #2
 8017ab8:	715a      	strb	r2, [r3, #5]
  hpcd_USB_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 8017aba:	4b1e      	ldr	r3, [pc, #120]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017abc:	2202      	movs	r2, #2
 8017abe:	71da      	strb	r2, [r3, #7]
  hpcd_USB_FS.Init.Sof_enable = DISABLE;
 8017ac0:	4b1c      	ldr	r3, [pc, #112]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ac2:	2200      	movs	r2, #0
 8017ac4:	721a      	strb	r2, [r3, #8]
  hpcd_USB_FS.Init.low_power_enable = DISABLE;
 8017ac6:	4b1b      	ldr	r3, [pc, #108]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ac8:	2200      	movs	r2, #0
 8017aca:	725a      	strb	r2, [r3, #9]
  hpcd_USB_FS.Init.lpm_enable = DISABLE;
 8017acc:	4b19      	ldr	r3, [pc, #100]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ace:	2200      	movs	r2, #0
 8017ad0:	729a      	strb	r2, [r3, #10]
  hpcd_USB_FS.Init.battery_charging_enable = DISABLE;
 8017ad2:	4b18      	ldr	r3, [pc, #96]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ad4:	2200      	movs	r2, #0
 8017ad6:	72da      	strb	r2, [r3, #11]
  /* register Msp Callbacks (before the Init) */
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPINIT_CB_ID, PCD_MspInit);
  HAL_PCD_RegisterCallback(&hpcd_USB_FS, HAL_PCD_MSPDEINIT_CB_ID, PCD_MspDeInit);
  #endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if (HAL_PCD_Init(&hpcd_USB_FS) != HAL_OK)
 8017ad8:	4816      	ldr	r0, [pc, #88]	@ (8017b34 <USBD_LL_Init+0xa8>)
 8017ada:	f7f0 f9d3 	bl	8007e84 <HAL_PCD_Init>
 8017ade:	4603      	mov	r3, r0
 8017ae0:	2b00      	cmp	r3, #0
 8017ae2:	d001      	beq.n	8017ae8 <USBD_LL_Init+0x5c>
  {
    Error_Handler( );
 8017ae4:	f7ea fcb8 	bl	8002458 <Error_Handler>
  /* USER CODE BEGIN RegisterCallBackSecondPart */

  /* USER CODE END RegisterCallBackSecondPart */
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  /* USER CODE BEGIN EndPoint_Configuration */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x00 , PCD_SNG_BUF, 0x18);
 8017ae8:	687b      	ldr	r3, [r7, #4]
 8017aea:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017aee:	2318      	movs	r3, #24
 8017af0:	2200      	movs	r2, #0
 8017af2:	2100      	movs	r1, #0
 8017af4:	f7f1 fec8 	bl	8009888 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x80 , PCD_SNG_BUF, 0x58);
 8017af8:	687b      	ldr	r3, [r7, #4]
 8017afa:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017afe:	2358      	movs	r3, #88	@ 0x58
 8017b00:	2200      	movs	r2, #0
 8017b02:	2180      	movs	r1, #128	@ 0x80
 8017b04:	f7f1 fec0 	bl	8009888 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration */
  /* USER CODE BEGIN EndPoint_Configuration_MSC */
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x81 , PCD_SNG_BUF, 0x98);
 8017b08:	687b      	ldr	r3, [r7, #4]
 8017b0a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017b0e:	2398      	movs	r3, #152	@ 0x98
 8017b10:	2200      	movs	r2, #0
 8017b12:	2181      	movs	r1, #129	@ 0x81
 8017b14:	f7f1 feb8 	bl	8009888 <HAL_PCDEx_PMAConfig>
  HAL_PCDEx_PMAConfig((PCD_HandleTypeDef*)pdev->pData , 0x01 , PCD_SNG_BUF, 0xD8);
 8017b18:	687b      	ldr	r3, [r7, #4]
 8017b1a:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017b1e:	23d8      	movs	r3, #216	@ 0xd8
 8017b20:	2200      	movs	r2, #0
 8017b22:	2101      	movs	r1, #1
 8017b24:	f7f1 feb0 	bl	8009888 <HAL_PCDEx_PMAConfig>
  /* USER CODE END EndPoint_Configuration_MSC */
  return USBD_OK;
 8017b28:	2300      	movs	r3, #0
}
 8017b2a:	4618      	mov	r0, r3
 8017b2c:	3708      	adds	r7, #8
 8017b2e:	46bd      	mov	sp, r7
 8017b30:	bd80      	pop	{r7, pc}
 8017b32:	bf00      	nop
 8017b34:	2000b044 	.word	0x2000b044
 8017b38:	40006800 	.word	0x40006800

08017b3c <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 8017b3c:	b580      	push	{r7, lr}
 8017b3e:	b084      	sub	sp, #16
 8017b40:	af00      	add	r7, sp, #0
 8017b42:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b44:	2300      	movs	r3, #0
 8017b46:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b48:	2300      	movs	r3, #0
 8017b4a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 8017b4c:	687b      	ldr	r3, [r7, #4]
 8017b4e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017b52:	4618      	mov	r0, r3
 8017b54:	f7f0 fa64 	bl	8008020 <HAL_PCD_Start>
 8017b58:	4603      	mov	r3, r0
 8017b5a:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017b5c:	7bfb      	ldrb	r3, [r7, #15]
 8017b5e:	4618      	mov	r0, r3
 8017b60:	f000 f99e 	bl	8017ea0 <USBD_Get_USB_Status>
 8017b64:	4603      	mov	r3, r0
 8017b66:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017b68:	7bbb      	ldrb	r3, [r7, #14]
}
 8017b6a:	4618      	mov	r0, r3
 8017b6c:	3710      	adds	r7, #16
 8017b6e:	46bd      	mov	sp, r7
 8017b70:	bd80      	pop	{r7, pc}

08017b72 <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 8017b72:	b580      	push	{r7, lr}
 8017b74:	b084      	sub	sp, #16
 8017b76:	af00      	add	r7, sp, #0
 8017b78:	6078      	str	r0, [r7, #4]
 8017b7a:	4608      	mov	r0, r1
 8017b7c:	4611      	mov	r1, r2
 8017b7e:	461a      	mov	r2, r3
 8017b80:	4603      	mov	r3, r0
 8017b82:	70fb      	strb	r3, [r7, #3]
 8017b84:	460b      	mov	r3, r1
 8017b86:	70bb      	strb	r3, [r7, #2]
 8017b88:	4613      	mov	r3, r2
 8017b8a:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017b8c:	2300      	movs	r3, #0
 8017b8e:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017b90:	2300      	movs	r3, #0
 8017b92:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 8017b94:	687b      	ldr	r3, [r7, #4]
 8017b96:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017b9a:	78bb      	ldrb	r3, [r7, #2]
 8017b9c:	883a      	ldrh	r2, [r7, #0]
 8017b9e:	78f9      	ldrb	r1, [r7, #3]
 8017ba0:	f7f0 fbab 	bl	80082fa <HAL_PCD_EP_Open>
 8017ba4:	4603      	mov	r3, r0
 8017ba6:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ba8:	7bfb      	ldrb	r3, [r7, #15]
 8017baa:	4618      	mov	r0, r3
 8017bac:	f000 f978 	bl	8017ea0 <USBD_Get_USB_Status>
 8017bb0:	4603      	mov	r3, r0
 8017bb2:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bb4:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bb6:	4618      	mov	r0, r3
 8017bb8:	3710      	adds	r7, #16
 8017bba:	46bd      	mov	sp, r7
 8017bbc:	bd80      	pop	{r7, pc}

08017bbe <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bbe:	b580      	push	{r7, lr}
 8017bc0:	b084      	sub	sp, #16
 8017bc2:	af00      	add	r7, sp, #0
 8017bc4:	6078      	str	r0, [r7, #4]
 8017bc6:	460b      	mov	r3, r1
 8017bc8:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017bca:	2300      	movs	r3, #0
 8017bcc:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017bce:	2300      	movs	r3, #0
 8017bd0:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 8017bd2:	687b      	ldr	r3, [r7, #4]
 8017bd4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017bd8:	78fa      	ldrb	r2, [r7, #3]
 8017bda:	4611      	mov	r1, r2
 8017bdc:	4618      	mov	r0, r3
 8017bde:	f7f0 fbeb 	bl	80083b8 <HAL_PCD_EP_Close>
 8017be2:	4603      	mov	r3, r0
 8017be4:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017be6:	7bfb      	ldrb	r3, [r7, #15]
 8017be8:	4618      	mov	r0, r3
 8017bea:	f000 f959 	bl	8017ea0 <USBD_Get_USB_Status>
 8017bee:	4603      	mov	r3, r0
 8017bf0:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017bf2:	7bbb      	ldrb	r3, [r7, #14]
}
 8017bf4:	4618      	mov	r0, r3
 8017bf6:	3710      	adds	r7, #16
 8017bf8:	46bd      	mov	sp, r7
 8017bfa:	bd80      	pop	{r7, pc}

08017bfc <USBD_LL_FlushEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_FlushEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017bfc:	b580      	push	{r7, lr}
 8017bfe:	b084      	sub	sp, #16
 8017c00:	af00      	add	r7, sp, #0
 8017c02:	6078      	str	r0, [r7, #4]
 8017c04:	460b      	mov	r3, r1
 8017c06:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c08:	2300      	movs	r3, #0
 8017c0a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c0c:	2300      	movs	r3, #0
 8017c0e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Flush(pdev->pData, ep_addr);
 8017c10:	687b      	ldr	r3, [r7, #4]
 8017c12:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c16:	78fa      	ldrb	r2, [r7, #3]
 8017c18:	4611      	mov	r1, r2
 8017c1a:	4618      	mov	r0, r3
 8017c1c:	f7f0 fd3a 	bl	8008694 <HAL_PCD_EP_Flush>
 8017c20:	4603      	mov	r3, r0
 8017c22:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c24:	7bfb      	ldrb	r3, [r7, #15]
 8017c26:	4618      	mov	r0, r3
 8017c28:	f000 f93a 	bl	8017ea0 <USBD_Get_USB_Status>
 8017c2c:	4603      	mov	r3, r0
 8017c2e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c30:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c32:	4618      	mov	r0, r3
 8017c34:	3710      	adds	r7, #16
 8017c36:	46bd      	mov	sp, r7
 8017c38:	bd80      	pop	{r7, pc}

08017c3a <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c3a:	b580      	push	{r7, lr}
 8017c3c:	b084      	sub	sp, #16
 8017c3e:	af00      	add	r7, sp, #0
 8017c40:	6078      	str	r0, [r7, #4]
 8017c42:	460b      	mov	r3, r1
 8017c44:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c46:	2300      	movs	r3, #0
 8017c48:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c4a:	2300      	movs	r3, #0
 8017c4c:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 8017c4e:	687b      	ldr	r3, [r7, #4]
 8017c50:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c54:	78fa      	ldrb	r2, [r7, #3]
 8017c56:	4611      	mov	r1, r2
 8017c58:	4618      	mov	r0, r3
 8017c5a:	f7f0 fc75 	bl	8008548 <HAL_PCD_EP_SetStall>
 8017c5e:	4603      	mov	r3, r0
 8017c60:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017c62:	7bfb      	ldrb	r3, [r7, #15]
 8017c64:	4618      	mov	r0, r3
 8017c66:	f000 f91b 	bl	8017ea0 <USBD_Get_USB_Status>
 8017c6a:	4603      	mov	r3, r0
 8017c6c:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017c6e:	7bbb      	ldrb	r3, [r7, #14]
}
 8017c70:	4618      	mov	r0, r3
 8017c72:	3710      	adds	r7, #16
 8017c74:	46bd      	mov	sp, r7
 8017c76:	bd80      	pop	{r7, pc}

08017c78 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017c78:	b580      	push	{r7, lr}
 8017c7a:	b084      	sub	sp, #16
 8017c7c:	af00      	add	r7, sp, #0
 8017c7e:	6078      	str	r0, [r7, #4]
 8017c80:	460b      	mov	r3, r1
 8017c82:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017c84:	2300      	movs	r3, #0
 8017c86:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017c88:	2300      	movs	r3, #0
 8017c8a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 8017c8c:	687b      	ldr	r3, [r7, #4]
 8017c8e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017c92:	78fa      	ldrb	r2, [r7, #3]
 8017c94:	4611      	mov	r1, r2
 8017c96:	4618      	mov	r0, r3
 8017c98:	f7f0 fca8 	bl	80085ec <HAL_PCD_EP_ClrStall>
 8017c9c:	4603      	mov	r3, r0
 8017c9e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017ca0:	7bfb      	ldrb	r3, [r7, #15]
 8017ca2:	4618      	mov	r0, r3
 8017ca4:	f000 f8fc 	bl	8017ea0 <USBD_Get_USB_Status>
 8017ca8:	4603      	mov	r3, r0
 8017caa:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017cac:	7bbb      	ldrb	r3, [r7, #14]
}
 8017cae:	4618      	mov	r0, r3
 8017cb0:	3710      	adds	r7, #16
 8017cb2:	46bd      	mov	sp, r7
 8017cb4:	bd80      	pop	{r7, pc}

08017cb6 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017cb6:	b480      	push	{r7}
 8017cb8:	b085      	sub	sp, #20
 8017cba:	af00      	add	r7, sp, #0
 8017cbc:	6078      	str	r0, [r7, #4]
 8017cbe:	460b      	mov	r3, r1
 8017cc0:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 8017cc2:	687b      	ldr	r3, [r7, #4]
 8017cc4:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017cc8:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 8017cca:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8017cce:	2b00      	cmp	r3, #0
 8017cd0:	da0b      	bge.n	8017cea <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 8017cd2:	78fb      	ldrb	r3, [r7, #3]
 8017cd4:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017cd8:	68f9      	ldr	r1, [r7, #12]
 8017cda:	4613      	mov	r3, r2
 8017cdc:	009b      	lsls	r3, r3, #2
 8017cde:	4413      	add	r3, r2
 8017ce0:	00db      	lsls	r3, r3, #3
 8017ce2:	440b      	add	r3, r1
 8017ce4:	3312      	adds	r3, #18
 8017ce6:	781b      	ldrb	r3, [r3, #0]
 8017ce8:	e00b      	b.n	8017d02 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 8017cea:	78fb      	ldrb	r3, [r7, #3]
 8017cec:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 8017cf0:	68f9      	ldr	r1, [r7, #12]
 8017cf2:	4613      	mov	r3, r2
 8017cf4:	009b      	lsls	r3, r3, #2
 8017cf6:	4413      	add	r3, r2
 8017cf8:	00db      	lsls	r3, r3, #3
 8017cfa:	440b      	add	r3, r1
 8017cfc:	f503 73a9 	add.w	r3, r3, #338	@ 0x152
 8017d00:	781b      	ldrb	r3, [r3, #0]
  }
}
 8017d02:	4618      	mov	r0, r3
 8017d04:	3714      	adds	r7, #20
 8017d06:	46bd      	mov	sp, r7
 8017d08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017d0c:	4770      	bx	lr

08017d0e <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 8017d0e:	b580      	push	{r7, lr}
 8017d10:	b084      	sub	sp, #16
 8017d12:	af00      	add	r7, sp, #0
 8017d14:	6078      	str	r0, [r7, #4]
 8017d16:	460b      	mov	r3, r1
 8017d18:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d1a:	2300      	movs	r3, #0
 8017d1c:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d1e:	2300      	movs	r3, #0
 8017d20:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 8017d22:	687b      	ldr	r3, [r7, #4]
 8017d24:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017d28:	78fa      	ldrb	r2, [r7, #3]
 8017d2a:	4611      	mov	r1, r2
 8017d2c:	4618      	mov	r0, r3
 8017d2e:	f7f0 fac0 	bl	80082b2 <HAL_PCD_SetAddress>
 8017d32:	4603      	mov	r3, r0
 8017d34:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d36:	7bfb      	ldrb	r3, [r7, #15]
 8017d38:	4618      	mov	r0, r3
 8017d3a:	f000 f8b1 	bl	8017ea0 <USBD_Get_USB_Status>
 8017d3e:	4603      	mov	r3, r0
 8017d40:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 8017d42:	7bbb      	ldrb	r3, [r7, #14]
}
 8017d44:	4618      	mov	r0, r3
 8017d46:	3710      	adds	r7, #16
 8017d48:	46bd      	mov	sp, r7
 8017d4a:	bd80      	pop	{r7, pc}

08017d4c <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d4c:	b580      	push	{r7, lr}
 8017d4e:	b086      	sub	sp, #24
 8017d50:	af00      	add	r7, sp, #0
 8017d52:	60f8      	str	r0, [r7, #12]
 8017d54:	607a      	str	r2, [r7, #4]
 8017d56:	603b      	str	r3, [r7, #0]
 8017d58:	460b      	mov	r3, r1
 8017d5a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d5c:	2300      	movs	r3, #0
 8017d5e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017d60:	2300      	movs	r3, #0
 8017d62:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 8017d64:	68fb      	ldr	r3, [r7, #12]
 8017d66:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017d6a:	7af9      	ldrb	r1, [r7, #11]
 8017d6c:	683b      	ldr	r3, [r7, #0]
 8017d6e:	687a      	ldr	r2, [r7, #4]
 8017d70:	f7f0 fbb3 	bl	80084da <HAL_PCD_EP_Transmit>
 8017d74:	4603      	mov	r3, r0
 8017d76:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017d78:	7dfb      	ldrb	r3, [r7, #23]
 8017d7a:	4618      	mov	r0, r3
 8017d7c:	f000 f890 	bl	8017ea0 <USBD_Get_USB_Status>
 8017d80:	4603      	mov	r3, r0
 8017d82:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017d84:	7dbb      	ldrb	r3, [r7, #22]
}
 8017d86:	4618      	mov	r0, r3
 8017d88:	3718      	adds	r7, #24
 8017d8a:	46bd      	mov	sp, r7
 8017d8c:	bd80      	pop	{r7, pc}

08017d8e <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 8017d8e:	b580      	push	{r7, lr}
 8017d90:	b086      	sub	sp, #24
 8017d92:	af00      	add	r7, sp, #0
 8017d94:	60f8      	str	r0, [r7, #12]
 8017d96:	607a      	str	r2, [r7, #4]
 8017d98:	603b      	str	r3, [r7, #0]
 8017d9a:	460b      	mov	r3, r1
 8017d9c:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 8017d9e:	2300      	movs	r3, #0
 8017da0:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017da2:	2300      	movs	r3, #0
 8017da4:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 8017da6:	68fb      	ldr	r3, [r7, #12]
 8017da8:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 8017dac:	7af9      	ldrb	r1, [r7, #11]
 8017dae:	683b      	ldr	r3, [r7, #0]
 8017db0:	687a      	ldr	r2, [r7, #4]
 8017db2:	f7f0 fb49 	bl	8008448 <HAL_PCD_EP_Receive>
 8017db6:	4603      	mov	r3, r0
 8017db8:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 8017dba:	7dfb      	ldrb	r3, [r7, #23]
 8017dbc:	4618      	mov	r0, r3
 8017dbe:	f000 f86f 	bl	8017ea0 <USBD_Get_USB_Status>
 8017dc2:	4603      	mov	r3, r0
 8017dc4:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 8017dc6:	7dbb      	ldrb	r3, [r7, #22]
}
 8017dc8:	4618      	mov	r0, r3
 8017dca:	3718      	adds	r7, #24
 8017dcc:	46bd      	mov	sp, r7
 8017dce:	bd80      	pop	{r7, pc}

08017dd0 <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 8017dd0:	b580      	push	{r7, lr}
 8017dd2:	b082      	sub	sp, #8
 8017dd4:	af00      	add	r7, sp, #0
 8017dd6:	6078      	str	r0, [r7, #4]
 8017dd8:	460b      	mov	r3, r1
 8017dda:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 8017ddc:	687b      	ldr	r3, [r7, #4]
 8017dde:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 8017de2:	78fa      	ldrb	r2, [r7, #3]
 8017de4:	4611      	mov	r1, r2
 8017de6:	4618      	mov	r0, r3
 8017de8:	f7f0 fb5f 	bl	80084aa <HAL_PCD_EP_GetRxCount>
 8017dec:	4603      	mov	r3, r0
}
 8017dee:	4618      	mov	r0, r3
 8017df0:	3708      	adds	r7, #8
 8017df2:	46bd      	mov	sp, r7
 8017df4:	bd80      	pop	{r7, pc}
	...

08017df8 <HAL_PCDEx_LPM_Callback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#else
void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 8017df8:	b580      	push	{r7, lr}
 8017dfa:	b082      	sub	sp, #8
 8017dfc:	af00      	add	r7, sp, #0
 8017dfe:	6078      	str	r0, [r7, #4]
 8017e00:	460b      	mov	r3, r1
 8017e02:	70fb      	strb	r3, [r7, #3]
  /* USER CODE BEGIN LPM_Callback */
  switch (msg)
 8017e04:	78fb      	ldrb	r3, [r7, #3]
 8017e06:	2b00      	cmp	r3, #0
 8017e08:	d002      	beq.n	8017e10 <HAL_PCDEx_LPM_Callback+0x18>
 8017e0a:	2b01      	cmp	r3, #1
 8017e0c:	d013      	beq.n	8017e36 <HAL_PCDEx_LPM_Callback+0x3e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
    }
    break;
  }
  /* USER CODE END LPM_Callback */
}
 8017e0e:	e023      	b.n	8017e58 <HAL_PCDEx_LPM_Callback+0x60>
    if (hpcd->Init.low_power_enable)
 8017e10:	687b      	ldr	r3, [r7, #4]
 8017e12:	7a5b      	ldrb	r3, [r3, #9]
 8017e14:	2b00      	cmp	r3, #0
 8017e16:	d007      	beq.n	8017e28 <HAL_PCDEx_LPM_Callback+0x30>
      SystemClockConfig_Resume();
 8017e18:	f000 f83c 	bl	8017e94 <SystemClockConfig_Resume>
      SCB->SCR &= (uint32_t)~((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017e1c:	4b10      	ldr	r3, [pc, #64]	@ (8017e60 <HAL_PCDEx_LPM_Callback+0x68>)
 8017e1e:	691b      	ldr	r3, [r3, #16]
 8017e20:	4a0f      	ldr	r2, [pc, #60]	@ (8017e60 <HAL_PCDEx_LPM_Callback+0x68>)
 8017e22:	f023 0306 	bic.w	r3, r3, #6
 8017e26:	6113      	str	r3, [r2, #16]
    USBD_LL_Resume(hpcd->pData);
 8017e28:	687b      	ldr	r3, [r7, #4]
 8017e2a:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017e2e:	4618      	mov	r0, r3
 8017e30:	f7fa ff17 	bl	8012c62 <USBD_LL_Resume>
    break;
 8017e34:	e010      	b.n	8017e58 <HAL_PCDEx_LPM_Callback+0x60>
    USBD_LL_Suspend(hpcd->pData);
 8017e36:	687b      	ldr	r3, [r7, #4]
 8017e38:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 8017e3c:	4618      	mov	r0, r3
 8017e3e:	f7fa fef4 	bl	8012c2a <USBD_LL_Suspend>
    if (hpcd->Init.low_power_enable)
 8017e42:	687b      	ldr	r3, [r7, #4]
 8017e44:	7a5b      	ldrb	r3, [r3, #9]
 8017e46:	2b00      	cmp	r3, #0
 8017e48:	d005      	beq.n	8017e56 <HAL_PCDEx_LPM_Callback+0x5e>
      SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 8017e4a:	4b05      	ldr	r3, [pc, #20]	@ (8017e60 <HAL_PCDEx_LPM_Callback+0x68>)
 8017e4c:	691b      	ldr	r3, [r3, #16]
 8017e4e:	4a04      	ldr	r2, [pc, #16]	@ (8017e60 <HAL_PCDEx_LPM_Callback+0x68>)
 8017e50:	f043 0306 	orr.w	r3, r3, #6
 8017e54:	6113      	str	r3, [r2, #16]
    break;
 8017e56:	bf00      	nop
}
 8017e58:	bf00      	nop
 8017e5a:	3708      	adds	r7, #8
 8017e5c:	46bd      	mov	sp, r7
 8017e5e:	bd80      	pop	{r7, pc}
 8017e60:	e000ed00 	.word	0xe000ed00

08017e64 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 8017e64:	b480      	push	{r7}
 8017e66:	b083      	sub	sp, #12
 8017e68:	af00      	add	r7, sp, #0
 8017e6a:	6078      	str	r0, [r7, #4]
  UNUSED(size);
  static uint32_t mem[(sizeof(USBD_MSC_BOT_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 8017e6c:	4b03      	ldr	r3, [pc, #12]	@ (8017e7c <USBD_static_malloc+0x18>)
}
 8017e6e:	4618      	mov	r0, r3
 8017e70:	370c      	adds	r7, #12
 8017e72:	46bd      	mov	sp, r7
 8017e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e78:	4770      	bx	lr
 8017e7a:	bf00      	nop
 8017e7c:	2000b320 	.word	0x2000b320

08017e80 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 8017e80:	b480      	push	{r7}
 8017e82:	b083      	sub	sp, #12
 8017e84:	af00      	add	r7, sp, #0
 8017e86:	6078      	str	r0, [r7, #4]
  UNUSED(p);
}
 8017e88:	bf00      	nop
 8017e8a:	370c      	adds	r7, #12
 8017e8c:	46bd      	mov	sp, r7
 8017e8e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017e92:	4770      	bx	lr

08017e94 <SystemClockConfig_Resume>:
  * @brief  Configures system clock after wake-up from USB resume callBack:
  *         enable HSI, PLL and select PLL as system clock source.
  * @retval None
  */
static void SystemClockConfig_Resume(void)
{
 8017e94:	b580      	push	{r7, lr}
 8017e96:	af00      	add	r7, sp, #0
  SystemClock_Config();
 8017e98:	f7ea fa48 	bl	800232c <SystemClock_Config>
}
 8017e9c:	bf00      	nop
 8017e9e:	bd80      	pop	{r7, pc}

08017ea0 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 8017ea0:	b480      	push	{r7}
 8017ea2:	b085      	sub	sp, #20
 8017ea4:	af00      	add	r7, sp, #0
 8017ea6:	4603      	mov	r3, r0
 8017ea8:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 8017eaa:	2300      	movs	r3, #0
 8017eac:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 8017eae:	79fb      	ldrb	r3, [r7, #7]
 8017eb0:	2b03      	cmp	r3, #3
 8017eb2:	d817      	bhi.n	8017ee4 <USBD_Get_USB_Status+0x44>
 8017eb4:	a201      	add	r2, pc, #4	@ (adr r2, 8017ebc <USBD_Get_USB_Status+0x1c>)
 8017eb6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8017eba:	bf00      	nop
 8017ebc:	08017ecd 	.word	0x08017ecd
 8017ec0:	08017ed3 	.word	0x08017ed3
 8017ec4:	08017ed9 	.word	0x08017ed9
 8017ec8:	08017edf 	.word	0x08017edf
  {
    case HAL_OK :
      usb_status = USBD_OK;
 8017ecc:	2300      	movs	r3, #0
 8017ece:	73fb      	strb	r3, [r7, #15]
    break;
 8017ed0:	e00b      	b.n	8017eea <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 8017ed2:	2303      	movs	r3, #3
 8017ed4:	73fb      	strb	r3, [r7, #15]
    break;
 8017ed6:	e008      	b.n	8017eea <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 8017ed8:	2301      	movs	r3, #1
 8017eda:	73fb      	strb	r3, [r7, #15]
    break;
 8017edc:	e005      	b.n	8017eea <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 8017ede:	2303      	movs	r3, #3
 8017ee0:	73fb      	strb	r3, [r7, #15]
    break;
 8017ee2:	e002      	b.n	8017eea <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 8017ee4:	2303      	movs	r3, #3
 8017ee6:	73fb      	strb	r3, [r7, #15]
    break;
 8017ee8:	bf00      	nop
  }
  return usb_status;
 8017eea:	7bfb      	ldrb	r3, [r7, #15]
}
 8017eec:	4618      	mov	r0, r3
 8017eee:	3714      	adds	r7, #20
 8017ef0:	46bd      	mov	sp, r7
 8017ef2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8017ef6:	4770      	bx	lr

08017ef8 <__cvt>:
 8017ef8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8017efc:	ec57 6b10 	vmov	r6, r7, d0
 8017f00:	2f00      	cmp	r7, #0
 8017f02:	460c      	mov	r4, r1
 8017f04:	4619      	mov	r1, r3
 8017f06:	463b      	mov	r3, r7
 8017f08:	bfbb      	ittet	lt
 8017f0a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 8017f0e:	461f      	movlt	r7, r3
 8017f10:	2300      	movge	r3, #0
 8017f12:	232d      	movlt	r3, #45	@ 0x2d
 8017f14:	700b      	strb	r3, [r1, #0]
 8017f16:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8017f18:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 8017f1c:	4691      	mov	r9, r2
 8017f1e:	f023 0820 	bic.w	r8, r3, #32
 8017f22:	bfbc      	itt	lt
 8017f24:	4632      	movlt	r2, r6
 8017f26:	4616      	movlt	r6, r2
 8017f28:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017f2c:	d005      	beq.n	8017f3a <__cvt+0x42>
 8017f2e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8017f32:	d100      	bne.n	8017f36 <__cvt+0x3e>
 8017f34:	3401      	adds	r4, #1
 8017f36:	2102      	movs	r1, #2
 8017f38:	e000      	b.n	8017f3c <__cvt+0x44>
 8017f3a:	2103      	movs	r1, #3
 8017f3c:	ab03      	add	r3, sp, #12
 8017f3e:	9301      	str	r3, [sp, #4]
 8017f40:	ab02      	add	r3, sp, #8
 8017f42:	9300      	str	r3, [sp, #0]
 8017f44:	ec47 6b10 	vmov	d0, r6, r7
 8017f48:	4653      	mov	r3, sl
 8017f4a:	4622      	mov	r2, r4
 8017f4c:	f001 f910 	bl	8019170 <_dtoa_r>
 8017f50:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8017f54:	4605      	mov	r5, r0
 8017f56:	d119      	bne.n	8017f8c <__cvt+0x94>
 8017f58:	f019 0f01 	tst.w	r9, #1
 8017f5c:	d00e      	beq.n	8017f7c <__cvt+0x84>
 8017f5e:	eb00 0904 	add.w	r9, r0, r4
 8017f62:	2200      	movs	r2, #0
 8017f64:	2300      	movs	r3, #0
 8017f66:	4630      	mov	r0, r6
 8017f68:	4639      	mov	r1, r7
 8017f6a:	f7e8 fd85 	bl	8000a78 <__aeabi_dcmpeq>
 8017f6e:	b108      	cbz	r0, 8017f74 <__cvt+0x7c>
 8017f70:	f8cd 900c 	str.w	r9, [sp, #12]
 8017f74:	2230      	movs	r2, #48	@ 0x30
 8017f76:	9b03      	ldr	r3, [sp, #12]
 8017f78:	454b      	cmp	r3, r9
 8017f7a:	d31e      	bcc.n	8017fba <__cvt+0xc2>
 8017f7c:	9b03      	ldr	r3, [sp, #12]
 8017f7e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8017f80:	1b5b      	subs	r3, r3, r5
 8017f82:	4628      	mov	r0, r5
 8017f84:	6013      	str	r3, [r2, #0]
 8017f86:	b004      	add	sp, #16
 8017f88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8017f8c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8017f90:	eb00 0904 	add.w	r9, r0, r4
 8017f94:	d1e5      	bne.n	8017f62 <__cvt+0x6a>
 8017f96:	7803      	ldrb	r3, [r0, #0]
 8017f98:	2b30      	cmp	r3, #48	@ 0x30
 8017f9a:	d10a      	bne.n	8017fb2 <__cvt+0xba>
 8017f9c:	2200      	movs	r2, #0
 8017f9e:	2300      	movs	r3, #0
 8017fa0:	4630      	mov	r0, r6
 8017fa2:	4639      	mov	r1, r7
 8017fa4:	f7e8 fd68 	bl	8000a78 <__aeabi_dcmpeq>
 8017fa8:	b918      	cbnz	r0, 8017fb2 <__cvt+0xba>
 8017faa:	f1c4 0401 	rsb	r4, r4, #1
 8017fae:	f8ca 4000 	str.w	r4, [sl]
 8017fb2:	f8da 3000 	ldr.w	r3, [sl]
 8017fb6:	4499      	add	r9, r3
 8017fb8:	e7d3      	b.n	8017f62 <__cvt+0x6a>
 8017fba:	1c59      	adds	r1, r3, #1
 8017fbc:	9103      	str	r1, [sp, #12]
 8017fbe:	701a      	strb	r2, [r3, #0]
 8017fc0:	e7d9      	b.n	8017f76 <__cvt+0x7e>

08017fc2 <__exponent>:
 8017fc2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8017fc4:	2900      	cmp	r1, #0
 8017fc6:	bfba      	itte	lt
 8017fc8:	4249      	neglt	r1, r1
 8017fca:	232d      	movlt	r3, #45	@ 0x2d
 8017fcc:	232b      	movge	r3, #43	@ 0x2b
 8017fce:	2909      	cmp	r1, #9
 8017fd0:	7002      	strb	r2, [r0, #0]
 8017fd2:	7043      	strb	r3, [r0, #1]
 8017fd4:	dd29      	ble.n	801802a <__exponent+0x68>
 8017fd6:	f10d 0307 	add.w	r3, sp, #7
 8017fda:	461d      	mov	r5, r3
 8017fdc:	270a      	movs	r7, #10
 8017fde:	461a      	mov	r2, r3
 8017fe0:	fbb1 f6f7 	udiv	r6, r1, r7
 8017fe4:	fb07 1416 	mls	r4, r7, r6, r1
 8017fe8:	3430      	adds	r4, #48	@ 0x30
 8017fea:	f802 4c01 	strb.w	r4, [r2, #-1]
 8017fee:	460c      	mov	r4, r1
 8017ff0:	2c63      	cmp	r4, #99	@ 0x63
 8017ff2:	f103 33ff 	add.w	r3, r3, #4294967295
 8017ff6:	4631      	mov	r1, r6
 8017ff8:	dcf1      	bgt.n	8017fde <__exponent+0x1c>
 8017ffa:	3130      	adds	r1, #48	@ 0x30
 8017ffc:	1e94      	subs	r4, r2, #2
 8017ffe:	f803 1c01 	strb.w	r1, [r3, #-1]
 8018002:	1c41      	adds	r1, r0, #1
 8018004:	4623      	mov	r3, r4
 8018006:	42ab      	cmp	r3, r5
 8018008:	d30a      	bcc.n	8018020 <__exponent+0x5e>
 801800a:	f10d 0309 	add.w	r3, sp, #9
 801800e:	1a9b      	subs	r3, r3, r2
 8018010:	42ac      	cmp	r4, r5
 8018012:	bf88      	it	hi
 8018014:	2300      	movhi	r3, #0
 8018016:	3302      	adds	r3, #2
 8018018:	4403      	add	r3, r0
 801801a:	1a18      	subs	r0, r3, r0
 801801c:	b003      	add	sp, #12
 801801e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8018020:	f813 6b01 	ldrb.w	r6, [r3], #1
 8018024:	f801 6f01 	strb.w	r6, [r1, #1]!
 8018028:	e7ed      	b.n	8018006 <__exponent+0x44>
 801802a:	2330      	movs	r3, #48	@ 0x30
 801802c:	3130      	adds	r1, #48	@ 0x30
 801802e:	7083      	strb	r3, [r0, #2]
 8018030:	70c1      	strb	r1, [r0, #3]
 8018032:	1d03      	adds	r3, r0, #4
 8018034:	e7f1      	b.n	801801a <__exponent+0x58>
	...

08018038 <_printf_float>:
 8018038:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801803c:	b08d      	sub	sp, #52	@ 0x34
 801803e:	460c      	mov	r4, r1
 8018040:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8018044:	4616      	mov	r6, r2
 8018046:	461f      	mov	r7, r3
 8018048:	4605      	mov	r5, r0
 801804a:	f000 ff1f 	bl	8018e8c <_localeconv_r>
 801804e:	6803      	ldr	r3, [r0, #0]
 8018050:	9304      	str	r3, [sp, #16]
 8018052:	4618      	mov	r0, r3
 8018054:	f7e8 f8e4 	bl	8000220 <strlen>
 8018058:	2300      	movs	r3, #0
 801805a:	930a      	str	r3, [sp, #40]	@ 0x28
 801805c:	f8d8 3000 	ldr.w	r3, [r8]
 8018060:	9005      	str	r0, [sp, #20]
 8018062:	3307      	adds	r3, #7
 8018064:	f023 0307 	bic.w	r3, r3, #7
 8018068:	f103 0208 	add.w	r2, r3, #8
 801806c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8018070:	f8d4 b000 	ldr.w	fp, [r4]
 8018074:	f8c8 2000 	str.w	r2, [r8]
 8018078:	e9d3 8900 	ldrd	r8, r9, [r3]
 801807c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8018080:	9307      	str	r3, [sp, #28]
 8018082:	f8cd 8018 	str.w	r8, [sp, #24]
 8018086:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801808a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801808e:	4b9c      	ldr	r3, [pc, #624]	@ (8018300 <_printf_float+0x2c8>)
 8018090:	f04f 32ff 	mov.w	r2, #4294967295
 8018094:	f7e8 fd22 	bl	8000adc <__aeabi_dcmpun>
 8018098:	bb70      	cbnz	r0, 80180f8 <_printf_float+0xc0>
 801809a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801809e:	4b98      	ldr	r3, [pc, #608]	@ (8018300 <_printf_float+0x2c8>)
 80180a0:	f04f 32ff 	mov.w	r2, #4294967295
 80180a4:	f7e8 fcfc 	bl	8000aa0 <__aeabi_dcmple>
 80180a8:	bb30      	cbnz	r0, 80180f8 <_printf_float+0xc0>
 80180aa:	2200      	movs	r2, #0
 80180ac:	2300      	movs	r3, #0
 80180ae:	4640      	mov	r0, r8
 80180b0:	4649      	mov	r1, r9
 80180b2:	f7e8 fceb 	bl	8000a8c <__aeabi_dcmplt>
 80180b6:	b110      	cbz	r0, 80180be <_printf_float+0x86>
 80180b8:	232d      	movs	r3, #45	@ 0x2d
 80180ba:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80180be:	4a91      	ldr	r2, [pc, #580]	@ (8018304 <_printf_float+0x2cc>)
 80180c0:	4b91      	ldr	r3, [pc, #580]	@ (8018308 <_printf_float+0x2d0>)
 80180c2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80180c6:	bf8c      	ite	hi
 80180c8:	4690      	movhi	r8, r2
 80180ca:	4698      	movls	r8, r3
 80180cc:	2303      	movs	r3, #3
 80180ce:	6123      	str	r3, [r4, #16]
 80180d0:	f02b 0304 	bic.w	r3, fp, #4
 80180d4:	6023      	str	r3, [r4, #0]
 80180d6:	f04f 0900 	mov.w	r9, #0
 80180da:	9700      	str	r7, [sp, #0]
 80180dc:	4633      	mov	r3, r6
 80180de:	aa0b      	add	r2, sp, #44	@ 0x2c
 80180e0:	4621      	mov	r1, r4
 80180e2:	4628      	mov	r0, r5
 80180e4:	f000 f9d2 	bl	801848c <_printf_common>
 80180e8:	3001      	adds	r0, #1
 80180ea:	f040 808d 	bne.w	8018208 <_printf_float+0x1d0>
 80180ee:	f04f 30ff 	mov.w	r0, #4294967295
 80180f2:	b00d      	add	sp, #52	@ 0x34
 80180f4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80180f8:	4642      	mov	r2, r8
 80180fa:	464b      	mov	r3, r9
 80180fc:	4640      	mov	r0, r8
 80180fe:	4649      	mov	r1, r9
 8018100:	f7e8 fcec 	bl	8000adc <__aeabi_dcmpun>
 8018104:	b140      	cbz	r0, 8018118 <_printf_float+0xe0>
 8018106:	464b      	mov	r3, r9
 8018108:	2b00      	cmp	r3, #0
 801810a:	bfbc      	itt	lt
 801810c:	232d      	movlt	r3, #45	@ 0x2d
 801810e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8018112:	4a7e      	ldr	r2, [pc, #504]	@ (801830c <_printf_float+0x2d4>)
 8018114:	4b7e      	ldr	r3, [pc, #504]	@ (8018310 <_printf_float+0x2d8>)
 8018116:	e7d4      	b.n	80180c2 <_printf_float+0x8a>
 8018118:	6863      	ldr	r3, [r4, #4]
 801811a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801811e:	9206      	str	r2, [sp, #24]
 8018120:	1c5a      	adds	r2, r3, #1
 8018122:	d13b      	bne.n	801819c <_printf_float+0x164>
 8018124:	2306      	movs	r3, #6
 8018126:	6063      	str	r3, [r4, #4]
 8018128:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801812c:	2300      	movs	r3, #0
 801812e:	6022      	str	r2, [r4, #0]
 8018130:	9303      	str	r3, [sp, #12]
 8018132:	ab0a      	add	r3, sp, #40	@ 0x28
 8018134:	e9cd a301 	strd	sl, r3, [sp, #4]
 8018138:	ab09      	add	r3, sp, #36	@ 0x24
 801813a:	9300      	str	r3, [sp, #0]
 801813c:	6861      	ldr	r1, [r4, #4]
 801813e:	ec49 8b10 	vmov	d0, r8, r9
 8018142:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8018146:	4628      	mov	r0, r5
 8018148:	f7ff fed6 	bl	8017ef8 <__cvt>
 801814c:	9b06      	ldr	r3, [sp, #24]
 801814e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8018150:	2b47      	cmp	r3, #71	@ 0x47
 8018152:	4680      	mov	r8, r0
 8018154:	d129      	bne.n	80181aa <_printf_float+0x172>
 8018156:	1cc8      	adds	r0, r1, #3
 8018158:	db02      	blt.n	8018160 <_printf_float+0x128>
 801815a:	6863      	ldr	r3, [r4, #4]
 801815c:	4299      	cmp	r1, r3
 801815e:	dd41      	ble.n	80181e4 <_printf_float+0x1ac>
 8018160:	f1aa 0a02 	sub.w	sl, sl, #2
 8018164:	fa5f fa8a 	uxtb.w	sl, sl
 8018168:	3901      	subs	r1, #1
 801816a:	4652      	mov	r2, sl
 801816c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8018170:	9109      	str	r1, [sp, #36]	@ 0x24
 8018172:	f7ff ff26 	bl	8017fc2 <__exponent>
 8018176:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8018178:	1813      	adds	r3, r2, r0
 801817a:	2a01      	cmp	r2, #1
 801817c:	4681      	mov	r9, r0
 801817e:	6123      	str	r3, [r4, #16]
 8018180:	dc02      	bgt.n	8018188 <_printf_float+0x150>
 8018182:	6822      	ldr	r2, [r4, #0]
 8018184:	07d2      	lsls	r2, r2, #31
 8018186:	d501      	bpl.n	801818c <_printf_float+0x154>
 8018188:	3301      	adds	r3, #1
 801818a:	6123      	str	r3, [r4, #16]
 801818c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8018190:	2b00      	cmp	r3, #0
 8018192:	d0a2      	beq.n	80180da <_printf_float+0xa2>
 8018194:	232d      	movs	r3, #45	@ 0x2d
 8018196:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801819a:	e79e      	b.n	80180da <_printf_float+0xa2>
 801819c:	9a06      	ldr	r2, [sp, #24]
 801819e:	2a47      	cmp	r2, #71	@ 0x47
 80181a0:	d1c2      	bne.n	8018128 <_printf_float+0xf0>
 80181a2:	2b00      	cmp	r3, #0
 80181a4:	d1c0      	bne.n	8018128 <_printf_float+0xf0>
 80181a6:	2301      	movs	r3, #1
 80181a8:	e7bd      	b.n	8018126 <_printf_float+0xee>
 80181aa:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80181ae:	d9db      	bls.n	8018168 <_printf_float+0x130>
 80181b0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80181b4:	d118      	bne.n	80181e8 <_printf_float+0x1b0>
 80181b6:	2900      	cmp	r1, #0
 80181b8:	6863      	ldr	r3, [r4, #4]
 80181ba:	dd0b      	ble.n	80181d4 <_printf_float+0x19c>
 80181bc:	6121      	str	r1, [r4, #16]
 80181be:	b913      	cbnz	r3, 80181c6 <_printf_float+0x18e>
 80181c0:	6822      	ldr	r2, [r4, #0]
 80181c2:	07d0      	lsls	r0, r2, #31
 80181c4:	d502      	bpl.n	80181cc <_printf_float+0x194>
 80181c6:	3301      	adds	r3, #1
 80181c8:	440b      	add	r3, r1
 80181ca:	6123      	str	r3, [r4, #16]
 80181cc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80181ce:	f04f 0900 	mov.w	r9, #0
 80181d2:	e7db      	b.n	801818c <_printf_float+0x154>
 80181d4:	b913      	cbnz	r3, 80181dc <_printf_float+0x1a4>
 80181d6:	6822      	ldr	r2, [r4, #0]
 80181d8:	07d2      	lsls	r2, r2, #31
 80181da:	d501      	bpl.n	80181e0 <_printf_float+0x1a8>
 80181dc:	3302      	adds	r3, #2
 80181de:	e7f4      	b.n	80181ca <_printf_float+0x192>
 80181e0:	2301      	movs	r3, #1
 80181e2:	e7f2      	b.n	80181ca <_printf_float+0x192>
 80181e4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80181e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80181ea:	4299      	cmp	r1, r3
 80181ec:	db05      	blt.n	80181fa <_printf_float+0x1c2>
 80181ee:	6823      	ldr	r3, [r4, #0]
 80181f0:	6121      	str	r1, [r4, #16]
 80181f2:	07d8      	lsls	r0, r3, #31
 80181f4:	d5ea      	bpl.n	80181cc <_printf_float+0x194>
 80181f6:	1c4b      	adds	r3, r1, #1
 80181f8:	e7e7      	b.n	80181ca <_printf_float+0x192>
 80181fa:	2900      	cmp	r1, #0
 80181fc:	bfd4      	ite	le
 80181fe:	f1c1 0202 	rsble	r2, r1, #2
 8018202:	2201      	movgt	r2, #1
 8018204:	4413      	add	r3, r2
 8018206:	e7e0      	b.n	80181ca <_printf_float+0x192>
 8018208:	6823      	ldr	r3, [r4, #0]
 801820a:	055a      	lsls	r2, r3, #21
 801820c:	d407      	bmi.n	801821e <_printf_float+0x1e6>
 801820e:	6923      	ldr	r3, [r4, #16]
 8018210:	4642      	mov	r2, r8
 8018212:	4631      	mov	r1, r6
 8018214:	4628      	mov	r0, r5
 8018216:	47b8      	blx	r7
 8018218:	3001      	adds	r0, #1
 801821a:	d12b      	bne.n	8018274 <_printf_float+0x23c>
 801821c:	e767      	b.n	80180ee <_printf_float+0xb6>
 801821e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8018222:	f240 80dd 	bls.w	80183e0 <_printf_float+0x3a8>
 8018226:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 801822a:	2200      	movs	r2, #0
 801822c:	2300      	movs	r3, #0
 801822e:	f7e8 fc23 	bl	8000a78 <__aeabi_dcmpeq>
 8018232:	2800      	cmp	r0, #0
 8018234:	d033      	beq.n	801829e <_printf_float+0x266>
 8018236:	4a37      	ldr	r2, [pc, #220]	@ (8018314 <_printf_float+0x2dc>)
 8018238:	2301      	movs	r3, #1
 801823a:	4631      	mov	r1, r6
 801823c:	4628      	mov	r0, r5
 801823e:	47b8      	blx	r7
 8018240:	3001      	adds	r0, #1
 8018242:	f43f af54 	beq.w	80180ee <_printf_float+0xb6>
 8018246:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 801824a:	4543      	cmp	r3, r8
 801824c:	db02      	blt.n	8018254 <_printf_float+0x21c>
 801824e:	6823      	ldr	r3, [r4, #0]
 8018250:	07d8      	lsls	r0, r3, #31
 8018252:	d50f      	bpl.n	8018274 <_printf_float+0x23c>
 8018254:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018258:	4631      	mov	r1, r6
 801825a:	4628      	mov	r0, r5
 801825c:	47b8      	blx	r7
 801825e:	3001      	adds	r0, #1
 8018260:	f43f af45 	beq.w	80180ee <_printf_float+0xb6>
 8018264:	f04f 0900 	mov.w	r9, #0
 8018268:	f108 38ff 	add.w	r8, r8, #4294967295
 801826c:	f104 0a1a 	add.w	sl, r4, #26
 8018270:	45c8      	cmp	r8, r9
 8018272:	dc09      	bgt.n	8018288 <_printf_float+0x250>
 8018274:	6823      	ldr	r3, [r4, #0]
 8018276:	079b      	lsls	r3, r3, #30
 8018278:	f100 8103 	bmi.w	8018482 <_printf_float+0x44a>
 801827c:	68e0      	ldr	r0, [r4, #12]
 801827e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8018280:	4298      	cmp	r0, r3
 8018282:	bfb8      	it	lt
 8018284:	4618      	movlt	r0, r3
 8018286:	e734      	b.n	80180f2 <_printf_float+0xba>
 8018288:	2301      	movs	r3, #1
 801828a:	4652      	mov	r2, sl
 801828c:	4631      	mov	r1, r6
 801828e:	4628      	mov	r0, r5
 8018290:	47b8      	blx	r7
 8018292:	3001      	adds	r0, #1
 8018294:	f43f af2b 	beq.w	80180ee <_printf_float+0xb6>
 8018298:	f109 0901 	add.w	r9, r9, #1
 801829c:	e7e8      	b.n	8018270 <_printf_float+0x238>
 801829e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80182a0:	2b00      	cmp	r3, #0
 80182a2:	dc39      	bgt.n	8018318 <_printf_float+0x2e0>
 80182a4:	4a1b      	ldr	r2, [pc, #108]	@ (8018314 <_printf_float+0x2dc>)
 80182a6:	2301      	movs	r3, #1
 80182a8:	4631      	mov	r1, r6
 80182aa:	4628      	mov	r0, r5
 80182ac:	47b8      	blx	r7
 80182ae:	3001      	adds	r0, #1
 80182b0:	f43f af1d 	beq.w	80180ee <_printf_float+0xb6>
 80182b4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 80182b8:	ea59 0303 	orrs.w	r3, r9, r3
 80182bc:	d102      	bne.n	80182c4 <_printf_float+0x28c>
 80182be:	6823      	ldr	r3, [r4, #0]
 80182c0:	07d9      	lsls	r1, r3, #31
 80182c2:	d5d7      	bpl.n	8018274 <_printf_float+0x23c>
 80182c4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80182c8:	4631      	mov	r1, r6
 80182ca:	4628      	mov	r0, r5
 80182cc:	47b8      	blx	r7
 80182ce:	3001      	adds	r0, #1
 80182d0:	f43f af0d 	beq.w	80180ee <_printf_float+0xb6>
 80182d4:	f04f 0a00 	mov.w	sl, #0
 80182d8:	f104 0b1a 	add.w	fp, r4, #26
 80182dc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80182de:	425b      	negs	r3, r3
 80182e0:	4553      	cmp	r3, sl
 80182e2:	dc01      	bgt.n	80182e8 <_printf_float+0x2b0>
 80182e4:	464b      	mov	r3, r9
 80182e6:	e793      	b.n	8018210 <_printf_float+0x1d8>
 80182e8:	2301      	movs	r3, #1
 80182ea:	465a      	mov	r2, fp
 80182ec:	4631      	mov	r1, r6
 80182ee:	4628      	mov	r0, r5
 80182f0:	47b8      	blx	r7
 80182f2:	3001      	adds	r0, #1
 80182f4:	f43f aefb 	beq.w	80180ee <_printf_float+0xb6>
 80182f8:	f10a 0a01 	add.w	sl, sl, #1
 80182fc:	e7ee      	b.n	80182dc <_printf_float+0x2a4>
 80182fe:	bf00      	nop
 8018300:	7fefffff 	.word	0x7fefffff
 8018304:	08020820 	.word	0x08020820
 8018308:	0802081c 	.word	0x0802081c
 801830c:	08020828 	.word	0x08020828
 8018310:	08020824 	.word	0x08020824
 8018314:	0802082c 	.word	0x0802082c
 8018318:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 801831a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 801831e:	4553      	cmp	r3, sl
 8018320:	bfa8      	it	ge
 8018322:	4653      	movge	r3, sl
 8018324:	2b00      	cmp	r3, #0
 8018326:	4699      	mov	r9, r3
 8018328:	dc36      	bgt.n	8018398 <_printf_float+0x360>
 801832a:	f04f 0b00 	mov.w	fp, #0
 801832e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8018332:	f104 021a 	add.w	r2, r4, #26
 8018336:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8018338:	9306      	str	r3, [sp, #24]
 801833a:	eba3 0309 	sub.w	r3, r3, r9
 801833e:	455b      	cmp	r3, fp
 8018340:	dc31      	bgt.n	80183a6 <_printf_float+0x36e>
 8018342:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018344:	459a      	cmp	sl, r3
 8018346:	dc3a      	bgt.n	80183be <_printf_float+0x386>
 8018348:	6823      	ldr	r3, [r4, #0]
 801834a:	07da      	lsls	r2, r3, #31
 801834c:	d437      	bmi.n	80183be <_printf_float+0x386>
 801834e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018350:	ebaa 0903 	sub.w	r9, sl, r3
 8018354:	9b06      	ldr	r3, [sp, #24]
 8018356:	ebaa 0303 	sub.w	r3, sl, r3
 801835a:	4599      	cmp	r9, r3
 801835c:	bfa8      	it	ge
 801835e:	4699      	movge	r9, r3
 8018360:	f1b9 0f00 	cmp.w	r9, #0
 8018364:	dc33      	bgt.n	80183ce <_printf_float+0x396>
 8018366:	f04f 0800 	mov.w	r8, #0
 801836a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 801836e:	f104 0b1a 	add.w	fp, r4, #26
 8018372:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8018374:	ebaa 0303 	sub.w	r3, sl, r3
 8018378:	eba3 0309 	sub.w	r3, r3, r9
 801837c:	4543      	cmp	r3, r8
 801837e:	f77f af79 	ble.w	8018274 <_printf_float+0x23c>
 8018382:	2301      	movs	r3, #1
 8018384:	465a      	mov	r2, fp
 8018386:	4631      	mov	r1, r6
 8018388:	4628      	mov	r0, r5
 801838a:	47b8      	blx	r7
 801838c:	3001      	adds	r0, #1
 801838e:	f43f aeae 	beq.w	80180ee <_printf_float+0xb6>
 8018392:	f108 0801 	add.w	r8, r8, #1
 8018396:	e7ec      	b.n	8018372 <_printf_float+0x33a>
 8018398:	4642      	mov	r2, r8
 801839a:	4631      	mov	r1, r6
 801839c:	4628      	mov	r0, r5
 801839e:	47b8      	blx	r7
 80183a0:	3001      	adds	r0, #1
 80183a2:	d1c2      	bne.n	801832a <_printf_float+0x2f2>
 80183a4:	e6a3      	b.n	80180ee <_printf_float+0xb6>
 80183a6:	2301      	movs	r3, #1
 80183a8:	4631      	mov	r1, r6
 80183aa:	4628      	mov	r0, r5
 80183ac:	9206      	str	r2, [sp, #24]
 80183ae:	47b8      	blx	r7
 80183b0:	3001      	adds	r0, #1
 80183b2:	f43f ae9c 	beq.w	80180ee <_printf_float+0xb6>
 80183b6:	9a06      	ldr	r2, [sp, #24]
 80183b8:	f10b 0b01 	add.w	fp, fp, #1
 80183bc:	e7bb      	b.n	8018336 <_printf_float+0x2fe>
 80183be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80183c2:	4631      	mov	r1, r6
 80183c4:	4628      	mov	r0, r5
 80183c6:	47b8      	blx	r7
 80183c8:	3001      	adds	r0, #1
 80183ca:	d1c0      	bne.n	801834e <_printf_float+0x316>
 80183cc:	e68f      	b.n	80180ee <_printf_float+0xb6>
 80183ce:	9a06      	ldr	r2, [sp, #24]
 80183d0:	464b      	mov	r3, r9
 80183d2:	4442      	add	r2, r8
 80183d4:	4631      	mov	r1, r6
 80183d6:	4628      	mov	r0, r5
 80183d8:	47b8      	blx	r7
 80183da:	3001      	adds	r0, #1
 80183dc:	d1c3      	bne.n	8018366 <_printf_float+0x32e>
 80183de:	e686      	b.n	80180ee <_printf_float+0xb6>
 80183e0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 80183e4:	f1ba 0f01 	cmp.w	sl, #1
 80183e8:	dc01      	bgt.n	80183ee <_printf_float+0x3b6>
 80183ea:	07db      	lsls	r3, r3, #31
 80183ec:	d536      	bpl.n	801845c <_printf_float+0x424>
 80183ee:	2301      	movs	r3, #1
 80183f0:	4642      	mov	r2, r8
 80183f2:	4631      	mov	r1, r6
 80183f4:	4628      	mov	r0, r5
 80183f6:	47b8      	blx	r7
 80183f8:	3001      	adds	r0, #1
 80183fa:	f43f ae78 	beq.w	80180ee <_printf_float+0xb6>
 80183fe:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8018402:	4631      	mov	r1, r6
 8018404:	4628      	mov	r0, r5
 8018406:	47b8      	blx	r7
 8018408:	3001      	adds	r0, #1
 801840a:	f43f ae70 	beq.w	80180ee <_printf_float+0xb6>
 801840e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8018412:	2200      	movs	r2, #0
 8018414:	2300      	movs	r3, #0
 8018416:	f10a 3aff 	add.w	sl, sl, #4294967295
 801841a:	f7e8 fb2d 	bl	8000a78 <__aeabi_dcmpeq>
 801841e:	b9c0      	cbnz	r0, 8018452 <_printf_float+0x41a>
 8018420:	4653      	mov	r3, sl
 8018422:	f108 0201 	add.w	r2, r8, #1
 8018426:	4631      	mov	r1, r6
 8018428:	4628      	mov	r0, r5
 801842a:	47b8      	blx	r7
 801842c:	3001      	adds	r0, #1
 801842e:	d10c      	bne.n	801844a <_printf_float+0x412>
 8018430:	e65d      	b.n	80180ee <_printf_float+0xb6>
 8018432:	2301      	movs	r3, #1
 8018434:	465a      	mov	r2, fp
 8018436:	4631      	mov	r1, r6
 8018438:	4628      	mov	r0, r5
 801843a:	47b8      	blx	r7
 801843c:	3001      	adds	r0, #1
 801843e:	f43f ae56 	beq.w	80180ee <_printf_float+0xb6>
 8018442:	f108 0801 	add.w	r8, r8, #1
 8018446:	45d0      	cmp	r8, sl
 8018448:	dbf3      	blt.n	8018432 <_printf_float+0x3fa>
 801844a:	464b      	mov	r3, r9
 801844c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8018450:	e6df      	b.n	8018212 <_printf_float+0x1da>
 8018452:	f04f 0800 	mov.w	r8, #0
 8018456:	f104 0b1a 	add.w	fp, r4, #26
 801845a:	e7f4      	b.n	8018446 <_printf_float+0x40e>
 801845c:	2301      	movs	r3, #1
 801845e:	4642      	mov	r2, r8
 8018460:	e7e1      	b.n	8018426 <_printf_float+0x3ee>
 8018462:	2301      	movs	r3, #1
 8018464:	464a      	mov	r2, r9
 8018466:	4631      	mov	r1, r6
 8018468:	4628      	mov	r0, r5
 801846a:	47b8      	blx	r7
 801846c:	3001      	adds	r0, #1
 801846e:	f43f ae3e 	beq.w	80180ee <_printf_float+0xb6>
 8018472:	f108 0801 	add.w	r8, r8, #1
 8018476:	68e3      	ldr	r3, [r4, #12]
 8018478:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801847a:	1a5b      	subs	r3, r3, r1
 801847c:	4543      	cmp	r3, r8
 801847e:	dcf0      	bgt.n	8018462 <_printf_float+0x42a>
 8018480:	e6fc      	b.n	801827c <_printf_float+0x244>
 8018482:	f04f 0800 	mov.w	r8, #0
 8018486:	f104 0919 	add.w	r9, r4, #25
 801848a:	e7f4      	b.n	8018476 <_printf_float+0x43e>

0801848c <_printf_common>:
 801848c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8018490:	4616      	mov	r6, r2
 8018492:	4698      	mov	r8, r3
 8018494:	688a      	ldr	r2, [r1, #8]
 8018496:	690b      	ldr	r3, [r1, #16]
 8018498:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801849c:	4293      	cmp	r3, r2
 801849e:	bfb8      	it	lt
 80184a0:	4613      	movlt	r3, r2
 80184a2:	6033      	str	r3, [r6, #0]
 80184a4:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80184a8:	4607      	mov	r7, r0
 80184aa:	460c      	mov	r4, r1
 80184ac:	b10a      	cbz	r2, 80184b2 <_printf_common+0x26>
 80184ae:	3301      	adds	r3, #1
 80184b0:	6033      	str	r3, [r6, #0]
 80184b2:	6823      	ldr	r3, [r4, #0]
 80184b4:	0699      	lsls	r1, r3, #26
 80184b6:	bf42      	ittt	mi
 80184b8:	6833      	ldrmi	r3, [r6, #0]
 80184ba:	3302      	addmi	r3, #2
 80184bc:	6033      	strmi	r3, [r6, #0]
 80184be:	6825      	ldr	r5, [r4, #0]
 80184c0:	f015 0506 	ands.w	r5, r5, #6
 80184c4:	d106      	bne.n	80184d4 <_printf_common+0x48>
 80184c6:	f104 0a19 	add.w	sl, r4, #25
 80184ca:	68e3      	ldr	r3, [r4, #12]
 80184cc:	6832      	ldr	r2, [r6, #0]
 80184ce:	1a9b      	subs	r3, r3, r2
 80184d0:	42ab      	cmp	r3, r5
 80184d2:	dc26      	bgt.n	8018522 <_printf_common+0x96>
 80184d4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 80184d8:	6822      	ldr	r2, [r4, #0]
 80184da:	3b00      	subs	r3, #0
 80184dc:	bf18      	it	ne
 80184de:	2301      	movne	r3, #1
 80184e0:	0692      	lsls	r2, r2, #26
 80184e2:	d42b      	bmi.n	801853c <_printf_common+0xb0>
 80184e4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 80184e8:	4641      	mov	r1, r8
 80184ea:	4638      	mov	r0, r7
 80184ec:	47c8      	blx	r9
 80184ee:	3001      	adds	r0, #1
 80184f0:	d01e      	beq.n	8018530 <_printf_common+0xa4>
 80184f2:	6823      	ldr	r3, [r4, #0]
 80184f4:	6922      	ldr	r2, [r4, #16]
 80184f6:	f003 0306 	and.w	r3, r3, #6
 80184fa:	2b04      	cmp	r3, #4
 80184fc:	bf02      	ittt	eq
 80184fe:	68e5      	ldreq	r5, [r4, #12]
 8018500:	6833      	ldreq	r3, [r6, #0]
 8018502:	1aed      	subeq	r5, r5, r3
 8018504:	68a3      	ldr	r3, [r4, #8]
 8018506:	bf0c      	ite	eq
 8018508:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 801850c:	2500      	movne	r5, #0
 801850e:	4293      	cmp	r3, r2
 8018510:	bfc4      	itt	gt
 8018512:	1a9b      	subgt	r3, r3, r2
 8018514:	18ed      	addgt	r5, r5, r3
 8018516:	2600      	movs	r6, #0
 8018518:	341a      	adds	r4, #26
 801851a:	42b5      	cmp	r5, r6
 801851c:	d11a      	bne.n	8018554 <_printf_common+0xc8>
 801851e:	2000      	movs	r0, #0
 8018520:	e008      	b.n	8018534 <_printf_common+0xa8>
 8018522:	2301      	movs	r3, #1
 8018524:	4652      	mov	r2, sl
 8018526:	4641      	mov	r1, r8
 8018528:	4638      	mov	r0, r7
 801852a:	47c8      	blx	r9
 801852c:	3001      	adds	r0, #1
 801852e:	d103      	bne.n	8018538 <_printf_common+0xac>
 8018530:	f04f 30ff 	mov.w	r0, #4294967295
 8018534:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8018538:	3501      	adds	r5, #1
 801853a:	e7c6      	b.n	80184ca <_printf_common+0x3e>
 801853c:	18e1      	adds	r1, r4, r3
 801853e:	1c5a      	adds	r2, r3, #1
 8018540:	2030      	movs	r0, #48	@ 0x30
 8018542:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8018546:	4422      	add	r2, r4
 8018548:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 801854c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8018550:	3302      	adds	r3, #2
 8018552:	e7c7      	b.n	80184e4 <_printf_common+0x58>
 8018554:	2301      	movs	r3, #1
 8018556:	4622      	mov	r2, r4
 8018558:	4641      	mov	r1, r8
 801855a:	4638      	mov	r0, r7
 801855c:	47c8      	blx	r9
 801855e:	3001      	adds	r0, #1
 8018560:	d0e6      	beq.n	8018530 <_printf_common+0xa4>
 8018562:	3601      	adds	r6, #1
 8018564:	e7d9      	b.n	801851a <_printf_common+0x8e>
	...

08018568 <_printf_i>:
 8018568:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 801856c:	7e0f      	ldrb	r7, [r1, #24]
 801856e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8018570:	2f78      	cmp	r7, #120	@ 0x78
 8018572:	4691      	mov	r9, r2
 8018574:	4680      	mov	r8, r0
 8018576:	460c      	mov	r4, r1
 8018578:	469a      	mov	sl, r3
 801857a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 801857e:	d807      	bhi.n	8018590 <_printf_i+0x28>
 8018580:	2f62      	cmp	r7, #98	@ 0x62
 8018582:	d80a      	bhi.n	801859a <_printf_i+0x32>
 8018584:	2f00      	cmp	r7, #0
 8018586:	f000 80d1 	beq.w	801872c <_printf_i+0x1c4>
 801858a:	2f58      	cmp	r7, #88	@ 0x58
 801858c:	f000 80b8 	beq.w	8018700 <_printf_i+0x198>
 8018590:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8018594:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8018598:	e03a      	b.n	8018610 <_printf_i+0xa8>
 801859a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 801859e:	2b15      	cmp	r3, #21
 80185a0:	d8f6      	bhi.n	8018590 <_printf_i+0x28>
 80185a2:	a101      	add	r1, pc, #4	@ (adr r1, 80185a8 <_printf_i+0x40>)
 80185a4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80185a8:	08018601 	.word	0x08018601
 80185ac:	08018615 	.word	0x08018615
 80185b0:	08018591 	.word	0x08018591
 80185b4:	08018591 	.word	0x08018591
 80185b8:	08018591 	.word	0x08018591
 80185bc:	08018591 	.word	0x08018591
 80185c0:	08018615 	.word	0x08018615
 80185c4:	08018591 	.word	0x08018591
 80185c8:	08018591 	.word	0x08018591
 80185cc:	08018591 	.word	0x08018591
 80185d0:	08018591 	.word	0x08018591
 80185d4:	08018713 	.word	0x08018713
 80185d8:	0801863f 	.word	0x0801863f
 80185dc:	080186cd 	.word	0x080186cd
 80185e0:	08018591 	.word	0x08018591
 80185e4:	08018591 	.word	0x08018591
 80185e8:	08018735 	.word	0x08018735
 80185ec:	08018591 	.word	0x08018591
 80185f0:	0801863f 	.word	0x0801863f
 80185f4:	08018591 	.word	0x08018591
 80185f8:	08018591 	.word	0x08018591
 80185fc:	080186d5 	.word	0x080186d5
 8018600:	6833      	ldr	r3, [r6, #0]
 8018602:	1d1a      	adds	r2, r3, #4
 8018604:	681b      	ldr	r3, [r3, #0]
 8018606:	6032      	str	r2, [r6, #0]
 8018608:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 801860c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8018610:	2301      	movs	r3, #1
 8018612:	e09c      	b.n	801874e <_printf_i+0x1e6>
 8018614:	6833      	ldr	r3, [r6, #0]
 8018616:	6820      	ldr	r0, [r4, #0]
 8018618:	1d19      	adds	r1, r3, #4
 801861a:	6031      	str	r1, [r6, #0]
 801861c:	0606      	lsls	r6, r0, #24
 801861e:	d501      	bpl.n	8018624 <_printf_i+0xbc>
 8018620:	681d      	ldr	r5, [r3, #0]
 8018622:	e003      	b.n	801862c <_printf_i+0xc4>
 8018624:	0645      	lsls	r5, r0, #25
 8018626:	d5fb      	bpl.n	8018620 <_printf_i+0xb8>
 8018628:	f9b3 5000 	ldrsh.w	r5, [r3]
 801862c:	2d00      	cmp	r5, #0
 801862e:	da03      	bge.n	8018638 <_printf_i+0xd0>
 8018630:	232d      	movs	r3, #45	@ 0x2d
 8018632:	426d      	negs	r5, r5
 8018634:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018638:	4858      	ldr	r0, [pc, #352]	@ (801879c <_printf_i+0x234>)
 801863a:	230a      	movs	r3, #10
 801863c:	e011      	b.n	8018662 <_printf_i+0xfa>
 801863e:	6821      	ldr	r1, [r4, #0]
 8018640:	6833      	ldr	r3, [r6, #0]
 8018642:	0608      	lsls	r0, r1, #24
 8018644:	f853 5b04 	ldr.w	r5, [r3], #4
 8018648:	d402      	bmi.n	8018650 <_printf_i+0xe8>
 801864a:	0649      	lsls	r1, r1, #25
 801864c:	bf48      	it	mi
 801864e:	b2ad      	uxthmi	r5, r5
 8018650:	2f6f      	cmp	r7, #111	@ 0x6f
 8018652:	4852      	ldr	r0, [pc, #328]	@ (801879c <_printf_i+0x234>)
 8018654:	6033      	str	r3, [r6, #0]
 8018656:	bf14      	ite	ne
 8018658:	230a      	movne	r3, #10
 801865a:	2308      	moveq	r3, #8
 801865c:	2100      	movs	r1, #0
 801865e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8018662:	6866      	ldr	r6, [r4, #4]
 8018664:	60a6      	str	r6, [r4, #8]
 8018666:	2e00      	cmp	r6, #0
 8018668:	db05      	blt.n	8018676 <_printf_i+0x10e>
 801866a:	6821      	ldr	r1, [r4, #0]
 801866c:	432e      	orrs	r6, r5
 801866e:	f021 0104 	bic.w	r1, r1, #4
 8018672:	6021      	str	r1, [r4, #0]
 8018674:	d04b      	beq.n	801870e <_printf_i+0x1a6>
 8018676:	4616      	mov	r6, r2
 8018678:	fbb5 f1f3 	udiv	r1, r5, r3
 801867c:	fb03 5711 	mls	r7, r3, r1, r5
 8018680:	5dc7      	ldrb	r7, [r0, r7]
 8018682:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8018686:	462f      	mov	r7, r5
 8018688:	42bb      	cmp	r3, r7
 801868a:	460d      	mov	r5, r1
 801868c:	d9f4      	bls.n	8018678 <_printf_i+0x110>
 801868e:	2b08      	cmp	r3, #8
 8018690:	d10b      	bne.n	80186aa <_printf_i+0x142>
 8018692:	6823      	ldr	r3, [r4, #0]
 8018694:	07df      	lsls	r7, r3, #31
 8018696:	d508      	bpl.n	80186aa <_printf_i+0x142>
 8018698:	6923      	ldr	r3, [r4, #16]
 801869a:	6861      	ldr	r1, [r4, #4]
 801869c:	4299      	cmp	r1, r3
 801869e:	bfde      	ittt	le
 80186a0:	2330      	movle	r3, #48	@ 0x30
 80186a2:	f806 3c01 	strble.w	r3, [r6, #-1]
 80186a6:	f106 36ff 	addle.w	r6, r6, #4294967295
 80186aa:	1b92      	subs	r2, r2, r6
 80186ac:	6122      	str	r2, [r4, #16]
 80186ae:	f8cd a000 	str.w	sl, [sp]
 80186b2:	464b      	mov	r3, r9
 80186b4:	aa03      	add	r2, sp, #12
 80186b6:	4621      	mov	r1, r4
 80186b8:	4640      	mov	r0, r8
 80186ba:	f7ff fee7 	bl	801848c <_printf_common>
 80186be:	3001      	adds	r0, #1
 80186c0:	d14a      	bne.n	8018758 <_printf_i+0x1f0>
 80186c2:	f04f 30ff 	mov.w	r0, #4294967295
 80186c6:	b004      	add	sp, #16
 80186c8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80186cc:	6823      	ldr	r3, [r4, #0]
 80186ce:	f043 0320 	orr.w	r3, r3, #32
 80186d2:	6023      	str	r3, [r4, #0]
 80186d4:	4832      	ldr	r0, [pc, #200]	@ (80187a0 <_printf_i+0x238>)
 80186d6:	2778      	movs	r7, #120	@ 0x78
 80186d8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 80186dc:	6823      	ldr	r3, [r4, #0]
 80186de:	6831      	ldr	r1, [r6, #0]
 80186e0:	061f      	lsls	r7, r3, #24
 80186e2:	f851 5b04 	ldr.w	r5, [r1], #4
 80186e6:	d402      	bmi.n	80186ee <_printf_i+0x186>
 80186e8:	065f      	lsls	r7, r3, #25
 80186ea:	bf48      	it	mi
 80186ec:	b2ad      	uxthmi	r5, r5
 80186ee:	6031      	str	r1, [r6, #0]
 80186f0:	07d9      	lsls	r1, r3, #31
 80186f2:	bf44      	itt	mi
 80186f4:	f043 0320 	orrmi.w	r3, r3, #32
 80186f8:	6023      	strmi	r3, [r4, #0]
 80186fa:	b11d      	cbz	r5, 8018704 <_printf_i+0x19c>
 80186fc:	2310      	movs	r3, #16
 80186fe:	e7ad      	b.n	801865c <_printf_i+0xf4>
 8018700:	4826      	ldr	r0, [pc, #152]	@ (801879c <_printf_i+0x234>)
 8018702:	e7e9      	b.n	80186d8 <_printf_i+0x170>
 8018704:	6823      	ldr	r3, [r4, #0]
 8018706:	f023 0320 	bic.w	r3, r3, #32
 801870a:	6023      	str	r3, [r4, #0]
 801870c:	e7f6      	b.n	80186fc <_printf_i+0x194>
 801870e:	4616      	mov	r6, r2
 8018710:	e7bd      	b.n	801868e <_printf_i+0x126>
 8018712:	6833      	ldr	r3, [r6, #0]
 8018714:	6825      	ldr	r5, [r4, #0]
 8018716:	6961      	ldr	r1, [r4, #20]
 8018718:	1d18      	adds	r0, r3, #4
 801871a:	6030      	str	r0, [r6, #0]
 801871c:	062e      	lsls	r6, r5, #24
 801871e:	681b      	ldr	r3, [r3, #0]
 8018720:	d501      	bpl.n	8018726 <_printf_i+0x1be>
 8018722:	6019      	str	r1, [r3, #0]
 8018724:	e002      	b.n	801872c <_printf_i+0x1c4>
 8018726:	0668      	lsls	r0, r5, #25
 8018728:	d5fb      	bpl.n	8018722 <_printf_i+0x1ba>
 801872a:	8019      	strh	r1, [r3, #0]
 801872c:	2300      	movs	r3, #0
 801872e:	6123      	str	r3, [r4, #16]
 8018730:	4616      	mov	r6, r2
 8018732:	e7bc      	b.n	80186ae <_printf_i+0x146>
 8018734:	6833      	ldr	r3, [r6, #0]
 8018736:	1d1a      	adds	r2, r3, #4
 8018738:	6032      	str	r2, [r6, #0]
 801873a:	681e      	ldr	r6, [r3, #0]
 801873c:	6862      	ldr	r2, [r4, #4]
 801873e:	2100      	movs	r1, #0
 8018740:	4630      	mov	r0, r6
 8018742:	f7e7 fd1d 	bl	8000180 <memchr>
 8018746:	b108      	cbz	r0, 801874c <_printf_i+0x1e4>
 8018748:	1b80      	subs	r0, r0, r6
 801874a:	6060      	str	r0, [r4, #4]
 801874c:	6863      	ldr	r3, [r4, #4]
 801874e:	6123      	str	r3, [r4, #16]
 8018750:	2300      	movs	r3, #0
 8018752:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8018756:	e7aa      	b.n	80186ae <_printf_i+0x146>
 8018758:	6923      	ldr	r3, [r4, #16]
 801875a:	4632      	mov	r2, r6
 801875c:	4649      	mov	r1, r9
 801875e:	4640      	mov	r0, r8
 8018760:	47d0      	blx	sl
 8018762:	3001      	adds	r0, #1
 8018764:	d0ad      	beq.n	80186c2 <_printf_i+0x15a>
 8018766:	6823      	ldr	r3, [r4, #0]
 8018768:	079b      	lsls	r3, r3, #30
 801876a:	d413      	bmi.n	8018794 <_printf_i+0x22c>
 801876c:	68e0      	ldr	r0, [r4, #12]
 801876e:	9b03      	ldr	r3, [sp, #12]
 8018770:	4298      	cmp	r0, r3
 8018772:	bfb8      	it	lt
 8018774:	4618      	movlt	r0, r3
 8018776:	e7a6      	b.n	80186c6 <_printf_i+0x15e>
 8018778:	2301      	movs	r3, #1
 801877a:	4632      	mov	r2, r6
 801877c:	4649      	mov	r1, r9
 801877e:	4640      	mov	r0, r8
 8018780:	47d0      	blx	sl
 8018782:	3001      	adds	r0, #1
 8018784:	d09d      	beq.n	80186c2 <_printf_i+0x15a>
 8018786:	3501      	adds	r5, #1
 8018788:	68e3      	ldr	r3, [r4, #12]
 801878a:	9903      	ldr	r1, [sp, #12]
 801878c:	1a5b      	subs	r3, r3, r1
 801878e:	42ab      	cmp	r3, r5
 8018790:	dcf2      	bgt.n	8018778 <_printf_i+0x210>
 8018792:	e7eb      	b.n	801876c <_printf_i+0x204>
 8018794:	2500      	movs	r5, #0
 8018796:	f104 0619 	add.w	r6, r4, #25
 801879a:	e7f5      	b.n	8018788 <_printf_i+0x220>
 801879c:	0802082e 	.word	0x0802082e
 80187a0:	0802083f 	.word	0x0802083f

080187a4 <_scanf_float>:
 80187a4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80187a8:	b087      	sub	sp, #28
 80187aa:	4691      	mov	r9, r2
 80187ac:	9303      	str	r3, [sp, #12]
 80187ae:	688b      	ldr	r3, [r1, #8]
 80187b0:	1e5a      	subs	r2, r3, #1
 80187b2:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 80187b6:	bf81      	itttt	hi
 80187b8:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 80187bc:	eb03 0b05 	addhi.w	fp, r3, r5
 80187c0:	f240 135d 	movwhi	r3, #349	@ 0x15d
 80187c4:	608b      	strhi	r3, [r1, #8]
 80187c6:	680b      	ldr	r3, [r1, #0]
 80187c8:	460a      	mov	r2, r1
 80187ca:	f04f 0500 	mov.w	r5, #0
 80187ce:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 80187d2:	f842 3b1c 	str.w	r3, [r2], #28
 80187d6:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80187da:	4680      	mov	r8, r0
 80187dc:	460c      	mov	r4, r1
 80187de:	bf98      	it	ls
 80187e0:	f04f 0b00 	movls.w	fp, #0
 80187e4:	9201      	str	r2, [sp, #4]
 80187e6:	4616      	mov	r6, r2
 80187e8:	46aa      	mov	sl, r5
 80187ea:	462f      	mov	r7, r5
 80187ec:	9502      	str	r5, [sp, #8]
 80187ee:	68a2      	ldr	r2, [r4, #8]
 80187f0:	b15a      	cbz	r2, 801880a <_scanf_float+0x66>
 80187f2:	f8d9 3000 	ldr.w	r3, [r9]
 80187f6:	781b      	ldrb	r3, [r3, #0]
 80187f8:	2b4e      	cmp	r3, #78	@ 0x4e
 80187fa:	d863      	bhi.n	80188c4 <_scanf_float+0x120>
 80187fc:	2b40      	cmp	r3, #64	@ 0x40
 80187fe:	d83b      	bhi.n	8018878 <_scanf_float+0xd4>
 8018800:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 8018804:	b2c8      	uxtb	r0, r1
 8018806:	280e      	cmp	r0, #14
 8018808:	d939      	bls.n	801887e <_scanf_float+0xda>
 801880a:	b11f      	cbz	r7, 8018814 <_scanf_float+0x70>
 801880c:	6823      	ldr	r3, [r4, #0]
 801880e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8018812:	6023      	str	r3, [r4, #0]
 8018814:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018818:	f1ba 0f01 	cmp.w	sl, #1
 801881c:	f200 8114 	bhi.w	8018a48 <_scanf_float+0x2a4>
 8018820:	9b01      	ldr	r3, [sp, #4]
 8018822:	429e      	cmp	r6, r3
 8018824:	f200 8105 	bhi.w	8018a32 <_scanf_float+0x28e>
 8018828:	2001      	movs	r0, #1
 801882a:	b007      	add	sp, #28
 801882c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8018830:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 8018834:	2a0d      	cmp	r2, #13
 8018836:	d8e8      	bhi.n	801880a <_scanf_float+0x66>
 8018838:	a101      	add	r1, pc, #4	@ (adr r1, 8018840 <_scanf_float+0x9c>)
 801883a:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 801883e:	bf00      	nop
 8018840:	08018989 	.word	0x08018989
 8018844:	0801880b 	.word	0x0801880b
 8018848:	0801880b 	.word	0x0801880b
 801884c:	0801880b 	.word	0x0801880b
 8018850:	080189e5 	.word	0x080189e5
 8018854:	080189bf 	.word	0x080189bf
 8018858:	0801880b 	.word	0x0801880b
 801885c:	0801880b 	.word	0x0801880b
 8018860:	08018997 	.word	0x08018997
 8018864:	0801880b 	.word	0x0801880b
 8018868:	0801880b 	.word	0x0801880b
 801886c:	0801880b 	.word	0x0801880b
 8018870:	0801880b 	.word	0x0801880b
 8018874:	08018953 	.word	0x08018953
 8018878:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 801887c:	e7da      	b.n	8018834 <_scanf_float+0x90>
 801887e:	290e      	cmp	r1, #14
 8018880:	d8c3      	bhi.n	801880a <_scanf_float+0x66>
 8018882:	a001      	add	r0, pc, #4	@ (adr r0, 8018888 <_scanf_float+0xe4>)
 8018884:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8018888:	08018943 	.word	0x08018943
 801888c:	0801880b 	.word	0x0801880b
 8018890:	08018943 	.word	0x08018943
 8018894:	080189d3 	.word	0x080189d3
 8018898:	0801880b 	.word	0x0801880b
 801889c:	080188e5 	.word	0x080188e5
 80188a0:	08018929 	.word	0x08018929
 80188a4:	08018929 	.word	0x08018929
 80188a8:	08018929 	.word	0x08018929
 80188ac:	08018929 	.word	0x08018929
 80188b0:	08018929 	.word	0x08018929
 80188b4:	08018929 	.word	0x08018929
 80188b8:	08018929 	.word	0x08018929
 80188bc:	08018929 	.word	0x08018929
 80188c0:	08018929 	.word	0x08018929
 80188c4:	2b6e      	cmp	r3, #110	@ 0x6e
 80188c6:	d809      	bhi.n	80188dc <_scanf_float+0x138>
 80188c8:	2b60      	cmp	r3, #96	@ 0x60
 80188ca:	d8b1      	bhi.n	8018830 <_scanf_float+0x8c>
 80188cc:	2b54      	cmp	r3, #84	@ 0x54
 80188ce:	d07b      	beq.n	80189c8 <_scanf_float+0x224>
 80188d0:	2b59      	cmp	r3, #89	@ 0x59
 80188d2:	d19a      	bne.n	801880a <_scanf_float+0x66>
 80188d4:	2d07      	cmp	r5, #7
 80188d6:	d198      	bne.n	801880a <_scanf_float+0x66>
 80188d8:	2508      	movs	r5, #8
 80188da:	e02f      	b.n	801893c <_scanf_float+0x198>
 80188dc:	2b74      	cmp	r3, #116	@ 0x74
 80188de:	d073      	beq.n	80189c8 <_scanf_float+0x224>
 80188e0:	2b79      	cmp	r3, #121	@ 0x79
 80188e2:	e7f6      	b.n	80188d2 <_scanf_float+0x12e>
 80188e4:	6821      	ldr	r1, [r4, #0]
 80188e6:	05c8      	lsls	r0, r1, #23
 80188e8:	d51e      	bpl.n	8018928 <_scanf_float+0x184>
 80188ea:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 80188ee:	6021      	str	r1, [r4, #0]
 80188f0:	3701      	adds	r7, #1
 80188f2:	f1bb 0f00 	cmp.w	fp, #0
 80188f6:	d003      	beq.n	8018900 <_scanf_float+0x15c>
 80188f8:	3201      	adds	r2, #1
 80188fa:	f10b 3bff 	add.w	fp, fp, #4294967295
 80188fe:	60a2      	str	r2, [r4, #8]
 8018900:	68a3      	ldr	r3, [r4, #8]
 8018902:	3b01      	subs	r3, #1
 8018904:	60a3      	str	r3, [r4, #8]
 8018906:	6923      	ldr	r3, [r4, #16]
 8018908:	3301      	adds	r3, #1
 801890a:	6123      	str	r3, [r4, #16]
 801890c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 8018910:	3b01      	subs	r3, #1
 8018912:	2b00      	cmp	r3, #0
 8018914:	f8c9 3004 	str.w	r3, [r9, #4]
 8018918:	f340 8082 	ble.w	8018a20 <_scanf_float+0x27c>
 801891c:	f8d9 3000 	ldr.w	r3, [r9]
 8018920:	3301      	adds	r3, #1
 8018922:	f8c9 3000 	str.w	r3, [r9]
 8018926:	e762      	b.n	80187ee <_scanf_float+0x4a>
 8018928:	eb1a 0105 	adds.w	r1, sl, r5
 801892c:	f47f af6d 	bne.w	801880a <_scanf_float+0x66>
 8018930:	6822      	ldr	r2, [r4, #0]
 8018932:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 8018936:	6022      	str	r2, [r4, #0]
 8018938:	460d      	mov	r5, r1
 801893a:	468a      	mov	sl, r1
 801893c:	f806 3b01 	strb.w	r3, [r6], #1
 8018940:	e7de      	b.n	8018900 <_scanf_float+0x15c>
 8018942:	6822      	ldr	r2, [r4, #0]
 8018944:	0610      	lsls	r0, r2, #24
 8018946:	f57f af60 	bpl.w	801880a <_scanf_float+0x66>
 801894a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 801894e:	6022      	str	r2, [r4, #0]
 8018950:	e7f4      	b.n	801893c <_scanf_float+0x198>
 8018952:	f1ba 0f00 	cmp.w	sl, #0
 8018956:	d10c      	bne.n	8018972 <_scanf_float+0x1ce>
 8018958:	b977      	cbnz	r7, 8018978 <_scanf_float+0x1d4>
 801895a:	6822      	ldr	r2, [r4, #0]
 801895c:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 8018960:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 8018964:	d108      	bne.n	8018978 <_scanf_float+0x1d4>
 8018966:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 801896a:	6022      	str	r2, [r4, #0]
 801896c:	f04f 0a01 	mov.w	sl, #1
 8018970:	e7e4      	b.n	801893c <_scanf_float+0x198>
 8018972:	f1ba 0f02 	cmp.w	sl, #2
 8018976:	d050      	beq.n	8018a1a <_scanf_float+0x276>
 8018978:	2d01      	cmp	r5, #1
 801897a:	d002      	beq.n	8018982 <_scanf_float+0x1de>
 801897c:	2d04      	cmp	r5, #4
 801897e:	f47f af44 	bne.w	801880a <_scanf_float+0x66>
 8018982:	3501      	adds	r5, #1
 8018984:	b2ed      	uxtb	r5, r5
 8018986:	e7d9      	b.n	801893c <_scanf_float+0x198>
 8018988:	f1ba 0f01 	cmp.w	sl, #1
 801898c:	f47f af3d 	bne.w	801880a <_scanf_float+0x66>
 8018990:	f04f 0a02 	mov.w	sl, #2
 8018994:	e7d2      	b.n	801893c <_scanf_float+0x198>
 8018996:	b975      	cbnz	r5, 80189b6 <_scanf_float+0x212>
 8018998:	2f00      	cmp	r7, #0
 801899a:	f47f af37 	bne.w	801880c <_scanf_float+0x68>
 801899e:	6822      	ldr	r2, [r4, #0]
 80189a0:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 80189a4:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 80189a8:	f040 8103 	bne.w	8018bb2 <_scanf_float+0x40e>
 80189ac:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 80189b0:	6022      	str	r2, [r4, #0]
 80189b2:	2501      	movs	r5, #1
 80189b4:	e7c2      	b.n	801893c <_scanf_float+0x198>
 80189b6:	2d03      	cmp	r5, #3
 80189b8:	d0e3      	beq.n	8018982 <_scanf_float+0x1de>
 80189ba:	2d05      	cmp	r5, #5
 80189bc:	e7df      	b.n	801897e <_scanf_float+0x1da>
 80189be:	2d02      	cmp	r5, #2
 80189c0:	f47f af23 	bne.w	801880a <_scanf_float+0x66>
 80189c4:	2503      	movs	r5, #3
 80189c6:	e7b9      	b.n	801893c <_scanf_float+0x198>
 80189c8:	2d06      	cmp	r5, #6
 80189ca:	f47f af1e 	bne.w	801880a <_scanf_float+0x66>
 80189ce:	2507      	movs	r5, #7
 80189d0:	e7b4      	b.n	801893c <_scanf_float+0x198>
 80189d2:	6822      	ldr	r2, [r4, #0]
 80189d4:	0591      	lsls	r1, r2, #22
 80189d6:	f57f af18 	bpl.w	801880a <_scanf_float+0x66>
 80189da:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 80189de:	6022      	str	r2, [r4, #0]
 80189e0:	9702      	str	r7, [sp, #8]
 80189e2:	e7ab      	b.n	801893c <_scanf_float+0x198>
 80189e4:	6822      	ldr	r2, [r4, #0]
 80189e6:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 80189ea:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 80189ee:	d005      	beq.n	80189fc <_scanf_float+0x258>
 80189f0:	0550      	lsls	r0, r2, #21
 80189f2:	f57f af0a 	bpl.w	801880a <_scanf_float+0x66>
 80189f6:	2f00      	cmp	r7, #0
 80189f8:	f000 80db 	beq.w	8018bb2 <_scanf_float+0x40e>
 80189fc:	0591      	lsls	r1, r2, #22
 80189fe:	bf58      	it	pl
 8018a00:	9902      	ldrpl	r1, [sp, #8]
 8018a02:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 8018a06:	bf58      	it	pl
 8018a08:	1a79      	subpl	r1, r7, r1
 8018a0a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 8018a0e:	bf58      	it	pl
 8018a10:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 8018a14:	6022      	str	r2, [r4, #0]
 8018a16:	2700      	movs	r7, #0
 8018a18:	e790      	b.n	801893c <_scanf_float+0x198>
 8018a1a:	f04f 0a03 	mov.w	sl, #3
 8018a1e:	e78d      	b.n	801893c <_scanf_float+0x198>
 8018a20:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8018a24:	4649      	mov	r1, r9
 8018a26:	4640      	mov	r0, r8
 8018a28:	4798      	blx	r3
 8018a2a:	2800      	cmp	r0, #0
 8018a2c:	f43f aedf 	beq.w	80187ee <_scanf_float+0x4a>
 8018a30:	e6eb      	b.n	801880a <_scanf_float+0x66>
 8018a32:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a36:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018a3a:	464a      	mov	r2, r9
 8018a3c:	4640      	mov	r0, r8
 8018a3e:	4798      	blx	r3
 8018a40:	6923      	ldr	r3, [r4, #16]
 8018a42:	3b01      	subs	r3, #1
 8018a44:	6123      	str	r3, [r4, #16]
 8018a46:	e6eb      	b.n	8018820 <_scanf_float+0x7c>
 8018a48:	1e6b      	subs	r3, r5, #1
 8018a4a:	2b06      	cmp	r3, #6
 8018a4c:	d824      	bhi.n	8018a98 <_scanf_float+0x2f4>
 8018a4e:	2d02      	cmp	r5, #2
 8018a50:	d836      	bhi.n	8018ac0 <_scanf_float+0x31c>
 8018a52:	9b01      	ldr	r3, [sp, #4]
 8018a54:	429e      	cmp	r6, r3
 8018a56:	f67f aee7 	bls.w	8018828 <_scanf_float+0x84>
 8018a5a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a5e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018a62:	464a      	mov	r2, r9
 8018a64:	4640      	mov	r0, r8
 8018a66:	4798      	blx	r3
 8018a68:	6923      	ldr	r3, [r4, #16]
 8018a6a:	3b01      	subs	r3, #1
 8018a6c:	6123      	str	r3, [r4, #16]
 8018a6e:	e7f0      	b.n	8018a52 <_scanf_float+0x2ae>
 8018a70:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018a74:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 8018a78:	464a      	mov	r2, r9
 8018a7a:	4640      	mov	r0, r8
 8018a7c:	4798      	blx	r3
 8018a7e:	6923      	ldr	r3, [r4, #16]
 8018a80:	3b01      	subs	r3, #1
 8018a82:	6123      	str	r3, [r4, #16]
 8018a84:	f10a 3aff 	add.w	sl, sl, #4294967295
 8018a88:	fa5f fa8a 	uxtb.w	sl, sl
 8018a8c:	f1ba 0f02 	cmp.w	sl, #2
 8018a90:	d1ee      	bne.n	8018a70 <_scanf_float+0x2cc>
 8018a92:	3d03      	subs	r5, #3
 8018a94:	b2ed      	uxtb	r5, r5
 8018a96:	1b76      	subs	r6, r6, r5
 8018a98:	6823      	ldr	r3, [r4, #0]
 8018a9a:	05da      	lsls	r2, r3, #23
 8018a9c:	d530      	bpl.n	8018b00 <_scanf_float+0x35c>
 8018a9e:	055b      	lsls	r3, r3, #21
 8018aa0:	d511      	bpl.n	8018ac6 <_scanf_float+0x322>
 8018aa2:	9b01      	ldr	r3, [sp, #4]
 8018aa4:	429e      	cmp	r6, r3
 8018aa6:	f67f aebf 	bls.w	8018828 <_scanf_float+0x84>
 8018aaa:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018aae:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8018ab2:	464a      	mov	r2, r9
 8018ab4:	4640      	mov	r0, r8
 8018ab6:	4798      	blx	r3
 8018ab8:	6923      	ldr	r3, [r4, #16]
 8018aba:	3b01      	subs	r3, #1
 8018abc:	6123      	str	r3, [r4, #16]
 8018abe:	e7f0      	b.n	8018aa2 <_scanf_float+0x2fe>
 8018ac0:	46aa      	mov	sl, r5
 8018ac2:	46b3      	mov	fp, r6
 8018ac4:	e7de      	b.n	8018a84 <_scanf_float+0x2e0>
 8018ac6:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 8018aca:	6923      	ldr	r3, [r4, #16]
 8018acc:	2965      	cmp	r1, #101	@ 0x65
 8018ace:	f103 33ff 	add.w	r3, r3, #4294967295
 8018ad2:	f106 35ff 	add.w	r5, r6, #4294967295
 8018ad6:	6123      	str	r3, [r4, #16]
 8018ad8:	d00c      	beq.n	8018af4 <_scanf_float+0x350>
 8018ada:	2945      	cmp	r1, #69	@ 0x45
 8018adc:	d00a      	beq.n	8018af4 <_scanf_float+0x350>
 8018ade:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018ae2:	464a      	mov	r2, r9
 8018ae4:	4640      	mov	r0, r8
 8018ae6:	4798      	blx	r3
 8018ae8:	6923      	ldr	r3, [r4, #16]
 8018aea:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 8018aee:	3b01      	subs	r3, #1
 8018af0:	1eb5      	subs	r5, r6, #2
 8018af2:	6123      	str	r3, [r4, #16]
 8018af4:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8018af8:	464a      	mov	r2, r9
 8018afa:	4640      	mov	r0, r8
 8018afc:	4798      	blx	r3
 8018afe:	462e      	mov	r6, r5
 8018b00:	6822      	ldr	r2, [r4, #0]
 8018b02:	f012 0210 	ands.w	r2, r2, #16
 8018b06:	d001      	beq.n	8018b0c <_scanf_float+0x368>
 8018b08:	2000      	movs	r0, #0
 8018b0a:	e68e      	b.n	801882a <_scanf_float+0x86>
 8018b0c:	7032      	strb	r2, [r6, #0]
 8018b0e:	6823      	ldr	r3, [r4, #0]
 8018b10:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 8018b14:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8018b18:	d125      	bne.n	8018b66 <_scanf_float+0x3c2>
 8018b1a:	9b02      	ldr	r3, [sp, #8]
 8018b1c:	429f      	cmp	r7, r3
 8018b1e:	d00a      	beq.n	8018b36 <_scanf_float+0x392>
 8018b20:	1bda      	subs	r2, r3, r7
 8018b22:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 8018b26:	429e      	cmp	r6, r3
 8018b28:	bf28      	it	cs
 8018b2a:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 8018b2e:	4922      	ldr	r1, [pc, #136]	@ (8018bb8 <_scanf_float+0x414>)
 8018b30:	4630      	mov	r0, r6
 8018b32:	f000 f93d 	bl	8018db0 <siprintf>
 8018b36:	9901      	ldr	r1, [sp, #4]
 8018b38:	2200      	movs	r2, #0
 8018b3a:	4640      	mov	r0, r8
 8018b3c:	f002 fc94 	bl	801b468 <_strtod_r>
 8018b40:	9b03      	ldr	r3, [sp, #12]
 8018b42:	6821      	ldr	r1, [r4, #0]
 8018b44:	681b      	ldr	r3, [r3, #0]
 8018b46:	f011 0f02 	tst.w	r1, #2
 8018b4a:	ec57 6b10 	vmov	r6, r7, d0
 8018b4e:	f103 0204 	add.w	r2, r3, #4
 8018b52:	d015      	beq.n	8018b80 <_scanf_float+0x3dc>
 8018b54:	9903      	ldr	r1, [sp, #12]
 8018b56:	600a      	str	r2, [r1, #0]
 8018b58:	681b      	ldr	r3, [r3, #0]
 8018b5a:	e9c3 6700 	strd	r6, r7, [r3]
 8018b5e:	68e3      	ldr	r3, [r4, #12]
 8018b60:	3301      	adds	r3, #1
 8018b62:	60e3      	str	r3, [r4, #12]
 8018b64:	e7d0      	b.n	8018b08 <_scanf_float+0x364>
 8018b66:	9b04      	ldr	r3, [sp, #16]
 8018b68:	2b00      	cmp	r3, #0
 8018b6a:	d0e4      	beq.n	8018b36 <_scanf_float+0x392>
 8018b6c:	9905      	ldr	r1, [sp, #20]
 8018b6e:	230a      	movs	r3, #10
 8018b70:	3101      	adds	r1, #1
 8018b72:	4640      	mov	r0, r8
 8018b74:	f002 fcf8 	bl	801b568 <_strtol_r>
 8018b78:	9b04      	ldr	r3, [sp, #16]
 8018b7a:	9e05      	ldr	r6, [sp, #20]
 8018b7c:	1ac2      	subs	r2, r0, r3
 8018b7e:	e7d0      	b.n	8018b22 <_scanf_float+0x37e>
 8018b80:	f011 0f04 	tst.w	r1, #4
 8018b84:	9903      	ldr	r1, [sp, #12]
 8018b86:	600a      	str	r2, [r1, #0]
 8018b88:	d1e6      	bne.n	8018b58 <_scanf_float+0x3b4>
 8018b8a:	681d      	ldr	r5, [r3, #0]
 8018b8c:	4632      	mov	r2, r6
 8018b8e:	463b      	mov	r3, r7
 8018b90:	4630      	mov	r0, r6
 8018b92:	4639      	mov	r1, r7
 8018b94:	f7e7 ffa2 	bl	8000adc <__aeabi_dcmpun>
 8018b98:	b128      	cbz	r0, 8018ba6 <_scanf_float+0x402>
 8018b9a:	4808      	ldr	r0, [pc, #32]	@ (8018bbc <_scanf_float+0x418>)
 8018b9c:	f000 fa5a 	bl	8019054 <nanf>
 8018ba0:	ed85 0a00 	vstr	s0, [r5]
 8018ba4:	e7db      	b.n	8018b5e <_scanf_float+0x3ba>
 8018ba6:	4630      	mov	r0, r6
 8018ba8:	4639      	mov	r1, r7
 8018baa:	f7e7 fff5 	bl	8000b98 <__aeabi_d2f>
 8018bae:	6028      	str	r0, [r5, #0]
 8018bb0:	e7d5      	b.n	8018b5e <_scanf_float+0x3ba>
 8018bb2:	2700      	movs	r7, #0
 8018bb4:	e62e      	b.n	8018814 <_scanf_float+0x70>
 8018bb6:	bf00      	nop
 8018bb8:	08020850 	.word	0x08020850
 8018bbc:	08020991 	.word	0x08020991

08018bc0 <std>:
 8018bc0:	2300      	movs	r3, #0
 8018bc2:	b510      	push	{r4, lr}
 8018bc4:	4604      	mov	r4, r0
 8018bc6:	e9c0 3300 	strd	r3, r3, [r0]
 8018bca:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8018bce:	6083      	str	r3, [r0, #8]
 8018bd0:	8181      	strh	r1, [r0, #12]
 8018bd2:	6643      	str	r3, [r0, #100]	@ 0x64
 8018bd4:	81c2      	strh	r2, [r0, #14]
 8018bd6:	6183      	str	r3, [r0, #24]
 8018bd8:	4619      	mov	r1, r3
 8018bda:	2208      	movs	r2, #8
 8018bdc:	305c      	adds	r0, #92	@ 0x5c
 8018bde:	f000 f94c 	bl	8018e7a <memset>
 8018be2:	4b0d      	ldr	r3, [pc, #52]	@ (8018c18 <std+0x58>)
 8018be4:	6263      	str	r3, [r4, #36]	@ 0x24
 8018be6:	4b0d      	ldr	r3, [pc, #52]	@ (8018c1c <std+0x5c>)
 8018be8:	62a3      	str	r3, [r4, #40]	@ 0x28
 8018bea:	4b0d      	ldr	r3, [pc, #52]	@ (8018c20 <std+0x60>)
 8018bec:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8018bee:	4b0d      	ldr	r3, [pc, #52]	@ (8018c24 <std+0x64>)
 8018bf0:	6323      	str	r3, [r4, #48]	@ 0x30
 8018bf2:	4b0d      	ldr	r3, [pc, #52]	@ (8018c28 <std+0x68>)
 8018bf4:	6224      	str	r4, [r4, #32]
 8018bf6:	429c      	cmp	r4, r3
 8018bf8:	d006      	beq.n	8018c08 <std+0x48>
 8018bfa:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8018bfe:	4294      	cmp	r4, r2
 8018c00:	d002      	beq.n	8018c08 <std+0x48>
 8018c02:	33d0      	adds	r3, #208	@ 0xd0
 8018c04:	429c      	cmp	r4, r3
 8018c06:	d105      	bne.n	8018c14 <std+0x54>
 8018c08:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8018c0c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c10:	f000 ba0e 	b.w	8019030 <__retarget_lock_init_recursive>
 8018c14:	bd10      	pop	{r4, pc}
 8018c16:	bf00      	nop
 8018c18:	08018df5 	.word	0x08018df5
 8018c1c:	08018e17 	.word	0x08018e17
 8018c20:	08018e4f 	.word	0x08018e4f
 8018c24:	08018e73 	.word	0x08018e73
 8018c28:	2000b5a8 	.word	0x2000b5a8

08018c2c <stdio_exit_handler>:
 8018c2c:	4a02      	ldr	r2, [pc, #8]	@ (8018c38 <stdio_exit_handler+0xc>)
 8018c2e:	4903      	ldr	r1, [pc, #12]	@ (8018c3c <stdio_exit_handler+0x10>)
 8018c30:	4803      	ldr	r0, [pc, #12]	@ (8018c40 <stdio_exit_handler+0x14>)
 8018c32:	f000 b869 	b.w	8018d08 <_fwalk_sglue>
 8018c36:	bf00      	nop
 8018c38:	20000138 	.word	0x20000138
 8018c3c:	0801b925 	.word	0x0801b925
 8018c40:	20000148 	.word	0x20000148

08018c44 <cleanup_stdio>:
 8018c44:	6841      	ldr	r1, [r0, #4]
 8018c46:	4b0c      	ldr	r3, [pc, #48]	@ (8018c78 <cleanup_stdio+0x34>)
 8018c48:	4299      	cmp	r1, r3
 8018c4a:	b510      	push	{r4, lr}
 8018c4c:	4604      	mov	r4, r0
 8018c4e:	d001      	beq.n	8018c54 <cleanup_stdio+0x10>
 8018c50:	f002 fe68 	bl	801b924 <_fflush_r>
 8018c54:	68a1      	ldr	r1, [r4, #8]
 8018c56:	4b09      	ldr	r3, [pc, #36]	@ (8018c7c <cleanup_stdio+0x38>)
 8018c58:	4299      	cmp	r1, r3
 8018c5a:	d002      	beq.n	8018c62 <cleanup_stdio+0x1e>
 8018c5c:	4620      	mov	r0, r4
 8018c5e:	f002 fe61 	bl	801b924 <_fflush_r>
 8018c62:	68e1      	ldr	r1, [r4, #12]
 8018c64:	4b06      	ldr	r3, [pc, #24]	@ (8018c80 <cleanup_stdio+0x3c>)
 8018c66:	4299      	cmp	r1, r3
 8018c68:	d004      	beq.n	8018c74 <cleanup_stdio+0x30>
 8018c6a:	4620      	mov	r0, r4
 8018c6c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018c70:	f002 be58 	b.w	801b924 <_fflush_r>
 8018c74:	bd10      	pop	{r4, pc}
 8018c76:	bf00      	nop
 8018c78:	2000b5a8 	.word	0x2000b5a8
 8018c7c:	2000b610 	.word	0x2000b610
 8018c80:	2000b678 	.word	0x2000b678

08018c84 <global_stdio_init.part.0>:
 8018c84:	b510      	push	{r4, lr}
 8018c86:	4b0b      	ldr	r3, [pc, #44]	@ (8018cb4 <global_stdio_init.part.0+0x30>)
 8018c88:	4c0b      	ldr	r4, [pc, #44]	@ (8018cb8 <global_stdio_init.part.0+0x34>)
 8018c8a:	4a0c      	ldr	r2, [pc, #48]	@ (8018cbc <global_stdio_init.part.0+0x38>)
 8018c8c:	601a      	str	r2, [r3, #0]
 8018c8e:	4620      	mov	r0, r4
 8018c90:	2200      	movs	r2, #0
 8018c92:	2104      	movs	r1, #4
 8018c94:	f7ff ff94 	bl	8018bc0 <std>
 8018c98:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8018c9c:	2201      	movs	r2, #1
 8018c9e:	2109      	movs	r1, #9
 8018ca0:	f7ff ff8e 	bl	8018bc0 <std>
 8018ca4:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8018ca8:	2202      	movs	r2, #2
 8018caa:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018cae:	2112      	movs	r1, #18
 8018cb0:	f7ff bf86 	b.w	8018bc0 <std>
 8018cb4:	2000b6e0 	.word	0x2000b6e0
 8018cb8:	2000b5a8 	.word	0x2000b5a8
 8018cbc:	08018c2d 	.word	0x08018c2d

08018cc0 <__sfp_lock_acquire>:
 8018cc0:	4801      	ldr	r0, [pc, #4]	@ (8018cc8 <__sfp_lock_acquire+0x8>)
 8018cc2:	f000 b9b6 	b.w	8019032 <__retarget_lock_acquire_recursive>
 8018cc6:	bf00      	nop
 8018cc8:	2000b6e9 	.word	0x2000b6e9

08018ccc <__sfp_lock_release>:
 8018ccc:	4801      	ldr	r0, [pc, #4]	@ (8018cd4 <__sfp_lock_release+0x8>)
 8018cce:	f000 b9b1 	b.w	8019034 <__retarget_lock_release_recursive>
 8018cd2:	bf00      	nop
 8018cd4:	2000b6e9 	.word	0x2000b6e9

08018cd8 <__sinit>:
 8018cd8:	b510      	push	{r4, lr}
 8018cda:	4604      	mov	r4, r0
 8018cdc:	f7ff fff0 	bl	8018cc0 <__sfp_lock_acquire>
 8018ce0:	6a23      	ldr	r3, [r4, #32]
 8018ce2:	b11b      	cbz	r3, 8018cec <__sinit+0x14>
 8018ce4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018ce8:	f7ff bff0 	b.w	8018ccc <__sfp_lock_release>
 8018cec:	4b04      	ldr	r3, [pc, #16]	@ (8018d00 <__sinit+0x28>)
 8018cee:	6223      	str	r3, [r4, #32]
 8018cf0:	4b04      	ldr	r3, [pc, #16]	@ (8018d04 <__sinit+0x2c>)
 8018cf2:	681b      	ldr	r3, [r3, #0]
 8018cf4:	2b00      	cmp	r3, #0
 8018cf6:	d1f5      	bne.n	8018ce4 <__sinit+0xc>
 8018cf8:	f7ff ffc4 	bl	8018c84 <global_stdio_init.part.0>
 8018cfc:	e7f2      	b.n	8018ce4 <__sinit+0xc>
 8018cfe:	bf00      	nop
 8018d00:	08018c45 	.word	0x08018c45
 8018d04:	2000b6e0 	.word	0x2000b6e0

08018d08 <_fwalk_sglue>:
 8018d08:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8018d0c:	4607      	mov	r7, r0
 8018d0e:	4688      	mov	r8, r1
 8018d10:	4614      	mov	r4, r2
 8018d12:	2600      	movs	r6, #0
 8018d14:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8018d18:	f1b9 0901 	subs.w	r9, r9, #1
 8018d1c:	d505      	bpl.n	8018d2a <_fwalk_sglue+0x22>
 8018d1e:	6824      	ldr	r4, [r4, #0]
 8018d20:	2c00      	cmp	r4, #0
 8018d22:	d1f7      	bne.n	8018d14 <_fwalk_sglue+0xc>
 8018d24:	4630      	mov	r0, r6
 8018d26:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8018d2a:	89ab      	ldrh	r3, [r5, #12]
 8018d2c:	2b01      	cmp	r3, #1
 8018d2e:	d907      	bls.n	8018d40 <_fwalk_sglue+0x38>
 8018d30:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8018d34:	3301      	adds	r3, #1
 8018d36:	d003      	beq.n	8018d40 <_fwalk_sglue+0x38>
 8018d38:	4629      	mov	r1, r5
 8018d3a:	4638      	mov	r0, r7
 8018d3c:	47c0      	blx	r8
 8018d3e:	4306      	orrs	r6, r0
 8018d40:	3568      	adds	r5, #104	@ 0x68
 8018d42:	e7e9      	b.n	8018d18 <_fwalk_sglue+0x10>

08018d44 <sniprintf>:
 8018d44:	b40c      	push	{r2, r3}
 8018d46:	b530      	push	{r4, r5, lr}
 8018d48:	4b18      	ldr	r3, [pc, #96]	@ (8018dac <sniprintf+0x68>)
 8018d4a:	1e0c      	subs	r4, r1, #0
 8018d4c:	681d      	ldr	r5, [r3, #0]
 8018d4e:	b09d      	sub	sp, #116	@ 0x74
 8018d50:	da08      	bge.n	8018d64 <sniprintf+0x20>
 8018d52:	238b      	movs	r3, #139	@ 0x8b
 8018d54:	602b      	str	r3, [r5, #0]
 8018d56:	f04f 30ff 	mov.w	r0, #4294967295
 8018d5a:	b01d      	add	sp, #116	@ 0x74
 8018d5c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8018d60:	b002      	add	sp, #8
 8018d62:	4770      	bx	lr
 8018d64:	f44f 7302 	mov.w	r3, #520	@ 0x208
 8018d68:	f8ad 3014 	strh.w	r3, [sp, #20]
 8018d6c:	f04f 0300 	mov.w	r3, #0
 8018d70:	931b      	str	r3, [sp, #108]	@ 0x6c
 8018d72:	bf14      	ite	ne
 8018d74:	f104 33ff 	addne.w	r3, r4, #4294967295
 8018d78:	4623      	moveq	r3, r4
 8018d7a:	9304      	str	r3, [sp, #16]
 8018d7c:	9307      	str	r3, [sp, #28]
 8018d7e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 8018d82:	9002      	str	r0, [sp, #8]
 8018d84:	9006      	str	r0, [sp, #24]
 8018d86:	f8ad 3016 	strh.w	r3, [sp, #22]
 8018d8a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8018d8c:	ab21      	add	r3, sp, #132	@ 0x84
 8018d8e:	a902      	add	r1, sp, #8
 8018d90:	4628      	mov	r0, r5
 8018d92:	9301      	str	r3, [sp, #4]
 8018d94:	f002 fc46 	bl	801b624 <_svfiprintf_r>
 8018d98:	1c43      	adds	r3, r0, #1
 8018d9a:	bfbc      	itt	lt
 8018d9c:	238b      	movlt	r3, #139	@ 0x8b
 8018d9e:	602b      	strlt	r3, [r5, #0]
 8018da0:	2c00      	cmp	r4, #0
 8018da2:	d0da      	beq.n	8018d5a <sniprintf+0x16>
 8018da4:	9b02      	ldr	r3, [sp, #8]
 8018da6:	2200      	movs	r2, #0
 8018da8:	701a      	strb	r2, [r3, #0]
 8018daa:	e7d6      	b.n	8018d5a <sniprintf+0x16>
 8018dac:	20000144 	.word	0x20000144

08018db0 <siprintf>:
 8018db0:	b40e      	push	{r1, r2, r3}
 8018db2:	b510      	push	{r4, lr}
 8018db4:	b09d      	sub	sp, #116	@ 0x74
 8018db6:	ab1f      	add	r3, sp, #124	@ 0x7c
 8018db8:	9002      	str	r0, [sp, #8]
 8018dba:	9006      	str	r0, [sp, #24]
 8018dbc:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8018dc0:	480a      	ldr	r0, [pc, #40]	@ (8018dec <siprintf+0x3c>)
 8018dc2:	9107      	str	r1, [sp, #28]
 8018dc4:	9104      	str	r1, [sp, #16]
 8018dc6:	490a      	ldr	r1, [pc, #40]	@ (8018df0 <siprintf+0x40>)
 8018dc8:	f853 2b04 	ldr.w	r2, [r3], #4
 8018dcc:	9105      	str	r1, [sp, #20]
 8018dce:	2400      	movs	r4, #0
 8018dd0:	a902      	add	r1, sp, #8
 8018dd2:	6800      	ldr	r0, [r0, #0]
 8018dd4:	9301      	str	r3, [sp, #4]
 8018dd6:	941b      	str	r4, [sp, #108]	@ 0x6c
 8018dd8:	f002 fc24 	bl	801b624 <_svfiprintf_r>
 8018ddc:	9b02      	ldr	r3, [sp, #8]
 8018dde:	701c      	strb	r4, [r3, #0]
 8018de0:	b01d      	add	sp, #116	@ 0x74
 8018de2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8018de6:	b003      	add	sp, #12
 8018de8:	4770      	bx	lr
 8018dea:	bf00      	nop
 8018dec:	20000144 	.word	0x20000144
 8018df0:	ffff0208 	.word	0xffff0208

08018df4 <__sread>:
 8018df4:	b510      	push	{r4, lr}
 8018df6:	460c      	mov	r4, r1
 8018df8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018dfc:	f000 f8ca 	bl	8018f94 <_read_r>
 8018e00:	2800      	cmp	r0, #0
 8018e02:	bfab      	itete	ge
 8018e04:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8018e06:	89a3      	ldrhlt	r3, [r4, #12]
 8018e08:	181b      	addge	r3, r3, r0
 8018e0a:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8018e0e:	bfac      	ite	ge
 8018e10:	6563      	strge	r3, [r4, #84]	@ 0x54
 8018e12:	81a3      	strhlt	r3, [r4, #12]
 8018e14:	bd10      	pop	{r4, pc}

08018e16 <__swrite>:
 8018e16:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8018e1a:	461f      	mov	r7, r3
 8018e1c:	898b      	ldrh	r3, [r1, #12]
 8018e1e:	05db      	lsls	r3, r3, #23
 8018e20:	4605      	mov	r5, r0
 8018e22:	460c      	mov	r4, r1
 8018e24:	4616      	mov	r6, r2
 8018e26:	d505      	bpl.n	8018e34 <__swrite+0x1e>
 8018e28:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e2c:	2302      	movs	r3, #2
 8018e2e:	2200      	movs	r2, #0
 8018e30:	f000 f89e 	bl	8018f70 <_lseek_r>
 8018e34:	89a3      	ldrh	r3, [r4, #12]
 8018e36:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8018e3a:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8018e3e:	81a3      	strh	r3, [r4, #12]
 8018e40:	4632      	mov	r2, r6
 8018e42:	463b      	mov	r3, r7
 8018e44:	4628      	mov	r0, r5
 8018e46:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8018e4a:	f000 b8b5 	b.w	8018fb8 <_write_r>

08018e4e <__sseek>:
 8018e4e:	b510      	push	{r4, lr}
 8018e50:	460c      	mov	r4, r1
 8018e52:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e56:	f000 f88b 	bl	8018f70 <_lseek_r>
 8018e5a:	1c43      	adds	r3, r0, #1
 8018e5c:	89a3      	ldrh	r3, [r4, #12]
 8018e5e:	bf15      	itete	ne
 8018e60:	6560      	strne	r0, [r4, #84]	@ 0x54
 8018e62:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8018e66:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8018e6a:	81a3      	strheq	r3, [r4, #12]
 8018e6c:	bf18      	it	ne
 8018e6e:	81a3      	strhne	r3, [r4, #12]
 8018e70:	bd10      	pop	{r4, pc}

08018e72 <__sclose>:
 8018e72:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8018e76:	f000 b80d 	b.w	8018e94 <_close_r>

08018e7a <memset>:
 8018e7a:	4402      	add	r2, r0
 8018e7c:	4603      	mov	r3, r0
 8018e7e:	4293      	cmp	r3, r2
 8018e80:	d100      	bne.n	8018e84 <memset+0xa>
 8018e82:	4770      	bx	lr
 8018e84:	f803 1b01 	strb.w	r1, [r3], #1
 8018e88:	e7f9      	b.n	8018e7e <memset+0x4>
	...

08018e8c <_localeconv_r>:
 8018e8c:	4800      	ldr	r0, [pc, #0]	@ (8018e90 <_localeconv_r+0x4>)
 8018e8e:	4770      	bx	lr
 8018e90:	20000284 	.word	0x20000284

08018e94 <_close_r>:
 8018e94:	b538      	push	{r3, r4, r5, lr}
 8018e96:	4d06      	ldr	r5, [pc, #24]	@ (8018eb0 <_close_r+0x1c>)
 8018e98:	2300      	movs	r3, #0
 8018e9a:	4604      	mov	r4, r0
 8018e9c:	4608      	mov	r0, r1
 8018e9e:	602b      	str	r3, [r5, #0]
 8018ea0:	f7eb ff02 	bl	8004ca8 <_close>
 8018ea4:	1c43      	adds	r3, r0, #1
 8018ea6:	d102      	bne.n	8018eae <_close_r+0x1a>
 8018ea8:	682b      	ldr	r3, [r5, #0]
 8018eaa:	b103      	cbz	r3, 8018eae <_close_r+0x1a>
 8018eac:	6023      	str	r3, [r4, #0]
 8018eae:	bd38      	pop	{r3, r4, r5, pc}
 8018eb0:	2000b6e4 	.word	0x2000b6e4

08018eb4 <_reclaim_reent>:
 8018eb4:	4b2d      	ldr	r3, [pc, #180]	@ (8018f6c <_reclaim_reent+0xb8>)
 8018eb6:	681b      	ldr	r3, [r3, #0]
 8018eb8:	4283      	cmp	r3, r0
 8018eba:	b570      	push	{r4, r5, r6, lr}
 8018ebc:	4604      	mov	r4, r0
 8018ebe:	d053      	beq.n	8018f68 <_reclaim_reent+0xb4>
 8018ec0:	69c3      	ldr	r3, [r0, #28]
 8018ec2:	b31b      	cbz	r3, 8018f0c <_reclaim_reent+0x58>
 8018ec4:	68db      	ldr	r3, [r3, #12]
 8018ec6:	b163      	cbz	r3, 8018ee2 <_reclaim_reent+0x2e>
 8018ec8:	2500      	movs	r5, #0
 8018eca:	69e3      	ldr	r3, [r4, #28]
 8018ecc:	68db      	ldr	r3, [r3, #12]
 8018ece:	5959      	ldr	r1, [r3, r5]
 8018ed0:	b9b1      	cbnz	r1, 8018f00 <_reclaim_reent+0x4c>
 8018ed2:	3504      	adds	r5, #4
 8018ed4:	2d80      	cmp	r5, #128	@ 0x80
 8018ed6:	d1f8      	bne.n	8018eca <_reclaim_reent+0x16>
 8018ed8:	69e3      	ldr	r3, [r4, #28]
 8018eda:	4620      	mov	r0, r4
 8018edc:	68d9      	ldr	r1, [r3, #12]
 8018ede:	f000 ff17 	bl	8019d10 <_free_r>
 8018ee2:	69e3      	ldr	r3, [r4, #28]
 8018ee4:	6819      	ldr	r1, [r3, #0]
 8018ee6:	b111      	cbz	r1, 8018eee <_reclaim_reent+0x3a>
 8018ee8:	4620      	mov	r0, r4
 8018eea:	f000 ff11 	bl	8019d10 <_free_r>
 8018eee:	69e3      	ldr	r3, [r4, #28]
 8018ef0:	689d      	ldr	r5, [r3, #8]
 8018ef2:	b15d      	cbz	r5, 8018f0c <_reclaim_reent+0x58>
 8018ef4:	4629      	mov	r1, r5
 8018ef6:	4620      	mov	r0, r4
 8018ef8:	682d      	ldr	r5, [r5, #0]
 8018efa:	f000 ff09 	bl	8019d10 <_free_r>
 8018efe:	e7f8      	b.n	8018ef2 <_reclaim_reent+0x3e>
 8018f00:	680e      	ldr	r6, [r1, #0]
 8018f02:	4620      	mov	r0, r4
 8018f04:	f000 ff04 	bl	8019d10 <_free_r>
 8018f08:	4631      	mov	r1, r6
 8018f0a:	e7e1      	b.n	8018ed0 <_reclaim_reent+0x1c>
 8018f0c:	6961      	ldr	r1, [r4, #20]
 8018f0e:	b111      	cbz	r1, 8018f16 <_reclaim_reent+0x62>
 8018f10:	4620      	mov	r0, r4
 8018f12:	f000 fefd 	bl	8019d10 <_free_r>
 8018f16:	69e1      	ldr	r1, [r4, #28]
 8018f18:	b111      	cbz	r1, 8018f20 <_reclaim_reent+0x6c>
 8018f1a:	4620      	mov	r0, r4
 8018f1c:	f000 fef8 	bl	8019d10 <_free_r>
 8018f20:	6b21      	ldr	r1, [r4, #48]	@ 0x30
 8018f22:	b111      	cbz	r1, 8018f2a <_reclaim_reent+0x76>
 8018f24:	4620      	mov	r0, r4
 8018f26:	f000 fef3 	bl	8019d10 <_free_r>
 8018f2a:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8018f2c:	b111      	cbz	r1, 8018f34 <_reclaim_reent+0x80>
 8018f2e:	4620      	mov	r0, r4
 8018f30:	f000 feee 	bl	8019d10 <_free_r>
 8018f34:	6ba1      	ldr	r1, [r4, #56]	@ 0x38
 8018f36:	b111      	cbz	r1, 8018f3e <_reclaim_reent+0x8a>
 8018f38:	4620      	mov	r0, r4
 8018f3a:	f000 fee9 	bl	8019d10 <_free_r>
 8018f3e:	6ca1      	ldr	r1, [r4, #72]	@ 0x48
 8018f40:	b111      	cbz	r1, 8018f48 <_reclaim_reent+0x94>
 8018f42:	4620      	mov	r0, r4
 8018f44:	f000 fee4 	bl	8019d10 <_free_r>
 8018f48:	6c61      	ldr	r1, [r4, #68]	@ 0x44
 8018f4a:	b111      	cbz	r1, 8018f52 <_reclaim_reent+0x9e>
 8018f4c:	4620      	mov	r0, r4
 8018f4e:	f000 fedf 	bl	8019d10 <_free_r>
 8018f52:	6ae1      	ldr	r1, [r4, #44]	@ 0x2c
 8018f54:	b111      	cbz	r1, 8018f5c <_reclaim_reent+0xa8>
 8018f56:	4620      	mov	r0, r4
 8018f58:	f000 feda 	bl	8019d10 <_free_r>
 8018f5c:	6a23      	ldr	r3, [r4, #32]
 8018f5e:	b11b      	cbz	r3, 8018f68 <_reclaim_reent+0xb4>
 8018f60:	4620      	mov	r0, r4
 8018f62:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 8018f66:	4718      	bx	r3
 8018f68:	bd70      	pop	{r4, r5, r6, pc}
 8018f6a:	bf00      	nop
 8018f6c:	20000144 	.word	0x20000144

08018f70 <_lseek_r>:
 8018f70:	b538      	push	{r3, r4, r5, lr}
 8018f72:	4d07      	ldr	r5, [pc, #28]	@ (8018f90 <_lseek_r+0x20>)
 8018f74:	4604      	mov	r4, r0
 8018f76:	4608      	mov	r0, r1
 8018f78:	4611      	mov	r1, r2
 8018f7a:	2200      	movs	r2, #0
 8018f7c:	602a      	str	r2, [r5, #0]
 8018f7e:	461a      	mov	r2, r3
 8018f80:	f7eb feb9 	bl	8004cf6 <_lseek>
 8018f84:	1c43      	adds	r3, r0, #1
 8018f86:	d102      	bne.n	8018f8e <_lseek_r+0x1e>
 8018f88:	682b      	ldr	r3, [r5, #0]
 8018f8a:	b103      	cbz	r3, 8018f8e <_lseek_r+0x1e>
 8018f8c:	6023      	str	r3, [r4, #0]
 8018f8e:	bd38      	pop	{r3, r4, r5, pc}
 8018f90:	2000b6e4 	.word	0x2000b6e4

08018f94 <_read_r>:
 8018f94:	b538      	push	{r3, r4, r5, lr}
 8018f96:	4d07      	ldr	r5, [pc, #28]	@ (8018fb4 <_read_r+0x20>)
 8018f98:	4604      	mov	r4, r0
 8018f9a:	4608      	mov	r0, r1
 8018f9c:	4611      	mov	r1, r2
 8018f9e:	2200      	movs	r2, #0
 8018fa0:	602a      	str	r2, [r5, #0]
 8018fa2:	461a      	mov	r2, r3
 8018fa4:	f7eb fe47 	bl	8004c36 <_read>
 8018fa8:	1c43      	adds	r3, r0, #1
 8018faa:	d102      	bne.n	8018fb2 <_read_r+0x1e>
 8018fac:	682b      	ldr	r3, [r5, #0]
 8018fae:	b103      	cbz	r3, 8018fb2 <_read_r+0x1e>
 8018fb0:	6023      	str	r3, [r4, #0]
 8018fb2:	bd38      	pop	{r3, r4, r5, pc}
 8018fb4:	2000b6e4 	.word	0x2000b6e4

08018fb8 <_write_r>:
 8018fb8:	b538      	push	{r3, r4, r5, lr}
 8018fba:	4d07      	ldr	r5, [pc, #28]	@ (8018fd8 <_write_r+0x20>)
 8018fbc:	4604      	mov	r4, r0
 8018fbe:	4608      	mov	r0, r1
 8018fc0:	4611      	mov	r1, r2
 8018fc2:	2200      	movs	r2, #0
 8018fc4:	602a      	str	r2, [r5, #0]
 8018fc6:	461a      	mov	r2, r3
 8018fc8:	f7eb fe52 	bl	8004c70 <_write>
 8018fcc:	1c43      	adds	r3, r0, #1
 8018fce:	d102      	bne.n	8018fd6 <_write_r+0x1e>
 8018fd0:	682b      	ldr	r3, [r5, #0]
 8018fd2:	b103      	cbz	r3, 8018fd6 <_write_r+0x1e>
 8018fd4:	6023      	str	r3, [r4, #0]
 8018fd6:	bd38      	pop	{r3, r4, r5, pc}
 8018fd8:	2000b6e4 	.word	0x2000b6e4

08018fdc <__errno>:
 8018fdc:	4b01      	ldr	r3, [pc, #4]	@ (8018fe4 <__errno+0x8>)
 8018fde:	6818      	ldr	r0, [r3, #0]
 8018fe0:	4770      	bx	lr
 8018fe2:	bf00      	nop
 8018fe4:	20000144 	.word	0x20000144

08018fe8 <__libc_init_array>:
 8018fe8:	b570      	push	{r4, r5, r6, lr}
 8018fea:	4d0d      	ldr	r5, [pc, #52]	@ (8019020 <__libc_init_array+0x38>)
 8018fec:	4c0d      	ldr	r4, [pc, #52]	@ (8019024 <__libc_init_array+0x3c>)
 8018fee:	1b64      	subs	r4, r4, r5
 8018ff0:	10a4      	asrs	r4, r4, #2
 8018ff2:	2600      	movs	r6, #0
 8018ff4:	42a6      	cmp	r6, r4
 8018ff6:	d109      	bne.n	801900c <__libc_init_array+0x24>
 8018ff8:	4d0b      	ldr	r5, [pc, #44]	@ (8019028 <__libc_init_array+0x40>)
 8018ffa:	4c0c      	ldr	r4, [pc, #48]	@ (801902c <__libc_init_array+0x44>)
 8018ffc:	f005 f9a0 	bl	801e340 <_init>
 8019000:	1b64      	subs	r4, r4, r5
 8019002:	10a4      	asrs	r4, r4, #2
 8019004:	2600      	movs	r6, #0
 8019006:	42a6      	cmp	r6, r4
 8019008:	d105      	bne.n	8019016 <__libc_init_array+0x2e>
 801900a:	bd70      	pop	{r4, r5, r6, pc}
 801900c:	f855 3b04 	ldr.w	r3, [r5], #4
 8019010:	4798      	blx	r3
 8019012:	3601      	adds	r6, #1
 8019014:	e7ee      	b.n	8018ff4 <__libc_init_array+0xc>
 8019016:	f855 3b04 	ldr.w	r3, [r5], #4
 801901a:	4798      	blx	r3
 801901c:	3601      	adds	r6, #1
 801901e:	e7f2      	b.n	8019006 <__libc_init_array+0x1e>
 8019020:	08020e38 	.word	0x08020e38
 8019024:	08020e38 	.word	0x08020e38
 8019028:	08020e38 	.word	0x08020e38
 801902c:	08020e3c 	.word	0x08020e3c

08019030 <__retarget_lock_init_recursive>:
 8019030:	4770      	bx	lr

08019032 <__retarget_lock_acquire_recursive>:
 8019032:	4770      	bx	lr

08019034 <__retarget_lock_release_recursive>:
 8019034:	4770      	bx	lr

08019036 <memcpy>:
 8019036:	440a      	add	r2, r1
 8019038:	4291      	cmp	r1, r2
 801903a:	f100 33ff 	add.w	r3, r0, #4294967295
 801903e:	d100      	bne.n	8019042 <memcpy+0xc>
 8019040:	4770      	bx	lr
 8019042:	b510      	push	{r4, lr}
 8019044:	f811 4b01 	ldrb.w	r4, [r1], #1
 8019048:	f803 4f01 	strb.w	r4, [r3, #1]!
 801904c:	4291      	cmp	r1, r2
 801904e:	d1f9      	bne.n	8019044 <memcpy+0xe>
 8019050:	bd10      	pop	{r4, pc}
	...

08019054 <nanf>:
 8019054:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 801905c <nanf+0x8>
 8019058:	4770      	bx	lr
 801905a:	bf00      	nop
 801905c:	7fc00000 	.word	0x7fc00000

08019060 <quorem>:
 8019060:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019064:	6903      	ldr	r3, [r0, #16]
 8019066:	690c      	ldr	r4, [r1, #16]
 8019068:	42a3      	cmp	r3, r4
 801906a:	4607      	mov	r7, r0
 801906c:	db7e      	blt.n	801916c <quorem+0x10c>
 801906e:	3c01      	subs	r4, #1
 8019070:	f101 0814 	add.w	r8, r1, #20
 8019074:	00a3      	lsls	r3, r4, #2
 8019076:	f100 0514 	add.w	r5, r0, #20
 801907a:	9300      	str	r3, [sp, #0]
 801907c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8019080:	9301      	str	r3, [sp, #4]
 8019082:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8019086:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801908a:	3301      	adds	r3, #1
 801908c:	429a      	cmp	r2, r3
 801908e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8019092:	fbb2 f6f3 	udiv	r6, r2, r3
 8019096:	d32e      	bcc.n	80190f6 <quorem+0x96>
 8019098:	f04f 0a00 	mov.w	sl, #0
 801909c:	46c4      	mov	ip, r8
 801909e:	46ae      	mov	lr, r5
 80190a0:	46d3      	mov	fp, sl
 80190a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 80190a6:	b298      	uxth	r0, r3
 80190a8:	fb06 a000 	mla	r0, r6, r0, sl
 80190ac:	0c02      	lsrs	r2, r0, #16
 80190ae:	0c1b      	lsrs	r3, r3, #16
 80190b0:	fb06 2303 	mla	r3, r6, r3, r2
 80190b4:	f8de 2000 	ldr.w	r2, [lr]
 80190b8:	b280      	uxth	r0, r0
 80190ba:	b292      	uxth	r2, r2
 80190bc:	1a12      	subs	r2, r2, r0
 80190be:	445a      	add	r2, fp
 80190c0:	f8de 0000 	ldr.w	r0, [lr]
 80190c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 80190c8:	b29b      	uxth	r3, r3
 80190ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 80190ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 80190d2:	b292      	uxth	r2, r2
 80190d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80190d8:	45e1      	cmp	r9, ip
 80190da:	f84e 2b04 	str.w	r2, [lr], #4
 80190de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80190e2:	d2de      	bcs.n	80190a2 <quorem+0x42>
 80190e4:	9b00      	ldr	r3, [sp, #0]
 80190e6:	58eb      	ldr	r3, [r5, r3]
 80190e8:	b92b      	cbnz	r3, 80190f6 <quorem+0x96>
 80190ea:	9b01      	ldr	r3, [sp, #4]
 80190ec:	3b04      	subs	r3, #4
 80190ee:	429d      	cmp	r5, r3
 80190f0:	461a      	mov	r2, r3
 80190f2:	d32f      	bcc.n	8019154 <quorem+0xf4>
 80190f4:	613c      	str	r4, [r7, #16]
 80190f6:	4638      	mov	r0, r7
 80190f8:	f001 f9c6 	bl	801a488 <__mcmp>
 80190fc:	2800      	cmp	r0, #0
 80190fe:	db25      	blt.n	801914c <quorem+0xec>
 8019100:	4629      	mov	r1, r5
 8019102:	2000      	movs	r0, #0
 8019104:	f858 2b04 	ldr.w	r2, [r8], #4
 8019108:	f8d1 c000 	ldr.w	ip, [r1]
 801910c:	fa1f fe82 	uxth.w	lr, r2
 8019110:	fa1f f38c 	uxth.w	r3, ip
 8019114:	eba3 030e 	sub.w	r3, r3, lr
 8019118:	4403      	add	r3, r0
 801911a:	0c12      	lsrs	r2, r2, #16
 801911c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8019120:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8019124:	b29b      	uxth	r3, r3
 8019126:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801912a:	45c1      	cmp	r9, r8
 801912c:	f841 3b04 	str.w	r3, [r1], #4
 8019130:	ea4f 4022 	mov.w	r0, r2, asr #16
 8019134:	d2e6      	bcs.n	8019104 <quorem+0xa4>
 8019136:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 801913a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801913e:	b922      	cbnz	r2, 801914a <quorem+0xea>
 8019140:	3b04      	subs	r3, #4
 8019142:	429d      	cmp	r5, r3
 8019144:	461a      	mov	r2, r3
 8019146:	d30b      	bcc.n	8019160 <quorem+0x100>
 8019148:	613c      	str	r4, [r7, #16]
 801914a:	3601      	adds	r6, #1
 801914c:	4630      	mov	r0, r6
 801914e:	b003      	add	sp, #12
 8019150:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019154:	6812      	ldr	r2, [r2, #0]
 8019156:	3b04      	subs	r3, #4
 8019158:	2a00      	cmp	r2, #0
 801915a:	d1cb      	bne.n	80190f4 <quorem+0x94>
 801915c:	3c01      	subs	r4, #1
 801915e:	e7c6      	b.n	80190ee <quorem+0x8e>
 8019160:	6812      	ldr	r2, [r2, #0]
 8019162:	3b04      	subs	r3, #4
 8019164:	2a00      	cmp	r2, #0
 8019166:	d1ef      	bne.n	8019148 <quorem+0xe8>
 8019168:	3c01      	subs	r4, #1
 801916a:	e7ea      	b.n	8019142 <quorem+0xe2>
 801916c:	2000      	movs	r0, #0
 801916e:	e7ee      	b.n	801914e <quorem+0xee>

08019170 <_dtoa_r>:
 8019170:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8019174:	69c7      	ldr	r7, [r0, #28]
 8019176:	b097      	sub	sp, #92	@ 0x5c
 8019178:	ed8d 0b04 	vstr	d0, [sp, #16]
 801917c:	ec55 4b10 	vmov	r4, r5, d0
 8019180:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8019182:	9107      	str	r1, [sp, #28]
 8019184:	4681      	mov	r9, r0
 8019186:	920c      	str	r2, [sp, #48]	@ 0x30
 8019188:	9311      	str	r3, [sp, #68]	@ 0x44
 801918a:	b97f      	cbnz	r7, 80191ac <_dtoa_r+0x3c>
 801918c:	2010      	movs	r0, #16
 801918e:	f000 fe09 	bl	8019da4 <malloc>
 8019192:	4602      	mov	r2, r0
 8019194:	f8c9 001c 	str.w	r0, [r9, #28]
 8019198:	b920      	cbnz	r0, 80191a4 <_dtoa_r+0x34>
 801919a:	4ba9      	ldr	r3, [pc, #676]	@ (8019440 <_dtoa_r+0x2d0>)
 801919c:	21ef      	movs	r1, #239	@ 0xef
 801919e:	48a9      	ldr	r0, [pc, #676]	@ (8019444 <_dtoa_r+0x2d4>)
 80191a0:	f002 fc2e 	bl	801ba00 <__assert_func>
 80191a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 80191a8:	6007      	str	r7, [r0, #0]
 80191aa:	60c7      	str	r7, [r0, #12]
 80191ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80191b0:	6819      	ldr	r1, [r3, #0]
 80191b2:	b159      	cbz	r1, 80191cc <_dtoa_r+0x5c>
 80191b4:	685a      	ldr	r2, [r3, #4]
 80191b6:	604a      	str	r2, [r1, #4]
 80191b8:	2301      	movs	r3, #1
 80191ba:	4093      	lsls	r3, r2
 80191bc:	608b      	str	r3, [r1, #8]
 80191be:	4648      	mov	r0, r9
 80191c0:	f000 fee6 	bl	8019f90 <_Bfree>
 80191c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 80191c8:	2200      	movs	r2, #0
 80191ca:	601a      	str	r2, [r3, #0]
 80191cc:	1e2b      	subs	r3, r5, #0
 80191ce:	bfb9      	ittee	lt
 80191d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80191d4:	9305      	strlt	r3, [sp, #20]
 80191d6:	2300      	movge	r3, #0
 80191d8:	6033      	strge	r3, [r6, #0]
 80191da:	9f05      	ldr	r7, [sp, #20]
 80191dc:	4b9a      	ldr	r3, [pc, #616]	@ (8019448 <_dtoa_r+0x2d8>)
 80191de:	bfbc      	itt	lt
 80191e0:	2201      	movlt	r2, #1
 80191e2:	6032      	strlt	r2, [r6, #0]
 80191e4:	43bb      	bics	r3, r7
 80191e6:	d112      	bne.n	801920e <_dtoa_r+0x9e>
 80191e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80191ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 80191ee:	6013      	str	r3, [r2, #0]
 80191f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80191f4:	4323      	orrs	r3, r4
 80191f6:	f000 855a 	beq.w	8019cae <_dtoa_r+0xb3e>
 80191fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80191fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801945c <_dtoa_r+0x2ec>
 8019200:	2b00      	cmp	r3, #0
 8019202:	f000 855c 	beq.w	8019cbe <_dtoa_r+0xb4e>
 8019206:	f10a 0303 	add.w	r3, sl, #3
 801920a:	f000 bd56 	b.w	8019cba <_dtoa_r+0xb4a>
 801920e:	ed9d 7b04 	vldr	d7, [sp, #16]
 8019212:	2200      	movs	r2, #0
 8019214:	ec51 0b17 	vmov	r0, r1, d7
 8019218:	2300      	movs	r3, #0
 801921a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 801921e:	f7e7 fc2b 	bl	8000a78 <__aeabi_dcmpeq>
 8019222:	4680      	mov	r8, r0
 8019224:	b158      	cbz	r0, 801923e <_dtoa_r+0xce>
 8019226:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 8019228:	2301      	movs	r3, #1
 801922a:	6013      	str	r3, [r2, #0]
 801922c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801922e:	b113      	cbz	r3, 8019236 <_dtoa_r+0xc6>
 8019230:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019232:	4b86      	ldr	r3, [pc, #536]	@ (801944c <_dtoa_r+0x2dc>)
 8019234:	6013      	str	r3, [r2, #0]
 8019236:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8019460 <_dtoa_r+0x2f0>
 801923a:	f000 bd40 	b.w	8019cbe <_dtoa_r+0xb4e>
 801923e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8019242:	aa14      	add	r2, sp, #80	@ 0x50
 8019244:	a915      	add	r1, sp, #84	@ 0x54
 8019246:	4648      	mov	r0, r9
 8019248:	f001 fa3e 	bl	801a6c8 <__d2b>
 801924c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8019250:	9002      	str	r0, [sp, #8]
 8019252:	2e00      	cmp	r6, #0
 8019254:	d078      	beq.n	8019348 <_dtoa_r+0x1d8>
 8019256:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8019258:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801925c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019260:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8019264:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8019268:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801926c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8019270:	4619      	mov	r1, r3
 8019272:	2200      	movs	r2, #0
 8019274:	4b76      	ldr	r3, [pc, #472]	@ (8019450 <_dtoa_r+0x2e0>)
 8019276:	f7e6 ffdf 	bl	8000238 <__aeabi_dsub>
 801927a:	a36b      	add	r3, pc, #428	@ (adr r3, 8019428 <_dtoa_r+0x2b8>)
 801927c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8019280:	f7e7 f992 	bl	80005a8 <__aeabi_dmul>
 8019284:	a36a      	add	r3, pc, #424	@ (adr r3, 8019430 <_dtoa_r+0x2c0>)
 8019286:	e9d3 2300 	ldrd	r2, r3, [r3]
 801928a:	f7e6 ffd7 	bl	800023c <__adddf3>
 801928e:	4604      	mov	r4, r0
 8019290:	4630      	mov	r0, r6
 8019292:	460d      	mov	r5, r1
 8019294:	f7e7 f91e 	bl	80004d4 <__aeabi_i2d>
 8019298:	a367      	add	r3, pc, #412	@ (adr r3, 8019438 <_dtoa_r+0x2c8>)
 801929a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801929e:	f7e7 f983 	bl	80005a8 <__aeabi_dmul>
 80192a2:	4602      	mov	r2, r0
 80192a4:	460b      	mov	r3, r1
 80192a6:	4620      	mov	r0, r4
 80192a8:	4629      	mov	r1, r5
 80192aa:	f7e6 ffc7 	bl	800023c <__adddf3>
 80192ae:	4604      	mov	r4, r0
 80192b0:	460d      	mov	r5, r1
 80192b2:	f7e7 fc29 	bl	8000b08 <__aeabi_d2iz>
 80192b6:	2200      	movs	r2, #0
 80192b8:	4607      	mov	r7, r0
 80192ba:	2300      	movs	r3, #0
 80192bc:	4620      	mov	r0, r4
 80192be:	4629      	mov	r1, r5
 80192c0:	f7e7 fbe4 	bl	8000a8c <__aeabi_dcmplt>
 80192c4:	b140      	cbz	r0, 80192d8 <_dtoa_r+0x168>
 80192c6:	4638      	mov	r0, r7
 80192c8:	f7e7 f904 	bl	80004d4 <__aeabi_i2d>
 80192cc:	4622      	mov	r2, r4
 80192ce:	462b      	mov	r3, r5
 80192d0:	f7e7 fbd2 	bl	8000a78 <__aeabi_dcmpeq>
 80192d4:	b900      	cbnz	r0, 80192d8 <_dtoa_r+0x168>
 80192d6:	3f01      	subs	r7, #1
 80192d8:	2f16      	cmp	r7, #22
 80192da:	d852      	bhi.n	8019382 <_dtoa_r+0x212>
 80192dc:	4b5d      	ldr	r3, [pc, #372]	@ (8019454 <_dtoa_r+0x2e4>)
 80192de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80192e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80192e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80192ea:	f7e7 fbcf 	bl	8000a8c <__aeabi_dcmplt>
 80192ee:	2800      	cmp	r0, #0
 80192f0:	d049      	beq.n	8019386 <_dtoa_r+0x216>
 80192f2:	3f01      	subs	r7, #1
 80192f4:	2300      	movs	r3, #0
 80192f6:	9310      	str	r3, [sp, #64]	@ 0x40
 80192f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80192fa:	1b9b      	subs	r3, r3, r6
 80192fc:	1e5a      	subs	r2, r3, #1
 80192fe:	bf45      	ittet	mi
 8019300:	f1c3 0301 	rsbmi	r3, r3, #1
 8019304:	9300      	strmi	r3, [sp, #0]
 8019306:	2300      	movpl	r3, #0
 8019308:	2300      	movmi	r3, #0
 801930a:	9206      	str	r2, [sp, #24]
 801930c:	bf54      	ite	pl
 801930e:	9300      	strpl	r3, [sp, #0]
 8019310:	9306      	strmi	r3, [sp, #24]
 8019312:	2f00      	cmp	r7, #0
 8019314:	db39      	blt.n	801938a <_dtoa_r+0x21a>
 8019316:	9b06      	ldr	r3, [sp, #24]
 8019318:	970d      	str	r7, [sp, #52]	@ 0x34
 801931a:	443b      	add	r3, r7
 801931c:	9306      	str	r3, [sp, #24]
 801931e:	2300      	movs	r3, #0
 8019320:	9308      	str	r3, [sp, #32]
 8019322:	9b07      	ldr	r3, [sp, #28]
 8019324:	2b09      	cmp	r3, #9
 8019326:	d863      	bhi.n	80193f0 <_dtoa_r+0x280>
 8019328:	2b05      	cmp	r3, #5
 801932a:	bfc4      	itt	gt
 801932c:	3b04      	subgt	r3, #4
 801932e:	9307      	strgt	r3, [sp, #28]
 8019330:	9b07      	ldr	r3, [sp, #28]
 8019332:	f1a3 0302 	sub.w	r3, r3, #2
 8019336:	bfcc      	ite	gt
 8019338:	2400      	movgt	r4, #0
 801933a:	2401      	movle	r4, #1
 801933c:	2b03      	cmp	r3, #3
 801933e:	d863      	bhi.n	8019408 <_dtoa_r+0x298>
 8019340:	e8df f003 	tbb	[pc, r3]
 8019344:	2b375452 	.word	0x2b375452
 8019348:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801934c:	441e      	add	r6, r3
 801934e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8019352:	2b20      	cmp	r3, #32
 8019354:	bfc1      	itttt	gt
 8019356:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801935a:	409f      	lslgt	r7, r3
 801935c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8019360:	fa24 f303 	lsrgt.w	r3, r4, r3
 8019364:	bfd6      	itet	le
 8019366:	f1c3 0320 	rsble	r3, r3, #32
 801936a:	ea47 0003 	orrgt.w	r0, r7, r3
 801936e:	fa04 f003 	lslle.w	r0, r4, r3
 8019372:	f7e7 f89f 	bl	80004b4 <__aeabi_ui2d>
 8019376:	2201      	movs	r2, #1
 8019378:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801937c:	3e01      	subs	r6, #1
 801937e:	9212      	str	r2, [sp, #72]	@ 0x48
 8019380:	e776      	b.n	8019270 <_dtoa_r+0x100>
 8019382:	2301      	movs	r3, #1
 8019384:	e7b7      	b.n	80192f6 <_dtoa_r+0x186>
 8019386:	9010      	str	r0, [sp, #64]	@ 0x40
 8019388:	e7b6      	b.n	80192f8 <_dtoa_r+0x188>
 801938a:	9b00      	ldr	r3, [sp, #0]
 801938c:	1bdb      	subs	r3, r3, r7
 801938e:	9300      	str	r3, [sp, #0]
 8019390:	427b      	negs	r3, r7
 8019392:	9308      	str	r3, [sp, #32]
 8019394:	2300      	movs	r3, #0
 8019396:	930d      	str	r3, [sp, #52]	@ 0x34
 8019398:	e7c3      	b.n	8019322 <_dtoa_r+0x1b2>
 801939a:	2301      	movs	r3, #1
 801939c:	9309      	str	r3, [sp, #36]	@ 0x24
 801939e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80193a0:	eb07 0b03 	add.w	fp, r7, r3
 80193a4:	f10b 0301 	add.w	r3, fp, #1
 80193a8:	2b01      	cmp	r3, #1
 80193aa:	9303      	str	r3, [sp, #12]
 80193ac:	bfb8      	it	lt
 80193ae:	2301      	movlt	r3, #1
 80193b0:	e006      	b.n	80193c0 <_dtoa_r+0x250>
 80193b2:	2301      	movs	r3, #1
 80193b4:	9309      	str	r3, [sp, #36]	@ 0x24
 80193b6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80193b8:	2b00      	cmp	r3, #0
 80193ba:	dd28      	ble.n	801940e <_dtoa_r+0x29e>
 80193bc:	469b      	mov	fp, r3
 80193be:	9303      	str	r3, [sp, #12]
 80193c0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80193c4:	2100      	movs	r1, #0
 80193c6:	2204      	movs	r2, #4
 80193c8:	f102 0514 	add.w	r5, r2, #20
 80193cc:	429d      	cmp	r5, r3
 80193ce:	d926      	bls.n	801941e <_dtoa_r+0x2ae>
 80193d0:	6041      	str	r1, [r0, #4]
 80193d2:	4648      	mov	r0, r9
 80193d4:	f000 fd9c 	bl	8019f10 <_Balloc>
 80193d8:	4682      	mov	sl, r0
 80193da:	2800      	cmp	r0, #0
 80193dc:	d142      	bne.n	8019464 <_dtoa_r+0x2f4>
 80193de:	4b1e      	ldr	r3, [pc, #120]	@ (8019458 <_dtoa_r+0x2e8>)
 80193e0:	4602      	mov	r2, r0
 80193e2:	f240 11af 	movw	r1, #431	@ 0x1af
 80193e6:	e6da      	b.n	801919e <_dtoa_r+0x2e>
 80193e8:	2300      	movs	r3, #0
 80193ea:	e7e3      	b.n	80193b4 <_dtoa_r+0x244>
 80193ec:	2300      	movs	r3, #0
 80193ee:	e7d5      	b.n	801939c <_dtoa_r+0x22c>
 80193f0:	2401      	movs	r4, #1
 80193f2:	2300      	movs	r3, #0
 80193f4:	9307      	str	r3, [sp, #28]
 80193f6:	9409      	str	r4, [sp, #36]	@ 0x24
 80193f8:	f04f 3bff 	mov.w	fp, #4294967295
 80193fc:	2200      	movs	r2, #0
 80193fe:	f8cd b00c 	str.w	fp, [sp, #12]
 8019402:	2312      	movs	r3, #18
 8019404:	920c      	str	r2, [sp, #48]	@ 0x30
 8019406:	e7db      	b.n	80193c0 <_dtoa_r+0x250>
 8019408:	2301      	movs	r3, #1
 801940a:	9309      	str	r3, [sp, #36]	@ 0x24
 801940c:	e7f4      	b.n	80193f8 <_dtoa_r+0x288>
 801940e:	f04f 0b01 	mov.w	fp, #1
 8019412:	f8cd b00c 	str.w	fp, [sp, #12]
 8019416:	465b      	mov	r3, fp
 8019418:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 801941c:	e7d0      	b.n	80193c0 <_dtoa_r+0x250>
 801941e:	3101      	adds	r1, #1
 8019420:	0052      	lsls	r2, r2, #1
 8019422:	e7d1      	b.n	80193c8 <_dtoa_r+0x258>
 8019424:	f3af 8000 	nop.w
 8019428:	636f4361 	.word	0x636f4361
 801942c:	3fd287a7 	.word	0x3fd287a7
 8019430:	8b60c8b3 	.word	0x8b60c8b3
 8019434:	3fc68a28 	.word	0x3fc68a28
 8019438:	509f79fb 	.word	0x509f79fb
 801943c:	3fd34413 	.word	0x3fd34413
 8019440:	08020862 	.word	0x08020862
 8019444:	08020879 	.word	0x08020879
 8019448:	7ff00000 	.word	0x7ff00000
 801944c:	0802082d 	.word	0x0802082d
 8019450:	3ff80000 	.word	0x3ff80000
 8019454:	08020a28 	.word	0x08020a28
 8019458:	080208d1 	.word	0x080208d1
 801945c:	0802085e 	.word	0x0802085e
 8019460:	0802082c 	.word	0x0802082c
 8019464:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8019468:	6018      	str	r0, [r3, #0]
 801946a:	9b03      	ldr	r3, [sp, #12]
 801946c:	2b0e      	cmp	r3, #14
 801946e:	f200 80a1 	bhi.w	80195b4 <_dtoa_r+0x444>
 8019472:	2c00      	cmp	r4, #0
 8019474:	f000 809e 	beq.w	80195b4 <_dtoa_r+0x444>
 8019478:	2f00      	cmp	r7, #0
 801947a:	dd33      	ble.n	80194e4 <_dtoa_r+0x374>
 801947c:	4b9c      	ldr	r3, [pc, #624]	@ (80196f0 <_dtoa_r+0x580>)
 801947e:	f007 020f 	and.w	r2, r7, #15
 8019482:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8019486:	ed93 7b00 	vldr	d7, [r3]
 801948a:	05f8      	lsls	r0, r7, #23
 801948c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8019490:	ea4f 1427 	mov.w	r4, r7, asr #4
 8019494:	d516      	bpl.n	80194c4 <_dtoa_r+0x354>
 8019496:	4b97      	ldr	r3, [pc, #604]	@ (80196f4 <_dtoa_r+0x584>)
 8019498:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801949c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 80194a0:	f7e7 f9ac 	bl	80007fc <__aeabi_ddiv>
 80194a4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80194a8:	f004 040f 	and.w	r4, r4, #15
 80194ac:	2603      	movs	r6, #3
 80194ae:	4d91      	ldr	r5, [pc, #580]	@ (80196f4 <_dtoa_r+0x584>)
 80194b0:	b954      	cbnz	r4, 80194c8 <_dtoa_r+0x358>
 80194b2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80194b6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80194ba:	f7e7 f99f 	bl	80007fc <__aeabi_ddiv>
 80194be:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80194c2:	e028      	b.n	8019516 <_dtoa_r+0x3a6>
 80194c4:	2602      	movs	r6, #2
 80194c6:	e7f2      	b.n	80194ae <_dtoa_r+0x33e>
 80194c8:	07e1      	lsls	r1, r4, #31
 80194ca:	d508      	bpl.n	80194de <_dtoa_r+0x36e>
 80194cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80194d0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80194d4:	f7e7 f868 	bl	80005a8 <__aeabi_dmul>
 80194d8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80194dc:	3601      	adds	r6, #1
 80194de:	1064      	asrs	r4, r4, #1
 80194e0:	3508      	adds	r5, #8
 80194e2:	e7e5      	b.n	80194b0 <_dtoa_r+0x340>
 80194e4:	f000 80af 	beq.w	8019646 <_dtoa_r+0x4d6>
 80194e8:	427c      	negs	r4, r7
 80194ea:	4b81      	ldr	r3, [pc, #516]	@ (80196f0 <_dtoa_r+0x580>)
 80194ec:	4d81      	ldr	r5, [pc, #516]	@ (80196f4 <_dtoa_r+0x584>)
 80194ee:	f004 020f 	and.w	r2, r4, #15
 80194f2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80194f6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80194fa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80194fe:	f7e7 f853 	bl	80005a8 <__aeabi_dmul>
 8019502:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019506:	1124      	asrs	r4, r4, #4
 8019508:	2300      	movs	r3, #0
 801950a:	2602      	movs	r6, #2
 801950c:	2c00      	cmp	r4, #0
 801950e:	f040 808f 	bne.w	8019630 <_dtoa_r+0x4c0>
 8019512:	2b00      	cmp	r3, #0
 8019514:	d1d3      	bne.n	80194be <_dtoa_r+0x34e>
 8019516:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8019518:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801951c:	2b00      	cmp	r3, #0
 801951e:	f000 8094 	beq.w	801964a <_dtoa_r+0x4da>
 8019522:	4b75      	ldr	r3, [pc, #468]	@ (80196f8 <_dtoa_r+0x588>)
 8019524:	2200      	movs	r2, #0
 8019526:	4620      	mov	r0, r4
 8019528:	4629      	mov	r1, r5
 801952a:	f7e7 faaf 	bl	8000a8c <__aeabi_dcmplt>
 801952e:	2800      	cmp	r0, #0
 8019530:	f000 808b 	beq.w	801964a <_dtoa_r+0x4da>
 8019534:	9b03      	ldr	r3, [sp, #12]
 8019536:	2b00      	cmp	r3, #0
 8019538:	f000 8087 	beq.w	801964a <_dtoa_r+0x4da>
 801953c:	f1bb 0f00 	cmp.w	fp, #0
 8019540:	dd34      	ble.n	80195ac <_dtoa_r+0x43c>
 8019542:	4620      	mov	r0, r4
 8019544:	4b6d      	ldr	r3, [pc, #436]	@ (80196fc <_dtoa_r+0x58c>)
 8019546:	2200      	movs	r2, #0
 8019548:	4629      	mov	r1, r5
 801954a:	f7e7 f82d 	bl	80005a8 <__aeabi_dmul>
 801954e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8019552:	f107 38ff 	add.w	r8, r7, #4294967295
 8019556:	3601      	adds	r6, #1
 8019558:	465c      	mov	r4, fp
 801955a:	4630      	mov	r0, r6
 801955c:	f7e6 ffba 	bl	80004d4 <__aeabi_i2d>
 8019560:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8019564:	f7e7 f820 	bl	80005a8 <__aeabi_dmul>
 8019568:	4b65      	ldr	r3, [pc, #404]	@ (8019700 <_dtoa_r+0x590>)
 801956a:	2200      	movs	r2, #0
 801956c:	f7e6 fe66 	bl	800023c <__adddf3>
 8019570:	4605      	mov	r5, r0
 8019572:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8019576:	2c00      	cmp	r4, #0
 8019578:	d16a      	bne.n	8019650 <_dtoa_r+0x4e0>
 801957a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801957e:	4b61      	ldr	r3, [pc, #388]	@ (8019704 <_dtoa_r+0x594>)
 8019580:	2200      	movs	r2, #0
 8019582:	f7e6 fe59 	bl	8000238 <__aeabi_dsub>
 8019586:	4602      	mov	r2, r0
 8019588:	460b      	mov	r3, r1
 801958a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801958e:	462a      	mov	r2, r5
 8019590:	4633      	mov	r3, r6
 8019592:	f7e7 fa99 	bl	8000ac8 <__aeabi_dcmpgt>
 8019596:	2800      	cmp	r0, #0
 8019598:	f040 8298 	bne.w	8019acc <_dtoa_r+0x95c>
 801959c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80195a0:	462a      	mov	r2, r5
 80195a2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 80195a6:	f7e7 fa71 	bl	8000a8c <__aeabi_dcmplt>
 80195aa:	bb38      	cbnz	r0, 80195fc <_dtoa_r+0x48c>
 80195ac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 80195b0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80195b4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 80195b6:	2b00      	cmp	r3, #0
 80195b8:	f2c0 8157 	blt.w	801986a <_dtoa_r+0x6fa>
 80195bc:	2f0e      	cmp	r7, #14
 80195be:	f300 8154 	bgt.w	801986a <_dtoa_r+0x6fa>
 80195c2:	4b4b      	ldr	r3, [pc, #300]	@ (80196f0 <_dtoa_r+0x580>)
 80195c4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80195c8:	ed93 7b00 	vldr	d7, [r3]
 80195cc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80195ce:	2b00      	cmp	r3, #0
 80195d0:	ed8d 7b00 	vstr	d7, [sp]
 80195d4:	f280 80e5 	bge.w	80197a2 <_dtoa_r+0x632>
 80195d8:	9b03      	ldr	r3, [sp, #12]
 80195da:	2b00      	cmp	r3, #0
 80195dc:	f300 80e1 	bgt.w	80197a2 <_dtoa_r+0x632>
 80195e0:	d10c      	bne.n	80195fc <_dtoa_r+0x48c>
 80195e2:	4b48      	ldr	r3, [pc, #288]	@ (8019704 <_dtoa_r+0x594>)
 80195e4:	2200      	movs	r2, #0
 80195e6:	ec51 0b17 	vmov	r0, r1, d7
 80195ea:	f7e6 ffdd 	bl	80005a8 <__aeabi_dmul>
 80195ee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80195f2:	f7e7 fa5f 	bl	8000ab4 <__aeabi_dcmpge>
 80195f6:	2800      	cmp	r0, #0
 80195f8:	f000 8266 	beq.w	8019ac8 <_dtoa_r+0x958>
 80195fc:	2400      	movs	r4, #0
 80195fe:	4625      	mov	r5, r4
 8019600:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8019602:	4656      	mov	r6, sl
 8019604:	ea6f 0803 	mvn.w	r8, r3
 8019608:	2700      	movs	r7, #0
 801960a:	4621      	mov	r1, r4
 801960c:	4648      	mov	r0, r9
 801960e:	f000 fcbf 	bl	8019f90 <_Bfree>
 8019612:	2d00      	cmp	r5, #0
 8019614:	f000 80bd 	beq.w	8019792 <_dtoa_r+0x622>
 8019618:	b12f      	cbz	r7, 8019626 <_dtoa_r+0x4b6>
 801961a:	42af      	cmp	r7, r5
 801961c:	d003      	beq.n	8019626 <_dtoa_r+0x4b6>
 801961e:	4639      	mov	r1, r7
 8019620:	4648      	mov	r0, r9
 8019622:	f000 fcb5 	bl	8019f90 <_Bfree>
 8019626:	4629      	mov	r1, r5
 8019628:	4648      	mov	r0, r9
 801962a:	f000 fcb1 	bl	8019f90 <_Bfree>
 801962e:	e0b0      	b.n	8019792 <_dtoa_r+0x622>
 8019630:	07e2      	lsls	r2, r4, #31
 8019632:	d505      	bpl.n	8019640 <_dtoa_r+0x4d0>
 8019634:	e9d5 2300 	ldrd	r2, r3, [r5]
 8019638:	f7e6 ffb6 	bl	80005a8 <__aeabi_dmul>
 801963c:	3601      	adds	r6, #1
 801963e:	2301      	movs	r3, #1
 8019640:	1064      	asrs	r4, r4, #1
 8019642:	3508      	adds	r5, #8
 8019644:	e762      	b.n	801950c <_dtoa_r+0x39c>
 8019646:	2602      	movs	r6, #2
 8019648:	e765      	b.n	8019516 <_dtoa_r+0x3a6>
 801964a:	9c03      	ldr	r4, [sp, #12]
 801964c:	46b8      	mov	r8, r7
 801964e:	e784      	b.n	801955a <_dtoa_r+0x3ea>
 8019650:	4b27      	ldr	r3, [pc, #156]	@ (80196f0 <_dtoa_r+0x580>)
 8019652:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8019654:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8019658:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 801965c:	4454      	add	r4, sl
 801965e:	2900      	cmp	r1, #0
 8019660:	d054      	beq.n	801970c <_dtoa_r+0x59c>
 8019662:	4929      	ldr	r1, [pc, #164]	@ (8019708 <_dtoa_r+0x598>)
 8019664:	2000      	movs	r0, #0
 8019666:	f7e7 f8c9 	bl	80007fc <__aeabi_ddiv>
 801966a:	4633      	mov	r3, r6
 801966c:	462a      	mov	r2, r5
 801966e:	f7e6 fde3 	bl	8000238 <__aeabi_dsub>
 8019672:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019676:	4656      	mov	r6, sl
 8019678:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801967c:	f7e7 fa44 	bl	8000b08 <__aeabi_d2iz>
 8019680:	4605      	mov	r5, r0
 8019682:	f7e6 ff27 	bl	80004d4 <__aeabi_i2d>
 8019686:	4602      	mov	r2, r0
 8019688:	460b      	mov	r3, r1
 801968a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801968e:	f7e6 fdd3 	bl	8000238 <__aeabi_dsub>
 8019692:	3530      	adds	r5, #48	@ 0x30
 8019694:	4602      	mov	r2, r0
 8019696:	460b      	mov	r3, r1
 8019698:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801969c:	f806 5b01 	strb.w	r5, [r6], #1
 80196a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80196a4:	f7e7 f9f2 	bl	8000a8c <__aeabi_dcmplt>
 80196a8:	2800      	cmp	r0, #0
 80196aa:	d172      	bne.n	8019792 <_dtoa_r+0x622>
 80196ac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80196b0:	4911      	ldr	r1, [pc, #68]	@ (80196f8 <_dtoa_r+0x588>)
 80196b2:	2000      	movs	r0, #0
 80196b4:	f7e6 fdc0 	bl	8000238 <__aeabi_dsub>
 80196b8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80196bc:	f7e7 f9e6 	bl	8000a8c <__aeabi_dcmplt>
 80196c0:	2800      	cmp	r0, #0
 80196c2:	f040 80b4 	bne.w	801982e <_dtoa_r+0x6be>
 80196c6:	42a6      	cmp	r6, r4
 80196c8:	f43f af70 	beq.w	80195ac <_dtoa_r+0x43c>
 80196cc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80196d0:	4b0a      	ldr	r3, [pc, #40]	@ (80196fc <_dtoa_r+0x58c>)
 80196d2:	2200      	movs	r2, #0
 80196d4:	f7e6 ff68 	bl	80005a8 <__aeabi_dmul>
 80196d8:	4b08      	ldr	r3, [pc, #32]	@ (80196fc <_dtoa_r+0x58c>)
 80196da:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80196de:	2200      	movs	r2, #0
 80196e0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80196e4:	f7e6 ff60 	bl	80005a8 <__aeabi_dmul>
 80196e8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80196ec:	e7c4      	b.n	8019678 <_dtoa_r+0x508>
 80196ee:	bf00      	nop
 80196f0:	08020a28 	.word	0x08020a28
 80196f4:	08020a00 	.word	0x08020a00
 80196f8:	3ff00000 	.word	0x3ff00000
 80196fc:	40240000 	.word	0x40240000
 8019700:	401c0000 	.word	0x401c0000
 8019704:	40140000 	.word	0x40140000
 8019708:	3fe00000 	.word	0x3fe00000
 801970c:	4631      	mov	r1, r6
 801970e:	4628      	mov	r0, r5
 8019710:	f7e6 ff4a 	bl	80005a8 <__aeabi_dmul>
 8019714:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8019718:	9413      	str	r4, [sp, #76]	@ 0x4c
 801971a:	4656      	mov	r6, sl
 801971c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019720:	f7e7 f9f2 	bl	8000b08 <__aeabi_d2iz>
 8019724:	4605      	mov	r5, r0
 8019726:	f7e6 fed5 	bl	80004d4 <__aeabi_i2d>
 801972a:	4602      	mov	r2, r0
 801972c:	460b      	mov	r3, r1
 801972e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8019732:	f7e6 fd81 	bl	8000238 <__aeabi_dsub>
 8019736:	3530      	adds	r5, #48	@ 0x30
 8019738:	f806 5b01 	strb.w	r5, [r6], #1
 801973c:	4602      	mov	r2, r0
 801973e:	460b      	mov	r3, r1
 8019740:	42a6      	cmp	r6, r4
 8019742:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8019746:	f04f 0200 	mov.w	r2, #0
 801974a:	d124      	bne.n	8019796 <_dtoa_r+0x626>
 801974c:	4baf      	ldr	r3, [pc, #700]	@ (8019a0c <_dtoa_r+0x89c>)
 801974e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8019752:	f7e6 fd73 	bl	800023c <__adddf3>
 8019756:	4602      	mov	r2, r0
 8019758:	460b      	mov	r3, r1
 801975a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801975e:	f7e7 f9b3 	bl	8000ac8 <__aeabi_dcmpgt>
 8019762:	2800      	cmp	r0, #0
 8019764:	d163      	bne.n	801982e <_dtoa_r+0x6be>
 8019766:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801976a:	49a8      	ldr	r1, [pc, #672]	@ (8019a0c <_dtoa_r+0x89c>)
 801976c:	2000      	movs	r0, #0
 801976e:	f7e6 fd63 	bl	8000238 <__aeabi_dsub>
 8019772:	4602      	mov	r2, r0
 8019774:	460b      	mov	r3, r1
 8019776:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801977a:	f7e7 f987 	bl	8000a8c <__aeabi_dcmplt>
 801977e:	2800      	cmp	r0, #0
 8019780:	f43f af14 	beq.w	80195ac <_dtoa_r+0x43c>
 8019784:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8019786:	1e73      	subs	r3, r6, #1
 8019788:	9313      	str	r3, [sp, #76]	@ 0x4c
 801978a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 801978e:	2b30      	cmp	r3, #48	@ 0x30
 8019790:	d0f8      	beq.n	8019784 <_dtoa_r+0x614>
 8019792:	4647      	mov	r7, r8
 8019794:	e03b      	b.n	801980e <_dtoa_r+0x69e>
 8019796:	4b9e      	ldr	r3, [pc, #632]	@ (8019a10 <_dtoa_r+0x8a0>)
 8019798:	f7e6 ff06 	bl	80005a8 <__aeabi_dmul>
 801979c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80197a0:	e7bc      	b.n	801971c <_dtoa_r+0x5ac>
 80197a2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80197a6:	4656      	mov	r6, sl
 80197a8:	e9dd 2300 	ldrd	r2, r3, [sp]
 80197ac:	4620      	mov	r0, r4
 80197ae:	4629      	mov	r1, r5
 80197b0:	f7e7 f824 	bl	80007fc <__aeabi_ddiv>
 80197b4:	f7e7 f9a8 	bl	8000b08 <__aeabi_d2iz>
 80197b8:	4680      	mov	r8, r0
 80197ba:	f7e6 fe8b 	bl	80004d4 <__aeabi_i2d>
 80197be:	e9dd 2300 	ldrd	r2, r3, [sp]
 80197c2:	f7e6 fef1 	bl	80005a8 <__aeabi_dmul>
 80197c6:	4602      	mov	r2, r0
 80197c8:	460b      	mov	r3, r1
 80197ca:	4620      	mov	r0, r4
 80197cc:	4629      	mov	r1, r5
 80197ce:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80197d2:	f7e6 fd31 	bl	8000238 <__aeabi_dsub>
 80197d6:	f806 4b01 	strb.w	r4, [r6], #1
 80197da:	9d03      	ldr	r5, [sp, #12]
 80197dc:	eba6 040a 	sub.w	r4, r6, sl
 80197e0:	42a5      	cmp	r5, r4
 80197e2:	4602      	mov	r2, r0
 80197e4:	460b      	mov	r3, r1
 80197e6:	d133      	bne.n	8019850 <_dtoa_r+0x6e0>
 80197e8:	f7e6 fd28 	bl	800023c <__adddf3>
 80197ec:	e9dd 2300 	ldrd	r2, r3, [sp]
 80197f0:	4604      	mov	r4, r0
 80197f2:	460d      	mov	r5, r1
 80197f4:	f7e7 f968 	bl	8000ac8 <__aeabi_dcmpgt>
 80197f8:	b9c0      	cbnz	r0, 801982c <_dtoa_r+0x6bc>
 80197fa:	e9dd 2300 	ldrd	r2, r3, [sp]
 80197fe:	4620      	mov	r0, r4
 8019800:	4629      	mov	r1, r5
 8019802:	f7e7 f939 	bl	8000a78 <__aeabi_dcmpeq>
 8019806:	b110      	cbz	r0, 801980e <_dtoa_r+0x69e>
 8019808:	f018 0f01 	tst.w	r8, #1
 801980c:	d10e      	bne.n	801982c <_dtoa_r+0x6bc>
 801980e:	9902      	ldr	r1, [sp, #8]
 8019810:	4648      	mov	r0, r9
 8019812:	f000 fbbd 	bl	8019f90 <_Bfree>
 8019816:	2300      	movs	r3, #0
 8019818:	7033      	strb	r3, [r6, #0]
 801981a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801981c:	3701      	adds	r7, #1
 801981e:	601f      	str	r7, [r3, #0]
 8019820:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019822:	2b00      	cmp	r3, #0
 8019824:	f000 824b 	beq.w	8019cbe <_dtoa_r+0xb4e>
 8019828:	601e      	str	r6, [r3, #0]
 801982a:	e248      	b.n	8019cbe <_dtoa_r+0xb4e>
 801982c:	46b8      	mov	r8, r7
 801982e:	4633      	mov	r3, r6
 8019830:	461e      	mov	r6, r3
 8019832:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019836:	2a39      	cmp	r2, #57	@ 0x39
 8019838:	d106      	bne.n	8019848 <_dtoa_r+0x6d8>
 801983a:	459a      	cmp	sl, r3
 801983c:	d1f8      	bne.n	8019830 <_dtoa_r+0x6c0>
 801983e:	2230      	movs	r2, #48	@ 0x30
 8019840:	f108 0801 	add.w	r8, r8, #1
 8019844:	f88a 2000 	strb.w	r2, [sl]
 8019848:	781a      	ldrb	r2, [r3, #0]
 801984a:	3201      	adds	r2, #1
 801984c:	701a      	strb	r2, [r3, #0]
 801984e:	e7a0      	b.n	8019792 <_dtoa_r+0x622>
 8019850:	4b6f      	ldr	r3, [pc, #444]	@ (8019a10 <_dtoa_r+0x8a0>)
 8019852:	2200      	movs	r2, #0
 8019854:	f7e6 fea8 	bl	80005a8 <__aeabi_dmul>
 8019858:	2200      	movs	r2, #0
 801985a:	2300      	movs	r3, #0
 801985c:	4604      	mov	r4, r0
 801985e:	460d      	mov	r5, r1
 8019860:	f7e7 f90a 	bl	8000a78 <__aeabi_dcmpeq>
 8019864:	2800      	cmp	r0, #0
 8019866:	d09f      	beq.n	80197a8 <_dtoa_r+0x638>
 8019868:	e7d1      	b.n	801980e <_dtoa_r+0x69e>
 801986a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801986c:	2a00      	cmp	r2, #0
 801986e:	f000 80ea 	beq.w	8019a46 <_dtoa_r+0x8d6>
 8019872:	9a07      	ldr	r2, [sp, #28]
 8019874:	2a01      	cmp	r2, #1
 8019876:	f300 80cd 	bgt.w	8019a14 <_dtoa_r+0x8a4>
 801987a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 801987c:	2a00      	cmp	r2, #0
 801987e:	f000 80c1 	beq.w	8019a04 <_dtoa_r+0x894>
 8019882:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8019886:	9c08      	ldr	r4, [sp, #32]
 8019888:	9e00      	ldr	r6, [sp, #0]
 801988a:	9a00      	ldr	r2, [sp, #0]
 801988c:	441a      	add	r2, r3
 801988e:	9200      	str	r2, [sp, #0]
 8019890:	9a06      	ldr	r2, [sp, #24]
 8019892:	2101      	movs	r1, #1
 8019894:	441a      	add	r2, r3
 8019896:	4648      	mov	r0, r9
 8019898:	9206      	str	r2, [sp, #24]
 801989a:	f000 fc77 	bl	801a18c <__i2b>
 801989e:	4605      	mov	r5, r0
 80198a0:	b166      	cbz	r6, 80198bc <_dtoa_r+0x74c>
 80198a2:	9b06      	ldr	r3, [sp, #24]
 80198a4:	2b00      	cmp	r3, #0
 80198a6:	dd09      	ble.n	80198bc <_dtoa_r+0x74c>
 80198a8:	42b3      	cmp	r3, r6
 80198aa:	9a00      	ldr	r2, [sp, #0]
 80198ac:	bfa8      	it	ge
 80198ae:	4633      	movge	r3, r6
 80198b0:	1ad2      	subs	r2, r2, r3
 80198b2:	9200      	str	r2, [sp, #0]
 80198b4:	9a06      	ldr	r2, [sp, #24]
 80198b6:	1af6      	subs	r6, r6, r3
 80198b8:	1ad3      	subs	r3, r2, r3
 80198ba:	9306      	str	r3, [sp, #24]
 80198bc:	9b08      	ldr	r3, [sp, #32]
 80198be:	b30b      	cbz	r3, 8019904 <_dtoa_r+0x794>
 80198c0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80198c2:	2b00      	cmp	r3, #0
 80198c4:	f000 80c6 	beq.w	8019a54 <_dtoa_r+0x8e4>
 80198c8:	2c00      	cmp	r4, #0
 80198ca:	f000 80c0 	beq.w	8019a4e <_dtoa_r+0x8de>
 80198ce:	4629      	mov	r1, r5
 80198d0:	4622      	mov	r2, r4
 80198d2:	4648      	mov	r0, r9
 80198d4:	f000 fd12 	bl	801a2fc <__pow5mult>
 80198d8:	9a02      	ldr	r2, [sp, #8]
 80198da:	4601      	mov	r1, r0
 80198dc:	4605      	mov	r5, r0
 80198de:	4648      	mov	r0, r9
 80198e0:	f000 fc6a 	bl	801a1b8 <__multiply>
 80198e4:	9902      	ldr	r1, [sp, #8]
 80198e6:	4680      	mov	r8, r0
 80198e8:	4648      	mov	r0, r9
 80198ea:	f000 fb51 	bl	8019f90 <_Bfree>
 80198ee:	9b08      	ldr	r3, [sp, #32]
 80198f0:	1b1b      	subs	r3, r3, r4
 80198f2:	9308      	str	r3, [sp, #32]
 80198f4:	f000 80b1 	beq.w	8019a5a <_dtoa_r+0x8ea>
 80198f8:	9a08      	ldr	r2, [sp, #32]
 80198fa:	4641      	mov	r1, r8
 80198fc:	4648      	mov	r0, r9
 80198fe:	f000 fcfd 	bl	801a2fc <__pow5mult>
 8019902:	9002      	str	r0, [sp, #8]
 8019904:	2101      	movs	r1, #1
 8019906:	4648      	mov	r0, r9
 8019908:	f000 fc40 	bl	801a18c <__i2b>
 801990c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801990e:	4604      	mov	r4, r0
 8019910:	2b00      	cmp	r3, #0
 8019912:	f000 81d8 	beq.w	8019cc6 <_dtoa_r+0xb56>
 8019916:	461a      	mov	r2, r3
 8019918:	4601      	mov	r1, r0
 801991a:	4648      	mov	r0, r9
 801991c:	f000 fcee 	bl	801a2fc <__pow5mult>
 8019920:	9b07      	ldr	r3, [sp, #28]
 8019922:	2b01      	cmp	r3, #1
 8019924:	4604      	mov	r4, r0
 8019926:	f300 809f 	bgt.w	8019a68 <_dtoa_r+0x8f8>
 801992a:	9b04      	ldr	r3, [sp, #16]
 801992c:	2b00      	cmp	r3, #0
 801992e:	f040 8097 	bne.w	8019a60 <_dtoa_r+0x8f0>
 8019932:	9b05      	ldr	r3, [sp, #20]
 8019934:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8019938:	2b00      	cmp	r3, #0
 801993a:	f040 8093 	bne.w	8019a64 <_dtoa_r+0x8f4>
 801993e:	9b05      	ldr	r3, [sp, #20]
 8019940:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8019944:	0d1b      	lsrs	r3, r3, #20
 8019946:	051b      	lsls	r3, r3, #20
 8019948:	b133      	cbz	r3, 8019958 <_dtoa_r+0x7e8>
 801994a:	9b00      	ldr	r3, [sp, #0]
 801994c:	3301      	adds	r3, #1
 801994e:	9300      	str	r3, [sp, #0]
 8019950:	9b06      	ldr	r3, [sp, #24]
 8019952:	3301      	adds	r3, #1
 8019954:	9306      	str	r3, [sp, #24]
 8019956:	2301      	movs	r3, #1
 8019958:	9308      	str	r3, [sp, #32]
 801995a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 801995c:	2b00      	cmp	r3, #0
 801995e:	f000 81b8 	beq.w	8019cd2 <_dtoa_r+0xb62>
 8019962:	6923      	ldr	r3, [r4, #16]
 8019964:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8019968:	6918      	ldr	r0, [r3, #16]
 801996a:	f000 fbc3 	bl	801a0f4 <__hi0bits>
 801996e:	f1c0 0020 	rsb	r0, r0, #32
 8019972:	9b06      	ldr	r3, [sp, #24]
 8019974:	4418      	add	r0, r3
 8019976:	f010 001f 	ands.w	r0, r0, #31
 801997a:	f000 8082 	beq.w	8019a82 <_dtoa_r+0x912>
 801997e:	f1c0 0320 	rsb	r3, r0, #32
 8019982:	2b04      	cmp	r3, #4
 8019984:	dd73      	ble.n	8019a6e <_dtoa_r+0x8fe>
 8019986:	9b00      	ldr	r3, [sp, #0]
 8019988:	f1c0 001c 	rsb	r0, r0, #28
 801998c:	4403      	add	r3, r0
 801998e:	9300      	str	r3, [sp, #0]
 8019990:	9b06      	ldr	r3, [sp, #24]
 8019992:	4403      	add	r3, r0
 8019994:	4406      	add	r6, r0
 8019996:	9306      	str	r3, [sp, #24]
 8019998:	9b00      	ldr	r3, [sp, #0]
 801999a:	2b00      	cmp	r3, #0
 801999c:	dd05      	ble.n	80199aa <_dtoa_r+0x83a>
 801999e:	9902      	ldr	r1, [sp, #8]
 80199a0:	461a      	mov	r2, r3
 80199a2:	4648      	mov	r0, r9
 80199a4:	f000 fd04 	bl	801a3b0 <__lshift>
 80199a8:	9002      	str	r0, [sp, #8]
 80199aa:	9b06      	ldr	r3, [sp, #24]
 80199ac:	2b00      	cmp	r3, #0
 80199ae:	dd05      	ble.n	80199bc <_dtoa_r+0x84c>
 80199b0:	4621      	mov	r1, r4
 80199b2:	461a      	mov	r2, r3
 80199b4:	4648      	mov	r0, r9
 80199b6:	f000 fcfb 	bl	801a3b0 <__lshift>
 80199ba:	4604      	mov	r4, r0
 80199bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80199be:	2b00      	cmp	r3, #0
 80199c0:	d061      	beq.n	8019a86 <_dtoa_r+0x916>
 80199c2:	9802      	ldr	r0, [sp, #8]
 80199c4:	4621      	mov	r1, r4
 80199c6:	f000 fd5f 	bl	801a488 <__mcmp>
 80199ca:	2800      	cmp	r0, #0
 80199cc:	da5b      	bge.n	8019a86 <_dtoa_r+0x916>
 80199ce:	2300      	movs	r3, #0
 80199d0:	9902      	ldr	r1, [sp, #8]
 80199d2:	220a      	movs	r2, #10
 80199d4:	4648      	mov	r0, r9
 80199d6:	f000 fafd 	bl	8019fd4 <__multadd>
 80199da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80199dc:	9002      	str	r0, [sp, #8]
 80199de:	f107 38ff 	add.w	r8, r7, #4294967295
 80199e2:	2b00      	cmp	r3, #0
 80199e4:	f000 8177 	beq.w	8019cd6 <_dtoa_r+0xb66>
 80199e8:	4629      	mov	r1, r5
 80199ea:	2300      	movs	r3, #0
 80199ec:	220a      	movs	r2, #10
 80199ee:	4648      	mov	r0, r9
 80199f0:	f000 faf0 	bl	8019fd4 <__multadd>
 80199f4:	f1bb 0f00 	cmp.w	fp, #0
 80199f8:	4605      	mov	r5, r0
 80199fa:	dc6f      	bgt.n	8019adc <_dtoa_r+0x96c>
 80199fc:	9b07      	ldr	r3, [sp, #28]
 80199fe:	2b02      	cmp	r3, #2
 8019a00:	dc49      	bgt.n	8019a96 <_dtoa_r+0x926>
 8019a02:	e06b      	b.n	8019adc <_dtoa_r+0x96c>
 8019a04:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8019a06:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8019a0a:	e73c      	b.n	8019886 <_dtoa_r+0x716>
 8019a0c:	3fe00000 	.word	0x3fe00000
 8019a10:	40240000 	.word	0x40240000
 8019a14:	9b03      	ldr	r3, [sp, #12]
 8019a16:	1e5c      	subs	r4, r3, #1
 8019a18:	9b08      	ldr	r3, [sp, #32]
 8019a1a:	42a3      	cmp	r3, r4
 8019a1c:	db09      	blt.n	8019a32 <_dtoa_r+0x8c2>
 8019a1e:	1b1c      	subs	r4, r3, r4
 8019a20:	9b03      	ldr	r3, [sp, #12]
 8019a22:	2b00      	cmp	r3, #0
 8019a24:	f6bf af30 	bge.w	8019888 <_dtoa_r+0x718>
 8019a28:	9b00      	ldr	r3, [sp, #0]
 8019a2a:	9a03      	ldr	r2, [sp, #12]
 8019a2c:	1a9e      	subs	r6, r3, r2
 8019a2e:	2300      	movs	r3, #0
 8019a30:	e72b      	b.n	801988a <_dtoa_r+0x71a>
 8019a32:	9b08      	ldr	r3, [sp, #32]
 8019a34:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8019a36:	9408      	str	r4, [sp, #32]
 8019a38:	1ae3      	subs	r3, r4, r3
 8019a3a:	441a      	add	r2, r3
 8019a3c:	9e00      	ldr	r6, [sp, #0]
 8019a3e:	9b03      	ldr	r3, [sp, #12]
 8019a40:	920d      	str	r2, [sp, #52]	@ 0x34
 8019a42:	2400      	movs	r4, #0
 8019a44:	e721      	b.n	801988a <_dtoa_r+0x71a>
 8019a46:	9c08      	ldr	r4, [sp, #32]
 8019a48:	9e00      	ldr	r6, [sp, #0]
 8019a4a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8019a4c:	e728      	b.n	80198a0 <_dtoa_r+0x730>
 8019a4e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8019a52:	e751      	b.n	80198f8 <_dtoa_r+0x788>
 8019a54:	9a08      	ldr	r2, [sp, #32]
 8019a56:	9902      	ldr	r1, [sp, #8]
 8019a58:	e750      	b.n	80198fc <_dtoa_r+0x78c>
 8019a5a:	f8cd 8008 	str.w	r8, [sp, #8]
 8019a5e:	e751      	b.n	8019904 <_dtoa_r+0x794>
 8019a60:	2300      	movs	r3, #0
 8019a62:	e779      	b.n	8019958 <_dtoa_r+0x7e8>
 8019a64:	9b04      	ldr	r3, [sp, #16]
 8019a66:	e777      	b.n	8019958 <_dtoa_r+0x7e8>
 8019a68:	2300      	movs	r3, #0
 8019a6a:	9308      	str	r3, [sp, #32]
 8019a6c:	e779      	b.n	8019962 <_dtoa_r+0x7f2>
 8019a6e:	d093      	beq.n	8019998 <_dtoa_r+0x828>
 8019a70:	9a00      	ldr	r2, [sp, #0]
 8019a72:	331c      	adds	r3, #28
 8019a74:	441a      	add	r2, r3
 8019a76:	9200      	str	r2, [sp, #0]
 8019a78:	9a06      	ldr	r2, [sp, #24]
 8019a7a:	441a      	add	r2, r3
 8019a7c:	441e      	add	r6, r3
 8019a7e:	9206      	str	r2, [sp, #24]
 8019a80:	e78a      	b.n	8019998 <_dtoa_r+0x828>
 8019a82:	4603      	mov	r3, r0
 8019a84:	e7f4      	b.n	8019a70 <_dtoa_r+0x900>
 8019a86:	9b03      	ldr	r3, [sp, #12]
 8019a88:	2b00      	cmp	r3, #0
 8019a8a:	46b8      	mov	r8, r7
 8019a8c:	dc20      	bgt.n	8019ad0 <_dtoa_r+0x960>
 8019a8e:	469b      	mov	fp, r3
 8019a90:	9b07      	ldr	r3, [sp, #28]
 8019a92:	2b02      	cmp	r3, #2
 8019a94:	dd1e      	ble.n	8019ad4 <_dtoa_r+0x964>
 8019a96:	f1bb 0f00 	cmp.w	fp, #0
 8019a9a:	f47f adb1 	bne.w	8019600 <_dtoa_r+0x490>
 8019a9e:	4621      	mov	r1, r4
 8019aa0:	465b      	mov	r3, fp
 8019aa2:	2205      	movs	r2, #5
 8019aa4:	4648      	mov	r0, r9
 8019aa6:	f000 fa95 	bl	8019fd4 <__multadd>
 8019aaa:	4601      	mov	r1, r0
 8019aac:	4604      	mov	r4, r0
 8019aae:	9802      	ldr	r0, [sp, #8]
 8019ab0:	f000 fcea 	bl	801a488 <__mcmp>
 8019ab4:	2800      	cmp	r0, #0
 8019ab6:	f77f ada3 	ble.w	8019600 <_dtoa_r+0x490>
 8019aba:	4656      	mov	r6, sl
 8019abc:	2331      	movs	r3, #49	@ 0x31
 8019abe:	f806 3b01 	strb.w	r3, [r6], #1
 8019ac2:	f108 0801 	add.w	r8, r8, #1
 8019ac6:	e59f      	b.n	8019608 <_dtoa_r+0x498>
 8019ac8:	9c03      	ldr	r4, [sp, #12]
 8019aca:	46b8      	mov	r8, r7
 8019acc:	4625      	mov	r5, r4
 8019ace:	e7f4      	b.n	8019aba <_dtoa_r+0x94a>
 8019ad0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8019ad4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019ad6:	2b00      	cmp	r3, #0
 8019ad8:	f000 8101 	beq.w	8019cde <_dtoa_r+0xb6e>
 8019adc:	2e00      	cmp	r6, #0
 8019ade:	dd05      	ble.n	8019aec <_dtoa_r+0x97c>
 8019ae0:	4629      	mov	r1, r5
 8019ae2:	4632      	mov	r2, r6
 8019ae4:	4648      	mov	r0, r9
 8019ae6:	f000 fc63 	bl	801a3b0 <__lshift>
 8019aea:	4605      	mov	r5, r0
 8019aec:	9b08      	ldr	r3, [sp, #32]
 8019aee:	2b00      	cmp	r3, #0
 8019af0:	d05c      	beq.n	8019bac <_dtoa_r+0xa3c>
 8019af2:	6869      	ldr	r1, [r5, #4]
 8019af4:	4648      	mov	r0, r9
 8019af6:	f000 fa0b 	bl	8019f10 <_Balloc>
 8019afa:	4606      	mov	r6, r0
 8019afc:	b928      	cbnz	r0, 8019b0a <_dtoa_r+0x99a>
 8019afe:	4b82      	ldr	r3, [pc, #520]	@ (8019d08 <_dtoa_r+0xb98>)
 8019b00:	4602      	mov	r2, r0
 8019b02:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8019b06:	f7ff bb4a 	b.w	801919e <_dtoa_r+0x2e>
 8019b0a:	692a      	ldr	r2, [r5, #16]
 8019b0c:	3202      	adds	r2, #2
 8019b0e:	0092      	lsls	r2, r2, #2
 8019b10:	f105 010c 	add.w	r1, r5, #12
 8019b14:	300c      	adds	r0, #12
 8019b16:	f7ff fa8e 	bl	8019036 <memcpy>
 8019b1a:	2201      	movs	r2, #1
 8019b1c:	4631      	mov	r1, r6
 8019b1e:	4648      	mov	r0, r9
 8019b20:	f000 fc46 	bl	801a3b0 <__lshift>
 8019b24:	f10a 0301 	add.w	r3, sl, #1
 8019b28:	9300      	str	r3, [sp, #0]
 8019b2a:	eb0a 030b 	add.w	r3, sl, fp
 8019b2e:	9308      	str	r3, [sp, #32]
 8019b30:	9b04      	ldr	r3, [sp, #16]
 8019b32:	f003 0301 	and.w	r3, r3, #1
 8019b36:	462f      	mov	r7, r5
 8019b38:	9306      	str	r3, [sp, #24]
 8019b3a:	4605      	mov	r5, r0
 8019b3c:	9b00      	ldr	r3, [sp, #0]
 8019b3e:	9802      	ldr	r0, [sp, #8]
 8019b40:	4621      	mov	r1, r4
 8019b42:	f103 3bff 	add.w	fp, r3, #4294967295
 8019b46:	f7ff fa8b 	bl	8019060 <quorem>
 8019b4a:	4603      	mov	r3, r0
 8019b4c:	3330      	adds	r3, #48	@ 0x30
 8019b4e:	9003      	str	r0, [sp, #12]
 8019b50:	4639      	mov	r1, r7
 8019b52:	9802      	ldr	r0, [sp, #8]
 8019b54:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b56:	f000 fc97 	bl	801a488 <__mcmp>
 8019b5a:	462a      	mov	r2, r5
 8019b5c:	9004      	str	r0, [sp, #16]
 8019b5e:	4621      	mov	r1, r4
 8019b60:	4648      	mov	r0, r9
 8019b62:	f000 fcad 	bl	801a4c0 <__mdiff>
 8019b66:	68c2      	ldr	r2, [r0, #12]
 8019b68:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019b6a:	4606      	mov	r6, r0
 8019b6c:	bb02      	cbnz	r2, 8019bb0 <_dtoa_r+0xa40>
 8019b6e:	4601      	mov	r1, r0
 8019b70:	9802      	ldr	r0, [sp, #8]
 8019b72:	f000 fc89 	bl	801a488 <__mcmp>
 8019b76:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019b78:	4602      	mov	r2, r0
 8019b7a:	4631      	mov	r1, r6
 8019b7c:	4648      	mov	r0, r9
 8019b7e:	920c      	str	r2, [sp, #48]	@ 0x30
 8019b80:	9309      	str	r3, [sp, #36]	@ 0x24
 8019b82:	f000 fa05 	bl	8019f90 <_Bfree>
 8019b86:	9b07      	ldr	r3, [sp, #28]
 8019b88:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8019b8a:	9e00      	ldr	r6, [sp, #0]
 8019b8c:	ea42 0103 	orr.w	r1, r2, r3
 8019b90:	9b06      	ldr	r3, [sp, #24]
 8019b92:	4319      	orrs	r1, r3
 8019b94:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8019b96:	d10d      	bne.n	8019bb4 <_dtoa_r+0xa44>
 8019b98:	2b39      	cmp	r3, #57	@ 0x39
 8019b9a:	d027      	beq.n	8019bec <_dtoa_r+0xa7c>
 8019b9c:	9a04      	ldr	r2, [sp, #16]
 8019b9e:	2a00      	cmp	r2, #0
 8019ba0:	dd01      	ble.n	8019ba6 <_dtoa_r+0xa36>
 8019ba2:	9b03      	ldr	r3, [sp, #12]
 8019ba4:	3331      	adds	r3, #49	@ 0x31
 8019ba6:	f88b 3000 	strb.w	r3, [fp]
 8019baa:	e52e      	b.n	801960a <_dtoa_r+0x49a>
 8019bac:	4628      	mov	r0, r5
 8019bae:	e7b9      	b.n	8019b24 <_dtoa_r+0x9b4>
 8019bb0:	2201      	movs	r2, #1
 8019bb2:	e7e2      	b.n	8019b7a <_dtoa_r+0xa0a>
 8019bb4:	9904      	ldr	r1, [sp, #16]
 8019bb6:	2900      	cmp	r1, #0
 8019bb8:	db04      	blt.n	8019bc4 <_dtoa_r+0xa54>
 8019bba:	9807      	ldr	r0, [sp, #28]
 8019bbc:	4301      	orrs	r1, r0
 8019bbe:	9806      	ldr	r0, [sp, #24]
 8019bc0:	4301      	orrs	r1, r0
 8019bc2:	d120      	bne.n	8019c06 <_dtoa_r+0xa96>
 8019bc4:	2a00      	cmp	r2, #0
 8019bc6:	ddee      	ble.n	8019ba6 <_dtoa_r+0xa36>
 8019bc8:	9902      	ldr	r1, [sp, #8]
 8019bca:	9300      	str	r3, [sp, #0]
 8019bcc:	2201      	movs	r2, #1
 8019bce:	4648      	mov	r0, r9
 8019bd0:	f000 fbee 	bl	801a3b0 <__lshift>
 8019bd4:	4621      	mov	r1, r4
 8019bd6:	9002      	str	r0, [sp, #8]
 8019bd8:	f000 fc56 	bl	801a488 <__mcmp>
 8019bdc:	2800      	cmp	r0, #0
 8019bde:	9b00      	ldr	r3, [sp, #0]
 8019be0:	dc02      	bgt.n	8019be8 <_dtoa_r+0xa78>
 8019be2:	d1e0      	bne.n	8019ba6 <_dtoa_r+0xa36>
 8019be4:	07da      	lsls	r2, r3, #31
 8019be6:	d5de      	bpl.n	8019ba6 <_dtoa_r+0xa36>
 8019be8:	2b39      	cmp	r3, #57	@ 0x39
 8019bea:	d1da      	bne.n	8019ba2 <_dtoa_r+0xa32>
 8019bec:	2339      	movs	r3, #57	@ 0x39
 8019bee:	f88b 3000 	strb.w	r3, [fp]
 8019bf2:	4633      	mov	r3, r6
 8019bf4:	461e      	mov	r6, r3
 8019bf6:	3b01      	subs	r3, #1
 8019bf8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8019bfc:	2a39      	cmp	r2, #57	@ 0x39
 8019bfe:	d04e      	beq.n	8019c9e <_dtoa_r+0xb2e>
 8019c00:	3201      	adds	r2, #1
 8019c02:	701a      	strb	r2, [r3, #0]
 8019c04:	e501      	b.n	801960a <_dtoa_r+0x49a>
 8019c06:	2a00      	cmp	r2, #0
 8019c08:	dd03      	ble.n	8019c12 <_dtoa_r+0xaa2>
 8019c0a:	2b39      	cmp	r3, #57	@ 0x39
 8019c0c:	d0ee      	beq.n	8019bec <_dtoa_r+0xa7c>
 8019c0e:	3301      	adds	r3, #1
 8019c10:	e7c9      	b.n	8019ba6 <_dtoa_r+0xa36>
 8019c12:	9a00      	ldr	r2, [sp, #0]
 8019c14:	9908      	ldr	r1, [sp, #32]
 8019c16:	f802 3c01 	strb.w	r3, [r2, #-1]
 8019c1a:	428a      	cmp	r2, r1
 8019c1c:	d028      	beq.n	8019c70 <_dtoa_r+0xb00>
 8019c1e:	9902      	ldr	r1, [sp, #8]
 8019c20:	2300      	movs	r3, #0
 8019c22:	220a      	movs	r2, #10
 8019c24:	4648      	mov	r0, r9
 8019c26:	f000 f9d5 	bl	8019fd4 <__multadd>
 8019c2a:	42af      	cmp	r7, r5
 8019c2c:	9002      	str	r0, [sp, #8]
 8019c2e:	f04f 0300 	mov.w	r3, #0
 8019c32:	f04f 020a 	mov.w	r2, #10
 8019c36:	4639      	mov	r1, r7
 8019c38:	4648      	mov	r0, r9
 8019c3a:	d107      	bne.n	8019c4c <_dtoa_r+0xadc>
 8019c3c:	f000 f9ca 	bl	8019fd4 <__multadd>
 8019c40:	4607      	mov	r7, r0
 8019c42:	4605      	mov	r5, r0
 8019c44:	9b00      	ldr	r3, [sp, #0]
 8019c46:	3301      	adds	r3, #1
 8019c48:	9300      	str	r3, [sp, #0]
 8019c4a:	e777      	b.n	8019b3c <_dtoa_r+0x9cc>
 8019c4c:	f000 f9c2 	bl	8019fd4 <__multadd>
 8019c50:	4629      	mov	r1, r5
 8019c52:	4607      	mov	r7, r0
 8019c54:	2300      	movs	r3, #0
 8019c56:	220a      	movs	r2, #10
 8019c58:	4648      	mov	r0, r9
 8019c5a:	f000 f9bb 	bl	8019fd4 <__multadd>
 8019c5e:	4605      	mov	r5, r0
 8019c60:	e7f0      	b.n	8019c44 <_dtoa_r+0xad4>
 8019c62:	f1bb 0f00 	cmp.w	fp, #0
 8019c66:	bfcc      	ite	gt
 8019c68:	465e      	movgt	r6, fp
 8019c6a:	2601      	movle	r6, #1
 8019c6c:	4456      	add	r6, sl
 8019c6e:	2700      	movs	r7, #0
 8019c70:	9902      	ldr	r1, [sp, #8]
 8019c72:	9300      	str	r3, [sp, #0]
 8019c74:	2201      	movs	r2, #1
 8019c76:	4648      	mov	r0, r9
 8019c78:	f000 fb9a 	bl	801a3b0 <__lshift>
 8019c7c:	4621      	mov	r1, r4
 8019c7e:	9002      	str	r0, [sp, #8]
 8019c80:	f000 fc02 	bl	801a488 <__mcmp>
 8019c84:	2800      	cmp	r0, #0
 8019c86:	dcb4      	bgt.n	8019bf2 <_dtoa_r+0xa82>
 8019c88:	d102      	bne.n	8019c90 <_dtoa_r+0xb20>
 8019c8a:	9b00      	ldr	r3, [sp, #0]
 8019c8c:	07db      	lsls	r3, r3, #31
 8019c8e:	d4b0      	bmi.n	8019bf2 <_dtoa_r+0xa82>
 8019c90:	4633      	mov	r3, r6
 8019c92:	461e      	mov	r6, r3
 8019c94:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8019c98:	2a30      	cmp	r2, #48	@ 0x30
 8019c9a:	d0fa      	beq.n	8019c92 <_dtoa_r+0xb22>
 8019c9c:	e4b5      	b.n	801960a <_dtoa_r+0x49a>
 8019c9e:	459a      	cmp	sl, r3
 8019ca0:	d1a8      	bne.n	8019bf4 <_dtoa_r+0xa84>
 8019ca2:	2331      	movs	r3, #49	@ 0x31
 8019ca4:	f108 0801 	add.w	r8, r8, #1
 8019ca8:	f88a 3000 	strb.w	r3, [sl]
 8019cac:	e4ad      	b.n	801960a <_dtoa_r+0x49a>
 8019cae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8019cb0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 8019d0c <_dtoa_r+0xb9c>
 8019cb4:	b11b      	cbz	r3, 8019cbe <_dtoa_r+0xb4e>
 8019cb6:	f10a 0308 	add.w	r3, sl, #8
 8019cba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8019cbc:	6013      	str	r3, [r2, #0]
 8019cbe:	4650      	mov	r0, sl
 8019cc0:	b017      	add	sp, #92	@ 0x5c
 8019cc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8019cc6:	9b07      	ldr	r3, [sp, #28]
 8019cc8:	2b01      	cmp	r3, #1
 8019cca:	f77f ae2e 	ble.w	801992a <_dtoa_r+0x7ba>
 8019cce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8019cd0:	9308      	str	r3, [sp, #32]
 8019cd2:	2001      	movs	r0, #1
 8019cd4:	e64d      	b.n	8019972 <_dtoa_r+0x802>
 8019cd6:	f1bb 0f00 	cmp.w	fp, #0
 8019cda:	f77f aed9 	ble.w	8019a90 <_dtoa_r+0x920>
 8019cde:	4656      	mov	r6, sl
 8019ce0:	9802      	ldr	r0, [sp, #8]
 8019ce2:	4621      	mov	r1, r4
 8019ce4:	f7ff f9bc 	bl	8019060 <quorem>
 8019ce8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 8019cec:	f806 3b01 	strb.w	r3, [r6], #1
 8019cf0:	eba6 020a 	sub.w	r2, r6, sl
 8019cf4:	4593      	cmp	fp, r2
 8019cf6:	ddb4      	ble.n	8019c62 <_dtoa_r+0xaf2>
 8019cf8:	9902      	ldr	r1, [sp, #8]
 8019cfa:	2300      	movs	r3, #0
 8019cfc:	220a      	movs	r2, #10
 8019cfe:	4648      	mov	r0, r9
 8019d00:	f000 f968 	bl	8019fd4 <__multadd>
 8019d04:	9002      	str	r0, [sp, #8]
 8019d06:	e7eb      	b.n	8019ce0 <_dtoa_r+0xb70>
 8019d08:	080208d1 	.word	0x080208d1
 8019d0c:	08020855 	.word	0x08020855

08019d10 <_free_r>:
 8019d10:	b538      	push	{r3, r4, r5, lr}
 8019d12:	4605      	mov	r5, r0
 8019d14:	2900      	cmp	r1, #0
 8019d16:	d041      	beq.n	8019d9c <_free_r+0x8c>
 8019d18:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8019d1c:	1f0c      	subs	r4, r1, #4
 8019d1e:	2b00      	cmp	r3, #0
 8019d20:	bfb8      	it	lt
 8019d22:	18e4      	addlt	r4, r4, r3
 8019d24:	f000 f8e8 	bl	8019ef8 <__malloc_lock>
 8019d28:	4a1d      	ldr	r2, [pc, #116]	@ (8019da0 <_free_r+0x90>)
 8019d2a:	6813      	ldr	r3, [r2, #0]
 8019d2c:	b933      	cbnz	r3, 8019d3c <_free_r+0x2c>
 8019d2e:	6063      	str	r3, [r4, #4]
 8019d30:	6014      	str	r4, [r2, #0]
 8019d32:	4628      	mov	r0, r5
 8019d34:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8019d38:	f000 b8e4 	b.w	8019f04 <__malloc_unlock>
 8019d3c:	42a3      	cmp	r3, r4
 8019d3e:	d908      	bls.n	8019d52 <_free_r+0x42>
 8019d40:	6820      	ldr	r0, [r4, #0]
 8019d42:	1821      	adds	r1, r4, r0
 8019d44:	428b      	cmp	r3, r1
 8019d46:	bf01      	itttt	eq
 8019d48:	6819      	ldreq	r1, [r3, #0]
 8019d4a:	685b      	ldreq	r3, [r3, #4]
 8019d4c:	1809      	addeq	r1, r1, r0
 8019d4e:	6021      	streq	r1, [r4, #0]
 8019d50:	e7ed      	b.n	8019d2e <_free_r+0x1e>
 8019d52:	461a      	mov	r2, r3
 8019d54:	685b      	ldr	r3, [r3, #4]
 8019d56:	b10b      	cbz	r3, 8019d5c <_free_r+0x4c>
 8019d58:	42a3      	cmp	r3, r4
 8019d5a:	d9fa      	bls.n	8019d52 <_free_r+0x42>
 8019d5c:	6811      	ldr	r1, [r2, #0]
 8019d5e:	1850      	adds	r0, r2, r1
 8019d60:	42a0      	cmp	r0, r4
 8019d62:	d10b      	bne.n	8019d7c <_free_r+0x6c>
 8019d64:	6820      	ldr	r0, [r4, #0]
 8019d66:	4401      	add	r1, r0
 8019d68:	1850      	adds	r0, r2, r1
 8019d6a:	4283      	cmp	r3, r0
 8019d6c:	6011      	str	r1, [r2, #0]
 8019d6e:	d1e0      	bne.n	8019d32 <_free_r+0x22>
 8019d70:	6818      	ldr	r0, [r3, #0]
 8019d72:	685b      	ldr	r3, [r3, #4]
 8019d74:	6053      	str	r3, [r2, #4]
 8019d76:	4408      	add	r0, r1
 8019d78:	6010      	str	r0, [r2, #0]
 8019d7a:	e7da      	b.n	8019d32 <_free_r+0x22>
 8019d7c:	d902      	bls.n	8019d84 <_free_r+0x74>
 8019d7e:	230c      	movs	r3, #12
 8019d80:	602b      	str	r3, [r5, #0]
 8019d82:	e7d6      	b.n	8019d32 <_free_r+0x22>
 8019d84:	6820      	ldr	r0, [r4, #0]
 8019d86:	1821      	adds	r1, r4, r0
 8019d88:	428b      	cmp	r3, r1
 8019d8a:	bf04      	itt	eq
 8019d8c:	6819      	ldreq	r1, [r3, #0]
 8019d8e:	685b      	ldreq	r3, [r3, #4]
 8019d90:	6063      	str	r3, [r4, #4]
 8019d92:	bf04      	itt	eq
 8019d94:	1809      	addeq	r1, r1, r0
 8019d96:	6021      	streq	r1, [r4, #0]
 8019d98:	6054      	str	r4, [r2, #4]
 8019d9a:	e7ca      	b.n	8019d32 <_free_r+0x22>
 8019d9c:	bd38      	pop	{r3, r4, r5, pc}
 8019d9e:	bf00      	nop
 8019da0:	2000b6f0 	.word	0x2000b6f0

08019da4 <malloc>:
 8019da4:	4b02      	ldr	r3, [pc, #8]	@ (8019db0 <malloc+0xc>)
 8019da6:	4601      	mov	r1, r0
 8019da8:	6818      	ldr	r0, [r3, #0]
 8019daa:	f000 b825 	b.w	8019df8 <_malloc_r>
 8019dae:	bf00      	nop
 8019db0:	20000144 	.word	0x20000144

08019db4 <sbrk_aligned>:
 8019db4:	b570      	push	{r4, r5, r6, lr}
 8019db6:	4e0f      	ldr	r6, [pc, #60]	@ (8019df4 <sbrk_aligned+0x40>)
 8019db8:	460c      	mov	r4, r1
 8019dba:	6831      	ldr	r1, [r6, #0]
 8019dbc:	4605      	mov	r5, r0
 8019dbe:	b911      	cbnz	r1, 8019dc6 <sbrk_aligned+0x12>
 8019dc0:	f001 fe04 	bl	801b9cc <_sbrk_r>
 8019dc4:	6030      	str	r0, [r6, #0]
 8019dc6:	4621      	mov	r1, r4
 8019dc8:	4628      	mov	r0, r5
 8019dca:	f001 fdff 	bl	801b9cc <_sbrk_r>
 8019dce:	1c43      	adds	r3, r0, #1
 8019dd0:	d103      	bne.n	8019dda <sbrk_aligned+0x26>
 8019dd2:	f04f 34ff 	mov.w	r4, #4294967295
 8019dd6:	4620      	mov	r0, r4
 8019dd8:	bd70      	pop	{r4, r5, r6, pc}
 8019dda:	1cc4      	adds	r4, r0, #3
 8019ddc:	f024 0403 	bic.w	r4, r4, #3
 8019de0:	42a0      	cmp	r0, r4
 8019de2:	d0f8      	beq.n	8019dd6 <sbrk_aligned+0x22>
 8019de4:	1a21      	subs	r1, r4, r0
 8019de6:	4628      	mov	r0, r5
 8019de8:	f001 fdf0 	bl	801b9cc <_sbrk_r>
 8019dec:	3001      	adds	r0, #1
 8019dee:	d1f2      	bne.n	8019dd6 <sbrk_aligned+0x22>
 8019df0:	e7ef      	b.n	8019dd2 <sbrk_aligned+0x1e>
 8019df2:	bf00      	nop
 8019df4:	2000b6ec 	.word	0x2000b6ec

08019df8 <_malloc_r>:
 8019df8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8019dfc:	1ccd      	adds	r5, r1, #3
 8019dfe:	f025 0503 	bic.w	r5, r5, #3
 8019e02:	3508      	adds	r5, #8
 8019e04:	2d0c      	cmp	r5, #12
 8019e06:	bf38      	it	cc
 8019e08:	250c      	movcc	r5, #12
 8019e0a:	2d00      	cmp	r5, #0
 8019e0c:	4606      	mov	r6, r0
 8019e0e:	db01      	blt.n	8019e14 <_malloc_r+0x1c>
 8019e10:	42a9      	cmp	r1, r5
 8019e12:	d904      	bls.n	8019e1e <_malloc_r+0x26>
 8019e14:	230c      	movs	r3, #12
 8019e16:	6033      	str	r3, [r6, #0]
 8019e18:	2000      	movs	r0, #0
 8019e1a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8019e1e:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8019ef4 <_malloc_r+0xfc>
 8019e22:	f000 f869 	bl	8019ef8 <__malloc_lock>
 8019e26:	f8d8 3000 	ldr.w	r3, [r8]
 8019e2a:	461c      	mov	r4, r3
 8019e2c:	bb44      	cbnz	r4, 8019e80 <_malloc_r+0x88>
 8019e2e:	4629      	mov	r1, r5
 8019e30:	4630      	mov	r0, r6
 8019e32:	f7ff ffbf 	bl	8019db4 <sbrk_aligned>
 8019e36:	1c43      	adds	r3, r0, #1
 8019e38:	4604      	mov	r4, r0
 8019e3a:	d158      	bne.n	8019eee <_malloc_r+0xf6>
 8019e3c:	f8d8 4000 	ldr.w	r4, [r8]
 8019e40:	4627      	mov	r7, r4
 8019e42:	2f00      	cmp	r7, #0
 8019e44:	d143      	bne.n	8019ece <_malloc_r+0xd6>
 8019e46:	2c00      	cmp	r4, #0
 8019e48:	d04b      	beq.n	8019ee2 <_malloc_r+0xea>
 8019e4a:	6823      	ldr	r3, [r4, #0]
 8019e4c:	4639      	mov	r1, r7
 8019e4e:	4630      	mov	r0, r6
 8019e50:	eb04 0903 	add.w	r9, r4, r3
 8019e54:	f001 fdba 	bl	801b9cc <_sbrk_r>
 8019e58:	4581      	cmp	r9, r0
 8019e5a:	d142      	bne.n	8019ee2 <_malloc_r+0xea>
 8019e5c:	6821      	ldr	r1, [r4, #0]
 8019e5e:	1a6d      	subs	r5, r5, r1
 8019e60:	4629      	mov	r1, r5
 8019e62:	4630      	mov	r0, r6
 8019e64:	f7ff ffa6 	bl	8019db4 <sbrk_aligned>
 8019e68:	3001      	adds	r0, #1
 8019e6a:	d03a      	beq.n	8019ee2 <_malloc_r+0xea>
 8019e6c:	6823      	ldr	r3, [r4, #0]
 8019e6e:	442b      	add	r3, r5
 8019e70:	6023      	str	r3, [r4, #0]
 8019e72:	f8d8 3000 	ldr.w	r3, [r8]
 8019e76:	685a      	ldr	r2, [r3, #4]
 8019e78:	bb62      	cbnz	r2, 8019ed4 <_malloc_r+0xdc>
 8019e7a:	f8c8 7000 	str.w	r7, [r8]
 8019e7e:	e00f      	b.n	8019ea0 <_malloc_r+0xa8>
 8019e80:	6822      	ldr	r2, [r4, #0]
 8019e82:	1b52      	subs	r2, r2, r5
 8019e84:	d420      	bmi.n	8019ec8 <_malloc_r+0xd0>
 8019e86:	2a0b      	cmp	r2, #11
 8019e88:	d917      	bls.n	8019eba <_malloc_r+0xc2>
 8019e8a:	1961      	adds	r1, r4, r5
 8019e8c:	42a3      	cmp	r3, r4
 8019e8e:	6025      	str	r5, [r4, #0]
 8019e90:	bf18      	it	ne
 8019e92:	6059      	strne	r1, [r3, #4]
 8019e94:	6863      	ldr	r3, [r4, #4]
 8019e96:	bf08      	it	eq
 8019e98:	f8c8 1000 	streq.w	r1, [r8]
 8019e9c:	5162      	str	r2, [r4, r5]
 8019e9e:	604b      	str	r3, [r1, #4]
 8019ea0:	4630      	mov	r0, r6
 8019ea2:	f000 f82f 	bl	8019f04 <__malloc_unlock>
 8019ea6:	f104 000b 	add.w	r0, r4, #11
 8019eaa:	1d23      	adds	r3, r4, #4
 8019eac:	f020 0007 	bic.w	r0, r0, #7
 8019eb0:	1ac2      	subs	r2, r0, r3
 8019eb2:	bf1c      	itt	ne
 8019eb4:	1a1b      	subne	r3, r3, r0
 8019eb6:	50a3      	strne	r3, [r4, r2]
 8019eb8:	e7af      	b.n	8019e1a <_malloc_r+0x22>
 8019eba:	6862      	ldr	r2, [r4, #4]
 8019ebc:	42a3      	cmp	r3, r4
 8019ebe:	bf0c      	ite	eq
 8019ec0:	f8c8 2000 	streq.w	r2, [r8]
 8019ec4:	605a      	strne	r2, [r3, #4]
 8019ec6:	e7eb      	b.n	8019ea0 <_malloc_r+0xa8>
 8019ec8:	4623      	mov	r3, r4
 8019eca:	6864      	ldr	r4, [r4, #4]
 8019ecc:	e7ae      	b.n	8019e2c <_malloc_r+0x34>
 8019ece:	463c      	mov	r4, r7
 8019ed0:	687f      	ldr	r7, [r7, #4]
 8019ed2:	e7b6      	b.n	8019e42 <_malloc_r+0x4a>
 8019ed4:	461a      	mov	r2, r3
 8019ed6:	685b      	ldr	r3, [r3, #4]
 8019ed8:	42a3      	cmp	r3, r4
 8019eda:	d1fb      	bne.n	8019ed4 <_malloc_r+0xdc>
 8019edc:	2300      	movs	r3, #0
 8019ede:	6053      	str	r3, [r2, #4]
 8019ee0:	e7de      	b.n	8019ea0 <_malloc_r+0xa8>
 8019ee2:	230c      	movs	r3, #12
 8019ee4:	6033      	str	r3, [r6, #0]
 8019ee6:	4630      	mov	r0, r6
 8019ee8:	f000 f80c 	bl	8019f04 <__malloc_unlock>
 8019eec:	e794      	b.n	8019e18 <_malloc_r+0x20>
 8019eee:	6005      	str	r5, [r0, #0]
 8019ef0:	e7d6      	b.n	8019ea0 <_malloc_r+0xa8>
 8019ef2:	bf00      	nop
 8019ef4:	2000b6f0 	.word	0x2000b6f0

08019ef8 <__malloc_lock>:
 8019ef8:	4801      	ldr	r0, [pc, #4]	@ (8019f00 <__malloc_lock+0x8>)
 8019efa:	f7ff b89a 	b.w	8019032 <__retarget_lock_acquire_recursive>
 8019efe:	bf00      	nop
 8019f00:	2000b6e8 	.word	0x2000b6e8

08019f04 <__malloc_unlock>:
 8019f04:	4801      	ldr	r0, [pc, #4]	@ (8019f0c <__malloc_unlock+0x8>)
 8019f06:	f7ff b895 	b.w	8019034 <__retarget_lock_release_recursive>
 8019f0a:	bf00      	nop
 8019f0c:	2000b6e8 	.word	0x2000b6e8

08019f10 <_Balloc>:
 8019f10:	b570      	push	{r4, r5, r6, lr}
 8019f12:	69c6      	ldr	r6, [r0, #28]
 8019f14:	4604      	mov	r4, r0
 8019f16:	460d      	mov	r5, r1
 8019f18:	b976      	cbnz	r6, 8019f38 <_Balloc+0x28>
 8019f1a:	2010      	movs	r0, #16
 8019f1c:	f7ff ff42 	bl	8019da4 <malloc>
 8019f20:	4602      	mov	r2, r0
 8019f22:	61e0      	str	r0, [r4, #28]
 8019f24:	b920      	cbnz	r0, 8019f30 <_Balloc+0x20>
 8019f26:	4b18      	ldr	r3, [pc, #96]	@ (8019f88 <_Balloc+0x78>)
 8019f28:	4818      	ldr	r0, [pc, #96]	@ (8019f8c <_Balloc+0x7c>)
 8019f2a:	216b      	movs	r1, #107	@ 0x6b
 8019f2c:	f001 fd68 	bl	801ba00 <__assert_func>
 8019f30:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019f34:	6006      	str	r6, [r0, #0]
 8019f36:	60c6      	str	r6, [r0, #12]
 8019f38:	69e6      	ldr	r6, [r4, #28]
 8019f3a:	68f3      	ldr	r3, [r6, #12]
 8019f3c:	b183      	cbz	r3, 8019f60 <_Balloc+0x50>
 8019f3e:	69e3      	ldr	r3, [r4, #28]
 8019f40:	68db      	ldr	r3, [r3, #12]
 8019f42:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8019f46:	b9b8      	cbnz	r0, 8019f78 <_Balloc+0x68>
 8019f48:	2101      	movs	r1, #1
 8019f4a:	fa01 f605 	lsl.w	r6, r1, r5
 8019f4e:	1d72      	adds	r2, r6, #5
 8019f50:	0092      	lsls	r2, r2, #2
 8019f52:	4620      	mov	r0, r4
 8019f54:	f001 fd72 	bl	801ba3c <_calloc_r>
 8019f58:	b160      	cbz	r0, 8019f74 <_Balloc+0x64>
 8019f5a:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8019f5e:	e00e      	b.n	8019f7e <_Balloc+0x6e>
 8019f60:	2221      	movs	r2, #33	@ 0x21
 8019f62:	2104      	movs	r1, #4
 8019f64:	4620      	mov	r0, r4
 8019f66:	f001 fd69 	bl	801ba3c <_calloc_r>
 8019f6a:	69e3      	ldr	r3, [r4, #28]
 8019f6c:	60f0      	str	r0, [r6, #12]
 8019f6e:	68db      	ldr	r3, [r3, #12]
 8019f70:	2b00      	cmp	r3, #0
 8019f72:	d1e4      	bne.n	8019f3e <_Balloc+0x2e>
 8019f74:	2000      	movs	r0, #0
 8019f76:	bd70      	pop	{r4, r5, r6, pc}
 8019f78:	6802      	ldr	r2, [r0, #0]
 8019f7a:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8019f7e:	2300      	movs	r3, #0
 8019f80:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8019f84:	e7f7      	b.n	8019f76 <_Balloc+0x66>
 8019f86:	bf00      	nop
 8019f88:	08020862 	.word	0x08020862
 8019f8c:	080208e2 	.word	0x080208e2

08019f90 <_Bfree>:
 8019f90:	b570      	push	{r4, r5, r6, lr}
 8019f92:	69c6      	ldr	r6, [r0, #28]
 8019f94:	4605      	mov	r5, r0
 8019f96:	460c      	mov	r4, r1
 8019f98:	b976      	cbnz	r6, 8019fb8 <_Bfree+0x28>
 8019f9a:	2010      	movs	r0, #16
 8019f9c:	f7ff ff02 	bl	8019da4 <malloc>
 8019fa0:	4602      	mov	r2, r0
 8019fa2:	61e8      	str	r0, [r5, #28]
 8019fa4:	b920      	cbnz	r0, 8019fb0 <_Bfree+0x20>
 8019fa6:	4b09      	ldr	r3, [pc, #36]	@ (8019fcc <_Bfree+0x3c>)
 8019fa8:	4809      	ldr	r0, [pc, #36]	@ (8019fd0 <_Bfree+0x40>)
 8019faa:	218f      	movs	r1, #143	@ 0x8f
 8019fac:	f001 fd28 	bl	801ba00 <__assert_func>
 8019fb0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8019fb4:	6006      	str	r6, [r0, #0]
 8019fb6:	60c6      	str	r6, [r0, #12]
 8019fb8:	b13c      	cbz	r4, 8019fca <_Bfree+0x3a>
 8019fba:	69eb      	ldr	r3, [r5, #28]
 8019fbc:	6862      	ldr	r2, [r4, #4]
 8019fbe:	68db      	ldr	r3, [r3, #12]
 8019fc0:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8019fc4:	6021      	str	r1, [r4, #0]
 8019fc6:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8019fca:	bd70      	pop	{r4, r5, r6, pc}
 8019fcc:	08020862 	.word	0x08020862
 8019fd0:	080208e2 	.word	0x080208e2

08019fd4 <__multadd>:
 8019fd4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8019fd8:	690d      	ldr	r5, [r1, #16]
 8019fda:	4607      	mov	r7, r0
 8019fdc:	460c      	mov	r4, r1
 8019fde:	461e      	mov	r6, r3
 8019fe0:	f101 0c14 	add.w	ip, r1, #20
 8019fe4:	2000      	movs	r0, #0
 8019fe6:	f8dc 3000 	ldr.w	r3, [ip]
 8019fea:	b299      	uxth	r1, r3
 8019fec:	fb02 6101 	mla	r1, r2, r1, r6
 8019ff0:	0c1e      	lsrs	r6, r3, #16
 8019ff2:	0c0b      	lsrs	r3, r1, #16
 8019ff4:	fb02 3306 	mla	r3, r2, r6, r3
 8019ff8:	b289      	uxth	r1, r1
 8019ffa:	3001      	adds	r0, #1
 8019ffc:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 801a000:	4285      	cmp	r5, r0
 801a002:	f84c 1b04 	str.w	r1, [ip], #4
 801a006:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801a00a:	dcec      	bgt.n	8019fe6 <__multadd+0x12>
 801a00c:	b30e      	cbz	r6, 801a052 <__multadd+0x7e>
 801a00e:	68a3      	ldr	r3, [r4, #8]
 801a010:	42ab      	cmp	r3, r5
 801a012:	dc19      	bgt.n	801a048 <__multadd+0x74>
 801a014:	6861      	ldr	r1, [r4, #4]
 801a016:	4638      	mov	r0, r7
 801a018:	3101      	adds	r1, #1
 801a01a:	f7ff ff79 	bl	8019f10 <_Balloc>
 801a01e:	4680      	mov	r8, r0
 801a020:	b928      	cbnz	r0, 801a02e <__multadd+0x5a>
 801a022:	4602      	mov	r2, r0
 801a024:	4b0c      	ldr	r3, [pc, #48]	@ (801a058 <__multadd+0x84>)
 801a026:	480d      	ldr	r0, [pc, #52]	@ (801a05c <__multadd+0x88>)
 801a028:	21ba      	movs	r1, #186	@ 0xba
 801a02a:	f001 fce9 	bl	801ba00 <__assert_func>
 801a02e:	6922      	ldr	r2, [r4, #16]
 801a030:	3202      	adds	r2, #2
 801a032:	f104 010c 	add.w	r1, r4, #12
 801a036:	0092      	lsls	r2, r2, #2
 801a038:	300c      	adds	r0, #12
 801a03a:	f7fe fffc 	bl	8019036 <memcpy>
 801a03e:	4621      	mov	r1, r4
 801a040:	4638      	mov	r0, r7
 801a042:	f7ff ffa5 	bl	8019f90 <_Bfree>
 801a046:	4644      	mov	r4, r8
 801a048:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 801a04c:	3501      	adds	r5, #1
 801a04e:	615e      	str	r6, [r3, #20]
 801a050:	6125      	str	r5, [r4, #16]
 801a052:	4620      	mov	r0, r4
 801a054:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a058:	080208d1 	.word	0x080208d1
 801a05c:	080208e2 	.word	0x080208e2

0801a060 <__s2b>:
 801a060:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a064:	460c      	mov	r4, r1
 801a066:	4615      	mov	r5, r2
 801a068:	461f      	mov	r7, r3
 801a06a:	2209      	movs	r2, #9
 801a06c:	3308      	adds	r3, #8
 801a06e:	4606      	mov	r6, r0
 801a070:	fb93 f3f2 	sdiv	r3, r3, r2
 801a074:	2100      	movs	r1, #0
 801a076:	2201      	movs	r2, #1
 801a078:	429a      	cmp	r2, r3
 801a07a:	db09      	blt.n	801a090 <__s2b+0x30>
 801a07c:	4630      	mov	r0, r6
 801a07e:	f7ff ff47 	bl	8019f10 <_Balloc>
 801a082:	b940      	cbnz	r0, 801a096 <__s2b+0x36>
 801a084:	4602      	mov	r2, r0
 801a086:	4b19      	ldr	r3, [pc, #100]	@ (801a0ec <__s2b+0x8c>)
 801a088:	4819      	ldr	r0, [pc, #100]	@ (801a0f0 <__s2b+0x90>)
 801a08a:	21d3      	movs	r1, #211	@ 0xd3
 801a08c:	f001 fcb8 	bl	801ba00 <__assert_func>
 801a090:	0052      	lsls	r2, r2, #1
 801a092:	3101      	adds	r1, #1
 801a094:	e7f0      	b.n	801a078 <__s2b+0x18>
 801a096:	9b08      	ldr	r3, [sp, #32]
 801a098:	6143      	str	r3, [r0, #20]
 801a09a:	2d09      	cmp	r5, #9
 801a09c:	f04f 0301 	mov.w	r3, #1
 801a0a0:	6103      	str	r3, [r0, #16]
 801a0a2:	dd16      	ble.n	801a0d2 <__s2b+0x72>
 801a0a4:	f104 0909 	add.w	r9, r4, #9
 801a0a8:	46c8      	mov	r8, r9
 801a0aa:	442c      	add	r4, r5
 801a0ac:	f818 3b01 	ldrb.w	r3, [r8], #1
 801a0b0:	4601      	mov	r1, r0
 801a0b2:	3b30      	subs	r3, #48	@ 0x30
 801a0b4:	220a      	movs	r2, #10
 801a0b6:	4630      	mov	r0, r6
 801a0b8:	f7ff ff8c 	bl	8019fd4 <__multadd>
 801a0bc:	45a0      	cmp	r8, r4
 801a0be:	d1f5      	bne.n	801a0ac <__s2b+0x4c>
 801a0c0:	f1a5 0408 	sub.w	r4, r5, #8
 801a0c4:	444c      	add	r4, r9
 801a0c6:	1b2d      	subs	r5, r5, r4
 801a0c8:	1963      	adds	r3, r4, r5
 801a0ca:	42bb      	cmp	r3, r7
 801a0cc:	db04      	blt.n	801a0d8 <__s2b+0x78>
 801a0ce:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a0d2:	340a      	adds	r4, #10
 801a0d4:	2509      	movs	r5, #9
 801a0d6:	e7f6      	b.n	801a0c6 <__s2b+0x66>
 801a0d8:	f814 3b01 	ldrb.w	r3, [r4], #1
 801a0dc:	4601      	mov	r1, r0
 801a0de:	3b30      	subs	r3, #48	@ 0x30
 801a0e0:	220a      	movs	r2, #10
 801a0e2:	4630      	mov	r0, r6
 801a0e4:	f7ff ff76 	bl	8019fd4 <__multadd>
 801a0e8:	e7ee      	b.n	801a0c8 <__s2b+0x68>
 801a0ea:	bf00      	nop
 801a0ec:	080208d1 	.word	0x080208d1
 801a0f0:	080208e2 	.word	0x080208e2

0801a0f4 <__hi0bits>:
 801a0f4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 801a0f8:	4603      	mov	r3, r0
 801a0fa:	bf36      	itet	cc
 801a0fc:	0403      	lslcc	r3, r0, #16
 801a0fe:	2000      	movcs	r0, #0
 801a100:	2010      	movcc	r0, #16
 801a102:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 801a106:	bf3c      	itt	cc
 801a108:	021b      	lslcc	r3, r3, #8
 801a10a:	3008      	addcc	r0, #8
 801a10c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 801a110:	bf3c      	itt	cc
 801a112:	011b      	lslcc	r3, r3, #4
 801a114:	3004      	addcc	r0, #4
 801a116:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801a11a:	bf3c      	itt	cc
 801a11c:	009b      	lslcc	r3, r3, #2
 801a11e:	3002      	addcc	r0, #2
 801a120:	2b00      	cmp	r3, #0
 801a122:	db05      	blt.n	801a130 <__hi0bits+0x3c>
 801a124:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 801a128:	f100 0001 	add.w	r0, r0, #1
 801a12c:	bf08      	it	eq
 801a12e:	2020      	moveq	r0, #32
 801a130:	4770      	bx	lr

0801a132 <__lo0bits>:
 801a132:	6803      	ldr	r3, [r0, #0]
 801a134:	4602      	mov	r2, r0
 801a136:	f013 0007 	ands.w	r0, r3, #7
 801a13a:	d00b      	beq.n	801a154 <__lo0bits+0x22>
 801a13c:	07d9      	lsls	r1, r3, #31
 801a13e:	d421      	bmi.n	801a184 <__lo0bits+0x52>
 801a140:	0798      	lsls	r0, r3, #30
 801a142:	bf49      	itett	mi
 801a144:	085b      	lsrmi	r3, r3, #1
 801a146:	089b      	lsrpl	r3, r3, #2
 801a148:	2001      	movmi	r0, #1
 801a14a:	6013      	strmi	r3, [r2, #0]
 801a14c:	bf5c      	itt	pl
 801a14e:	6013      	strpl	r3, [r2, #0]
 801a150:	2002      	movpl	r0, #2
 801a152:	4770      	bx	lr
 801a154:	b299      	uxth	r1, r3
 801a156:	b909      	cbnz	r1, 801a15c <__lo0bits+0x2a>
 801a158:	0c1b      	lsrs	r3, r3, #16
 801a15a:	2010      	movs	r0, #16
 801a15c:	b2d9      	uxtb	r1, r3
 801a15e:	b909      	cbnz	r1, 801a164 <__lo0bits+0x32>
 801a160:	3008      	adds	r0, #8
 801a162:	0a1b      	lsrs	r3, r3, #8
 801a164:	0719      	lsls	r1, r3, #28
 801a166:	bf04      	itt	eq
 801a168:	091b      	lsreq	r3, r3, #4
 801a16a:	3004      	addeq	r0, #4
 801a16c:	0799      	lsls	r1, r3, #30
 801a16e:	bf04      	itt	eq
 801a170:	089b      	lsreq	r3, r3, #2
 801a172:	3002      	addeq	r0, #2
 801a174:	07d9      	lsls	r1, r3, #31
 801a176:	d403      	bmi.n	801a180 <__lo0bits+0x4e>
 801a178:	085b      	lsrs	r3, r3, #1
 801a17a:	f100 0001 	add.w	r0, r0, #1
 801a17e:	d003      	beq.n	801a188 <__lo0bits+0x56>
 801a180:	6013      	str	r3, [r2, #0]
 801a182:	4770      	bx	lr
 801a184:	2000      	movs	r0, #0
 801a186:	4770      	bx	lr
 801a188:	2020      	movs	r0, #32
 801a18a:	4770      	bx	lr

0801a18c <__i2b>:
 801a18c:	b510      	push	{r4, lr}
 801a18e:	460c      	mov	r4, r1
 801a190:	2101      	movs	r1, #1
 801a192:	f7ff febd 	bl	8019f10 <_Balloc>
 801a196:	4602      	mov	r2, r0
 801a198:	b928      	cbnz	r0, 801a1a6 <__i2b+0x1a>
 801a19a:	4b05      	ldr	r3, [pc, #20]	@ (801a1b0 <__i2b+0x24>)
 801a19c:	4805      	ldr	r0, [pc, #20]	@ (801a1b4 <__i2b+0x28>)
 801a19e:	f240 1145 	movw	r1, #325	@ 0x145
 801a1a2:	f001 fc2d 	bl	801ba00 <__assert_func>
 801a1a6:	2301      	movs	r3, #1
 801a1a8:	6144      	str	r4, [r0, #20]
 801a1aa:	6103      	str	r3, [r0, #16]
 801a1ac:	bd10      	pop	{r4, pc}
 801a1ae:	bf00      	nop
 801a1b0:	080208d1 	.word	0x080208d1
 801a1b4:	080208e2 	.word	0x080208e2

0801a1b8 <__multiply>:
 801a1b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a1bc:	4617      	mov	r7, r2
 801a1be:	690a      	ldr	r2, [r1, #16]
 801a1c0:	693b      	ldr	r3, [r7, #16]
 801a1c2:	429a      	cmp	r2, r3
 801a1c4:	bfa8      	it	ge
 801a1c6:	463b      	movge	r3, r7
 801a1c8:	4689      	mov	r9, r1
 801a1ca:	bfa4      	itt	ge
 801a1cc:	460f      	movge	r7, r1
 801a1ce:	4699      	movge	r9, r3
 801a1d0:	693d      	ldr	r5, [r7, #16]
 801a1d2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 801a1d6:	68bb      	ldr	r3, [r7, #8]
 801a1d8:	6879      	ldr	r1, [r7, #4]
 801a1da:	eb05 060a 	add.w	r6, r5, sl
 801a1de:	42b3      	cmp	r3, r6
 801a1e0:	b085      	sub	sp, #20
 801a1e2:	bfb8      	it	lt
 801a1e4:	3101      	addlt	r1, #1
 801a1e6:	f7ff fe93 	bl	8019f10 <_Balloc>
 801a1ea:	b930      	cbnz	r0, 801a1fa <__multiply+0x42>
 801a1ec:	4602      	mov	r2, r0
 801a1ee:	4b41      	ldr	r3, [pc, #260]	@ (801a2f4 <__multiply+0x13c>)
 801a1f0:	4841      	ldr	r0, [pc, #260]	@ (801a2f8 <__multiply+0x140>)
 801a1f2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 801a1f6:	f001 fc03 	bl	801ba00 <__assert_func>
 801a1fa:	f100 0414 	add.w	r4, r0, #20
 801a1fe:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 801a202:	4623      	mov	r3, r4
 801a204:	2200      	movs	r2, #0
 801a206:	4573      	cmp	r3, lr
 801a208:	d320      	bcc.n	801a24c <__multiply+0x94>
 801a20a:	f107 0814 	add.w	r8, r7, #20
 801a20e:	f109 0114 	add.w	r1, r9, #20
 801a212:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 801a216:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801a21a:	9302      	str	r3, [sp, #8]
 801a21c:	1beb      	subs	r3, r5, r7
 801a21e:	3b15      	subs	r3, #21
 801a220:	f023 0303 	bic.w	r3, r3, #3
 801a224:	3304      	adds	r3, #4
 801a226:	3715      	adds	r7, #21
 801a228:	42bd      	cmp	r5, r7
 801a22a:	bf38      	it	cc
 801a22c:	2304      	movcc	r3, #4
 801a22e:	9301      	str	r3, [sp, #4]
 801a230:	9b02      	ldr	r3, [sp, #8]
 801a232:	9103      	str	r1, [sp, #12]
 801a234:	428b      	cmp	r3, r1
 801a236:	d80c      	bhi.n	801a252 <__multiply+0x9a>
 801a238:	2e00      	cmp	r6, #0
 801a23a:	dd03      	ble.n	801a244 <__multiply+0x8c>
 801a23c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 801a240:	2b00      	cmp	r3, #0
 801a242:	d055      	beq.n	801a2f0 <__multiply+0x138>
 801a244:	6106      	str	r6, [r0, #16]
 801a246:	b005      	add	sp, #20
 801a248:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a24c:	f843 2b04 	str.w	r2, [r3], #4
 801a250:	e7d9      	b.n	801a206 <__multiply+0x4e>
 801a252:	f8b1 a000 	ldrh.w	sl, [r1]
 801a256:	f1ba 0f00 	cmp.w	sl, #0
 801a25a:	d01f      	beq.n	801a29c <__multiply+0xe4>
 801a25c:	46c4      	mov	ip, r8
 801a25e:	46a1      	mov	r9, r4
 801a260:	2700      	movs	r7, #0
 801a262:	f85c 2b04 	ldr.w	r2, [ip], #4
 801a266:	f8d9 3000 	ldr.w	r3, [r9]
 801a26a:	fa1f fb82 	uxth.w	fp, r2
 801a26e:	b29b      	uxth	r3, r3
 801a270:	fb0a 330b 	mla	r3, sl, fp, r3
 801a274:	443b      	add	r3, r7
 801a276:	f8d9 7000 	ldr.w	r7, [r9]
 801a27a:	0c12      	lsrs	r2, r2, #16
 801a27c:	0c3f      	lsrs	r7, r7, #16
 801a27e:	fb0a 7202 	mla	r2, sl, r2, r7
 801a282:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 801a286:	b29b      	uxth	r3, r3
 801a288:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a28c:	4565      	cmp	r5, ip
 801a28e:	f849 3b04 	str.w	r3, [r9], #4
 801a292:	ea4f 4712 	mov.w	r7, r2, lsr #16
 801a296:	d8e4      	bhi.n	801a262 <__multiply+0xaa>
 801a298:	9b01      	ldr	r3, [sp, #4]
 801a29a:	50e7      	str	r7, [r4, r3]
 801a29c:	9b03      	ldr	r3, [sp, #12]
 801a29e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 801a2a2:	3104      	adds	r1, #4
 801a2a4:	f1b9 0f00 	cmp.w	r9, #0
 801a2a8:	d020      	beq.n	801a2ec <__multiply+0x134>
 801a2aa:	6823      	ldr	r3, [r4, #0]
 801a2ac:	4647      	mov	r7, r8
 801a2ae:	46a4      	mov	ip, r4
 801a2b0:	f04f 0a00 	mov.w	sl, #0
 801a2b4:	f8b7 b000 	ldrh.w	fp, [r7]
 801a2b8:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801a2bc:	fb09 220b 	mla	r2, r9, fp, r2
 801a2c0:	4452      	add	r2, sl
 801a2c2:	b29b      	uxth	r3, r3
 801a2c4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801a2c8:	f84c 3b04 	str.w	r3, [ip], #4
 801a2cc:	f857 3b04 	ldr.w	r3, [r7], #4
 801a2d0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a2d4:	f8bc 3000 	ldrh.w	r3, [ip]
 801a2d8:	fb09 330a 	mla	r3, r9, sl, r3
 801a2dc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 801a2e0:	42bd      	cmp	r5, r7
 801a2e2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 801a2e6:	d8e5      	bhi.n	801a2b4 <__multiply+0xfc>
 801a2e8:	9a01      	ldr	r2, [sp, #4]
 801a2ea:	50a3      	str	r3, [r4, r2]
 801a2ec:	3404      	adds	r4, #4
 801a2ee:	e79f      	b.n	801a230 <__multiply+0x78>
 801a2f0:	3e01      	subs	r6, #1
 801a2f2:	e7a1      	b.n	801a238 <__multiply+0x80>
 801a2f4:	080208d1 	.word	0x080208d1
 801a2f8:	080208e2 	.word	0x080208e2

0801a2fc <__pow5mult>:
 801a2fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 801a300:	4615      	mov	r5, r2
 801a302:	f012 0203 	ands.w	r2, r2, #3
 801a306:	4607      	mov	r7, r0
 801a308:	460e      	mov	r6, r1
 801a30a:	d007      	beq.n	801a31c <__pow5mult+0x20>
 801a30c:	4c25      	ldr	r4, [pc, #148]	@ (801a3a4 <__pow5mult+0xa8>)
 801a30e:	3a01      	subs	r2, #1
 801a310:	2300      	movs	r3, #0
 801a312:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 801a316:	f7ff fe5d 	bl	8019fd4 <__multadd>
 801a31a:	4606      	mov	r6, r0
 801a31c:	10ad      	asrs	r5, r5, #2
 801a31e:	d03d      	beq.n	801a39c <__pow5mult+0xa0>
 801a320:	69fc      	ldr	r4, [r7, #28]
 801a322:	b97c      	cbnz	r4, 801a344 <__pow5mult+0x48>
 801a324:	2010      	movs	r0, #16
 801a326:	f7ff fd3d 	bl	8019da4 <malloc>
 801a32a:	4602      	mov	r2, r0
 801a32c:	61f8      	str	r0, [r7, #28]
 801a32e:	b928      	cbnz	r0, 801a33c <__pow5mult+0x40>
 801a330:	4b1d      	ldr	r3, [pc, #116]	@ (801a3a8 <__pow5mult+0xac>)
 801a332:	481e      	ldr	r0, [pc, #120]	@ (801a3ac <__pow5mult+0xb0>)
 801a334:	f240 11b3 	movw	r1, #435	@ 0x1b3
 801a338:	f001 fb62 	bl	801ba00 <__assert_func>
 801a33c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 801a340:	6004      	str	r4, [r0, #0]
 801a342:	60c4      	str	r4, [r0, #12]
 801a344:	f8d7 801c 	ldr.w	r8, [r7, #28]
 801a348:	f8d8 4008 	ldr.w	r4, [r8, #8]
 801a34c:	b94c      	cbnz	r4, 801a362 <__pow5mult+0x66>
 801a34e:	f240 2171 	movw	r1, #625	@ 0x271
 801a352:	4638      	mov	r0, r7
 801a354:	f7ff ff1a 	bl	801a18c <__i2b>
 801a358:	2300      	movs	r3, #0
 801a35a:	f8c8 0008 	str.w	r0, [r8, #8]
 801a35e:	4604      	mov	r4, r0
 801a360:	6003      	str	r3, [r0, #0]
 801a362:	f04f 0900 	mov.w	r9, #0
 801a366:	07eb      	lsls	r3, r5, #31
 801a368:	d50a      	bpl.n	801a380 <__pow5mult+0x84>
 801a36a:	4631      	mov	r1, r6
 801a36c:	4622      	mov	r2, r4
 801a36e:	4638      	mov	r0, r7
 801a370:	f7ff ff22 	bl	801a1b8 <__multiply>
 801a374:	4631      	mov	r1, r6
 801a376:	4680      	mov	r8, r0
 801a378:	4638      	mov	r0, r7
 801a37a:	f7ff fe09 	bl	8019f90 <_Bfree>
 801a37e:	4646      	mov	r6, r8
 801a380:	106d      	asrs	r5, r5, #1
 801a382:	d00b      	beq.n	801a39c <__pow5mult+0xa0>
 801a384:	6820      	ldr	r0, [r4, #0]
 801a386:	b938      	cbnz	r0, 801a398 <__pow5mult+0x9c>
 801a388:	4622      	mov	r2, r4
 801a38a:	4621      	mov	r1, r4
 801a38c:	4638      	mov	r0, r7
 801a38e:	f7ff ff13 	bl	801a1b8 <__multiply>
 801a392:	6020      	str	r0, [r4, #0]
 801a394:	f8c0 9000 	str.w	r9, [r0]
 801a398:	4604      	mov	r4, r0
 801a39a:	e7e4      	b.n	801a366 <__pow5mult+0x6a>
 801a39c:	4630      	mov	r0, r6
 801a39e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801a3a2:	bf00      	nop
 801a3a4:	080209f4 	.word	0x080209f4
 801a3a8:	08020862 	.word	0x08020862
 801a3ac:	080208e2 	.word	0x080208e2

0801a3b0 <__lshift>:
 801a3b0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801a3b4:	460c      	mov	r4, r1
 801a3b6:	6849      	ldr	r1, [r1, #4]
 801a3b8:	6923      	ldr	r3, [r4, #16]
 801a3ba:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801a3be:	68a3      	ldr	r3, [r4, #8]
 801a3c0:	4607      	mov	r7, r0
 801a3c2:	4691      	mov	r9, r2
 801a3c4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 801a3c8:	f108 0601 	add.w	r6, r8, #1
 801a3cc:	42b3      	cmp	r3, r6
 801a3ce:	db0b      	blt.n	801a3e8 <__lshift+0x38>
 801a3d0:	4638      	mov	r0, r7
 801a3d2:	f7ff fd9d 	bl	8019f10 <_Balloc>
 801a3d6:	4605      	mov	r5, r0
 801a3d8:	b948      	cbnz	r0, 801a3ee <__lshift+0x3e>
 801a3da:	4602      	mov	r2, r0
 801a3dc:	4b28      	ldr	r3, [pc, #160]	@ (801a480 <__lshift+0xd0>)
 801a3de:	4829      	ldr	r0, [pc, #164]	@ (801a484 <__lshift+0xd4>)
 801a3e0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 801a3e4:	f001 fb0c 	bl	801ba00 <__assert_func>
 801a3e8:	3101      	adds	r1, #1
 801a3ea:	005b      	lsls	r3, r3, #1
 801a3ec:	e7ee      	b.n	801a3cc <__lshift+0x1c>
 801a3ee:	2300      	movs	r3, #0
 801a3f0:	f100 0114 	add.w	r1, r0, #20
 801a3f4:	f100 0210 	add.w	r2, r0, #16
 801a3f8:	4618      	mov	r0, r3
 801a3fa:	4553      	cmp	r3, sl
 801a3fc:	db33      	blt.n	801a466 <__lshift+0xb6>
 801a3fe:	6920      	ldr	r0, [r4, #16]
 801a400:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 801a404:	f104 0314 	add.w	r3, r4, #20
 801a408:	f019 091f 	ands.w	r9, r9, #31
 801a40c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 801a410:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 801a414:	d02b      	beq.n	801a46e <__lshift+0xbe>
 801a416:	f1c9 0e20 	rsb	lr, r9, #32
 801a41a:	468a      	mov	sl, r1
 801a41c:	2200      	movs	r2, #0
 801a41e:	6818      	ldr	r0, [r3, #0]
 801a420:	fa00 f009 	lsl.w	r0, r0, r9
 801a424:	4310      	orrs	r0, r2
 801a426:	f84a 0b04 	str.w	r0, [sl], #4
 801a42a:	f853 2b04 	ldr.w	r2, [r3], #4
 801a42e:	459c      	cmp	ip, r3
 801a430:	fa22 f20e 	lsr.w	r2, r2, lr
 801a434:	d8f3      	bhi.n	801a41e <__lshift+0x6e>
 801a436:	ebac 0304 	sub.w	r3, ip, r4
 801a43a:	3b15      	subs	r3, #21
 801a43c:	f023 0303 	bic.w	r3, r3, #3
 801a440:	3304      	adds	r3, #4
 801a442:	f104 0015 	add.w	r0, r4, #21
 801a446:	4560      	cmp	r0, ip
 801a448:	bf88      	it	hi
 801a44a:	2304      	movhi	r3, #4
 801a44c:	50ca      	str	r2, [r1, r3]
 801a44e:	b10a      	cbz	r2, 801a454 <__lshift+0xa4>
 801a450:	f108 0602 	add.w	r6, r8, #2
 801a454:	3e01      	subs	r6, #1
 801a456:	4638      	mov	r0, r7
 801a458:	612e      	str	r6, [r5, #16]
 801a45a:	4621      	mov	r1, r4
 801a45c:	f7ff fd98 	bl	8019f90 <_Bfree>
 801a460:	4628      	mov	r0, r5
 801a462:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801a466:	f842 0f04 	str.w	r0, [r2, #4]!
 801a46a:	3301      	adds	r3, #1
 801a46c:	e7c5      	b.n	801a3fa <__lshift+0x4a>
 801a46e:	3904      	subs	r1, #4
 801a470:	f853 2b04 	ldr.w	r2, [r3], #4
 801a474:	f841 2f04 	str.w	r2, [r1, #4]!
 801a478:	459c      	cmp	ip, r3
 801a47a:	d8f9      	bhi.n	801a470 <__lshift+0xc0>
 801a47c:	e7ea      	b.n	801a454 <__lshift+0xa4>
 801a47e:	bf00      	nop
 801a480:	080208d1 	.word	0x080208d1
 801a484:	080208e2 	.word	0x080208e2

0801a488 <__mcmp>:
 801a488:	690a      	ldr	r2, [r1, #16]
 801a48a:	4603      	mov	r3, r0
 801a48c:	6900      	ldr	r0, [r0, #16]
 801a48e:	1a80      	subs	r0, r0, r2
 801a490:	b530      	push	{r4, r5, lr}
 801a492:	d10e      	bne.n	801a4b2 <__mcmp+0x2a>
 801a494:	3314      	adds	r3, #20
 801a496:	3114      	adds	r1, #20
 801a498:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801a49c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 801a4a0:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 801a4a4:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 801a4a8:	4295      	cmp	r5, r2
 801a4aa:	d003      	beq.n	801a4b4 <__mcmp+0x2c>
 801a4ac:	d205      	bcs.n	801a4ba <__mcmp+0x32>
 801a4ae:	f04f 30ff 	mov.w	r0, #4294967295
 801a4b2:	bd30      	pop	{r4, r5, pc}
 801a4b4:	42a3      	cmp	r3, r4
 801a4b6:	d3f3      	bcc.n	801a4a0 <__mcmp+0x18>
 801a4b8:	e7fb      	b.n	801a4b2 <__mcmp+0x2a>
 801a4ba:	2001      	movs	r0, #1
 801a4bc:	e7f9      	b.n	801a4b2 <__mcmp+0x2a>
	...

0801a4c0 <__mdiff>:
 801a4c0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a4c4:	4689      	mov	r9, r1
 801a4c6:	4606      	mov	r6, r0
 801a4c8:	4611      	mov	r1, r2
 801a4ca:	4648      	mov	r0, r9
 801a4cc:	4614      	mov	r4, r2
 801a4ce:	f7ff ffdb 	bl	801a488 <__mcmp>
 801a4d2:	1e05      	subs	r5, r0, #0
 801a4d4:	d112      	bne.n	801a4fc <__mdiff+0x3c>
 801a4d6:	4629      	mov	r1, r5
 801a4d8:	4630      	mov	r0, r6
 801a4da:	f7ff fd19 	bl	8019f10 <_Balloc>
 801a4de:	4602      	mov	r2, r0
 801a4e0:	b928      	cbnz	r0, 801a4ee <__mdiff+0x2e>
 801a4e2:	4b3f      	ldr	r3, [pc, #252]	@ (801a5e0 <__mdiff+0x120>)
 801a4e4:	f240 2137 	movw	r1, #567	@ 0x237
 801a4e8:	483e      	ldr	r0, [pc, #248]	@ (801a5e4 <__mdiff+0x124>)
 801a4ea:	f001 fa89 	bl	801ba00 <__assert_func>
 801a4ee:	2301      	movs	r3, #1
 801a4f0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 801a4f4:	4610      	mov	r0, r2
 801a4f6:	b003      	add	sp, #12
 801a4f8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a4fc:	bfbc      	itt	lt
 801a4fe:	464b      	movlt	r3, r9
 801a500:	46a1      	movlt	r9, r4
 801a502:	4630      	mov	r0, r6
 801a504:	f8d9 1004 	ldr.w	r1, [r9, #4]
 801a508:	bfba      	itte	lt
 801a50a:	461c      	movlt	r4, r3
 801a50c:	2501      	movlt	r5, #1
 801a50e:	2500      	movge	r5, #0
 801a510:	f7ff fcfe 	bl	8019f10 <_Balloc>
 801a514:	4602      	mov	r2, r0
 801a516:	b918      	cbnz	r0, 801a520 <__mdiff+0x60>
 801a518:	4b31      	ldr	r3, [pc, #196]	@ (801a5e0 <__mdiff+0x120>)
 801a51a:	f240 2145 	movw	r1, #581	@ 0x245
 801a51e:	e7e3      	b.n	801a4e8 <__mdiff+0x28>
 801a520:	f8d9 7010 	ldr.w	r7, [r9, #16]
 801a524:	6926      	ldr	r6, [r4, #16]
 801a526:	60c5      	str	r5, [r0, #12]
 801a528:	f109 0310 	add.w	r3, r9, #16
 801a52c:	f109 0514 	add.w	r5, r9, #20
 801a530:	f104 0e14 	add.w	lr, r4, #20
 801a534:	f100 0b14 	add.w	fp, r0, #20
 801a538:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 801a53c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 801a540:	9301      	str	r3, [sp, #4]
 801a542:	46d9      	mov	r9, fp
 801a544:	f04f 0c00 	mov.w	ip, #0
 801a548:	9b01      	ldr	r3, [sp, #4]
 801a54a:	f85e 0b04 	ldr.w	r0, [lr], #4
 801a54e:	f853 af04 	ldr.w	sl, [r3, #4]!
 801a552:	9301      	str	r3, [sp, #4]
 801a554:	fa1f f38a 	uxth.w	r3, sl
 801a558:	4619      	mov	r1, r3
 801a55a:	b283      	uxth	r3, r0
 801a55c:	1acb      	subs	r3, r1, r3
 801a55e:	0c00      	lsrs	r0, r0, #16
 801a560:	4463      	add	r3, ip
 801a562:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 801a566:	eb00 4023 	add.w	r0, r0, r3, asr #16
 801a56a:	b29b      	uxth	r3, r3
 801a56c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 801a570:	4576      	cmp	r6, lr
 801a572:	f849 3b04 	str.w	r3, [r9], #4
 801a576:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a57a:	d8e5      	bhi.n	801a548 <__mdiff+0x88>
 801a57c:	1b33      	subs	r3, r6, r4
 801a57e:	3b15      	subs	r3, #21
 801a580:	f023 0303 	bic.w	r3, r3, #3
 801a584:	3415      	adds	r4, #21
 801a586:	3304      	adds	r3, #4
 801a588:	42a6      	cmp	r6, r4
 801a58a:	bf38      	it	cc
 801a58c:	2304      	movcc	r3, #4
 801a58e:	441d      	add	r5, r3
 801a590:	445b      	add	r3, fp
 801a592:	461e      	mov	r6, r3
 801a594:	462c      	mov	r4, r5
 801a596:	4544      	cmp	r4, r8
 801a598:	d30e      	bcc.n	801a5b8 <__mdiff+0xf8>
 801a59a:	f108 0103 	add.w	r1, r8, #3
 801a59e:	1b49      	subs	r1, r1, r5
 801a5a0:	f021 0103 	bic.w	r1, r1, #3
 801a5a4:	3d03      	subs	r5, #3
 801a5a6:	45a8      	cmp	r8, r5
 801a5a8:	bf38      	it	cc
 801a5aa:	2100      	movcc	r1, #0
 801a5ac:	440b      	add	r3, r1
 801a5ae:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a5b2:	b191      	cbz	r1, 801a5da <__mdiff+0x11a>
 801a5b4:	6117      	str	r7, [r2, #16]
 801a5b6:	e79d      	b.n	801a4f4 <__mdiff+0x34>
 801a5b8:	f854 1b04 	ldr.w	r1, [r4], #4
 801a5bc:	46e6      	mov	lr, ip
 801a5be:	0c08      	lsrs	r0, r1, #16
 801a5c0:	fa1c fc81 	uxtah	ip, ip, r1
 801a5c4:	4471      	add	r1, lr
 801a5c6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801a5ca:	b289      	uxth	r1, r1
 801a5cc:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 801a5d0:	f846 1b04 	str.w	r1, [r6], #4
 801a5d4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 801a5d8:	e7dd      	b.n	801a596 <__mdiff+0xd6>
 801a5da:	3f01      	subs	r7, #1
 801a5dc:	e7e7      	b.n	801a5ae <__mdiff+0xee>
 801a5de:	bf00      	nop
 801a5e0:	080208d1 	.word	0x080208d1
 801a5e4:	080208e2 	.word	0x080208e2

0801a5e8 <__ulp>:
 801a5e8:	b082      	sub	sp, #8
 801a5ea:	ed8d 0b00 	vstr	d0, [sp]
 801a5ee:	9a01      	ldr	r2, [sp, #4]
 801a5f0:	4b0f      	ldr	r3, [pc, #60]	@ (801a630 <__ulp+0x48>)
 801a5f2:	4013      	ands	r3, r2
 801a5f4:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 801a5f8:	2b00      	cmp	r3, #0
 801a5fa:	dc08      	bgt.n	801a60e <__ulp+0x26>
 801a5fc:	425b      	negs	r3, r3
 801a5fe:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801a602:	ea4f 5223 	mov.w	r2, r3, asr #20
 801a606:	da04      	bge.n	801a612 <__ulp+0x2a>
 801a608:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801a60c:	4113      	asrs	r3, r2
 801a60e:	2200      	movs	r2, #0
 801a610:	e008      	b.n	801a624 <__ulp+0x3c>
 801a612:	f1a2 0314 	sub.w	r3, r2, #20
 801a616:	2b1e      	cmp	r3, #30
 801a618:	bfda      	itte	le
 801a61a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801a61e:	40da      	lsrle	r2, r3
 801a620:	2201      	movgt	r2, #1
 801a622:	2300      	movs	r3, #0
 801a624:	4619      	mov	r1, r3
 801a626:	4610      	mov	r0, r2
 801a628:	ec41 0b10 	vmov	d0, r0, r1
 801a62c:	b002      	add	sp, #8
 801a62e:	4770      	bx	lr
 801a630:	7ff00000 	.word	0x7ff00000

0801a634 <__b2d>:
 801a634:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801a638:	6906      	ldr	r6, [r0, #16]
 801a63a:	f100 0814 	add.w	r8, r0, #20
 801a63e:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 801a642:	1f37      	subs	r7, r6, #4
 801a644:	f856 2c04 	ldr.w	r2, [r6, #-4]
 801a648:	4610      	mov	r0, r2
 801a64a:	f7ff fd53 	bl	801a0f4 <__hi0bits>
 801a64e:	f1c0 0320 	rsb	r3, r0, #32
 801a652:	280a      	cmp	r0, #10
 801a654:	600b      	str	r3, [r1, #0]
 801a656:	491b      	ldr	r1, [pc, #108]	@ (801a6c4 <__b2d+0x90>)
 801a658:	dc15      	bgt.n	801a686 <__b2d+0x52>
 801a65a:	f1c0 0c0b 	rsb	ip, r0, #11
 801a65e:	fa22 f30c 	lsr.w	r3, r2, ip
 801a662:	45b8      	cmp	r8, r7
 801a664:	ea43 0501 	orr.w	r5, r3, r1
 801a668:	bf34      	ite	cc
 801a66a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a66e:	2300      	movcs	r3, #0
 801a670:	3015      	adds	r0, #21
 801a672:	fa02 f000 	lsl.w	r0, r2, r0
 801a676:	fa23 f30c 	lsr.w	r3, r3, ip
 801a67a:	4303      	orrs	r3, r0
 801a67c:	461c      	mov	r4, r3
 801a67e:	ec45 4b10 	vmov	d0, r4, r5
 801a682:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801a686:	45b8      	cmp	r8, r7
 801a688:	bf3a      	itte	cc
 801a68a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 801a68e:	f1a6 0708 	subcc.w	r7, r6, #8
 801a692:	2300      	movcs	r3, #0
 801a694:	380b      	subs	r0, #11
 801a696:	d012      	beq.n	801a6be <__b2d+0x8a>
 801a698:	f1c0 0120 	rsb	r1, r0, #32
 801a69c:	fa23 f401 	lsr.w	r4, r3, r1
 801a6a0:	4082      	lsls	r2, r0
 801a6a2:	4322      	orrs	r2, r4
 801a6a4:	4547      	cmp	r7, r8
 801a6a6:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 801a6aa:	bf8c      	ite	hi
 801a6ac:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 801a6b0:	2200      	movls	r2, #0
 801a6b2:	4083      	lsls	r3, r0
 801a6b4:	40ca      	lsrs	r2, r1
 801a6b6:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 801a6ba:	4313      	orrs	r3, r2
 801a6bc:	e7de      	b.n	801a67c <__b2d+0x48>
 801a6be:	ea42 0501 	orr.w	r5, r2, r1
 801a6c2:	e7db      	b.n	801a67c <__b2d+0x48>
 801a6c4:	3ff00000 	.word	0x3ff00000

0801a6c8 <__d2b>:
 801a6c8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 801a6cc:	460f      	mov	r7, r1
 801a6ce:	2101      	movs	r1, #1
 801a6d0:	ec59 8b10 	vmov	r8, r9, d0
 801a6d4:	4616      	mov	r6, r2
 801a6d6:	f7ff fc1b 	bl	8019f10 <_Balloc>
 801a6da:	4604      	mov	r4, r0
 801a6dc:	b930      	cbnz	r0, 801a6ec <__d2b+0x24>
 801a6de:	4602      	mov	r2, r0
 801a6e0:	4b23      	ldr	r3, [pc, #140]	@ (801a770 <__d2b+0xa8>)
 801a6e2:	4824      	ldr	r0, [pc, #144]	@ (801a774 <__d2b+0xac>)
 801a6e4:	f240 310f 	movw	r1, #783	@ 0x30f
 801a6e8:	f001 f98a 	bl	801ba00 <__assert_func>
 801a6ec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 801a6f0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801a6f4:	b10d      	cbz	r5, 801a6fa <__d2b+0x32>
 801a6f6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801a6fa:	9301      	str	r3, [sp, #4]
 801a6fc:	f1b8 0300 	subs.w	r3, r8, #0
 801a700:	d023      	beq.n	801a74a <__d2b+0x82>
 801a702:	4668      	mov	r0, sp
 801a704:	9300      	str	r3, [sp, #0]
 801a706:	f7ff fd14 	bl	801a132 <__lo0bits>
 801a70a:	e9dd 1200 	ldrd	r1, r2, [sp]
 801a70e:	b1d0      	cbz	r0, 801a746 <__d2b+0x7e>
 801a710:	f1c0 0320 	rsb	r3, r0, #32
 801a714:	fa02 f303 	lsl.w	r3, r2, r3
 801a718:	430b      	orrs	r3, r1
 801a71a:	40c2      	lsrs	r2, r0
 801a71c:	6163      	str	r3, [r4, #20]
 801a71e:	9201      	str	r2, [sp, #4]
 801a720:	9b01      	ldr	r3, [sp, #4]
 801a722:	61a3      	str	r3, [r4, #24]
 801a724:	2b00      	cmp	r3, #0
 801a726:	bf0c      	ite	eq
 801a728:	2201      	moveq	r2, #1
 801a72a:	2202      	movne	r2, #2
 801a72c:	6122      	str	r2, [r4, #16]
 801a72e:	b1a5      	cbz	r5, 801a75a <__d2b+0x92>
 801a730:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801a734:	4405      	add	r5, r0
 801a736:	603d      	str	r5, [r7, #0]
 801a738:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 801a73c:	6030      	str	r0, [r6, #0]
 801a73e:	4620      	mov	r0, r4
 801a740:	b003      	add	sp, #12
 801a742:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801a746:	6161      	str	r1, [r4, #20]
 801a748:	e7ea      	b.n	801a720 <__d2b+0x58>
 801a74a:	a801      	add	r0, sp, #4
 801a74c:	f7ff fcf1 	bl	801a132 <__lo0bits>
 801a750:	9b01      	ldr	r3, [sp, #4]
 801a752:	6163      	str	r3, [r4, #20]
 801a754:	3020      	adds	r0, #32
 801a756:	2201      	movs	r2, #1
 801a758:	e7e8      	b.n	801a72c <__d2b+0x64>
 801a75a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 801a75e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 801a762:	6038      	str	r0, [r7, #0]
 801a764:	6918      	ldr	r0, [r3, #16]
 801a766:	f7ff fcc5 	bl	801a0f4 <__hi0bits>
 801a76a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 801a76e:	e7e5      	b.n	801a73c <__d2b+0x74>
 801a770:	080208d1 	.word	0x080208d1
 801a774:	080208e2 	.word	0x080208e2

0801a778 <__ratio>:
 801a778:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a77c:	b085      	sub	sp, #20
 801a77e:	e9cd 1000 	strd	r1, r0, [sp]
 801a782:	a902      	add	r1, sp, #8
 801a784:	f7ff ff56 	bl	801a634 <__b2d>
 801a788:	9800      	ldr	r0, [sp, #0]
 801a78a:	a903      	add	r1, sp, #12
 801a78c:	ec55 4b10 	vmov	r4, r5, d0
 801a790:	f7ff ff50 	bl	801a634 <__b2d>
 801a794:	9b01      	ldr	r3, [sp, #4]
 801a796:	6919      	ldr	r1, [r3, #16]
 801a798:	9b00      	ldr	r3, [sp, #0]
 801a79a:	691b      	ldr	r3, [r3, #16]
 801a79c:	1ac9      	subs	r1, r1, r3
 801a79e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801a7a2:	1a9b      	subs	r3, r3, r2
 801a7a4:	ec5b ab10 	vmov	sl, fp, d0
 801a7a8:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 801a7ac:	2b00      	cmp	r3, #0
 801a7ae:	bfce      	itee	gt
 801a7b0:	462a      	movgt	r2, r5
 801a7b2:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801a7b6:	465a      	movle	r2, fp
 801a7b8:	462f      	mov	r7, r5
 801a7ba:	46d9      	mov	r9, fp
 801a7bc:	bfcc      	ite	gt
 801a7be:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801a7c2:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801a7c6:	464b      	mov	r3, r9
 801a7c8:	4652      	mov	r2, sl
 801a7ca:	4620      	mov	r0, r4
 801a7cc:	4639      	mov	r1, r7
 801a7ce:	f7e6 f815 	bl	80007fc <__aeabi_ddiv>
 801a7d2:	ec41 0b10 	vmov	d0, r0, r1
 801a7d6:	b005      	add	sp, #20
 801a7d8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

0801a7dc <__copybits>:
 801a7dc:	3901      	subs	r1, #1
 801a7de:	b570      	push	{r4, r5, r6, lr}
 801a7e0:	1149      	asrs	r1, r1, #5
 801a7e2:	6914      	ldr	r4, [r2, #16]
 801a7e4:	3101      	adds	r1, #1
 801a7e6:	f102 0314 	add.w	r3, r2, #20
 801a7ea:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 801a7ee:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801a7f2:	1f05      	subs	r5, r0, #4
 801a7f4:	42a3      	cmp	r3, r4
 801a7f6:	d30c      	bcc.n	801a812 <__copybits+0x36>
 801a7f8:	1aa3      	subs	r3, r4, r2
 801a7fa:	3b11      	subs	r3, #17
 801a7fc:	f023 0303 	bic.w	r3, r3, #3
 801a800:	3211      	adds	r2, #17
 801a802:	42a2      	cmp	r2, r4
 801a804:	bf88      	it	hi
 801a806:	2300      	movhi	r3, #0
 801a808:	4418      	add	r0, r3
 801a80a:	2300      	movs	r3, #0
 801a80c:	4288      	cmp	r0, r1
 801a80e:	d305      	bcc.n	801a81c <__copybits+0x40>
 801a810:	bd70      	pop	{r4, r5, r6, pc}
 801a812:	f853 6b04 	ldr.w	r6, [r3], #4
 801a816:	f845 6f04 	str.w	r6, [r5, #4]!
 801a81a:	e7eb      	b.n	801a7f4 <__copybits+0x18>
 801a81c:	f840 3b04 	str.w	r3, [r0], #4
 801a820:	e7f4      	b.n	801a80c <__copybits+0x30>

0801a822 <__any_on>:
 801a822:	f100 0214 	add.w	r2, r0, #20
 801a826:	6900      	ldr	r0, [r0, #16]
 801a828:	114b      	asrs	r3, r1, #5
 801a82a:	4298      	cmp	r0, r3
 801a82c:	b510      	push	{r4, lr}
 801a82e:	db11      	blt.n	801a854 <__any_on+0x32>
 801a830:	dd0a      	ble.n	801a848 <__any_on+0x26>
 801a832:	f011 011f 	ands.w	r1, r1, #31
 801a836:	d007      	beq.n	801a848 <__any_on+0x26>
 801a838:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 801a83c:	fa24 f001 	lsr.w	r0, r4, r1
 801a840:	fa00 f101 	lsl.w	r1, r0, r1
 801a844:	428c      	cmp	r4, r1
 801a846:	d10b      	bne.n	801a860 <__any_on+0x3e>
 801a848:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801a84c:	4293      	cmp	r3, r2
 801a84e:	d803      	bhi.n	801a858 <__any_on+0x36>
 801a850:	2000      	movs	r0, #0
 801a852:	bd10      	pop	{r4, pc}
 801a854:	4603      	mov	r3, r0
 801a856:	e7f7      	b.n	801a848 <__any_on+0x26>
 801a858:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801a85c:	2900      	cmp	r1, #0
 801a85e:	d0f5      	beq.n	801a84c <__any_on+0x2a>
 801a860:	2001      	movs	r0, #1
 801a862:	e7f6      	b.n	801a852 <__any_on+0x30>

0801a864 <sulp>:
 801a864:	b570      	push	{r4, r5, r6, lr}
 801a866:	4604      	mov	r4, r0
 801a868:	460d      	mov	r5, r1
 801a86a:	ec45 4b10 	vmov	d0, r4, r5
 801a86e:	4616      	mov	r6, r2
 801a870:	f7ff feba 	bl	801a5e8 <__ulp>
 801a874:	ec51 0b10 	vmov	r0, r1, d0
 801a878:	b17e      	cbz	r6, 801a89a <sulp+0x36>
 801a87a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 801a87e:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801a882:	2b00      	cmp	r3, #0
 801a884:	dd09      	ble.n	801a89a <sulp+0x36>
 801a886:	051b      	lsls	r3, r3, #20
 801a888:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 801a88c:	2400      	movs	r4, #0
 801a88e:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 801a892:	4622      	mov	r2, r4
 801a894:	462b      	mov	r3, r5
 801a896:	f7e5 fe87 	bl	80005a8 <__aeabi_dmul>
 801a89a:	ec41 0b10 	vmov	d0, r0, r1
 801a89e:	bd70      	pop	{r4, r5, r6, pc}

0801a8a0 <_strtod_l>:
 801a8a0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801a8a4:	b09f      	sub	sp, #124	@ 0x7c
 801a8a6:	460c      	mov	r4, r1
 801a8a8:	9217      	str	r2, [sp, #92]	@ 0x5c
 801a8aa:	2200      	movs	r2, #0
 801a8ac:	921a      	str	r2, [sp, #104]	@ 0x68
 801a8ae:	9005      	str	r0, [sp, #20]
 801a8b0:	f04f 0a00 	mov.w	sl, #0
 801a8b4:	f04f 0b00 	mov.w	fp, #0
 801a8b8:	460a      	mov	r2, r1
 801a8ba:	9219      	str	r2, [sp, #100]	@ 0x64
 801a8bc:	7811      	ldrb	r1, [r2, #0]
 801a8be:	292b      	cmp	r1, #43	@ 0x2b
 801a8c0:	d04a      	beq.n	801a958 <_strtod_l+0xb8>
 801a8c2:	d838      	bhi.n	801a936 <_strtod_l+0x96>
 801a8c4:	290d      	cmp	r1, #13
 801a8c6:	d832      	bhi.n	801a92e <_strtod_l+0x8e>
 801a8c8:	2908      	cmp	r1, #8
 801a8ca:	d832      	bhi.n	801a932 <_strtod_l+0x92>
 801a8cc:	2900      	cmp	r1, #0
 801a8ce:	d03b      	beq.n	801a948 <_strtod_l+0xa8>
 801a8d0:	2200      	movs	r2, #0
 801a8d2:	920e      	str	r2, [sp, #56]	@ 0x38
 801a8d4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 801a8d6:	782a      	ldrb	r2, [r5, #0]
 801a8d8:	2a30      	cmp	r2, #48	@ 0x30
 801a8da:	f040 80b2 	bne.w	801aa42 <_strtod_l+0x1a2>
 801a8de:	786a      	ldrb	r2, [r5, #1]
 801a8e0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801a8e4:	2a58      	cmp	r2, #88	@ 0x58
 801a8e6:	d16e      	bne.n	801a9c6 <_strtod_l+0x126>
 801a8e8:	9302      	str	r3, [sp, #8]
 801a8ea:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a8ec:	9301      	str	r3, [sp, #4]
 801a8ee:	ab1a      	add	r3, sp, #104	@ 0x68
 801a8f0:	9300      	str	r3, [sp, #0]
 801a8f2:	4a8f      	ldr	r2, [pc, #572]	@ (801ab30 <_strtod_l+0x290>)
 801a8f4:	9805      	ldr	r0, [sp, #20]
 801a8f6:	ab1b      	add	r3, sp, #108	@ 0x6c
 801a8f8:	a919      	add	r1, sp, #100	@ 0x64
 801a8fa:	f001 f91b 	bl	801bb34 <__gethex>
 801a8fe:	f010 060f 	ands.w	r6, r0, #15
 801a902:	4604      	mov	r4, r0
 801a904:	d005      	beq.n	801a912 <_strtod_l+0x72>
 801a906:	2e06      	cmp	r6, #6
 801a908:	d128      	bne.n	801a95c <_strtod_l+0xbc>
 801a90a:	3501      	adds	r5, #1
 801a90c:	2300      	movs	r3, #0
 801a90e:	9519      	str	r5, [sp, #100]	@ 0x64
 801a910:	930e      	str	r3, [sp, #56]	@ 0x38
 801a912:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801a914:	2b00      	cmp	r3, #0
 801a916:	f040 858e 	bne.w	801b436 <_strtod_l+0xb96>
 801a91a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801a91c:	b1cb      	cbz	r3, 801a952 <_strtod_l+0xb2>
 801a91e:	4652      	mov	r2, sl
 801a920:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 801a924:	ec43 2b10 	vmov	d0, r2, r3
 801a928:	b01f      	add	sp, #124	@ 0x7c
 801a92a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801a92e:	2920      	cmp	r1, #32
 801a930:	d1ce      	bne.n	801a8d0 <_strtod_l+0x30>
 801a932:	3201      	adds	r2, #1
 801a934:	e7c1      	b.n	801a8ba <_strtod_l+0x1a>
 801a936:	292d      	cmp	r1, #45	@ 0x2d
 801a938:	d1ca      	bne.n	801a8d0 <_strtod_l+0x30>
 801a93a:	2101      	movs	r1, #1
 801a93c:	910e      	str	r1, [sp, #56]	@ 0x38
 801a93e:	1c51      	adds	r1, r2, #1
 801a940:	9119      	str	r1, [sp, #100]	@ 0x64
 801a942:	7852      	ldrb	r2, [r2, #1]
 801a944:	2a00      	cmp	r2, #0
 801a946:	d1c5      	bne.n	801a8d4 <_strtod_l+0x34>
 801a948:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 801a94a:	9419      	str	r4, [sp, #100]	@ 0x64
 801a94c:	2b00      	cmp	r3, #0
 801a94e:	f040 8570 	bne.w	801b432 <_strtod_l+0xb92>
 801a952:	4652      	mov	r2, sl
 801a954:	465b      	mov	r3, fp
 801a956:	e7e5      	b.n	801a924 <_strtod_l+0x84>
 801a958:	2100      	movs	r1, #0
 801a95a:	e7ef      	b.n	801a93c <_strtod_l+0x9c>
 801a95c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801a95e:	b13a      	cbz	r2, 801a970 <_strtod_l+0xd0>
 801a960:	2135      	movs	r1, #53	@ 0x35
 801a962:	a81c      	add	r0, sp, #112	@ 0x70
 801a964:	f7ff ff3a 	bl	801a7dc <__copybits>
 801a968:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801a96a:	9805      	ldr	r0, [sp, #20]
 801a96c:	f7ff fb10 	bl	8019f90 <_Bfree>
 801a970:	3e01      	subs	r6, #1
 801a972:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 801a974:	2e04      	cmp	r6, #4
 801a976:	d806      	bhi.n	801a986 <_strtod_l+0xe6>
 801a978:	e8df f006 	tbb	[pc, r6]
 801a97c:	201d0314 	.word	0x201d0314
 801a980:	14          	.byte	0x14
 801a981:	00          	.byte	0x00
 801a982:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 801a986:	05e1      	lsls	r1, r4, #23
 801a988:	bf48      	it	mi
 801a98a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 801a98e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801a992:	0d1b      	lsrs	r3, r3, #20
 801a994:	051b      	lsls	r3, r3, #20
 801a996:	2b00      	cmp	r3, #0
 801a998:	d1bb      	bne.n	801a912 <_strtod_l+0x72>
 801a99a:	f7fe fb1f 	bl	8018fdc <__errno>
 801a99e:	2322      	movs	r3, #34	@ 0x22
 801a9a0:	6003      	str	r3, [r0, #0]
 801a9a2:	e7b6      	b.n	801a912 <_strtod_l+0x72>
 801a9a4:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 801a9a8:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 801a9ac:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 801a9b0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 801a9b4:	e7e7      	b.n	801a986 <_strtod_l+0xe6>
 801a9b6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 801ab38 <_strtod_l+0x298>
 801a9ba:	e7e4      	b.n	801a986 <_strtod_l+0xe6>
 801a9bc:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 801a9c0:	f04f 3aff 	mov.w	sl, #4294967295
 801a9c4:	e7df      	b.n	801a986 <_strtod_l+0xe6>
 801a9c6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a9c8:	1c5a      	adds	r2, r3, #1
 801a9ca:	9219      	str	r2, [sp, #100]	@ 0x64
 801a9cc:	785b      	ldrb	r3, [r3, #1]
 801a9ce:	2b30      	cmp	r3, #48	@ 0x30
 801a9d0:	d0f9      	beq.n	801a9c6 <_strtod_l+0x126>
 801a9d2:	2b00      	cmp	r3, #0
 801a9d4:	d09d      	beq.n	801a912 <_strtod_l+0x72>
 801a9d6:	2301      	movs	r3, #1
 801a9d8:	2700      	movs	r7, #0
 801a9da:	9308      	str	r3, [sp, #32]
 801a9dc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801a9de:	930c      	str	r3, [sp, #48]	@ 0x30
 801a9e0:	970b      	str	r7, [sp, #44]	@ 0x2c
 801a9e2:	46b9      	mov	r9, r7
 801a9e4:	220a      	movs	r2, #10
 801a9e6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 801a9e8:	7805      	ldrb	r5, [r0, #0]
 801a9ea:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 801a9ee:	b2d9      	uxtb	r1, r3
 801a9f0:	2909      	cmp	r1, #9
 801a9f2:	d928      	bls.n	801aa46 <_strtod_l+0x1a6>
 801a9f4:	494f      	ldr	r1, [pc, #316]	@ (801ab34 <_strtod_l+0x294>)
 801a9f6:	2201      	movs	r2, #1
 801a9f8:	f000 ffd6 	bl	801b9a8 <strncmp>
 801a9fc:	2800      	cmp	r0, #0
 801a9fe:	d032      	beq.n	801aa66 <_strtod_l+0x1c6>
 801aa00:	2000      	movs	r0, #0
 801aa02:	462a      	mov	r2, r5
 801aa04:	900a      	str	r0, [sp, #40]	@ 0x28
 801aa06:	464d      	mov	r5, r9
 801aa08:	4603      	mov	r3, r0
 801aa0a:	2a65      	cmp	r2, #101	@ 0x65
 801aa0c:	d001      	beq.n	801aa12 <_strtod_l+0x172>
 801aa0e:	2a45      	cmp	r2, #69	@ 0x45
 801aa10:	d114      	bne.n	801aa3c <_strtod_l+0x19c>
 801aa12:	b91d      	cbnz	r5, 801aa1c <_strtod_l+0x17c>
 801aa14:	9a08      	ldr	r2, [sp, #32]
 801aa16:	4302      	orrs	r2, r0
 801aa18:	d096      	beq.n	801a948 <_strtod_l+0xa8>
 801aa1a:	2500      	movs	r5, #0
 801aa1c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 801aa1e:	1c62      	adds	r2, r4, #1
 801aa20:	9219      	str	r2, [sp, #100]	@ 0x64
 801aa22:	7862      	ldrb	r2, [r4, #1]
 801aa24:	2a2b      	cmp	r2, #43	@ 0x2b
 801aa26:	d07a      	beq.n	801ab1e <_strtod_l+0x27e>
 801aa28:	2a2d      	cmp	r2, #45	@ 0x2d
 801aa2a:	d07e      	beq.n	801ab2a <_strtod_l+0x28a>
 801aa2c:	f04f 0c00 	mov.w	ip, #0
 801aa30:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 801aa34:	2909      	cmp	r1, #9
 801aa36:	f240 8085 	bls.w	801ab44 <_strtod_l+0x2a4>
 801aa3a:	9419      	str	r4, [sp, #100]	@ 0x64
 801aa3c:	f04f 0800 	mov.w	r8, #0
 801aa40:	e0a5      	b.n	801ab8e <_strtod_l+0x2ee>
 801aa42:	2300      	movs	r3, #0
 801aa44:	e7c8      	b.n	801a9d8 <_strtod_l+0x138>
 801aa46:	f1b9 0f08 	cmp.w	r9, #8
 801aa4a:	bfd8      	it	le
 801aa4c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 801aa4e:	f100 0001 	add.w	r0, r0, #1
 801aa52:	bfda      	itte	le
 801aa54:	fb02 3301 	mlale	r3, r2, r1, r3
 801aa58:	930b      	strle	r3, [sp, #44]	@ 0x2c
 801aa5a:	fb02 3707 	mlagt	r7, r2, r7, r3
 801aa5e:	f109 0901 	add.w	r9, r9, #1
 801aa62:	9019      	str	r0, [sp, #100]	@ 0x64
 801aa64:	e7bf      	b.n	801a9e6 <_strtod_l+0x146>
 801aa66:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aa68:	1c5a      	adds	r2, r3, #1
 801aa6a:	9219      	str	r2, [sp, #100]	@ 0x64
 801aa6c:	785a      	ldrb	r2, [r3, #1]
 801aa6e:	f1b9 0f00 	cmp.w	r9, #0
 801aa72:	d03b      	beq.n	801aaec <_strtod_l+0x24c>
 801aa74:	900a      	str	r0, [sp, #40]	@ 0x28
 801aa76:	464d      	mov	r5, r9
 801aa78:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 801aa7c:	2b09      	cmp	r3, #9
 801aa7e:	d912      	bls.n	801aaa6 <_strtod_l+0x206>
 801aa80:	2301      	movs	r3, #1
 801aa82:	e7c2      	b.n	801aa0a <_strtod_l+0x16a>
 801aa84:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aa86:	1c5a      	adds	r2, r3, #1
 801aa88:	9219      	str	r2, [sp, #100]	@ 0x64
 801aa8a:	785a      	ldrb	r2, [r3, #1]
 801aa8c:	3001      	adds	r0, #1
 801aa8e:	2a30      	cmp	r2, #48	@ 0x30
 801aa90:	d0f8      	beq.n	801aa84 <_strtod_l+0x1e4>
 801aa92:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 801aa96:	2b08      	cmp	r3, #8
 801aa98:	f200 84d2 	bhi.w	801b440 <_strtod_l+0xba0>
 801aa9c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801aa9e:	900a      	str	r0, [sp, #40]	@ 0x28
 801aaa0:	2000      	movs	r0, #0
 801aaa2:	930c      	str	r3, [sp, #48]	@ 0x30
 801aaa4:	4605      	mov	r5, r0
 801aaa6:	3a30      	subs	r2, #48	@ 0x30
 801aaa8:	f100 0301 	add.w	r3, r0, #1
 801aaac:	d018      	beq.n	801aae0 <_strtod_l+0x240>
 801aaae:	990a      	ldr	r1, [sp, #40]	@ 0x28
 801aab0:	4419      	add	r1, r3
 801aab2:	910a      	str	r1, [sp, #40]	@ 0x28
 801aab4:	462e      	mov	r6, r5
 801aab6:	f04f 0e0a 	mov.w	lr, #10
 801aaba:	1c71      	adds	r1, r6, #1
 801aabc:	eba1 0c05 	sub.w	ip, r1, r5
 801aac0:	4563      	cmp	r3, ip
 801aac2:	dc15      	bgt.n	801aaf0 <_strtod_l+0x250>
 801aac4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 801aac8:	182b      	adds	r3, r5, r0
 801aaca:	2b08      	cmp	r3, #8
 801aacc:	f105 0501 	add.w	r5, r5, #1
 801aad0:	4405      	add	r5, r0
 801aad2:	dc1a      	bgt.n	801ab0a <_strtod_l+0x26a>
 801aad4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801aad6:	230a      	movs	r3, #10
 801aad8:	fb03 2301 	mla	r3, r3, r1, r2
 801aadc:	930b      	str	r3, [sp, #44]	@ 0x2c
 801aade:	2300      	movs	r3, #0
 801aae0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801aae2:	1c51      	adds	r1, r2, #1
 801aae4:	9119      	str	r1, [sp, #100]	@ 0x64
 801aae6:	7852      	ldrb	r2, [r2, #1]
 801aae8:	4618      	mov	r0, r3
 801aaea:	e7c5      	b.n	801aa78 <_strtod_l+0x1d8>
 801aaec:	4648      	mov	r0, r9
 801aaee:	e7ce      	b.n	801aa8e <_strtod_l+0x1ee>
 801aaf0:	2e08      	cmp	r6, #8
 801aaf2:	dc05      	bgt.n	801ab00 <_strtod_l+0x260>
 801aaf4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 801aaf6:	fb0e f606 	mul.w	r6, lr, r6
 801aafa:	960b      	str	r6, [sp, #44]	@ 0x2c
 801aafc:	460e      	mov	r6, r1
 801aafe:	e7dc      	b.n	801aaba <_strtod_l+0x21a>
 801ab00:	2910      	cmp	r1, #16
 801ab02:	bfd8      	it	le
 801ab04:	fb0e f707 	mulle.w	r7, lr, r7
 801ab08:	e7f8      	b.n	801aafc <_strtod_l+0x25c>
 801ab0a:	2b0f      	cmp	r3, #15
 801ab0c:	bfdc      	itt	le
 801ab0e:	230a      	movle	r3, #10
 801ab10:	fb03 2707 	mlale	r7, r3, r7, r2
 801ab14:	e7e3      	b.n	801aade <_strtod_l+0x23e>
 801ab16:	2300      	movs	r3, #0
 801ab18:	930a      	str	r3, [sp, #40]	@ 0x28
 801ab1a:	2301      	movs	r3, #1
 801ab1c:	e77a      	b.n	801aa14 <_strtod_l+0x174>
 801ab1e:	f04f 0c00 	mov.w	ip, #0
 801ab22:	1ca2      	adds	r2, r4, #2
 801ab24:	9219      	str	r2, [sp, #100]	@ 0x64
 801ab26:	78a2      	ldrb	r2, [r4, #2]
 801ab28:	e782      	b.n	801aa30 <_strtod_l+0x190>
 801ab2a:	f04f 0c01 	mov.w	ip, #1
 801ab2e:	e7f8      	b.n	801ab22 <_strtod_l+0x282>
 801ab30:	08020b04 	.word	0x08020b04
 801ab34:	0802093b 	.word	0x0802093b
 801ab38:	7ff00000 	.word	0x7ff00000
 801ab3c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ab3e:	1c51      	adds	r1, r2, #1
 801ab40:	9119      	str	r1, [sp, #100]	@ 0x64
 801ab42:	7852      	ldrb	r2, [r2, #1]
 801ab44:	2a30      	cmp	r2, #48	@ 0x30
 801ab46:	d0f9      	beq.n	801ab3c <_strtod_l+0x29c>
 801ab48:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 801ab4c:	2908      	cmp	r1, #8
 801ab4e:	f63f af75 	bhi.w	801aa3c <_strtod_l+0x19c>
 801ab52:	3a30      	subs	r2, #48	@ 0x30
 801ab54:	9209      	str	r2, [sp, #36]	@ 0x24
 801ab56:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ab58:	920f      	str	r2, [sp, #60]	@ 0x3c
 801ab5a:	f04f 080a 	mov.w	r8, #10
 801ab5e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 801ab60:	1c56      	adds	r6, r2, #1
 801ab62:	9619      	str	r6, [sp, #100]	@ 0x64
 801ab64:	7852      	ldrb	r2, [r2, #1]
 801ab66:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 801ab6a:	f1be 0f09 	cmp.w	lr, #9
 801ab6e:	d939      	bls.n	801abe4 <_strtod_l+0x344>
 801ab70:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 801ab72:	1a76      	subs	r6, r6, r1
 801ab74:	2e08      	cmp	r6, #8
 801ab76:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 801ab7a:	dc03      	bgt.n	801ab84 <_strtod_l+0x2e4>
 801ab7c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801ab7e:	4588      	cmp	r8, r1
 801ab80:	bfa8      	it	ge
 801ab82:	4688      	movge	r8, r1
 801ab84:	f1bc 0f00 	cmp.w	ip, #0
 801ab88:	d001      	beq.n	801ab8e <_strtod_l+0x2ee>
 801ab8a:	f1c8 0800 	rsb	r8, r8, #0
 801ab8e:	2d00      	cmp	r5, #0
 801ab90:	d14e      	bne.n	801ac30 <_strtod_l+0x390>
 801ab92:	9908      	ldr	r1, [sp, #32]
 801ab94:	4308      	orrs	r0, r1
 801ab96:	f47f aebc 	bne.w	801a912 <_strtod_l+0x72>
 801ab9a:	2b00      	cmp	r3, #0
 801ab9c:	f47f aed4 	bne.w	801a948 <_strtod_l+0xa8>
 801aba0:	2a69      	cmp	r2, #105	@ 0x69
 801aba2:	d028      	beq.n	801abf6 <_strtod_l+0x356>
 801aba4:	dc25      	bgt.n	801abf2 <_strtod_l+0x352>
 801aba6:	2a49      	cmp	r2, #73	@ 0x49
 801aba8:	d025      	beq.n	801abf6 <_strtod_l+0x356>
 801abaa:	2a4e      	cmp	r2, #78	@ 0x4e
 801abac:	f47f aecc 	bne.w	801a948 <_strtod_l+0xa8>
 801abb0:	499a      	ldr	r1, [pc, #616]	@ (801ae1c <_strtod_l+0x57c>)
 801abb2:	a819      	add	r0, sp, #100	@ 0x64
 801abb4:	f001 f9e0 	bl	801bf78 <__match>
 801abb8:	2800      	cmp	r0, #0
 801abba:	f43f aec5 	beq.w	801a948 <_strtod_l+0xa8>
 801abbe:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801abc0:	781b      	ldrb	r3, [r3, #0]
 801abc2:	2b28      	cmp	r3, #40	@ 0x28
 801abc4:	d12e      	bne.n	801ac24 <_strtod_l+0x384>
 801abc6:	4996      	ldr	r1, [pc, #600]	@ (801ae20 <_strtod_l+0x580>)
 801abc8:	aa1c      	add	r2, sp, #112	@ 0x70
 801abca:	a819      	add	r0, sp, #100	@ 0x64
 801abcc:	f001 f9e8 	bl	801bfa0 <__hexnan>
 801abd0:	2805      	cmp	r0, #5
 801abd2:	d127      	bne.n	801ac24 <_strtod_l+0x384>
 801abd4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 801abd6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 801abda:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 801abde:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 801abe2:	e696      	b.n	801a912 <_strtod_l+0x72>
 801abe4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801abe6:	fb08 2101 	mla	r1, r8, r1, r2
 801abea:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 801abee:	9209      	str	r2, [sp, #36]	@ 0x24
 801abf0:	e7b5      	b.n	801ab5e <_strtod_l+0x2be>
 801abf2:	2a6e      	cmp	r2, #110	@ 0x6e
 801abf4:	e7da      	b.n	801abac <_strtod_l+0x30c>
 801abf6:	498b      	ldr	r1, [pc, #556]	@ (801ae24 <_strtod_l+0x584>)
 801abf8:	a819      	add	r0, sp, #100	@ 0x64
 801abfa:	f001 f9bd 	bl	801bf78 <__match>
 801abfe:	2800      	cmp	r0, #0
 801ac00:	f43f aea2 	beq.w	801a948 <_strtod_l+0xa8>
 801ac04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac06:	4988      	ldr	r1, [pc, #544]	@ (801ae28 <_strtod_l+0x588>)
 801ac08:	3b01      	subs	r3, #1
 801ac0a:	a819      	add	r0, sp, #100	@ 0x64
 801ac0c:	9319      	str	r3, [sp, #100]	@ 0x64
 801ac0e:	f001 f9b3 	bl	801bf78 <__match>
 801ac12:	b910      	cbnz	r0, 801ac1a <_strtod_l+0x37a>
 801ac14:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801ac16:	3301      	adds	r3, #1
 801ac18:	9319      	str	r3, [sp, #100]	@ 0x64
 801ac1a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 801ae38 <_strtod_l+0x598>
 801ac1e:	f04f 0a00 	mov.w	sl, #0
 801ac22:	e676      	b.n	801a912 <_strtod_l+0x72>
 801ac24:	4881      	ldr	r0, [pc, #516]	@ (801ae2c <_strtod_l+0x58c>)
 801ac26:	f000 fee3 	bl	801b9f0 <nan>
 801ac2a:	ec5b ab10 	vmov	sl, fp, d0
 801ac2e:	e670      	b.n	801a912 <_strtod_l+0x72>
 801ac30:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ac32:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 801ac34:	eba8 0303 	sub.w	r3, r8, r3
 801ac38:	f1b9 0f00 	cmp.w	r9, #0
 801ac3c:	bf08      	it	eq
 801ac3e:	46a9      	moveq	r9, r5
 801ac40:	2d10      	cmp	r5, #16
 801ac42:	9309      	str	r3, [sp, #36]	@ 0x24
 801ac44:	462c      	mov	r4, r5
 801ac46:	bfa8      	it	ge
 801ac48:	2410      	movge	r4, #16
 801ac4a:	f7e5 fc33 	bl	80004b4 <__aeabi_ui2d>
 801ac4e:	2d09      	cmp	r5, #9
 801ac50:	4682      	mov	sl, r0
 801ac52:	468b      	mov	fp, r1
 801ac54:	dc13      	bgt.n	801ac7e <_strtod_l+0x3de>
 801ac56:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac58:	2b00      	cmp	r3, #0
 801ac5a:	f43f ae5a 	beq.w	801a912 <_strtod_l+0x72>
 801ac5e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ac60:	dd78      	ble.n	801ad54 <_strtod_l+0x4b4>
 801ac62:	2b16      	cmp	r3, #22
 801ac64:	dc5f      	bgt.n	801ad26 <_strtod_l+0x486>
 801ac66:	4972      	ldr	r1, [pc, #456]	@ (801ae30 <_strtod_l+0x590>)
 801ac68:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801ac6c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ac70:	4652      	mov	r2, sl
 801ac72:	465b      	mov	r3, fp
 801ac74:	f7e5 fc98 	bl	80005a8 <__aeabi_dmul>
 801ac78:	4682      	mov	sl, r0
 801ac7a:	468b      	mov	fp, r1
 801ac7c:	e649      	b.n	801a912 <_strtod_l+0x72>
 801ac7e:	4b6c      	ldr	r3, [pc, #432]	@ (801ae30 <_strtod_l+0x590>)
 801ac80:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801ac84:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 801ac88:	f7e5 fc8e 	bl	80005a8 <__aeabi_dmul>
 801ac8c:	4682      	mov	sl, r0
 801ac8e:	4638      	mov	r0, r7
 801ac90:	468b      	mov	fp, r1
 801ac92:	f7e5 fc0f 	bl	80004b4 <__aeabi_ui2d>
 801ac96:	4602      	mov	r2, r0
 801ac98:	460b      	mov	r3, r1
 801ac9a:	4650      	mov	r0, sl
 801ac9c:	4659      	mov	r1, fp
 801ac9e:	f7e5 facd 	bl	800023c <__adddf3>
 801aca2:	2d0f      	cmp	r5, #15
 801aca4:	4682      	mov	sl, r0
 801aca6:	468b      	mov	fp, r1
 801aca8:	ddd5      	ble.n	801ac56 <_strtod_l+0x3b6>
 801acaa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801acac:	1b2c      	subs	r4, r5, r4
 801acae:	441c      	add	r4, r3
 801acb0:	2c00      	cmp	r4, #0
 801acb2:	f340 8093 	ble.w	801addc <_strtod_l+0x53c>
 801acb6:	f014 030f 	ands.w	r3, r4, #15
 801acba:	d00a      	beq.n	801acd2 <_strtod_l+0x432>
 801acbc:	495c      	ldr	r1, [pc, #368]	@ (801ae30 <_strtod_l+0x590>)
 801acbe:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 801acc2:	4652      	mov	r2, sl
 801acc4:	465b      	mov	r3, fp
 801acc6:	e9d1 0100 	ldrd	r0, r1, [r1]
 801acca:	f7e5 fc6d 	bl	80005a8 <__aeabi_dmul>
 801acce:	4682      	mov	sl, r0
 801acd0:	468b      	mov	fp, r1
 801acd2:	f034 040f 	bics.w	r4, r4, #15
 801acd6:	d073      	beq.n	801adc0 <_strtod_l+0x520>
 801acd8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 801acdc:	dd49      	ble.n	801ad72 <_strtod_l+0x4d2>
 801acde:	2400      	movs	r4, #0
 801ace0:	46a0      	mov	r8, r4
 801ace2:	940b      	str	r4, [sp, #44]	@ 0x2c
 801ace4:	46a1      	mov	r9, r4
 801ace6:	9a05      	ldr	r2, [sp, #20]
 801ace8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 801ae38 <_strtod_l+0x598>
 801acec:	2322      	movs	r3, #34	@ 0x22
 801acee:	6013      	str	r3, [r2, #0]
 801acf0:	f04f 0a00 	mov.w	sl, #0
 801acf4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801acf6:	2b00      	cmp	r3, #0
 801acf8:	f43f ae0b 	beq.w	801a912 <_strtod_l+0x72>
 801acfc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801acfe:	9805      	ldr	r0, [sp, #20]
 801ad00:	f7ff f946 	bl	8019f90 <_Bfree>
 801ad04:	9805      	ldr	r0, [sp, #20]
 801ad06:	4649      	mov	r1, r9
 801ad08:	f7ff f942 	bl	8019f90 <_Bfree>
 801ad0c:	9805      	ldr	r0, [sp, #20]
 801ad0e:	4641      	mov	r1, r8
 801ad10:	f7ff f93e 	bl	8019f90 <_Bfree>
 801ad14:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 801ad16:	9805      	ldr	r0, [sp, #20]
 801ad18:	f7ff f93a 	bl	8019f90 <_Bfree>
 801ad1c:	9805      	ldr	r0, [sp, #20]
 801ad1e:	4621      	mov	r1, r4
 801ad20:	f7ff f936 	bl	8019f90 <_Bfree>
 801ad24:	e5f5      	b.n	801a912 <_strtod_l+0x72>
 801ad26:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801ad28:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 801ad2c:	4293      	cmp	r3, r2
 801ad2e:	dbbc      	blt.n	801acaa <_strtod_l+0x40a>
 801ad30:	4c3f      	ldr	r4, [pc, #252]	@ (801ae30 <_strtod_l+0x590>)
 801ad32:	f1c5 050f 	rsb	r5, r5, #15
 801ad36:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 801ad3a:	4652      	mov	r2, sl
 801ad3c:	465b      	mov	r3, fp
 801ad3e:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad42:	f7e5 fc31 	bl	80005a8 <__aeabi_dmul>
 801ad46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801ad48:	1b5d      	subs	r5, r3, r5
 801ad4a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 801ad4e:	e9d4 2300 	ldrd	r2, r3, [r4]
 801ad52:	e78f      	b.n	801ac74 <_strtod_l+0x3d4>
 801ad54:	3316      	adds	r3, #22
 801ad56:	dba8      	blt.n	801acaa <_strtod_l+0x40a>
 801ad58:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801ad5a:	eba3 0808 	sub.w	r8, r3, r8
 801ad5e:	4b34      	ldr	r3, [pc, #208]	@ (801ae30 <_strtod_l+0x590>)
 801ad60:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 801ad64:	e9d8 2300 	ldrd	r2, r3, [r8]
 801ad68:	4650      	mov	r0, sl
 801ad6a:	4659      	mov	r1, fp
 801ad6c:	f7e5 fd46 	bl	80007fc <__aeabi_ddiv>
 801ad70:	e782      	b.n	801ac78 <_strtod_l+0x3d8>
 801ad72:	2300      	movs	r3, #0
 801ad74:	4f2f      	ldr	r7, [pc, #188]	@ (801ae34 <_strtod_l+0x594>)
 801ad76:	1124      	asrs	r4, r4, #4
 801ad78:	4650      	mov	r0, sl
 801ad7a:	4659      	mov	r1, fp
 801ad7c:	461e      	mov	r6, r3
 801ad7e:	2c01      	cmp	r4, #1
 801ad80:	dc21      	bgt.n	801adc6 <_strtod_l+0x526>
 801ad82:	b10b      	cbz	r3, 801ad88 <_strtod_l+0x4e8>
 801ad84:	4682      	mov	sl, r0
 801ad86:	468b      	mov	fp, r1
 801ad88:	492a      	ldr	r1, [pc, #168]	@ (801ae34 <_strtod_l+0x594>)
 801ad8a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 801ad8e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 801ad92:	4652      	mov	r2, sl
 801ad94:	465b      	mov	r3, fp
 801ad96:	e9d1 0100 	ldrd	r0, r1, [r1]
 801ad9a:	f7e5 fc05 	bl	80005a8 <__aeabi_dmul>
 801ad9e:	4b26      	ldr	r3, [pc, #152]	@ (801ae38 <_strtod_l+0x598>)
 801ada0:	460a      	mov	r2, r1
 801ada2:	400b      	ands	r3, r1
 801ada4:	4925      	ldr	r1, [pc, #148]	@ (801ae3c <_strtod_l+0x59c>)
 801ada6:	428b      	cmp	r3, r1
 801ada8:	4682      	mov	sl, r0
 801adaa:	d898      	bhi.n	801acde <_strtod_l+0x43e>
 801adac:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 801adb0:	428b      	cmp	r3, r1
 801adb2:	bf86      	itte	hi
 801adb4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 801ae40 <_strtod_l+0x5a0>
 801adb8:	f04f 3aff 	movhi.w	sl, #4294967295
 801adbc:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 801adc0:	2300      	movs	r3, #0
 801adc2:	9308      	str	r3, [sp, #32]
 801adc4:	e076      	b.n	801aeb4 <_strtod_l+0x614>
 801adc6:	07e2      	lsls	r2, r4, #31
 801adc8:	d504      	bpl.n	801add4 <_strtod_l+0x534>
 801adca:	e9d7 2300 	ldrd	r2, r3, [r7]
 801adce:	f7e5 fbeb 	bl	80005a8 <__aeabi_dmul>
 801add2:	2301      	movs	r3, #1
 801add4:	3601      	adds	r6, #1
 801add6:	1064      	asrs	r4, r4, #1
 801add8:	3708      	adds	r7, #8
 801adda:	e7d0      	b.n	801ad7e <_strtod_l+0x4de>
 801addc:	d0f0      	beq.n	801adc0 <_strtod_l+0x520>
 801adde:	4264      	negs	r4, r4
 801ade0:	f014 020f 	ands.w	r2, r4, #15
 801ade4:	d00a      	beq.n	801adfc <_strtod_l+0x55c>
 801ade6:	4b12      	ldr	r3, [pc, #72]	@ (801ae30 <_strtod_l+0x590>)
 801ade8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801adec:	4650      	mov	r0, sl
 801adee:	4659      	mov	r1, fp
 801adf0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801adf4:	f7e5 fd02 	bl	80007fc <__aeabi_ddiv>
 801adf8:	4682      	mov	sl, r0
 801adfa:	468b      	mov	fp, r1
 801adfc:	1124      	asrs	r4, r4, #4
 801adfe:	d0df      	beq.n	801adc0 <_strtod_l+0x520>
 801ae00:	2c1f      	cmp	r4, #31
 801ae02:	dd1f      	ble.n	801ae44 <_strtod_l+0x5a4>
 801ae04:	2400      	movs	r4, #0
 801ae06:	46a0      	mov	r8, r4
 801ae08:	940b      	str	r4, [sp, #44]	@ 0x2c
 801ae0a:	46a1      	mov	r9, r4
 801ae0c:	9a05      	ldr	r2, [sp, #20]
 801ae0e:	2322      	movs	r3, #34	@ 0x22
 801ae10:	f04f 0a00 	mov.w	sl, #0
 801ae14:	f04f 0b00 	mov.w	fp, #0
 801ae18:	6013      	str	r3, [r2, #0]
 801ae1a:	e76b      	b.n	801acf4 <_strtod_l+0x454>
 801ae1c:	08020829 	.word	0x08020829
 801ae20:	08020af0 	.word	0x08020af0
 801ae24:	08020821 	.word	0x08020821
 801ae28:	08020858 	.word	0x08020858
 801ae2c:	08020991 	.word	0x08020991
 801ae30:	08020a28 	.word	0x08020a28
 801ae34:	08020a00 	.word	0x08020a00
 801ae38:	7ff00000 	.word	0x7ff00000
 801ae3c:	7ca00000 	.word	0x7ca00000
 801ae40:	7fefffff 	.word	0x7fefffff
 801ae44:	f014 0310 	ands.w	r3, r4, #16
 801ae48:	bf18      	it	ne
 801ae4a:	236a      	movne	r3, #106	@ 0x6a
 801ae4c:	4ea9      	ldr	r6, [pc, #676]	@ (801b0f4 <_strtod_l+0x854>)
 801ae4e:	9308      	str	r3, [sp, #32]
 801ae50:	4650      	mov	r0, sl
 801ae52:	4659      	mov	r1, fp
 801ae54:	2300      	movs	r3, #0
 801ae56:	07e7      	lsls	r7, r4, #31
 801ae58:	d504      	bpl.n	801ae64 <_strtod_l+0x5c4>
 801ae5a:	e9d6 2300 	ldrd	r2, r3, [r6]
 801ae5e:	f7e5 fba3 	bl	80005a8 <__aeabi_dmul>
 801ae62:	2301      	movs	r3, #1
 801ae64:	1064      	asrs	r4, r4, #1
 801ae66:	f106 0608 	add.w	r6, r6, #8
 801ae6a:	d1f4      	bne.n	801ae56 <_strtod_l+0x5b6>
 801ae6c:	b10b      	cbz	r3, 801ae72 <_strtod_l+0x5d2>
 801ae6e:	4682      	mov	sl, r0
 801ae70:	468b      	mov	fp, r1
 801ae72:	9b08      	ldr	r3, [sp, #32]
 801ae74:	b1b3      	cbz	r3, 801aea4 <_strtod_l+0x604>
 801ae76:	f3cb 520a 	ubfx	r2, fp, #20, #11
 801ae7a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 801ae7e:	2b00      	cmp	r3, #0
 801ae80:	4659      	mov	r1, fp
 801ae82:	dd0f      	ble.n	801aea4 <_strtod_l+0x604>
 801ae84:	2b1f      	cmp	r3, #31
 801ae86:	dd56      	ble.n	801af36 <_strtod_l+0x696>
 801ae88:	2b34      	cmp	r3, #52	@ 0x34
 801ae8a:	bfde      	ittt	le
 801ae8c:	f04f 33ff 	movle.w	r3, #4294967295
 801ae90:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 801ae94:	4093      	lslle	r3, r2
 801ae96:	f04f 0a00 	mov.w	sl, #0
 801ae9a:	bfcc      	ite	gt
 801ae9c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 801aea0:	ea03 0b01 	andle.w	fp, r3, r1
 801aea4:	2200      	movs	r2, #0
 801aea6:	2300      	movs	r3, #0
 801aea8:	4650      	mov	r0, sl
 801aeaa:	4659      	mov	r1, fp
 801aeac:	f7e5 fde4 	bl	8000a78 <__aeabi_dcmpeq>
 801aeb0:	2800      	cmp	r0, #0
 801aeb2:	d1a7      	bne.n	801ae04 <_strtod_l+0x564>
 801aeb4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aeb6:	9300      	str	r3, [sp, #0]
 801aeb8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 801aeba:	9805      	ldr	r0, [sp, #20]
 801aebc:	462b      	mov	r3, r5
 801aebe:	464a      	mov	r2, r9
 801aec0:	f7ff f8ce 	bl	801a060 <__s2b>
 801aec4:	900b      	str	r0, [sp, #44]	@ 0x2c
 801aec6:	2800      	cmp	r0, #0
 801aec8:	f43f af09 	beq.w	801acde <_strtod_l+0x43e>
 801aecc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801aece:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801aed0:	2a00      	cmp	r2, #0
 801aed2:	eba3 0308 	sub.w	r3, r3, r8
 801aed6:	bfa8      	it	ge
 801aed8:	2300      	movge	r3, #0
 801aeda:	9312      	str	r3, [sp, #72]	@ 0x48
 801aedc:	2400      	movs	r4, #0
 801aede:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801aee2:	9316      	str	r3, [sp, #88]	@ 0x58
 801aee4:	46a0      	mov	r8, r4
 801aee6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aee8:	9805      	ldr	r0, [sp, #20]
 801aeea:	6859      	ldr	r1, [r3, #4]
 801aeec:	f7ff f810 	bl	8019f10 <_Balloc>
 801aef0:	4681      	mov	r9, r0
 801aef2:	2800      	cmp	r0, #0
 801aef4:	f43f aef7 	beq.w	801ace6 <_strtod_l+0x446>
 801aef8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801aefa:	691a      	ldr	r2, [r3, #16]
 801aefc:	3202      	adds	r2, #2
 801aefe:	f103 010c 	add.w	r1, r3, #12
 801af02:	0092      	lsls	r2, r2, #2
 801af04:	300c      	adds	r0, #12
 801af06:	f7fe f896 	bl	8019036 <memcpy>
 801af0a:	ec4b ab10 	vmov	d0, sl, fp
 801af0e:	9805      	ldr	r0, [sp, #20]
 801af10:	aa1c      	add	r2, sp, #112	@ 0x70
 801af12:	a91b      	add	r1, sp, #108	@ 0x6c
 801af14:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 801af18:	f7ff fbd6 	bl	801a6c8 <__d2b>
 801af1c:	901a      	str	r0, [sp, #104]	@ 0x68
 801af1e:	2800      	cmp	r0, #0
 801af20:	f43f aee1 	beq.w	801ace6 <_strtod_l+0x446>
 801af24:	9805      	ldr	r0, [sp, #20]
 801af26:	2101      	movs	r1, #1
 801af28:	f7ff f930 	bl	801a18c <__i2b>
 801af2c:	4680      	mov	r8, r0
 801af2e:	b948      	cbnz	r0, 801af44 <_strtod_l+0x6a4>
 801af30:	f04f 0800 	mov.w	r8, #0
 801af34:	e6d7      	b.n	801ace6 <_strtod_l+0x446>
 801af36:	f04f 32ff 	mov.w	r2, #4294967295
 801af3a:	fa02 f303 	lsl.w	r3, r2, r3
 801af3e:	ea03 0a0a 	and.w	sl, r3, sl
 801af42:	e7af      	b.n	801aea4 <_strtod_l+0x604>
 801af44:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 801af46:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 801af48:	2d00      	cmp	r5, #0
 801af4a:	bfab      	itete	ge
 801af4c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 801af4e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 801af50:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 801af52:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 801af54:	bfac      	ite	ge
 801af56:	18ef      	addge	r7, r5, r3
 801af58:	1b5e      	sublt	r6, r3, r5
 801af5a:	9b08      	ldr	r3, [sp, #32]
 801af5c:	1aed      	subs	r5, r5, r3
 801af5e:	4415      	add	r5, r2
 801af60:	4b65      	ldr	r3, [pc, #404]	@ (801b0f8 <_strtod_l+0x858>)
 801af62:	3d01      	subs	r5, #1
 801af64:	429d      	cmp	r5, r3
 801af66:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 801af6a:	da50      	bge.n	801b00e <_strtod_l+0x76e>
 801af6c:	1b5b      	subs	r3, r3, r5
 801af6e:	2b1f      	cmp	r3, #31
 801af70:	eba2 0203 	sub.w	r2, r2, r3
 801af74:	f04f 0101 	mov.w	r1, #1
 801af78:	dc3d      	bgt.n	801aff6 <_strtod_l+0x756>
 801af7a:	fa01 f303 	lsl.w	r3, r1, r3
 801af7e:	9313      	str	r3, [sp, #76]	@ 0x4c
 801af80:	2300      	movs	r3, #0
 801af82:	9310      	str	r3, [sp, #64]	@ 0x40
 801af84:	18bd      	adds	r5, r7, r2
 801af86:	9b08      	ldr	r3, [sp, #32]
 801af88:	42af      	cmp	r7, r5
 801af8a:	4416      	add	r6, r2
 801af8c:	441e      	add	r6, r3
 801af8e:	463b      	mov	r3, r7
 801af90:	bfa8      	it	ge
 801af92:	462b      	movge	r3, r5
 801af94:	42b3      	cmp	r3, r6
 801af96:	bfa8      	it	ge
 801af98:	4633      	movge	r3, r6
 801af9a:	2b00      	cmp	r3, #0
 801af9c:	bfc2      	ittt	gt
 801af9e:	1aed      	subgt	r5, r5, r3
 801afa0:	1af6      	subgt	r6, r6, r3
 801afa2:	1aff      	subgt	r7, r7, r3
 801afa4:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801afa6:	2b00      	cmp	r3, #0
 801afa8:	dd16      	ble.n	801afd8 <_strtod_l+0x738>
 801afaa:	4641      	mov	r1, r8
 801afac:	9805      	ldr	r0, [sp, #20]
 801afae:	461a      	mov	r2, r3
 801afb0:	f7ff f9a4 	bl	801a2fc <__pow5mult>
 801afb4:	4680      	mov	r8, r0
 801afb6:	2800      	cmp	r0, #0
 801afb8:	d0ba      	beq.n	801af30 <_strtod_l+0x690>
 801afba:	4601      	mov	r1, r0
 801afbc:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 801afbe:	9805      	ldr	r0, [sp, #20]
 801afc0:	f7ff f8fa 	bl	801a1b8 <__multiply>
 801afc4:	900a      	str	r0, [sp, #40]	@ 0x28
 801afc6:	2800      	cmp	r0, #0
 801afc8:	f43f ae8d 	beq.w	801ace6 <_strtod_l+0x446>
 801afcc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801afce:	9805      	ldr	r0, [sp, #20]
 801afd0:	f7fe ffde 	bl	8019f90 <_Bfree>
 801afd4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801afd6:	931a      	str	r3, [sp, #104]	@ 0x68
 801afd8:	2d00      	cmp	r5, #0
 801afda:	dc1d      	bgt.n	801b018 <_strtod_l+0x778>
 801afdc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801afde:	2b00      	cmp	r3, #0
 801afe0:	dd23      	ble.n	801b02a <_strtod_l+0x78a>
 801afe2:	4649      	mov	r1, r9
 801afe4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801afe6:	9805      	ldr	r0, [sp, #20]
 801afe8:	f7ff f988 	bl	801a2fc <__pow5mult>
 801afec:	4681      	mov	r9, r0
 801afee:	b9e0      	cbnz	r0, 801b02a <_strtod_l+0x78a>
 801aff0:	f04f 0900 	mov.w	r9, #0
 801aff4:	e677      	b.n	801ace6 <_strtod_l+0x446>
 801aff6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 801affa:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 801affe:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801b002:	35e2      	adds	r5, #226	@ 0xe2
 801b004:	fa01 f305 	lsl.w	r3, r1, r5
 801b008:	9310      	str	r3, [sp, #64]	@ 0x40
 801b00a:	9113      	str	r1, [sp, #76]	@ 0x4c
 801b00c:	e7ba      	b.n	801af84 <_strtod_l+0x6e4>
 801b00e:	2300      	movs	r3, #0
 801b010:	9310      	str	r3, [sp, #64]	@ 0x40
 801b012:	2301      	movs	r3, #1
 801b014:	9313      	str	r3, [sp, #76]	@ 0x4c
 801b016:	e7b5      	b.n	801af84 <_strtod_l+0x6e4>
 801b018:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b01a:	9805      	ldr	r0, [sp, #20]
 801b01c:	462a      	mov	r2, r5
 801b01e:	f7ff f9c7 	bl	801a3b0 <__lshift>
 801b022:	901a      	str	r0, [sp, #104]	@ 0x68
 801b024:	2800      	cmp	r0, #0
 801b026:	d1d9      	bne.n	801afdc <_strtod_l+0x73c>
 801b028:	e65d      	b.n	801ace6 <_strtod_l+0x446>
 801b02a:	2e00      	cmp	r6, #0
 801b02c:	dd07      	ble.n	801b03e <_strtod_l+0x79e>
 801b02e:	4649      	mov	r1, r9
 801b030:	9805      	ldr	r0, [sp, #20]
 801b032:	4632      	mov	r2, r6
 801b034:	f7ff f9bc 	bl	801a3b0 <__lshift>
 801b038:	4681      	mov	r9, r0
 801b03a:	2800      	cmp	r0, #0
 801b03c:	d0d8      	beq.n	801aff0 <_strtod_l+0x750>
 801b03e:	2f00      	cmp	r7, #0
 801b040:	dd08      	ble.n	801b054 <_strtod_l+0x7b4>
 801b042:	4641      	mov	r1, r8
 801b044:	9805      	ldr	r0, [sp, #20]
 801b046:	463a      	mov	r2, r7
 801b048:	f7ff f9b2 	bl	801a3b0 <__lshift>
 801b04c:	4680      	mov	r8, r0
 801b04e:	2800      	cmp	r0, #0
 801b050:	f43f ae49 	beq.w	801ace6 <_strtod_l+0x446>
 801b054:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b056:	9805      	ldr	r0, [sp, #20]
 801b058:	464a      	mov	r2, r9
 801b05a:	f7ff fa31 	bl	801a4c0 <__mdiff>
 801b05e:	4604      	mov	r4, r0
 801b060:	2800      	cmp	r0, #0
 801b062:	f43f ae40 	beq.w	801ace6 <_strtod_l+0x446>
 801b066:	68c3      	ldr	r3, [r0, #12]
 801b068:	930f      	str	r3, [sp, #60]	@ 0x3c
 801b06a:	2300      	movs	r3, #0
 801b06c:	60c3      	str	r3, [r0, #12]
 801b06e:	4641      	mov	r1, r8
 801b070:	f7ff fa0a 	bl	801a488 <__mcmp>
 801b074:	2800      	cmp	r0, #0
 801b076:	da45      	bge.n	801b104 <_strtod_l+0x864>
 801b078:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b07a:	ea53 030a 	orrs.w	r3, r3, sl
 801b07e:	d16b      	bne.n	801b158 <_strtod_l+0x8b8>
 801b080:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b084:	2b00      	cmp	r3, #0
 801b086:	d167      	bne.n	801b158 <_strtod_l+0x8b8>
 801b088:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b08c:	0d1b      	lsrs	r3, r3, #20
 801b08e:	051b      	lsls	r3, r3, #20
 801b090:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b094:	d960      	bls.n	801b158 <_strtod_l+0x8b8>
 801b096:	6963      	ldr	r3, [r4, #20]
 801b098:	b913      	cbnz	r3, 801b0a0 <_strtod_l+0x800>
 801b09a:	6923      	ldr	r3, [r4, #16]
 801b09c:	2b01      	cmp	r3, #1
 801b09e:	dd5b      	ble.n	801b158 <_strtod_l+0x8b8>
 801b0a0:	4621      	mov	r1, r4
 801b0a2:	2201      	movs	r2, #1
 801b0a4:	9805      	ldr	r0, [sp, #20]
 801b0a6:	f7ff f983 	bl	801a3b0 <__lshift>
 801b0aa:	4641      	mov	r1, r8
 801b0ac:	4604      	mov	r4, r0
 801b0ae:	f7ff f9eb 	bl	801a488 <__mcmp>
 801b0b2:	2800      	cmp	r0, #0
 801b0b4:	dd50      	ble.n	801b158 <_strtod_l+0x8b8>
 801b0b6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b0ba:	9a08      	ldr	r2, [sp, #32]
 801b0bc:	0d1b      	lsrs	r3, r3, #20
 801b0be:	051b      	lsls	r3, r3, #20
 801b0c0:	2a00      	cmp	r2, #0
 801b0c2:	d06a      	beq.n	801b19a <_strtod_l+0x8fa>
 801b0c4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 801b0c8:	d867      	bhi.n	801b19a <_strtod_l+0x8fa>
 801b0ca:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 801b0ce:	f67f ae9d 	bls.w	801ae0c <_strtod_l+0x56c>
 801b0d2:	4b0a      	ldr	r3, [pc, #40]	@ (801b0fc <_strtod_l+0x85c>)
 801b0d4:	4650      	mov	r0, sl
 801b0d6:	4659      	mov	r1, fp
 801b0d8:	2200      	movs	r2, #0
 801b0da:	f7e5 fa65 	bl	80005a8 <__aeabi_dmul>
 801b0de:	4b08      	ldr	r3, [pc, #32]	@ (801b100 <_strtod_l+0x860>)
 801b0e0:	400b      	ands	r3, r1
 801b0e2:	4682      	mov	sl, r0
 801b0e4:	468b      	mov	fp, r1
 801b0e6:	2b00      	cmp	r3, #0
 801b0e8:	f47f ae08 	bne.w	801acfc <_strtod_l+0x45c>
 801b0ec:	9a05      	ldr	r2, [sp, #20]
 801b0ee:	2322      	movs	r3, #34	@ 0x22
 801b0f0:	6013      	str	r3, [r2, #0]
 801b0f2:	e603      	b.n	801acfc <_strtod_l+0x45c>
 801b0f4:	08020b18 	.word	0x08020b18
 801b0f8:	fffffc02 	.word	0xfffffc02
 801b0fc:	39500000 	.word	0x39500000
 801b100:	7ff00000 	.word	0x7ff00000
 801b104:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801b108:	d165      	bne.n	801b1d6 <_strtod_l+0x936>
 801b10a:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 801b10c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 801b110:	b35a      	cbz	r2, 801b16a <_strtod_l+0x8ca>
 801b112:	4a9f      	ldr	r2, [pc, #636]	@ (801b390 <_strtod_l+0xaf0>)
 801b114:	4293      	cmp	r3, r2
 801b116:	d12b      	bne.n	801b170 <_strtod_l+0x8d0>
 801b118:	9b08      	ldr	r3, [sp, #32]
 801b11a:	4651      	mov	r1, sl
 801b11c:	b303      	cbz	r3, 801b160 <_strtod_l+0x8c0>
 801b11e:	4b9d      	ldr	r3, [pc, #628]	@ (801b394 <_strtod_l+0xaf4>)
 801b120:	465a      	mov	r2, fp
 801b122:	4013      	ands	r3, r2
 801b124:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 801b128:	f04f 32ff 	mov.w	r2, #4294967295
 801b12c:	d81b      	bhi.n	801b166 <_strtod_l+0x8c6>
 801b12e:	0d1b      	lsrs	r3, r3, #20
 801b130:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801b134:	fa02 f303 	lsl.w	r3, r2, r3
 801b138:	4299      	cmp	r1, r3
 801b13a:	d119      	bne.n	801b170 <_strtod_l+0x8d0>
 801b13c:	4b96      	ldr	r3, [pc, #600]	@ (801b398 <_strtod_l+0xaf8>)
 801b13e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b140:	429a      	cmp	r2, r3
 801b142:	d102      	bne.n	801b14a <_strtod_l+0x8aa>
 801b144:	3101      	adds	r1, #1
 801b146:	f43f adce 	beq.w	801ace6 <_strtod_l+0x446>
 801b14a:	4b92      	ldr	r3, [pc, #584]	@ (801b394 <_strtod_l+0xaf4>)
 801b14c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b14e:	401a      	ands	r2, r3
 801b150:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 801b154:	f04f 0a00 	mov.w	sl, #0
 801b158:	9b08      	ldr	r3, [sp, #32]
 801b15a:	2b00      	cmp	r3, #0
 801b15c:	d1b9      	bne.n	801b0d2 <_strtod_l+0x832>
 801b15e:	e5cd      	b.n	801acfc <_strtod_l+0x45c>
 801b160:	f04f 33ff 	mov.w	r3, #4294967295
 801b164:	e7e8      	b.n	801b138 <_strtod_l+0x898>
 801b166:	4613      	mov	r3, r2
 801b168:	e7e6      	b.n	801b138 <_strtod_l+0x898>
 801b16a:	ea53 030a 	orrs.w	r3, r3, sl
 801b16e:	d0a2      	beq.n	801b0b6 <_strtod_l+0x816>
 801b170:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 801b172:	b1db      	cbz	r3, 801b1ac <_strtod_l+0x90c>
 801b174:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 801b176:	4213      	tst	r3, r2
 801b178:	d0ee      	beq.n	801b158 <_strtod_l+0x8b8>
 801b17a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b17c:	9a08      	ldr	r2, [sp, #32]
 801b17e:	4650      	mov	r0, sl
 801b180:	4659      	mov	r1, fp
 801b182:	b1bb      	cbz	r3, 801b1b4 <_strtod_l+0x914>
 801b184:	f7ff fb6e 	bl	801a864 <sulp>
 801b188:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b18c:	ec53 2b10 	vmov	r2, r3, d0
 801b190:	f7e5 f854 	bl	800023c <__adddf3>
 801b194:	4682      	mov	sl, r0
 801b196:	468b      	mov	fp, r1
 801b198:	e7de      	b.n	801b158 <_strtod_l+0x8b8>
 801b19a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 801b19e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801b1a2:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801b1a6:	f04f 3aff 	mov.w	sl, #4294967295
 801b1aa:	e7d5      	b.n	801b158 <_strtod_l+0x8b8>
 801b1ac:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 801b1ae:	ea13 0f0a 	tst.w	r3, sl
 801b1b2:	e7e1      	b.n	801b178 <_strtod_l+0x8d8>
 801b1b4:	f7ff fb56 	bl	801a864 <sulp>
 801b1b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b1bc:	ec53 2b10 	vmov	r2, r3, d0
 801b1c0:	f7e5 f83a 	bl	8000238 <__aeabi_dsub>
 801b1c4:	2200      	movs	r2, #0
 801b1c6:	2300      	movs	r3, #0
 801b1c8:	4682      	mov	sl, r0
 801b1ca:	468b      	mov	fp, r1
 801b1cc:	f7e5 fc54 	bl	8000a78 <__aeabi_dcmpeq>
 801b1d0:	2800      	cmp	r0, #0
 801b1d2:	d0c1      	beq.n	801b158 <_strtod_l+0x8b8>
 801b1d4:	e61a      	b.n	801ae0c <_strtod_l+0x56c>
 801b1d6:	4641      	mov	r1, r8
 801b1d8:	4620      	mov	r0, r4
 801b1da:	f7ff facd 	bl	801a778 <__ratio>
 801b1de:	ec57 6b10 	vmov	r6, r7, d0
 801b1e2:	2200      	movs	r2, #0
 801b1e4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801b1e8:	4630      	mov	r0, r6
 801b1ea:	4639      	mov	r1, r7
 801b1ec:	f7e5 fc58 	bl	8000aa0 <__aeabi_dcmple>
 801b1f0:	2800      	cmp	r0, #0
 801b1f2:	d06f      	beq.n	801b2d4 <_strtod_l+0xa34>
 801b1f4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b1f6:	2b00      	cmp	r3, #0
 801b1f8:	d17a      	bne.n	801b2f0 <_strtod_l+0xa50>
 801b1fa:	f1ba 0f00 	cmp.w	sl, #0
 801b1fe:	d158      	bne.n	801b2b2 <_strtod_l+0xa12>
 801b200:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b202:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801b206:	2b00      	cmp	r3, #0
 801b208:	d15a      	bne.n	801b2c0 <_strtod_l+0xa20>
 801b20a:	4b64      	ldr	r3, [pc, #400]	@ (801b39c <_strtod_l+0xafc>)
 801b20c:	2200      	movs	r2, #0
 801b20e:	4630      	mov	r0, r6
 801b210:	4639      	mov	r1, r7
 801b212:	f7e5 fc3b 	bl	8000a8c <__aeabi_dcmplt>
 801b216:	2800      	cmp	r0, #0
 801b218:	d159      	bne.n	801b2ce <_strtod_l+0xa2e>
 801b21a:	4630      	mov	r0, r6
 801b21c:	4639      	mov	r1, r7
 801b21e:	4b60      	ldr	r3, [pc, #384]	@ (801b3a0 <_strtod_l+0xb00>)
 801b220:	2200      	movs	r2, #0
 801b222:	f7e5 f9c1 	bl	80005a8 <__aeabi_dmul>
 801b226:	4606      	mov	r6, r0
 801b228:	460f      	mov	r7, r1
 801b22a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 801b22e:	9606      	str	r6, [sp, #24]
 801b230:	9307      	str	r3, [sp, #28]
 801b232:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b236:	4d57      	ldr	r5, [pc, #348]	@ (801b394 <_strtod_l+0xaf4>)
 801b238:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801b23c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b23e:	401d      	ands	r5, r3
 801b240:	4b58      	ldr	r3, [pc, #352]	@ (801b3a4 <_strtod_l+0xb04>)
 801b242:	429d      	cmp	r5, r3
 801b244:	f040 80b2 	bne.w	801b3ac <_strtod_l+0xb0c>
 801b248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b24a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 801b24e:	ec4b ab10 	vmov	d0, sl, fp
 801b252:	f7ff f9c9 	bl	801a5e8 <__ulp>
 801b256:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801b25a:	ec51 0b10 	vmov	r0, r1, d0
 801b25e:	f7e5 f9a3 	bl	80005a8 <__aeabi_dmul>
 801b262:	4652      	mov	r2, sl
 801b264:	465b      	mov	r3, fp
 801b266:	f7e4 ffe9 	bl	800023c <__adddf3>
 801b26a:	460b      	mov	r3, r1
 801b26c:	4949      	ldr	r1, [pc, #292]	@ (801b394 <_strtod_l+0xaf4>)
 801b26e:	4a4e      	ldr	r2, [pc, #312]	@ (801b3a8 <_strtod_l+0xb08>)
 801b270:	4019      	ands	r1, r3
 801b272:	4291      	cmp	r1, r2
 801b274:	4682      	mov	sl, r0
 801b276:	d942      	bls.n	801b2fe <_strtod_l+0xa5e>
 801b278:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801b27a:	4b47      	ldr	r3, [pc, #284]	@ (801b398 <_strtod_l+0xaf8>)
 801b27c:	429a      	cmp	r2, r3
 801b27e:	d103      	bne.n	801b288 <_strtod_l+0x9e8>
 801b280:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801b282:	3301      	adds	r3, #1
 801b284:	f43f ad2f 	beq.w	801ace6 <_strtod_l+0x446>
 801b288:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 801b398 <_strtod_l+0xaf8>
 801b28c:	f04f 3aff 	mov.w	sl, #4294967295
 801b290:	991a      	ldr	r1, [sp, #104]	@ 0x68
 801b292:	9805      	ldr	r0, [sp, #20]
 801b294:	f7fe fe7c 	bl	8019f90 <_Bfree>
 801b298:	9805      	ldr	r0, [sp, #20]
 801b29a:	4649      	mov	r1, r9
 801b29c:	f7fe fe78 	bl	8019f90 <_Bfree>
 801b2a0:	9805      	ldr	r0, [sp, #20]
 801b2a2:	4641      	mov	r1, r8
 801b2a4:	f7fe fe74 	bl	8019f90 <_Bfree>
 801b2a8:	9805      	ldr	r0, [sp, #20]
 801b2aa:	4621      	mov	r1, r4
 801b2ac:	f7fe fe70 	bl	8019f90 <_Bfree>
 801b2b0:	e619      	b.n	801aee6 <_strtod_l+0x646>
 801b2b2:	f1ba 0f01 	cmp.w	sl, #1
 801b2b6:	d103      	bne.n	801b2c0 <_strtod_l+0xa20>
 801b2b8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801b2ba:	2b00      	cmp	r3, #0
 801b2bc:	f43f ada6 	beq.w	801ae0c <_strtod_l+0x56c>
 801b2c0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 801b370 <_strtod_l+0xad0>
 801b2c4:	4f35      	ldr	r7, [pc, #212]	@ (801b39c <_strtod_l+0xafc>)
 801b2c6:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b2ca:	2600      	movs	r6, #0
 801b2cc:	e7b1      	b.n	801b232 <_strtod_l+0x992>
 801b2ce:	4f34      	ldr	r7, [pc, #208]	@ (801b3a0 <_strtod_l+0xb00>)
 801b2d0:	2600      	movs	r6, #0
 801b2d2:	e7aa      	b.n	801b22a <_strtod_l+0x98a>
 801b2d4:	4b32      	ldr	r3, [pc, #200]	@ (801b3a0 <_strtod_l+0xb00>)
 801b2d6:	4630      	mov	r0, r6
 801b2d8:	4639      	mov	r1, r7
 801b2da:	2200      	movs	r2, #0
 801b2dc:	f7e5 f964 	bl	80005a8 <__aeabi_dmul>
 801b2e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b2e2:	4606      	mov	r6, r0
 801b2e4:	460f      	mov	r7, r1
 801b2e6:	2b00      	cmp	r3, #0
 801b2e8:	d09f      	beq.n	801b22a <_strtod_l+0x98a>
 801b2ea:	e9cd 6706 	strd	r6, r7, [sp, #24]
 801b2ee:	e7a0      	b.n	801b232 <_strtod_l+0x992>
 801b2f0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 801b378 <_strtod_l+0xad8>
 801b2f4:	ed8d 7b06 	vstr	d7, [sp, #24]
 801b2f8:	ec57 6b17 	vmov	r6, r7, d7
 801b2fc:	e799      	b.n	801b232 <_strtod_l+0x992>
 801b2fe:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801b302:	9b08      	ldr	r3, [sp, #32]
 801b304:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 801b308:	2b00      	cmp	r3, #0
 801b30a:	d1c1      	bne.n	801b290 <_strtod_l+0x9f0>
 801b30c:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 801b310:	0d1b      	lsrs	r3, r3, #20
 801b312:	051b      	lsls	r3, r3, #20
 801b314:	429d      	cmp	r5, r3
 801b316:	d1bb      	bne.n	801b290 <_strtod_l+0x9f0>
 801b318:	4630      	mov	r0, r6
 801b31a:	4639      	mov	r1, r7
 801b31c:	f7e5 fca4 	bl	8000c68 <__aeabi_d2lz>
 801b320:	f7e5 f914 	bl	800054c <__aeabi_l2d>
 801b324:	4602      	mov	r2, r0
 801b326:	460b      	mov	r3, r1
 801b328:	4630      	mov	r0, r6
 801b32a:	4639      	mov	r1, r7
 801b32c:	f7e4 ff84 	bl	8000238 <__aeabi_dsub>
 801b330:	460b      	mov	r3, r1
 801b332:	4602      	mov	r2, r0
 801b334:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 801b338:	f3cb 0613 	ubfx	r6, fp, #0, #20
 801b33c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b33e:	ea46 060a 	orr.w	r6, r6, sl
 801b342:	431e      	orrs	r6, r3
 801b344:	d06f      	beq.n	801b426 <_strtod_l+0xb86>
 801b346:	a30e      	add	r3, pc, #56	@ (adr r3, 801b380 <_strtod_l+0xae0>)
 801b348:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b34c:	f7e5 fb9e 	bl	8000a8c <__aeabi_dcmplt>
 801b350:	2800      	cmp	r0, #0
 801b352:	f47f acd3 	bne.w	801acfc <_strtod_l+0x45c>
 801b356:	a30c      	add	r3, pc, #48	@ (adr r3, 801b388 <_strtod_l+0xae8>)
 801b358:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b35c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 801b360:	f7e5 fbb2 	bl	8000ac8 <__aeabi_dcmpgt>
 801b364:	2800      	cmp	r0, #0
 801b366:	d093      	beq.n	801b290 <_strtod_l+0x9f0>
 801b368:	e4c8      	b.n	801acfc <_strtod_l+0x45c>
 801b36a:	bf00      	nop
 801b36c:	f3af 8000 	nop.w
 801b370:	00000000 	.word	0x00000000
 801b374:	bff00000 	.word	0xbff00000
 801b378:	00000000 	.word	0x00000000
 801b37c:	3ff00000 	.word	0x3ff00000
 801b380:	94a03595 	.word	0x94a03595
 801b384:	3fdfffff 	.word	0x3fdfffff
 801b388:	35afe535 	.word	0x35afe535
 801b38c:	3fe00000 	.word	0x3fe00000
 801b390:	000fffff 	.word	0x000fffff
 801b394:	7ff00000 	.word	0x7ff00000
 801b398:	7fefffff 	.word	0x7fefffff
 801b39c:	3ff00000 	.word	0x3ff00000
 801b3a0:	3fe00000 	.word	0x3fe00000
 801b3a4:	7fe00000 	.word	0x7fe00000
 801b3a8:	7c9fffff 	.word	0x7c9fffff
 801b3ac:	9b08      	ldr	r3, [sp, #32]
 801b3ae:	b323      	cbz	r3, 801b3fa <_strtod_l+0xb5a>
 801b3b0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801b3b4:	d821      	bhi.n	801b3fa <_strtod_l+0xb5a>
 801b3b6:	a328      	add	r3, pc, #160	@ (adr r3, 801b458 <_strtod_l+0xbb8>)
 801b3b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b3bc:	4630      	mov	r0, r6
 801b3be:	4639      	mov	r1, r7
 801b3c0:	f7e5 fb6e 	bl	8000aa0 <__aeabi_dcmple>
 801b3c4:	b1a0      	cbz	r0, 801b3f0 <_strtod_l+0xb50>
 801b3c6:	4639      	mov	r1, r7
 801b3c8:	4630      	mov	r0, r6
 801b3ca:	f7e5 fbc5 	bl	8000b58 <__aeabi_d2uiz>
 801b3ce:	2801      	cmp	r0, #1
 801b3d0:	bf38      	it	cc
 801b3d2:	2001      	movcc	r0, #1
 801b3d4:	f7e5 f86e 	bl	80004b4 <__aeabi_ui2d>
 801b3d8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801b3da:	4606      	mov	r6, r0
 801b3dc:	460f      	mov	r7, r1
 801b3de:	b9fb      	cbnz	r3, 801b420 <_strtod_l+0xb80>
 801b3e0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801b3e4:	9014      	str	r0, [sp, #80]	@ 0x50
 801b3e6:	9315      	str	r3, [sp, #84]	@ 0x54
 801b3e8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 801b3ec:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 801b3f0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801b3f2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801b3f6:	1b5b      	subs	r3, r3, r5
 801b3f8:	9311      	str	r3, [sp, #68]	@ 0x44
 801b3fa:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 801b3fe:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801b402:	f7ff f8f1 	bl	801a5e8 <__ulp>
 801b406:	4650      	mov	r0, sl
 801b408:	ec53 2b10 	vmov	r2, r3, d0
 801b40c:	4659      	mov	r1, fp
 801b40e:	f7e5 f8cb 	bl	80005a8 <__aeabi_dmul>
 801b412:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801b416:	f7e4 ff11 	bl	800023c <__adddf3>
 801b41a:	4682      	mov	sl, r0
 801b41c:	468b      	mov	fp, r1
 801b41e:	e770      	b.n	801b302 <_strtod_l+0xa62>
 801b420:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801b424:	e7e0      	b.n	801b3e8 <_strtod_l+0xb48>
 801b426:	a30e      	add	r3, pc, #56	@ (adr r3, 801b460 <_strtod_l+0xbc0>)
 801b428:	e9d3 2300 	ldrd	r2, r3, [r3]
 801b42c:	f7e5 fb2e 	bl	8000a8c <__aeabi_dcmplt>
 801b430:	e798      	b.n	801b364 <_strtod_l+0xac4>
 801b432:	2300      	movs	r3, #0
 801b434:	930e      	str	r3, [sp, #56]	@ 0x38
 801b436:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 801b438:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 801b43a:	6013      	str	r3, [r2, #0]
 801b43c:	f7ff ba6d 	b.w	801a91a <_strtod_l+0x7a>
 801b440:	2a65      	cmp	r2, #101	@ 0x65
 801b442:	f43f ab68 	beq.w	801ab16 <_strtod_l+0x276>
 801b446:	2a45      	cmp	r2, #69	@ 0x45
 801b448:	f43f ab65 	beq.w	801ab16 <_strtod_l+0x276>
 801b44c:	2301      	movs	r3, #1
 801b44e:	f7ff bba0 	b.w	801ab92 <_strtod_l+0x2f2>
 801b452:	bf00      	nop
 801b454:	f3af 8000 	nop.w
 801b458:	ffc00000 	.word	0xffc00000
 801b45c:	41dfffff 	.word	0x41dfffff
 801b460:	94a03595 	.word	0x94a03595
 801b464:	3fcfffff 	.word	0x3fcfffff

0801b468 <_strtod_r>:
 801b468:	4b01      	ldr	r3, [pc, #4]	@ (801b470 <_strtod_r+0x8>)
 801b46a:	f7ff ba19 	b.w	801a8a0 <_strtod_l>
 801b46e:	bf00      	nop
 801b470:	20000194 	.word	0x20000194

0801b474 <_strtol_l.isra.0>:
 801b474:	2b24      	cmp	r3, #36	@ 0x24
 801b476:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b47a:	4686      	mov	lr, r0
 801b47c:	4690      	mov	r8, r2
 801b47e:	d801      	bhi.n	801b484 <_strtol_l.isra.0+0x10>
 801b480:	2b01      	cmp	r3, #1
 801b482:	d106      	bne.n	801b492 <_strtol_l.isra.0+0x1e>
 801b484:	f7fd fdaa 	bl	8018fdc <__errno>
 801b488:	2316      	movs	r3, #22
 801b48a:	6003      	str	r3, [r0, #0]
 801b48c:	2000      	movs	r0, #0
 801b48e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b492:	4834      	ldr	r0, [pc, #208]	@ (801b564 <_strtol_l.isra.0+0xf0>)
 801b494:	460d      	mov	r5, r1
 801b496:	462a      	mov	r2, r5
 801b498:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b49c:	5d06      	ldrb	r6, [r0, r4]
 801b49e:	f016 0608 	ands.w	r6, r6, #8
 801b4a2:	d1f8      	bne.n	801b496 <_strtol_l.isra.0+0x22>
 801b4a4:	2c2d      	cmp	r4, #45	@ 0x2d
 801b4a6:	d110      	bne.n	801b4ca <_strtol_l.isra.0+0x56>
 801b4a8:	782c      	ldrb	r4, [r5, #0]
 801b4aa:	2601      	movs	r6, #1
 801b4ac:	1c95      	adds	r5, r2, #2
 801b4ae:	f033 0210 	bics.w	r2, r3, #16
 801b4b2:	d115      	bne.n	801b4e0 <_strtol_l.isra.0+0x6c>
 801b4b4:	2c30      	cmp	r4, #48	@ 0x30
 801b4b6:	d10d      	bne.n	801b4d4 <_strtol_l.isra.0+0x60>
 801b4b8:	782a      	ldrb	r2, [r5, #0]
 801b4ba:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 801b4be:	2a58      	cmp	r2, #88	@ 0x58
 801b4c0:	d108      	bne.n	801b4d4 <_strtol_l.isra.0+0x60>
 801b4c2:	786c      	ldrb	r4, [r5, #1]
 801b4c4:	3502      	adds	r5, #2
 801b4c6:	2310      	movs	r3, #16
 801b4c8:	e00a      	b.n	801b4e0 <_strtol_l.isra.0+0x6c>
 801b4ca:	2c2b      	cmp	r4, #43	@ 0x2b
 801b4cc:	bf04      	itt	eq
 801b4ce:	782c      	ldrbeq	r4, [r5, #0]
 801b4d0:	1c95      	addeq	r5, r2, #2
 801b4d2:	e7ec      	b.n	801b4ae <_strtol_l.isra.0+0x3a>
 801b4d4:	2b00      	cmp	r3, #0
 801b4d6:	d1f6      	bne.n	801b4c6 <_strtol_l.isra.0+0x52>
 801b4d8:	2c30      	cmp	r4, #48	@ 0x30
 801b4da:	bf14      	ite	ne
 801b4dc:	230a      	movne	r3, #10
 801b4de:	2308      	moveq	r3, #8
 801b4e0:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 801b4e4:	f10c 3cff 	add.w	ip, ip, #4294967295
 801b4e8:	2200      	movs	r2, #0
 801b4ea:	fbbc f9f3 	udiv	r9, ip, r3
 801b4ee:	4610      	mov	r0, r2
 801b4f0:	fb03 ca19 	mls	sl, r3, r9, ip
 801b4f4:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 801b4f8:	2f09      	cmp	r7, #9
 801b4fa:	d80f      	bhi.n	801b51c <_strtol_l.isra.0+0xa8>
 801b4fc:	463c      	mov	r4, r7
 801b4fe:	42a3      	cmp	r3, r4
 801b500:	dd1b      	ble.n	801b53a <_strtol_l.isra.0+0xc6>
 801b502:	1c57      	adds	r7, r2, #1
 801b504:	d007      	beq.n	801b516 <_strtol_l.isra.0+0xa2>
 801b506:	4581      	cmp	r9, r0
 801b508:	d314      	bcc.n	801b534 <_strtol_l.isra.0+0xc0>
 801b50a:	d101      	bne.n	801b510 <_strtol_l.isra.0+0x9c>
 801b50c:	45a2      	cmp	sl, r4
 801b50e:	db11      	blt.n	801b534 <_strtol_l.isra.0+0xc0>
 801b510:	fb00 4003 	mla	r0, r0, r3, r4
 801b514:	2201      	movs	r2, #1
 801b516:	f815 4b01 	ldrb.w	r4, [r5], #1
 801b51a:	e7eb      	b.n	801b4f4 <_strtol_l.isra.0+0x80>
 801b51c:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 801b520:	2f19      	cmp	r7, #25
 801b522:	d801      	bhi.n	801b528 <_strtol_l.isra.0+0xb4>
 801b524:	3c37      	subs	r4, #55	@ 0x37
 801b526:	e7ea      	b.n	801b4fe <_strtol_l.isra.0+0x8a>
 801b528:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 801b52c:	2f19      	cmp	r7, #25
 801b52e:	d804      	bhi.n	801b53a <_strtol_l.isra.0+0xc6>
 801b530:	3c57      	subs	r4, #87	@ 0x57
 801b532:	e7e4      	b.n	801b4fe <_strtol_l.isra.0+0x8a>
 801b534:	f04f 32ff 	mov.w	r2, #4294967295
 801b538:	e7ed      	b.n	801b516 <_strtol_l.isra.0+0xa2>
 801b53a:	1c53      	adds	r3, r2, #1
 801b53c:	d108      	bne.n	801b550 <_strtol_l.isra.0+0xdc>
 801b53e:	2322      	movs	r3, #34	@ 0x22
 801b540:	f8ce 3000 	str.w	r3, [lr]
 801b544:	4660      	mov	r0, ip
 801b546:	f1b8 0f00 	cmp.w	r8, #0
 801b54a:	d0a0      	beq.n	801b48e <_strtol_l.isra.0+0x1a>
 801b54c:	1e69      	subs	r1, r5, #1
 801b54e:	e006      	b.n	801b55e <_strtol_l.isra.0+0xea>
 801b550:	b106      	cbz	r6, 801b554 <_strtol_l.isra.0+0xe0>
 801b552:	4240      	negs	r0, r0
 801b554:	f1b8 0f00 	cmp.w	r8, #0
 801b558:	d099      	beq.n	801b48e <_strtol_l.isra.0+0x1a>
 801b55a:	2a00      	cmp	r2, #0
 801b55c:	d1f6      	bne.n	801b54c <_strtol_l.isra.0+0xd8>
 801b55e:	f8c8 1000 	str.w	r1, [r8]
 801b562:	e794      	b.n	801b48e <_strtol_l.isra.0+0x1a>
 801b564:	08020b41 	.word	0x08020b41

0801b568 <_strtol_r>:
 801b568:	f7ff bf84 	b.w	801b474 <_strtol_l.isra.0>

0801b56c <__ssputs_r>:
 801b56c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 801b570:	688e      	ldr	r6, [r1, #8]
 801b572:	461f      	mov	r7, r3
 801b574:	42be      	cmp	r6, r7
 801b576:	680b      	ldr	r3, [r1, #0]
 801b578:	4682      	mov	sl, r0
 801b57a:	460c      	mov	r4, r1
 801b57c:	4690      	mov	r8, r2
 801b57e:	d82d      	bhi.n	801b5dc <__ssputs_r+0x70>
 801b580:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b584:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 801b588:	d026      	beq.n	801b5d8 <__ssputs_r+0x6c>
 801b58a:	6965      	ldr	r5, [r4, #20]
 801b58c:	6909      	ldr	r1, [r1, #16]
 801b58e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801b592:	eba3 0901 	sub.w	r9, r3, r1
 801b596:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 801b59a:	1c7b      	adds	r3, r7, #1
 801b59c:	444b      	add	r3, r9
 801b59e:	106d      	asrs	r5, r5, #1
 801b5a0:	429d      	cmp	r5, r3
 801b5a2:	bf38      	it	cc
 801b5a4:	461d      	movcc	r5, r3
 801b5a6:	0553      	lsls	r3, r2, #21
 801b5a8:	d527      	bpl.n	801b5fa <__ssputs_r+0x8e>
 801b5aa:	4629      	mov	r1, r5
 801b5ac:	f7fe fc24 	bl	8019df8 <_malloc_r>
 801b5b0:	4606      	mov	r6, r0
 801b5b2:	b360      	cbz	r0, 801b60e <__ssputs_r+0xa2>
 801b5b4:	6921      	ldr	r1, [r4, #16]
 801b5b6:	464a      	mov	r2, r9
 801b5b8:	f7fd fd3d 	bl	8019036 <memcpy>
 801b5bc:	89a3      	ldrh	r3, [r4, #12]
 801b5be:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801b5c2:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801b5c6:	81a3      	strh	r3, [r4, #12]
 801b5c8:	6126      	str	r6, [r4, #16]
 801b5ca:	6165      	str	r5, [r4, #20]
 801b5cc:	444e      	add	r6, r9
 801b5ce:	eba5 0509 	sub.w	r5, r5, r9
 801b5d2:	6026      	str	r6, [r4, #0]
 801b5d4:	60a5      	str	r5, [r4, #8]
 801b5d6:	463e      	mov	r6, r7
 801b5d8:	42be      	cmp	r6, r7
 801b5da:	d900      	bls.n	801b5de <__ssputs_r+0x72>
 801b5dc:	463e      	mov	r6, r7
 801b5de:	6820      	ldr	r0, [r4, #0]
 801b5e0:	4632      	mov	r2, r6
 801b5e2:	4641      	mov	r1, r8
 801b5e4:	f000 f9c6 	bl	801b974 <memmove>
 801b5e8:	68a3      	ldr	r3, [r4, #8]
 801b5ea:	1b9b      	subs	r3, r3, r6
 801b5ec:	60a3      	str	r3, [r4, #8]
 801b5ee:	6823      	ldr	r3, [r4, #0]
 801b5f0:	4433      	add	r3, r6
 801b5f2:	6023      	str	r3, [r4, #0]
 801b5f4:	2000      	movs	r0, #0
 801b5f6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801b5fa:	462a      	mov	r2, r5
 801b5fc:	f000 fd7d 	bl	801c0fa <_realloc_r>
 801b600:	4606      	mov	r6, r0
 801b602:	2800      	cmp	r0, #0
 801b604:	d1e0      	bne.n	801b5c8 <__ssputs_r+0x5c>
 801b606:	6921      	ldr	r1, [r4, #16]
 801b608:	4650      	mov	r0, sl
 801b60a:	f7fe fb81 	bl	8019d10 <_free_r>
 801b60e:	230c      	movs	r3, #12
 801b610:	f8ca 3000 	str.w	r3, [sl]
 801b614:	89a3      	ldrh	r3, [r4, #12]
 801b616:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b61a:	81a3      	strh	r3, [r4, #12]
 801b61c:	f04f 30ff 	mov.w	r0, #4294967295
 801b620:	e7e9      	b.n	801b5f6 <__ssputs_r+0x8a>
	...

0801b624 <_svfiprintf_r>:
 801b624:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801b628:	4698      	mov	r8, r3
 801b62a:	898b      	ldrh	r3, [r1, #12]
 801b62c:	061b      	lsls	r3, r3, #24
 801b62e:	b09d      	sub	sp, #116	@ 0x74
 801b630:	4607      	mov	r7, r0
 801b632:	460d      	mov	r5, r1
 801b634:	4614      	mov	r4, r2
 801b636:	d510      	bpl.n	801b65a <_svfiprintf_r+0x36>
 801b638:	690b      	ldr	r3, [r1, #16]
 801b63a:	b973      	cbnz	r3, 801b65a <_svfiprintf_r+0x36>
 801b63c:	2140      	movs	r1, #64	@ 0x40
 801b63e:	f7fe fbdb 	bl	8019df8 <_malloc_r>
 801b642:	6028      	str	r0, [r5, #0]
 801b644:	6128      	str	r0, [r5, #16]
 801b646:	b930      	cbnz	r0, 801b656 <_svfiprintf_r+0x32>
 801b648:	230c      	movs	r3, #12
 801b64a:	603b      	str	r3, [r7, #0]
 801b64c:	f04f 30ff 	mov.w	r0, #4294967295
 801b650:	b01d      	add	sp, #116	@ 0x74
 801b652:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801b656:	2340      	movs	r3, #64	@ 0x40
 801b658:	616b      	str	r3, [r5, #20]
 801b65a:	2300      	movs	r3, #0
 801b65c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b65e:	2320      	movs	r3, #32
 801b660:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801b664:	f8cd 800c 	str.w	r8, [sp, #12]
 801b668:	2330      	movs	r3, #48	@ 0x30
 801b66a:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 801b808 <_svfiprintf_r+0x1e4>
 801b66e:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801b672:	f04f 0901 	mov.w	r9, #1
 801b676:	4623      	mov	r3, r4
 801b678:	469a      	mov	sl, r3
 801b67a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801b67e:	b10a      	cbz	r2, 801b684 <_svfiprintf_r+0x60>
 801b680:	2a25      	cmp	r2, #37	@ 0x25
 801b682:	d1f9      	bne.n	801b678 <_svfiprintf_r+0x54>
 801b684:	ebba 0b04 	subs.w	fp, sl, r4
 801b688:	d00b      	beq.n	801b6a2 <_svfiprintf_r+0x7e>
 801b68a:	465b      	mov	r3, fp
 801b68c:	4622      	mov	r2, r4
 801b68e:	4629      	mov	r1, r5
 801b690:	4638      	mov	r0, r7
 801b692:	f7ff ff6b 	bl	801b56c <__ssputs_r>
 801b696:	3001      	adds	r0, #1
 801b698:	f000 80a7 	beq.w	801b7ea <_svfiprintf_r+0x1c6>
 801b69c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801b69e:	445a      	add	r2, fp
 801b6a0:	9209      	str	r2, [sp, #36]	@ 0x24
 801b6a2:	f89a 3000 	ldrb.w	r3, [sl]
 801b6a6:	2b00      	cmp	r3, #0
 801b6a8:	f000 809f 	beq.w	801b7ea <_svfiprintf_r+0x1c6>
 801b6ac:	2300      	movs	r3, #0
 801b6ae:	f04f 32ff 	mov.w	r2, #4294967295
 801b6b2:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801b6b6:	f10a 0a01 	add.w	sl, sl, #1
 801b6ba:	9304      	str	r3, [sp, #16]
 801b6bc:	9307      	str	r3, [sp, #28]
 801b6be:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801b6c2:	931a      	str	r3, [sp, #104]	@ 0x68
 801b6c4:	4654      	mov	r4, sl
 801b6c6:	2205      	movs	r2, #5
 801b6c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b6cc:	484e      	ldr	r0, [pc, #312]	@ (801b808 <_svfiprintf_r+0x1e4>)
 801b6ce:	f7e4 fd57 	bl	8000180 <memchr>
 801b6d2:	9a04      	ldr	r2, [sp, #16]
 801b6d4:	b9d8      	cbnz	r0, 801b70e <_svfiprintf_r+0xea>
 801b6d6:	06d0      	lsls	r0, r2, #27
 801b6d8:	bf44      	itt	mi
 801b6da:	2320      	movmi	r3, #32
 801b6dc:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b6e0:	0711      	lsls	r1, r2, #28
 801b6e2:	bf44      	itt	mi
 801b6e4:	232b      	movmi	r3, #43	@ 0x2b
 801b6e6:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801b6ea:	f89a 3000 	ldrb.w	r3, [sl]
 801b6ee:	2b2a      	cmp	r3, #42	@ 0x2a
 801b6f0:	d015      	beq.n	801b71e <_svfiprintf_r+0xfa>
 801b6f2:	9a07      	ldr	r2, [sp, #28]
 801b6f4:	4654      	mov	r4, sl
 801b6f6:	2000      	movs	r0, #0
 801b6f8:	f04f 0c0a 	mov.w	ip, #10
 801b6fc:	4621      	mov	r1, r4
 801b6fe:	f811 3b01 	ldrb.w	r3, [r1], #1
 801b702:	3b30      	subs	r3, #48	@ 0x30
 801b704:	2b09      	cmp	r3, #9
 801b706:	d94b      	bls.n	801b7a0 <_svfiprintf_r+0x17c>
 801b708:	b1b0      	cbz	r0, 801b738 <_svfiprintf_r+0x114>
 801b70a:	9207      	str	r2, [sp, #28]
 801b70c:	e014      	b.n	801b738 <_svfiprintf_r+0x114>
 801b70e:	eba0 0308 	sub.w	r3, r0, r8
 801b712:	fa09 f303 	lsl.w	r3, r9, r3
 801b716:	4313      	orrs	r3, r2
 801b718:	9304      	str	r3, [sp, #16]
 801b71a:	46a2      	mov	sl, r4
 801b71c:	e7d2      	b.n	801b6c4 <_svfiprintf_r+0xa0>
 801b71e:	9b03      	ldr	r3, [sp, #12]
 801b720:	1d19      	adds	r1, r3, #4
 801b722:	681b      	ldr	r3, [r3, #0]
 801b724:	9103      	str	r1, [sp, #12]
 801b726:	2b00      	cmp	r3, #0
 801b728:	bfbb      	ittet	lt
 801b72a:	425b      	neglt	r3, r3
 801b72c:	f042 0202 	orrlt.w	r2, r2, #2
 801b730:	9307      	strge	r3, [sp, #28]
 801b732:	9307      	strlt	r3, [sp, #28]
 801b734:	bfb8      	it	lt
 801b736:	9204      	strlt	r2, [sp, #16]
 801b738:	7823      	ldrb	r3, [r4, #0]
 801b73a:	2b2e      	cmp	r3, #46	@ 0x2e
 801b73c:	d10a      	bne.n	801b754 <_svfiprintf_r+0x130>
 801b73e:	7863      	ldrb	r3, [r4, #1]
 801b740:	2b2a      	cmp	r3, #42	@ 0x2a
 801b742:	d132      	bne.n	801b7aa <_svfiprintf_r+0x186>
 801b744:	9b03      	ldr	r3, [sp, #12]
 801b746:	1d1a      	adds	r2, r3, #4
 801b748:	681b      	ldr	r3, [r3, #0]
 801b74a:	9203      	str	r2, [sp, #12]
 801b74c:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801b750:	3402      	adds	r4, #2
 801b752:	9305      	str	r3, [sp, #20]
 801b754:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 801b818 <_svfiprintf_r+0x1f4>
 801b758:	7821      	ldrb	r1, [r4, #0]
 801b75a:	2203      	movs	r2, #3
 801b75c:	4650      	mov	r0, sl
 801b75e:	f7e4 fd0f 	bl	8000180 <memchr>
 801b762:	b138      	cbz	r0, 801b774 <_svfiprintf_r+0x150>
 801b764:	9b04      	ldr	r3, [sp, #16]
 801b766:	eba0 000a 	sub.w	r0, r0, sl
 801b76a:	2240      	movs	r2, #64	@ 0x40
 801b76c:	4082      	lsls	r2, r0
 801b76e:	4313      	orrs	r3, r2
 801b770:	3401      	adds	r4, #1
 801b772:	9304      	str	r3, [sp, #16]
 801b774:	f814 1b01 	ldrb.w	r1, [r4], #1
 801b778:	4824      	ldr	r0, [pc, #144]	@ (801b80c <_svfiprintf_r+0x1e8>)
 801b77a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801b77e:	2206      	movs	r2, #6
 801b780:	f7e4 fcfe 	bl	8000180 <memchr>
 801b784:	2800      	cmp	r0, #0
 801b786:	d036      	beq.n	801b7f6 <_svfiprintf_r+0x1d2>
 801b788:	4b21      	ldr	r3, [pc, #132]	@ (801b810 <_svfiprintf_r+0x1ec>)
 801b78a:	bb1b      	cbnz	r3, 801b7d4 <_svfiprintf_r+0x1b0>
 801b78c:	9b03      	ldr	r3, [sp, #12]
 801b78e:	3307      	adds	r3, #7
 801b790:	f023 0307 	bic.w	r3, r3, #7
 801b794:	3308      	adds	r3, #8
 801b796:	9303      	str	r3, [sp, #12]
 801b798:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801b79a:	4433      	add	r3, r6
 801b79c:	9309      	str	r3, [sp, #36]	@ 0x24
 801b79e:	e76a      	b.n	801b676 <_svfiprintf_r+0x52>
 801b7a0:	fb0c 3202 	mla	r2, ip, r2, r3
 801b7a4:	460c      	mov	r4, r1
 801b7a6:	2001      	movs	r0, #1
 801b7a8:	e7a8      	b.n	801b6fc <_svfiprintf_r+0xd8>
 801b7aa:	2300      	movs	r3, #0
 801b7ac:	3401      	adds	r4, #1
 801b7ae:	9305      	str	r3, [sp, #20]
 801b7b0:	4619      	mov	r1, r3
 801b7b2:	f04f 0c0a 	mov.w	ip, #10
 801b7b6:	4620      	mov	r0, r4
 801b7b8:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b7bc:	3a30      	subs	r2, #48	@ 0x30
 801b7be:	2a09      	cmp	r2, #9
 801b7c0:	d903      	bls.n	801b7ca <_svfiprintf_r+0x1a6>
 801b7c2:	2b00      	cmp	r3, #0
 801b7c4:	d0c6      	beq.n	801b754 <_svfiprintf_r+0x130>
 801b7c6:	9105      	str	r1, [sp, #20]
 801b7c8:	e7c4      	b.n	801b754 <_svfiprintf_r+0x130>
 801b7ca:	fb0c 2101 	mla	r1, ip, r1, r2
 801b7ce:	4604      	mov	r4, r0
 801b7d0:	2301      	movs	r3, #1
 801b7d2:	e7f0      	b.n	801b7b6 <_svfiprintf_r+0x192>
 801b7d4:	ab03      	add	r3, sp, #12
 801b7d6:	9300      	str	r3, [sp, #0]
 801b7d8:	462a      	mov	r2, r5
 801b7da:	4b0e      	ldr	r3, [pc, #56]	@ (801b814 <_svfiprintf_r+0x1f0>)
 801b7dc:	a904      	add	r1, sp, #16
 801b7de:	4638      	mov	r0, r7
 801b7e0:	f7fc fc2a 	bl	8018038 <_printf_float>
 801b7e4:	1c42      	adds	r2, r0, #1
 801b7e6:	4606      	mov	r6, r0
 801b7e8:	d1d6      	bne.n	801b798 <_svfiprintf_r+0x174>
 801b7ea:	89ab      	ldrh	r3, [r5, #12]
 801b7ec:	065b      	lsls	r3, r3, #25
 801b7ee:	f53f af2d 	bmi.w	801b64c <_svfiprintf_r+0x28>
 801b7f2:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801b7f4:	e72c      	b.n	801b650 <_svfiprintf_r+0x2c>
 801b7f6:	ab03      	add	r3, sp, #12
 801b7f8:	9300      	str	r3, [sp, #0]
 801b7fa:	462a      	mov	r2, r5
 801b7fc:	4b05      	ldr	r3, [pc, #20]	@ (801b814 <_svfiprintf_r+0x1f0>)
 801b7fe:	a904      	add	r1, sp, #16
 801b800:	4638      	mov	r0, r7
 801b802:	f7fc feb1 	bl	8018568 <_printf_i>
 801b806:	e7ed      	b.n	801b7e4 <_svfiprintf_r+0x1c0>
 801b808:	0802093d 	.word	0x0802093d
 801b80c:	08020947 	.word	0x08020947
 801b810:	08018039 	.word	0x08018039
 801b814:	0801b56d 	.word	0x0801b56d
 801b818:	08020943 	.word	0x08020943

0801b81c <__sflush_r>:
 801b81c:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 801b820:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801b824:	0716      	lsls	r6, r2, #28
 801b826:	4605      	mov	r5, r0
 801b828:	460c      	mov	r4, r1
 801b82a:	d454      	bmi.n	801b8d6 <__sflush_r+0xba>
 801b82c:	684b      	ldr	r3, [r1, #4]
 801b82e:	2b00      	cmp	r3, #0
 801b830:	dc02      	bgt.n	801b838 <__sflush_r+0x1c>
 801b832:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 801b834:	2b00      	cmp	r3, #0
 801b836:	dd48      	ble.n	801b8ca <__sflush_r+0xae>
 801b838:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b83a:	2e00      	cmp	r6, #0
 801b83c:	d045      	beq.n	801b8ca <__sflush_r+0xae>
 801b83e:	2300      	movs	r3, #0
 801b840:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 801b844:	682f      	ldr	r7, [r5, #0]
 801b846:	6a21      	ldr	r1, [r4, #32]
 801b848:	602b      	str	r3, [r5, #0]
 801b84a:	d030      	beq.n	801b8ae <__sflush_r+0x92>
 801b84c:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801b84e:	89a3      	ldrh	r3, [r4, #12]
 801b850:	0759      	lsls	r1, r3, #29
 801b852:	d505      	bpl.n	801b860 <__sflush_r+0x44>
 801b854:	6863      	ldr	r3, [r4, #4]
 801b856:	1ad2      	subs	r2, r2, r3
 801b858:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 801b85a:	b10b      	cbz	r3, 801b860 <__sflush_r+0x44>
 801b85c:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801b85e:	1ad2      	subs	r2, r2, r3
 801b860:	2300      	movs	r3, #0
 801b862:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 801b864:	6a21      	ldr	r1, [r4, #32]
 801b866:	4628      	mov	r0, r5
 801b868:	47b0      	blx	r6
 801b86a:	1c43      	adds	r3, r0, #1
 801b86c:	89a3      	ldrh	r3, [r4, #12]
 801b86e:	d106      	bne.n	801b87e <__sflush_r+0x62>
 801b870:	6829      	ldr	r1, [r5, #0]
 801b872:	291d      	cmp	r1, #29
 801b874:	d82b      	bhi.n	801b8ce <__sflush_r+0xb2>
 801b876:	4a2a      	ldr	r2, [pc, #168]	@ (801b920 <__sflush_r+0x104>)
 801b878:	40ca      	lsrs	r2, r1
 801b87a:	07d6      	lsls	r6, r2, #31
 801b87c:	d527      	bpl.n	801b8ce <__sflush_r+0xb2>
 801b87e:	2200      	movs	r2, #0
 801b880:	6062      	str	r2, [r4, #4]
 801b882:	04d9      	lsls	r1, r3, #19
 801b884:	6922      	ldr	r2, [r4, #16]
 801b886:	6022      	str	r2, [r4, #0]
 801b888:	d504      	bpl.n	801b894 <__sflush_r+0x78>
 801b88a:	1c42      	adds	r2, r0, #1
 801b88c:	d101      	bne.n	801b892 <__sflush_r+0x76>
 801b88e:	682b      	ldr	r3, [r5, #0]
 801b890:	b903      	cbnz	r3, 801b894 <__sflush_r+0x78>
 801b892:	6560      	str	r0, [r4, #84]	@ 0x54
 801b894:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801b896:	602f      	str	r7, [r5, #0]
 801b898:	b1b9      	cbz	r1, 801b8ca <__sflush_r+0xae>
 801b89a:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801b89e:	4299      	cmp	r1, r3
 801b8a0:	d002      	beq.n	801b8a8 <__sflush_r+0x8c>
 801b8a2:	4628      	mov	r0, r5
 801b8a4:	f7fe fa34 	bl	8019d10 <_free_r>
 801b8a8:	2300      	movs	r3, #0
 801b8aa:	6363      	str	r3, [r4, #52]	@ 0x34
 801b8ac:	e00d      	b.n	801b8ca <__sflush_r+0xae>
 801b8ae:	2301      	movs	r3, #1
 801b8b0:	4628      	mov	r0, r5
 801b8b2:	47b0      	blx	r6
 801b8b4:	4602      	mov	r2, r0
 801b8b6:	1c50      	adds	r0, r2, #1
 801b8b8:	d1c9      	bne.n	801b84e <__sflush_r+0x32>
 801b8ba:	682b      	ldr	r3, [r5, #0]
 801b8bc:	2b00      	cmp	r3, #0
 801b8be:	d0c6      	beq.n	801b84e <__sflush_r+0x32>
 801b8c0:	2b1d      	cmp	r3, #29
 801b8c2:	d001      	beq.n	801b8c8 <__sflush_r+0xac>
 801b8c4:	2b16      	cmp	r3, #22
 801b8c6:	d11e      	bne.n	801b906 <__sflush_r+0xea>
 801b8c8:	602f      	str	r7, [r5, #0]
 801b8ca:	2000      	movs	r0, #0
 801b8cc:	e022      	b.n	801b914 <__sflush_r+0xf8>
 801b8ce:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b8d2:	b21b      	sxth	r3, r3
 801b8d4:	e01b      	b.n	801b90e <__sflush_r+0xf2>
 801b8d6:	690f      	ldr	r7, [r1, #16]
 801b8d8:	2f00      	cmp	r7, #0
 801b8da:	d0f6      	beq.n	801b8ca <__sflush_r+0xae>
 801b8dc:	0793      	lsls	r3, r2, #30
 801b8de:	680e      	ldr	r6, [r1, #0]
 801b8e0:	bf08      	it	eq
 801b8e2:	694b      	ldreq	r3, [r1, #20]
 801b8e4:	600f      	str	r7, [r1, #0]
 801b8e6:	bf18      	it	ne
 801b8e8:	2300      	movne	r3, #0
 801b8ea:	eba6 0807 	sub.w	r8, r6, r7
 801b8ee:	608b      	str	r3, [r1, #8]
 801b8f0:	f1b8 0f00 	cmp.w	r8, #0
 801b8f4:	dde9      	ble.n	801b8ca <__sflush_r+0xae>
 801b8f6:	6a21      	ldr	r1, [r4, #32]
 801b8f8:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 801b8fa:	4643      	mov	r3, r8
 801b8fc:	463a      	mov	r2, r7
 801b8fe:	4628      	mov	r0, r5
 801b900:	47b0      	blx	r6
 801b902:	2800      	cmp	r0, #0
 801b904:	dc08      	bgt.n	801b918 <__sflush_r+0xfc>
 801b906:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b90a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801b90e:	81a3      	strh	r3, [r4, #12]
 801b910:	f04f 30ff 	mov.w	r0, #4294967295
 801b914:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801b918:	4407      	add	r7, r0
 801b91a:	eba8 0800 	sub.w	r8, r8, r0
 801b91e:	e7e7      	b.n	801b8f0 <__sflush_r+0xd4>
 801b920:	20400001 	.word	0x20400001

0801b924 <_fflush_r>:
 801b924:	b538      	push	{r3, r4, r5, lr}
 801b926:	690b      	ldr	r3, [r1, #16]
 801b928:	4605      	mov	r5, r0
 801b92a:	460c      	mov	r4, r1
 801b92c:	b913      	cbnz	r3, 801b934 <_fflush_r+0x10>
 801b92e:	2500      	movs	r5, #0
 801b930:	4628      	mov	r0, r5
 801b932:	bd38      	pop	{r3, r4, r5, pc}
 801b934:	b118      	cbz	r0, 801b93e <_fflush_r+0x1a>
 801b936:	6a03      	ldr	r3, [r0, #32]
 801b938:	b90b      	cbnz	r3, 801b93e <_fflush_r+0x1a>
 801b93a:	f7fd f9cd 	bl	8018cd8 <__sinit>
 801b93e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801b942:	2b00      	cmp	r3, #0
 801b944:	d0f3      	beq.n	801b92e <_fflush_r+0xa>
 801b946:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 801b948:	07d0      	lsls	r0, r2, #31
 801b94a:	d404      	bmi.n	801b956 <_fflush_r+0x32>
 801b94c:	0599      	lsls	r1, r3, #22
 801b94e:	d402      	bmi.n	801b956 <_fflush_r+0x32>
 801b950:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b952:	f7fd fb6e 	bl	8019032 <__retarget_lock_acquire_recursive>
 801b956:	4628      	mov	r0, r5
 801b958:	4621      	mov	r1, r4
 801b95a:	f7ff ff5f 	bl	801b81c <__sflush_r>
 801b95e:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801b960:	07da      	lsls	r2, r3, #31
 801b962:	4605      	mov	r5, r0
 801b964:	d4e4      	bmi.n	801b930 <_fflush_r+0xc>
 801b966:	89a3      	ldrh	r3, [r4, #12]
 801b968:	059b      	lsls	r3, r3, #22
 801b96a:	d4e1      	bmi.n	801b930 <_fflush_r+0xc>
 801b96c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801b96e:	f7fd fb61 	bl	8019034 <__retarget_lock_release_recursive>
 801b972:	e7dd      	b.n	801b930 <_fflush_r+0xc>

0801b974 <memmove>:
 801b974:	4288      	cmp	r0, r1
 801b976:	b510      	push	{r4, lr}
 801b978:	eb01 0402 	add.w	r4, r1, r2
 801b97c:	d902      	bls.n	801b984 <memmove+0x10>
 801b97e:	4284      	cmp	r4, r0
 801b980:	4623      	mov	r3, r4
 801b982:	d807      	bhi.n	801b994 <memmove+0x20>
 801b984:	1e43      	subs	r3, r0, #1
 801b986:	42a1      	cmp	r1, r4
 801b988:	d008      	beq.n	801b99c <memmove+0x28>
 801b98a:	f811 2b01 	ldrb.w	r2, [r1], #1
 801b98e:	f803 2f01 	strb.w	r2, [r3, #1]!
 801b992:	e7f8      	b.n	801b986 <memmove+0x12>
 801b994:	4402      	add	r2, r0
 801b996:	4601      	mov	r1, r0
 801b998:	428a      	cmp	r2, r1
 801b99a:	d100      	bne.n	801b99e <memmove+0x2a>
 801b99c:	bd10      	pop	{r4, pc}
 801b99e:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801b9a2:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801b9a6:	e7f7      	b.n	801b998 <memmove+0x24>

0801b9a8 <strncmp>:
 801b9a8:	b510      	push	{r4, lr}
 801b9aa:	b16a      	cbz	r2, 801b9c8 <strncmp+0x20>
 801b9ac:	3901      	subs	r1, #1
 801b9ae:	1884      	adds	r4, r0, r2
 801b9b0:	f810 2b01 	ldrb.w	r2, [r0], #1
 801b9b4:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 801b9b8:	429a      	cmp	r2, r3
 801b9ba:	d103      	bne.n	801b9c4 <strncmp+0x1c>
 801b9bc:	42a0      	cmp	r0, r4
 801b9be:	d001      	beq.n	801b9c4 <strncmp+0x1c>
 801b9c0:	2a00      	cmp	r2, #0
 801b9c2:	d1f5      	bne.n	801b9b0 <strncmp+0x8>
 801b9c4:	1ad0      	subs	r0, r2, r3
 801b9c6:	bd10      	pop	{r4, pc}
 801b9c8:	4610      	mov	r0, r2
 801b9ca:	e7fc      	b.n	801b9c6 <strncmp+0x1e>

0801b9cc <_sbrk_r>:
 801b9cc:	b538      	push	{r3, r4, r5, lr}
 801b9ce:	4d06      	ldr	r5, [pc, #24]	@ (801b9e8 <_sbrk_r+0x1c>)
 801b9d0:	2300      	movs	r3, #0
 801b9d2:	4604      	mov	r4, r0
 801b9d4:	4608      	mov	r0, r1
 801b9d6:	602b      	str	r3, [r5, #0]
 801b9d8:	f7e9 f99a 	bl	8004d10 <_sbrk>
 801b9dc:	1c43      	adds	r3, r0, #1
 801b9de:	d102      	bne.n	801b9e6 <_sbrk_r+0x1a>
 801b9e0:	682b      	ldr	r3, [r5, #0]
 801b9e2:	b103      	cbz	r3, 801b9e6 <_sbrk_r+0x1a>
 801b9e4:	6023      	str	r3, [r4, #0]
 801b9e6:	bd38      	pop	{r3, r4, r5, pc}
 801b9e8:	2000b6e4 	.word	0x2000b6e4
 801b9ec:	00000000 	.word	0x00000000

0801b9f0 <nan>:
 801b9f0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 801b9f8 <nan+0x8>
 801b9f4:	4770      	bx	lr
 801b9f6:	bf00      	nop
 801b9f8:	00000000 	.word	0x00000000
 801b9fc:	7ff80000 	.word	0x7ff80000

0801ba00 <__assert_func>:
 801ba00:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801ba02:	4614      	mov	r4, r2
 801ba04:	461a      	mov	r2, r3
 801ba06:	4b09      	ldr	r3, [pc, #36]	@ (801ba2c <__assert_func+0x2c>)
 801ba08:	681b      	ldr	r3, [r3, #0]
 801ba0a:	4605      	mov	r5, r0
 801ba0c:	68d8      	ldr	r0, [r3, #12]
 801ba0e:	b14c      	cbz	r4, 801ba24 <__assert_func+0x24>
 801ba10:	4b07      	ldr	r3, [pc, #28]	@ (801ba30 <__assert_func+0x30>)
 801ba12:	9100      	str	r1, [sp, #0]
 801ba14:	e9cd 3401 	strd	r3, r4, [sp, #4]
 801ba18:	4906      	ldr	r1, [pc, #24]	@ (801ba34 <__assert_func+0x34>)
 801ba1a:	462b      	mov	r3, r5
 801ba1c:	f000 fba8 	bl	801c170 <fiprintf>
 801ba20:	f000 fbb8 	bl	801c194 <abort>
 801ba24:	4b04      	ldr	r3, [pc, #16]	@ (801ba38 <__assert_func+0x38>)
 801ba26:	461c      	mov	r4, r3
 801ba28:	e7f3      	b.n	801ba12 <__assert_func+0x12>
 801ba2a:	bf00      	nop
 801ba2c:	20000144 	.word	0x20000144
 801ba30:	08020956 	.word	0x08020956
 801ba34:	08020963 	.word	0x08020963
 801ba38:	08020991 	.word	0x08020991

0801ba3c <_calloc_r>:
 801ba3c:	b570      	push	{r4, r5, r6, lr}
 801ba3e:	fba1 5402 	umull	r5, r4, r1, r2
 801ba42:	b934      	cbnz	r4, 801ba52 <_calloc_r+0x16>
 801ba44:	4629      	mov	r1, r5
 801ba46:	f7fe f9d7 	bl	8019df8 <_malloc_r>
 801ba4a:	4606      	mov	r6, r0
 801ba4c:	b928      	cbnz	r0, 801ba5a <_calloc_r+0x1e>
 801ba4e:	4630      	mov	r0, r6
 801ba50:	bd70      	pop	{r4, r5, r6, pc}
 801ba52:	220c      	movs	r2, #12
 801ba54:	6002      	str	r2, [r0, #0]
 801ba56:	2600      	movs	r6, #0
 801ba58:	e7f9      	b.n	801ba4e <_calloc_r+0x12>
 801ba5a:	462a      	mov	r2, r5
 801ba5c:	4621      	mov	r1, r4
 801ba5e:	f7fd fa0c 	bl	8018e7a <memset>
 801ba62:	e7f4      	b.n	801ba4e <_calloc_r+0x12>

0801ba64 <rshift>:
 801ba64:	6903      	ldr	r3, [r0, #16]
 801ba66:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801ba6a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801ba6e:	ea4f 1261 	mov.w	r2, r1, asr #5
 801ba72:	f100 0414 	add.w	r4, r0, #20
 801ba76:	dd45      	ble.n	801bb04 <rshift+0xa0>
 801ba78:	f011 011f 	ands.w	r1, r1, #31
 801ba7c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 801ba80:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 801ba84:	d10c      	bne.n	801baa0 <rshift+0x3c>
 801ba86:	f100 0710 	add.w	r7, r0, #16
 801ba8a:	4629      	mov	r1, r5
 801ba8c:	42b1      	cmp	r1, r6
 801ba8e:	d334      	bcc.n	801bafa <rshift+0x96>
 801ba90:	1a9b      	subs	r3, r3, r2
 801ba92:	009b      	lsls	r3, r3, #2
 801ba94:	1eea      	subs	r2, r5, #3
 801ba96:	4296      	cmp	r6, r2
 801ba98:	bf38      	it	cc
 801ba9a:	2300      	movcc	r3, #0
 801ba9c:	4423      	add	r3, r4
 801ba9e:	e015      	b.n	801bacc <rshift+0x68>
 801baa0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 801baa4:	f1c1 0820 	rsb	r8, r1, #32
 801baa8:	40cf      	lsrs	r7, r1
 801baaa:	f105 0e04 	add.w	lr, r5, #4
 801baae:	46a1      	mov	r9, r4
 801bab0:	4576      	cmp	r6, lr
 801bab2:	46f4      	mov	ip, lr
 801bab4:	d815      	bhi.n	801bae2 <rshift+0x7e>
 801bab6:	1a9a      	subs	r2, r3, r2
 801bab8:	0092      	lsls	r2, r2, #2
 801baba:	3a04      	subs	r2, #4
 801babc:	3501      	adds	r5, #1
 801babe:	42ae      	cmp	r6, r5
 801bac0:	bf38      	it	cc
 801bac2:	2200      	movcc	r2, #0
 801bac4:	18a3      	adds	r3, r4, r2
 801bac6:	50a7      	str	r7, [r4, r2]
 801bac8:	b107      	cbz	r7, 801bacc <rshift+0x68>
 801baca:	3304      	adds	r3, #4
 801bacc:	1b1a      	subs	r2, r3, r4
 801bace:	42a3      	cmp	r3, r4
 801bad0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 801bad4:	bf08      	it	eq
 801bad6:	2300      	moveq	r3, #0
 801bad8:	6102      	str	r2, [r0, #16]
 801bada:	bf08      	it	eq
 801badc:	6143      	streq	r3, [r0, #20]
 801bade:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 801bae2:	f8dc c000 	ldr.w	ip, [ip]
 801bae6:	fa0c fc08 	lsl.w	ip, ip, r8
 801baea:	ea4c 0707 	orr.w	r7, ip, r7
 801baee:	f849 7b04 	str.w	r7, [r9], #4
 801baf2:	f85e 7b04 	ldr.w	r7, [lr], #4
 801baf6:	40cf      	lsrs	r7, r1
 801baf8:	e7da      	b.n	801bab0 <rshift+0x4c>
 801bafa:	f851 cb04 	ldr.w	ip, [r1], #4
 801bafe:	f847 cf04 	str.w	ip, [r7, #4]!
 801bb02:	e7c3      	b.n	801ba8c <rshift+0x28>
 801bb04:	4623      	mov	r3, r4
 801bb06:	e7e1      	b.n	801bacc <rshift+0x68>

0801bb08 <__hexdig_fun>:
 801bb08:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801bb0c:	2b09      	cmp	r3, #9
 801bb0e:	d802      	bhi.n	801bb16 <__hexdig_fun+0xe>
 801bb10:	3820      	subs	r0, #32
 801bb12:	b2c0      	uxtb	r0, r0
 801bb14:	4770      	bx	lr
 801bb16:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801bb1a:	2b05      	cmp	r3, #5
 801bb1c:	d801      	bhi.n	801bb22 <__hexdig_fun+0x1a>
 801bb1e:	3847      	subs	r0, #71	@ 0x47
 801bb20:	e7f7      	b.n	801bb12 <__hexdig_fun+0xa>
 801bb22:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 801bb26:	2b05      	cmp	r3, #5
 801bb28:	d801      	bhi.n	801bb2e <__hexdig_fun+0x26>
 801bb2a:	3827      	subs	r0, #39	@ 0x27
 801bb2c:	e7f1      	b.n	801bb12 <__hexdig_fun+0xa>
 801bb2e:	2000      	movs	r0, #0
 801bb30:	4770      	bx	lr
	...

0801bb34 <__gethex>:
 801bb34:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bb38:	b085      	sub	sp, #20
 801bb3a:	468a      	mov	sl, r1
 801bb3c:	9302      	str	r3, [sp, #8]
 801bb3e:	680b      	ldr	r3, [r1, #0]
 801bb40:	9001      	str	r0, [sp, #4]
 801bb42:	4690      	mov	r8, r2
 801bb44:	1c9c      	adds	r4, r3, #2
 801bb46:	46a1      	mov	r9, r4
 801bb48:	f814 0b01 	ldrb.w	r0, [r4], #1
 801bb4c:	2830      	cmp	r0, #48	@ 0x30
 801bb4e:	d0fa      	beq.n	801bb46 <__gethex+0x12>
 801bb50:	eba9 0303 	sub.w	r3, r9, r3
 801bb54:	f1a3 0b02 	sub.w	fp, r3, #2
 801bb58:	f7ff ffd6 	bl	801bb08 <__hexdig_fun>
 801bb5c:	4605      	mov	r5, r0
 801bb5e:	2800      	cmp	r0, #0
 801bb60:	d168      	bne.n	801bc34 <__gethex+0x100>
 801bb62:	49a0      	ldr	r1, [pc, #640]	@ (801bde4 <__gethex+0x2b0>)
 801bb64:	2201      	movs	r2, #1
 801bb66:	4648      	mov	r0, r9
 801bb68:	f7ff ff1e 	bl	801b9a8 <strncmp>
 801bb6c:	4607      	mov	r7, r0
 801bb6e:	2800      	cmp	r0, #0
 801bb70:	d167      	bne.n	801bc42 <__gethex+0x10e>
 801bb72:	f899 0001 	ldrb.w	r0, [r9, #1]
 801bb76:	4626      	mov	r6, r4
 801bb78:	f7ff ffc6 	bl	801bb08 <__hexdig_fun>
 801bb7c:	2800      	cmp	r0, #0
 801bb7e:	d062      	beq.n	801bc46 <__gethex+0x112>
 801bb80:	4623      	mov	r3, r4
 801bb82:	7818      	ldrb	r0, [r3, #0]
 801bb84:	2830      	cmp	r0, #48	@ 0x30
 801bb86:	4699      	mov	r9, r3
 801bb88:	f103 0301 	add.w	r3, r3, #1
 801bb8c:	d0f9      	beq.n	801bb82 <__gethex+0x4e>
 801bb8e:	f7ff ffbb 	bl	801bb08 <__hexdig_fun>
 801bb92:	fab0 f580 	clz	r5, r0
 801bb96:	096d      	lsrs	r5, r5, #5
 801bb98:	f04f 0b01 	mov.w	fp, #1
 801bb9c:	464a      	mov	r2, r9
 801bb9e:	4616      	mov	r6, r2
 801bba0:	3201      	adds	r2, #1
 801bba2:	7830      	ldrb	r0, [r6, #0]
 801bba4:	f7ff ffb0 	bl	801bb08 <__hexdig_fun>
 801bba8:	2800      	cmp	r0, #0
 801bbaa:	d1f8      	bne.n	801bb9e <__gethex+0x6a>
 801bbac:	498d      	ldr	r1, [pc, #564]	@ (801bde4 <__gethex+0x2b0>)
 801bbae:	2201      	movs	r2, #1
 801bbb0:	4630      	mov	r0, r6
 801bbb2:	f7ff fef9 	bl	801b9a8 <strncmp>
 801bbb6:	2800      	cmp	r0, #0
 801bbb8:	d13f      	bne.n	801bc3a <__gethex+0x106>
 801bbba:	b944      	cbnz	r4, 801bbce <__gethex+0x9a>
 801bbbc:	1c74      	adds	r4, r6, #1
 801bbbe:	4622      	mov	r2, r4
 801bbc0:	4616      	mov	r6, r2
 801bbc2:	3201      	adds	r2, #1
 801bbc4:	7830      	ldrb	r0, [r6, #0]
 801bbc6:	f7ff ff9f 	bl	801bb08 <__hexdig_fun>
 801bbca:	2800      	cmp	r0, #0
 801bbcc:	d1f8      	bne.n	801bbc0 <__gethex+0x8c>
 801bbce:	1ba4      	subs	r4, r4, r6
 801bbd0:	00a7      	lsls	r7, r4, #2
 801bbd2:	7833      	ldrb	r3, [r6, #0]
 801bbd4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 801bbd8:	2b50      	cmp	r3, #80	@ 0x50
 801bbda:	d13e      	bne.n	801bc5a <__gethex+0x126>
 801bbdc:	7873      	ldrb	r3, [r6, #1]
 801bbde:	2b2b      	cmp	r3, #43	@ 0x2b
 801bbe0:	d033      	beq.n	801bc4a <__gethex+0x116>
 801bbe2:	2b2d      	cmp	r3, #45	@ 0x2d
 801bbe4:	d034      	beq.n	801bc50 <__gethex+0x11c>
 801bbe6:	1c71      	adds	r1, r6, #1
 801bbe8:	2400      	movs	r4, #0
 801bbea:	7808      	ldrb	r0, [r1, #0]
 801bbec:	f7ff ff8c 	bl	801bb08 <__hexdig_fun>
 801bbf0:	1e43      	subs	r3, r0, #1
 801bbf2:	b2db      	uxtb	r3, r3
 801bbf4:	2b18      	cmp	r3, #24
 801bbf6:	d830      	bhi.n	801bc5a <__gethex+0x126>
 801bbf8:	f1a0 0210 	sub.w	r2, r0, #16
 801bbfc:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 801bc00:	f7ff ff82 	bl	801bb08 <__hexdig_fun>
 801bc04:	f100 3cff 	add.w	ip, r0, #4294967295
 801bc08:	fa5f fc8c 	uxtb.w	ip, ip
 801bc0c:	f1bc 0f18 	cmp.w	ip, #24
 801bc10:	f04f 030a 	mov.w	r3, #10
 801bc14:	d91e      	bls.n	801bc54 <__gethex+0x120>
 801bc16:	b104      	cbz	r4, 801bc1a <__gethex+0xe6>
 801bc18:	4252      	negs	r2, r2
 801bc1a:	4417      	add	r7, r2
 801bc1c:	f8ca 1000 	str.w	r1, [sl]
 801bc20:	b1ed      	cbz	r5, 801bc5e <__gethex+0x12a>
 801bc22:	f1bb 0f00 	cmp.w	fp, #0
 801bc26:	bf0c      	ite	eq
 801bc28:	2506      	moveq	r5, #6
 801bc2a:	2500      	movne	r5, #0
 801bc2c:	4628      	mov	r0, r5
 801bc2e:	b005      	add	sp, #20
 801bc30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801bc34:	2500      	movs	r5, #0
 801bc36:	462c      	mov	r4, r5
 801bc38:	e7b0      	b.n	801bb9c <__gethex+0x68>
 801bc3a:	2c00      	cmp	r4, #0
 801bc3c:	d1c7      	bne.n	801bbce <__gethex+0x9a>
 801bc3e:	4627      	mov	r7, r4
 801bc40:	e7c7      	b.n	801bbd2 <__gethex+0x9e>
 801bc42:	464e      	mov	r6, r9
 801bc44:	462f      	mov	r7, r5
 801bc46:	2501      	movs	r5, #1
 801bc48:	e7c3      	b.n	801bbd2 <__gethex+0x9e>
 801bc4a:	2400      	movs	r4, #0
 801bc4c:	1cb1      	adds	r1, r6, #2
 801bc4e:	e7cc      	b.n	801bbea <__gethex+0xb6>
 801bc50:	2401      	movs	r4, #1
 801bc52:	e7fb      	b.n	801bc4c <__gethex+0x118>
 801bc54:	fb03 0002 	mla	r0, r3, r2, r0
 801bc58:	e7ce      	b.n	801bbf8 <__gethex+0xc4>
 801bc5a:	4631      	mov	r1, r6
 801bc5c:	e7de      	b.n	801bc1c <__gethex+0xe8>
 801bc5e:	eba6 0309 	sub.w	r3, r6, r9
 801bc62:	3b01      	subs	r3, #1
 801bc64:	4629      	mov	r1, r5
 801bc66:	2b07      	cmp	r3, #7
 801bc68:	dc0a      	bgt.n	801bc80 <__gethex+0x14c>
 801bc6a:	9801      	ldr	r0, [sp, #4]
 801bc6c:	f7fe f950 	bl	8019f10 <_Balloc>
 801bc70:	4604      	mov	r4, r0
 801bc72:	b940      	cbnz	r0, 801bc86 <__gethex+0x152>
 801bc74:	4b5c      	ldr	r3, [pc, #368]	@ (801bde8 <__gethex+0x2b4>)
 801bc76:	4602      	mov	r2, r0
 801bc78:	21e4      	movs	r1, #228	@ 0xe4
 801bc7a:	485c      	ldr	r0, [pc, #368]	@ (801bdec <__gethex+0x2b8>)
 801bc7c:	f7ff fec0 	bl	801ba00 <__assert_func>
 801bc80:	3101      	adds	r1, #1
 801bc82:	105b      	asrs	r3, r3, #1
 801bc84:	e7ef      	b.n	801bc66 <__gethex+0x132>
 801bc86:	f100 0a14 	add.w	sl, r0, #20
 801bc8a:	2300      	movs	r3, #0
 801bc8c:	4655      	mov	r5, sl
 801bc8e:	469b      	mov	fp, r3
 801bc90:	45b1      	cmp	r9, r6
 801bc92:	d337      	bcc.n	801bd04 <__gethex+0x1d0>
 801bc94:	f845 bb04 	str.w	fp, [r5], #4
 801bc98:	eba5 050a 	sub.w	r5, r5, sl
 801bc9c:	10ad      	asrs	r5, r5, #2
 801bc9e:	6125      	str	r5, [r4, #16]
 801bca0:	4658      	mov	r0, fp
 801bca2:	f7fe fa27 	bl	801a0f4 <__hi0bits>
 801bca6:	016d      	lsls	r5, r5, #5
 801bca8:	f8d8 6000 	ldr.w	r6, [r8]
 801bcac:	1a2d      	subs	r5, r5, r0
 801bcae:	42b5      	cmp	r5, r6
 801bcb0:	dd54      	ble.n	801bd5c <__gethex+0x228>
 801bcb2:	1bad      	subs	r5, r5, r6
 801bcb4:	4629      	mov	r1, r5
 801bcb6:	4620      	mov	r0, r4
 801bcb8:	f7fe fdb3 	bl	801a822 <__any_on>
 801bcbc:	4681      	mov	r9, r0
 801bcbe:	b178      	cbz	r0, 801bce0 <__gethex+0x1ac>
 801bcc0:	1e6b      	subs	r3, r5, #1
 801bcc2:	1159      	asrs	r1, r3, #5
 801bcc4:	f003 021f 	and.w	r2, r3, #31
 801bcc8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 801bccc:	f04f 0901 	mov.w	r9, #1
 801bcd0:	fa09 f202 	lsl.w	r2, r9, r2
 801bcd4:	420a      	tst	r2, r1
 801bcd6:	d003      	beq.n	801bce0 <__gethex+0x1ac>
 801bcd8:	454b      	cmp	r3, r9
 801bcda:	dc36      	bgt.n	801bd4a <__gethex+0x216>
 801bcdc:	f04f 0902 	mov.w	r9, #2
 801bce0:	4629      	mov	r1, r5
 801bce2:	4620      	mov	r0, r4
 801bce4:	f7ff febe 	bl	801ba64 <rshift>
 801bce8:	442f      	add	r7, r5
 801bcea:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801bcee:	42bb      	cmp	r3, r7
 801bcf0:	da42      	bge.n	801bd78 <__gethex+0x244>
 801bcf2:	9801      	ldr	r0, [sp, #4]
 801bcf4:	4621      	mov	r1, r4
 801bcf6:	f7fe f94b 	bl	8019f90 <_Bfree>
 801bcfa:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bcfc:	2300      	movs	r3, #0
 801bcfe:	6013      	str	r3, [r2, #0]
 801bd00:	25a3      	movs	r5, #163	@ 0xa3
 801bd02:	e793      	b.n	801bc2c <__gethex+0xf8>
 801bd04:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 801bd08:	2a2e      	cmp	r2, #46	@ 0x2e
 801bd0a:	d012      	beq.n	801bd32 <__gethex+0x1fe>
 801bd0c:	2b20      	cmp	r3, #32
 801bd0e:	d104      	bne.n	801bd1a <__gethex+0x1e6>
 801bd10:	f845 bb04 	str.w	fp, [r5], #4
 801bd14:	f04f 0b00 	mov.w	fp, #0
 801bd18:	465b      	mov	r3, fp
 801bd1a:	7830      	ldrb	r0, [r6, #0]
 801bd1c:	9303      	str	r3, [sp, #12]
 801bd1e:	f7ff fef3 	bl	801bb08 <__hexdig_fun>
 801bd22:	9b03      	ldr	r3, [sp, #12]
 801bd24:	f000 000f 	and.w	r0, r0, #15
 801bd28:	4098      	lsls	r0, r3
 801bd2a:	ea4b 0b00 	orr.w	fp, fp, r0
 801bd2e:	3304      	adds	r3, #4
 801bd30:	e7ae      	b.n	801bc90 <__gethex+0x15c>
 801bd32:	45b1      	cmp	r9, r6
 801bd34:	d8ea      	bhi.n	801bd0c <__gethex+0x1d8>
 801bd36:	492b      	ldr	r1, [pc, #172]	@ (801bde4 <__gethex+0x2b0>)
 801bd38:	9303      	str	r3, [sp, #12]
 801bd3a:	2201      	movs	r2, #1
 801bd3c:	4630      	mov	r0, r6
 801bd3e:	f7ff fe33 	bl	801b9a8 <strncmp>
 801bd42:	9b03      	ldr	r3, [sp, #12]
 801bd44:	2800      	cmp	r0, #0
 801bd46:	d1e1      	bne.n	801bd0c <__gethex+0x1d8>
 801bd48:	e7a2      	b.n	801bc90 <__gethex+0x15c>
 801bd4a:	1ea9      	subs	r1, r5, #2
 801bd4c:	4620      	mov	r0, r4
 801bd4e:	f7fe fd68 	bl	801a822 <__any_on>
 801bd52:	2800      	cmp	r0, #0
 801bd54:	d0c2      	beq.n	801bcdc <__gethex+0x1a8>
 801bd56:	f04f 0903 	mov.w	r9, #3
 801bd5a:	e7c1      	b.n	801bce0 <__gethex+0x1ac>
 801bd5c:	da09      	bge.n	801bd72 <__gethex+0x23e>
 801bd5e:	1b75      	subs	r5, r6, r5
 801bd60:	4621      	mov	r1, r4
 801bd62:	9801      	ldr	r0, [sp, #4]
 801bd64:	462a      	mov	r2, r5
 801bd66:	f7fe fb23 	bl	801a3b0 <__lshift>
 801bd6a:	1b7f      	subs	r7, r7, r5
 801bd6c:	4604      	mov	r4, r0
 801bd6e:	f100 0a14 	add.w	sl, r0, #20
 801bd72:	f04f 0900 	mov.w	r9, #0
 801bd76:	e7b8      	b.n	801bcea <__gethex+0x1b6>
 801bd78:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801bd7c:	42bd      	cmp	r5, r7
 801bd7e:	dd6f      	ble.n	801be60 <__gethex+0x32c>
 801bd80:	1bed      	subs	r5, r5, r7
 801bd82:	42ae      	cmp	r6, r5
 801bd84:	dc34      	bgt.n	801bdf0 <__gethex+0x2bc>
 801bd86:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801bd8a:	2b02      	cmp	r3, #2
 801bd8c:	d022      	beq.n	801bdd4 <__gethex+0x2a0>
 801bd8e:	2b03      	cmp	r3, #3
 801bd90:	d024      	beq.n	801bddc <__gethex+0x2a8>
 801bd92:	2b01      	cmp	r3, #1
 801bd94:	d115      	bne.n	801bdc2 <__gethex+0x28e>
 801bd96:	42ae      	cmp	r6, r5
 801bd98:	d113      	bne.n	801bdc2 <__gethex+0x28e>
 801bd9a:	2e01      	cmp	r6, #1
 801bd9c:	d10b      	bne.n	801bdb6 <__gethex+0x282>
 801bd9e:	9a02      	ldr	r2, [sp, #8]
 801bda0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 801bda4:	6013      	str	r3, [r2, #0]
 801bda6:	2301      	movs	r3, #1
 801bda8:	6123      	str	r3, [r4, #16]
 801bdaa:	f8ca 3000 	str.w	r3, [sl]
 801bdae:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bdb0:	2562      	movs	r5, #98	@ 0x62
 801bdb2:	601c      	str	r4, [r3, #0]
 801bdb4:	e73a      	b.n	801bc2c <__gethex+0xf8>
 801bdb6:	1e71      	subs	r1, r6, #1
 801bdb8:	4620      	mov	r0, r4
 801bdba:	f7fe fd32 	bl	801a822 <__any_on>
 801bdbe:	2800      	cmp	r0, #0
 801bdc0:	d1ed      	bne.n	801bd9e <__gethex+0x26a>
 801bdc2:	9801      	ldr	r0, [sp, #4]
 801bdc4:	4621      	mov	r1, r4
 801bdc6:	f7fe f8e3 	bl	8019f90 <_Bfree>
 801bdca:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801bdcc:	2300      	movs	r3, #0
 801bdce:	6013      	str	r3, [r2, #0]
 801bdd0:	2550      	movs	r5, #80	@ 0x50
 801bdd2:	e72b      	b.n	801bc2c <__gethex+0xf8>
 801bdd4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bdd6:	2b00      	cmp	r3, #0
 801bdd8:	d1f3      	bne.n	801bdc2 <__gethex+0x28e>
 801bdda:	e7e0      	b.n	801bd9e <__gethex+0x26a>
 801bddc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801bdde:	2b00      	cmp	r3, #0
 801bde0:	d1dd      	bne.n	801bd9e <__gethex+0x26a>
 801bde2:	e7ee      	b.n	801bdc2 <__gethex+0x28e>
 801bde4:	0802093b 	.word	0x0802093b
 801bde8:	080208d1 	.word	0x080208d1
 801bdec:	08020992 	.word	0x08020992
 801bdf0:	1e6f      	subs	r7, r5, #1
 801bdf2:	f1b9 0f00 	cmp.w	r9, #0
 801bdf6:	d130      	bne.n	801be5a <__gethex+0x326>
 801bdf8:	b127      	cbz	r7, 801be04 <__gethex+0x2d0>
 801bdfa:	4639      	mov	r1, r7
 801bdfc:	4620      	mov	r0, r4
 801bdfe:	f7fe fd10 	bl	801a822 <__any_on>
 801be02:	4681      	mov	r9, r0
 801be04:	117a      	asrs	r2, r7, #5
 801be06:	2301      	movs	r3, #1
 801be08:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801be0c:	f007 071f 	and.w	r7, r7, #31
 801be10:	40bb      	lsls	r3, r7
 801be12:	4213      	tst	r3, r2
 801be14:	4629      	mov	r1, r5
 801be16:	4620      	mov	r0, r4
 801be18:	bf18      	it	ne
 801be1a:	f049 0902 	orrne.w	r9, r9, #2
 801be1e:	f7ff fe21 	bl	801ba64 <rshift>
 801be22:	f8d8 7004 	ldr.w	r7, [r8, #4]
 801be26:	1b76      	subs	r6, r6, r5
 801be28:	2502      	movs	r5, #2
 801be2a:	f1b9 0f00 	cmp.w	r9, #0
 801be2e:	d047      	beq.n	801bec0 <__gethex+0x38c>
 801be30:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801be34:	2b02      	cmp	r3, #2
 801be36:	d015      	beq.n	801be64 <__gethex+0x330>
 801be38:	2b03      	cmp	r3, #3
 801be3a:	d017      	beq.n	801be6c <__gethex+0x338>
 801be3c:	2b01      	cmp	r3, #1
 801be3e:	d109      	bne.n	801be54 <__gethex+0x320>
 801be40:	f019 0f02 	tst.w	r9, #2
 801be44:	d006      	beq.n	801be54 <__gethex+0x320>
 801be46:	f8da 3000 	ldr.w	r3, [sl]
 801be4a:	ea49 0903 	orr.w	r9, r9, r3
 801be4e:	f019 0f01 	tst.w	r9, #1
 801be52:	d10e      	bne.n	801be72 <__gethex+0x33e>
 801be54:	f045 0510 	orr.w	r5, r5, #16
 801be58:	e032      	b.n	801bec0 <__gethex+0x38c>
 801be5a:	f04f 0901 	mov.w	r9, #1
 801be5e:	e7d1      	b.n	801be04 <__gethex+0x2d0>
 801be60:	2501      	movs	r5, #1
 801be62:	e7e2      	b.n	801be2a <__gethex+0x2f6>
 801be64:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801be66:	f1c3 0301 	rsb	r3, r3, #1
 801be6a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801be6c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801be6e:	2b00      	cmp	r3, #0
 801be70:	d0f0      	beq.n	801be54 <__gethex+0x320>
 801be72:	f8d4 b010 	ldr.w	fp, [r4, #16]
 801be76:	f104 0314 	add.w	r3, r4, #20
 801be7a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801be7e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 801be82:	f04f 0c00 	mov.w	ip, #0
 801be86:	4618      	mov	r0, r3
 801be88:	f853 2b04 	ldr.w	r2, [r3], #4
 801be8c:	f1b2 3fff 	cmp.w	r2, #4294967295
 801be90:	d01b      	beq.n	801beca <__gethex+0x396>
 801be92:	3201      	adds	r2, #1
 801be94:	6002      	str	r2, [r0, #0]
 801be96:	2d02      	cmp	r5, #2
 801be98:	f104 0314 	add.w	r3, r4, #20
 801be9c:	d13c      	bne.n	801bf18 <__gethex+0x3e4>
 801be9e:	f8d8 2000 	ldr.w	r2, [r8]
 801bea2:	3a01      	subs	r2, #1
 801bea4:	42b2      	cmp	r2, r6
 801bea6:	d109      	bne.n	801bebc <__gethex+0x388>
 801bea8:	1171      	asrs	r1, r6, #5
 801beaa:	2201      	movs	r2, #1
 801beac:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801beb0:	f006 061f 	and.w	r6, r6, #31
 801beb4:	fa02 f606 	lsl.w	r6, r2, r6
 801beb8:	421e      	tst	r6, r3
 801beba:	d13a      	bne.n	801bf32 <__gethex+0x3fe>
 801bebc:	f045 0520 	orr.w	r5, r5, #32
 801bec0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 801bec2:	601c      	str	r4, [r3, #0]
 801bec4:	9b02      	ldr	r3, [sp, #8]
 801bec6:	601f      	str	r7, [r3, #0]
 801bec8:	e6b0      	b.n	801bc2c <__gethex+0xf8>
 801beca:	4299      	cmp	r1, r3
 801becc:	f843 cc04 	str.w	ip, [r3, #-4]
 801bed0:	d8d9      	bhi.n	801be86 <__gethex+0x352>
 801bed2:	68a3      	ldr	r3, [r4, #8]
 801bed4:	459b      	cmp	fp, r3
 801bed6:	db17      	blt.n	801bf08 <__gethex+0x3d4>
 801bed8:	6861      	ldr	r1, [r4, #4]
 801beda:	9801      	ldr	r0, [sp, #4]
 801bedc:	3101      	adds	r1, #1
 801bede:	f7fe f817 	bl	8019f10 <_Balloc>
 801bee2:	4681      	mov	r9, r0
 801bee4:	b918      	cbnz	r0, 801beee <__gethex+0x3ba>
 801bee6:	4b1a      	ldr	r3, [pc, #104]	@ (801bf50 <__gethex+0x41c>)
 801bee8:	4602      	mov	r2, r0
 801beea:	2184      	movs	r1, #132	@ 0x84
 801beec:	e6c5      	b.n	801bc7a <__gethex+0x146>
 801beee:	6922      	ldr	r2, [r4, #16]
 801bef0:	3202      	adds	r2, #2
 801bef2:	f104 010c 	add.w	r1, r4, #12
 801bef6:	0092      	lsls	r2, r2, #2
 801bef8:	300c      	adds	r0, #12
 801befa:	f7fd f89c 	bl	8019036 <memcpy>
 801befe:	4621      	mov	r1, r4
 801bf00:	9801      	ldr	r0, [sp, #4]
 801bf02:	f7fe f845 	bl	8019f90 <_Bfree>
 801bf06:	464c      	mov	r4, r9
 801bf08:	6923      	ldr	r3, [r4, #16]
 801bf0a:	1c5a      	adds	r2, r3, #1
 801bf0c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 801bf10:	6122      	str	r2, [r4, #16]
 801bf12:	2201      	movs	r2, #1
 801bf14:	615a      	str	r2, [r3, #20]
 801bf16:	e7be      	b.n	801be96 <__gethex+0x362>
 801bf18:	6922      	ldr	r2, [r4, #16]
 801bf1a:	455a      	cmp	r2, fp
 801bf1c:	dd0b      	ble.n	801bf36 <__gethex+0x402>
 801bf1e:	2101      	movs	r1, #1
 801bf20:	4620      	mov	r0, r4
 801bf22:	f7ff fd9f 	bl	801ba64 <rshift>
 801bf26:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801bf2a:	3701      	adds	r7, #1
 801bf2c:	42bb      	cmp	r3, r7
 801bf2e:	f6ff aee0 	blt.w	801bcf2 <__gethex+0x1be>
 801bf32:	2501      	movs	r5, #1
 801bf34:	e7c2      	b.n	801bebc <__gethex+0x388>
 801bf36:	f016 061f 	ands.w	r6, r6, #31
 801bf3a:	d0fa      	beq.n	801bf32 <__gethex+0x3fe>
 801bf3c:	4453      	add	r3, sl
 801bf3e:	f1c6 0620 	rsb	r6, r6, #32
 801bf42:	f853 0c04 	ldr.w	r0, [r3, #-4]
 801bf46:	f7fe f8d5 	bl	801a0f4 <__hi0bits>
 801bf4a:	42b0      	cmp	r0, r6
 801bf4c:	dbe7      	blt.n	801bf1e <__gethex+0x3ea>
 801bf4e:	e7f0      	b.n	801bf32 <__gethex+0x3fe>
 801bf50:	080208d1 	.word	0x080208d1

0801bf54 <L_shift>:
 801bf54:	f1c2 0208 	rsb	r2, r2, #8
 801bf58:	0092      	lsls	r2, r2, #2
 801bf5a:	b570      	push	{r4, r5, r6, lr}
 801bf5c:	f1c2 0620 	rsb	r6, r2, #32
 801bf60:	6843      	ldr	r3, [r0, #4]
 801bf62:	6804      	ldr	r4, [r0, #0]
 801bf64:	fa03 f506 	lsl.w	r5, r3, r6
 801bf68:	432c      	orrs	r4, r5
 801bf6a:	40d3      	lsrs	r3, r2
 801bf6c:	6004      	str	r4, [r0, #0]
 801bf6e:	f840 3f04 	str.w	r3, [r0, #4]!
 801bf72:	4288      	cmp	r0, r1
 801bf74:	d3f4      	bcc.n	801bf60 <L_shift+0xc>
 801bf76:	bd70      	pop	{r4, r5, r6, pc}

0801bf78 <__match>:
 801bf78:	b530      	push	{r4, r5, lr}
 801bf7a:	6803      	ldr	r3, [r0, #0]
 801bf7c:	3301      	adds	r3, #1
 801bf7e:	f811 4b01 	ldrb.w	r4, [r1], #1
 801bf82:	b914      	cbnz	r4, 801bf8a <__match+0x12>
 801bf84:	6003      	str	r3, [r0, #0]
 801bf86:	2001      	movs	r0, #1
 801bf88:	bd30      	pop	{r4, r5, pc}
 801bf8a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801bf8e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 801bf92:	2d19      	cmp	r5, #25
 801bf94:	bf98      	it	ls
 801bf96:	3220      	addls	r2, #32
 801bf98:	42a2      	cmp	r2, r4
 801bf9a:	d0f0      	beq.n	801bf7e <__match+0x6>
 801bf9c:	2000      	movs	r0, #0
 801bf9e:	e7f3      	b.n	801bf88 <__match+0x10>

0801bfa0 <__hexnan>:
 801bfa0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801bfa4:	680b      	ldr	r3, [r1, #0]
 801bfa6:	6801      	ldr	r1, [r0, #0]
 801bfa8:	115e      	asrs	r6, r3, #5
 801bfaa:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 801bfae:	f013 031f 	ands.w	r3, r3, #31
 801bfb2:	b087      	sub	sp, #28
 801bfb4:	bf18      	it	ne
 801bfb6:	3604      	addne	r6, #4
 801bfb8:	2500      	movs	r5, #0
 801bfba:	1f37      	subs	r7, r6, #4
 801bfbc:	4682      	mov	sl, r0
 801bfbe:	4690      	mov	r8, r2
 801bfc0:	9301      	str	r3, [sp, #4]
 801bfc2:	f846 5c04 	str.w	r5, [r6, #-4]
 801bfc6:	46b9      	mov	r9, r7
 801bfc8:	463c      	mov	r4, r7
 801bfca:	9502      	str	r5, [sp, #8]
 801bfcc:	46ab      	mov	fp, r5
 801bfce:	784a      	ldrb	r2, [r1, #1]
 801bfd0:	1c4b      	adds	r3, r1, #1
 801bfd2:	9303      	str	r3, [sp, #12]
 801bfd4:	b342      	cbz	r2, 801c028 <__hexnan+0x88>
 801bfd6:	4610      	mov	r0, r2
 801bfd8:	9105      	str	r1, [sp, #20]
 801bfda:	9204      	str	r2, [sp, #16]
 801bfdc:	f7ff fd94 	bl	801bb08 <__hexdig_fun>
 801bfe0:	2800      	cmp	r0, #0
 801bfe2:	d151      	bne.n	801c088 <__hexnan+0xe8>
 801bfe4:	9a04      	ldr	r2, [sp, #16]
 801bfe6:	9905      	ldr	r1, [sp, #20]
 801bfe8:	2a20      	cmp	r2, #32
 801bfea:	d818      	bhi.n	801c01e <__hexnan+0x7e>
 801bfec:	9b02      	ldr	r3, [sp, #8]
 801bfee:	459b      	cmp	fp, r3
 801bff0:	dd13      	ble.n	801c01a <__hexnan+0x7a>
 801bff2:	454c      	cmp	r4, r9
 801bff4:	d206      	bcs.n	801c004 <__hexnan+0x64>
 801bff6:	2d07      	cmp	r5, #7
 801bff8:	dc04      	bgt.n	801c004 <__hexnan+0x64>
 801bffa:	462a      	mov	r2, r5
 801bffc:	4649      	mov	r1, r9
 801bffe:	4620      	mov	r0, r4
 801c000:	f7ff ffa8 	bl	801bf54 <L_shift>
 801c004:	4544      	cmp	r4, r8
 801c006:	d952      	bls.n	801c0ae <__hexnan+0x10e>
 801c008:	2300      	movs	r3, #0
 801c00a:	f1a4 0904 	sub.w	r9, r4, #4
 801c00e:	f844 3c04 	str.w	r3, [r4, #-4]
 801c012:	f8cd b008 	str.w	fp, [sp, #8]
 801c016:	464c      	mov	r4, r9
 801c018:	461d      	mov	r5, r3
 801c01a:	9903      	ldr	r1, [sp, #12]
 801c01c:	e7d7      	b.n	801bfce <__hexnan+0x2e>
 801c01e:	2a29      	cmp	r2, #41	@ 0x29
 801c020:	d157      	bne.n	801c0d2 <__hexnan+0x132>
 801c022:	3102      	adds	r1, #2
 801c024:	f8ca 1000 	str.w	r1, [sl]
 801c028:	f1bb 0f00 	cmp.w	fp, #0
 801c02c:	d051      	beq.n	801c0d2 <__hexnan+0x132>
 801c02e:	454c      	cmp	r4, r9
 801c030:	d206      	bcs.n	801c040 <__hexnan+0xa0>
 801c032:	2d07      	cmp	r5, #7
 801c034:	dc04      	bgt.n	801c040 <__hexnan+0xa0>
 801c036:	462a      	mov	r2, r5
 801c038:	4649      	mov	r1, r9
 801c03a:	4620      	mov	r0, r4
 801c03c:	f7ff ff8a 	bl	801bf54 <L_shift>
 801c040:	4544      	cmp	r4, r8
 801c042:	d936      	bls.n	801c0b2 <__hexnan+0x112>
 801c044:	f1a8 0204 	sub.w	r2, r8, #4
 801c048:	4623      	mov	r3, r4
 801c04a:	f853 1b04 	ldr.w	r1, [r3], #4
 801c04e:	f842 1f04 	str.w	r1, [r2, #4]!
 801c052:	429f      	cmp	r7, r3
 801c054:	d2f9      	bcs.n	801c04a <__hexnan+0xaa>
 801c056:	1b3b      	subs	r3, r7, r4
 801c058:	f023 0303 	bic.w	r3, r3, #3
 801c05c:	3304      	adds	r3, #4
 801c05e:	3401      	adds	r4, #1
 801c060:	3e03      	subs	r6, #3
 801c062:	42b4      	cmp	r4, r6
 801c064:	bf88      	it	hi
 801c066:	2304      	movhi	r3, #4
 801c068:	4443      	add	r3, r8
 801c06a:	2200      	movs	r2, #0
 801c06c:	f843 2b04 	str.w	r2, [r3], #4
 801c070:	429f      	cmp	r7, r3
 801c072:	d2fb      	bcs.n	801c06c <__hexnan+0xcc>
 801c074:	683b      	ldr	r3, [r7, #0]
 801c076:	b91b      	cbnz	r3, 801c080 <__hexnan+0xe0>
 801c078:	4547      	cmp	r7, r8
 801c07a:	d128      	bne.n	801c0ce <__hexnan+0x12e>
 801c07c:	2301      	movs	r3, #1
 801c07e:	603b      	str	r3, [r7, #0]
 801c080:	2005      	movs	r0, #5
 801c082:	b007      	add	sp, #28
 801c084:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c088:	3501      	adds	r5, #1
 801c08a:	2d08      	cmp	r5, #8
 801c08c:	f10b 0b01 	add.w	fp, fp, #1
 801c090:	dd06      	ble.n	801c0a0 <__hexnan+0x100>
 801c092:	4544      	cmp	r4, r8
 801c094:	d9c1      	bls.n	801c01a <__hexnan+0x7a>
 801c096:	2300      	movs	r3, #0
 801c098:	f844 3c04 	str.w	r3, [r4, #-4]
 801c09c:	2501      	movs	r5, #1
 801c09e:	3c04      	subs	r4, #4
 801c0a0:	6822      	ldr	r2, [r4, #0]
 801c0a2:	f000 000f 	and.w	r0, r0, #15
 801c0a6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 801c0aa:	6020      	str	r0, [r4, #0]
 801c0ac:	e7b5      	b.n	801c01a <__hexnan+0x7a>
 801c0ae:	2508      	movs	r5, #8
 801c0b0:	e7b3      	b.n	801c01a <__hexnan+0x7a>
 801c0b2:	9b01      	ldr	r3, [sp, #4]
 801c0b4:	2b00      	cmp	r3, #0
 801c0b6:	d0dd      	beq.n	801c074 <__hexnan+0xd4>
 801c0b8:	f1c3 0320 	rsb	r3, r3, #32
 801c0bc:	f04f 32ff 	mov.w	r2, #4294967295
 801c0c0:	40da      	lsrs	r2, r3
 801c0c2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 801c0c6:	4013      	ands	r3, r2
 801c0c8:	f846 3c04 	str.w	r3, [r6, #-4]
 801c0cc:	e7d2      	b.n	801c074 <__hexnan+0xd4>
 801c0ce:	3f04      	subs	r7, #4
 801c0d0:	e7d0      	b.n	801c074 <__hexnan+0xd4>
 801c0d2:	2004      	movs	r0, #4
 801c0d4:	e7d5      	b.n	801c082 <__hexnan+0xe2>

0801c0d6 <__ascii_mbtowc>:
 801c0d6:	b082      	sub	sp, #8
 801c0d8:	b901      	cbnz	r1, 801c0dc <__ascii_mbtowc+0x6>
 801c0da:	a901      	add	r1, sp, #4
 801c0dc:	b142      	cbz	r2, 801c0f0 <__ascii_mbtowc+0x1a>
 801c0de:	b14b      	cbz	r3, 801c0f4 <__ascii_mbtowc+0x1e>
 801c0e0:	7813      	ldrb	r3, [r2, #0]
 801c0e2:	600b      	str	r3, [r1, #0]
 801c0e4:	7812      	ldrb	r2, [r2, #0]
 801c0e6:	1e10      	subs	r0, r2, #0
 801c0e8:	bf18      	it	ne
 801c0ea:	2001      	movne	r0, #1
 801c0ec:	b002      	add	sp, #8
 801c0ee:	4770      	bx	lr
 801c0f0:	4610      	mov	r0, r2
 801c0f2:	e7fb      	b.n	801c0ec <__ascii_mbtowc+0x16>
 801c0f4:	f06f 0001 	mvn.w	r0, #1
 801c0f8:	e7f8      	b.n	801c0ec <__ascii_mbtowc+0x16>

0801c0fa <_realloc_r>:
 801c0fa:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c0fe:	4607      	mov	r7, r0
 801c100:	4614      	mov	r4, r2
 801c102:	460d      	mov	r5, r1
 801c104:	b921      	cbnz	r1, 801c110 <_realloc_r+0x16>
 801c106:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 801c10a:	4611      	mov	r1, r2
 801c10c:	f7fd be74 	b.w	8019df8 <_malloc_r>
 801c110:	b92a      	cbnz	r2, 801c11e <_realloc_r+0x24>
 801c112:	f7fd fdfd 	bl	8019d10 <_free_r>
 801c116:	4625      	mov	r5, r4
 801c118:	4628      	mov	r0, r5
 801c11a:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801c11e:	f000 f840 	bl	801c1a2 <_malloc_usable_size_r>
 801c122:	4284      	cmp	r4, r0
 801c124:	4606      	mov	r6, r0
 801c126:	d802      	bhi.n	801c12e <_realloc_r+0x34>
 801c128:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 801c12c:	d8f4      	bhi.n	801c118 <_realloc_r+0x1e>
 801c12e:	4621      	mov	r1, r4
 801c130:	4638      	mov	r0, r7
 801c132:	f7fd fe61 	bl	8019df8 <_malloc_r>
 801c136:	4680      	mov	r8, r0
 801c138:	b908      	cbnz	r0, 801c13e <_realloc_r+0x44>
 801c13a:	4645      	mov	r5, r8
 801c13c:	e7ec      	b.n	801c118 <_realloc_r+0x1e>
 801c13e:	42b4      	cmp	r4, r6
 801c140:	4622      	mov	r2, r4
 801c142:	4629      	mov	r1, r5
 801c144:	bf28      	it	cs
 801c146:	4632      	movcs	r2, r6
 801c148:	f7fc ff75 	bl	8019036 <memcpy>
 801c14c:	4629      	mov	r1, r5
 801c14e:	4638      	mov	r0, r7
 801c150:	f7fd fdde 	bl	8019d10 <_free_r>
 801c154:	e7f1      	b.n	801c13a <_realloc_r+0x40>

0801c156 <__ascii_wctomb>:
 801c156:	4603      	mov	r3, r0
 801c158:	4608      	mov	r0, r1
 801c15a:	b141      	cbz	r1, 801c16e <__ascii_wctomb+0x18>
 801c15c:	2aff      	cmp	r2, #255	@ 0xff
 801c15e:	d904      	bls.n	801c16a <__ascii_wctomb+0x14>
 801c160:	228a      	movs	r2, #138	@ 0x8a
 801c162:	601a      	str	r2, [r3, #0]
 801c164:	f04f 30ff 	mov.w	r0, #4294967295
 801c168:	4770      	bx	lr
 801c16a:	700a      	strb	r2, [r1, #0]
 801c16c:	2001      	movs	r0, #1
 801c16e:	4770      	bx	lr

0801c170 <fiprintf>:
 801c170:	b40e      	push	{r1, r2, r3}
 801c172:	b503      	push	{r0, r1, lr}
 801c174:	4601      	mov	r1, r0
 801c176:	ab03      	add	r3, sp, #12
 801c178:	4805      	ldr	r0, [pc, #20]	@ (801c190 <fiprintf+0x20>)
 801c17a:	f853 2b04 	ldr.w	r2, [r3], #4
 801c17e:	6800      	ldr	r0, [r0, #0]
 801c180:	9301      	str	r3, [sp, #4]
 801c182:	f000 f83f 	bl	801c204 <_vfiprintf_r>
 801c186:	b002      	add	sp, #8
 801c188:	f85d eb04 	ldr.w	lr, [sp], #4
 801c18c:	b003      	add	sp, #12
 801c18e:	4770      	bx	lr
 801c190:	20000144 	.word	0x20000144

0801c194 <abort>:
 801c194:	b508      	push	{r3, lr}
 801c196:	2006      	movs	r0, #6
 801c198:	f000 fa08 	bl	801c5ac <raise>
 801c19c:	2001      	movs	r0, #1
 801c19e:	f7e8 fd3f 	bl	8004c20 <_exit>

0801c1a2 <_malloc_usable_size_r>:
 801c1a2:	f851 3c04 	ldr.w	r3, [r1, #-4]
 801c1a6:	1f18      	subs	r0, r3, #4
 801c1a8:	2b00      	cmp	r3, #0
 801c1aa:	bfbc      	itt	lt
 801c1ac:	580b      	ldrlt	r3, [r1, r0]
 801c1ae:	18c0      	addlt	r0, r0, r3
 801c1b0:	4770      	bx	lr

0801c1b2 <__sfputc_r>:
 801c1b2:	6893      	ldr	r3, [r2, #8]
 801c1b4:	3b01      	subs	r3, #1
 801c1b6:	2b00      	cmp	r3, #0
 801c1b8:	b410      	push	{r4}
 801c1ba:	6093      	str	r3, [r2, #8]
 801c1bc:	da08      	bge.n	801c1d0 <__sfputc_r+0x1e>
 801c1be:	6994      	ldr	r4, [r2, #24]
 801c1c0:	42a3      	cmp	r3, r4
 801c1c2:	db01      	blt.n	801c1c8 <__sfputc_r+0x16>
 801c1c4:	290a      	cmp	r1, #10
 801c1c6:	d103      	bne.n	801c1d0 <__sfputc_r+0x1e>
 801c1c8:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1cc:	f000 b932 	b.w	801c434 <__swbuf_r>
 801c1d0:	6813      	ldr	r3, [r2, #0]
 801c1d2:	1c58      	adds	r0, r3, #1
 801c1d4:	6010      	str	r0, [r2, #0]
 801c1d6:	7019      	strb	r1, [r3, #0]
 801c1d8:	4608      	mov	r0, r1
 801c1da:	f85d 4b04 	ldr.w	r4, [sp], #4
 801c1de:	4770      	bx	lr

0801c1e0 <__sfputs_r>:
 801c1e0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c1e2:	4606      	mov	r6, r0
 801c1e4:	460f      	mov	r7, r1
 801c1e6:	4614      	mov	r4, r2
 801c1e8:	18d5      	adds	r5, r2, r3
 801c1ea:	42ac      	cmp	r4, r5
 801c1ec:	d101      	bne.n	801c1f2 <__sfputs_r+0x12>
 801c1ee:	2000      	movs	r0, #0
 801c1f0:	e007      	b.n	801c202 <__sfputs_r+0x22>
 801c1f2:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c1f6:	463a      	mov	r2, r7
 801c1f8:	4630      	mov	r0, r6
 801c1fa:	f7ff ffda 	bl	801c1b2 <__sfputc_r>
 801c1fe:	1c43      	adds	r3, r0, #1
 801c200:	d1f3      	bne.n	801c1ea <__sfputs_r+0xa>
 801c202:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

0801c204 <_vfiprintf_r>:
 801c204:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801c208:	460d      	mov	r5, r1
 801c20a:	b09d      	sub	sp, #116	@ 0x74
 801c20c:	4614      	mov	r4, r2
 801c20e:	4698      	mov	r8, r3
 801c210:	4606      	mov	r6, r0
 801c212:	b118      	cbz	r0, 801c21c <_vfiprintf_r+0x18>
 801c214:	6a03      	ldr	r3, [r0, #32]
 801c216:	b90b      	cbnz	r3, 801c21c <_vfiprintf_r+0x18>
 801c218:	f7fc fd5e 	bl	8018cd8 <__sinit>
 801c21c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c21e:	07d9      	lsls	r1, r3, #31
 801c220:	d405      	bmi.n	801c22e <_vfiprintf_r+0x2a>
 801c222:	89ab      	ldrh	r3, [r5, #12]
 801c224:	059a      	lsls	r2, r3, #22
 801c226:	d402      	bmi.n	801c22e <_vfiprintf_r+0x2a>
 801c228:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c22a:	f7fc ff02 	bl	8019032 <__retarget_lock_acquire_recursive>
 801c22e:	89ab      	ldrh	r3, [r5, #12]
 801c230:	071b      	lsls	r3, r3, #28
 801c232:	d501      	bpl.n	801c238 <_vfiprintf_r+0x34>
 801c234:	692b      	ldr	r3, [r5, #16]
 801c236:	b99b      	cbnz	r3, 801c260 <_vfiprintf_r+0x5c>
 801c238:	4629      	mov	r1, r5
 801c23a:	4630      	mov	r0, r6
 801c23c:	f000 f938 	bl	801c4b0 <__swsetup_r>
 801c240:	b170      	cbz	r0, 801c260 <_vfiprintf_r+0x5c>
 801c242:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c244:	07dc      	lsls	r4, r3, #31
 801c246:	d504      	bpl.n	801c252 <_vfiprintf_r+0x4e>
 801c248:	f04f 30ff 	mov.w	r0, #4294967295
 801c24c:	b01d      	add	sp, #116	@ 0x74
 801c24e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801c252:	89ab      	ldrh	r3, [r5, #12]
 801c254:	0598      	lsls	r0, r3, #22
 801c256:	d4f7      	bmi.n	801c248 <_vfiprintf_r+0x44>
 801c258:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c25a:	f7fc feeb 	bl	8019034 <__retarget_lock_release_recursive>
 801c25e:	e7f3      	b.n	801c248 <_vfiprintf_r+0x44>
 801c260:	2300      	movs	r3, #0
 801c262:	9309      	str	r3, [sp, #36]	@ 0x24
 801c264:	2320      	movs	r3, #32
 801c266:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 801c26a:	f8cd 800c 	str.w	r8, [sp, #12]
 801c26e:	2330      	movs	r3, #48	@ 0x30
 801c270:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 801c420 <_vfiprintf_r+0x21c>
 801c274:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 801c278:	f04f 0901 	mov.w	r9, #1
 801c27c:	4623      	mov	r3, r4
 801c27e:	469a      	mov	sl, r3
 801c280:	f813 2b01 	ldrb.w	r2, [r3], #1
 801c284:	b10a      	cbz	r2, 801c28a <_vfiprintf_r+0x86>
 801c286:	2a25      	cmp	r2, #37	@ 0x25
 801c288:	d1f9      	bne.n	801c27e <_vfiprintf_r+0x7a>
 801c28a:	ebba 0b04 	subs.w	fp, sl, r4
 801c28e:	d00b      	beq.n	801c2a8 <_vfiprintf_r+0xa4>
 801c290:	465b      	mov	r3, fp
 801c292:	4622      	mov	r2, r4
 801c294:	4629      	mov	r1, r5
 801c296:	4630      	mov	r0, r6
 801c298:	f7ff ffa2 	bl	801c1e0 <__sfputs_r>
 801c29c:	3001      	adds	r0, #1
 801c29e:	f000 80a7 	beq.w	801c3f0 <_vfiprintf_r+0x1ec>
 801c2a2:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 801c2a4:	445a      	add	r2, fp
 801c2a6:	9209      	str	r2, [sp, #36]	@ 0x24
 801c2a8:	f89a 3000 	ldrb.w	r3, [sl]
 801c2ac:	2b00      	cmp	r3, #0
 801c2ae:	f000 809f 	beq.w	801c3f0 <_vfiprintf_r+0x1ec>
 801c2b2:	2300      	movs	r3, #0
 801c2b4:	f04f 32ff 	mov.w	r2, #4294967295
 801c2b8:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801c2bc:	f10a 0a01 	add.w	sl, sl, #1
 801c2c0:	9304      	str	r3, [sp, #16]
 801c2c2:	9307      	str	r3, [sp, #28]
 801c2c4:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801c2c8:	931a      	str	r3, [sp, #104]	@ 0x68
 801c2ca:	4654      	mov	r4, sl
 801c2cc:	2205      	movs	r2, #5
 801c2ce:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c2d2:	4853      	ldr	r0, [pc, #332]	@ (801c420 <_vfiprintf_r+0x21c>)
 801c2d4:	f7e3 ff54 	bl	8000180 <memchr>
 801c2d8:	9a04      	ldr	r2, [sp, #16]
 801c2da:	b9d8      	cbnz	r0, 801c314 <_vfiprintf_r+0x110>
 801c2dc:	06d1      	lsls	r1, r2, #27
 801c2de:	bf44      	itt	mi
 801c2e0:	2320      	movmi	r3, #32
 801c2e2:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c2e6:	0713      	lsls	r3, r2, #28
 801c2e8:	bf44      	itt	mi
 801c2ea:	232b      	movmi	r3, #43	@ 0x2b
 801c2ec:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801c2f0:	f89a 3000 	ldrb.w	r3, [sl]
 801c2f4:	2b2a      	cmp	r3, #42	@ 0x2a
 801c2f6:	d015      	beq.n	801c324 <_vfiprintf_r+0x120>
 801c2f8:	9a07      	ldr	r2, [sp, #28]
 801c2fa:	4654      	mov	r4, sl
 801c2fc:	2000      	movs	r0, #0
 801c2fe:	f04f 0c0a 	mov.w	ip, #10
 801c302:	4621      	mov	r1, r4
 801c304:	f811 3b01 	ldrb.w	r3, [r1], #1
 801c308:	3b30      	subs	r3, #48	@ 0x30
 801c30a:	2b09      	cmp	r3, #9
 801c30c:	d94b      	bls.n	801c3a6 <_vfiprintf_r+0x1a2>
 801c30e:	b1b0      	cbz	r0, 801c33e <_vfiprintf_r+0x13a>
 801c310:	9207      	str	r2, [sp, #28]
 801c312:	e014      	b.n	801c33e <_vfiprintf_r+0x13a>
 801c314:	eba0 0308 	sub.w	r3, r0, r8
 801c318:	fa09 f303 	lsl.w	r3, r9, r3
 801c31c:	4313      	orrs	r3, r2
 801c31e:	9304      	str	r3, [sp, #16]
 801c320:	46a2      	mov	sl, r4
 801c322:	e7d2      	b.n	801c2ca <_vfiprintf_r+0xc6>
 801c324:	9b03      	ldr	r3, [sp, #12]
 801c326:	1d19      	adds	r1, r3, #4
 801c328:	681b      	ldr	r3, [r3, #0]
 801c32a:	9103      	str	r1, [sp, #12]
 801c32c:	2b00      	cmp	r3, #0
 801c32e:	bfbb      	ittet	lt
 801c330:	425b      	neglt	r3, r3
 801c332:	f042 0202 	orrlt.w	r2, r2, #2
 801c336:	9307      	strge	r3, [sp, #28]
 801c338:	9307      	strlt	r3, [sp, #28]
 801c33a:	bfb8      	it	lt
 801c33c:	9204      	strlt	r2, [sp, #16]
 801c33e:	7823      	ldrb	r3, [r4, #0]
 801c340:	2b2e      	cmp	r3, #46	@ 0x2e
 801c342:	d10a      	bne.n	801c35a <_vfiprintf_r+0x156>
 801c344:	7863      	ldrb	r3, [r4, #1]
 801c346:	2b2a      	cmp	r3, #42	@ 0x2a
 801c348:	d132      	bne.n	801c3b0 <_vfiprintf_r+0x1ac>
 801c34a:	9b03      	ldr	r3, [sp, #12]
 801c34c:	1d1a      	adds	r2, r3, #4
 801c34e:	681b      	ldr	r3, [r3, #0]
 801c350:	9203      	str	r2, [sp, #12]
 801c352:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801c356:	3402      	adds	r4, #2
 801c358:	9305      	str	r3, [sp, #20]
 801c35a:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 801c430 <_vfiprintf_r+0x22c>
 801c35e:	7821      	ldrb	r1, [r4, #0]
 801c360:	2203      	movs	r2, #3
 801c362:	4650      	mov	r0, sl
 801c364:	f7e3 ff0c 	bl	8000180 <memchr>
 801c368:	b138      	cbz	r0, 801c37a <_vfiprintf_r+0x176>
 801c36a:	9b04      	ldr	r3, [sp, #16]
 801c36c:	eba0 000a 	sub.w	r0, r0, sl
 801c370:	2240      	movs	r2, #64	@ 0x40
 801c372:	4082      	lsls	r2, r0
 801c374:	4313      	orrs	r3, r2
 801c376:	3401      	adds	r4, #1
 801c378:	9304      	str	r3, [sp, #16]
 801c37a:	f814 1b01 	ldrb.w	r1, [r4], #1
 801c37e:	4829      	ldr	r0, [pc, #164]	@ (801c424 <_vfiprintf_r+0x220>)
 801c380:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 801c384:	2206      	movs	r2, #6
 801c386:	f7e3 fefb 	bl	8000180 <memchr>
 801c38a:	2800      	cmp	r0, #0
 801c38c:	d03f      	beq.n	801c40e <_vfiprintf_r+0x20a>
 801c38e:	4b26      	ldr	r3, [pc, #152]	@ (801c428 <_vfiprintf_r+0x224>)
 801c390:	bb1b      	cbnz	r3, 801c3da <_vfiprintf_r+0x1d6>
 801c392:	9b03      	ldr	r3, [sp, #12]
 801c394:	3307      	adds	r3, #7
 801c396:	f023 0307 	bic.w	r3, r3, #7
 801c39a:	3308      	adds	r3, #8
 801c39c:	9303      	str	r3, [sp, #12]
 801c39e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801c3a0:	443b      	add	r3, r7
 801c3a2:	9309      	str	r3, [sp, #36]	@ 0x24
 801c3a4:	e76a      	b.n	801c27c <_vfiprintf_r+0x78>
 801c3a6:	fb0c 3202 	mla	r2, ip, r2, r3
 801c3aa:	460c      	mov	r4, r1
 801c3ac:	2001      	movs	r0, #1
 801c3ae:	e7a8      	b.n	801c302 <_vfiprintf_r+0xfe>
 801c3b0:	2300      	movs	r3, #0
 801c3b2:	3401      	adds	r4, #1
 801c3b4:	9305      	str	r3, [sp, #20]
 801c3b6:	4619      	mov	r1, r3
 801c3b8:	f04f 0c0a 	mov.w	ip, #10
 801c3bc:	4620      	mov	r0, r4
 801c3be:	f810 2b01 	ldrb.w	r2, [r0], #1
 801c3c2:	3a30      	subs	r2, #48	@ 0x30
 801c3c4:	2a09      	cmp	r2, #9
 801c3c6:	d903      	bls.n	801c3d0 <_vfiprintf_r+0x1cc>
 801c3c8:	2b00      	cmp	r3, #0
 801c3ca:	d0c6      	beq.n	801c35a <_vfiprintf_r+0x156>
 801c3cc:	9105      	str	r1, [sp, #20]
 801c3ce:	e7c4      	b.n	801c35a <_vfiprintf_r+0x156>
 801c3d0:	fb0c 2101 	mla	r1, ip, r1, r2
 801c3d4:	4604      	mov	r4, r0
 801c3d6:	2301      	movs	r3, #1
 801c3d8:	e7f0      	b.n	801c3bc <_vfiprintf_r+0x1b8>
 801c3da:	ab03      	add	r3, sp, #12
 801c3dc:	9300      	str	r3, [sp, #0]
 801c3de:	462a      	mov	r2, r5
 801c3e0:	4b12      	ldr	r3, [pc, #72]	@ (801c42c <_vfiprintf_r+0x228>)
 801c3e2:	a904      	add	r1, sp, #16
 801c3e4:	4630      	mov	r0, r6
 801c3e6:	f7fb fe27 	bl	8018038 <_printf_float>
 801c3ea:	4607      	mov	r7, r0
 801c3ec:	1c78      	adds	r0, r7, #1
 801c3ee:	d1d6      	bne.n	801c39e <_vfiprintf_r+0x19a>
 801c3f0:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 801c3f2:	07d9      	lsls	r1, r3, #31
 801c3f4:	d405      	bmi.n	801c402 <_vfiprintf_r+0x1fe>
 801c3f6:	89ab      	ldrh	r3, [r5, #12]
 801c3f8:	059a      	lsls	r2, r3, #22
 801c3fa:	d402      	bmi.n	801c402 <_vfiprintf_r+0x1fe>
 801c3fc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801c3fe:	f7fc fe19 	bl	8019034 <__retarget_lock_release_recursive>
 801c402:	89ab      	ldrh	r3, [r5, #12]
 801c404:	065b      	lsls	r3, r3, #25
 801c406:	f53f af1f 	bmi.w	801c248 <_vfiprintf_r+0x44>
 801c40a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801c40c:	e71e      	b.n	801c24c <_vfiprintf_r+0x48>
 801c40e:	ab03      	add	r3, sp, #12
 801c410:	9300      	str	r3, [sp, #0]
 801c412:	462a      	mov	r2, r5
 801c414:	4b05      	ldr	r3, [pc, #20]	@ (801c42c <_vfiprintf_r+0x228>)
 801c416:	a904      	add	r1, sp, #16
 801c418:	4630      	mov	r0, r6
 801c41a:	f7fc f8a5 	bl	8018568 <_printf_i>
 801c41e:	e7e4      	b.n	801c3ea <_vfiprintf_r+0x1e6>
 801c420:	0802093d 	.word	0x0802093d
 801c424:	08020947 	.word	0x08020947
 801c428:	08018039 	.word	0x08018039
 801c42c:	0801c1e1 	.word	0x0801c1e1
 801c430:	08020943 	.word	0x08020943

0801c434 <__swbuf_r>:
 801c434:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801c436:	460e      	mov	r6, r1
 801c438:	4614      	mov	r4, r2
 801c43a:	4605      	mov	r5, r0
 801c43c:	b118      	cbz	r0, 801c446 <__swbuf_r+0x12>
 801c43e:	6a03      	ldr	r3, [r0, #32]
 801c440:	b90b      	cbnz	r3, 801c446 <__swbuf_r+0x12>
 801c442:	f7fc fc49 	bl	8018cd8 <__sinit>
 801c446:	69a3      	ldr	r3, [r4, #24]
 801c448:	60a3      	str	r3, [r4, #8]
 801c44a:	89a3      	ldrh	r3, [r4, #12]
 801c44c:	071a      	lsls	r2, r3, #28
 801c44e:	d501      	bpl.n	801c454 <__swbuf_r+0x20>
 801c450:	6923      	ldr	r3, [r4, #16]
 801c452:	b943      	cbnz	r3, 801c466 <__swbuf_r+0x32>
 801c454:	4621      	mov	r1, r4
 801c456:	4628      	mov	r0, r5
 801c458:	f000 f82a 	bl	801c4b0 <__swsetup_r>
 801c45c:	b118      	cbz	r0, 801c466 <__swbuf_r+0x32>
 801c45e:	f04f 37ff 	mov.w	r7, #4294967295
 801c462:	4638      	mov	r0, r7
 801c464:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 801c466:	6823      	ldr	r3, [r4, #0]
 801c468:	6922      	ldr	r2, [r4, #16]
 801c46a:	1a98      	subs	r0, r3, r2
 801c46c:	6963      	ldr	r3, [r4, #20]
 801c46e:	b2f6      	uxtb	r6, r6
 801c470:	4283      	cmp	r3, r0
 801c472:	4637      	mov	r7, r6
 801c474:	dc05      	bgt.n	801c482 <__swbuf_r+0x4e>
 801c476:	4621      	mov	r1, r4
 801c478:	4628      	mov	r0, r5
 801c47a:	f7ff fa53 	bl	801b924 <_fflush_r>
 801c47e:	2800      	cmp	r0, #0
 801c480:	d1ed      	bne.n	801c45e <__swbuf_r+0x2a>
 801c482:	68a3      	ldr	r3, [r4, #8]
 801c484:	3b01      	subs	r3, #1
 801c486:	60a3      	str	r3, [r4, #8]
 801c488:	6823      	ldr	r3, [r4, #0]
 801c48a:	1c5a      	adds	r2, r3, #1
 801c48c:	6022      	str	r2, [r4, #0]
 801c48e:	701e      	strb	r6, [r3, #0]
 801c490:	6962      	ldr	r2, [r4, #20]
 801c492:	1c43      	adds	r3, r0, #1
 801c494:	429a      	cmp	r2, r3
 801c496:	d004      	beq.n	801c4a2 <__swbuf_r+0x6e>
 801c498:	89a3      	ldrh	r3, [r4, #12]
 801c49a:	07db      	lsls	r3, r3, #31
 801c49c:	d5e1      	bpl.n	801c462 <__swbuf_r+0x2e>
 801c49e:	2e0a      	cmp	r6, #10
 801c4a0:	d1df      	bne.n	801c462 <__swbuf_r+0x2e>
 801c4a2:	4621      	mov	r1, r4
 801c4a4:	4628      	mov	r0, r5
 801c4a6:	f7ff fa3d 	bl	801b924 <_fflush_r>
 801c4aa:	2800      	cmp	r0, #0
 801c4ac:	d0d9      	beq.n	801c462 <__swbuf_r+0x2e>
 801c4ae:	e7d6      	b.n	801c45e <__swbuf_r+0x2a>

0801c4b0 <__swsetup_r>:
 801c4b0:	b538      	push	{r3, r4, r5, lr}
 801c4b2:	4b29      	ldr	r3, [pc, #164]	@ (801c558 <__swsetup_r+0xa8>)
 801c4b4:	4605      	mov	r5, r0
 801c4b6:	6818      	ldr	r0, [r3, #0]
 801c4b8:	460c      	mov	r4, r1
 801c4ba:	b118      	cbz	r0, 801c4c4 <__swsetup_r+0x14>
 801c4bc:	6a03      	ldr	r3, [r0, #32]
 801c4be:	b90b      	cbnz	r3, 801c4c4 <__swsetup_r+0x14>
 801c4c0:	f7fc fc0a 	bl	8018cd8 <__sinit>
 801c4c4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c4c8:	0719      	lsls	r1, r3, #28
 801c4ca:	d422      	bmi.n	801c512 <__swsetup_r+0x62>
 801c4cc:	06da      	lsls	r2, r3, #27
 801c4ce:	d407      	bmi.n	801c4e0 <__swsetup_r+0x30>
 801c4d0:	2209      	movs	r2, #9
 801c4d2:	602a      	str	r2, [r5, #0]
 801c4d4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801c4d8:	81a3      	strh	r3, [r4, #12]
 801c4da:	f04f 30ff 	mov.w	r0, #4294967295
 801c4de:	e033      	b.n	801c548 <__swsetup_r+0x98>
 801c4e0:	0758      	lsls	r0, r3, #29
 801c4e2:	d512      	bpl.n	801c50a <__swsetup_r+0x5a>
 801c4e4:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801c4e6:	b141      	cbz	r1, 801c4fa <__swsetup_r+0x4a>
 801c4e8:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801c4ec:	4299      	cmp	r1, r3
 801c4ee:	d002      	beq.n	801c4f6 <__swsetup_r+0x46>
 801c4f0:	4628      	mov	r0, r5
 801c4f2:	f7fd fc0d 	bl	8019d10 <_free_r>
 801c4f6:	2300      	movs	r3, #0
 801c4f8:	6363      	str	r3, [r4, #52]	@ 0x34
 801c4fa:	89a3      	ldrh	r3, [r4, #12]
 801c4fc:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 801c500:	81a3      	strh	r3, [r4, #12]
 801c502:	2300      	movs	r3, #0
 801c504:	6063      	str	r3, [r4, #4]
 801c506:	6923      	ldr	r3, [r4, #16]
 801c508:	6023      	str	r3, [r4, #0]
 801c50a:	89a3      	ldrh	r3, [r4, #12]
 801c50c:	f043 0308 	orr.w	r3, r3, #8
 801c510:	81a3      	strh	r3, [r4, #12]
 801c512:	6923      	ldr	r3, [r4, #16]
 801c514:	b94b      	cbnz	r3, 801c52a <__swsetup_r+0x7a>
 801c516:	89a3      	ldrh	r3, [r4, #12]
 801c518:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 801c51c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 801c520:	d003      	beq.n	801c52a <__swsetup_r+0x7a>
 801c522:	4621      	mov	r1, r4
 801c524:	4628      	mov	r0, r5
 801c526:	f000 f883 	bl	801c630 <__smakebuf_r>
 801c52a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c52e:	f013 0201 	ands.w	r2, r3, #1
 801c532:	d00a      	beq.n	801c54a <__swsetup_r+0x9a>
 801c534:	2200      	movs	r2, #0
 801c536:	60a2      	str	r2, [r4, #8]
 801c538:	6962      	ldr	r2, [r4, #20]
 801c53a:	4252      	negs	r2, r2
 801c53c:	61a2      	str	r2, [r4, #24]
 801c53e:	6922      	ldr	r2, [r4, #16]
 801c540:	b942      	cbnz	r2, 801c554 <__swsetup_r+0xa4>
 801c542:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 801c546:	d1c5      	bne.n	801c4d4 <__swsetup_r+0x24>
 801c548:	bd38      	pop	{r3, r4, r5, pc}
 801c54a:	0799      	lsls	r1, r3, #30
 801c54c:	bf58      	it	pl
 801c54e:	6962      	ldrpl	r2, [r4, #20]
 801c550:	60a2      	str	r2, [r4, #8]
 801c552:	e7f4      	b.n	801c53e <__swsetup_r+0x8e>
 801c554:	2000      	movs	r0, #0
 801c556:	e7f7      	b.n	801c548 <__swsetup_r+0x98>
 801c558:	20000144 	.word	0x20000144

0801c55c <_raise_r>:
 801c55c:	291f      	cmp	r1, #31
 801c55e:	b538      	push	{r3, r4, r5, lr}
 801c560:	4605      	mov	r5, r0
 801c562:	460c      	mov	r4, r1
 801c564:	d904      	bls.n	801c570 <_raise_r+0x14>
 801c566:	2316      	movs	r3, #22
 801c568:	6003      	str	r3, [r0, #0]
 801c56a:	f04f 30ff 	mov.w	r0, #4294967295
 801c56e:	bd38      	pop	{r3, r4, r5, pc}
 801c570:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 801c572:	b112      	cbz	r2, 801c57a <_raise_r+0x1e>
 801c574:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 801c578:	b94b      	cbnz	r3, 801c58e <_raise_r+0x32>
 801c57a:	4628      	mov	r0, r5
 801c57c:	f000 f830 	bl	801c5e0 <_getpid_r>
 801c580:	4622      	mov	r2, r4
 801c582:	4601      	mov	r1, r0
 801c584:	4628      	mov	r0, r5
 801c586:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c58a:	f000 b817 	b.w	801c5bc <_kill_r>
 801c58e:	2b01      	cmp	r3, #1
 801c590:	d00a      	beq.n	801c5a8 <_raise_r+0x4c>
 801c592:	1c59      	adds	r1, r3, #1
 801c594:	d103      	bne.n	801c59e <_raise_r+0x42>
 801c596:	2316      	movs	r3, #22
 801c598:	6003      	str	r3, [r0, #0]
 801c59a:	2001      	movs	r0, #1
 801c59c:	e7e7      	b.n	801c56e <_raise_r+0x12>
 801c59e:	2100      	movs	r1, #0
 801c5a0:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 801c5a4:	4620      	mov	r0, r4
 801c5a6:	4798      	blx	r3
 801c5a8:	2000      	movs	r0, #0
 801c5aa:	e7e0      	b.n	801c56e <_raise_r+0x12>

0801c5ac <raise>:
 801c5ac:	4b02      	ldr	r3, [pc, #8]	@ (801c5b8 <raise+0xc>)
 801c5ae:	4601      	mov	r1, r0
 801c5b0:	6818      	ldr	r0, [r3, #0]
 801c5b2:	f7ff bfd3 	b.w	801c55c <_raise_r>
 801c5b6:	bf00      	nop
 801c5b8:	20000144 	.word	0x20000144

0801c5bc <_kill_r>:
 801c5bc:	b538      	push	{r3, r4, r5, lr}
 801c5be:	4d07      	ldr	r5, [pc, #28]	@ (801c5dc <_kill_r+0x20>)
 801c5c0:	2300      	movs	r3, #0
 801c5c2:	4604      	mov	r4, r0
 801c5c4:	4608      	mov	r0, r1
 801c5c6:	4611      	mov	r1, r2
 801c5c8:	602b      	str	r3, [r5, #0]
 801c5ca:	f7e8 fb19 	bl	8004c00 <_kill>
 801c5ce:	1c43      	adds	r3, r0, #1
 801c5d0:	d102      	bne.n	801c5d8 <_kill_r+0x1c>
 801c5d2:	682b      	ldr	r3, [r5, #0]
 801c5d4:	b103      	cbz	r3, 801c5d8 <_kill_r+0x1c>
 801c5d6:	6023      	str	r3, [r4, #0]
 801c5d8:	bd38      	pop	{r3, r4, r5, pc}
 801c5da:	bf00      	nop
 801c5dc:	2000b6e4 	.word	0x2000b6e4

0801c5e0 <_getpid_r>:
 801c5e0:	f7e8 bb06 	b.w	8004bf0 <_getpid>

0801c5e4 <__swhatbuf_r>:
 801c5e4:	b570      	push	{r4, r5, r6, lr}
 801c5e6:	460c      	mov	r4, r1
 801c5e8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 801c5ec:	2900      	cmp	r1, #0
 801c5ee:	b096      	sub	sp, #88	@ 0x58
 801c5f0:	4615      	mov	r5, r2
 801c5f2:	461e      	mov	r6, r3
 801c5f4:	da0d      	bge.n	801c612 <__swhatbuf_r+0x2e>
 801c5f6:	89a3      	ldrh	r3, [r4, #12]
 801c5f8:	f013 0f80 	tst.w	r3, #128	@ 0x80
 801c5fc:	f04f 0100 	mov.w	r1, #0
 801c600:	bf14      	ite	ne
 801c602:	2340      	movne	r3, #64	@ 0x40
 801c604:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 801c608:	2000      	movs	r0, #0
 801c60a:	6031      	str	r1, [r6, #0]
 801c60c:	602b      	str	r3, [r5, #0]
 801c60e:	b016      	add	sp, #88	@ 0x58
 801c610:	bd70      	pop	{r4, r5, r6, pc}
 801c612:	466a      	mov	r2, sp
 801c614:	f000 f848 	bl	801c6a8 <_fstat_r>
 801c618:	2800      	cmp	r0, #0
 801c61a:	dbec      	blt.n	801c5f6 <__swhatbuf_r+0x12>
 801c61c:	9901      	ldr	r1, [sp, #4]
 801c61e:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 801c622:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 801c626:	4259      	negs	r1, r3
 801c628:	4159      	adcs	r1, r3
 801c62a:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 801c62e:	e7eb      	b.n	801c608 <__swhatbuf_r+0x24>

0801c630 <__smakebuf_r>:
 801c630:	898b      	ldrh	r3, [r1, #12]
 801c632:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 801c634:	079d      	lsls	r5, r3, #30
 801c636:	4606      	mov	r6, r0
 801c638:	460c      	mov	r4, r1
 801c63a:	d507      	bpl.n	801c64c <__smakebuf_r+0x1c>
 801c63c:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 801c640:	6023      	str	r3, [r4, #0]
 801c642:	6123      	str	r3, [r4, #16]
 801c644:	2301      	movs	r3, #1
 801c646:	6163      	str	r3, [r4, #20]
 801c648:	b003      	add	sp, #12
 801c64a:	bdf0      	pop	{r4, r5, r6, r7, pc}
 801c64c:	ab01      	add	r3, sp, #4
 801c64e:	466a      	mov	r2, sp
 801c650:	f7ff ffc8 	bl	801c5e4 <__swhatbuf_r>
 801c654:	9f00      	ldr	r7, [sp, #0]
 801c656:	4605      	mov	r5, r0
 801c658:	4639      	mov	r1, r7
 801c65a:	4630      	mov	r0, r6
 801c65c:	f7fd fbcc 	bl	8019df8 <_malloc_r>
 801c660:	b948      	cbnz	r0, 801c676 <__smakebuf_r+0x46>
 801c662:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801c666:	059a      	lsls	r2, r3, #22
 801c668:	d4ee      	bmi.n	801c648 <__smakebuf_r+0x18>
 801c66a:	f023 0303 	bic.w	r3, r3, #3
 801c66e:	f043 0302 	orr.w	r3, r3, #2
 801c672:	81a3      	strh	r3, [r4, #12]
 801c674:	e7e2      	b.n	801c63c <__smakebuf_r+0xc>
 801c676:	89a3      	ldrh	r3, [r4, #12]
 801c678:	6020      	str	r0, [r4, #0]
 801c67a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 801c67e:	81a3      	strh	r3, [r4, #12]
 801c680:	9b01      	ldr	r3, [sp, #4]
 801c682:	e9c4 0704 	strd	r0, r7, [r4, #16]
 801c686:	b15b      	cbz	r3, 801c6a0 <__smakebuf_r+0x70>
 801c688:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 801c68c:	4630      	mov	r0, r6
 801c68e:	f000 f81d 	bl	801c6cc <_isatty_r>
 801c692:	b128      	cbz	r0, 801c6a0 <__smakebuf_r+0x70>
 801c694:	89a3      	ldrh	r3, [r4, #12]
 801c696:	f023 0303 	bic.w	r3, r3, #3
 801c69a:	f043 0301 	orr.w	r3, r3, #1
 801c69e:	81a3      	strh	r3, [r4, #12]
 801c6a0:	89a3      	ldrh	r3, [r4, #12]
 801c6a2:	431d      	orrs	r5, r3
 801c6a4:	81a5      	strh	r5, [r4, #12]
 801c6a6:	e7cf      	b.n	801c648 <__smakebuf_r+0x18>

0801c6a8 <_fstat_r>:
 801c6a8:	b538      	push	{r3, r4, r5, lr}
 801c6aa:	4d07      	ldr	r5, [pc, #28]	@ (801c6c8 <_fstat_r+0x20>)
 801c6ac:	2300      	movs	r3, #0
 801c6ae:	4604      	mov	r4, r0
 801c6b0:	4608      	mov	r0, r1
 801c6b2:	4611      	mov	r1, r2
 801c6b4:	602b      	str	r3, [r5, #0]
 801c6b6:	f7e8 fb03 	bl	8004cc0 <_fstat>
 801c6ba:	1c43      	adds	r3, r0, #1
 801c6bc:	d102      	bne.n	801c6c4 <_fstat_r+0x1c>
 801c6be:	682b      	ldr	r3, [r5, #0]
 801c6c0:	b103      	cbz	r3, 801c6c4 <_fstat_r+0x1c>
 801c6c2:	6023      	str	r3, [r4, #0]
 801c6c4:	bd38      	pop	{r3, r4, r5, pc}
 801c6c6:	bf00      	nop
 801c6c8:	2000b6e4 	.word	0x2000b6e4

0801c6cc <_isatty_r>:
 801c6cc:	b538      	push	{r3, r4, r5, lr}
 801c6ce:	4d06      	ldr	r5, [pc, #24]	@ (801c6e8 <_isatty_r+0x1c>)
 801c6d0:	2300      	movs	r3, #0
 801c6d2:	4604      	mov	r4, r0
 801c6d4:	4608      	mov	r0, r1
 801c6d6:	602b      	str	r3, [r5, #0]
 801c6d8:	f7e8 fb02 	bl	8004ce0 <_isatty>
 801c6dc:	1c43      	adds	r3, r0, #1
 801c6de:	d102      	bne.n	801c6e6 <_isatty_r+0x1a>
 801c6e0:	682b      	ldr	r3, [r5, #0]
 801c6e2:	b103      	cbz	r3, 801c6e6 <_isatty_r+0x1a>
 801c6e4:	6023      	str	r3, [r4, #0]
 801c6e6:	bd38      	pop	{r3, r4, r5, pc}
 801c6e8:	2000b6e4 	.word	0x2000b6e4
 801c6ec:	00000000 	.word	0x00000000

0801c6f0 <log>:
 801c6f0:	b538      	push	{r3, r4, r5, lr}
 801c6f2:	ed2d 8b02 	vpush	{d8}
 801c6f6:	ec55 4b10 	vmov	r4, r5, d0
 801c6fa:	f000 fb35 	bl	801cd68 <__ieee754_log>
 801c6fe:	4622      	mov	r2, r4
 801c700:	462b      	mov	r3, r5
 801c702:	4620      	mov	r0, r4
 801c704:	4629      	mov	r1, r5
 801c706:	eeb0 8a40 	vmov.f32	s16, s0
 801c70a:	eef0 8a60 	vmov.f32	s17, s1
 801c70e:	f7e4 f9e5 	bl	8000adc <__aeabi_dcmpun>
 801c712:	b998      	cbnz	r0, 801c73c <log+0x4c>
 801c714:	2200      	movs	r2, #0
 801c716:	2300      	movs	r3, #0
 801c718:	4620      	mov	r0, r4
 801c71a:	4629      	mov	r1, r5
 801c71c:	f7e4 f9d4 	bl	8000ac8 <__aeabi_dcmpgt>
 801c720:	b960      	cbnz	r0, 801c73c <log+0x4c>
 801c722:	2200      	movs	r2, #0
 801c724:	2300      	movs	r3, #0
 801c726:	4620      	mov	r0, r4
 801c728:	4629      	mov	r1, r5
 801c72a:	f7e4 f9a5 	bl	8000a78 <__aeabi_dcmpeq>
 801c72e:	b160      	cbz	r0, 801c74a <log+0x5a>
 801c730:	f7fc fc54 	bl	8018fdc <__errno>
 801c734:	ed9f 8b0a 	vldr	d8, [pc, #40]	@ 801c760 <log+0x70>
 801c738:	2322      	movs	r3, #34	@ 0x22
 801c73a:	6003      	str	r3, [r0, #0]
 801c73c:	eeb0 0a48 	vmov.f32	s0, s16
 801c740:	eef0 0a68 	vmov.f32	s1, s17
 801c744:	ecbd 8b02 	vpop	{d8}
 801c748:	bd38      	pop	{r3, r4, r5, pc}
 801c74a:	f7fc fc47 	bl	8018fdc <__errno>
 801c74e:	ecbd 8b02 	vpop	{d8}
 801c752:	2321      	movs	r3, #33	@ 0x21
 801c754:	6003      	str	r3, [r0, #0]
 801c756:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801c75a:	4803      	ldr	r0, [pc, #12]	@ (801c768 <log+0x78>)
 801c75c:	f7ff b948 	b.w	801b9f0 <nan>
 801c760:	00000000 	.word	0x00000000
 801c764:	fff00000 	.word	0xfff00000
 801c768:	08020991 	.word	0x08020991
 801c76c:	00000000 	.word	0x00000000

0801c770 <cos>:
 801c770:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c772:	ec53 2b10 	vmov	r2, r3, d0
 801c776:	4826      	ldr	r0, [pc, #152]	@ (801c810 <cos+0xa0>)
 801c778:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801c77c:	4281      	cmp	r1, r0
 801c77e:	d806      	bhi.n	801c78e <cos+0x1e>
 801c780:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801c808 <cos+0x98>
 801c784:	b005      	add	sp, #20
 801c786:	f85d eb04 	ldr.w	lr, [sp], #4
 801c78a:	f000 b969 	b.w	801ca60 <__kernel_cos>
 801c78e:	4821      	ldr	r0, [pc, #132]	@ (801c814 <cos+0xa4>)
 801c790:	4281      	cmp	r1, r0
 801c792:	d908      	bls.n	801c7a6 <cos+0x36>
 801c794:	4610      	mov	r0, r2
 801c796:	4619      	mov	r1, r3
 801c798:	f7e3 fd4e 	bl	8000238 <__aeabi_dsub>
 801c79c:	ec41 0b10 	vmov	d0, r0, r1
 801c7a0:	b005      	add	sp, #20
 801c7a2:	f85d fb04 	ldr.w	pc, [sp], #4
 801c7a6:	4668      	mov	r0, sp
 801c7a8:	f000 fc96 	bl	801d0d8 <__ieee754_rem_pio2>
 801c7ac:	f000 0003 	and.w	r0, r0, #3
 801c7b0:	2801      	cmp	r0, #1
 801c7b2:	d00b      	beq.n	801c7cc <cos+0x5c>
 801c7b4:	2802      	cmp	r0, #2
 801c7b6:	d015      	beq.n	801c7e4 <cos+0x74>
 801c7b8:	b9d8      	cbnz	r0, 801c7f2 <cos+0x82>
 801c7ba:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c7be:	ed9d 0b00 	vldr	d0, [sp]
 801c7c2:	f000 f94d 	bl	801ca60 <__kernel_cos>
 801c7c6:	ec51 0b10 	vmov	r0, r1, d0
 801c7ca:	e7e7      	b.n	801c79c <cos+0x2c>
 801c7cc:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c7d0:	ed9d 0b00 	vldr	d0, [sp]
 801c7d4:	f000 fa0c 	bl	801cbf0 <__kernel_sin>
 801c7d8:	ec53 2b10 	vmov	r2, r3, d0
 801c7dc:	4610      	mov	r0, r2
 801c7de:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801c7e2:	e7db      	b.n	801c79c <cos+0x2c>
 801c7e4:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c7e8:	ed9d 0b00 	vldr	d0, [sp]
 801c7ec:	f000 f938 	bl	801ca60 <__kernel_cos>
 801c7f0:	e7f2      	b.n	801c7d8 <cos+0x68>
 801c7f2:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c7f6:	ed9d 0b00 	vldr	d0, [sp]
 801c7fa:	2001      	movs	r0, #1
 801c7fc:	f000 f9f8 	bl	801cbf0 <__kernel_sin>
 801c800:	e7e1      	b.n	801c7c6 <cos+0x56>
 801c802:	bf00      	nop
 801c804:	f3af 8000 	nop.w
	...
 801c810:	3fe921fb 	.word	0x3fe921fb
 801c814:	7fefffff 	.word	0x7fefffff

0801c818 <sin>:
 801c818:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 801c81a:	ec53 2b10 	vmov	r2, r3, d0
 801c81e:	4826      	ldr	r0, [pc, #152]	@ (801c8b8 <sin+0xa0>)
 801c820:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 801c824:	4281      	cmp	r1, r0
 801c826:	d807      	bhi.n	801c838 <sin+0x20>
 801c828:	ed9f 1b21 	vldr	d1, [pc, #132]	@ 801c8b0 <sin+0x98>
 801c82c:	2000      	movs	r0, #0
 801c82e:	b005      	add	sp, #20
 801c830:	f85d eb04 	ldr.w	lr, [sp], #4
 801c834:	f000 b9dc 	b.w	801cbf0 <__kernel_sin>
 801c838:	4820      	ldr	r0, [pc, #128]	@ (801c8bc <sin+0xa4>)
 801c83a:	4281      	cmp	r1, r0
 801c83c:	d908      	bls.n	801c850 <sin+0x38>
 801c83e:	4610      	mov	r0, r2
 801c840:	4619      	mov	r1, r3
 801c842:	f7e3 fcf9 	bl	8000238 <__aeabi_dsub>
 801c846:	ec41 0b10 	vmov	d0, r0, r1
 801c84a:	b005      	add	sp, #20
 801c84c:	f85d fb04 	ldr.w	pc, [sp], #4
 801c850:	4668      	mov	r0, sp
 801c852:	f000 fc41 	bl	801d0d8 <__ieee754_rem_pio2>
 801c856:	f000 0003 	and.w	r0, r0, #3
 801c85a:	2801      	cmp	r0, #1
 801c85c:	d00c      	beq.n	801c878 <sin+0x60>
 801c85e:	2802      	cmp	r0, #2
 801c860:	d011      	beq.n	801c886 <sin+0x6e>
 801c862:	b9e8      	cbnz	r0, 801c8a0 <sin+0x88>
 801c864:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c868:	ed9d 0b00 	vldr	d0, [sp]
 801c86c:	2001      	movs	r0, #1
 801c86e:	f000 f9bf 	bl	801cbf0 <__kernel_sin>
 801c872:	ec51 0b10 	vmov	r0, r1, d0
 801c876:	e7e6      	b.n	801c846 <sin+0x2e>
 801c878:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c87c:	ed9d 0b00 	vldr	d0, [sp]
 801c880:	f000 f8ee 	bl	801ca60 <__kernel_cos>
 801c884:	e7f5      	b.n	801c872 <sin+0x5a>
 801c886:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c88a:	ed9d 0b00 	vldr	d0, [sp]
 801c88e:	2001      	movs	r0, #1
 801c890:	f000 f9ae 	bl	801cbf0 <__kernel_sin>
 801c894:	ec53 2b10 	vmov	r2, r3, d0
 801c898:	4610      	mov	r0, r2
 801c89a:	f103 4100 	add.w	r1, r3, #2147483648	@ 0x80000000
 801c89e:	e7d2      	b.n	801c846 <sin+0x2e>
 801c8a0:	ed9d 1b02 	vldr	d1, [sp, #8]
 801c8a4:	ed9d 0b00 	vldr	d0, [sp]
 801c8a8:	f000 f8da 	bl	801ca60 <__kernel_cos>
 801c8ac:	e7f2      	b.n	801c894 <sin+0x7c>
 801c8ae:	bf00      	nop
	...
 801c8b8:	3fe921fb 	.word	0x3fe921fb
 801c8bc:	7fefffff 	.word	0x7fefffff

0801c8c0 <fmin>:
 801c8c0:	b508      	push	{r3, lr}
 801c8c2:	ed2d 8b04 	vpush	{d8-d9}
 801c8c6:	eeb0 8a40 	vmov.f32	s16, s0
 801c8ca:	eef0 8a60 	vmov.f32	s17, s1
 801c8ce:	eeb0 9a41 	vmov.f32	s18, s2
 801c8d2:	eef0 9a61 	vmov.f32	s19, s3
 801c8d6:	f000 f81d 	bl	801c914 <__fpclassifyd>
 801c8da:	b950      	cbnz	r0, 801c8f2 <fmin+0x32>
 801c8dc:	eeb0 8a49 	vmov.f32	s16, s18
 801c8e0:	eef0 8a69 	vmov.f32	s17, s19
 801c8e4:	eeb0 0a48 	vmov.f32	s0, s16
 801c8e8:	eef0 0a68 	vmov.f32	s1, s17
 801c8ec:	ecbd 8b04 	vpop	{d8-d9}
 801c8f0:	bd08      	pop	{r3, pc}
 801c8f2:	eeb0 0a49 	vmov.f32	s0, s18
 801c8f6:	eef0 0a69 	vmov.f32	s1, s19
 801c8fa:	f000 f80b 	bl	801c914 <__fpclassifyd>
 801c8fe:	2800      	cmp	r0, #0
 801c900:	d0f0      	beq.n	801c8e4 <fmin+0x24>
 801c902:	ec53 2b19 	vmov	r2, r3, d9
 801c906:	ec51 0b18 	vmov	r0, r1, d8
 801c90a:	f7e4 f8bf 	bl	8000a8c <__aeabi_dcmplt>
 801c90e:	2800      	cmp	r0, #0
 801c910:	d0e4      	beq.n	801c8dc <fmin+0x1c>
 801c912:	e7e7      	b.n	801c8e4 <fmin+0x24>

0801c914 <__fpclassifyd>:
 801c914:	ec51 0b10 	vmov	r0, r1, d0
 801c918:	460b      	mov	r3, r1
 801c91a:	f031 4100 	bics.w	r1, r1, #2147483648	@ 0x80000000
 801c91e:	b510      	push	{r4, lr}
 801c920:	d104      	bne.n	801c92c <__fpclassifyd+0x18>
 801c922:	2800      	cmp	r0, #0
 801c924:	bf0c      	ite	eq
 801c926:	2002      	moveq	r0, #2
 801c928:	2003      	movne	r0, #3
 801c92a:	bd10      	pop	{r4, pc}
 801c92c:	4a09      	ldr	r2, [pc, #36]	@ (801c954 <__fpclassifyd+0x40>)
 801c92e:	f5a1 1480 	sub.w	r4, r1, #1048576	@ 0x100000
 801c932:	4294      	cmp	r4, r2
 801c934:	d908      	bls.n	801c948 <__fpclassifyd+0x34>
 801c936:	4a08      	ldr	r2, [pc, #32]	@ (801c958 <__fpclassifyd+0x44>)
 801c938:	4213      	tst	r3, r2
 801c93a:	d007      	beq.n	801c94c <__fpclassifyd+0x38>
 801c93c:	4291      	cmp	r1, r2
 801c93e:	d107      	bne.n	801c950 <__fpclassifyd+0x3c>
 801c940:	fab0 f080 	clz	r0, r0
 801c944:	0940      	lsrs	r0, r0, #5
 801c946:	e7f0      	b.n	801c92a <__fpclassifyd+0x16>
 801c948:	2004      	movs	r0, #4
 801c94a:	e7ee      	b.n	801c92a <__fpclassifyd+0x16>
 801c94c:	2003      	movs	r0, #3
 801c94e:	e7ec      	b.n	801c92a <__fpclassifyd+0x16>
 801c950:	2000      	movs	r0, #0
 801c952:	e7ea      	b.n	801c92a <__fpclassifyd+0x16>
 801c954:	7fdfffff 	.word	0x7fdfffff
 801c958:	7ff00000 	.word	0x7ff00000

0801c95c <cosl>:
 801c95c:	f7ff bf08 	b.w	801c770 <cos>

0801c960 <sinl>:
 801c960:	f7ff bf5a 	b.w	801c818 <sin>

0801c964 <acosl>:
 801c964:	f000 bdb4 	b.w	801d4d0 <acos>

0801c968 <floor>:
 801c968:	ec51 0b10 	vmov	r0, r1, d0
 801c96c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801c970:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801c974:	f2a3 36ff 	subw	r6, r3, #1023	@ 0x3ff
 801c978:	2e13      	cmp	r6, #19
 801c97a:	460c      	mov	r4, r1
 801c97c:	4605      	mov	r5, r0
 801c97e:	4680      	mov	r8, r0
 801c980:	dc34      	bgt.n	801c9ec <floor+0x84>
 801c982:	2e00      	cmp	r6, #0
 801c984:	da17      	bge.n	801c9b6 <floor+0x4e>
 801c986:	a332      	add	r3, pc, #200	@ (adr r3, 801ca50 <floor+0xe8>)
 801c988:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c98c:	f7e3 fc56 	bl	800023c <__adddf3>
 801c990:	2200      	movs	r2, #0
 801c992:	2300      	movs	r3, #0
 801c994:	f7e4 f898 	bl	8000ac8 <__aeabi_dcmpgt>
 801c998:	b150      	cbz	r0, 801c9b0 <floor+0x48>
 801c99a:	2c00      	cmp	r4, #0
 801c99c:	da55      	bge.n	801ca4a <floor+0xe2>
 801c99e:	f024 4400 	bic.w	r4, r4, #2147483648	@ 0x80000000
 801c9a2:	432c      	orrs	r4, r5
 801c9a4:	2500      	movs	r5, #0
 801c9a6:	42ac      	cmp	r4, r5
 801c9a8:	4c2b      	ldr	r4, [pc, #172]	@ (801ca58 <floor+0xf0>)
 801c9aa:	bf08      	it	eq
 801c9ac:	f04f 4400 	moveq.w	r4, #2147483648	@ 0x80000000
 801c9b0:	4621      	mov	r1, r4
 801c9b2:	4628      	mov	r0, r5
 801c9b4:	e023      	b.n	801c9fe <floor+0x96>
 801c9b6:	4f29      	ldr	r7, [pc, #164]	@ (801ca5c <floor+0xf4>)
 801c9b8:	4137      	asrs	r7, r6
 801c9ba:	ea01 0307 	and.w	r3, r1, r7
 801c9be:	4303      	orrs	r3, r0
 801c9c0:	d01d      	beq.n	801c9fe <floor+0x96>
 801c9c2:	a323      	add	r3, pc, #140	@ (adr r3, 801ca50 <floor+0xe8>)
 801c9c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801c9c8:	f7e3 fc38 	bl	800023c <__adddf3>
 801c9cc:	2200      	movs	r2, #0
 801c9ce:	2300      	movs	r3, #0
 801c9d0:	f7e4 f87a 	bl	8000ac8 <__aeabi_dcmpgt>
 801c9d4:	2800      	cmp	r0, #0
 801c9d6:	d0eb      	beq.n	801c9b0 <floor+0x48>
 801c9d8:	2c00      	cmp	r4, #0
 801c9da:	bfbe      	ittt	lt
 801c9dc:	f44f 1380 	movlt.w	r3, #1048576	@ 0x100000
 801c9e0:	4133      	asrlt	r3, r6
 801c9e2:	18e4      	addlt	r4, r4, r3
 801c9e4:	ea24 0407 	bic.w	r4, r4, r7
 801c9e8:	2500      	movs	r5, #0
 801c9ea:	e7e1      	b.n	801c9b0 <floor+0x48>
 801c9ec:	2e33      	cmp	r6, #51	@ 0x33
 801c9ee:	dd0a      	ble.n	801ca06 <floor+0x9e>
 801c9f0:	f5b6 6f80 	cmp.w	r6, #1024	@ 0x400
 801c9f4:	d103      	bne.n	801c9fe <floor+0x96>
 801c9f6:	4602      	mov	r2, r0
 801c9f8:	460b      	mov	r3, r1
 801c9fa:	f7e3 fc1f 	bl	800023c <__adddf3>
 801c9fe:	ec41 0b10 	vmov	d0, r0, r1
 801ca02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 801ca06:	f2a3 4313 	subw	r3, r3, #1043	@ 0x413
 801ca0a:	f04f 37ff 	mov.w	r7, #4294967295
 801ca0e:	40df      	lsrs	r7, r3
 801ca10:	4207      	tst	r7, r0
 801ca12:	d0f4      	beq.n	801c9fe <floor+0x96>
 801ca14:	a30e      	add	r3, pc, #56	@ (adr r3, 801ca50 <floor+0xe8>)
 801ca16:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ca1a:	f7e3 fc0f 	bl	800023c <__adddf3>
 801ca1e:	2200      	movs	r2, #0
 801ca20:	2300      	movs	r3, #0
 801ca22:	f7e4 f851 	bl	8000ac8 <__aeabi_dcmpgt>
 801ca26:	2800      	cmp	r0, #0
 801ca28:	d0c2      	beq.n	801c9b0 <floor+0x48>
 801ca2a:	2c00      	cmp	r4, #0
 801ca2c:	da0a      	bge.n	801ca44 <floor+0xdc>
 801ca2e:	2e14      	cmp	r6, #20
 801ca30:	d101      	bne.n	801ca36 <floor+0xce>
 801ca32:	3401      	adds	r4, #1
 801ca34:	e006      	b.n	801ca44 <floor+0xdc>
 801ca36:	f1c6 0634 	rsb	r6, r6, #52	@ 0x34
 801ca3a:	2301      	movs	r3, #1
 801ca3c:	40b3      	lsls	r3, r6
 801ca3e:	441d      	add	r5, r3
 801ca40:	4545      	cmp	r5, r8
 801ca42:	d3f6      	bcc.n	801ca32 <floor+0xca>
 801ca44:	ea25 0507 	bic.w	r5, r5, r7
 801ca48:	e7b2      	b.n	801c9b0 <floor+0x48>
 801ca4a:	2500      	movs	r5, #0
 801ca4c:	462c      	mov	r4, r5
 801ca4e:	e7af      	b.n	801c9b0 <floor+0x48>
 801ca50:	8800759c 	.word	0x8800759c
 801ca54:	7e37e43c 	.word	0x7e37e43c
 801ca58:	bff00000 	.word	0xbff00000
 801ca5c:	000fffff 	.word	0x000fffff

0801ca60 <__kernel_cos>:
 801ca60:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801ca64:	ec57 6b10 	vmov	r6, r7, d0
 801ca68:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801ca6c:	f1b8 5f79 	cmp.w	r8, #1044381696	@ 0x3e400000
 801ca70:	ed8d 1b00 	vstr	d1, [sp]
 801ca74:	d206      	bcs.n	801ca84 <__kernel_cos+0x24>
 801ca76:	4630      	mov	r0, r6
 801ca78:	4639      	mov	r1, r7
 801ca7a:	f7e4 f845 	bl	8000b08 <__aeabi_d2iz>
 801ca7e:	2800      	cmp	r0, #0
 801ca80:	f000 8088 	beq.w	801cb94 <__kernel_cos+0x134>
 801ca84:	4632      	mov	r2, r6
 801ca86:	463b      	mov	r3, r7
 801ca88:	4630      	mov	r0, r6
 801ca8a:	4639      	mov	r1, r7
 801ca8c:	f7e3 fd8c 	bl	80005a8 <__aeabi_dmul>
 801ca90:	4b51      	ldr	r3, [pc, #324]	@ (801cbd8 <__kernel_cos+0x178>)
 801ca92:	2200      	movs	r2, #0
 801ca94:	4604      	mov	r4, r0
 801ca96:	460d      	mov	r5, r1
 801ca98:	f7e3 fd86 	bl	80005a8 <__aeabi_dmul>
 801ca9c:	a340      	add	r3, pc, #256	@ (adr r3, 801cba0 <__kernel_cos+0x140>)
 801ca9e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caa2:	4682      	mov	sl, r0
 801caa4:	468b      	mov	fp, r1
 801caa6:	4620      	mov	r0, r4
 801caa8:	4629      	mov	r1, r5
 801caaa:	f7e3 fd7d 	bl	80005a8 <__aeabi_dmul>
 801caae:	a33e      	add	r3, pc, #248	@ (adr r3, 801cba8 <__kernel_cos+0x148>)
 801cab0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cab4:	f7e3 fbc2 	bl	800023c <__adddf3>
 801cab8:	4622      	mov	r2, r4
 801caba:	462b      	mov	r3, r5
 801cabc:	f7e3 fd74 	bl	80005a8 <__aeabi_dmul>
 801cac0:	a33b      	add	r3, pc, #236	@ (adr r3, 801cbb0 <__kernel_cos+0x150>)
 801cac2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cac6:	f7e3 fbb7 	bl	8000238 <__aeabi_dsub>
 801caca:	4622      	mov	r2, r4
 801cacc:	462b      	mov	r3, r5
 801cace:	f7e3 fd6b 	bl	80005a8 <__aeabi_dmul>
 801cad2:	a339      	add	r3, pc, #228	@ (adr r3, 801cbb8 <__kernel_cos+0x158>)
 801cad4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cad8:	f7e3 fbb0 	bl	800023c <__adddf3>
 801cadc:	4622      	mov	r2, r4
 801cade:	462b      	mov	r3, r5
 801cae0:	f7e3 fd62 	bl	80005a8 <__aeabi_dmul>
 801cae4:	a336      	add	r3, pc, #216	@ (adr r3, 801cbc0 <__kernel_cos+0x160>)
 801cae6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801caea:	f7e3 fba5 	bl	8000238 <__aeabi_dsub>
 801caee:	4622      	mov	r2, r4
 801caf0:	462b      	mov	r3, r5
 801caf2:	f7e3 fd59 	bl	80005a8 <__aeabi_dmul>
 801caf6:	a334      	add	r3, pc, #208	@ (adr r3, 801cbc8 <__kernel_cos+0x168>)
 801caf8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cafc:	f7e3 fb9e 	bl	800023c <__adddf3>
 801cb00:	4622      	mov	r2, r4
 801cb02:	462b      	mov	r3, r5
 801cb04:	f7e3 fd50 	bl	80005a8 <__aeabi_dmul>
 801cb08:	4622      	mov	r2, r4
 801cb0a:	462b      	mov	r3, r5
 801cb0c:	f7e3 fd4c 	bl	80005a8 <__aeabi_dmul>
 801cb10:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cb14:	4604      	mov	r4, r0
 801cb16:	460d      	mov	r5, r1
 801cb18:	4630      	mov	r0, r6
 801cb1a:	4639      	mov	r1, r7
 801cb1c:	f7e3 fd44 	bl	80005a8 <__aeabi_dmul>
 801cb20:	460b      	mov	r3, r1
 801cb22:	4602      	mov	r2, r0
 801cb24:	4629      	mov	r1, r5
 801cb26:	4620      	mov	r0, r4
 801cb28:	f7e3 fb86 	bl	8000238 <__aeabi_dsub>
 801cb2c:	4b2b      	ldr	r3, [pc, #172]	@ (801cbdc <__kernel_cos+0x17c>)
 801cb2e:	4598      	cmp	r8, r3
 801cb30:	4606      	mov	r6, r0
 801cb32:	460f      	mov	r7, r1
 801cb34:	d810      	bhi.n	801cb58 <__kernel_cos+0xf8>
 801cb36:	4602      	mov	r2, r0
 801cb38:	460b      	mov	r3, r1
 801cb3a:	4650      	mov	r0, sl
 801cb3c:	4659      	mov	r1, fp
 801cb3e:	f7e3 fb7b 	bl	8000238 <__aeabi_dsub>
 801cb42:	460b      	mov	r3, r1
 801cb44:	4926      	ldr	r1, [pc, #152]	@ (801cbe0 <__kernel_cos+0x180>)
 801cb46:	4602      	mov	r2, r0
 801cb48:	2000      	movs	r0, #0
 801cb4a:	f7e3 fb75 	bl	8000238 <__aeabi_dsub>
 801cb4e:	ec41 0b10 	vmov	d0, r0, r1
 801cb52:	b003      	add	sp, #12
 801cb54:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cb58:	4b22      	ldr	r3, [pc, #136]	@ (801cbe4 <__kernel_cos+0x184>)
 801cb5a:	4921      	ldr	r1, [pc, #132]	@ (801cbe0 <__kernel_cos+0x180>)
 801cb5c:	4598      	cmp	r8, r3
 801cb5e:	bf8c      	ite	hi
 801cb60:	4d21      	ldrhi	r5, [pc, #132]	@ (801cbe8 <__kernel_cos+0x188>)
 801cb62:	f5a8 1500 	subls.w	r5, r8, #2097152	@ 0x200000
 801cb66:	2400      	movs	r4, #0
 801cb68:	4622      	mov	r2, r4
 801cb6a:	462b      	mov	r3, r5
 801cb6c:	2000      	movs	r0, #0
 801cb6e:	f7e3 fb63 	bl	8000238 <__aeabi_dsub>
 801cb72:	4622      	mov	r2, r4
 801cb74:	4680      	mov	r8, r0
 801cb76:	4689      	mov	r9, r1
 801cb78:	462b      	mov	r3, r5
 801cb7a:	4650      	mov	r0, sl
 801cb7c:	4659      	mov	r1, fp
 801cb7e:	f7e3 fb5b 	bl	8000238 <__aeabi_dsub>
 801cb82:	4632      	mov	r2, r6
 801cb84:	463b      	mov	r3, r7
 801cb86:	f7e3 fb57 	bl	8000238 <__aeabi_dsub>
 801cb8a:	4602      	mov	r2, r0
 801cb8c:	460b      	mov	r3, r1
 801cb8e:	4640      	mov	r0, r8
 801cb90:	4649      	mov	r1, r9
 801cb92:	e7da      	b.n	801cb4a <__kernel_cos+0xea>
 801cb94:	ed9f 0b0e 	vldr	d0, [pc, #56]	@ 801cbd0 <__kernel_cos+0x170>
 801cb98:	e7db      	b.n	801cb52 <__kernel_cos+0xf2>
 801cb9a:	bf00      	nop
 801cb9c:	f3af 8000 	nop.w
 801cba0:	be8838d4 	.word	0xbe8838d4
 801cba4:	bda8fae9 	.word	0xbda8fae9
 801cba8:	bdb4b1c4 	.word	0xbdb4b1c4
 801cbac:	3e21ee9e 	.word	0x3e21ee9e
 801cbb0:	809c52ad 	.word	0x809c52ad
 801cbb4:	3e927e4f 	.word	0x3e927e4f
 801cbb8:	19cb1590 	.word	0x19cb1590
 801cbbc:	3efa01a0 	.word	0x3efa01a0
 801cbc0:	16c15177 	.word	0x16c15177
 801cbc4:	3f56c16c 	.word	0x3f56c16c
 801cbc8:	5555554c 	.word	0x5555554c
 801cbcc:	3fa55555 	.word	0x3fa55555
 801cbd0:	00000000 	.word	0x00000000
 801cbd4:	3ff00000 	.word	0x3ff00000
 801cbd8:	3fe00000 	.word	0x3fe00000
 801cbdc:	3fd33332 	.word	0x3fd33332
 801cbe0:	3ff00000 	.word	0x3ff00000
 801cbe4:	3fe90000 	.word	0x3fe90000
 801cbe8:	3fd20000 	.word	0x3fd20000
 801cbec:	00000000 	.word	0x00000000

0801cbf0 <__kernel_sin>:
 801cbf0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cbf4:	ec55 4b10 	vmov	r4, r5, d0
 801cbf8:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801cbfc:	b085      	sub	sp, #20
 801cbfe:	f1b3 5f79 	cmp.w	r3, #1044381696	@ 0x3e400000
 801cc02:	ed8d 1b02 	vstr	d1, [sp, #8]
 801cc06:	4680      	mov	r8, r0
 801cc08:	d205      	bcs.n	801cc16 <__kernel_sin+0x26>
 801cc0a:	4620      	mov	r0, r4
 801cc0c:	4629      	mov	r1, r5
 801cc0e:	f7e3 ff7b 	bl	8000b08 <__aeabi_d2iz>
 801cc12:	2800      	cmp	r0, #0
 801cc14:	d052      	beq.n	801ccbc <__kernel_sin+0xcc>
 801cc16:	4622      	mov	r2, r4
 801cc18:	462b      	mov	r3, r5
 801cc1a:	4620      	mov	r0, r4
 801cc1c:	4629      	mov	r1, r5
 801cc1e:	f7e3 fcc3 	bl	80005a8 <__aeabi_dmul>
 801cc22:	4682      	mov	sl, r0
 801cc24:	468b      	mov	fp, r1
 801cc26:	4602      	mov	r2, r0
 801cc28:	460b      	mov	r3, r1
 801cc2a:	4620      	mov	r0, r4
 801cc2c:	4629      	mov	r1, r5
 801cc2e:	f7e3 fcbb 	bl	80005a8 <__aeabi_dmul>
 801cc32:	a342      	add	r3, pc, #264	@ (adr r3, 801cd3c <__kernel_sin+0x14c>)
 801cc34:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc38:	e9cd 0100 	strd	r0, r1, [sp]
 801cc3c:	4650      	mov	r0, sl
 801cc3e:	4659      	mov	r1, fp
 801cc40:	f7e3 fcb2 	bl	80005a8 <__aeabi_dmul>
 801cc44:	a33f      	add	r3, pc, #252	@ (adr r3, 801cd44 <__kernel_sin+0x154>)
 801cc46:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc4a:	f7e3 faf5 	bl	8000238 <__aeabi_dsub>
 801cc4e:	4652      	mov	r2, sl
 801cc50:	465b      	mov	r3, fp
 801cc52:	f7e3 fca9 	bl	80005a8 <__aeabi_dmul>
 801cc56:	a33d      	add	r3, pc, #244	@ (adr r3, 801cd4c <__kernel_sin+0x15c>)
 801cc58:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc5c:	f7e3 faee 	bl	800023c <__adddf3>
 801cc60:	4652      	mov	r2, sl
 801cc62:	465b      	mov	r3, fp
 801cc64:	f7e3 fca0 	bl	80005a8 <__aeabi_dmul>
 801cc68:	a33a      	add	r3, pc, #232	@ (adr r3, 801cd54 <__kernel_sin+0x164>)
 801cc6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc6e:	f7e3 fae3 	bl	8000238 <__aeabi_dsub>
 801cc72:	4652      	mov	r2, sl
 801cc74:	465b      	mov	r3, fp
 801cc76:	f7e3 fc97 	bl	80005a8 <__aeabi_dmul>
 801cc7a:	a338      	add	r3, pc, #224	@ (adr r3, 801cd5c <__kernel_sin+0x16c>)
 801cc7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cc80:	f7e3 fadc 	bl	800023c <__adddf3>
 801cc84:	4606      	mov	r6, r0
 801cc86:	460f      	mov	r7, r1
 801cc88:	f1b8 0f00 	cmp.w	r8, #0
 801cc8c:	d11b      	bne.n	801ccc6 <__kernel_sin+0xd6>
 801cc8e:	4602      	mov	r2, r0
 801cc90:	460b      	mov	r3, r1
 801cc92:	4650      	mov	r0, sl
 801cc94:	4659      	mov	r1, fp
 801cc96:	f7e3 fc87 	bl	80005a8 <__aeabi_dmul>
 801cc9a:	a325      	add	r3, pc, #148	@ (adr r3, 801cd30 <__kernel_sin+0x140>)
 801cc9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cca0:	f7e3 faca 	bl	8000238 <__aeabi_dsub>
 801cca4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cca8:	f7e3 fc7e 	bl	80005a8 <__aeabi_dmul>
 801ccac:	4602      	mov	r2, r0
 801ccae:	460b      	mov	r3, r1
 801ccb0:	4620      	mov	r0, r4
 801ccb2:	4629      	mov	r1, r5
 801ccb4:	f7e3 fac2 	bl	800023c <__adddf3>
 801ccb8:	4604      	mov	r4, r0
 801ccba:	460d      	mov	r5, r1
 801ccbc:	ec45 4b10 	vmov	d0, r4, r5
 801ccc0:	b005      	add	sp, #20
 801ccc2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801ccc6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801ccca:	4b1b      	ldr	r3, [pc, #108]	@ (801cd38 <__kernel_sin+0x148>)
 801cccc:	2200      	movs	r2, #0
 801ccce:	f7e3 fc6b 	bl	80005a8 <__aeabi_dmul>
 801ccd2:	4632      	mov	r2, r6
 801ccd4:	4680      	mov	r8, r0
 801ccd6:	4689      	mov	r9, r1
 801ccd8:	463b      	mov	r3, r7
 801ccda:	e9dd 0100 	ldrd	r0, r1, [sp]
 801ccde:	f7e3 fc63 	bl	80005a8 <__aeabi_dmul>
 801cce2:	4602      	mov	r2, r0
 801cce4:	460b      	mov	r3, r1
 801cce6:	4640      	mov	r0, r8
 801cce8:	4649      	mov	r1, r9
 801ccea:	f7e3 faa5 	bl	8000238 <__aeabi_dsub>
 801ccee:	4652      	mov	r2, sl
 801ccf0:	465b      	mov	r3, fp
 801ccf2:	f7e3 fc59 	bl	80005a8 <__aeabi_dmul>
 801ccf6:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 801ccfa:	f7e3 fa9d 	bl	8000238 <__aeabi_dsub>
 801ccfe:	a30c      	add	r3, pc, #48	@ (adr r3, 801cd30 <__kernel_sin+0x140>)
 801cd00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cd04:	4606      	mov	r6, r0
 801cd06:	460f      	mov	r7, r1
 801cd08:	e9dd 0100 	ldrd	r0, r1, [sp]
 801cd0c:	f7e3 fc4c 	bl	80005a8 <__aeabi_dmul>
 801cd10:	4602      	mov	r2, r0
 801cd12:	460b      	mov	r3, r1
 801cd14:	4630      	mov	r0, r6
 801cd16:	4639      	mov	r1, r7
 801cd18:	f7e3 fa90 	bl	800023c <__adddf3>
 801cd1c:	4602      	mov	r2, r0
 801cd1e:	460b      	mov	r3, r1
 801cd20:	4620      	mov	r0, r4
 801cd22:	4629      	mov	r1, r5
 801cd24:	f7e3 fa88 	bl	8000238 <__aeabi_dsub>
 801cd28:	e7c6      	b.n	801ccb8 <__kernel_sin+0xc8>
 801cd2a:	bf00      	nop
 801cd2c:	f3af 8000 	nop.w
 801cd30:	55555549 	.word	0x55555549
 801cd34:	3fc55555 	.word	0x3fc55555
 801cd38:	3fe00000 	.word	0x3fe00000
 801cd3c:	5acfd57c 	.word	0x5acfd57c
 801cd40:	3de5d93a 	.word	0x3de5d93a
 801cd44:	8a2b9ceb 	.word	0x8a2b9ceb
 801cd48:	3e5ae5e6 	.word	0x3e5ae5e6
 801cd4c:	57b1fe7d 	.word	0x57b1fe7d
 801cd50:	3ec71de3 	.word	0x3ec71de3
 801cd54:	19c161d5 	.word	0x19c161d5
 801cd58:	3f2a01a0 	.word	0x3f2a01a0
 801cd5c:	1110f8a6 	.word	0x1110f8a6
 801cd60:	3f811111 	.word	0x3f811111
 801cd64:	00000000 	.word	0x00000000

0801cd68 <__ieee754_log>:
 801cd68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801cd6c:	ec51 0b10 	vmov	r0, r1, d0
 801cd70:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 801cd74:	b087      	sub	sp, #28
 801cd76:	460d      	mov	r5, r1
 801cd78:	da26      	bge.n	801cdc8 <__ieee754_log+0x60>
 801cd7a:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801cd7e:	4303      	orrs	r3, r0
 801cd80:	4602      	mov	r2, r0
 801cd82:	d10a      	bne.n	801cd9a <__ieee754_log+0x32>
 801cd84:	49ce      	ldr	r1, [pc, #824]	@ (801d0c0 <__ieee754_log+0x358>)
 801cd86:	2200      	movs	r2, #0
 801cd88:	2300      	movs	r3, #0
 801cd8a:	2000      	movs	r0, #0
 801cd8c:	f7e3 fd36 	bl	80007fc <__aeabi_ddiv>
 801cd90:	ec41 0b10 	vmov	d0, r0, r1
 801cd94:	b007      	add	sp, #28
 801cd96:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801cd9a:	2900      	cmp	r1, #0
 801cd9c:	da05      	bge.n	801cdaa <__ieee754_log+0x42>
 801cd9e:	460b      	mov	r3, r1
 801cda0:	f7e3 fa4a 	bl	8000238 <__aeabi_dsub>
 801cda4:	2200      	movs	r2, #0
 801cda6:	2300      	movs	r3, #0
 801cda8:	e7f0      	b.n	801cd8c <__ieee754_log+0x24>
 801cdaa:	4bc6      	ldr	r3, [pc, #792]	@ (801d0c4 <__ieee754_log+0x35c>)
 801cdac:	2200      	movs	r2, #0
 801cdae:	f7e3 fbfb 	bl	80005a8 <__aeabi_dmul>
 801cdb2:	f06f 0335 	mvn.w	r3, #53	@ 0x35
 801cdb6:	460d      	mov	r5, r1
 801cdb8:	4ac3      	ldr	r2, [pc, #780]	@ (801d0c8 <__ieee754_log+0x360>)
 801cdba:	4295      	cmp	r5, r2
 801cdbc:	dd06      	ble.n	801cdcc <__ieee754_log+0x64>
 801cdbe:	4602      	mov	r2, r0
 801cdc0:	460b      	mov	r3, r1
 801cdc2:	f7e3 fa3b 	bl	800023c <__adddf3>
 801cdc6:	e7e3      	b.n	801cd90 <__ieee754_log+0x28>
 801cdc8:	2300      	movs	r3, #0
 801cdca:	e7f5      	b.n	801cdb8 <__ieee754_log+0x50>
 801cdcc:	152c      	asrs	r4, r5, #20
 801cdce:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 801cdd2:	f3c5 0513 	ubfx	r5, r5, #0, #20
 801cdd6:	441c      	add	r4, r3
 801cdd8:	f505 2315 	add.w	r3, r5, #610304	@ 0x95000
 801cddc:	f603 7364 	addw	r3, r3, #3940	@ 0xf64
 801cde0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 801cde4:	f083 527f 	eor.w	r2, r3, #1069547520	@ 0x3fc00000
 801cde8:	f482 1240 	eor.w	r2, r2, #3145728	@ 0x300000
 801cdec:	ea42 0105 	orr.w	r1, r2, r5
 801cdf0:	eb04 5413 	add.w	r4, r4, r3, lsr #20
 801cdf4:	2200      	movs	r2, #0
 801cdf6:	4bb5      	ldr	r3, [pc, #724]	@ (801d0cc <__ieee754_log+0x364>)
 801cdf8:	f7e3 fa1e 	bl	8000238 <__aeabi_dsub>
 801cdfc:	1cab      	adds	r3, r5, #2
 801cdfe:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801ce02:	2b02      	cmp	r3, #2
 801ce04:	4682      	mov	sl, r0
 801ce06:	468b      	mov	fp, r1
 801ce08:	f04f 0200 	mov.w	r2, #0
 801ce0c:	dc53      	bgt.n	801ceb6 <__ieee754_log+0x14e>
 801ce0e:	2300      	movs	r3, #0
 801ce10:	f7e3 fe32 	bl	8000a78 <__aeabi_dcmpeq>
 801ce14:	b1d0      	cbz	r0, 801ce4c <__ieee754_log+0xe4>
 801ce16:	2c00      	cmp	r4, #0
 801ce18:	f000 8120 	beq.w	801d05c <__ieee754_log+0x2f4>
 801ce1c:	4620      	mov	r0, r4
 801ce1e:	f7e3 fb59 	bl	80004d4 <__aeabi_i2d>
 801ce22:	a391      	add	r3, pc, #580	@ (adr r3, 801d068 <__ieee754_log+0x300>)
 801ce24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce28:	4606      	mov	r6, r0
 801ce2a:	460f      	mov	r7, r1
 801ce2c:	f7e3 fbbc 	bl	80005a8 <__aeabi_dmul>
 801ce30:	a38f      	add	r3, pc, #572	@ (adr r3, 801d070 <__ieee754_log+0x308>)
 801ce32:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce36:	4604      	mov	r4, r0
 801ce38:	460d      	mov	r5, r1
 801ce3a:	4630      	mov	r0, r6
 801ce3c:	4639      	mov	r1, r7
 801ce3e:	f7e3 fbb3 	bl	80005a8 <__aeabi_dmul>
 801ce42:	4602      	mov	r2, r0
 801ce44:	460b      	mov	r3, r1
 801ce46:	4620      	mov	r0, r4
 801ce48:	4629      	mov	r1, r5
 801ce4a:	e7ba      	b.n	801cdc2 <__ieee754_log+0x5a>
 801ce4c:	a38a      	add	r3, pc, #552	@ (adr r3, 801d078 <__ieee754_log+0x310>)
 801ce4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce52:	4650      	mov	r0, sl
 801ce54:	4659      	mov	r1, fp
 801ce56:	f7e3 fba7 	bl	80005a8 <__aeabi_dmul>
 801ce5a:	4602      	mov	r2, r0
 801ce5c:	460b      	mov	r3, r1
 801ce5e:	2000      	movs	r0, #0
 801ce60:	499b      	ldr	r1, [pc, #620]	@ (801d0d0 <__ieee754_log+0x368>)
 801ce62:	f7e3 f9e9 	bl	8000238 <__aeabi_dsub>
 801ce66:	4652      	mov	r2, sl
 801ce68:	4606      	mov	r6, r0
 801ce6a:	460f      	mov	r7, r1
 801ce6c:	465b      	mov	r3, fp
 801ce6e:	4650      	mov	r0, sl
 801ce70:	4659      	mov	r1, fp
 801ce72:	f7e3 fb99 	bl	80005a8 <__aeabi_dmul>
 801ce76:	4602      	mov	r2, r0
 801ce78:	460b      	mov	r3, r1
 801ce7a:	4630      	mov	r0, r6
 801ce7c:	4639      	mov	r1, r7
 801ce7e:	f7e3 fb93 	bl	80005a8 <__aeabi_dmul>
 801ce82:	4606      	mov	r6, r0
 801ce84:	460f      	mov	r7, r1
 801ce86:	b914      	cbnz	r4, 801ce8e <__ieee754_log+0x126>
 801ce88:	4632      	mov	r2, r6
 801ce8a:	463b      	mov	r3, r7
 801ce8c:	e0a0      	b.n	801cfd0 <__ieee754_log+0x268>
 801ce8e:	4620      	mov	r0, r4
 801ce90:	f7e3 fb20 	bl	80004d4 <__aeabi_i2d>
 801ce94:	a374      	add	r3, pc, #464	@ (adr r3, 801d068 <__ieee754_log+0x300>)
 801ce96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ce9a:	4680      	mov	r8, r0
 801ce9c:	4689      	mov	r9, r1
 801ce9e:	f7e3 fb83 	bl	80005a8 <__aeabi_dmul>
 801cea2:	a373      	add	r3, pc, #460	@ (adr r3, 801d070 <__ieee754_log+0x308>)
 801cea4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cea8:	4604      	mov	r4, r0
 801ceaa:	460d      	mov	r5, r1
 801ceac:	4640      	mov	r0, r8
 801ceae:	4649      	mov	r1, r9
 801ceb0:	f7e3 fb7a 	bl	80005a8 <__aeabi_dmul>
 801ceb4:	e0a5      	b.n	801d002 <__ieee754_log+0x29a>
 801ceb6:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 801ceba:	f7e3 f9bf 	bl	800023c <__adddf3>
 801cebe:	4602      	mov	r2, r0
 801cec0:	460b      	mov	r3, r1
 801cec2:	4650      	mov	r0, sl
 801cec4:	4659      	mov	r1, fp
 801cec6:	f7e3 fc99 	bl	80007fc <__aeabi_ddiv>
 801ceca:	e9cd 0100 	strd	r0, r1, [sp]
 801cece:	4620      	mov	r0, r4
 801ced0:	f7e3 fb00 	bl	80004d4 <__aeabi_i2d>
 801ced4:	e9dd 2300 	ldrd	r2, r3, [sp]
 801ced8:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801cedc:	4610      	mov	r0, r2
 801cede:	4619      	mov	r1, r3
 801cee0:	f7e3 fb62 	bl	80005a8 <__aeabi_dmul>
 801cee4:	4602      	mov	r2, r0
 801cee6:	460b      	mov	r3, r1
 801cee8:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801ceec:	f7e3 fb5c 	bl	80005a8 <__aeabi_dmul>
 801cef0:	a363      	add	r3, pc, #396	@ (adr r3, 801d080 <__ieee754_log+0x318>)
 801cef2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cef6:	4680      	mov	r8, r0
 801cef8:	4689      	mov	r9, r1
 801cefa:	f7e3 fb55 	bl	80005a8 <__aeabi_dmul>
 801cefe:	a362      	add	r3, pc, #392	@ (adr r3, 801d088 <__ieee754_log+0x320>)
 801cf00:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf04:	f7e3 f99a 	bl	800023c <__adddf3>
 801cf08:	4642      	mov	r2, r8
 801cf0a:	464b      	mov	r3, r9
 801cf0c:	f7e3 fb4c 	bl	80005a8 <__aeabi_dmul>
 801cf10:	a35f      	add	r3, pc, #380	@ (adr r3, 801d090 <__ieee754_log+0x328>)
 801cf12:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf16:	f7e3 f991 	bl	800023c <__adddf3>
 801cf1a:	4642      	mov	r2, r8
 801cf1c:	464b      	mov	r3, r9
 801cf1e:	f7e3 fb43 	bl	80005a8 <__aeabi_dmul>
 801cf22:	a35d      	add	r3, pc, #372	@ (adr r3, 801d098 <__ieee754_log+0x330>)
 801cf24:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf28:	f7e3 f988 	bl	800023c <__adddf3>
 801cf2c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801cf30:	f7e3 fb3a 	bl	80005a8 <__aeabi_dmul>
 801cf34:	a35a      	add	r3, pc, #360	@ (adr r3, 801d0a0 <__ieee754_log+0x338>)
 801cf36:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf3a:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801cf3e:	4640      	mov	r0, r8
 801cf40:	4649      	mov	r1, r9
 801cf42:	f7e3 fb31 	bl	80005a8 <__aeabi_dmul>
 801cf46:	a358      	add	r3, pc, #352	@ (adr r3, 801d0a8 <__ieee754_log+0x340>)
 801cf48:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf4c:	f7e3 f976 	bl	800023c <__adddf3>
 801cf50:	4642      	mov	r2, r8
 801cf52:	464b      	mov	r3, r9
 801cf54:	f7e3 fb28 	bl	80005a8 <__aeabi_dmul>
 801cf58:	a355      	add	r3, pc, #340	@ (adr r3, 801d0b0 <__ieee754_log+0x348>)
 801cf5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cf5e:	f7e3 f96d 	bl	800023c <__adddf3>
 801cf62:	4642      	mov	r2, r8
 801cf64:	464b      	mov	r3, r9
 801cf66:	f7e3 fb1f 	bl	80005a8 <__aeabi_dmul>
 801cf6a:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 801cf6e:	4602      	mov	r2, r0
 801cf70:	460b      	mov	r3, r1
 801cf72:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 801cf76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801cf7a:	f7e3 f95f 	bl	800023c <__adddf3>
 801cf7e:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 801cf82:	3551      	adds	r5, #81	@ 0x51
 801cf84:	4335      	orrs	r5, r6
 801cf86:	2d00      	cmp	r5, #0
 801cf88:	4680      	mov	r8, r0
 801cf8a:	4689      	mov	r9, r1
 801cf8c:	dd48      	ble.n	801d020 <__ieee754_log+0x2b8>
 801cf8e:	4b50      	ldr	r3, [pc, #320]	@ (801d0d0 <__ieee754_log+0x368>)
 801cf90:	2200      	movs	r2, #0
 801cf92:	4650      	mov	r0, sl
 801cf94:	4659      	mov	r1, fp
 801cf96:	f7e3 fb07 	bl	80005a8 <__aeabi_dmul>
 801cf9a:	4652      	mov	r2, sl
 801cf9c:	465b      	mov	r3, fp
 801cf9e:	f7e3 fb03 	bl	80005a8 <__aeabi_dmul>
 801cfa2:	4602      	mov	r2, r0
 801cfa4:	460b      	mov	r3, r1
 801cfa6:	4606      	mov	r6, r0
 801cfa8:	460f      	mov	r7, r1
 801cfaa:	4640      	mov	r0, r8
 801cfac:	4649      	mov	r1, r9
 801cfae:	f7e3 f945 	bl	800023c <__adddf3>
 801cfb2:	e9dd 2300 	ldrd	r2, r3, [sp]
 801cfb6:	f7e3 faf7 	bl	80005a8 <__aeabi_dmul>
 801cfba:	4680      	mov	r8, r0
 801cfbc:	4689      	mov	r9, r1
 801cfbe:	b964      	cbnz	r4, 801cfda <__ieee754_log+0x272>
 801cfc0:	4602      	mov	r2, r0
 801cfc2:	460b      	mov	r3, r1
 801cfc4:	4630      	mov	r0, r6
 801cfc6:	4639      	mov	r1, r7
 801cfc8:	f7e3 f936 	bl	8000238 <__aeabi_dsub>
 801cfcc:	4602      	mov	r2, r0
 801cfce:	460b      	mov	r3, r1
 801cfd0:	4650      	mov	r0, sl
 801cfd2:	4659      	mov	r1, fp
 801cfd4:	f7e3 f930 	bl	8000238 <__aeabi_dsub>
 801cfd8:	e6da      	b.n	801cd90 <__ieee754_log+0x28>
 801cfda:	a323      	add	r3, pc, #140	@ (adr r3, 801d068 <__ieee754_log+0x300>)
 801cfdc:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfe0:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cfe4:	f7e3 fae0 	bl	80005a8 <__aeabi_dmul>
 801cfe8:	a321      	add	r3, pc, #132	@ (adr r3, 801d070 <__ieee754_log+0x308>)
 801cfea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801cfee:	4604      	mov	r4, r0
 801cff0:	460d      	mov	r5, r1
 801cff2:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801cff6:	f7e3 fad7 	bl	80005a8 <__aeabi_dmul>
 801cffa:	4642      	mov	r2, r8
 801cffc:	464b      	mov	r3, r9
 801cffe:	f7e3 f91d 	bl	800023c <__adddf3>
 801d002:	4602      	mov	r2, r0
 801d004:	460b      	mov	r3, r1
 801d006:	4630      	mov	r0, r6
 801d008:	4639      	mov	r1, r7
 801d00a:	f7e3 f915 	bl	8000238 <__aeabi_dsub>
 801d00e:	4652      	mov	r2, sl
 801d010:	465b      	mov	r3, fp
 801d012:	f7e3 f911 	bl	8000238 <__aeabi_dsub>
 801d016:	4602      	mov	r2, r0
 801d018:	460b      	mov	r3, r1
 801d01a:	4620      	mov	r0, r4
 801d01c:	4629      	mov	r1, r5
 801d01e:	e7d9      	b.n	801cfd4 <__ieee754_log+0x26c>
 801d020:	4602      	mov	r2, r0
 801d022:	460b      	mov	r3, r1
 801d024:	4650      	mov	r0, sl
 801d026:	4659      	mov	r1, fp
 801d028:	f7e3 f906 	bl	8000238 <__aeabi_dsub>
 801d02c:	e9dd 2300 	ldrd	r2, r3, [sp]
 801d030:	f7e3 faba 	bl	80005a8 <__aeabi_dmul>
 801d034:	4606      	mov	r6, r0
 801d036:	460f      	mov	r7, r1
 801d038:	2c00      	cmp	r4, #0
 801d03a:	f43f af25 	beq.w	801ce88 <__ieee754_log+0x120>
 801d03e:	a30a      	add	r3, pc, #40	@ (adr r3, 801d068 <__ieee754_log+0x300>)
 801d040:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d044:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d048:	f7e3 faae 	bl	80005a8 <__aeabi_dmul>
 801d04c:	a308      	add	r3, pc, #32	@ (adr r3, 801d070 <__ieee754_log+0x308>)
 801d04e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d052:	4604      	mov	r4, r0
 801d054:	460d      	mov	r5, r1
 801d056:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d05a:	e729      	b.n	801ceb0 <__ieee754_log+0x148>
 801d05c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801d0b8 <__ieee754_log+0x350>
 801d060:	e698      	b.n	801cd94 <__ieee754_log+0x2c>
 801d062:	bf00      	nop
 801d064:	f3af 8000 	nop.w
 801d068:	fee00000 	.word	0xfee00000
 801d06c:	3fe62e42 	.word	0x3fe62e42
 801d070:	35793c76 	.word	0x35793c76
 801d074:	3dea39ef 	.word	0x3dea39ef
 801d078:	55555555 	.word	0x55555555
 801d07c:	3fd55555 	.word	0x3fd55555
 801d080:	df3e5244 	.word	0xdf3e5244
 801d084:	3fc2f112 	.word	0x3fc2f112
 801d088:	96cb03de 	.word	0x96cb03de
 801d08c:	3fc74664 	.word	0x3fc74664
 801d090:	94229359 	.word	0x94229359
 801d094:	3fd24924 	.word	0x3fd24924
 801d098:	55555593 	.word	0x55555593
 801d09c:	3fe55555 	.word	0x3fe55555
 801d0a0:	d078c69f 	.word	0xd078c69f
 801d0a4:	3fc39a09 	.word	0x3fc39a09
 801d0a8:	1d8e78af 	.word	0x1d8e78af
 801d0ac:	3fcc71c5 	.word	0x3fcc71c5
 801d0b0:	9997fa04 	.word	0x9997fa04
 801d0b4:	3fd99999 	.word	0x3fd99999
	...
 801d0c0:	c3500000 	.word	0xc3500000
 801d0c4:	43500000 	.word	0x43500000
 801d0c8:	7fefffff 	.word	0x7fefffff
 801d0cc:	3ff00000 	.word	0x3ff00000
 801d0d0:	3fe00000 	.word	0x3fe00000
 801d0d4:	00000000 	.word	0x00000000

0801d0d8 <__ieee754_rem_pio2>:
 801d0d8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d0dc:	ec57 6b10 	vmov	r6, r7, d0
 801d0e0:	4bc5      	ldr	r3, [pc, #788]	@ (801d3f8 <__ieee754_rem_pio2+0x320>)
 801d0e2:	b08d      	sub	sp, #52	@ 0x34
 801d0e4:	f027 4800 	bic.w	r8, r7, #2147483648	@ 0x80000000
 801d0e8:	4598      	cmp	r8, r3
 801d0ea:	4604      	mov	r4, r0
 801d0ec:	9704      	str	r7, [sp, #16]
 801d0ee:	d807      	bhi.n	801d100 <__ieee754_rem_pio2+0x28>
 801d0f0:	2200      	movs	r2, #0
 801d0f2:	2300      	movs	r3, #0
 801d0f4:	ed80 0b00 	vstr	d0, [r0]
 801d0f8:	e9c0 2302 	strd	r2, r3, [r0, #8]
 801d0fc:	2500      	movs	r5, #0
 801d0fe:	e028      	b.n	801d152 <__ieee754_rem_pio2+0x7a>
 801d100:	4bbe      	ldr	r3, [pc, #760]	@ (801d3fc <__ieee754_rem_pio2+0x324>)
 801d102:	4598      	cmp	r8, r3
 801d104:	d878      	bhi.n	801d1f8 <__ieee754_rem_pio2+0x120>
 801d106:	9b04      	ldr	r3, [sp, #16]
 801d108:	4dbd      	ldr	r5, [pc, #756]	@ (801d400 <__ieee754_rem_pio2+0x328>)
 801d10a:	2b00      	cmp	r3, #0
 801d10c:	4630      	mov	r0, r6
 801d10e:	a3ac      	add	r3, pc, #688	@ (adr r3, 801d3c0 <__ieee754_rem_pio2+0x2e8>)
 801d110:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d114:	4639      	mov	r1, r7
 801d116:	dd38      	ble.n	801d18a <__ieee754_rem_pio2+0xb2>
 801d118:	f7e3 f88e 	bl	8000238 <__aeabi_dsub>
 801d11c:	45a8      	cmp	r8, r5
 801d11e:	4606      	mov	r6, r0
 801d120:	460f      	mov	r7, r1
 801d122:	d01a      	beq.n	801d15a <__ieee754_rem_pio2+0x82>
 801d124:	a3a8      	add	r3, pc, #672	@ (adr r3, 801d3c8 <__ieee754_rem_pio2+0x2f0>)
 801d126:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d12a:	f7e3 f885 	bl	8000238 <__aeabi_dsub>
 801d12e:	4602      	mov	r2, r0
 801d130:	460b      	mov	r3, r1
 801d132:	4680      	mov	r8, r0
 801d134:	4689      	mov	r9, r1
 801d136:	4630      	mov	r0, r6
 801d138:	4639      	mov	r1, r7
 801d13a:	f7e3 f87d 	bl	8000238 <__aeabi_dsub>
 801d13e:	a3a2      	add	r3, pc, #648	@ (adr r3, 801d3c8 <__ieee754_rem_pio2+0x2f0>)
 801d140:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d144:	f7e3 f878 	bl	8000238 <__aeabi_dsub>
 801d148:	e9c4 8900 	strd	r8, r9, [r4]
 801d14c:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d150:	2501      	movs	r5, #1
 801d152:	4628      	mov	r0, r5
 801d154:	b00d      	add	sp, #52	@ 0x34
 801d156:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801d15a:	a39d      	add	r3, pc, #628	@ (adr r3, 801d3d0 <__ieee754_rem_pio2+0x2f8>)
 801d15c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d160:	f7e3 f86a 	bl	8000238 <__aeabi_dsub>
 801d164:	a39c      	add	r3, pc, #624	@ (adr r3, 801d3d8 <__ieee754_rem_pio2+0x300>)
 801d166:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d16a:	4606      	mov	r6, r0
 801d16c:	460f      	mov	r7, r1
 801d16e:	f7e3 f863 	bl	8000238 <__aeabi_dsub>
 801d172:	4602      	mov	r2, r0
 801d174:	460b      	mov	r3, r1
 801d176:	4680      	mov	r8, r0
 801d178:	4689      	mov	r9, r1
 801d17a:	4630      	mov	r0, r6
 801d17c:	4639      	mov	r1, r7
 801d17e:	f7e3 f85b 	bl	8000238 <__aeabi_dsub>
 801d182:	a395      	add	r3, pc, #596	@ (adr r3, 801d3d8 <__ieee754_rem_pio2+0x300>)
 801d184:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d188:	e7dc      	b.n	801d144 <__ieee754_rem_pio2+0x6c>
 801d18a:	f7e3 f857 	bl	800023c <__adddf3>
 801d18e:	45a8      	cmp	r8, r5
 801d190:	4606      	mov	r6, r0
 801d192:	460f      	mov	r7, r1
 801d194:	d018      	beq.n	801d1c8 <__ieee754_rem_pio2+0xf0>
 801d196:	a38c      	add	r3, pc, #560	@ (adr r3, 801d3c8 <__ieee754_rem_pio2+0x2f0>)
 801d198:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d19c:	f7e3 f84e 	bl	800023c <__adddf3>
 801d1a0:	4602      	mov	r2, r0
 801d1a2:	460b      	mov	r3, r1
 801d1a4:	4680      	mov	r8, r0
 801d1a6:	4689      	mov	r9, r1
 801d1a8:	4630      	mov	r0, r6
 801d1aa:	4639      	mov	r1, r7
 801d1ac:	f7e3 f844 	bl	8000238 <__aeabi_dsub>
 801d1b0:	a385      	add	r3, pc, #532	@ (adr r3, 801d3c8 <__ieee754_rem_pio2+0x2f0>)
 801d1b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1b6:	f7e3 f841 	bl	800023c <__adddf3>
 801d1ba:	f04f 35ff 	mov.w	r5, #4294967295
 801d1be:	e9c4 8900 	strd	r8, r9, [r4]
 801d1c2:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d1c6:	e7c4      	b.n	801d152 <__ieee754_rem_pio2+0x7a>
 801d1c8:	a381      	add	r3, pc, #516	@ (adr r3, 801d3d0 <__ieee754_rem_pio2+0x2f8>)
 801d1ca:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1ce:	f7e3 f835 	bl	800023c <__adddf3>
 801d1d2:	a381      	add	r3, pc, #516	@ (adr r3, 801d3d8 <__ieee754_rem_pio2+0x300>)
 801d1d4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1d8:	4606      	mov	r6, r0
 801d1da:	460f      	mov	r7, r1
 801d1dc:	f7e3 f82e 	bl	800023c <__adddf3>
 801d1e0:	4602      	mov	r2, r0
 801d1e2:	460b      	mov	r3, r1
 801d1e4:	4680      	mov	r8, r0
 801d1e6:	4689      	mov	r9, r1
 801d1e8:	4630      	mov	r0, r6
 801d1ea:	4639      	mov	r1, r7
 801d1ec:	f7e3 f824 	bl	8000238 <__aeabi_dsub>
 801d1f0:	a379      	add	r3, pc, #484	@ (adr r3, 801d3d8 <__ieee754_rem_pio2+0x300>)
 801d1f2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d1f6:	e7de      	b.n	801d1b6 <__ieee754_rem_pio2+0xde>
 801d1f8:	4b82      	ldr	r3, [pc, #520]	@ (801d404 <__ieee754_rem_pio2+0x32c>)
 801d1fa:	4598      	cmp	r8, r3
 801d1fc:	f200 80d1 	bhi.w	801d3a2 <__ieee754_rem_pio2+0x2ca>
 801d200:	f000 f99a 	bl	801d538 <fabs>
 801d204:	ec57 6b10 	vmov	r6, r7, d0
 801d208:	a375      	add	r3, pc, #468	@ (adr r3, 801d3e0 <__ieee754_rem_pio2+0x308>)
 801d20a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d20e:	4630      	mov	r0, r6
 801d210:	4639      	mov	r1, r7
 801d212:	f7e3 f9c9 	bl	80005a8 <__aeabi_dmul>
 801d216:	4b7c      	ldr	r3, [pc, #496]	@ (801d408 <__ieee754_rem_pio2+0x330>)
 801d218:	2200      	movs	r2, #0
 801d21a:	f7e3 f80f 	bl	800023c <__adddf3>
 801d21e:	f7e3 fc73 	bl	8000b08 <__aeabi_d2iz>
 801d222:	4605      	mov	r5, r0
 801d224:	f7e3 f956 	bl	80004d4 <__aeabi_i2d>
 801d228:	4602      	mov	r2, r0
 801d22a:	460b      	mov	r3, r1
 801d22c:	e9cd 2302 	strd	r2, r3, [sp, #8]
 801d230:	a363      	add	r3, pc, #396	@ (adr r3, 801d3c0 <__ieee754_rem_pio2+0x2e8>)
 801d232:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d236:	f7e3 f9b7 	bl	80005a8 <__aeabi_dmul>
 801d23a:	4602      	mov	r2, r0
 801d23c:	460b      	mov	r3, r1
 801d23e:	4630      	mov	r0, r6
 801d240:	4639      	mov	r1, r7
 801d242:	f7e2 fff9 	bl	8000238 <__aeabi_dsub>
 801d246:	a360      	add	r3, pc, #384	@ (adr r3, 801d3c8 <__ieee754_rem_pio2+0x2f0>)
 801d248:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d24c:	4682      	mov	sl, r0
 801d24e:	468b      	mov	fp, r1
 801d250:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d254:	f7e3 f9a8 	bl	80005a8 <__aeabi_dmul>
 801d258:	2d1f      	cmp	r5, #31
 801d25a:	4606      	mov	r6, r0
 801d25c:	460f      	mov	r7, r1
 801d25e:	dc0c      	bgt.n	801d27a <__ieee754_rem_pio2+0x1a2>
 801d260:	4b6a      	ldr	r3, [pc, #424]	@ (801d40c <__ieee754_rem_pio2+0x334>)
 801d262:	1e6a      	subs	r2, r5, #1
 801d264:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d268:	4543      	cmp	r3, r8
 801d26a:	d006      	beq.n	801d27a <__ieee754_rem_pio2+0x1a2>
 801d26c:	4632      	mov	r2, r6
 801d26e:	463b      	mov	r3, r7
 801d270:	4650      	mov	r0, sl
 801d272:	4659      	mov	r1, fp
 801d274:	f7e2 ffe0 	bl	8000238 <__aeabi_dsub>
 801d278:	e00e      	b.n	801d298 <__ieee754_rem_pio2+0x1c0>
 801d27a:	463b      	mov	r3, r7
 801d27c:	4632      	mov	r2, r6
 801d27e:	4650      	mov	r0, sl
 801d280:	4659      	mov	r1, fp
 801d282:	f7e2 ffd9 	bl	8000238 <__aeabi_dsub>
 801d286:	ea4f 5328 	mov.w	r3, r8, asr #20
 801d28a:	9305      	str	r3, [sp, #20]
 801d28c:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d290:	ebc3 5318 	rsb	r3, r3, r8, lsr #20
 801d294:	2b10      	cmp	r3, #16
 801d296:	dc02      	bgt.n	801d29e <__ieee754_rem_pio2+0x1c6>
 801d298:	e9c4 0100 	strd	r0, r1, [r4]
 801d29c:	e039      	b.n	801d312 <__ieee754_rem_pio2+0x23a>
 801d29e:	a34c      	add	r3, pc, #304	@ (adr r3, 801d3d0 <__ieee754_rem_pio2+0x2f8>)
 801d2a0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2a4:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d2a8:	f7e3 f97e 	bl	80005a8 <__aeabi_dmul>
 801d2ac:	4606      	mov	r6, r0
 801d2ae:	460f      	mov	r7, r1
 801d2b0:	4602      	mov	r2, r0
 801d2b2:	460b      	mov	r3, r1
 801d2b4:	4650      	mov	r0, sl
 801d2b6:	4659      	mov	r1, fp
 801d2b8:	f7e2 ffbe 	bl	8000238 <__aeabi_dsub>
 801d2bc:	4602      	mov	r2, r0
 801d2be:	460b      	mov	r3, r1
 801d2c0:	4680      	mov	r8, r0
 801d2c2:	4689      	mov	r9, r1
 801d2c4:	4650      	mov	r0, sl
 801d2c6:	4659      	mov	r1, fp
 801d2c8:	f7e2 ffb6 	bl	8000238 <__aeabi_dsub>
 801d2cc:	4632      	mov	r2, r6
 801d2ce:	463b      	mov	r3, r7
 801d2d0:	f7e2 ffb2 	bl	8000238 <__aeabi_dsub>
 801d2d4:	a340      	add	r3, pc, #256	@ (adr r3, 801d3d8 <__ieee754_rem_pio2+0x300>)
 801d2d6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d2da:	4606      	mov	r6, r0
 801d2dc:	460f      	mov	r7, r1
 801d2de:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d2e2:	f7e3 f961 	bl	80005a8 <__aeabi_dmul>
 801d2e6:	4632      	mov	r2, r6
 801d2e8:	463b      	mov	r3, r7
 801d2ea:	f7e2 ffa5 	bl	8000238 <__aeabi_dsub>
 801d2ee:	4602      	mov	r2, r0
 801d2f0:	460b      	mov	r3, r1
 801d2f2:	4606      	mov	r6, r0
 801d2f4:	460f      	mov	r7, r1
 801d2f6:	4640      	mov	r0, r8
 801d2f8:	4649      	mov	r1, r9
 801d2fa:	f7e2 ff9d 	bl	8000238 <__aeabi_dsub>
 801d2fe:	9a05      	ldr	r2, [sp, #20]
 801d300:	f3c1 530a 	ubfx	r3, r1, #20, #11
 801d304:	1ad3      	subs	r3, r2, r3
 801d306:	2b31      	cmp	r3, #49	@ 0x31
 801d308:	dc20      	bgt.n	801d34c <__ieee754_rem_pio2+0x274>
 801d30a:	e9c4 0100 	strd	r0, r1, [r4]
 801d30e:	46c2      	mov	sl, r8
 801d310:	46cb      	mov	fp, r9
 801d312:	e9d4 8900 	ldrd	r8, r9, [r4]
 801d316:	4650      	mov	r0, sl
 801d318:	4642      	mov	r2, r8
 801d31a:	464b      	mov	r3, r9
 801d31c:	4659      	mov	r1, fp
 801d31e:	f7e2 ff8b 	bl	8000238 <__aeabi_dsub>
 801d322:	463b      	mov	r3, r7
 801d324:	4632      	mov	r2, r6
 801d326:	f7e2 ff87 	bl	8000238 <__aeabi_dsub>
 801d32a:	9b04      	ldr	r3, [sp, #16]
 801d32c:	2b00      	cmp	r3, #0
 801d32e:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d332:	f6bf af0e 	bge.w	801d152 <__ieee754_rem_pio2+0x7a>
 801d336:	f109 4300 	add.w	r3, r9, #2147483648	@ 0x80000000
 801d33a:	6063      	str	r3, [r4, #4]
 801d33c:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d340:	f8c4 8000 	str.w	r8, [r4]
 801d344:	60a0      	str	r0, [r4, #8]
 801d346:	60e3      	str	r3, [r4, #12]
 801d348:	426d      	negs	r5, r5
 801d34a:	e702      	b.n	801d152 <__ieee754_rem_pio2+0x7a>
 801d34c:	a326      	add	r3, pc, #152	@ (adr r3, 801d3e8 <__ieee754_rem_pio2+0x310>)
 801d34e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d352:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d356:	f7e3 f927 	bl	80005a8 <__aeabi_dmul>
 801d35a:	4606      	mov	r6, r0
 801d35c:	460f      	mov	r7, r1
 801d35e:	4602      	mov	r2, r0
 801d360:	460b      	mov	r3, r1
 801d362:	4640      	mov	r0, r8
 801d364:	4649      	mov	r1, r9
 801d366:	f7e2 ff67 	bl	8000238 <__aeabi_dsub>
 801d36a:	4602      	mov	r2, r0
 801d36c:	460b      	mov	r3, r1
 801d36e:	4682      	mov	sl, r0
 801d370:	468b      	mov	fp, r1
 801d372:	4640      	mov	r0, r8
 801d374:	4649      	mov	r1, r9
 801d376:	f7e2 ff5f 	bl	8000238 <__aeabi_dsub>
 801d37a:	4632      	mov	r2, r6
 801d37c:	463b      	mov	r3, r7
 801d37e:	f7e2 ff5b 	bl	8000238 <__aeabi_dsub>
 801d382:	a31b      	add	r3, pc, #108	@ (adr r3, 801d3f0 <__ieee754_rem_pio2+0x318>)
 801d384:	e9d3 2300 	ldrd	r2, r3, [r3]
 801d388:	4606      	mov	r6, r0
 801d38a:	460f      	mov	r7, r1
 801d38c:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d390:	f7e3 f90a 	bl	80005a8 <__aeabi_dmul>
 801d394:	4632      	mov	r2, r6
 801d396:	463b      	mov	r3, r7
 801d398:	f7e2 ff4e 	bl	8000238 <__aeabi_dsub>
 801d39c:	4606      	mov	r6, r0
 801d39e:	460f      	mov	r7, r1
 801d3a0:	e764      	b.n	801d26c <__ieee754_rem_pio2+0x194>
 801d3a2:	4b1b      	ldr	r3, [pc, #108]	@ (801d410 <__ieee754_rem_pio2+0x338>)
 801d3a4:	4598      	cmp	r8, r3
 801d3a6:	d935      	bls.n	801d414 <__ieee754_rem_pio2+0x33c>
 801d3a8:	4632      	mov	r2, r6
 801d3aa:	463b      	mov	r3, r7
 801d3ac:	4630      	mov	r0, r6
 801d3ae:	4639      	mov	r1, r7
 801d3b0:	f7e2 ff42 	bl	8000238 <__aeabi_dsub>
 801d3b4:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801d3b8:	e9c4 0100 	strd	r0, r1, [r4]
 801d3bc:	e69e      	b.n	801d0fc <__ieee754_rem_pio2+0x24>
 801d3be:	bf00      	nop
 801d3c0:	54400000 	.word	0x54400000
 801d3c4:	3ff921fb 	.word	0x3ff921fb
 801d3c8:	1a626331 	.word	0x1a626331
 801d3cc:	3dd0b461 	.word	0x3dd0b461
 801d3d0:	1a600000 	.word	0x1a600000
 801d3d4:	3dd0b461 	.word	0x3dd0b461
 801d3d8:	2e037073 	.word	0x2e037073
 801d3dc:	3ba3198a 	.word	0x3ba3198a
 801d3e0:	6dc9c883 	.word	0x6dc9c883
 801d3e4:	3fe45f30 	.word	0x3fe45f30
 801d3e8:	2e000000 	.word	0x2e000000
 801d3ec:	3ba3198a 	.word	0x3ba3198a
 801d3f0:	252049c1 	.word	0x252049c1
 801d3f4:	397b839a 	.word	0x397b839a
 801d3f8:	3fe921fb 	.word	0x3fe921fb
 801d3fc:	4002d97b 	.word	0x4002d97b
 801d400:	3ff921fb 	.word	0x3ff921fb
 801d404:	413921fb 	.word	0x413921fb
 801d408:	3fe00000 	.word	0x3fe00000
 801d40c:	08020c44 	.word	0x08020c44
 801d410:	7fefffff 	.word	0x7fefffff
 801d414:	ea4f 5528 	mov.w	r5, r8, asr #20
 801d418:	f2a5 4516 	subw	r5, r5, #1046	@ 0x416
 801d41c:	eba8 5105 	sub.w	r1, r8, r5, lsl #20
 801d420:	4630      	mov	r0, r6
 801d422:	460f      	mov	r7, r1
 801d424:	f7e3 fb70 	bl	8000b08 <__aeabi_d2iz>
 801d428:	f7e3 f854 	bl	80004d4 <__aeabi_i2d>
 801d42c:	4602      	mov	r2, r0
 801d42e:	460b      	mov	r3, r1
 801d430:	4630      	mov	r0, r6
 801d432:	4639      	mov	r1, r7
 801d434:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801d438:	f7e2 fefe 	bl	8000238 <__aeabi_dsub>
 801d43c:	4b22      	ldr	r3, [pc, #136]	@ (801d4c8 <__ieee754_rem_pio2+0x3f0>)
 801d43e:	2200      	movs	r2, #0
 801d440:	f7e3 f8b2 	bl	80005a8 <__aeabi_dmul>
 801d444:	460f      	mov	r7, r1
 801d446:	4606      	mov	r6, r0
 801d448:	f7e3 fb5e 	bl	8000b08 <__aeabi_d2iz>
 801d44c:	f7e3 f842 	bl	80004d4 <__aeabi_i2d>
 801d450:	4602      	mov	r2, r0
 801d452:	460b      	mov	r3, r1
 801d454:	4630      	mov	r0, r6
 801d456:	4639      	mov	r1, r7
 801d458:	e9cd 2308 	strd	r2, r3, [sp, #32]
 801d45c:	f7e2 feec 	bl	8000238 <__aeabi_dsub>
 801d460:	4b19      	ldr	r3, [pc, #100]	@ (801d4c8 <__ieee754_rem_pio2+0x3f0>)
 801d462:	2200      	movs	r2, #0
 801d464:	f7e3 f8a0 	bl	80005a8 <__aeabi_dmul>
 801d468:	e9cd 010a 	strd	r0, r1, [sp, #40]	@ 0x28
 801d46c:	f10d 0930 	add.w	r9, sp, #48	@ 0x30
 801d470:	f04f 0803 	mov.w	r8, #3
 801d474:	2600      	movs	r6, #0
 801d476:	2700      	movs	r7, #0
 801d478:	e979 0102 	ldrd	r0, r1, [r9, #-8]!
 801d47c:	4632      	mov	r2, r6
 801d47e:	463b      	mov	r3, r7
 801d480:	46c2      	mov	sl, r8
 801d482:	f108 38ff 	add.w	r8, r8, #4294967295
 801d486:	f7e3 faf7 	bl	8000a78 <__aeabi_dcmpeq>
 801d48a:	2800      	cmp	r0, #0
 801d48c:	d1f4      	bne.n	801d478 <__ieee754_rem_pio2+0x3a0>
 801d48e:	4b0f      	ldr	r3, [pc, #60]	@ (801d4cc <__ieee754_rem_pio2+0x3f4>)
 801d490:	9301      	str	r3, [sp, #4]
 801d492:	2302      	movs	r3, #2
 801d494:	9300      	str	r3, [sp, #0]
 801d496:	462a      	mov	r2, r5
 801d498:	4653      	mov	r3, sl
 801d49a:	4621      	mov	r1, r4
 801d49c:	a806      	add	r0, sp, #24
 801d49e:	f000 f853 	bl	801d548 <__kernel_rem_pio2>
 801d4a2:	9b04      	ldr	r3, [sp, #16]
 801d4a4:	2b00      	cmp	r3, #0
 801d4a6:	4605      	mov	r5, r0
 801d4a8:	f6bf ae53 	bge.w	801d152 <__ieee754_rem_pio2+0x7a>
 801d4ac:	e9d4 2100 	ldrd	r2, r1, [r4]
 801d4b0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d4b4:	e9c4 2300 	strd	r2, r3, [r4]
 801d4b8:	e9d4 2102 	ldrd	r2, r1, [r4, #8]
 801d4bc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801d4c0:	e9c4 2302 	strd	r2, r3, [r4, #8]
 801d4c4:	e740      	b.n	801d348 <__ieee754_rem_pio2+0x270>
 801d4c6:	bf00      	nop
 801d4c8:	41700000 	.word	0x41700000
 801d4cc:	08020cc4 	.word	0x08020cc4

0801d4d0 <acos>:
 801d4d0:	b538      	push	{r3, r4, r5, lr}
 801d4d2:	ed2d 8b02 	vpush	{d8}
 801d4d6:	ec55 4b10 	vmov	r4, r5, d0
 801d4da:	f000 fb85 	bl	801dbe8 <__ieee754_acos>
 801d4de:	4622      	mov	r2, r4
 801d4e0:	462b      	mov	r3, r5
 801d4e2:	4620      	mov	r0, r4
 801d4e4:	4629      	mov	r1, r5
 801d4e6:	eeb0 8a40 	vmov.f32	s16, s0
 801d4ea:	eef0 8a60 	vmov.f32	s17, s1
 801d4ee:	f7e3 faf5 	bl	8000adc <__aeabi_dcmpun>
 801d4f2:	b9a8      	cbnz	r0, 801d520 <acos+0x50>
 801d4f4:	ec45 4b10 	vmov	d0, r4, r5
 801d4f8:	f000 f81e 	bl	801d538 <fabs>
 801d4fc:	4b0c      	ldr	r3, [pc, #48]	@ (801d530 <acos+0x60>)
 801d4fe:	ec51 0b10 	vmov	r0, r1, d0
 801d502:	2200      	movs	r2, #0
 801d504:	f7e3 fae0 	bl	8000ac8 <__aeabi_dcmpgt>
 801d508:	b150      	cbz	r0, 801d520 <acos+0x50>
 801d50a:	f7fb fd67 	bl	8018fdc <__errno>
 801d50e:	ecbd 8b02 	vpop	{d8}
 801d512:	2321      	movs	r3, #33	@ 0x21
 801d514:	6003      	str	r3, [r0, #0]
 801d516:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 801d51a:	4806      	ldr	r0, [pc, #24]	@ (801d534 <acos+0x64>)
 801d51c:	f7fe ba68 	b.w	801b9f0 <nan>
 801d520:	eeb0 0a48 	vmov.f32	s0, s16
 801d524:	eef0 0a68 	vmov.f32	s1, s17
 801d528:	ecbd 8b02 	vpop	{d8}
 801d52c:	bd38      	pop	{r3, r4, r5, pc}
 801d52e:	bf00      	nop
 801d530:	3ff00000 	.word	0x3ff00000
 801d534:	08020991 	.word	0x08020991

0801d538 <fabs>:
 801d538:	ec51 0b10 	vmov	r0, r1, d0
 801d53c:	4602      	mov	r2, r0
 801d53e:	f021 4300 	bic.w	r3, r1, #2147483648	@ 0x80000000
 801d542:	ec43 2b10 	vmov	d0, r2, r3
 801d546:	4770      	bx	lr

0801d548 <__kernel_rem_pio2>:
 801d548:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801d54c:	ed2d 8b02 	vpush	{d8}
 801d550:	f5ad 7d19 	sub.w	sp, sp, #612	@ 0x264
 801d554:	f112 0f14 	cmn.w	r2, #20
 801d558:	9306      	str	r3, [sp, #24]
 801d55a:	9104      	str	r1, [sp, #16]
 801d55c:	4bc2      	ldr	r3, [pc, #776]	@ (801d868 <__kernel_rem_pio2+0x320>)
 801d55e:	99a4      	ldr	r1, [sp, #656]	@ 0x290
 801d560:	9008      	str	r0, [sp, #32]
 801d562:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d566:	9300      	str	r3, [sp, #0]
 801d568:	9b06      	ldr	r3, [sp, #24]
 801d56a:	f103 33ff 	add.w	r3, r3, #4294967295
 801d56e:	bfa8      	it	ge
 801d570:	1ed4      	subge	r4, r2, #3
 801d572:	9305      	str	r3, [sp, #20]
 801d574:	bfb2      	itee	lt
 801d576:	2400      	movlt	r4, #0
 801d578:	2318      	movge	r3, #24
 801d57a:	fb94 f4f3 	sdivge	r4, r4, r3
 801d57e:	f06f 0317 	mvn.w	r3, #23
 801d582:	fb04 3303 	mla	r3, r4, r3, r3
 801d586:	eb03 0b02 	add.w	fp, r3, r2
 801d58a:	9b00      	ldr	r3, [sp, #0]
 801d58c:	9a05      	ldr	r2, [sp, #20]
 801d58e:	ed9f 8bb2 	vldr	d8, [pc, #712]	@ 801d858 <__kernel_rem_pio2+0x310>
 801d592:	eb03 0802 	add.w	r8, r3, r2
 801d596:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d598:	1aa7      	subs	r7, r4, r2
 801d59a:	ae20      	add	r6, sp, #128	@ 0x80
 801d59c:	eb03 0987 	add.w	r9, r3, r7, lsl #2
 801d5a0:	2500      	movs	r5, #0
 801d5a2:	4545      	cmp	r5, r8
 801d5a4:	dd12      	ble.n	801d5cc <__kernel_rem_pio2+0x84>
 801d5a6:	9b06      	ldr	r3, [sp, #24]
 801d5a8:	aa20      	add	r2, sp, #128	@ 0x80
 801d5aa:	eb02 05c3 	add.w	r5, r2, r3, lsl #3
 801d5ae:	f50d 7ae0 	add.w	sl, sp, #448	@ 0x1c0
 801d5b2:	2700      	movs	r7, #0
 801d5b4:	9b00      	ldr	r3, [sp, #0]
 801d5b6:	429f      	cmp	r7, r3
 801d5b8:	dc2e      	bgt.n	801d618 <__kernel_rem_pio2+0xd0>
 801d5ba:	ed9f 7ba7 	vldr	d7, [pc, #668]	@ 801d858 <__kernel_rem_pio2+0x310>
 801d5be:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d5c2:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d5c6:	46a8      	mov	r8, r5
 801d5c8:	2600      	movs	r6, #0
 801d5ca:	e01b      	b.n	801d604 <__kernel_rem_pio2+0xbc>
 801d5cc:	42ef      	cmn	r7, r5
 801d5ce:	d407      	bmi.n	801d5e0 <__kernel_rem_pio2+0x98>
 801d5d0:	f859 0025 	ldr.w	r0, [r9, r5, lsl #2]
 801d5d4:	f7e2 ff7e 	bl	80004d4 <__aeabi_i2d>
 801d5d8:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d5dc:	3501      	adds	r5, #1
 801d5de:	e7e0      	b.n	801d5a2 <__kernel_rem_pio2+0x5a>
 801d5e0:	ec51 0b18 	vmov	r0, r1, d8
 801d5e4:	e7f8      	b.n	801d5d8 <__kernel_rem_pio2+0x90>
 801d5e6:	e978 2302 	ldrd	r2, r3, [r8, #-8]!
 801d5ea:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d5ee:	f7e2 ffdb 	bl	80005a8 <__aeabi_dmul>
 801d5f2:	4602      	mov	r2, r0
 801d5f4:	460b      	mov	r3, r1
 801d5f6:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d5fa:	f7e2 fe1f 	bl	800023c <__adddf3>
 801d5fe:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d602:	3601      	adds	r6, #1
 801d604:	9b05      	ldr	r3, [sp, #20]
 801d606:	429e      	cmp	r6, r3
 801d608:	dded      	ble.n	801d5e6 <__kernel_rem_pio2+0x9e>
 801d60a:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d60e:	3701      	adds	r7, #1
 801d610:	ecaa 7b02 	vstmia	sl!, {d7}
 801d614:	3508      	adds	r5, #8
 801d616:	e7cd      	b.n	801d5b4 <__kernel_rem_pio2+0x6c>
 801d618:	9b00      	ldr	r3, [sp, #0]
 801d61a:	f8dd 8000 	ldr.w	r8, [sp]
 801d61e:	aa0c      	add	r2, sp, #48	@ 0x30
 801d620:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 801d624:	930a      	str	r3, [sp, #40]	@ 0x28
 801d626:	9ba5      	ldr	r3, [sp, #660]	@ 0x294
 801d628:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 801d62c:	9309      	str	r3, [sp, #36]	@ 0x24
 801d62e:	ea4f 03c8 	mov.w	r3, r8, lsl #3
 801d632:	930b      	str	r3, [sp, #44]	@ 0x2c
 801d634:	ab98      	add	r3, sp, #608	@ 0x260
 801d636:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 801d63a:	ed13 7b28 	vldr	d7, [r3, #-160]	@ 0xffffff60
 801d63e:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d642:	ac0c      	add	r4, sp, #48	@ 0x30
 801d644:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d646:	eb03 05c8 	add.w	r5, r3, r8, lsl #3
 801d64a:	46a1      	mov	r9, r4
 801d64c:	46c2      	mov	sl, r8
 801d64e:	f1ba 0f00 	cmp.w	sl, #0
 801d652:	dc77      	bgt.n	801d744 <__kernel_rem_pio2+0x1fc>
 801d654:	4658      	mov	r0, fp
 801d656:	ed9d 0b02 	vldr	d0, [sp, #8]
 801d65a:	f000 fd21 	bl	801e0a0 <scalbn>
 801d65e:	ec57 6b10 	vmov	r6, r7, d0
 801d662:	2200      	movs	r2, #0
 801d664:	f04f 537f 	mov.w	r3, #1069547520	@ 0x3fc00000
 801d668:	4630      	mov	r0, r6
 801d66a:	4639      	mov	r1, r7
 801d66c:	f7e2 ff9c 	bl	80005a8 <__aeabi_dmul>
 801d670:	ec41 0b10 	vmov	d0, r0, r1
 801d674:	f7ff f978 	bl	801c968 <floor>
 801d678:	4b7c      	ldr	r3, [pc, #496]	@ (801d86c <__kernel_rem_pio2+0x324>)
 801d67a:	ec51 0b10 	vmov	r0, r1, d0
 801d67e:	2200      	movs	r2, #0
 801d680:	f7e2 ff92 	bl	80005a8 <__aeabi_dmul>
 801d684:	4602      	mov	r2, r0
 801d686:	460b      	mov	r3, r1
 801d688:	4630      	mov	r0, r6
 801d68a:	4639      	mov	r1, r7
 801d68c:	f7e2 fdd4 	bl	8000238 <__aeabi_dsub>
 801d690:	460f      	mov	r7, r1
 801d692:	4606      	mov	r6, r0
 801d694:	f7e3 fa38 	bl	8000b08 <__aeabi_d2iz>
 801d698:	9002      	str	r0, [sp, #8]
 801d69a:	f7e2 ff1b 	bl	80004d4 <__aeabi_i2d>
 801d69e:	4602      	mov	r2, r0
 801d6a0:	460b      	mov	r3, r1
 801d6a2:	4630      	mov	r0, r6
 801d6a4:	4639      	mov	r1, r7
 801d6a6:	f7e2 fdc7 	bl	8000238 <__aeabi_dsub>
 801d6aa:	f1bb 0f00 	cmp.w	fp, #0
 801d6ae:	4606      	mov	r6, r0
 801d6b0:	460f      	mov	r7, r1
 801d6b2:	dd6c      	ble.n	801d78e <__kernel_rem_pio2+0x246>
 801d6b4:	f108 31ff 	add.w	r1, r8, #4294967295
 801d6b8:	ab0c      	add	r3, sp, #48	@ 0x30
 801d6ba:	9d02      	ldr	r5, [sp, #8]
 801d6bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 801d6c0:	f1cb 0018 	rsb	r0, fp, #24
 801d6c4:	fa43 f200 	asr.w	r2, r3, r0
 801d6c8:	4415      	add	r5, r2
 801d6ca:	4082      	lsls	r2, r0
 801d6cc:	1a9b      	subs	r3, r3, r2
 801d6ce:	aa0c      	add	r2, sp, #48	@ 0x30
 801d6d0:	9502      	str	r5, [sp, #8]
 801d6d2:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
 801d6d6:	f1cb 0217 	rsb	r2, fp, #23
 801d6da:	fa43 f902 	asr.w	r9, r3, r2
 801d6de:	f1b9 0f00 	cmp.w	r9, #0
 801d6e2:	dd64      	ble.n	801d7ae <__kernel_rem_pio2+0x266>
 801d6e4:	9b02      	ldr	r3, [sp, #8]
 801d6e6:	2200      	movs	r2, #0
 801d6e8:	3301      	adds	r3, #1
 801d6ea:	9302      	str	r3, [sp, #8]
 801d6ec:	4615      	mov	r5, r2
 801d6ee:	f06f 417f 	mvn.w	r1, #4278190080	@ 0xff000000
 801d6f2:	4590      	cmp	r8, r2
 801d6f4:	f300 80a1 	bgt.w	801d83a <__kernel_rem_pio2+0x2f2>
 801d6f8:	f1bb 0f00 	cmp.w	fp, #0
 801d6fc:	dd07      	ble.n	801d70e <__kernel_rem_pio2+0x1c6>
 801d6fe:	f1bb 0f01 	cmp.w	fp, #1
 801d702:	f000 80c1 	beq.w	801d888 <__kernel_rem_pio2+0x340>
 801d706:	f1bb 0f02 	cmp.w	fp, #2
 801d70a:	f000 80c8 	beq.w	801d89e <__kernel_rem_pio2+0x356>
 801d70e:	f1b9 0f02 	cmp.w	r9, #2
 801d712:	d14c      	bne.n	801d7ae <__kernel_rem_pio2+0x266>
 801d714:	4632      	mov	r2, r6
 801d716:	463b      	mov	r3, r7
 801d718:	4955      	ldr	r1, [pc, #340]	@ (801d870 <__kernel_rem_pio2+0x328>)
 801d71a:	2000      	movs	r0, #0
 801d71c:	f7e2 fd8c 	bl	8000238 <__aeabi_dsub>
 801d720:	4606      	mov	r6, r0
 801d722:	460f      	mov	r7, r1
 801d724:	2d00      	cmp	r5, #0
 801d726:	d042      	beq.n	801d7ae <__kernel_rem_pio2+0x266>
 801d728:	4658      	mov	r0, fp
 801d72a:	ed9f 0b4d 	vldr	d0, [pc, #308]	@ 801d860 <__kernel_rem_pio2+0x318>
 801d72e:	f000 fcb7 	bl	801e0a0 <scalbn>
 801d732:	4630      	mov	r0, r6
 801d734:	4639      	mov	r1, r7
 801d736:	ec53 2b10 	vmov	r2, r3, d0
 801d73a:	f7e2 fd7d 	bl	8000238 <__aeabi_dsub>
 801d73e:	4606      	mov	r6, r0
 801d740:	460f      	mov	r7, r1
 801d742:	e034      	b.n	801d7ae <__kernel_rem_pio2+0x266>
 801d744:	4b4b      	ldr	r3, [pc, #300]	@ (801d874 <__kernel_rem_pio2+0x32c>)
 801d746:	2200      	movs	r2, #0
 801d748:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d74c:	f7e2 ff2c 	bl	80005a8 <__aeabi_dmul>
 801d750:	f7e3 f9da 	bl	8000b08 <__aeabi_d2iz>
 801d754:	f7e2 febe 	bl	80004d4 <__aeabi_i2d>
 801d758:	4b47      	ldr	r3, [pc, #284]	@ (801d878 <__kernel_rem_pio2+0x330>)
 801d75a:	2200      	movs	r2, #0
 801d75c:	4606      	mov	r6, r0
 801d75e:	460f      	mov	r7, r1
 801d760:	f7e2 ff22 	bl	80005a8 <__aeabi_dmul>
 801d764:	4602      	mov	r2, r0
 801d766:	460b      	mov	r3, r1
 801d768:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d76c:	f7e2 fd64 	bl	8000238 <__aeabi_dsub>
 801d770:	f7e3 f9ca 	bl	8000b08 <__aeabi_d2iz>
 801d774:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801d778:	f849 0b04 	str.w	r0, [r9], #4
 801d77c:	4639      	mov	r1, r7
 801d77e:	4630      	mov	r0, r6
 801d780:	f7e2 fd5c 	bl	800023c <__adddf3>
 801d784:	f10a 3aff 	add.w	sl, sl, #4294967295
 801d788:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d78c:	e75f      	b.n	801d64e <__kernel_rem_pio2+0x106>
 801d78e:	d107      	bne.n	801d7a0 <__kernel_rem_pio2+0x258>
 801d790:	f108 33ff 	add.w	r3, r8, #4294967295
 801d794:	aa0c      	add	r2, sp, #48	@ 0x30
 801d796:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 801d79a:	ea4f 59e3 	mov.w	r9, r3, asr #23
 801d79e:	e79e      	b.n	801d6de <__kernel_rem_pio2+0x196>
 801d7a0:	4b36      	ldr	r3, [pc, #216]	@ (801d87c <__kernel_rem_pio2+0x334>)
 801d7a2:	2200      	movs	r2, #0
 801d7a4:	f7e3 f986 	bl	8000ab4 <__aeabi_dcmpge>
 801d7a8:	2800      	cmp	r0, #0
 801d7aa:	d143      	bne.n	801d834 <__kernel_rem_pio2+0x2ec>
 801d7ac:	4681      	mov	r9, r0
 801d7ae:	2200      	movs	r2, #0
 801d7b0:	2300      	movs	r3, #0
 801d7b2:	4630      	mov	r0, r6
 801d7b4:	4639      	mov	r1, r7
 801d7b6:	f7e3 f95f 	bl	8000a78 <__aeabi_dcmpeq>
 801d7ba:	2800      	cmp	r0, #0
 801d7bc:	f000 80c1 	beq.w	801d942 <__kernel_rem_pio2+0x3fa>
 801d7c0:	f108 33ff 	add.w	r3, r8, #4294967295
 801d7c4:	2200      	movs	r2, #0
 801d7c6:	9900      	ldr	r1, [sp, #0]
 801d7c8:	428b      	cmp	r3, r1
 801d7ca:	da70      	bge.n	801d8ae <__kernel_rem_pio2+0x366>
 801d7cc:	2a00      	cmp	r2, #0
 801d7ce:	f000 808b 	beq.w	801d8e8 <__kernel_rem_pio2+0x3a0>
 801d7d2:	f108 38ff 	add.w	r8, r8, #4294967295
 801d7d6:	ab0c      	add	r3, sp, #48	@ 0x30
 801d7d8:	f1ab 0b18 	sub.w	fp, fp, #24
 801d7dc:	f853 3028 	ldr.w	r3, [r3, r8, lsl #2]
 801d7e0:	2b00      	cmp	r3, #0
 801d7e2:	d0f6      	beq.n	801d7d2 <__kernel_rem_pio2+0x28a>
 801d7e4:	4658      	mov	r0, fp
 801d7e6:	ed9f 0b1e 	vldr	d0, [pc, #120]	@ 801d860 <__kernel_rem_pio2+0x318>
 801d7ea:	f000 fc59 	bl	801e0a0 <scalbn>
 801d7ee:	f108 0301 	add.w	r3, r8, #1
 801d7f2:	00da      	lsls	r2, r3, #3
 801d7f4:	9205      	str	r2, [sp, #20]
 801d7f6:	ec55 4b10 	vmov	r4, r5, d0
 801d7fa:	aa70      	add	r2, sp, #448	@ 0x1c0
 801d7fc:	f8df b074 	ldr.w	fp, [pc, #116]	@ 801d874 <__kernel_rem_pio2+0x32c>
 801d800:	eb02 07c3 	add.w	r7, r2, r3, lsl #3
 801d804:	4646      	mov	r6, r8
 801d806:	f04f 0a00 	mov.w	sl, #0
 801d80a:	2e00      	cmp	r6, #0
 801d80c:	f280 80d1 	bge.w	801d9b2 <__kernel_rem_pio2+0x46a>
 801d810:	4644      	mov	r4, r8
 801d812:	2c00      	cmp	r4, #0
 801d814:	f2c0 80ff 	blt.w	801da16 <__kernel_rem_pio2+0x4ce>
 801d818:	4b19      	ldr	r3, [pc, #100]	@ (801d880 <__kernel_rem_pio2+0x338>)
 801d81a:	461f      	mov	r7, r3
 801d81c:	ab70      	add	r3, sp, #448	@ 0x1c0
 801d81e:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 801d822:	9306      	str	r3, [sp, #24]
 801d824:	f04f 0a00 	mov.w	sl, #0
 801d828:	f04f 0b00 	mov.w	fp, #0
 801d82c:	2600      	movs	r6, #0
 801d82e:	eba8 0504 	sub.w	r5, r8, r4
 801d832:	e0e4      	b.n	801d9fe <__kernel_rem_pio2+0x4b6>
 801d834:	f04f 0902 	mov.w	r9, #2
 801d838:	e754      	b.n	801d6e4 <__kernel_rem_pio2+0x19c>
 801d83a:	f854 3b04 	ldr.w	r3, [r4], #4
 801d83e:	bb0d      	cbnz	r5, 801d884 <__kernel_rem_pio2+0x33c>
 801d840:	b123      	cbz	r3, 801d84c <__kernel_rem_pio2+0x304>
 801d842:	f1c3 7380 	rsb	r3, r3, #16777216	@ 0x1000000
 801d846:	f844 3c04 	str.w	r3, [r4, #-4]
 801d84a:	2301      	movs	r3, #1
 801d84c:	3201      	adds	r2, #1
 801d84e:	461d      	mov	r5, r3
 801d850:	e74f      	b.n	801d6f2 <__kernel_rem_pio2+0x1aa>
 801d852:	bf00      	nop
 801d854:	f3af 8000 	nop.w
	...
 801d864:	3ff00000 	.word	0x3ff00000
 801d868:	08020e10 	.word	0x08020e10
 801d86c:	40200000 	.word	0x40200000
 801d870:	3ff00000 	.word	0x3ff00000
 801d874:	3e700000 	.word	0x3e700000
 801d878:	41700000 	.word	0x41700000
 801d87c:	3fe00000 	.word	0x3fe00000
 801d880:	08020dd0 	.word	0x08020dd0
 801d884:	1acb      	subs	r3, r1, r3
 801d886:	e7de      	b.n	801d846 <__kernel_rem_pio2+0x2fe>
 801d888:	f108 32ff 	add.w	r2, r8, #4294967295
 801d88c:	ab0c      	add	r3, sp, #48	@ 0x30
 801d88e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d892:	f3c3 0316 	ubfx	r3, r3, #0, #23
 801d896:	a90c      	add	r1, sp, #48	@ 0x30
 801d898:	f841 3022 	str.w	r3, [r1, r2, lsl #2]
 801d89c:	e737      	b.n	801d70e <__kernel_rem_pio2+0x1c6>
 801d89e:	f108 32ff 	add.w	r2, r8, #4294967295
 801d8a2:	ab0c      	add	r3, sp, #48	@ 0x30
 801d8a4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 801d8a8:	f3c3 0315 	ubfx	r3, r3, #0, #22
 801d8ac:	e7f3      	b.n	801d896 <__kernel_rem_pio2+0x34e>
 801d8ae:	a90c      	add	r1, sp, #48	@ 0x30
 801d8b0:	f851 1023 	ldr.w	r1, [r1, r3, lsl #2]
 801d8b4:	3b01      	subs	r3, #1
 801d8b6:	430a      	orrs	r2, r1
 801d8b8:	e785      	b.n	801d7c6 <__kernel_rem_pio2+0x27e>
 801d8ba:	3401      	adds	r4, #1
 801d8bc:	f853 2d04 	ldr.w	r2, [r3, #-4]!
 801d8c0:	2a00      	cmp	r2, #0
 801d8c2:	d0fa      	beq.n	801d8ba <__kernel_rem_pio2+0x372>
 801d8c4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801d8c6:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801d8ca:	eb0d 0503 	add.w	r5, sp, r3
 801d8ce:	9b06      	ldr	r3, [sp, #24]
 801d8d0:	aa20      	add	r2, sp, #128	@ 0x80
 801d8d2:	4443      	add	r3, r8
 801d8d4:	f108 0701 	add.w	r7, r8, #1
 801d8d8:	3d98      	subs	r5, #152	@ 0x98
 801d8da:	eb02 06c3 	add.w	r6, r2, r3, lsl #3
 801d8de:	4444      	add	r4, r8
 801d8e0:	42bc      	cmp	r4, r7
 801d8e2:	da04      	bge.n	801d8ee <__kernel_rem_pio2+0x3a6>
 801d8e4:	46a0      	mov	r8, r4
 801d8e6:	e6a2      	b.n	801d62e <__kernel_rem_pio2+0xe6>
 801d8e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801d8ea:	2401      	movs	r4, #1
 801d8ec:	e7e6      	b.n	801d8bc <__kernel_rem_pio2+0x374>
 801d8ee:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801d8f0:	f853 0027 	ldr.w	r0, [r3, r7, lsl #2]
 801d8f4:	f7e2 fdee 	bl	80004d4 <__aeabi_i2d>
 801d8f8:	ed9f 7baf 	vldr	d7, [pc, #700]	@ 801dbb8 <__kernel_rem_pio2+0x670>
 801d8fc:	e8e6 0102 	strd	r0, r1, [r6], #8
 801d900:	ed8d 7b02 	vstr	d7, [sp, #8]
 801d904:	f8dd 9020 	ldr.w	r9, [sp, #32]
 801d908:	46b2      	mov	sl, r6
 801d90a:	f04f 0800 	mov.w	r8, #0
 801d90e:	9b05      	ldr	r3, [sp, #20]
 801d910:	4598      	cmp	r8, r3
 801d912:	dd05      	ble.n	801d920 <__kernel_rem_pio2+0x3d8>
 801d914:	ed9d 7b02 	vldr	d7, [sp, #8]
 801d918:	3701      	adds	r7, #1
 801d91a:	eca5 7b02 	vstmia	r5!, {d7}
 801d91e:	e7df      	b.n	801d8e0 <__kernel_rem_pio2+0x398>
 801d920:	e97a 2302 	ldrd	r2, r3, [sl, #-8]!
 801d924:	e8f9 0102 	ldrd	r0, r1, [r9], #8
 801d928:	f7e2 fe3e 	bl	80005a8 <__aeabi_dmul>
 801d92c:	4602      	mov	r2, r0
 801d92e:	460b      	mov	r3, r1
 801d930:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 801d934:	f7e2 fc82 	bl	800023c <__adddf3>
 801d938:	f108 0801 	add.w	r8, r8, #1
 801d93c:	e9cd 0102 	strd	r0, r1, [sp, #8]
 801d940:	e7e5      	b.n	801d90e <__kernel_rem_pio2+0x3c6>
 801d942:	f1cb 0000 	rsb	r0, fp, #0
 801d946:	ec47 6b10 	vmov	d0, r6, r7
 801d94a:	f000 fba9 	bl	801e0a0 <scalbn>
 801d94e:	ec55 4b10 	vmov	r4, r5, d0
 801d952:	4b9b      	ldr	r3, [pc, #620]	@ (801dbc0 <__kernel_rem_pio2+0x678>)
 801d954:	2200      	movs	r2, #0
 801d956:	4620      	mov	r0, r4
 801d958:	4629      	mov	r1, r5
 801d95a:	f7e3 f8ab 	bl	8000ab4 <__aeabi_dcmpge>
 801d95e:	b300      	cbz	r0, 801d9a2 <__kernel_rem_pio2+0x45a>
 801d960:	4b98      	ldr	r3, [pc, #608]	@ (801dbc4 <__kernel_rem_pio2+0x67c>)
 801d962:	2200      	movs	r2, #0
 801d964:	4620      	mov	r0, r4
 801d966:	4629      	mov	r1, r5
 801d968:	f7e2 fe1e 	bl	80005a8 <__aeabi_dmul>
 801d96c:	f7e3 f8cc 	bl	8000b08 <__aeabi_d2iz>
 801d970:	4606      	mov	r6, r0
 801d972:	f7e2 fdaf 	bl	80004d4 <__aeabi_i2d>
 801d976:	4b92      	ldr	r3, [pc, #584]	@ (801dbc0 <__kernel_rem_pio2+0x678>)
 801d978:	2200      	movs	r2, #0
 801d97a:	f7e2 fe15 	bl	80005a8 <__aeabi_dmul>
 801d97e:	460b      	mov	r3, r1
 801d980:	4602      	mov	r2, r0
 801d982:	4629      	mov	r1, r5
 801d984:	4620      	mov	r0, r4
 801d986:	f7e2 fc57 	bl	8000238 <__aeabi_dsub>
 801d98a:	f7e3 f8bd 	bl	8000b08 <__aeabi_d2iz>
 801d98e:	ab0c      	add	r3, sp, #48	@ 0x30
 801d990:	f10b 0b18 	add.w	fp, fp, #24
 801d994:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d998:	f108 0801 	add.w	r8, r8, #1
 801d99c:	f843 6028 	str.w	r6, [r3, r8, lsl #2]
 801d9a0:	e720      	b.n	801d7e4 <__kernel_rem_pio2+0x29c>
 801d9a2:	4620      	mov	r0, r4
 801d9a4:	4629      	mov	r1, r5
 801d9a6:	f7e3 f8af 	bl	8000b08 <__aeabi_d2iz>
 801d9aa:	ab0c      	add	r3, sp, #48	@ 0x30
 801d9ac:	f843 0028 	str.w	r0, [r3, r8, lsl #2]
 801d9b0:	e718      	b.n	801d7e4 <__kernel_rem_pio2+0x29c>
 801d9b2:	ab0c      	add	r3, sp, #48	@ 0x30
 801d9b4:	f853 0026 	ldr.w	r0, [r3, r6, lsl #2]
 801d9b8:	f7e2 fd8c 	bl	80004d4 <__aeabi_i2d>
 801d9bc:	4622      	mov	r2, r4
 801d9be:	462b      	mov	r3, r5
 801d9c0:	f7e2 fdf2 	bl	80005a8 <__aeabi_dmul>
 801d9c4:	4652      	mov	r2, sl
 801d9c6:	e967 0102 	strd	r0, r1, [r7, #-8]!
 801d9ca:	465b      	mov	r3, fp
 801d9cc:	4620      	mov	r0, r4
 801d9ce:	4629      	mov	r1, r5
 801d9d0:	f7e2 fdea 	bl	80005a8 <__aeabi_dmul>
 801d9d4:	3e01      	subs	r6, #1
 801d9d6:	4604      	mov	r4, r0
 801d9d8:	460d      	mov	r5, r1
 801d9da:	e716      	b.n	801d80a <__kernel_rem_pio2+0x2c2>
 801d9dc:	9906      	ldr	r1, [sp, #24]
 801d9de:	e8f1 2302 	ldrd	r2, r3, [r1], #8
 801d9e2:	9106      	str	r1, [sp, #24]
 801d9e4:	e8f7 0102 	ldrd	r0, r1, [r7], #8
 801d9e8:	f7e2 fdde 	bl	80005a8 <__aeabi_dmul>
 801d9ec:	4602      	mov	r2, r0
 801d9ee:	460b      	mov	r3, r1
 801d9f0:	4650      	mov	r0, sl
 801d9f2:	4659      	mov	r1, fp
 801d9f4:	f7e2 fc22 	bl	800023c <__adddf3>
 801d9f8:	3601      	adds	r6, #1
 801d9fa:	4682      	mov	sl, r0
 801d9fc:	468b      	mov	fp, r1
 801d9fe:	9b00      	ldr	r3, [sp, #0]
 801da00:	429e      	cmp	r6, r3
 801da02:	dc01      	bgt.n	801da08 <__kernel_rem_pio2+0x4c0>
 801da04:	42ae      	cmp	r6, r5
 801da06:	dde9      	ble.n	801d9dc <__kernel_rem_pio2+0x494>
 801da08:	ab48      	add	r3, sp, #288	@ 0x120
 801da0a:	eb03 05c5 	add.w	r5, r3, r5, lsl #3
 801da0e:	e9c5 ab00 	strd	sl, fp, [r5]
 801da12:	3c01      	subs	r4, #1
 801da14:	e6fd      	b.n	801d812 <__kernel_rem_pio2+0x2ca>
 801da16:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801da18:	2b02      	cmp	r3, #2
 801da1a:	dc0b      	bgt.n	801da34 <__kernel_rem_pio2+0x4ec>
 801da1c:	2b00      	cmp	r3, #0
 801da1e:	dc35      	bgt.n	801da8c <__kernel_rem_pio2+0x544>
 801da20:	d059      	beq.n	801dad6 <__kernel_rem_pio2+0x58e>
 801da22:	9b02      	ldr	r3, [sp, #8]
 801da24:	f003 0007 	and.w	r0, r3, #7
 801da28:	f50d 7d19 	add.w	sp, sp, #612	@ 0x264
 801da2c:	ecbd 8b02 	vpop	{d8}
 801da30:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801da34:	9ba4      	ldr	r3, [sp, #656]	@ 0x290
 801da36:	2b03      	cmp	r3, #3
 801da38:	d1f3      	bne.n	801da22 <__kernel_rem_pio2+0x4da>
 801da3a:	9b05      	ldr	r3, [sp, #20]
 801da3c:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 801da40:	eb0d 0403 	add.w	r4, sp, r3
 801da44:	f5a4 74a4 	sub.w	r4, r4, #328	@ 0x148
 801da48:	4625      	mov	r5, r4
 801da4a:	46c2      	mov	sl, r8
 801da4c:	f1ba 0f00 	cmp.w	sl, #0
 801da50:	dc69      	bgt.n	801db26 <__kernel_rem_pio2+0x5de>
 801da52:	4645      	mov	r5, r8
 801da54:	2d01      	cmp	r5, #1
 801da56:	f300 8087 	bgt.w	801db68 <__kernel_rem_pio2+0x620>
 801da5a:	9c05      	ldr	r4, [sp, #20]
 801da5c:	ab48      	add	r3, sp, #288	@ 0x120
 801da5e:	441c      	add	r4, r3
 801da60:	2000      	movs	r0, #0
 801da62:	2100      	movs	r1, #0
 801da64:	f1b8 0f01 	cmp.w	r8, #1
 801da68:	f300 809c 	bgt.w	801dba4 <__kernel_rem_pio2+0x65c>
 801da6c:	e9dd 5648 	ldrd	r5, r6, [sp, #288]	@ 0x120
 801da70:	e9dd 784a 	ldrd	r7, r8, [sp, #296]	@ 0x128
 801da74:	f1b9 0f00 	cmp.w	r9, #0
 801da78:	f040 80a6 	bne.w	801dbc8 <__kernel_rem_pio2+0x680>
 801da7c:	9b04      	ldr	r3, [sp, #16]
 801da7e:	e9c3 5600 	strd	r5, r6, [r3]
 801da82:	e9c3 7802 	strd	r7, r8, [r3, #8]
 801da86:	e9c3 0104 	strd	r0, r1, [r3, #16]
 801da8a:	e7ca      	b.n	801da22 <__kernel_rem_pio2+0x4da>
 801da8c:	9d05      	ldr	r5, [sp, #20]
 801da8e:	ab48      	add	r3, sp, #288	@ 0x120
 801da90:	441d      	add	r5, r3
 801da92:	4644      	mov	r4, r8
 801da94:	2000      	movs	r0, #0
 801da96:	2100      	movs	r1, #0
 801da98:	2c00      	cmp	r4, #0
 801da9a:	da35      	bge.n	801db08 <__kernel_rem_pio2+0x5c0>
 801da9c:	f1b9 0f00 	cmp.w	r9, #0
 801daa0:	d038      	beq.n	801db14 <__kernel_rem_pio2+0x5cc>
 801daa2:	4602      	mov	r2, r0
 801daa4:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801daa8:	9c04      	ldr	r4, [sp, #16]
 801daaa:	e9c4 2300 	strd	r2, r3, [r4]
 801daae:	4602      	mov	r2, r0
 801dab0:	460b      	mov	r3, r1
 801dab2:	e9dd 0148 	ldrd	r0, r1, [sp, #288]	@ 0x120
 801dab6:	f7e2 fbbf 	bl	8000238 <__aeabi_dsub>
 801daba:	ad4a      	add	r5, sp, #296	@ 0x128
 801dabc:	2401      	movs	r4, #1
 801dabe:	45a0      	cmp	r8, r4
 801dac0:	da2b      	bge.n	801db1a <__kernel_rem_pio2+0x5d2>
 801dac2:	f1b9 0f00 	cmp.w	r9, #0
 801dac6:	d002      	beq.n	801dace <__kernel_rem_pio2+0x586>
 801dac8:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dacc:	4619      	mov	r1, r3
 801dace:	9b04      	ldr	r3, [sp, #16]
 801dad0:	e9c3 0102 	strd	r0, r1, [r3, #8]
 801dad4:	e7a5      	b.n	801da22 <__kernel_rem_pio2+0x4da>
 801dad6:	9c05      	ldr	r4, [sp, #20]
 801dad8:	ab48      	add	r3, sp, #288	@ 0x120
 801dada:	441c      	add	r4, r3
 801dadc:	2000      	movs	r0, #0
 801dade:	2100      	movs	r1, #0
 801dae0:	f1b8 0f00 	cmp.w	r8, #0
 801dae4:	da09      	bge.n	801dafa <__kernel_rem_pio2+0x5b2>
 801dae6:	f1b9 0f00 	cmp.w	r9, #0
 801daea:	d002      	beq.n	801daf2 <__kernel_rem_pio2+0x5aa>
 801daec:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801daf0:	4619      	mov	r1, r3
 801daf2:	9b04      	ldr	r3, [sp, #16]
 801daf4:	e9c3 0100 	strd	r0, r1, [r3]
 801daf8:	e793      	b.n	801da22 <__kernel_rem_pio2+0x4da>
 801dafa:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801dafe:	f7e2 fb9d 	bl	800023c <__adddf3>
 801db02:	f108 38ff 	add.w	r8, r8, #4294967295
 801db06:	e7eb      	b.n	801dae0 <__kernel_rem_pio2+0x598>
 801db08:	e975 2302 	ldrd	r2, r3, [r5, #-8]!
 801db0c:	f7e2 fb96 	bl	800023c <__adddf3>
 801db10:	3c01      	subs	r4, #1
 801db12:	e7c1      	b.n	801da98 <__kernel_rem_pio2+0x550>
 801db14:	4602      	mov	r2, r0
 801db16:	460b      	mov	r3, r1
 801db18:	e7c6      	b.n	801daa8 <__kernel_rem_pio2+0x560>
 801db1a:	e8f5 2302 	ldrd	r2, r3, [r5], #8
 801db1e:	f7e2 fb8d 	bl	800023c <__adddf3>
 801db22:	3401      	adds	r4, #1
 801db24:	e7cb      	b.n	801dabe <__kernel_rem_pio2+0x576>
 801db26:	ed35 7b02 	vldmdb	r5!, {d7}
 801db2a:	ed8d 7b00 	vstr	d7, [sp]
 801db2e:	ed95 7b02 	vldr	d7, [r5, #8]
 801db32:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db36:	ec53 2b17 	vmov	r2, r3, d7
 801db3a:	ed8d 7b06 	vstr	d7, [sp, #24]
 801db3e:	f7e2 fb7d 	bl	800023c <__adddf3>
 801db42:	4602      	mov	r2, r0
 801db44:	460b      	mov	r3, r1
 801db46:	4606      	mov	r6, r0
 801db48:	460f      	mov	r7, r1
 801db4a:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db4e:	f7e2 fb73 	bl	8000238 <__aeabi_dsub>
 801db52:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801db56:	f7e2 fb71 	bl	800023c <__adddf3>
 801db5a:	f10a 3aff 	add.w	sl, sl, #4294967295
 801db5e:	e9c5 0102 	strd	r0, r1, [r5, #8]
 801db62:	e9c5 6700 	strd	r6, r7, [r5]
 801db66:	e771      	b.n	801da4c <__kernel_rem_pio2+0x504>
 801db68:	ed34 7b02 	vldmdb	r4!, {d7}
 801db6c:	e9d4 ab02 	ldrd	sl, fp, [r4, #8]
 801db70:	ec51 0b17 	vmov	r0, r1, d7
 801db74:	4652      	mov	r2, sl
 801db76:	465b      	mov	r3, fp
 801db78:	ed8d 7b00 	vstr	d7, [sp]
 801db7c:	f7e2 fb5e 	bl	800023c <__adddf3>
 801db80:	4602      	mov	r2, r0
 801db82:	460b      	mov	r3, r1
 801db84:	4606      	mov	r6, r0
 801db86:	460f      	mov	r7, r1
 801db88:	e9dd 0100 	ldrd	r0, r1, [sp]
 801db8c:	f7e2 fb54 	bl	8000238 <__aeabi_dsub>
 801db90:	4652      	mov	r2, sl
 801db92:	465b      	mov	r3, fp
 801db94:	f7e2 fb52 	bl	800023c <__adddf3>
 801db98:	3d01      	subs	r5, #1
 801db9a:	e9c4 0102 	strd	r0, r1, [r4, #8]
 801db9e:	e9c4 6700 	strd	r6, r7, [r4]
 801dba2:	e757      	b.n	801da54 <__kernel_rem_pio2+0x50c>
 801dba4:	e974 2302 	ldrd	r2, r3, [r4, #-8]!
 801dba8:	f7e2 fb48 	bl	800023c <__adddf3>
 801dbac:	f108 38ff 	add.w	r8, r8, #4294967295
 801dbb0:	e758      	b.n	801da64 <__kernel_rem_pio2+0x51c>
 801dbb2:	bf00      	nop
 801dbb4:	f3af 8000 	nop.w
	...
 801dbc0:	41700000 	.word	0x41700000
 801dbc4:	3e700000 	.word	0x3e700000
 801dbc8:	9b04      	ldr	r3, [sp, #16]
 801dbca:	9a04      	ldr	r2, [sp, #16]
 801dbcc:	601d      	str	r5, [r3, #0]
 801dbce:	f106 4400 	add.w	r4, r6, #2147483648	@ 0x80000000
 801dbd2:	605c      	str	r4, [r3, #4]
 801dbd4:	609f      	str	r7, [r3, #8]
 801dbd6:	f108 4300 	add.w	r3, r8, #2147483648	@ 0x80000000
 801dbda:	60d3      	str	r3, [r2, #12]
 801dbdc:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801dbe0:	6110      	str	r0, [r2, #16]
 801dbe2:	6153      	str	r3, [r2, #20]
 801dbe4:	e71d      	b.n	801da22 <__kernel_rem_pio2+0x4da>
 801dbe6:	bf00      	nop

0801dbe8 <__ieee754_acos>:
 801dbe8:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801dbec:	ec55 4b10 	vmov	r4, r5, d0
 801dbf0:	49b7      	ldr	r1, [pc, #732]	@ (801ded0 <__ieee754_acos+0x2e8>)
 801dbf2:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801dbf6:	428b      	cmp	r3, r1
 801dbf8:	d919      	bls.n	801dc2e <__ieee754_acos+0x46>
 801dbfa:	f103 4340 	add.w	r3, r3, #3221225472	@ 0xc0000000
 801dbfe:	f503 1380 	add.w	r3, r3, #1048576	@ 0x100000
 801dc02:	4323      	orrs	r3, r4
 801dc04:	d106      	bne.n	801dc14 <__ieee754_acos+0x2c>
 801dc06:	2d00      	cmp	r5, #0
 801dc08:	f340 8210 	ble.w	801e02c <__ieee754_acos+0x444>
 801dc0c:	ed9f 0b94 	vldr	d0, [pc, #592]	@ 801de60 <__ieee754_acos+0x278>
 801dc10:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801dc14:	4622      	mov	r2, r4
 801dc16:	462b      	mov	r3, r5
 801dc18:	4620      	mov	r0, r4
 801dc1a:	4629      	mov	r1, r5
 801dc1c:	f7e2 fb0c 	bl	8000238 <__aeabi_dsub>
 801dc20:	4602      	mov	r2, r0
 801dc22:	460b      	mov	r3, r1
 801dc24:	f7e2 fdea 	bl	80007fc <__aeabi_ddiv>
 801dc28:	ec41 0b10 	vmov	d0, r0, r1
 801dc2c:	e7f0      	b.n	801dc10 <__ieee754_acos+0x28>
 801dc2e:	49a9      	ldr	r1, [pc, #676]	@ (801ded4 <__ieee754_acos+0x2ec>)
 801dc30:	428b      	cmp	r3, r1
 801dc32:	f200 8085 	bhi.w	801dd40 <__ieee754_acos+0x158>
 801dc36:	4aa8      	ldr	r2, [pc, #672]	@ (801ded8 <__ieee754_acos+0x2f0>)
 801dc38:	4293      	cmp	r3, r2
 801dc3a:	f240 81fa 	bls.w	801e032 <__ieee754_acos+0x44a>
 801dc3e:	4622      	mov	r2, r4
 801dc40:	462b      	mov	r3, r5
 801dc42:	4620      	mov	r0, r4
 801dc44:	4629      	mov	r1, r5
 801dc46:	f7e2 fcaf 	bl	80005a8 <__aeabi_dmul>
 801dc4a:	a387      	add	r3, pc, #540	@ (adr r3, 801de68 <__ieee754_acos+0x280>)
 801dc4c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc50:	4606      	mov	r6, r0
 801dc52:	460f      	mov	r7, r1
 801dc54:	f7e2 fca8 	bl	80005a8 <__aeabi_dmul>
 801dc58:	a385      	add	r3, pc, #532	@ (adr r3, 801de70 <__ieee754_acos+0x288>)
 801dc5a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc5e:	f7e2 faed 	bl	800023c <__adddf3>
 801dc62:	4632      	mov	r2, r6
 801dc64:	463b      	mov	r3, r7
 801dc66:	f7e2 fc9f 	bl	80005a8 <__aeabi_dmul>
 801dc6a:	a383      	add	r3, pc, #524	@ (adr r3, 801de78 <__ieee754_acos+0x290>)
 801dc6c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc70:	f7e2 fae2 	bl	8000238 <__aeabi_dsub>
 801dc74:	4632      	mov	r2, r6
 801dc76:	463b      	mov	r3, r7
 801dc78:	f7e2 fc96 	bl	80005a8 <__aeabi_dmul>
 801dc7c:	a380      	add	r3, pc, #512	@ (adr r3, 801de80 <__ieee754_acos+0x298>)
 801dc7e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc82:	f7e2 fadb 	bl	800023c <__adddf3>
 801dc86:	4632      	mov	r2, r6
 801dc88:	463b      	mov	r3, r7
 801dc8a:	f7e2 fc8d 	bl	80005a8 <__aeabi_dmul>
 801dc8e:	a37e      	add	r3, pc, #504	@ (adr r3, 801de88 <__ieee754_acos+0x2a0>)
 801dc90:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dc94:	f7e2 fad0 	bl	8000238 <__aeabi_dsub>
 801dc98:	4632      	mov	r2, r6
 801dc9a:	463b      	mov	r3, r7
 801dc9c:	f7e2 fc84 	bl	80005a8 <__aeabi_dmul>
 801dca0:	a37b      	add	r3, pc, #492	@ (adr r3, 801de90 <__ieee754_acos+0x2a8>)
 801dca2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dca6:	f7e2 fac9 	bl	800023c <__adddf3>
 801dcaa:	4632      	mov	r2, r6
 801dcac:	463b      	mov	r3, r7
 801dcae:	f7e2 fc7b 	bl	80005a8 <__aeabi_dmul>
 801dcb2:	a379      	add	r3, pc, #484	@ (adr r3, 801de98 <__ieee754_acos+0x2b0>)
 801dcb4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcb8:	4680      	mov	r8, r0
 801dcba:	4689      	mov	r9, r1
 801dcbc:	4630      	mov	r0, r6
 801dcbe:	4639      	mov	r1, r7
 801dcc0:	f7e2 fc72 	bl	80005a8 <__aeabi_dmul>
 801dcc4:	a376      	add	r3, pc, #472	@ (adr r3, 801dea0 <__ieee754_acos+0x2b8>)
 801dcc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcca:	f7e2 fab5 	bl	8000238 <__aeabi_dsub>
 801dcce:	4632      	mov	r2, r6
 801dcd0:	463b      	mov	r3, r7
 801dcd2:	f7e2 fc69 	bl	80005a8 <__aeabi_dmul>
 801dcd6:	a374      	add	r3, pc, #464	@ (adr r3, 801dea8 <__ieee754_acos+0x2c0>)
 801dcd8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcdc:	f7e2 faae 	bl	800023c <__adddf3>
 801dce0:	4632      	mov	r2, r6
 801dce2:	463b      	mov	r3, r7
 801dce4:	f7e2 fc60 	bl	80005a8 <__aeabi_dmul>
 801dce8:	a371      	add	r3, pc, #452	@ (adr r3, 801deb0 <__ieee754_acos+0x2c8>)
 801dcea:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dcee:	f7e2 faa3 	bl	8000238 <__aeabi_dsub>
 801dcf2:	4632      	mov	r2, r6
 801dcf4:	463b      	mov	r3, r7
 801dcf6:	f7e2 fc57 	bl	80005a8 <__aeabi_dmul>
 801dcfa:	4b78      	ldr	r3, [pc, #480]	@ (801dedc <__ieee754_acos+0x2f4>)
 801dcfc:	2200      	movs	r2, #0
 801dcfe:	f7e2 fa9d 	bl	800023c <__adddf3>
 801dd02:	4602      	mov	r2, r0
 801dd04:	460b      	mov	r3, r1
 801dd06:	4640      	mov	r0, r8
 801dd08:	4649      	mov	r1, r9
 801dd0a:	f7e2 fd77 	bl	80007fc <__aeabi_ddiv>
 801dd0e:	4622      	mov	r2, r4
 801dd10:	462b      	mov	r3, r5
 801dd12:	f7e2 fc49 	bl	80005a8 <__aeabi_dmul>
 801dd16:	4602      	mov	r2, r0
 801dd18:	460b      	mov	r3, r1
 801dd1a:	a167      	add	r1, pc, #412	@ (adr r1, 801deb8 <__ieee754_acos+0x2d0>)
 801dd1c:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dd20:	f7e2 fa8a 	bl	8000238 <__aeabi_dsub>
 801dd24:	4602      	mov	r2, r0
 801dd26:	460b      	mov	r3, r1
 801dd28:	4620      	mov	r0, r4
 801dd2a:	4629      	mov	r1, r5
 801dd2c:	f7e2 fa84 	bl	8000238 <__aeabi_dsub>
 801dd30:	4602      	mov	r2, r0
 801dd32:	460b      	mov	r3, r1
 801dd34:	a162      	add	r1, pc, #392	@ (adr r1, 801dec0 <__ieee754_acos+0x2d8>)
 801dd36:	e9d1 0100 	ldrd	r0, r1, [r1]
 801dd3a:	f7e2 fa7d 	bl	8000238 <__aeabi_dsub>
 801dd3e:	e773      	b.n	801dc28 <__ieee754_acos+0x40>
 801dd40:	2d00      	cmp	r5, #0
 801dd42:	f280 80cf 	bge.w	801dee4 <__ieee754_acos+0x2fc>
 801dd46:	4b65      	ldr	r3, [pc, #404]	@ (801dedc <__ieee754_acos+0x2f4>)
 801dd48:	2200      	movs	r2, #0
 801dd4a:	4620      	mov	r0, r4
 801dd4c:	4629      	mov	r1, r5
 801dd4e:	f7e2 fa75 	bl	800023c <__adddf3>
 801dd52:	4b63      	ldr	r3, [pc, #396]	@ (801dee0 <__ieee754_acos+0x2f8>)
 801dd54:	2200      	movs	r2, #0
 801dd56:	f7e2 fc27 	bl	80005a8 <__aeabi_dmul>
 801dd5a:	a343      	add	r3, pc, #268	@ (adr r3, 801de68 <__ieee754_acos+0x280>)
 801dd5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd60:	4604      	mov	r4, r0
 801dd62:	460d      	mov	r5, r1
 801dd64:	f7e2 fc20 	bl	80005a8 <__aeabi_dmul>
 801dd68:	a341      	add	r3, pc, #260	@ (adr r3, 801de70 <__ieee754_acos+0x288>)
 801dd6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd6e:	f7e2 fa65 	bl	800023c <__adddf3>
 801dd72:	4622      	mov	r2, r4
 801dd74:	462b      	mov	r3, r5
 801dd76:	f7e2 fc17 	bl	80005a8 <__aeabi_dmul>
 801dd7a:	a33f      	add	r3, pc, #252	@ (adr r3, 801de78 <__ieee754_acos+0x290>)
 801dd7c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd80:	f7e2 fa5a 	bl	8000238 <__aeabi_dsub>
 801dd84:	4622      	mov	r2, r4
 801dd86:	462b      	mov	r3, r5
 801dd88:	f7e2 fc0e 	bl	80005a8 <__aeabi_dmul>
 801dd8c:	a33c      	add	r3, pc, #240	@ (adr r3, 801de80 <__ieee754_acos+0x298>)
 801dd8e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dd92:	f7e2 fa53 	bl	800023c <__adddf3>
 801dd96:	4622      	mov	r2, r4
 801dd98:	462b      	mov	r3, r5
 801dd9a:	f7e2 fc05 	bl	80005a8 <__aeabi_dmul>
 801dd9e:	a33a      	add	r3, pc, #232	@ (adr r3, 801de88 <__ieee754_acos+0x2a0>)
 801dda0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dda4:	f7e2 fa48 	bl	8000238 <__aeabi_dsub>
 801dda8:	4622      	mov	r2, r4
 801ddaa:	462b      	mov	r3, r5
 801ddac:	f7e2 fbfc 	bl	80005a8 <__aeabi_dmul>
 801ddb0:	a337      	add	r3, pc, #220	@ (adr r3, 801de90 <__ieee754_acos+0x2a8>)
 801ddb2:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddb6:	f7e2 fa41 	bl	800023c <__adddf3>
 801ddba:	4622      	mov	r2, r4
 801ddbc:	462b      	mov	r3, r5
 801ddbe:	f7e2 fbf3 	bl	80005a8 <__aeabi_dmul>
 801ddc2:	a335      	add	r3, pc, #212	@ (adr r3, 801de98 <__ieee754_acos+0x2b0>)
 801ddc4:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddc8:	4606      	mov	r6, r0
 801ddca:	460f      	mov	r7, r1
 801ddcc:	4620      	mov	r0, r4
 801ddce:	4629      	mov	r1, r5
 801ddd0:	f7e2 fbea 	bl	80005a8 <__aeabi_dmul>
 801ddd4:	a332      	add	r3, pc, #200	@ (adr r3, 801dea0 <__ieee754_acos+0x2b8>)
 801ddd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddda:	f7e2 fa2d 	bl	8000238 <__aeabi_dsub>
 801ddde:	4622      	mov	r2, r4
 801dde0:	462b      	mov	r3, r5
 801dde2:	f7e2 fbe1 	bl	80005a8 <__aeabi_dmul>
 801dde6:	a330      	add	r3, pc, #192	@ (adr r3, 801dea8 <__ieee754_acos+0x2c0>)
 801dde8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddec:	f7e2 fa26 	bl	800023c <__adddf3>
 801ddf0:	4622      	mov	r2, r4
 801ddf2:	462b      	mov	r3, r5
 801ddf4:	f7e2 fbd8 	bl	80005a8 <__aeabi_dmul>
 801ddf8:	a32d      	add	r3, pc, #180	@ (adr r3, 801deb0 <__ieee754_acos+0x2c8>)
 801ddfa:	e9d3 2300 	ldrd	r2, r3, [r3]
 801ddfe:	f7e2 fa1b 	bl	8000238 <__aeabi_dsub>
 801de02:	4622      	mov	r2, r4
 801de04:	462b      	mov	r3, r5
 801de06:	f7e2 fbcf 	bl	80005a8 <__aeabi_dmul>
 801de0a:	4b34      	ldr	r3, [pc, #208]	@ (801dedc <__ieee754_acos+0x2f4>)
 801de0c:	2200      	movs	r2, #0
 801de0e:	f7e2 fa15 	bl	800023c <__adddf3>
 801de12:	ec45 4b10 	vmov	d0, r4, r5
 801de16:	4680      	mov	r8, r0
 801de18:	4689      	mov	r9, r1
 801de1a:	f000 f9bb 	bl	801e194 <__ieee754_sqrt>
 801de1e:	ec55 4b10 	vmov	r4, r5, d0
 801de22:	4642      	mov	r2, r8
 801de24:	464b      	mov	r3, r9
 801de26:	4630      	mov	r0, r6
 801de28:	4639      	mov	r1, r7
 801de2a:	f7e2 fce7 	bl	80007fc <__aeabi_ddiv>
 801de2e:	4622      	mov	r2, r4
 801de30:	462b      	mov	r3, r5
 801de32:	f7e2 fbb9 	bl	80005a8 <__aeabi_dmul>
 801de36:	a320      	add	r3, pc, #128	@ (adr r3, 801deb8 <__ieee754_acos+0x2d0>)
 801de38:	e9d3 2300 	ldrd	r2, r3, [r3]
 801de3c:	f7e2 f9fc 	bl	8000238 <__aeabi_dsub>
 801de40:	4622      	mov	r2, r4
 801de42:	462b      	mov	r3, r5
 801de44:	f7e2 f9fa 	bl	800023c <__adddf3>
 801de48:	4602      	mov	r2, r0
 801de4a:	460b      	mov	r3, r1
 801de4c:	f7e2 f9f6 	bl	800023c <__adddf3>
 801de50:	4602      	mov	r2, r0
 801de52:	460b      	mov	r3, r1
 801de54:	a11c      	add	r1, pc, #112	@ (adr r1, 801dec8 <__ieee754_acos+0x2e0>)
 801de56:	e9d1 0100 	ldrd	r0, r1, [r1]
 801de5a:	e76e      	b.n	801dd3a <__ieee754_acos+0x152>
 801de5c:	f3af 8000 	nop.w
	...
 801de68:	0dfdf709 	.word	0x0dfdf709
 801de6c:	3f023de1 	.word	0x3f023de1
 801de70:	7501b288 	.word	0x7501b288
 801de74:	3f49efe0 	.word	0x3f49efe0
 801de78:	b5688f3b 	.word	0xb5688f3b
 801de7c:	3fa48228 	.word	0x3fa48228
 801de80:	0e884455 	.word	0x0e884455
 801de84:	3fc9c155 	.word	0x3fc9c155
 801de88:	03eb6f7d 	.word	0x03eb6f7d
 801de8c:	3fd4d612 	.word	0x3fd4d612
 801de90:	55555555 	.word	0x55555555
 801de94:	3fc55555 	.word	0x3fc55555
 801de98:	b12e9282 	.word	0xb12e9282
 801de9c:	3fb3b8c5 	.word	0x3fb3b8c5
 801dea0:	1b8d0159 	.word	0x1b8d0159
 801dea4:	3fe6066c 	.word	0x3fe6066c
 801dea8:	9c598ac8 	.word	0x9c598ac8
 801deac:	40002ae5 	.word	0x40002ae5
 801deb0:	1c8a2d4b 	.word	0x1c8a2d4b
 801deb4:	40033a27 	.word	0x40033a27
 801deb8:	33145c07 	.word	0x33145c07
 801debc:	3c91a626 	.word	0x3c91a626
 801dec0:	54442d18 	.word	0x54442d18
 801dec4:	3ff921fb 	.word	0x3ff921fb
 801dec8:	54442d18 	.word	0x54442d18
 801decc:	400921fb 	.word	0x400921fb
 801ded0:	3fefffff 	.word	0x3fefffff
 801ded4:	3fdfffff 	.word	0x3fdfffff
 801ded8:	3c600000 	.word	0x3c600000
 801dedc:	3ff00000 	.word	0x3ff00000
 801dee0:	3fe00000 	.word	0x3fe00000
 801dee4:	4622      	mov	r2, r4
 801dee6:	462b      	mov	r3, r5
 801dee8:	496b      	ldr	r1, [pc, #428]	@ (801e098 <__ieee754_acos+0x4b0>)
 801deea:	2000      	movs	r0, #0
 801deec:	f7e2 f9a4 	bl	8000238 <__aeabi_dsub>
 801def0:	4b6a      	ldr	r3, [pc, #424]	@ (801e09c <__ieee754_acos+0x4b4>)
 801def2:	2200      	movs	r2, #0
 801def4:	f7e2 fb58 	bl	80005a8 <__aeabi_dmul>
 801def8:	4604      	mov	r4, r0
 801defa:	460d      	mov	r5, r1
 801defc:	ec45 4b10 	vmov	d0, r4, r5
 801df00:	f000 f948 	bl	801e194 <__ieee754_sqrt>
 801df04:	a34c      	add	r3, pc, #304	@ (adr r3, 801e038 <__ieee754_acos+0x450>)
 801df06:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df0a:	4620      	mov	r0, r4
 801df0c:	4629      	mov	r1, r5
 801df0e:	ec59 8b10 	vmov	r8, r9, d0
 801df12:	f7e2 fb49 	bl	80005a8 <__aeabi_dmul>
 801df16:	a34a      	add	r3, pc, #296	@ (adr r3, 801e040 <__ieee754_acos+0x458>)
 801df18:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df1c:	f7e2 f98e 	bl	800023c <__adddf3>
 801df20:	4622      	mov	r2, r4
 801df22:	462b      	mov	r3, r5
 801df24:	f7e2 fb40 	bl	80005a8 <__aeabi_dmul>
 801df28:	a347      	add	r3, pc, #284	@ (adr r3, 801e048 <__ieee754_acos+0x460>)
 801df2a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df2e:	f7e2 f983 	bl	8000238 <__aeabi_dsub>
 801df32:	4622      	mov	r2, r4
 801df34:	462b      	mov	r3, r5
 801df36:	f7e2 fb37 	bl	80005a8 <__aeabi_dmul>
 801df3a:	a345      	add	r3, pc, #276	@ (adr r3, 801e050 <__ieee754_acos+0x468>)
 801df3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df40:	f7e2 f97c 	bl	800023c <__adddf3>
 801df44:	4622      	mov	r2, r4
 801df46:	462b      	mov	r3, r5
 801df48:	f7e2 fb2e 	bl	80005a8 <__aeabi_dmul>
 801df4c:	a342      	add	r3, pc, #264	@ (adr r3, 801e058 <__ieee754_acos+0x470>)
 801df4e:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df52:	f7e2 f971 	bl	8000238 <__aeabi_dsub>
 801df56:	4622      	mov	r2, r4
 801df58:	462b      	mov	r3, r5
 801df5a:	f7e2 fb25 	bl	80005a8 <__aeabi_dmul>
 801df5e:	a340      	add	r3, pc, #256	@ (adr r3, 801e060 <__ieee754_acos+0x478>)
 801df60:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df64:	f7e2 f96a 	bl	800023c <__adddf3>
 801df68:	4622      	mov	r2, r4
 801df6a:	462b      	mov	r3, r5
 801df6c:	f7e2 fb1c 	bl	80005a8 <__aeabi_dmul>
 801df70:	a33d      	add	r3, pc, #244	@ (adr r3, 801e068 <__ieee754_acos+0x480>)
 801df72:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df76:	4682      	mov	sl, r0
 801df78:	468b      	mov	fp, r1
 801df7a:	4620      	mov	r0, r4
 801df7c:	4629      	mov	r1, r5
 801df7e:	f7e2 fb13 	bl	80005a8 <__aeabi_dmul>
 801df82:	a33b      	add	r3, pc, #236	@ (adr r3, 801e070 <__ieee754_acos+0x488>)
 801df84:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df88:	f7e2 f956 	bl	8000238 <__aeabi_dsub>
 801df8c:	4622      	mov	r2, r4
 801df8e:	462b      	mov	r3, r5
 801df90:	f7e2 fb0a 	bl	80005a8 <__aeabi_dmul>
 801df94:	a338      	add	r3, pc, #224	@ (adr r3, 801e078 <__ieee754_acos+0x490>)
 801df96:	e9d3 2300 	ldrd	r2, r3, [r3]
 801df9a:	f7e2 f94f 	bl	800023c <__adddf3>
 801df9e:	4622      	mov	r2, r4
 801dfa0:	462b      	mov	r3, r5
 801dfa2:	f7e2 fb01 	bl	80005a8 <__aeabi_dmul>
 801dfa6:	a336      	add	r3, pc, #216	@ (adr r3, 801e080 <__ieee754_acos+0x498>)
 801dfa8:	e9d3 2300 	ldrd	r2, r3, [r3]
 801dfac:	f7e2 f944 	bl	8000238 <__aeabi_dsub>
 801dfb0:	4622      	mov	r2, r4
 801dfb2:	462b      	mov	r3, r5
 801dfb4:	f7e2 faf8 	bl	80005a8 <__aeabi_dmul>
 801dfb8:	4b37      	ldr	r3, [pc, #220]	@ (801e098 <__ieee754_acos+0x4b0>)
 801dfba:	2200      	movs	r2, #0
 801dfbc:	f7e2 f93e 	bl	800023c <__adddf3>
 801dfc0:	4602      	mov	r2, r0
 801dfc2:	460b      	mov	r3, r1
 801dfc4:	4650      	mov	r0, sl
 801dfc6:	4659      	mov	r1, fp
 801dfc8:	f7e2 fc18 	bl	80007fc <__aeabi_ddiv>
 801dfcc:	4642      	mov	r2, r8
 801dfce:	464b      	mov	r3, r9
 801dfd0:	f7e2 faea 	bl	80005a8 <__aeabi_dmul>
 801dfd4:	2600      	movs	r6, #0
 801dfd6:	4682      	mov	sl, r0
 801dfd8:	468b      	mov	fp, r1
 801dfda:	4632      	mov	r2, r6
 801dfdc:	464b      	mov	r3, r9
 801dfde:	4630      	mov	r0, r6
 801dfe0:	4649      	mov	r1, r9
 801dfe2:	f7e2 fae1 	bl	80005a8 <__aeabi_dmul>
 801dfe6:	4602      	mov	r2, r0
 801dfe8:	460b      	mov	r3, r1
 801dfea:	4620      	mov	r0, r4
 801dfec:	4629      	mov	r1, r5
 801dfee:	f7e2 f923 	bl	8000238 <__aeabi_dsub>
 801dff2:	4632      	mov	r2, r6
 801dff4:	4604      	mov	r4, r0
 801dff6:	460d      	mov	r5, r1
 801dff8:	464b      	mov	r3, r9
 801dffa:	4640      	mov	r0, r8
 801dffc:	4649      	mov	r1, r9
 801dffe:	f7e2 f91d 	bl	800023c <__adddf3>
 801e002:	4602      	mov	r2, r0
 801e004:	460b      	mov	r3, r1
 801e006:	4620      	mov	r0, r4
 801e008:	4629      	mov	r1, r5
 801e00a:	f7e2 fbf7 	bl	80007fc <__aeabi_ddiv>
 801e00e:	4602      	mov	r2, r0
 801e010:	460b      	mov	r3, r1
 801e012:	4650      	mov	r0, sl
 801e014:	4659      	mov	r1, fp
 801e016:	f7e2 f911 	bl	800023c <__adddf3>
 801e01a:	4632      	mov	r2, r6
 801e01c:	464b      	mov	r3, r9
 801e01e:	f7e2 f90d 	bl	800023c <__adddf3>
 801e022:	4602      	mov	r2, r0
 801e024:	460b      	mov	r3, r1
 801e026:	f7e2 f909 	bl	800023c <__adddf3>
 801e02a:	e5fd      	b.n	801dc28 <__ieee754_acos+0x40>
 801e02c:	ed9f 0b16 	vldr	d0, [pc, #88]	@ 801e088 <__ieee754_acos+0x4a0>
 801e030:	e5ee      	b.n	801dc10 <__ieee754_acos+0x28>
 801e032:	ed9f 0b17 	vldr	d0, [pc, #92]	@ 801e090 <__ieee754_acos+0x4a8>
 801e036:	e5eb      	b.n	801dc10 <__ieee754_acos+0x28>
 801e038:	0dfdf709 	.word	0x0dfdf709
 801e03c:	3f023de1 	.word	0x3f023de1
 801e040:	7501b288 	.word	0x7501b288
 801e044:	3f49efe0 	.word	0x3f49efe0
 801e048:	b5688f3b 	.word	0xb5688f3b
 801e04c:	3fa48228 	.word	0x3fa48228
 801e050:	0e884455 	.word	0x0e884455
 801e054:	3fc9c155 	.word	0x3fc9c155
 801e058:	03eb6f7d 	.word	0x03eb6f7d
 801e05c:	3fd4d612 	.word	0x3fd4d612
 801e060:	55555555 	.word	0x55555555
 801e064:	3fc55555 	.word	0x3fc55555
 801e068:	b12e9282 	.word	0xb12e9282
 801e06c:	3fb3b8c5 	.word	0x3fb3b8c5
 801e070:	1b8d0159 	.word	0x1b8d0159
 801e074:	3fe6066c 	.word	0x3fe6066c
 801e078:	9c598ac8 	.word	0x9c598ac8
 801e07c:	40002ae5 	.word	0x40002ae5
 801e080:	1c8a2d4b 	.word	0x1c8a2d4b
 801e084:	40033a27 	.word	0x40033a27
 801e088:	54442d18 	.word	0x54442d18
 801e08c:	400921fb 	.word	0x400921fb
 801e090:	54442d18 	.word	0x54442d18
 801e094:	3ff921fb 	.word	0x3ff921fb
 801e098:	3ff00000 	.word	0x3ff00000
 801e09c:	3fe00000 	.word	0x3fe00000

0801e0a0 <scalbn>:
 801e0a0:	b570      	push	{r4, r5, r6, lr}
 801e0a2:	ec55 4b10 	vmov	r4, r5, d0
 801e0a6:	f3c5 510a 	ubfx	r1, r5, #20, #11
 801e0aa:	4606      	mov	r6, r0
 801e0ac:	462b      	mov	r3, r5
 801e0ae:	b991      	cbnz	r1, 801e0d6 <scalbn+0x36>
 801e0b0:	f025 4300 	bic.w	r3, r5, #2147483648	@ 0x80000000
 801e0b4:	4323      	orrs	r3, r4
 801e0b6:	d03b      	beq.n	801e130 <scalbn+0x90>
 801e0b8:	4b33      	ldr	r3, [pc, #204]	@ (801e188 <scalbn+0xe8>)
 801e0ba:	4620      	mov	r0, r4
 801e0bc:	4629      	mov	r1, r5
 801e0be:	2200      	movs	r2, #0
 801e0c0:	f7e2 fa72 	bl	80005a8 <__aeabi_dmul>
 801e0c4:	4b31      	ldr	r3, [pc, #196]	@ (801e18c <scalbn+0xec>)
 801e0c6:	429e      	cmp	r6, r3
 801e0c8:	4604      	mov	r4, r0
 801e0ca:	460d      	mov	r5, r1
 801e0cc:	da0f      	bge.n	801e0ee <scalbn+0x4e>
 801e0ce:	a326      	add	r3, pc, #152	@ (adr r3, 801e168 <scalbn+0xc8>)
 801e0d0:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e0d4:	e01e      	b.n	801e114 <scalbn+0x74>
 801e0d6:	f240 72ff 	movw	r2, #2047	@ 0x7ff
 801e0da:	4291      	cmp	r1, r2
 801e0dc:	d10b      	bne.n	801e0f6 <scalbn+0x56>
 801e0de:	4622      	mov	r2, r4
 801e0e0:	4620      	mov	r0, r4
 801e0e2:	4629      	mov	r1, r5
 801e0e4:	f7e2 f8aa 	bl	800023c <__adddf3>
 801e0e8:	4604      	mov	r4, r0
 801e0ea:	460d      	mov	r5, r1
 801e0ec:	e020      	b.n	801e130 <scalbn+0x90>
 801e0ee:	460b      	mov	r3, r1
 801e0f0:	f3c1 510a 	ubfx	r1, r1, #20, #11
 801e0f4:	3936      	subs	r1, #54	@ 0x36
 801e0f6:	f24c 3250 	movw	r2, #50000	@ 0xc350
 801e0fa:	4296      	cmp	r6, r2
 801e0fc:	dd0d      	ble.n	801e11a <scalbn+0x7a>
 801e0fe:	2d00      	cmp	r5, #0
 801e100:	a11b      	add	r1, pc, #108	@ (adr r1, 801e170 <scalbn+0xd0>)
 801e102:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e106:	da02      	bge.n	801e10e <scalbn+0x6e>
 801e108:	a11b      	add	r1, pc, #108	@ (adr r1, 801e178 <scalbn+0xd8>)
 801e10a:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e10e:	a318      	add	r3, pc, #96	@ (adr r3, 801e170 <scalbn+0xd0>)
 801e110:	e9d3 2300 	ldrd	r2, r3, [r3]
 801e114:	f7e2 fa48 	bl	80005a8 <__aeabi_dmul>
 801e118:	e7e6      	b.n	801e0e8 <scalbn+0x48>
 801e11a:	1872      	adds	r2, r6, r1
 801e11c:	f240 71fe 	movw	r1, #2046	@ 0x7fe
 801e120:	428a      	cmp	r2, r1
 801e122:	dcec      	bgt.n	801e0fe <scalbn+0x5e>
 801e124:	2a00      	cmp	r2, #0
 801e126:	dd06      	ble.n	801e136 <scalbn+0x96>
 801e128:	f36f 531e 	bfc	r3, #20, #11
 801e12c:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e130:	ec45 4b10 	vmov	d0, r4, r5
 801e134:	bd70      	pop	{r4, r5, r6, pc}
 801e136:	f112 0f35 	cmn.w	r2, #53	@ 0x35
 801e13a:	da08      	bge.n	801e14e <scalbn+0xae>
 801e13c:	2d00      	cmp	r5, #0
 801e13e:	a10a      	add	r1, pc, #40	@ (adr r1, 801e168 <scalbn+0xc8>)
 801e140:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e144:	dac3      	bge.n	801e0ce <scalbn+0x2e>
 801e146:	a10e      	add	r1, pc, #56	@ (adr r1, 801e180 <scalbn+0xe0>)
 801e148:	e9d1 0100 	ldrd	r0, r1, [r1]
 801e14c:	e7bf      	b.n	801e0ce <scalbn+0x2e>
 801e14e:	3236      	adds	r2, #54	@ 0x36
 801e150:	f36f 531e 	bfc	r3, #20, #11
 801e154:	ea43 5502 	orr.w	r5, r3, r2, lsl #20
 801e158:	4620      	mov	r0, r4
 801e15a:	4b0d      	ldr	r3, [pc, #52]	@ (801e190 <scalbn+0xf0>)
 801e15c:	4629      	mov	r1, r5
 801e15e:	2200      	movs	r2, #0
 801e160:	e7d8      	b.n	801e114 <scalbn+0x74>
 801e162:	bf00      	nop
 801e164:	f3af 8000 	nop.w
 801e168:	c2f8f359 	.word	0xc2f8f359
 801e16c:	01a56e1f 	.word	0x01a56e1f
 801e170:	8800759c 	.word	0x8800759c
 801e174:	7e37e43c 	.word	0x7e37e43c
 801e178:	8800759c 	.word	0x8800759c
 801e17c:	fe37e43c 	.word	0xfe37e43c
 801e180:	c2f8f359 	.word	0xc2f8f359
 801e184:	81a56e1f 	.word	0x81a56e1f
 801e188:	43500000 	.word	0x43500000
 801e18c:	ffff3cb0 	.word	0xffff3cb0
 801e190:	3c900000 	.word	0x3c900000

0801e194 <__ieee754_sqrt>:
 801e194:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801e198:	4a66      	ldr	r2, [pc, #408]	@ (801e334 <__ieee754_sqrt+0x1a0>)
 801e19a:	ec55 4b10 	vmov	r4, r5, d0
 801e19e:	43aa      	bics	r2, r5
 801e1a0:	462b      	mov	r3, r5
 801e1a2:	4621      	mov	r1, r4
 801e1a4:	d110      	bne.n	801e1c8 <__ieee754_sqrt+0x34>
 801e1a6:	4622      	mov	r2, r4
 801e1a8:	4620      	mov	r0, r4
 801e1aa:	4629      	mov	r1, r5
 801e1ac:	f7e2 f9fc 	bl	80005a8 <__aeabi_dmul>
 801e1b0:	4602      	mov	r2, r0
 801e1b2:	460b      	mov	r3, r1
 801e1b4:	4620      	mov	r0, r4
 801e1b6:	4629      	mov	r1, r5
 801e1b8:	f7e2 f840 	bl	800023c <__adddf3>
 801e1bc:	4604      	mov	r4, r0
 801e1be:	460d      	mov	r5, r1
 801e1c0:	ec45 4b10 	vmov	d0, r4, r5
 801e1c4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801e1c8:	2d00      	cmp	r5, #0
 801e1ca:	dc0e      	bgt.n	801e1ea <__ieee754_sqrt+0x56>
 801e1cc:	f025 4200 	bic.w	r2, r5, #2147483648	@ 0x80000000
 801e1d0:	4322      	orrs	r2, r4
 801e1d2:	d0f5      	beq.n	801e1c0 <__ieee754_sqrt+0x2c>
 801e1d4:	b19d      	cbz	r5, 801e1fe <__ieee754_sqrt+0x6a>
 801e1d6:	4622      	mov	r2, r4
 801e1d8:	4620      	mov	r0, r4
 801e1da:	4629      	mov	r1, r5
 801e1dc:	f7e2 f82c 	bl	8000238 <__aeabi_dsub>
 801e1e0:	4602      	mov	r2, r0
 801e1e2:	460b      	mov	r3, r1
 801e1e4:	f7e2 fb0a 	bl	80007fc <__aeabi_ddiv>
 801e1e8:	e7e8      	b.n	801e1bc <__ieee754_sqrt+0x28>
 801e1ea:	152a      	asrs	r2, r5, #20
 801e1ec:	d115      	bne.n	801e21a <__ieee754_sqrt+0x86>
 801e1ee:	2000      	movs	r0, #0
 801e1f0:	e009      	b.n	801e206 <__ieee754_sqrt+0x72>
 801e1f2:	0acb      	lsrs	r3, r1, #11
 801e1f4:	3a15      	subs	r2, #21
 801e1f6:	0549      	lsls	r1, r1, #21
 801e1f8:	2b00      	cmp	r3, #0
 801e1fa:	d0fa      	beq.n	801e1f2 <__ieee754_sqrt+0x5e>
 801e1fc:	e7f7      	b.n	801e1ee <__ieee754_sqrt+0x5a>
 801e1fe:	462a      	mov	r2, r5
 801e200:	e7fa      	b.n	801e1f8 <__ieee754_sqrt+0x64>
 801e202:	005b      	lsls	r3, r3, #1
 801e204:	3001      	adds	r0, #1
 801e206:	02dc      	lsls	r4, r3, #11
 801e208:	d5fb      	bpl.n	801e202 <__ieee754_sqrt+0x6e>
 801e20a:	1e44      	subs	r4, r0, #1
 801e20c:	1b12      	subs	r2, r2, r4
 801e20e:	f1c0 0420 	rsb	r4, r0, #32
 801e212:	fa21 f404 	lsr.w	r4, r1, r4
 801e216:	4323      	orrs	r3, r4
 801e218:	4081      	lsls	r1, r0
 801e21a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801e21e:	f2a2 37ff 	subw	r7, r2, #1023	@ 0x3ff
 801e222:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 801e226:	07d2      	lsls	r2, r2, #31
 801e228:	bf5c      	itt	pl
 801e22a:	005b      	lslpl	r3, r3, #1
 801e22c:	eb03 73d1 	addpl.w	r3, r3, r1, lsr #31
 801e230:	ea4f 0343 	mov.w	r3, r3, lsl #1
 801e234:	bf58      	it	pl
 801e236:	0049      	lslpl	r1, r1, #1
 801e238:	2600      	movs	r6, #0
 801e23a:	eb03 73d1 	add.w	r3, r3, r1, lsr #31
 801e23e:	107f      	asrs	r7, r7, #1
 801e240:	0049      	lsls	r1, r1, #1
 801e242:	2016      	movs	r0, #22
 801e244:	4632      	mov	r2, r6
 801e246:	f44f 1400 	mov.w	r4, #2097152	@ 0x200000
 801e24a:	1915      	adds	r5, r2, r4
 801e24c:	429d      	cmp	r5, r3
 801e24e:	bfde      	ittt	le
 801e250:	192a      	addle	r2, r5, r4
 801e252:	1b5b      	suble	r3, r3, r5
 801e254:	1936      	addle	r6, r6, r4
 801e256:	0fcd      	lsrs	r5, r1, #31
 801e258:	3801      	subs	r0, #1
 801e25a:	eb05 0343 	add.w	r3, r5, r3, lsl #1
 801e25e:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e262:	ea4f 0454 	mov.w	r4, r4, lsr #1
 801e266:	d1f0      	bne.n	801e24a <__ieee754_sqrt+0xb6>
 801e268:	4605      	mov	r5, r0
 801e26a:	2420      	movs	r4, #32
 801e26c:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 801e270:	4293      	cmp	r3, r2
 801e272:	eb0c 0e00 	add.w	lr, ip, r0
 801e276:	dc02      	bgt.n	801e27e <__ieee754_sqrt+0xea>
 801e278:	d113      	bne.n	801e2a2 <__ieee754_sqrt+0x10e>
 801e27a:	458e      	cmp	lr, r1
 801e27c:	d811      	bhi.n	801e2a2 <__ieee754_sqrt+0x10e>
 801e27e:	f1be 0f00 	cmp.w	lr, #0
 801e282:	eb0e 000c 	add.w	r0, lr, ip
 801e286:	da3f      	bge.n	801e308 <__ieee754_sqrt+0x174>
 801e288:	2800      	cmp	r0, #0
 801e28a:	db3d      	blt.n	801e308 <__ieee754_sqrt+0x174>
 801e28c:	f102 0801 	add.w	r8, r2, #1
 801e290:	1a9b      	subs	r3, r3, r2
 801e292:	458e      	cmp	lr, r1
 801e294:	bf88      	it	hi
 801e296:	f103 33ff 	addhi.w	r3, r3, #4294967295
 801e29a:	eba1 010e 	sub.w	r1, r1, lr
 801e29e:	4465      	add	r5, ip
 801e2a0:	4642      	mov	r2, r8
 801e2a2:	ea4f 7ed1 	mov.w	lr, r1, lsr #31
 801e2a6:	3c01      	subs	r4, #1
 801e2a8:	eb0e 0343 	add.w	r3, lr, r3, lsl #1
 801e2ac:	ea4f 0141 	mov.w	r1, r1, lsl #1
 801e2b0:	ea4f 0c5c 	mov.w	ip, ip, lsr #1
 801e2b4:	d1dc      	bne.n	801e270 <__ieee754_sqrt+0xdc>
 801e2b6:	4319      	orrs	r1, r3
 801e2b8:	d01b      	beq.n	801e2f2 <__ieee754_sqrt+0x15e>
 801e2ba:	f8df a07c 	ldr.w	sl, [pc, #124]	@ 801e338 <__ieee754_sqrt+0x1a4>
 801e2be:	f8df b07c 	ldr.w	fp, [pc, #124]	@ 801e33c <__ieee754_sqrt+0x1a8>
 801e2c2:	e9da 0100 	ldrd	r0, r1, [sl]
 801e2c6:	e9db 2300 	ldrd	r2, r3, [fp]
 801e2ca:	f7e1 ffb5 	bl	8000238 <__aeabi_dsub>
 801e2ce:	e9da 8900 	ldrd	r8, r9, [sl]
 801e2d2:	4602      	mov	r2, r0
 801e2d4:	460b      	mov	r3, r1
 801e2d6:	4640      	mov	r0, r8
 801e2d8:	4649      	mov	r1, r9
 801e2da:	f7e2 fbe1 	bl	8000aa0 <__aeabi_dcmple>
 801e2de:	b140      	cbz	r0, 801e2f2 <__ieee754_sqrt+0x15e>
 801e2e0:	f1b5 3fff 	cmp.w	r5, #4294967295
 801e2e4:	e9da 0100 	ldrd	r0, r1, [sl]
 801e2e8:	e9db 2300 	ldrd	r2, r3, [fp]
 801e2ec:	d10e      	bne.n	801e30c <__ieee754_sqrt+0x178>
 801e2ee:	3601      	adds	r6, #1
 801e2f0:	4625      	mov	r5, r4
 801e2f2:	1073      	asrs	r3, r6, #1
 801e2f4:	f103 537f 	add.w	r3, r3, #1069547520	@ 0x3fc00000
 801e2f8:	f503 1300 	add.w	r3, r3, #2097152	@ 0x200000
 801e2fc:	eb03 5107 	add.w	r1, r3, r7, lsl #20
 801e300:	086b      	lsrs	r3, r5, #1
 801e302:	ea43 70c6 	orr.w	r0, r3, r6, lsl #31
 801e306:	e759      	b.n	801e1bc <__ieee754_sqrt+0x28>
 801e308:	4690      	mov	r8, r2
 801e30a:	e7c1      	b.n	801e290 <__ieee754_sqrt+0xfc>
 801e30c:	f7e1 ff96 	bl	800023c <__adddf3>
 801e310:	e9da 8900 	ldrd	r8, r9, [sl]
 801e314:	4602      	mov	r2, r0
 801e316:	460b      	mov	r3, r1
 801e318:	4640      	mov	r0, r8
 801e31a:	4649      	mov	r1, r9
 801e31c:	f7e2 fbb6 	bl	8000a8c <__aeabi_dcmplt>
 801e320:	b120      	cbz	r0, 801e32c <__ieee754_sqrt+0x198>
 801e322:	1cab      	adds	r3, r5, #2
 801e324:	bf08      	it	eq
 801e326:	3601      	addeq	r6, #1
 801e328:	3502      	adds	r5, #2
 801e32a:	e7e2      	b.n	801e2f2 <__ieee754_sqrt+0x15e>
 801e32c:	1c6b      	adds	r3, r5, #1
 801e32e:	f023 0501 	bic.w	r5, r3, #1
 801e332:	e7de      	b.n	801e2f2 <__ieee754_sqrt+0x15e>
 801e334:	7ff00000 	.word	0x7ff00000
 801e338:	08020e28 	.word	0x08020e28
 801e33c:	08020e20 	.word	0x08020e20

0801e340 <_init>:
 801e340:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e342:	bf00      	nop
 801e344:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e346:	bc08      	pop	{r3}
 801e348:	469e      	mov	lr, r3
 801e34a:	4770      	bx	lr

0801e34c <_fini>:
 801e34c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 801e34e:	bf00      	nop
 801e350:	bcf8      	pop	{r3, r4, r5, r6, r7}
 801e352:	bc08      	pop	{r3}
 801e354:	469e      	mov	lr, r3
 801e356:	4770      	bx	lr
