Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 1.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: L2_cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "L2_cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "L2_cache"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : L2_cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\L2cache_crl.v" into library work
Parsing module <L2cache_crl>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\cache_mem.v" into library work
Parsing module <cache_mem>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\L2_cache.v" into library work
Parsing module <L2_cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <L2_cache>.

Elaborating module <cache_mem(DATA_WIDTH=1,ADDR_WIDTH=10)>.

Elaborating module <cache_mem(DATA_WIDTH=18,ADDR_WIDTH=10)>.

Elaborating module <cache_mem(DATA_WIDTH=128,ADDR_WIDTH=10)>.

Elaborating module <L2cache_crl>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <L2_cache>.
    Related source file is "F:\MyProgramme\0arch\PCPU\L2_cache.v".
WARNING:Xst:647 - Input <Tag_Hi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <d_addr_>.
    Found 128-bit register for signal <d_data_>.
    Found 1-bit register for signal <i_op_>.
    Found 32-bit register for signal <i_addr_>.
    Found 7-bit register for signal <op_>.
    Found 32-bit register for signal <op_index_>.
    Found 32-bit register for signal <Tag_Lo_>.
    Found 2-bit register for signal <d_op_>.
    Found 18-bit comparator equal for signal <t_data[17]_d_addr_[31]_equal_27_o> created at line 176
    Summary:
	inferred 266 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   9 Multiplexer(s).
Unit <L2_cache> synthesized.

Synthesizing Unit <cache_mem_1>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 1
        ADDR_WIDTH = 10
    Found 1024x1-bit dual-port RAM <Mram_data> for signal <data>.
    Found 1-bit register for signal <r_data>.
    Found 10-bit comparator equal for signal <w_addr[9]_r_addr[9]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_1> synthesized.

Synthesizing Unit <cache_mem_2>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 18
        ADDR_WIDTH = 10
    Found 1024x18-bit dual-port RAM <Mram_data> for signal <data>.
    Found 18-bit register for signal <r_data>.
    Found 10-bit comparator equal for signal <w_addr[9]_r_addr[9]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred  18 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_2> synthesized.

Synthesizing Unit <cache_mem_3>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 128
        ADDR_WIDTH = 10
    Found 1024x128-bit dual-port RAM <Mram_data> for signal <data>.
    Found 128-bit register for signal <r_data>.
    Found 10-bit comparator equal for signal <w_addr[9]_r_addr[9]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_3> synthesized.

Synthesizing Unit <L2cache_crl>.
    Related source file is "F:\MyProgramme\0arch\PCPU\L2cache_crl.v".
        INIT = 3'b000
        OP = 3'b001
        IOP = 3'b010
        DOP = 3'b011
        IFETCH = 3'b100
        DWB = 3'b101
        DFETCH = 3'b110
WARNING:Xst:647 - Input <op<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <op<6:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 7                                              |
    | Transitions        | 26                                             |
    | Inputs             | 9                                              |
    | Outputs            | 3                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 1-bit 8-to-1 multiplexer for signal <addr_s> created at line 129.
    Found 1-bit 8-to-1 multiplexer for signal <t_w> created at line 129.
    Found 1-bit 7-to-1 multiplexer for signal <mem_r> created at line 129.
    Summary:
	inferred  61 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <L2cache_crl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x1-bit dual-port RAM                              : 2
 1024x128-bit dual-port RAM                            : 1
 1024x18-bit dual-port RAM                             : 1
# Registers                                            : 12
 1-bit register                                        : 3
 128-bit register                                      : 2
 18-bit register                                       : 1
 2-bit register                                        : 1
 32-bit register                                       : 4
 7-bit register                                        : 1
# Comparators                                          : 5
 10-bit comparator equal                               : 4
 18-bit comparator equal                               : 1
# Multiplexers                                         : 74
 1-bit 2-to-1 multiplexer                              : 60
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 2
 128-bit 2-to-1 multiplexer                            : 3
 18-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 2
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <op__0> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__4> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__5> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__6> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__0> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__1> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__2> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__3> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__14> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__15> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__16> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__17> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__18> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__19> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__20> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__21> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__22> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__23> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__24> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__25> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__26> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__27> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__28> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__29> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__30> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__31> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__18> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__19> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <L2_cache>.

Synthesizing (advanced) Unit <cache_mem_1>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_data> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 1-bit                   |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 1-bit                   |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cache_mem_1> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_2>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to signal <r_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cache_mem_2> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_3>.
INFO:Xst:3226 - The RAM <Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 128-bit                 |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 128-bit                 |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to signal <r_data>        |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <cache_mem_3> synthesized (advanced).
WARNING:Xst:2677 - Node <op_index__0> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__1> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__2> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__3> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__14> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__15> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__16> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__17> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__18> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__19> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__20> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__21> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__22> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__23> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__24> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__25> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__26> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__27> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__28> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__29> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__30> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op_index__31> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__18> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__19> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <L2_cache>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 4
 1024x1-bit dual-port distributed RAM                  : 2
 1024x128-bit dual-port block RAM                      : 1
 1024x18-bit dual-port block RAM                       : 1
# Registers                                            : 232
 Flip-Flops                                            : 232
# Comparators                                          : 3
 10-bit comparator equal                               : 2
 18-bit comparator equal                               : 1
# Multiplexers                                         : 110
 1-bit 2-to-1 multiplexer                              : 100
 1-bit 7-to-1 multiplexer                              : 1
 1-bit 8-to-1 multiplexer                              : 2
 10-bit 2-to-1 multiplexer                             : 1
 128-bit 2-to-1 multiplexer                            : 2
 18-bit 2-to-1 multiplexer                             : 3
 32-bit 2-to-1 multiplexer                             : 1
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <L2cache_crl_/FSM_0> on signal <curstate[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 001   | 001
 100   | 100
 110   | 110
 101   | 101
-------------------

Optimizing unit <L2_cache> ...

Optimizing unit <L2cache_crl> ...
WARNING:Xst:2677 - Node <op__0> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__4> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__5> of sequential type is unconnected in block <L2_cache>.
WARNING:Xst:2677 - Node <op__6> of sequential type is unconnected in block <L2_cache>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block L2_cache, actual ratio is 0.
FlipFlop L2cache_crl_/curstate_FSM_FFd1 has been replicated 2 time(s)
FlipFlop L2cache_crl_/curstate_FSM_FFd2 has been replicated 2 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 234
 Flip-Flops                                            : 234

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : L2_cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 608
#      GND                         : 1
#      LUT2                        : 5
#      LUT3                        : 484
#      LUT4                        : 21
#      LUT5                        : 56
#      LUT6                        : 31
#      MUXCY                       : 6
#      MUXF7                       : 3
#      VCC                         : 1
# FlipFlops/Latches                : 234
#      FD                          : 195
#      FDE                         : 32
#      FDR                         : 7
# RAMS                             : 21
#      RAM128X1D                   : 16
#      RAMB18E1                    : 1
#      RAMB36E1                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 713
#      IBUF                        : 355
#      OBUF                        : 358

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             234  out of  407600     0%  
 Number of Slice LUTs:                  661  out of  203800     0%  
    Number used as Logic:               597  out of  203800     0%  
    Number used as Memory:               64  out of  64000     0%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    693
   Number with an unused Flip Flop:     459  out of    693    66%  
   Number with an unused LUT:            32  out of    693     4%  
   Number of fully used LUT-FF pairs:   202  out of    693    29%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                         787
 Number of bonded IOBs:                 714  out of    400   178% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    445     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 255   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
-----------------------------------+------------------------+-------+
Control Signal                     | Buffer(FF name)        | Load  |
-----------------------------------+------------------------+-------+
t_w(L2cache_crl_/Mmux_t_w12:O)     | NONE(Tag/Mram_data)    | 2     |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.688ns (Maximum Frequency: 213.300MHz)
   Minimum input arrival time before clock: 3.934ns
   Maximum output required time after clock: 5.821ns
   Maximum combinational path delay: 5.067ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.688ns (frequency: 213.300MHz)
  Total number of paths / destination ports: 84574 / 546
-------------------------------------------------------------------------
Delay:               4.688ns (Levels of Logic = 13)
  Source:            L2cache_crl_/curstate_FSM_FFd1_1 (FF)
  Destination:       d_op__0 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: L2cache_crl_/curstate_FSM_FFd1_1 to d_op__0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.603  L2cache_crl_/curstate_FSM_FFd1_1 (L2cache_crl_/curstate_FSM_FFd1_1)
     LUT5:I0->O            4   0.043   0.367  L2cache_crl_/Mmux_t_w11111 (L2cache_crl_/Mmux_t_w1111)
     LUT6:I5->O           45   0.043   0.482  L2cache_crl_/Mmux_d_wdata12 (d_wdata)
     LUT6:I5->O           44   0.043   0.482  L2cache_crl_/Mmux_addr_s1 (addr_s)
     LUT3:I2->O            1   0.043   0.495  Mmux_d_addr_[31]_i_addr_[31]_mux_25_OUT141 (d_addr_[31]_i_addr_[31]_mux_25_OUT<5>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4>)
     MUXCY:CI->O           1   0.150   0.350  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<5> (t_data[17]_d_addr_[31]_equal_27_o)
     LUT2:I1->O            9   0.043   0.395  cache_hit1 (cache_hit)
     LUT6:I5->O          163   0.043   0.504  L2cache_crl_/Mmux_cache_ready_d15 (cache_ready_d_OBUF)
     LUT3:I2->O            1   0.043   0.000  d_op__0_rstpot (d_op__0_rstpot)
     FD:D                     -0.000          d_op__0
    ----------------------------------------
    Total                      4.688ns (1.009ns logic, 3.679ns route)
                                       (21.5% logic, 78.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 8404 / 553
-------------------------------------------------------------------------
Offset:              3.934ns (Levels of Logic = 13)
  Source:            mem_ready (PAD)
  Destination:       d_op__0 (FF)
  Destination Clock: clk rising

  Data Path: mem_ready to d_op__0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.495  mem_ready_IBUF (mem_ready_IBUF)
     LUT6:I4->O           45   0.043   0.482  L2cache_crl_/Mmux_d_wdata12 (d_wdata)
     LUT6:I5->O           44   0.043   0.482  L2cache_crl_/Mmux_addr_s1 (addr_s)
     LUT3:I2->O            1   0.043   0.495  Mmux_d_addr_[31]_i_addr_[31]_mux_25_OUT141 (d_addr_[31]_i_addr_[31]_mux_25_OUT<5>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4>)
     MUXCY:CI->O           1   0.150   0.350  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<5> (t_data[17]_d_addr_[31]_equal_27_o)
     LUT2:I1->O            9   0.043   0.395  cache_hit1 (cache_hit)
     LUT6:I5->O          163   0.043   0.504  L2cache_crl_/Mmux_cache_ready_d15 (cache_ready_d_OBUF)
     LUT3:I2->O            1   0.043   0.000  d_op__0_rstpot (d_op__0_rstpot)
     FD:D                     -0.000          d_op__0
    ----------------------------------------
    Total                      3.934ns (0.730ns logic, 3.204ns route)
                                       (18.6% logic, 81.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 27352 / 184
-------------------------------------------------------------------------
Offset:              5.821ns (Levels of Logic = 15)
  Source:            L2cache_crl_/curstate_FSM_FFd1_1 (FF)
  Destination:       mem_addr<31> (PAD)
  Source Clock:      clk rising

  Data Path: L2cache_crl_/curstate_FSM_FFd1_1 to mem_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.236   0.603  L2cache_crl_/curstate_FSM_FFd1_1 (L2cache_crl_/curstate_FSM_FFd1_1)
     LUT5:I0->O            4   0.043   0.367  L2cache_crl_/Mmux_t_w11111 (L2cache_crl_/Mmux_t_w1111)
     LUT6:I5->O           45   0.043   0.482  L2cache_crl_/Mmux_d_wdata12 (d_wdata)
     LUT6:I5->O           44   0.043   0.482  L2cache_crl_/Mmux_addr_s1 (addr_s)
     LUT3:I2->O            1   0.043   0.495  Mmux_d_addr_[31]_i_addr_[31]_mux_25_OUT141 (d_addr_[31]_i_addr_[31]_mux_25_OUT<5>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4>)
     MUXCY:CI->O           1   0.151   0.350  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<5> (t_data[17]_d_addr_[31]_equal_27_o)
     LUT2:I1->O            9   0.043   0.395  cache_hit1 (cache_hit)
     LUT5:I4->O            1   0.043   0.522  L2cache_crl_/curstate_FSM_FFd1-In211 (L2cache_crl_/curstate_FSM_FFd1-In21)
     LUT5:I1->O           33   0.043   0.733  L2cache_crl_/Mmux_mem_write_back11 (mem_w_OBUF)
     LUT5:I0->O            1   0.043   0.339  Mmux_mem_addr251 (mem_addr_31_OBUF)
     OBUF:I->O                 0.000          mem_addr_31_OBUF (mem_addr<31>)
    ----------------------------------------
    Total                      5.821ns (1.052ns logic, 4.769ns route)
                                       (18.1% logic, 81.9% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 2772 / 164
-------------------------------------------------------------------------
Delay:               5.067ns (Levels of Logic = 15)
  Source:            mem_ready (PAD)
  Destination:       mem_addr<31> (PAD)

  Data Path: mem_ready to mem_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            17   0.000   0.495  mem_ready_IBUF (mem_ready_IBUF)
     LUT6:I4->O           45   0.043   0.482  L2cache_crl_/Mmux_d_wdata12 (d_wdata)
     LUT6:I5->O           44   0.043   0.482  L2cache_crl_/Mmux_addr_s1 (addr_s)
     LUT3:I2->O            1   0.043   0.495  Mmux_d_addr_[31]_i_addr_[31]_mux_25_OUT141 (d_addr_[31]_i_addr_[31]_mux_25_OUT<5>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_lut<1>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4> (Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<4>)
     MUXCY:CI->O           1   0.151   0.350  Mcompar_t_data[17]_d_addr_[31]_equal_27_o_cy<5> (t_data[17]_d_addr_[31]_equal_27_o)
     LUT2:I1->O            9   0.043   0.395  cache_hit1 (cache_hit)
     LUT5:I4->O            1   0.043   0.522  L2cache_crl_/curstate_FSM_FFd1-In211 (L2cache_crl_/curstate_FSM_FFd1-In21)
     LUT5:I1->O           33   0.043   0.733  L2cache_crl_/Mmux_mem_write_back11 (mem_w_OBUF)
     LUT5:I0->O            1   0.043   0.339  Mmux_mem_addr251 (mem_addr_31_OBUF)
     OBUF:I->O                 0.000          mem_addr_31_OBUF (mem_addr<31>)
    ----------------------------------------
    Total                      5.067ns (0.773ns logic, 4.294ns route)
                                       (15.3% logic, 84.7% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.688|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 14.00 secs
Total CPU time to Xst completion: 13.15 secs
 
--> 

Total memory usage is 451576 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   86 (   0 filtered)
Number of infos    :    3 (   0 filtered)

