// Seed: 1179856540
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3;
  wor  id_4 = id_4;
  assign module_1.type_0 = 0;
  assign id_4 = 1;
endmodule
module module_0 (
    output tri id_0,
    input supply1 id_1,
    output uwire id_2,
    input wor id_3,
    input tri0 id_4,
    output supply1 id_5,
    output wor id_6,
    input wor module_1
);
  id_9 :
  assert property (@(posedge 1) 1)
  else $display(id_3);
  module_0 modCall_1 (
      id_9,
      id_9
  );
endmodule
module module_2 (
    input uwire id_0,
    input wor id_1,
    input uwire id_2,
    output tri0 id_3,
    input wand id_4,
    input wor id_5,
    output supply1 id_6,
    input tri0 id_7,
    input supply0 id_8,
    input uwire id_9,
    output wor id_10
);
  assign id_3 = id_2 == id_2;
  wire id_12;
  wire id_13;
  xnor primCall (id_10, id_9, id_0, id_13, id_4, id_2, id_8, id_1);
  module_0 modCall_1 (
      id_12,
      id_12
  );
  assign modCall_1.type_6 = 0;
endmodule
