[INF:CM0023] Creating log file ../../build/tests/JKFlipflop/slpp_all/surelog.log.

[WRN:CM0010] Command line argument "-ast" ignored.

[WRN:PA0205] dut.sv:1: No timescale set for "JKFlipflop".

[WRN:PA0205] dut.sv:9: No timescale set for "D_Flipflop".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:9: Compile module "work@D_Flipflop".

[INF:CP0303] dut.sv:1: Compile module "work@JKFlipflop".

[INF:CP0302] builtin.sv:4: Compile class "work@mailbox".

[INF:CP0302] builtin.sv:33: Compile class "work@process".

[INF:CP0302] builtin.sv:58: Compile class "work@semaphore".

[NTE:CP0309] dut.sv:1: Implicit port type (wire) for "q".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] dut.sv:1: Top level module "work@JKFlipflop".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 2.

[NTE:EL0510] Nb instances: 2.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/tests/JKFlipflop/slpp_all//surelog.uhdm...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/tests/JKFlipflop/slpp_all//surelog.uhdm.chk.html...

[INF:UH0710] Loading UHDM DB: ../../build/tests/JKFlipflop/slpp_all//surelog.uhdm...

[INF:UH0711] Decompling UHDM...

====== UHDM =======
design: (work@JKFlipflop)
|vpiName:work@JKFlipflop
|uhdmallPackages:
\_package: builtin (builtin::), parent:work@JKFlipflop
  |vpiDefName:builtin
  |vpiName:builtin
  |vpiFullName:builtin::
  |vpiClassDefn:
  \_class_defn: (builtin::array), parent:builtin::
    |vpiName:array
    |vpiFullName:builtin::array
  |vpiClassDefn:
  \_class_defn: (builtin::queue), parent:builtin::
    |vpiName:queue
    |vpiFullName:builtin::queue
  |vpiClassDefn:
  \_class_defn: (builtin::string), parent:builtin::
    |vpiName:string
    |vpiFullName:builtin::string
  |vpiClassDefn:
  \_class_defn: (builtin::system), parent:builtin::
    |vpiName:system
    |vpiFullName:builtin::system
|uhdmallClasses:
\_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@JKFlipflop
  |vpiName:work@mailbox
  |vpiMethod:
  \_function: (work@mailbox::new), line:6:2, endln:7:13, parent:work@mailbox
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@mailbox::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@mailbox) ${SURELOG_DIR}/build/bin/sv/builtin.sv:4: , endln:30:8, parent:work@JKFlipflop
    |vpiIODecl:
    \_io_decl: (bound), parent:work@mailbox::new
      |vpiName:bound
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:6:16, endln:6:19, parent:bound
      |vpiExpr:
      \_constant: , line:6:28, endln:6:29, parent:bound
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_function: (work@mailbox::num), line:9:2, endln:10:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:num
    |vpiFullName:work@mailbox::num
    |vpiReturn:
    \_int_var: , line:9:11, endln:9:14
  |vpiMethod:
  \_task: (work@mailbox::put), line:12:2, endln:13:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@mailbox::put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_function: (work@mailbox::try_put), line:15:2, endln:16:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_put
    |vpiFullName:work@mailbox::try_put
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_put
      |vpiName:message
      |vpiDirection:1
  |vpiMethod:
  \_task: (work@mailbox::get), line:18:2, endln:19:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@mailbox::get
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_get), line:21:2, endln:22:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@mailbox::try_get
    |vpiReturn:
    \_int_var: , line:21:11, endln:21:14
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_get
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_task: (work@mailbox::peek), line:24:2, endln:25:9, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:peek
    |vpiFullName:work@mailbox::peek
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::peek
      |vpiName:message
      |vpiDirection:6
  |vpiMethod:
  \_function: (work@mailbox::try_peek), line:27:2, endln:28:13, parent:work@mailbox
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_peek
    |vpiFullName:work@mailbox::try_peek
    |vpiReturn:
    \_int_var: , line:27:11, endln:27:14
    |vpiIODecl:
    \_io_decl: (message), parent:work@mailbox::try_peek
      |vpiName:message
      |vpiDirection:6
|uhdmallClasses:
\_class_defn: (work@process) ${SURELOG_DIR}/build/bin/sv/builtin.sv:33: , endln:55:8, parent:work@JKFlipflop
  |vpiName:work@process
  |vpiMethod:
  \_function: (work@process::self), line:37:2, endln:37:8, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:self
    |vpiFullName:work@process::self
    |vpiReturn:
    \_chandle_var: , line:37:18, endln:37:25
  |vpiMethod:
  \_function: (work@process::status), line:40:2, endln:41:13, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:status
    |vpiFullName:work@process::status
    |vpiReturn:
    \_int_var: , line:40:11, endln:40:16
      |vpiTypespec:
      \_enum_typespec: (state), line:35:65, endln:35:70
        |vpiName:state
        |vpiEnumConst:
        \_enum_const: (FINISHED), line:35:17, endln:35:25
          |vpiName:FINISHED
          |vpiDecompile:0
          |INT:0
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (RUNNING), line:35:27, endln:35:34
          |vpiName:RUNNING
          |vpiDecompile:1
          |INT:1
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (WAITING), line:35:36, endln:35:43
          |vpiName:WAITING
          |vpiDecompile:2
          |INT:2
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (SUSPENDED), line:35:45, endln:35:54
          |vpiName:SUSPENDED
          |vpiDecompile:3
          |INT:3
          |vpiSize:64
        |vpiEnumConst:
        \_enum_const: (KILLED), line:35:56, endln:35:62
          |vpiName:KILLED
          |vpiDecompile:4
          |INT:4
          |vpiSize:64
  |vpiMethod:
  \_task: (work@process::kill), line:43:2, endln:44:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:kill
    |vpiFullName:work@process::kill
    |vpiStmt:
    \_begin: (work@process::kill), parent:work@process::kill
      |vpiFullName:work@process::kill
  |vpiMethod:
  \_task: (work@process::await), line:46:2, endln:47:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:await
    |vpiFullName:work@process::await
    |vpiStmt:
    \_begin: (work@process::await), parent:work@process::await
      |vpiFullName:work@process::await
  |vpiMethod:
  \_task: (work@process::suspend), line:49:2, endln:50:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:suspend
    |vpiFullName:work@process::suspend
    |vpiStmt:
    \_begin: (work@process::suspend), parent:work@process::suspend
      |vpiFullName:work@process::suspend
  |vpiMethod:
  \_task: (work@process::resume), line:52:2, endln:53:9, parent:work@process
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:resume
    |vpiFullName:work@process::resume
    |vpiStmt:
    \_begin: (work@process::resume), parent:work@process::resume
      |vpiFullName:work@process::resume
  |vpiTypedef:
  \_enum_typespec: (state), line:35:65, endln:35:70, parent:work@process
    |vpiName:state
    |vpiEnumConst:
    \_enum_const: (FINISHED), line:35:17, endln:35:25, parent:state
      |vpiName:FINISHED
      |vpiDecompile:0
      |INT:0
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (RUNNING), line:35:27, endln:35:34, parent:state
      |vpiName:RUNNING
      |vpiDecompile:1
      |INT:1
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (WAITING), line:35:36, endln:35:43, parent:state
      |vpiName:WAITING
      |vpiDecompile:2
      |INT:2
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (SUSPENDED), line:35:45, endln:35:54, parent:state
      |vpiName:SUSPENDED
      |vpiDecompile:3
      |INT:3
      |vpiSize:64
    |vpiEnumConst:
    \_enum_const: (KILLED), line:35:56, endln:35:62, parent:state
      |vpiName:KILLED
      |vpiDecompile:4
      |INT:4
      |vpiSize:64
|uhdmallClasses:
\_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@JKFlipflop
  |vpiName:work@semaphore
  |vpiMethod:
  \_function: (work@semaphore::new), line:60:2, endln:61:13, parent:work@semaphore
    |vpiMethod:1
    |vpiName:new
    |vpiFullName:work@semaphore::new
    |vpiReturn:
    \_class_var: 
      |vpiTypespec:
      \_class_typespec: 
        |vpiClassDefn:
        \_class_defn: (work@semaphore) ${SURELOG_DIR}/build/bin/sv/builtin.sv:58: , endln:72:8, parent:work@JKFlipflop
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::new
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:60:15, endln:60:18, parent:keyCount
      |vpiExpr:
      \_constant: , line:60:30, endln:60:31, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:0
        |vpiSize:64
        |UINT:0
  |vpiMethod:
  \_task: (work@semaphore::put), line:63:2, endln:64:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:put
    |vpiFullName:work@semaphore::put
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::put
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:63:11, endln:63:14, parent:keyCount
      |vpiExpr:
      \_constant: , line:63:26, endln:63:27, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_task: (work@semaphore::get), line:66:2, endln:67:9, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:get
    |vpiFullName:work@semaphore::get
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:66:11, endln:66:14, parent:keyCount
      |vpiExpr:
      \_constant: , line:66:26, endln:66:27, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
  |vpiMethod:
  \_function: (work@semaphore::try_get), line:69:2, endln:70:13, parent:work@semaphore
    |vpiMethod:1
    |vpiVisibility:1
    |vpiName:try_get
    |vpiFullName:work@semaphore::try_get
    |vpiReturn:
    \_int_var: , line:69:11, endln:69:14
    |vpiIODecl:
    \_io_decl: (keyCount), parent:work@semaphore::try_get
      |vpiName:keyCount
      |vpiDirection:1
      |vpiTypedef:
      \_int_typespec: , line:69:23, endln:69:26, parent:keyCount
      |vpiExpr:
      \_constant: , line:69:38, endln:69:39, parent:keyCount
        |vpiConstType:9
        |vpiDecompile:1
        |vpiSize:64
        |UINT:1
|uhdmallModules:
\_module: work@D_Flipflop (work@D_Flipflop) dut.sv:9: , endln:19:9, parent:work@JKFlipflop
  |vpiDefName:work@D_Flipflop
  |vpiFullName:work@D_Flipflop
  |vpiProcess:
  \_always: , line:12:4, endln:18:7, parent:work@D_Flipflop
    |vpiAlwaysType:1
    |vpiStmt:
    \_event_control: , line:12:10, endln:18:7
      |vpiCondition:
      \_operation: , line:12:12, endln:12:19
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@D_Flipflop.clk), line:12:20, endln:12:23
          |vpiName:clk
          |vpiFullName:work@D_Flipflop.clk
          |vpiActual:
          \_logic_net: (work@JKFlipflop.dff.clk), line:9:22, endln:9:25, parent:work@JKFlipflop.dff
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
      |vpiStmt:
      \_begin: (work@D_Flipflop), line:13:4, endln:18:7
        |vpiFullName:work@D_Flipflop
        |vpiStmt:
        \_if_else: , line:14:4, endln:17:10, parent:work@D_Flipflop
          |vpiCondition:
          \_ref_obj: (work@D_Flipflop.reset), line:14:7, endln:14:12
            |vpiName:reset
            |vpiFullName:work@D_Flipflop.reset
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.reset), line:9:26, endln:9:31, parent:work@JKFlipflop.dff
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
          |vpiStmt:
          \_assignment: , line:15:4, endln:15:10
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:15:4, endln:15:5
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiNetType:48
            |vpiRhs:
            \_constant: , line:15:6, endln:15:10
              |vpiConstType:3
              |vpiDecompile:1'b0
              |vpiSize:1
              |BIN:0
          |vpiElseStmt:
          \_assignment: , line:17:4, endln:17:9
            |vpiOpType:82
            |vpiBlocking:1
            |vpiLhs:
            \_ref_obj: (work@D_Flipflop.q), line:17:4, endln:17:5
              |vpiName:q
              |vpiFullName:work@D_Flipflop.q
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
            |vpiRhs:
            \_ref_obj: (work@D_Flipflop.Din), line:17:6, endln:17:9
              |vpiName:Din
              |vpiFullName:work@D_Flipflop.Din
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.Din), line:9:18, endln:9:21, parent:work@JKFlipflop.dff
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
  |vpiPort:
  \_port: (Din), line:9:18, parent:work@D_Flipflop
    |vpiName:Din
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.Din), line:9:18, parent:work@D_Flipflop
        |vpiName:Din
        |vpiFullName:work@D_Flipflop.Din
  |vpiPort:
  \_port: (clk), line:9:22, parent:work@D_Flipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.clk), line:9:22, parent:work@D_Flipflop
        |vpiName:clk
        |vpiFullName:work@D_Flipflop.clk
  |vpiPort:
  \_port: (reset), line:9:26, parent:work@D_Flipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.reset), line:9:26, parent:work@D_Flipflop
        |vpiName:reset
        |vpiFullName:work@D_Flipflop.reset
  |vpiPort:
  \_port: (q), line:9:32, parent:work@D_Flipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@D_Flipflop.q), line:9:32, parent:work@D_Flipflop
        |vpiName:q
        |vpiFullName:work@D_Flipflop.q
        |vpiNetType:48
  |vpiNet:
  \_logic_net: (work@D_Flipflop.Din), line:9:18, parent:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.clk), line:9:22, parent:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.reset), line:9:26, parent:work@D_Flipflop
  |vpiNet:
  \_logic_net: (work@D_Flipflop.q), line:9:32, parent:work@D_Flipflop
|uhdmallModules:
\_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1: , endln:7:9, parent:work@JKFlipflop
  |vpiDefName:work@JKFlipflop
  |vpiFullName:work@JKFlipflop
  |vpiPort:
  \_port: (J), line:1:18, parent:work@JKFlipflop
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:18, parent:work@JKFlipflop
        |vpiName:J
        |vpiFullName:work@JKFlipflop.J
  |vpiPort:
  \_port: (K), line:1:20, parent:work@JKFlipflop
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:20, parent:work@JKFlipflop
        |vpiName:K
        |vpiFullName:work@JKFlipflop.K
  |vpiPort:
  \_port: (clk), line:1:22, parent:work@JKFlipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:22, parent:work@JKFlipflop
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
  |vpiPort:
  \_port: (reset), line:1:26, parent:work@JKFlipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:26, parent:work@JKFlipflop
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
  |vpiPort:
  \_port: (q), line:1:32, parent:work@JKFlipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:32, parent:work@JKFlipflop
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
  |vpiContAssign:
  \_cont_assign: , line:5:9, endln:5:24, parent:work@JKFlipflop
    |vpiRhs:
    \_operation: , line:5:11, endln:5:17
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:12, endln:5:16
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:12, endln:5:13
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
        |vpiOperand:
        \_operation: , line:5:14, endln:5:15
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:15, endln:5:16
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
              |vpiName:q
              |vpiFullName:work@JKFlipflop.q
      |vpiOperand:
      \_operation: , line:5:19, endln:5:23
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:19, endln:5:20
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:20, endln:5:21
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:20, endln:1:21, parent:work@JKFlipflop
              |vpiName:K
              |vpiFullName:work@JKFlipflop.K
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:22, endln:5:23
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:9, endln:5:10
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:7, parent:work@JKFlipflop
    |vpiName:w
    |vpiFullName:work@JKFlipflop.w
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:18, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:20, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:22, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:26, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:32, parent:work@JKFlipflop
|uhdmtopModules:
\_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1: , endln:7:9
  |vpiDefName:work@JKFlipflop
  |vpiName:work@JKFlipflop
  |vpiPort:
  \_port: (J), line:1:18, endln:1:19, parent:work@JKFlipflop
    |vpiName:J
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.J), line:1:18, endln:1:19, parent:work@JKFlipflop
        |vpiName:J
        |vpiFullName:work@JKFlipflop.J
  |vpiPort:
  \_port: (K), line:1:20, endln:1:21, parent:work@JKFlipflop
    |vpiName:K
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.K), line:1:20, endln:1:21, parent:work@JKFlipflop
        |vpiName:K
        |vpiFullName:work@JKFlipflop.K
  |vpiPort:
  \_port: (clk), line:1:22, endln:1:25, parent:work@JKFlipflop
    |vpiName:clk
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.clk), line:1:22, endln:1:25, parent:work@JKFlipflop
        |vpiName:clk
        |vpiFullName:work@JKFlipflop.clk
  |vpiPort:
  \_port: (reset), line:1:26, endln:1:31, parent:work@JKFlipflop
    |vpiName:reset
    |vpiDirection:1
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.reset), line:1:26, endln:1:31, parent:work@JKFlipflop
        |vpiName:reset
        |vpiFullName:work@JKFlipflop.reset
  |vpiPort:
  \_port: (q), line:1:32, endln:1:33, parent:work@JKFlipflop
    |vpiName:q
    |vpiDirection:2
    |vpiLowConn:
    \_ref_obj: 
      |vpiActual:
      \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
        |vpiName:q
        |vpiFullName:work@JKFlipflop.q
  |vpiContAssign:
  \_cont_assign: , line:5:9, endln:5:24, parent:work@JKFlipflop
    |vpiRhs:
    \_operation: , line:5:11, endln:5:17
      |vpiOpType:29
      |vpiOperand:
      \_operation: , line:5:12, endln:5:16
        |vpiOpType:28
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.J), line:5:12, endln:5:13
          |vpiName:J
          |vpiFullName:work@JKFlipflop.J
          |vpiActual:
          \_logic_net: (work@JKFlipflop.J), line:1:18, endln:1:19, parent:work@JKFlipflop
        |vpiOperand:
        \_operation: , line:5:14, endln:5:15
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.q), line:5:15, endln:5:16
            |vpiName:q
            |vpiFullName:work@JKFlipflop.q
            |vpiActual:
            \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
      |vpiOperand:
      \_operation: , line:5:19, endln:5:23
        |vpiOpType:28
        |vpiOperand:
        \_operation: , line:5:19, endln:5:20
          |vpiOpType:4
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.K), line:5:20, endln:5:21
            |vpiName:K
            |vpiFullName:work@JKFlipflop.K
            |vpiActual:
            \_logic_net: (work@JKFlipflop.K), line:1:20, endln:1:21, parent:work@JKFlipflop
        |vpiOperand:
        \_ref_obj: (work@JKFlipflop.q), line:5:22, endln:5:23
          |vpiName:q
          |vpiFullName:work@JKFlipflop.q
          |vpiActual:
          \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
    |vpiLhs:
    \_ref_obj: (work@JKFlipflop.w), line:5:9, endln:5:10
      |vpiName:w
      |vpiFullName:work@JKFlipflop.w
      |vpiActual:
      \_logic_net: (work@JKFlipflop.w), line:4:7, endln:4:8, parent:work@JKFlipflop
        |vpiName:w
        |vpiFullName:work@JKFlipflop.w
        |vpiNetType:1
  |vpiModule:
  \_module: work@D_Flipflop (work@JKFlipflop.dff) dut.sv:6: , parent:work@JKFlipflop
    |vpiDefName:work@D_Flipflop
    |vpiName:dff
    |vpiFullName:work@JKFlipflop.dff
    |vpiProcess:
    \_always: , line:12:4, endln:18:7, parent:work@JKFlipflop.dff
      |vpiAlwaysType:1
      |vpiStmt:
      \_event_control: , line:12:10, endln:18:7
        |vpiCondition:
        \_operation: , line:12:12, endln:12:19
          |vpiOpType:39
          |vpiOperand:
          \_ref_obj: (work@JKFlipflop.dff.clk), line:12:20, endln:12:23
            |vpiName:clk
            |vpiFullName:work@JKFlipflop.dff.clk
            |vpiActual:
            \_logic_net: (work@JKFlipflop.dff.clk), line:9:22, endln:9:25, parent:work@JKFlipflop.dff
              |vpiName:clk
              |vpiFullName:work@JKFlipflop.dff.clk
        |vpiStmt:
        \_begin: (work@JKFlipflop.dff), line:13:4, endln:18:7
          |vpiFullName:work@JKFlipflop.dff
          |vpiStmt:
          \_if_else: , line:14:4, endln:17:10, parent:work@JKFlipflop.dff
            |vpiCondition:
            \_ref_obj: (work@JKFlipflop.dff.reset), line:14:7, endln:14:12
              |vpiName:reset
              |vpiFullName:work@JKFlipflop.dff.reset
              |vpiActual:
              \_logic_net: (work@JKFlipflop.dff.reset), line:9:26, endln:9:31, parent:work@JKFlipflop.dff
                |vpiName:reset
                |vpiFullName:work@JKFlipflop.dff.reset
            |vpiStmt:
            \_assignment: , line:15:4, endln:15:10
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:15:4, endln:15:5
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
                  |vpiName:q
                  |vpiFullName:work@JKFlipflop.dff.q
                  |vpiNetType:48
              |vpiRhs:
              \_constant: , line:15:6, endln:15:10
                |vpiConstType:3
                |vpiDecompile:1'b0
                |vpiSize:1
                |BIN:0
            |vpiElseStmt:
            \_assignment: , line:17:4, endln:17:9
              |vpiOpType:82
              |vpiBlocking:1
              |vpiLhs:
              \_ref_obj: (work@JKFlipflop.dff.q), line:17:4, endln:17:5
                |vpiName:q
                |vpiFullName:work@JKFlipflop.dff.q
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
              |vpiRhs:
              \_ref_obj: (work@JKFlipflop.dff.Din), line:17:6, endln:17:9
                |vpiName:Din
                |vpiFullName:work@JKFlipflop.dff.Din
                |vpiActual:
                \_logic_net: (work@JKFlipflop.dff.Din), line:9:18, endln:9:21, parent:work@JKFlipflop.dff
                  |vpiName:Din
                  |vpiFullName:work@JKFlipflop.dff.Din
    |vpiPort:
    \_port: (Din), line:9:18, endln:9:21, parent:work@JKFlipflop.dff
      |vpiName:Din
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (w), line:6:17, endln:6:18
        |vpiName:w
        |vpiActual:
        \_logic_net: (work@JKFlipflop.w), line:4:7, endln:4:8, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.Din), line:9:18, endln:9:21, parent:work@JKFlipflop.dff
    |vpiPort:
    \_port: (clk), line:9:22, endln:9:25, parent:work@JKFlipflop.dff
      |vpiName:clk
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (clk), line:6:19, endln:6:22
        |vpiName:clk
        |vpiActual:
        \_logic_net: (work@JKFlipflop.clk), line:1:22, endln:1:25, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.clk), line:9:22, endln:9:25, parent:work@JKFlipflop.dff
    |vpiPort:
    \_port: (reset), line:9:26, endln:9:31, parent:work@JKFlipflop.dff
      |vpiName:reset
      |vpiDirection:1
      |vpiHighConn:
      \_ref_obj: (reset), line:6:23, endln:6:28
        |vpiName:reset
        |vpiActual:
        \_logic_net: (work@JKFlipflop.reset), line:1:26, endln:1:31, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.reset), line:9:26, endln:9:31, parent:work@JKFlipflop.dff
    |vpiPort:
    \_port: (q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
      |vpiName:q
      |vpiDirection:2
      |vpiTypedef:
      \_logic_typespec: , line:11:11, endln:11:14
      |vpiHighConn:
      \_ref_obj: (q), line:6:29, endln:6:30
        |vpiName:q
        |vpiActual:
        \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
      |vpiLowConn:
      \_ref_obj: 
        |vpiActual:
        \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.Din), line:9:18, endln:9:21, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.clk), line:9:22, endln:9:25, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.reset), line:9:26, endln:9:31, parent:work@JKFlipflop.dff
    |vpiNet:
    \_logic_net: (work@JKFlipflop.dff.q), line:9:32, endln:9:33, parent:work@JKFlipflop.dff
    |vpiInstance:
    \_module: work@JKFlipflop (work@JKFlipflop) dut.sv:1: , endln:7:9
  |vpiNet:
  \_logic_net: (work@JKFlipflop.w), line:4:7, endln:4:8, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.J), line:1:18, endln:1:19, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.K), line:1:20, endln:1:21, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.clk), line:1:22, endln:1:25, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.reset), line:1:26, endln:1:31, parent:work@JKFlipflop
  |vpiNet:
  \_logic_net: (work@JKFlipflop.q), line:1:32, endln:1:33, parent:work@JKFlipflop
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 3
[   NOTE] : 6

