

================================================================
== Vitis HLS Report for 'gesvj_double_5_6_1_1_Pipeline_OUT_S'
================================================================
* Date:           Tue Apr  4 19:45:41 2023

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        hls_EstimateMotion
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu50-fsvh2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  60.00 ns|  1.914 ns|    16.20 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        8|        8|  0.480 us|  0.480 us|    8|    8|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- OUT_S   |        6|        6|         2|          1|          1|     6|       yes|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|      20|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     -|        -|       -|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|      36|    -|
|Register             |        -|     -|        9|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     0|        9|      56|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|     0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+----+---+----+------------+------------+
    |    Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+----+---+----+------------+------------+
    |add_ln593_fu_81_p2   |         +|   0|  0|  10|           3|           1|
    |icmp_ln593_fu_75_p2  |      icmp|   0|  0|   8|           3|           3|
    |ap_enable_pp0        |       xor|   0|  0|   2|           1|           2|
    +---------------------+----------+----+---+----+------------+------------+
    |Total                |          |   0|  0|  20|           7|           6|
    +---------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_done_int              |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_sig_allocacmp_i       |   9|          2|    3|          6|
    |i_10_fu_36               |   9|          2|    3|          6|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  36|          8|    8|         16|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+---+----+-----+-----------+
    |           Name          | FF| LUT| Bits| Const Bits|
    +-------------------------+---+----+-----+-----------+
    |ap_CS_fsm                |  1|   0|    1|          0|
    |ap_done_reg              |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |  1|   0|    1|          0|
    |i_10_fu_36               |  3|   0|    3|          0|
    |zext_ln593_reg_107       |  3|   0|   64|         61|
    +-------------------------+---+----+-----+-----------+
    |Total                    |  9|   0|   70|         61|
    +-------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------+-----+-----+------------+------------------------------------------+--------------+
|    RTL Ports   | Dir | Bits|  Protocol  |               Source Object              |    C Type    |
+----------------+-----+-----+------------+------------------------------------------+--------------+
|ap_clk          |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|ap_rst          |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|ap_start        |   in|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|ap_done         |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|ap_idle         |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|ap_ready        |  out|    1|  ap_ctrl_hs|  gesvj<double, 5, 6, 1, 1>_Pipeline_OUT_S|  return value|
|sigma_address0  |  out|    3|   ap_memory|                                     sigma|         array|
|sigma_ce0       |  out|    1|   ap_memory|                                     sigma|         array|
|sigma_q0        |   in|   64|   ap_memory|                                     sigma|         array|
|S_address0      |  out|    3|   ap_memory|                                         S|         array|
|S_ce0           |  out|    1|   ap_memory|                                         S|         array|
|S_we0           |  out|    1|   ap_memory|                                         S|         array|
|S_d0            |  out|   64|   ap_memory|                                         S|         array|
+----------------+-----+-----+------------+------------------------------------------+--------------+

