// (C) 2001-2024 Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions and other 
// software and tools, and its AMPP partner logic functions, and any output 
// files from any of the foregoing (including device programming or simulation 
// files), and any associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License Subscription 
// Agreement, Intel FPGA IP License Agreement, or other applicable 
// license agreement, including, without limitation, that your use is for the 
// sole purpose of programming logic devices manufactured by Intel and sold by 
// Intel or its authorized distributors.  Please refer to the applicable 
// agreement for further details.


// Copyright 2022 Intel Corporation.
//
// THIS SOFTWARE MAY CONTAIN PREPRODUCTION CODE AND IS PROVIDED BY THE
// COPYRIGHT HOLDERS AND CONTRIBUTORS "AS IS" AND ANY EXPRESS OR IMPLIED
// WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF
// MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE
// DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT HOLDER OR CONTRIBUTORS BE
// LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL, SPECIAL, EXEMPLARY, OR
// CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT LIMITED TO, PROCUREMENT OF
// SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA, OR PROFITS; OR
// BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF LIABILITY,
// WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING NEGLIGENCE
// OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,
// EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
//
///////////////////////////////////////////////////////////////////////
// ===================================================================
// Flops macros 
// ===================================================================

`define RTLGEN_CCV_AFU_FF(rtl_clk, rst_n, rst_val, d, q) \
    always_ff @(posedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else        q <= d;

`define RTLGEN_CCV_AFU_EN_FF(rtl_clk, rst_n, rst_val, en, d, q) \
    always_ff @(posedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else \
            if (en) q <= d;

`define RTLGEN_CCV_AFU_FF_NEGEDGE(rtl_clk, rst_n, rst_val, d, q) \
    always_ff @(negedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else        q <= d;

`define RTLGEN_CCV_AFU_EN_FF_NEGEDGE(rtl_clk, rst_n, rst_val, en, d, q) \
    always_ff @(negedge rtl_clk) \
        if (!rst_n) q <= rst_val; \
        else \
            if (en) q <= d;

`define RTLGEN_CCV_AFU_FF_RSTD(rtl_clk, rst_n, rst_val, d, q) \
   genvar \gen_``d`` ; \
   generate \
      if (1) begin : \ff_rstd_``d`` \
         logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec; \
         assign rst_vec = !rst_n ? ~rst_val : '0; \
         assign set_vec = !rst_n ? rst_val : '0; \
         assign d_vec = d; \
         assign q = q_vec; \
         for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)  \
            always_ff @(posedge rtl_clk) \
               if (rst_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '0; \
               else if (set_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '1; \
               else   \
                  q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ]; \
      end \
   endgenerate       

`define RTLGEN_CCV_AFU_EN_FF_RSTD(rtl_clk, rst_n, rst_val, en, d, q) \
   genvar \gen_``d`` ; \
   generate \
      if (1) begin : \en_ff_rstd_``d`` \
         logic [$bits(q)-1:0] rst_vec, set_vec, d_vec, q_vec; \
         assign rst_vec = !rst_n ? ~rst_val : '0; \
         assign set_vec = !rst_n ? rst_val : '0; \
         assign d_vec = d; \
         assign q = q_vec; \
         for ( \gen_``d`` = 0 ; \gen_``d`` < $bits(q) ; \gen_``d`` = \gen_``d`` + 1)  \
            always_ff @(posedge rtl_clk) \
               if (rst_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '0; \
               else if (set_vec[ \gen_``d`` ]) \
                  q_vec[ \gen_``d`` ] <= '1; \
               else if (en)  \
                  q_vec[ \gen_``d`` ] <= d_vec[ \gen_``d`` ]; \
      end \
   endgenerate       


`ifdef QUESTA_INTEL_OEM
`pragma questa_oem_00 "S1GUrC2jziQGFCq1WnKTTiX0tux9Ts3LvxtGsW/r0MLQDnFaRrf1Q/z0i6gRM8P1TzNxXCrYkS/oRstnfDdOmiR1jaiEm/CT8OJ+6H5yOCLeA8PwMTSyCePCkUYRFnpclgwBDcHx9Ai+/b/8DDkmsQGlSvaa6lRdhfgq1tufZL1dyzU9cd9kmTu45U8pRDhZbpZT2HQCOPX+oDwpOWMbVBXay6Y5GENn7g1OwAUXrLixKMnzmiYa3QfJ+/J6vDvvL18d2i1iCy8hOOFEUDVzxhNCaXRGyzzAPvuX4ywAajclu0rzOpd+vog6jpUloCX7ZxBml8VHJWfChK/Z6oqFYlJT+iEMbCBeO5vvoWkseY78Nex4aW/SU5OZ1wuwPuzXZ0vR64x00Elc8iDG2OiK0AOHu5xStUs2Azp7zSJPCmlhvlOI138Ocn1A6eq1TncfP416fXplacZViS0+gOHqysyzcOTSakciD6CQ23rRGb3ZH+t6TyDptdTX9bEJ1pXPQcbkijkrmdKPgn4+slY5vcItgBhepBbx48t/p/c8phK/A1GS1GBc9/0BJvdtgm8EGFliiCBGsX6RulxJLV4JthBufuaIDjkvZL5UwDKPs6omEKC9VZzKysQ68oS19EP80I5tCuyeygwf6F6qnfnuVFz7p4Yz8u77fEfpj5lZ59eY1cDGqVpkerj/5iH6o0lNINMXDdbsFkeQg1kgJ3a0im0pKhqzVULu/RHNFW6tlZnyXjr0W0LUb7i71tov4rjESKs6w7lPGznb+g5QVE7ATZhMYFOz+guPl4PlrM85cbF4h6N6QJwyUEGo+xr6th9tMavJvqrPX+8gxJrr4PsD1t8NTKJVhEFH2bzLtLmW1R88B5UKU/30uaalwmnNVwfL3anXB5yAmou6jB3b7IShA6Ya8KkRKv4knFFOatbwn0pXQ3R/nbg1sWlzEMq6jebrBOuxZW1gMsWdK1ETtckCD96AI5AGwRfz9KAHjazM3MMRmdPzxGpj2JHIlKsX0TM+"
`endif