// Seed: 1027401772
module module_0 (
    input uwire id_0,
    output tri0 id_1,
    output wor id_2,
    output tri0 id_3,
    input wand id_4,
    input wire id_5,
    input uwire id_6,
    input tri1 id_7,
    input tri id_8,
    input tri0 id_9,
    input wand id_10,
    output supply0 id_11,
    input wor id_12,
    output tri1 id_13,
    input uwire id_14,
    input wor id_15,
    output tri0 id_16
    , id_19,
    output wor id_17
);
  wire id_20;
endmodule
module module_1 (
    input uwire id_0,
    input wire id_1
    , id_16,
    output wor id_2,
    input tri id_3,
    input uwire id_4,
    input wand id_5,
    output supply0 id_6
    , id_17,
    inout tri0 id_7,
    output supply0 id_8,
    output wand id_9,
    input wire id_10,
    input tri1 id_11,
    input wor id_12,
    output wor id_13,
    input wire id_14
);
  always @(-1 or posedge id_5);
  module_0 modCall_1 (
      id_0,
      id_8,
      id_13,
      id_2,
      id_1,
      id_5,
      id_0,
      id_12,
      id_1,
      id_7,
      id_4,
      id_9,
      id_10,
      id_2,
      id_1,
      id_12,
      id_2,
      id_7
  );
  assign modCall_1.id_16 = 0;
endmodule
