# MulticycleProcessor-Verilog
A multicycle processor with MIPS instruction set architecture simulated in Verilog using the structure below.
![media_6db_6dbba441-0056-40ae-adc0-e266f7d25d71_phpDKilOh](https://user-images.githubusercontent.com/91927297/190828798-5944d3f8-057c-4430-8c59-757cc6b89f81.png)
Compared to the single-cycle, a multi-cycle processor does one instruction in multiple cycles in order to not limit the speed to the slowest instruction.
