# SPDX-License-Identifier: Apache-2.0
# Copyright 2020 Blue Cheetah Analog Design Inc.
#
# Licensed under the Apache License, Version 2.0 (the "License");
# you may not use this file except in compliance with the License.
# You may obtain a copy of the License at
#
#     http://www.apache.org/licenses/LICENSE-2.0
#
# Unless required by applicable law or agreed to in writing, software
# distributed under the License is distributed on an "AS IS" BASIS,
# WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
# See the License for the specific language governing permissions and
# limitations under the License.

lay_class: bag.layout.util.IPMarginTemplate
impl_lib: AAA_TXANLG
impl_cell: cdsffmpt_txanlg
root_dir: gen_outputs/ip_blocks/cdsffmpt_txanlg
model_supply_wrap_mode: TOP
model_type: VERILOG
layout_type: GDS
name_prefix: 'cdsffmpt_txanlg_'
name_suffix: ''
exact_cell_names: [cdsffmpt_txanlg]

lef_config:
  detail_layers: [3, 4, 5]

params:
  cls_name: xbase.layout.mos.top.GenericWrapper
  params:
    cls_name: aib_ams.layout.txanlg.TXAnalog
    params:
      pinfo:
        lch: 36
        top_layer: 4
        row_specs:
          - mos_type: nch
            width: 4
            threshold: standard
            bot_wires:
              data:
                - wires: ['sup', 'sig<0:2>']
                - wires: ['sig<0>', 'padout']
              shared: [sup]
            top_wires: ['sig<0:2>']
            flip: True
          - mos_type: pch
            width: 4
            threshold: standard
            top_wires:
              data:
                - wires: ['sig<0:2>', 'sup']
                - wires: ['padout', 'sig<2>']
              shared: [sup]
            bot_wires: ['sig<0:2>']
        tr_widths: {}
        tr_spaces: {}

      buf_ctrl_lv_params:
        segn_list: [1, 1]
        segp_list: [1, 1]
        w_n: 4
        w_p: 4
      buf_data_lv_params:
        segn_list: [2, 2]
        segp_list: [2, 2]
        w_n: 4
        w_p: 4
      ctrl_lv_params:
        buf_seg_list: [1]
        seg_dict: {pd: 6, prst: 2, pu: 4, rst: 2}
        stack_p: 2
        in_upper: True
        w_dict: {pd: 4, pu: 4, rst: 4}
      data_lv_params:
        buf_segn_list: [8]
        buf_segp_list: [4]
        seg_dict: {pd: 6, prst: 2, pu: 4, rst: 2}
        stack_p: 2
        in_upper: True
        w_dict: {pd: 4, pu: 4, rst: 4}
      drv_params:
        pupd_params: {seg_n: 1, seg_p: 1, stack: 4, w_n: 4, w_p: 4}
        unit_params: {seg_n: 8, seg_nand: 4, seg_nor: 4, seg_p: 8, w_n: 4, w_n_nand: 4,
                      w_n_nor: 4, w_p: 4, w_p_nand: 4, w_p_nor: 4}

model_params:
  XDRV:
    XPUPD: {view_name: ''}
    XSUM: {view_name: ''}
    XUNIT<5:0>:
      XNAND: {view_name: ''}
      XNOR: {view_name: ''}
      Xpupd: {view_name: ''}
  XLV_DIN:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_ITX_EN:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_NDRV<1:0>:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFP:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_PD:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_PDRV<1:0>:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
  XLV_PU:
    XBUF:
      XINV0: {view_name: ''}
      XINV1: {view_name: ''}
    XLEV:
      XBUFN:
        XINV: {view_name: ''}
      XCORE: {view_name: ''}
