
****** Vivado v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source get_cs_ip.tcl
# set_param route.incremental.lockGR 0
# set_param project.singleFileAddWarning.threshold 0
# set_param chipscope.flow 0
# set part xc7z010clg400-1
# set ip_vlnv xilinx.com:ip:xsdbm:3.0
# set ip_module_name dbg_hub_CV
# set params {{{PARAM_VALUE.C_BSCAN_MODE} {false} {PARAM_VALUE.C_BSCAN_MODE_WITH_CORE} {false} {PARAM_VALUE.C_CLK_INPUT_FREQ_HZ} {300000000} {PARAM_VALUE.C_ENABLE_CLK_DIVIDER} {false} {PARAM_VALUE.C_EN_BSCANID_VEC} {false} {PARAM_VALUE.C_NUM_BSCAN_MASTER_PORTS} {0} {PARAM_VALUE.C_TWO_PRIM_MODE} {false} {PARAM_VALUE.C_USER_SCAN_CHAIN} {1} {PARAM_VALUE.C_USE_EXT_BSCAN} {false} {PARAM_VALUE.C_XSDB_NUM_SLAVES} {1}}}
# set output_xci c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/out/result.xci
# set output_dcp c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/out/result.dcp
# set output_dir c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/out
# set ip_repo_paths C:/Users/lsneler/Desktop/Repo/JPEG_conv/IP_Core_repo
# set ip_output_repo C:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/ip
# set ip_cache_permissions {read write}
# set oopbus_ip_repo_paths [get_param chipscope.oopbus_ip_repo_paths]
# set synth_opts {}
# set xdc_files {}
# source {C:/Xilinx/Vivado/2017.2/scripts/ip/ipxchipscope.tcl}
INFO: [ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
Current project path is 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/run'
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/IP_Core_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'dbg_hub_CV'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'dbg_hub_CV'...
synth_opts = 
INFO: [Netlist 29-17] Analyzing 18 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.2
INFO: [Device 21-403] Loading part xc7z010clg400-1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 6 instances were transformed.
  RAM32M => RAM32M (RAMS32, RAMS32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32): 6 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2017.2 (64-bit) build 1909853
INFO: [Coretcl 2-1485] Using cached IP synthesis design for IP c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/run/prj_ip_0.srcs/sources_1/ip/dbg_hub_CV/dbg_hub_CV.xci : c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.cache/ip/2017.2/7b29c67c0a29971e/dbg_hub_CV.dcp
config_ip_cache: Time (s): cpu = 00:00:03 ; elapsed = 00:00:13 . Memory (MB): peak = 532.145 ; gain = 160.016
Running: write_checkpoint -force dbg_hub_CV.dcp
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Common 17-1381] The checkpoint 'c:/Users/lsneler/Desktop/Repo/JPEG_conv/raw2jpeg/raw2jpeg.runs/impl_1/.Xil/Vivado-5816-rtrkos034/dbg_hub_CV.1/run/dbg_hub_CV.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 1042.160 ; gain = 510.016
INFO: [#UNDEF] Time taken for copying files = 6840
# set failed [catch {ipx::chipscope::gen_and_synth_ip $part $ip_vlnv $ip_module_name $params $output_xci $output_dcp $output_dir $ip_repo_paths $ip_output_repo $ip_cache_permissions $oopbus_ip_repo_paths $synth_opts $xdc_files} errMessage]
# if { $failed } {
# send_msg_id {IP_Flow-19-3805} ERROR "Failed to generate and synthesize debug IP $ip_vlnv. \n $errMessage"
#   exit 1
# }
INFO: [Common 17-206] Exiting Vivado at Tue Aug 20 10:50:08 2019...
