# Compile of 2N_bit_FA_TB.vhd was successful.
# Compile of Adder_test_tmp.vhd was successful.
# Compile of And_gate_Test.vhd was successful.
# Compile of Counter.vhd was successful.
# Compile of D_FlipFlop_TB.vhd was successful.
# Compile of MUL_TB.vhd was successful.
# Compile of n_bit_adder_test.vhd was successful.
# Compile of nX2_bit_FA_TB.vhd was successful.
# Compile of one_bit_adder_test_struct.vhd was successful.
# Compile of Or_gate_Test.vhd was successful.
# Compile of Test_Counter.vhd was successful.
# Compile of Xor_gate_Test.vhd was successful.
# Compile of 2N_bit_FA.vhd was successful.
# Compile of And_Gate.vhd was successful.
# Compile of D_FlipFlop.vhd was successful.
# Compile of MAC_stract.vhd was successful.
# Compile of Or_Gate.vhd was successful.
# Compile of Shift_reg.vhd was successful with warnings.
# Compile of Xor_Gate.vhd was successful.
# Compile of n_Bit_Adder.vhd was successful.
# Compile of n_bit_Adder_behavioral.vhd was successful.
# Compile of n_bit_mul_behavioral.vhd was successful.
# Compile of one_bit_adder_struct.vhd was successful.
# Compile of Shift_TB.vhd was successful.
# Compile of Shift_Reg_working.vhd was successful.
# Compile of Shift_Reg_Working_TB.vhd was successful.
# Compile of Minimaizer_Maximaizer.vhd was successful.
# Compile of Min_Max_TB.vhd was successful.
# Compile of Aritmetic_Unit.vhd was successful with warnings.
# Compile of Aritmetic_Unit_TB.vhd was successful.
# Compile of Selector_FA.vhd was successful.
# Compile of Selector_MUL.vhd was successful with warnings.
# Compile of Mux4_1.vhd was successful.
# Compile of Output_Selector.vhd was successful.
# Compile of Shift_reg_MUXER.vhd was successful.
# Compile of Shift_Reg_Muxer_TB.vhd was successful.
# Compile of Mux8_1.vhd was successful.
# Compile of Selector_FA_TB.vhd was successful.
# Compile of ALU.vhd was successful.
# Compile of ALU_TB.vhd was successful.
# Compile of MAC_TB.vhd was successful.
# 41 compiles, 0 failed with no errors. 
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# ** Failure: (vsim-3817) Port "enable" of entity "mac_struct" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MAC_mapping File: C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd Line: 14
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# ** Fatal: Bad library format, library not compiled with ALTERA compiler.
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL File: C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd Line: 79
# FATAL ERROR while loading design
# Error loading design
# Compile of MAC_stract.vhd was successful.
# Compile of MAC_TB.vhd was successful.
vsim -gui work.mac_struct
# vsim -gui work.mac_struct 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
add wave -position end  sim:/mac_struct/clk
add wave -position end  sim:/mac_struct/RST
add wave -position end  sim:/mac_struct/enable
add wave -position end  sim:/mac_struct/inputA
add wave -position end  sim:/mac_struct/selector_MUL_in
add wave -position end  sim:/mac_struct/selector_FA_in
add wave -position end  sim:/mac_struct/output2N
add wave -position end  sim:/mac_struct/inA_tmp
add wave -position end  sim:/mac_struct/inB_tmp
add wave -position end  sim:/mac_struct/transfer
add wave -position end  sim:/mac_struct/carryOut2N_tmp
add wave -position end  sim:/mac_struct/resualt_FA
add wave -position end  sim:/mac_struct/resualt_MUL
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /mac_struct/MUL
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_struct/MUL
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /mac_struct/MUL
restart -f
add wave -position end  sim:/mac_struct/clk
add wave -position end  sim:/mac_struct/RST
add wave -position end  sim:/mac_struct/enable
add wave -position end  sim:/mac_struct/inputA
add wave -position end  sim:/mac_struct/selector_MUL_in
add wave -position end  sim:/mac_struct/selector_FA_in
add wave -position end  sim:/mac_struct/output2N
add wave -position end  sim:/mac_struct/inA_tmp
add wave -position end  sim:/mac_struct/inB_tmp
add wave -position end  sim:/mac_struct/transfer
add wave -position end  sim:/mac_struct/carryOut2N_tmp
add wave -position end  sim:/mac_struct/resualt_FA
add wave -position end  sim:/mac_struct/resualt_MUL
quit -sim
vsim -gui work.mac_tb
# vsim -gui work.mac_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.mac_tb(rtl)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
add wave -position end  sim:/mac_tb/clk_q
add wave -position end  sim:/mac_tb/RST_q
add wave -position end  sim:/mac_tb/inA_tmp
add wave -position end  sim:/mac_tb/inB_tmp
add wave -position end  sim:/mac_tb/output_MAC
add wave -position end  sim:/mac_tb/selector_FA_in_tmp
run
# ** Error: output_MAC error 0
#    Time: 7 ns  Iteration: 0  Instance: /mac_tb
# ** Error: output_MAC error 0
#    Time: 14 ns  Iteration: 0  Instance: /mac_tb
quit -sim
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
quit -sim
# Compile of Aritmetic_Unit.vhd failed with 4 errors.
# Compile of Aritmetic_Unit.vhd failed with 3 errors.
# Compile of Aritmetic_Unit.vhd was successful with warnings.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
quit -sim
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run -continue
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
step
step
step
step
# Next activity is in 1 ns.
run -continue
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run -continue
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run -continue
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
restart -f
# ** Warning: Design size of 878 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
run -continue
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 22 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 24 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 26 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 28 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 34 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 34 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 38 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 38 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 39 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 41 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 43 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 45 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 47 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# Break in Process line__87 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/MAC_stract.vhd line 91
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 53 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 53 ns  Iteration: 0  Instance: /alu_tb
# Break in Process line__36 at C:/Users/Dell/Desktop/programs/CPU/CPU/Ass1New/Selector_FA.vhd line 72
quit -sim
# Compile of MAC_stract.vhd was successful.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
quit -sim
# Compile of MAC_stract.vhd was successful.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_1 Failed
#    Time: 15 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
quit -sim
# Compile of MAC_stract.vhd failed with 1 errors.
# Compile of MAC_stract.vhd was successful.
vsim -gui work.alu_tb
# vsim -gui work.alu_tb 
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading ieee.std_logic_arith(body)
# Loading ieee.std_logic_unsigned(body)
# Loading work.alu_tb(rtl)
# Loading work.alu(arch_alu)
# Loading work.aritmetic_unit(arch_aritmetic_unit)
# Loading work.mac_struct(arch_mac_struct)
# Loading work.n_bit_multiplication_behavioral(behavioral_arch)
# Loading work.nx2_bit_full_adder(arch_2n_bit_full_adder)
# Loading work.xor_gate(xor_gate)
# Loading work.full_adder_struct(arch_full_adder)
# Loading work.and_gate(and_gate)
# Loading work.or_gate(or_gate)
# Loading work.selector_fa(behavioral_arch)
# Loading work.selector_mul(behavioral_arch)
# Loading work.minimazier_maximaizer(arch_minimazier_maximaizer)
# Loading work.shift_reg_muxer(dataflow)
# Loading work.mux4_1(dataflow)
# Loading work.output_selector(dataflow)
# Loading work.mux8_1(dataflow)
# ** Warning: Design size of 895 instances exceeds ModelSim ALTERA recommended capacity.
# This may because you are loading cell libraries which are not recommended with
# the ModelSim Altera version. Expect performance to be adversely affected.
add wave -position end  sim:/alu_tb/A_in
add wave -position end  sim:/alu_tb/B_in
add wave -position end  sim:/alu_tb/HI_trans
add wave -position end  sim:/alu_tb/LO_trans
add wave -position end  sim:/alu_tb/Op_in
add wave -position end  sim:/alu_tb/clock
run
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 0  Instance: /alu_tb/ALU_1/ARU/MUL_mapping
# ** Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
#    Time: 0 ps  Iteration: 1  Instance: /alu_tb/ALU_1/ARU/MAC_mapping/MUL
# ** Error: Test 1 Failed
#    Time: 1 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 2 Failed
#    Time: 3 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 3 Failed
#    Time: 5 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 4 Failed
#    Time: 7 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 5 Failed
#    Time: 9 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 6_2 Failed
#    Time: 19 ns  Iteration: 0  Instance: /alu_tb
# ** Error: Test 1 Failed
#    Time: 20 ns  Iteration: 0  Instance: /alu_tb
quit -sim
