Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.1 (win64) Build 3247384 Thu Jun 10 19:36:33 MDT 2021
| Date         : Mon Jan  2 11:00:36 2023
| Host         : LAPTOP-07KLTU7T running 64-bit major release  (build 9200)
| Command      : report_utilization -file SYSTEM_TOP_utilization_placed.rpt -pb SYSTEM_TOP_utilization_placed.pb
| Design       : SYSTEM_TOP
| Device       : xczu9egffvb1156-2
| Design State : Fully Placed
-----------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists

1. CLB Logic
------------

+----------------------------+------+-------+------------+-----------+-------+
|          Site Type         | Used | Fixed | Prohibited | Available | Util% |
+----------------------------+------+-------+------------+-----------+-------+
| CLB LUTs                   | 7916 |     0 |          0 |    274080 |  2.89 |
|   LUT as Logic             | 3308 |     0 |          0 |    274080 |  1.21 |
|   LUT as Memory            | 4608 |     0 |          0 |    144000 |  3.20 |
|     LUT as Distributed RAM | 4608 |     0 |            |           |       |
|     LUT as Shift Register  |    0 |     0 |            |           |       |
| CLB Registers              | 4484 |     0 |          0 |    548160 |  0.82 |
|   Register as Flip Flop    | 4484 |     0 |          0 |    548160 |  0.82 |
|   Register as Latch        |    0 |     0 |          0 |    548160 |  0.00 |
| CARRY8                     |   13 |     0 |          0 |     34260 |  0.04 |
| F7 Muxes                   | 2606 |     0 |          0 |    137040 |  1.90 |
| F8 Muxes                   | 1251 |     0 |          0 |     68520 |  1.83 |
| F9 Muxes                   |  512 |     0 |          0 |     34260 |  1.49 |
+----------------------------+------+-------+------------+-----------+-------+


1.1 Summary of Registers by Type
--------------------------------

+-------+--------------+-------------+--------------+
| Total | Clock Enable | Synchronous | Asynchronous |
+-------+--------------+-------------+--------------+
| 0     |            _ |           - |            - |
| 0     |            _ |           - |          Set |
| 0     |            _ |           - |        Reset |
| 0     |            _ |         Set |            - |
| 0     |            _ |       Reset |            - |
| 0     |          Yes |           - |            - |
| 58    |          Yes |           - |          Set |
| 879   |          Yes |           - |        Reset |
| 0     |          Yes |         Set |            - |
| 3547  |          Yes |       Reset |            - |
+-------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+------+-------+------------+-----------+-------+
|                  Site Type                 | Used | Fixed | Prohibited | Available | Util% |
+--------------------------------------------+------+-------+------------+-----------+-------+
| CLB                                        | 1553 |     0 |          0 |     34260 |  4.53 |
|   CLBL                                     |  541 |     0 |            |           |       |
|   CLBM                                     | 1012 |     0 |            |           |       |
| LUT as Logic                               | 3308 |     0 |          0 |    274080 |  1.21 |
|   using O5 output only                     |   65 |       |            |           |       |
|   using O6 output only                     | 2738 |       |            |           |       |
|   using O5 and O6                          |  505 |       |            |           |       |
| LUT as Memory                              | 4608 |     0 |          0 |    144000 |  3.20 |
|   LUT as Distributed RAM                   | 4608 |     0 |            |           |       |
|     using O5 output only                   |    0 |       |            |           |       |
|     using O6 output only                   | 4608 |       |            |           |       |
|     using O5 and O6                        |    0 |       |            |           |       |
|   LUT as Shift Register                    |    0 |     0 |            |           |       |
| CLB Registers                              | 4484 |     0 |          0 |    548160 |  0.82 |
|   Register driven from within the CLB      |  989 |       |            |           |       |
|   Register driven from outside the CLB     | 3495 |       |            |           |       |
|     LUT in front of the register is unused | 1676 |       |            |           |       |
|     LUT in front of the register is used   | 1819 |       |            |           |       |
| Unique Control Sets                        |  784 |       |          0 |     68520 |  1.14 |
+--------------------------------------------+------+-------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| Block RAM Tile |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB36/FIFO* |    0 |     0 |          0 |       912 |  0.00 |
|   RAMB18       |    0 |     0 |          0 |      1824 |  0.00 |
+----------------+------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+-----------+------+-------+------------+-----------+-------+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----------+------+-------+------------+-----------+-------+
| DSPs      |    0 |     0 |          0 |      2520 |  0.00 |
+-----------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   45 |     0 |          0 |       328 | 13.72 |
| HPIOB_M          |   23 |     0 |          0 |        96 | 23.96 |
|   INPUT          |   13 |       |            |           |       |
|   OUTPUT         |   10 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |   22 |     0 |          0 |        96 | 22.92 |
|   INPUT          |   10 |       |            |           |       |
|   OUTPUT         |   12 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HDIOB_M          |    0 |     0 |          0 |        60 |  0.00 |
| HDIOB_S          |    0 |     0 |          0 |        60 |  0.00 |
| HPIOB_SNGL       |    0 |     0 |          0 |        16 |  0.00 |
| HPIOBDIFFINBUF   |    0 |     0 |          0 |        96 |  0.00 |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |        96 |  0.00 |
| HDIOBDIFFINBUF   |    0 |     0 |          0 |        60 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        32 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      1248 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        32 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        16 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |    2 |     0 |          0 |       404 |  0.50 |
|   BUFGCE             |    2 |     0 |          0 |       116 |  1.72 |
|   BUFGCE_DIV         |    0 |     0 |          0 |        16 |  0.00 |
|   BUFG_GT            |    0 |     0 |          0 |       168 |  0.00 |
|   BUFG_PS            |    0 |     0 |          0 |        72 |  0.00 |
|   BUFGCTRL*          |    0 |     0 |          0 |        32 |  0.00 |
| PLL                  |    0 |     0 |          0 |         8 |  0.00 |
| MMCM                 |    0 |     0 |          0 |         4 |  0.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+-----------------+------+-------+------------+-----------+-------+
|    Site Type    | Used | Fixed | Prohibited | Available | Util% |
+-----------------+------+-------+------------+-----------+-------+
| GTHE4_CHANNEL   |    0 |     0 |          0 |        24 |  0.00 |
| GTHE4_COMMON    |    0 |     0 |          0 |         6 |  0.00 |
| OBUFDS_GTE4     |    0 |     0 |          0 |        12 |  0.00 |
| OBUFDS_GTE4_ADV |    0 |     0 |          0 |        12 |  0.00 |
| PS8             |    0 |     0 |          0 |         1 |  0.00 |
| SYSMONE4        |    0 |     0 |          0 |         1 |  0.00 |
+-----------------+------+-------+------------+-----------+-------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    0 |     0 |          0 |         4 |  0.00 |
| DNA_PORTE2  |    0 |     0 |          0 |         1 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         1 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         1 |  0.00 |
| ICAPE3      |    0 |     0 |          0 |         2 |  0.00 |
| MASTER_JTAG |    0 |     0 |          0 |         1 |  0.00 |
| STARTUPE3   |    0 |     0 |          0 |         1 |  0.00 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------+------+---------------------+
| Ref Name | Used | Functional Category |
+----------+------+---------------------+
| RAMS64E1 | 4096 |                 CLB |
| FDRE     | 3547 |            Register |
| MUXF7    | 2606 |                 CLB |
| LUT6     | 2086 |                 CLB |
| MUXF8    | 1251 |                 CLB |
| FDCE     |  879 |            Register |
| LUT5     |  633 |                 CLB |
| RAMS64E  |  512 |                 CLB |
| MUXF9    |  512 |                 CLB |
| LUT4     |  401 |                 CLB |
| LUT2     |  306 |                 CLB |
| LUT1     |  195 |                 CLB |
| LUT3     |  192 |                 CLB |
| FDPE     |   58 |            Register |
| INBUF    |   23 |                 I/O |
| IBUFCTRL |   23 |              Others |
| OBUF     |   22 |                 I/O |
| CARRY8   |   13 |                 CLB |
| BUFGCE   |    2 |               Clock |
+----------+------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+---------------+------+
|    Ref Name   | Used |
+---------------+------+
| synapse_mem_0 |    1 |
| neuron_mem_0  |    1 |
+---------------+------+


