{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 8.1 Build 163 10/28/2008 SJ Web Edition " "Info: Version 8.1 Build 163 10/28/2008 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 0} { "Info" "IQEXE_START_BANNER_TIME" "Thu Nov 15 20:41:55 2018 " "Info: Processing started: Thu Nov 15 20:41:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 0}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus2 -c aes_quartus2 --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off aes_quartus2 -c aes_quartus2 --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 0}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clock " "Info: Assuming node \"clock\" is an undefined clock" {  } { { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } } { "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/program files/altera81we/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 0}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT_RESTRICTED" "clock memory memory aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\] aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29 235.07 MHz Internal " "Info: Clock \"clock\" Internal fmax is restricted to 235.07 MHz between source memory \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\]\" and destination memory \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29\"" { { "Info" "ITDB_CLOCK_TCH_TCL" "2.127 ns 2.127 ns 4.254 ns " "Info: fmax restricted to Clock High delay (2.127 ns) plus Clock Low delay (2.127 ns) : restricted to 4.254 ns. Expand message to see actual delay path." { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "4.025 ns + Longest memory memory " "Info: + Longest memory to memory delay is 4.025 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\] 1 MEM M4K_X37_Y27 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X37_Y27; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.731 ns) + CELL(0.150 ns) 1.969 ns aes_encrypt:inst4\|9rounds:inst\|encrypt_round:inst8\|add_round_key:inst\|lpm_xor0:inst1\|lpm_xor:lpm_xor_component\|xor_cascade\[2\]\[1\] 2 COMB LCCOMB_X22_Y35_N2 1 " "Info: 2: + IC(1.731 ns) + CELL(0.150 ns) = 1.969 ns; Loc. = LCCOMB_X22_Y35_N2; Fanout = 1; COMB Node = 'aes_encrypt:inst4\|9rounds:inst\|encrypt_round:inst8\|add_round_key:inst\|lpm_xor0:inst1\|lpm_xor:lpm_xor_component\|xor_cascade\[2\]\[1\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.881 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] } "NODE_NAME" } } { "lpm_xor.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_xor.tdf" 38 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.950 ns) + CELL(0.106 ns) 4.025 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29 3 MEM M4K_X17_Y23 1 " "Info: 3: + IC(1.950 ns) + CELL(0.106 ns) = 4.025 ns; Loc. = M4K_X17_Y23; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.056 ns" { aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 10840 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.344 ns ( 8.55 % ) " "Info: Total cell delay = 0.344 ns ( 8.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "3.681 ns ( 91.45 % ) " "Info: Total interconnect delay = 3.681 ns ( 91.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] {} aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } { 0.000ns 1.731ns 1.950ns } { 0.088ns 0.150ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "0.030 ns - Smallest " "Info: - Smallest clock skew is 0.030 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.953 ns + Shortest memory " "Info: + Shortest clock path from clock \"clock\" to destination memory is 2.953 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 12538 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 12538; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.190 ns) + CELL(0.660 ns) 2.953 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29 3 MEM M4K_X17_Y23 1 " "Info: 3: + IC(1.190 ns) + CELL(0.660 ns) = 2.953 ns; Loc. = M4K_X17_Y23; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|ram_block5a360~porta_datain_reg29'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.850 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 10840 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 55.84 % ) " "Info: Total cell delay = 1.649 ns ( 55.84 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.304 ns ( 44.16 % ) " "Info: Total interconnect delay = 1.304 ns ( 44.16 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } { 0.000ns 0.000ns 0.114ns 1.190ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.923 ns - Longest memory " "Info: - Longest clock path from clock \"clock\" to source memory is 2.923 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 12538 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 12538; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.184 ns) + CELL(0.636 ns) 2.923 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\] 3 MEM M4K_X37_Y27 1 " "Info: 3: + IC(1.184 ns) + CELL(0.636 ns) = 2.923 ns; Loc. = M4K_X37_Y27; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[645\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.820 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 55.59 % ) " "Info: Total cell delay = 1.625 ns ( 55.59 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.298 ns ( 44.41 % ) " "Info: Total interconnect delay = 1.298 ns ( 44.41 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] {} } { 0.000ns 0.000ns 0.114ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } { 0.000ns 0.000ns 0.114ns 1.190ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] {} } { 0.000ns 0.000ns 0.114ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 10840 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "4.025 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "4.025 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] {} aes_encrypt:inst4|9rounds:inst|encrypt_round:inst8|add_round_key:inst|lpm_xor0:inst1|lpm_xor:lpm_xor_component|xor_cascade[2][1] {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } { 0.000ns 1.731ns 1.950ns } { 0.088ns 0.150ns 0.106ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.953 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.953 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } { 0.000ns 0.000ns 0.114ns 1.190ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.923 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.923 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[645] {} } { 0.000ns 0.000ns 0.114ns 1.184ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "fmax restricted to Clock High delay (%1!s!) plus Clock Low delay (%2!s!) : restricted to %3!s!. Expand message to see actual delay path." 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|ram_block5a360~porta_datain_reg29 {} } {  } {  } "" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 10840 2 0 } }  } 0 0 "Clock \"%1!s!\" %7!s! fmax is restricted to %6!s! between source %2!s! \"%4!s!\" and destination %3!s! \"%5!s!\"" 0 0 "" 0 0}
{ "Info" "ITDB_TSU_RESULT" "16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5 data8\[6\] clock 4.715 ns memory " "Info: tsu for memory \"16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5\" (data pin = \"data8\[6\]\", clock pin = \"clock\") is 4.715 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.621 ns + Longest pin memory " "Info: + Longest pin to memory delay is 7.621 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.862 ns) 0.862 ns data8\[6\] 1 PIN PIN_W30 1 " "Info: 1: + IC(0.000 ns) + CELL(0.862 ns) = 0.862 ns; Loc. = PIN_W30; Fanout = 1; PIN Node = 'data8\[6\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { data8[6] } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 256 0 168 272 "data8\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(6.653 ns) + CELL(0.106 ns) 7.621 ns 16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5 2 MEM M4K_X17_Y20 1 " "Info: 2: + IC(6.653 ns) + CELL(0.106 ns) = 7.621 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = '16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "6.759 ns" { data8[6] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 3278 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "0.968 ns ( 12.70 % ) " "Info: Total cell delay = 0.968 ns ( 12.70 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "6.653 ns ( 87.30 % ) " "Info: Total interconnect delay = 6.653 ns ( 87.30 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { data8[6] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.621 ns" { data8[6] {} data8[6]~combout {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.653ns } { 0.000ns 0.862ns 0.106ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TSU_DELAY" "0.035 ns + " "Info: + Micro setup delay of destination is 0.035 ns" {  } { { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 3278 2 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.941 ns - Shortest memory " "Info: - Shortest clock path from clock \"clock\" to destination memory is 2.941 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 12538 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 12538; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.178 ns) + CELL(0.660 ns) 2.941 ns 16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5 3 MEM M4K_X17_Y20 1 " "Info: 3: + IC(1.178 ns) + CELL(0.660 ns) = 2.941 ns; Loc. = M4K_X17_Y20; Fanout = 1; MEM Node = '16bytes_to_128bits:inst\|lpm_dff2:inst1\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_2\|shift_taps_j3m:auto_generated\|altsyncram_kc81:altsyncram2\|ram_block3a108~porta_datain_reg5'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.838 ns" { clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "db/altsyncram_kc81.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_kc81.tdf" 3278 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.649 ns ( 56.07 % ) " "Info: Total cell delay = 1.649 ns ( 56.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.292 ns ( 43.93 % ) " "Info: Total interconnect delay = 1.292 ns ( 43.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.941 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.114ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "7.621 ns" { data8[6] 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "7.621 ns" { data8[6] {} data8[6]~combout {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 {} } { 0.000ns 0.000ns 6.653ns } { 0.000ns 0.862ns 0.106ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.941 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.941 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff2:inst1|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_2|shift_taps_j3m:auto_generated|altsyncram_kc81:altsyncram2|ram_block3a108~porta_datain_reg5 {} } { 0.000ns 0.000ns 0.114ns 1.178ns } { 0.000ns 0.989ns 0.000ns 0.660ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_FULL_TCO_RESULT" "clock decrypted_data14\[5\] aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\] 11.189 ns memory " "Info: tco from clock \"clock\" to destination pin \"decrypted_data14\[5\]\" through memory \"aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\]\" is 11.189 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock source 2.876 ns + Longest memory " "Info: + Longest clock path from clock \"clock\" to source memory is 2.876 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 12538 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 12538; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.137 ns) + CELL(0.636 ns) 2.876 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\] 3 MEM M4K_X64_Y11 1 " "Info: 3: + IC(1.137 ns) + CELL(0.636 ns) = 2.876 ns; Loc. = M4K_X64_Y11; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.773 ns" { clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.625 ns ( 56.50 % ) " "Info: Total cell delay = 1.625 ns ( 56.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.251 ns ( 43.50 % ) " "Info: Total interconnect delay = 1.251 ns ( 43.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] {} } { 0.000ns 0.000ns 0.114ns 1.137ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TCO_DELAY" "0.209 ns + " "Info: + Micro clock to output delay of source is 0.209 ns" {  } { { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "8.104 ns + Longest memory pin " "Info: + Longest memory to pin delay is 8.104 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.088 ns) 0.088 ns aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\] 1 MEM M4K_X64_Y11 1 " "Info: 1: + IC(0.000 ns) + CELL(0.088 ns) = 0.088 ns; Loc. = M4K_X64_Y11; Fanout = 1; MEM Node = 'aes_decrypt:inst3\|add_round_key:inst2\|lpm_dff0:inst57\|lpm_ff:lpm_ff_component\|altshift_taps:dffs_rtl_0\|shift_taps_45m:auto_generated\|altsyncram_5n31:altsyncram4\|q_b\[50\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] } "NODE_NAME" } } { "db/altsyncram_5n31.tdf" "" { Text "D:/Development/AES/aes_quartus/db/altsyncram_5n31.tdf" 36 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(5.354 ns) + CELL(2.662 ns) 8.104 ns decrypted_data14\[5\] 2 PIN PIN_AD2 0 " "Info: 2: + IC(5.354 ns) + CELL(2.662 ns) = 8.104 ns; Loc. = PIN_AD2; Fanout = 0; PIN Node = 'decrypted_data14\[5\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "8.016 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] decrypted_data14[5] } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 640 1264 1440 656 "decrypted_data14\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.750 ns ( 33.93 % ) " "Info: Total cell delay = 2.750 ns ( 33.93 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "5.354 ns ( 66.07 % ) " "Info: Total interconnect delay = 5.354 ns ( 66.07 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "8.104 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] decrypted_data14[5] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "8.104 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] {} decrypted_data14[5] {} } { 0.000ns 5.354ns } { 0.088ns 2.662ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.876 ns" { clock clock~clkctrl aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.876 ns" { clock {} clock~combout {} clock~clkctrl {} aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] {} } { 0.000ns 0.000ns 0.114ns 1.137ns } { 0.000ns 0.989ns 0.000ns 0.636ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "8.104 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] decrypted_data14[5] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "8.104 ns" { aes_decrypt:inst3|add_round_key:inst2|lpm_dff0:inst57|lpm_ff:lpm_ff_component|altshift_taps:dffs_rtl_0|shift_taps_45m:auto_generated|altsyncram_5n31:altsyncram4|q_b[50] {} decrypted_data14[5] {} } { 0.000ns 5.354ns } { 0.088ns 2.662ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 0}
{ "Info" "ITDB_TH_RESULT" "16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] enable clock 1.111 ns register " "Info: th for register \"16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]\" (data pin = \"enable\", clock pin = \"clock\") is 1.111 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clock destination 2.887 ns + Longest register " "Info: + Longest clock path from clock \"clock\" to destination register is 2.887 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.989 ns) 0.989 ns clock 1 CLK PIN_T2 1 " "Info: 1: + IC(0.000 ns) + CELL(0.989 ns) = 0.989 ns; Loc. = PIN_T2; Fanout = 1; CLK Node = 'clock'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { clock } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.114 ns) + CELL(0.000 ns) 1.103 ns clock~clkctrl 2 COMB CLKCTRL_G3 12538 " "Info: 2: + IC(0.114 ns) + CELL(0.000 ns) = 1.103 ns; Loc. = CLKCTRL_G3; Fanout = 12538; COMB Node = 'clock~clkctrl'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.114 ns" { clock clock~clkctrl } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 32 0 168 48 "clock" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(1.247 ns) + CELL(0.537 ns) 2.887 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X54_Y1_N31 1 " "Info: 3: + IC(1.247 ns) + CELL(0.537 ns) = 2.887 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 1; REG Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "1.784 ns" { clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.526 ns ( 52.86 % ) " "Info: Total cell delay = 1.526 ns ( 52.86 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "1.361 ns ( 47.14 % ) " "Info: Total interconnect delay = 1.361 ns ( 47.14 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.114ns 1.247ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 0} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.042 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.042 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.959 ns) 0.959 ns enable 1 PIN PIN_AD15 1 " "Info: 1: + IC(0.000 ns) + CELL(0.959 ns) = 0.959 ns; Loc. = PIN_AD15; Fanout = 1; PIN Node = 'enable'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "" { enable } "NODE_NAME" } } { "aes_quartus2.bdf" "" { Schematic "D:/Development/AES/aes_quartus/aes_quartus2.bdf" { { 112 0 168 128 "enable" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.850 ns) + CELL(0.149 ns) 1.958 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder 2 COMB LCCOMB_X54_Y1_N30 1 " "Info: 2: + IC(0.850 ns) + CELL(0.149 ns) = 1.958 ns; Loc. = LCCOMB_X54_Y1_N30; Fanout = 1; COMB Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]~feeder'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.999 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.042 ns 16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\] 3 REG LCFF_X54_Y1_N31 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.042 ns; Loc. = LCFF_X54_Y1_N31; Fanout = 1; REG Node = '16bytes_to_128bits:inst\|lpm_dff1:inst33\|lpm_ff:lpm_ff_component\|dffs\[0\]'" {  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "0.084 ns" { 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "lpm_ff.tdf" "" { Text "c:/program files/altera81we/quartus/libraries/megafunctions/lpm_ff.tdf" 62 7 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.192 ns ( 58.37 % ) " "Info: Total cell delay = 1.192 ns ( 58.37 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 0} { "Info" "ITDB_TOTAL_IC_DELAY" "0.850 ns ( 41.63 % ) " "Info: Total interconnect delay = 0.850 ns ( 41.63 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { enable {} enable~combout {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 0}  } { { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.887 ns" { clock clock~clkctrl 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.887 ns" { clock {} clock~combout {} clock~clkctrl {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.114ns 1.247ns } { 0.000ns 0.989ns 0.000ns 0.537ns } "" } } { "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/program files/altera81we/quartus/bin/TimingClosureFloorplan.fld" "" "2.042 ns" { enable 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] } "NODE_NAME" } } { "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/program files/altera81we/quartus/bin/Technology_Viewer.qrui" "2.042 ns" { enable {} enable~combout {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0]~feeder {} 16bytes_to_128bits:inst|lpm_dff1:inst33|lpm_ff:lpm_ff_component|dffs[0] {} } { 0.000ns 0.000ns 0.850ns 0.000ns } { 0.000ns 0.959ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 0}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 1  Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "251 " "Info: Peak virtual memory: 251 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 0} { "Info" "IQEXE_END_BANNER_TIME" "Thu Nov 15 20:41:58 2018 " "Info: Processing ended: Thu Nov 15 20:41:58 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 0} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Info: Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 0}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 0}
